From 3fb6e3bd8aa968c703637f880745c9a927dae2f7 Mon Sep 17 00:00:00 2001 From: aschi54 Date: Mon, 27 Dec 2010 13:20:36 +0000 Subject: [PATCH 01/16] Initial commit --- FPGA_by_Fredi/Coldari1.qsf | 44 + FPGA_by_Fredi/DSP/DSP.vhd | 79 + FPGA_by_Fredi/DSP/DSP.vhd.bak | 79 + FPGA_by_Fredi/DSP/dsp56k.zip | Bin 0 -> 39208 bytes FPGA_by_Fredi/DSP/src/adgen_stage.vhd | 216 + FPGA_by_Fredi/DSP/src/constants_pkg.vhd | 62 + FPGA_by_Fredi/DSP/src/decode_stage.vhd | 1221 ++ FPGA_by_Fredi/DSP/src/exec_stage_alu.vhd | 603 + .../DSP/src/exec_stage_bit_modify.vhd | 79 + FPGA_by_Fredi/DSP/src/exec_stage_branch.vhd | 117 + .../DSP/src/exec_stage_cc_flag_calc.vhd | 75 + FPGA_by_Fredi/DSP/src/exec_stage_cr_mod.vhd | 72 + FPGA_by_Fredi/DSP/src/exec_stage_loops.vhd | 200 + FPGA_by_Fredi/DSP/src/fetch_stage.vhd | 60 + FPGA_by_Fredi/DSP/src/mem_control.vhd | 1519 +++ FPGA_by_Fredi/DSP/src/memory_management.vhd | 206 + FPGA_by_Fredi/DSP/src/parameter_pkg.vhd | 10 + FPGA_by_Fredi/DSP/src/pipeline.vhd | 968 ++ FPGA_by_Fredi/DSP/src/reg_file.vhd | 679 + FPGA_by_Fredi/DSP/src/types_pkg.vhd | 167 + .../FalconIO_SDCard_IDE_CF.vhd | 971 ++ .../FalconIO_SDCard_IDE_CF.vhd.bak | 971 ++ .../FalconIO_SDCard_IDE_CF_pgk.vhd | 406 + .../FalconIO_SDCard_IDE_CF_pgk.vhd.bak | 406 + .../WF5380/wf5380_control.vhd | 631 + .../WF5380/wf5380_pkg.vhd | 139 + .../WF5380/wf5380_registers.vhd | 265 + .../WF5380/wf5380_soc_top.vhd | 300 + .../WF5380/wf5380_top.vhd | 275 + .../WF_FDC1772_IP/wf1772ip_am_detector.vhd | 253 + .../WF_FDC1772_IP/wf1772ip_control.vhd | 1463 +++ .../WF_FDC1772_IP/wf1772ip_crc_logic.vhd | 162 + .../WF_FDC1772_IP/wf1772ip_digital_pll.vhd | 426 + .../WF_FDC1772_IP/wf1772ip_pkg.vhd | 232 + .../WF_FDC1772_IP/wf1772ip_registers.vhd | 264 + .../WF_FDC1772_IP/wf1772ip_top.vhd | 154 + .../WF_FDC1772_IP/wf1772ip_top_soc.vhd | 333 + .../WF_FDC1772_IP/wf1772ip_transceiver.vhd | 517 + .../WF_MFP68901_IP/wf68901ip_gpio.vhd | 141 + .../WF_MFP68901_IP/wf68901ip_interrupts.vhd | 391 + .../WF_MFP68901_IP/wf68901ip_pkg.vhd | 263 + .../WF_MFP68901_IP/wf68901ip_timers.vhd | 533 + .../WF_MFP68901_IP/wf68901ip_top.vhd | 213 + .../WF_MFP68901_IP/wf68901ip_top_soc.vhd | 309 + .../WF_MFP68901_IP/wf68901ip_usart_ctrl.vhd | 191 + .../WF_MFP68901_IP/wf68901ip_usart_rx.vhd | 590 + .../WF_MFP68901_IP/wf68901ip_usart_top.vhd | 238 + .../WF_MFP68901_IP/wf68901ip_usart_tx.vhd | 387 + .../WF_SDC_IF/sd-card-interface.vhd | 228 + .../WF_SDC_IF/sd-card-interface_soc.vhd | 240 + .../WF_SDC_IF/sd-card-interface_soc.vhd.bak | 239 + .../WF_SND2149_IP/wf2149ip_pkg.vhd | 84 + .../WF_SND2149_IP/wf2149ip_top.vhd | 170 + .../WF_SND2149_IP/wf2149ip_top_soc.vhd | 229 + .../WF_SND2149_IP/wf2149ip_wave.vhd | 533 + .../WF_UART6850_IP/wf6850ip_ctrl_status.vhd | 244 + .../wf6850ip_ctrl_status.vhd.bak | 244 + .../WF_UART6850_IP/wf6850ip_receive.vhd | 415 + .../WF_UART6850_IP/wf6850ip_receive.vhd.bak | 415 + .../WF_UART6850_IP/wf6850ip_top.vhd | 135 + .../WF_UART6850_IP/wf6850ip_top_soc.vhd | 255 + .../WF_UART6850_IP/wf6850ip_top_soc.vhd.bak | 252 + .../WF_UART6850_IP/wf6850ip_transmit.vhd | 339 + .../WF_UART6850_IP/wf6850ip_transmit.vhd.bak | 339 + .../FalconIO_SDCard_IDE_CF/dcfifo0.bsf | 95 + .../FalconIO_SDCard_IDE_CF/dcfifo0.cmp | 28 + .../FalconIO_SDCard_IDE_CF/dcfifo0.qip | 5 + .../FalconIO_SDCard_IDE_CF/dcfifo0.vhd | 202 + .../FalconIO_SDCard_IDE_CF/dcfifo0.vhd.bak | 202 + .../FalconIO_SDCard_IDE_CF/dcfifo1.bsf | 95 + .../FalconIO_SDCard_IDE_CF/dcfifo1.cmp | 28 + .../FalconIO_SDCard_IDE_CF/dcfifo1.qip | 5 + .../FalconIO_SDCard_IDE_CF/dcfifo1.vhd | 202 + .../FalconIO_SDCard_IDE_CF/dcfifo1.vhd.bak | 202 + .../Interrupt_Handler/interrupt_handler.tdf | 478 + .../interrupt_handler.tdf.bak | 478 + FPGA_by_Fredi/UNUSED | 27 + FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd | 75 + FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd.bak | 75 + FPGA_by_Fredi/Video/DDR_CTR.tdf | 659 + FPGA_by_Fredi/Video/DDR_CTR.tdf.bak | 660 + FPGA_by_Fredi/Video/DDR_CTR_BLITTER.tdf.bak | 352 + FPGA_by_Fredi/Video/UNUSED | 267 + FPGA_by_Fredi/Video/VIDEO_MOD_MUX_CLUTCTR.tdf | 675 + .../Video/VIDEO_MOD_MUX_CLUTCTR.tdf.bak | 675 + FPGA_by_Fredi/Video/Video.bdf | 10651 ++++++++++++++++ FPGA_by_Fredi/Video/altddio_bidir0.bsf | 99 + FPGA_by_Fredi/Video/altddio_bidir0.cmp | 29 + FPGA_by_Fredi/Video/altddio_bidir0.inc | 30 + FPGA_by_Fredi/Video/altddio_bidir0.ppf | 16 + FPGA_by_Fredi/Video/altddio_bidir0.qip | 7 + FPGA_by_Fredi/Video/altddio_bidir0.vhd | 172 + FPGA_by_Fredi/Video/altddio_out0.bsf | 64 + FPGA_by_Fredi/Video/altddio_out0.cmp | 24 + FPGA_by_Fredi/Video/altddio_out0.inc | 25 + FPGA_by_Fredi/Video/altddio_out0.ppf | 11 + FPGA_by_Fredi/Video/altddio_out0.qip | 7 + FPGA_by_Fredi/Video/altddio_out0.vhd | 136 + FPGA_by_Fredi/Video/altddio_out1.bsf | 64 + FPGA_by_Fredi/Video/altddio_out1.cmp | 24 + FPGA_by_Fredi/Video/altddio_out1.inc | 25 + FPGA_by_Fredi/Video/altddio_out1.ppf | 11 + FPGA_by_Fredi/Video/altddio_out1.qip | 7 + FPGA_by_Fredi/Video/altddio_out1.vhd | 146 + FPGA_by_Fredi/Video/altddio_out2.bsf | 64 + FPGA_by_Fredi/Video/altddio_out2.cmp | 24 + FPGA_by_Fredi/Video/altddio_out2.inc | 25 + FPGA_by_Fredi/Video/altddio_out2.ppf | 11 + FPGA_by_Fredi/Video/altddio_out2.qip | 7 + FPGA_by_Fredi/Video/altddio_out2.vhd | 136 + FPGA_by_Fredi/Video/altdpram0.bsf | 173 + FPGA_by_Fredi/Video/altdpram0.cmp | 30 + FPGA_by_Fredi/Video/altdpram0.inc | 31 + FPGA_by_Fredi/Video/altdpram0.qip | 6 + FPGA_by_Fredi/Video/altdpram0.vhd | 273 + FPGA_by_Fredi/Video/altdpram0_wave0.jpg | Bin 0 -> 125146 bytes FPGA_by_Fredi/Video/altdpram0_wave1.jpg | Bin 0 -> 171723 bytes FPGA_by_Fredi/Video/altdpram0_waveforms.html | 16 + FPGA_by_Fredi/Video/altdpram1.bsf | 173 + FPGA_by_Fredi/Video/altdpram1.cmp | 30 + FPGA_by_Fredi/Video/altdpram1.inc | 31 + FPGA_by_Fredi/Video/altdpram1.qip | 6 + FPGA_by_Fredi/Video/altdpram1.vhd | 273 + FPGA_by_Fredi/Video/altdpram1_wave0.jpg | Bin 0 -> 151954 bytes FPGA_by_Fredi/Video/altdpram1_wave1.jpg | Bin 0 -> 203609 bytes FPGA_by_Fredi/Video/altdpram1_waveforms.html | 16 + FPGA_by_Fredi/Video/altdpram2.bsf | 173 + FPGA_by_Fredi/Video/altdpram2.cmp | 30 + FPGA_by_Fredi/Video/altdpram2.inc | 31 + FPGA_by_Fredi/Video/altdpram2.qip | 6 + FPGA_by_Fredi/Video/altdpram2.vhd | 273 + FPGA_by_Fredi/Video/altdpram2_wave0.jpg | Bin 0 -> 152433 bytes FPGA_by_Fredi/Video/altdpram2_wave1.jpg | Bin 0 -> 204342 bytes FPGA_by_Fredi/Video/altdpram2_waveforms.html | 16 + FPGA_by_Fredi/Video/lpm_bustri0.bsf | 56 + FPGA_by_Fredi/Video/lpm_bustri0.cmp | 23 + FPGA_by_Fredi/Video/lpm_bustri0.inc | 24 + FPGA_by_Fredi/Video/lpm_bustri0.qip | 6 + FPGA_by_Fredi/Video/lpm_bustri0.vhd | 107 + FPGA_by_Fredi/Video/lpm_bustri1.bsf | 56 + FPGA_by_Fredi/Video/lpm_bustri1.cmp | 23 + FPGA_by_Fredi/Video/lpm_bustri1.qip | 5 + FPGA_by_Fredi/Video/lpm_bustri1.vhd | 107 + FPGA_by_Fredi/Video/lpm_bustri2.bsf | 56 + FPGA_by_Fredi/Video/lpm_bustri2.cmp | 23 + FPGA_by_Fredi/Video/lpm_bustri2.qip | 5 + FPGA_by_Fredi/Video/lpm_bustri2.vhd | 107 + FPGA_by_Fredi/Video/lpm_bustri3.bsf | 56 + FPGA_by_Fredi/Video/lpm_bustri3.cmp | 23 + FPGA_by_Fredi/Video/lpm_bustri3.qip | 5 + FPGA_by_Fredi/Video/lpm_bustri3.vhd | 107 + FPGA_by_Fredi/Video/lpm_bustri4.bsf | 56 + FPGA_by_Fredi/Video/lpm_bustri4.cmp | 23 + FPGA_by_Fredi/Video/lpm_bustri4.qip | 5 + FPGA_by_Fredi/Video/lpm_bustri4.vhd | 107 + FPGA_by_Fredi/Video/lpm_bustri5.bsf | 56 + FPGA_by_Fredi/Video/lpm_bustri5.cmp | 23 + FPGA_by_Fredi/Video/lpm_bustri5.inc | 24 + FPGA_by_Fredi/Video/lpm_bustri5.qip | 6 + FPGA_by_Fredi/Video/lpm_bustri5.vhd | 107 + FPGA_by_Fredi/Video/lpm_bustri6.bsf | 56 + FPGA_by_Fredi/Video/lpm_bustri6.cmp | 23 + FPGA_by_Fredi/Video/lpm_bustri6.qip | 5 + FPGA_by_Fredi/Video/lpm_bustri6.vhd | 107 + FPGA_by_Fredi/Video/lpm_bustri7.bsf | 56 + FPGA_by_Fredi/Video/lpm_bustri7.cmp | 23 + FPGA_by_Fredi/Video/lpm_bustri7.qip | 5 + FPGA_by_Fredi/Video/lpm_bustri7.vhd | 107 + FPGA_by_Fredi/Video/lpm_compare1.bsf | 54 + FPGA_by_Fredi/Video/lpm_compare1.cmp | 23 + FPGA_by_Fredi/Video/lpm_compare1.inc | 24 + FPGA_by_Fredi/Video/lpm_compare1.qip | 6 + FPGA_by_Fredi/Video/lpm_compare1.vhd | 127 + FPGA_by_Fredi/Video/lpm_compare1_wave0.jpg | Bin 0 -> 30655 bytes .../Video/lpm_compare1_waveforms.html | 13 + FPGA_by_Fredi/Video/lpm_constant0.bsf | 42 + FPGA_by_Fredi/Video/lpm_constant0.cmp | 21 + FPGA_by_Fredi/Video/lpm_constant0.qip | 5 + FPGA_by_Fredi/Video/lpm_constant0.vhd | 108 + FPGA_by_Fredi/Video/lpm_constant1.bsf | 42 + FPGA_by_Fredi/Video/lpm_constant1.cmp | 21 + FPGA_by_Fredi/Video/lpm_constant1.inc | 23 + FPGA_by_Fredi/Video/lpm_constant1.qip | 6 + FPGA_by_Fredi/Video/lpm_constant1.vhd | 108 + FPGA_by_Fredi/Video/lpm_constant2.bsf | 42 + FPGA_by_Fredi/Video/lpm_constant2.cmp | 21 + FPGA_by_Fredi/Video/lpm_constant2.qip | 5 + FPGA_by_Fredi/Video/lpm_constant2.vhd | 108 + FPGA_by_Fredi/Video/lpm_constant3.bsf | 42 + FPGA_by_Fredi/Video/lpm_constant3.cmp | 21 + FPGA_by_Fredi/Video/lpm_constant3.qip | 5 + FPGA_by_Fredi/Video/lpm_constant3.vhd | 108 + FPGA_by_Fredi/Video/lpm_constant4.bsf | 42 + FPGA_by_Fredi/Video/lpm_constant4.cmp | 21 + FPGA_by_Fredi/Video/lpm_constant4.inc | 23 + FPGA_by_Fredi/Video/lpm_constant4.qip | 6 + FPGA_by_Fredi/Video/lpm_constant4.vhd | 108 + FPGA_by_Fredi/Video/lpm_ff0.bsf | 63 + FPGA_by_Fredi/Video/lpm_ff0.cmp | 24 + FPGA_by_Fredi/Video/lpm_ff0.qip | 5 + FPGA_by_Fredi/Video/lpm_ff0.vhd | 127 + FPGA_by_Fredi/Video/lpm_ff1.bsf | 56 + FPGA_by_Fredi/Video/lpm_ff1.cmp | 23 + FPGA_by_Fredi/Video/lpm_ff1.qip | 5 + FPGA_by_Fredi/Video/lpm_ff1.vhd | 122 + FPGA_by_Fredi/Video/lpm_ff2.bsf | 56 + FPGA_by_Fredi/Video/lpm_ff2.cmp | 23 + FPGA_by_Fredi/Video/lpm_ff2.qip | 5 + FPGA_by_Fredi/Video/lpm_ff2.vhd | 122 + FPGA_by_Fredi/Video/lpm_ff3.bsf | 56 + FPGA_by_Fredi/Video/lpm_ff3.cmp | 23 + FPGA_by_Fredi/Video/lpm_ff3.qip | 5 + FPGA_by_Fredi/Video/lpm_ff3.vhd | 122 + FPGA_by_Fredi/Video/lpm_ff4.bsf | 56 + FPGA_by_Fredi/Video/lpm_ff4.cmp | 23 + FPGA_by_Fredi/Video/lpm_ff4.inc | 24 + FPGA_by_Fredi/Video/lpm_ff4.qip | 6 + FPGA_by_Fredi/Video/lpm_ff4.vhd | 122 + FPGA_by_Fredi/Video/lpm_ff5.bsf | 56 + FPGA_by_Fredi/Video/lpm_ff5.cmp | 23 + FPGA_by_Fredi/Video/lpm_ff5.inc | 24 + FPGA_by_Fredi/Video/lpm_ff5.qip | 6 + FPGA_by_Fredi/Video/lpm_ff5.vhd | 122 + FPGA_by_Fredi/Video/lpm_ff6.bsf | 63 + FPGA_by_Fredi/Video/lpm_ff6.cmp | 24 + FPGA_by_Fredi/Video/lpm_ff6.inc | 25 + FPGA_by_Fredi/Video/lpm_ff6.qip | 6 + FPGA_by_Fredi/Video/lpm_ff6.vhd | 127 + FPGA_by_Fredi/Video/lpm_fifoDZ.bsf | 79 + FPGA_by_Fredi/Video/lpm_fifoDZ.cmp | 26 + FPGA_by_Fredi/Video/lpm_fifoDZ.qip | 5 + FPGA_by_Fredi/Video/lpm_fifoDZ.vhd | 178 + FPGA_by_Fredi/Video/lpm_fifoDZ_wave0.jpg | Bin 0 -> 86257 bytes FPGA_by_Fredi/Video/lpm_fifoDZ_waveforms.html | 13 + FPGA_by_Fredi/Video/lpm_fifo_dc0.bsf | 102 + FPGA_by_Fredi/Video/lpm_fifo_dc0.cmp | 29 + FPGA_by_Fredi/Video/lpm_fifo_dc0.inc | 30 + FPGA_by_Fredi/Video/lpm_fifo_dc0.qip | 6 + FPGA_by_Fredi/Video/lpm_fifo_dc0.vhd | 203 + FPGA_by_Fredi/Video/lpm_fifo_dc0_wave0.jpg | Bin 0 -> 121926 bytes .../Video/lpm_fifo_dc0_waveforms.html | 13 + FPGA_by_Fredi/Video/lpm_latch1.bsf | 53 + FPGA_by_Fredi/Video/lpm_latch1.cmp | 23 + FPGA_by_Fredi/Video/lpm_latch1.qip | 5 + FPGA_by_Fredi/Video/lpm_latch1.vhd | 110 + FPGA_by_Fredi/Video/lpm_mux0.bsf | 83 + FPGA_by_Fredi/Video/lpm_mux0.cmp | 27 + FPGA_by_Fredi/Video/lpm_mux0.inc | 28 + FPGA_by_Fredi/Video/lpm_mux0.qip | 6 + FPGA_by_Fredi/Video/lpm_mux0.vhd | 251 + FPGA_by_Fredi/Video/lpm_mux1.bsf | 111 + FPGA_by_Fredi/Video/lpm_mux1.cmp | 31 + FPGA_by_Fredi/Video/lpm_mux1.inc | 32 + FPGA_by_Fredi/Video/lpm_mux1.qip | 6 + FPGA_by_Fredi/Video/lpm_mux1.vhd | 271 + FPGA_by_Fredi/Video/lpm_mux2.bsf | 167 + FPGA_by_Fredi/Video/lpm_mux2.cmp | 39 + FPGA_by_Fredi/Video/lpm_mux2.inc | 40 + FPGA_by_Fredi/Video/lpm_mux2.qip | 6 + FPGA_by_Fredi/Video/lpm_mux2.vhd | 311 + FPGA_by_Fredi/Video/lpm_mux3.bsf | 60 + FPGA_by_Fredi/Video/lpm_mux3.cmp | 24 + FPGA_by_Fredi/Video/lpm_mux3.qip | 5 + FPGA_by_Fredi/Video/lpm_mux3.vhd | 115 + FPGA_by_Fredi/Video/lpm_mux4.bsf | 60 + FPGA_by_Fredi/Video/lpm_mux4.cmp | 24 + FPGA_by_Fredi/Video/lpm_mux4.qip | 5 + FPGA_by_Fredi/Video/lpm_mux4.vhd | 125 + FPGA_by_Fredi/Video/lpm_mux5.bsf | 74 + FPGA_by_Fredi/Video/lpm_mux5.cmp | 26 + FPGA_by_Fredi/Video/lpm_mux5.inc | 27 + FPGA_by_Fredi/Video/lpm_mux5.qip | 6 + FPGA_by_Fredi/Video/lpm_mux5.vhd | 373 + FPGA_by_Fredi/Video/lpm_mux6.bsf | 111 + FPGA_by_Fredi/Video/lpm_mux6.cmp | 31 + FPGA_by_Fredi/Video/lpm_mux6.inc | 32 + FPGA_by_Fredi/Video/lpm_mux6.qip | 6 + FPGA_by_Fredi/Video/lpm_mux6.vhd | 335 + FPGA_by_Fredi/Video/lpm_muxDZ.bsf | 76 + FPGA_by_Fredi/Video/lpm_muxDZ.cmp | 26 + FPGA_by_Fredi/Video/lpm_muxDZ.qip | 5 + FPGA_by_Fredi/Video/lpm_muxDZ.vhd | 377 + FPGA_by_Fredi/Video/lpm_muxDZ2.bsf | 60 + FPGA_by_Fredi/Video/lpm_muxDZ2.cmp | 24 + FPGA_by_Fredi/Video/lpm_muxDZ2.qip | 5 + FPGA_by_Fredi/Video/lpm_muxDZ2.vhd | 115 + FPGA_by_Fredi/Video/lpm_muxVDM.bsf | 158 + FPGA_by_Fredi/Video/lpm_muxVDM.cmp | 38 + FPGA_by_Fredi/Video/lpm_muxVDM.qip | 5 + FPGA_by_Fredi/Video/lpm_muxVDM.vhd | 2225 ++++ FPGA_by_Fredi/Video/lpm_shiftreg0.bsf | 70 + FPGA_by_Fredi/Video/lpm_shiftreg0.cmp | 25 + FPGA_by_Fredi/Video/lpm_shiftreg0.inc | 26 + FPGA_by_Fredi/Video/lpm_shiftreg0.qip | 6 + FPGA_by_Fredi/Video/lpm_shiftreg0.vhd | 135 + FPGA_by_Fredi/Video/lpm_shiftreg1.bsf | 56 + FPGA_by_Fredi/Video/lpm_shiftreg1.cmp | 23 + FPGA_by_Fredi/Video/lpm_shiftreg1.qip | 5 + FPGA_by_Fredi/Video/lpm_shiftreg1.vhd | 125 + FPGA_by_Fredi/Video/lpm_shiftreg2.bsf | 56 + FPGA_by_Fredi/Video/lpm_shiftreg2.cmp | 23 + FPGA_by_Fredi/Video/lpm_shiftreg2.qip | 5 + FPGA_by_Fredi/Video/lpm_shiftreg2.vhd | 125 + FPGA_by_Fredi/Video/lpm_shiftreg3.bsf | 56 + FPGA_by_Fredi/Video/lpm_shiftreg3.cmp | 23 + FPGA_by_Fredi/Video/lpm_shiftreg3.inc | 24 + FPGA_by_Fredi/Video/lpm_shiftreg3.qip | 6 + FPGA_by_Fredi/Video/lpm_shiftreg3.vhd | 125 + FPGA_by_Fredi/Video/lpm_shiftreg4.bsf | 56 + FPGA_by_Fredi/Video/lpm_shiftreg4.cmp | 23 + FPGA_by_Fredi/Video/lpm_shiftreg4.inc | 24 + FPGA_by_Fredi/Video/lpm_shiftreg4.qip | 6 + FPGA_by_Fredi/Video/lpm_shiftreg4.vhd | 125 + FPGA_by_Fredi/Video/lpm_shiftreg5.bsf | 56 + FPGA_by_Fredi/Video/lpm_shiftreg5.cmp | 23 + FPGA_by_Fredi/Video/lpm_shiftreg5.inc | 24 + FPGA_by_Fredi/Video/lpm_shiftreg5.qip | 6 + FPGA_by_Fredi/Video/lpm_shiftreg5.vhd | 125 + FPGA_by_Fredi/Video/lpm_shiftreg6.bsf | 56 + FPGA_by_Fredi/Video/lpm_shiftreg6.cmp | 23 + FPGA_by_Fredi/Video/lpm_shiftreg6.inc | 24 + FPGA_by_Fredi/Video/lpm_shiftreg6.qip | 6 + FPGA_by_Fredi/Video/lpm_shiftreg6.vhd | 125 + FPGA_by_Fredi/altddio_out0.bsf | 64 + FPGA_by_Fredi/altddio_out0.cmp | 24 + FPGA_by_Fredi/altddio_out0.inc | 25 + FPGA_by_Fredi/altddio_out0.ppf | 11 + FPGA_by_Fredi/altddio_out0.qip | 7 + FPGA_by_Fredi/altddio_out0.vhd | 146 + FPGA_by_Fredi/altddio_out3.bsf | 64 + FPGA_by_Fredi/altddio_out3.cmp | 24 + FPGA_by_Fredi/altddio_out3.inc | 25 + FPGA_by_Fredi/altddio_out3.ppf | 11 + FPGA_by_Fredi/altddio_out3.qip | 7 + FPGA_by_Fredi/altddio_out3.vhd | 146 + FPGA_by_Fredi/altpll0.bsf | 117 + FPGA_by_Fredi/altpll0.cmp | 26 + FPGA_by_Fredi/altpll0.inc | 27 + FPGA_by_Fredi/altpll0.ppf | 13 + FPGA_by_Fredi/altpll0.qip | 7 + FPGA_by_Fredi/altpll0.vhd | 477 + FPGA_by_Fredi/altpll0_waveforms.html | 10 + FPGA_by_Fredi/altpll1.bsf | 100 + FPGA_by_Fredi/altpll1.cmp | 25 + FPGA_by_Fredi/altpll1.inc | 26 + FPGA_by_Fredi/altpll1.ppf | 12 + FPGA_by_Fredi/altpll1.qip | 7 + FPGA_by_Fredi/altpll1.vhd | 423 + FPGA_by_Fredi/altpll1_waveforms.html | 10 + FPGA_by_Fredi/altpll2.bsf | 117 + FPGA_by_Fredi/altpll2.cmp | 26 + FPGA_by_Fredi/altpll2.inc | 27 + FPGA_by_Fredi/altpll2.ppf | 13 + FPGA_by_Fredi/altpll2.qip | 7 + FPGA_by_Fredi/altpll2.vhd | 477 + FPGA_by_Fredi/altpll2_waveforms.html | 10 + FPGA_by_Fredi/altpll3.bsf | 105 + FPGA_by_Fredi/altpll3.cmp | 25 + FPGA_by_Fredi/altpll3.inc | 26 + FPGA_by_Fredi/altpll3.ppf | 12 + FPGA_by_Fredi/altpll3.qip | 7 + FPGA_by_Fredi/altpll3.vhd | 445 + FPGA_by_Fredi/altpll3_waveforms.html | 10 + FPGA_by_Fredi/altpll4.bsf | 125 + FPGA_by_Fredi/altpll4.cmp | 30 + FPGA_by_Fredi/altpll4.inc | 31 + FPGA_by_Fredi/altpll4.mif | 174 + FPGA_by_Fredi/altpll4.ppf | 17 + FPGA_by_Fredi/altpll4.qip | 7 + FPGA_by_Fredi/altpll4.tdf | 298 + FPGA_by_Fredi/altpll_reconfig0.bsf | 162 + FPGA_by_Fredi/altpll_reconfig0.qip | 5 + FPGA_by_Fredi/altpll_reconfig1.bsf | 162 + FPGA_by_Fredi/altpll_reconfig1.cmp | 38 + FPGA_by_Fredi/altpll_reconfig1.inc | 39 + FPGA_by_Fredi/altpll_reconfig1.qip | 6 + FPGA_by_Fredi/altpll_reconfig1.tdf | 144 + .../altpll_reconfig1_pllrcfg_bju.tdf | 583 + .../altpll_reconfig1_pllrcfg_t4q.tdf | 582 + FPGA_by_Fredi/firebee1.asm.rpt | 128 + FPGA_by_Fredi/firebee1.bdf | 5837 +++++++++ FPGA_by_Fredi/firebee1.done | 1 + FPGA_by_Fredi/firebee1.dpf | 12 + FPGA_by_Fredi/firebee1.fit.rpt | 6866 ++++++++++ FPGA_by_Fredi/firebee1.fit.summary | 16 + FPGA_by_Fredi/firebee1.flow.rpt | 380 + FPGA_by_Fredi/firebee1.map.rpt | 8590 +++++++++++++ FPGA_by_Fredi/firebee1.map.summary | 14 + FPGA_by_Fredi/firebee1.pin | 557 + FPGA_by_Fredi/firebee1.qsf | 740 ++ FPGA_by_Fredi/firebee1.qws | 4 + FPGA_by_Fredi/firebee1.rbf | Bin 0 -> 428953 bytes FPGA_by_Fredi/firebee1.sof | Bin 0 -> 1171297 bytes FPGA_by_Fredi/firebee1.tan.rpt | 6936 ++++++++++ FPGA_by_Fredi/firebee1.tan.summary | 296 + .../firebee1_assignment_defaults.qdf | 687 + FPGA_by_Fredi/firebeei1.qpf | 23 + FPGA_by_Fredi/firebeei1.qws | 27 + FPGA_by_Fredi/lpm_bustri_BYT.bsf | 56 + FPGA_by_Fredi/lpm_bustri_BYT.cmp | 23 + FPGA_by_Fredi/lpm_bustri_BYT.inc | 24 + FPGA_by_Fredi/lpm_bustri_BYT.qip | 6 + FPGA_by_Fredi/lpm_bustri_BYT.vhd | 107 + FPGA_by_Fredi/lpm_bustri_LONG.bsf | 56 + FPGA_by_Fredi/lpm_bustri_LONG.cmp | 23 + FPGA_by_Fredi/lpm_bustri_LONG.inc | 24 + FPGA_by_Fredi/lpm_bustri_LONG.qip | 6 + FPGA_by_Fredi/lpm_bustri_LONG.vhd | 107 + FPGA_by_Fredi/lpm_bustri_WORD.bsf | 56 + FPGA_by_Fredi/lpm_bustri_WORD.cmp | 23 + FPGA_by_Fredi/lpm_bustri_WORD.inc | 24 + FPGA_by_Fredi/lpm_bustri_WORD.qip | 6 + FPGA_by_Fredi/lpm_bustri_WORD.vhd | 107 + FPGA_by_Fredi/lpm_counter0.bsf | 49 + FPGA_by_Fredi/lpm_counter0.cmp | 22 + FPGA_by_Fredi/lpm_counter0.qip | 5 + FPGA_by_Fredi/lpm_counter0.vhd | 126 + FPGA_by_Fredi/lpm_counter0_wave0.jpg | Bin 0 -> 56372 bytes FPGA_by_Fredi/lpm_counter0_waveforms.html | 13 + FPGA_by_Fredi/lpm_counter1_waveforms.html | 16 + FPGA_by_Fredi/lpm_fifo_dc0_waveforms.html | 16 + FPGA_by_Fredi/lpm_latch0.bsf | 53 + FPGA_by_Fredi/lpm_latch0.cmp | 23 + FPGA_by_Fredi/lpm_latch0.qip | 5 + FPGA_by_Fredi/lpm_latch0.vhd | 110 + FPGA_by_Fredi/serv_req_info.txt | 115 + FPGA_by_Fredi/undo_redo.txt | 0 427 files changed, 91737 insertions(+) create mode 100644 FPGA_by_Fredi/Coldari1.qsf create mode 100644 FPGA_by_Fredi/DSP/DSP.vhd create mode 100644 FPGA_by_Fredi/DSP/DSP.vhd.bak create mode 100644 FPGA_by_Fredi/DSP/dsp56k.zip create mode 100644 FPGA_by_Fredi/DSP/src/adgen_stage.vhd create mode 100644 FPGA_by_Fredi/DSP/src/constants_pkg.vhd create mode 100644 FPGA_by_Fredi/DSP/src/decode_stage.vhd create mode 100644 FPGA_by_Fredi/DSP/src/exec_stage_alu.vhd create mode 100644 FPGA_by_Fredi/DSP/src/exec_stage_bit_modify.vhd create mode 100644 FPGA_by_Fredi/DSP/src/exec_stage_branch.vhd create mode 100644 FPGA_by_Fredi/DSP/src/exec_stage_cc_flag_calc.vhd create mode 100644 FPGA_by_Fredi/DSP/src/exec_stage_cr_mod.vhd create mode 100644 FPGA_by_Fredi/DSP/src/exec_stage_loops.vhd create mode 100644 FPGA_by_Fredi/DSP/src/fetch_stage.vhd create mode 100644 FPGA_by_Fredi/DSP/src/mem_control.vhd create mode 100644 FPGA_by_Fredi/DSP/src/memory_management.vhd create mode 100644 FPGA_by_Fredi/DSP/src/parameter_pkg.vhd create mode 100644 FPGA_by_Fredi/DSP/src/pipeline.vhd create mode 100644 FPGA_by_Fredi/DSP/src/reg_file.vhd create mode 100644 FPGA_by_Fredi/DSP/src/types_pkg.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd.bak create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF_pgk.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF_pgk.vhd.bak create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_control.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_pkg.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_registers.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_soc_top.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_top.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_am_detector.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_control.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_crc_logic.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_digital_pll.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_pkg.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_registers.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top_soc.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_transceiver.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_gpio.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_interrupts.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_pkg.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_timers.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top_soc.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_ctrl.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_rx.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_top.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_tx.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SDC_IF/sd-card-interface.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SDC_IF/sd-card-interface_soc.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SDC_IF/sd-card-interface_soc.vhd.bak create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_pkg.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_wave.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd.bak create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd.bak create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top_soc.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top_soc.vhd.bak create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd.bak create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.bsf create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.cmp create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.qip create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.vhd.bak create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.bsf create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.cmp create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.qip create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.vhd create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.vhd.bak create mode 100644 FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf create mode 100644 FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf.bak create mode 100644 FPGA_by_Fredi/UNUSED create mode 100644 FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd create mode 100644 FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd.bak create mode 100644 FPGA_by_Fredi/Video/DDR_CTR.tdf create mode 100644 FPGA_by_Fredi/Video/DDR_CTR.tdf.bak create mode 100644 FPGA_by_Fredi/Video/DDR_CTR_BLITTER.tdf.bak create mode 100644 FPGA_by_Fredi/Video/UNUSED create mode 100644 FPGA_by_Fredi/Video/VIDEO_MOD_MUX_CLUTCTR.tdf create mode 100644 FPGA_by_Fredi/Video/VIDEO_MOD_MUX_CLUTCTR.tdf.bak create mode 100644 FPGA_by_Fredi/Video/Video.bdf create mode 100644 FPGA_by_Fredi/Video/altddio_bidir0.bsf create mode 100644 FPGA_by_Fredi/Video/altddio_bidir0.cmp create mode 100644 FPGA_by_Fredi/Video/altddio_bidir0.inc create mode 100644 FPGA_by_Fredi/Video/altddio_bidir0.ppf create mode 100644 FPGA_by_Fredi/Video/altddio_bidir0.qip create mode 100644 FPGA_by_Fredi/Video/altddio_bidir0.vhd create mode 100644 FPGA_by_Fredi/Video/altddio_out0.bsf create mode 100644 FPGA_by_Fredi/Video/altddio_out0.cmp create mode 100644 FPGA_by_Fredi/Video/altddio_out0.inc create mode 100644 FPGA_by_Fredi/Video/altddio_out0.ppf create mode 100644 FPGA_by_Fredi/Video/altddio_out0.qip create mode 100644 FPGA_by_Fredi/Video/altddio_out0.vhd create mode 100644 FPGA_by_Fredi/Video/altddio_out1.bsf create mode 100644 FPGA_by_Fredi/Video/altddio_out1.cmp create mode 100644 FPGA_by_Fredi/Video/altddio_out1.inc create mode 100644 FPGA_by_Fredi/Video/altddio_out1.ppf create mode 100644 FPGA_by_Fredi/Video/altddio_out1.qip create mode 100644 FPGA_by_Fredi/Video/altddio_out1.vhd create mode 100644 FPGA_by_Fredi/Video/altddio_out2.bsf create mode 100644 FPGA_by_Fredi/Video/altddio_out2.cmp create mode 100644 FPGA_by_Fredi/Video/altddio_out2.inc create mode 100644 FPGA_by_Fredi/Video/altddio_out2.ppf create mode 100644 FPGA_by_Fredi/Video/altddio_out2.qip create mode 100644 FPGA_by_Fredi/Video/altddio_out2.vhd create mode 100644 FPGA_by_Fredi/Video/altdpram0.bsf create mode 100644 FPGA_by_Fredi/Video/altdpram0.cmp create mode 100644 FPGA_by_Fredi/Video/altdpram0.inc create mode 100644 FPGA_by_Fredi/Video/altdpram0.qip create mode 100644 FPGA_by_Fredi/Video/altdpram0.vhd create mode 100644 FPGA_by_Fredi/Video/altdpram0_wave0.jpg create mode 100644 FPGA_by_Fredi/Video/altdpram0_wave1.jpg create mode 100644 FPGA_by_Fredi/Video/altdpram0_waveforms.html create mode 100644 FPGA_by_Fredi/Video/altdpram1.bsf create mode 100644 FPGA_by_Fredi/Video/altdpram1.cmp create mode 100644 FPGA_by_Fredi/Video/altdpram1.inc create mode 100644 FPGA_by_Fredi/Video/altdpram1.qip create mode 100644 FPGA_by_Fredi/Video/altdpram1.vhd create mode 100644 FPGA_by_Fredi/Video/altdpram1_wave0.jpg create mode 100644 FPGA_by_Fredi/Video/altdpram1_wave1.jpg create mode 100644 FPGA_by_Fredi/Video/altdpram1_waveforms.html create mode 100644 FPGA_by_Fredi/Video/altdpram2.bsf create mode 100644 FPGA_by_Fredi/Video/altdpram2.cmp create mode 100644 FPGA_by_Fredi/Video/altdpram2.inc create mode 100644 FPGA_by_Fredi/Video/altdpram2.qip create mode 100644 FPGA_by_Fredi/Video/altdpram2.vhd create mode 100644 FPGA_by_Fredi/Video/altdpram2_wave0.jpg create mode 100644 FPGA_by_Fredi/Video/altdpram2_wave1.jpg create mode 100644 FPGA_by_Fredi/Video/altdpram2_waveforms.html create mode 100644 FPGA_by_Fredi/Video/lpm_bustri0.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_bustri0.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_bustri0.inc create mode 100644 FPGA_by_Fredi/Video/lpm_bustri0.qip create mode 100644 FPGA_by_Fredi/Video/lpm_bustri0.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_bustri1.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_bustri1.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_bustri1.qip create mode 100644 FPGA_by_Fredi/Video/lpm_bustri1.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_bustri2.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_bustri2.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_bustri2.qip create mode 100644 FPGA_by_Fredi/Video/lpm_bustri2.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_bustri3.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_bustri3.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_bustri3.qip create mode 100644 FPGA_by_Fredi/Video/lpm_bustri3.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_bustri4.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_bustri4.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_bustri4.qip create mode 100644 FPGA_by_Fredi/Video/lpm_bustri4.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_bustri5.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_bustri5.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_bustri5.inc create mode 100644 FPGA_by_Fredi/Video/lpm_bustri5.qip create mode 100644 FPGA_by_Fredi/Video/lpm_bustri5.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_bustri6.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_bustri6.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_bustri6.qip create mode 100644 FPGA_by_Fredi/Video/lpm_bustri6.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_bustri7.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_bustri7.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_bustri7.qip create mode 100644 FPGA_by_Fredi/Video/lpm_bustri7.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_compare1.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_compare1.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_compare1.inc create mode 100644 FPGA_by_Fredi/Video/lpm_compare1.qip create mode 100644 FPGA_by_Fredi/Video/lpm_compare1.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_compare1_wave0.jpg create mode 100644 FPGA_by_Fredi/Video/lpm_compare1_waveforms.html create mode 100644 FPGA_by_Fredi/Video/lpm_constant0.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_constant0.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_constant0.qip create mode 100644 FPGA_by_Fredi/Video/lpm_constant0.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_constant1.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_constant1.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_constant1.inc create mode 100644 FPGA_by_Fredi/Video/lpm_constant1.qip create mode 100644 FPGA_by_Fredi/Video/lpm_constant1.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_constant2.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_constant2.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_constant2.qip create mode 100644 FPGA_by_Fredi/Video/lpm_constant2.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_constant3.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_constant3.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_constant3.qip create mode 100644 FPGA_by_Fredi/Video/lpm_constant3.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_constant4.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_constant4.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_constant4.inc create mode 100644 FPGA_by_Fredi/Video/lpm_constant4.qip create mode 100644 FPGA_by_Fredi/Video/lpm_constant4.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_ff0.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_ff0.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_ff0.qip create mode 100644 FPGA_by_Fredi/Video/lpm_ff0.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_ff1.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_ff1.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_ff1.qip create mode 100644 FPGA_by_Fredi/Video/lpm_ff1.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_ff2.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_ff2.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_ff2.qip create mode 100644 FPGA_by_Fredi/Video/lpm_ff2.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_ff3.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_ff3.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_ff3.qip create mode 100644 FPGA_by_Fredi/Video/lpm_ff3.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_ff4.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_ff4.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_ff4.inc create mode 100644 FPGA_by_Fredi/Video/lpm_ff4.qip create mode 100644 FPGA_by_Fredi/Video/lpm_ff4.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_ff5.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_ff5.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_ff5.inc create mode 100644 FPGA_by_Fredi/Video/lpm_ff5.qip create mode 100644 FPGA_by_Fredi/Video/lpm_ff5.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_ff6.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_ff6.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_ff6.inc create mode 100644 FPGA_by_Fredi/Video/lpm_ff6.qip create mode 100644 FPGA_by_Fredi/Video/lpm_ff6.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_fifoDZ.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_fifoDZ.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_fifoDZ.qip create mode 100644 FPGA_by_Fredi/Video/lpm_fifoDZ.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_fifoDZ_wave0.jpg create mode 100644 FPGA_by_Fredi/Video/lpm_fifoDZ_waveforms.html create mode 100644 FPGA_by_Fredi/Video/lpm_fifo_dc0.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_fifo_dc0.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_fifo_dc0.inc create mode 100644 FPGA_by_Fredi/Video/lpm_fifo_dc0.qip create mode 100644 FPGA_by_Fredi/Video/lpm_fifo_dc0.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_fifo_dc0_wave0.jpg create mode 100644 FPGA_by_Fredi/Video/lpm_fifo_dc0_waveforms.html create mode 100644 FPGA_by_Fredi/Video/lpm_latch1.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_latch1.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_latch1.qip create mode 100644 FPGA_by_Fredi/Video/lpm_latch1.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_mux0.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_mux0.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_mux0.inc create mode 100644 FPGA_by_Fredi/Video/lpm_mux0.qip create mode 100644 FPGA_by_Fredi/Video/lpm_mux0.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_mux1.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_mux1.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_mux1.inc create mode 100644 FPGA_by_Fredi/Video/lpm_mux1.qip create mode 100644 FPGA_by_Fredi/Video/lpm_mux1.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_mux2.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_mux2.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_mux2.inc create mode 100644 FPGA_by_Fredi/Video/lpm_mux2.qip create mode 100644 FPGA_by_Fredi/Video/lpm_mux2.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_mux3.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_mux3.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_mux3.qip create mode 100644 FPGA_by_Fredi/Video/lpm_mux3.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_mux4.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_mux4.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_mux4.qip create mode 100644 FPGA_by_Fredi/Video/lpm_mux4.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_mux5.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_mux5.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_mux5.inc create mode 100644 FPGA_by_Fredi/Video/lpm_mux5.qip create mode 100644 FPGA_by_Fredi/Video/lpm_mux5.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_mux6.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_mux6.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_mux6.inc create mode 100644 FPGA_by_Fredi/Video/lpm_mux6.qip create mode 100644 FPGA_by_Fredi/Video/lpm_mux6.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_muxDZ.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_muxDZ.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_muxDZ.qip create mode 100644 FPGA_by_Fredi/Video/lpm_muxDZ.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_muxDZ2.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_muxDZ2.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_muxDZ2.qip create mode 100644 FPGA_by_Fredi/Video/lpm_muxDZ2.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_muxVDM.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_muxVDM.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_muxVDM.qip create mode 100644 FPGA_by_Fredi/Video/lpm_muxVDM.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg0.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg0.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg0.inc create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg0.qip create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg0.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg1.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg1.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg1.qip create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg1.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg2.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg2.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg2.qip create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg2.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg3.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg3.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg3.inc create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg3.qip create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg3.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg4.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg4.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg4.inc create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg4.qip create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg4.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg5.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg5.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg5.inc create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg5.qip create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg5.vhd create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg6.bsf create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg6.cmp create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg6.inc create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg6.qip create mode 100644 FPGA_by_Fredi/Video/lpm_shiftreg6.vhd create mode 100644 FPGA_by_Fredi/altddio_out0.bsf create mode 100644 FPGA_by_Fredi/altddio_out0.cmp create mode 100644 FPGA_by_Fredi/altddio_out0.inc create mode 100644 FPGA_by_Fredi/altddio_out0.ppf create mode 100644 FPGA_by_Fredi/altddio_out0.qip create mode 100644 FPGA_by_Fredi/altddio_out0.vhd create mode 100644 FPGA_by_Fredi/altddio_out3.bsf create mode 100644 FPGA_by_Fredi/altddio_out3.cmp create mode 100644 FPGA_by_Fredi/altddio_out3.inc create mode 100644 FPGA_by_Fredi/altddio_out3.ppf create mode 100644 FPGA_by_Fredi/altddio_out3.qip create mode 100644 FPGA_by_Fredi/altddio_out3.vhd create mode 100644 FPGA_by_Fredi/altpll0.bsf create mode 100644 FPGA_by_Fredi/altpll0.cmp create mode 100644 FPGA_by_Fredi/altpll0.inc create mode 100644 FPGA_by_Fredi/altpll0.ppf create mode 100644 FPGA_by_Fredi/altpll0.qip create mode 100644 FPGA_by_Fredi/altpll0.vhd create mode 100644 FPGA_by_Fredi/altpll0_waveforms.html create mode 100644 FPGA_by_Fredi/altpll1.bsf create mode 100644 FPGA_by_Fredi/altpll1.cmp create mode 100644 FPGA_by_Fredi/altpll1.inc create mode 100644 FPGA_by_Fredi/altpll1.ppf create mode 100644 FPGA_by_Fredi/altpll1.qip create mode 100644 FPGA_by_Fredi/altpll1.vhd create mode 100644 FPGA_by_Fredi/altpll1_waveforms.html create mode 100644 FPGA_by_Fredi/altpll2.bsf create mode 100644 FPGA_by_Fredi/altpll2.cmp create mode 100644 FPGA_by_Fredi/altpll2.inc create mode 100644 FPGA_by_Fredi/altpll2.ppf create mode 100644 FPGA_by_Fredi/altpll2.qip create mode 100644 FPGA_by_Fredi/altpll2.vhd create mode 100644 FPGA_by_Fredi/altpll2_waveforms.html create mode 100644 FPGA_by_Fredi/altpll3.bsf create mode 100644 FPGA_by_Fredi/altpll3.cmp create mode 100644 FPGA_by_Fredi/altpll3.inc create mode 100644 FPGA_by_Fredi/altpll3.ppf create mode 100644 FPGA_by_Fredi/altpll3.qip create mode 100644 FPGA_by_Fredi/altpll3.vhd create mode 100644 FPGA_by_Fredi/altpll3_waveforms.html create mode 100644 FPGA_by_Fredi/altpll4.bsf create mode 100644 FPGA_by_Fredi/altpll4.cmp create mode 100644 FPGA_by_Fredi/altpll4.inc create mode 100644 FPGA_by_Fredi/altpll4.mif create mode 100644 FPGA_by_Fredi/altpll4.ppf create mode 100644 FPGA_by_Fredi/altpll4.qip create mode 100644 FPGA_by_Fredi/altpll4.tdf create mode 100644 FPGA_by_Fredi/altpll_reconfig0.bsf create mode 100644 FPGA_by_Fredi/altpll_reconfig0.qip create mode 100644 FPGA_by_Fredi/altpll_reconfig1.bsf create mode 100644 FPGA_by_Fredi/altpll_reconfig1.cmp create mode 100644 FPGA_by_Fredi/altpll_reconfig1.inc create mode 100644 FPGA_by_Fredi/altpll_reconfig1.qip create mode 100644 FPGA_by_Fredi/altpll_reconfig1.tdf create mode 100644 FPGA_by_Fredi/altpll_reconfig1_pllrcfg_bju.tdf create mode 100644 FPGA_by_Fredi/altpll_reconfig1_pllrcfg_t4q.tdf create mode 100644 FPGA_by_Fredi/firebee1.asm.rpt create mode 100644 FPGA_by_Fredi/firebee1.bdf create mode 100644 FPGA_by_Fredi/firebee1.done create mode 100644 FPGA_by_Fredi/firebee1.dpf create mode 100644 FPGA_by_Fredi/firebee1.fit.rpt create mode 100644 FPGA_by_Fredi/firebee1.fit.summary create mode 100644 FPGA_by_Fredi/firebee1.flow.rpt create mode 100644 FPGA_by_Fredi/firebee1.map.rpt create mode 100644 FPGA_by_Fredi/firebee1.map.summary create mode 100644 FPGA_by_Fredi/firebee1.pin create mode 100644 FPGA_by_Fredi/firebee1.qsf create mode 100644 FPGA_by_Fredi/firebee1.qws create mode 100644 FPGA_by_Fredi/firebee1.rbf create mode 100644 FPGA_by_Fredi/firebee1.sof create mode 100644 FPGA_by_Fredi/firebee1.tan.rpt create mode 100644 FPGA_by_Fredi/firebee1.tan.summary create mode 100644 FPGA_by_Fredi/firebee1_assignment_defaults.qdf create mode 100644 FPGA_by_Fredi/firebeei1.qpf create mode 100644 FPGA_by_Fredi/firebeei1.qws create mode 100644 FPGA_by_Fredi/lpm_bustri_BYT.bsf create mode 100644 FPGA_by_Fredi/lpm_bustri_BYT.cmp create mode 100644 FPGA_by_Fredi/lpm_bustri_BYT.inc create mode 100644 FPGA_by_Fredi/lpm_bustri_BYT.qip create mode 100644 FPGA_by_Fredi/lpm_bustri_BYT.vhd create mode 100644 FPGA_by_Fredi/lpm_bustri_LONG.bsf create mode 100644 FPGA_by_Fredi/lpm_bustri_LONG.cmp create mode 100644 FPGA_by_Fredi/lpm_bustri_LONG.inc create mode 100644 FPGA_by_Fredi/lpm_bustri_LONG.qip create mode 100644 FPGA_by_Fredi/lpm_bustri_LONG.vhd create mode 100644 FPGA_by_Fredi/lpm_bustri_WORD.bsf create mode 100644 FPGA_by_Fredi/lpm_bustri_WORD.cmp create mode 100644 FPGA_by_Fredi/lpm_bustri_WORD.inc create mode 100644 FPGA_by_Fredi/lpm_bustri_WORD.qip create mode 100644 FPGA_by_Fredi/lpm_bustri_WORD.vhd create mode 100644 FPGA_by_Fredi/lpm_counter0.bsf create mode 100644 FPGA_by_Fredi/lpm_counter0.cmp create mode 100644 FPGA_by_Fredi/lpm_counter0.qip create mode 100644 FPGA_by_Fredi/lpm_counter0.vhd create mode 100644 FPGA_by_Fredi/lpm_counter0_wave0.jpg create mode 100644 FPGA_by_Fredi/lpm_counter0_waveforms.html create mode 100644 FPGA_by_Fredi/lpm_counter1_waveforms.html create mode 100644 FPGA_by_Fredi/lpm_fifo_dc0_waveforms.html create mode 100644 FPGA_by_Fredi/lpm_latch0.bsf create mode 100644 FPGA_by_Fredi/lpm_latch0.cmp create mode 100644 FPGA_by_Fredi/lpm_latch0.qip create mode 100644 FPGA_by_Fredi/lpm_latch0.vhd create mode 100644 FPGA_by_Fredi/serv_req_info.txt create mode 100644 FPGA_by_Fredi/undo_redo.txt diff --git a/FPGA_by_Fredi/Coldari1.qsf b/FPGA_by_Fredi/Coldari1.qsf new file mode 100644 index 0000000..da581cf --- /dev/null +++ b/FPGA_by_Fredi/Coldari1.qsf @@ -0,0 +1,44 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2009 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II +# Version 9.1 Build 222 10/21/2009 SJ Web Edition +# Date created = 12:11:46 March 06, 2010 +# +# -------------------------------------------------------------------------- # +# +# Notes: +# +# 1) The default values for assignments are stored in the file: +# Coldari1_assignment_defaults.qdf +# If this file doesn't exist, see file: +# assignment_defaults.qdf +# +# 2) Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. +# +# -------------------------------------------------------------------------- # + + +set_global_assignment -name FAMILY "Stratix II" +set_global_assignment -name DEVICE AUTO +set_global_assignment -name TOP_LEVEL_ENTITY Coldari1 +set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.1 +set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:11:46 MARCH 06, 2010" +set_global_assignment -name LAST_QUARTUS_VERSION 9.1 \ No newline at end of file diff --git a/FPGA_by_Fredi/DSP/DSP.vhd b/FPGA_by_Fredi/DSP/DSP.vhd new file mode 100644 index 0000000..26f8e2e --- /dev/null +++ b/FPGA_by_Fredi/DSP/DSP.vhd @@ -0,0 +1,79 @@ +-- WARNING: Do NOT edit the input and output ports in this file in a text +-- editor if you plan to continue editing the block that represents it in +-- the Block Editor! File corruption is VERY likely to occur. + +-- Copyright (C) 1991-2008 Altera Corporation +-- Your use of Altera Corporation's design tools, logic functions +-- and other software and tools, and its AMPP partner logic +-- functions, and any output files from any of the foregoing +-- (including device programming or simulation files), and any +-- associated documentation or information are expressly subject +-- to the terms and conditions of the Altera Program License +-- Subscription Agreement, Altera MegaCore Function License +-- Agreement, or other applicable license agreement, including, +-- without limitation, that your use is for the sole purpose of +-- programming logic devices manufactured by Altera and sold by +-- Altera or its authorized distributors. Please refer to the +-- applicable agreement for further details. + + +-- Generated by Quartus II Version 8.1 (Build Build 163 10/28/2008) +-- Created on Tue Sep 08 16:24:57 2009 + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + + +-- Entity Declaration + +ENTITY DSP IS + -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! + PORT + ( + CLK33M : IN STD_LOGIC; + MAIN_CLK : IN STD_LOGIC; + nFB_OE : IN STD_LOGIC; + nFB_WR : IN STD_LOGIC; + nFB_CS1 : IN STD_LOGIC; + nFB_CS2 : IN STD_LOGIC; + FB_SIZE0 : IN STD_LOGIC; + FB_SIZE1 : IN STD_LOGIC; + nFB_BURST : IN STD_LOGIC; + FB_ADR : IN STD_LOGIC_VECTOR(31 downto 0); + nRSTO : IN STD_LOGIC; + nFB_CS3 : IN STD_LOGIC; + nSRCS : INOUT STD_LOGIC; + nSRBLE : OUT STD_LOGIC; + nSRBHE : OUT STD_LOGIC; + nSRWE : OUT STD_LOGIC; + nSROE : OUT STD_LOGIC; + DSP_INT : OUT STD_LOGIC; + DSP_TA : OUT STD_LOGIC; + FB_AD : INOUT STD_LOGIC_VECTOR(31 downto 0); + IO : INOUT STD_LOGIC_VECTOR(17 downto 0); + SRD : INOUT STD_LOGIC_VECTOR(15 downto 0) + ); + -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! + +END DSP; + + +-- Architecture Body + +ARCHITECTURE DSP_architecture OF DSP IS + + +BEGIN + nSRCS <= '0' when nFB_CS2 = '0' and FB_ADR(27 downto 24) = x"4" else '1'; --nFB_CS3; + nSRBHE <= '0' when FB_ADR(0 downto 0) = "0" else '1'; + nSRBLE <= '1' when FB_ADR(0 downto 0) = "0" and FB_SIZE1 = '0' and FB_SIZE0 = '1' else '0'; + nSRWE <= '0' when nFB_WR = '0' and nSRCS = '0' and MAIN_CLK = '0' else '1'; + nSROE <= '0' when nFB_OE = '0' and nSRCS = '0' else '1'; + DSP_INT <= '0'; + DSP_TA <= '0'; + IO(17 downto 0) <= FB_ADR(18 downto 1); + SRD(15 downto 0) <= FB_AD(31 downto 16) when nFB_WR = '0' and nSRCS = '0' else "ZZZZZZZZZZZZZZZZ"; + FB_AD(31 downto 16) <= SRD(15 downto 0) when nFB_OE = '0' and nSRCS = '0' else "ZZZZZZZZZZZZZZZZ"; + + +END DSP_architecture; diff --git a/FPGA_by_Fredi/DSP/DSP.vhd.bak b/FPGA_by_Fredi/DSP/DSP.vhd.bak new file mode 100644 index 0000000..2d4811a --- /dev/null +++ b/FPGA_by_Fredi/DSP/DSP.vhd.bak @@ -0,0 +1,79 @@ +-- WARNING: Do NOT edit the input and output ports in this file in a text +-- editor if you plan to continue editing the block that represents it in +-- the Block Editor! File corruption is VERY likely to occur. + +-- Copyright (C) 1991-2008 Altera Corporation +-- Your use of Altera Corporation's design tools, logic functions +-- and other software and tools, and its AMPP partner logic +-- functions, and any output files from any of the foregoing +-- (including device programming or simulation files), and any +-- associated documentation or information are expressly subject +-- to the terms and conditions of the Altera Program License +-- Subscription Agreement, Altera MegaCore Function License +-- Agreement, or other applicable license agreement, including, +-- without limitation, that your use is for the sole purpose of +-- programming logic devices manufactured by Altera and sold by +-- Altera or its authorized distributors. Please refer to the +-- applicable agreement for further details. + + +-- Generated by Quartus II Version 8.1 (Build Build 163 10/28/2008) +-- Created on Tue Sep 08 16:24:57 2009 + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + + +-- Entity Declaration + +ENTITY DSP IS + -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! + PORT + ( + CLK33M : IN STD_LOGIC; + MAIN_CLK : IN STD_LOGIC; + nFB_OE : IN STD_LOGIC; + nFB_WR : IN STD_LOGIC; + nFB_CS1 : IN STD_LOGIC; + nFB_CS2 : IN STD_LOGIC; + FB_SIZE0 : IN STD_LOGIC; + FB_SIZE1 : IN STD_LOGIC; + nFB_BURST : IN STD_LOGIC; + FB_ADR : IN STD_LOGIC_VECTOR(31 downto 0); + nRSTO : IN STD_LOGIC; + nFB_CS3 : IN STD_LOGIC; + nSRCS : OUT STD_LOGIC; + nSRBLE : OUT STD_LOGIC; + nSRBHE : OUT STD_LOGIC; + nSRWE : OUT STD_LOGIC; + nSROE : OUT STD_LOGIC; + DSP_INT : OUT STD_LOGIC; + DSP_TA : OUT STD_LOGIC; + FB_AD : INOUT STD_LOGIC_VECTOR(31 downto 0); + IO : INOUT STD_LOGIC_VECTOR(17 downto 0); + SRD : INOUT STD_LOGIC_VECTOR(15 downto 0) + ); + -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! + +END DSP; + + +-- Architecture Body + +ARCHITECTURE DSP_architecture OF DSP IS + + +BEGIN + nSRCS <= '0' when nFB_CS2 = '0' and FB_ADR(27 downto 24) = x"4" else '1'; --nFB_CS3; + nSRBHE <= '0' when FB_ADR(0 downto 0) = "0" else '1'; + nSRBLE <= '1' when FB_ADR(0 downto 0) = "0" and FB_SIZE1 = '0' and FB_SIZE0 = '1' else '0'; + nSRWE <= '0' when nFB_WR = '0' and nSRCS = '0' and MAIN_CLK = '0' else '1'; + nSROE <= '0' when nFB_OE = '0' and nSRCS = '0' else '1'; + DSP_INT <= '0'; + DSP_TA <= '0'; + IO(17 downto 0) <= FB_ADR(18 downto 1); + SRD(15 downto 0) <= FB_AD(31 downto 16) when nFB_WR = '0' and nSRCS = '0' else "ZZZZZZZZZZZZZZZZ"; + FB_AD(31 downto 16) <= SRD(15 downto 0) when nFB_OE = '0' and nSRCS = '0' else "ZZZZZZZZZZZZZZZZ"; + + +END DSP_architecture; diff --git a/FPGA_by_Fredi/DSP/dsp56k.zip b/FPGA_by_Fredi/DSP/dsp56k.zip new file mode 100644 index 0000000000000000000000000000000000000000..6522299f5635ba5560150e498fbbdf0fde8328f5 GIT binary patch literal 39208 zcmZs?V~}Q1yCnLSZNBBI?y_y$wr$(!vW+gQ%eHOXwyiGRJ~4B?b7N+HXS46JN zmH9jh(qQ1|0000QupHvV75#mGUIqyOT;T%%XaEd=vy(Bsp^3SvoxZb+p}8rYn}vz0 z3Jd_u1glT-zo6;?4mbrn1zQ4c*zI#X0=xTt*I*WuQZnYORL7-6Ybz4CY*n?c9x0gy z6>fsDIVCCm`A=5mYLf&&v%|I|R3m(^`P9h|l_ift9fmb}vWI0px#E&~k%oe1KJ;#0 z=ucSStEMP)nP9X5MeahvCbWl02w^?b>MHZ3(&>-t{FvG}R`hF?8aj1+Xo^|06m`$* zG*TY*#4H-M(CPCKqbNx!@ewO_bDI77mi<0Wvb$|R@xD%Q9%<9r{l`*S88RUm_Uy0` z@1+S{V8T6N8NR49Nrk*}`H}=G3q|6i=|#)c5+HE-TI9G^_1qT>03&e09)pLmL`4k75bNs@2ZNnSQzbPElAg%pO&c+CX%H1aL>MnjVsJ^8R7l(g%d?k8!Lo)JNdoVLbp4XYDiNr zUpQD1gTx^9w;lR1sYoD=m)&D_Le)!do1UwgH`rAkPSrAXN|sz7Mln*aK^Kr>NdN+l znG46+ljV=bQ~fF*_QOI#`nYqiN0_mg%@y@KL0m+2@8P`ySQHUL2>;Po;xIp;Ejb4V z8N`O)ETS$Q-*`Prn|8z=)6Al z{NA8kpm~Fo5w7pgPftPeUmP((>60NUaJ{yvq3G6-fEkO)EQ7_maFNciQsMSP%s#CP zEQ*pB_ayP}jTPv~!(3p1&;$*kp}H8f5deQ%lto zN73@Cq8&elZ-h(a0c{%%rCDmDv()2&=NZ+De}@srMRk;HcXORWbi777GX#aJ3p9~F zxVWFOB7vbKrsj_s31svR6yNJ zc!Qq&+{(wH;)CU377dRn55IyFgyem}t zN+0lzDsSJv#{p%(AIdqPyRDjBIzF)&*qS=z5Lhh~rq&LdM~iTe8pX8tmjqooo>PB# zyuuMokR$;cmC9Q1@N5W+fnjb)rF@N9d%!^@nk6E$#M)f%M=N!}tCxmBSd1QQ1?eCK9`(?I)eHe{~pEg@^1cW~ERY`=(o@DLg*}TqAR@hgk z+UzZP(|3afE}RezdYYeo)yKuK_}Ik^8G4#>3QK!MFl2J+(YIHBZ%XuMms_0|Rof6* zu1tTUu5ZkpT1uJd(=Wt}`3ftOnBY4MbpOd2q`$P3nsoA~+wQ)^Hhym5_r8jZ zS(gxru4NxZ>80AtLczyD`D1bk0$QS2F2_#-%U-Tu%UrN$hdL9hl3*U`)nU)f@Wq4$ z))u>5CHQ38|8PA4{<1#pwS&Gb{As7l*Qjl>)9`L( z_5MfjvQu~L3j~lya%Xys2)csVgtXtOU-Beu(JDjNE4JY@4U02Lq*I%!zCUTBs2~G0fotWEz1x~J+W}WFiLq1^mVtF$MmAIy7Ve_l~PjDaOoI^q|yQRfOWQ>TTfc zl#;Lpz*ajz5Lu-H3KHKV3h3tT@D0KqEECB}P?5tE9M?+dE;~uBY#*V>ZhDZnh=UO< z0ZLyPBKv}PY zH7wy1p{7Q03DwnQ5gWUV^)o6bziRa{Tgd8Lt!TY_26CxHbC5St2hZBhMB=q`PQ@i0<+36Kd}jp2FUM?VIPq-?cu4QD9Ls6l;i7W12t&$OShLy! zYC1O7(N388AtGlyCd;5K<9HavvUyL~XCf@_(M*H#^2C8X7vxb=NX~Rb&^m7DV&d#x zTsvx|FqLdVpXGzXwEV4*5E6UwNK;AQ5ot5iis{O~?`H!GFA462iXL-4nb$um^m=Az zz_hC@Cc_IJbf!EpFWA^SRPX~BAzQK|zcBQg+OI7Beh+-!eLC!TE`3i^!lvO&KO|N> zen&FFy~iPGSZ{1?u?fli3{)30aBEbsFKOOhd5L|p(;n2?m8tBRjNXDihxin$!L3xd258Dclf@$Q znpphzoykm9yad-mzOWQgP23vnbrEobxNA>zGtvjmyPj7k3cbazZdO`m`jO4a=;`-}>nRpBY0D5`>0QCRONE1_IdlS?D!-3A<^h*90 z{@a0G@qRk5x7YKN`-jZ4J0oR4A^fqFw{x1gK;A8Syh{iyvYpQ6js}z4_XarIj*h%v z>{OeqCDLp#5le2M{YeU2qTG?X`04VWLU+ zytBSgcI(vro0G3INa%8k1>EW6&A;C1_3Ens`6{EqR*zqJ-1fOGl+XF)YiI!?tsfBDeqd{*j*7NM1AMKNUc)%&wBG?w&i3AF&M z7gN6-fg)arlSs%A<7u|L_|x#3#VX&~68AtPDe)oqN+Gv}J=0x7K&QM)5FL7j3xB%~ zgiuqm6p2^xN+cso#Z#@CHj;G{YjG2aR?$-VSkvWL6Eopd{L5u)>TNQT)5jrG!=?)> z4*e%(LV6&7adERDde&Po!!#7iYV+q^Ob7UfTDS1WQL=}6xqywmJ;e3XW)5l~W1weR z@*bLuX4&n20ywRip<}{Coy%&Jw0lGk1t7Ussm5Q6Y{2cNXaUDJswXBi_wTO;Cd=oU zxU(C$!*VH7D&(imjVnY*urvG$_#252I!N^8%qbs!pDAu)BWTh@Y{DUMr^^KA9+zW~ zS!0u(_3K4Q%QS8R;m`!l*pVM%*AYSl`LlyvQ}iq^9~s??&&AGH(}tCGBfY3_yOBpR z!XAc(@TOZ2aXX7B{6+%9&n}(6`$rQyaG?a=07#(-Uu(Vl)R#<4k*FrBHz1GtmHNp2 zJTZ2a;CDXpn2C3aZ};r;*9bF^g=U01)w-X~h0ML@*2@G&Pfyk@(*z4_YVLmm3#-1R zpRn*GO>hmvg|6?A#`<4|<&cw&z|_eKIB6<6wWr0B{Ltm-$Xng8T&I?otFAg+9uJnq zZ)Fb8&?m-UeXJ+C5^E9GpkLAT?aB=N(QrVCw4<%sok)>9d5L;Hk(3&~w=JAGi}7y4gZScjID*EI zA@HkY(ITOF6Stlvl)CAoW74pY7i&{Vh&oXsr;1JQCokbR$gNn)s`s&Tx= zW1K~qcu{+Z;O-#^tl=CJCjtz+iglw^{+U4DLEguppu*A}r2>ilN|E8U7ZljgD~R$k zHGYc_KPIrSw`c7pe*OTdVlBVFTP0Ule#en9KPh!}@mu8ndvH3TXp9Bqw8D{!v7r3h zaCmKWFy(h+HAf z!lK67bWXSS9@AOYeuAiQ`SF?)?b?vCe;VL4WUh<4kY5eB?*)w`Sn7fzK!8D$=O6EyBaDR@_uZy`HF9t-n{ifA*Mtt z4AS@codqPg5oJivQTEr=8)mZdwP+KM>dL=T>i%? z@Ie(M;-~aZV1?C;VsRq(PI0kQTUKn{D6{+Zedt}oO%NO?0cUDTJIACEepDdD{D$uOEJ{a$Y2`iC34hYvq&N$<6kiB`+i;f-$dBqyn5HFQZ7n~a-4m^L*Z$B{$Da# zoUL%Zb{+f;AGc~JM67!kv#DK0qb~5gB*GVUsp29bMvInRQey2U@u;l_)5K+Iar(uF zYsDr8RHR}Lp(7GwdA|2&HI!t#!(TCu%N4agBmMK%iM;cKy}4@q@-}?I`@O+`Oc*vG z4-+y@8h^blh<-7~i$ekr+J@sF^0e&TGy&iMZsNm64)w&l;voufko6R~TS zmHZih+V2_K!*7gyQ~soQ74C39B?VhaQGbco?d$LF$H-Oi&04nSm)+QO{hf|Ou3xOh zuLC16`KVj_@94a0tf}F0NrPA8#w19{~7^}{!BU!^p zbo<%iBW(XiMO2YYpXxP)wpxeFgvZr}Fx0-jfJE>O7xI`BU8>NShnubO*F~j(NX2^1 zd|N1Ual%wkqNV~}kM&IT94~EmBGEAAbFii@hvHPm##fX2R$}s>1Q15bQ_2&Am!%T(~0w;0|bIf7NDYcT>m1UO{SVPum_(OK! zgtoRyRd68!E1RO%+{sqe$_*AsXiUKa=W~lQe0kl|Dk2&h-l;BTNG?)OL$PDV^yNOd zapRW5gR;>~KY>5E(!2iNcVBaD`|d{bV(ZV1A#v8Le-(ZdZ%Q1EyJwz^%R(9Fq*C{M z2TW0G+Xc{elwg^DFbDKJL4GC;m%wcBHiNmE2PE?y)f3pv*^<&Ez%JDO=nPr(5u-ec zkr8G&Q3d9ufXqrkjLK4YK{5$YqX|=E2}=*njt??m7zF1R8(36H3Qt5@U~>th^gdZ= z#8^_euW2QPs>ukKO*lUL3F0`J!&!LPiz)@sR8TeP*rIfU0cFbNvKO`M7s1qAUI=A} za%J%R$ycTZD5Xd~8=I+xK5x3Ds;}pR%9t1u=$yeEhy|HvHaTaSn$ue8I+OMXwS7>B zusQ{OlOa1Im84?U@^R&?mvB9s4#(ymR`X+qcn2*5&ml)V54h_S{eKVM>0Ou<65M%p z5DO6~6zt2hrdm!x|FX2~iWK<>eyPd%@u36be5P(zGVQO{OAtU}x3?z`Cy(>PA;f4U z4jP$vBl6UFLgaf=foyV_sgnF*q^AK{QP5ncVT_*oo$}ZvT3m#CR4+%~zce^Sklyy! z;BPor{+og!=P44}X_Lmbl3dB|WIg;xc3fZTYV{CDjc&1HzgA>u5;c*vKZlCw^EsJH zQ(i+gu%l*Rf%KF_HG=)>Fl(K`@Nw+zGjHV6tqN@$6ogh_(iJ=7Gfm%X4#(wNLz5f& zx^%wYGnrY5I&fExxdi*Afoc{=n zL^ULTy0TdHx9IF|5*yYO%!wgGO_a+CdrynZgkQH9jkB~JDg4aA9-395>YIuUDtmS&$bp_@lF|N2?nhjseJS0g!(J)QzC= zAkMK;qw&lOPw$Ti^CBuT;D2M9WU>oCof03tzJj2NnG#*CO`hS??xYcpSMpPhq(7HR zX@q(BM!CYl%wUtxk&3e0B|D+Ls4W7yXR{K6;>C%U_4>dxs4z_XME8Ndlke?+Z`gDw6^q0ex$ zZ|)gf*X6O(S6h7ZOE$OwvCf_oRt@h5Z`T@U8H@V}_XAHQRu1!IjB_(00o(=dkI~&V zzbSs3=W0mJHmfv}t8GHuZiyvi$yY|}%u z=e^Cm+7bvyA&JW zZ&B%=CtxdlTt(H)Kb%(j_o`dn%D5*^>Ul+Lj{@RW@!2uN}LIi>30|T zIeH8RvTMs^(?I_SYmKf7t?E5I9Ikpcy4y}l<<0q#+>~ErYzf*hUC>awZo`)( znOFCW_kzMq&VB2bTh&DO>hY+Gr`;F=qeq3_SCyN^ zT>Fs|`^p87ie8({XdN9?MkrfKx2e%+x!4IN1%qqhRnX05;FDqW$ibpG1)j6bMXGA46ReB9;=B_GfTEc;HJ^tmy zf`jdbkBpjijM#yevE>Cv0RNdTuRN^8*X?A94f}eML)IKYGWsa9(j%`LU_D@5pU+|f z&&3~EFc!>jzglc=LH_}5s_!gFfJ55@p5=$Bk!0FSEp)*2OnCA*RL;U6U#PX6DygE{ z(vg>X(KctA2aHZEW0Wk|DZ@TU^^+5Zgio;@J5EuSB%1qpJ;{yaPJSa#nk|*Q=uFQ1 zIt?!jvUddJt3a0a$clhvv33RzISHBpp<|?a#I-N}#_6jy1F%t!1S$5QoP()sx=gju z`l(&EPL1{1z!Iuwehir1f#AYNv){)nfP&P=>xsjIIzbkf=GL5Ze<-9^NN#_U=1oos zCJ+l>#bl`!3~znwACoNb{0uqG+U8U;Z5OHHJF2nYQZRc~GY4y-8viqqT5>7+48Z`Z zlF^DK`7LI+DtZ7zY-OF*K=i zLI*msh%Uq%&ai&E_?^rC(v`m@E5#@GiL0dL{HY{5qBkONGp>zIJs0F0w!aPXQrAbW zw(Ko(m3HY0*Jtl3GEKb+Kj9Cp@RB z8=Hn%a{g)2*l#P+AF=lJ2MjJ?8Izb)VzkcMKD8A;8OqEXGjJBb8dA~HspuYuP57jt zewye1+wc78CD_`8Ws_4M}-k!j{cUeoo)sm+^g17?_`D?Qivxwj^(oLuZ(b6 z!myR?`ugj#$%LPdps&5fGvsD~$O=->C+>#)Y>x(zg%MYjhP!2@CwI;diV&93Tx*)6 zM(y88Sd|%*D@h0B%FtN`UZ+XmE0&WJ)E zRJ@xW&7SA+Hx|wYCU6qN_4Q`W&>bw{;e`|RkzzN@=K;r5??Ua}z43MV*o|^?7uL^b z<2&L5kz(kdM6!V!{T2@Cu0V)eR5Qjs-}TFGQwl)4Sj|{sDD#isK2*{YR$~l} z)MP(!z+ElBby7uToFS`MO)re?Sw|q8`xr+bK_BfToz$X05$|R3xTiQQ7k!9zQCST) z=J2&-RfrS2cVR>NjUo^pZ&}HERnJzlL`2mjiaqL}Lw&A8%o~XjYF2F@OAFB16RR4< z+t3rQ^FpbJux-3?gZ87P`s#~VgVue{MKQQCwr7M=)RH@!)ue)v@v0-1 zvqGwy1~Y4}YMjJG4-Tx0!|FiXl&lGC+2gN^udkfsDjcb{qHpJAe2-I|ipCe`0)f)7 zs^8_|D|Oy=oEM4nWjDI-Y-!HFKf0_T2PCq;sLGVjktdW9u=CO~jYa|Tu9xF=&x{W# z`FItBG+(lWV+gJ9T!R=|l~;!5oal^DBfb+$ygJTGKasht)+MHfzn%y6)^$kl^&&li zmXF&r^+Myc>EnnKC$1dEecTXz&OYuS;I$?4B;G9bh-e9sc=I>x?}Yq`HS9C=^Qt3MAO` zk?!kW^qd6E)8mJ&bHLpldGgyA8)$jH1@hdpjhTU4sP`q_p%sL`Szq|+R*UU>TGNgk zw;OHiq=pbt-~i=D$@vtDW(<}x;e{^!pFW2Xl?&0P%QDFu33JhU{+MS|=1JQotj5ck zGmiH6A9aUvRV8>6^5ip&sYJQ|J_9E>GFKME`m)o>?4!Y`OiKzkl1YgyJtUI!R_^TF z5Nk&7pcYDmZ!cEO@yA*cx;`O=1b-dUo?qo%3C#$!!Jwa>FDEe!_<}l&A`>KQRkP>y z@XUr+9v3PJQ-1!PtrI~-h&y?wQuCn&b^i#r9r^QxARV)rD$St;b0I5rpGiiOaD+W! zOM@BAFYs+6ZZU`IpoDl7Hs88M=9-Rbt`Jg&3AzUY&Oze6>vQXeV+m5YeKG|H-xVrT zwZeN;D}$ikjEXO^3vM=%v2gQ%Y@OH`Gfd#+&QE5G8#6Vp7C?@Qbtb}Vd`{|bwsTAU zlvgG#+hzR-H|kIWM2ILXPPMb@B9?unDW4@8%y%;Pu1}wAJ$v1pLB%`4^cs`O7UQ2buVg z@H=HY;6M>5%KS%JwjfDCwM~N+ctXRL?$+b>cq=x%r z{C33Imf zpoJLaI(e0)=tRg}vdZ0N8!*HLQvoZW$EYH*M@La`-pMd#n(FIS6qWm!J;zPVX6~$N zF^=bH?R`dw)dhb#4`{V%4%`hM)HxUx@2vUx@X1g>>H=eC?<#LqJeR=(WBT*0h;`pd zsKX+538z#;n|+|{v!;S$r(M;U zRQ=}PByA8Y<~Qt=o~T`0PBS7#w6;~natT(!K8?iZS|1}&Arks~{~-S^+s@c0kUhlb!CZAO4;lP@zyMmm8Wn0nw8hI+>XLbTm9{xQO0$8!-YqD3;^A3Tfqh_fCwwaWfEsu6s{8(eV!laB;J9+m8Qr_H~Q6kE+^p}k|;mlMq3rcP|b%V3zRWy4c8z( zE*aF|(I~~)*e2uPqX_k31b zdH#0f#Vg;5wGI0mBQcBs58vJJuULp$pyWYa(3ji0`v&`;vdFaEk*n-059$~N0O(f% z05Jb|S!C*AYW%;dB7H*}*Z=glTg1JRumA9$x(M&ad87Hd;ZvRAvvxf*Nz2af@%PbF zBH32Ebdv6-o3{InPvj)Wy2)75VbOLM{}%`mWg;r+gzU53i(MOQ6e%*e003NIR?#E- z?^$F>*2BOx)4}74T&g^|A`{%Nh?A?E>sLjS&geAfoPKHmsy#`>A)ll_mc#4Hbie#3 z=Zq(p<_F&b$Ej|&*6rjSkHkLB%fY6{%8?_%G4(LNbJjxcT?8SmW_q1y;&GQ96rbz| z5z@^^7V}@vvHtYBpojrGa`478@IUEH$H5t!cSQ2@+oznFWG{|6wT9mcyNLHJMw0|3 zIr8x+0n%?YlkrQL4EvB-PdXs)3zl4xVmm=BgWhb3coXJ<=m9-UWfhv5lh zOe;U`2L2{InBZ(z3dr@%<5s;-Yx91O@cUNIHew=NZaAzEL^$8EASUUOxg|L>fj1zakOP(jI{R3FQnjn z&Kr%hPTuSV=q1tnS%^J0|y2UE2?~UvCU<2XZ$E3#ibVO`H$FX6uPZVLKlAC`M;lSXJ zvU;rxn12#rtQO;)bz+1-VuuM@1O+YbhNMSx4{X1(^+*VS2#^Uf1>aS6gEBg*u|c}M zQrzovvj{+U8|nqACCL;1eL^Ow={FIxh&d#@PC* zjVP=H-u86E(fLy)h_V0q@002tGjI}_yzNZ%=T=AyRB+v~NK_(zUCBU6v^em_O$LEp zdj8StkHVs`mXmTHVD$cs8%Uv+uSq~D+45sho>|6@#6PvmB#H&bBlW3r?w8SU;6?+y z)Zqrd+%KStx{X3pKVR#Boj8RY6xN;>1f1(Z;gBp^a)&@efhjS8LtH=7uHu8KS~y5( zCfz165werG%soyCxsA=Ran9dT#>etwsBH*7aHyevbkyRwu9YPAlaU=5GcJ6ku$2?@ z5%p;N&nTb?M!-&@86M{BLBk8h7^KBafS>L*-+1`&8H^lMfN+oW zOyAX1OgMkIF431h`k$C8O`s!=YFS0V+iS>oz~hlz?uEzn_`e^29)4U-d7IS39G_pg z@ATaKun$(UWC$#D+7JENe1Q_}$%MxzC}jkRmq#N3%_o@@|4X);L?runv9lIBtr?UD zL~LVQnESe;hrH#w*rEkt2;4R26>@W|Ur&0BdrM0uaMn9932x z)U?8$U}cHq2Mg4Y7G#SqNTgM`9MaOUk{C@Uwhdh7=jyTihmZ z*mR5uVnpZCJYwuonsxXhO%}tj7$s<_kWc5}7X;6*Jao5iQ%KlxB8xV}hiFqCcHdCe z2}GWtUGy(Bw%=nh2>iqmH^bz>;RdpxF0jE03IQ_#RQ6sCok`|%Ts*8;3g`s`m>*aI zfXfh|2bSQED2`VQ&<#U-1iC0o1f_5&0YSg!bnt}DMUwePmZqL)Ul&q*gI*y!J2NMfJc%9C_`6?{BLj404JS)l%!5@dWXJD1; zSIxPzhJ4jmepc2Uxoq`Y^0u}shQ0=Djm*$PzvLyVgK~w4K+Rg=8?8ck$4jzz%G8Kh14f#Q*!)=-8U7ZV6J7~WgLwo4xb_V=>9JQ7n%R@bd2B`M5>|X>R zk_)%^1Q1i~HX?N^8dRgXVgyZs=c=k>Q%V)pM_~C)8rpW5k-zc%O+vaXDr&KCDKCcx z(Am@`zj#xcHO;poo%bS5b;@laMD-(w!>hV=j`#-C5rmvx$Zb~QD%=Ry%eTT}7O#c1 zn{b_JU~w)J?!iGS$;C*iQjjxf<@(^lOp801;A?hL40$!T{&aTiwBV^jG^~WbiGm&f zGMm(6o_a?}XN-5SZWVrImAcee3_CqrJINXWE~^o!OU|rQovn#Uc{N8QI%Tr!hMcB` zoC`>khJ?Rc0;jxW$@?^{eiRW|l2)Z9W75rGxRu+guJ)nHfAT1fIYbExKRpc2c6uGB zh-q@E&R*F{yud|WyP5RVj{1R@cgYra*-LkjZoN0R5(eJ)M|NB}qznEX_S@yj`h`XR z23S7ur}?CyCe=YDifH+(YfEkc%H+))za``bxgYr9`g;)178xWJDBrT|kMxAzW-t;Bv8W{n zibE?8N(2F{wKmAI;1?tG5t52`@-J`R&Xt$H9ilHG7vNwbmKQqB6Uh=xe3oG%xFgc{ zR#M_@OTQ<|@6x;Z3*=~l?gu5>3nTQK9WE^(+n`=+GLJ)yj1dsHk@e^l6Y0-_GYHwV zgePRsN1GpkFHRK05SJ0kX!OD!sZDW4>%lW*1JUnTf+;QW05qL>2wXTYaeVDOICa6$ z`{C1*NEwVy&gkMwQ*wc1@!CqU{hiUXf7CIJgM`#|={uJQDW4&DFaNNxP&~m{{JcL} ztm=+#S50Y8k<4aatbgb63Ahct7#)aIRrMGchu*UI0c1J`A3E0_w4SRb5coKs2-oM0 z_7Jw__x3MdZzsL^ub+D)BEK%R4$^Pr{i)ea=#DG=Qsu_Y*SSM8U{qwr_AjZC2a#XC zD*Bw#^sINu)5J$@SzRD74y;{3MCvEX!8}Iw5cS_B;CVrKX{Qx>&nRTUQ-8LCw|~gK zY90qzlRdJfBM;;ZOZJHDQ0ST3CQn{plq+^lA9x+orGgq$mGhwijjyB+}vPkEHwg0j(*Er55RqN(Ep((=6zjx6aORA!ciEm)s(Mx_Nd{1h_gwOyfHT0S&RhY!z&jOY3u$7~)M}o|a6B9) ze6&vJ*oR3M&6Ld_@F|^HuI&6D-Q3DJ+V_lS(W4_D93%JRXEom5-)8*!dUba-g(u$x z0L0@xEBZv5pSpSC!ahZd!Xyo)?Xm@yWDd0ivdYPmWkMRwnO44H=<jdri^| zYsL5kj;>~o8i?u8BPTk6E2k7JbvG;9at*H#TJ`;PC|mv_eJS(CWsn#H&?e5uAQQQi z-%7&zJ?Fn+9n-Rvlk^qg%*Ek;Ho=gjGOSwsqKnv;V#=s@mSCo0O8qVr-y7#z%PO9*#pM`r6bO=S?J2vSGl1%B~FMQf&2AN`=E=V(}}#z%Pmmw=|#eQ1{$$ObYl~EO%+ub>TezYT zRis5Us?y3y5RtQlRdZDNH?=suGe`(A@n&d|Jpv5DJn&I;PVn^dS7;E49ngKEsimzV zssiyZgrMy(Oj+KI8jF$MnYf!UJ@rc}n|%1eJ*(D<8jBe&DC0NTAVaouA%i_)h_nGH#AGJ53KWW5rb*{84#Y!I`)?AwSk)pT ziMJn|Jn{y9B#aOp0 z#cMd=X=$&JT|{wg5^PvUh0S-fH=UdR(<(gAL4h&o42>>vV8bsVyY}RpQuqCYlna%g z_w_cm%e*oU_J5HHT2KTg&zeFutYbD(+d^F17#zK>&hRxKNlFlWK~q`z1aQ=LiKeeG zd7%65Z_iRAlgF7KMYPKzTPtd&&SF<*!;IL2vBs4Gd}Em`4)nc)hMBhD?~TQlIjo%=b(SazUEcw z<>m>SC+S#lYbpYZhJ>`90K5A3TGM;D9-mHJjx+~4Ya}FvypEE}mjm+#aD%+v%o{*# zMK}FWlBJ8b6akoiU8t(a)ZF+6A!0#W3;KRFl-u!>Rb|jd16OBjT`Fc4CpdTN@T1{P zanT{FWE?b+Ln6dca%7r?gcf{04m!Q{5*SxnI5PF(q+E0H`aJ!DFn>1=sACM@8QyMOT?6s!=d!soBJ)=77vs}wPOveZEVq(?5#)b5-Q${lC1u-ZEsm&Slof;RukqLO=B zlshy|!7XCh*v&vMg;WqVvaW%PCJ-s_G!$-RKbb}Y_7TyaSV7s9|HxTl-jXLJkkKtY z^_q_zW~R~P?{-jm?{kHs3v11iMfSD*`AIibo!ivDT@>}#bBkCqUkM$*LV`QN;?X zpAT82=?H@5e+rOoOflldD~MO>k(qXBeK91@VpHKtu6;8UMa zLg}8Uc{(v)_nm}pLFc(B6SRm>gYOlLe<@N#9+W9DW?x537Bg!Nx@Okkgb_3P+V-DO ze(?Fe-=#<;XJ!UeU9u-dJkxSe&r!nRC~_@>b$uHH|LFMa2$pQIBeK*jZEQ5@Xeirm z>mIS*mD;ts%fo{8E8dRFU)lT2)H(R%^uM)Cotq{zg zY1r0$I+djqAGLy}bpHKTmej4a&QDag#SqVm1$yas?p&y&*Rw8jRcUjp{^IiE>S)Ky z^o<}5DKFDg*?^xCHpA$T)$LH_Gzgl7w9m#4n=y2tw)-A!t|fSm^&Rzqg&F4N*NglJ zoVueP>DMSi4Jh5Y!rlW`O{8Q>t)ab~)!aD1veHIaSjxD*6f|RBE{I2$0|9|2lxL|oM<^4uY(0|kZ z;4lCH{{I~p8CkmM+uEC0ntA>wH40@-mn{E>|4xmvRb`#m8UD?<^cXD&2WABK5nmCr z@UkpeW}ZDFw|WP6VUvp8k2+C&cgr_}aQ2NA<=~-Tt!%uwiPEKsrQ=JQ<%Fn?Jz46k zvrM~^C2>UZ>BorXc#EmpuJ(eL3@5foHm~!r`CYTn1*70L+wAW%avzu4x~V&O?(@x+ zHwtOaVAj{qUx$C!S5Pv=rp*uIW{+b8q^VdKhZz!~SQ?o~mVH)BQWY4}%V%lWhNdY? zJ*jERCe7Ipl1HO-$m#g%ld6F#UEcP$ut-+Iu?ZF5lpAs+6&o9oIzR7oy}XlHTI!?E zrT8|48$)~)GfMCSp>ji;T3JL&oNs)8mWbEn{GBT?{zQhx4#2I;)1r{6PsPkhF=S#R z?>b*$0B>PZ2Gx^2nT~Det6uI~Aj;AE%jd1LFnU6&6J!zsiiKseQX0||R^Is2Vu}-0 zF%$bMWRKhhz(0KTXB^_5H37%fMR0?a8db92lu|Vm5Aj63Ju8-bVK3gdEgvcA`CWj} zcejD7#4usGSSOa2O`vuDHx1aIfuL|yk0kr!#f*<5p?}Axul%U{ zJll8oY17u%$DFnHB-SA3c66V~t&KroNrTG4eC~n;I6e;@K9(Kw1@+1%tC#?{Bk$L= zFY*cB%ZXn#3M4gr5V>KIhS3Cuy*#`lb9A6G(NYl$8LDyPrs6oY;t}Sd8$m$zs>H0W zvv|)z-qfkyMvMw}ag)q)Q^2X0b#2&fe1%^`Udt~GJcX8sUjUI82(C{#2(fnovOFgx zz6XIFUEpqv*-`oRA#2t*x0H7}LCcLcuDI)lAe7yJPyO-XT`dRF(x21H=nW)nc+S0| z4yT%UG-MQ_gUX(Z4)yl#%=dZXz;BsFP=aXskv}M9YG;iDMXnayPx8JR`igsY*YXqG zb#mMNI8TNM7s?%ra&#{>-wP~o-~Ye;8PqB}u1vhn`F|Ur07@hP0Qmo4l#`*IvBiJb zB#hZ9If32zA2t=MZP;yaAp16V8$DC9#d{od<(Ia=xg_y5o?-^#=f#23Dl*|}Ehefc zefyf1;+jf3)mD%TGLy_?a5^hGnYVHVp$khhFPj?q$?u5tyYvfs;li42&-J^wBoQXj4#;jW~`Vi;ZF%W({8A%;9ZnjAwjTI3u{lnIHTH2+ zbNTuCc|73e-Ec0rE;+)W1T%1ps3e%nVOF*eY>1f%kXKyi4Po&+7b=j3+IoSs&X4Lg zK3May$3x;uI7`5|i!k=6dPyKT>!iw^7`#}h@|-%WT8WTPI$65eT0_a9y9cML%0DHs z+wXEY)x-fArkp*i1uwJ^t8EK9&zy<=srmZYc@^ ztX5OMt;gcbit1)^I%I?{W`YYDa&z@|O{L-Ka0dpZ59tgQ7f8#=i?oK!F*huB4y@TAQ=^bZTlBOEnl`FM6JW%O{*oEEh~FNe-xxu7f1Clc06PUR zT-I*o4Yc|`yxs-*!XYvT5P-+-0@Ue0B=UyODk%<`l`>>jFzEf^HHaw+U+qqXvw2R1 zVyGH6C8g_gc75H&JHvp5Re?N^45!%U0zJf{Ehn*g@tacQsOSdKoN1nr8p3!+hIk{G zzbvn7<@-K6GkV`Wxx{mu2?<8N$qJFK(03GKdHWxgtZ|3o0)7vA`f}JY=|6q$m%@=$ zCf9yKEg`dsg9E)-mu4rUkMFfee&R==VJYdJQ7lQFVU5dkRQ!QE5jx6?rdvu?-*dTR zm9lYE5IL@3k7^fXbtAEU;n=^xsqmcOQ8Nt!6{$NTS&j(cBwOgGO2_>ACQ5&pl}NBH zk%cC{&G-COpx}mlWJ_2qp)7c%(MW`rAjO04HUjzM=}3c+g0O5ZY?&FYjRB7wRVeWq z{iO}s%+Qw2UU4=O$MZDnybd*Vn=)gLbYwXeY)V=zzNq3GEPIxZZOukcJugYB%|k?a zWDuB57hFsj)sCt?XMiO7Hy!2h*mGf>NiP2PM=>!YViktEJviOLJhl#Fdei&Rg|^&K zum^FKZ5wmzbY3&jP~E9Cj#FT#LQ@Vg&!%V9T=IqD)pGk0vpUn6E!rn<;l|J7LRG$P zKX%o)fbT~cOH&=PD2E!Da3z#*D@U(Zl6KWfpEg6EyRb#^D?A4CGaX+kh|E*VJL&q&z;lc2xi+yNI zEyBP+o}r1!XmU&ZkC>Y6?wRkM{YB#lVPbQSc= zh0n{7k1QPd<9`DF#}zna*l~dm&2(V=a|NKV0080teTNwv>zmman(G@I+8F=mCR2Xs zkc|9?|MmqjY8!F~49LEA-A03ORp48}nQEr*D#U~3Q5xgkCYzSldtAC3l#Tj52bQj%1;3V6SWqmfREN%o7CX^m{qU`FzWX0~K^Q=}}B!wR$m~z`_ zpQ#&dOAZ4p+J&O{_S>mYglidFwzDpm4CCr@ycG=u@oC$smVJ7ZtoKF=s3`XfsI`9x^Xmni#oI&+ zXWmv2A?f0B2-}ME^9@+4mGPab-!-pzHlHPQ7JIMa26b5+&LuWY!O{pKI;?hYB{p5b z$m0gL4x1+F(K(Uf^7i|%<%GQC0_H?%t(Zd>Ze0NJ799LxVP{%(ptUJnsknWnpwvOLY^e09aEAhuvF zjwP+luMAfTs5crm6&VnBn;l%kp%w@hc^WKe=z@;fF)rrYlD78|hYKC^`>-zzJUnyy zncM3z66tpa`uDjRs*S;B^ipkd7q)bmyvdBJu2;?{++{yrPYPJypzs=LiR8FEDQoXBTM5pdIJ*Z+~eXr6ty68IvaPW2hwxwkV&G!6NNSesre-?E~}`mziNR^9k@N5=ww#g2XDL z69%ejbA9%00loyGybyuxyI7tsN+dIU7GO4`hLh8QKNlD#?D}a3cZTd)hg>Mrj+AVuw~znw@SD!d zok5(N6$b8cpF$mOIzgg|V7AV=(b~|24dC-mLM8Ug1RUOQu1i?z0jpTY5FXc&eq$4AuM=Bk5G=VSOmEYS^1u zaPi_F@c88sY<44iw`G;-#`sk#=l6*-RPCQY--1f{fzYjH2wd1Dx=rGKy?&v1t<9o8 z*f|5kcp_fBURV_yD`-_Pmsykfo;#7btq2|P2lJos|DK^7KVTLy<)(4(hx>#B3jhG) z|Gg3Xgfu!h|7(Iq{SPeLtRZcW&5pn)-5bcM31mWUm4tWJ5nx>^07wjb0mMsJrYl7> zsB0%tqx$(i89zbV9;YFxfFI4unRU#LABN^#SjL4ojnSFIp0QR-Z5t^wiaXQz_?FtL zt`ct1XeCu*03Ey;YmtIe%*Da^(NR%eK*}s*`e=ymvdZgRk&dT1V_FPbEz`tqp0ax+ zvg!w8JC6&zVj|l{)~sU2n0vTaMNRSCmG zNrqxNL&L5_>-(0Da;JeQ`In~CS%uP5YI^Mvj7C@ka~P(%_^09tz_O?z22za zH}$0Du89I=fopkd?EBW<&CBomW%u;diI)cwQ+YU-|GCJByQbbrn@+=oS@RjtHht__ zb81nog2`A_QGyzmyv3wgh1^9fyc}vN=5L{hFT_}C458tcc9pJ<;H>nUE4{^~Y2*^` zpVg`)N|M(|nLkcLQUFF|ca-T$Xx?6DASI?8)Pc!K=@s28k~8y?y`ttmzjGghbCX6b zo2^}ApX4gY_d98xyy4aXwFm0~XZy1%yy1P4GsPGSq6wV1g^--f7+z#R{aah2G-*S2 zmf)($I2@EhWI~3EX~u&lgOf*@2gU*T;xj5DpBS|Tg3pItXeYppJ$>s%vZp@2eAcXR> zFb`g&SDvfQ;(EL!(XegCKX#I~j3wol%<0w`BV%pYt)V@4^xm`iqlwNpJcHPj0D0*1 zD*u7TXL*bEI#|HXpIw%Z6H!~Xq|VB5p>(uv4ztF9VaLO;8`a0p{qmR;U>=O4nw$Q;FM^!j-(lzr z5E;APzwE^WO!mHM8g!ZrMiI96WZ3DJGS}BLsa3hkm>+fki!n3)) z$g}yF;2;(vINT898XO=a=tO8JFe=Zfu*vPOIMh29EzgtPUw{ z5y?lKnxkC!+S)}}Z4acEU?wuHP-gfq1_K)}kv z$L_w*`shLPecxHN&RsYzNzVib%l@e9GZ3Ig>F>0`1npX0=*-iL-QPZOadSGE+zyrw zOlIJtk=4Zh&F3aN>hlytW`VGv9J;S-1`841PEQpR3oE(DN)Mv^AG) zatqizkM#G^YcT#8qzu?e`qW>TI_<09p9%ipKm%rqz2)5Bl1IO}%d@Byt@<XfL3F$yXxFvv*u5H`&j}HC$EmXvke*`1!N6%&eYx&CENZL7C&oxfffW=C(d(5>D7guPGC?ej#75(s8!NADS2el|>< z1t)RJjt6{JH%;J8raccks`X$v?2E&2Ld#Ue0@F1BMYI|rhVWaq?kI1<pwX{FjV)zaHW;Lx0z*-8p8e!-4>`_q zT^!Q}ipg3ddLuh|K|7iYC7Y7~OYTE4;E<;~+o1LilKqK<1Pi^}eM$D(7eKR{4hSjn zzpU9xCsWx4rs*(3Tt0{JuHQSM(rOM2FtP&fC_*}`p>+|> zlrhfJ(oa^Wx_BOkHS~H8Ruw%#?*1*Hc#Ek3TyZkt>VG4?%{$-)i+I>mR_fEgKv_R! zvYb73^>6*OYmfE+Lux`!ui$^#GXx} z_i8aXyhrk|9gI1qW!(?t6m$0(X_}%_I4r|&roXpXx)`MTZaRU>0ktkoiWO;kd(nQr z)a%>TW#fcUvhcU>(rQKB@?w~3;mutIHzxkD+~TE3{cb;68ijGcTZ=|*9+Y0H+@UOE zDAE9u6zTvi&O|)_Mf0J_C#Z$xNh1%fUuREKtQ#Wz4P(>v_sTr+bG2xlUH~P1RY?)> z*xa1WG>Sdy{rm~HMb+-fCKF#jR-)hlqvwwwq&aB71DVrboy{{}_^1s~-J?CWV-CPf zSR6TmI+N$qi1*TkHM&WUUUYp#jV_zrqod-w4*R`Cy*l z&5NjGz%jd|7AtQb=e{_6mxTCUpi<*dJdvF6G7!=rvy9*~aeYnU8neRZY$+h*57s9L zR!`Ug!yJfOCV@(wewHkU5~EaP;FyJ%mdZ!t9@e&LaK~rg7YZ5$f&y42t6`aH$cn+{ zL2lc<@-!lc42%!1fh8xxPzm>VDOiWjh25-D`LGjM{V(90gCT^H11Dld`1->6zUD}$ z4M{z4*jg3KOUOZ3Yk7%_eykWS&ES&mSTb+xGGE2Y95B>S_e)!*pRGGiuaqC?|3-Kr zKmMXn(^VqZFaQ7nS^u82wx+iFKa@W%PWCqc0(V$MeUipM`Ja>aQrFskLk#Vc<`arY zGY`oMtZN{w%%lvDn4}`mxYV*o zeC@`GbEx!;-sV){t1U*@+{M+sENW2d5WM?t&09CF-Ja@)!DeV{cgwn*h0qtDmLaJTvdeEOKBVG8aP z0PQ&^Hhnr`VWCZXx5`Y}whNdqerU16)0ek(665yIj)>OKrK$4}>;ZenE zZA;Nn3-$X&yJEN|e*>d0ndu*$FWu#7LA_!v9Ym94tMJIYF+3U7cXw;oy5;tp>fZAV zEQz5O*BE=N^iR!m;B1@BZroekTB4FKT@}uT?={zd8v8*tX{}&4>%tmbU5( z37KG_K*mFnB_w_Eok9a%`08@^qy<>BKhnbYy(>T3J}5s-`B`m$6xb8j+aC)Z!ySd4 z3+YlADxv?%7GQl0%tKpV4Z-2B+k^BK#zWXzJ2{XR>4KjQcKzSd?*2D+01jme7Y?~B@5f%cb6qjo)L?&-$| z`|;3}H5Fhko?O1G(|`-Ew1&OQ)`zH%gs&R-<S zRm=>~xbp$xz*MH>CRP5UFqGV++SrHA^`-&WUFtNNBlRZ<_<)GzP~%uM(~#*2quDp9NkQ#geTRQSh~((R{W9T%r$sW{wPZ}+K&HbD8LmZ;IHHH zSUscGX7TMVPmjz%g$z9-_9yY}o(Z=54R=q+&+R|*w+)sWE7O$pnW4?66z43@rKzI( z7bpWsS<91LkHO%OZ~+@8DrA?M!o4u2pJN zUTkm|kx1pTh@-?gAw83XG2~0z=!@kUUxBCoG$d}9YQ2-nKuitR*XXPH4Grl#crqx? zgL_a(Z+<2^DPy$t(3AZrXs3H7DaMjZaOo+}8CGiN>xZDtK!qS>gQId}G!>TCs2%Un znZ&f%Cr_DEDzm@T3reTN!w1+RBq%C-^>l;U@s8RYdppw;Z zX4pV;fTb-QGxjxOTc_>dZ%B41M>aTfx*D~Ss1y>^*5bMXjYW2|6%Fp|RJOI*p}#Io z$s0O)?W!8>h2&Vp^`?XcctH+`^LhgEAf&P(gcu=Ag(<*=+7Y0PatO{K_j2Aysj}0O zKPiuu7|W|4dVBSCFtfv5{X~J7E!r?xbfTN%jBNn+0Wi?}egTw#8+ZdO@WuUtRxd7xL_KNzi z`oC|L9;829tF;x5bo8#}S zf&Y2}%=zD%$9#Rx_&e?JH=E$Uu7G)-0dw8~W_@1dmDxxsVVF zB_fbYh9{GVNFx!EK`JH%k4g$XkPrqYB8W zk%(v~YUx1b;q`MAP(vdA4yKS6Dk3FZPegE(4DTQj(L*YrheS*ZrjQXLAtS^}LP(Gd zA14tpLn>f~M9c`LkQFK-Bh*SlsFw_1ClRqjDqx31%nGKE6Cxoe%t-qGo&|tH-pHVQP()eCh5vs_*2`I2>YU>#UqVs#XT7rpLvgja{V})EqX*)rj0}3; zi?|pO{dk5b}zX*X=u0gln`yLcnfwea;8N(ca&DaDsfucwq$is{UaHC!qZP0eU_} zwT7XHP`zRz#9<3V5Hez_M)n2Jr5F1#T)NXah8C0AXCJ zGdJtYhRpdkn?*lWvKlw(S7R1_TCs*bRYv?gv>vwT)nXQVUy2QA(wBW-`d`J=qA#oR z`;yFmz5RcG(F{ZSzJ&Kh=*wzdD;K0+&6J3HUl~!3N;9qs_h}_WEz11;v)!0pDNo~3 zy{gnKQ}L?`s}vV&mG?I(R4e}>Dbp%ei7CD_lxEHWc1S$#GjswFs#=uNB__Mt=GDN{5*{L=^}UFoGcjK!QrfcVxy5wW0MJI%N=d{shyLFY@ z7(J$8wHmc0ht{Q9W~OFa7bLSt)&ptlbMa8;>W(k(?K4y1TI#Fkkk?~W3g_D|R?e8F zwno_s@yYAb?J~8I`7+?2-A1$9_}CBj zp0mB@dDr)^#NeMnMzj1l*bm^mC)=*G jK{+bOV*50vsqm6_UbnR=_}C~*X)JJ% zJVZm67m~yUQWW@!PIkD_l8k;kQ>f=#HVUo!=4Bz+FuoU_-8>z3zZOB+|{DA%~G~LMBbFHkAtb+bX`L*c(Hr)IOP4-S6 z`nHC4KcwKcrgkp>5}gYBx+LlT{M*N)Swq(T$H#;BM=##G>c79fHH4Qa8?ZGT1ty_Q z3|V(6X+X11Mx+cR%0AzF9lr=Jn(+JV;*2CIj(K2rKQjUOZIY25ku+E*Y$U6!)q`%2 zLekv@nKsq$gKtFANTy*wz#$DNK1Y&@xR%myj^mYWhG7Jp2qLZ_Ro7a0DuRi)-Pk*+ zLC1hBx;>sjP&5MWApVYt%OKSK03ay*h(fwuAcgr0fOIiLo?v<&i_3#LyeQDg(; z+6g2s!ya%Bz5$Ukx9WPi^1YM3^2Dv#_sykU#PMxhBoa-TLD56)cXGr71s9(Yjl_(4FrAh+{&Y%Q=sZKUn5Ne6h@z8lMu`uZ+{XwM!|u8-&vmxY!3j)sb>G zxZ^b-K_E;Xx%dv4&qdhcspgKUJVamg^_;Jz@DEMuN|lZ&bX^7fH9#$FyzcG(di`E> z2y*G9;D&7S6DOP5L+wDi5is3YC@tJDw2$L`H|ZDp`5_&ywEp{#8D z6+-CTu~?=$caMlCkipantnty%gLax7|A{{kf=2QOrZYPtf?0?3>ACJs+t&whv*&o> z`NNiCJ0cK)UNXO8>tdB&PlEJrp~vPJGygFBLIXkZADHGCi;I8?ZOC!}v=TO5Jlg9> zK5x>^k1l1pf`oWiQHv6|rh_;^bIbsiCPKOn&jA;9lA02PZ4*SFh%#e1xj&l0W|1_+ zb91=|)TNFt3&e!*B3M%Tc&WzQ!Exfc!kTQx=3n=LUfY+Re^5<%5ZC7n| zx?MXROT2YHm6js9EbnB8D*jr&!Z`h29$xS6-k)F<4Uh)Hf)cM~AAovH=; z{!2~q9heNHEy`sG1XxbWOtH0H$*~uL6l1f82nM64$9pSpv!-A;2t(#Z;wr?)zN+mX zLK|Kl<_`W1Syn#gHy-f8aF7l*Y=xLgH(A_qTw!dQ-i4;hJW>C9J{ zA_t4cw}kq(oB-VDmg_bOW6|Rcj{@Z^Vy^AKL|j94Cru#(XqiSDHaMn(NdKs9B;;+N zdRH+_XR5+t`&${H^u>)~=NCgtZ_X6vy2J2HykK!5v7{TWj}xkR!c4Zeg&LgFOo~%Y z4jIO9V1q^fam7|7-Y_rUFfYp_KGDdal|z`AqL-M0HnutX+awl565JNFjN>NP7h+9) z(&mRH3&VLT3|!;#vC5YIvZ1F*+hSp|4}7TH!q%(%tA%xcJ&m45ew*8326g!q9`qBu z;#Hrr>J9SWKUDZ1(rFqAkQ3*h6Bmkq@;^zZ9SofeZB1QFo&Gn{>6jnV>4X0uo!+OC zkeQZ~kyoXVpplxCrIn#-Nm8PMj zm6}wnYfxoiX%tgK+riv9+dn!K zmaew*CR>B=(+3m@Jb4C{W_|KRNl{}bspik5(bY-Rsn02)fFpIB!kkXTk>1qzn{7jc zWsz_=;P6_8r^|eqwE)BgYBlK!$Hw>4=l`Wj!_xV4q*w<#If zPo-0Xt~nINA@Lg}a#UH#AizmRY|!!2cL@VQB6S+>EZszI{F z=B~uF(mMt9HIZ4dQB{-G#`=zmme01a!fussB6ZTihrvVD6y5{YcKcYAjd}$jp!e3@ zz?dl=?}qKD1n}>{`O3x7-AlvYFu!ab=MN^zRU+-=u1v`cGuP}T1vgiZ>5PLKh3|<( zj~;J>XVrFtm6hK5cOnmiILWDuMA~r=-)$$dqzB|{ft~}E{P}j-6kA^V){RO^X%1o7 zYyS9sQB%<1C^RaZ>0?xZZPSS=sf>nobJV`8<>zNj)yAUn)dm}lOx7yBT7#;F_LBw7 zYcA^RwYf0&l>%$HiHHK7J4Lyu#QXFX%Y^!aocr;diY`EkYw7#6`V9G+^7>JHJVS?b z*SS6whtSH$$kvG?$t3Ul7@Lc?6I%MJOsi}*k9HK|Bvn;S+D0ecMwapyfpA9YBqCjO z$UKDO%8IU_-6J7|+Qy8t!IAr<`)m7G{R>KaJj1T2f@M_gA>&JCO37>;9DIEuGFe&H zxaXk`Uld{k5~b)FWu+-=$%ALRqU6bB%Z?-E1)f98mZ==P#$q#>WQho`16L8`!-_HV z*WN}Sug_s_fk$i zjEoY!O>ScS^99$W6Qo7U94}}H|8hc-myCJ+WGhKK@xatU$wF#{V8G-?(q z7Bhp|1gP*5mUXV$|7b=Bb=63QnzX=3a|G>zGTtt#SrV5tMp8aM(ls`3HZ{~?1w{y& zO_?U6xAY2ZQToNPPo?K<%l-{c%Fn>Sc)^U&km20BjTy6M{#QcNwwvF_&&kcxk%^nn z!|#6MT$hbL_qVswUkBztv~uklj*l8_4dBdcz@~|9qMprC=A^mAkK(JOEqX#fKA-0& z&uhE4w@YJ>tR>VHw2h@TSkb~Ftd=Tfm5WwWY(Yrz=FX52X5i_Ps#EOQ{#oXhDYP&C zlaVUSu^bwvOFo*kW}Ac4(&!8xpi=>lq~K3|8G4L08&%k4pW(4(tf_$8q> zF4$$QyfLc-p#~De92HsSJ@KSEV|?VYU?xDw^vRCH=u4c1Cc@J1f8l@a9dEWpYB3A? zXDCRfZ=4l12QMjotwVqxF93P&<)^p3IPh_Mdog$N`M5j&5`)~oh-e*M$>5{ne{KH7 zF1GBMvsGJb#?Q!cAlCTCa4CH&}2jyl{ts>Qi$;E2=g-MR#8`Hx`o; zH;qz=OKdzfz6FaXI@W%#B(7q z{*VICS*Zjq@$XIT%J2`XWyJe1mPZU5>OTx^xWIHoeaTKDHMVSk>XLyIzpF$jC(6_) ziwRM|mKv6ZSKHzxAC|})po(SYumN*LIx!)o+5?pYC^3r-0;I%^wK&eK|L7SJ$PlvH zx}~yP0h`gY>5tT{plBWE7e!@h2-RZC-(CSG^^%p9IVqj2YXZByAqA4kYL3 ziA=W}4-=L1l3*3Big^Gu4N|>3<}}?`xyd~rlFHP}bP1*wrp#YCW8LqI&TGp~nj-qOS#m2PQr=JTIl#8~;I9Sox$eX2SfDadH z3Q=e#GTjmrkMffDa>Cl%0Opzdt54JfVJdeJgypjpbY})osp>dqt`(6D9C*G~Wu- zGO%DA;{(mOu6##3WJa$hQ=l!$hKl=aB%$L~`4Dmm3r6qYm0u@Xw&jnUh+=)Pjc!dI|4o_={Tw}& zHMWz~a$72NZ>2VMS1inS_YtZN3f#SG6<>79)rBP>F)0K?g9%nHkQkDCVtRE>FYKMM zsT!V`8vgbHT^>X#mU`nA)M3iF}>}rL-9Mhb++~Q*Av0p&H zn&5HsL zRvEdU|8JZle4pBCYvLe2s@uuI9yp94on zYf0=tXZi;z6&U78Yn0#=QDw;)Ws&m$*;DV}9;~d|fddNDdnBY>@x4623BBld9Y~rd zVKAH_jsW;^iB$!D06z0);cDeCQ-L~V zT-DknetYl3`p)0*f2iHE2a$>JRqV8A_HAy8Gbs2k- zLDQbYYt$1Mi|ibhQV`93N)HBDElbBr;gHY#;+3?TXQXAmrzpj(EM*MWJvmiHEcE-6 z+O5FwmwxZjfL?_7?pZZk<%DaB+2bG^srCwcqrSY|-!C>(fuqi?>w`kiH+Z|J<>9TQH~QDTCjkT#}fSece4^?whQ5LSP7B( z;;l$Z63-oKX73zfJcxwBewFyS58B&jK5eq84k;*AaZG%@H92^~`h{#&DBLZoOmT^< zyOmx*^Zxz3-DO69!l8-ZMXPY;E&2En}n-OCFhJ0yQ-w7ZZ z__I@Bjvj1)qK@$-M83vATI6)&{;evzQR`OMlH0vn_VIWj2|BN-m#^TKo61(@fb-*% zU6R)R`h4j%H>m;-|eX0Hs)e_Y!Jk9P)$4sew zgJ?INK|0al&>v%8Czg+Sj9xE&Uwjjk2h5??P&n<;<~Tj6gQ8M&o;1;Dj|voL`g=^CUiTG~OSy=_R?Ef-d^7fg$Zxz--W77eCLm_JxEzrVfOncEei;n}SDGTP5%%)jbNoIEiqCGYrY1;)td;uShQ{lf#UDg~m~H@2AVW1r*d)tc~Oo zZEQO!c`TcXPR>f~o^T7caPl;=Y2mFSH_d~^1tMvxbd`FV$U8_if(yQ-4X{a{1(hP# z#TBAr{@+&&z?>}~R3++IPZ@{a=@ae7_YkkJ`Dh0-lk;F!&uwK}TCTHkN}i1ViOM^& zme2C{^!sfqtOJN(m=+hG%%___{CorMr=4AS&XjrKYEhJK&Q>qmYwF znV6bJA7G=V>^m6E3y#}==-*5s1@^XM!pgRH48C{T)&mP0A%n5Tu<(%VE>YUFz^AZF%p0w-5_Pgc|<#FajD=KS5o|J?scf~2KN}aTY^&FF4r4pJ@(ll{{7#5{avEk|;c1FeJ(>>^kBH)e zK$i^1Bx4k3(m!*tT5H9jfh_fiA-zxMRvz5_5r#dl+#9P)f9t&H^GwOC#X7g~!*17w zUioEZT6kj=g3E&quD{O~{=!PNCy}bb;93~&e~VsmP|u{ z*QsOBs=bCMumnW0iW-Vcda*!|m%M}oAvj!vewr`*+;fn7pN~i)wM=}t8z;@8aH>1q zNN-7pVrbjT`@?r=-+yC&%rU1q+oEgL2U6!NpLBZI)q?qu~1ou zEBU~Z5PvAS4#9%Jn480tiaFv|!8ZEd{HmON6NcnP=d?&Y4Nqk6vy+%dMP2+4+;5qL z97?hyJ6bl!n@@8v`^J=3DE#vWMs1V8;0{L!uU?(dcL$2Kj0%r>@H=BA<3qUNEwD_x5mq1UZI)Mqu~+7j)5;|GhTYwg?h6olo41D#@282mQ(2MP z?gudaywfe-xhFH{82LXVY(8!tw{!(7e_btVD1KB6)eh1xG`5+SpQGyHC0BJAA?pch z=Ny&oONmtAhuCQ~xTm>C4%ZQX=&i=^=l2wxm+v_%t%;>+P9xVFcov~XaE zuuLv^I3XkVOGo5GZIha$A;T60JEtuc7o&oNt_cfdTc}Yrt`Uj)&y>6|qy&SG3ji(L z10r6x&4PaRlL;7_LLDWa2`Prn3l`-H>}Ec;H~eP^T=wyXzkTifIN zWoD0J;sM@r&!KFv#7wWuJe=Y5U6Bayc1`n&nFG1kuz5s^xkLJ=DG6{L^0FtsNf=JX z-)%I6&=P!#Q5L(Ck;9Q0+m>jCj(!^(_|()L&m6CNbDH=QV@7RN(4KuYWS&jtFdGfg z-^+7y7ra{Z0D;Zt17Bw8wX;k9PV0lE{p-2<@p{12nkMke&8pv-eSSs2n|-}@754drs|R};5h{_?qyAL-u6!UOLC5!9?DO^a zr~Kfk_O#1NoW4xa0Sua7w}_L^uTlPc4+X~~F5r>1Bum^>t{xHfJ`i3<*vW!aZ@D`l zC!abeNcN_N8ISgwLm%^7>ASP7m?L~lI_q+Lwclkiz$>e|FU=+pg|vjeYUQ0P7j&Ir z-#n%leEJpV%c`#mq*0*K6OTwh-WA)=oWImh0yW3Zp`E+z4t52A3W>M3LAzqZ={^D6 z?H*-5EBa&ZFbcT!6jrYCd@z+|+KQ!>T&L@nc(=TK8$Y``w|ds>+*^|_xqp$4Bo^-m z*p6u!Z=DPPXaNnL#Lkm}h=9S)66bZi=WDL;Mchpb-tQrnG%_;+HpbxtGzZ;S$> zLWh3_Y&6%zr_RGGIf9xoAv=1ko6t-u-0WUsM)3O*1h<&kxX&O`(9uFa&LWfaFZo&v z42}iT;(7@SQ&?YIaT#L_bf+u_WB0_oN$aBQE@(x;1$c{T(K?4v3e!pePOM({)kR+S3^5!tg35S)H3&q@&uU~q=1jG#e4`H!MVR3sGc znN#n^VY)@{+3=uJ*@30_f0%!>#6cMzHFp3CTnJjm=$j{cw*KVeb-)i4F zQ$jK-FNf7T_gzL`gJ-}+79<%T``)l7f61lO=_P$pDjPCrtk=KdxT1Vhyp1Ps^$VEp z3dF{ZbJ$Av;ofcG2d+80V)LtCo!j$IT{zgXsJAZaY}xUtx9U68tj{@%4nv9X&#+}z zGV`d%M&L^ypJB{JWH_G}^G1t5)v|6Q^sAxb=^~=9GUOJX-s?IshWS`z)2oGar2+*6 zA0%}kDo0tk>rC$=H7Ev zy}c_qG_V-3nQAowh!;N6Oe&U5eFY|H$S&{Updfy>%tX_ilDZ03<-S0fHJYiu+7V!9 zdOXnL^HBzg3hw+YaC-Kyu^Ug36lf@%gm8Z#U?NDuUSf(RNM9Xy!*lypc;3+o zb|OMhBllN+2<1&1G@Wcr%1@{mFWeV(?tYxTfGxqN)GrMCSFp>@!{bSBeXV#$?L5Ys zb_L&5mBL@-Sy@cNKx=|K$YQnhVwn=+kX4?+<(|u z#y+p8ujp>$2>gX$@Tu;Z20`J*R{MxBZn;DspLPJU%zT{+95|~BOrFsc;<&5lZl`+@YcqCS^yx5ux&s^qdO;B(z(%jtIcx+bb^kD8 zB`^?%WgSfjJ`LC+g%)LSgds(p2T8oKoPwIztY74ViGx$l-943U&P0tq0%e+J53_=% zdOG*0T16Kv$4f-jcTOP%+j>gD0;!{6_SJt(R?Uk3eZj zcK4k@7nuvv;3AMrkoEY1?ws%MOxBA_H%wxBR}oc5A6gbVq#v1nj;>|yj76ks0l-Z7 z;V={r@F*-0Ah>ow=ovId0f;Pt68Hn}OdJAz--sen0IUtcH%~mcXDuR(1AoT|K{O|| z_Vo77%*a5L*<0aYx(lRF18XB)nk2%zZVcxnEw~~?!vaSqaHZx{Y{I6)Vy>z&44>{V z5V&xBQ^#A=Q`K89K5q7Iw#Ht^hG1O}2w zOnh#xDG*nZvT|*1rper1F6=I4Mg0*-Z^Kse9sz*~xcmXAEZ#2?f4NEUbdu!gB2`Nl zxJoq9K|T)}B*Ix|YKOkO?4UZS1_XV3{0t<{;<(fgE|qU-`(-@Q0(`$|9O zK(DgPAuq@N;m>eR2*o^AT`T5V6`oU6I6j7SsgUMv<5mM=qslcyu(u5YV!p3;m+L@h zm%XD@uC)>YGd%Pav_d^MjPV9a+gviOXOn;FDD``2KXEqLi@3nqPejl2vHsQ@-Gobc z7WTBmKu8B`aq|;k7wN*Y-2LUj2SYPlcyvVCh}7tT=MMfQJ+;`D$>VcxLha~~@g}rv zf)sV^Px{h;_;%8Svz%M+sB#G}27;QE&G*Pn&lN>#x>v@NF4)EBNC@oqE=s#8L2FfL ztNs2x*wW6szS*J}2ChHS(oElIn_vDG*I;Xh&)#gy8xgu*XZs#Vu9eUmd4HV7b~aM% zvaB=Sr0C%h^fK)g6mO6FvDt-v3|7rhp zGBwvXv$XlQ{WB1|Pjcud|I_|CrDJQq(Sr76^9|L4Z)Yn5Nz!T=YT6!@RI=r;RZ^#1 z^<@&ymIRSPDx8>U(d!$ALV7EUbV$|-9ly#rgAEUle-|$f2b}dH84Dydy5^9J^mN5B z#a7AC1HDW=D3NM_`xNa{ABrBlO6s$8UoaIe@a?-hVr*ivk6Ahh z1(=aV<@Kx^lBNX705gkX!Gu#gYN@;ANkd@Ic!05&S_-sCTn$UP<_>umBX0A#br>Sp zSfkWrwD67s4g>HseyZXS@ZaE`24?305$V-KMd`NovIQGnog1ak{)=C4nJ@{D$D}P6 zd)YD?O22bcgDJ<GFO(%8LaWqwJGN{pdZI!r z*yk>YV{=03LV7}EfMrSV_hyzJwmM&zj2uZsJ`fI)EP^6Yk$#Wo|M&?7!F2S>Lr66s z47Kj{bAmVv_2Wl$~RU1Wgot(fvUS`~(9KLNC&RKYk5DW6@DVKlAkAiC{A$2;#s1NI3@~iYnb_C}^I&f5`t{S2R z3y>y#mZHB)Zcm-W8+1;Bq6HZCJb1q8&}R`Va=O%0Sf_4~3=fi&vhyXtZkbQg0MYD5 zA_8?3$MiOm>2HDw2_zOIvN4YxA~x1wXjo)OS;0O_fCWIbKYxu_ASPr9Nm`;oHb@_~ z1Rg9bp7l*rXqMvvm-sY?Q{0sSn7d*0rvs_tN1&TzSExUR;5dH?cKV;4&Rh__P}`Wr z$0fR8$@7TH3>ZFE{OmZJ0oiA*$ta53Lhe8vkik*`ZJE431pcxr@k(h#ncPaN@mt92 zgX{A!zrWT0R-O$A^5%;%dZ!hgeDv;Zs9#aDF_2oC$amNh{zMURDIzFIl$RBx+vjFx zygqf5Yib|bMz1^}s>z($6_1fvey>WY*vVyvN4BxCd&J0kFsuKaJY;u%rPWCqCflSz zV22)z0g_BZ5>t}@?M%`q$2t}~fX66JJ92ws>Dxy05Fk=V3O6SVG=a|zTcq5w?$u~x zE>BM58RZa9$anM*X_wSu$w>$|4|?(OXVY3r<` zntJ~@K0pNN7$HcvGzb!cG>q;VDV>f{N=q7qG}0wq(jpy#bO;E7f{cbCE$Q#_^A`x; zb9Q&O=a1Ju=br8Ex#xM_uaB_pt#YL(|8o$0SZUJTw4Gpk$SoRZ6duh~#loN1#uY^; zMls*P4EMsyx9MAD6LED&OV8%7`)q&?KjKx1Da>CP%-`Dv`*@?YjNNK%-vXcdqO@o| z(RhHQLb~Yf*FXO1t+x*tD7D2*K%s+d)&w`%iq55TZ3&m5-4PSNgBVoNlt+#~IgHp- zo=lrTtJ_x|in4PYPlxWulj!oBBdG_}7GEcd>2Fxe0h*FLFCBzU6HmrYxU5yiOpaO+ zpPCk_SVUzMazx(X4N+8AGdgN<^Y3fRUiPo_AW zM(HM1-6XDYY!FV9uJj^KLAbtvM7p~{omsHJIj-*44ElXTEbBXo#A9Y)3epx&^Jw?< zk5wMMh-SCdRm)Fhd#@S3LbOuf%K3i}PJC zd+qnqY~M*UYH_E&;YX;oJXubCW_Urhtonv>ZKL#92?rXqi}*_GtgmCj1ZyKNhMyU9 z#mY#&y7i?!IR8bU2%a^Si@JP!KRuE4l0xR~l;zsD?FX*FeO=~?loq3G%$f4K=3b4{ zq!S91k6y6Ipmwv)671TUG>CZxZ0JGBo^V~L+ZA<7xQTBx68`iSvn|QSFb)j9wABqIWBKUpFxn6D)e-_Ykmt4A zp7b8d&GCZu@I75s7ZHqV!@K3>4<~b8Os^_A_zc_-U}swkqrkXpl){AhUQT1&GOiUn zzkyNVHw|6+uUHI7byn7%XoqZ2d#Hss1tFFp;O1MjKn;=udIjcm! zfX+`VLxd!gGp4EVwe3zGv#U;JLtw64$(nOf@Q&*K7ge!ZE$(0$Zi$vtnuf-6H~yCN zfwH9m0`-a{?z$o9psnBCeClum1+B$htb+6E^$II*7J*bfiZbY;uaTg`Db>?SI6}j^XYO`YA#p#w&Z7kxpVcJsydR<3`i+lrb}* z+h`e(J*?ACNz-pp(fG4GYWEfQK1xnh4O*>wE|iFB;6K}BdHb{3589OT_=x~PF_{-f z-`>ix0T~t~%26n)YyYzkk+Wv||R93=} zu@_{E+F|hqaCZIkgyK=hZ#XFg3N&mWtW#sD`{8gh+SS{zK~Jg;O>il8n?qJv__NUC zHHsx1*>S9!TpxI0c7)%pajNI z3o54_28{V{9^AICb1l%p+2Eg$TP-F3l^eas;9}2vON5t4kEg;bKrd8c-rNj>L{uy? zh$}?OU+NupCcawoF!wj+L9aBSpPF}Oz}y(> z;kv`UvFaw}JQtB5_pX=oeJUyN!_Y*G zEt|Y(k@S0cP7gViO5{piI(y*!o|ec!bsWcdb6Q4V@Z^v@jK#j-kU~J<^GU=sz6#id zH`<_IX;X3+VuU}SSRo1Nt}eE>-#6Q=#F&VhSFd5qr37AIyZ>|B_&-jGw7`#T~m^M^dQ zn4*RlQcN*nNoyiTimQ{P7{)m_ORv~3ZH7mF^23BTwKv=N75bvxrcN2HeGpeES%%54 zQR`4IgOLX2H`5`yM>4)<`o@G7lL_ClaUV^>VsvY6!&|c>zJ1@ZY_FK0(D^|cUoXov zp^b;Z@k(V24GWaYQ|Jm@YA-@*Baw@F%DtCMV`cU8o<+KaVQ7FtGW* z^ye97*IKjecYBHxedO%LFZ-%*bt6iRCb^K@{iWH zkj#+IZV4{|{KpY7b4cn=_3p@VVjHSk8ldpWM~w*^*h7H z+!J~W&hR2yC#TL5EZZnT5W4qO0|>h6>)MS z4=uIUi}6Qeu7Ak;*Ew9Pi@`=B6dQRns0`$$F!q z>eW~PX(FAjN{3hPT0f#WeEbpVRBk!9+V`=HL>qVx^j!uKvB zx$NTU`#^Bx3ke8B_@B+XZckxWu7B+@enis>i3E=S-mS*#&$?!dfc+<0=nqRprA0@b zJOL|&sPQ2LAKS))*H5qEiEj!9zE9|A?x_G<+J2-`}cEc!8VT_o&}pO zVLU!h&dlyr81zt&!w(DUQ_^lE0?QSXWHGY6rU{KhJdGdd#7DiBz6qxC$WMAgCO+?zlKV()RG(VCFe^@y&NtG?KRO2Y(ASQ)P*Lqs)^>TpW_b39cbt_e|kQ<4h%O^AnuL zv^n^Cr;bx+W?8O)BT_M`FZex!1n#__Bex+RQda07n1y89EdT}v`a3KL&ikGI8fJb{ zM&ChV&lm{jQbVE^av0&}KGMRZ>k@zK*R>PM%_Uc$FmlMvYMjOQDaT!^{nZJXqcSsW z2l+O#eUAa9M}deqQOG|+7rnf&A+_Sf_H5@~=kE$9>Iw&C1qmIF;*kN3ucrSGO*hh}ABlV`j(xQYZv=`KmmlqW{ zvVv!2SC$p+7e-V$@fr_2NEH*#n3VyR2vV_)3vQ0B(C8T2Q581AJPF7PF(pWca`L}# z7VXS9C3j(djhl^*#sYe1nf5a)fI8Cs^J4e@wuBwDbX4ZSbWE8jle?@Xus6cvv;h-a zR0vc0Hce>mNGJUybZ9D?j7ZO_9eVt!6;q5>5JHTaT(1V{aYN;O>xjbGuG`T14lUpl z#gBDLBWpU*#2{(q*m@~Hf;a*Knz(E$ZNy3*TmCvFqT@L(7STE4NS&FkUmr(Hbb~5| zQC3tANY4@TQ=>+rvMwlgvT`S)?*~Z@>qiC}X=WrOKc~mc0Z-VpJDF}yxOg8n@0wiV}DGDOyJjv+{uNWjEVnwmrm0cwQe&7AmHTVzCf zkLuaZaoW6x$vyBw*gu?daicb>JCD;ni4ya#un?g*W@$ z#t2Z-?vr>!cFdVUV1sx^E@^dcs0V#5#l&)Q+LRR4w#IwH7;OBcyAHRxx;t$KgL{?U z7Q?3TgU3N{+%zMI2FQP6vI?5(C-3jAwN^dMFL;(#7LP5hu9P>rbscxTi{Rz*${7FP z{;8)RP~SyQ!K?LM_sm}g&I(=wUbW5x+zadcRql1$_GK=&$aU@|_cp-1aBp8_Ubo*~ zX6}k#V_tXR0^|!9?p5-2;pb(tq11KqCH*JBywHDMWnNb_US^)kTw`7mHUh{CVdGWg zb&=I&B%AUdvP}BsQ!pQs4FvJfORnw{=-5CE=v~+JOm(IVE&9Ack%9D0T$$G literal 0 HcmV?d00001 diff --git a/FPGA_by_Fredi/DSP/src/adgen_stage.vhd b/FPGA_by_Fredi/DSP/src/adgen_stage.vhd new file mode 100644 index 0000000..1ff7e59 --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/adgen_stage.vhd @@ -0,0 +1,216 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; +library work; +use work.parameter_pkg.all; +use work.types_pkg.all; +use work.constants_pkg.all; + +entity adgen_stage is port( + activate_adgen : in std_logic; + activate_x_mem : in std_logic; + activate_y_mem : in std_logic; + activate_l_mem : in std_logic; + instr_word : in std_logic_vector(23 downto 0); + instr_array : in instructions_type; + optional_ea_word : in std_logic_vector(23 downto 0); + register_file : in register_file_type; + adgen_mode_a : in adgen_mode_type; + adgen_mode_b : in adgen_mode_type; + address_out_x : out unsigned(BW_ADDRESS-1 downto 0); + address_out_y : out unsigned(BW_ADDRESS-1 downto 0); + wr_R_port_A_valid : out std_logic; + wr_R_port_A : out addr_wr_port_type; + wr_R_port_B_valid : out std_logic; + wr_R_port_B : out addr_wr_port_type +); +end entity; + + +architecture rtl of adgen_stage is + + signal address_out_x_int : unsigned(BW_ADDRESS-1 downto 0); + + +begin + + address_out_x <= address_out_x_int; + + address_generator_X: process(activate_adgen, instr_word, register_file, adgen_mode_a) is + variable r_reg_local : unsigned(BW_ADDRESS-1 downto 0); + variable n_reg_local : unsigned(BW_ADDRESS-1 downto 0); + variable m_reg_local : unsigned(BW_ADDRESS-1 downto 0); + variable op1 : unsigned(BW_ADDRESS-1 downto 0); + variable op2 : unsigned(BW_ADDRESS-1 downto 0); + variable addr_mod : unsigned(BW_ADDRESS-1 downto 0); + variable new_r_reg : unsigned(BW_ADDRESS-1 downto 0); + variable new_r_reg_interm : unsigned(BW_ADDRESS-1 downto 0); + variable modulo_bitmask : std_logic_vector(BW_ADDRESS-1 downto 0); + variable bit_set : std_logic; + begin + r_reg_local := register_file.addr_r(to_integer(unsigned(instr_word(10 downto 8)))); + n_reg_local := register_file.addr_n(to_integer(unsigned(instr_word(10 downto 8)))); + m_reg_local := register_file.addr_m(to_integer(unsigned(instr_word(10 downto 8)))); + + -- select the operands for the calculation + case adgen_mode_a is + -- (Rn) - Nn + when POST_MIN_N => addr_mod := unsigned(- signed(n_reg_local)); + -- (Rn) + Nn + when POST_PLUS_N => addr_mod := n_reg_local; + -- (Rn)- + when POST_MIN_1 => addr_mod := (others => '1'); -- -1 + -- (Rn)+ + when POST_PLUS_1 => addr_mod := to_unsigned(1, BW_ADDRESS); + -- (Rn) + when NOP => addr_mod := (others => '0'); + -- (Rn + Nn) + when INDEXED_N => addr_mod := n_reg_local; + -- -(Rn) + when PRE_MIN_1 => addr_mod := (others => '1'); -- - 1 + -- absolute address (appended to instruction word) + when ABSOLUTE => addr_mod := (others => '0'); + when IMMEDIATE => addr_mod := (others => '0'); + end case; + + op1 := r_reg_local; + op2 := addr_mod; + -- linear addressing + if m_reg_local = 2**BW_ADDRESS-1 then + op1 := r_reg_local; + op2 := addr_mod; + -- bit reverse operation + elsif m_reg_local = 0 then + -- reverse the input to the adder bit wise + -- so we just need to use a single adder + for i in 0 to BW_ADDRESS-1 loop + op1(BW_ADDRESS - 1 - i) := r_reg_local(i); + op2(BW_ADDRESS - 1 - i) := addr_mod(i); + end loop; + -- modulo arithmetic + else + bit_set := '0'; + for i in BW_ADDRESS-1 downto 0 loop + if m_reg_local(i) = '1' then + bit_set := '1'; + end if; + if bit_set = '1' then + modulo_bitmask(i) := '0'; + else + modulo_bitmask(i) := '1'; + end if; + end loop; + end if; + + new_r_reg_interm := op1 + op2; + + new_r_reg := new_r_reg_interm; + -- linear addressing + if m_reg_local = 2**BW_ADDRESS-1 then + new_r_reg := new_r_reg_interm; + -- bit reverse operation + elsif m_reg_local = 0 then + for i in 0 to BW_ADDRESS-1 loop + new_r_reg(BW_ADDRESS - 1 - i) := new_r_reg_interm(i); + end loop; + else + + end if; + + -- store the updated register in the global register file + -- do not store when we do nothing or there is nothing to update + -- LUA instructions DO NOT UPDATE the source register!! + if (adgen_mode_a = NOP or adgen_mode_a = ABSOLUTE or adgen_mode_a = IMMEDIATE or instr_array = INSTR_LUA) then + wr_R_port_A_valid <= '0'; + else + wr_R_port_A_valid <= '1'; + end if; + wr_R_port_A.reg_number <= unsigned(instr_word(10 downto 8)); + wr_R_port_A.reg_value <= new_r_reg; + + -- select the output of the AGU + case adgen_mode_a is + -- (Rn) - Nn + when POST_MIN_N => address_out_x_int <= r_reg_local; + -- (Rn) + Nn + when POST_PLUS_N => address_out_x_int <= r_reg_local; + -- (Rn)- + when POST_MIN_1 => address_out_x_int <= r_reg_local; + -- (Rn)+ + when POST_PLUS_1 => address_out_x_int <= r_reg_local; + -- (Rn) + when NOP => address_out_x_int <= r_reg_local; + -- (Rn + Nn) + when INDEXED_N => address_out_x_int <= new_r_reg; + -- -(Rn) + when PRE_MIN_1 => address_out_x_int <= new_r_reg; + -- absolute address (appended to instruction word) + when ABSOLUTE => address_out_x_int <= unsigned(optional_ea_word(BW_ADDRESS-1 downto 0)); + when IMMEDIATE => address_out_x_int <= r_reg_local; -- Done externally, value never used + end case; + -- LUA instructions only use the updated address! + if instr_array = INSTR_LUA then + address_out_x_int <= new_r_reg; + end if; + + end process address_generator_X; + + address_generator_Y: process(activate_adgen, activate_x_mem, activate_y_mem, activate_l_mem, instr_word, + register_file, adgen_mode_b, address_out_x_int) is + variable r_reg_local : unsigned(BW_ADDRESS-1 downto 0); + variable n_reg_local : unsigned(BW_ADDRESS-1 downto 0); + variable m_reg_local : unsigned(BW_ADDRESS-1 downto 0); + variable op2 : unsigned(BW_ADDRESS-1 downto 0); + variable new_r_reg : unsigned(BW_ADDRESS-1 downto 0); + begin + r_reg_local := register_file.addr_r(to_integer(unsigned((not instr_word(10)) & instr_word(14 downto 13)))); + n_reg_local := register_file.addr_n(to_integer(unsigned((not instr_word(10)) & instr_word(14 downto 13)))); + m_reg_local := register_file.addr_m(to_integer(unsigned((not instr_word(10)) & instr_word(14 downto 13)))); + + -- select the operands for the calculation + case adgen_mode_b is + -- (Rn) + Nn + when POST_PLUS_N => op2 := n_reg_local; + -- (Rn)- + when POST_MIN_1 => op2 := (others => '1'); -- -1 + -- (Rn)+ + when POST_PLUS_1 => op2 := to_unsigned(1, BW_ADDRESS); + -- (Rn) + when others => op2 := (others => '0'); + end case; + + new_r_reg := r_reg_local + op2; + -- TODO: USE modifier register! + + -- store the updated register in the global register file + -- do not store when we do nothing or there is nothing to update + if adgen_mode_b = NOP then + wr_R_port_B_valid <= '0'; + else + wr_R_port_B_valid <= '1'; + end if; + wr_R_port_B.reg_number <= unsigned((not instr_word(10)) & instr_word(14 downto 13)); + wr_R_port_B.reg_value <= new_r_reg; + + -- the address for the y memory is calculated in the first AGU if the x memory is not accessed! + -- so use the other output as address output for the y memory! + -- Furthermore, use the same address for L memory accesses (X and Y memory access the same address!) + if (activate_y_mem = '1' and activate_x_mem = '0') or activate_l_mem = '1' then + address_out_y <= address_out_x_int; + -- in any other case use the locally computed value + else + -- select the output of the AGU + case adgen_mode_b is + -- (Rn) + Nn + when POST_PLUS_N => address_out_y <= r_reg_local; + -- (Rn)- + when POST_MIN_1 => address_out_y <= r_reg_local; + -- (Rn)+ + when POST_PLUS_1 => address_out_y <= r_reg_local; + -- (Rn) + when others => address_out_y <= r_reg_local; + end case; + end if; + end process address_generator_Y; + +end architecture; diff --git a/FPGA_by_Fredi/DSP/src/constants_pkg.vhd b/FPGA_by_Fredi/DSP/src/constants_pkg.vhd new file mode 100644 index 0000000..4b8122d --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/constants_pkg.vhd @@ -0,0 +1,62 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; +library work; +use work.parameter_pkg.all; +use work.types_pkg.all; + + +package constants_pkg is + + ------------------------- + -- Flags in CCR register + ------------------------- + constant C_FLAG : natural := 0; + constant V_FLAG : natural := 1; + constant Z_FLAG : natural := 2; + constant N_FLAG : natural := 3; + constant U_FLAG : natural := 4; + constant E_FLAG : natural := 5; + constant L_FLAG : natural := 6; + constant S_FLAG : natural := 7; + + ------------------- + -- Pipeline stages + ------------------- + constant ST_FETCH : natural := 0; + constant ST_FETCH2 : natural := 1; + constant ST_DECODE : natural := 2; + constant ST_ADGEN : natural := 3; + constant ST_EXEC : natural := 4; + + ---------------------- + -- Activation signals + ---------------------- + constant ACT_ADGEN : natural := 0; -- Run the address generator + constant ACT_ALU : natural := 1; -- Activation of ALU results in modification of the status register + constant ACT_EXEC_BRA : natural := 2; -- Branch (in execute stage) + constant ACT_EXEC_CR_MOD : natural := 3; -- Control Register Modification (in execute stage) + constant ACT_EXEC_LOOP : natural := 4; -- Loop instruction (REP, DO) + constant ACT_X_MEM_RD : natural := 5; -- Init read from X memory + constant ACT_Y_MEM_RD : natural := 6; -- Init read from Y memory + constant ACT_P_MEM_RD : natural := 7; -- Init read from P memory + constant ACT_X_MEM_WR : natural := 8; -- Init write to X memory + constant ACT_Y_MEM_WR : natural := 9; -- Init write to Y memory + constant ACT_P_MEM_WR : natural := 10; -- Init write to P memory + constant ACT_REG_RD : natural := 11; -- Read from register (6 bit addressing) + constant ACT_REG_WR : natural := 12; -- Write to register (6 bit addressing) + constant ACT_IMM_8BIT : natural := 13; -- 8 bit immediate operand (in instruction word) + constant ACT_IMM_12BIT : natural := 14; -- 12 bit immediate operand (in instruction word) + constant ACT_IMM_LONG : natural := 15; -- 24 bit immediate operant (in optional instruction word) + constant ACT_X_BUS_RD : natural := 16; -- Read data via X-bus (from x0,x1,a,b) + constant ACT_X_BUS_WR : natural := 17; -- Write data via X-bus (to x0,x1,a,b) + constant ACT_Y_BUS_RD : natural := 18; -- Read data via Y-bus (from y0,y1,a,b) + constant ACT_Y_BUS_WR : natural := 19; -- Write data via Y-bus (to y0,y1,a,b) + constant ACT_L_BUS_RD : natural := 20; -- Read data via L-bus (from a10, b10,x,y,a,b,ab,ba) + constant ACT_L_BUS_WR : natural := 21; -- Write data via L-bus (to a10, b10,x,y,a,b,ab,ba) + constant ACT_BIT_MOD_WR : natural := 22; -- Bit modify write (to set for BSET, BCLR, BCHG) + constant ACT_REG_WR_CC : natural := 23; -- Write to register file conditionally (Tcc) + constant ACT_ALU_WR_CC : natural := 24; -- Write ALU result conditionally (Tcc) + constant ACT_NORM : natural := 25; -- NORM instruction needs special handling + +end package constants_pkg; diff --git a/FPGA_by_Fredi/DSP/src/decode_stage.vhd b/FPGA_by_Fredi/DSP/src/decode_stage.vhd new file mode 100644 index 0000000..0c62149 --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/decode_stage.vhd @@ -0,0 +1,1221 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; +library work; +use work.parameter_pkg.all; +use work.types_pkg.all; +use work.constants_pkg.all; + +entity decode_stage is port( + activate_dec : in std_logic; + instr_word : in std_logic_vector(23 downto 0); + dble_word_instr : out std_logic; + instr_array : out instructions_type; + act_array : out std_logic_vector(NUM_ACT_SIGNALS-1 downto 0); + reg_wr_addr : out std_logic_vector(5 downto 0); + reg_rd_addr : out std_logic_vector(5 downto 0); + x_bus_rd_addr : out std_logic_vector(1 downto 0); + x_bus_wr_addr : out std_logic_vector(1 downto 0); + y_bus_rd_addr : out std_logic_vector(1 downto 0); + y_bus_wr_addr : out std_logic_vector(1 downto 0); + l_bus_addr : out std_logic_vector(2 downto 0); + adgen_mode_a : out adgen_mode_type; + adgen_mode_b : out adgen_mode_type; + alu_ctrl : out alu_ctrl_type +); +end entity; + + +architecture rtl of decode_stage is + + signal instr_array_int : instructions_type; +-- signal activate_pm_int : std_logic; + type adgen_bittype_type is (NOP, SINGLE_X, SINGLE_X_SHORT, DOUBLE_X_Y); + -- SINGLE_X : MMMRRR + -- SINGLE_X_SHORT : MMRRR + -- DOUBLE_X_Y : mmrrMMRRR + signal adgen_bittype : adgen_bittype_type; + + signal ea_extension_available : std_logic; + + signal alu_tcc_decoded : std_logic; + signal alu_div_decoded : std_logic; + signal alu_norm_decoded : std_logic; + +begin + + + -- output the decoded instruction + instr_array <= instr_array_int; + + -- calculate whether this is a double word instruction + dble_word_instr <= '1' when ea_extension_available = '1' or + instr_array_int = INSTR_DO or + instr_array_int = INSTR_JCLR or + instr_array_int = INSTR_JSCLR or + instr_array_int = INSTR_JSET or + instr_array_int = INSTR_JSSET else + '0'; + + alu_instruction_decoder: process(instr_word, activate_dec, alu_tcc_decoded, + alu_div_decoded, alu_norm_decoded) is + variable instr_word_var : std_logic_vector(23 downto 0); + begin + if activate_dec = '1' then + instr_word_var := instr_word; + else + instr_word_var := (others => '0'); + end if; + + alu_ctrl.mul_op1 <= (others => '0'); + alu_ctrl.mul_op2 <= (others => '0'); + alu_ctrl.rotate <= '0'; + alu_ctrl.div_instr <= '0'; + alu_ctrl.norm_instr <= '0'; + alu_ctrl.shift_src <= '0'; + alu_ctrl.shift_src_sign <= (others => '0'); + alu_ctrl.shift_mode <= ZEROS; + alu_ctrl.add_src_stage_1 <= (others => '0'); + alu_ctrl.add_src_stage_2 <= (others => '0'); + alu_ctrl.add_src_sign <= (others => '0'); + alu_ctrl.logic_function <= (others => '0'); + alu_ctrl.word_24_update <= '0'; + alu_ctrl.rounding_used <= (others => '0'); + alu_ctrl.store_result <= '0'; + for i in 0 to 7 loop -- by default do not touch any of the ccr flags (L;E;U;N;Z;V;C) + alu_ctrl.ccr_flags_ctrl(i) <= DONT_TOUCH; + end loop; + alu_ctrl.dst_accu <= instr_word_var(3); -- default value for all alu operations + + -- check wether instruction that allows parallel moves + -- has to be decoded, then it is an ALU operation in the 8 LSBs + -- Only exceptions are DIV, NORM, and Tcc + if instr_word_var(23 downto 20) /= "0000" then + -- ABS + if instr_word_var(7 downto 4) = "0010" and instr_word_var(2 downto 0) = "110" then + -- Read accu + alu_ctrl.shift_mode <= NO_SHIFT; + alu_ctrl.shift_src <= instr_word_var(3); -- source/dst are the same register + alu_ctrl.shift_src_sign <= "10"; -- the sign of the operand depends on the operand + -- negative operand will negate the content of the accu as + -- needed by the ABS instruction + alu_ctrl.add_src_stage_2 <= "00"; -- select zero + alu_ctrl.store_result <= '1'; -- store the result + -- set all flags but carry + for i in 1 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- ADC + if instr_word_var(7 downto 5) = "001" and instr_word_var(2 downto 0) = "001" then + -- Read accu + alu_ctrl.shift_mode <= NO_SHIFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with the original sign + -- Read S + alu_ctrl.add_src_stage_1 <= "01" & instr_word_var(4); -- X or Y + alu_ctrl.add_src_stage_2 <= "01"; -- select the register source + alu_ctrl.add_src_sign <= "00"; -- with original sign + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "10"; -- add carry to result of addition + -- set all flags + for i in 0 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- ADD + if instr_word_var(7) = '0' and instr_word_var(2 downto 0) = "000" and instr_word_var(6 downto 4) /= "000" then + -- Read accu + alu_ctrl.shift_mode <= NO_SHIFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with the original sign + -- Read S + alu_ctrl.add_src_stage_1 <= instr_word_var(6 downto 4); -- source register (JJJ encoding) + alu_ctrl.add_src_stage_2 <= "01"; -- select the register source + alu_ctrl.add_src_sign <= "00"; -- with original sign + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + -- set all flags + for i in 0 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- ADDL + if instr_word_var(7 downto 4) = "0001" and instr_word_var(2 downto 0) = "010" then + -- Read accu + alu_ctrl.shift_mode <= SHIFT_LEFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with the original sign + -- Read S + alu_ctrl.add_src_stage_1 <= instr_word_var(6 downto 4); -- source register (JJJ encoding) (here: A,B) + alu_ctrl.add_src_stage_2 <= "01"; -- select the register source + alu_ctrl.add_src_sign <= "00"; -- with original sign + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + -- set all flags + for i in 0 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- ADDR + if instr_word_var(7 downto 4) = "0000" and instr_word_var(2 downto 0) = "010" then + -- Read accu + alu_ctrl.shift_mode <= SHIFT_RIGHT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with the original sign + -- Read S + alu_ctrl.add_src_stage_1 <= instr_word_var(6 downto 5) & '1'; -- source register (JJJ encoding) (here: A,B) + alu_ctrl.add_src_stage_2 <= "01"; -- select the register source + alu_ctrl.add_src_sign <= "00"; -- with original sign + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + -- set all flags + for i in 0 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- AND / OR / EOR + if instr_word_var(7 downto 6) = "01" and (instr_word_var(2 downto 0) = "110" or -- and + instr_word_var(2 downto 0) = "010" or -- or + instr_word_var(2 downto 0) = "011") then -- eor + alu_ctrl.logic_function <= instr_word_var(2 downto 0); -- 000: none, 110: and, 010: or, 011: eor, 111: not + alu_ctrl.word_24_update <= '1'; -- only accumulator bits 47 downto 24 affected? + -- Read accu + alu_ctrl.shift_mode <= NO_SHIFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with the original sign + -- Read S + alu_ctrl.add_src_stage_1 <= instr_word_var(6 downto 4); -- source register (JJJ encoding) (here: A,B) + alu_ctrl.add_src_stage_2 <= "01"; -- select the register source + alu_ctrl.add_src_sign <= "00"; -- with original sign + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + -- set following flags + alu_ctrl.ccr_flags_ctrl(N_FLAG) <= MODIFY; + alu_ctrl.ccr_flags_ctrl(Z_FLAG) <= MODIFY; + alu_ctrl.ccr_flags_ctrl(V_FLAG) <= CLEAR; + end if; + -- ASL + if instr_word_var(7 downto 4) = "0011" and instr_word_var(2 downto 0) = "010" then + -- Read accu + alu_ctrl.shift_mode <= SHIFT_LEFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with the original sign + -- Read S + alu_ctrl.add_src_stage_2 <= "00"; -- select zero as operand + alu_ctrl.add_src_sign <= "00"; -- with original sign + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + -- set all flags + for i in 0 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- ASR + if instr_word_var(7 downto 4) = "0010" and instr_word_var(2 downto 0) = "010" then + -- Read accu + alu_ctrl.shift_mode <= SHIFT_RIGHT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with the original sign + -- Read S + alu_ctrl.add_src_stage_2 <= "00"; -- select zero as operand + alu_ctrl.add_src_sign <= "00"; -- with original sign + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + -- set following flags +-- alu_ctrl.ccr_flags_ctrl(S_FLAG) <= MODIFY; +-- alu_ctrl.ccr_flags_ctrl(E_FLAG) <= MODIFY; +-- alu_ctrl.ccr_flags_ctrl(U_FLAG) <= MODIFY; +-- alu_ctrl.ccr_flags_ctrl(N_FLAG) <= MODIFY; +-- alu_ctrl.ccr_flags_ctrl(Z_FLAG) <= MODIFY; +-- alu_ctrl.ccr_flags_ctrl(V_FLAG) <= CLEAR; +-- alu_ctrl.ccr_flags_ctrl(C_FLAG) <= MODIFY; + -- set all flags, V-flag will be cleared due to shifting + for i in 0 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- CLR + if instr_word_var(7 downto 4) = "0001" and instr_word_var(2 downto 0) = "011" then + -- Read accu + alu_ctrl.shift_mode <= ZEROS; + -- Read S + alu_ctrl.add_src_stage_2 <= "00"; -- select zero as operand + alu_ctrl.add_src_sign <= "00"; -- with original sign + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + -- set following flags + alu_ctrl.ccr_flags_ctrl(S_FLAG) <= MODIFY; + alu_ctrl.ccr_flags_ctrl(E_FLAG) <= MODIFY; + alu_ctrl.ccr_flags_ctrl(U_FLAG) <= MODIFY; + alu_ctrl.ccr_flags_ctrl(N_FLAG) <= MODIFY; + alu_ctrl.ccr_flags_ctrl(Z_FLAG) <= MODIFY; + alu_ctrl.ccr_flags_ctrl(V_FLAG) <= CLEAR; + end if; + -- CMP + if instr_word_var(7) = '0' and instr_word_var(6 downto 5) /= "01" and + instr_word_var(2 downto 0) = "101" then + -- Read accu + alu_ctrl.shift_mode <= NO_SHIFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with the original sign + -- Read S + if instr_word_var(6) = '1' then + alu_ctrl.add_src_stage_1 <= instr_word_var(6 downto 4); -- source register (JJJ encoding) x0,x1,y0,y1 + else + alu_ctrl.add_src_stage_1 <= "001"; -- select opposite accu (JJJ encoding) + end if; + alu_ctrl.add_src_stage_2 <= "01"; -- select the register source + alu_ctrl.add_src_sign <= "01"; -- with negative sign + alu_ctrl.store_result <= '0'; -- do not store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + -- set all flags + for i in 0 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- CMPM + if instr_word_var(7) = '0' and instr_word_var(6 downto 5) /= "01" and + instr_word_var(2 downto 0) = "111" then + -- Read accu + alu_ctrl.shift_mode <= NO_SHIFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "10"; -- with the sign dependant sign (magnitude!) + -- Read S + if instr_word_var(6) = '1' then + alu_ctrl.add_src_stage_1 <= instr_word_var(6 downto 4); -- source register (JJJ encoding) x0,x1,y0,y1 + else + alu_ctrl.add_src_stage_1 <= "001"; -- select opposite accu (JJJ encoding) + end if; + alu_ctrl.add_src_stage_2 <= "01"; -- select the register source + alu_ctrl.add_src_sign <= "10"; -- with sign dependant sign (magnitude!) + alu_ctrl.store_result <= '0'; -- do not store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + -- set all flags + for i in 0 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- LSL + if instr_word_var(7 downto 4) = "0011" and instr_word_var(2 downto 0) = "011" then + alu_ctrl.word_24_update <= '1'; + -- Read accu + alu_ctrl.shift_mode <= SHIFT_LEFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with normal sign + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + alu_ctrl.add_src_stage_2 <= "00"; -- select zero as second operand + -- set N,Z,V,C flags + for i in 0 to 3 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- LSR + if instr_word_var(7 downto 4) = "0010" and instr_word_var(2 downto 0) = "011" then + alu_ctrl.word_24_update <= '1'; + -- Read accu + alu_ctrl.shift_mode <= SHIFT_RIGHT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with normal sign + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + alu_ctrl.add_src_stage_2 <= "00"; -- select zero as second operand + -- set N,Z,V,C flags + for i in 0 to 3 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- MPY, MPYR, MAC, MACR + if instr_word_var(7) = '1' then + case instr_word_var(6 downto 4) is + when "000" => alu_ctrl.mul_op1 <= "00"; alu_ctrl.mul_op2 <= "00"; -- x0,x0 + when "001" => alu_ctrl.mul_op1 <= "10"; alu_ctrl.mul_op2 <= "10"; -- y0,y0 + when "010" => alu_ctrl.mul_op1 <= "01"; alu_ctrl.mul_op2 <= "00"; -- x1,x0 + when "011" => alu_ctrl.mul_op1 <= "11"; alu_ctrl.mul_op2 <= "10"; -- y1,y0 + when "100" => alu_ctrl.mul_op1 <= "00"; alu_ctrl.mul_op2 <= "11"; -- x0,y1 + when "101" => alu_ctrl.mul_op1 <= "10"; alu_ctrl.mul_op2 <= "00"; -- y0,x0 + when "110" => alu_ctrl.mul_op1 <= "01"; alu_ctrl.mul_op2 <= "10"; -- x1,y0 + when others => alu_ctrl.mul_op1 <= "11"; alu_ctrl.mul_op2 <= "01"; -- y1,x1 + end case; + alu_ctrl.store_result <= '1'; -- store result in accu + alu_ctrl.add_src_stage_2 <= "10"; -- select mul out for adder! + alu_ctrl.add_src_sign <= '0' & instr_word_var(2); -- select +/- + alu_ctrl.rounding_used <= '0' & instr_word_var(0); -- rounding is determined by that bit! + if instr_word_var(1) = '0' then -- MPY(R) + alu_ctrl.shift_mode <= ZEROS; + else -- MAC(R) + alu_ctrl.shift_mode <= NO_SHIFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with the original sign + end if; + -- set all flags but carry! + for i in 1 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- NEG + if instr_word_var(7 downto 4) = "0011" and instr_word_var(2 downto 0) = "110" then + -- Read accu + alu_ctrl.shift_mode <= ZEROS; +-- alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to +-- alu_ctrl.shift_src_sign <= "01"; -- with negative sign + -- Read Accu + alu_ctrl.add_src_stage_1 <= "000"; -- source register equal to dst_register + alu_ctrl.add_src_stage_2 <= "01"; -- select register as operand + alu_ctrl.add_src_sign <= "01"; -- with negative sign + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + -- set all flags but carry! + for i in 1 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- NOT + if instr_word_var(7 downto 4) = "0001" and instr_word_var(2 downto 0) = "111" then + alu_ctrl.word_24_update <= '1'; + -- Read accu + alu_ctrl.shift_mode <= NO_SHIFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with normal sign + alu_ctrl.logic_function <= instr_word_var(2 downto 0); -- select not operation + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + -- set following flags + alu_ctrl.ccr_flags_ctrl(N_FLAG) <= MODIFY; + alu_ctrl.ccr_flags_ctrl(Z_FLAG) <= MODIFY; + alu_ctrl.ccr_flags_ctrl(V_FLAG) <= CLEAR; + end if; + -- RND + if instr_word_var(7 downto 4) = "0001" and instr_word_var(2 downto 0) = "001" then + -- Read accu + alu_ctrl.shift_mode <= NO_SHIFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with normal sign + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "01"; -- normal rounding needed + alu_ctrl.add_src_stage_2 <= "00"; -- select zero as second operand + -- set all flags but carry! + for i in 1 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- ROL + if instr_word_var(7 downto 4) = "0011" and instr_word_var(2 downto 0) = "111" then + alu_ctrl.word_24_update <= '1'; + alu_ctrl.rotate <= '1'; + -- Read accu + alu_ctrl.shift_mode <= SHIFT_LEFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with normal sign + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + alu_ctrl.add_src_stage_2 <= "00"; -- select zero as second operand + -- set the following flags + alu_ctrl.ccr_flags_ctrl(C_FLAG) <= MODIFY; + alu_ctrl.ccr_flags_ctrl(V_FLAG) <= CLEAR; + alu_ctrl.ccr_flags_ctrl(Z_FLAG) <= MODIFY; + alu_ctrl.ccr_flags_ctrl(N_FLAG) <= MODIFY; + end if; + -- ROR + if instr_word_var(7 downto 4) = "0010" and instr_word_var(2 downto 0) = "111" then + alu_ctrl.word_24_update <= '1'; + alu_ctrl.rotate <= '1'; + -- Read accu + alu_ctrl.shift_mode <= SHIFT_RIGHT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with normal sign + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + alu_ctrl.add_src_stage_2 <= "00"; -- select zero as second operand + -- set the following flags + alu_ctrl.ccr_flags_ctrl(C_FLAG) <= MODIFY; + alu_ctrl.ccr_flags_ctrl(V_FLAG) <= CLEAR; + alu_ctrl.ccr_flags_ctrl(Z_FLAG) <= MODIFY; + alu_ctrl.ccr_flags_ctrl(N_FLAG) <= MODIFY; + end if; + -- SBC + if instr_word_var(7 downto 5) = "001" and instr_word_var(2 downto 0) = "101" then + -- Read accu + alu_ctrl.shift_mode <= NO_SHIFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with normal sign + -- Read S + alu_ctrl.add_src_stage_1 <= instr_word_var(6 downto 4); -- source register (JJJ encoding) X,Y + alu_ctrl.add_src_stage_2 <= "01"; -- select the register source + alu_ctrl.add_src_sign <= "01"; -- with negative sign + alu_ctrl.rounding_used <= "11"; -- subtract carry + alu_ctrl.store_result <= '1'; -- store the result + -- set all flags! + for i in 0 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- SUB + if instr_word_var(7) = '0' and instr_word_var(2 downto 0) = "100" then + -- Read accu + alu_ctrl.shift_mode <= NO_SHIFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with normal sign + -- Read S + alu_ctrl.add_src_stage_1 <= instr_word_var(6 downto 4); -- source register (JJJ encoding) + alu_ctrl.add_src_stage_2 <= "01"; -- select the register source + alu_ctrl.add_src_sign <= "01"; -- with negative sign + alu_ctrl.rounding_used <= "00"; -- no rounding needed + alu_ctrl.store_result <= '1'; -- store the result + -- set all flags! + for i in 0 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- SUBL + if instr_word_var(7 downto 4) = "0001" and instr_word_var(2 downto 0) = "110" then + -- Read accu + alu_ctrl.shift_mode <= SHIFT_LEFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with normal sign + -- Read S + alu_ctrl.add_src_stage_1 <= instr_word_var(6 downto 4); -- source register (JJJ encoding) + alu_ctrl.add_src_stage_2 <= "01"; -- select the register source + alu_ctrl.add_src_sign <= "01"; -- with negative sign + alu_ctrl.rounding_used <= "00"; -- no rounding needed + alu_ctrl.store_result <= '1'; -- store the result + -- set all flags! + for i in 0 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- SUBR + if instr_word_var(7 downto 4) = "0000" and instr_word_var(2 downto 0) = "110" then + -- Read accu + alu_ctrl.shift_mode <= SHIFT_RIGHT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with normal sign + -- Read S + alu_ctrl.add_src_stage_1 <= instr_word_var(6 downto 5) & '1'; -- source register (JJJ encoding) + alu_ctrl.add_src_stage_2 <= "01"; -- select the register source + alu_ctrl.add_src_sign <= "01"; -- with negative sign + alu_ctrl.rounding_used <= "00"; -- no rounding needed + alu_ctrl.store_result <= '1'; -- store the result + -- set all flags! + for i in 0 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + -- TFR + if instr_word_var(7) = '0' and instr_word_var(6 downto 5) /= "01" and + instr_word_var(6 downto 4) /= "001" and instr_word_var(2 downto 0) = "001" then + -- do not read accu + alu_ctrl.shift_mode <= ZEROS; + -- Read S + if instr_word_var(6) = '1' then + alu_ctrl.add_src_stage_1 <= instr_word_var(6 downto 4); -- source register (JJJ encoding) + else + alu_ctrl.add_src_stage_1 <= "001"; -- B,A or A,B (depending on dest. accu) + end if; + alu_ctrl.add_src_stage_2 <= "01"; -- select the register source + alu_ctrl.add_src_sign <= "00"; -- with positive sign + alu_ctrl.rounding_used <= "00"; -- no rounding needed + alu_ctrl.store_result <= '1'; -- store the result + -- do not set any flag at all! + end if; + -- TST + if instr_word_var(7 downto 4) = "0000" and instr_word_var(2 downto 0) = "011" then + -- do not read accu + alu_ctrl.shift_mode <= NO_SHIFT; -- no shift + alu_ctrl.shift_src <= instr_word_var(3); -- read source accu + alu_ctrl.shift_src_sign <= "00"; -- sign unchanged + -- Read S + alu_ctrl.add_src_stage_2 <= "00"; -- select zero + alu_ctrl.add_src_sign <= "00"; -- with positive sign + alu_ctrl.rounding_used <= "00"; -- no rounding needed + alu_ctrl.store_result <= '0'; -- do not store the result + -- set all flags but carry! + for i in 1 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + end if; + end if; -- Parallel move ALU instructions + + -- Tcc + if alu_tcc_decoded = '1' then + -- Read source + if instr_word_var(6) = '1' then + alu_ctrl.add_src_stage_1 <= instr_word_var(6 downto 4); -- source register (JJJ encoding) + else + alu_ctrl.add_src_stage_1 <= "001"; -- B,A or A,B (depending on dest. accu) + end if; + alu_ctrl.add_src_stage_2 <= "01"; -- select the registers as source + -- The .store_result flag is generated in the execute stage + -- depending on the condition codes + -- do not set any flag at all! + end if; +--mul_op1 : std_logic_vector(1 downto 0); -- x0,x1,y0,y1 +--mul_op2 : std_logic_vector(1 downto 0); -- x0,x1,y0,y1 +--shift_src : std_logic; -- a,b +--shift_src_sign : std_logic_vector(1 downto 0); -- 00: pos, 01: neg, 10: sign dependant, 11: reserved +--shift_mode : alu_shift_mode; +--add_src_stage_1 : std_logic_vector(2 downto 0); -- x0,x1,y0,y1,x,y,a,b +--add_src_stage_2 : std_logic_vector(1 downto 0); -- 00: 0 , 01: add_src_1, 10: mul_result, 11: reserved +--add_src_sign : std_logic_vector(1 downto 0); -- 00: pos, 01: neg, 10: sign dependant, 11: div instruction! +--logic_function : std_logic_vector(2 downto 0); -- 000: none, 110: and, 010: or, 011: eor, 111: not +--word_24_update : std_logic; -- only accumulator bits 47 downto 24 affected? +--rounding_used : std_logic_vector(1 downto 0); -- 00: no rounding, 01: rounding, 10: add carry, 11: subtract carry +--store_result : std_logic; -- 0: do not update accumulator, 1: update accumulator +--dst_accu : std_logic; -- 0: a, 1: b + -- DIV + if alu_div_decoded = '1' then + alu_ctrl.store_result <= '1'; -- do store the result + -- shifter operation + alu_ctrl.shift_mode <= SHIFT_LEFT; -- shift left + alu_ctrl.shift_src <= instr_word_var(3); -- read source accu + alu_ctrl.div_instr <= '1'; -- this is THE div instruction, special handling needed + -- source operand loading + alu_ctrl.add_src_stage_1 <= instr_word_var(6 downto 4); -- source register (JJJ encoding) + alu_ctrl.add_src_stage_2 <= "01"; -- select the registers as source + alu_ctrl.add_src_sign <= "11"; -- div instruction, sign dependant on D[55] XOR S[23] + -- if 1: positive, if 0: negative + alu_ctrl.ccr_flags_ctrl(C_FLAG) <= MODIFY; + alu_ctrl.ccr_flags_ctrl(V_FLAG) <= MODIFY; + alu_ctrl.ccr_flags_ctrl(L_FLAG) <= MODIFY; + end if; + -- NORM + if alu_norm_decoded = '1' then + -- set all alu-ctrl signals to ASL/ASR already here + -- depending on the condition code registers the flags + -- will be completed in the execute stage + alu_ctrl.norm_instr <= '1'; + -- Read accu + --alu_ctrl.shift_mode <= SHIFT_RIGHT/SHIFT_LEFT/NO_SHIFT; + alu_ctrl.shift_src <= instr_word_var(3); -- accumulate to the same register we want to write to + alu_ctrl.shift_src_sign <= "00"; -- with the original sign + -- Read S + alu_ctrl.add_src_stage_2 <= "00"; -- select zero as operand + alu_ctrl.add_src_sign <= "00"; -- with original sign + alu_ctrl.store_result <= '1'; -- store the result + alu_ctrl.rounding_used <= "00"; -- no rounding needed + -- set all flags, V-flag will be cleared due to shifting + for i in 0 to 7 loop + alu_ctrl.ccr_flags_ctrl(i) <= MODIFY; + end loop; + + end if; + end process; + + + instruction_decoder: process(instr_word, activate_dec) is + variable instr_word_var : std_logic_vector(23 downto 0); + procedure activate_AGU is + begin + -- check for immediate long addressing + if instr_word_var(13 downto 8) = "110100" then + act_array(ACT_IMM_LONG) <= '1'; + act_array(ACT_X_MEM_RD) <= '0'; -- No memory accesses for Immediate addressing! + act_array(ACT_Y_MEM_RD) <= '0'; + act_array(ACT_X_MEM_WR) <= '0'; + act_array(ACT_Y_MEM_WR) <= '0'; + else + act_array(ACT_ADGEN) <= '1'; + end if; + end procedure activate_AGU; + begin + instr_array_int <= INSTR_NOP; + act_array <= (others => '0'); + adgen_bittype <= NOP; + reg_rd_addr <= (others => '0'); + reg_wr_addr <= (others => '0'); + x_bus_rd_addr <= (others => '0'); + x_bus_wr_addr <= (others => '0'); + y_bus_rd_addr <= (others => '0'); + y_bus_wr_addr <= (others => '0'); + l_bus_addr <= instr_word_var(19) & instr_word_var(17 downto 16); + + alu_tcc_decoded <= '0'; + alu_div_decoded <= '0'; + alu_norm_decoded <= '0'; + + -- in case the decoding is not activated we insert a nop + if activate_dec = '1' then + instr_word_var := instr_word; + else + instr_word_var := (others => '0'); + end if; + + if instr_word_var(23 downto 16) = X"00" then + case instr_word_var(15 downto 0) is + when X"0000" => instr_array_int <= INSTR_NOP; + when X"0004" => instr_array_int <= INSTR_RTI; act_array(ACT_EXEC_BRA) <= '1'; + when X"0005" => instr_array_int <= INSTR_ILLEGAL; + when X"0006" => instr_array_int <= INSTR_SWI; + when X"000C" => instr_array_int <= INSTR_RTS; act_array(ACT_EXEC_BRA) <= '1'; + when X"0084" => instr_array_int <= INSTR_RESET; + when X"0086" => instr_array_int <= INSTR_WAIT; + when X"0087" => instr_array_int <= INSTR_STOP; + when X"008C" => instr_array_int <= INSTR_ENDDO; + act_array(ACT_EXEC_LOOP) <= '1'; + when others => + act_array(ACT_EXEC_CR_MOD) <= '1'; -- modify control register + if instr_word_var(7 downto 2) = "101110" then + instr_array_int <= INSTR_ANDI; + elsif instr_word_var(7 downto 2) = "111110" then + instr_array_int <= INSTR_ORI; + end if; + end case; + end if; + --------------------------------------------------------- + -- DIV and NORM + --------------------------------------------------------- + if instr_word_var(23 downto 16) = X"01" then + -- DIV + if instr_word_var(15 downto 6) = "1000000001" and instr_word_var(2 downto 0) = "000" then + alu_div_decoded <= '1'; + act_array(ACT_ALU) <= '1'; -- force ALU to update status register + end if; + -- NORM + if instr_word_var(15 downto 11) = "11011" and instr_word_var(7 downto 4) = "0001" and + instr_word_var(2 downto 0) = "101" then + alu_norm_decoded <= '1'; + act_array(ACT_NORM) <= '1'; -- NORM instruction decoded, + -- special handling in exec-stage is caused + act_array(ACT_REG_RD) <= '1'; + reg_rd_addr <= instr_word_var(13 downto 12) & '0' & instr_word_var(10 downto 8); -- Write same Rn + act_array(ACT_REG_WR) <= '1'; + reg_wr_addr <= instr_word_var(13 downto 12) & '0' & instr_word_var(10 downto 8); -- Write same Rn + end if; + end if; + --------------------------------------------------------- + -- Tcc + --------------------------------------------------------- + if instr_word_var(23 downto 16) = X"02" or instr_word_var(23 downto 16) = X"03" then + -- Tcc S1, D1 S2, D2 (ALU/Reg file) + if instr_word_var(16) = '0' and instr_word_var(11 downto 7) = "00000" and + instr_word_var(2 downto 0) = "000" then + act_array(ACT_ALU_WR_CC) <= '1'; + alu_tcc_decoded <= '1'; + -- Tcc S1, D1 S2, D2 (ALU/Reg file) + elsif instr_word_var(16) = '1' and instr_word_var(11) = '0' and + instr_word_var(7) = '0' then + act_array(ACT_ALU_WR_CC) <= '1'; + alu_tcc_decoded <= '1'; + act_array(ACT_REG_WR_CC) <= '1'; + reg_rd_addr <= "010" & instr_word_var(10 downto 8); -- Read Rn + reg_wr_addr <= "010" & instr_word_var( 2 downto 0); -- Write to other Rn + end if; + end if; + --------------------------------------------------------- + -- MOVEC and LUA instruction with registers + --------------------------------------------------------- + if instr_word_var(23 downto 16) = X"04" then + act_array(ACT_REG_WR) <= '1'; + -- LUA instruction + if instr_word_var(15 downto 13) = "010" and instr_word_var(7 downto 4) = "0001" then + instr_array_int <= INSTR_LUA; + act_array(ACT_ADGEN) <= '1'; + adgen_bittype <= SINGLE_X_SHORT; + reg_wr_addr <= instr_word_var(5 downto 0); + end if; + -- MOVEC instruction (S1, D2) or (S2, D1) + if instr_word_var(14) = '1' and instr_word_var(7 downto 5) = "101" then + instr_array_int <= INSTR_MOVEC; + act_array(ACT_REG_RD) <= '1'; + -- Write D1 + if instr_word_var(15) = '1' then + reg_wr_addr <= instr_word_var(5 downto 0); + reg_rd_addr <= instr_word_var(13 downto 8); + -- Read S1 + else + reg_wr_addr <= instr_word_var(13 downto 8); + reg_rd_addr <= instr_word_var(5 downto 0); + end if; + end if; + end if; + ------------------------------------------------------------------------- + -- MOVEC instruction with memory access/absolute address + ------------------------------------------------------------------------- + if instr_word_var(23 downto 16) = X"05" and + instr_word_var(7) = '0' and instr_word_var(5) = '1' then + + instr_array_int <= INSTR_MOVEC; + -- read from memory, write to register + if instr_word_var(15) = '1' then + act_array(ACT_REG_WR) <= '1'; + reg_wr_addr <= instr_word_var(5 downto 0); + -- X Memory read? + if instr_word_var(6) = '0' then + act_array(ACT_X_MEM_RD) <= '1'; + -- Y Memory read? + else + act_array(ACT_Y_MEM_RD) <= '1'; + end if; + -- write to memory, read register + else + act_array(ACT_REG_RD) <= '1'; + reg_rd_addr <= instr_word_var(5 downto 0); + -- X Memory write? + if instr_word_var(6) = '0' then + act_array(ACT_X_MEM_WR) <= '1'; + -- Y Memory write? + else + act_array(ACT_Y_MEM_WR) <= '1'; + end if; + end if; + -- AGU needed? + if instr_word_var(14) = '1' then + -- detect whether two word instruction! + adgen_bittype <= SINGLE_X; + -- check for immediate long addressing + if instr_word_var(13 downto 8) = "110100" then + act_array(ACT_IMM_LONG) <= '1'; + act_array(ACT_X_MEM_RD) <= '0'; -- No memory accesses for Immediate addressing! + act_array(ACT_Y_MEM_RD) <= '0'; + act_array(ACT_X_MEM_WR) <= '0'; + act_array(ACT_Y_MEM_WR) <= '0'; + else + act_array(ACT_ADGEN) <= '1'; + end if; + else + -- X:/Y:aa short is done in the adgen-stage automatically + end if; + end if; + ------------------------------------------------------------------------- + -- MOVEC instruction with immediate + ------------------------------------------------------------------------- + if instr_word_var(23 downto 16) = X"05" and instr_word_var(7 downto 5) = "101" then + instr_array_int <= INSTR_MOVEC; + act_array(ACT_IMM_8BIT) <= '1'; + act_array(ACT_REG_WR) <= '1'; + reg_wr_addr <= instr_word_var(5 downto 0); + end if; + --------------------------------- + -- REP or DO loop? + --------------------------------- + if instr_word_var(23 downto 16) = X"06" then + -- Instruction encoding is the same for both except of this bit + if instr_word_var(5) = '1' then + instr_array_int <= INSTR_REP; + else + instr_array_int <= INSTR_DO; + end if; + act_array(ACT_EXEC_LOOP) <= '1'; + -- Init reading of loop counter from memory + if instr_word_var(15) = '0' and instr_word_var(7) = '0' then + -- X/Y: ea? + if instr_word_var(14) = '1' then + act_array(ACT_ADGEN) <= '1'; + end if; + -- X/Y: aa? + -- Done automatically in the ADGEN stage by testing whether the ADGEN unit activated or not! + -- If not the absolute address stored in the instruction word is used. + ------- + -- only a single memory access is required + adgen_bittype <= SINGLE_X; + -- X/Y as source? + if instr_word_var(6) = '0' then + act_array(ACT_X_MEM_RD) <= '1'; + else + act_array(ACT_Y_MEM_RD) <= '1'; + end if; + elsif instr_word_var(15) = '1' and instr_word_var(7) = '0' then + -- S (register as source) + reg_rd_addr <= instr_word_var(13 downto 8); + act_array(ACT_REG_RD) <= '1'; + -- #xxx ,12 bit immediate + elsif instr_word_var(7 downto 6) = "10" and instr_word_var(4) = '0' then + act_array(ACT_IMM_12BIT) <= '1'; + end if; + end if; + -------------------------------- + -- MOVEM (Program memory move) + -------------------------------- + if instr_word_var(23 downto 16) = X"07" then + -- read memory, write reg + if instr_word_var(15) = '1' then + act_array(ACT_REG_WR) <= '1'; + reg_wr_addr <= instr_word_var(5 downto 0); + act_array(ACT_P_MEM_RD) <= '1'; + -- read reg, write memory + elsif instr_word_var(15) = '0' then + act_array(ACT_REG_RD) <= '1'; + reg_rd_addr <= instr_word_var(5 downto 0); + act_array(ACT_P_MEM_WR) <= '1'; + end if; + -- AGU needed? + if instr_word_var(14) = '1' and instr_word_var(7 downto 6) = "10" then + adgen_bittype <= SINGLE_X; + -- activate AGU and test whether immediate data is used + activate_AGU; + elsif instr_word_var(14) = '0' and instr_word_var(7 downto 6) = "00" then + -- X:/Y:aa short is done in the adgen-stage automatically + end if; + end if; + -------------------------------- + -- MOVEP (Peripheral memory move) + -------------------------------- + if instr_word_var(23 downto 16) = "0000100-" then + -- TODO?? Why parallel moves in software model?? + case instr_word_var(15 downto 0) is +-- when "-1------1-------" => instr_array_int(INSTR_MOVEP) <= '1'; +-- when "-1------01------" => instr_array_int(INSTR_MOVEP) <= '1'; +-- when "-1------00------" => instr_array_int(INSTR_MOVEP) <= '1'; + when others => + end case; + end if; + -- BSET, BCLR, BCHG, BTST, JCLR, JSET, JSCLR, JSSET, JMP, JCC, JSCC, JSR + if instr_word_var(23 downto 16) = X"0A" or instr_word_var(23 downto 16) = X"0B" then + + reg_rd_addr <= instr_word_var(13 downto 8); + reg_wr_addr <= instr_word_var(13 downto 8); + + if instr_word_var(16) = '0' then + if instr_word_var(7) = '0' and instr_word_var(5) = '0' then + instr_array_int <= INSTR_BCLR; + elsif instr_word_var(7) = '0' and instr_word_var(5) = '1' then + instr_array_int <= INSTR_BSET; + elsif instr_word_var(7) = '1' and instr_word_var(5) = '0' then + instr_array_int <= INSTR_JCLR; + elsif instr_word_var(7) = '1' and instr_word_var(5) = '1' then + instr_array_int <= INSTR_JSET; + end if; + elsif instr_word_var(16) = '1' then + if instr_word_var(7) = '0' and instr_word_var(5) = '0' then + instr_array_int <= INSTR_BCHG; + elsif instr_word_var(7) = '0' and instr_word_var(5) = '1' then + instr_array_int <= INSTR_BTST; + elsif instr_word_var(7) = '1' and instr_word_var(5) = '0' then + instr_array_int <= INSTR_JSCLR; + elsif instr_word_var(7) = '1' and instr_word_var(5) = '1' then + instr_array_int <= INSTR_JSSET; + end if; + end if; + if instr_word_var(7) = '1' then + act_array(ACT_EXEC_BRA) <= '1'; + end if; + + -- memory access? + if instr_word_var(15) = '0' then + -- X: + if instr_word_var(6) = '0' then + act_array(ACT_X_MEM_RD) <= '1'; + -- if not a jump instruction and not BTST write back the result + if instr_word_var(7) = '0' and not(instr_word_var(16) = '1' and instr_word_var(5) = '1') then + act_array(ACT_X_MEM_WR) <= '1'; + end if; + -- Y: + else + act_array(ACT_Y_MEM_RD) <= '1'; + -- if not a jump instruction and not BTST write back the result + if instr_word_var(7) = '0' and not(instr_word_var(16) = '1' and instr_word_var(5) = '1') then + act_array(ACT_Y_MEM_WR) <= '1'; + end if; + end if; + end if; + + case instr_word_var(15 downto 14) is + -- X:/Y: aa + when "00" => + + -- X:/Y: ea + when "01" => + act_array(ACT_ADGEN) <= '1'; + adgen_bittype <= SINGLE_X; + + -- X:/Y: pp + -- TODO! + when "10" => + + when others => -- "11" + if instr_word_var(7 downto 0) = "10000000" then + -- JMP/JSR ea + act_array(ACT_EXEC_BRA) <= '1'; + act_array(ACT_ADGEN) <= '1'; + adgen_bittype <= SINGLE_X; + if instr_word_var(16) = '0' then + instr_array_int <= INSTR_JMP; + elsif instr_word_var(16) = '1' then + instr_array_int <= INSTR_JSR; + end if; + elsif instr_word_var(7 downto 4) = "1010" then + -- JCC/JSCC ea + act_array(ACT_EXEC_BRA) <= '1'; + act_array(ACT_ADGEN) <= '1'; + adgen_bittype <= SINGLE_X; + if instr_word_var(16) = '0' then + instr_array_int <= INSTR_JCC; + elsif instr_word_var(16) = '1' then + instr_array_int <= INSTR_JSCC; + end if; + -- JSCLR,JSET,JCLR,JSSET,BTST,BCLR,BSET,BCHG S/D + else + act_array(ACT_REG_RD) <= '1'; + -- if not a jump instruction and not BTST write back the result + if instr_word_var(7) = '0' and not(instr_word_var(16) = '1' and instr_word_var(5) = '1') then + act_array(ACT_REG_WR) <= '1'; + end if; + end if; + end case; + end if; + -- JMP xxx (absoulute short) + if instr_word_var(23 downto 16) = X"0C" then + if instr_word_var(15 downto 12) = "0000" then + instr_array_int <= INSTR_JMP; + act_array(ACT_EXEC_BRA) <= '1'; + end if; + end if; + -- JSR xxx (absolute short) + if instr_word_var(23 downto 16) = X"0D" then + if instr_word_var(15 downto 12) = "0000" then + instr_array_int <= INSTR_JSR; + act_array(ACT_EXEC_BRA) <= '1'; + end if; + end if; + -- JCC xxx (absolute short) + if instr_word_var(23 downto 16) = X"0E" then + instr_array_int <= INSTR_JCC; + act_array(ACT_EXEC_BRA) <= '1'; + end if; + -- JSCC xxx (absolute short) + if instr_word_var(23 downto 16) = X"0F" then + instr_array_int <= INSTR_JSCC; + act_array(ACT_EXEC_BRA) <= '1'; + end if; + + ------------------------------------------------ + -- PARALLEL MOVE SECTION!! + ------------------------------------------------ + -- Here are the ALU operations that allow for parallel moves + if instr_word_var(23 downto 20) /= "0000" then + act_array(ACT_ALU) <= '1'; -- force ALU to update status register + end if; + -- PM: I + if instr_word_var(23 downto 21) = "001" and instr_word_var(20 downto 18) /= "000" then + act_array(ACT_IMM_8BIT) <= '1'; + act_array(ACT_REG_WR) <= '1'; + reg_wr_addr <= '0' & instr_word_var(20 downto 16); + end if; + -- PM: R + if instr_word_var(23 downto 18) = "001000" then + act_array(ACT_REG_WR) <= '1'; + reg_wr_addr <= '0' & instr_word_var(12 downto 8); + act_array(ACT_REG_RD) <= '1'; + reg_rd_addr <= '0' & instr_word_var(17 downto 13); + end if; + -- PM: U + if instr_word_var(23 downto 13) = "00100000010" then + act_array(ACT_ADGEN) <= '1'; + adgen_bittype <= SINGLE_X_SHORT; + end if; + -- PM: X or PM:Y + if instr_word_var(23 downto 22) = "01" and + -- Check whether L: type parallel move. If so do not enter this branch! + not (instr_word_var(21 downto 20) = "00" and instr_word_var(18) = '0') then + -- read memory, write reg + if instr_word_var(15) = '1' then + act_array(ACT_REG_WR) <= '1'; + reg_wr_addr <= '0' & instr_word_var(21 downto 20) & instr_word_var(18 downto 16); -- TODO: CHECK!! + -- X Memory read? + if instr_word_var(19) = '0' then + act_array(ACT_X_MEM_RD) <= '1'; + -- Y Memory read? + else + act_array(ACT_Y_MEM_RD) <= '1'; + end if; + -- read reg, write memory + elsif instr_word_var(15) = '0' then + act_array(ACT_REG_RD) <= '1'; + reg_rd_addr <= '0' & instr_word_var(21 downto 20) & instr_word_var(18 downto 16); -- TODO: CHECK!! + -- X Memory write? + if instr_word_var(19) = '0' then + act_array(ACT_X_MEM_WR) <= '1'; + -- Y Memory write? + else + act_array(ACT_Y_MEM_WR) <= '1'; + end if; + end if; + -- AGU needed? + if instr_word_var(14) = '1' then + -- detect whether two word instruction! + adgen_bittype <= SINGLE_X; + -- activate AGU and test whether immediate data is used + activate_AGU; + else + -- X:/Y:aa short is done in the adgen-stage automatically + end if; + end if; + -- PM: X:R or R:Y (Class I) + if instr_word_var(23 downto 20) = "0001" then + adgen_bittype <= SINGLE_X; + -- X:R + if instr_word_var(14) = '0' then + x_bus_rd_addr <= instr_word_var(19 downto 18); + x_bus_wr_addr <= instr_word_var(19 downto 18); + y_bus_rd_addr <= '1' & instr_word_var(17); + y_bus_wr_addr <= '0' & instr_word_var(16); -- TODO: Check encoding, manual uses three fs! + -- S2,D2 in any case! + act_array(ACT_Y_BUS_RD) <= '1'; + act_array(ACT_Y_BUS_WR) <= '1'; + -- Write D1? + if instr_word_var(15) = '1' then + act_array(ACT_X_MEM_RD) <= '1'; + act_array(ACT_X_BUS_WR) <= '1'; + else + -- Read S1? + act_array(ACT_X_MEM_WR) <= '1'; + act_array(ACT_X_BUS_RD) <= '1'; + end if; + -- R:Y + elsif instr_word_var(14) = '1' then + x_bus_rd_addr <= '1' & instr_word_var(19); + x_bus_wr_addr <= '0' & instr_word_var(18); + y_bus_rd_addr <= instr_word_var(17 downto 16); + y_bus_wr_addr <= instr_word_var(17 downto 16); + -- S1,D1 in any case! + act_array(ACT_X_BUS_RD) <= '1'; + act_array(ACT_X_BUS_WR) <= '1'; + -- Write D1? + if instr_word_var(15) = '1' then + act_array(ACT_Y_MEM_RD) <= '1'; + act_array(ACT_Y_BUS_WR) <= '1'; + else + -- Read S1? + act_array(ACT_Y_MEM_WR) <= '1'; + act_array(ACT_Y_BUS_RD) <= '1'; + end if; + + end if; + -- detect whether two word instruction! + adgen_bittype <= SINGLE_X; + -- activate AGU and test whether immediate data is used + activate_AGU; + end if; + -- PM: X:R or R:Y (Class II) + if instr_word_var(23 downto 17) = "0000100" and instr_word_var(14) = '0' then + act_array(ACT_REG_RD) <= '1'; + -- X:R + if instr_word_var(15) = '0' then + reg_rd_addr <= "00111" & instr_word_var(16); -- read A or B + act_array(ACT_X_MEM_WR) <= '1'; -- and store it in X memory + x_bus_rd_addr <= "00"; -- read x0 + x_bus_wr_addr <= '1' & instr_word_var(16); -- and write to A or B + act_array(ACT_X_BUS_RD) <= '1'; + act_array(ACT_X_BUS_WR) <= '1'; + -- R:Y + elsif instr_word_var(15) = '1' then + reg_rd_addr <= "00111" & instr_word_var(16); -- read A or B + act_array(ACT_Y_MEM_WR) <= '1'; -- and store it in Y memory + y_bus_rd_addr <= "00"; -- read y0 + y_bus_wr_addr <= '1' & instr_word_var(16); -- and write to A or B + act_array(ACT_Y_BUS_RD) <= '1'; + act_array(ACT_Y_BUS_WR) <= '1'; + end if; + -- detect whether two word instruction! + adgen_bittype <= SINGLE_X; + -- activate AGU and test whether immediate data is used + activate_AGU; + end if; + -- PM: L: + l_bus_addr <= instr_word_var(19) & instr_word_var(17 downto 16); + if instr_word_var(23 downto 20) = "0100" and instr_word_var(18) = '0' then + -- Read S? + if instr_word_var(15) = '0' then + act_array(ACT_L_BUS_RD) <= '1'; + act_array(ACT_X_MEM_WR) <= '1'; + act_array(ACT_Y_MEM_WR) <= '1'; + else -- Write D + act_array(ACT_L_BUS_WR) <= '1'; + act_array(ACT_X_MEM_RD) <= '1'; + act_array(ACT_Y_MEM_RD) <= '1'; + end if; + if instr_word_var(14) = '1' then + adgen_bittype <= SINGLE_X; + activate_AGU; + else + -- L:aa automatically performed in ADGEN stage + end if; + end if; + -- PM: X: Y: + if instr_word_var(23) = '1' then + adgen_bittype <= DOUBLE_X_Y; + -- No immediate value allowed, so activate in any case! + act_array(ACT_ADGEN) <= '1'; + -- S1, X: + if instr_word_var(15) = '0' then + act_array(ACT_X_BUS_RD) <= '1'; + x_bus_rd_addr <= instr_word_var(19 downto 18); + act_array(ACT_X_MEM_WR) <= '1'; + -- X:, D1 + else + act_array(ACT_X_BUS_WR) <= '1'; + x_bus_wr_addr <= instr_word_var(19 downto 18); + act_array(ACT_X_MEM_RD) <= '1'; + end if; + -- S2, Y: + if instr_word_var(22) = '0' then + act_array(ACT_Y_BUS_RD) <= '1'; + y_bus_rd_addr <= instr_word_var(17 downto 16); + act_array(ACT_Y_MEM_WR) <= '1'; + -- Y:, D2 + else + act_array(ACT_Y_BUS_WR) <= '1'; + y_bus_wr_addr <= instr_word_var(17 downto 16); + act_array(ACT_Y_MEM_RD) <= '1'; + end if; + end if; + end process; + + adgen_decoder: process(adgen_bittype, instr_word) is + begin + adgen_mode_a <= NOP; + adgen_mode_b <= NOP; + ea_extension_available <= '0'; + + case adgen_bittype is + when SINGLE_X => + case instr_word(13 downto 11) is + when "000" => adgen_mode_a <= POST_MIN_N; + when "001" => adgen_mode_a <= POST_PLUS_N; + when "010" => adgen_mode_a <= POST_MIN_1; + when "011" => adgen_mode_a <= POST_PLUS_1; + when "100" => adgen_mode_a <= NOP; + when "101" => adgen_mode_a <= INDEXED_N; + when "111" => adgen_mode_a <= PRE_MIN_1; + when "110" => + if instr_word(10 downto 8) = "000" then + adgen_mode_a <= ABSOLUTE; + ea_extension_available <= '1'; + elsif instr_word(10 downto 8) = "100" then + adgen_mode_a <= IMMEDIATE; + ea_extension_available <= '1'; + else + adgen_mode_a <= NOP; -- INVALID OPCODE! + end if; + when others => + end case; + when SINGLE_X_SHORT => + case instr_word(12 downto 11) is + when "00" => adgen_mode_a <= POST_MIN_N; + when "01" => adgen_mode_a <= POST_PLUS_N; + when "10" => adgen_mode_a <= POST_MIN_1; + when "11" => adgen_mode_a <= POST_PLUS_1; + when others => + end case; + when DOUBLE_X_Y => + case instr_word(12 downto 11) is + when "00" => adgen_mode_a <= NOP; + when "01" => adgen_mode_a <= POST_PLUS_N; + when "10" => adgen_mode_a <= POST_MIN_1; + when "11" => adgen_mode_a <= POST_PLUS_1; + when others => + end case; + case instr_word(21 downto 20) is + when "00" => adgen_mode_b <= NOP; + when "01" => adgen_mode_b <= POST_PLUS_N; + when "10" => adgen_mode_b <= POST_MIN_1; + when "11" => adgen_mode_b <= POST_PLUS_1; + when others => + end case; + when others => + end case; + end process adgen_decoder; + +end architecture rtl; + diff --git a/FPGA_by_Fredi/DSP/src/exec_stage_alu.vhd b/FPGA_by_Fredi/DSP/src/exec_stage_alu.vhd new file mode 100644 index 0000000..9f3c3b9 --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/exec_stage_alu.vhd @@ -0,0 +1,603 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; +library work; +use work.parameter_pkg.all; +use work.types_pkg.all; +use work.constants_pkg.all; + +entity exec_stage_alu is port( + alu_activate : in std_logic; + instr_word : in std_logic_vector(23 downto 0); + alu_ctrl : in alu_ctrl_type; + register_file : in register_file_type; + addr_r_in : in unsigned(BW_ADDRESS-1 downto 0); + addr_r_out : out unsigned(BW_ADDRESS-1 downto 0); + modify_accu : out std_logic; + dst_accu : out std_logic; + modified_accu : out signed(55 downto 0); + modify_sr : out std_logic; + modified_sr : out std_logic_vector(15 downto 0) +); +end entity; + +architecture rtl of exec_stage_alu is + + signal alu_shifter_out : signed(55 downto 0); + signal alu_shifter_carry_out : std_logic; + signal alu_shifter_overflow_out : std_logic; + + signal alu_logic_conj : signed(55 downto 0); + signal alu_multiplier_out : signed(55 downto 0); + signal alu_src_op : signed(55 downto 0); + signal alu_add_result : signed(56 downto 0); + signal alu_add_carry_out : std_logic; + signal alu_post_adder_result : signed(56 downto 0); + + signal scaling_mode : std_logic_vector(1 downto 0); + + signal modified_accu_int : signed(55 downto 0); + + signal norm_instr_asl : std_logic; + signal norm_instr_asr : std_logic; + signal norm_instr_nop : std_logic; + signal norm_update_ccr : std_logic; + +begin + + + -- store calculated value? + modify_accu <= alu_ctrl.store_result; + modified_accu <= modified_accu_int; + -- for the norm instruction we first need to determine whether we have to + -- update the CCR register or not + modify_sr <= alu_activate when alu_ctrl.norm_instr = '0' else + norm_update_ccr; + dst_accu <= alu_ctrl.dst_accu; + + scaling_mode <= register_file.sr(11 downto 10); + + + calcule_ccr_flags: process(register_file, alu_ctrl, alu_shifter_carry_out, + alu_post_adder_result, modified_accu_int, alu_add_carry_out) is + begin + -- by default do not modify the flags in the status register + modified_sr <= register_file.sr; + + -- Carry flag generation + ------------------------- + case alu_ctrl.ccr_flags_ctrl(C_FLAG) is + when CLEAR => modified_sr(C_FLAG) <= '0'; + when SET => modified_sr(C_FLAG) <= '1'; + when MODIFY => + -- the carry flag can stem from the shifter or from the post adder + -- in case we shift and add only a zero to the shift result (ASL, ASR, LSL, LSR, ROL, ROR) + -- take the carry flag from the shifter, else from the post adder + if (alu_ctrl.shift_mode = SHIFT_LEFT or alu_ctrl.shift_mode = SHIFT_RIGHT) and + alu_ctrl.add_src_stage_2 = "00" then -- add zero after shifting? + modified_sr(C_FLAG) <= alu_shifter_carry_out; + elsif alu_ctrl.div_instr = '1' then + modified_sr(C_FLAG) <= not std_logic(alu_post_adder_result(55)); + else +-- modified_sr(C_FLAG) <= std_logic(alu_post_adder_result(57)); + modified_sr(C_FLAG) <= alu_add_carry_out; + end if; + when others => -- Don't touch + end case; + + -- Overflow flag generation + ---------------------------- + case alu_ctrl.ccr_flags_ctrl(V_FLAG) is + when CLEAR => modified_sr(V_FLAG) <= '0'; + when SET => modified_sr(V_FLAG) <= '1'; + when MODIFY => + -- There are two sources for the overflow flag: + -- 1) + -- in case the result cannot be represented using 56 bits set + -- the overflow flag. this is the case when the two MSBs of + -- the 57 bit result are different + -- 2) + -- The shifter circuit performs a 56 bit left shift. In case the + -- two MSBs of the operand are different set the overflow flag as well + if (alu_ctrl.div_instr = '0' and alu_post_adder_result(56) /= alu_post_adder_result(55)) or + (alu_ctrl.shift_mode = SHIFT_LEFT and alu_ctrl.word_24_update = '0' and + alu_shifter_overflow_out = '1' ) then + modified_sr(V_FLAG) <= '1'; + else + modified_sr(V_FLAG) <= '0'; + end if; + when others => -- Don't touch + end case; + + -- Zero flag generation + ---------------------------- + case alu_ctrl.ccr_flags_ctrl(Z_FLAG) is + when CLEAR => modified_sr(Z_FLAG) <= '0'; + when SET => modified_sr(Z_FLAG) <= '1'; + when MODIFY => + -- in case the result is zero set this flag + -- distinguish between 24 bit and 56 bit ALU operations + -- 24 bit instructions are LSL, LSR, ROR, ROL, OR, EOR, NOT, AND + if (alu_ctrl.word_24_update = '1' and modified_accu_int(47 downto 24) = 0) or + (alu_ctrl.word_24_update = '0' and modified_accu_int(55 downto 0) = 0) then + modified_sr(Z_FLAG) <= '1'; + else + modified_sr(Z_FLAG) <= '0'; + end if; + when others => -- Don't touch + end case; + + -- Negative flag generation + ---------------------------- + case alu_ctrl.ccr_flags_ctrl(N_FLAG) is + when CLEAR => modified_sr(N_FLAG) <= '0'; + when SET => modified_sr(N_FLAG) <= '1'; + when MODIFY => + -- in case the result is negative set this flag + -- distinguish between 24 bit and 56 bit ALU operations + -- 24 bit instructions are LSL, LSR, ROR, ROL, OR, EOR, NOT, AND + if alu_ctrl.word_24_update = '1' then + modified_sr(N_FLAG) <= std_logic(modified_accu_int(47)); + else + modified_sr(N_FLAG) <= std_logic(modified_accu_int(55)); + end if; + when others => -- Don't touch + end case; + + -- Unnormalized flag generation + ---------------------------- + case alu_ctrl.ccr_flags_ctrl(U_FLAG) is + when CLEAR => modified_sr(U_FLAG) <= '0'; + when SET => modified_sr(U_FLAG) <= '1'; + when MODIFY => + -- Set unnormalized bit according to the scaling mode + if (scaling_mode = "00" and alu_post_adder_result(47) = alu_post_adder_result(46)) or + (scaling_mode = "01" and alu_post_adder_result(48) = alu_post_adder_result(47)) or + (scaling_mode = "10" and alu_post_adder_result(46) = alu_post_adder_result(45)) then + modified_sr(U_FLAG) <= '1'; + else + modified_sr(U_FLAG) <= '0'; + end if; + when others => -- Don't touch + end case; + + -- Extension flag generation + ---------------------------- + case alu_ctrl.ccr_flags_ctrl(E_FLAG) is + when CLEAR => modified_sr(E_FLAG) <= '0'; + when SET => modified_sr(E_FLAG) <= '1'; + when MODIFY => + -- Set extension flag by default + modified_sr(E_FLAG) <= '1'; + -- Clear extension flag according to the scaling mode + case scaling_mode is + when "00" => + if alu_post_adder_result(55 downto 47) = "111111111" or alu_post_adder_result(55 downto 47) = "000000000" then + modified_sr(E_FLAG) <= '0'; + end if; + when "01" => + if alu_post_adder_result(55 downto 48) = "11111111" or alu_post_adder_result(55 downto 48) = "00000000" then + modified_sr(E_FLAG) <= '0'; + end if; + when "10" => + if alu_post_adder_result(55 downto 46) = "1111111111" or alu_post_adder_result(55 downto 46) = "0000000000" then + modified_sr(E_FLAG) <= '0'; + end if; + when others => + modified_sr(E_FLAG) <= '0'; + end case; + when others => -- Don't touch + end case; + + -- Limit flag generation (equals overflow flag generaton!) + -- Clearing of the Limit flag has to be done by the user! + ----------------------------------------------------------- + case alu_ctrl.ccr_flags_ctrl(L_FLAG) is + when CLEAR => modified_sr(L_FLAG) <= '0'; + when SET => modified_sr(L_FLAG) <= '1'; + when MODIFY => + -- There are two sources for the overflow flag: + -- 1) + -- in case the result cannot be represented using 56 bits set + -- the overflow flag. this is the case when the two MSBs of + -- the 57 bit result are different + -- 2) + -- The shifter circuit performs a 56 bit left shift. In case the + -- two MSBs of the operand are different set the overflow flag as well + if (alu_ctrl.div_instr = '0' and alu_post_adder_result(56) /= alu_post_adder_result(55)) or + (alu_ctrl.shift_mode = SHIFT_LEFT and alu_ctrl.word_24_update = '0' and + alu_shifter_overflow_out = '1' ) then + modified_sr(L_FLAG) <= '1'; + end if; + when others => -- Don't touch + end case; + + -- Scaling flag generation (DSP56002 and up) + -------------------------------------------- + -- Scaling flag is not generated in the ALU, but when A or B are read to the XDB or YDB + + end process; + + + src_operand_select: process(register_file, alu_ctrl) is + begin + -- decoding according similar to JJJ representation + case alu_ctrl.add_src_stage_1 is + when "000" => + -- select depending on destination accu + if alu_ctrl.dst_accu = '0' then + alu_src_op <= register_file.a; + else + alu_src_op <= register_file.b; + end if; + when "001" => -- A,B or B,A + -- select depending on destination accu + if alu_ctrl.dst_accu = '0' then + alu_src_op <= register_file.b; + else + alu_src_op <= register_file.a; + end if; + when "010" => -- X + alu_src_op(55 downto 48) <= (others => register_file.x1(23)); + alu_src_op(47 downto 0) <= register_file.x1 & register_file.x0; + when "011" => -- Y + alu_src_op(55 downto 48) <= (others => register_file.y1(23)); + alu_src_op(47 downto 0) <= register_file.y1 & register_file.y0; + when "100" => -- x0 + alu_src_op(55 downto 48) <= (others => register_file.x0(23)); + alu_src_op(47 downto 24) <= register_file.x0; + alu_src_op(23 downto 0) <= (others => '0'); + when "101" => -- y0 + alu_src_op(55 downto 48) <= (others => register_file.y0(23)); + alu_src_op(47 downto 24) <= register_file.y0; + alu_src_op(23 downto 0) <= (others => '0'); + when "110" => -- x1 + alu_src_op(55 downto 48) <= (others => register_file.x1(23)); + alu_src_op(47 downto 24) <= register_file.x1; + alu_src_op(23 downto 0) <= (others => '0'); + when "111" => -- y1 + alu_src_op(55 downto 48) <= (others => register_file.y1(23)); + alu_src_op(47 downto 24) <= register_file.y1; + alu_src_op(23 downto 0) <= (others => '0'); + when others => + end case; + end process; + + alu_logical_functions: process(alu_ctrl, alu_src_op, alu_shifter_out) is + begin + alu_logic_conj <= alu_shifter_out; + case alu_ctrl.logic_function is + when "110" => + alu_logic_conj(47 downto 24) <= alu_shifter_out(47 downto 24) and alu_src_op(47 downto 24); + when "010" => + alu_logic_conj(47 downto 24) <= alu_shifter_out(47 downto 24) or alu_src_op(47 downto 24); + when "011" => + alu_logic_conj(47 downto 24) <= alu_shifter_out(47 downto 24) xor alu_src_op(47 downto 24); + when "111" => + alu_logic_conj(47 downto 24) <= not alu_shifter_out(47 downto 24); + when others => + end case; + end process; + + alu_adder : process(alu_ctrl, alu_src_op, alu_multiplier_out, alu_shifter_out) is + variable add_src_op_1 : signed(56 downto 0); + variable add_src_op_2 : signed(56 downto 0); + variable carry_const : signed(56 downto 0); + variable alu_shifter_out_57 : signed(56 downto 0); + variable alu_add_result_58 : signed(57 downto 0); + variable alu_add_result_interm : signed(56 downto 0); + variable invert_carry_flag : std_logic; + begin + + -- by default do not invert the carry + invert_carry_flag := '0'; + + -- determine whether to use multiplier output, the operand defined above, or zeros! + -- resizing is done here already. Like that we can see whether an overflow + -- occurs due to negating the source operand + case alu_ctrl.add_src_stage_2 is + when "00" => add_src_op_1 := (others => '0'); + when "10" => add_src_op_1 := resize(alu_multiplier_out, 57); + when others => add_src_op_1 := resize(alu_src_op, 57); + end case; + + -- determine the sign for the 1st operand! + case alu_ctrl.add_src_sign is + -- normal operation + when "00" => add_src_op_1 := add_src_op_1; + -- negative sign + when "01" => add_src_op_1 := - add_src_op_1; + invert_carry_flag := not invert_carry_flag; + -- change according to sign + -- performs - | accu | for the CMPM instruction + when "10" => + -- we subtract in any case, so invert the carry! + invert_carry_flag := not invert_carry_flag; + if add_src_op_1(55) = '0' then + add_src_op_1 := - add_src_op_1; + else + add_src_op_1 := add_src_op_1; + end if; + -- div instruction! + -- sign dependant of D[55] XOR S[23], if 1 => positive , if 0 => negative + -- add_src_op_1 holds S[23] (sign extension!) + when others => + if (alu_ctrl.shift_src = '0' and add_src_op_1(55) /= register_file.a(55)) or + (alu_ctrl.shift_src = '1' and add_src_op_1(55) /= register_file.b(55)) then + add_src_op_1 := add_src_op_1; + else + add_src_op_1 := - add_src_op_1; +-- invert_carry_flag := not invert_carry_flag; + end if; + end case; + + alu_shifter_out_57 := resize(alu_shifter_out, 57); + + -- determine the sign for the 2nd operand (coming from the shifter)! + case alu_ctrl.shift_src_sign is + -- negative sign + when "01" => + add_src_op_2 := - alu_shifter_out_57; + -- change according to sign + -- this allows to build the magnitude (ABS, CMPM) + when "10" => + if alu_shifter_out(55) = '1' then + add_src_op_2 := - alu_shifter_out_57; + else + add_src_op_2 := alu_shifter_out_57; + end if; + when others => + add_src_op_2 := alu_shifter_out_57; + end case; + + -- determine whether carry flag has to be added or subtracted + if alu_ctrl.rounding_used = "10" then + -- add carry flag + carry_const(0) := register_file.sr(C_FLAG); + elsif alu_ctrl.rounding_used = "11" then + -- subtract carry flag + carry_const := (others => register_file.sr(0)); -- carry flag + else + carry_const := (others => '0'); + end if; + + -- add the values and calculate the carry bit + alu_add_result_interm := ('0' & add_src_op_1(55 downto 0)) + + ('0' & add_src_op_2(55 downto 0)) + + ('0' & carry_const(55 downto 0)); + + -- here pops the new carry out of the adder + if invert_carry_flag = '0' then + alu_add_carry_out <= alu_add_result_interm(56); + else + alu_add_carry_out <= not alu_add_result_interm(56); + end if; + + -- calculate the last bit (56), in order to test for overflow later on + alu_add_result(55 downto 0) <= alu_add_result_interm(55 downto 0); +-- alu_add_result(56) <= add_src_op_1(56) xor add_src_op_2(56) xor alu_add_result_interm(56); + alu_add_result(56) <= add_src_op_1(56) xor add_src_op_2(56) + xor carry_const(56) xor alu_add_result_interm(56); + + end process alu_adder; + + + -- Adder after the normal arithmetic adder + -- This adder is responsible for +-- -- 1) carry addition +-- -- 2) carry subtration + -- 3) convergent rounding + alu_post_adder: process(alu_add_result, scaling_mode, alu_ctrl) is + variable post_adder_constant : signed(56 downto 0); + variable testing_constant : signed(24 downto 0); + begin + -- by default add nothing + post_adder_constant := (others => '0'); + + case alu_ctrl.rounding_used is + -- rounding dependant on scaling bits + when "01" => + case scaling_mode is + -- no scaling + when "00" => testing_constant := alu_add_result(23 downto 0) & '0'; + -- scale down + when "01" => testing_constant := alu_add_result(24 downto 0); + -- scale up + when "10" => testing_constant := alu_add_result(22 downto 0) & "00"; + when others => + testing_constant := alu_add_result(23 downto 0) & '0'; + end case; + + -- Special case! + if testing_constant(24) = '1' and testing_constant(23 downto 0) = X"000000" then + -- add depending on bit left to the rounding position + case scaling_mode is + -- no scaling + when "00" => post_adder_constant(23) := alu_add_result(24); + -- scale down + when "01" => post_adder_constant(24) := alu_add_result(25); + -- scale up + when "10" => post_adder_constant(22) := alu_add_result(23); + when others => + end case; + else -- testing_constant /= X"1000000" + -- add rounding constant depending on scaling mode + -- results in round up if MSB of testing constant is set, else nothing happens + case scaling_mode is + -- no scaling + when "00" => post_adder_constant(23) := '1'; + -- scale down + when "01" => post_adder_constant(24) := '1'; + -- scale up + when "10" => post_adder_constant(22) := '1'; + when others => + end case; + end if; + -- no rounding + when others => + post_adder_constant := (others => '0'); + + end case; + + -- Add the result of the first adder to the constant (e.g., carry flag) + alu_post_adder_result <= alu_add_result + post_adder_constant; + + -- When rounding is used set 24 LSBs to zero! + if alu_ctrl.rounding_used = "01" then + alu_post_adder_result(23 downto 0) <= (others => '0'); + end if; + end process; + + + + alu_select_new_accu: process(alu_post_adder_result, alu_logic_conj, alu_ctrl) is + begin + if alu_ctrl.logic_function /= "000" then + modified_accu_int <= alu_logic_conj; + else + modified_accu_int <= alu_post_adder_result(55 downto 0); + end if; + end process; + + + -- contains the 24*24 bit fractional multiplier + alu_multiplier : process(register_file, alu_ctrl) is + variable src_op1: signed(23 downto 0); + variable src_op2: signed(23 downto 0); + variable mul_result_interm : signed(47 downto 0); + begin + -- select source operands for multiplication + case alu_ctrl.mul_op1 is + when "00" => src_op1 := register_file.x0; + when "01" => src_op1 := register_file.x1; + when "10" => src_op1 := register_file.y0; + when others => src_op1 := register_file.y1; + end case; + case alu_ctrl.mul_op2 is + when "00" => src_op2 := register_file.x0; + when "01" => src_op2 := register_file.x1; + when "10" => src_op2 := register_file.y0; + when others => src_op2 := register_file.y1; + end case; + + -- perform integer multiplication + mul_result_interm := src_op1 * src_op2; + + -- sign extension of result + alu_multiplier_out(55 downto 48) <= (others => mul_result_interm(47)); + -- convert from two's complement representation to fractional format + -- signed integer multiplication delivers twice the sign bit, but only one is needed for the + -- fractional multiplication, so remove one and append a zero to the result + alu_multiplier_out(47 downto 0) <= mul_result_interm(46 downto 0) & '0'; + + end process alu_multiplier; + + + -- contains the data shifter + alu_shifter: process(register_file, alu_ctrl, norm_instr_asl, norm_instr_asr) is + variable src_accu : signed(55 downto 0); + variable shift_to_perform : alu_shift_mode; + begin + -- read source accumulator + if alu_ctrl.shift_src = '0' then + src_accu := register_file.a; + else + src_accu := register_file.b; + end if; + + alu_shifter_carry_out <= '0'; + alu_shifter_overflow_out <= '0'; + + -- NORM instruction determines the shift value just + -- in time, so overwrite the flag from the alu_ctrl + -- for this instruction by the calculated value + if alu_ctrl.norm_instr = '0' then + shift_to_perform := alu_ctrl.shift_mode; + else + if norm_instr_asl = '1' then + shift_to_perform := SHIFT_LEFT; + elsif norm_instr_asr = '1' then + shift_to_perform := SHIFT_RIGHT; + else + shift_to_perform := NO_SHIFT; + end if; + end if; + + case shift_to_perform is + when NO_SHIFT => + alu_shifter_out <= src_accu; + when SHIFT_LEFT => + -- ASL, ADDL, DIV? + if alu_ctrl.word_24_update = '0' then + -- special handling for div instruction required + if alu_ctrl.div_instr = '1' then + alu_shifter_out <= src_accu(54 downto 0) & register_file.sr(C_FLAG); + else + alu_shifter_out <= src_accu(54 downto 0) & '0'; + end if; + alu_shifter_carry_out <= src_accu(55); + -- detect overflow that results from left shifting + -- Needed for ASL, ADDL, DIV instructions + if src_accu(55) /= src_accu(54) then + alu_shifter_overflow_out <= '1'; + end if; + -- LSL/ROL? + elsif alu_ctrl.word_24_update = '1' then + alu_shifter_out(55 downto 48) <= src_accu(55 downto 48); + alu_shifter_out(23 downto 0) <= src_accu(23 downto 0); + alu_shifter_carry_out <= src_accu(47); + if alu_ctrl.rotate = '0' then -- LSL ? + alu_shifter_out(47 downto 24) <= src_accu(46 downto 24) & '0'; + else -- ROL ? + alu_shifter_out(47 downto 24) <= src_accu(46 downto 24) & register_file.sr(C_FLAG); + end if; + end if; + when SHIFT_RIGHT => + -- ASR? + if alu_ctrl.word_24_update = '0' then + alu_shifter_out <= src_accu(55) & src_accu(55 downto 1); + alu_shifter_carry_out <= src_accu(0); + -- LSR/ROR? + elsif alu_ctrl.word_24_update = '1' then + alu_shifter_out(55 downto 48) <= src_accu(55 downto 48); + alu_shifter_out(23 downto 0) <= src_accu(23 downto 0); + alu_shifter_carry_out <= src_accu(24); + if alu_ctrl.rotate = '0' then -- LSR + alu_shifter_out(47 downto 24) <= '0' & src_accu(47 downto 25); + else -- ROR + alu_shifter_out(47 downto 24) <= register_file.sr(C_FLAG) & src_accu(47 downto 25); + end if; + end if; + when ZEROS => + alu_shifter_out <= (others => '0'); + end case; + end process alu_shifter; + + + -- Special handling for NORM instruction + -- Determine which case occurs (see User's Manual for more information) + norm_instr_logic: process(register_file, addr_r_in) is + begin + norm_instr_asl <= '0'; + norm_instr_asr <= '0'; + + -- Either left shift + if register_file.sr(E_FLAG) = '0' and + register_file.sr(U_FLAG) = '1' and + register_file.sr(Z_FLAG) = '0' then + norm_instr_asl <= '1'; + norm_update_ccr <= '1'; + addr_r_out <= addr_r_in - 1; + -- Or right shift + elsif register_file.sr(E_FLAG) = '1' then + norm_instr_asr <= '1'; + norm_update_ccr <= '1'; + addr_r_out <= addr_r_in + 1; + -- Or do nothing! + else + norm_update_ccr <= '0'; + addr_r_out <= addr_r_in; + end if; + end process; + +end architecture; diff --git a/FPGA_by_Fredi/DSP/src/exec_stage_bit_modify.vhd b/FPGA_by_Fredi/DSP/src/exec_stage_bit_modify.vhd new file mode 100644 index 0000000..68fecbb --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/exec_stage_bit_modify.vhd @@ -0,0 +1,79 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; +library work; +use work.parameter_pkg.all; +use work.types_pkg.all; +use work.constants_pkg.all; + +entity exec_stage_bit_modify is port( + instr_word : in std_logic_vector(23 downto 0); + instr_array : in instructions_type; + src_operand : in std_logic_vector(23 downto 0); + register_file : in register_file_type; + dst_operand : out std_logic_vector(23 downto 0); + bit_cond_met : out std_logic; + modify_sr : out std_logic; + modified_sr : out std_logic_vector(15 downto 0) +); +end entity; + + +architecture rtl of exec_stage_bit_modify is + + signal operand_bit : std_logic; + signal src_operand_32 : std_logic_vector(31 downto 0); + +begin + + -- this is just a helper signal to prevent the simulator + -- to stop when accessing a bit > 23. + src_operand_32 <= "00000000" & src_operand; + -- read the bit we want to test (and modify) + operand_bit <= src_operand_32(to_integer(unsigned(instr_word(4 downto 0)))); + + -- modify the Carry flag only for the bit modify instructions! + modify_sr <= '1' when instr_array = INSTR_BCLR or instr_array = INSTR_BSET or instr_array = INSTR_BCHG or instr_array = INSTR_BTST else '0'; + modified_sr <= register_file.sr(15 downto 1) & operand_bit; + + bit_operation: process(instr_word, instr_array, src_operand, operand_bit) is + variable new_bit : std_logic; + begin + -- do nothing by default! + dst_operand <= src_operand; + bit_cond_met <= '0'; + + -- determine which bit to write + if instr_array = INSTR_BCLR then + new_bit := '0'; + elsif instr_array = INSTR_BSET then + new_bit := '1'; + else -- BCHG + new_bit := not operand_bit; + end if; + + if instr_array = INSTR_BCLR or instr_array = INSTR_BSET or instr_array = INSTR_BCHG then + dst_operand(to_integer(unsigned(instr_word(4 downto 0)))) <= new_bit; + end if; + + + -- check for the jump instructions whether condition is met or not! + if instr_array = INSTR_JCLR or instr_array = INSTR_JSCLR then + if operand_bit = '0' then + bit_cond_met <= '1'; + else + bit_cond_met <= '0'; + end if; + end if; + if instr_array = INSTR_JSET or instr_array = INSTR_JSSET then + if operand_bit = '0' then + bit_cond_met <= '0'; + else + bit_cond_met <= '1'; + end if; + end if; + + end process; + + +end architecture; diff --git a/FPGA_by_Fredi/DSP/src/exec_stage_branch.vhd b/FPGA_by_Fredi/DSP/src/exec_stage_branch.vhd new file mode 100644 index 0000000..9b07913 --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/exec_stage_branch.vhd @@ -0,0 +1,117 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; +library work; +use work.parameter_pkg.all; +use work.types_pkg.all; +use work.constants_pkg.all; + +entity exec_stage_branch is port( + activate_exec_bra : in std_logic; + instr_word : in std_logic_vector(23 downto 0); + instr_array : in instructions_type; + register_file : in register_file_type; + jump_address : in unsigned(BW_ADDRESS-1 downto 0); + bit_cond_met : in std_logic; + cc_flag_set : in std_logic; + push_stack : out push_stack_type; + pop_stack : out pop_stack_type; + modify_pc : out std_logic; + modified_pc : out unsigned(BW_ADDRESS-1 downto 0); + modify_sr : out std_logic; + modified_sr : out std_logic_vector(15 downto 0) +); +end entity; + + +architecture rtl of exec_stage_branch is + + signal branch_condition_met : std_logic; + signal modify_pc_int : std_logic; + +begin + + modify_pc_int <= '1' when activate_exec_bra = '1' and branch_condition_met = '1' else '0'; + modify_pc <= modify_pc_int; + + calculate_branch_condition : process(instr_word, instr_array, register_file, bit_cond_met) + begin + branch_condition_met <= '0'; + + -- unconditional jumps + if instr_array = INSTR_JMP or + instr_array = INSTR_JSR or + instr_array = INSTR_RTI or + instr_array = INSTR_RTS then + -- jump always + branch_condition_met <= '1'; + end if; + -- then see whether the branch condition is satisfied + if instr_array = INSTR_JCC or instr_array = INSTR_JSCC then + branch_condition_met <= cc_flag_set; + end if; + -- jmp that is executed according to a certain bit condition + if instr_array = INSTR_JCLR or instr_array = INSTR_JSCLR or + instr_array = INSTR_JSET or instr_array = INSTR_JSSET then + branch_condition_met <= bit_cond_met; + end if; + end process calculate_branch_condition; + + + calculate_branch_target : process(instr_array, instr_word, jump_address) + begin + modified_pc <= jump_address; + + -- address calculation is the same for the following instructions + if instr_array = INSTR_JMP or + instr_array = INSTR_JCC or + instr_array = INSTR_JSCC or + instr_array = INSTR_JSR then + if instr_word(18) = '1' then + -- short jump address included in opcode (bits 11 downto 0) + modified_pc(11 downto 0) <= unsigned(instr_word(11 downto 0)); + elsif instr_word(18) = '0' then + -- effective address defined by opcode and coming from address generator unit + modified_pc <= jump_address; + end if; + end if; + + -- jump address contains the obligatory address of the second + -- instruction word + if instr_array = INSTR_JCLR or + instr_array = INSTR_JSET or + instr_array = INSTR_JSCLR or + instr_array = INSTR_JSSET then + modified_pc <= jump_address; + end if; + + -- target address is stored on the stack + if instr_array = INSTR_RTS or + instr_array = INSTR_RTI then + modified_pc <= unsigned(register_file.current_ssh); + end if; + end process calculate_branch_target; + + -- Subroutine functions need to store PC and SR on the stack + push_stack.valid <= '1' when modify_pc_int = '1' and (instr_array = INSTR_JSCC or instr_array = INSTR_JSR or + instr_array = INSTR_JSCLR or instr_array = INSTR_JSSET) else '0'; + push_stack.content <= PC_AND_SR; + -- pc is set externally! + push_stack.pc <= (others => '0'); + + -- RTI/RTS instructions need to read from the stack + pop_stack.valid <= '1' when modify_pc_int = '1' and (instr_array = INSTR_RTI or instr_array = INSTR_RTS) else '0'; + + -- some instructions require to set the SR + calculate_status_register : process(instr_array) + begin + modify_sr <= '0'; + modified_sr <= (others => '0'); + if instr_array = INSTR_RTI then + modify_sr <= '1'; + modified_sr <= register_file.current_ssl; + end if; + end process calculate_status_register; + + +end architecture rtl; diff --git a/FPGA_by_Fredi/DSP/src/exec_stage_cc_flag_calc.vhd b/FPGA_by_Fredi/DSP/src/exec_stage_cc_flag_calc.vhd new file mode 100644 index 0000000..63a0b2c --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/exec_stage_cc_flag_calc.vhd @@ -0,0 +1,75 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; +library work; +use work.parameter_pkg.all; +use work.types_pkg.all; +use work.constants_pkg.all; + +entity exec_stage_cc_flag_calc is port( + instr_word : in std_logic_vector(23 downto 0); + instr_array : in instructions_type; + register_file : in register_file_type; + cc_flag_set : out std_logic +); +end entity; + + +architecture rtl of exec_stage_cc_flag_calc is + + +begin + + calculate_cc_flag : process(instr_word, instr_array, register_file) + + variable cc_select : std_logic_vector(3 downto 0); + + procedure calculate_cc_flag(cc: std_logic_vector(3 downto 0)) is + variable c_flag : std_logic := register_file.ccr(0); + variable v_flag : std_logic := register_file.ccr(1); + variable z_flag : std_logic := register_file.ccr(2); + variable n_flag : std_logic := register_file.ccr(3); + variable u_flag : std_logic := register_file.ccr(4); + variable e_flag : std_logic := register_file.ccr(5); + variable l_flag : std_logic := register_file.ccr(6); + + begin + if (cc = "0000" and c_flag = '0') or -- CC: carry clear + (cc = "1000" and c_flag = '1') or -- CS: carry set + (cc = "0101" and e_flag = '0') or -- EC: extension clear + (cc = "1010" and z_flag = '1') or -- EQ: equal + (cc = "1101" and e_flag = '1') or -- ES: extension set + (cc = "0001" and (n_flag = v_flag)) or -- GE: greater than or equal + (cc = "0001" and ((n_flag xor v_flag) or z_flag) = '0') or -- GT: greater than + (cc = "0110" and l_flag = '0') or -- LC: limit clear + (cc = "1111" and ((n_flag xor v_flag) or z_flag ) = '1') or -- LE: less or equal + (cc = "1110" and l_flag = '1') or -- LS: limit set + (cc = "1001" and (n_flag /= v_flag)) or -- LT: less than + (cc = "1011" and n_flag = '1') or -- MI: minus + (cc = "0010" and z_flag = '0') or -- NE: not equal + (cc = "1100" and (( not u_flag and not e_flag) or z_flag) = '1') or -- NR: normalized + (cc = "0011" and n_flag = '0') or -- PL: plus + (cc = "0100" and (( not u_flag and not e_flag ) or z_flag) = '0') -- NN: not normalized + then + cc_flag_set <= '1'; + end if; + end procedure; + + begin + + cc_flag_set <= '0'; + + -- Rip the flags we have to test for from the instruction word + if (instr_array = INSTR_JCC and instr_word(18) = '0') or + (instr_array = INSTR_JSCC) then + cc_select := instr_word(3 downto 0); + else + cc_select := instr_word(15 downto 12); + end if; + + calculate_cc_flag(cc_select); + + end process; + + +end architecture; diff --git a/FPGA_by_Fredi/DSP/src/exec_stage_cr_mod.vhd b/FPGA_by_Fredi/DSP/src/exec_stage_cr_mod.vhd new file mode 100644 index 0000000..c236db7 --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/exec_stage_cr_mod.vhd @@ -0,0 +1,72 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; +library work; +use work.parameter_pkg.all; +use work.types_pkg.all; +use work.constants_pkg.all; + +entity exec_stage_cr_mod is port ( + activate_exec_cr_mod : in std_logic; + instr_word : in std_logic_vector(23 downto 0); + instr_array : in instructions_type; + register_file : in register_file_type; + modify_sr : out std_logic; + modified_sr : out std_logic_vector(15 downto 0); + modify_omr : out std_logic; + modified_omr : out std_logic_vector(7 downto 0) +); +end exec_stage_cr_mod; + + +architecture rtl of exec_stage_cr_mod is + +begin + + process(activate_exec_cr_mod, instr_word, instr_array, register_file) is + variable imm8 : std_logic_vector(7 downto 0); + variable op8 : std_logic_vector(7 downto 0); + variable res8 : std_logic_vector(7 downto 0); + begin + modify_sr <= '0'; + modify_omr <= '0'; + modified_sr <= (others => '0'); + modified_omr <= (others => '0'); + + imm8 := instr_word(15 downto 8); + if instr_word(1 downto 0) = "00" then + -- read MR + op8 := register_file.mr; + elsif instr_word(1 downto 0) = "01" then + -- read CCR + op8 := register_file.ccr; + else -- instr_word(1 downto 0) = "10" + -- read OMR + op8 := register_file.omr; + end if; + + if instr_array = INSTR_ANDI then + res8 := imm8 and op8; + else -- instr_array = INSTR_ORI + res8 := imm8 or op8; + end if; + + -- only write the result when activated + if activate_exec_cr_mod = '1' then + if instr_word(1 downto 0) = "00" then + -- update MR + modify_sr <= '1'; + modified_sr <= res8 & register_file.ccr; + elsif instr_word(1 downto 0) = "01" then + -- update CCR + modify_sr <= '1'; + modified_sr <= register_file.mr & res8; + elsif instr_word(1 downto 0) = "10" then + -- update OMR + modify_omr <= '1'; + modified_omr <= res8; + end if; + end if; + end process; + +end architecture; diff --git a/FPGA_by_Fredi/DSP/src/exec_stage_loops.vhd b/FPGA_by_Fredi/DSP/src/exec_stage_loops.vhd new file mode 100644 index 0000000..cc32692 --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/exec_stage_loops.vhd @@ -0,0 +1,200 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; +library work; +use work.parameter_pkg.all; +use work.types_pkg.all; +use work.constants_pkg.all; + +entity exec_stage_loop is port( + clk, rst : in std_logic; + activate_exec_loop : in std_logic; + instr_word : in std_logic_vector(23 downto 0); + instr_array : in instructions_type; + loop_iterations : in unsigned(15 downto 0); + loop_address : in unsigned(BW_ADDRESS-1 downto 0); + loop_start_address: in unsigned(BW_ADDRESS-1 downto 0); + register_file : in register_file_type; + fetch_perform_enddo: in std_logic; + memory_stall : in std_logic; + push_stack : out push_stack_type; + pop_stack : out pop_stack_type; + stall_rep : out std_logic; + stall_do : out std_logic; + decrement_lc : out std_logic; + modify_lc : out std_logic; + modified_lc : out unsigned(15 downto 0); + modify_la : out std_logic; + modified_la : out unsigned(15 downto 0); + modify_pc : out std_logic; + modified_pc : out unsigned(BW_ADDRESS-1 downto 0); + modify_sr : out std_logic; + modified_sr : out std_logic_vector(15 downto 0) +); +end entity; + + +architecture rtl of exec_stage_loop is + + signal rep_loop_polling : std_logic; + signal do_loop_polling : std_logic; + signal enddo_polling : std_logic; + signal lc_temp : unsigned(15 downto 0); + signal rf_lc_eq_1 : std_logic; + signal memory_stall_t : std_logic; + +begin + + modified_pc <= loop_start_address; + + + -- loop counter in register file equal to 1? + rf_lc_eq_1 <= '1' when register_file.lc = 1 else '0'; + + process(activate_exec_loop, instr_array, register_file, fetch_perform_enddo, + rep_loop_polling, loop_iterations, rf_lc_eq_1, loop_start_address) is + begin + stall_rep <= '0'; + stall_do <= '0'; + + modify_la <= '0'; + modify_lc <= '0'; + modify_pc <= '0'; + modify_sr <= '0'; + modified_la <= loop_address; + modified_lc <= loop_iterations; -- default + -- set the loop flag LF (bit 15) of Status register + modified_sr(15) <= '1'; + modified_sr(14 downto 0) <= register_file.sr(14 downto 0); + + push_stack.valid <= '0'; -- push PC and SR on the stack + push_stack.pc <= loop_start_address; + push_stack.content <= LA_AND_LC; + + pop_stack.valid <= '0'; + decrement_lc <= '0'; + ------------------ + -- DO instruction + ------------------ + if activate_exec_loop = '1' and instr_array = INSTR_DO then + -- first instruction of the do loop instruction? + if do_loop_polling = '0' then + stall_do <= '1'; + modify_lc <= '1'; -- store the new loop counter + modify_la <= '1'; -- store the new loop address + push_stack.valid <= '1'; -- push LA and LC on the stack + push_stack.content <= LA_AND_LC; + else -- second clock cycle of the do loop instruction ? + push_stack.valid <= '1'; -- push PC and SR on the stack + push_stack.pc <= loop_start_address; + push_stack.content <= PC_AND_SR; + -- set the PC to the first instruction of the loop + -- the already fetched instruction are flushed from the pipeline + -- this prevents problems, when the loop consists of only one or two instructions + modify_pc <= '1'; + -- set the loop flag + modify_sr <= '1'; + end if; + end if; + ----------------------------------------------- + -- ENDDO instruction / loop end in fetch stage + ----------------------------------------------- + if (activate_exec_loop = '1' and instr_array = INSTR_ENDDO) or fetch_perform_enddo = '1' or enddo_polling = '1' then + pop_stack.valid <= '1'; + if enddo_polling = '0' then + -- only restore the LF from the stack + modified_sr(15) <= register_file.current_ssl(15); + modify_sr <= '1'; + stall_do <= '1'; -- stall one clock cycle + else + -- restore loop counter and loop address in second clock cycle + modified_lc <= unsigned(register_file.current_ssl); + modify_lc <= '1'; + modified_la <= unsigned(register_file.current_ssh); + modify_la <= '1'; + end if; + end if; + ------------------- + -- REP instruction + ------------------- + if activate_exec_loop = '1' and instr_array = INSTR_REP then + -- only do something when there are more than 1 iterations + -- the first execution is already on the way + if loop_iterations /= 1 then + stall_rep <= '1'; -- stall the fetch and decode stages + modify_lc <= '1'; -- store the loop counter + modified_lc <= loop_iterations - 1; + end if; + end if; + + -- keep processing the single instruction + if rep_loop_polling = '1' then + stall_rep <= '1'; + -- if the REP instruction cause a stall do not modify the lc! + if memory_stall_t = '0' then + if rf_lc_eq_1 = '0' then + decrement_lc <= '1'; + -- when the instruction to repeat caused a memory stall + -- do not continue! + else + -- finish the REP instruction by restoring the LC + stall_rep <= '0'; + modify_lc <= '1'; + modified_lc <= lc_temp; + end if; + end if; + end if; + end process; + + + -- process that allows to remember that we are processing a REP/DO instruction + -- even though the REP instruction is not available in the pipeline anymore + -- also store the old loop counter + process(clk) is + begin + if rising_edge(clk) then + if rst = '1' then + rep_loop_polling <= '0'; + do_loop_polling <= '0'; + enddo_polling <= '0'; + lc_temp <= (others => '0'); + memory_stall_t <= '0'; + else + memory_stall_t <= memory_stall; + + if activate_exec_loop = '1' and instr_array = INSTR_REP then + -- only do something when there are more than 1 iterations + -- the first execution is already on the way + if loop_iterations /= 1 then + rep_loop_polling <= '1'; + lc_temp <= register_file.lc; + end if; + end if; + -- test whether the REP instruction has been executed + if rep_loop_polling = '1' and rf_lc_eq_1 = '1' and memory_stall_t = '0' then + rep_loop_polling <= '0'; + end if; + + -- do loop execution takes two clock cycles + -- in the first clock cycle we store loop address and loop counter on the stack + -- in the second clock cycle we store programm counter and status register on the stack + if activate_exec_loop = '1' and instr_array = INSTR_DO then + do_loop_polling <= '1'; + end if; + -- clear the flag immediately again (only two cycles execution time!) + if do_loop_polling = '1' then + do_loop_polling <= '0'; + end if; + + -- ENDDO instructions take two clock cycles as well! + if (activate_exec_loop = '1' and instr_array = INSTR_ENDDO) or fetch_perform_enddo = '1' then + enddo_polling <= '1'; + end if; + if enddo_polling = '1' then + enddo_polling <= '0'; + end if; + end if; + end if; + end process; + +end architecture; diff --git a/FPGA_by_Fredi/DSP/src/fetch_stage.vhd b/FPGA_by_Fredi/DSP/src/fetch_stage.vhd new file mode 100644 index 0000000..6b22f09 --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/fetch_stage.vhd @@ -0,0 +1,60 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; +library work; +use work.parameter_pkg.all; +use work.types_pkg.all; + + +entity fetch_stage is port( + + pc_old : in unsigned(BW_ADDRESS-1 downto 0); + pc_new : out unsigned(BW_ADDRESS-1 downto 0); + modify_pc : in std_logic; + modified_pc : in unsigned(BW_ADDRESS-1 downto 0); + register_file : in register_file_type; + decrement_lc : out std_logic; + perform_enddo : out std_logic + +); +end fetch_stage; + + +architecture rtl of fetch_stage is + + +begin + + pc_calculation: process(pc_old, modify_pc, modified_pc, register_file) is + begin + decrement_lc <= '0'; + perform_enddo <= '0'; + + -- by default increment pc by one + pc_new <= pc_old + 1; + if modify_pc = '1' then + pc_new <= modified_pc; + end if; + -- Loop Flag set? + if register_file.sr(15) = '1' then + if register_file.la = pc_old then + -- Loop not finished? + -- => start from the beginning if necessary + if register_file.lc /= 1 then + -- if the last address was LA and the loop is not finished yet, we have to + -- read now from the beginning of the loop again + pc_new <= unsigned(register_file.current_ssh(BW_ADDRESS-1 downto 0)); + -- decrement loop counter + decrement_lc <= '1'; + else + -- loop done! + -- => tell the loop controller in the exec stage to perform the enddo operation + -- (without flushing of the pipeline!) + perform_enddo <= '1'; + end if; + end if; + end if; + end process pc_calculation; + +end architecture rtl; + diff --git a/FPGA_by_Fredi/DSP/src/mem_control.vhd b/FPGA_by_Fredi/DSP/src/mem_control.vhd new file mode 100644 index 0000000..091fcf0 --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/mem_control.vhd @@ -0,0 +1,1519 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; +library work; +use work.parameter_pkg.all; +use work.types_pkg.all; + +entity mem_control is + generic( + mem_type : memory_type := P_MEM + ); + port( + clk, rst : in std_logic; + rd_addr : in unsigned(BW_ADDRESS-1 downto 0); + rd_en : in std_logic; + data_out : out std_logic_vector(23 downto 0); + data_out_valid : out std_logic; + wr_addr : in unsigned(BW_ADDRESS-1 downto 0); + wr_en : in std_logic; + wr_accomplished : out std_logic; + data_in : in std_logic_vector(23 downto 0) + ); +end entity mem_control; + + +architecture rtl of mem_control is + + signal int_mem_rd_addr : std_logic_vector(7 downto 0); + type int_mem_type is array(0 to 255) of std_logic_vector(23 downto 0); + signal int_mem : int_mem_type; + signal int_pmem : int_mem_type := ( +-- ABS begin +--X"0000B9", +--X"56F400", +--X"200000", +--X"200026", +--X"56F400", +--X"E00000", +--X"200026", +--X"56F400", +--X"000000", +--X"200026", +--X"52F400", +--X"000080", +--X"200026", +-- ABS end + +-- ADC begin +--X"46F400", +--X"000000", +--X"47F400", +--X"000001", +--X"20001B", +--X"51F400", +--X"000001", +--X"0000B9", +--X"0001F9", +--X"200039", +--X"47F400", +--X"800000", +--X"53F400", +--X"000080", +--X"200039", +-- ADC end + +-- ADD begin +--X"46F400", +--X"000000", +--X"47F400", +--X"000001", +--X"20001B", +--X"51F400", +--X"000001", +--X"0000B9", +--X"0001F9", +--X"200038", +--X"47F400", +--X"800000", +--X"53F400", +--X"000080", +--X"200038", +-- ADD end + +-- ADDL begin +--X"56F400", +--X"000055", +--X"20001B", +--X"51F400", +--X"000055", +--X"0000B9", +--X"20001A", +--X"56F400", +--X"0000AA", +--X"20001A", +--X"53F400", +--X"000080", +--X"20001A", +-- ADDL end + +-- ADDR begin +--X"56F400", +--X"000055", +--X"20001B", +--X"51F400", +--X"000055", +--X"0000B9", +--X"20000A", +--X"56F400", +--X"0000AA", +--X"20000A", +--X"53F400", +--X"000080", +--X"20000A", +-- ADDR end + +-- AND begin +--X"46F400", +--X"000FFF", +--X"57F400", +--X"FFFFFF", +--X"0000B9", +--X"20005E", +--X"46F400", +--X"FFF000", +--X"57F400", +--X"FFFFFF", +--X"0000B9", +--X"20005E", +--X"46F400", +--X"000000", +--X"57F400", +--X"FFFFFF", +--X"0000B9", +--X"20005E", +-- AND end + +-- EOR begin +--X"46F400", +--X"000FFF", +--X"57F400", +--X"FF00FF", +--X"0000B9", +--X"20005B", +--X"46F400", +--X"FFFFFF", +--X"57F400", +--X"FFFFFF", +--X"0000B9", +--X"20005B", +-- EOR end + +-- OR begin +--X"46F400", +--X"000FFF", +--X"57F400", +--X"FF00FF", +--X"0000B9", +--X"20005A", +--X"46F400", +--X"000000", +--X"57F400", +--X"000000", +--X"0000B9", +--X"20005A", +-- OR end + +-- NOT begin +--X"46F400", +--X"000FFF", +--X"57F400", +--X"7F00FF", +--X"0000B9", +--X"20001F", +--X"46F400", +--X"000000", +--X"57F400", +--X"FFFFFF", +--X"0000B9", +--X"20001F", +-- NOT end + +-- ASL begin +--X"20001B", +--X"51F400", +--X"0000A5", +--X"55F400", +--X"0000A5", +--X"53F400", +--X"0000A5", +--X"0000B9", +--X"20003A", +-- ASL end + +-- ASR begin +--X"20001B", +--X"51F400", +--X"0000A5", +--X"55F400", +--X"0000A5", +--X"53F400", +--X"0000A5", +--X"0000B9", +--X"20002A", +-- ASR end + +-- CLR begin +--X"0000B9", +--X"56F400", +--X"200000", +--X"200013", +--X"56F400", +--X"E00000", +--X"0000B9", +--X"0001F9", +--X"200013", +-- CLR end + +-- CMP begin +--X"2F2000", +--X"262400", +--X"0000B9", +--X"20005D", +--X"2F2000", +--X"262000", +--X"0000B9", +--X"20005D", +--X"2F2400", +--X"262000", +--X"0000B9", +--X"20005D", +--X"57F400", +--X"800AAA", +--X"262000", +--X"0000B9", +--X"20005D", +--X"46F400", +--X"800AAA", +--X"2F2000", +--X"0000B9", +--X"20005D", +-- CMP end + +-- CMPM begin +--X"2F2000", +--X"262400", +--X"0000B9", +--X"20005F", +--X"2F2000", +--X"262000", +--X"0000B9", +--X"20005F", +--X"2F2400", +--X"262000", +--X"0000B9", +--X"20005F", +--X"57F400", +--X"800AAA", +--X"262000", +--X"0000B9", +--X"20005F", +--X"46F400", +--X"800AAA", +--X"2F2000", +--X"0000B9", +--X"20005F", +-- CMPM end + +-- DIV begin +--X"00FEB9", +--X"44F400", +--X"600000", +--X"56F400", +--X"200000", +--X"0618A0", +--X"018040", +--X"210E00", +-- DIV end + +-- LSL begin +--X"0000B9", +--X"56F400", +--X"200000", +--X"56F400", +--X"AAAAAA", +--X"50F400", +--X"BCDEFA", +--X"0618A0", +--X"200033", +-- LSL end + +-- LSR begin +--X"0000B9", +--X"56F400", +--X"200000", +--X"56F400", +--X"AAAAAA", +--X"50F400", +--X"BCDEFA", +--X"0618A0", +--X"200023", +-- LSR end + +-- MPY begin +--X"0000B9", +--X"44F400", +--X"200000", +--X"46F400", +--X"400000", +--X"2000D0", +--X"44F400", +--X"E00000", +--X"46F400", +--X"B9999A", +--X"2000D0", +--X"44F400", +--X"E66666", +--X"46F400", +--X"466666", +--X"2000D0", +--X"44F400", +--X"E66666", +--X"46F400", +--X"466666", +--X"2000D4", +-- MPY end + +-- MAC begin +--X"0000B9", +--X"200013", +--X"2A8000", +--X"44F400", +--X"200000", +--X"46F400", +--X"400000", +--X"2000D6", +--X"44F400", +--X"E00000", +--X"46F400", +--X"B9999A", +--X"2000D2", +--X"44F400", +--X"E66666", +--X"46F400", +--X"466666", +--X"2000D2", +--X"44F400", +--X"E66666", +--X"46F400", +--X"466666", +--X"2000D6", +-- MAC end + +-- MACR begin +--X"0000B9", +--X"200013", +--X"2E1000", +--X"44F400", +--X"123456", +--X"46F400", +--X"123456", +--X"2000D3", +--X"56F400", +--X"100001", +--X"44F400", +--X"123456", +--X"46F400", +--X"123456", +--X"2000D3", +--X"2E1000", +--X"50F400", +--X"800000", +--X"44F400", +--X"123456", +--X"46F400", +--X"123456", +--X"2000D3", +-- MACR end + +-- MPYR begin +--X"0000B9", +--X"46F400", +--X"654321", +--X"200095", +-- MPYR end + +-- NEG begin +--X"0000B9", +--X"56F400", +--X"654321", +--X"200036", +--X"200013", +--X"52F400", +--X"000080", +--X"200036", +--X"56F400", +--X"800000", +--X"200036", +-- NEG end + +-- NORM begin +X"200013", +X"2C0100", +X"200003", +X"062FA0", +X"01DB15", +X"200013", +X"2EFF00", +X"2A8400", +X"200003", +X"062FA0", +X"01D915", +X"200013", +X"062FA0", +X"01DA15", +-- NORM end + +-- RND begin +--X"0000B9", +--X"54F400", +--X"123456", +--X"50F400", +--X"789ABC", +--X"200011", +--X"54F400", +--X"123456", +--X"50F400", +--X"800000", +--X"200011", +--X"54F400", +--X"123455", +--X"50F400", +--X"800000", +--X"200011", +-- RND end + +-- ROR begin +--X"0000B9", +--X"56F400", +--X"AAAAAA", +--X"50F400", +--X"BCDEFA", +--X"0618A0", +--X"200027", +-- ROR end + +-- ROL begin +--X"0000B9", +--X"56F400", +--X"AAAAAA", +--X"50F400", +--X"BCDEFA", +--X"0618A0", +--X"200037", +-- ROL end + + +-- SUB begin +--X"46F400", +--X"000000", +--X"47F400", +--X"000001", +--X"20001B", +--X"51F400", +--X"000001", +--X"0000B9", +--X"0001F9", +--X"20003C", +--X"47F400", +--X"800000", +--X"53F400", +--X"000080", +--X"20003C", +--X"20001B", +--X"53F400", +--X"000080", +--X"47F400", +--X"000001", +--X"20007C", +-- SUB end + +-- SUBL begin +--X"50F400", +--X"000000", +--X"54F400", +--X"000001", +--X"20001B", +--X"51F400", +--X"000001", +--X"0000B9", +--X"0001F9", +--X"20001E", +--X"54F400", +--X"800000", +--X"53F400", +--X"000080", +--X"20001E", +--X"20001B", +--X"53F400", +--X"000080", +--X"54F400", +--X"000001", +--X"20001E", +-- SUBL end + +-- SUBR begin +--X"50F400", +--X"000000", +--X"54F400", +--X"000001", +--X"20001B", +--X"51F400", +--X"000001", +--X"0000B9", +--X"0001F9", +--X"20000E", +--X"54F400", +--X"800000", +--X"53F400", +--X"000080", +--X"20000E", +--X"20001B", +--X"53F400", +--X"000080", +--X"54F400", +--X"000001", +--X"20000E", +-- SUBR end + +-- SBC begin +--X"46F400", +--X"000000", +--X"47F400", +--X"000001", +--X"20001B", +--X"51F400", +--X"000001", +--X"0000B9", +--X"0001F9", +--X"20003D", +--X"47F400", +--X"800000", +--X"53F400", +--X"000080", +--X"20003D", +--X"20001B", +--X"53F400", +--X"000080", +--X"47F400", +--X"000001", +--X"20003D", +-- SBC end + +-- TCC begin +--X"311400", +--X"44F400", +--X"ABCDEF", +--X"57F400", +--X"123456", +--X"0000B9", +--X"038143", +--X"03014A", +--X"0004F9", +--X"03A143", +--X"03214A", +-- TCC end + +-- TFR begin +--X"56F400", +--X"ABCDEF", +--X"57F400", +--X"123456", +--X"21EE09", +--X"44F400", +--X"555555", +--X"47F400", +--X"AAAAAA", +--X"21C441", +--X"21E679", +-- TFR end + +-- TST begin +--X"20001B", +--X"20000B", +--X"0000B9", +--X"0001F9", +--X"53F400", +--X"000080", +--X"20000B", +--X"53F400", +--X"00007F", +--X"20000B", +-- TST end + + +--X"2AFF00", +--X"54F400", +--X"FFFFFF", +--X"50F400", +--X"FFFFF2", +--X"200026", +--X"000000", +--X"000000", +--X"000000", +--X"000000", +--X"000000", +--X"000000", +--X"000000", +--X"000000", +--X"000000", +--X"000000", +X"000000", +X"000000", +X"000000", +X"000000", +X"000000", +X"000000", +X"000000", +X"000000", +X"000000", +--X"44F400", +--X"100010", +--X"45F400", +--X"100011", +--X"0B5880", +--X"000017", +--X"46F400", +--X"100026", +--X"47F400", +--X"100027", +--X"425800", +--X"435800", +--X"420A00", +--X"431F00", +--X"437000", +--X"0000A0", +--X"427000", +--X"00004F", +-- X"42F800", +-- X"43F800", +-- X"428A00", +-- X"439F00", +-- "001100000100100000000000", -- 0 move #72,r0 +-- "001110000000100000000000", -- 1 move #8,n0 +-- "000001010000000010100000", -- 2 move #0,m0 +-- "000001010001000010100001", -- 3 move #16,m1 +-- "000001101110000100100000", -- 4 rep m1 +-- "010001001100100000000000", -- 5 move x:(r0)+n0,x0 +-- "000000000000000000000000", -- 6 +-- "000000000000000000000000", -- 7 +-- "000000000000000000000000", -- 8 +-- "000000000000000000000000", -- 9 +-- "000000000000000000000000", -- 10 +-- "000000000000000000000000", -- 11 +-- "000000000000000000000000", -- 12 +-- "000000000000000000000000", -- 13 +-- "000000000000000000000000", -- 14 +-- "000000000000000000000000", -- 15 +-- "000000000000000000000000", -- 16 +-- "000000000000000000000000", -- 17 +-- "000000000000000000000000", -- 18 +-- "000000000000000000000000", -- 19 +-- "000010101101101010000000", -- 20 -- JMP (r2)+ +-- "000000000000000000000000", -- 20 +-- "000000000000000000000000", -- 21 +-- "000000000000000000000000", -- 22 + "000000000000000000000000", -- 23 + "000000000000000000000000", -- 24 + "000000000000000000000000", -- 25 + "000000000000000000000000", -- 26 + "000000000000000000000000", -- 27 + "000000000000000000000000", -- 28 + "000000000000000000000000", -- 29 + "000000000000000000000000", -- 30 + "000000000000000000000000", -- 31 +-- "000000000000000000000000", -- 32 +-- "000011010000000000000000", -- 32 -- JSR #0 + "000010111111000010000000", -- 32 -- JSR absolute + "000000000000000001000000", -- 33 -- #64 + "000000000000000000000000", -- 34 + "000000000000000000000000", -- 35 + "000000000000000000000000", -- 36 + "000000000000000000000000", -- 37 + "000000000000000000000000", -- 38 + "000000000000000000000000", -- 39 + "000000000000000000000000", -- 40 + "000000000000000000000000", -- 41 + "000000000000000000000000", -- 42 + "000000000000000000000000", -- 43 + "000000000000000000000000", -- 44 + "000000000000000000000000", -- 45 + "000000000000000000000000", -- 46 + "000000000000000000000000", -- 47 + "000000000000000000000000", -- 48 + "000000000000000000000000", -- 49 + "000000000000000000000000", -- 50 + "000000000000000000000000", -- 51 + "000000000000000000000000", -- 52 + "000000000000000000000000", -- 53 + "000000000000000000000000", -- 54 + "000000000000000000000000", -- 55 + "000000000000000000000000", -- 56 + "000000000000000000000000", -- 57 + "000000000000000000000000", -- 58 + "000000000000000000000000", -- 59 + "000000000000000000000000", -- 60 + "000000000000000000000000", -- 61 + "000000000000000000000000", -- 62 + "000000000000000000000000", -- 63 + "000000000000000000000000", -- 64 + "000000000000000000000000", -- 65 + "000000000000000000000000", -- 66 + "000000000000000000000000", -- 67 + "000000000000000000000000", -- 68 + "000000000000000000000000", -- 69 + "000000000000000000000100", -- 70 -- RTI + "000000000000000000000000", -- 71 + "000000000000000000000000", -- 72 + "000000000000000000000000", -- 73 + "000000000000000000000000", -- 74 + "000000000000000000000000", -- 75 + "000000000000000000000000", -- 76 + "000000000000000000000000", -- 77 + "000000000000000000000000", -- 78 + "000000000000000000000000", -- 79 + "000000000000000000000000", -- 80 + "000000000000000000000000", -- 81 + "000000000000000000000000", -- 82 + "000000000000000000000000", -- 83 + "000000000000000000000000", -- 84 + "000000000000000000000000", -- 85 + "000000000000000000000000", -- 86 + "000000000000000000000000", -- 87 + "000000000000000000000000", -- 88 + "000000000000000000000000", -- 89 + "000000000000000000000000", -- 90 + "000000000000000000000000", -- 91 + "000000000000000000000000", -- 92 + "000000000000000000000000", -- 93 + "000000000000000000000000", -- 94 + "000000000000000000000000", -- 95 + "000000000000000000000000", -- 96 + "000000000000000000000000", -- 97 + "000000000000000000000000", -- 98 + "000000000000000000000000", -- 99 + "000000000000000000000000", -- 100 + "000000000000000000000000", -- 101 + "000000000000000000000000", -- 102 + "000000000000000000000000", -- 103 + "000000000000000000000000", -- 104 + "000000000000000000000000", -- 105 + "000000000000000000000000", -- 106 + "000000000000000000000000", -- 107 + "000000000000000000000000", -- 108 + "000000000000000000000000", -- 109 + "000000000000000000000000", -- 110 + "000000000000000000000000", -- 111 + "000000000000000000000000", -- 112 + "000000000000000000000000", -- 113 + "000000000000000000000000", -- 114 + "000000000000000000000000", -- 115 + "000000000000000000000000", -- 116 + "000000000000000000000000", -- 117 + "000000000000000000000000", -- 118 + "000000000000000000000000", -- 119 + "000000000000000000000000", -- 120 + "000000000000000000000000", -- 121 + "000000000000000000000000", -- 122 + "000000000000000000000000", -- 123 + "000000000000000000000000", -- 124 + "000000000000000000000000", -- 125 + "000000000000000000000000", -- 126 + "000000000000000000000000", -- 127 + "000000000000000000000000", -- 128 + "000000000000000000000000", -- 129 + "000000000000000000000000", -- 130 + "000000000000000000000000", -- 131 + "000000000000000000000000", -- 132 + "000000000000000000000000", -- 133 + "000000000000000000000000", -- 134 + "000000000000000000000000", -- 135 + "000000000000000000000000", -- 136 + "000000000000000000000000", -- 137 + "000000000000000000000000", -- 138 + "000000000000000000000000", -- 139 + "000000000000000000000000", -- 140 + "000000000000000000000000", -- 141 + "000000000000000000000000", -- 142 + "000000000000000000000000", -- 143 + "000000000000000000000000", -- 144 + "000000000000000000000000", -- 145 + "000000000000000000000000", -- 146 + "000000000000000000000000", -- 147 + "000000000000000000000000", -- 148 + "000000000000000000000000", -- 149 + "000000000000000000000000", -- 150 + "000000000000000000000000", -- 151 + "000000000000000000000000", -- 152 + "000000000000000000000000", -- 153 + "000000000000000000000000", -- 154 + "000000000000000000000000", -- 155 + "000000000000000000000000", -- 156 + "000000000000000000000000", -- 157 + "000000000000000000000000", -- 158 + "000000000000000000000000", -- 159 + "000000000000000000000000", -- 160 + "000000000000000000000000", -- 161 + "000000000000000000000000", -- 162 + "000000000000000000000000", -- 163 + "000000000000000000000000", -- 164 + "000000000000000000000000", -- 165 + "000000000000000000000000", -- 166 + "000000000000000000000000", -- 167 + "000000000000000000000000", -- 168 + "000000000000000000000000", -- 169 + "000000000000000000000000", -- 170 + "000000000000000000000000", -- 171 + "000000000000000000000000", -- 172 + "000000000000000000000000", -- 173 + "000000000000000000000000", -- 174 + "000000000000000000000000", -- 175 + "000000000000000000000000", -- 176 + "000000000000000000000000", -- 177 + "000000000000000000000000", -- 178 + "000000000000000000000000", -- 179 + "000000000000000000000000", -- 180 + "000000000000000000000000", -- 181 + "000000000000000000000000", -- 182 + "000000000000000000000000", -- 183 + "000000000000000000000000", -- 184 + "000000000000000000000000", -- 185 + "000000000000000000000000", -- 186 + "000000000000000000000000", -- 187 + "000000000000000000000000", -- 188 + "000000000000000000000000", -- 189 + "000000000000000000000000", -- 190 + "000000000000000000000000", -- 191 + "000000000000000000000000", -- 192 + "000000000000000000000000", -- 193 + "000000000000000000000000", -- 194 + "000000000000000000000000", -- 195 + "000000000000000000000000", -- 196 + "000000000000000000000000", -- 197 + "000000000000000000000000", -- 198 + "000000000000000000000000", -- 199 + "000000000000000000000000", -- 200 + "000000000000000000000000", -- 201 + "000000000000000000000000", -- 202 + "000000000000000000000000", -- 203 + "000000000000000000000000", -- 204 + "000000000000000000000000", -- 205 + "000000000000000000000000", -- 206 + "000000000000000000000000", -- 207 + "000000000000000000000000", -- 208 + "000000000000000000000000", -- 209 + "000000000000000000000000", -- 210 + "000000000000000000000000", -- 211 + "000000000000000000000000", -- 212 + "000000000000000000000000", -- 213 + "000000000000000000000000", -- 214 + "000000000000000000000000", -- 215 + "000000000000000000000000", -- 216 + "000000000000000000000000", -- 217 + "000000000000000000000000", -- 218 + "000000000000000000000000", -- 219 + "000000000000000000000000", -- 220 + "000000000000000000000000", -- 221 + "000000000000000000000000", -- 222 + "000000000000000000000000", -- 223 + "000000000000000000000000", -- 224 + "000000000000000000000000", -- 225 + "000000000000000000000000", -- 226 + "000000000000000000000000", -- 227 + "000000000000000000000000", -- 228 + "000000000000000000000000", -- 229 + "000000000000000000000000", -- 230 + "000000000000000000000000", -- 231 + "000000000000000000000000", -- 232 + "000000000000000000000000", -- 233 + "000000000000000000000000", -- 234 + "000000000000000000000000", -- 235 + "000000000000000000000000", -- 236 + "000000000000000000000000", -- 237 + "000000000000000000000000", -- 238 + "000000000000000000000000", -- 239 + "000000000000000000000000", -- 240 + "000000000000000000000000", -- 241 + "000000000000000000000000", -- 242 + "000000000000000000000000", -- 243 + "000000000000000000000000", -- 244 + "000000000000000000000000", -- 245 + "000000000000000000000000", -- 246 + "000000000000000000000000", -- 247 + "000000000000000000000000", -- 248 + "000000000000000000000000", -- 249 + "000000000000000000000000", -- 250 + "000000000000000000000000", -- 251 + "000000000000000000000000", -- 252 + "000000000000000000000000", -- 253 + "000000000000000000000000", -- 254 + "000000000000000000000000"); -- 255 + signal int_xmem : int_mem_type := ( +-- when "11------10000000" => instr_array(JMP_INSTR) <= '1'; +-- "000000000000111011111001", -- 0 -- ORI #$0E, CCR + "000000000000000000001100", -- 0 -- REP + "000000000000000000000101", -- 1 -- ORI #$0E, MR + "000000000000111011111010", -- 2 -- ORI #$0E, OMR + "000000000000100010111010", -- 3 -- ANDI #$08, OMR +-- "000010101111000010000000", -- 1 -- JMP absolute +-- "000000000000000000011111", -- 2 -- #31 +-- "000011000000000000010000", -- 3 -- JMP #16 + "000000000000000000000000", -- 4 + "000000000000000000000000", -- 5 + "000000000000000000000000", -- 6 + "000000000000000000000000", -- 7 + "000000000000000000000000", -- 8 + "000000000000000000000000", -- 9 + "000000000000000000000000", -- 10 + "000000000000000000000000", -- 11 + "000000000000000000000000", -- 12 + "000000000000000000000000", -- 13 + "000000000000000000000000", -- 14 + "000000000000000000000000", -- 15 + "000000000000000000000000", -- 16 +-- "000000000000000000000000", -- 17 + "000010101101010110100000", -- 17 -- JCC (r5)- + "000000000000000000000000", -- 18 + "000000000000000000000000", -- 19 + "000010101101101010000000", -- 20 -- JMP (r2)+ + "000000000000000000000000", -- 21 + "000000000000000000000000", -- 22 + "000000000000000000000000", -- 23 + "000000000000000000000000", -- 24 + "000000000000000000000000", -- 25 + "000000000000000000000000", -- 26 + "000000000000000000000000", -- 27 + "000000000000000000000000", -- 28 + "000000000000000000000000", -- 29 + "000000000000000000000000", -- 30 + "000000000000000000000000", -- 31 +-- "000000000000000000000000", -- 32 +-- "000011010000000000000000", -- 32 -- JSR #0 + "000010111111000010000000", -- 32 -- JSR absolute + "000000000000000001000000", -- 33 -- #64 + "000000000000000000000000", -- 34 + "000000000000000000000000", -- 35 + "000000000000000000000000", -- 36 + "000000000000000000000000", -- 37 + "000000000000000000000000", -- 38 + "000000000000000000000000", -- 39 + "000000000000000000000000", -- 40 + "000000000000000000000000", -- 41 + "000000000000000000000000", -- 42 + "000000000000000000000000", -- 43 + "000000000000000000000000", -- 44 + "000000000000000000000000", -- 45 + "000000000000000000000000", -- 46 + "000000000000000000000000", -- 47 + "000000000000000000000000", -- 48 + "000000000000000000000000", -- 49 + "000000000000000000000000", -- 50 + "000000000000000000000000", -- 51 + "000000000000000000000000", -- 52 + "000000000000000000000000", -- 53 + "000000000000000000000000", -- 54 + "000000000000000000000000", -- 55 + "000000000000000000000000", -- 56 + "000000000000000000000000", -- 57 + "000000000000000000000000", -- 58 + "000000000000000000000000", -- 59 + "000000000000000000000000", -- 60 + "000000000000000000000000", -- 61 + "000000000000000000000000", -- 62 + "000000000000000000000000", -- 63 + "000000000000000000000000", -- 64 + "000000000000000000000000", -- 65 + "000000000000000000000000", -- 66 + "000000000000000000000000", -- 67 + "000000000000000000000000", -- 68 + "000000000000000000000000", -- 69 + "000000000000000000000100", -- 70 -- RTI + "000000000000000000000000", -- 71 + "000000000000000000000000", -- 72 + "000000000000000000000000", -- 73 + "000000000000000000000000", -- 74 + "000000000000000000000000", -- 75 + "000000000000000000000000", -- 76 + "000000000000000000000000", -- 77 + "000000000000000000000000", -- 78 + "000000000000000000000000", -- 79 + "000000000000000000000000", -- 80 + "000000000000000000000000", -- 81 + "000000000000000000000000", -- 82 + "000000000000000000000000", -- 83 + "000000000000000000000000", -- 84 + "000000000000000000000000", -- 85 + "000000000000000000000000", -- 86 + "000000000000000000000000", -- 87 + "000000000000000000000000", -- 88 + "000000000000000000000000", -- 89 + "000000000000000000000000", -- 90 + "000000000000000000000000", -- 91 + "000000000000000000000000", -- 92 + "000000000000000000000000", -- 93 + "000000000000000000000000", -- 94 + "000000000000000000000000", -- 95 + "000000000000000000000000", -- 96 + "000000000000000000000000", -- 97 + "000000000000000000000000", -- 98 + "000000000000000000000000", -- 99 + "000000000000000000000000", -- 100 + "000000000000000000000000", -- 101 + "000000000000000000000000", -- 102 + "000000000000000000000000", -- 103 + "000000000000000000000000", -- 104 + "000000000000000000000000", -- 105 + "000000000000000000000000", -- 106 + "000000000000000000000000", -- 107 + "000000000000000000000000", -- 108 + "000000000000000000000000", -- 109 + "000000000000000000000000", -- 110 + "000000000000000000000000", -- 111 + "000000000000000000000000", -- 112 + "000000000000000000000000", -- 113 + "000000000000000000000000", -- 114 + "000000000000000000000000", -- 115 + "000000000000000000000000", -- 116 + "000000000000000000000000", -- 117 + "000000000000000000000000", -- 118 + "000000000000000000000000", -- 119 + "000000000000000000000000", -- 120 + "000000000000000000000000", -- 121 + "000000000000000000000000", -- 122 + "000000000000000000000000", -- 123 + "000000000000000000000000", -- 124 + "000000000000000000000000", -- 125 + "000000000000000000000000", -- 126 + "000000000000000000000000", -- 127 + "000000000000000000000000", -- 128 + "000000000000000000000000", -- 129 + "000000000000000000000000", -- 130 + "000000000000000000000000", -- 131 + "000000000000000000000000", -- 132 + "000000000000000000000000", -- 133 + "000000000000000000000000", -- 134 + "000000000000000000000000", -- 135 + "000000000000000000000000", -- 136 + "000000000000000000000000", -- 137 + "000000000000000000000000", -- 138 + "000000000000000000000000", -- 139 + "000000000000000000000000", -- 140 + "000000000000000000000000", -- 141 + "000000000000000000000000", -- 142 + "000000000000000000000000", -- 143 + "000000000000000000000000", -- 144 + "000000000000000000000000", -- 145 + "000000000000000000000000", -- 146 + "000000000000000000000000", -- 147 + "000000000000000000000000", -- 148 + "000000000000000000000000", -- 149 + "000000000000000000000000", -- 150 + "000000000000000000000000", -- 151 + "000000000000000000000000", -- 152 + "000000000000000000000000", -- 153 + "000000000000000000000000", -- 154 + "000000000000000000000000", -- 155 + "000000000000000000000000", -- 156 + "000000000000000000000000", -- 157 + "000000000000000000000000", -- 158 + "000000000000000000000000", -- 159 + "000000000000000000000000", -- 160 + "000000000000000000000000", -- 161 + "000000000000000000000000", -- 162 + "000000000000000000000000", -- 163 + "000000000000000000000000", -- 164 + "000000000000000000000000", -- 165 + "000000000000000000000000", -- 166 + "000000000000000000000000", -- 167 + "000000000000000000000000", -- 168 + "000000000000000000000000", -- 169 + "000000000000000000000000", -- 170 + "000000000000000000000000", -- 171 + "000000000000000000000000", -- 172 + "000000000000000000000000", -- 173 + "000000000000000000000000", -- 174 + "000000000000000000000000", -- 175 + "000000000000000000000000", -- 176 + "000000000000000000000000", -- 177 + "000000000000000000000000", -- 178 + "000000000000000000000000", -- 179 + "000000000000000000000000", -- 180 + "000000000000000000000000", -- 181 + "000000000000000000000000", -- 182 + "000000000000000000000000", -- 183 + "000000000000000000000000", -- 184 + "000000000000000000000000", -- 185 + "000000000000000000000000", -- 186 + "000000000000000000000000", -- 187 + "000000000000000000000000", -- 188 + "000000000000000000000000", -- 189 + "000000000000000000000000", -- 190 + "000000000000000000000000", -- 191 + "000000000000000000000000", -- 192 + "000000000000000000000000", -- 193 + "000000000000000000000000", -- 194 + "000000000000000000000000", -- 195 + "000000000000000000000000", -- 196 + "000000000000000000000000", -- 197 + "000000000000000000000000", -- 198 + "000000000000000000000000", -- 199 + "000000000000000000000000", -- 200 + "000000000000000000000000", -- 201 + "000000000000000000000000", -- 202 + "000000000000000000000000", -- 203 + "000000000000000000000000", -- 204 + "000000000000000000000000", -- 205 + "000000000000000000000000", -- 206 + "000000000000000000000000", -- 207 + "000000000000000000000000", -- 208 + "000000000000000000000000", -- 209 + "000000000000000000000000", -- 210 + "000000000000000000000000", -- 211 + "000000000000000000000000", -- 212 + "000000000000000000000000", -- 213 + "000000000000000000000000", -- 214 + "000000000000000000000000", -- 215 + "000000000000000000000000", -- 216 + "000000000000000000000000", -- 217 + "000000000000000000000000", -- 218 + "000000000000000000000000", -- 219 + "000000000000000000000000", -- 220 + "000000000000000000000000", -- 221 + "000000000000000000000000", -- 222 + "000000000000000000000000", -- 223 + "000000000000000000000000", -- 224 + "000000000000000000000000", -- 225 + "000000000000000000000000", -- 226 + "000000000000000000000000", -- 227 + "000000000000000000000000", -- 228 + "000000000000000000000000", -- 229 + "000000000000000000000000", -- 230 + "000000000000000000000000", -- 231 + "000000000000000000000000", -- 232 + "000000000000000000000000", -- 233 + "000000000000000000000000", -- 234 + "000000000000000000000000", -- 235 + "000000000000000000000000", -- 236 + "000000000000000000000000", -- 237 + "000000000000000000000000", -- 238 + "000000000000000000000000", -- 239 + "000000000000000000000000", -- 240 + "000000000000000000000000", -- 241 + "000000000000000000000000", -- 242 + "000000000000000000000000", -- 243 + "000000000000000000000000", -- 244 + "000000000000000000000000", -- 245 + "000000000000000000000000", -- 246 + "000000000000000000000000", -- 247 + "000000000000000000000000", -- 248 + "000000000000000000000000", -- 249 + "000000000000000000000000", -- 250 + "000000000000000000000000", -- 251 + "000000000000000000000000", -- 252 + "000000000000000000000000", -- 253 + "000000000000000000000000", -- 254 + "000000000000000000000000"); -- 255 + signal int_ymem : int_mem_type := ( +-- when "11------10000000" => instr_array(JMP_INSTR) <= '1'; +-- "000000000000111011111001", -- 0 -- ORI #$0E, CCR + "000000000000000000000001", -- 0 -- REP + "000000000000000000000010", -- 1 -- ORI #$0E, MR + "000000000000000000000011", -- 2 -- ORI #$0E, OMR + "000000000000000000000100", -- 3 -- ANDI #$08, OMR +-- "000010101111000010000000", -- 1 -- JMP absolute +-- "000000000000000000011111", -- 2 -- #31 +-- "000011000000000000010000", -- 3 -- JMP #16 + "000000000000000000000101", -- 4 + "000000000000000000000110", -- 5 + "000000000000000000000111", -- 6 + "000000000000000000001000", -- 7 + "000000000000000000001001", -- 8 + "000000000000000000001010", -- 9 + "000000000000000000001011", -- 10 + "000000000000000000001100", -- 11 + "000000000000000000001101", -- 12 + "000000000000000000001110", -- 13 + "000000000000000000001111", -- 14 + "000000000000000000010000", -- 15 + "000000000000000000010001", -- 16 +-- "000000000000000000000000", -- 17 + "000010101101010110100000", -- 17 -- JCC (r5)- + "000000000000000000000000", -- 18 + "000000000000000000000000", -- 19 + "000010101101101010000000", -- 20 -- JMP (r2)+ + "000000000000000000000000", -- 21 + "000000000000000000000000", -- 22 + "000000000000000000000000", -- 23 + "000000000000000000000000", -- 24 + "000000000000000000000000", -- 25 + "000000000000000000000000", -- 26 + "000000000000000000000000", -- 27 + "000000000000000000000000", -- 28 + "000000000000000000000000", -- 29 + "000000000000000000000000", -- 30 + "000000000000000000000000", -- 31 +-- "000000000000000000000000", -- 32 +-- "000011010000000000000000", -- 32 -- JSR #0 + "000010111111000010000000", -- 32 -- JSR absolute + "000000000000000001000000", -- 33 -- #64 + "000000000000000000000000", -- 34 + "000000000000000000000000", -- 35 + "000000000000000000000000", -- 36 + "000000000000000000000000", -- 37 + "000000000000000000000000", -- 38 + "000000000000000000000000", -- 39 + "000000000000000000000000", -- 40 + "000000000000000000000000", -- 41 + "000000000000000000000000", -- 42 + "000000000000000000000000", -- 43 + "000000000000000000000000", -- 44 + "000000000000000000000000", -- 45 + "000000000000000000000000", -- 46 + "000000000000000000000000", -- 47 + "000000000000000000000000", -- 48 + "000000000000000000000000", -- 49 + "000000000000000000000000", -- 50 + "000000000000000000000000", -- 51 + "000000000000000000000000", -- 52 + "000000000000000000000000", -- 53 + "000000000000000000000000", -- 54 + "000000000000000000000000", -- 55 + "000000000000000000000000", -- 56 + "000000000000000000000000", -- 57 + "000000000000000000000000", -- 58 + "000000000000000000000000", -- 59 + "000000000000000000000000", -- 60 + "000000000000000000000000", -- 61 + "000000000000000000000000", -- 62 + "000000000000000000000000", -- 63 + "000000000000000000000000", -- 64 + "000000000000000000000000", -- 65 + "000000000000000000000000", -- 66 + "000000000000000000000000", -- 67 + "000000000000000000000000", -- 68 + "000000000000000000000000", -- 69 + "000000000000000000000100", -- 70 -- RTI + "000000000000000000000000", -- 71 + "000000000000000000000000", -- 72 + "000000000000000000000000", -- 73 + "000000000000000000000000", -- 74 + "000000000000000000000000", -- 75 + "000000000000000000000000", -- 76 + "000000000000000000000000", -- 77 + "000000000000000000000000", -- 78 + "000000000000000000000000", -- 79 + "000000000000000000000000", -- 80 + "000000000000000000000000", -- 81 + "000000000000000000000000", -- 82 + "000000000000000000000000", -- 83 + "000000000000000000000000", -- 84 + "000000000000000000000000", -- 85 + "000000000000000000000000", -- 86 + "000000000000000000000000", -- 87 + "000000000000000000000000", -- 88 + "000000000000000000000000", -- 89 + "000000000000000000000000", -- 90 + "000000000000000000000000", -- 91 + "000000000000000000000000", -- 92 + "000000000000000000000000", -- 93 + "000000000000000000000000", -- 94 + "000000000000000000000000", -- 95 + "000000000000000000000000", -- 96 + "000000000000000000000000", -- 97 + "000000000000000000000000", -- 98 + "000000000000000000000000", -- 99 + "000000000000000000000000", -- 100 + "000000000000000000000000", -- 101 + "000000000000000000000000", -- 102 + "000000000000000000000000", -- 103 + "000000000000000000000000", -- 104 + "000000000000000000000000", -- 105 + "000000000000000000000000", -- 106 + "000000000000000000000000", -- 107 + "000000000000000000000000", -- 108 + "000000000000000000000000", -- 109 + "000000000000000000000000", -- 110 + "000000000000000000000000", -- 111 + "000000000000000000000000", -- 112 + "000000000000000000000000", -- 113 + "000000000000000000000000", -- 114 + "000000000000000000000000", -- 115 + "000000000000000000000000", -- 116 + "000000000000000000000000", -- 117 + "000000000000000000000000", -- 118 + "000000000000000000000000", -- 119 + "000000000000000000000000", -- 120 + "000000000000000000000000", -- 121 + "000000000000000000000000", -- 122 + "000000000000000000000000", -- 123 + "000000000000000000000000", -- 124 + "000000000000000000000000", -- 125 + "000000000000000000000000", -- 126 + "000000000000000000000000", -- 127 + "000000000000000000000000", -- 128 + "000000000000000000000000", -- 129 + "000000000000000000000000", -- 130 + "000000000000000000000000", -- 131 + "000000000000000000000000", -- 132 + "000000000000000000000000", -- 133 + "000000000000000000000000", -- 134 + "000000000000000000000000", -- 135 + "000000000000000000000000", -- 136 + "000000000000000000000000", -- 137 + "000000000000000000000000", -- 138 + "000000000000000000000000", -- 139 + "000000000000000000000000", -- 140 + "000000000000000000000000", -- 141 + "000000000000000000000000", -- 142 + "000000000000000000000000", -- 143 + "000000000000000000000000", -- 144 + "000000000000000000000000", -- 145 + "000000000000000000000000", -- 146 + "000000000000000000000000", -- 147 + "000000000000000000000000", -- 148 + "000000000000000000000000", -- 149 + "000000000000000000000000", -- 150 + "000000000000000000000000", -- 151 + "000000000000000000000000", -- 152 + "000000000000000000000000", -- 153 + "000000000000000000000000", -- 154 + "000000000000000000000000", -- 155 + "000000000000000000000000", -- 156 + "000000000000000000000000", -- 157 + "000000000000000000000000", -- 158 + "000000000000000000000000", -- 159 + "000000000000000000000000", -- 160 + "000000000000000000000000", -- 161 + "000000000000000000000000", -- 162 + "000000000000000000000000", -- 163 + "000000000000000000000000", -- 164 + "000000000000000000000000", -- 165 + "000000000000000000000000", -- 166 + "000000000000000000000000", -- 167 + "000000000000000000000000", -- 168 + "000000000000000000000000", -- 169 + "000000000000000000000000", -- 170 + "000000000000000000000000", -- 171 + "000000000000000000000000", -- 172 + "000000000000000000000000", -- 173 + "000000000000000000000000", -- 174 + "000000000000000000000000", -- 175 + "000000000000000000000000", -- 176 + "000000000000000000000000", -- 177 + "000000000000000000000000", -- 178 + "000000000000000000000000", -- 179 + "000000000000000000000000", -- 180 + "000000000000000000000000", -- 181 + "000000000000000000000000", -- 182 + "000000000000000000000000", -- 183 + "000000000000000000000000", -- 184 + "000000000000000000000000", -- 185 + "000000000000000000000000", -- 186 + "000000000000000000000000", -- 187 + "000000000000000000000000", -- 188 + "000000000000000000000000", -- 189 + "000000000000000000000000", -- 190 + "000000000000000000000000", -- 191 + "000000000000000000000000", -- 192 + "000000000000000000000000", -- 193 + "000000000000000000000000", -- 194 + "000000000000000000000000", -- 195 + "000000000000000000000000", -- 196 + "000000000000000000000000", -- 197 + "000000000000000000000000", -- 198 + "000000000000000000000000", -- 199 + "000000000000000000000000", -- 200 + "000000000000000000000000", -- 201 + "000000000000000000000000", -- 202 + "000000000000000000000000", -- 203 + "000000000000000000000000", -- 204 + "000000000000000000000000", -- 205 + "000000000000000000000000", -- 206 + "000000000000000000000000", -- 207 + "000000000000000000000000", -- 208 + "000000000000000000000000", -- 209 + "000000000000000000000000", -- 210 + "000000000000000000000000", -- 211 + "000000000000000000000000", -- 212 + "000000000000000000000000", -- 213 + "000000000000000000000000", -- 214 + "000000000000000000000000", -- 215 + "000000000000000000000000", -- 216 + "000000000000000000000000", -- 217 + "000000000000000000000000", -- 218 + "000000000000000000000000", -- 219 + "000000000000000000000000", -- 220 + "000000000000000000000000", -- 221 + "000000000000000000000000", -- 222 + "000000000000000000000000", -- 223 + "000000000000000000000000", -- 224 + "000000000000000000000000", -- 225 + "000000000000000000000000", -- 226 + "000000000000000000000000", -- 227 + "000000000000000000000000", -- 228 + "000000000000000000000000", -- 229 + "000000000000000000000000", -- 230 + "000000000000000000000000", -- 231 + "000000000000000000000000", -- 232 + "000000000000000000000000", -- 233 + "000000000000000000000000", -- 234 + "000000000000000000000000", -- 235 + "000000000000000000000000", -- 236 + "000000000000000000000000", -- 237 + "000000000000000000000000", -- 238 + "000000000000000000000000", -- 239 + "000000000000000000000000", -- 240 + "000000000000000000000000", -- 241 + "000000000000000000000000", -- 242 + "000000000000000000000000", -- 243 + "000000000000000000000000", -- 244 + "000000000000000000000000", -- 245 + "000000000000000000000000", -- 246 + "000000000000000000000000", -- 247 + "000000000000000000000000", -- 248 + "000000000000000000000000", -- 249 + "000000000000000000000000", -- 250 + "000000000000000000000000", -- 251 + "000000000000000000000000", -- 252 + "000000000000000000000000", -- 253 + "000000000000000000000000", -- 254 + "000000000000000000000000"); -- 255 + +begin + +-- int_mem <= int_pmem when mem_type = P_MEM else +-- int_xmem when mem_type = X_MEM else +-- int_ymem when mem_type = Y_MEM; + + wr_accomplished <= wr_en; + + PMEM_GEN: if mem_type = P_MEM generate + data_out <= int_pmem(to_integer(unsigned(int_mem_rd_addr))); + process(clk) is + begin + if rising_edge(clk) then +-- if rst = '1' then +-- data_out_valid <= '0'; +-- int_mem_rd_addr <= (others => '0'); +-- else + int_mem_rd_addr <= std_logic_vector(rd_addr(7 downto 0)); + data_out_valid <= rd_en; + if wr_en = '1' then + int_pmem(to_integer(wr_addr)) <= data_in; + end if; +-- end if; + end if; + end process; + end generate; + + XMEM_GEN: if mem_type = X_MEM generate + data_out <= int_xmem(to_integer(unsigned(int_mem_rd_addr))); + process(clk) is + begin + if rising_edge(clk) then +-- if rst = '1' then +-- data_out_valid <= '0'; +-- int_mem_rd_addr <= (others => '0'); +-- else + int_mem_rd_addr <= std_logic_vector(rd_addr(7 downto 0)); + data_out_valid <= rd_en; + if wr_en = '1' then + int_xmem(to_integer(wr_addr)) <= data_in; + end if; +-- end if; + end if; + end process; + end generate; + + YMEM_GEN: if mem_type = Y_MEM generate + data_out <= int_ymem(to_integer(unsigned(int_mem_rd_addr))); + process(clk) is + begin + if rising_edge(clk) then +-- if rst = '1' then +-- data_out_valid <= '0'; +-- int_mem_rd_addr <= (others => '0'); +-- else + int_mem_rd_addr <= std_logic_vector(rd_addr(7 downto 0)); + data_out_valid <= rd_en; + if wr_en = '1' then + int_ymem(to_integer(wr_addr)) <= data_in; + end if; +-- end if; + end if; + end process; + end generate; +-- process(clk, rst) is +-- begin +-- if rising_edge(clk) then +-- if rst = '1' then +-- data_out_valid <= '0'; +-- int_mem_rd_addr <= (others => '0'); +-- else +-- int_mem_rd_addr <= std_logic_vector(rd_addr(7 downto 0)); +-- data_out_valid <= rd_en; +-- if wr_en = '1' then +-- if mem_type = P_MEM then +-- int_pmem(to_integer(wr_addr)) <= data_in; +-- elsif mem_type = X_MEM then +-- int_xmem(to_integer(wr_addr)) <= data_in; +-- elsif mem_type = Y_MEM then +-- int_ymem(to_integer(wr_addr)) <= data_in; +-- end if; +-- end if; +-- end if; +-- end if; +-- end process; + +end architecture rtl; + diff --git a/FPGA_by_Fredi/DSP/src/memory_management.vhd b/FPGA_by_Fredi/DSP/src/memory_management.vhd new file mode 100644 index 0000000..6a25ac8 --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/memory_management.vhd @@ -0,0 +1,206 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; +library work; +use work.parameter_pkg.all; +use work.types_pkg.all; +use work.constants_pkg.all; + +entity memory_management is port ( + clk, rst : in std_logic; + stall_flags : in std_logic_vector(PIPELINE_DEPTH-1 downto 0); + memory_stall : out std_logic; + data_rom_enable: in std_logic; + pmem_ctrl_in : in mem_ctrl_type_in; + pmem_ctrl_out : out mem_ctrl_type_out; + xmem_ctrl_in : in mem_ctrl_type_in; + xmem_ctrl_out : out mem_ctrl_type_out; + ymem_ctrl_in : in mem_ctrl_type_in; + ymem_ctrl_out : out mem_ctrl_type_out +); +end memory_management; + + +architecture rtl of memory_management is + + + component mem_control is + generic( + mem_type : memory_type + ); + port( + clk, rst : in std_logic; + rd_addr : in unsigned(BW_ADDRESS-1 downto 0); + rd_en : in std_logic; + data_out : out std_logic_vector(23 downto 0); + data_out_valid : out std_logic; + wr_addr : in unsigned(BW_ADDRESS-1 downto 0); + wr_en : in std_logic; + wr_accomplished : out std_logic; + data_in : in std_logic_vector(23 downto 0) + ); + end component mem_control; + + signal pmem_data_out : std_logic_vector(23 downto 0); + signal pmem_data_out_valid : std_logic; + + signal pmem_rd_addr : unsigned(BW_ADDRESS-1 downto 0); + signal pmem_rd_en : std_logic; + + signal xmem_rd_en : std_logic; + signal xmem_data_out : std_logic_vector(23 downto 0); + signal xmem_data_out_valid : std_logic; + signal xmem_rd_polling : std_logic; + + signal ymem_rd_en : std_logic; + signal ymem_data_out : std_logic_vector(23 downto 0); + signal ymem_data_out_valid : std_logic; + signal ymem_rd_polling : std_logic; + + signal pmem_stall_buffer : std_logic_vector(23 downto 0); + signal pmem_stall_buffer_valid : std_logic; + signal xmem_stall_buffer : std_logic_vector(23 downto 0); + signal ymem_stall_buffer : std_logic_vector(23 downto 0); + + signal stall_flags_d : std_logic_vector(PIPELINE_DEPTH-1 downto 0); + +begin + + -- here it is necessary to store the output of the pmem/xmem/ymem when the pipeline enters a stall + -- when the pipeline wakes up, this temporal result is inserted into the pipeline + stall_buffer: process(clk) is + begin + if rising_edge(clk) then + if rst = '1' then + pmem_stall_buffer <= (others => '0'); + pmem_stall_buffer_valid <= '0'; + xmem_stall_buffer <= (others => '0'); + ymem_stall_buffer <= (others => '0'); + stall_flags_d <= (others => '0'); + else + stall_flags_d <= stall_flags; + if stall_flags(ST_FETCH2) = '1' and stall_flags_d(ST_FETCH2) = '0' then + if pmem_data_out_valid = '1' then + pmem_stall_buffer <= pmem_data_out; + pmem_stall_buffer_valid <= '1'; + end if; + end if; + if stall_flags(ST_FETCH2) = '0' and stall_flags_d(ST_FETCH2) = '1' then + pmem_stall_buffer_valid <= '0'; + end if; + + + end if; + end if; + end process stall_buffer; + + memory_stall <= '1' when ( xmem_rd_en = '1' or (xmem_rd_polling = '1' and xmem_data_out_valid = '0') ) or + ( ymem_rd_en = '1' or (ymem_rd_polling = '1' and ymem_data_out_valid = '0') ) else + '0'; + + ------------------------------- + -- PMEM CONTROLLER + ------------------------------- + inst_pmem_ctrl : mem_control + generic map( + mem_type => P_MEM + ) + port map( + clk => clk, + rst => rst, + rd_addr => pmem_ctrl_in.rd_addr, + rd_en => pmem_ctrl_in.rd_en, + data_out => pmem_data_out, + data_out_valid => pmem_data_out_valid, + wr_addr => pmem_ctrl_in.wr_addr, + wr_en => pmem_ctrl_in.wr_en, + data_in => pmem_ctrl_in.data_in + ); + + -- In case we wake up from a stall use the buffered value + pmem_ctrl_out.data_out <= pmem_stall_buffer when stall_flags(ST_FETCH2) = '0' and + stall_flags_d(ST_FETCH2) = '1' and + pmem_stall_buffer_valid = '1' else + pmem_data_out; + + pmem_ctrl_out.data_out_valid <= pmem_stall_buffer_valid when stall_flags(ST_FETCH2) = '0' and + stall_flags_d(ST_FETCH2) = '1' else + '0' when stall_flags(ST_FETCH2) = '1' else + pmem_data_out_valid; + + ------------------------------- + -- XMEM CONTROLLER + ------------------------------- + inst_xmem_ctrl : mem_control + generic map( + mem_type => X_MEM + ) + port map( + clk => clk, + rst => rst, + rd_addr => xmem_ctrl_in.rd_addr, + rd_en => xmem_rd_en, + data_out => xmem_data_out, + data_out_valid => xmem_data_out_valid, + wr_addr => xmem_ctrl_in.wr_addr, + wr_en => xmem_ctrl_in.wr_en, + data_in => xmem_ctrl_in.data_in + ); + + xmem_rd_en <= '1' when xmem_rd_polling = '0' and xmem_ctrl_in.rd_en = '1' else '0'; + + xmem_ctrl_out.data_out <= xmem_data_out; + xmem_ctrl_out.data_out_valid <= xmem_data_out_valid; + + ------------------------------- + -- YMEM CONTROLLER + ------------------------------- + inst_ymem_ctrl : mem_control + generic map( + mem_type => Y_MEM + ) + port map( + clk => clk, + rst => rst, + rd_addr => ymem_ctrl_in.rd_addr, + rd_en => ymem_rd_en, + data_out => ymem_data_out, + data_out_valid => ymem_data_out_valid, + wr_addr => ymem_ctrl_in.wr_addr, + wr_en => ymem_ctrl_in.wr_en, + data_in => ymem_ctrl_in.data_in + ); + + ymem_rd_en <= '1' when ymem_rd_polling = '0' and ymem_ctrl_in.rd_en = '1' else '0'; + + ymem_ctrl_out.data_out <= ymem_data_out; + ymem_ctrl_out.data_out_valid <= ymem_data_out_valid; + + mem_stall_control: process(clk) is + begin + if rising_edge(clk) then + if rst = '1' then + xmem_rd_polling <= '0'; + ymem_rd_polling <= '0'; + else + if xmem_rd_en = '1' then + xmem_rd_polling <= '1'; + end if; + + if xmem_data_out_valid = '1' then + xmem_rd_polling <= '0'; + end if; + + if ymem_rd_en = '1' then + ymem_rd_polling <= '1'; + end if; + + if ymem_data_out_valid = '1' then + ymem_rd_polling <= '0'; + end if; + + end if; + end if; + end process; +end architecture; + diff --git a/FPGA_by_Fredi/DSP/src/parameter_pkg.vhd b/FPGA_by_Fredi/DSP/src/parameter_pkg.vhd new file mode 100644 index 0000000..9e3c301 --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/parameter_pkg.vhd @@ -0,0 +1,10 @@ + +package parameter_pkg is + + constant BW_ADDRESS : natural := 16; + + constant PIPELINE_DEPTH : natural := 5; + + constant NUM_ACT_SIGNALS : natural := 26; + +end package; diff --git a/FPGA_by_Fredi/DSP/src/pipeline.vhd b/FPGA_by_Fredi/DSP/src/pipeline.vhd new file mode 100644 index 0000000..5b5a98e --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/pipeline.vhd @@ -0,0 +1,968 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; +library work; +use work.parameter_pkg.all; +use work.types_pkg.all; +use work.constants_pkg.all; + +entity pipeline is port ( + clk, rst : in std_logic; + register_file_out : out register_file_type + +); +end pipeline; + +-- TODOs: +-- External memory accesses +-- ROM tables +-- Reading from SSH flag has to modify stack pointer +-- Memory access (x,y,p) and talling accordingly +-- Address Generator: ring buffers are not yet supported + +-- List of BUGS: +-- - Reading from address one clock cycle after writing to the same address might result in corrupted data!! +-- - SBC instruction has errorneous carry flag calculation + +-- List of probable issues: +-- - Reading from XMEM/YMEM with stalls probably results in corrupted data +-- - ENDDO instruction probably has to flush the pipeline afterwards +-- - Writing to memory occurs twice, when stalls occur + +-- Things to optimize: +-- - RTS/RTI could be executed in the ADGEN Stage already +-- - DO loops always flush the pipeline. This is necessary in case we have a very short loop. +-- The single instruction of the loop then has passed the fetch stage already without the branch + + +architecture rtl of pipeline is + + signal pipeline_regs : pipeline_type; + signal stall_flags : std_logic_vector(PIPELINE_DEPTH-1 downto 0); + + component fetch_stage is port( + pc_old : in unsigned(BW_ADDRESS-1 downto 0); + pc_new : out unsigned(BW_ADDRESS-1 downto 0); + modify_pc : in std_logic; + modified_pc : in unsigned(BW_ADDRESS-1 downto 0); + register_file : in register_file_type; + decrement_lc : out std_logic; + perform_enddo : out std_logic + ); + end component fetch_stage; + + signal pc_old, pc_new : unsigned(BW_ADDRESS-1 downto 0); + signal fetch_modify_pc : std_logic; + signal fetch_modified_pc : unsigned(BW_ADDRESS-1 downto 0); + signal fetch_perform_enddo: std_logic; + signal fetch_decrement_lc: std_logic; + + + component decode_stage is port( + activate_dec : in std_logic; + instr_word : in std_logic_vector(23 downto 0); + dble_word_instr : out std_logic; + instr_array : out instructions_type; + act_array : out std_logic_vector(NUM_ACT_SIGNALS-1 downto 0); + reg_wr_addr : out std_logic_vector(5 downto 0); + reg_rd_addr : out std_logic_vector(5 downto 0); + x_bus_rd_addr : out std_logic_vector(1 downto 0); + x_bus_wr_addr : out std_logic_vector(1 downto 0); + y_bus_rd_addr : out std_logic_vector(1 downto 0); + y_bus_wr_addr : out std_logic_vector(1 downto 0); + l_bus_addr : out std_logic_vector(2 downto 0); + adgen_mode_a : out adgen_mode_type; + adgen_mode_b : out adgen_mode_type; + alu_ctrl : out alu_ctrl_type + ); + end component decode_stage; + + signal dec_activate : std_logic; + signal dec_instr_word : std_logic_vector(23 downto 0); + signal dec_dble_word_instr : std_logic; + signal dec_instr_array : instructions_type; + signal dec_act_array : std_logic_vector(NUM_ACT_SIGNALS-1 downto 0); + signal dec_reg_wr_addr : std_logic_vector(5 downto 0); + signal dec_reg_rd_addr : std_logic_vector(5 downto 0); + signal dec_x_bus_wr_addr : std_logic_vector(1 downto 0); + signal dec_x_bus_rd_addr : std_logic_vector(1 downto 0); + signal dec_y_bus_wr_addr : std_logic_vector(1 downto 0); + signal dec_y_bus_rd_addr : std_logic_vector(1 downto 0); + signal dec_l_bus_addr : std_logic_vector(2 downto 0); + signal dec_adgen_mode_a : adgen_mode_type; + signal dec_adgen_mode_b : adgen_mode_type; + signal dec_alu_ctrl : alu_ctrl_type; + + component adgen_stage is port( + activate_adgen : in std_logic; + activate_x_mem : in std_logic; + activate_y_mem : in std_logic; + activate_l_mem : in std_logic; + instr_word : in std_logic_vector(23 downto 0); + instr_array : in instructions_type; + optional_ea_word : in std_logic_vector(23 downto 0); + register_file : in register_file_type; + adgen_mode_a : in adgen_mode_type; + adgen_mode_b : in adgen_mode_type; + address_out_x : out unsigned(BW_ADDRESS-1 downto 0); + address_out_y : out unsigned(BW_ADDRESS-1 downto 0); + wr_R_port_A_valid : out std_logic; + wr_R_port_A : out addr_wr_port_type; + wr_R_port_B_valid : out std_logic; + wr_R_port_B : out addr_wr_port_type + ); + end component adgen_stage; + + signal adgen_activate : std_logic; + signal adgen_activate_x_mem : std_logic; + signal adgen_activate_y_mem : std_logic; + signal adgen_activate_l_mem : std_logic; + signal adgen_instr_word : std_logic_vector(23 downto 0); + signal adgen_instr_array : instructions_type; + signal adgen_optional_ea_word : std_logic_vector(23 downto 0); + signal adgen_register_file : register_file_type; + signal adgen_mode_a : adgen_mode_type; + signal adgen_mode_b : adgen_mode_type; + signal adgen_address_out_x : unsigned(BW_ADDRESS-1 downto 0); + signal adgen_address_out_y : unsigned(BW_ADDRESS-1 downto 0); + signal adgen_wr_R_port_A_valid : std_logic; + signal adgen_wr_R_port_A : addr_wr_port_type; + signal adgen_wr_R_port_B_valid : std_logic; + signal adgen_wr_R_port_B : addr_wr_port_type; + + component exec_stage_bit_modify is port( + instr_word : in std_logic_vector(23 downto 0); + instr_array : in instructions_type; + src_operand : in std_logic_vector(23 downto 0); + register_file : in register_file_type; + dst_operand : out std_logic_vector(23 downto 0); + bit_cond_met : out std_logic; + modify_sr : out std_logic; + modified_sr : out std_logic_vector(15 downto 0) + ); + end component exec_stage_bit_modify; + + signal exec_bit_modify_instr_word : std_logic_vector(23 downto 0); + signal exec_bit_modify_instr_array : instructions_type; + signal exec_bit_modify_src_operand : std_logic_vector(23 downto 0); + signal exec_bit_modify_dst_operand : std_logic_vector(23 downto 0); + signal exec_bit_modify_bit_cond_met : std_logic; + signal exec_bit_modify_modify_sr : std_logic; + signal exec_bit_modify_modified_sr : std_logic_vector(15 downto 0); + + component exec_stage_branch is port( + activate_exec_bra : in std_logic; + instr_word : in std_logic_vector(23 downto 0); + instr_array : in instructions_type; + register_file : in register_file_type; + jump_address : in unsigned(BW_ADDRESS-1 downto 0); + bit_cond_met : in std_logic; + cc_flag_set : in std_logic; + push_stack : out push_stack_type; + pop_stack : out pop_stack_type; + modify_pc : out std_logic; + modified_pc : out unsigned(BW_ADDRESS-1 downto 0); + modify_sr : out std_logic; + modified_sr : out std_logic_vector(15 downto 0) + ); + end component exec_stage_branch; + + signal exec_bra_activate : std_logic; + signal exec_bra_instr_word : std_logic_vector(23 downto 0); + signal exec_bra_instr_array : instructions_type; + signal exec_bra_jump_address : unsigned(BW_ADDRESS-1 downto 0); + signal exec_bra_bit_cond_met : std_logic; + signal exec_bra_push_stack : push_stack_type; + signal exec_bra_pop_stack : pop_stack_type; + signal exec_bra_modify_pc : std_logic; + signal exec_bra_modified_pc : unsigned(BW_ADDRESS-1 downto 0); + signal exec_bra_modify_sr : std_logic; + signal exec_bra_modified_sr : std_logic_vector(15 downto 0); + + component exec_stage_cr_mod is port( + activate_exec_cr_mod : in std_logic; + instr_word : in std_logic_vector(23 downto 0); + instr_array : in instructions_type; + register_file : in register_file_type; + modify_sr : out std_logic; + modified_sr : out std_logic_vector(15 downto 0); + modify_omr : out std_logic; + modified_omr : out std_logic_vector(7 downto 0) + ); + end component exec_stage_cr_mod; + + signal exec_cr_mod_activate : std_logic; + signal exec_cr_mod_instr_word : std_logic_vector(23 downto 0); + signal exec_cr_mod_instr_array : instructions_type; + signal exec_cr_mod_modify_sr : std_logic; + signal exec_cr_mod_modified_sr : std_logic_vector(15 downto 0); + signal exec_cr_mod_modify_omr : std_logic; + signal exec_cr_mod_modified_omr : std_logic_vector(7 downto 0); + + component exec_stage_loop is port( + clk, rst : in std_logic; + activate_exec_loop : in std_logic; + instr_word : in std_logic_vector(23 downto 0); + instr_array : in instructions_type; + loop_iterations : in unsigned(15 downto 0); + loop_address : in unsigned(BW_ADDRESS-1 downto 0); + loop_start_address: in unsigned(BW_ADDRESS-1 downto 0); + register_file : in register_file_type; + fetch_perform_enddo: in std_logic; + memory_stall : in std_logic; + push_stack : out push_stack_type; + pop_stack : out pop_stack_type; + stall_rep : out std_logic; + stall_do : out std_logic; + decrement_lc : out std_logic; + modify_lc : out std_logic; + modified_lc : out unsigned(15 downto 0); + modify_la : out std_logic; + modified_la : out unsigned(15 downto 0); + modify_pc : out std_logic; + modified_pc : out unsigned(BW_ADDRESS-1 downto 0); + modify_sr : out std_logic; + modified_sr : out std_logic_vector(15 downto 0) + ); + end component exec_stage_loop; + + signal exec_loop_activate : std_logic; + signal exec_loop_instr_word : std_logic_vector(23 downto 0); + signal exec_loop_instr_array : instructions_type; + signal exec_loop_iterations : unsigned(15 downto 0); + signal exec_loop_address : unsigned(BW_ADDRESS-1 downto 0); + signal exec_loop_start_address : unsigned(BW_ADDRESS-1 downto 0); + signal exec_loop_register_file : register_file_type; + signal exec_loop_push_stack : push_stack_type; + signal exec_loop_pop_stack : pop_stack_type; + signal exec_loop_stall_rep : std_logic; + signal exec_loop_stall_do : std_logic; + signal exec_loop_decrement_lc : std_logic; + signal exec_loop_modify_lc : std_logic; + signal exec_loop_modified_lc : unsigned(15 downto 0); + signal exec_loop_modify_la : std_logic; + signal exec_loop_modified_la : unsigned(BW_ADDRESS-1 downto 0); + signal exec_loop_modify_pc : std_logic; + signal exec_loop_modified_pc : unsigned(BW_ADDRESS-1 downto 0); + signal exec_loop_modify_sr : std_logic; + signal exec_loop_modified_sr : std_logic_vector(BW_ADDRESS-1 downto 0); + + component exec_stage_alu is port( + alu_activate : in std_logic; + instr_word : in std_logic_vector(23 downto 0); + alu_ctrl : in alu_ctrl_type; + register_file : in register_file_type; + addr_r_in : in unsigned(BW_ADDRESS-1 downto 0); + addr_r_out : out unsigned(BW_ADDRESS-1 downto 0); + modify_accu : out std_logic; + dst_accu : out std_logic; + modified_accu : out signed(55 downto 0); + modify_sr : out std_logic; + modified_sr : out std_logic_vector(15 downto 0) + ); + end component exec_stage_alu; + + signal exec_alu_activate : std_logic; + signal exec_alu_instr_word : std_logic_vector(23 downto 0); + signal exec_alu_ctrl : alu_ctrl_type; + signal exec_alu_addr_r_in : unsigned(BW_ADDRESS-1 downto 0); + signal exec_alu_addr_r_out : unsigned(BW_ADDRESS-1 downto 0); + signal exec_alu_modify_accu : std_logic; + signal exec_alu_dst_accu : std_logic; + signal exec_alu_modified_accu : signed(55 downto 0); + signal exec_alu_modify_sr : std_logic; + signal exec_alu_modified_sr : std_logic_vector(15 downto 0); + + signal exec_imm_8bit : std_logic_vector(23 downto 0); + signal exec_imm_12bit : std_logic_vector(23 downto 0); + signal exec_src_operand : std_logic_vector(23 downto 0); + signal exec_dst_operand : std_logic_vector(23 downto 0); + + component exec_stage_cc_flag_calc is port( + instr_word : in std_logic_vector(23 downto 0); + instr_array : in instructions_type; + register_file : in register_file_type; + cc_flag_set : out std_logic + ); + end component exec_stage_cc_flag_calc; + + signal exec_cc_flag_calc_instr_word : std_logic_vector(23 downto 0); + signal exec_cc_flag_calc_instr_array : instructions_type; + signal exec_cc_flag_set : std_logic; + + component reg_file is port( + clk, rst : in std_logic; + register_file : out register_file_type; + wr_R_port_A_valid : in std_logic; + wr_R_port_A : in addr_wr_port_type; + wr_R_port_B_valid : in std_logic; + wr_R_port_B : in addr_wr_port_type; + alu_wr_valid : in std_logic; + alu_wr_addr : in std_logic; + alu_wr_data : in signed(55 downto 0); + reg_wr_addr : in std_logic_vector(5 downto 0); + reg_wr_addr_valid : in std_logic; + reg_wr_data : in std_Logic_vector(23 downto 0); + reg_rd_addr : in std_logic_vector(5 downto 0); + reg_rd_data : out std_Logic_vector(23 downto 0); + X_bus_rd_addr : in std_logic_vector(1 downto 0); + X_bus_data_out : out std_logic_vector(23 downto 0); + X_bus_wr_addr : in std_logic_vector(1 downto 0); + X_bus_wr_valid : in std_logic; + X_bus_data_in : in std_logic_vector(23 downto 0); + Y_bus_rd_addr : in std_logic_vector(1 downto 0); + Y_bus_data_out : out std_logic_vector(23 downto 0); + Y_bus_wr_addr : in std_logic_vector(1 downto 0); + Y_bus_wr_valid : in std_logic; + Y_bus_data_in : in std_logic_vector(23 downto 0); + L_bus_rd_addr : in std_logic_vector(2 downto 0); + L_bus_rd_valid : in std_logic; + L_bus_wr_addr : in std_logic_vector(2 downto 0); + L_bus_wr_valid : in std_logic; + push_stack : in push_stack_type; + pop_stack : in pop_stack_type; + set_sr : in std_logic; + new_sr : in std_logic_vector(15 downto 0); + set_omr : in std_logic; + new_omr : in std_logic_vector(7 downto 0); + set_lc : in std_logic; + new_lc : in unsigned(15 downto 0); + dec_lc : in std_logic; + set_la : in std_logic; + new_la : in unsigned(BW_ADDRESS-1 downto 0) + ); + end component reg_file; + + signal register_file : register_file_type; + signal rf_wr_R_port_A_valid : std_logic; + signal rf_wr_R_port_B_valid : std_logic; + signal rf_reg_wr_addr : std_logic_vector(5 downto 0); + signal rf_reg_wr_addr_valid : std_logic; + signal rf_reg_wr_data : std_logic_vector(23 downto 0); + signal rf_reg_rd_addr : std_logic_vector(5 downto 0); + signal rf_reg_rd_data : std_logic_vector(23 downto 0); + signal rf_X_bus_rd_addr : std_logic_vector(1 downto 0); + signal rf_X_bus_data_out : std_logic_vector(23 downto 0); + signal rf_X_bus_wr_addr : std_logic_vector(1 downto 0); + signal rf_X_bus_wr_valid : std_logic; + signal rf_X_bus_data_in : std_logic_vector(23 downto 0); + signal rf_Y_bus_rd_addr : std_logic_vector(1 downto 0); + signal rf_Y_bus_data_out : std_logic_vector(23 downto 0); + signal rf_Y_bus_wr_addr : std_logic_vector(1 downto 0); + signal rf_Y_bus_wr_valid : std_logic; + signal rf_Y_bus_data_in : std_logic_vector(23 downto 0); + signal rf_L_bus_rd_addr : std_logic_vector(2 downto 0); + signal rf_L_bus_rd_valid : std_logic; + signal rf_L_bus_wr_addr : std_logic_vector(2 downto 0); + signal rf_L_bus_wr_valid : std_logic; + signal push_stack : push_stack_type; + signal pop_stack : pop_stack_type; + signal rf_set_sr : std_logic; + signal rf_new_sr : std_logic_vector(15 downto 0); + signal rf_set_omr : std_logic; + signal rf_new_omr : std_logic_vector(7 downto 0); + signal rf_dec_lc : std_logic; + signal rf_set_lc : std_logic; + signal rf_new_lc : unsigned(15 downto 0); + signal rf_set_la : std_logic; + signal rf_new_la : unsigned(BW_ADDRESS-1 downto 0); + signal rf_alu_wr_valid : std_logic; + + component memory_management is port ( + clk, rst : in std_logic; + stall_flags : in std_logic_vector(PIPELINE_DEPTH-1 downto 0); + memory_stall : out std_logic; + data_rom_enable: in std_logic; + pmem_ctrl_in : in mem_ctrl_type_in; + pmem_ctrl_out : out mem_ctrl_type_out; + xmem_ctrl_in : in mem_ctrl_type_in; + xmem_ctrl_out : out mem_ctrl_type_out; + ymem_ctrl_in : in mem_ctrl_type_in; + ymem_ctrl_out : out mem_ctrl_type_out + ); + end component memory_management; + + signal memory_stall : std_logic; + signal pmem_ctrl_in : mem_ctrl_type_in; + signal pmem_ctrl_out : mem_ctrl_type_out; + signal xmem_ctrl_in : mem_ctrl_type_in; + signal xmem_ctrl_out : mem_ctrl_type_out; + signal ymem_ctrl_in : mem_ctrl_type_in; + signal ymem_ctrl_out : mem_ctrl_type_out; + + signal pmem_data_out : std_logic_vector(23 downto 0); + signal pmem_data_out_valid : std_logic; + signal xmem_data_out : std_logic_vector(23 downto 0); + signal xmem_data_out_valid : std_logic; + signal ymem_data_out : std_logic_vector(23 downto 0); + signal ymem_data_out_valid : std_logic; + +begin + register_file_out <= register_file; + + -- merge all stall sources + stall_flags(ST_FETCH) <= '1' when exec_loop_stall_rep = '1' or + memory_stall = '1' or + exec_loop_stall_do = '1' else '0'; + stall_flags(ST_FETCH2) <= '1' when exec_loop_stall_rep = '1' or + memory_stall = '1' or + exec_loop_stall_do = '1' else '0'; + stall_flags(ST_DECODE) <= '1' when exec_loop_stall_rep = '1' or + memory_stall = '1' or + exec_loop_stall_do = '1' else '0'; + stall_flags(ST_ADGEN) <= exec_loop_stall_do; +-- stall_flags(ST_ADGEN) <= '1' when memory_stall = '1' or +-- exec_loop_stall_do = '1' else '0'; +-- stall_flags(ST_EXEC) <= '0'; + stall_flags(ST_EXEC) <= exec_loop_stall_do; +-- stall_flags(ST_EXEC) <= '1' when memory_stall = '1' or +-- exec_loop_stall_do = '1' else '0'; + + shift_pipeline: process(clk, rst) is + procedure flush_pipeline_stage(stage: natural) is + begin + pipeline_regs(stage).pc <= (others => '1'); + pipeline_regs(stage).instr_word <= (others => '0'); + pipeline_regs(stage).act_array <= (others => '0'); + pipeline_regs(stage).instr_array <= INSTR_NOP; + pipeline_regs(stage).dble_word_instr <= '0'; + pipeline_regs(stage).dec_activate <= '0'; + pipeline_regs(stage).adgen_mode_a <= NOP; + pipeline_regs(stage).adgen_mode_b <= NOP; + pipeline_regs(stage).reg_wr_addr <= (others => '0'); + pipeline_regs(stage).reg_rd_addr <= (others => '0'); + pipeline_regs(stage).x_bus_rd_addr <= (others => '0'); + pipeline_regs(stage).x_bus_wr_addr <= (others => '0'); + pipeline_regs(stage).y_bus_rd_addr <= (others => '0'); + pipeline_regs(stage).y_bus_wr_addr <= (others => '0'); + pipeline_regs(stage).l_bus_addr <= (others => '0'); + pipeline_regs(stage).adgen_address_x <= (others => '0'); + pipeline_regs(stage).adgen_address_y <= (others => '0'); + pipeline_regs(stage).RAM_out_x <= (others => '0'); + pipeline_regs(stage).RAM_out_y <= (others => '0'); + pipeline_regs(stage).alu_ctrl.store_result <= '0'; + end procedure flush_pipeline_stage; + begin + if rising_edge(clk) then + if rst = '1' then + for i in 0 to PIPELINE_DEPTH-1 loop + flush_pipeline_stage(i); + end loop; + else + -- shift the pipeline registers when no stall applies + for i in 1 to PIPELINE_DEPTH-1 loop + if stall_flags(i) = '0' then + -- do not copy the pipeline registers from a stalled pipeline stage + -- for REP we do not flush +-- if stall_flags(i-1) = '1' then + if (stall_flags(i-1) = '1' and exec_loop_stall_rep = '0') or + (i = ST_ADGEN and memory_stall = '1' and exec_loop_stall_rep = '1') then + flush_pipeline_stage(i); + else + pipeline_regs(i) <= pipeline_regs(i-1); + end if; + end if; + end loop; + -- FETCH Pipeline Registers + if stall_flags(ST_FETCH) = '0' then + pipeline_regs(ST_FETCH).pc <= pc_new; + pipeline_regs(ST_FETCH).dec_activate <= '1'; + end if; + + -- FETCH2 Pipeline Registers + if stall_flags(ST_FETCH2) = '0' then + -- Normal pipeline operation? + -- Buffering of RAM output when stalling is performed in the memory management + if pmem_data_out_valid = '1' then + pipeline_regs(ST_FETCH2).instr_word <= pmem_data_out; + end if; + end if; + + -- DECODE Pipeline registers + if stall_flags(ST_DECODE) = '0' then + pipeline_regs(ST_DECODE).act_array <= dec_act_array; + pipeline_regs(ST_DECODE).instr_array <= dec_instr_array; + pipeline_regs(ST_DECODE).dble_word_instr <= dec_dble_word_instr; + pipeline_regs(ST_DECODE).reg_wr_addr <= dec_reg_wr_addr; + pipeline_regs(ST_DECODE).reg_rd_addr <= dec_reg_rd_addr; + pipeline_regs(ST_DECODE).x_bus_wr_addr <= dec_x_bus_wr_addr; + pipeline_regs(ST_DECODE).x_bus_rd_addr <= dec_x_bus_rd_addr; + pipeline_regs(ST_DECODE).y_bus_wr_addr <= dec_y_bus_wr_addr; + pipeline_regs(ST_DECODE).y_bus_rd_addr <= dec_y_bus_rd_addr; + pipeline_regs(ST_DECODE).l_bus_addr <= dec_l_bus_addr; + pipeline_regs(ST_DECODE).adgen_mode_a <= dec_adgen_mode_a; + pipeline_regs(ST_DECODE).adgen_mode_b <= dec_adgen_mode_b; + pipeline_regs(ST_DECODE).alu_ctrl <= dec_alu_ctrl; + end if; + + -- ADGEN Pipeline registers + if stall_flags(ST_ADGEN) = '0' then + pipeline_regs(ST_ADGEN).adgen_address_x <= adgen_address_out_x; + pipeline_regs(ST_ADGEN).adgen_address_y <= adgen_address_out_y; + end if; + if xmem_data_out_valid = '1' then + pipeline_regs(ST_ADGEN).RAM_out_x <= xmem_data_out; + end if; + if ymem_data_out_valid = '1' then + pipeline_regs(ST_ADGEN).RAM_out_y <= ymem_data_out; + end if; + + -- EXEC Pipeline stuff + if exec_bra_modify_pc = '1' or exec_loop_modify_pc = '1' then + -- clear the following pipeline stages, + -- since we modified the pc. + -- Do not flush ST_FETCH - it will hold the correct pc. + flush_pipeline_stage(ST_FETCH2); + flush_pipeline_stage(ST_DECODE); + flush_pipeline_stage(ST_ADGEN); + end if; + end if; + end if; + end process shift_pipeline; + + ------------------------------- + -- FETCH STAGE INSTANTIATION + ------------------------------- + inst_fetch_stage: fetch_stage port map( + pc_old => pc_old, + pc_new => pc_new, + modify_pc => fetch_modify_pc, + modified_pc => fetch_modified_pc, + register_file => register_file, + decrement_lc => fetch_decrement_lc, + perform_enddo => fetch_perform_enddo + ); + + pc_old <= pipeline_regs(ST_FETCH).pc; + + fetch_modify_pc <= '1' when exec_bra_modify_pc = '1' or exec_loop_modify_pc = '1' else '0'; + fetch_modified_pc <= exec_bra_modified_pc when exec_bra_modify_pc = '1' else + exec_loop_modified_pc; + + ------------------------------- + -- DECODE STAGE INSTANTIATION + ------------------------------- + inst_decode_stage : decode_stage port map( + activate_dec => dec_activate, + instr_word => dec_instr_word, + dble_word_instr => dec_dble_word_instr, + instr_array => dec_instr_array, + act_array => dec_act_array, + reg_wr_addr => dec_reg_wr_addr, + reg_rd_addr => dec_reg_rd_addr, + x_bus_wr_addr => dec_x_bus_wr_addr, + x_bus_rd_addr => dec_x_bus_rd_addr, + y_bus_wr_addr => dec_y_bus_wr_addr, + y_bus_rd_addr => dec_y_bus_rd_addr, + l_bus_addr => dec_l_bus_addr, + adgen_mode_a => dec_adgen_mode_a, + adgen_mode_b => dec_adgen_mode_b, + alu_ctrl => dec_alu_ctrl + ); + + dec_instr_word <= pipeline_regs(ST_DECODE-1).instr_word; + -- do not decode, when we have no valid instruction. This can happen when + -- 1) the pipeline just started its operation + -- 2) the pipeline was flushed due to a jump + -- 3) we are processing a instruction that consists of two words + dec_activate <= '1' when pipeline_regs(ST_DECODE-1).dec_activate = '1' and pipeline_regs(ST_DECODE).dble_word_instr = '0' else '0'; + + ------------------------------- + -- AGU STAGE INSTANTIATION + ------------------------------- + inst_adgen_stage: adgen_stage port map( + activate_adgen => adgen_activate, + activate_x_mem => adgen_activate_x_mem, + activate_y_mem => adgen_activate_y_mem, + activate_l_mem => adgen_activate_l_mem, + instr_word => adgen_instr_word, + instr_array => adgen_instr_array, + optional_ea_word => adgen_optional_ea_word, + register_file => register_file, + adgen_mode_a => adgen_mode_a, + adgen_mode_b => adgen_mode_b, + address_out_x => adgen_address_out_x, + address_out_y => adgen_address_out_y, + wr_R_port_A_valid => adgen_wr_R_port_A_valid, + wr_R_port_A => adgen_wr_R_port_A, + wr_R_port_B_valid => adgen_wr_R_port_B_valid, + wr_R_port_B => adgen_wr_R_port_B + ); + + adgen_activate <= pipeline_regs(ST_ADGEN-1).act_array(ACT_ADGEN); + adgen_activate_x_mem <= '1' when pipeline_regs(ST_ADGEN-1).act_array(ACT_X_MEM_RD) = '1' or + pipeline_regs(ST_ADGEN-1).act_array(ACT_X_MEM_WR) = '1' else '0'; + adgen_activate_y_mem <= '1' when pipeline_regs(ST_ADGEN-1).act_array(ACT_Y_MEM_RD) = '1' or + pipeline_regs(ST_ADGEN-1).act_array(ACT_Y_MEM_WR) = '1' else '0'; + adgen_activate_l_mem <= '1' when pipeline_regs(ST_ADGEN-1).act_array(ACT_L_BUS_RD) = '1' or + pipeline_regs(ST_ADGEN-1).act_array(ACT_L_BUS_WR) = '1' else '0'; + adgen_instr_word <= pipeline_regs(ST_ADGEN-1).instr_word; + adgen_instr_array <= pipeline_regs(ST_ADGEN-1).instr_array; + adgen_optional_ea_word <= pipeline_regs(ST_ADGEN-2).instr_word; + adgen_mode_a <= pipeline_regs(ST_ADGEN-1).adgen_mode_a; + adgen_mode_b <= pipeline_regs(ST_ADGEN-1).adgen_mode_b; + + ------------------------------- + -- EXECUTE STAGE INSTANTIATIONS + ------------------------------- + inst_exec_stage_alu: exec_stage_alu port map( + alu_activate => exec_alu_activate, + instr_word => exec_alu_instr_word, + alu_ctrl => exec_alu_ctrl, + register_file => register_file, + addr_r_in => exec_alu_addr_r_in, + addr_r_out => exec_alu_addr_r_out, + modify_accu => exec_alu_modify_accu, + dst_accu => exec_alu_dst_accu, + modified_accu => exec_alu_modified_accu, + modify_sr => exec_alu_modify_sr, + modified_sr => exec_alu_modified_sr + ); + + exec_alu_activate <= pipeline_regs(ST_EXEC-1).act_array(ACT_ALU); + exec_alu_instr_word <= pipeline_regs(ST_EXEC-1).instr_word; + exec_alu_ctrl <= pipeline_regs(ST_EXEC-1).alu_ctrl; + + exec_alu_addr_r_in <= unsigned(rf_reg_rd_data(BW_ADDRESS-1 downto 0)); + + inst_exec_stage_bit_modify: exec_stage_bit_modify port map( + instr_word => exec_bit_modify_instr_word, + instr_array => exec_bit_modify_instr_array, + src_operand => exec_bit_modify_src_operand, + register_file => register_file, + dst_operand => exec_bit_modify_dst_operand, + bit_cond_met => exec_bit_modify_bit_cond_met, + modify_sr => exec_bit_modify_modify_sr, + modified_sr => exec_bit_modify_modified_sr + ); + + exec_bit_modify_instr_word <= pipeline_regs(ST_EXEC-1).instr_word; + exec_bit_modify_instr_array <= pipeline_regs(ST_EXEC-1).instr_array; + exec_bit_modify_src_operand <= exec_src_operand; + + -- Writing to the register file using the 6 bit addressing scheme + -- sources are: + -- 1) X-RAM output + -- 2) Y-RAM output + -- 3) register file itself + -- 4) short immediate value (8 bit stored in instruction word) + -- 5) long immediate value (from optional effective address extension) + -- 5) address generated by the address generation unit (LUA instr) + exec_src_operand <= pipeline_regs(ST_EXEC-1).RAM_out_x when pipeline_regs(ST_EXEC-1).act_array(ACT_X_MEM_RD) = '1' else + pipeline_regs(ST_EXEC-1).RAM_out_y when pipeline_regs(ST_EXEC-1).act_array(ACT_Y_MEM_RD) = '1' else + rf_reg_rd_data when pipeline_regs(ST_EXEC-1).act_array(ACT_REG_RD) = '1' else + exec_imm_8bit when pipeline_regs(ST_EXEC-1).act_array(ACT_IMM_8BIT) = '1' else + exec_imm_12bit when pipeline_regs(ST_EXEC-1).act_array(ACT_IMM_12BIT) = '1' else + pipeline_regs(ST_EXEC-2).instr_word when pipeline_regs(ST_EXEC-1).act_array(ACT_IMM_LONG) = '1' else + std_logic_vector(resize(pipeline_regs(ST_EXEC-1).adgen_address_x, 24)); -- for LUA instr. + + -- Destination for the register file using the 6 bit addressing scheme. + -- Either read the bit modified version of the read value + -- or use the modified Rn in case of a NORM instruction +-- exec_dst_operand <= exec_bit_modify_dst_operand; + exec_dst_operand <= exec_bit_modify_dst_operand when pipeline_regs(ST_EXEC-1).act_array(ACT_NORM) = '0' else + std_logic_vector(resize(exec_alu_addr_r_out,24)); + + -- Unit to check whether cc (in Jcc, JScc, Tcc, ...) is true + inst_exec_stage_cc_flag_calc: exec_stage_cc_flag_calc port map( + instr_word => exec_cc_flag_calc_instr_word, + instr_array => exec_cc_flag_calc_instr_array, + register_file => register_file, + cc_flag_set => exec_cc_flag_set + ); + + exec_cc_flag_calc_instr_word <= pipeline_regs(ST_EXEC-1).instr_word; + exec_cc_flag_calc_instr_array <= pipeline_regs(ST_EXEC-1).instr_array; + + + inst_exec_stage_branch : exec_stage_branch port map( + activate_exec_bra => exec_bra_activate, + instr_word => exec_bra_instr_word, + instr_array => exec_bra_instr_array, + register_file => register_file, + jump_address => exec_bra_jump_address, + bit_cond_met => exec_bra_bit_cond_met, + cc_flag_set => exec_cc_flag_set, + push_stack => exec_bra_push_stack, + pop_stack => exec_bra_pop_stack, + modify_pc => exec_bra_modify_pc, + modified_pc => exec_bra_modified_pc, + modify_sr => exec_bra_modify_sr, + modified_sr => exec_bra_modified_sr + ); + + exec_bra_activate <= pipeline_regs(ST_EXEC-1).act_array(ACT_EXEC_BRA); + exec_bra_instr_word <= pipeline_regs(ST_EXEC-1).instr_word; + exec_bra_instr_array <= pipeline_regs(ST_EXEC-1).instr_array; + exec_bra_jump_address <= pipeline_regs(ST_EXEC-1).adgen_address_x when pipeline_regs(ST_EXEC-1).dble_word_instr = '0' else + unsigned(pipeline_regs(ST_EXEC-2).instr_word(BW_ADDRESS-1 downto 0)); + exec_bra_bit_cond_met <= exec_bit_modify_bit_cond_met; + + inst_exec_stage_cr_mod : exec_stage_cr_mod port map( + activate_exec_cr_mod => exec_cr_mod_activate, + instr_word => exec_cr_mod_instr_word, + instr_array => exec_cr_mod_instr_array, + register_file => register_file, + modify_sr => exec_cr_mod_modify_sr, + modified_sr => exec_cr_mod_modified_sr, + modify_omr => exec_cr_mod_modify_omr, + modified_omr => exec_cr_mod_modified_omr + ); + + exec_cr_mod_activate <= pipeline_regs(ST_EXEC-1).act_array(ACT_EXEC_CR_MOD); + exec_cr_mod_instr_word <= pipeline_regs(ST_EXEC-1).instr_word; + exec_cr_mod_instr_array <= pipeline_regs(ST_EXEC-1).instr_array; + + inst_exec_stage_loop: exec_stage_loop port map( + clk => clk, + rst => rst, + activate_exec_loop => exec_loop_activate, + instr_word => exec_loop_instr_word, + instr_array => exec_loop_instr_array, + loop_iterations => exec_loop_iterations, + loop_address => exec_loop_address, + loop_start_address => exec_loop_start_address, + register_file => register_file, + fetch_perform_enddo=> fetch_perform_enddo, + memory_stall => memory_stall, + push_stack => exec_loop_push_stack, + pop_stack => exec_loop_pop_stack, + stall_rep => exec_loop_stall_rep, + stall_do => exec_loop_stall_do, + modify_lc => exec_loop_modify_lc, + decrement_lc => exec_loop_decrement_lc, + modified_lc => exec_loop_modified_lc, + modify_la => exec_loop_modify_la, + modified_la => exec_loop_modified_la, + modify_pc => exec_loop_modify_pc, + modified_pc => exec_loop_modified_pc, + modify_sr => exec_loop_modify_sr, + modified_sr => exec_loop_modified_sr + ); + + exec_loop_activate <= pipeline_regs(ST_EXEC-1).act_array(ACT_EXEC_LOOP); + exec_loop_instr_word <= pipeline_regs(ST_EXEC-1).instr_word; + exec_loop_instr_array <= pipeline_regs(ST_EXEC-1).instr_array; + exec_loop_iterations <= unsigned(exec_src_operand(15 downto 0)); + -- from which source is our operand? + -- - XMEM + -- - YMEM + -- - Any register + -- - Immediate (from instruction word) +-- exec_src_operand <= unsigned(pipeline_regs(ST_EXEC-1).RAM_out_x(BW_ADDRESS-1 downto 0)) when +-- pipeline_regs(ST_EXEC-1).act_array(ACT_X_MEM_RD) = '1' else +-- unsigned(pipeline_regs(ST_EXEC-1).RAM_out_y(BW_ADDRESS-1 downto 0)) when +-- pipeline_regs(ST_EXEC-1).act_array(ACT_Y_MEM_RD) = '1' else +-- unsigned(rf_reg_rd_data(15 downto 0)) when +-- pipeline_regs(ST_EXEC-1).act_array(ACT_REG_RD) = '1' else +-- "00000000" & unsigned(pipeline_regs(ST_EXEC-1).instr_word(15 downto 8)); + + -- Loop address is given by the second instruction word of the DO instruction. + -- This address is available one previous stage within the pipeline + exec_loop_address <= unsigned(pipeline_regs(ST_EXEC-2).instr_word(BW_ADDRESS-1 downto 0)) - 1; + -- one more stage before we find the programm counter of the first instruction to be executed in a DO loop + exec_loop_start_address <= unsigned(pipeline_regs(ST_EXEC-3).pc); + + -- For the 8 bit immediate is can be either a fractional (registers x0,x1,y0,y1,a,b) or an unsigned (the rest) + exec_imm_8bit(23 downto 16) <= (others => '0') when rf_reg_wr_addr(5 downto 2) /= "0001" and rf_reg_wr_addr(5 downto 1) /= "00111" else + pipeline_regs(ST_EXEC-1).instr_word(15 downto 8); + exec_imm_8bit(15 downto 8) <= (others => '0'); + exec_imm_8bit( 7 downto 0) <= (others => '0') when rf_reg_wr_addr(5 downto 2) = "0001" or rf_reg_wr_addr(5 downto 1) = "00111" else + pipeline_regs(ST_EXEC-1).instr_word(15 downto 8); + -- The 12 bit immediate stems from the instruction word + exec_imm_12bit(23 downto 12) <= (others => '0'); + exec_imm_12bit(11 downto 0) <= pipeline_regs(ST_EXEC-1).instr_word(3 downto 0) & pipeline_regs(ST_EXEC-1).instr_word(15 downto 8); + ----------------- + -- REGISTER FILE + ----------------- + inst_reg_file: reg_file port map( + clk => clk, + rst => rst, + register_file => register_file, + wr_R_port_A_valid => rf_wr_R_port_A_valid, + wr_R_port_A => adgen_wr_R_port_A, + wr_R_port_B_valid => rf_wr_R_port_B_valid, + wr_R_port_B => adgen_wr_R_port_B, + reg_wr_addr => rf_reg_wr_addr, + reg_wr_addr_valid => rf_reg_wr_addr_valid, + reg_wr_data => rf_reg_wr_data, + reg_rd_addr => rf_reg_rd_addr, + reg_rd_data => rf_reg_rd_data, + alu_wr_valid => rf_alu_wr_valid, + alu_wr_addr => exec_alu_dst_accu, + alu_wr_data => exec_alu_modified_accu, + X_bus_rd_addr => rf_X_bus_rd_addr, + X_bus_data_out => rf_X_bus_data_out, + X_bus_wr_addr => rf_X_bus_wr_addr , + X_bus_wr_valid => rf_X_bus_wr_valid, + X_bus_data_in => rf_X_bus_data_in , + Y_bus_rd_addr => rf_Y_bus_rd_addr , + Y_bus_data_out => rf_Y_bus_data_out, + Y_bus_wr_addr => rf_Y_bus_wr_addr , + Y_bus_wr_valid => rf_Y_bus_wr_valid, + Y_bus_data_in => rf_Y_bus_data_in , + L_bus_rd_addr => rf_L_bus_rd_addr , + L_bus_rd_valid => rf_L_bus_rd_valid, + L_bus_wr_addr => rf_L_bus_wr_addr , + L_bus_wr_valid => rf_L_bus_wr_valid, + push_stack => push_stack, + pop_stack => pop_stack, + set_sr => rf_set_sr, + new_sr => rf_new_sr, + set_omr => rf_set_omr, + new_omr => rf_new_omr, + set_la => rf_set_la, + new_la => rf_new_la, + dec_lc => rf_dec_lc, + set_lc => rf_set_lc, + new_lc => rf_new_lc + ); + + ----------------- + -- BUSES (X,Y,L) + ----------------- + rf_X_bus_wr_valid <= pipeline_regs(ST_EXEC-1).act_array(ACT_X_BUS_WR); + rf_X_bus_wr_addr <= pipeline_regs(ST_EXEC-1).x_bus_wr_addr; + rf_X_bus_rd_addr <= pipeline_regs(ST_EXEC-1).x_bus_rd_addr; + rf_X_bus_data_in <= rf_X_bus_data_out when pipeline_regs(ST_EXEC-1).act_array(ACT_X_BUS_RD) = '1' else + pipeline_regs(ST_EXEC-1).RAM_out_x; -- when pipeline_regs(ST_EXEC-1).act_array(ACT_X_MEM_RD) = '1' else + + rf_Y_bus_wr_valid <= pipeline_regs(ST_EXEC-1).act_array(ACT_Y_BUS_WR); + rf_Y_bus_wr_addr <= pipeline_regs(ST_EXEC-1).y_bus_wr_addr; + rf_Y_bus_rd_addr <= pipeline_regs(ST_EXEC-1).y_bus_rd_addr; + rf_Y_bus_data_in <= rf_Y_bus_data_out when pipeline_regs(ST_EXEC-1).act_array(ACT_Y_BUS_RD) = '1' else + pipeline_regs(ST_EXEC-1).RAM_out_y; -- when pipeline_regs(ST_EXEC-1).act_array(ACT_Y_MEM_RD) = '1' else + + rf_L_bus_wr_valid <= pipeline_regs(ST_EXEC-1).act_array(ACT_L_BUS_WR); + rf_L_bus_rd_valid <= pipeline_regs(ST_EXEC-1).act_array(ACT_L_BUS_RD); + rf_L_bus_wr_addr <= pipeline_regs(ST_EXEC-1).l_bus_addr; -- equal to bits in instruction word + rf_L_bus_rd_addr <= pipeline_regs(ST_EXEC-1).l_bus_addr; -- could be simplified by taking these bits.. + + -- writing to the R registers within the ADGEN stage has to be prevented when + -- 1) a jump is currently being executed (which is detected in the exec stage) + -- 2) stall cycles occur. In this case the write will happen in the last cycle, when we stop stalling. + -- 3) a memory access results in a stall (e.g. caused by the instruction to REP) + rf_wr_R_port_A_valid <= '0' when stall_flags(ST_ADGEN) = '1' or + exec_bra_modify_pc = '1' or + memory_stall = '1' else + adgen_wr_R_port_A_valid; + rf_wr_R_port_B_valid <= '0' when stall_flags(ST_ADGEN) = '1' or + exec_bra_modify_pc = '1' or + memory_stall = '1' else + adgen_wr_R_port_B_valid; + + + rf_reg_wr_addr <= pipeline_regs(ST_EXEC-1).reg_wr_addr; + -- can be set due to + -- 1) normal write operation (e.g., move) + -- 2) conditional move (Tcc) + rf_reg_wr_addr_valid <= '1' when pipeline_regs(ST_EXEC-1).act_array(ACT_REG_WR) = '1' else + exec_cc_flag_set when pipeline_regs(ST_EXEC-1).act_array(ACT_REG_WR_CC) = '1' else '0'; + rf_reg_wr_data <= exec_dst_operand; + + rf_reg_rd_addr <= pipeline_regs(ST_EXEC-1).reg_rd_addr; + + -- Writing from the ALU can depend on the condition code (Tcc) instruction + rf_alu_wr_valid <= exec_cc_flag_set when pipeline_regs(ST_EXEC-1).act_array(ACT_ALU_WR_CC) = '1' else + exec_alu_modify_accu; + + push_stack.valid <= '1' when exec_bra_push_stack.valid = '1' or exec_loop_push_stack.valid = '1' else '0'; + push_stack.content <= exec_bra_push_stack.content when exec_bra_push_stack.valid = '1' else + exec_loop_push_stack.content; + -- for jump to subroutine store the pc of the subsequent instruction + push_stack.pc <= pipeline_regs(ST_EXEC-2).pc when exec_bra_push_stack.valid = '1' and pipeline_regs(ST_EXEC-1).dble_word_instr = '0' else + pipeline_regs(ST_EXEC-3).pc when exec_bra_push_stack.valid = '1' and pipeline_regs(ST_EXEC-1).dble_word_instr = '1' else + exec_loop_push_stack.pc when exec_loop_push_stack.valid = '1' else + (others => '0'); + + pop_stack.valid <= '1' when exec_bra_pop_stack.valid = '1' or exec_loop_pop_stack.valid = '1' else '0'; + + rf_set_sr <= '1' when exec_bra_modify_sr = '1' or + exec_cr_mod_modify_sr = '1' or + exec_loop_modify_sr = '1' or + exec_alu_modify_sr = '1' or + exec_bit_modify_modify_sr = '1' else '0'; + rf_new_sr <= exec_bra_modified_sr when exec_bra_modify_sr = '1' else + exec_cr_mod_modified_sr when exec_cr_mod_modify_sr = '1' else + exec_loop_modified_sr when exec_loop_modify_sr = '1' else + exec_alu_modified_sr when exec_alu_modify_sr = '1' else + exec_bit_modify_modified_sr; -- when exec_bit_modify_modify_sr = '1' else + + rf_set_omr <= exec_cr_mod_modify_omr; + rf_new_omr <= exec_cr_mod_modified_omr; + rf_set_lc <= exec_loop_modify_lc; + rf_new_lc <= exec_loop_modified_lc; + rf_set_la <= exec_loop_modify_la; + rf_new_la <= exec_loop_modified_la; + + rf_dec_lc <= '1' when exec_loop_decrement_lc = '1' or fetch_decrement_lc = '1' else '0'; + + --------------------- + -- MEMORY MANAGEMENT + --------------------- + MMU_inst: memory_management port map ( + clk => clk, + rst => rst, + stall_flags => stall_flags, + memory_stall => memory_stall, + data_rom_enable => register_file.omr(2), + pmem_ctrl_in => pmem_ctrl_in, + pmem_ctrl_out => pmem_ctrl_out, + xmem_ctrl_in => xmem_ctrl_in, + xmem_ctrl_out => xmem_ctrl_out, + ymem_ctrl_in => ymem_ctrl_in, + ymem_ctrl_out => ymem_ctrl_out + ); + + ------------------ + -- Program Memory + ------------------ + pmem_ctrl_in.rd_addr <= pc_new; + pmem_ctrl_in.rd_en <= '1' when stall_flags(ST_FETCH) = '0' else '0'; + -- TODO: Writing to PMEM! + pmem_ctrl_in.wr_addr <= (others => '0'); + pmem_ctrl_in.wr_en <= '0'; + pmem_ctrl_in.data_in <= (others => '0'); + + pmem_data_out <= pmem_ctrl_out.data_out; + pmem_data_out_valid <= pmem_ctrl_out.data_out_valid; + + + ------------------ + -- X Memory + ------------------ + -- Either take the result of the AGU or use the short absolute value stored in the instruction word + xmem_ctrl_in.rd_addr <= adgen_address_out_x when pipeline_regs(ST_ADGEN-1).act_array(ACT_ADGEN) = '1' else + "0000000000" & unsigned(pipeline_regs(ST_ADGEN-1).instr_word(13 downto 8)); + xmem_ctrl_in.rd_en <= '1' when pipeline_regs(ST_ADGEN-1).act_array(ACT_X_MEM_RD) = '1' else '0'; + -- Either take the result of the AGU or use the absolute value stored in the instruction word + xmem_ctrl_in.wr_addr <= pipeline_regs(ST_EXEC-1).adgen_address_x when pipeline_regs(ST_EXEC-1).act_array(ACT_ADGEN) = '1' else + "0000000000" & unsigned(pipeline_regs(ST_EXEC-1).instr_word(13 downto 8)); + xmem_ctrl_in.wr_en <= '1' when pipeline_regs(ST_EXEC-1).act_array(ACT_X_MEM_WR) = '1' else '0'; + xmem_ctrl_in.data_in <= rf_X_bus_data_out when pipeline_regs(ST_EXEC-1).act_array(ACT_X_BUS_RD) = '1' or + pipeline_regs(ST_EXEC-1).act_array(ACT_L_BUS_RD) = '1' else + exec_dst_operand; + + xmem_data_out <= xmem_ctrl_out.data_out; + xmem_data_out_valid <= xmem_ctrl_out.data_out_valid; + + ------------------ + -- Y Memory + ------------------ + -- Either take the result of the AGU or use the absolute value stored in the instruction word + ymem_ctrl_in.rd_addr <= adgen_address_out_y when pipeline_regs(ST_ADGEN-1).act_array(ACT_ADGEN) = '1' else + "0000000000" & unsigned(pipeline_regs(ST_ADGEN-1).instr_word(13 downto 8)); + ymem_ctrl_in.rd_en <= '1' when pipeline_regs(ST_ADGEN-1).act_array(ACT_Y_MEM_RD) = '1' else '0'; + -- Either take the result of the AGU or use the absolute value stored in the instruction word + ymem_ctrl_in.wr_addr <= pipeline_regs(ST_EXEC-1).adgen_address_y when pipeline_regs(ST_EXEC-1).act_array(ACT_ADGEN) = '1' else + "0000000000" & unsigned(pipeline_regs(ST_EXEC-1).instr_word(13 downto 8)); + ymem_ctrl_in.wr_en <= '1' when pipeline_regs(ST_EXEC-1).act_array(ACT_Y_MEM_WR) = '1' else '0'; + ymem_ctrl_in.data_in <= rf_Y_bus_data_out when pipeline_regs(ST_EXEC-1).act_array(ACT_Y_BUS_RD) = '1' or + pipeline_regs(ST_EXEC-1).act_array(ACT_L_BUS_RD) = '1' else + exec_dst_operand; + + ymem_data_out <= ymem_ctrl_out.data_out; + ymem_data_out_valid <= ymem_ctrl_out.data_out_valid; + + +end architecture rtl; diff --git a/FPGA_by_Fredi/DSP/src/reg_file.vhd b/FPGA_by_Fredi/DSP/src/reg_file.vhd new file mode 100644 index 0000000..7f3244c --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/reg_file.vhd @@ -0,0 +1,679 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; +library work; +use work.parameter_pkg.all; +use work.types_pkg.all; +use work.constants_pkg.all; + +entity reg_file is port( + clk, rst : in std_logic; + register_file : out register_file_type; + wr_R_port_A_valid : in std_logic; + wr_R_port_A : in addr_wr_port_type; + wr_R_port_B_valid : in std_logic; + wr_R_port_B : in addr_wr_port_type; + alu_wr_valid : in std_logic; + alu_wr_addr : in std_logic; + alu_wr_data : in signed(55 downto 0); + reg_wr_addr : in std_logic_vector(5 downto 0); + reg_wr_addr_valid : in std_logic; + reg_wr_data : in std_Logic_vector(23 downto 0); + reg_rd_addr : in std_logic_vector(5 downto 0); + reg_rd_data : out std_Logic_vector(23 downto 0); + X_bus_rd_addr : in std_logic_vector(1 downto 0); + X_bus_data_out : out std_logic_vector(23 downto 0); + X_bus_wr_addr : in std_logic_vector(1 downto 0); + X_bus_wr_valid : in std_logic; + X_bus_data_in : in std_logic_vector(23 downto 0); + Y_bus_rd_addr : in std_logic_vector(1 downto 0); + Y_bus_data_out : out std_logic_vector(23 downto 0); + Y_bus_wr_addr : in std_logic_vector(1 downto 0); + Y_bus_wr_valid : in std_logic; + Y_bus_data_in : in std_logic_vector(23 downto 0); + L_bus_rd_addr : in std_logic_vector(2 downto 0); + L_bus_rd_valid : in std_logic; + L_bus_wr_addr : in std_logic_vector(2 downto 0); + L_bus_wr_valid : in std_logic; + push_stack : in push_stack_type; + pop_stack : in pop_stack_type; + set_sr : in std_logic; + new_sr : in std_logic_vector(15 downto 0); + set_omr : in std_logic; + new_omr : in std_logic_vector(7 downto 0); + dec_lc : in std_logic; + set_lc : in std_logic; + new_lc : in unsigned(15 downto 0); + set_la : in std_logic; + new_la : in unsigned(BW_ADDRESS-1 downto 0) +); +end entity; + + +architecture rtl of reg_file is + + signal addr_r : addr_array; + signal addr_m : addr_array; + signal addr_n : addr_array; + + signal loop_address : unsigned(BW_ADDRESS-1 downto 0); + signal loop_counter : unsigned(15 downto 0); + + -- condition code register + signal ccr : std_logic_vector(7 downto 0); + -- mode register + signal mr : std_logic_vector(7 downto 0); + -- status register = mode register + condition code register + signal sr : std_logic_vector(15 downto 0); + -- operation mode register + signal omr : std_logic_vector(7 downto 0); + + signal stack_pointer : unsigned(5 downto 0); + signal system_stack_ssh : stack_array_type; + signal system_stack_ssl : stack_array_type; + + signal x0 : signed(23 downto 0); + signal x1 : signed(23 downto 0); + signal y0 : signed(23 downto 0); + signal y1 : signed(23 downto 0); + + signal a0 : signed(23 downto 0); + signal a1 : signed(23 downto 0); + signal a2 : signed(7 downto 0); + + signal b0 : signed(23 downto 0); + signal b1 : signed(23 downto 0); + signal b2 : signed(7 downto 0); + + signal limited_a1 : signed(23 downto 0); + signal limited_b1 : signed(23 downto 0); + signal limited_a0 : signed(23 downto 0); + signal limited_b0 : signed(23 downto 0); + signal set_limiting_flag : std_logic; + signal X_bus_rd_limited_a : std_logic; + signal X_bus_rd_limited_b : std_logic; + signal Y_bus_rd_limited_a : std_logic; + signal Y_bus_rd_limited_b : std_logic; + signal reg_rd_limited_a : std_logic; + signal reg_rd_limited_b : std_logic; + signal rd_limited_a : std_logic; + signal rd_limited_b : std_logic; + +begin + + + + sr <= mr & ccr; + + register_file.addr_r <= addr_r; + register_file.addr_n <= addr_n; + register_file.addr_m <= addr_m; + register_file.lc <= loop_counter; + register_file.la <= loop_address; + register_file.ccr <= ccr; + register_file.mr <= mr; + register_file.sr <= sr; + register_file.omr <= omr; + register_file.stack_pointer <= stack_pointer; + register_file.current_ssh <= system_stack_ssh(to_integer(stack_pointer(3 downto 0))); + register_file.current_ssl <= system_stack_ssl(to_integer(stack_pointer(3 downto 0))); + register_file.a <= a2 & a1 & a0; + register_file.b <= b2 & b1 & b0; + register_file.x0 <= x0; + register_file.x1 <= x1; + register_file.y0 <= y0; + register_file.y1 <= y1; + + + global_register_file: process(clk) is + variable stack_pointer_plus_1 : unsigned(3 downto 0); + variable reg_addr : integer range 0 to 7; + begin + if rising_edge(clk) then + if rst = '1' then + addr_r <= (others => (others => '0')); + addr_n <= (others => (others => '0')); + addr_m <= (others => (others => '1')); + ccr <= (others => '0'); + mr <= (others => '0'); + omr <= (others => '0'); + system_stack_ssl <= (others => (others => '0')); + system_stack_ssh <= (others => (others => '0')); + stack_pointer <= (others => '0'); + loop_counter <= (others => '0'); + loop_address <= (others => '0'); + x0 <= (others => '0'); + x1 <= (others => '0'); + y0 <= (others => '0'); + y1 <= (others => '0'); + a0 <= (others => '0'); + a1 <= (others => '0'); + a2 <= (others => '0'); + b0 <= (others => '0'); + b1 <= (others => '0'); + b2 <= (others => '0'); + else + reg_addr := to_integer(unsigned(reg_wr_addr(2 downto 0))); + ----------------------------------------------------------------------- + -- General write port to register file using 6 bit addressing scheme + ----------------------------------------------------------------------- + if reg_wr_addr_valid = '1' then + case reg_wr_addr(5 downto 3) is + -- X0, X1, Y0, Y1 + when "000" => + case reg_wr_addr(2 downto 0) is + when "100" => + x0 <= signed(reg_wr_data); + when "101" => + x1 <= signed(reg_wr_data); + when "110" => + y0 <= signed(reg_wr_data); + when "111" => + y1 <= signed(reg_wr_data); + when others => + end case; + + -- A0, B0, A2, B2, A1, B1, A, B + when "001" => + case reg_wr_addr(2 downto 0) is + when "000" => + a0 <= signed(reg_wr_data); + when "001" => + b0 <= signed(reg_wr_data); + when "010" => + a2 <= signed(reg_wr_data(7 downto 0)); + when "011" => + b2 <= signed(reg_wr_data(7 downto 0)); + when "100" => + a1 <= signed(reg_wr_data); + when "101" => + b1 <= signed(reg_wr_data); + when "110" => + a2 <= (others => reg_wr_data(23)); + a1 <= signed(reg_wr_data); + a0 <= (others => '0'); + when "111" => + b2 <= (others => reg_wr_data(23)); + b1 <= signed(reg_wr_data); + b0 <= (others => '0'); + when others => + end case; + + -- R0-R7 + when "010" => + addr_r(reg_addr) <= unsigned(reg_wr_data(BW_ADDRESS-1 downto 0)); + + -- N0-N7 + when "011" => + addr_n(reg_addr) <= unsigned(reg_wr_data(BW_ADDRESS-1 downto 0)); + + -- M0-M7 + when "100" => + addr_m(reg_addr) <= unsigned(reg_wr_data(BW_ADDRESS-1 downto 0)); + + -- SR, OMR, SP, SSH, SSL, LA, LC + when "111" => + case reg_wr_addr(2 downto 0) is + -- SR + when "001" => + mr <= reg_wr_data(15 downto 8); + ccr <= reg_wr_data( 7 downto 0); + + -- OMR + when "010" => + omr <= reg_wr_data(7 downto 0); + + -- SP + when "011" => + stack_pointer <= unsigned(reg_wr_data(5 downto 0)); + + -- SSH + when "100" => + system_stack_ssh(to_integer(stack_pointer_plus_1)) <= reg_wr_data(BW_ADDRESS-1 downto 0); + -- increase stack after writing + stack_pointer(3 downto 0) <= stack_pointer_plus_1; + -- test whether stack is full, if so set the stack error flag (SE) + if stack_pointer(3 downto 0) = "1111" then + stack_pointer(4) <= '1'; + end if; + + -- SSL + when "101" => + system_stack_ssl(to_integer(stack_pointer)) <= reg_wr_data(BW_ADDRESS-1 downto 0); + + -- LA + when "110" => + loop_address <= unsigned(reg_wr_data(BW_ADDRESS-1 downto 0)); + + -- LC + when "111" => + loop_counter <= unsigned(reg_wr_data(15 downto 0)); + + when others => + end case; + when others => + end case; + end if; + + ---------------- + -- X BUS Write + ---------------- + if X_bus_wr_valid = '1' then + case X_bus_wr_addr is + when "00" => + x0 <= signed(X_bus_data_in); + when "01" => + x1 <= signed(X_bus_data_in); + when "10" => + a2 <= (others => X_bus_data_in(23)); + a1 <= signed(X_bus_data_in); + a0 <= (others => '0'); + when others => + b2 <= (others => X_bus_data_in(23)); + b1 <= signed(X_bus_data_in); + b0 <= (others => '0'); + end case; + end if; + ---------------- + -- Y BUS Write + ---------------- + if Y_bus_wr_valid = '1' then + case Y_bus_wr_addr is + when "00" => + y0 <= signed(Y_bus_data_in); + when "01" => + y1 <= signed(Y_bus_data_in); + when "10" => + a2 <= (others => Y_bus_data_in(23)); + a1 <= signed(Y_bus_data_in); + a0 <= (others => '0'); + when others => + b2 <= (others => Y_bus_data_in(23)); + b1 <= signed(Y_bus_data_in); + b0 <= (others => '0'); + end case; + end if; + ------------------ + -- L BUS Write + ------------------ + if L_bus_wr_valid = '1' then + case L_bus_wr_addr is + -- A10 + when "000" => + a1 <= signed(X_bus_data_in); + a0 <= signed(Y_bus_data_in); + -- B10 + when "001" => + b1 <= signed(X_bus_data_in); + b0 <= signed(Y_bus_data_in); + -- X + when "010" => + x1 <= signed(X_bus_data_in); + x0 <= signed(Y_bus_data_in); + -- Y + when "011" => + y1 <= signed(X_bus_data_in); + y0 <= signed(Y_bus_data_in); + -- A + when "100" => + a2 <= (others => X_bus_data_in(23)); + a1 <= signed(X_bus_data_in); + a0 <= signed(Y_bus_data_in); + -- B + when "101" => + b2 <= (others => X_bus_data_in(23)); + b1 <= signed(X_bus_data_in); + b0 <= signed(Y_bus_data_in); + -- AB + when "110" => + a2 <= (others => X_bus_data_in(23)); + a1 <= signed(X_bus_data_in); + a0 <= (others => '0'); + b2 <= (others => Y_bus_data_in(23)); + b1 <= signed(Y_bus_data_in); + b0 <= (others => '0'); + -- BA + when others => + a2 <= (others => Y_bus_data_in(23)); + a1 <= signed(Y_bus_data_in); + a0 <= (others => '0'); + b2 <= (others => X_bus_data_in(23)); + b1 <= signed(X_bus_data_in); + b0 <= (others => '0'); + end case; + end if; + + --------------------- + -- STATUS REGISTERS + --------------------- + if set_sr = '1' then + ccr <= new_sr( 7 downto 0); + mr <= new_sr(15 downto 8); + end if; + if set_omr = '1' then + omr <= new_omr; + end if; + -- data limiter active? + -- listing this statement after the set_sr test results + -- in the correct behaviour for ALU operations with parallel move + if set_limiting_flag = '1' then + ccr(6) <= '1'; + end if; + + -------------------- + -- LOOP REGISTERS + -------------------- + if set_la = '1' then + loop_address <= new_la; + end if; + if set_lc = '1' then + loop_counter <= new_lc; + end if; + if dec_lc = '1' then + loop_counter <= loop_counter - 1; + end if; + + --------------------- + -- ADDRESS REGISTER + --------------------- + if wr_R_port_A_valid = '1' then + addr_r(to_integer(wr_R_port_A.reg_number)) <= wr_R_port_A.reg_value; + end if; + if wr_R_port_B_valid = '1' then + addr_r(to_integer(wr_R_port_B.reg_number)) <= wr_R_port_B.reg_value; + end if; + + ------------------------- + -- ALU ACCUMULATOR WRITE + ------------------------- + if alu_wr_valid = '1' then + if alu_wr_addr = '0' then + a2 <= alu_wr_data(55 downto 48); + a1 <= alu_wr_data(47 downto 24); + a0 <= alu_wr_data(23 downto 0); + else + b2 <= alu_wr_data(55 downto 48); + b1 <= alu_wr_data(47 downto 24); + b0 <= alu_wr_data(23 downto 0); + end if; + end if; + + --------------------- + -- STACK CONTROLLER + --------------------- + stack_pointer_plus_1 := stack_pointer(3 downto 0) + 1; + if push_stack.valid = '1' then + -- increase stack after writing + stack_pointer(3 downto 0) <= stack_pointer_plus_1; + -- test whether stack is full, if so set the stack error flag (SE) + if stack_pointer(3 downto 0) = "1111" then + stack_pointer(4) <= '1'; + end if; + case push_stack.content is + when PC => + system_stack_ssh(to_integer(stack_pointer_plus_1)) <= std_logic_vector(push_stack.pc); + + when PC_AND_SR => + system_stack_ssh(to_integer(stack_pointer_plus_1)) <= std_logic_vector(push_stack.pc); + system_stack_ssl(to_integer(stack_pointer_plus_1)) <= SR; + + when LA_AND_LC => + system_stack_ssh(to_integer(stack_pointer_plus_1)) <= std_logic_vector(loop_address); + system_stack_ssl(to_integer(stack_pointer_plus_1)) <= std_logic_vector(loop_counter); + + end case; + end if; + + -- decrease stack pointer + if pop_stack.valid = '1' then + stack_pointer(3 downto 0) <= stack_pointer(3 downto 0) - 1; + -- if stack is empty set the underflow flag (bit 5, UF) and the stack error flag (bit 4, SE) + if stack_pointer(3 downto 0) = "0000" then + stack_pointer(5) <= '1'; + stack_pointer(4) <= '1'; + end if; + end if; + end if; + end if; + end process; + + + x_bus_rd_port: process(X_bus_rd_addr,x0,x1,a1,b1,limited_a1,limited_b1, + L_bus_rd_addr,L_bus_rd_valid,y1) is + begin + X_bus_rd_limited_a <= '0'; + X_bus_rd_limited_b <= '0'; + case X_bus_rd_addr is + when "00" => X_bus_data_out <= std_logic_vector(x0); + when "01" => X_bus_data_out <= std_logic_vector(x1); + when "10" => X_bus_data_out <= std_logic_vector(limited_a1); X_bus_rd_limited_a <= '1'; + when others => X_bus_data_out <= std_logic_vector(limited_b1); X_bus_rd_limited_b <= '1'; + end case; + if L_bus_rd_valid = '1' then + case L_bus_rd_addr is + when "000" => X_bus_data_out <= std_logic_vector(a1); + when "001" => X_bus_data_out <= std_logic_vector(b1); + when "010" => X_bus_data_out <= std_logic_vector(x1); + when "011" => X_bus_data_out <= std_logic_vector(y1); + when "100" => X_bus_data_out <= std_logic_vector(limited_a1); X_bus_rd_limited_a <= '1'; + when "101" => X_bus_data_out <= std_logic_vector(limited_b1); X_bus_rd_limited_b <= '1'; + when "110" => X_bus_data_out <= std_logic_vector(limited_a1); X_bus_rd_limited_a <= '1'; + when others => X_bus_data_out <= std_logic_vector(limited_b1); X_bus_rd_limited_b <= '1'; + end case; + end if; + end process x_bus_rd_port; + + y_bus_rd_port: process(Y_bus_rd_addr,y0,y1,a1,b1,limited_a1,limited_b1, + L_bus_rd_addr,L_bus_rd_valid,a0,b0,x0,limited_a0,limited_b0) is + begin + Y_bus_rd_limited_a <= '0'; + Y_bus_rd_limited_b <= '0'; + case Y_bus_rd_addr is + when "00" => Y_bus_data_out <= std_logic_vector(y0); + when "01" => Y_bus_data_out <= std_logic_vector(y1); + when "10" => Y_bus_data_out <= std_logic_vector(limited_a1); Y_bus_rd_limited_a <= '1'; + when others => Y_bus_data_out <= std_logic_vector(limited_b1); Y_bus_rd_limited_b <= '1'; + end case; + if L_bus_rd_valid = '1' then + case L_bus_rd_addr is + when "000" => Y_bus_data_out <= std_logic_vector(a0); + when "001" => Y_bus_data_out <= std_logic_vector(b0); + when "010" => Y_bus_data_out <= std_logic_vector(x0); + when "011" => Y_bus_data_out <= std_logic_vector(y0); + when "100" => Y_bus_data_out <= std_logic_vector(limited_a0); Y_bus_rd_limited_a <= '1'; + when "101" => Y_bus_data_out <= std_logic_vector(limited_b0); Y_bus_rd_limited_b <= '1'; + when "110" => Y_bus_data_out <= std_logic_vector(limited_b1); Y_bus_rd_limited_b <= '1'; + when others => Y_bus_data_out <= std_logic_vector(limited_a1); Y_bus_rd_limited_a <= '1'; + end case; + end if; + end process y_bus_rd_port; + + + reg_rd_port: process(reg_rd_addr, x0,x1,y0,y1,a0,a1,a2,b0,b1,b2, + omr,ccr,mr,addr_r,addr_n,addr_m,stack_pointer, + loop_address,loop_counter,system_stack_ssl,system_stack_ssh) is + variable reg_addr : integer range 0 to 7; + begin + reg_addr := to_integer(unsigned(reg_rd_addr(2 downto 0))); + reg_rd_data <= (others => '0'); + reg_rd_limited_a <= '0'; + reg_rd_limited_b <= '0'; + + case reg_rd_addr(5 downto 3) is + -- X0, X1, Y0, Y1 + when "000" => + case reg_rd_addr(2 downto 0) is + when "100" => + reg_rd_data <= std_logic_vector(x0); + when "101" => + reg_rd_data <= std_logic_vector(x1); + when "110" => + reg_rd_data <= std_logic_vector(y0); + when "111" => + reg_rd_data <= std_logic_vector(y1); + when others => + end case; + + -- A0, B0, A2, B2, A1, B1, A, B + when "001" => + case reg_rd_addr(2 downto 0) is + when "000" => + reg_rd_data <= std_logic_vector(a0); + when "001" => + reg_rd_data <= std_logic_vector(b0); + when "010" => + -- MSBs are read as zero! + reg_rd_data(23 downto 8) <= (others => '0'); + reg_rd_data(7 downto 0) <= std_logic_vector(a2); + when "011" => + -- MSBs are read as zero! + reg_rd_data(23 downto 8) <= (others => '0'); + reg_rd_data(7 downto 0) <= std_logic_vector(b2); + when "100" => + reg_rd_data <= std_logic_vector(a1); + when "101" => + reg_rd_data <= std_logic_vector(b1); + when "110" => + reg_rd_data <= std_logic_vector(limited_a1); + reg_rd_limited_a <= '1'; + when "111" => + reg_rd_data <= std_logic_vector(limited_b1); + reg_rd_limited_b <= '1'; + when others => + end case; + + -- R0-R7 + when "010" => + reg_rd_data <= std_logic_vector(resize(addr_r(reg_addr), 24)); + + -- N0-N7 + when "011" => + reg_rd_data <= std_logic_vector(resize(addr_n(reg_addr), 24)); + + -- M0-M7 + when "100" => + reg_rd_data <= std_logic_vector(resize(addr_m(reg_addr), 24)); + + -- SR, OMR, SP, SSH, SSL, LA, LC + when "111" => + case reg_wr_addr(2 downto 0) is + -- SR + when "001" => + reg_rd_data(23 downto 16) <= (others => '0'); + reg_rd_data(15 downto 0) <= mr & ccr; + + -- OMR + when "010" => + reg_rd_data(23 downto 8) <= (others => '0'); + reg_rd_data( 7 downto 0) <= omr; + + -- SP + when "011" => + reg_rd_data(23 downto 6) <= (others => '0'); + reg_rd_data(5 downto 0) <= std_logic_vector(stack_pointer); + + -- SSH + when "100" => +-- TODO! +-- system_stack_ssh(to_integer(stack_pointer_plus_1)) <= reg_wr_data(BW_ADDRESS-1 downto 0); +-- -- increase stack after writing +-- stack_pointer(3 downto 0) <= stack_pointer_plus_1; +-- -- test whether stack is full, if so set the stack error flag (SE) +-- if stack_pointer(3 downto 0) = "1111" then +-- stack_pointer(4) <= '1'; +-- end if; + + -- SSL + when "101" => + reg_rd_data <= (others => '0'); + reg_rd_data(BW_ADDRESS-1 downto 0) <= std_logic_vector(system_stack_ssl(to_integer(stack_pointer))); + + -- LA + when "110" => + reg_rd_data <= (others => '0'); + reg_rd_data(BW_ADDRESS-1 downto 0) <= std_logic_vector(loop_address); + + -- LC + when "111" => + reg_rd_data <= (others => '0'); + reg_rd_data(15 downto 0) <= std_logic_vector(loop_counter); + + when others => + end case; + when others => + end case; + end process; + + rd_limited_a <= '1' when reg_rd_limited_a = '1' or X_bus_rd_limited_a = '1' or Y_bus_rd_limited_a = '1' else '0'; + rd_limited_b <= '1' when reg_rd_limited_b = '1' or X_bus_rd_limited_b = '1' or Y_bus_rd_limited_b = '1' else '0'; + + data_shifter_limiter: process(a2,a1,a0,b2,b1,b0,sr,rd_limited_a,rd_limited_b) is + variable scaled_a : signed(55 downto 0); + variable scaled_b : signed(55 downto 0); + begin + + set_limiting_flag <= '0'; + ----------------- + -- DATA SCALING + ----------------- + -- test against scaling bits S1, S0 + case sr(11 downto 10) is + -- scale down (right shift) + when "01" => + scaled_a := a2(7) & a2 & a1 & a0(23 downto 1); + scaled_b := b2(7) & b2 & b1 & b0(23 downto 1); + -- scale up (arithmetic left shift) + when "10" => + scaled_a := a2(6 downto 0) & a1 & a0 & '0'; + scaled_b := b2(6 downto 0) & b1 & b0 & '0'; + -- "00" do not scale! + when others => + scaled_a := a2 & a1 & a0; + scaled_b := b2 & b1 & b0; + end case; + + -- only sign extension stored in a2? + -- Yes: No limiting needed! + if scaled_a(55 downto 47) = "111111111" or scaled_a(55 downto 47) = "000000000" then + limited_a1 <= scaled_a(47 downto 24); + limited_a0 <= scaled_a(23 downto 0); + else + -- positive value in a? + if scaled_a(55) = '0' then + limited_a1 <= X"7FFFFF"; + limited_a0 <= X"FFFFFF"; + -- negative value in a? + else + limited_a1 <= X"800000"; + limited_a0 <= X"000000"; + end if; + -- set the limit flag in the status register + if rd_limited_a = '1' then + set_limiting_flag <= '1'; + end if; + end if; + -- only sign extension stored in b2? + -- Yes: No limiting needed! + if scaled_b(55 downto 47) = "111111111" or scaled_b(55 downto 47) = "000000000" then + limited_b1 <= scaled_b(47 downto 24); + limited_b0 <= scaled_b(23 downto 0); + else + -- positive value in b? + if scaled_b(55) = '0' then + limited_b1 <= X"7FFFFF"; + limited_b0 <= X"FFFFFF"; + -- negative value in b? + else + limited_b1 <= X"800000"; + limited_b0 <= X"000000"; + end if; + -- set the limit flag in the status register + if rd_limited_b = '1' then + set_limiting_flag <= '1'; + end if; + end if; + + end process; + + +end architecture rtl; diff --git a/FPGA_by_Fredi/DSP/src/types_pkg.vhd b/FPGA_by_Fredi/DSP/src/types_pkg.vhd new file mode 100644 index 0000000..131f7fa --- /dev/null +++ b/FPGA_by_Fredi/DSP/src/types_pkg.vhd @@ -0,0 +1,167 @@ +library ieee; +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; +library work; +use work.parameter_pkg.all; + + + +package types_pkg is + + -- the different addressing modes + type adgen_mode_type is (NOP, POST_MIN_N, POST_PLUS_N, POST_MIN_1, POST_PLUS_1, INDEXED_N, PRE_MIN_1, ABSOLUTE, IMMEDIATE); + ------------------------ + -- Decoded instructions + ------------------------ + type instructions_type is ( + INSTR_NOP , + INSTR_RTI , + INSTR_ILLEGAL , + INSTR_SWI , + INSTR_RTS , + INSTR_RESET , + INSTR_WAIT , + INSTR_STOP , + INSTR_ENDDO , + INSTR_ANDI , + INSTR_ORI , + INSTR_DIV , + INSTR_NORM , + INSTR_LUA , + INSTR_MOVEC , + INSTR_REP , + INSTR_DO , + INSTR_MOVEM , + INSTR_MOVEP , + INSTR_PM_MOVEM, + INSTR_BCLR , + INSTR_BSET , + INSTR_JCLR , + INSTR_JSET , + INSTR_JMP , + INSTR_JCC , + INSTR_BCHG , + INSTR_BTST , + INSTR_JSCLR , + INSTR_JSSET , + INSTR_JSR , + INSTR_JSCC ); + + type addr_array is array(0 to 7) of unsigned(BW_ADDRESS-1 downto 0); + + type alu_shift_mode is (NO_SHIFT, SHIFT_LEFT, SHIFT_RIGHT, ZEROS); + type alu_ccr_flag is (DONT_TOUCH, CLEAR, MODIFY, SET); + type alu_ccr_flag_array is array(7 downto 0) of alu_ccr_flag; + + type alu_ctrl_type is record + mul_op1 : std_logic_vector(1 downto 0); -- x0,x1,y0,y1 + mul_op2 : std_logic_vector(1 downto 0); -- x0,x1,y0,y1 + shift_src : std_logic; -- a,b + shift_src_sign : std_logic_vector(1 downto 0); -- 00: pos, 01: neg, 10: sign dependant, 11: reserved + shift_mode : alu_shift_mode; + rotate : std_logic; -- 0: logical shift, 1: rotate shift + add_src_stage_1 : std_logic_vector(2 downto 0); -- x0,x1,y0,y1,x,y,a,b + add_src_stage_2 : std_logic_vector(1 downto 0); -- 00: 0 , 01: add_src_1, 10: mul_result, 11: reserved + add_src_sign : std_logic_vector(1 downto 0); -- 00: pos, 01: neg, 10: sign dependant, 11: reserved + logic_function : std_logic_vector(2 downto 0); -- 000: none, 001: and, 010: or, 011: eor, 100: not + word_24_update : std_logic; -- only accumulator bits 47 downto 24 affected? + rounding_used : std_logic_vector(1 downto 0); -- 00: no rounding, 01: rounding, 10: add carry, 11: subtract carry + store_result : std_logic; -- 0: do not update accumulator, 1: update accumulator + dst_accu : std_logic; -- 0: a, 1: b + div_instr : std_logic; -- DIV instruction? Special ALU operations needed! + norm_instr : std_logic; -- NORM instruction? Special ALU operations needed! + ccr_flags_ctrl : alu_ccr_flag_array; + end record; + + type pipeline_signals is record + instr_word: std_logic_vector(23 downto 0); + pc : unsigned(BW_ADDRESS-1 downto 0); + dble_word_instr : std_logic; + instr_array : instructions_type; + act_array : std_logic_vector(NUM_ACT_SIGNALS-1 downto 0); + dec_activate : std_logic; + adgen_mode_a : adgen_mode_type; + adgen_mode_b : adgen_mode_type; + reg_wr_addr : std_logic_vector(5 downto 0); + reg_rd_addr : std_logic_vector(5 downto 0); + x_bus_rd_addr : std_logic_vector(1 downto 0); + x_bus_wr_addr : std_logic_vector(1 downto 0); + y_bus_rd_addr : std_logic_vector(1 downto 0); + y_bus_wr_addr : std_logic_vector(1 downto 0); + l_bus_addr : std_logic_vector(2 downto 0); + adgen_address_x : unsigned(BW_ADDRESS-1 downto 0); + adgen_address_y : unsigned(BW_ADDRESS-1 downto 0); + RAM_out_x : std_logic_vector(23 downto 0); + RAM_out_y : std_logic_vector(23 downto 0); + alu_ctrl : alu_ctrl_type; + end record; + + type pipeline_type is array(0 to PIPELINE_DEPTH-1) of pipeline_signals; + + + type register_file_type is record + a : signed(55 downto 0); + b : signed(55 downto 0); + x0 : signed(23 downto 0); + x1 : signed(23 downto 0); + y0 : signed(23 downto 0); + y1 : signed(23 downto 0); + la : unsigned(BW_ADDRESS-1 downto 0); + lc : unsigned(15 downto 0); + addr_r : addr_array; + addr_n : addr_array; + addr_m : addr_array; + ccr : std_logic_vector(7 downto 0); + mr : std_logic_vector(7 downto 0); + sr : std_logic_vector(15 downto 0); + omr : std_logic_vector(7 downto 0); + stack_pointer : unsigned(5 downto 0); +-- system_stack_ssh : stack_array_type; +-- system_stack_ssl : stack_array_type; + current_ssh : std_logic_vector(BW_ADDRESS-1 downto 0); + current_ssl : std_logic_vector(BW_ADDRESS-1 downto 0); + + end record; + + type addr_wr_port_type is record +-- write_valid : std_logic; + reg_number : unsigned(2 downto 0); + reg_value : unsigned(15 downto 0); + end record; + + type mem_ctrl_type_in is record + rd_addr : unsigned(BW_ADDRESS-1 downto 0); + rd_en : std_logic; + wr_addr : unsigned(BW_ADDRESS-1 downto 0); + wr_en : std_logic; + data_in : std_logic_vector(23 downto 0); + end record; + + type mem_ctrl_type_out is record + data_out : std_logic_vector(23 downto 0); + data_out_valid : std_logic; + end record; + + type memory_type is (X_MEM, Y_MEM, P_MEM); + --------------- + -- STACK TYPES + --------------- + type stack_array_type is array(0 to 15) of std_logic_vector(BW_ADDRESS-1 downto 0); + + type push_stack_content_type is (PC, PC_AND_SR, LA_AND_LC); + + type push_stack_type is record + valid : std_logic; + pc : unsigned(BW_ADDRESS-1 downto 0); + content : push_stack_content_type; + end record; + +-- type pop_stack_content_type is (PC, PC_AND_SR, SR, LA_AND_LC); + +-- type pop_stack_type is std_logic; + type pop_stack_type is record + valid : std_logic; +-- content : pop_stack_content_type; + end record; + +end package types_pkg; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd new file mode 100644 index 0000000..b2b8dbb --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd @@ -0,0 +1,971 @@ +-- WARNING: Do NOT edit the input and output ports in this file in a text +-- editor if you plan to continue editing the block that represents it in +-- the Block Editor! File corruption is VERY likely to occur. + +-- Copyright (C) 1991-2008 Altera Corporation +-- Your use of Altera Corporation's design tools, logic functions +-- and other software and tools, and its AMPP partner logic +-- functions, and any output files from any of the foregoing +-- (including device programming or simulation files), and any +-- associated documentation or information are expressly subject +-- to the terms and conditions of the Altera Program License +-- Subscription Agreement, Altera MegaCore Function License +-- Agreement, or other applicable license agreement, including, +-- without limitation, that your use is for the sole purpose of +-- programming logic devices manufactured by Altera and sold by +-- Altera or its authorized distributors. Please refer to the +-- applicable agreement for further details. + + +-- Generated by Quartus II Version 8.1 (Build Build 163 10/28/2008) +-- Created on Tue Sep 08 16:24:20 2009 + +library work; +use work.FalconIO_SDCard_IDE_CF_pkg.all; + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + + +-- Entity Declaration + + +-- Entity Declaration + +ENTITY FalconIO_SDCard_IDE_CF IS + -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! + PORT + ( + CLK33M : IN STD_LOGIC; + MAIN_CLK : IN STD_LOGIC; + CLK2M : IN STD_LOGIC; + CLK500k : IN STD_LOGIC; + nFB_CS1 : IN STD_LOGIC; + FB_SIZE0 : IN STD_LOGIC; + FB_SIZE1 : IN STD_LOGIC; + nFB_BURST : IN STD_LOGIC; + FB_ADR : IN STD_LOGIC_VECTOR(31 downto 0); + LP_BUSY : IN STD_LOGIC; + nACSI_DRQ : IN STD_LOGIC; + nACSI_INT : IN STD_LOGIC; + nSCSI_DRQ : IN STD_LOGIC; + nSCSI_MSG : IN STD_LOGIC; + MIDI_IN : IN STD_LOGIC; + RxD : IN STD_LOGIC; + CTS : IN STD_LOGIC; + RI : IN STD_LOGIC; + DCD : IN STD_LOGIC; + AMKB_RX : IN STD_LOGIC; + PIC_AMKB_RX : IN STD_LOGIC; + IDE_RDY : IN STD_LOGIC; + IDE_INT : IN STD_LOGIC; + WP_CS_CARD : IN STD_LOGIC; + nINDEX : IN STD_LOGIC; + TRACK00 : IN STD_LOGIC; + nRD_DATA : IN STD_LOGIC; + nDCHG : IN STD_LOGIC; + SD_DATA0 : IN STD_LOGIC; + SD_DATA1 : IN STD_LOGIC; + SD_DATA2 : IN STD_LOGIC; + SD_CARD_DEDECT : IN STD_LOGIC; + SD_WP : IN STD_LOGIC; + nDACK0 : IN STD_LOGIC; + nFB_WR : INOUT STD_LOGIC; + WP_CF_CARD : IN STD_LOGIC; + nWP : IN STD_LOGIC; + nFB_CS2 : IN STD_LOGIC; + nRSTO : IN STD_LOGIC; + HD_DD : IN STD_LOGIC; + nSCSI_C_D : IN STD_LOGIC; + nSCSI_I_O : IN STD_LOGIC; + CLK2M4576 : IN STD_LOGIC; + nFB_OE : IN STD_LOGIC; + VSYNC : IN STD_LOGIC; + HSYNC : IN STD_LOGIC; + DSP_INT : IN STD_LOGIC; + nBLANK : IN STD_LOGIC; + FDC_CLK : IN STD_LOGIC; + FB_ALE : IN STD_LOGIC; + ACP_CONF : IN STD_LOGIC_VECTOR(31 downto 24); + nIDE_CS1 : OUT STD_LOGIC; + nIDE_CS0 : OUT STD_LOGIC; + LP_STR : OUT STD_LOGIC; + LP_DIR : OUT STD_LOGIC; + nACSI_ACK : OUT STD_LOGIC; + nACSI_RESET : OUT STD_LOGIC; + nACSI_CS : OUT STD_LOGIC; + ACSI_DIR : OUT STD_LOGIC; + ACSI_A1 : OUT STD_LOGIC; + nSCSI_ACK : OUT STD_LOGIC; + nSCSI_ATN : OUT STD_LOGIC; + SCSI_DIR : OUT STD_LOGIC; + SD_CLK : OUT STD_LOGIC; + YM_QA : OUT STD_LOGIC; + YM_QC : OUT STD_LOGIC; + YM_QB : OUT STD_LOGIC; + nSDSEL : OUT STD_LOGIC; + STEP : OUT STD_LOGIC; + MOT_ON : OUT STD_LOGIC; + nRP_LDS : OUT STD_LOGIC; + nRP_UDS : OUT STD_LOGIC; + nROM4 : OUT STD_LOGIC; + nROM3 : OUT STD_LOGIC; + nCF_CS1 : OUT STD_LOGIC; + nCF_CS0 : OUT STD_LOGIC; + nIDE_RD : INOUT STD_LOGIC; + nIDE_WR : INOUT STD_LOGIC; + AMKB_TX : OUT STD_LOGIC; + IDE_RES : OUT STD_LOGIC; + DTR : OUT STD_LOGIC; + RTS : OUT STD_LOGIC; + TxD : OUT STD_LOGIC; + MIDI_OLR : OUT STD_LOGIC; + MIDI_TLR : OUT STD_LOGIC; + nDREQ0 : OUT STD_LOGIC; + DSA_D : OUT STD_LOGIC; + nMFP_INT : OUT STD_LOGIC; + FALCON_IO_TA : OUT STD_LOGIC; + STEP_DIR : OUT STD_LOGIC; + WR_DATA : OUT STD_LOGIC; + WR_GATE : OUT STD_LOGIC; + DMA_DRQ : OUT STD_LOGIC; + FB_AD : INOUT STD_LOGIC_VECTOR(31 downto 0); + LP_D : INOUT STD_LOGIC_VECTOR(7 downto 0); + ACSI_D : INOUT STD_LOGIC_VECTOR(7 downto 0); + SCSI_D : INOUT STD_LOGIC_VECTOR(7 downto 0); + SCSI_PAR : INOUT STD_LOGIC; + nSCSI_SEL : INOUT STD_LOGIC; + nSCSI_BUSY : INOUT STD_LOGIC; + nSCSI_RST : INOUT STD_LOGIC; + SD_CD_DATA3 : INOUT STD_LOGIC; + SD_CDM_D1 : INOUT STD_LOGIC + ); + -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! + +END FalconIO_SDCard_IDE_CF; + + +-- Architecture Body + +ARCHITECTURE FalconIO_SDCard_IDE_CF_architecture OF FalconIO_SDCard_IDE_CF IS +-- system +signal SYS_CLK : STD_LOGIC; +signal RESETn : STD_LOGIC; +signal FB_B0 : STD_LOGIC; -- UPPER BYT BEI 16BIT BUS +signal FB_B1 : STD_LOGIC; -- LOWER BYT BEI 16BIT BUS +signal BYT : STD_LOGIC; -- WENN BYT -> 1 +signal LONG : STD_LOGIC; -- WENN -> 1 +-- KEYBOARD MIDI +signal ACIA_CS_I : STD_LOGIC; +signal IRQ_KEYBDn : STD_LOGIC; +signal IRQ_MIDIn : STD_LOGIC; +signal KEYB_RxD : STD_LOGIC; +signal AMKB_REG : STD_LOGIC_VECTOR(4 downto 0); +signal MIDI_OUT : STD_LOGIC; +signal DATA_OUT_ACIA_I : STD_LOGIC_VECTOR(7 downto 0); +signal DATA_OUT_ACIA_II : STD_LOGIC_VECTOR(7 downto 0); +-- MFP +signal MFP_CS : STD_LOGIC; +signal MFP_INTACK : STD_LOGIC; +signal LDS : STD_LOGIC; +signal DTACK_OUT_MFPn : STD_LOGIC; +signal IRQ_ACIAn : STD_LOGIC; +signal DINTn : STD_LOGIC; +signal DATA_OUT_MFP : STD_LOGIC_VECTOR(7 downto 0); +signal TDO : STD_LOGIC; +-- SOUND +signal SNDCS : STD_LOGIC; +signal SNDCS_I : STD_LOGIC; +signal SNDIR_I : STD_LOGIC; +signal LP_DIR_X : STD_LOGIC; +signal DA_OUT_X : STD_LOGIC_VECTOR(7 downto 0); +signal LP_D_X : STD_LOGIC_VECTOR(7 downto 0); +-- DIV +signal SUB_BUS : STD_LOGIC; -- SUB BUS MIT ROM-PORT, CF UND IDE +signal ROM_CS : STD_LOGIC; +-- DMA UND FLOPPY +signal DMA_DATEN_CS : STD_LOGIC; +signal DMA_MODUS_CS : STD_LOGIC; +signal DMA_MODUS : STD_LOGIC_VECTOR(15 downto 0); +signal WDC_BSL_CS : STD_LOGIC; +signal WDC_BSL : STD_LOGIC_VECTOR(1 DOWNTO 0); +signal HD_DD_OUT : STD_LOGIC; +signal FDCS_In : STD_LOGIC; +signal CA0 : STD_LOGIC; +signal CA1 : STD_LOGIC; +signal CA2 : STD_LOGIC; +signal FDINT : STD_LOGIC; +signal FDRQ : STD_LOGIC; +signal CD_OUT_FDC : STD_LOGIC_VECTOR(7 downto 0); +signal CD_IN_FDC : STD_LOGIC_VECTOR(7 downto 0); +signal DMA_TOP_CS : STD_LOGIC; +signal DMA_TOP : STD_LOGIC_VECTOR(7 downto 0); +signal DMA_HIGH_CS : STD_LOGIC; +signal DMA_HIGH : STD_LOGIC_VECTOR(7 downto 0); +signal DMA_MID_CS : STD_LOGIC; +signal DMA_MID : STD_LOGIC_VECTOR(7 downto 0); +signal DMA_LOW_CS : STD_LOGIC; +signal DMA_LOW : STD_LOGIC_VECTOR(7 downto 0); +signal DMA_DIRM_CS : STD_LOGIC; +signal DMA_ADR_CS : STD_LOGIC; +signal DMA_STATUS : STD_LOGIC_VECTOR(2 downto 0); +signal DMA_DIR_OLD : STD_LOGIC; +signal DMA_BYT_CNT_CS : STD_LOGIC; +signal DMA_BYT_CNT : STD_LOGIC_VECTOR(31 downto 0); +signal CLR_FIFO : STD_LOGIC; +signal DMA_DRQ_I : STD_LOGIC; +signal DMA_DRQ_REG : STD_LOGIC_VECTOR(1 downto 0); +signal DMA_DRQQ : STD_LOGIC; +signal DMA_DRQ_Q : STD_LOGIC; +signal RDF_DOUT : STD_LOGIC_VECTOR(31 downto 0); +signal RDF_AZ : STD_LOGIC_VECTOR(9 downto 0); +signal RDF_RDE : STD_LOGIC; +signal RDF_WRE : STD_LOGIC; +signal RDF_DIN : STD_LOGIC_VECTOR(7 downto 0); +signal WRF_DOUT : STD_LOGIC_VECTOR(7 downto 0); +signal WRF_AZ : STD_LOGIC_VECTOR(9 downto 0); +signal WRF_RDE : STD_LOGIC; +signal WRF_WRE : STD_LOGIC; +signal nFDC_WR : STD_LOGIC; +type FCF_STATES is( FCF_IDLE, FCF_T0, FCF_T1, FCF_T2, FCF_T3, FCF_T6, FCF_T7); +signal FCF_STATE : FCF_STATES; +signal NEXT_FCF_STATE : FCF_STATES; +signal DMA_REQ : STD_LOGIC; +signal FDC_CS : STD_LOGIC; +signal FCF_CS : STD_LOGIC; +signal FCF_APH : STD_LOGIC; +signal DMA_AZ_CS : STD_LOGIC; +signal DMA_ACTIV : STD_LOGIC; +signal DMA_ACTIV_NEW : STD_LOGIC; +signal FDC_OUT : STD_LOGIC_VECTOR(7 downto 0); +-- SCSI +signal SCSI_CS : STD_LOGIC; +signal SCSI_CSn : STD_LOGIC; +signal SCSI_DOUT : STD_LOGIC_VECTOR(7 downto 0); +signal nSCSI_DACK : STD_LOGIC; +signal SCSI_DRQ : STD_LOGIC; +signal SCSI_INT : STD_LOGIC; +signal DB_OUTn : STD_LOGIC_VECTOR(7 downto 0); +signal DB_EN : STD_LOGIC; +signal DBP_OUTn : STD_LOGIC; +signal DBP_EN : STD_LOGIC; +signal RST_OUTn : STD_LOGIC; +signal RST_EN : STD_LOGIC; +signal BSY_OUTn : STD_LOGIC; +signal BSY_EN : STD_LOGIC; +signal SEL_OUTn : STD_LOGIC; +signal SEL_EN : STD_LOGIC; +-- IDE +signal nnIDE_RES : STD_LOGIC; +signal IDE_CF_CS : STD_LOGIC; +signal IDE_CF_TA : STD_LOGIC; +signal NEXT_nIDE_RD : STD_LOGIC; +signal NEXT_nIDE_WR : STD_LOGIC; +type CMD_STATES is( IDLE, T1, T6, T7); +signal CMD_STATE : CMD_STATES; +signal NEXT_CMD_STATE : CMD_STATES; + + +BEGIN +LONG <= '1' when FB_SIZE1 = '0' and FB_SIZE0 = '0' else '0'; +BYT <= '1' when FB_SIZE1 = '0' and FB_SIZE0 = '1' else '0'; +FB_B0 <= '1' when FB_ADR(0) = '0' or BYT = '0' else '0'; +FB_B1 <= '1' when FB_ADR(0) = '1' or BYT = '0' else '0'; + +FALCON_IO_TA <= '1' when SNDCS = '1' or DTACK_OUT_MFPn = '0' or ACIA_CS_I = '1' or DMA_MODUS_CS ='1' + or DMA_ADR_CS = '1' or DMA_DIRM_CS = '1' or DMA_BYT_CNT_CS = '1' or FCF_CS = '1' or IDE_CF_TA = '1' else '0'; +SUB_BUS <= '1' when nFB_WR = '1' and ROM_CS = '1' ELSE + '1' when nFB_WR = '1' and IDE_CF_CS = '1' ELSE + '1' when nFB_WR = '0' and nIDE_WR = '0' ELSE '0'; +nRP_UDS <= '0' when SUB_BUS = '1' and FB_B0 = '1' else '1'; +nRP_LDS <= '0' when SUB_BUS = '1' and FB_B1 = '1' else '1'; +nDREQ0 <= '0'; +---------------------------------------------------------------------------- +-- SD +---------------------------------------------------------------------------- +SD_CLK <= 'Z'; +SD_CD_DATA3 <= 'Z'; +SD_CDM_D1 <= 'Z'; +---------------------------------------------------------------------------- +-- IDE +---------------------------------------------------------------------------- +CMD_REG: process(nRSTO, MAIN_CLK, CMD_STATE, NEXT_CMD_STATE) + begin + if nRSTO = '0' then + CMD_STATE <= IDLE; + elsif rising_edge(MAIN_CLK) then + CMD_STATE <= NEXT_CMD_STATE; -- go to next + nIDE_RD <= NEXT_nIDE_RD; -- go to next + nIDE_WR <= NEXT_nIDE_WR; -- go to next + else + CMD_STATE <= CMD_STATE; -- halten + nIDE_RD <= nIDE_RD; -- halten + nIDE_WR <= nIDE_WR; -- halten + end if; + end process CMD_REG; + + CMD_DECODER: process(CMD_STATE, NEXT_CMD_STATE, NEXT_nIDE_RD, NEXT_nIDE_WR, IDE_RDY, IDE_CF_TA) + begin + case CMD_STATE is + when IDLE => + IDE_CF_TA <= '0'; + if IDE_CF_CS = '1' then + NEXT_nIDE_RD <= not nFB_WR; + NEXT_nIDE_WR <= nFB_WR; + NEXT_CMD_STATE <= T1; + else + NEXT_nIDE_RD <= '1'; + NEXT_nIDE_WR <= '1'; + NEXT_CMD_STATE <= IDLE; + end if; + when T1 => + IDE_CF_TA <= '0'; + NEXT_nIDE_RD <= not nFB_WR; + NEXT_nIDE_WR <= nFB_WR; + NEXT_CMD_STATE <= T6; + when T6 => + IF IDE_RDY = '1' then + IDE_CF_TA <= '1'; + NEXT_nIDE_RD <= '1'; + NEXT_nIDE_WR <= '1'; + NEXT_CMD_STATE <= T7; + else + IDE_CF_TA <= '0'; + NEXT_nIDE_RD <= not nFB_WR; + NEXT_nIDE_WR <= nFB_WR; + NEXT_CMD_STATE <= T6; + end if; + when T7 => + IDE_CF_TA <= '0'; + NEXT_nIDE_RD <= '1'; + NEXT_nIDE_WR <= '1'; + NEXT_CMD_STATE <= IDLE; + end case; + end process CMD_DECODER; + +IDE_RES <= not nnIDE_RES and nRSTO; +IDE_CF_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 7) = x"0" else '0'; -- FFF0'0000/80 +nCF_CS0 <= '0' when ACP_CONF(31) = '0' and FB_ADR(19 downto 5) = x"0" else -- FFFO'0000-FFF0'001F + '0' when ACP_CONF(31) = '1' and FB_ADR(19 downto 5) = x"2" else '1'; -- FFFO'0040-FFF0'005F +nCF_CS1 <= '0' when ACP_CONF(31) = '0' and FB_ADR(19 downto 5) = x"1" else -- FFF0'0020-FFF0'003F + '0' when ACP_CONF(31) = '1' and FB_ADR(19 downto 5) = x"3" else '1'; -- FFFO'0060-FFF0'007F +nIDE_CS0 <= '0' when ACP_CONF(30) = '0' and FB_ADR(19 downto 5) = x"2" else -- FFF0'0040-FFF0'005F + '0' when ACP_CONF(30) = '1' and FB_ADR(19 downto 5) = x"0" else '1'; -- FFFO'0000-FFF0'001F +nIDE_CS1 <= '0' when ACP_CONF(30) = '0' and FB_ADR(19 downto 5) = x"3" else -- FFF0'0060-FFF0'007F + '0' when ACP_CONF(30) = '1' and FB_ADR(19 downto 5) = x"1" else '1'; -- FFFO'0020-FFF0'003F +----------------------------------------------------------------------------------------------------------------------------------------- +-- ACSI, SCSI UND FLOPPY WD1772 +------------------------------------------------------------------------------------------------------------------------------------------- +-- daten read fifo + RDF: dcfifo0 + port map( + aclr => CLR_FIFO, + data => RDF_DIN, + rdclk => MAIN_CLK, + rdreq => RDF_RDE, + wrclk => FDC_CLK, + wrreq => RDF_WRE, + q => RDF_DOUT, + wrusedw => RDF_AZ + ); +FCF_CS <= '1' when nFB_CS2 = '0' and FB_ADR(26 downto 0) = x"0020110" and LONG = '1' else '0'; -- F002'0110 LONG ONLY +FCF_APH <= '1' when FB_ALE = '1' and FB_AD(31 downto 0) = x"F0020110" and LONG = '1' else '0'; -- ADRESSPHASE F0020110 LONG ONLY +RDF_RDE <= '1' when FCF_APH = '1' and nFB_WR = '1' else '0'; -- AKTIVIEREN IN ADRESSPHASE +FB_AD <= RDF_DOUT(7 downto 0) & RDF_DOUT(15 downto 8) & RDF_DOUT(23 downto 16) & RDF_DOUT(31 downto 24) when FCF_CS = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ"; +RDF_DIN <= CD_OUT_FDC when DMA_MODUS(7) = '1' else SCSI_DOUT; +-- daten write fifo + WRF: dcfifo1 + port map( + aclr => CLR_FIFO, + data => FB_AD(7 downto 0) & FB_AD(15 downto 8) & FB_AD(23 downto 16) & FB_AD(31 downto 24), + rdclk => FDC_CLK, + rdreq => WRF_RDE, + wrclk => MAIN_CLK, + wrreq => WRF_WRE, + q => WRF_DOUT, + rdusedw => WRF_AZ + ); +CD_IN_FDC <= WRF_DOUT when DMA_ACTIV = '1' and DMA_MODUS(8) = '1' else FB_AD(23 downto 16); -- BEI DMA WRITE <-FIFO SONST <-FB +DMA_AZ_CS <= '1' when nFB_CS2 = '0' and FB_ADR(26 downto 0) = x"002010C" else '0'; -- F002'010C LONG +FB_AD <= DMA_DRQ_Q & DMA_DRQ_REG & IDE_INT & FDINT & SCSI_INT & RDF_AZ & "0" & DMA_STATUS & "00" & WRF_AZ when DMA_AZ_CS = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ"; +DMA_DRQ_Q <= '1' when DMA_DRQ_REG = "11" and DMA_MODUS(6) = '0' else '0'; +-- FIFO WRITE: GENAU 1 MAIN_CLK ------------------------------------------------------------------------- + process(MAIN_CLK, nRSTO, WRF_WRE, nFB_WR, FCF_APH) + begin + if nRSTO = '0' THEN + WRF_WRE <= '0'; + elsif rising_edge(MAIN_CLK) then + IF FCF_APH = '1' and nFB_WR = '0' then + WRF_WRE <= '1'; + else + WRF_WRE <= '0'; + end if; + else + WRF_WRE <= WRF_WRE; + end if; + END PROCESS; + +FCF_REG: process(nRSTO, FDC_CLK, FCF_STATE, NEXT_FCF_STATE, DMA_ACTIV) + begin + if nRSTO = '0' then + FCF_STATE <= FCF_IDLE; + DMA_ACTIV <= '0'; + elsif rising_edge(FDC_CLK) then + FCF_STATE <= NEXT_FCF_STATE; -- go to next + DMA_ACTIV <= DMA_ACTIV_NEW; + else + FCF_STATE <= FCF_STATE; -- halten + DMA_ACTIV <= DMA_ACTIV; + end if; + end process FCF_REG; + +FDC_REG: process(nRSTO, FDC_CLK, FDC_OUT, FDCS_In, CD_OUT_FDC) + begin + if nRSTO = '0' then + FDC_OUT <= x"00"; + elsif rising_edge(FDC_CLK) and FDCS_In = '0' then + FDC_OUT <= CD_OUT_FDC; -- set + else + FDC_OUT <= FDC_OUT; -- halten + end if; + end process FDC_REG; + +DMA_REQ <= '1' when ((DMA_DRQ_I = '1' and DMA_MODUS(7) = '1') or (SCSI_DRQ = '1' and DMA_MODUS(7) = '0')) and DMA_STATUS(1) = '1' and DMA_MODUS(6) = '0' and CLR_FIFO = '0' else '0'; +FDC_CS <= '1' when DMA_DATEN_CS = '1' and DMA_MODUS(4 downto 3) = "00" and FB_B1 = '1' else '0'; +SCSI_CS <= '1' when DMA_DATEN_CS = '1' and DMA_MODUS(4 downto 3) = "01" and FB_B1 = '1' else '0'; + + FCF_DECODER: process(FCF_STATE, NEXT_FCF_STATE, DMA_REQ,FDC_CS, RDF_WRE, WRF_RDE, SCSI_DRQ, nSCSI_DACK, DMA_MODUS, DMA_ACTIV, FDCS_In,SCSI_CS, SCSI_CSn) + begin + case FCF_STATE is + when FCF_IDLE => + SCSI_CSn <= '1'; + FDCS_In <= '1'; + RDF_WRE <= '0'; + WRF_RDE <= '0'; + nSCSI_DACK <= '1'; + if DMA_REQ = '1' or FDC_CS = '1' or SCSI_CS = '1' then + DMA_ACTIV_NEW <= DMA_REQ; + NEXT_FCF_STATE <= FCF_T0; + else + DMA_ACTIV_NEW <= '0'; + NEXT_FCF_STATE <= FCF_IDLE; + end if; + when FCF_T0 => + SCSI_CSn <= '1'; + FDCS_In <= '1'; + RDF_WRE <= '0'; + nSCSI_DACK <= '1'; + DMA_ACTIV_NEW <= DMA_REQ; + WRF_RDE <= DMA_MODUS(8) and DMA_REQ; -- WRITE -> READ FROM FIFO + if DMA_REQ = '0' and DMA_ACTIV = '1' THEN -- spike? + NEXT_FCF_STATE <= FCF_IDLE; -- ja -> zum start + else + NEXT_FCF_STATE <= FCF_T1; + end if; + when FCF_T1 => + RDF_WRE <= '0'; + WRF_RDE <= '0'; + DMA_ACTIV_NEW <= DMA_ACTIV; + SCSI_CSn <= not SCSI_CS; + FDCS_In <= DMA_MODUS(4) or DMA_MODUS(3); + nSCSI_DACK <= DMA_MODUS(7) and DMA_ACTIV; + NEXT_FCF_STATE <= FCF_T2; + when FCF_T2 => + RDF_WRE <= '0'; + WRF_RDE <= '0'; + DMA_ACTIV_NEW <= DMA_ACTIV; + SCSI_CSn <= not SCSI_CS; + FDCS_In <= DMA_MODUS(4) or DMA_MODUS(3); + nSCSI_DACK <= DMA_MODUS(7) and DMA_ACTIV; + NEXT_FCF_STATE <= FCF_T3; + when FCF_T3 => + RDF_WRE <= '0'; + WRF_RDE <= '0'; + DMA_ACTIV_NEW <= DMA_ACTIV; + SCSI_CSn <= not SCSI_CS; + FDCS_In <= DMA_MODUS(4) or DMA_MODUS(3); + nSCSI_DACK <= DMA_MODUS(7) and DMA_ACTIV; + NEXT_FCF_STATE <= FCF_T6; + when FCF_T6 => + WRF_RDE <= '0'; + DMA_ACTIV_NEW <= DMA_ACTIV; + SCSI_CSn <= not SCSI_CS; + FDCS_In <= DMA_MODUS(4) or DMA_MODUS(3); + nSCSI_DACK <= DMA_MODUS(7) and DMA_ACTIV; + RDF_WRE <= not DMA_MODUS(8) and DMA_ACTIV; -- READ -> WRITE IN FIFO + NEXT_FCF_STATE <= FCF_T7; + when FCF_T7 => + SCSI_CSn <= '1'; + FDCS_In <= '1'; + RDF_WRE <= '0'; + WRF_RDE <= '0'; + nSCSI_DACK <= '1'; + DMA_ACTIV_NEW <= '0'; + if FDC_CS = '1' and DMA_REQ = '0' then + NEXT_FCF_STATE <= FCF_T7; + else + NEXT_FCF_STATE <= FCF_IDLE; + end if; + end case; + end process FCF_DECODER; + + I_FDC: WF1772IP_TOP_SOC + port map( + CLK => FDC_CLK, + RESETn => nRSTO, + CSn => FDCS_In, + RWn => nFDC_WR, + A1 => CA2, + A0 => CA1, + DATA_IN => CD_IN_FDC, + DATA_OUT => CD_OUT_FDC, +-- DATA_EN => CD_EN_FDC, + RDn => nRD_DATA, + TR00n => TRACK00, + IPn => nINDEX, + WPRTn => nWP, + DDEn => '0', -- Fixed to MFM. + HDTYPE => HD_DD_OUT, + MO => MOT_ON, + WG => WR_GATE, + WD => WR_DATA, + STEP => STEP, + DIRC => STEP_DIR, + DRQ => DMA_DRQ_I, + INTRQ => FDINT + ); +DMA_DATEN_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 1) = x"7C302" else '0'; -- F8604/2 +DMA_MODUS_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 1) = x"7C303" else '0'; -- F8606/2 +WDC_BSL_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 1) = x"7C307" else '0'; -- F860E/2 +HD_DD_OUT <= HD_DD WHEN ACP_CONF(29) = '0' ELSE WDC_BSL(0); +nFDC_WR <= (not DMA_MODUS(8)) when DMA_ACTIV = '1' else nFB_WR; +CA0 <= '1' when DMA_ACTIV = '1' ELSE DMA_MODUS(0); +CA1 <= '1' when DMA_ACTIV = '1' ELSE DMA_MODUS(1); +CA2 <= '1' when DMA_ACTIV = '1' ELSE DMA_MODUS(2); +FB_AD(23 downto 16) <= "0000" & (not DMA_STATUS(1)) & "0" & WDC_BSL(1) & HD_DD when WDC_BSL_CS = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +FB_AD(31 downto 24) <= "00000000" when DMA_DATEN_CS = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +FB_AD(23 downto 16) <= FDC_OUT when DMA_DATEN_CS = '1' and DMA_MODUS(4 downto 3) = "00" and nFB_OE = '0' else + SCSI_DOUT when DMA_DATEN_CS = '1' and DMA_MODUS(4 downto 3) = "01" and nFB_OE = '0' else + DMA_BYT_CNT(16 downto 9) when DMA_DATEN_CS = '1' and DMA_MODUS(4) = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +--- WDC BSL REGISTER ------------------------------------------------------- + process(MAIN_CLK, nRSTO, WDC_BSL_CS, WDC_BSL, nFB_WR, FB_B0, FB_B1) + begin + if nRSTO = '0' THEN + WDC_BSL <= "00"; + elsif rising_edge(MAIN_CLK) and WDC_BSL_CS = '1' and nFB_WR = '0' then + IF FB_B0 = '1' THEN + WDC_BSL(1 DOWNTO 0) <= FB_AD(25 DOWNTO 24); + else + WDC_BSL(1 DOWNTO 0) <= WDC_BSL(1 DOWNTO 0); + end if; + end if; + END PROCESS; +--- DMA MODUS REGISTER ------------------------------------------------------- + process(MAIN_CLK, nRSTO, DMA_MODUS_CS, DMA_MODUS, nFB_WR, FB_B0, FB_B1) + begin + if nRSTO = '0' THEN + DMA_MODUS <= x"0000"; + elsif rising_edge(MAIN_CLK) and DMA_MODUS_CS = '1' and nFB_WR = '0' then + IF FB_B0 = '1' THEN + DMA_MODUS(15 downto 8) <= FB_AD(31 downto 24); + else + DMA_MODUS(15 downto 8) <= DMA_MODUS(15 downto 8); + end if; + IF FB_B1 = '1' THEN + DMA_MODUS(7 downto 0) <= FB_AD(23 downto 16); + else + DMA_MODUS(7 downto 0) <= DMA_MODUS(7 downto 0); + end if; + else + DMA_MODUS <= DMA_MODUS; + end if; + END PROCESS; +-- BYT COUNTER, SECTOR COUNTER ---------------------------------------------------- + process(MAIN_CLK, nRSTO, DMA_DATEN_CS, DMA_BYT_CNT_CS, DMA_BYT_CNT, nFB_WR, FB_B0, FB_B1, DMA_MODUS, CLR_FIFO) + begin + if nRSTO = '0' or CLR_FIFO = '1' THEN + DMA_BYT_CNT <= x"00000000"; + elsif rising_edge(MAIN_CLK) and nFB_WR = '0' and DMA_DATEN_CS = '1' and nFB_WR = '0' and DMA_MODUS(4) = '1' and FB_B1 = '1' then + DMA_BYT_CNT(31 downto 17) <= "000000000000000"; + DMA_BYT_CNT(16 downto 9) <= FB_AD(23 downto 16); + DMA_BYT_CNT(8 downto 0) <= "000000000"; + elsif rising_edge(MAIN_CLK) and nFB_WR = '0' and DMA_BYT_CNT_CS = '1' then + DMA_BYT_CNT <= FB_AD; + else + DMA_BYT_CNT <= DMA_BYT_CNT; + end if; + END PROCESS; +-------------------------------------------------------------------- +FB_AD(31 downto 16) <= "0000000000000" & DMA_STATUS when DMA_MODUS_CS = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +DMA_STATUS(0) <= '1'; -- DMA OK +DMA_STATUS(1) <= '1' when DMA_BYT_CNT /= 0 and DMA_BYT_CNT(31) = '0' else '0'; -- WENN byts UND NICHT MINUS +DMA_STATUS(2) <= '0' when DMA_DRQ_I = '1' or SCSI_DRQ = '1' else '0'; +DMA_DRQQ <= '1' when DMA_STATUS(1) = '1' and DMA_MODUS(8) = '0' and RDF_AZ > 15 and DMA_MODUS(6) = '0' else + '1' when DMA_STATUS(1) = '1' and DMA_MODUS(8) = '1' and WRF_AZ < 512 and DMA_MODUS(6) = '0' else '0'; +DMA_DRQ <= '1' when DMA_DRQ_REG = "11" and DMA_MODUS(6) = '0' else '0'; +-- DMA REQUEST: SPIKES AUSFILTERN ------------------------------------------ + process(FDC_CLK, nRSTO, DMA_DRQ_REG) + begin + if nRSTO = '0' THEN + DMA_DRQ_REG <= "00"; + elsif rising_edge(FDC_CLK) then + DMA_DRQ_REG(0) <= DMA_DRQQ; + DMA_DRQ_REG(1) <= DMA_DRQ_REG(0) and DMA_DRQQ; + else + DMA_DRQ_REG <= DMA_DRQ_REG; + end if; + END PROCESS; +-- DMA ADRESSE ------------------------------------------------------ + process(MAIN_CLK, nRSTO, DMA_TOP_CS, DMA_TOP, nFB_WR, DMA_ADR_CS) + begin + if nRSTO = '0' THEN + DMA_TOP <= x"00"; + elsif rising_edge(MAIN_CLK) and nFB_WR = '0' and (DMA_TOP_CS = '1' or DMA_ADR_CS = '1') then + DMA_TOP <= FB_AD(31 downto 24); + else + DMA_TOP <= DMA_TOP; + end if; + END PROCESS; + process(MAIN_CLK, nRSTO, DMA_HIGH_CS, DMA_HIGH, nFB_WR, DMA_ADR_CS) + begin + if nRSTO = '0' THEN + DMA_HIGH <= x"00"; + elsif rising_edge(MAIN_CLK) and nFB_WR = '0' and (DMA_HIGH_CS = '1' or DMA_ADR_CS = '1') then + DMA_HIGH <= FB_AD(23 downto 16); + else + DMA_HIGH <= DMA_HIGH; + end if; + END PROCESS; + process(MAIN_CLK, nRSTO, DMA_MID_CS, DMA_MID, nFB_WR) + begin + DMA_MID <= DMA_MID; + if nRSTO = '0' THEN + DMA_MID <= x"00"; + elsif rising_edge(MAIN_CLK) and nFB_WR = '0' then + if DMA_MID_CS = '1' then + DMA_MID <= FB_AD(23 downto 16); + elsif DMA_ADR_CS = '1' then + DMA_MID <= FB_AD(15 downto 8); + end if; + end if; + END PROCESS; + process(MAIN_CLK, nRSTO, DMA_LOW_CS, DMA_LOW, nFB_WR) + begin + DMA_LOW <= DMA_LOW; + if nRSTO = '0' THEN + DMA_LOW <= x"00"; + elsif rising_edge(MAIN_CLK) and nFB_WR = '0' then + if DMA_LOW_CS = '1'then + DMA_LOW <= FB_AD(23 downto 16); + elsif DMA_ADR_CS = '1' then + DMA_LOW <= FB_AD(7 downto 0); + end if; + end if; + END PROCESS; +-------------------------------------------------------------------------------------------- +DMA_TOP_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 1) = x"7C304" and FB_B0 = '1' else '0'; -- F8608/2 +DMA_HIGH_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 1) = x"7C304" and FB_B1 = '1' else '0'; -- F8609/2 +DMA_MID_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 1) = x"7C305" and FB_B1 = '1' else '0'; -- F860B/2 +DMA_LOW_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 1) = x"7C306" and FB_B1 = '1' else '0'; -- F860D/2 +FB_AD(31 downto 24) <= DMA_TOP when DMA_TOP_CS = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +FB_AD(23 downto 16) <= DMA_HIGH when DMA_HIGH_CS = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +FB_AD(23 downto 16) <= DMA_MID when DMA_MID_CS = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +FB_AD(23 downto 16) <= DMA_LOW when DMA_LOW_CS = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +-- DIRECTZUGRIFF +DMA_DIRM_CS <= '1' when nFB_CS2 = '0' and FB_ADR(26 downto 0) = x"20100" else '0'; -- F002'0100 WORD +DMA_ADR_CS <= '1' when nFB_CS2 = '0' and FB_ADR(26 downto 0) = x"20104" else '0'; -- F002'0104 LONG +DMA_BYT_CNT_CS <= '1' when nFB_CS2 = '0' and FB_ADR(26 downto 0) = x"20108" else '0'; -- F002'0108 LONG +FB_AD <= DMA_TOP & DMA_HIGH & DMA_MID & DMA_LOW when DMA_ADR_CS = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= DMA_MODUS when DMA_DIRM_CS = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD <= DMA_BYT_CNT when DMA_BYT_CNT_CS = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ"; +-- DMA RW TOGGLE ------------------------------------------ + process(MAIN_CLK, nRSTO, DMA_MODUS_CS, DMA_MODUS, DMA_DIR_OLD) + begin + if nRSTO = '0' THEN + DMA_DIR_OLD <= '0'; + elsif rising_edge(MAIN_CLK) and DMA_MODUS_CS = '0' then + DMA_DIR_OLD <= DMA_MODUS(8); + else + DMA_DIR_OLD <= DMA_DIR_OLD; + end if; + END PROCESS; +CLR_FIFO <= DMA_MODUS(8) xor DMA_DIR_OLD; +-- SCSI ---------------------------------------------------------------------------------- + I_SCSI: WF5380_TOP_SOC + port map( + CLK => FDC_CLK, + RESETn => nRSTO, + ADR => CA2 & CA1 & CA0, + DATA_IN => CD_IN_FDC, + DATA_OUT => SCSI_DOUT, + --DATA_EN : out bit; + -- Bus and DMA controls: + CSn => '1', --SCSI_CSn, ABGESCHALTET + RDn => (not nFDC_WR) or (not SCSI_CS), + WRn => nFDC_WR or (not SCSI_CS), + EOPn => '1', + DACKn => nSCSI_DACK, + DRQ => SCSI_DRQ, + INT => SCSI_INT, +-- READY => + -- SCSI bus: + DB_INn => SCSI_D, + DB_OUTn => DB_OUTn, + DB_EN => DB_EN, + DBP_INn => SCSI_PAR, + DBP_OUTn => DBP_OUTn, + DBP_EN => DBP_EN, -- wenn 1 dann output + RST_INn => nSCSI_RST, + RST_OUTn => RST_OUTn, + RST_EN => RST_EN, + BSY_INn => nSCSI_BUSY, + BSY_OUTn => BSY_OUTn, + BSY_EN => BSY_EN, + SEL_INn => nSCSI_SEL, + SEL_OUTn => SEL_OUTn, + SEL_EN => SEL_EN, + ACK_INn => '1', + ACK_OUTn => nSCSI_ACK, +-- ACK_EN => ACK_EN, + ATN_INn => '1', + ATN_OUTn => nSCSI_ATN, +-- ATN_EN => ATN_EN, + REQ_INn => nSCSI_DRQ, +-- REQ_OUTn => REQ_OUTn, +-- REQ_EN => REQ_EN, + IOn_IN => nSCSI_I_O, +-- IOn_OUT => IOn_OUT, +-- IO_EN => IO_EN, + CDn_IN => nSCSI_C_D, +-- CDn_OUT => CDn_OUT, +-- CD_EN => CD_EN, + MSG_INn => nSCSI_MSG +-- MSG_OUTn => MSG_OUTn, +-- MSG_EN => MSG_EN + ); +-- SCSI ACSI --------------------------------------------------------------- +SCSI_D <= DB_OUTn when DB_EN = '1' else "ZZZZZZZZ"; +SCSI_DIR <= '1'; --'0' when DB_EN = '1' else '1'; --ABGESCHALTET +SCSI_PAR <= DBP_OUTn when DBP_EN = '1' else 'Z'; +nSCSI_RST <= RST_OUTn when RST_EN = '1' else 'Z'; +nSCSI_BUSY <= BSY_OUTn when BSY_EN = '1' else 'Z'; +nSCSI_SEL <= SEL_OUTn when SEL_EN = '1' else 'Z'; +ACSI_DIR <= '0'; +ACSI_D <= "ZZZZZZZZ"; +nACSI_CS <= '1'; +ACSI_A1 <= CA1; +nACSI_RESET <= nRSTO; +nACSI_ACK <= '1'; +---------------------------------------------------------------------------- +-- ROM-PORT TA KOMMT FROM DEFAULT TA = 16 BUSCYCLEN = 500ns +---------------------------------------------------------------------------- +ROM_CS <= '1' when nFB_CS1 = '0' and nFB_WR = '1' and FB_ADR(19 downto 17) = x"5" else '0'; -- FFF A'0000/2'0000 +nROM4 <= '0' when ROM_CS = '1' and FB_ADR(16) = '0' else '1'; +nROM3 <= '0' when ROM_CS = '1' and FB_ADR(16) = '1' else '1'; +---------------------------------------------------------------------------- +-- ACIA KEYBOARD +---------------------------------------------------------------------------- + I_ACIA_KEYBOARD: WF6850IP_TOP_SOC + port map( + CLK => MAIN_CLK, + RESETn => nRSTO, + + CS2n => FB_ADR(2), + CS1 => '1', + CS0 => ACIA_CS_I, + E => ACIA_CS_I, + RWn => nFB_WR, + RS => FB_ADR(1), + + DATA_IN => FB_AD(31 downto 24), + DATA_OUT => DATA_OUT_ACIA_I, +-- DATA_EN => DATA_EN_ACIA_I, + + TXCLK => CLK500k, + RXCLK => CLK500k, + RXDATA => KEYB_RxD, + + CTSn => '0', + DCDn => '0', + + IRQn => IRQ_KEYBDn, + TXDATA => AMKB_TX + --RTSn => -- Not used. + ); +ACIA_CS_I <= '1' when nFB_CS1 = '0'and FB_ADR(19 downto 3) = x"1FF80" else '0'; -- FFC00-FFC07 FFC00/8 +KEYB_RxD <= '1' when AMKB_REG(3) = '1' or PIC_AMKB_RX = '0' else '0'; -- TASTATUR DATEN VOM PIC(PS2) OR NORMAL +FB_AD(31 downto 24) <= DATA_OUT_ACIA_I when ACIA_CS_I = '1' and FB_ADR(2) = '0' and nFB_OE = '0' else "ZZZZZZZZ"; +-- AMKB_TX: SPIKES AUSFILTERN ------------------------------------------ + process(CLK2M, AMKB_RX, AMKB_REG) + begin + if rising_edge(CLK2M) then + IF AMKB_RX = '0' THEN + IF AMKB_REG < 16 THEN + AMKB_REG <= "00000"; + ELSE + AMKB_REG <= AMKB_REG - 1; + END IF; + ELSE + IF AMKB_REG > 15 THEN + AMKB_REG <= "11111"; + ELSE + AMKB_REG <= AMKB_REG + 1; + END IF; + END IF; + ELSE + AMKB_REG <= AMKB_REG; + end if; + END PROCESS; +---------------------------------------------------------------------------- +-- ACIA MIDI +---------------------------------------------------------------------------- + I_ACIA_MIDI: WF6850IP_TOP_SOC + port map( + CLK => MAIN_CLK, + RESETn => nRSTO, + + CS2n => '0', + CS1 => FB_ADR(2), + CS0 => ACIA_CS_I, + E => ACIA_CS_I, + RWn => nFB_WR, + RS => FB_ADR(1), + + DATA_IN => FB_AD(31 downto 24), + DATA_OUT => DATA_OUT_ACIA_II, +-- DATA_EN => DATA_EN_ACIA_II, + + TXCLK => CLK500k, + RXCLK => CLK500k, + RXDATA => MIDI_IN, + CTSn => '0', + DCDn => '0', + + IRQn => IRQ_MIDIn, + TXDATA => MIDI_OUT + --RTSn => -- Not used. + ); +MIDI_TLR <= MIDI_OUT; +MIDI_OLR <= MIDI_OUT; +FB_AD(31 downto 24) <= DATA_OUT_ACIA_II when ACIA_CS_I = '1' and FB_ADR(2) = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +---------------------------------------------------------------------------- +-- MFP +---------------------------------------------------------------------------- + I_MFP: WF68901IP_TOP_SOC + port map( + -- System control: + CLK => MAIN_CLK, + RESETn => nRSTO, + -- Asynchronous bus control: + DSn => not LDS, + CSn => not MFP_CS, + RWn => nFB_WR, + DTACKn => DTACK_OUT_MFPn, + -- Data and Adresses: + RS => FB_ADR(5 downto 1), + DATA_IN => FB_AD(23 downto 16), + DATA_OUT => DATA_OUT_MFP, +-- DATA_EN => DATA_EN_MFP, + GPIP_IN(7) => not DMA_DRQ_Q, + GPIP_IN(6) => not RI, + GPIP_IN(5) => DINTn, + GPIP_IN(4) => IRQ_ACIAn, + GPIP_IN(3) => DSP_INT, + GPIP_IN(2) => not CTS, + GPIP_IN(1) => not DCD, + GPIP_IN(0) => LP_BUSY, + -- GPIP_OUT =>, -- Not used; all GPIPs are direction input. + -- GPIP_EN =>, -- Not used; all GPIPs are direction input. + -- Interrupt control: + IACKn => not MFP_INTACK, + IEIn => '0', + -- IEOn =>, -- Not used. + IRQn => nMFP_INT, + -- Timers and timer control: + XTAL1 => CLK2M4576, + TAI => '0', + TBI => nBLANK, + -- TAO =>, + -- TBO =>, + -- TCO =>, + TDO => TDO, + -- Serial I/O control: + RC => TDO, + TC => TDO, + SI => RxD, + SO => TxD + -- SO_EN => MFP_SO_EN + -- DMA control: + -- RRn =>, + -- TRn => + ); + +MFP_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 6) = x"3FE8" else '0'; -- FFA00/40 +MFP_INTACK <= '1' when nFB_CS2 = '0' and FB_ADR(26 downto 0) = x"20000" else '0'; --F002'0000 +LDS <= '1' when MFP_CS = '1' or MFP_INTACK = '1' else '0'; +FB_AD(23 downto 16) <= DATA_OUT_MFP when MFP_CS = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +FB_AD(31 downto 10) <= "0000000000000000000000" when MFP_INTACK = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZZZZZZZ"; +FB_AD(9 downto 2) <= DATA_OUT_MFP when MFP_INTACK = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +FB_AD(1 downto 0) <= "00" when MFP_INTACK = '1' and nFB_OE = '0' else "ZZ"; +DINTn <= '0' when IDE_INT = '1' AND ACP_CONF(28) = '1' else + '0' when FDINT = '1' else + '0' when SCSI_INT = '1' AND ACP_CONF(28) = '1' else '1'; +-- TASTATUR UND KEYBOARD INTERRUPT: SPIKES AUSFILTERN ------------------------------------------ + process(MAIN_CLK,nRSTO,IRQ_ACIAn,IRQ_KEYBDn,IRQ_MIDIn) + begin + if nRSTO = '0' THEN + IRQ_ACIAn <= '1'; + elsif rising_edge(MAIN_CLK) then + IRQ_ACIAn <= IRQ_KEYBDn and IRQ_MIDIn; + else + IRQ_ACIAn <= IRQ_ACIAn; + end if; + END PROCESS; +---------------------------------------------------------------------------- +-- Sound +---------------------------------------------------------------------------- + I_SOUND: WF2149IP_TOP_SOC + port map( + SYS_CLK => MAIN_CLK, + RESETn => nRSTO, + + WAV_CLK => CLK2M, + SELn => '1', + + BDIR => SNDIR_I, + BC2 => '1', + BC1 => SNDCS_I, + + A9n => '0', + A8 => '1', + DA_IN => FB_AD(31 downto 24), + DA_OUT => DA_OUT_X, + + IO_A_IN => x"00", -- All port pins are dedicated outputs. + IO_A_OUT(7) => nnIDE_RES, + IO_A_OUT(6) => LP_DIR_X, + IO_A_OUT(5) => LP_STR, + IO_A_OUT(4) => DTR, + IO_A_OUT(3) => RTS, +-- IO_A_OUT(2) => FDD_D1SEL, + IO_A_OUT(1) => DSA_D, + IO_A_OUT(0) => nSDSEL, + -- IO_A_EN =>, -- Not required. + IO_B_IN => LP_D, + IO_B_OUT => LP_D_X, + -- IO_B_EN => IO_B_EN, + + OUT_A => YM_QA, + OUT_B => YM_QB, + OUT_C => YM_QC + ); + +SNDCS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 2) = x"3E200" else '0'; -- 8800-8803 F8800/4 +SNDCS_I <= '1' when SNDCS = '1' and FB_ADR (1 downto 1) = "0" else '0'; +SNDIR_I <= '1' when SNDCS = '1' and nFB_WR = '0' else '0'; +FB_AD(31 downto 24) <= DA_OUT_X when SNDCS_I = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +LP_D <= LP_D_X when LP_DIR_X = '0' else "ZZZZZZZZ"; +LP_DIR <= LP_DIR_X; + +END FalconIO_SDCard_IDE_CF_architecture; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd.bak b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd.bak new file mode 100644 index 0000000..a339eda --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd.bak @@ -0,0 +1,971 @@ +-- WARNING: Do NOT edit the input and output ports in this file in a text +-- editor if you plan to continue editing the block that represents it in +-- the Block Editor! File corruption is VERY likely to occur. + +-- Copyright (C) 1991-2008 Altera Corporation +-- Your use of Altera Corporation's design tools, logic functions +-- and other software and tools, and its AMPP partner logic +-- functions, and any output files from any of the foregoing +-- (including device programming or simulation files), and any +-- associated documentation or information are expressly subject +-- to the terms and conditions of the Altera Program License +-- Subscription Agreement, Altera MegaCore Function License +-- Agreement, or other applicable license agreement, including, +-- without limitation, that your use is for the sole purpose of +-- programming logic devices manufactured by Altera and sold by +-- Altera or its authorized distributors. Please refer to the +-- applicable agreement for further details. + + +-- Generated by Quartus II Version 8.1 (Build Build 163 10/28/2008) +-- Created on Tue Sep 08 16:24:20 2009 + +library work; +use work.FalconIO_SDCard_IDE_CF_pkg.all; + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + + +-- Entity Declaration + + +-- Entity Declaration + +ENTITY FalconIO_SDCard_IDE_CF IS + -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! + PORT + ( + CLK33M : IN STD_LOGIC; + MAIN_CLK : IN STD_LOGIC; + CLK2M : IN STD_LOGIC; + CLK500k : IN STD_LOGIC; + nFB_CS1 : IN STD_LOGIC; + FB_SIZE0 : IN STD_LOGIC; + FB_SIZE1 : IN STD_LOGIC; + nFB_BURST : IN STD_LOGIC; + FB_ADR : IN STD_LOGIC_VECTOR(31 downto 0); + LP_BUSY : IN STD_LOGIC; + nACSI_DRQ : IN STD_LOGIC; + nACSI_INT : IN STD_LOGIC; + nSCSI_DRQ : IN STD_LOGIC; + nSCSI_MSG : IN STD_LOGIC; + MIDI_IN : IN STD_LOGIC; + RxD : IN STD_LOGIC; + CTS : IN STD_LOGIC; + RI : IN STD_LOGIC; + DCD : IN STD_LOGIC; + AMKB_RX : IN STD_LOGIC; + PIC_AMKB_RX : IN STD_LOGIC; + IDE_RDY : IN STD_LOGIC; + IDE_INT : IN STD_LOGIC; + WP_CS_CARD : IN STD_LOGIC; + nINDEX : IN STD_LOGIC; + TRACK00 : IN STD_LOGIC; + nRD_DATA : IN STD_LOGIC; + nDCHG : IN STD_LOGIC; + SD_DATA0 : IN STD_LOGIC; + SD_DATA1 : IN STD_LOGIC; + SD_DATA2 : IN STD_LOGIC; + SD_CARD_DEDECT : IN STD_LOGIC; + SD_WP : IN STD_LOGIC; + nDACK0 : IN STD_LOGIC; + nFB_WR : INOUT STD_LOGIC; + WP_CF_CARD : IN STD_LOGIC; + nWP : IN STD_LOGIC; + nFB_CS2 : IN STD_LOGIC; + nRSTO : IN STD_LOGIC; + HD_DD : IN STD_LOGIC; + nSCSI_C_D : IN STD_LOGIC; + nSCSI_I_O : IN STD_LOGIC; + CLK2M4576 : IN STD_LOGIC; + nFB_OE : IN STD_LOGIC; + VSYNC : IN STD_LOGIC; + HSYNC : IN STD_LOGIC; + DSP_INT : IN STD_LOGIC; + nBLANK : IN STD_LOGIC; + FDC_CLK : IN STD_LOGIC; + FB_ALE : IN STD_LOGIC; + ACP_CONF : IN STD_LOGIC_VECTOR(31 downto 24); + nIDE_CS1 : OUT STD_LOGIC; + nIDE_CS0 : OUT STD_LOGIC; + LP_STR : OUT STD_LOGIC; + LP_DIR : OUT STD_LOGIC; + nACSI_ACK : OUT STD_LOGIC; + nACSI_RESET : OUT STD_LOGIC; + nACSI_CS : OUT STD_LOGIC; + ACSI_DIR : OUT STD_LOGIC; + ACSI_A1 : OUT STD_LOGIC; + nSCSI_ACK : OUT STD_LOGIC; + nSCSI_ATN : OUT STD_LOGIC; + SCSI_DIR : OUT STD_LOGIC; + SD_CLK : OUT STD_LOGIC; + YM_QA : OUT STD_LOGIC; + YM_QC : OUT STD_LOGIC; + YM_QB : OUT STD_LOGIC; + nSDSEL : OUT STD_LOGIC; + STEP : OUT STD_LOGIC; + MOT_ON : OUT STD_LOGIC; + nRP_LDS : OUT STD_LOGIC; + nRP_UDS : OUT STD_LOGIC; + nROM4 : OUT STD_LOGIC; + nROM3 : OUT STD_LOGIC; + nCF_CS1 : OUT STD_LOGIC; + nCF_CS0 : OUT STD_LOGIC; + nIDE_RD : INOUT STD_LOGIC; + nIDE_WR : INOUT STD_LOGIC; + AMKB_TX : OUT STD_LOGIC; + IDE_RES : OUT STD_LOGIC; + DTR : OUT STD_LOGIC; + RTS : OUT STD_LOGIC; + TxD : OUT STD_LOGIC; + MIDI_OLR : OUT STD_LOGIC; + MIDI_TLR : OUT STD_LOGIC; + nDREQ0 : OUT STD_LOGIC; + DSA_D : OUT STD_LOGIC; + nMFP_INT : OUT STD_LOGIC; + FALCON_IO_TA : OUT STD_LOGIC; + STEP_DIR : OUT STD_LOGIC; + WR_DATA : OUT STD_LOGIC; + WR_GATE : OUT STD_LOGIC; + DMA_DRQ : OUT STD_LOGIC; + FB_AD : INOUT STD_LOGIC_VECTOR(31 downto 0); + LP_D : INOUT STD_LOGIC_VECTOR(7 downto 0); + ACSI_D : INOUT STD_LOGIC_VECTOR(7 downto 0); + SCSI_D : INOUT STD_LOGIC_VECTOR(7 downto 0); + SCSI_PAR : INOUT STD_LOGIC; + nSCSI_SEL : INOUT STD_LOGIC; + nSCSI_BUSY : INOUT STD_LOGIC; + nSCSI_RST : INOUT STD_LOGIC; + SD_CD_DATA3 : INOUT STD_LOGIC; + SD_CDM_D1 : INOUT STD_LOGIC + ); + -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! + +END FalconIO_SDCard_IDE_CF; + + +-- Architecture Body + +ARCHITECTURE FalconIO_SDCard_IDE_CF_architecture OF FalconIO_SDCard_IDE_CF IS +-- system +signal SYS_CLK : STD_LOGIC; +signal RESETn : STD_LOGIC; +signal FB_B0 : STD_LOGIC; -- UPPER BYT BEI 16BIT BUS +signal FB_B1 : STD_LOGIC; -- LOWER BYT BEI 16BIT BUS +signal BYT : STD_LOGIC; -- WENN BYT -> 1 +signal LONG : STD_LOGIC; -- WENN -> 1 +-- KEYBOARD MIDI +signal ACIA_CS_I : STD_LOGIC; +signal IRQ_KEYBDn : STD_LOGIC; +signal IRQ_MIDIn : STD_LOGIC; +signal KEYB_RxD : STD_LOGIC; +signal AMKB_REG : STD_LOGIC_VECTOR(4 downto 0); +signal MIDI_OUT : STD_LOGIC; +signal DATA_OUT_ACIA_I : STD_LOGIC_VECTOR(7 downto 0); +signal DATA_OUT_ACIA_II : STD_LOGIC_VECTOR(7 downto 0); +-- MFP +signal MFP_CS : STD_LOGIC; +signal MFP_INTACK : STD_LOGIC; +signal LDS : STD_LOGIC; +signal DTACK_OUT_MFPn : STD_LOGIC; +signal IRQ_ACIAn : STD_LOGIC; +signal DINTn : STD_LOGIC; +signal DATA_OUT_MFP : STD_LOGIC_VECTOR(7 downto 0); +signal TDO : STD_LOGIC; +-- SOUND +signal SNDCS : STD_LOGIC; +signal SNDCS_I : STD_LOGIC; +signal SNDIR_I : STD_LOGIC; +signal LP_DIR_X : STD_LOGIC; +signal DA_OUT_X : STD_LOGIC_VECTOR(7 downto 0); +signal LP_D_X : STD_LOGIC_VECTOR(7 downto 0); +-- DIV +signal SUB_BUS : STD_LOGIC; -- SUB BUS MIT ROM-PORT, CF UND IDE +signal ROM_CS : STD_LOGIC; +-- DMA UND FLOPPY +signal DMA_DATEN_CS : STD_LOGIC; +signal DMA_MODUS_CS : STD_LOGIC; +signal DMA_MODUS : STD_LOGIC_VECTOR(15 downto 0); +signal WDC_BSL_CS : STD_LOGIC; +signal WDC_BSL : STD_LOGIC_VECTOR(1 DOWNTO 0); +signal HD_DD_OUT : STD_LOGIC; +signal FDCS_In : STD_LOGIC; +signal CA0 : STD_LOGIC; +signal CA1 : STD_LOGIC; +signal CA2 : STD_LOGIC; +signal FDINT : STD_LOGIC; +signal FDRQ : STD_LOGIC; +signal CD_OUT_FDC : STD_LOGIC_VECTOR(7 downto 0); +signal CD_IN_FDC : STD_LOGIC_VECTOR(7 downto 0); +signal DMA_TOP_CS : STD_LOGIC; +signal DMA_TOP : STD_LOGIC_VECTOR(7 downto 0); +signal DMA_HIGH_CS : STD_LOGIC; +signal DMA_HIGH : STD_LOGIC_VECTOR(7 downto 0); +signal DMA_MID_CS : STD_LOGIC; +signal DMA_MID : STD_LOGIC_VECTOR(7 downto 0); +signal DMA_LOW_CS : STD_LOGIC; +signal DMA_LOW : STD_LOGIC_VECTOR(7 downto 0); +signal DMA_DIRM_CS : STD_LOGIC; +signal DMA_ADR_CS : STD_LOGIC; +signal DMA_STATUS : STD_LOGIC_VECTOR(2 downto 0); +signal DMA_DIR_OLD : STD_LOGIC; +signal DMA_BYT_CNT_CS : STD_LOGIC; +signal DMA_BYT_CNT : STD_LOGIC_VECTOR(31 downto 0); +signal CLR_FIFO : STD_LOGIC; +signal DMA_DRQ_I : STD_LOGIC; +signal DMA_DRQ_REG : STD_LOGIC_VECTOR(1 downto 0); +signal DMA_DRQQ : STD_LOGIC; +signal DMA_DRQ_Q : STD_LOGIC; +signal RDF_DOUT : STD_LOGIC_VECTOR(31 downto 0); +signal RDF_AZ : STD_LOGIC_VECTOR(9 downto 0); +signal RDF_RDE : STD_LOGIC; +signal RDF_WRE : STD_LOGIC; +signal RDF_DIN : STD_LOGIC_VECTOR(7 downto 0); +signal WRF_DOUT : STD_LOGIC_VECTOR(7 downto 0); +signal WRF_AZ : STD_LOGIC_VECTOR(9 downto 0); +signal WRF_RDE : STD_LOGIC; +signal WRF_WRE : STD_LOGIC; +signal nFDC_WR : STD_LOGIC; +type FCF_STATES is( FCF_IDLE, FCF_T0, FCF_T1, FCF_T2, FCF_T3, FCF_T6, FCF_T7); +signal FCF_STATE : FCF_STATES; +signal NEXT_FCF_STATE : FCF_STATES; +signal DMA_REQ : STD_LOGIC; +signal FDC_CS : STD_LOGIC; +signal FCF_CS : STD_LOGIC; +signal FCF_APH : STD_LOGIC; +signal DMA_AZ_CS : STD_LOGIC; +signal DMA_ACTIV : STD_LOGIC; +signal DMA_ACTIV_NEW : STD_LOGIC; +signal FDC_OUT : STD_LOGIC_VECTOR(7 downto 0); +-- SCSI +signal SCSI_CS : STD_LOGIC; +signal SCSI_CSn : STD_LOGIC; +signal SCSI_DOUT : STD_LOGIC_VECTOR(7 downto 0); +signal nSCSI_DACK : STD_LOGIC; +signal SCSI_DRQ : STD_LOGIC; +signal SCSI_INT : STD_LOGIC; +signal DB_OUTn : STD_LOGIC_VECTOR(7 downto 0); +signal DB_EN : STD_LOGIC; +signal DBP_OUTn : STD_LOGIC; +signal DBP_EN : STD_LOGIC; +signal RST_OUTn : STD_LOGIC; +signal RST_EN : STD_LOGIC; +signal BSY_OUTn : STD_LOGIC; +signal BSY_EN : STD_LOGIC; +signal SEL_OUTn : STD_LOGIC; +signal SEL_EN : STD_LOGIC; +-- IDE +signal nnIDE_RES : STD_LOGIC; +signal IDE_CF_CS : STD_LOGIC; +signal IDE_CF_TA : STD_LOGIC; +signal NEXT_nIDE_RD : STD_LOGIC; +signal NEXT_nIDE_WR : STD_LOGIC; +type CMD_STATES is( IDLE, T1, T6, T7); +signal CMD_STATE : CMD_STATES; +signal NEXT_CMD_STATE : CMD_STATES; + + +BEGIN +LONG <= '1' when FB_SIZE1 = '0' and FB_SIZE0 = '0' else '0'; +BYT <= '1' when FB_SIZE1 = '0' and FB_SIZE0 = '1' else '0'; +FB_B0 <= '1' when FB_ADR(0) = '0' or BYT = '0' else '0'; +FB_B1 <= '1' when FB_ADR(0) = '1' or BYT = '0' else '0'; + +FALCON_IO_TA <= '1' when SNDCS = '1' or DTACK_OUT_MFPn = '0' or ACIA_CS_I = '1' or DMA_MODUS_CS ='1' + or DMA_ADR_CS = '1' or DMA_DIRM_CS = '1' or DMA_BYT_CNT_CS = '1' or FCF_CS = '1' or IDE_CF_TA = '1' else '0'; +SUB_BUS <= '1' when nFB_WR = '1' and ROM_CS = '1' ELSE + '1' when nFB_WR = '1' and IDE_CF_CS = '1' ELSE + '1' when nFB_WR = '0' and nIDE_WR = '0' ELSE '0'; +nRP_UDS <= '0' when SUB_BUS = '1' and FB_B0 = '1' else '1'; +nRP_LDS <= '0' when SUB_BUS = '1' and FB_B1 = '1' else '1'; +nDREQ0 <= '0'; +---------------------------------------------------------------------------- +-- SD +---------------------------------------------------------------------------- +SD_CLK <= 'Z'; +SD_CD_DATA3 <= 'Z'; +SD_CDM_D1 <= 'Z'; +---------------------------------------------------------------------------- +-- IDE +---------------------------------------------------------------------------- +CMD_REG: process(nRSTO, MAIN_CLK, CMD_STATE, NEXT_CMD_STATE) + begin + if nRSTO = '0' then + CMD_STATE <= IDLE; + elsif rising_edge(MAIN_CLK) then + CMD_STATE <= NEXT_CMD_STATE; -- go to next + nIDE_RD <= NEXT_nIDE_RD; -- go to next + nIDE_WR <= NEXT_nIDE_WR; -- go to next + else + CMD_STATE <= CMD_STATE; -- halten + nIDE_RD <= nIDE_RD; -- halten + nIDE_WR <= nIDE_WR; -- halten + end if; + end process CMD_REG; + + CMD_DECODER: process(CMD_STATE, NEXT_CMD_STATE, NEXT_nIDE_RD, NEXT_nIDE_WR, IDE_RDY, IDE_CF_TA) + begin + case CMD_STATE is + when IDLE => + IDE_CF_TA <= '0'; + if IDE_CF_CS = '1' then + NEXT_nIDE_RD <= not nFB_WR; + NEXT_nIDE_WR <= nFB_WR; + NEXT_CMD_STATE <= T1; + else + NEXT_nIDE_RD <= '1'; + NEXT_nIDE_WR <= '1'; + NEXT_CMD_STATE <= IDLE; + end if; + when T1 => + IDE_CF_TA <= '0'; + NEXT_nIDE_RD <= not nFB_WR; + NEXT_nIDE_WR <= nFB_WR; + NEXT_CMD_STATE <= T6; + when T6 => + IF IDE_RDY = '1' then + IDE_CF_TA <= '1'; + NEXT_nIDE_RD <= '1'; + NEXT_nIDE_WR <= '1'; + NEXT_CMD_STATE <= T7; + else + IDE_CF_TA <= '0'; + NEXT_nIDE_RD <= not nFB_WR; + NEXT_nIDE_WR <= nFB_WR; + NEXT_CMD_STATE <= T6; + end if; + when T7 => + IDE_CF_TA <= '0'; + NEXT_nIDE_RD <= '1'; + NEXT_nIDE_WR <= '1'; + NEXT_CMD_STATE <= IDLE; + end case; + end process CMD_DECODER; + +IDE_RES <= not nnIDE_RES and nRSTO; +IDE_CF_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 7) = x"0" else '0'; -- FFF0'0000/80 +nCF_CS0 <= '0' when ACP_CONF(31) = '0' and FB_ADR(19 downto 5) = x"0" else -- FFFO'0000-FFF0'001F + '0' when ACP_CONF(31) = '1' and FB_ADR(19 downto 5) = x"2" else '1'; -- FFFO'0040-FFF0'005F +nCF_CS1 <= '0' when ACP_CONF(31) = '0' and FB_ADR(19 downto 5) = x"1" else -- FFF0'0020-FFF0'003F + '0' when ACP_CONF(31) = '1' and FB_ADR(19 downto 5) = x"3" else '1'; -- FFFO'0060-FFF0'007F +nIDE_CS0 <= '0' when ACP_CONF(30) = '0' and FB_ADR(19 downto 5) = x"2" else -- FFF0'0040-FFF0'005F + '0' when ACP_CONF(30) = '1' and FB_ADR(19 downto 5) = x"0" else '1'; -- FFFO'0000-FFF0'001F +nIDE_CS1 <= '0' when ACP_CONF(30) = '0' and FB_ADR(19 downto 5) = x"3" else -- FFF0'0060-FFF0'007F + '0' when ACP_CONF(30) = '1' and FB_ADR(19 downto 5) = x"1" else '1'; -- FFFO'0020-FFF0'003F +----------------------------------------------------------------------------------------------------------------------------------------- +-- ACSI, SCSI UND FLOPPY WD1772 +------------------------------------------------------------------------------------------------------------------------------------------- +-- daten read fifo + RDF: dcfifo0 + port map( + aclr => CLR_FIFO, + data => RDF_DIN, + rdclk => MAIN_CLK, + rdreq => RDF_RDE, + wrclk => FDC_CLK, + wrreq => RDF_WRE, + q => RDF_DOUT, + wrusedw => RDF_AZ + ); +FCF_CS <= '1' when nFB_CS2 = '0' and FB_ADR(26 downto 0) = x"0020110" and LONG = '1' else '0'; -- F002'0110 LONG ONLY +FCF_APH <= '1' when FB_ALE = '1' and FB_AD(31 downto 0) = x"F0020110" and LONG = '1' else '0'; -- ADRESSPHASE F0020110 LONG ONLY +RDF_RDE <= '1' when FCF_APH = '1' and nFB_WR = '1' else '0'; -- AKTIVIEREN IN ADRESSPHASE +FB_AD <= RDF_DOUT(7 downto 0) & RDF_DOUT(15 downto 8) & RDF_DOUT(23 downto 16) & RDF_DOUT(31 downto 24) when FCF_CS = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ"; +RDF_DIN <= CD_OUT_FDC when DMA_MODUS(7) = '1' else SCSI_DOUT; +-- daten write fifo + WRF: dcfifo1 + port map( + aclr => CLR_FIFO, + data => FB_AD(7 downto 0) & FB_AD(15 downto 8) & FB_AD(23 downto 16) & FB_AD(31 downto 24), + rdclk => FDC_CLK, + rdreq => WRF_RDE, + wrclk => MAIN_CLK, + wrreq => WRF_WRE, + q => WRF_DOUT, + rdusedw => WRF_AZ + ); +CD_IN_FDC <= WRF_DOUT when DMA_ACTIV = '1' and DMA_MODUS(8) = '1' else FB_AD(23 downto 16); -- BEI DMA WRITE <-FIFO SONST <-FB +DMA_AZ_CS <= '1' when nFB_CS2 = '0' and FB_ADR(26 downto 0) = x"002010C" else '0'; -- F002'010C LONG +FB_AD <= DMA_DRQ_Q & DMA_DRQ_REG & IDE_INT & FDINT & SCSI_INT & RDF_AZ & "0" & DMA_STATUS & "00" & WRF_AZ when DMA_AZ_CS = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ"; +DMA_DRQ_Q <= '1' when DMA_DRQ_REG = "11" and DMA_MODUS(6) = '0' else '0'; +-- FIFO WRITE: GENAU 1 MAIN_CLK ------------------------------------------------------------------------- + process(MAIN_CLK, nRSTO, WRF_WRE, nFB_WR, FCF_APH) + begin + if nRSTO = '0' THEN + WRF_WRE <= '0'; + elsif rising_edge(MAIN_CLK) then + IF FCF_APH = '1' and nFB_WR = '0' then + WRF_WRE <= '1'; + else + WRF_WRE <= '0'; + end if; + else + WRF_WRE <= WRF_WRE; + end if; + END PROCESS; + +FCF_REG: process(nRSTO, FDC_CLK, FCF_STATE, NEXT_FCF_STATE, DMA_ACTIV) + begin + if nRSTO = '0' then + FCF_STATE <= FCF_IDLE; + DMA_ACTIV <= '0'; + elsif rising_edge(FDC_CLK) then + FCF_STATE <= NEXT_FCF_STATE; -- go to next + DMA_ACTIV <= DMA_ACTIV_NEW; + else + FCF_STATE <= FCF_STATE; -- halten + DMA_ACTIV <= DMA_ACTIV; + end if; + end process FCF_REG; + +FDC_REG: process(nRSTO, FDC_CLK, FDC_OUT, FDCS_In, CD_OUT_FDC) + begin + if nRSTO = '0' then + FDC_OUT <= x"00"; + elsif rising_edge(FDC_CLK) and FDCS_In = '0' then + FDC_OUT <= CD_OUT_FDC; -- set + else + FDC_OUT <= FDC_OUT; -- halten + end if; + end process FDC_REG; + +DMA_REQ <= '1' when ((DMA_DRQ_I = '1' and DMA_MODUS(7) = '1') or (SCSI_DRQ = '1' and DMA_MODUS(7) = '0')) and DMA_STATUS(1) = '1' and DMA_MODUS(6) = '0' and CLR_FIFO = '0' else '0'; +FDC_CS <= '1' when DMA_DATEN_CS = '1' and DMA_MODUS(4 downto 3) = "00" and FB_B1 = '1' else '0'; +SCSI_CS <= '1' when DMA_DATEN_CS = '1' and DMA_MODUS(4 downto 3) = "01" and FB_B1 = '1' else '0'; + + FCF_DECODER: process(FCF_STATE, NEXT_FCF_STATE, DMA_REQ,FDC_CS, RDF_WRE, WRF_RDE, SCSI_DRQ, nSCSI_DACK, DMA_MODUS, DMA_ACTIV, FDCS_In,SCSI_CS, SCSI_CSn) + begin + case FCF_STATE is + when FCF_IDLE => + SCSI_CSn <= '1'; + FDCS_In <= '1'; + RDF_WRE <= '0'; + WRF_RDE <= '0'; + nSCSI_DACK <= '1'; + if DMA_REQ = '1' or FDC_CS = '1' or SCSI_CS = '1' then + DMA_ACTIV_NEW <= DMA_REQ; + NEXT_FCF_STATE <= FCF_T0; + else + DMA_ACTIV_NEW <= '0'; + NEXT_FCF_STATE <= FCF_IDLE; + end if; + when FCF_T0 => + SCSI_CSn <= '1'; + FDCS_In <= '1'; + RDF_WRE <= '0'; + nSCSI_DACK <= '1'; + DMA_ACTIV_NEW <= DMA_REQ; + WRF_RDE <= DMA_MODUS(8) and DMA_REQ; -- WRITE -> READ FROM FIFO + if DMA_REQ = '0' and DMA_ACTIV = '1' THEN -- spike? + NEXT_FCF_STATE <= FCF_IDLE; -- ja -> zum start + else + NEXT_FCF_STATE <= FCF_T1; + end if; + when FCF_T1 => + RDF_WRE <= '0'; + WRF_RDE <= '0'; + DMA_ACTIV_NEW <= DMA_ACTIV; + SCSI_CSn <= not SCSI_CS; + FDCS_In <= DMA_MODUS(4) or DMA_MODUS(3); + nSCSI_DACK <= DMA_MODUS(7) and DMA_ACTIV; + NEXT_FCF_STATE <= FCF_T2; + when FCF_T2 => + RDF_WRE <= '0'; + WRF_RDE <= '0'; + DMA_ACTIV_NEW <= DMA_ACTIV; + SCSI_CSn <= not SCSI_CS; + FDCS_In <= DMA_MODUS(4) or DMA_MODUS(3); + nSCSI_DACK <= DMA_MODUS(7) and DMA_ACTIV; + NEXT_FCF_STATE <= FCF_T3; + when FCF_T3 => + RDF_WRE <= '0'; + WRF_RDE <= '0'; + DMA_ACTIV_NEW <= DMA_ACTIV; + SCSI_CSn <= not SCSI_CS; + FDCS_In <= DMA_MODUS(4) or DMA_MODUS(3); + nSCSI_DACK <= DMA_MODUS(7) and DMA_ACTIV; + NEXT_FCF_STATE <= FCF_T6; + when FCF_T6 => + WRF_RDE <= '0'; + DMA_ACTIV_NEW <= DMA_ACTIV; + SCSI_CSn <= not SCSI_CS; + FDCS_In <= DMA_MODUS(4) or DMA_MODUS(3); + nSCSI_DACK <= DMA_MODUS(7) and DMA_ACTIV; + RDF_WRE <= not DMA_MODUS(8) and DMA_ACTIV; -- READ -> WRITE IN FIFO + NEXT_FCF_STATE <= FCF_T7; + when FCF_T7 => + SCSI_CSn <= '1'; + FDCS_In <= '1'; + RDF_WRE <= '0'; + WRF_RDE <= '0'; + nSCSI_DACK <= '1'; + DMA_ACTIV_NEW <= '0'; + if FDC_CS = '1' and DMA_REQ = '0' then + NEXT_FCF_STATE <= FCF_T7; + else + NEXT_FCF_STATE <= FCF_IDLE; + end if; + end case; + end process FCF_DECODER; + + I_FDC: WF1772IP_TOP_SOC + port map( + CLK => FDC_CLK, + RESETn => nRSTO, + CSn => FDCS_In, + RWn => nFDC_WR, + A1 => CA2, + A0 => CA1, + DATA_IN => CD_IN_FDC, + DATA_OUT => CD_OUT_FDC, +-- DATA_EN => CD_EN_FDC, + RDn => nRD_DATA, + TR00n => TRACK00, + IPn => nINDEX, + WPRTn => nWP, + DDEn => '0', -- Fixed to MFM. + HDTYPE => HD_DD_OUT, + MO => MOT_ON, + WG => WR_GATE, + WD => WR_DATA, + STEP => STEP, + DIRC => STEP_DIR, + DRQ => DMA_DRQ_I, + INTRQ => FDINT + ); +DMA_DATEN_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 1) = x"7C302" else '0'; -- F8604/2 +DMA_MODUS_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 1) = x"7C303" else '0'; -- F8606/2 +WDC_BSL_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 1) = x"7C307" else '0'; -- F860E/2 +HD_DD_OUT <= HD_DD WHEN ACP_CONF(29) = '0' ELSE WDC_BSL(0); +nFDC_WR <= (not DMA_MODUS(8)) when DMA_ACTIV = '1' else nFB_WR; +CA0 <= '1' when DMA_ACTIV = '1' ELSE DMA_MODUS(0); +CA1 <= '1' when DMA_ACTIV = '1' ELSE DMA_MODUS(1); +CA2 <= '1' when DMA_ACTIV = '1' ELSE DMA_MODUS(2); +FB_AD(23 downto 16) <= "0000" & (not DMA_STATUS(1)) & "0" & WDC_BSL(1) & HD_DD when WDC_BSL_CS = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +FB_AD(31 downto 24) <= "00000000" when DMA_DATEN_CS = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +FB_AD(23 downto 16) <= FDC_OUT when DMA_DATEN_CS = '1' and DMA_MODUS(4 downto 3) = "00" and nFB_OE = '0' else + SCSI_DOUT when DMA_DATEN_CS = '1' and DMA_MODUS(4 downto 3) = "01" and nFB_OE = '0' else + DMA_BYT_CNT(16 downto 9) when DMA_DATEN_CS = '1' and DMA_MODUS(4) = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +--- WDC BSL REGISTER ------------------------------------------------------- + process(MAIN_CLK, nRSTO, WDC_BSL_CS, WDC_BSL, nFB_WR, FB_B0, FB_B1) + begin + if nRSTO = '0' THEN + WDC_BSL <= "00"; + elsif rising_edge(MAIN_CLK) and WDC_BSL_CS = '1' and nFB_WR = '0' then + IF FB_B0 = '1' THEN + WDC_BSL(1 DOWNTO 0) <= FB_AD(25 DOWNTO 24); + else + WDC_BSL(1 DOWNTO 0) <= WDC_BSL(1 DOWNTO 0); + end if; + end if; + END PROCESS; +--- DMA MODUS REGISTER ------------------------------------------------------- + process(MAIN_CLK, nRSTO, DMA_MODUS_CS, DMA_MODUS, nFB_WR, FB_B0, FB_B1) + begin + if nRSTO = '0' THEN + DMA_MODUS <= x"0000"; + elsif rising_edge(MAIN_CLK) and DMA_MODUS_CS = '1' and nFB_WR = '0' then + IF FB_B0 = '1' THEN + DMA_MODUS(15 downto 8) <= FB_AD(31 downto 24); + else + DMA_MODUS(15 downto 8) <= DMA_MODUS(15 downto 8); + end if; + IF FB_B1 = '1' THEN + DMA_MODUS(7 downto 0) <= FB_AD(23 downto 16); + else + DMA_MODUS(7 downto 0) <= DMA_MODUS(7 downto 0); + end if; + else + DMA_MODUS <= DMA_MODUS; + end if; + END PROCESS; +-- BYT COUNTER, SECTOR COUNTER ---------------------------------------------------- + process(MAIN_CLK, nRSTO, DMA_DATEN_CS, DMA_BYT_CNT_CS, DMA_BYT_CNT, nFB_WR, FB_B0, FB_B1, DMA_MODUS, CLR_FIFO) + begin + if nRSTO = '0' or CLR_FIFO = '1' THEN + DMA_BYT_CNT <= x"00000000"; + elsif rising_edge(MAIN_CLK) and nFB_WR = '0' and DMA_DATEN_CS = '1' and nFB_WR = '0' and DMA_MODUS(4) = '1' and FB_B1 = '1' then + DMA_BYT_CNT(31 downto 17) <= "000000000000000"; + DMA_BYT_CNT(16 downto 9) <= FB_AD(23 downto 16); + DMA_BYT_CNT(8 downto 0) <= "000000000"; + elsif rising_edge(MAIN_CLK) and nFB_WR = '0' and DMA_BYT_CNT_CS = '1' then + DMA_BYT_CNT <= FB_AD; + else + DMA_BYT_CNT <= DMA_BYT_CNT; + end if; + END PROCESS; +-------------------------------------------------------------------- +FB_AD(31 downto 16) <= "0000000000000" & DMA_STATUS when DMA_MODUS_CS = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +DMA_STATUS(0) <= '1'; -- DMA OK +DMA_STATUS(1) <= '1' when DMA_BYT_CNT /= 0 and DMA_BYT_CNT(31) = '0' else '0'; -- WENN byts UND NICHT MINUS +DMA_STATUS(2) <= '0' when DMA_DRQ_I = '1' or SCSI_DRQ = '1' else '0'; +DMA_DRQQ <= '1' when DMA_STATUS(1) = '1' and DMA_MODUS(8) = '0' and RDF_AZ > 15 and DMA_MODUS(6) = '0' else + '1' when DMA_STATUS(1) = '1' and DMA_MODUS(8) = '1' and WRF_AZ < 512 and DMA_MODUS(6) = '0' else '0'; +DMA_DRQ <= '1' when DMA_DRQ_REG = "11" and DMA_MODUS(6) = '0' else '0'; +-- DMA REQUEST: SPIKES AUSFILTERN ------------------------------------------ + process(FDC_CLK, nRSTO, DMA_DRQ_REG) + begin + if nRSTO = '0' THEN + DMA_DRQ_REG <= "00"; + elsif rising_edge(FDC_CLK) then + DMA_DRQ_REG(0) <= DMA_DRQQ; + DMA_DRQ_REG(1) <= DMA_DRQ_REG(0) and DMA_DRQQ; + else + DMA_DRQ_REG <= DMA_DRQ_REG; + end if; + END PROCESS; +-- DMA ADRESSE ------------------------------------------------------ + process(MAIN_CLK, nRSTO, DMA_TOP_CS, DMA_TOP, nFB_WR, DMA_ADR_CS) + begin + if nRSTO = '0' THEN + DMA_TOP <= x"00"; + elsif rising_edge(MAIN_CLK) and nFB_WR = '0' and (DMA_TOP_CS = '1' or DMA_ADR_CS = '1') then + DMA_TOP <= FB_AD(31 downto 24); + else + DMA_TOP <= DMA_TOP; + end if; + END PROCESS; + process(MAIN_CLK, nRSTO, DMA_HIGH_CS, DMA_HIGH, nFB_WR, DMA_ADR_CS) + begin + if nRSTO = '0' THEN + DMA_HIGH <= x"00"; + elsif rising_edge(MAIN_CLK) and nFB_WR = '0' and (DMA_HIGH_CS = '1' or DMA_ADR_CS = '1') then + DMA_HIGH <= FB_AD(23 downto 16); + else + DMA_HIGH <= DMA_HIGH; + end if; + END PROCESS; + process(MAIN_CLK, nRSTO, DMA_MID_CS, DMA_MID, nFB_WR) + begin + DMA_MID <= DMA_MID; + if nRSTO = '0' THEN + DMA_MID <= x"00"; + elsif rising_edge(MAIN_CLK) and nFB_WR = '0' then + if DMA_MID_CS = '1' then + DMA_MID <= FB_AD(23 downto 16); + elsif DMA_ADR_CS = '1' then + DMA_MID <= FB_AD(15 downto 8); + end if; + end if; + END PROCESS; + process(MAIN_CLK, nRSTO, DMA_LOW_CS, DMA_LOW, nFB_WR) + begin + DMA_LOW <= DMA_LOW; + if nRSTO = '0' THEN + DMA_LOW <= x"00"; + elsif rising_edge(MAIN_CLK) and nFB_WR = '0' then + if DMA_LOW_CS = '1'then + DMA_LOW <= FB_AD(23 downto 16); + elsif DMA_ADR_CS = '1' then + DMA_LOW <= FB_AD(7 downto 0); + end if; + end if; + END PROCESS; +-------------------------------------------------------------------------------------------- +DMA_TOP_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 1) = x"7C304" and FB_B0 = '1' else '0'; -- F8608/2 +DMA_HIGH_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 1) = x"7C304" and FB_B1 = '1' else '0'; -- F8609/2 +DMA_MID_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 1) = x"7C305" and FB_B1 = '1' else '0'; -- F860B/2 +DMA_LOW_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 1) = x"7C306" and FB_B1 = '1' else '0'; -- F860D/2 +FB_AD(31 downto 24) <= DMA_TOP when DMA_TOP_CS = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +FB_AD(23 downto 16) <= DMA_HIGH when DMA_HIGH_CS = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +FB_AD(23 downto 16) <= DMA_MID when DMA_MID_CS = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +FB_AD(23 downto 16) <= DMA_LOW when DMA_LOW_CS = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +-- DIRECTZUGRIFF +DMA_DIRM_CS <= '1' when nFB_CS2 = '0' and FB_ADR(26 downto 0) = x"20100" else '0'; -- F002'0100 WORD +DMA_ADR_CS <= '1' when nFB_CS2 = '0' and FB_ADR(26 downto 0) = x"20104" else '0'; -- F002'0104 LONG +DMA_BYT_CNT_CS <= '1' when nFB_CS2 = '0' and FB_ADR(26 downto 0) = x"20108" else '0'; -- F002'0108 LONG +FB_AD <= DMA_TOP & DMA_HIGH & DMA_MID & DMA_LOW when DMA_ADR_CS = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= DMA_MODUS when DMA_DIRM_CS = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD <= DMA_BYT_CNT when DMA_BYT_CNT_CS = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ"; +-- DMA RW TOGGLE ------------------------------------------ + process(MAIN_CLK, nRSTO, DMA_MODUS_CS, DMA_MODUS, DMA_DIR_OLD) + begin + if nRSTO = '0' THEN + DMA_DIR_OLD <= '0'; + elsif rising_edge(MAIN_CLK) and DMA_MODUS_CS = '0' then + DMA_DIR_OLD <= DMA_MODUS(8); + else + DMA_DIR_OLD <= DMA_DIR_OLD; + end if; + END PROCESS; +CLR_FIFO <= DMA_MODUS(8) xor DMA_DIR_OLD; +-- SCSI ---------------------------------------------------------------------------------- + I_SCSI: WF5380_TOP_SOC + port map( + CLK => FDC_CLK, + RESETn => nRSTO, + ADR => CA2 & CA1 & CA0, + DATA_IN => CD_IN_FDC, + DATA_OUT => SCSI_DOUT, + --DATA_EN : out bit; + -- Bus and DMA controls: + CSn => '1', --SCSI_CSn, ABGESCHALTET + RDn => (not nFDC_WR) or (not SCSI_CS), + WRn => nFDC_WR or (not SCSI_CS), + EOPn => '1', + DACKn => nSCSI_DACK, + DRQ => SCSI_DRQ, + INT => SCSI_INT, +-- READY => + -- SCSI bus: + DB_INn => SCSI_D, + DB_OUTn => DB_OUTn, + DB_EN => DB_EN, + DBP_INn => SCSI_PAR, + DBP_OUTn => DBP_OUTn, + DBP_EN => DBP_EN, -- wenn 1 dann output + RST_INn => nSCSI_RST, + RST_OUTn => RST_OUTn, + RST_EN => RST_EN, + BSY_INn => nSCSI_BUSY, + BSY_OUTn => BSY_OUTn, + BSY_EN => BSY_EN, + SEL_INn => nSCSI_SEL, + SEL_OUTn => SEL_OUTn, + SEL_EN => SEL_EN, + ACK_INn => '1', + ACK_OUTn => nSCSI_ACK, +-- ACK_EN => ACK_EN, + ATN_INn => '1', + ATN_OUTn => nSCSI_ATN, +-- ATN_EN => ATN_EN, + REQ_INn => nSCSI_DRQ, +-- REQ_OUTn => REQ_OUTn, +-- REQ_EN => REQ_EN, + IOn_IN => nSCSI_I_O, +-- IOn_OUT => IOn_OUT, +-- IO_EN => IO_EN, + CDn_IN => nSCSI_C_D, +-- CDn_OUT => CDn_OUT, +-- CD_EN => CD_EN, + MSG_INn => nSCSI_MSG +-- MSG_OUTn => MSG_OUTn, +-- MSG_EN => MSG_EN + ); +-- SCSI ACSI --------------------------------------------------------------- +SCSI_D <= DB_OUTn when DB_EN = '1' else "ZZZZZZZZ"; +SCSI_DIR <= '1'; --'0' when DB_EN = '1' else '1'; --ABGESCHALTET +SCSI_PAR <= DBP_OUTn when DBP_EN = '1' else 'Z'; +nSCSI_RST <= RST_OUTn when RST_EN = '1' else 'Z'; +nSCSI_BUSY <= BSY_OUTn when BSY_EN = '1' else 'Z'; +nSCSI_SEL <= SEL_OUTn when SEL_EN = '1' else 'Z'; +ACSI_DIR <= '0'; +ACSI_D <= "ZZZZZZZZ"; +nACSI_CS <= '1'; +ACSI_A1 <= CA1; +nACSI_RESET <= nRSTO; +nACSI_ACK <= '1'; +---------------------------------------------------------------------------- +-- ROM-PORT TA KOMMT FROM DEFAULT TA = 16 BUSCYCLEN = 500ns +---------------------------------------------------------------------------- +ROM_CS <= '1' when nFB_CS1 = '0' and nFB_WR = '1' and FB_ADR(19 downto 17) = x"5" else '0'; -- FFF A'0000/2'0000 +nROM4 <= '0' when ROM_CS = '1' and FB_ADR(16) = '0' else '1'; +nROM3 <= '0' when ROM_CS = '1' and FB_ADR(16) = '1' else '1'; +---------------------------------------------------------------------------- +-- ACIA KEYBOARD +---------------------------------------------------------------------------- + I_ACIA_KEYBOARD: WF6850IP_TOP_SOC + port map( + CLK => MAIN_CLK, + RESETn => nRSTO, + + CS2n => FB_ADR(2), + CS1 => '1', + CS0 => ACIA_CS_I, + E => ACIA_CS_I, + RWn => nFB_WR, + RS => FB_ADR(1), + + DATA_IN => FB_AD(31 downto 24), + DATA_OUT => DATA_OUT_ACIA_I, +-- DATA_EN => DATA_EN_ACIA_I, + + TXCLK => CLK500k, + RXCLK => CLK500k, + RXDATA => KEYB_RxD, + + CTSn => '0', + DCDn => '0', + + IRQn => IRQ_KEYBDn, + TXDATA => AMKB_TX + --RTSn => -- Not used. + ); +ACIA_CS_I <= '1' when nFB_CS1 = '0'and FB_ADR(19 downto 3) = x"1FF80" else '0'; -- FFC00-FFC07 FFC00/8 +KEYB_RxD <= '1' when AMKB_REG(3) = '1' or PIC_AMKB_RX = '0' else '0'; -- TASTATUR DATEN VOM PIC(PS2) OR NORMAL +FB_AD(31 downto 24) <= DATA_OUT_ACIA_I when ACIA_CS_I = '1' and FB_ADR(2) = '0' and nFB_OE = '0' else "ZZZZZZZZ"; +-- AMKB_TX: SPIKES AUSFILTERN ------------------------------------------ + process(CLK2M, AMKB_RX, AMKB_REG) + begin + if rising_edge(CLK2M) then + IF AMKB_RX = '0' THEN + IF AMKB_REG < 16 THEN + AMKB_REG <= "00000"; + ELSE + AMKB_REG <= AMKB_REG - 1; + END IF; + ELSE + IF AMKB_REG > 15 THEN + AMKB_REG <= "11111"; + ELSE + AMKB_REG <= AMKB_REG + 1; + END IF; + END IF; + ELSE + AMKB_REG <= AMKB_REG; + end if; + END PROCESS; +---------------------------------------------------------------------------- +-- ACIA MIDI +---------------------------------------------------------------------------- + I_ACIA_MIDI: WF6850IP_TOP_SOC + port map( + CLK => MAIN_CLK, + RESETn => nRSTO, + + CS2n => '0', + CS1 => FB_ADR(2), + CS0 => ACIA_CS_I, + E => ACIA_CS_I, + RWn => nFB_WR, + RS => FB_ADR(1), + + DATA_IN => FB_AD(31 downto 24), + DATA_OUT => DATA_OUT_ACIA_II, +-- DATA_EN => DATA_EN_ACIA_II, + + TXCLK => CLK500k, + RXCLK => CLK500k, + RXDATA => MIDI_IN, + CTSn => '0', + DCDn => '0', + + IRQn => IRQ_MIDIn, + TXDATA => MIDI_OUT + --RTSn => -- Not used. + ); +MIDI_TLR <= MIDI_OUT; +MIDI_OLR <= MIDI_OUT; +FB_AD(31 downto 24) <= DATA_OUT_ACIA_II when ACIA_CS_I = '1' and FB_ADR(2) = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +---------------------------------------------------------------------------- +-- MFP +---------------------------------------------------------------------------- + I_MFP: WF68901IP_TOP_SOC + port map( + -- System control: + CLK => MAIN_CLK, + RESETn => nRSTO, + -- Asynchronous bus control: + DSn => not LDS, + CSn => not MFP_CS, + RWn => nFB_WR, + DTACKn => DTACK_OUT_MFPn, + -- Data and Adresses: + RS => FB_ADR(5 downto 1), + DATA_IN => FB_AD(23 downto 16), + DATA_OUT => DATA_OUT_MFP, +-- DATA_EN => DATA_EN_MFP, + GPIP_IN(7) => not DMA_DRQ_Q, + GPIP_IN(6) => not RI, + GPIP_IN(5) => DINTn, + GPIP_IN(4) => IRQ_ACIAn, + GPIP_IN(3) => DSP_INT, + GPIP_IN(2) => not CTS, + GPIP_IN(1) => not DCD, + GPIP_IN(0) => LP_BUSY, + -- GPIP_OUT =>, -- Not used; all GPIPs are direction input. + -- GPIP_EN =>, -- Not used; all GPIPs are direction input. + -- Interrupt control: + IACKn => not MFP_INTACK, + IEIn => '0', + -- IEOn =>, -- Not used. + IRQn => nMFP_INT, + -- Timers and timer control: + XTAL1 => CLK2M4576, + TAI => '0', + TBI => nBLANK, + -- TAO =>, + -- TBO =>, + -- TCO =>, + TDO => TDO, + -- Serial I/O control: + RC => TDO, + TC => TDO, + SI => RxD, + SO => TxD + -- SO_EN => MFP_SO_EN + -- DMA control: + -- RRn =>, + -- TRn => + ); + +MFP_CS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 6) = x"3FE8" else '0'; -- FFA00/40 +MFP_INTACK <= '1' when nFB_CS2 = '0' and FB_ADR(26 downto 0) = x"20000" else '0'; --F002'0000 +LDS <= '1' when MFP_CS = '1' or MFP_INTACK = '1' else '0'; +FB_AD(23 downto 16) <= DATA_OUT_MFP when MFP_CS = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +FB_AD(31 downto 10) <= "0000000000000000000000" when MFP_INTACK = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZZZZZZZ"; +FB_AD(9 downto 2) <= DATA_OUT_MFP when MFP_INTACK = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +FB_AD(1 downto 0) <= "00" when MFP_INTACK = '1' and nFB_OE = '0' else "ZZ"; +DINTn <= '0' when IDE_INT = '1' AND ACP_CONFIG[28] = '1' else + '0' when FDINT = '1' else + '0' when SCSI_INT = '1' AND ACP_CONFIG[28] = '1' else '1'; +-- TASTATUR UND KEYBOARD INTERRUPT: SPIKES AUSFILTERN ------------------------------------------ + process(MAIN_CLK,nRSTO,IRQ_ACIAn,IRQ_KEYBDn,IRQ_MIDIn) + begin + if nRSTO = '0' THEN + IRQ_ACIAn <= '1'; + elsif rising_edge(MAIN_CLK) then + IRQ_ACIAn <= IRQ_KEYBDn and IRQ_MIDIn; + else + IRQ_ACIAn <= IRQ_ACIAn; + end if; + END PROCESS; +---------------------------------------------------------------------------- +-- Sound +---------------------------------------------------------------------------- + I_SOUND: WF2149IP_TOP_SOC + port map( + SYS_CLK => MAIN_CLK, + RESETn => nRSTO, + + WAV_CLK => CLK2M, + SELn => '1', + + BDIR => SNDIR_I, + BC2 => '1', + BC1 => SNDCS_I, + + A9n => '0', + A8 => '1', + DA_IN => FB_AD(31 downto 24), + DA_OUT => DA_OUT_X, + + IO_A_IN => x"00", -- All port pins are dedicated outputs. + IO_A_OUT(7) => nnIDE_RES, + IO_A_OUT(6) => LP_DIR_X, + IO_A_OUT(5) => LP_STR, + IO_A_OUT(4) => DTR, + IO_A_OUT(3) => RTS, +-- IO_A_OUT(2) => FDD_D1SEL, + IO_A_OUT(1) => DSA_D, + IO_A_OUT(0) => nSDSEL, + -- IO_A_EN =>, -- Not required. + IO_B_IN => LP_D, + IO_B_OUT => LP_D_X, + -- IO_B_EN => IO_B_EN, + + OUT_A => YM_QA, + OUT_B => YM_QB, + OUT_C => YM_QC + ); + +SNDCS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 2) = x"3E200" else '0'; -- 8800-8803 F8800/4 +SNDCS_I <= '1' when SNDCS = '1' and FB_ADR (1 downto 1) = "0" else '0'; +SNDIR_I <= '1' when SNDCS = '1' and nFB_WR = '0' else '0'; +FB_AD(31 downto 24) <= DA_OUT_X when SNDCS_I = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +LP_D <= LP_D_X when LP_DIR_X = '0' else "ZZZZZZZZ"; +LP_DIR <= LP_DIR_X; + +END FalconIO_SDCard_IDE_CF_architecture; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF_pgk.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF_pgk.vhd new file mode 100644 index 0000000..edef447 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF_pgk.vhd @@ -0,0 +1,406 @@ +---------------------------------------------------------------------- +---- ---- +---- Atari Coldfire IP Core ---- +---- ---- +---- This file is part of the Atari Coldfire project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- ---- +---- ---- +---- ---- +---- ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2009 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- 1.0 Initial Release, 20090925. +-- + +library ieee; +use ieee.std_logic_1164.all; + +package FalconIO_SDCard_IDE_CF_PKG is + component WF25915IP_TOP_V1_SOC -- GLUE. + port ( + -- Clock system: + GL_CLK : in std_logic; -- Originally 8MHz. + GL_CLK_016 : in std_logic; -- One sixteenth of GL_CLK. + + -- Core address select: + GL_ROMSEL_FC_E0n : in std_logic; + EN_RAM_14MB : in std_logic; + -- Adress decoder outputs: + GL_ROM_6n : out std_logic; -- STE. + GL_ROM_5n : out std_logic; -- STE. + GL_ROM_4n : out std_logic; -- ST. + GL_ROM_3n : out std_logic; -- ST. + GL_ROM_2n : out std_logic; + GL_ROM_1n : out std_logic; + GL_ROM_0n : out std_logic; + + GL_ACIACS : out std_logic; + GL_MFPCSn : out std_logic; + GL_SNDCSn : out std_logic; + GL_FCSn : out std_logic; + + GL_STE_SNDCS : out std_logic; -- STE: Sound chip select. + GL_STE_SNDIR : out std_logic; -- STE: Data flow direction control. + + GL_STE_RTCCSn : out std_logic; --STE only. + GL_STE_RTC_WRn : out std_logic; --STE only. + GL_STE_RTC_RDn : out std_logic; --STE only. + + -- 6800 peripheral control, + GL_VPAn : out std_logic; + GL_VMAn : in std_logic; + + GL_DMA_SYNC : in std_logic; + GL_DEVn : out std_logic; + GL_RAMn : out std_logic; + GL_DMAn : out std_logic; + + -- Interrupt system: + -- Comment out GL_AVECn for CPUs which do not provide the VMAn signal. + GL_AVECn : out std_logic; + GL_STE_FDINT : in std_logic; -- Floppy disk interrupt; STE only. + GL_STE_HDINTn : in std_logic; -- Hard disk interrupt; STE only. + GL_MFPINTn : in std_logic; -- ST. + GL_STE_EINT3n : in std_logic; --STE only. + GL_STE_EINT5n : in std_logic; --STE only. + GL_STE_EINT7n : in std_logic; --STE only. + GL_STE_DINTn : out std_logic; -- Disk interrupt (floppy or hard disk); STE only. + GL_IACKn : out std_logic; -- ST. + GL_STE_IPL2n : out std_logic; --STE only. + GL_STE_IPL1n : out std_logic; --STE only. + GL_STE_IPL0n : out std_logic; --STE only. + + -- Video timing: + GL_BLANKn : out std_logic; + GL_DE : out std_logic; + GL_MULTISYNC : in std_logic_vector(3 downto 2); + GL_VIDEO_HIMODE : out std_logic; + GL_HSYNC_INn : in std_logic; + GL_HSYNC_OUTn : out std_logic; + GL_VSYNC_INn : in std_logic; + GL_VSYNC_OUTn : out std_logic; + GL_SYNC_OUT_EN : out std_logic; + + -- Bus arstd_logicration control: + GL_RDY_INn : in std_logic; + GL_RDY_OUTn : out std_logic; + GL_BRn : out std_logic; + GL_BGIn : in std_logic; + GL_BGOn : out std_logic; + GL_BGACK_INn : in std_logic; + GL_BGACK_OUTn : out std_logic; + + -- Adress and data bus: + GL_ADDRESS : in std_logic_vector(23 downto 1); + -- ST: put the data bus to 1 downto 0. + -- STE: put the data out bus to 15 downto 0. + GL_DATA_IN : in std_logic_vector(7 downto 0); + GL_DATA_OUT : out std_logic_vector(15 downto 0); + GL_DATA_EN : out std_logic; + + -- Asynchronous bus control: + GL_RWn_IN : in std_logic; + GL_RWn_OUT : out std_logic; + GL_AS_INn : in std_logic; + GL_AS_OUTn : out std_logic; + GL_UDS_INn : in std_logic; + GL_UDS_OUTn : out std_logic; + GL_LDS_INn : in std_logic; + GL_LDS_OUTn : out std_logic; + GL_DTACK_INn : in std_logic; + GL_DTACK_OUTn : out std_logic; + GL_CTRL_EN : out std_logic; + + -- System control: + GL_RESETn : in std_logic; + GL_BERRn : out std_logic; + + -- Processor function codes: + GL_FC : in std_logic_vector(2 downto 0); + + -- STE enhancements: + GL_STE_FDDS : out std_logic; -- Floppy type select (HD or DD). + GL_STE_FCCLK : out std_logic; -- Floppy controller clock select. + GL_STE_JOY_RHn : out std_logic; -- Read only FF9202 high byte. + GL_STE_JOY_RLn : out std_logic; -- Read only FF9202 low byte. + GL_STE_JOY_WL : out std_logic; -- Write only FF9202 low byte. + GL_STE_JOY_WEn : out std_logic; -- Write only FF9202 output enable. + GL_STE_BUTTONn : out std_logic; -- Read only FF9000 low byte. + GL_STE_PAD0Xn : in std_logic; -- Counter input for the Paddle 0X. + GL_STE_PAD0Yn : in std_logic; -- Counter input for the Paddle 0Y. + GL_STE_PAD1Xn : in std_logic; -- Counter input for the Paddle 1X. + GL_STE_PAD1Yn : in std_logic; -- Counter input for the Paddle 1Y. + GL_STE_PADRSTn : out std_logic; -- Paddle monoflops reset. + GL_STE_PENn : in std_logic; -- Input of the light pen. + GL_STE_SCCn : out std_logic; -- Select signal for the STE or TT SCC chip. + GL_STE_CPROGn : out std_logic -- Select signal for the STE's cache processor. + ); + end component WF25915IP_TOP_V1_SOC; + + component WF5380_TOP_SOC + port ( + CLK : in std_logic; + RESETn : in std_logic; + ADR : in std_logic_vector(2 downto 0); + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out std_logic; + CSn : in std_logic; + RDn : in std_logic; + WRn : in std_logic; + EOPn : in std_logic; + DACKn : in std_logic; + DRQ : out std_logic; + INT : out std_logic; + READY : out std_logic; + DB_INn : in std_logic_vector(7 downto 0); + DB_OUTn : out std_logic_vector(7 downto 0); + DB_EN : out std_logic; + DBP_INn : in std_logic; + DBP_OUTn : out std_logic; + DBP_EN : out std_logic; + RST_INn : in std_logic; + RST_OUTn : out std_logic; + RST_EN : out std_logic; + BSY_INn : in std_logic; + BSY_OUTn : out std_logic; + BSY_EN : out std_logic; + SEL_INn : in std_logic; + SEL_OUTn : out std_logic; + SEL_EN : out std_logic; + ACK_INn : in std_logic; + ACK_OUTn : out std_logic; + ACK_EN : out std_logic; + ATN_INn : in std_logic; + ATN_OUTn : out std_logic; + ATN_EN : out std_logic; + REQ_INn : in std_logic; + REQ_OUTn : out std_logic; + REQ_EN : out std_logic; + IOn_IN : in std_logic; + IOn_OUT : out std_logic; + IO_EN : out std_logic; + CDn_IN : in std_logic; + CDn_OUT : out std_logic; + CD_EN : out std_logic; + MSG_INn : in std_logic; + MSG_OUTn : out std_logic; + MSG_EN : out std_logic + ); + end component WF5380_TOP_SOC; + + component WF1772IP_TOP_SOC -- FDC. + port ( + CLK : in std_logic; -- 16MHz clock! + RESETn : in std_logic; + CSn : in std_logic; + RWn : in std_logic; + A1, A0 : in std_logic; + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out std_logic; + RDn : in std_logic; + TR00n : in std_logic; + IPn : in std_logic; + WPRTn : in std_logic; + DDEn : in std_logic; + HDTYPE : in std_logic; -- '0' = DD disks, '1' = HD disks. + MO : out std_logic; + WG : out std_logic; + WD : out std_logic; + STEP : out std_logic; + DIRC : out std_logic; + DRQ : out std_logic; + INTRQ : out std_logic + ); + end component WF1772IP_TOP_SOC; + + component WF68901IP_TOP_SOC -- MFP. + port ( -- System control: + CLK : in std_logic; + RESETn : in std_logic; + + -- Asynchronous bus control: + DSn : in std_logic; + CSn : in std_logic; + RWn : in std_logic; + DTACKn : out std_logic; + + -- Data and Adresses: + RS : in std_logic_vector(5 downto 1); + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out std_logic; + GPIP_IN : in std_logic_vector(7 downto 0); + GPIP_OUT : out std_logic_vector(7 downto 0); + GPIP_EN : out std_logic_vector(7 downto 0); + + -- Interrupt control: + IACKn : in std_logic; + IEIn : in std_logic; + IEOn : out std_logic; + IRQn : out std_logic; + + -- Timers and timer control: + XTAL1 : in std_logic; -- Use an oszillator instead of a quartz. + TAI : in std_logic; + TBI : in std_logic; + TAO : out std_logic; + TBO : out std_logic; + TCO : out std_logic; + TDO : out std_logic; + + -- Serial I/O control: + RC : in std_logic; + TC : in std_logic; + SI : in std_logic; + SO : out std_logic; + SO_EN : out std_logic; + + -- DMA control: + RRn : out std_logic; + TRn : out std_logic + ); + end component WF68901IP_TOP_SOC; + + component WF2149IP_TOP_SOC -- Sound. + port( + + SYS_CLK : in std_logic; -- Read the inforation in the header! + RESETn : in std_logic; + + WAV_CLK : in std_logic; -- Read the inforation in the header! + SELn : in std_logic; + + BDIR : in std_logic; + BC2, BC1 : in std_logic; + + A9n, A8 : in std_logic; + DA_IN : in std_logic_vector(7 downto 0); + DA_OUT : out std_logic_vector(7 downto 0); + DA_EN : out std_logic; + + IO_A_IN : in std_logic_vector(7 downto 0); + IO_A_OUT : out std_logic_vector(7 downto 0); + IO_A_EN : out std_logic; + IO_B_IN : in std_logic_vector(7 downto 0); + IO_B_OUT : out std_logic_vector(7 downto 0); + IO_B_EN : out std_logic; + + OUT_A : out std_logic; -- Analog (PWM) outputs. + OUT_B : out std_logic; + OUT_C : out std_logic + ); + end component WF2149IP_TOP_SOC; + + component WF6850IP_TOP_SOC -- ACIA. + port ( + CLK : in std_logic; + RESETn : in std_logic; + + CS2n, CS1, CS0 : in std_logic; + E : in std_logic; + RWn : in std_logic; + RS : in std_logic; + + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out std_logic; + + TXCLK : in std_logic; + RXCLK : in std_logic; + RXDATA : in std_logic; + CTSn : in std_logic; + DCDn : in std_logic; + + IRQn : out std_logic; + TXDATA : out std_logic; + RTSn : out std_logic + ); + end component WF6850IP_TOP_SOC; + + component WF_SD_CARD + port ( + RESETn : in std_logic; + CLK : in std_logic; + ACSI_A1 : in std_logic; + ACSI_CSn : in std_logic; + ACSI_ACKn : in std_logic; + ACSI_INTn : out std_logic; + ACSI_DRQn : out std_logic; + ACSI_D_IN : in std_logic_vector(7 downto 0); + ACSI_D_OUT : out std_logic_vector(7 downto 0); + ACSI_D_EN : out std_logic; + MC_DO : in std_logic; + MC_PIO_DMAn : in std_logic; + MC_RWn : in std_logic; + MC_CLR_CMD : in std_logic; + MC_DONE : out std_logic; + MC_GOT_CMD : out std_logic; + MC_D_IN : in std_logic_vector(7 downto 0); + MC_D_OUT : out std_logic_vector(7 downto 0); + MC_D_EN : out std_logic + ); + end component WF_SD_CARD; + + component dcfifo0 + PORT ( + aclr : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + rdclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrclk : IN STD_LOGIC ; + wrreq : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); + wrusedw : OUT STD_LOGIC_VECTOR (9 DOWNTO 0) + ); + end component dcfifo0; + + component dcfifo1 + PORT ( + aclr : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + rdclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrclk : IN STD_LOGIC ; + wrreq : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0); + rdusedw : OUT STD_LOGIC_VECTOR (9 DOWNTO 0) + ); + end component; + + +end FalconIO_SDCard_IDE_CF_PKG; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF_pgk.vhd.bak b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF_pgk.vhd.bak new file mode 100644 index 0000000..4f42cf2 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF_pgk.vhd.bak @@ -0,0 +1,406 @@ +---------------------------------------------------------------------- +---- ---- +---- Atari Coldfire IP Core ---- +---- ---- +---- This file is part of the Atari Coldfire project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- ---- +---- ---- +---- ---- +---- ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2009 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- 1.0 Initial Release, 20090925. +-- + +library ieee; +use ieee.std_logic_1164.all; + +package FalconIO_SDCard_IDE_CF_PKG is + component WF25915IP_TOP_V1_SOC -- GLUE. + port ( + -- Clock system: + GL_CLK : in std_logic; -- Originally 8MHz. + GL_CLK_016 : in std_logic; -- One sixteenth of GL_CLK. + + -- Core address select: + GL_ROMSEL_FC_E0n : in std_logic; + EN_RAM_14MB : in std_logic; + -- Adress decoder outputs: + GL_ROM_6n : out std_logic; -- STE. + GL_ROM_5n : out std_logic; -- STE. + GL_ROM_4n : out std_logic; -- ST. + GL_ROM_3n : out std_logic; -- ST. + GL_ROM_2n : out std_logic; + GL_ROM_1n : out std_logic; + GL_ROM_0n : out std_logic; + + GL_ACIACS : out std_logic; + GL_MFPCSn : out std_logic; + GL_SNDCSn : out std_logic; + GL_FCSn : out std_logic; + + GL_STE_SNDCS : out std_logic; -- STE: Sound chip select. + GL_STE_SNDIR : out std_logic; -- STE: Data flow direction control. + + GL_STE_RTCCSn : out std_logic; --STE only. + GL_STE_RTC_WRn : out std_logic; --STE only. + GL_STE_RTC_RDn : out std_logic; --STE only. + + -- 6800 peripheral control, + GL_VPAn : out std_logic; + GL_VMAn : in std_logic; + + GL_DMA_SYNC : in std_logic; + GL_DEVn : out std_logic; + GL_RAMn : out std_logic; + GL_DMAn : out std_logic; + + -- Interrupt system: + -- Comment out GL_AVECn for CPUs which do not provide the VMAn signal. + GL_AVECn : out std_logic; + GL_STE_FDINT : in std_logic; -- Floppy disk interrupt; STE only. + GL_STE_HDINTn : in std_logic; -- Hard disk interrupt; STE only. + GL_MFPINTn : in std_logic; -- ST. + GL_STE_EINT3n : in std_logic; --STE only. + GL_STE_EINT5n : in std_logic; --STE only. + GL_STE_EINT7n : in std_logic; --STE only. + GL_STE_DINTn : out std_logic; -- Disk interrupt (floppy or hard disk); STE only. + GL_IACKn : out std_logic; -- ST. + GL_STE_IPL2n : out std_logic; --STE only. + GL_STE_IPL1n : out std_logic; --STE only. + GL_STE_IPL0n : out std_logic; --STE only. + + -- Video timing: + GL_BLANKn : out std_logic; + GL_DE : out std_logic; + GL_MULTISYNC : in std_logic_vector(3 downto 2); + GL_VIDEO_HIMODE : out std_logic; + GL_HSYNC_INn : in std_logic; + GL_HSYNC_OUTn : out std_logic; + GL_VSYNC_INn : in std_logic; + GL_VSYNC_OUTn : out std_logic; + GL_SYNC_OUT_EN : out std_logic; + + -- Bus arstd_logicration control: + GL_RDY_INn : in std_logic; + GL_RDY_OUTn : out std_logic; + GL_BRn : out std_logic; + GL_BGIn : in std_logic; + GL_BGOn : out std_logic; + GL_BGACK_INn : in std_logic; + GL_BGACK_OUTn : out std_logic; + + -- Adress and data bus: + GL_ADDRESS : in std_logic_vector(23 downto 1); + -- ST: put the data bus to 1 downto 0. + -- STE: put the data out bus to 15 downto 0. + GL_DATA_IN : in std_logic_vector(7 downto 0); + GL_DATA_OUT : out std_logic_vector(15 downto 0); + GL_DATA_EN : out std_logic; + + -- Asynchronous bus control: + GL_RWn_IN : in std_logic; + GL_RWn_OUT : out std_logic; + GL_AS_INn : in std_logic; + GL_AS_OUTn : out std_logic; + GL_UDS_INn : in std_logic; + GL_UDS_OUTn : out std_logic; + GL_LDS_INn : in std_logic; + GL_LDS_OUTn : out std_logic; + GL_DTACK_INn : in std_logic; + GL_DTACK_OUTn : out std_logic; + GL_CTRL_EN : out std_logic; + + -- System control: + GL_RESETn : in std_logic; + GL_BERRn : out std_logic; + + -- Processor function codes: + GL_FC : in std_logic_vector(2 downto 0); + + -- STE enhancements: + GL_STE_FDDS : out std_logic; -- Floppy type select (HD or DD). + GL_STE_FCCLK : out std_logic; -- Floppy controller clock select. + GL_STE_JOY_RHn : out std_logic; -- Read only FF9202 high byte. + GL_STE_JOY_RLn : out std_logic; -- Read only FF9202 low byte. + GL_STE_JOY_WL : out std_logic; -- Write only FF9202 low byte. + GL_STE_JOY_WEn : out std_logic; -- Write only FF9202 output enable. + GL_STE_BUTTONn : out std_logic; -- Read only FF9000 low byte. + GL_STE_PAD0Xn : in std_logic; -- Counter input for the Paddle 0X. + GL_STE_PAD0Yn : in std_logic; -- Counter input for the Paddle 0Y. + GL_STE_PAD1Xn : in std_logic; -- Counter input for the Paddle 1X. + GL_STE_PAD1Yn : in std_logic; -- Counter input for the Paddle 1Y. + GL_STE_PADRSTn : out std_logic; -- Paddle monoflops reset. + GL_STE_PENn : in std_logic; -- Input of the light pen. + GL_STE_SCCn : out std_logic; -- Select signal for the STE or TT SCC chip. + GL_STE_CPROGn : out std_logic -- Select signal for the STE's cache processor. + ); + end component WF25915IP_TOP_V1_SOC; + + component WF5380_TOP_SOC + port ( + CLK : in std_logic; + RESETn : in std_logic; + ADR : in std_logic_vector(2 downto 0); + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out std_logic; + CSn : in std_logic; + RDn : in std_logic; + WRn : in std_logic; + EOPn : in std_logic; + DACKn : in std_logic; + DRQ : out std_logic; + INT : out std_logic; + READY : out std_logic; + DB_INn : in std_logic_vector(7 downto 0); + DB_OUTn : out std_logic_vector(7 downto 0); + DB_EN : out std_logic; + DBP_INn : in std_logic; + DBP_OUTn : out std_logic; + DBP_EN : out std_logic; + RST_INn : in std_logic; + RST_OUTn : out std_logic; + RST_EN : out std_logic; + BSY_INn : in std_logic; + BSY_OUTn : out std_logic; + BSY_EN : out std_logic; + SEL_INn : in std_logic; + SEL_OUTn : out std_logic; + SEL_EN : out std_logic; + ACK_INn : in std_logic; + ACK_OUTn : out std_logic; + ACK_EN : out std_logic; + ATN_INn : in std_logic; + ATN_OUTn : out std_logic; + ATN_EN : out std_logic; + REQ_INn : in std_logic; + REQ_OUTn : out std_logic; + REQ_EN : out std_logic; + IOn_IN : in std_logic; + IOn_OUT : out std_logic; + IO_EN : out std_logic; + CDn_IN : in std_logic; + CDn_OUT : out std_logic; + CD_EN : out std_logic; + MSG_INn : in std_logic; + MSG_OUTn : out std_logic; + MSG_EN : out std_logic + ); + end component WF5380_TOP_SOC; + + component WF1772IP_TOP_SOC -- FDC. + port ( + CLK : in std_logic; -- 16MHz clock! + RESETn : in std_logic; + CSn : in std_logic; + RWn : in std_logic; + A1, A0 : in std_logic; + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out std_logic; + RDn : in std_logic; + TR00n : in std_logic; + IPn : in std_logic; + WPRTn : in std_logic; + DDEn : in std_logic; + HDTYPE : in std_logic; -- '0' = DD disks, '1' = HD disks. + MO : out std_logic; + WG : out std_logic; + WD : out std_logic; + STEP : out std_logic; + DIRC : out std_logic; + DRQ : out std_logic; + INTRQ : out std_logic + ); + end component WF1772IP_TOP_SOC; + + component WF68901IP_TOP_SOC -- MFP. + port ( -- System control: + CLK : in std_logic; + RESETn : in std_logic; + + -- Asynchronous bus control: + DSn : in std_logic; + CSn : in std_logic; + RWn : in std_logic; + DTACKn : out std_logic; + + -- Data and Adresses: + RS : in std_logic_vector(5 downto 1); + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out std_logic; + GPIP_IN : in std_logic_vector(7 downto 0); + GPIP_OUT : out std_logic_vector(7 downto 0); + GPIP_EN : out std_logic_vector(7 downto 0); + + -- Interrupt control: + IACKn : in std_logic; + IEIn : in std_logic; + IEOn : out std_logic; + IRQn : out std_logic; + + -- Timers and timer control: + XTAL1 : in std_logic; -- Use an oszillator instead of a quartz. + TAI : in std_logic; + TBI : in std_logic; + TAO : out std_logic; + TBO : out std_logic; + TCO : out std_logic; + TDO : out std_logic; + + -- Serial I/O control: + RC : in std_logic; + TC : in std_logic; + SI : in std_logic; + SO : out std_logic; + SO_EN : out std_logic; + + -- DMA control: + RRn : out std_logic; + TRn : out std_logic + ); + end component WF68901IP_TOP_SOC; + + component WF2149IP_TOP_SOC -- Sound. + port( + + SYS_CLK : in std_logic; -- Read the inforation in the header! + RESETn : in std_logic; + + WAV_CLK : in std_logic; -- Read the inforation in the header! + SELn : in std_logic; + + BDIR : in std_logic; + BC2, BC1 : in std_logic; + + A9n, A8 : in std_logic; + DA_IN : in std_logic_vector(7 downto 0); + DA_OUT : out std_logic_vector(7 downto 0); + DA_EN : out std_logic; + + IO_A_IN : in std_logic_vector(7 downto 0); + IO_A_OUT : out std_logic_vector(7 downto 0); + IO_A_EN : out std_logic; + IO_B_IN : in std_logic_vector(7 downto 0); + IO_B_OUT : out std_logic_vector(7 downto 0); + IO_B_EN : out std_logic; + + OUT_A : out std_logic; -- Analog (PWM) outputs. + OUT_B : out std_logic; + OUT_C : out std_logic + ); + end component WF2149IP_TOP_SOC; + + component WF6850IP_TOP_SOC -- ACIA. + port ( + CLK : in std_logic; + RESETn : in std_logic; + + CS2n, CS1, CS0 : in std_logic; + E : in std_logic; + RWn : in std_logic; + RS : in std_logic; + + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out std_logic; + + TXCLK : in std_logic; + RXCLK : in std_logic; + RXDATA : in std_logic; + CTSn : in std_logic; + DCDn : in std_logic; + + IRQn : out std_logic; + TXDATA : out std_logic; + RTSn : out std_logic + ); + end component WF6850IP_TOP_SOC; + + component WF_SD_CARD + port ( + RESETn : in std_logic; + CLK : in std_logic; + ACSI_A1 : in std_logic; + ACSI_CSn : in std_logic; + ACSI_ACKn : in std_logic; + ACSI_INTn : out std_logic; + ACSI_DRQn : out std_logic; + ACSI_D_IN : in std_logic_vector(7 downto 0); + ACSI_D_OUT : out std_logic_vector(7 downto 0); + ACSI_D_EN : out std_logic; + MC_DO : in std_logic; + MC_PIO_DMAn : in std_logic; + MC_RWn : in std_logic; + MC_CLR_CMD : in std_logic; + MC_DONE : out std_logic; + MC_GOT_CMD : out std_logic; + MC_D_IN : in std_logic_vector(7 downto 0); + MC_D_OUT : out std_logic_vector(7 downto 0); + MC_D_EN : out std_logic + ); + end component WF_SD_CARD; + + component dcfifo0 + PORT ( + aclr : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + rdclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrclk : IN STD_LOGIC ; + wrreq : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); + wrusedw : OUT STD_LOGIC_VECTOR (5 DOWNTO 0) + ); + end component dcfifo0; + + component dcfifo1 + PORT ( + aclr : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + rdclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrclk : IN STD_LOGIC ; + wrreq : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0); + rdusedw : OUT STD_LOGIC_VECTOR (5 DOWNTO 0) + ); + end component; + + +end FalconIO_SDCard_IDE_CF_PKG; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_control.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_control.vhd new file mode 100644 index 0000000..4453332 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_control.vhd @@ -0,0 +1,631 @@ +---------------------------------------------------------------------- +---- ---- +---- WF5380 IP Core ---- +---- ---- +---- Description: ---- +---- This model provides an asynchronous SCSI interface compa- ---- +---- tible to the DP5380 from National Semiconductor and others. ---- +---- ---- +---- This file is the 5380's system controller. ---- +---- ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2009 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K9A 2009/06/20 WF +-- Initial Release. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF5380_CONTROL is + port ( + -- System controls: + CLK : in bit; + RESETn : in bit; -- System reset. + + -- System controls: + BSY_INn : in bit; -- SCSI BSY_INn bit. + BSY_OUTn : out bit; -- SCSI BSY_INn bit. + DATA_EN : out bit; -- Enable the SCSI data lines. + SEL_INn : in bit; -- SCSI SEL_INn bit. + ARB_EN : in bit; -- Arbitration enable. + BSY_DISn : in bit; -- BSY monitoring enable. + RSTn : in bit; -- SCSI reset. + + ARB : out bit; -- Arbitration flag. + AIP : out bit; -- Arbitration in progress flag. + LA : out bit; -- Lost arbitration flag. + + ACK_INn : in bit; + ACK_OUTn : out bit; + REQ_INn : in bit; + REQ_OUTn : out bit; + + DACKn : in bit; -- Data acknowledge. + READY : out bit; + DRQ : out bit; -- Data request. + + TARG : in bit; -- Target mode indicator. + BLK : in bit; -- Block mode indicator. + PINT_EN : in bit; -- Parity interrupt enable. + SPER : in bit; -- Parity error. + SER_ID : in bit; -- SER matches ODR bits. + RPI : in bit; -- Reset interrupts. + DMA_EN : in bit; -- DMA mode enable. + SDS : in bit; -- Start DMA send, write only. + SDT : in bit; -- Start DMA target receive, write only. + SDI : in bit; -- Start DMA initiator receive, write only. + EOP_EN : in bit; -- EOP interrupt enable. + EOPn : in bit; -- End of process indicator. + PHSM : in bit; -- Phase match flag. + + INT : out bit; -- Interrupt. + IDR_WR : out bit; -- Write input data register during DMA. + ODR_WR : out bit; -- Write output data register, during DMA. + CHK_PAR : out bit; -- Check Parity during DMA operation. + BSY_ERR : out bit; -- Busy monitoring error. + DMA_SND : out bit; -- Indicates direction of target DMA. + DMA_ACTIVE : out bit -- DMA is active. + ); +end entity WF5380_CONTROL; + +architecture BEHAVIOUR of WF5380_CONTROL is +type CTRL_STATES is (IDLE, WAIT_800ns, WAIT_2200ns, DMA_SEND, DMA_TARG_RCV, DMA_INIT_RCV); +type DMA_STATES is (IDLE, DMA_STEP_1, DMA_STEP_2, DMA_STEP_3, DMA_STEP_4); +signal CTRL_STATE : CTRL_STATES; +signal NEXT_CTRL_STATE : CTRL_STATES; +signal DMA_STATE : DMA_STATES; +signal NEXT_DMA_STATE : DMA_STATES; +signal BUS_FREE : bit; +signal DELAY_800ns : boolean; +signal DELAY_2200ns : boolean; +signal DMA_ACTIVE_I : bit; +signal EOP_In : bit; +begin + IN_BUFFER: process + -- This buffer shall prevent some signals against + -- setup hold effects and thus the state machine + -- against unpredictable behaviour. + begin + wait until CLK = '1' and CLK' event; + EOP_In <= EOPn; + end process IN_BUFFER; + + STATE_REGISTERS: process(RESETn, CLK) + -- This is the controller's state machine register. + variable BSY_LOCK : boolean; + begin + if RESETn = '0' then + CTRL_STATE <= IDLE; + DMA_STATE <= IDLE; + elsif CLK = '1' and CLK' event then + if RSTn = '0' then -- SCSI reset. + CTRL_STATE <= IDLE; + DMA_STATE <= IDLE; + else + CTRL_STATE <= NEXT_CTRL_STATE; + DMA_STATE <= NEXT_DMA_STATE; + end if; + -- + if DMA_EN = '0' then + DMA_STATE <= IDLE; + end if; + end if; + end process STATE_REGISTERS; + + CTRL_DECODER: process(CTRL_STATE, ARB_EN, BUS_FREE, DELAY_800ns, SEL_INn, DMA_ACTIVE_I, SDS, SDT, SDI) + -- This is the controller's state machine decoder. + variable BSY_LOCK : boolean; + begin + -- Defaults. + DMA_SND <= '0'; + -- + case CTRL_STATE is + when IDLE => + if ARB_EN = '1' and BUS_FREE = '1' then + NEXT_CTRL_STATE <= WAIT_800ns; + else + NEXT_CTRL_STATE <= IDLE; + end if; + when WAIT_800ns => + if DELAY_800ns = true then + NEXT_CTRL_STATE <= WAIT_2200ns; + else + NEXT_CTRL_STATE <= WAIT_800ns; + end if; + when WAIT_2200ns => + -- In this state the delay is provided by the + -- microprocessor and is at least 2.2us. The + -- delay is released by deasserting SELn. + if SEL_INn = '1' and SDS = '1' then + NEXT_CTRL_STATE <= DMA_SEND; + elsif SEL_INn = '1' and SDT = '1' then + NEXT_CTRL_STATE <= DMA_TARG_RCV; + elsif SEL_INn = '1' and SDI = '1' then + NEXT_CTRL_STATE <= DMA_INIT_RCV; + else + NEXT_CTRL_STATE <= WAIT_2200ns; + end if; + when DMA_SEND => + if DMA_ACTIVE_I = '0' then + NEXT_CTRL_STATE <= IDLE; + else + NEXT_CTRL_STATE <= DMA_SEND; + end if; + -- + DMA_SND <= '1'; + when DMA_TARG_RCV => + if DMA_ACTIVE_I = '0' then + NEXT_CTRL_STATE <= IDLE; + else + NEXT_CTRL_STATE <= DMA_TARG_RCV; + end if; + when DMA_INIT_RCV => + if DMA_ACTIVE_I = '0' then + NEXT_CTRL_STATE <= IDLE; + else + NEXT_CTRL_STATE <= DMA_INIT_RCV; + end if; + end case; + end process CTRL_DECODER; + + DMA_DECODER: process(CTRL_STATE, DMA_STATE, TARG, BLK, DACKn, REQ_INn, ACK_INn) + -- This is the DMA state machine decoder. + begin + -- Defaults: + IDR_WR <= '0'; + ODR_WR <= '0'; + CHK_PAR <= '0'; + -- + case DMA_STATE is + when IDLE => + if CTRL_STATE = DMA_SEND then + NEXT_DMA_STATE <= DMA_STEP_1; + elsif CTRL_STATE = DMA_INIT_RCV then + NEXT_DMA_STATE <= DMA_STEP_1; + elsif CTRL_STATE = DMA_TARG_RCV then + NEXT_DMA_STATE <= DMA_STEP_1; + else + NEXT_DMA_STATE <= IDLE; + end if; + when DMA_STEP_1 => + -- Initiator modes: + if CTRL_STATE = DMA_SEND and TARG = '0' and BLK = '0' and DACKn = '0' then + NEXT_DMA_STATE <= DMA_STEP_2; -- Wait for DACKn asserted. + ODR_WR <= '1'; + elsif CTRL_STATE = DMA_SEND and TARG = '0' and BLK = '1' and DACKn = '0' then + NEXT_DMA_STATE <= DMA_STEP_2; -- Wait for DACKn asserted. + ODR_WR <= '1'; + elsif CTRL_STATE = DMA_INIT_RCV and BLK = '0' and REQ_INn = '0' then + NEXT_DMA_STATE <= DMA_STEP_2; -- Wait for REQn asserted. + IDR_WR <= '1'; + elsif CTRL_STATE = DMA_INIT_RCV and BLK = '1' and REQ_INn = '0' then + NEXT_DMA_STATE <= DMA_STEP_2; -- Wait for REQn asserted. + IDR_WR <= '1'; + -- Target modes: + elsif CTRL_STATE = DMA_SEND and TARG = '1' and BLK = '0' and DACKn = '0' then + NEXT_DMA_STATE <= DMA_STEP_2; -- Wait for DACKn asserted. + ODR_WR <= '1'; + elsif CTRL_STATE = DMA_SEND and TARG = '0' and BLK = '1' and DACKn = '0' then + NEXT_DMA_STATE <= DMA_STEP_2; -- Wait for DACKn asserted. + ODR_WR <= '1'; + elsif CTRL_STATE = DMA_TARG_RCV and BLK = '0' and ACK_INn = '0' then + NEXT_DMA_STATE <= DMA_STEP_2; -- Wait for ACKn asserted. + IDR_WR <= '1'; + elsif CTRL_STATE = DMA_TARG_RCV and BLK = '1' and ACK_INn = '0' then + NEXT_DMA_STATE <= DMA_STEP_2; -- Wait for ACKn asserted. + IDR_WR <= '1'; + else + NEXT_DMA_STATE <= DMA_STEP_1; + end if; + when DMA_STEP_2 => + -- Initiator modes: + if CTRL_STATE = DMA_SEND and TARG = '0' and BLK = '0' and DACKn = '1' then + NEXT_DMA_STATE <= DMA_STEP_3; -- Wait for DACKn deasserted. + elsif CTRL_STATE = DMA_SEND and TARG = '0' and BLK = '1' and DACKn = '1' then + NEXT_DMA_STATE <= DMA_STEP_3; -- Wait for DACKn deasserted. + elsif CTRL_STATE = DMA_INIT_RCV and BLK = '0' and REQ_INn = '1' then + NEXT_DMA_STATE <= DMA_STEP_3; -- Wait for REQn deasserted. + elsif CTRL_STATE = DMA_INIT_RCV and BLK = '1' and REQ_INn = '1' then + NEXT_DMA_STATE <= DMA_STEP_3; -- Wait for REQn deasserted. + -- Target modes: + elsif CTRL_STATE = DMA_SEND and TARG = '1' and BLK = '0' and DACKn = '1' then + NEXT_DMA_STATE <= DMA_STEP_3; -- Wait for DACKn deasserted. + elsif CTRL_STATE = DMA_SEND and TARG = '0' and BLK = '1' and DACKn = '1' then + NEXT_DMA_STATE <= DMA_STEP_3; -- Wait for DACKn deasserted. + elsif CTRL_STATE = DMA_TARG_RCV and BLK = '0' and ACK_INn = '1' then + NEXT_DMA_STATE <= DMA_STEP_3; -- Wait for ACKn deasserted. + elsif CTRL_STATE = DMA_TARG_RCV and BLK = '1' and ACK_INn = '1' then + NEXT_DMA_STATE <= DMA_STEP_3; -- Wait for ACKn deasserted. + else + NEXT_DMA_STATE <= DMA_STEP_2; + end if; + when DMA_STEP_3 => + -- Initiator modes: + if CTRL_STATE = DMA_SEND and TARG = '0' and BLK = '0' and REQ_INn = '0' then + NEXT_DMA_STATE <= DMA_STEP_4; -- Wait REQn asserted. + elsif CTRL_STATE = DMA_SEND and TARG = '0' and BLK = '1' and REQ_INn = '0' then + NEXT_DMA_STATE <= DMA_STEP_4; -- Wait REQn asserted. + elsif CTRL_STATE = DMA_INIT_RCV and BLK = '0' and DACKn = '0' then + NEXT_DMA_STATE <= DMA_STEP_4; -- Wait DACKn asserted. + CHK_PAR <= '1'; + elsif CTRL_STATE = DMA_INIT_RCV and BLK = '1' and DACKn = '0' then + NEXT_DMA_STATE <= DMA_STEP_4; -- Wait DACKn asserted. + CHK_PAR <= '1'; + -- Target modes: + elsif CTRL_STATE = DMA_SEND and TARG = '1' and BLK = '0' and ACK_INn = '0' then + NEXT_DMA_STATE <= DMA_STEP_4; -- Wait ACKn asserted. + elsif CTRL_STATE = DMA_SEND and TARG = '1' and BLK = '1' and ACK_INn = '0' then + NEXT_DMA_STATE <= DMA_STEP_4; -- Wait ACKn asserted. + elsif CTRL_STATE = DMA_TARG_RCV and BLK = '0' and DACKn = '0' then + NEXT_DMA_STATE <= DMA_STEP_4; -- Wait DACKn asserted. + CHK_PAR <= '1'; + elsif CTRL_STATE = DMA_TARG_RCV and BLK = '1' and DACKn = '0' then + NEXT_DMA_STATE <= DMA_STEP_4; -- Wait DACKn asserted. + CHK_PAR <= '1'; + else + NEXT_DMA_STATE <= DMA_STEP_3; + end if; + when DMA_STEP_4 => + -- Initiator modes: + if CTRL_STATE = DMA_SEND and TARG = '0' and BLK = '0' and REQ_INn = '1' then + NEXT_DMA_STATE <= DMA_STEP_1; -- Wait REQn deasserted. + elsif CTRL_STATE = DMA_SEND and TARG = '0' and BLK = '1' and REQ_INn = '1' then + NEXT_DMA_STATE <= DMA_STEP_1; -- Wait REQn deasserted. + elsif CTRL_STATE = DMA_INIT_RCV and BLK = '0' and DACKn = '1' then + NEXT_DMA_STATE <= DMA_STEP_1; -- Wait DACKn deasserted. + elsif CTRL_STATE = DMA_INIT_RCV and BLK = '1' and DACKn = '1' then + NEXT_DMA_STATE <= DMA_STEP_1; -- Wait DACKn deasserted. + -- Target modes: + elsif CTRL_STATE = DMA_SEND and TARG = '1' and BLK = '0' and ACK_INn = '1' then + NEXT_DMA_STATE <= DMA_STEP_1; -- Wait ACKn deasserted. + elsif CTRL_STATE = DMA_SEND and TARG = '1' and BLK = '1' and ACK_INn = '1' then + NEXT_DMA_STATE <= DMA_STEP_1; -- Wait ACKn deasserted. + elsif CTRL_STATE = DMA_TARG_RCV and BLK = '0' and DACKn = '1' then + NEXT_DMA_STATE <= DMA_STEP_1; -- Wait DACKn deasserted. + elsif CTRL_STATE = DMA_TARG_RCV and BLK = '1' and DACKn = '1' then + NEXT_DMA_STATE <= DMA_STEP_1; -- Wait DACKn deasserted. + else + NEXT_DMA_STATE <= DMA_STEP_4; + end if; + end case; + end process DMA_DECODER; + + P_REQn: process(DMA_STATE, CTRL_STATE, TARG, BLK) + -- This logic controls the REQn output in target mode. + begin + if DMA_STATE = DMA_STEP_1 and CTRL_STATE = DMA_TARG_RCV and BLK = '0' then + REQ_OUTn <= '0'; + elsif DMA_STATE = DMA_STEP_1 and CTRL_STATE = DMA_TARG_RCV and BLK = '1' then + REQ_OUTn <= '0'; + elsif DMA_STATE = DMA_STEP_3 and CTRL_STATE = DMA_SEND and TARG = '1' and BLK = '0' then + REQ_OUTn <= '0'; + elsif DMA_STATE = DMA_STEP_3 and CTRL_STATE = DMA_SEND and TARG = '1' and BLK = '1' then + REQ_OUTn <= '0'; + else + REQ_OUTn <= '1'; + end if; + end process P_REQn; + + P_ACKn: process(DMA_STATE, CTRL_STATE, TARG, BLK) + -- This logic controls the ACKn output in initiator mode. + begin + if DMA_STATE = DMA_STEP_2 and CTRL_STATE = DMA_INIT_RCV and BLK = '0' then + ACK_OUTn <= '0'; + elsif DMA_STATE = DMA_STEP_2 and CTRL_STATE = DMA_INIT_RCV and BLK = '1' then + ACK_OUTn <= '0'; + elsif DMA_STATE = DMA_STEP_4 and CTRL_STATE = DMA_SEND and TARG = '0' and BLK = '0' then + ACK_OUTn <= '0'; + elsif DMA_STATE = DMA_STEP_4 and CTRL_STATE = DMA_SEND and TARG = '0' and BLK = '1' then + ACK_OUTn <= '0'; + else + ACK_OUTn <= '1'; + end if; + end process P_ACKn; + + P_READY: process(DMA_STATE, CTRL_STATE, TARG, BLK) + -- This logic controls the READY output in initiator and target block mode. + begin + if DMA_STATE = DMA_STEP_1 and CTRL_STATE = DMA_SEND and TARG = '1' and BLK = '1' then + READY <= '1'; + elsif DMA_STATE = DMA_STEP_1 and CTRL_STATE = DMA_TARG_RCV and BLK = '1' then + READY <= '1'; + elsif DMA_STATE = DMA_STEP_3 and CTRL_STATE = DMA_SEND and TARG = '0' and BLK = '1' then + READY <= '1'; + elsif DMA_STATE = DMA_STEP_3 and CTRL_STATE = DMA_INIT_RCV and BLK = '1' then + READY <= '1'; + else + READY <= '0'; + end if; + end process P_READY; + + P_DRQ: process(RESETn, CLK) + -- This flip flop controls the DRQ flag during all initiator and all target modes + -- for both block mode and non block mode operation. + variable LOCK : boolean; + begin + if RESETn = '0' then + DRQ <= '0'; + LOCK := false; + elsif CLK = '1' and CLK' event then + -- Initiator modes: + if DMA_STATE = DMA_STEP_1 and CTRL_STATE = DMA_SEND and TARG = '0' and BLK = '0' then + DRQ <= '1'; + elsif DMA_STATE = DMA_STEP_1 and CTRL_STATE = DMA_SEND and TARG = '0' and BLK = '1' and LOCK = false then + DRQ <= '1'; + LOCK := true; + elsif DMA_STATE = DMA_STEP_3 and CTRL_STATE = DMA_INIT_RCV and BLK = '0' then + DRQ <= '1'; + elsif DMA_STATE = DMA_STEP_3 and CTRL_STATE = DMA_INIT_RCV and BLK = '1' then + DRQ <= '1'; + LOCK := true; + -- Target modes: + elsif DMA_STATE = DMA_STEP_3 and CTRL_STATE = DMA_SEND and TARG = '1' and BLK = '0' then + DRQ <= '1'; + elsif DMA_STATE = DMA_STEP_3 and CTRL_STATE = DMA_SEND and TARG = '1' and BLK = '1' then + DRQ <= '1'; + LOCK := true; + elsif DMA_STATE = DMA_STEP_1 and CTRL_STATE = DMA_TARG_RCV and BLK = '0' then + DRQ <= '1'; + elsif DMA_STATE = DMA_STEP_1 and CTRL_STATE = DMA_TARG_RCV and BLK = '1' then + DRQ <= '1'; + LOCK := true; + elsif DACKn = '0' and LOCK = false then + DRQ <= '0'; + elsif EOPn = '0' and DACKn = '0' then + DRQ <= '0'; + LOCK := false; + end if; + end if; + end process P_DRQ; + + P_BUSFREE: process(RESETn, CLK) + -- This is the logic for the bus free signal. + -- A bus free is valid if the BSY_INn signal is + -- at least 437.5ns inactive ans SEL_INn is inactive. + -- The delay are 7 clock cycles of 16MHz. + variable TMP : std_logic_vector(2 downto 0); + begin + if RESETn = '0' then + BUS_FREE <= '0'; + TMP := "000"; + elsif CLK = '1' and CLK' event then + if BSY_INn = '1' and TMP < x"111" then + TMP := TMP + '1'; + elsif BSY_INn = '0' then + TMP := "000"; + end if; + -- + if RSTn = '0' then -- SCSI reset. + BUS_FREE <= '0'; + elsif SEL_INn = '1' and TMP = "111" then + BUS_FREE <= '1'; + else + BUS_FREE <= '0'; + end if; + end if; + end process P_BUSFREE; + + DELAY_800: process(RESETn, CLK) + -- This is the delay of 812.5ns. + -- It is derived from 13 16MHz clock cycles. + variable TMP : std_logic_vector(3 downto 0); + begin + if RESETn = '0' then + DELAY_800ns <= false; + TMP := x"0"; + elsif CLK = '1' and CLK' event then + if CTRL_STATE /= WAIT_800ns then + TMP := x"0"; + elsif TMP <= x"D" then + TMP := TMP + '1'; + end if; + -- + if TMP = x"D" then + DELAY_800ns <= true; + else + DELAY_800ns <= false; + end if; + end if; + end process DELAY_800; + + P_ARB: process(RESETn, CLK) + -- This flip flop controls the ARB flag read back + -- by the microcontroller. + begin + if RESETn = '0' then + ARB <= '0'; + elsif CLK = '1' and CLK' event then + if CTRL_STATE /= WAIT_800ns and NEXT_CTRL_STATE = WAIT_800ns then + ARB <= '1'; + elsif ARB_EN = '0' then + ARB <= '0'; + end if; + end if; + end process P_ARB; + + P_AIP: process(RESETn, CLK) + -- This flip flop controls the AIP flag read back + -- by the microcontroller. + begin + if RESETn = '0' then + AIP <= '0'; + elsif CLK = '1' and CLK' event then + if CTRL_STATE = WAIT_800ns and NEXT_CTRL_STATE /= WAIT_800ns then + AIP <= '1'; + elsif ARB_EN = '0' then + AIP <= '0'; + end if; + end if; + end process P_AIP; + + P_BSY: process + -- This flip flop controls the BSYn output + -- to the SCSI bus. + begin + wait until CLK = '1' and CLK' event; + if RESETn = '0' then + BSY_OUTn <= '1'; + elsif CTRL_STATE = WAIT_800ns and NEXT_CTRL_STATE /= WAIT_800ns then + BSY_OUTn <= '0'; + elsif ARB_EN = '0' then + BSY_OUTn <= '1'; + end if; + end process P_BSY; + + P_DATA_EN: process(RESETn, CLK) + -- This flip flop controls the data enable + -- of the SCSI bus. + begin + if RESETn = '0' then + DATA_EN <= '0'; + elsif CLK = '1' and CLK' event then + if CTRL_STATE = WAIT_800ns and NEXT_CTRL_STATE /= WAIT_800ns then + DATA_EN <= '1'; + elsif ARB_EN = '0' then + DATA_EN <= '0'; + end if; + end if; + end process P_DATA_EN; + + P_LA: process(RESETn, CLK) + -- This flip flop controls the LA + -- (lost arbitration) flag. + begin + if RESETn = '0' then + LA <= '0'; + elsif CLK = '1' and CLK' event then + if (CTRL_STATE = WAIT_800ns or CTRL_STATE = WAIT_2200ns) and SEL_INn = '0' then + LA <= '1'; + elsif ARB_EN = '0' then + LA <= '0'; + end if; + end if; + end process P_LA; + + P_DMA_ACTIVE: process(RESETn, CLK, DMA_ACTIVE_I) + -- This is the Flip Flop indicating if there is DMA + -- operation. + begin + if RESETn = '0' then + DMA_ACTIVE_I <= '0'; + elsif CLK = '1' and CLK' event then + if DMA_EN = '1' and SDS = '1' then + DMA_ACTIVE_I <= '1'; -- Start DMA send. + elsif DMA_EN = '1' and SDT = '1' then + DMA_ACTIVE_I <= '1'; -- Start DMA target receive. + elsif DMA_EN = '1' and SDI = '1' then + DMA_ACTIVE_I <= '1'; -- Start DMA initiator receive. + elsif DMA_EN = '0' then + DMA_ACTIVE_I <= '0'; -- Halt DMA via DMA flag in MR2. + elsif EOP_In = '0' then + DMA_ACTIVE_I <= '0'; -- Halt DMA via EOPn. + elsif PHSM = '0' then + DMA_ACTIVE_I <= '0'; -- Halt DMA via phase mismatch. + end if; + end if; + -- + DMA_ACTIVE <= DMA_ACTIVE_I; + end process P_DMA_ACTIVE; + + INTERRUPTS: process(RESETn, CLK) + -- This is the logic for all DP5380's interrupt sources. + -- A busy interrupt occurs if the BSY_INn signal is at + -- least 437.5ns inactive. The delay are 7 clock cycles + -- of 16MHz. This logic also provides the respective + -- error flags for the BSR. + variable TMP : std_logic_vector(2 downto 0); + begin + if RESETn = '0' then + INT <= '0'; + BSY_ERR <= '0'; + TMP := "000"; + elsif CLK = '1' and CLK' event then + if SPER = '1' and PINT_EN = '1' then + INT <= '1'; -- Parity interrupt. + elsif RPI = '0' then -- Reset interrupts. + INT <= '0'; + end if; + -- + if EOP_In = '0' and CTRL_STATE = DMA_SEND then + BSY_ERR <= '1'; -- End of DMA error. + elsif EOP_In = '0' and CTRL_STATE = DMA_TARG_RCV then + BSY_ERR <= '1'; -- End of DMA error. + elsif EOP_In = '0' and CTRL_STATE = DMA_INIT_RCV then + BSY_ERR <= '1'; -- End of DMA error. + elsif DMA_EN = '0' then -- Reset error. + INT <= '0'; + end if; + -- + if EOP_EN = '1' and EOP_In = '0' and CTRL_STATE = DMA_SEND then + INT <= '1'; -- End of DMA interrupt. + elsif EOP_EN = '1' and EOP_In = '0' and CTRL_STATE = DMA_TARG_RCV then + INT <= '1'; -- End of DMA interrupt. + elsif EOP_EN = '1' and EOP_In = '0' and CTRL_STATE = DMA_INIT_RCV then + INT <= '1'; -- End of DMA interrupt. + elsif DMA_EN = '0' then -- Reset interrupt. + INT <= '0'; + end if; + + -- + if PHSM = '0' then + INT <= '1'; -- Phase mismatch interrupt. + elsif DMA_EN = '0' then -- Reset interrupts. + INT <= '0'; + end if; + -- + if SEL_INn = '0' and BSY_INn = '1' and SER_ID = '1' then + INT <= '1'; -- (Re)Selection interrupt. + elsif RPI = '1' then -- Reset interrupts. + INT <= '0'; + end if; + -- + if BSY_INn = '1' and TMP < x"111" then + TMP := TMP + '1'; -- Bus settle delay. + elsif BSY_INn = '0' then + TMP := "000"; + end if; + -- + if BSY_DISn = '1' and BSY_INn = '1' and TMP = x"111" then + INT <= '1'; -- Busy monitoring interrupt. + BSY_ERR <= '1'; + elsif RPI = '1' then -- Reset interrupts. + INT <= '0'; + BSY_ERR <= '0'; + end if; + -- + end if; + end process INTERRUPTS; +end BEHAVIOUR; \ No newline at end of file diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_pkg.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_pkg.vhd new file mode 100644 index 0000000..57cf305 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_pkg.vhd @@ -0,0 +1,139 @@ +---------------------------------------------------------------------- +---- ---- +---- WF5380 IP Core ---- +---- ---- +---- Description: ---- +---- This model provides an asynchronous SCSI interface compa- ---- +---- tible to the DP5380 from National Semiconductor and others. ---- +---- ---- +---- This file is the package file of the ip core. ---- +---- ---- +---- ---- +---- ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2009 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K9A 2009/06/20 WF +-- Initial Release. + +library ieee; +use ieee.std_logic_1164.all; + +package WF5380_PKG is + component WF5380_REGISTERS + port ( + CLK : in bit; + RESETn : in bit; + ADR : in bit_vector(2 downto 0); + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_EN : out bit; + CSn : in bit; + RDn : in bit; + WRn : in bit; + RSTn : in bit; + RST : out bit; + ARB_EN : out bit; + DMA_ACTIVE : in bit; + DMA_EN : out bit; + BSY_DISn : out bit; + EOP_EN : out bit; + PINT_EN : out bit; + SPER : out bit; + TARG : out bit; + BLK : out bit; + DMA_DIS : in bit; + IDR_WR : in bit; + ODR_WR : in bit; + CHK_PAR : in bit; + AIP : in bit; + ARB : in bit; + LA : in bit; + CSD : in bit_vector(7 downto 0); + CSB : in bit_vector(7 downto 0); + BSR : in bit_vector(7 downto 0); + ODR_OUT : out bit_vector(7 downto 0); + ICR_OUT : out bit_vector(7 downto 0); + TCR_OUT : out bit_vector(3 downto 0); + SER_OUT : out bit_vector(7 downto 0); + SDS : out bit; + SDT : out bit; + SDI : out bit; + RPI : out bit + ); + end component; + + component WF5380_CONTROL + port ( + CLK : in bit; + RESETn : in bit; + BSY_INn : in bit; + BSY_OUTn : out bit; + DATA_EN : out bit; + SEL_INn : in bit; + ARB_EN : in bit; + BSY_DISn : in bit; + RSTn : in bit; + ARB : out bit; + AIP : out bit; + LA : out bit; + ACK_INn : in bit; + ACK_OUTn : out bit; + REQ_INn : in bit; + REQ_OUTn : out bit; + DACKn : in bit; + READY : out bit; + DRQ : out bit; + TARG : in bit; + BLK : in bit; + PINT_EN : in bit; + SPER : in bit; + SER_ID : in bit; + RPI : in bit; + DMA_EN : in bit; + SDS : in bit; + SDT : in bit; + SDI : in bit; + EOP_EN : in bit; + EOPn : in bit; + PHSM : in bit; + INT : out bit; + IDR_WR : out bit; + ODR_WR : out bit; + CHK_PAR : out bit; + BSY_ERR : out bit; + DMA_SND : out bit; + DMA_ACTIVE : out bit + ); + end component; +end WF5380_PKG; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_registers.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_registers.vhd new file mode 100644 index 0000000..2c21c12 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_registers.vhd @@ -0,0 +1,265 @@ +---------------------------------------------------------------------- +---- ---- +---- WF5380 IP Core ---- +---- ---- +---- Description: ---- +---- This model provides an asynchronous SCSI interface compa- ---- +---- tible to the DP5380 from National Semiconductor and others. ---- +---- ---- +---- This file is the 5380's register model. ---- +---- ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Register description (for more information see the DP5380 ---- +---- data sheet: ---- +---- ODR (address 0) Output data register, write only. ---- +---- CSD (address 0) Current SCSI data, read only. ---- +---- ICR (address 1) Initiator command register, read/write. ---- +---- MR2 (address 2) Mode register 2, read/write. ---- +---- TCR (address 3) Target command register, read/write. ---- +---- SER (address 4) Select enable register, write only. ---- +---- CSB (address 4) Current SCSI bus status, read only. ---- +---- BSR (address 5) Start DMA send, write only. ---- +---- SDS (address 5) Bus and status, read only. ---- +---- SDT (address 6) Start DMA target receive, write only. ---- +---- IDR (address 6) Input data register, read only. ---- +---- SDI (address 7) Start DMA initiator recive, write only. ---- +---- RPI (address 7) Reset parity / interrupts, read only. ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2009 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K9A 2009/06/20 WF +-- Initial Release. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF5380_REGISTERS is + port ( + -- System controls: + CLK : in bit; + RESETn : in bit; -- System reset. + + -- Address and data: + ADR : in bit_vector(2 downto 0); + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_EN : out bit; + + -- Bus and DMA controls: + CSn : in bit; + RDn : in bit; + WRn : in bit; + + -- Core controls: + RSTn : in bit; -- SCSI reset. + RST : out bit; -- Programmed SCSI reset. + ARB_EN : out bit; -- Arbitration enable. + DMA_ACTIVE : in bit; -- DMA is running. + DMA_EN : out bit; -- DMA mode enable. + BSY_DISn : out bit; -- BSY monitoring enable. + EOP_EN : out bit; -- EOP interrupt enable. + PINT_EN : out bit; -- Parity interrupt enable. + SPER : out bit; -- Parity error. + TARG : out bit; -- Target mode. + BLK : out bit; -- Block DMA mode. + DMA_DIS : in bit; -- Reset the DMA_EN by this signal. + IDR_WR : in bit; -- Write input data register during DMA. + ODR_WR : in bit; -- Write output data register, during DMA. + CHK_PAR : in bit; -- Check Parity during DMA operation. + AIP : in bit; -- Arbitration in progress. + ARB : in bit; -- Arbitration. + LA : in bit; -- Lost arbitration. + + CSD : in bit_vector(7 downto 0); -- SCSI data. + CSB : in bit_vector(7 downto 0); -- Current SCSI bus status. + BSR : in bit_vector(7 downto 0); -- Bus and status. + + ODR_OUT : out bit_vector(7 downto 0); -- This is the ODR register. + ICR_OUT : out bit_vector(7 downto 0); -- This is the ICR register. + TCR_OUT : out bit_vector(3 downto 0); -- This is the TCR register. + SER_OUT : out bit_vector(7 downto 0); -- This is the SER register. + + SDS : out bit; -- Start DMA send, write only. + SDT : out bit; -- Start DMA target receive, write only. + SDI : out bit; -- Start DMA initiator receive, write only. + RPI : out bit + ); +end entity WF5380_REGISTERS; + +architecture BEHAVIOUR of WF5380_REGISTERS is +signal ICR : bit_vector(7 downto 0); -- Initiator command register, read/write. +signal IDR : bit_vector(7 downto 0); -- Input data register. +signal MR2 : bit_vector(7 downto 0); -- Mode register 2, read/write. +signal ODR : bit_vector(7 downto 0); -- Output data register, write only. +signal SER : bit_vector(7 downto 0); -- Select enable register, write only. +signal TCR : bit_vector(3 downto 0); -- Target command register, read/write. +begin + REGISTERS: process(RESETn, CLK) + -- This process reflects all registers in the 5380. + variable BSY_LOCK : boolean; + begin + if RESETn = '0' then + ODR <= (others => '0'); + ICR <= (others => '0'); + MR2 <= (others => '0'); + TCR <= (others => '0'); + SER <= (others => '0'); + BSY_LOCK := false; + elsif CLK = '1' and CLK' event then + if RSTn = '0' then -- SCSI reset. + ODR <= (others => '0'); + ICR(6 downto 0) <= (others => '0'); + MR2(7) <= '0'; + MR2(5 downto 0) <= (others => '0'); + TCR <= (others => '0'); + SER <= (others => '0'); + BSY_LOCK := false; + elsif ADR = "000" and CSn = '0' and WRn = '0' then + ODR <= DATA_IN; + elsif ADR = "001" and CSn = '0' and WRn = '0' then + ICR <= DATA_IN; + elsif ADR = "010" and CSn = '0' and WRn = '0' then + MR2 <= DATA_IN; + elsif ADR = "011" and CSn = '0' and WRn = '0' then + TCR <= DATA_IN(3 downto 0); + elsif ADR = "100" and CSn = '0' and WRn = '0' then + SER <= DATA_IN; + end if; + -- + if ODR_WR = '1' then + ODR <= DATA_IN; + end if; + -- + -- This reset function is edge triggered on the 'Monitor Busy' + -- MR2(2). + if MR2(2) = '1' and BSY_LOCK = false then + ICR(5 downto 0) <= "000000"; + BSY_LOCK := true; + elsif MR2(2) = '0' then + BSY_LOCK := false; + end if; + -- + if DMA_DIS = '1' then + MR2(1) <= '0'; + end if; + end if; + end process REGISTERS; + + IDR_REGISTER: process(RESETn, CLK) + begin + if RESETn = '0' then + IDR <= x"00"; + elsif CLK = '1' and CLK' event then + if RSTn = '0' or ICR(7) = '1' then + IDR <= x"00"; -- SCSI reset. + elsif IDR_WR = '1' then + IDR <= CSD; + end if; + end if; + end process IDR_REGISTER; + + PARITY: process(RESETn, CLK) + -- This is the parity generating logic with it's related + -- error generation. + variable PAR_VAR : bit; + variable LOCK : boolean; + begin + if RESETn = '0' then + SPER <= '0'; + LOCK := false; + elsif CLK = '1' and CLK' event then + -- Parity checked during 'Read from CSD' + -- (registered I/O and selection/reselection): + if ADR = "000" and CSn = '0' and RDn = '0' and LOCK = false then + for i in 1 to 7 loop + PAR_VAR := CSD(i) xor CSD(i-1); + end loop; + SPER <= not PAR_VAR; + LOCK := true; + end if; + -- + -- Parity checking during DMA operation: + if DMA_ACTIVE = '1' and CHK_PAR = '1' then + for i in 1 to 7 loop + PAR_VAR := IDR(i) xor IDR(i-1); + end loop; + SPER <= not PAR_VAR; + LOCK := true; + end if; + -- + -- Reset parity flag: + if MR2(5) <= '0' then -- MR2(5) = PCHK (disabled). + SPER <= '0'; + elsif ADR = "111" and CSn = '0' and RDn = '0' then -- Reset parity/interrupts. + SPER <= '0'; + LOCK := false; + end if; + end if; + end process PARITY; + + DATA_EN <= '1' when ADR < "101" and CSn = '0' and WRn = '0' else '0'; + + SDS <= '1' when ADR = "101" and CSn = '0' and WRn = '0' else '0'; + SDT <= '1' when ADR = "110" and CSn = '0' and WRn = '0' else '0'; + SDI <= '1' when ADR = "111" and CSn = '0' and WRn = '0' else '0'; + + ICR_OUT <= ICR; + TCR_OUT <= TCR; + SER_OUT <= SER; + ODR_OUT <= ODR; + + ARB_EN <= MR2(0); + DMA_EN <= MR2(1); + BSY_DISn <= MR2(2); + EOP_EN <= MR2(3); + PINT_EN <= MR2(4); + TARG <= MR2(6); + BLK <= MR2(7); + + RST <= ICR(7); + + -- Readback, unused bit positions are read back zero. + DATA_OUT <= CSD when ADR = "000" and CSn = '0' and RDn = '0' else -- Current SCSI data. + ICR(7) & AIP & LA & ICR(4 downto 0) when ADR = "001" and CSn = '0' and RDn = '0' else + MR2 when ADR = "010" and CSn = '0' and RDn = '0' else + x"0" & TCR when ADR = "011" and CSn = '0' and RDn = '0' else + CSB when ADR = "100" and CSn = '0' and RDn = '0' else -- Current SCSI bus status. + BSR when ADR = "101" and CSn = '0' and RDn = '0' else -- Bus and status. + IDR when ADR = "110" and CSn = '0' and RDn = '0' else x"00"; -- Input data register. + + RPI <= '1' when ADR = "111" and CSn = '0' and RDn = '0' else '0'; -- Reset parity/interrupts. +end BEHAVIOUR; \ No newline at end of file diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_soc_top.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_soc_top.vhd new file mode 100644 index 0000000..abc0400 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_soc_top.vhd @@ -0,0 +1,300 @@ +---------------------------------------------------------------------- +---- ---- +---- WF5380 IP Core ---- +---- ---- +---- Description: ---- +---- This model provides an asynchronous SCSI interface compa- ---- +---- tible to the DP5380 from National Semiconductor and others. ---- +---- ---- +---- Some remarks to the required input clock: ---- +---- This core is provided for a 16MHz input clock. To use other ---- +---- frequencies, it is necessary to modify the following proces- ---- +---- ses in the control file section: ---- +---- P_BUSFREE, DELAY_800, INTERRUPTS. ---- +---- ---- +---- This file is the top level file without tree state buses for ---- +---- use in 'systems on chip' designs. ---- +---- ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2009 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K9A 2009/06/20 WF +-- Initial Release. +-- + +library work; +use work.wf5380_pkg.all; + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF5380_TOP_SOC is + port ( + -- System controls: + CLK : in bit; -- Use a 16MHz Clock. + RESETn : in bit; + + -- Address and data: + ADR : in bit_vector(2 downto 0); + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_EN : out bit; + + -- Bus and DMA controls: + CSn : in bit; + RDn : in bit; + WRn : in bit; + EOPn : in bit; + DACKn : in bit; + DRQ : out bit; + INT : out bit; + READY : out bit; + + -- SCSI bus: + DB_INn : in bit_vector(7 downto 0); + DB_OUTn : out bit_vector(7 downto 0); + DB_EN : out bit; + DBP_INn : in bit; + DBP_OUTn : out bit; + DBP_EN : out bit; + RST_INn : in bit; + RST_OUTn : out bit; + RST_EN : out bit; + BSY_INn : in bit; + BSY_OUTn : out bit; + BSY_EN : out bit; + SEL_INn : in bit; + SEL_OUTn : out bit; + SEL_EN : out bit; + ACK_INn : in bit; + ACK_OUTn : out bit; + ACK_EN : out bit; + ATN_INn : in bit; + ATN_OUTn : out bit; + ATN_EN : out bit; + REQ_INn : in bit; + REQ_OUTn : out bit; + REQ_EN : out bit; + IOn_IN : in bit; + IOn_OUT : out bit; + IO_EN : out bit; + CDn_IN : in bit; + CDn_OUT : out bit; + CD_EN : out bit; + MSG_INn : in bit; + MSG_OUTn : out bit; + MSG_EN : out bit + ); +end entity WF5380_TOP_SOC; + +architecture STRUCTURE of WF5380_TOP_SOC is +signal ACK_OUT_CTRLn : bit; +signal AIP : bit; +signal ARB : bit; +signal ARB_EN : bit; +signal BLK : bit; +signal BSR : bit_vector(7 downto 0); +signal BSY_DISn : bit; +signal BSY_ERR : bit; +signal BSY_OUT_CTRLn : bit; +signal CHK_PAR : bit; +signal CSD : bit_vector(7 downto 0); +signal CSB : bit_vector(7 downto 0); +signal DATA_EN_CTRL : bit; +signal DB_EN_I : bit; +signal DMA_ACTIVE : bit; +signal DMA_EN : bit; +signal DMA_DIS : bit; +signal DMA_SND : bit; +signal DRQ_I : bit; +signal EDMA : bit; +signal EOP_EN : bit; +signal ICR : bit_vector(7 downto 0); +signal IDR_WR : bit; +signal INT_I : bit; +signal LA : bit; +signal ODR : bit_vector(7 downto 0); +signal ODR_WR : bit; +signal PCHK : bit; +signal PHSM : bit; +signal PINT_EN : bit; +signal REQ_OUT_CTRLn : bit; +signal RPI : bit; +signal RST : bit; +signal SDI : bit; +signal SDS : bit; +signal SDT : bit; +signal SER : bit_vector(7 downto 0); +signal SER_ID : bit; +signal SPER : bit; +signal TARG : bit; +signal TCR : bit_vector(3 downto 0); +begin + EDMA <= '1' when EOPn = '0' and DACKn = '0' and RDn = '0' else + '1' when EOPn = '0' and DACKn = '0' and WRn = '0' else '0'; + + PHSM <= '1' when DMA_ACTIVE = '0' else -- Always true, if there is no DMA. + '1' when DMA_ACTIVE = '1' and REQ_INn = '0' and CDn_In = TCR(1) and IOn_IN = TCR(0) and MSG_INn = TCR(2) else '0'; -- Phasematch. + + DMA_DIS <= '1' when DMA_ACTIVE = '1' and BSY_INn = '1' else '0'; + + SER_ID <= '1' when SER /= x"00" and SER = not CSD else '0'; + + DRQ <= DRQ_I; + INT <= INT_I; + + -- Pay attention: the SCSI bus is driven with inverted signals. + ACK_OUTn <= ACK_OUT_CTRLn when DMA_ACTIVE = '1' else not ICR(4); -- Valid in initiator mode. + REQ_OUTn <= REQ_OUT_CTRLn when DMA_ACTIVE = '1' else not TCR(3); -- Valid in Target mode. + BSY_OUTn <= '0' when BSY_OUT_CTRLn = '0' and TARG = '0' else -- Valid in initiator mode. + '0' when ICR(3) = '1' else '1'; + ATN_OUTn <= not ICR(1); -- Valid in initiator mode. + SEL_OUTn <= not ICR(2); -- Valid in initiator mode. + IOn_OUT <= not TCR(0); -- Valid in Target mode. + CDn_OUT <= not TCR(1); -- Valid in Target mode. + MSG_OUTn <= not TCR(2); -- Valid in Target mode. + RST_OUTn <= not RST; + + DB_OUTn <= not ODR; + DBP_OUTn <= not SPER; + + CSD <= not DB_INn; + CSB <= not RST_INn & not BSY_INn & not REQ_INn & not MSG_INn & not CDn_IN & not IOn_IN & not SEL_INn & not DBP_INn; + BSR <= EDMA & DRQ_I & SPER & INT_I & PHSM & BSY_ERR & not ATN_INn & not ACK_INn; + + -- Hi impedance control: + ATN_EN <= '1' when TARG = '0' else '0'; -- Initiator mode. + SEL_EN <= '1' when TARG = '0' else '0'; -- Initiator mode. + BSY_EN <= '1' when TARG = '0' else '0'; -- Initiator mode. + ACK_EN <= '1' when TARG = '0' else '0'; -- Initiator mode. + IO_EN <= '1' when TARG = '1' else '0'; -- Target mode. + CD_EN <= '1' when TARG = '1' else '0'; -- Target mode. + MSG_EN <= '1' when TARG = '1' else '0'; -- Target mode. + REQ_EN <= '1' when TARG = '1' else '0'; -- Target mode. + RST_EN <= '1' when RST = '1' else '0'; -- Open drain control. + + -- Data enables: + DB_EN_I <= '1' when DATA_EN_CTRL = '1' else -- During Arbitration. + '1' when ICR(0) = '1' and TARG = '1' and DMA_SND = '1' else -- Target 'Send' mode. + '1' when ICR(0) = '1' and TARG = '0' and IOn_IN = '0' and PHSM = '1' else + '1' when ICR(6) = '1' else '0'; -- Test mode enable. + + DB_EN <= DB_EN_I; + DBP_EN <= DB_EN_I; + + I_REGISTERS: WF5380_REGISTERS + port map( + CLK => CLK, + RESETn => RESETn, + ADR => ADR, + DATA_IN => DATA_IN, + DATA_OUT => DATA_OUT, + DATA_EN => DATA_EN, + CSn => CSn, + RDn => RDn, + WRn => WRn, + RSTn => RST_INn, + RST => RST, + ARB_EN => ARB_EN, + DMA_ACTIVE => DMA_ACTIVE, + DMA_EN => DMA_EN, + BSY_DISn => BSY_DISn, + EOP_EN => EOP_EN, + PINT_EN => PINT_EN, + SPER => SPER, + TARG => TARG, + BLK => BLK, + DMA_DIS => DMA_DIS, + IDR_WR => IDR_WR, + ODR_WR => ODR_WR, + CHK_PAR => CHK_PAR, + AIP => AIP, + ARB => ARB, + LA => LA, + CSD => CSD, + CSB => CSB, + BSR => BSR, + ODR_OUT => ODR, + ICR_OUT => ICR, + TCR_OUT => TCR, + SER_OUT => SER, + SDS => SDS, + SDT => SDT, + SDI => SDI, + RPI => RPI + ); + + I_CONTROL: WF5380_CONTROL + port map( + CLK => CLK, + RESETn => RESETn, + BSY_INn => BSY_INn, + BSY_OUTn => BSY_OUT_CTRLn, + DATA_EN => DATA_EN_CTRL, + SEL_INn => SEL_INn, + ARB_EN => ARB_EN, + BSY_DISn => BSY_DISn, + RSTn => RST_INn, + ARB => ARB, + AIP => AIP, + LA => LA, + ACK_INn => ACK_INn, + ACK_OUTn => ACK_OUT_CTRLn, + REQ_INn => REQ_INn, + REQ_OUTn => REQ_OUT_CTRLn, + DACKn => DACKn, + READY => READY, + DRQ => DRQ_I, + TARG => TARG, + BLK => BLK, + PINT_EN => PINT_EN, + SPER => SPER, + SER_ID => SER_ID, + RPI => RPI, + DMA_EN => DMA_EN, + SDS => SDS, + SDT => SDT, + SDI => SDI, + EOP_EN => EOP_EN, + EOPn => EOPn, + PHSM => PHSM, + INT => INT_I, + IDR_WR => IDR_WR, + ODR_WR => ODR_WR, + CHK_PAR => CHK_PAR, + BSY_ERR => BSY_ERR, + DMA_SND => DMA_SND, + DMA_ACTIVE => DMA_ACTIVE + ); +end STRUCTURE; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_top.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_top.vhd new file mode 100644 index 0000000..bfb31fb --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF5380/wf5380_top.vhd @@ -0,0 +1,275 @@ +---------------------------------------------------------------------- +---- ---- +---- WF5380 IP Core ---- +---- ---- +---- Description: ---- +---- This model provides an asynchronous SCSI interface compa- ---- +---- tible to the DP5380 from National Semiconductor and others. ---- +---- ---- +---- This file is the top level file with tree state buses. ---- +---- ---- +---- ---- +---- ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2009 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K9A 2009/06/20 WF +-- Initial Release. +-- + +library work; +use work.wf5380_pkg.all; + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF5380_TOP is + port ( + -- System controls: + CLK : in bit; + RESETn : in bit; + + -- Address and data: + ADR : in std_logic_vector(2 downto 0); + DATA : inout std_logic_vector(7 downto 0); + + -- Bus and DMA controls: + CSn : in bit; + RDn : in bit; + WRn : in bit; + EOPn : in bit; + DACKn : in bit; + DRQ : out bit; + INT : out bit; + READY : out bit; + + -- SCSI bus: + DBn : inout std_logic_vector(7 downto 0); + DBPn : inout std_logic; + RSTn : inout std_logic; + BSYn : inout std_logic; + SELn : inout std_logic; + ACKn : inout std_logic; + ATNn : inout std_logic; + REQn : inout std_logic; + IOn : inout std_logic; + CDn : inout std_logic; + MSGn : inout std_logic + ); +end entity WF5380_TOP; + +architecture STRUCTURE of WF5380_TOP is +component WF5380_TOP_SOC + port ( + -- System controls: + CLK : in bit; + RESETn : in bit; + ADR : in bit_vector(2 downto 0); + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_EN : out bit; + CSn : in bit; + RDn : in bit; + WRn : in bit; + EOPn : in bit; + DACKn : in bit; + DRQ : out bit; + INT : out bit; + READY : out bit; + DB_INn : in bit_vector(7 downto 0); + DB_OUTn : out bit_vector(7 downto 0); + DB_EN : out bit; + DBP_INn : in bit; + DBP_OUTn : out bit; + DBP_EN : out bit; + RST_INn : in bit; + RST_OUTn : out bit; + RST_EN : out bit; + BSY_INn : in bit; + BSY_OUTn : out bit; + BSY_EN : out bit; + SEL_INn : in bit; + SEL_OUTn : out bit; + SEL_EN : out bit; + ACK_INn : in bit; + ACK_OUTn : out bit; + ACK_EN : out bit; + ATN_INn : in bit; + ATN_OUTn : out bit; + ATN_EN : out bit; + REQ_INn : in bit; + REQ_OUTn : out bit; + REQ_EN : out bit; + IOn_IN : in bit; + IOn_OUT : out bit; + IO_EN : out bit; + CDn_IN : in bit; + CDn_OUT : out bit; + CD_EN : out bit; + MSG_INn : in bit; + MSG_OUTn : out bit; + MSG_EN : out bit + ); +end component; +-- +signal ADR_IN : bit_vector(2 downto 0); +signal DATA_IN : bit_vector(7 downto 0); +signal DATA_OUT : bit_vector(7 downto 0); +signal DATA_EN : bit; +signal DB_INn : bit_vector(7 downto 0); +signal DB_OUTn : bit_vector(7 downto 0); +signal DB_EN : bit; +signal DBP_INn : bit; +signal DBP_OUTn : bit; +signal DBP_EN : bit; +signal RST_INn : bit; +signal RST_OUTn : bit; +signal RST_EN : bit; +signal BSY_INn : bit; +signal BSY_OUTn : bit; +signal BSY_EN : bit; +signal SEL_INn : bit; +signal SEL_OUTn : bit; +signal SEL_EN : bit; +signal ACK_INn : bit; +signal ACK_OUTn : bit; +signal ACK_EN : bit; +signal ATN_INn : bit; +signal ATN_OUTn : bit; +signal ATN_EN : bit; +signal REQ_INn : bit; +signal REQ_OUTn : bit; +signal REQ_EN : bit; +signal IOn_IN : bit; +signal IOn_OUT : bit; +signal IO_EN : bit; +signal CDn_IN : bit; +signal CDn_OUT : bit; +signal CD_EN : bit; +signal MSG_INn : bit; +signal MSG_OUTn : bit; +signal MSG_EN : bit; +begin + ADR_IN <= To_BitVector(ADR); + + DATA_IN <= To_BitVector(DATA); + DATA <= To_StdLogicVector(DATA_OUT) when DATA_EN = '1' else (others => 'Z'); + + DB_INn <= To_BitVector(DBn); + DBn <= To_StdLogicVector(DB_OUTn) when DB_EN = '1' else (others => 'Z'); + + DBP_INn <= To_Bit(DBPn); + + RST_INn <= To_Bit(RSTn); + BSY_INn <= To_Bit(BSYn); + SEL_INn <= To_Bit(SELn); + ACK_INn <= To_Bit(ACKn); + ATN_INn <= To_Bit(ATNn); + REQ_INn <= To_Bit(REQn); + IOn_IN <= To_Bit(IOn); + CDn_IN <= To_Bit(CDn); + MSG_INn <= To_Bit(MSGn); + + DBPn <= '1' when DBP_OUTn = '1' and DBP_EN = '1' else + '0' when DBP_OUTn = '0' and DBP_EN = '1' else 'Z'; + RSTn <= '1' when RST_OUTn = '1' and RST_EN = '1'else + '0' when RST_OUTn = '0' and RST_EN = '1' else 'Z'; + BSYn <= '1' when BSY_OUTn = '1' and BSY_EN = '1' else + '0' when BSY_OUTn = '0' and BSY_EN = '1' else 'Z'; + SELn <= '1' when SEL_OUTn = '1' and SEL_EN = '1' else + '0' when SEL_OUTn = '0' and SEL_EN = '1' else 'Z'; + ACKn <= '1' when ACK_OUTn = '1' and ACK_EN = '1' else + '0' when ACK_OUTn = '0' and ACK_EN = '1' else 'Z'; + ATNn <= '1' when ATN_OUTn = '1' and ATN_EN = '1' else + '0' when ATN_OUTn = '0' and ATN_EN = '1' else 'Z'; + REQn <= '1' when REQ_OUTn = '1' and REQ_EN = '1' else + '0' when REQ_OUTn = '0' and REQ_EN = '1' else 'Z'; + IOn <= '1' when IOn_OUT = '1' and IO_EN = '1' else + '0' when IOn_OUT = '0' and IO_EN = '1' else 'Z'; + CDn <= '1' when CDn_OUT = '1' and CD_EN = '1' else + '0' when CDn_OUT = '0' and CD_EN = '1' else 'Z'; + MSGn <= '1' when MSG_OUTn = '1' and MSG_EN = '1' else + '0' when MSG_OUTn = '0' and MSG_EN = '1' else 'Z'; + + I_5380: WF5380_TOP_SOC + port map( + CLK => CLK, + RESETn => RESETn, + ADR => ADR_IN, + DATA_IN => DATA_IN, + DATA_OUT => DATA_OUT, + DATA_EN => DATA_EN, + CSn => CSn, + RDn => RDn, + WRn => WRn, + EOPn => EOPn, + DACKn => DACKn, + DRQ => DRQ, + INT => INT, + READY => READY, + DB_INn => DB_INn, + DB_OUTn => DB_OUTn, + DB_EN => DB_EN, + DBP_INn => DBP_INn, + DBP_OUTn => DBP_OUTn, + DBP_EN => DBP_EN, + RST_INn => RST_INn, + RST_OUTn => RST_OUTn, + RST_EN => RST_EN, + BSY_INn => BSY_INn, + BSY_OUTn => BSY_OUTn, + BSY_EN => BSY_EN, + SEL_INn => SEL_INn, + SEL_OUTn => SEL_OUTn, + SEL_EN => SEL_EN, + ACK_INn => ACK_INn, + ACK_OUTn => ACK_OUTn, + ACK_EN => ACK_EN, + ATN_INn => ATN_INn, + ATN_OUTn => ATN_OUTn, + ATN_EN => ATN_EN, + REQ_INn => REQ_INn, + REQ_OUTn => REQ_OUTn, + REQ_EN => REQ_EN, + IOn_IN => IOn_IN, + IOn_OUT => IOn_OUT, + IO_EN => IO_EN, + CDn_IN => CDn_IN, + CDn_OUT => CDn_OUT, + CD_EN => CD_EN, + MSG_INn => MSG_INn, + MSG_OUTn => MSG_OUTn, + MSG_EN => MSG_EN + ); +end STRUCTURE; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_am_detector.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_am_detector.vhd new file mode 100644 index 0000000..10a86f9 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_am_detector.vhd @@ -0,0 +1,253 @@ +---------------------------------------------------------------------- +---- ---- +---- WD1772 compatible floppy disk controller IP Core. ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- Floppy disk controller with all features of the Western ---- +---- Digital WD1772-02 controller. ---- +---- ---- +---- Address mark detector file. This part detects the address ---- +---- mark in the incoming data stream in FM and also in MFM mode ---- +---- and provides therewith synchronisation information for the ---- +---- control state machine and for the data separator in the ---- +---- transceiver unit. ---- +---- ---- +------------------------------- Some theory ------------------------------------- +---- Frequency modulation FM: ---- +---- The frequency modulation works as follows: ---- +---- 1. every first pulse of the clock and data line is a clock. ---- +---- 2. every second pulse is a data. ---- +---- 3. a logic 1 is represented by two consecutive pulses (clock and data). ---- +---- 4. a logic 0 is represented by one clock pulse and no data pulse. ---- +---- 5. Hence there are a maximum of two pulses per data bit. ---- +---- 6. one clock and one data pulse come together in one bit cell. ---- +---- 7. the duration of a bit cell in FM is 4 microseconds. ---- +---- 8. an ID address mark is represented as data FE with clock C7. ---- +---- 9. a DATA address mark is represented as data FB with clock C7. ---- +---- Examples: ---- +---- Binary data 1 1 0 0 1 0 1 1 is represented in FM as follows: ---- +---- 1111101011101111 ---- +---- the FE data 1 1 1 1 1 1 1 0 is represented as follows: ---- +---- 1111111111111110 ---- +---- with C7 clock mask 1 1 0 0 0 1 1 1 which masks the clock pulses there ---- +---- results: 1111010101111110 this is the ID address mark. ---- +---- the FB data 1 1 1 1 1 0 1 1 is represented as follows: ---- +---- 1111111111101111 ---- +---- with C7 clock mask 1 1 0 0 0 1 1 1 which masks the clock pulses there ---- +---- results: 1111010101101111 this is the DATA address mark. ---- +---- the F8 data 1 1 1 1 1 0 0 0 is represented as follows: ---- +---- 1111111111101010 ---- +---- with C7 clock mask 1 1 0 0 0 1 1 1 which masks the clock pulses there ---- +---- results: 1111010101101010 this is the deleted DATA mark. ---- +---- ---- +---- ---- +---- Modified frequency modulation MFM: ---- +---- The modified frequency modulation works as follows: ---- +---- 1. every first pulse of the clock and data line is a clock. ---- +---- 2. every second pulse is a data. ---- +---- 3. a logic 1 is represented by no clock but a data pulse. ---- +---- 4. a logic 0 is represented by a clock pulse and no data pulse if ---- +---- following a 0. ---- +---- 5. a logic 0 is represented by no pulse if following a 1. ---- +---- 6. Hence there are a maximum of one pulse per data bit. ---- +---- 7. one clock and one data pulse form together one bit cell. ---- +---- 8. the duration of a bit cell in MFM is 2 microseconds. ---- +---- 9. an address mark sync is represented as data A1 with missing clock ---- +---- pulse between bit 4 and 5. ---- +---- Examples: ---- +---- Binary data FE 1 1 1 1 1 1 1 0 is represented in MFM as follows: ---- +---- 0101010101010100 this is the ID address mark. ---- +---- Binary data FB 1 1 1 1 1 0 1 1 is represented in MFM as follows: ---- +---- 0101010101000101 this is the DATA address mark. ---- +---- Binary data F8 1 1 1 1 1 0 0 0 is represented in MFM as follows: ---- +---- 0101010101001010 this is the deleted DATA address mark. ---- +---- the A1 data 1 0 1 0 0 0 0 1 is represented as follows: ---- +---- 0100010010101001 ---- +---- with the missing clock pulse between bits 4 and 5 there results: ---- +---- results: 0100010010001001 this is the address mark sync. ---- +---- ---- +---- Both MFM and FM are during read and write shifted with most significant ---- +---- bit (MSB) first. During the FM address marks are written without a ---- +---- SYNC pulse the MFM coded data requires a synchronisation (A1 with ---- +---- missing clock pulse because at the beginning of the data stream it is ---- +---- not defined wether a clock pulse or a data pulse appears first. In FM ---- +---- coding the first pulse is in any case a clock pulse. ---- +--------------------------------------------------------------------------------- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2006A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/05 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF1772IP_AM_DETECTOR is + port( + -- System control + CLK : in bit; + RESETn : in bit; + + -- Controls: + DDEn : in bit; + + -- Serial data and clock: + DATA : in bit; + DATA_STRB : in bit; + + -- Address mark detector: + ID_AM : out bit; -- ID address mark strobe. + DATA_AM : out bit; -- Data address mark strobe. + DDATA_AM : out bit -- Deleted data address mark strobe. + ); +end WF1772IP_AM_DETECTOR; + +architecture BEHAVIOR of WF1772IP_AM_DETECTOR is +signal SHIFT : bit_vector(15 downto 0); +signal SYNC : boolean; +signal ID_AM_I : bit; +signal DATA_AM_I : bit; +signal DDATA_AM_I : bit; +begin + SHIFTREG: process(RESETn, CLK) + begin + if RESETn = '0' then + SHIFT <= (others => '0'); + elsif CLK = '1' and CLK' event then + if DATA_STRB = '1' then + -- MSB first leads to a shift left operation. + SHIFT <= SHIFT(14 downto 0) & DATA; + elsif DDEn = '0' and SHIFT = "0100010010001001" then -- This is the synchronisation in MFM. + SHIFT <= (others => '0'); + end if; + end if; + end process SHIFTREG; + + MFM_SYNCLOCK: process(RESETn, CLK) + -- The SYNC pulse is generated in MFM mode only when the sync character + -- appears in the shift register (A1 sync mark, see file header). + -- After the sync character is detected, the sync time counter is loaded + -- with a value of 17. During counting the following 17 read clock pulses + -- down, the SYNC is true. After exactly 16 pulses the address mark is + -- detected if the pattern in the shift register fits one of the address + -- marks. The address mark pulses are valid for one read clock cycle until + -- SYNC goes low again. This mechanism is used to detect the correct address + -- marks in the MFM data stream during the type III read track command. + -- This is an improvement over the original WD1772 chip. + variable TMP : std_logic_vector(4 downto 0); + begin + if RESETn = '0' then + TMP := "00000"; + elsif CLK = '1' and CLK' event then + if SHIFT = "0100010010001001" and DDEn = '0' then + TMP := "10001"; -- Load sync time counter. + elsif DATA_STRB = '1' and TMP > "00000" then + TMP := TMP - '1'; + end if; + end if; + case TMP is + when "00000" => SYNC <= false; + when others => SYNC <= true; + end case; + end process MFM_SYNCLOCK; + + -- The addressmark is nominally valid for one data pulse cycle (1us, 2us, 4us). + -- The pulse is shorter due to the fact that the detected address marks change the + -- state of the control state machine and so clear the address mark shift register... + ID_AM_I <= '1' when DDEn = '1' and SHIFT = "1111010101111110" else + '1' when DDEn = '0' and SHIFT = "0101010101010100" and SYNC = true else '0'; + DATA_AM_I <= '1' when DDEn = '1' and SHIFT = "1111010101101111" else + -- Normal data address mark... + '1' when DDEn = '0' and SHIFT = "0101010101000101" and SYNC = true else '0'; + DDATA_AM_I <= '1' when DDEn = '1' and SHIFT = "1111010101101010" else + -- ... and deleted address mark in MFM mode: + '1' when DDEn = '0' and SHIFT = "0101010101001010" and SYNC = true else '0'; + + ADRMARK_STROBES: process(RESETn, CLK) + -- ... nevertheless The controller and the transceiver require ID address mark strobes + -- and DATA address mark strobes. Therefore this process provides these strobe + -- signals independant of any 'feedbacks' like pulse shortening by the controller + -- state machine itself. + variable ID_AM_LOCK, DATA_AM_LOCK, DDATA_AM_LOCK : boolean; + begin + if RESETn = '0' then + ID_AM_LOCK := false; + DATA_AM_LOCK := false; + ID_AM <= '0'; + DATA_AM <= '0'; + elsif CLK = '1' and CLK' event then + -- ID address mark: + if ID_AM_I = '1' and ID_AM_LOCK = false then + ID_AM <= '1'; + ID_AM_LOCK := true; + elsif ID_AM_I = '0' then + ID_AM <= '0'; + ID_AM_LOCK := false; + else + ID_AM <= '0'; + end if; + -- Data address mark: + if DATA_AM_I = '1' and DATA_AM_LOCK = false then + DATA_AM <= '1'; + DATA_AM_LOCK := true; + elsif DATA_AM_I = '0' then + DATA_AM <= '0'; + DATA_AM_LOCK := false; + else + DATA_AM <= '0'; + end if; + -- Deleted data address mark: + if DDATA_AM_I = '1' and DDATA_AM_LOCK = false then + DDATA_AM <= '1'; + DDATA_AM_LOCK := true; + elsif DDATA_AM_I = '0' then + DDATA_AM <= '0'; + DDATA_AM_LOCK := false; + else + DDATA_AM <= '0'; + end if; + end if; + end process ADRMARK_STROBES; +end architecture BEHAVIOR; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_control.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_control.vhd new file mode 100644 index 0000000..ce4c346 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_control.vhd @@ -0,0 +1,1463 @@ +---------------------------------------------------------------------- +---- ---- +---- WD1772 compatible floppy disk controller IP Core. ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- Floppy disk controller with all features of the Western ---- +---- Digital WD1772-02 controller. ---- +---- ---- +---- This is file the control unit providing all signals for the ---- +---- data processing units like registers, addressmark detector, ---- +---- data separator, CRC redundancy checker or transceiver. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2006A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/05 WF +-- Modified Source to compile with the Xilinx ISE. +-- Fixed the polarity of the precompensation flag. +-- The flag is no active '0'. Thanks to Jorma +-- Oksanen for the information. +-- Revision 2K8A 2008/02/26 WF +-- Fixed a bug in the 6ms delay. Thanks to Lyndon Amsdon. +-- Revision 2K8B 2008/12/24 WF +-- Bugfixes to avoid hanging state machine. +-- Changed DELAY_30MS to DELAY_15MS, which is the correct value. Thanks to L. Amsdon for the information. +-- Removed CRC_BUSY. +-- Fixed a bug in the Delay for the state T2_VERIFY_AM. +-- Revision 2K9A 2009/06/20 WF +-- Fix to provide correct LOST_DATA_TR00 flag during seek command. + + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF1772IP_CONTROL is + port( + -- System control: + CLK : in bit; + RESETn : in bit; + + -- Chip control signals: + A1, A0 : in bit; + RWn : in bit; + CSn : in bit; + DDEn : in bit; + + -- Registers: + DR : in bit_vector(7 downto 0); -- Data register. + CMD : in std_logic_vector(7 downto 0); -- Command register. + DSR : in std_logic_vector(7 downto 0); -- Shift register. + TR : in std_logic_vector(7 downto 0); -- Track register. + SR : in std_logic_vector(7 downto 0); -- Sector register. + + -- Status flags: + MO : buffer bit; -- Motor on status flag. + WR_PR : out bit; -- Write protect status flag. + SPINUP_RECTYPE : out bit; -- Spin up / record type status flag. + SEEK_RNF : out bit; -- Seek error / record not found status flag. + CRC_ERRFLAG : out bit; -- CRC status flag. + LOST_DATA_TR00 : out bit; -- Status flag indicates lost data or track 00 position. + DRQ : out bit; -- Data request. + DRQ_IPn : out bit; -- Data request status flag. + BUSY : buffer bit; -- BUSY status flag. + + -- Address mark detector controls: + AM_2_DISK : out bit; -- Enables / disables the address mark detector. + ID_AM : in bit; -- Address mark of the ID field + DATA_AM : in bit; -- Address mark of the data field + DDATA_AM : in bit; -- Address mark of a deleted data field + + -- CRC unit controls: + CRC_ERR : in bit; -- CRC decoder's error. + CRC_PRES : out bit; -- Preset CRC during write operations. + + -- Track register controls: + TR_PRES : out bit; -- Set x"FF". + TR_CLR : out bit; -- Clear. + TR_INC : out bit; -- Increment. + TR_DEC : out bit; -- Decrement. + + -- Sector register control: + SR_LOAD : out bit; -- Load. + SR_INC : out bit; -- Increment. + -- The TRACK_NR is required during the type III command + -- 'Read Address'. TRACK_NR is the content of the TRACKMEM. + TRACK_NR : out std_logic_vector(7 downto 0); + + -- DATA register control: + DR_CLR : out bit; -- Clear. + DR_LOAD : out bit; -- LOAD. + + -- Shift register control: + SHFT_LOAD_ND : out bit; -- Load normal data. + SHFT_LOAD_SD : out bit; -- Load special data. + + -- Transceiver controls: + CRC_2_DISK : out bit; -- Cause the Transceiver to write out CRC data. + DSR_2_DISK : out bit; -- Cause the Transceiver to write normal data. + FF_2_DISK : out bit; -- Cause the Transceiver to write x"FF" bytes. + PRECOMP_EN : out bit; -- Enables the write precompensation. + + -- Miscellaneous Controls: + DATA_STRB : in bit; -- Data strobe (read and write operation) + WPRTn : in bit; -- Write protect flag + IPn : in bit; -- Index pulse flag + TRACK00n : in bit; -- Track zero flag + DISK_RWn : out bit; -- This signal reflects the data direction. + DIRC : out bit; -- Step direction control. + STEP : out bit; -- Step pulse. + WG : out bit; -- Write gate control. + INTRQ : out bit -- Interrupt request flag. + ); +end WF1772IP_CONTROL; + +architecture BEHAVIOR of WF1772IP_CONTROL is +-- The control state machine for the three command types I, II and III +-- (10 commands) has 73 states: +type CMD_STATES is( IDLE, INIT, SPINUP, DELAY_15MS, DECODE, T1_SEEK_RESTORE, T1_STEPPING, + T1_LOAD_SHFT, T1_COMP_TR_DSR, T1_CHECK_DIR, T1_HEAD_CTRL, T1_STEP, T1_TRAP, T1_STEP_DELAY, + T1_SPINDOWN, T1_SCAN_TRACK, T1_SCAN_CRC, T1_VERIFY_DELAY, T1_VERIFY_CRC, T2_RD_WR_SECT, + T2_INIT, T2_SCAN_TRACK, T2_SCAN_SECT, T2_SCAN_LEN, T2_VERIFY_CRC_1, T2_VERIFY_AM, T2_FIRSTBYTE, + T2_LOAD_DATA, T2_NEXTBYTE, T2_VERIFY_DRQ_1, T2_RDSTAT, T2_VERIFY_CRC_2, + T2_MULTISECT, T2_DELAY_B2, T2_SET_DRQ, T2_DELAY_B8, T2_VERIFY_DRQ_2, + T2_DELAY_B1, T2_CHECK_MODE, T2_DELAY_B11, T2_WR_LEADIN, T2_WR_AM, + T2_LOAD_SHFT, T2_WR_BYTE, T2_VERIFY_DRQ_3, T2_DATALOST, T2_WRSTAT, T2_WR_CRC, + T2_WR_FF, T3_WR, T3_DELAY_B3, T3_VERIFY_DRQ, T3_CHECK_INDEX_1, T3_LOAD_SHFT, + T3_WR_DATA, T3_CHECK_INDEX_2, T3_DATALOST, T3_RD_TRACK, T3_SHIFT, + T3_CHECK_INDEX_3, T3_DETECT_AM, T3_CHECK_BYTE, T3_CHECK_DR, T3_LOAD_DATA_1, + T3_SET_DRQ_1, T3_RD_ADR, T3_VERIFY_AM, T3_SHIFT_ADR, T3_LOAD_DATA_2, + T3_SET_DRQ_2, T3_CHECK_RD, T3_LOAD_SR, T3_VERIFY_CRC); +signal CMD_STATE : CMD_STATES; +signal NEXT_CMD_STATE : CMD_STATES; +signal DATA_WR : boolean; +signal DATA_RD : boolean; +signal CMD_WR : boolean; +signal STAT_RD : boolean; +signal DELAY : boolean; +signal DRQ_I : bit; +signal INDEX_CNT : boolean; +signal DIR : bit; +signal INDEX_MARK : bit; +signal STEP_TRAP : boolean; +signal TYPE_IV_BREAK : boolean; +signal BYTE_RDY : boolean; +signal SECT_LEN : std_logic_vector(10 downto 0); +signal TRACKMEM : std_logic_vector(7 downto 0); +signal T3_TRADR : boolean; +signal T3_DATATYPE : bit_vector(7 downto 0); +begin + -- The Forced interrupt stops any command at the end of an internal micro instruction. + -- Forced interrupt waits until ALU operations in progress are complete (CRC calculations, + -- compares etc.). the TYPE_IV_BREAK controls this behavior. + TYPE_IV_BREAK <= true when CMD(7 downto 4) = x"D" and DELAY = true else false; + + CMD_REG: process(RESETn, CLK) + begin + if RESETn = '0' then + CMD_STATE <= IDLE; + elsif CLK = '1' and CLK' event then + if TYPE_IV_BREAK = true then + CMD_STATE <= IDLE; -- Forced interrupt break. + else + CMD_STATE <= NEXT_CMD_STATE; -- Normal operation. + end if; + end if; + end process CMD_REG; + + CMD_DECODER: process(CMD_STATE, CMD, DSR, TR, SR, INDEX_CNT, IPn, INDEX_MARK, DELAY, DIR, MO, CMD_WR, DRQ_I, + DDEn, CRC_ERR, TRACK00n, STEP_TRAP, ID_AM, DATA_AM, DDATA_AM, WPRTn, SECT_LEN, BYTE_RDY, + T3_TRADR) + begin + case CMD_STATE is + -------------------------------------------------------------------- + ------------------ type1, -2, -3 command stuff --------------------- + -------------------------------------------------------------------- + when IDLE => + -- The write access to the command register indicates a new command. + -- Any command received (type1, -2 or -3 but not type4): + if CMD_WR = true and CMD /= x"FF" and CMD(7 downto 4) /= "1101" then + NEXT_CMD_STATE <= INIT; + else + NEXT_CMD_STATE <= IDLE; -- No CMD detected. + end if; + when INIT => + -- The process goes on when the CMD_WR flag is released. + if CMD_WR = false and CMD(3) = '0' and MO = '0' then + -- Do not enter the SPINUP sequence + -- when the motor is already on (MO = '1'). + NEXT_CMD_STATE <= SPINUP; + elsif CMD_WR = false then + -- Proceed with the DELAY_15MS when the motor was + -- already on or when the SPINUP sequence is + -- disabled (CMD(3) = '1'). + NEXT_CMD_STATE <= DELAY_15MS; + else + NEXT_CMD_STATE <= INIT; + end if; + when SPINUP => + if INDEX_CNT = true then -- proceed after 6 revolutions + NEXT_CMD_STATE <= DELAY_15MS; + else + NEXT_CMD_STATE <= SPINUP; + end if; + when DELAY_15MS => + if CMD(7) = '0' then -- No delay for type1 commands. + NEXT_CMD_STATE <= DECODE; + elsif CMD(7) = '1' and CMD(2) = '0' then -- Delay for type2 and -3 disabled. + NEXT_CMD_STATE <= DECODE; + elsif CMD(7) = '1' and CMD(2) = '1' and DELAY = true then -- Delay enabled by CMD(2). + NEXT_CMD_STATE <= DECODE; + else + NEXT_CMD_STATE <= DELAY_15MS; + end if; + when DECODE => + case CMD(7 downto 5) is + when "000" => -- 'restore', 'seek'. + NEXT_CMD_STATE <= T1_SEEK_RESTORE; + when "001" |"010" | "011" => -- 'step', 'step in', 'step out'. + NEXT_CMD_STATE <= T1_STEPPING; + when "100" | "101" => -- 'read sector', 'write sector' + NEXT_CMD_STATE <= T2_RD_WR_SECT; + when "110" => -- 'read address'. + -- "110" is also used by the 'force interrupt'. + -- There will result no wrong encoding because + -- the 'force intterrupt' is predecoded in IDLE. + NEXT_CMD_STATE <= T3_RD_ADR; + when "111" => -- 'read track', 'write track'. + case CMD(4) is + when '0' => NEXT_CMD_STATE <= T3_RD_TRACK; + when '1' => NEXT_CMD_STATE <= T3_WR; + when others => NEXT_CMD_STATE <= T3_WR; -- Dummy for U, X, Z, W, H, L, -. + end case; + when others => + -- The following NEXT_CMD_STATE is chosen to compile fine with + -- the Xilinx ISE not to produce a latch. + NEXT_CMD_STATE <= IDLE; -- Never true due to IDLE preselection. + end case; + -------------------------------------------------------------------- + ------------------ special type1 command stuff --------------------- + -------------------------------------------------------------------- + when T1_SEEK_RESTORE => + -- In this state, the data register and the track register are updated, if the + -- command is a RESTORE. The update is done further down with the track register + -- and the data register controls. + NEXT_CMD_STATE <= T1_LOAD_SHFT; + when T1_STEPPING => + if CMD(4) = '1' then -- '1' means update track register. + NEXT_CMD_STATE <= T1_CHECK_DIR; + else + NEXT_CMD_STATE <= T1_HEAD_CTRL; + end if; + when T1_LOAD_SHFT => + NEXT_CMD_STATE <= T1_COMP_TR_DSR; + when T1_COMP_TR_DSR => + if DSR = TR then + NEXT_CMD_STATE <= T1_VERIFY_DELAY; + else + -- The direction control is done further down. + NEXT_CMD_STATE <= T1_CHECK_DIR; + end if; + when T1_CHECK_DIR => + -- Track register modifications are done in + -- statements further down. + -- The delay is to provide the timing of the WD1772 which is DIR to step = + -- 24us in MFM mode and 48us in FM mode. + if DELAY = true then + NEXT_CMD_STATE <= T1_HEAD_CTRL; + else + NEXT_CMD_STATE <= T1_CHECK_DIR; + end if; + when T1_HEAD_CTRL => + if TRACK00n = '0' and DIR = '0' then + NEXT_CMD_STATE <= T1_VERIFY_DELAY; + else + NEXT_CMD_STATE <= T1_STEP; + end if; + when T1_STEP => + NEXT_CMD_STATE <= T1_TRAP; + when T1_TRAP => + if STEP_TRAP = true then + NEXT_CMD_STATE <= IDLE; -- Break due to seek error. + else + NEXT_CMD_STATE <= T1_STEP_DELAY; + end if; + when T1_STEP_DELAY => + -- The delay in here is according to the CMD(1 downto 0) as follows: + -- "11" = 3ms, "10" = 2ms, "01" = 12ms, "00" = 6ms. + if DELAY = true then + case CMD(7 downto 5) is + when "001" | "010" | "011" => -- STEP - STEP IN - STEP OUT. + NEXT_CMD_STATE <= T1_VERIFY_DELAY; + when others => -- Seek or restore command. + NEXT_CMD_STATE <= T1_LOAD_SHFT; + end case; + else + NEXT_CMD_STATE <= T1_STEP_DELAY; + end if; + when T1_VERIFY_DELAY => + if CMD(2) = '0' then -- No verify. + NEXT_CMD_STATE <= IDLE; + else + if DELAY = true then -- Wait, if verify is active. + NEXT_CMD_STATE <= T1_SPINDOWN; + else + NEXT_CMD_STATE <= T1_VERIFY_DELAY; + end if; + end if; + when T1_SPINDOWN => -- Detect ID address mark in here. + if INDEX_CNT = true then + NEXT_CMD_STATE <= IDLE; -- Break due to timeout. + elsif ID_AM = '1' then -- Addressmark found. + NEXT_CMD_STATE <= T1_SCAN_TRACK; + else + NEXT_CMD_STATE <= T1_SPINDOWN; + end if; + when T1_SCAN_TRACK => + if DELAY = true then + -- Track found if shift register (DSR) equals track register (TR). + if DSR = TR then + NEXT_CMD_STATE <= T1_SCAN_CRC; + else + NEXT_CMD_STATE <= T1_SPINDOWN; + end if; + else + NEXT_CMD_STATE <= T1_SCAN_TRACK; + end if; + when T1_SCAN_CRC => + -- Scan the rest of the data header for correct CRC generation (3 Bytes). + -- Sector number side select byte and data length byte. + if DELAY = true then + NEXT_CMD_STATE <= T1_VERIFY_CRC; + else + NEXT_CMD_STATE <= T1_SCAN_CRC; + end if; + when T1_VERIFY_CRC => + -- The CRC logic starts during T1_SPINDOWN (missing clock transitions). + if DELAY = true then + if CRC_ERR = '1' then + NEXT_CMD_STATE <= T1_SPINDOWN; -- CRC error. + else + NEXT_CMD_STATE <= IDLE; -- Operation finished. + end if; + else + NEXT_CMD_STATE <= T1_VERIFY_CRC; -- Wait until CRC logic is ready. + end if; + -------------------------------------------------------------------- + ------------------ special type2 command stuff --------------------- + -------------------------------------------------------------------- + when T2_RD_WR_SECT => + if CMD(7 downto 5) = "101" and WPRTn = '0' then + NEXT_CMD_STATE <= IDLE; -- Break due to write protected disk. + else + NEXT_CMD_STATE <= T2_INIT; + end if; + when T2_INIT => + if INDEX_CNT = true then + NEXT_CMD_STATE <= IDLE; -- Break due to timeout. + elsif ID_AM = '0' then + NEXT_CMD_STATE <= T2_INIT; -- Wait for address mark. + else -- INDEX_CNT = false and ID_AM = '1' -> ID address mark detected + NEXT_CMD_STATE <= T2_SCAN_TRACK; + end if; + when T2_SCAN_TRACK => + -- Track found if shift register (DSR) equals track register (TR). + if DELAY = true then + if DSR = TR then + NEXT_CMD_STATE <= T2_SCAN_SECT; + else + NEXT_CMD_STATE <= T2_INIT; + end if; + else + NEXT_CMD_STATE <= T2_SCAN_TRACK; + end if; + when T2_SCAN_SECT => + -- Sector found if shift register (DSR) equals sector register (SR). + if DELAY = true then + if DSR = SR then + NEXT_CMD_STATE <= T2_SCAN_LEN; + else + NEXT_CMD_STATE <= T2_INIT; + end if; + else + NEXT_CMD_STATE <= T2_SCAN_SECT; + end if; + when T2_SCAN_LEN => + if DELAY = true then + NEXT_CMD_STATE <= T2_VERIFY_CRC_1; + else + NEXT_CMD_STATE <= T2_SCAN_LEN; + end if; + when T2_VERIFY_CRC_1 => + -- The CRC logic starts after T2_INIT (missing clock transitions). + if DELAY = true then + if CRC_ERR = '1' then + NEXT_CMD_STATE <= T2_INIT; -- CRC error. + elsif CRC_ERR = '0' and CMD(7 downto 5) = "101" then + NEXT_CMD_STATE <= T2_DELAY_B2; -- Comand is a write. + else -- Command is a read. + NEXT_CMD_STATE <= T2_VERIFY_AM; + end if; + else + NEXT_CMD_STATE <= T2_VERIFY_CRC_1; -- Wait until CRC logic is ready. + end if; + when T2_VERIFY_AM => + if DATA_AM = '1' or DDATA_AM = '1' then -- Data address mark detected, go on. + NEXT_CMD_STATE <= T2_FIRSTBYTE; + elsif DELAY = false then -- Stay in this state. + NEXT_CMD_STATE <= T2_VERIFY_AM; + else + NEXT_CMD_STATE <= T2_INIT; -- No addressmark detected. + end if; + when T2_FIRSTBYTE => + if DELAY = true then + NEXT_CMD_STATE <= T2_LOAD_DATA; + else + NEXT_CMD_STATE <= T2_FIRSTBYTE; + end if; + when T2_LOAD_DATA => + NEXT_CMD_STATE <= T2_NEXTBYTE; + when T2_NEXTBYTE => + if DELAY = true then + NEXT_CMD_STATE <= T2_VERIFY_DRQ_1; + else + NEXT_CMD_STATE <= T2_NEXTBYTE; + end if; + when T2_VERIFY_DRQ_1 => + NEXT_CMD_STATE <= T2_RDSTAT; + when T2_RDSTAT => + if SECT_LEN = "00000000000" then + NEXT_CMD_STATE <= T2_VERIFY_CRC_2; + else + NEXT_CMD_STATE <= T2_LOAD_DATA; + end if; + when T2_VERIFY_CRC_2 => + -- The CRC logic starts after T2_VERIFY_AM (missing clock transitions). + if DELAY = true then + if CRC_ERR = '1' then + NEXT_CMD_STATE <= IDLE; -- Break due to CRC error. + else + NEXT_CMD_STATE <= T2_MULTISECT; + end if; + else + NEXT_CMD_STATE <= T2_VERIFY_CRC_2; -- Wait until CRC logic is ready. + end if; + when T2_MULTISECT => + if CMD(4) = '1' then + NEXT_CMD_STATE <= T2_RD_WR_SECT; + else + NEXT_CMD_STATE <= IDLE; -- Operation finished. + end if; + when T2_DELAY_B2 => + if DELAY = true then + NEXT_CMD_STATE <= T2_SET_DRQ; + else + NEXT_CMD_STATE <= T2_DELAY_B2; + end if; + when T2_SET_DRQ => + NEXT_CMD_STATE <= T2_DELAY_B8; + when T2_DELAY_B8 => + if DELAY = true then + NEXT_CMD_STATE <= T2_VERIFY_DRQ_2; + else + NEXT_CMD_STATE <= T2_DELAY_B8; + end if; + when T2_VERIFY_DRQ_2 => + if DRQ_I = '0' then + NEXT_CMD_STATE <= T2_DELAY_B1; + else + NEXT_CMD_STATE <= IDLE; -- Break due to lost data (no new data by host). + end if; + when T2_DELAY_B1 => + if DELAY = true then + NEXT_CMD_STATE <= T2_CHECK_MODE; + else + NEXT_CMD_STATE <= T2_DELAY_B1; + end if; + when T2_CHECK_MODE => + if DDEn = '1' then -- FM mode + NEXT_CMD_STATE <= T2_WR_LEADIN; + else + NEXT_CMD_STATE <= T2_DELAY_B11; + end if; + when T2_DELAY_B11 => + if DELAY = true then + NEXT_CMD_STATE <= T2_WR_LEADIN; + else + NEXT_CMD_STATE <= T2_DELAY_B11; + end if; + when T2_WR_LEADIN => + if DELAY = true then + NEXT_CMD_STATE <= T2_WR_AM; + else + NEXT_CMD_STATE <= T2_WR_LEADIN; + end if; + when T2_WR_AM => -- Write data address mark. + if DELAY = true then + NEXT_CMD_STATE <= T2_LOAD_SHFT; + else + NEXT_CMD_STATE <= T2_WR_AM; + end if; + when T2_LOAD_SHFT => + NEXT_CMD_STATE <= T2_WR_BYTE; + when T2_WR_BYTE => + if DELAY = true then + NEXT_CMD_STATE <= T2_VERIFY_DRQ_3; + else + NEXT_CMD_STATE <= T2_WR_BYTE; + end if; + when T2_VERIFY_DRQ_3 => + if DRQ_I = '0' then + NEXT_CMD_STATE <= T2_WRSTAT; + else + NEXT_CMD_STATE <= T2_DATALOST; + end if; + when T2_DATALOST => + if DELAY = true then + NEXT_CMD_STATE <= T2_WRSTAT; + else + NEXT_CMD_STATE <= T2_DATALOST; + end if; + when T2_WRSTAT => + if SECT_LEN = "00000000000" then + NEXT_CMD_STATE <= T2_WR_CRC; -- Write operation finished. + else + NEXT_CMD_STATE <= T2_LOAD_SHFT; + end if; + when T2_WR_CRC => + if DELAY = true then + NEXT_CMD_STATE <= T2_WR_FF; + else + NEXT_CMD_STATE <= T2_WR_CRC; + end if; + when T2_WR_FF => + if DELAY = true then + NEXT_CMD_STATE <= T2_MULTISECT; + else + NEXT_CMD_STATE <= T2_WR_FF; + end if; + -------------------------------------------------------------------- + ---------------- type3 write track command stuff ------------------- + -------------------------------------------------------------------- + when T3_WR => + if WPRTn = '0' then + NEXT_CMD_STATE <= IDLE; -- Break due to write protected disk. + else + NEXT_CMD_STATE <= T3_DELAY_B3; + end if; + when T3_DELAY_B3 => + if DELAY = true then + NEXT_CMD_STATE <= T3_VERIFY_DRQ; + else + NEXT_CMD_STATE <= T3_DELAY_B3; + end if; + when T3_VERIFY_DRQ => + if DRQ_I = '0' then + NEXT_CMD_STATE <= T3_CHECK_INDEX_1; + else + NEXT_CMD_STATE <= IDLE; -- Break due to lost data (no new data by host). + end if; + when T3_CHECK_INDEX_1 => + if IPn = '0' then + NEXT_CMD_STATE <= T3_LOAD_SHFT; + else + NEXT_CMD_STATE <= T3_CHECK_INDEX_1; + end if; + when T3_LOAD_SHFT => + NEXT_CMD_STATE <= T3_WR_DATA; + when T3_WR_DATA => + if DELAY = true then + NEXT_CMD_STATE <= T3_CHECK_INDEX_2; + else + NEXT_CMD_STATE <= T3_WR_DATA; + end if; + when T3_CHECK_INDEX_2 => + if INDEX_MARK = '1' then + NEXT_CMD_STATE <= IDLE; -- End of track reached. + elsif DRQ_I = '0' then -- New data has been loaded. + NEXT_CMD_STATE <= T3_LOAD_SHFT; -- Fetch new data. + else + NEXT_CMD_STATE <= T3_DATALOST; -- Fill in nullbyte. + end if; + when T3_DATALOST => + if DELAY = true then + NEXT_CMD_STATE <= T3_CHECK_INDEX_2; + else + NEXT_CMD_STATE <= T3_DATALOST; + end if; + -------------------------------------------------------------------- + --------------- type3 read track command stuff -------------------- + -------------------------------------------------------------------- + when T3_RD_TRACK => + -- wait for index pulse: + if IPn = '0' then + NEXT_CMD_STATE <= T3_SHIFT; + else + NEXT_CMD_STATE <= T3_RD_TRACK; + end if; + when T3_SHIFT => + if DELAY = true then + NEXT_CMD_STATE <= T3_CHECK_INDEX_3; + else + NEXT_CMD_STATE <= T3_SHIFT; + end if; + when T3_CHECK_INDEX_3 => + if INDEX_MARK = '1' then + NEXT_CMD_STATE <= IDLE; -- End of track reached. + else + NEXT_CMD_STATE <= T3_DETECT_AM; + end if; + when T3_DETECT_AM => -- Detect for ID address mark. + if ID_AM = '1' then + NEXT_CMD_STATE <= T3_CHECK_DR; + else + NEXT_CMD_STATE <= T3_CHECK_BYTE; + end if; + when T3_CHECK_BYTE => + if BYTE_RDY = true then + NEXT_CMD_STATE <= T3_CHECK_DR; + else + NEXT_CMD_STATE <= T3_SHIFT; + end if; + when T3_CHECK_DR => + NEXT_CMD_STATE <= T3_LOAD_DATA_1; + when T3_LOAD_DATA_1 => + NEXT_CMD_STATE <= T3_SET_DRQ_1; + when T3_SET_DRQ_1 => + NEXT_CMD_STATE <= T3_SHIFT; + -------------------------------------------------------------------- + ---------------- type3 read address command stuff ------------------ + -------------------------------------------------------------------- + when T3_RD_ADR => + -- check for 6 index holes + if INDEX_CNT = true then + NEXT_CMD_STATE <= IDLE; -- Break due to timeout. + else + NEXT_CMD_STATE <= T3_VERIFY_AM; + end if; + when T3_VERIFY_AM => -- Check for existing ID address mark + if ID_AM = '1' then + NEXT_CMD_STATE <= T3_SHIFT_ADR; + else + NEXT_CMD_STATE <= T3_RD_ADR; + end if; + when T3_SHIFT_ADR => + if DELAY = true then + NEXT_CMD_STATE <= T3_LOAD_DATA_2; + else + NEXT_CMD_STATE <= T3_SHIFT_ADR; + end if; + when T3_LOAD_DATA_2 => + NEXT_CMD_STATE <= T3_SET_DRQ_2; + when T3_SET_DRQ_2 => + NEXT_CMD_STATE <= T3_CHECK_RD; + when T3_CHECK_RD => + if T3_TRADR = true then + NEXT_CMD_STATE <= T3_LOAD_SR; + else + NEXT_CMD_STATE <= T3_SHIFT_ADR; + end if; + when T3_LOAD_SR => + NEXT_CMD_STATE <= T3_VERIFY_CRC; + when T3_VERIFY_CRC => + -- The CRC logic starts during T3_VERIFY_AM (missing clock transitions). + if DELAY = true then + NEXT_CMD_STATE <= IDLE; -- Operation finished (with or without CRC error). + else + NEXT_CMD_STATE <= T3_VERIFY_CRC; -- Wait until CRC logic is ready. + end if; + end case; + end process CMD_DECODER; + + P_DELAY: process(RESETn, CLK, CMD_STATE, T3_DATATYPE, DDEn, CMD) + -- This process is responsible to control the DELAY signal in the different command + -- states of the main state machine. These states finish, if the signal DELAY is + -- asserted. The condition for asserted DELAY is the correct number of data strobes + -- which are supervised by the DATA_STRB inputs. + -- Another condition is a time delay required in the following states: + -- In DELAY_15MS there is a delay of 30ms. + -- In T1_STEP_PULSE the delay is according to the CMD(1 downto 0) as follows: + -- "11" = 3ms, "10" = 2ms, "01" = 12ms, "00" = 6ms. + -- In T1_VERIFY_DELAY there is a delay of 30ms. + variable DELCNT : std_logic_vector(19 downto 0); + begin + if RESETn = '0' then + DELCNT := (others => '0'); + elsif CLK = '1' and CLK' event then + -- Reset the delay right after it occurs: + if DELAY = true then + DELCNT := (others => '0'); + elsif DATA_AM = '1' or DDATA_AM = '1' then -- Reset in command state T2_VERIFY_AM. + DELCNT := (others => '0'); + else + case CMD_STATE is + -- Time delays work on CLK edges. + when DELAY_15MS | T1_CHECK_DIR | T1_STEP_DELAY | T1_VERIFY_DELAY => + DELCNT := DELCNT + '1'; + -- Bit count delays work on data strobes. + -- Read from disk operation: + when T1_SCAN_TRACK | T1_SCAN_CRC | T1_VERIFY_CRC | T2_SCAN_TRACK | T2_SCAN_SECT | + T2_SCAN_LEN | T2_VERIFY_CRC_1 | T2_VERIFY_AM | T2_FIRSTBYTE | + T2_NEXTBYTE | T2_VERIFY_CRC_2 | T3_SHIFT | T3_SHIFT_ADR | T3_VERIFY_CRC => + if DATA_STRB = '1' then + DELCNT := DELCNT + '1'; + end if; + -- Write to disk operation: + when T2_DELAY_B2 | T2_DELAY_B8 | T2_WR_LEADIN | + T2_WR_AM | T2_DELAY_B1 |T2_DELAY_B11 | T2_WR_BYTE | T2_DATALOST | + T2_WR_CRC | T2_WR_FF | T3_DELAY_B3 | T3_WR_DATA | T3_DATALOST => + if DATA_STRB = '1' then + DELCNT := DELCNT + '1'; + end if; + when others => + DELCNT := (others => '0'); -- Clear the delay counter if not used. + end case; + end if; + end if; + + case CMD_STATE is + when DELAY_15MS | T1_VERIFY_DELAY => + case DELCNT is + --when x"75300" => DELAY <= true; -- 30ms + when x"3A980" => DELAY <= true; -- 15ms, thanks to L. Amsdon. + when others => DELAY <= false; + end case; + when T1_CHECK_DIR => + if DDEn = '1' and DELCNT = x"00300" then -- 48us in FM + DELAY <= true; + elsif DDEn = '0' and DELCNT = x"00180" then -- 24us in MFM. + DELAY <= true; + else + DELAY <= false; + end if; + when T1_STEP_DELAY => + if CMD(1 downto 0) = "11" and DELCNT >= x"0BB80" then -- 3ms + DELAY <= true; + elsif CMD(1 downto 0) = "10" and DELCNT >= x"07D00" then -- 2ms + DELAY <= true; + elsif CMD(1 downto 0) = "01" and DELCNT >= x"2EE00" then -- 12ms + DELAY <= true; + elsif CMD(1 downto 0) = "00" and DELCNT >= x"17700" then -- 6ms + DELAY <= true; + else + DELAY <= false; + end if; + when T1_SCAN_TRACK | T2_SCAN_TRACK | T2_SCAN_LEN | T2_FIRSTBYTE | T2_NEXTBYTE | + T2_WR_BYTE | T2_DATALOST | T2_WR_FF | T3_DATALOST | T3_SHIFT_ADR => + case DELCNT is + when x"00008" => DELAY <= true; -- The delay in this case is 8 bit times. + when others => DELAY <= false; + end case; + when T1_SCAN_CRC => + case DELCNT is + when x"00018" => DELAY <= true; -- Scan for 3 bytes. + when others => DELAY <= false; + end case; + when T2_WR_AM => + if DDEn = '1' and DELCNT = x"00008" then -- Wait for 8 address mark bits (FM mode). + DELAY <= true; + elsif DDEn = '0' and DELCNT = x"00020" then -- Wait for 32 sync and address mark bits (MFM mode). + DELAY <= true; + else + DELAY <= false; + end if; + when T2_VERIFY_AM => + if DDEn = '1' and DELCNT >= x"00148" then -- FM mode. + DELAY <= true; -- (11+6+1)+1 = 19 Byte Times, plus 10 Byte times uncertainty. + elsif DDEn = '0' and DELCNT >= x"00188" then -- MFM mode. + DELAY <= true; -- (22+12+3+1)+1 = 39 Byte Times, plus 10 Byte times uncertainty. + else + DELAY <= false; + end if; + when T2_WR_LEADIN => + if DDEn = '1' and DELCNT = x"00030" then -- Scan for 48 zero bits in FM mode. + DELAY <= true; + elsif DDEn = '0' and DELCNT = x"00060" then -- Scan for 96 zero bits in MFM mode. + DELAY <= true; + else + DELAY <= false; + end if; + when T2_DELAY_B1 => + case DELCNT is + when x"00008" => DELAY <= true; -- Delay is 1 byte. + when others => DELAY <= false; + end case; + when T3_DELAY_B3 => + case DELCNT is + when x"00018" => DELAY <= true; -- Delay is 3 bytes. + when others => DELAY <= false; + end case; + when T2_DELAY_B8 => + case DELCNT is + when x"00040" => DELAY <= true; -- Delay is 8 bytes. + when others => DELAY <= false; + end case; + when T2_DELAY_B11 => + case DELCNT is + when x"00058" => DELAY <= true; -- Delay is 11 bytes. + when others => DELAY <= false; + end case; + when T2_VERIFY_CRC_2 => + -- In this state the original WD1772 state machine causes the CRC data to appear 1 byte + -- too early. The reason is the construction of the states T2_LOAD_DATA and T2_NEXTBYTE + -- where the length counter and the DRQ flag are serviced in T2_LOAD_DATA. Therefore the + -- delay is only 1 byte instead of 2. + case DELCNT is + when x"00008" => DELAY <= true; -- Scan for 2 bytes but wait only 1 byte. + when others => DELAY <= false; + end case; + when T1_VERIFY_CRC | T2_SCAN_SECT | T2_VERIFY_CRC_1 | T2_DELAY_B2 | T2_WR_CRC | T3_VERIFY_CRC => + case DELCNT is + when x"00010" => DELAY <= true; -- Scan for 2 bytes (e. g. side and sector in T2_SCAN_SECT). + when others => DELAY <= false; + end case; + when T3_WR_DATA => + if T3_DATATYPE = x"F7" and DELCNT = x"00010" then -- Wait for 16 CRC bits. + DELAY <= true; + elsif T3_DATATYPE /= x"F7" and DELCNT = x"00008" then -- Wait for 8 data bits. + DELAY <= true; + else + DELAY <= false; + end if; + when T3_SHIFT => + case DELCNT is + when x"00001" => DELAY <= true; -- Scan just one data bit. + when others => DELAY <= false; + end case; + when others => + DELAY <= false; + end case; + end process P_DELAY; + + INDEX_COUNTER: process(RESETn, CLK, CMD_STATE) + -- This process is intended to control some command states via the index pulse behavior. + -- In the original WD177x there is foreseen a delay of several index pulses (about 1s). + -- It is achieved by counting the index pulses of the disk. This encounters problems, + -- if the disk is not inserted. For this reason there is additionally to the index counter + -- a timeout which is active if there are no index pulses. + variable CNT : std_logic_vector(3 downto 0); + variable TIMEOUT : std_logic_vector(27 downto 0); + variable LOCK : boolean; + begin + if RESETn = '0' then + CNT := x"0"; + TIMEOUT := (others => '0'); + LOCK := false; + elsif CLK = '1' and CLK' event then + case CMD_STATE is + -- Be aware that there must sometimes checked several states for the presence of IPn! + when SPINUP | T1_SPINDOWN | T1_SCAN_TRACK | T1_SCAN_CRC | T1_VERIFY_CRC | + T2_INIT | T2_SCAN_TRACK | T2_SCAN_SECT |T2_SCAN_LEN | T2_VERIFY_CRC_1 | T3_RD_ADR | T3_VERIFY_AM => + if IPn = '0' and LOCK = false then -- Count the index pulses. + CNT := CNT + '1'; + LOCK := true; + elsif IPn = '1' then + LOCK := false; + end if; + -- + if TIMEOUT < x"17FFFFF" then -- Timeout of about 1.5s. + TIMEOUT := TIMEOUT + '1'; + end if; + when others => + CNT := x"0"; + TIMEOUT := (others => '0'); + end case; + end if; + -- + if CMD_STATE = SPINUP and (CNT = "110" or TIMEOUT = x"17FFFFF") then -- 6 pulses or timeout. + INDEX_CNT <= true; + elsif CMD_STATE = T1_SPINDOWN and (CNT = "110" or TIMEOUT = x"17FFFFF") then -- 6 pulses or timeout. + INDEX_CNT <= true; + elsif CMD_STATE = T2_INIT and (CNT = "101" or TIMEOUT = x"17FFFFF") then -- 5 pulses or timeout. + INDEX_CNT <= true; + elsif CMD_STATE = T3_RD_ADR and (CNT = "110" or TIMEOUT = x"17FFFFF") then -- 6 pulses or timeout. + INDEX_CNT <= true; + else + INDEX_CNT <= false; + end if; + end process INDEX_COUNTER; + + P_INDEX_MARK: process + -- This process controls the occurence of an index pulse during read track + -- and write track commands. The flag INDEX_MARK is cleared at the + -- beginning of these two commands during the first check for an index + -- pulse and is set right after the next index pulse occurs, which means + -- track processing has completed. + variable LOCK: boolean; + begin + wait until CLK = '1' and CLK' event; + if CMD_STATE = T3_RD_TRACK and IPn = '0' then + INDEX_MARK <= '0'; -- Reset the flag. + LOCK := true; + elsif CMD_STATE = T3_CHECK_INDEX_1 and IPn = '0' then + INDEX_MARK <= '0'; -- Reset the flag. + LOCK := true; + elsif IPn = '0' and LOCK = false then + INDEX_MARK <= '1'; -- Index pulse has passed. + LOCK := true; + elsif IPn = '1' then + LOCK := false; + end if; + end process P_INDEX_MARK; + + P_T3_DATATYPE: process(RESETn, CLK) + -- In type 3 write track command, it is necessary to store the information, which data + -- has to be written to disk (in command state T3_WR_DATA. This information is sampled + -- in the command state T3_LOAD_SHFT which preceeds the command state T3_WR_DATA. + begin + if RESETn = '0' then + T3_DATATYPE <= x"00"; + elsif CLK = '1' and CLK' event then + if CMD_STATE = T3_LOAD_SHFT then + T3_DATATYPE <= DR; + end if; + end if; + end process P_T3_DATATYPE; + + CNT_T3BYTES: process(RESETn, CLK, CMD_STATE) + -- This process counts the bytes read in the type III read address + -- command during the command states T3_SHIFT_ADR, T3_LOAD_DATA2, + -- T3_SET_DRQ_2 and T3_CHECK_RD. + variable CNT : std_logic_vector(2 downto 0); + begin + if RESETn = '0' then + CNT := "000"; + elsif CLK = '1' and CLK' event then + case CMD_STATE is + when T3_VERIFY_AM => + CNT := "000"; -- Clear the counter right befor the count operation. + when T3_SET_DRQ_2 => + CNT := CNT + '1'; -- Increment after each read cycle. + when others => + null; + end case; + end if; + case CNT is + when "100" => T3_TRADR <= true; + when others => T3_TRADR <= false; + end case; + end process CNT_T3BYTES; + + BYTEASMBLY: process(RESETn, CLK) + -- This process controls the condition in the CMD_STATE T3_CHECK_DR. + -- Therefore the bits shifted into the DSR in command state T3_SHIFT are counted. + -- The count condition is entering the command state T3_CHECK_INDEX_3. The clear + -- condition is either the command state IDLE or the command state T3_CHECK_DR. + variable CNT : std_logic_vector(3 downto 0); + begin + if RESETn = '0' then + CNT := x"0"; + elsif CLK = '1' and CLK' event then + case CMD_STATE is + when IDLE => CNT := x"0"; + when T3_CHECK_INDEX_3 => CNT := CNT + '1'; + when T3_CHECK_DR => CNT := (others => '0'); + when others => null; + end case; + end if; + case CNT is + when x"8" => BYTE_RDY <= true; + when others => BYTE_RDY <= false; + end case; + end process BYTEASMBLY; + + P_DIR: process(RESETn, CLK, DIR) + -- This portion of code is responsible to control the right stepping + -- direction in type I commands. + begin + if RESETn = '0' then + DIR <= '0'; + elsif CLK = '1' and CLK' event then + if CMD_STATE = DECODE and CMD(7 downto 5) = "010" then -- Step in. + DIR <= '1'; + elsif CMD_STATE = DECODE and CMD(7 downto 5) = "011" then -- Step out. + DIR <= '0'; + elsif CMD_STATE = T1_COMP_TR_DSR and DSR > TR then -- Seek. + DIR <= '1'; + elsif CMD_STATE = T1_COMP_TR_DSR and DSR < TR then -- Seek. + DIR <= '0'; + end if; + end if; + DIRC <= DIR; -- Copy signal to the output. + end process P_DIR; + + P_DRQ: process(RESETn, CLK, DRQ_I) + begin + if RESETn = '0' then + DRQ_I <= '0'; + elsif CLK = '1' and CLK' event then + case CMD_STATE is + when INIT => + DRQ_I <= '0'; + when T2_LOAD_DATA | T2_SET_DRQ | T2_LOAD_SHFT => + DRQ_I <= '1'; + when T3_WR | T3_LOAD_SHFT | T3_SET_DRQ_1 | T3_SET_DRQ_2 => + DRQ_I <= '1'; + when others => + null; + end case; + -- The data request bit is also cleared by reading or writing the + -- data register (direct memory access operation). + if (DATA_RD = true or DATA_WR = true) then + DRQ_I <= '0'; + end if; + end if; + -- + DRQ <= DRQ_I; -- Copy to entity. + -- + end process P_DRQ; + + -- The DRQ_IPn detects the index pulse during type I commands and a forced interrupt or + -- DRQ during type II and III commands. + -- The index pulse flag is active high and can be used for the detection of an inserted disk. + DRQ_IPn <= not IPn when CMD(7) = '0' else + not IPn when CMD(7 downto 4) = x"D" and BUSY = '0' else DRQ_I; + + P_BUSY: process(RESETn, CLK) + begin + if RESETn = '0' then + BUSY <= '0'; + elsif CLK = '1' and CLK' event then + -- During forced interrupt, the busy flag is reset when the command + -- state machine enters the IDLE state. + if CMD_STATE = INIT then + BUSY <= '1'; -- set BUSY flag for all command types I ... III. + elsif CMD_STATE = IDLE then + BUSY <= '0'; -- Reset BUSY after entering IDLE in any case. + end if; + end if; + end process P_BUSY; + + P_SEEK_RNF: process(RESETn, CLK) + -- Seek error or record not found error flag. + begin + if RESETn = '0' then + SEEK_RNF <= '0'; + elsif CLK = '1' and CLK' event then + if CMD_STATE = INIT then + SEEK_RNF <= '0'; -- Clear the flag for all command types I ... III. + elsif CMD_STATE = T1_TRAP and STEP_TRAP = true then + SEEK_RNF <= '1'; -- Seek error (SEEK). + elsif CMD_STATE = T1_SPINDOWN and INDEX_CNT = true then + SEEK_RNF <= '1'; -- Seek error (SEEK). + elsif CMD_STATE = T2_INIT and INDEX_CNT = true then + SEEK_RNF <= '1'; -- Record not found (RNF). + elsif CMD_STATE = T3_RD_ADR and INDEX_CNT = true then + SEEK_RNF <= '1'; -- Record not found (RNF). + end if; + end if; + end process P_SEEK_RNF; + + P_INTRQ: process(RESETn, CLK) + begin + if RESETn = '0' then + INTRQ <= '0'; + elsif CLK = '1' and CLK' event then + -- Interrupt reset conditions: + if STAT_RD = true and CMD /= x"D8" then + -- No clear during immediately forced interrupt. + INTRQ <= '0'; -- Clear the flag when status register is read. + elsif CMD_WR = true and CMD = x"D0" then + -- Clear with the next write access to the command register after the + -- forced interrupt x"D0" was written. + INTRQ <= '0'; + elsif CMD_STATE = INIT and CMD(7 downto 6) /= "11" then + INTRQ <= '0'; -- Clear the flag for type I and type II commands during start of execution. + -- Interrupt set conditions. + elsif CMD = x"D8" and CMD_STATE = IDLE then + INTRQ <= '1'; -- Force interrupt immediately (after the break took affect). + elsif CMD = x"D4" and IPn = '0' and CMD_STATE = IDLE then + INTRQ <= '1'; -- Force interrupt on next index pulse (after the break took affect). + elsif CMD_STATE = T1_TRAP and STEP_TRAP = true then + INTRQ <= '1'; -- Indicate interrupt request due to seek error. + elsif CMD_STATE = T1_VERIFY_DELAY and CMD(2) = '0' then + INTRQ <= '1'; -- Indicate interrupt: command finished or interrupted. + elsif CMD_STATE = T1_SPINDOWN and INDEX_CNT = true then + INTRQ <= '1'; -- Indicate interrupt request, reason: seek error. + elsif CMD_STATE = T1_VERIFY_CRC and CRC_ERR = '0' then + INTRQ <= '1'; -- Indicate interrupt request; command correct, no CRC error. + elsif CMD_STATE = T2_RD_WR_SECT and CMD(7 downto 5) = "101" and WPRTn = '0' then + INTRQ <= '1'; -- Indicate interrupt request because disk is write protected. + elsif CMD_STATE = T2_INIT and INDEX_CNT = true then + INTRQ <= '1'; -- Indicate interrupt request, reason: timeout. + elsif CMD_STATE = T2_VERIFY_CRC_2 and DELAY = true and CRC_ERR = '1' then + INTRQ <= '1'; -- Indicate interrupt request due to CRC error. + elsif CMD_STATE = T2_MULTISECT and CMD(4) = '0' then + INTRQ <= '1'; -- Indicate interrupt request, command correct finished. + elsif CMD_STATE = T2_VERIFY_DRQ_2 and DRQ_I = '1' then + INTRQ <= '1'; -- Indicate interrupt request, reason: lost data. + elsif CMD_STATE = T3_WR and WPRTn = '0' then + INTRQ <= '1'; -- Indicate interrupt request, reason: disk is write protected. + elsif CMD_STATE = T3_VERIFY_DRQ and DRQ_I = '1' then + INTRQ <= '1'; -- Indicate interrupt request due to lost data. + elsif CMD_STATE = T3_CHECK_INDEX_2 and INDEX_MARK = '1' then + INTRQ <= '1'; -- Indicate interrupt request, reason: command finished correctly. + elsif CMD_STATE = T3_CHECK_INDEX_3 and INDEX_MARK = '1' then + INTRQ <= '1'; -- Indicate interrupt request, reason: command finished correctly. + elsif CMD_STATE = T3_RD_ADR and INDEX_CNT = true then + INTRQ <= '1'; -- Indicate interrupt request because record was not found. + elsif CMD_STATE = T3_VERIFY_CRC then + INTRQ <= '1'; -- Indicate interrupt request; command finished with or without CRC error. + end if; + end if; + end process P_INTRQ; + + P_LOST_DATA_TR00: process(RESETn, CLK) + -- Logic for the status bit number 2: + -- The TRACK00 flag is used to detect wether a floppy disk drive + -- is connected or not. + begin + if RESETn = '0' then + LOST_DATA_TR00 <= '0'; + elsif CLK = '1' and CLK' event then + if CMD(7 downto 4) = x"D" and BUSY = '0' then -- Forced interrupt. + LOST_DATA_TR00 <= not TRACK00n; + elsif CMD_STATE = INIT then + LOST_DATA_TR00 <= '0'; + elsif CMD_STATE = T1_VERIFY_DELAY then + LOST_DATA_TR00 <= not TRACK00n; + elsif CMD_STATE = T2_VERIFY_DRQ_1 and DRQ_I = '1' then + LOST_DATA_TR00 <= '1'; + elsif CMD_STATE = T2_VERIFY_DRQ_2 and DRQ_I = '1' then + LOST_DATA_TR00 <= '1'; + elsif CMD_STATE = T2_VERIFY_DRQ_3 and DRQ_I = '1' then + LOST_DATA_TR00 <= '1'; + elsif CMD_STATE = T3_VERIFY_DRQ and DRQ_I = '1' then + LOST_DATA_TR00 <= '1'; + elsif CMD_STATE = T3_DATALOST then + LOST_DATA_TR00 <= '1'; + elsif CMD_STATE = T3_CHECK_DR and DRQ_I = '1' then + LOST_DATA_TR00 <= '1'; + end if; + end if; + end process P_LOST_DATA_TR00; + + MOTORSWITCH: process(RESETn, CLK) + variable INDEXCNT : std_logic_vector(3 downto 0); + variable LOCK : boolean; + begin + if RESETn = '0' then + MO <= '0'; + INDEXCNT := x"0"; + LOCK := false; + elsif CLK = '1' and CLK' event then + if CMD_STATE /= IDLE then + INDEXCNT := x"9"; -- Initialise the index counter. + LOCK := false; + elsif LOCK = false and IPn = '0' and INDEXCNT > x"0" then + INDEXCNT := INDEXCNT - '1'; -- Count the index pulses in the IDLE state. + LOCK := true; + elsif IPn = '1' then + LOCK := false; + end if; + -- + if CMD_STATE = INIT and CMD_WR = false then + MO <= '1'; -- Start the motor for all command types I ... III in this state. + elsif INDEXCNT = x"0" then + MO <= '0'; -- The motor stops after 9 index pulses in idle state. + end if; + end if; + end process MOTORSWITCH; + + WRITE_PROTECT: process(RESETn, CLK) + begin + if RESETn = '0' then + WR_PR <= '0'; + elsif CLK = '1' and CLK' event then + if CMD_STATE = INIT and CMD(7) = '1' then + WR_PR <= '0'; -- Clear the flag for type II and type III commands. + elsif CMD_STATE = T2_RD_WR_SECT and WPRTn = '0' then + WR_PR <= '1'; + elsif CMD_STATE = T3_WR and WPRTn = '0' then + WR_PR <= '1'; + end if; + end if; + end process WRITE_PROTECT; + + RECTYPE_SPINUP: process(RESETn, CLK) + begin + if RESETn = '0' then + SPINUP_RECTYPE <= '0'; + elsif CLK = '1' and CLK' event then + if CMD_STATE = INIT then + SPINUP_RECTYPE <= '0'; -- Clear the flag for type II...III commands. + elsif CMD_STATE = SPINUP and CMD(7) = '0' and INDEX_CNT = true then + SPINUP_RECTYPE <= '1'; -- SPINUP SEQUENCE for type I commands has finished. + elsif CMD_STATE = T2_VERIFY_AM and (DATA_AM = '1' or DDATA_AM = '1') then + case DSR is + when x"F8" => SPINUP_RECTYPE <= '1'; -- Deleted data address mark. + when x"FB" => SPINUP_RECTYPE <= '0'; -- Normal data address mark. + when others => null; -- Forbidden, should never appear. + end case; + end if; + end if; + end process RECTYPE_SPINUP; + + WRITEGATE: process(RESETn, CLK) + begin + if RESETn = '0' then + WG <= '0'; + elsif CLK = '1' and CLK' event then + case CMD_STATE is + when T2_WR_LEADIN | T3_LOAD_SHFT => + WG <= '1'; + when T2_MULTISECT | IDLE => + WG <= '0'; + when others => + null; + end case; + end if; + end process WRITEGATE; + + RESTORE_TRAP: process(RESETn, CLK) + -- This process is responsible to supervise the RESTORE command. + -- If after 255 stepping pulses no TRACK00n was not detected, the + -- RESTORE command is terminated and the interrupt request and the + -- seek error are set. + variable STEP_CNT : std_logic_vector(7 downto 0); + begin + if RESETn = '0' then + STEP_CNT := (others => '0'); + elsif CLK = '1' and CLK' event then + if CMD_STATE = IDLE then + STEP_CNT := x"00"; + elsif CMD(7 downto 4) /= "0000" then -- No RESTORE command. + STEP_CNT := x"00"; + elsif CMD_STATE = T1_STEP and STEP_CNT < x"FF" then + STEP_CNT := STEP_CNT + '1'; + end if; + end if; + -- + case STEP_CNT is + when x"FF" => STEP_TRAP <= true; + when others => STEP_TRAP <= false; + end case; + end process RESTORE_TRAP; + + STEPPULSE: process(RESETn, CLK) + -- The step pulse duration is in the original WD1772 4us in MFM mode and 8 us. + -- in FM mode This process is responsible to provide the correct pulse lengths. + variable CNT : std_logic_vector(7 downto 0); + begin + if RESETn = '0' then + CNT := (others => '0'); + elsif CLK = '1' and CLK' event then + if CMD_STATE = T1_STEP then + case DDEn is + when '1' => CNT := x"80"; --Start counter for FM step pulse. + when '0' => CNT := x"40"; --Start counter for MFM step pulse. + end case; + elsif CNT > x"00" then + CNT := CNT -1; -- Count 63 or 127 CLK cycles ... + end if; + case CNT is + when x"00" => STEP <= '0'; + when others => STEP <= '1'; --...result in 3.875us or 7.75us pulse. + end case; + end if; + end process STEPPULSE; + + TRACK_MEM: process(RESETn, CLK, TRACKMEM) + -- This process is necessary to store the actual track number in the + -- type III command 'read address' because the track number is written + -- to the sector register some byte times after the detection of the + -- track number from disk. + begin + if RESETn = '0' then + TRACKMEM <= x"00"; + elsif CLK = '1' and CLK' event then + case CMD_STATE is + when IDLE => + TRACKMEM <= x"00"; -- Clear the Track memory. + when T3_LOAD_DATA_2 => + TRACKMEM <= DSR; -- Store the actual track number. + when others => + null; + end case; + end if; + TRACK_NR <= TRACKMEM; -- Output the TRACKMEM. + end process TRACK_MEM; + + SECT_LENGTH: process(RESETn, CLK, SECT_LEN) + -- This process supervises the read sector and write sector + -- commands. If the sector read or write are equal to the + -- sector length, the commands read sector and write sector + -- are ready. + begin + if RESETn = '0' then + SECT_LEN <= "00000000000"; + elsif CLK = '1' and CLK' event then + case CMD_STATE is + when T2_SCAN_LEN => + -- Bring in the correct sector length. + case DSR(1 downto 0) is + when "00" => SECT_LEN <= "00010000000"; -- 128 Byte per sector. + when "01" => SECT_LEN <= "00100000000"; -- 256 Byte per sector. + when "10" => SECT_LEN <= "01000000000"; -- 512 Byte per sector. + when "11" => SECT_LEN <= "10000000000"; -- 1024 Byte per sector. + when others => SECT_LEN <= "10000000000"; -- Dummy for U, X, Z, W, H, L, -. + end case; + when T2_LOAD_DATA | T2_LOAD_SHFT => + SECT_LEN <= SECT_LEN - '1'; + when others => + null; + end case; + end if; + end process SECT_LENGTH; + + P_CRC_ERR: process(RESETn, CLK) + -- This code checks the CRC status in the right command states + -- and sets or resets the CRC error status flag. + begin + if RESETn = '0' then + CRC_ERRFLAG <= '0'; + elsif CLK = '1' and CLK' event then + case CMD_STATE is + when INIT => + if CMD(7) = '0' then + CRC_ERRFLAG <= '0'; -- Reset for type I commands only. + end if; + when T1_VERIFY_CRC | T2_VERIFY_CRC_1 => + if CRC_ERR = '1' and DELAY = true then + CRC_ERRFLAG <= '1'; -- Set CRC error flag... + elsif CRC_ERR = '0' and DELAY = true then + CRC_ERRFLAG <= '0'; -- ... or reset CRC error flag. + end if; + when T2_VERIFY_CRC_2 | T3_VERIFY_CRC => + if CRC_ERR = '1' and DELAY = true then + -- Set CRC error flag but no reset in here. + -- The CRC is already reset by the previous checks. + CRC_ERRFLAG <= '1'; + end if; + when others => + null; + end case; + end if; + end process P_CRC_ERR; + + CMD_WR <= true when CSn = '0' and A1 = '0' and A0 = '0' and RWn = '0' else false; -- Command register write. + STAT_RD <= true when CSn = '0' and A1 = '0' and A0 = '0' and RWn = '1' else false; -- Status register read. + DATA_WR <= true when CSn = '0' and A1 = '1' and A0 = '1' and RWn = '0' else false; -- Data register write. + DATA_RD <= true when CSn = '0' and A1 = '1' and A0 = '1' and RWn = '1' else false; -- Data register read. + + -- Track register arithmetics controls: + TR_PRES <= '1' when CMD_STATE = T1_SEEK_RESTORE and CMD(7 downto 4) = "0000" else '0'; -- Restore command. + TR_CLR <= '1' when CMD_STATE = T1_HEAD_CTRL and TRACK00n = '0' and DIR = '0' else '0'; + TR_INC <= '1' when CMD_STATE = T1_CHECK_DIR and DELAY = true and DIR = '1' else '0'; + TR_DEC <= '1' when CMD_STATE = T1_CHECK_DIR and DELAY = true and DIR = '0' else '0'; + + -- Sector register arithmetics: + SR_INC <= '1' when CMD_STATE = T2_MULTISECT and CMD(4) = '1' else '0'; -- Multi sector enabled. + SR_LOAD <= '1' when CMD_STATE = T3_LOAD_SR else '0'; + + -- Data register arithmetics controls: + DR_CLR <= '1' when CMD_STATE = T1_SEEK_RESTORE and CMD(7 downto 4) = "0000" else '0'; -- Restore command. + DR_LOAD <= '1' when CMD_STATE = T2_LOAD_DATA else + '1' when CMD_STATE = T3_LOAD_DATA_1 else + '1' when CMD_STATE = T3_LOAD_DATA_2 else '0'; + + -- Shift register arithmetics controls: + -- During type I and type II commands all characters are allowed as data. + -- During the type III write track command, there are some special characters + -- which may not appear as normal data. See the register file for more information. + SHFT_LOAD_SD <= '1' when CMD_STATE = T3_LOAD_SHFT else '0'; -- Special data. + SHFT_LOAD_ND <= '1' when CMD_STATE = T1_LOAD_SHFT else + '1' when CMD_STATE = T2_LOAD_SHFT else '0'; -- Normal data. + + P_CRC_PRES: process(RESETn, CLK) + -- CRC preset during write sector and write track commands. + variable LOCK : boolean; + begin + if RESETn = '0' then + CRC_PRES <= '0'; + LOCK := false; + elsif CLK = '1' and CLK' event then + -- In write track command, the CRC is initialised at the beginning of the + -- first A1 data and released during shifting the CRC out. + if CMD_STATE = T2_WR_AM and LOCK = false then + CRC_PRES <= '1'; -- Write sector command. + LOCK := true; + elsif CMD_STATE = T3_LOAD_SHFT and DR = x"F5" and LOCK = false then -- x"F5" means write A1. + CRC_PRES <= '1'; -- Write track command. + LOCK := true; + elsif CMD_STATE = T2_WR_CRC then + CRC_PRES <= '0'; -- Write sector command. + LOCK := false; + elsif CMD_STATE = T3_LOAD_SHFT and DR = x"F7" then + CRC_PRES <= '0'; -- Write track command. + LOCK := false; + else + CRC_PRES <= '0'; + end if; + end if; + end process P_CRC_PRES; + + -- Write control signals: + AM_2_DISK <= '1' when CMD_STATE = T2_WR_AM else '0'; + FF_2_DISK <= '1' when CMD_STATE = T2_WR_FF else '0'; + DSR_2_DISK <= '1' when CMD_STATE = T2_WR_BYTE else + '1' when CMD_STATE = T3_WR_DATA and T3_DATATYPE /= x"F7" else '0'; -- not during CRC. + CRC_2_DISK <= '1' when CMD_STATE = T2_WR_CRC else + '1' when CMD_STATE = T3_WR_DATA and T3_DATATYPE = x"F7" else '0'; + + -- Write precompensation control: + PRECOMP_EN <= '1' when CMD(7 downto 4) = x"A" and CMD(1) = '0' else -- Write single sector. + '1' when CMD(7 downto 4) = x"B" and CMD(1) = '0' else -- Write multiple sector. + '1' when CMD(7 downto 4) = x"F" and CMD(1) = '0' else '0'; -- Write track. + + -- Disk data flow direction: + DISK_RWn <= -- Write sector command: + '0' when CMD_STATE = T2_WR_LEADIN else + '0' when CMD_STATE = T2_WR_AM else + '0' when CMD_STATE = T2_LOAD_SHFT else + '0' when CMD_STATE = T2_WR_BYTE else + '0' when CMD_STATE = T2_VERIFY_DRQ_3 else + '0' when CMD_STATE = T2_DATALOST else + '0' when CMD_STATE = T2_WRSTAT else + '0' when CMD_STATE = T2_WR_CRC else + '0' when CMD_STATE = T2_WR_FF else + -- Write track command: + '0' when CMD_STATE = T3_LOAD_SHFT else + '0' when CMD_STATE = T3_WR_DATA else + '0' when CMD_STATE = T3_CHECK_INDEX_2 else + '0' when CMD_STATE = T3_DATALOST else '1'; +end BEHAVIOR; \ No newline at end of file diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_crc_logic.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_crc_logic.vhd new file mode 100644 index 0000000..54b2060 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_crc_logic.vhd @@ -0,0 +1,162 @@ +---------------------------------------------------------------------- +---- ---- +---- WD1772 compatible floppy disk controller IP Core. ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- Floppy disk controller with all features of the Western ---- +---- Digital WD1772-02 controller. ---- +---- ---- +---- The CRC cyclic redundancy checker unit. Further description ---- +---- see below. ---- +---- ---- +---- Working principle of the CRC generator and verify unit: ---- +---- During read operation: ---- +---- The CRC generator is switched on via after the detection of ---- +---- the address ID of the data ID mark. The CRC generation last ---- +---- in case of the address ID until the lenght byte is read. ---- +---- In case of generation after the data address mark the CRC ---- +---- generator is activated until the last data byte is read. ---- +---- The number of data bytes to be read depends on the LENGHT ---- +---- information in the header file. After generation of the CRC ---- +---- the CRC_GEN is switched off and the VERIFY procedure begins ---- +---- by activating CRC_VERIFY. The previously generated CRC is ---- +---- then compared (serially) with the two consecutive read CRC ---- +---- bytes. The CRC error appeas, when the comparision fails. ---- +---- During write operation: ---- +---- The CRC generator is switched on via after the detection of ---- +---- the address ID of the data ID mark. The CRC generation last ---- +---- in case of the address ID until the lenght byte is read. ---- +---- In case of generation after the data address mark the CRC ---- +---- generator is activated until the last data byte is read. ---- +---- The number of data bytes to be read depends on the LENGHT ---- +---- information in the header file. After the generation of the ---- +---- two CRC bytes, the write out process begins by activating ---- +---- CRC_SHFTOUT. The CRC data appears in this case serially on ---- +---- the CRC_SDOUT. ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2006A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/05 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- Revision 2K9A 2009/06/20 WF +-- CRC_SHIFT has now synchronous reset to meeet preset behaviour. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF1772IP_CRC_LOGIC is + port( + -- System control + CLK : in bit; + RESETn : in bit; + DISK_RWn : in bit; + + -- Preset controls: + DDEn : in bit; + ID_AM : in bit; + DATA_AM : in Bit; + DDATA_AM : in Bit; + + -- CRC unit: + SD : in bit; -- Serial data input. + CRC_STRB : in bit; -- Data strobe. + CRC_2_DISK : in bit; -- Forces the unit to flush the CRC remainder. + CRC_PRES : in bit; -- Presets the CRC unit during write to disk. + CRC_SDOUT : out bit; -- Serial data output. + CRC_ERR : out bit -- Indicates CRC error. + ); +end WF1772IP_CRC_LOGIC; + +architecture BEHAVIOR of WF1772IP_CRC_LOGIC is +signal CRC_SHIFT : bit_vector(15 downto 0); +begin + P_CRC: process + -- The shift register is initialised with appropriate values in HD or DD mode. + -- In theory the shift register should be preset to ones. Due to a latency of one byte + -- in FM mode or 4 bytes in MFM mode it is necessary to preset the shift register with + -- the CRC values of this ID address mark, data address mark and the A1 sync bytes. The + -- latency is caused by the addressmark detector which needs one or 4 byte time(s) for + -- detection. The CRC unit therefore starts with every detection of an address mark and + -- ends if the CRC unit is flushed. + begin + wait until CLK = '1' and CLK' event; + if RESETn = '0' then + CRC_SHIFT <= (others => '1'); + elsif CRC_2_DISK = '1' then + if CRC_STRB = '1' then + CRC_SHIFT <= CRC_SHIFT(14 downto 0) & '0'; + end if; + elsif CRC_PRES = '1' then -- Preset during write sector or write track command. + CRC_SHIFT <= x"FFFF"; + elsif DDEn = '1' and ID_AM = '1' then -- DD mode and ID address mark detected. + CRC_SHIFT <= x"EF21"; -- The CRC-CCITT for data x"FE" is x"EF21" + elsif DDEn = '1' and DATA_AM = '1' then -- DD mode and data address mark detected. + CRC_SHIFT <= x"BF84"; -- The CRC-CCITT for data x"FB" is x"BF84" + elsif DDEn = '1' and DDATA_AM = '1' then -- DD mode and deleted data address mark detected. + CRC_SHIFT <= x"8FE7"; -- The CRC-CCITT for data x"F8" is x"8FE7" + elsif DDEn = '0' and ID_AM = '1' then -- HD mode and ID address mark detected. + CRC_SHIFT <= x"B230"; -- The CRC-CCITT for data x"A1A1A1FE" is x"B230" + elsif DDEn = '0' and DATA_AM = '1' then -- HD mode and data address mark detected. + CRC_SHIFT <= x"E295"; -- The CRC-CCITT for data x"A1A1A1FB" is x"E295" + elsif DDEn = '0' and DDATA_AM = '1' then -- HD mode and deleted data address mark detected. + CRC_SHIFT <= x"D2F6"; -- The CRC-CCITT for data x"A1A1A1F8" is x"D2F6" + elsif CRC_STRB = '1' then + -- CRC-CCITT (xFFFF): + -- the polynomial is G(x) = x^16 + x^12 + x^5 + 1 + -- In this mode the CRC is encoded. In read from disk mode, the encoding works as CRC + -- verification. In this operating condition the ID or the data field is compared + -- against the CRC checksum. if there are no errors, the shift register's value is + -- x"0000" after the last bit of the checksum is shifted in. In write to disk mode the + -- CRC linear feedback shift register (lfsr) works to generate the CRC remainder of the + -- ID or data field. + CRC_SHIFT <= CRC_SHIFT(14 downto 12) & (CRC_SHIFT(15) xor CRC_SHIFT(11) xor SD) & + CRC_SHIFT(10 downto 5) & (CRC_SHIFT(15) xor CRC_SHIFT(4) xor SD) & + CRC_SHIFT(3 downto 0) & (CRC_SHIFT(15) xor SD); + end if; + end process P_CRC; + + CRC_SDOUT <= CRC_SHIFT(15); + CRC_ERR <= '0' when CRC_SHIFT = x"0000" else '1'; +end architecture BEHAVIOR; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_digital_pll.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_digital_pll.vhd new file mode 100644 index 0000000..95ce08c --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_digital_pll.vhd @@ -0,0 +1,426 @@ +---------------------------------------------------------------------- +---- ---- +---- WD1772 compatible floppy disk controller IP Core. ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- Floppy disk controller with all features of the Western ---- +---- Digital WD1772-02 controller. ---- +---- ---- +---- The digital PLL is responsible to detect the incoming serial ---- +---- data stream and provide a system clock synchronous signal ---- +---- containing the data and clock information. ---- +---- To understand how the code works in detail refer to the free ---- +---- US patent no. 4,780,844. ---- +---- ---- +---- Attention: The settings for TOP and BOTTOM, which control ---- +---- the PLL frequency and for PHASE_CORR which control the PLL ---- +---- phase are rather critical for a good read condition! To test ---- +---- the PLL in the WD1772 compatible core do the following: ---- +---- Sample on an oscilloscope on one channel the falling edge of ---- +---- the RDn pulse and on the other channel the PLL_DSTRB. The ---- +---- RDn must be located exactly between the PLL_DSTRB pulses. ---- +---- Otherwise, the parameters TOP, BOTTOM and PHASE_CORR have to ---- +---- be optimized. ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2006A 2006/06/03 WF +-- Initial Release: the MFM portion for HD and DD floppies is tested. +-- The FM mode (DDEn = '1') is not completely tested due to lack of FM +-- drives. +-- Revision 2K6B 2006/11/05 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K7B 2006/12/29 WF +-- Introduced several improvements based on a very good examination +-- of the pll code by Jean Louis-Guerin. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- Revision 2K8B 2008/12/24 WF +-- Improvement of the INPORT process. +-- Bugfix of the FREQ_AMOUNT counter: now stops if its value is zero. +-- Several changes concerning the PLL parameters to improve the +-- stability of the PLL. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF1772IP_DIGITAL_PLL is + generic( + -- The valid range of the period counter of the PLL is given by the TOP and BOTTOM + -- limits. The counter range is therefore BOTTOM <= counter value <= TOP. + -- The generic PHASE_CORR is responsible fo the center setting of PLL_DSTRB concerning + -- the RDn period. + -- The nominal frequency setting is 128. So it is recommended to use TOP and BOTTOM + -- settings symmetrically around 128. If TOP = BOTTOM = 128, the frequency control + -- is disabled. TOP + PHASE_CORR may not exceed a value of 255. BOTTOM - PHASE_CORR + -- may not drop below zero. + TOP : integer range 0 to 255 := 152; -- +18.0% + BOTTOM : integer range 0 to 255 := 104; -- -18.0% + PHASE_CORR : integer range 0 to 128 := 75 + ); + port( + -- System control + CLK : in bit; -- 16MHz clock. + RESETn : in bit; + + -- Controls + DDEn : in bit; -- Double density enable. + HDTYPE : in bit; -- This control is '1' when HD disks are inserted. + DISK_RWn : in bit; -- Read write control. + + -- Data and clock lines + RDn : in bit; -- Read signal from the disk. + PLL_D : out bit; -- Synchronous read signal. + PLL_DSTRB : out bit -- Read strobe. + ); +end WF1772IP_DIGITAL_PLL; + +architecture BEHAVIOR of WF1772IP_DIGITAL_PLL is +signal RD_In : bit; +signal UP, DOWN : bit; +signal PHASE_DECREASE : bit; +signal PHASE_INCREASE : bit; +signal HI_STOP, LOW_STOP : bit; +signal PER_CNT : std_logic_vector(7 downto 0); +signal ADDER_IN : std_logic_vector(7 downto 0); +signal ADDER_MSBs : bit_vector(2 downto 0); +signal RD_PULSE : bit; +signal ROLL_OVER : bit; +signal HISTORY_REG : bit_vector(1 downto 0); +signal ERROR_HISTORY : integer range 0 to 2; +begin + INPORT: process + -- This process is necessary due to the poor quality of the rising + -- edge of RDn. Let it work on the negative clock edge. + begin + wait until CLK = '0' and CLK' event; + RD_In <= RDn; + end process INPORT; + + EDGEDETECT: process(RESETn, CLK) + -- This process forms a falling edge detector for the incoming + -- data read port. The output (RD_PULSE) goes high for exactly + -- one clock period after the RDn is low and the positive + -- clock edge is detected. + variable LOCK : boolean; + begin + if RESETn = '0' then + RD_PULSE <= '0'; + LOCK := false; + elsif CLK = '1' and CLK' event then + if DISK_RWn = '0' then -- Disable detector in write mode. + RD_PULSE <= '0'; + elsif RD_In = '0' and LOCK = false then + RD_PULSE <= '1'; -- READ_PULSE is inverted against RDn + LOCK := true; + elsif RD_In = '1' then + LOCK := false; + RD_PULSE <= '0'; + else + RD_PULSE <= '0'; + end if; + end if; + end process EDGEDETECT; + + PERIOD_CNT: process(RESETn, CLK) + -- This process provides the nominal variable added to the adder. To achieve a good + -- settling time of the PLL in all cases, the period counter is controlled via the DDEn + -- and HDTYPE flags respective to its added value. Be aware, that in case of adding "10" + -- or "11", the TOP value may be exceeded or the period counter may drop below the BOTTOM + -- value. The higher the value added, the faster will be the settling time of phase locked + -- loop . + begin + if RESETn = '0' then + PER_CNT <= "10000000"; -- Initial value is 128. + elsif CLK = '1' and CLK' event then + if UP = '1' then + PER_CNT <= PER_CNT + '1'; + elsif DOWN = '1' then + PER_CNT <= PER_CNT - '1'; + end if; + end if; + end process PERIOD_CNT; + + HI_STOP <= '1' when PER_CNT >= TOP else '0'; + LOW_STOP <= '1' when PER_CNT <= BOTTOM else '0'; + + ADDER_IN <= -- This DISK_RWn = '0' implementation keeps the last phase information + -- of the PLL in read from disk mode. It should be a good solution concer- + -- ning alternative read write cycles. + "10000000" when DISK_RWn = '0' else -- Nominal value for write to disk. + PER_CNT + PHASE_CORR when PHASE_INCREASE = '1' else -- Phase lags. + PER_CNT - PHASE_CORR when PHASE_DECREASE = '1' else -- Phase leeds. + PER_CNT; -- No phase correction; + + ADDER: process(RESETn, CLK, DDEn, HDTYPE) + -- Clock adjustment: The clock cycle is 62.5ns for the 16MHz system clock. + -- The offset (LSBs) of the adder input is chosen to be conform with the required + -- rollover period in the different DDEn and HDTYPE modi as follows: + -- With a nominal adder input term of 128: + -- The adder rolls over every 4us for DDEn = 1 and HDTYPE = 0. + -- The adder rolls over every 2us for DDEn = 1 and HDTYPE = 1. + -- The adder rolls over every 2us for DDEn = 0 and HDTYPE = 0. + -- The adder rolls over every 1us for DDEn = 0 and HDTYPE = 1. + -- The given times are the half of a data period time in MFM or FM. + variable ADDER_DATA : std_logic_vector(12 downto 0); + begin + if RESETn = '0' then + ADDER_DATA := (others => '0'); + elsif CLK = '1' and CLK' event then + ADDER_DATA := ADDER_DATA + ADDER_IN; + end if; + -- + case DDEn & HDTYPE is + when "01" => -- MFM mode using HD disks, results in 1us inspection period: + ADDER_MSBs <= To_BitVector(ADDER_DATA(10 downto 8)); + when "00" => -- MFM mode using DD disks, results in 2us inspection period: + ADDER_MSBs <= To_BitVector(ADDER_DATA(11 downto 9)); + when "11" => -- FM mode using HD disks, results in 2us inspection period: + ADDER_MSBs <= To_BitVector(ADDER_DATA(11 downto 9)); + when "10" => -- FM mode using DD disks, results in 4us inspection period: + ADDER_MSBs <= To_BitVector(ADDER_DATA(12 downto 10)); + end case; + end process ADDER; + + ROLLOVER: process(RESETn, CLK) + -- This process forms a falling edge detector for the detection + -- of the adder's rollover time. The output goes low for exactly + -- one clock period after the rollover is detected and the positive + -- clock edge appears. + variable LOCK : boolean; + begin + if RESETn = '0' then + ROLL_OVER <= '0'; + LOCK := false; + elsif CLK = '1' and CLK' event then + if ADDER_MSBs /= "111" and LOCK = false then + ROLL_OVER <= '1'; + LOCK := true; + elsif ADDER_MSBs = "111" then + LOCK := false; + ROLL_OVER <= '0'; + else + ROLL_OVER <= '0'; + end if; + end if; + end process ROLLOVER; + PLL_DSTRB <= ROLL_OVER; + + DATA_FLIP_FLOP: process(RESETn, CLK, RD_PULSE) + -- This flip-flop is responsible for 'catching' the read pulses of the + -- serial data input. + begin + if RESETn = '0' then + PLL_D <= '0'; -- Asynchronous reset. + elsif CLK = '1' and CLK' event then + if RD_PULSE = '1' then + PLL_D <= '1'; -- Read pulse detected. + elsif ROLL_OVER = '1' then + PLL_D <= '0'; + end if; + end if; + end process DATA_FLIP_FLOP; + + WIN_HISTORY: process(RESETn, CLK) + begin + if RESETn = '0' then + HISTORY_REG <= "00"; + elsif CLK = '1' and CLK' event then + if RD_PULSE = '1' then + HISTORY_REG <= ADDER_MSBs(2) & HISTORY_REG(1); + end if; + end if; + end process WIN_HISTORY; + + -- Error history: + -- This signal indicates the number of consequtive levels of the adder's + -- MSB and the history register as shown in the following table. The default + -- setting of 0 was added to compile with the Xilinx ISE. + ERROR_HISTORY <= 2 when ADDER_MSBs(2) = '0' and HISTORY_REG = "00" else -- Speed strongly up. + 1 when ADDER_MSBs(2) = '0' and HISTORY_REG = "01" else -- Speed up. + 0 when ADDER_MSBs(2) = '0' and HISTORY_REG = "10" else -- o.k. + 0 when ADDER_MSBs(2) = '0' and HISTORY_REG = "11" else -- Now adjusted. + 0 when ADDER_MSBs(2) = '1' and HISTORY_REG = "00" else -- Now adjusted. + 0 when ADDER_MSBs(2) = '1' and HISTORY_REG = "01" else -- o.k. + 1 when ADDER_MSBs(2) = '1' and HISTORY_REG = "10" else -- Slow down. + 2 when ADDER_MSBs(2) = '1' and HISTORY_REG = "11" else 0; -- Slow strongly down. + + FREQUENCY_DECODER: process(RESETn, CLK, HI_STOP, LOW_STOP) + -- The frequency decoder controls the period of the data inspection window respective to the + -- ERROR_HISTORY for the 11 bit adder is as follows: + -- ERROR_HISTORY = 0: + -- -> no correction necessary <- + -- ERROR_HISTORY = 1: + -- MSBs input: 7 6 5 4 3 2 1 0 + -- Correction output: -3 -2 -1 0 0 +1 +2 +3 + -- ERROR_HISTORY = 2: + -- MSBs input: 7 6 5 4 3 2 1 0 + -- Correction output: -4 -3 -2 -1 +1 +2 +3 +4 + -- The most significant bit of the FREQ_AMOUNT controls incrementation or decrementation + -- of the adder (0 is up). + variable FREQ_AMOUNT: std_logic_vector(3 downto 0); + begin + if RESETn = '0' then + FREQ_AMOUNT := "0000"; + elsif CLK = '1' and CLK' event then + if RD_PULSE = '1' then -- Load the frequency amount register. + case ERROR_HISTORY is + when 2 => + case ADDER_MSBs is + when "000" => FREQ_AMOUNT := "0100"; + when "001" => FREQ_AMOUNT := "0011"; + when "010" => FREQ_AMOUNT := "0010"; + when "011" => FREQ_AMOUNT := "0001"; + when "100" => FREQ_AMOUNT := "1001"; + when "101" => FREQ_AMOUNT := "1010"; + when "110" => FREQ_AMOUNT := "1011"; + when "111" => FREQ_AMOUNT := "1100"; + end case; + when 1 => + case ADDER_MSBs is + when "000" => FREQ_AMOUNT := "0011"; + when "001" => FREQ_AMOUNT := "0010"; + when "010" => FREQ_AMOUNT := "0001"; + when "011" => FREQ_AMOUNT := "0000"; + when "100" => FREQ_AMOUNT := "1000"; + when "101" => FREQ_AMOUNT := "1001"; + when "110" => FREQ_AMOUNT := "1010"; + when "111" => FREQ_AMOUNT := "1011"; + end case; + when others => + FREQ_AMOUNT := "0000"; + end case; + elsif FREQ_AMOUNT(2 downto 0) > "000" then + FREQ_AMOUNT := FREQ_AMOUNT - '1'; -- Modify the frequency amount register. + end if; + end if; + -- + if FREQ_AMOUNT(3) = '0' and FREQ_AMOUNT(2 downto 0) /= "000" and HI_STOP = '0' then + -- FREQ_AMOUNT(3) = '0' means Frequency is too low. Count up when counter is not at HI_STOP. + UP <= '1'; + DOWN <= '0'; + elsif FREQ_AMOUNT(3) = '1' and FREQ_AMOUNT (2 downto 0) /= "000" and LOW_STOP = '0' then + -- FREQ_AMOUNT(3) = '1' means Frequency is too high. Count down when counter is not at LOW_STOP. + UP <= '0'; + DOWN <= '1'; + else + UP <= '0'; + DOWN <= '0'; + end if; + end process FREQUENCY_DECODER; + + PHASE_DECODER: process(RESETn, CLK) + -- The phase decoder depends on the value of ADDER_MSBs. If the phase leeds, the most significant bit + -- of PHASE_AMOUNT indicates with a '0', that the next rollover should appear earlier. In case of a + -- phase lag, the next rollover should come later (indicated by a '1' of the most significant bit of + -- PHASE_AMOUNT). + -- This implementation gives the freedom to adjust the phase amount individually for every mode + -- depending on DDEn and HDTYPE. + variable PHASE_AMOUNT: std_logic_vector(5 downto 0); + begin + if RESETn = '0' then + PHASE_AMOUNT := "000000"; + elsif CLK = '1' and CLK' event then + if RD_PULSE = '1' and DDEn = '1' and HDTYPE = '0' then -- FM mode, single density. + case ADDER_MSBs is -- Multiplier: 4. + when "000" => PHASE_AMOUNT := "010000"; + when "001" => PHASE_AMOUNT := "001101"; + when "010" => PHASE_AMOUNT := "001000"; + when "011" => PHASE_AMOUNT := "000100"; + when "100" => PHASE_AMOUNT := "100100"; + when "101" => PHASE_AMOUNT := "101000"; + when "110" => PHASE_AMOUNT := "101100"; + when "111" => PHASE_AMOUNT := "110000"; + end case; + elsif RD_PULSE = '1' and DDEn = '1' and HDTYPE = '1' then -- FM mode, double density + case ADDER_MSBs is -- Multiplier: 2. + when "000" => PHASE_AMOUNT := "001000"; + when "001" => PHASE_AMOUNT := "000110"; + when "010" => PHASE_AMOUNT := "000100"; + when "011" => PHASE_AMOUNT := "000010"; + when "100" => PHASE_AMOUNT := "100010"; + when "101" => PHASE_AMOUNT := "100100"; + when "110" => PHASE_AMOUNT := "100110"; + when "111" => PHASE_AMOUNT := "101000"; + end case; + elsif RD_PULSE = '1' and DDEn = '0' and HDTYPE = '0' then -- MFM mode, single density + case ADDER_MSBs is -- Multiplier: 2. + when "000" => PHASE_AMOUNT := "000110"; + when "001" => PHASE_AMOUNT := "000100"; + when "010" => PHASE_AMOUNT := "000011"; + when "011" => PHASE_AMOUNT := "000010"; + when "100" => PHASE_AMOUNT := "100010"; + when "101" => PHASE_AMOUNT := "100011"; + when "110" => PHASE_AMOUNT := "100100"; + when "111" => PHASE_AMOUNT := "100110"; + end case; + elsif RD_PULSE = '1' and DDEn = '0' and HDTYPE = '1' then -- MFM mode, double density. + case ADDER_MSBs is -- Multiplier: 1. + when "000" => PHASE_AMOUNT := "000100"; + when "001" => PHASE_AMOUNT := "000011"; + when "010" => PHASE_AMOUNT := "000010"; + when "011" => PHASE_AMOUNT := "000001"; + when "100" => PHASE_AMOUNT := "100001"; + when "101" => PHASE_AMOUNT := "100010"; + when "110" => PHASE_AMOUNT := "100011"; + when "111" => PHASE_AMOUNT := "100100"; + end case; + else -- Modify phase amount register: + if PHASE_AMOUNT(4 downto 0) > x"0" then + PHASE_AMOUNT := PHASE_AMOUNT - 1; + end if; + end if; + end if; + -- + if PHASE_AMOUNT(5) = '0' and PHASE_AMOUNT(4 downto 0) > x"0" then + -- PHASE_AMOUNT(5) = '0' means, that the phase leeds. + PHASE_INCREASE <= '1'; -- Speed phase up, accelerate next rollover. + PHASE_DECREASE <= '0'; + elsif PHASE_AMOUNT(5) = '1' and PHASE_AMOUNT(4 downto 0) > x"0" then + -- PHASE_AMOUNT(5) = '1' means, that the phase lags. + PHASE_INCREASE <= '0'; + PHASE_DECREASE <= '1'; -- Speed phase down, delay of next rollover. + else + PHASE_INCREASE <= '0'; + PHASE_DECREASE <= '0'; + end if; + end process PHASE_DECODER; +end architecture BEHAVIOR; \ No newline at end of file diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_pkg.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_pkg.vhd new file mode 100644 index 0000000..b365b3d --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_pkg.vhd @@ -0,0 +1,232 @@ +---------------------------------------------------------------------- +---- ---- +---- WD1772 compatible floppy disk controller IP Core. ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- Floppy disk controller with all features of the Western ---- +---- Digital WD1772-02 controller. ---- +---- ---- +---- This is the package file containing the component ---- +---- declarations. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2006A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/05 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- Removed CRC_BUSY. + + +library ieee; +use ieee.std_logic_1164.all; + +package WF1772IP_PKG is +-- component declarations: +component WF1772IP_AM_DETECTOR + port( + CLK : in bit; + RESETn : in bit; + DDEn : in bit; + DATA : in bit; + DATA_STRB : in bit; + ID_AM : out bit; + DATA_AM : out bit; + DDATA_AM : out bit + ); +end component; + +component WF1772IP_CONTROL + port( + CLK : in bit; + RESETn : in bit; + A1, A0 : in bit; + RWn : in bit; + CSn : in bit; + DDEn : in bit; + DR : in bit_vector(7 downto 0); + CMD : in std_logic_vector(7 downto 0); + DSR : in std_logic_vector(7 downto 0); + TR : in std_logic_vector(7 downto 0); + SR : in std_logic_vector(7 downto 0); + MO : out bit; + WR_PR : out bit; + SPINUP_RECTYPE : out bit; + SEEK_RNF : out bit; + CRC_ERRFLAG : out bit; + LOST_DATA_TR00 : out bit; + DRQ : out bit; + DRQ_IPn : out bit; + BUSY : out bit; + AM_2_DISK : out bit; + ID_AM : in bit; + DATA_AM : in bit; + DDATA_AM : in bit; + CRC_ERR : in bit; + CRC_PRES : out bit; + TR_PRES : out bit; + TR_CLR : out bit; + TR_INC : out bit; + TR_DEC : out bit; + SR_LOAD : out bit; + SR_INC : out bit; + TRACK_NR : out std_logic_vector(7 downto 0); + DR_CLR : out bit; + DR_LOAD : out bit; + SHFT_LOAD_SD : out bit; + SHFT_LOAD_ND : out bit; + CRC_2_DISK : out bit; + DSR_2_DISK : out bit; + FF_2_DISK : out bit; + PRECOMP_EN : out bit; + DATA_STRB : in bit; + DISK_RWn : out bit; + WPRTn : in bit; + TRACK00n : in bit; + IPn : in bit; + DIRC : out bit; + STEP : out bit; + WG : out bit; + INTRQ : out bit + ); +end component; + +component WF1772IP_CRC_LOGIC + port( + CLK : in bit; + RESETn : in bit; + DDEn : in bit; + DISK_RWn : in bit; + ID_AM : in bit; + DATA_AM : in bit; + DDATA_AM : in bit; + SD : in bit; + CRC_STRB : in bit; + CRC_2_DISK : in bit; + CRC_PRES : in bit; + CRC_SDOUT : out bit; + CRC_ERR : out bit + ); +end component; + +component WF1772IP_DIGITAL_PLL + port( + CLK : in bit; + RESETn : in bit; + DDEn : in bit; + HDTYPE : in bit; + DISK_RWn : in bit; + RDn : in bit; + PLL_D : out bit; + PLL_DSTRB : out bit + ); +end component; + +component WF1772IP_REGISTERS + port( + CLK : in bit; + RESETn : in bit; + CSn : in bit; + ADR : in bit_vector(1 downto 0); + RWn : in bit; + DATA_IN : in std_logic_vector (7 downto 0); + DATA_OUT : out std_logic_vector (7 downto 0); + DATA_EN : out bit; + CMD : out std_logic_vector(7 downto 0); + SR : out std_logic_vector(7 downto 0); + TR : out std_logic_vector(7 downto 0); + DSR : out std_logic_vector(7 downto 0); + DR : out bit_vector(7 downto 0); + SD_R : in bit; + DATA_STRB : in bit; + DR_CLR : in bit; + DR_LOAD : in bit; + TR_PRES : in bit; + TR_CLR : in bit; + TR_INC : in bit; + TR_DEC : in bit; + TRACK_NR : in std_logic_vector(7 downto 0); + SR_LOAD : in bit; + SR_INC : in bit; + SHFT_LOAD_SD : in bit; + SHFT_LOAD_ND : in bit; + MOTOR_ON : in bit; + WRITE_PROTECT : in bit; + SPINUP_RECTYPE : in bit; + SEEK_RNF : in bit; + CRC_ERRFLAG : in bit; + LOST_DATA_TR00 : in bit; + DRQ : in bit; + DRQ_IPn : in bit; + BUSY : in bit; + DDEn : in bit + ); +end component; + +component WF1772IP_TRANSCEIVER + port( + CLK : in bit; + RESETn : in bit; + DDEn : in bit; + HDTYPE : in bit; + ID_AM : in bit; + DATA_AM : in bit; + DDATA_AM : in bit; + SHFT_LOAD_SD : in bit; + DR : in bit_vector(7 downto 0); + PRECOMP_EN : in bit; + AM_TYPE : in bit; + AM_2_DISK : in bit; + CRC_2_DISK : in bit; + DSR_2_DISK : in bit; + FF_2_DISK : in bit; + SR_SDOUT : in std_logic; + CRC_SDOUT : in bit; + WRn : out bit; + PLL_DSTRB : in bit; + PLL_D : in bit; + WDATA : out bit; + DATA_STRB : out bit; + SD_R : out bit + ); +end component; +end WF1772IP_PKG; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_registers.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_registers.vhd new file mode 100644 index 0000000..7556fe5 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_registers.vhd @@ -0,0 +1,264 @@ +---------------------------------------------------------------------- +---- ---- +---- WD1772 compatible floppy disk controller IP Core. ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- Floppy disk controller with all features of the Western ---- +---- Digital WD1772-02 controller. ---- +---- ---- +---- This file models all the five WD1772 registers: DATA-, ---- +---- COMMAND-, SECTOR-, TRACK- and STATUS register as also the ---- +---- shift register. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2006A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/05 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF1772IP_REGISTERS is + port( + -- System control: + CLK : in bit; + RESETn : in bit; + + -- Bus interface: + CSn : in bit; + ADR : in bit_vector(1 downto 0); + RWn : in bit; + DATA_IN : in std_logic_vector (7 downto 0); + DATA_OUT : out std_logic_vector (7 downto 0); + DATA_EN : out bit; + + -- FDC data: + CMD : out std_logic_vector(7 downto 0); -- Command register. + SR : out std_logic_vector(7 downto 0); -- Sector register. + TR : out std_logic_vector(7 downto 0); -- Track register. + DSR : out std_logic_vector(7 downto 0); -- Data shift register. + DR : out bit_vector(7 downto 0); -- Data register. + + -- Serial data and clock strobes (in and out): + DATA_STRB : in bit; -- Strobe for the incoming data. + SD_R : in bit; -- Serial data input. + + -- DATA register control: + DR_CLR : in bit; -- Clear. + DR_LOAD : in bit; -- LOAD. + + -- Track register controls: + TR_PRES : in bit; -- Set x"FF". + TR_CLR : in bit; -- Clear. + TR_INC : in bit; -- Increment. + TR_DEC : in bit; -- Decrement. + + -- Sector register control: + TRACK_NR : in std_logic_vector(7 downto 0); + SR_LOAD : in bit; -- Load. + SR_INC : in bit; -- Increment. + + -- Shift register control: + SHFT_LOAD_SD : in bit; + SHFT_LOAD_ND : in bit; + + -- Status register stuff + MOTOR_ON : in bit; + WRITE_PROTECT : in bit; + SPINUP_RECTYPE : in bit; -- Disk is on speed / data mark status. + SEEK_RNF : in bit; -- Seek error / record not found status flag. + CRC_ERRFLAG : in bit; -- CRC status flag. + LOST_DATA_TR00 : in bit; + DRQ : in bit; + DRQ_IPn : in bit; + BUSY : in bit; + + -- Others: + DDEn : in bit + ); +end WF1772IP_REGISTERS; + +architecture BEHAVIOR of WF1772IP_REGISTERS is +-- Remark: In the original data sheet 'WD17X-00' there is the following statement: +-- "After any register is written to, the same register cannot be read from until +-- 16us in MFM or 32us in FMMM have elapsed." If this is a hint for a hardware read +-- lock ... this lock is not implemented in this code. +signal SHIFT_REG : std_logic_vector(7 downto 0); +signal DATA_REG : std_logic_vector(7 downto 0); +signal COMMAND_REG : std_logic_vector(7 downto 0); +signal SECTOR_REG : std_logic_vector(7 downto 0); +signal TRACK_REG : std_logic_vector(7 downto 0); +signal STATUS_REG : bit_vector(7 downto 0); +signal SD_R_I : std_logic; +begin + -- Type conversion To_Std_Logic: + SD_R_I <= '1' when SD_R = '1' else '0'; + + P_SHIFTREG: process(RESETn, CLK) + begin + if RESETn = '0' then + SHIFT_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if SHFT_LOAD_ND = '1' then + SHIFT_REG <= DATA_REG; -- Load data register stuff. + elsif SHFT_LOAD_SD = '1' and DDEn = '1' then + SHIFT_REG <= DATA_REG; -- Normal data in FM mode. + elsif SHFT_LOAD_SD = '1' and DDEn = '0' then -- MFM mode: + case DATA_REG is + when x"F5" => SHIFT_REG <= x"A1"; -- Special character. + when x"F6" => SHIFT_REG <= x"C2"; -- Special character. + when others => SHIFT_REG <= DATA_REG; -- Normal MFM data. + end case; + elsif DATA_STRB = '1' then -- Shift left during read from disk or write to disk. + SHIFT_REG <= SHIFT_REG(6 downto 0) & SD_R_I; -- for write operation SD_R_I is a dummy. + end if; + end if; + end process P_SHIFTREG; + DSR <= SHIFT_REG; + + DATAREG: process(RESETn, CLK) + begin + if RESETn = '0' then + DATA_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if CSn = '0' and ADR = "11" and RWn = '0' then + DATA_REG <= DATA_IN; -- Write bus data to register + elsif DR_LOAD = '1' and DRQ = '0' then + DATA_REG <= SHIFT_REG; -- Correct data loaded to shift register. + elsif DR_LOAD = '1' and DRQ = '1' then + DATA_REG <= x"00"; -- Dummy byte due to lost data loaded to shift register. + elsif DR_CLR = '1' then + DATA_REG <= (others => '0'); + end if; + end if; + end process DATAREG; + -- Data register buffered for further data processing. + DR <= To_BitVector(DATA_REG); + + SECTORREG: process(RESETn, CLK) + begin + if RESETn = '0' then + SECTOR_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if CSn = '0' and ADR = "10" and RWn = '0' and BUSY = '0' then + SECTOR_REG <= DATA_IN; -- Write to register when device is not busy. + elsif SR_LOAD = '1' then + -- Load the track number to the sector register in the type III command + -- 'Read Address'. + SECTOR_REG <= TRACK_NR; + elsif SR_INC = '1' then + SECTOR_REG <= SECTOR_REG + '1'; + end if; + end if; + end process SECTORREG; + SR <= SECTOR_REG; + + TRACKREG: process(RESETn, CLK) + begin + if RESETn = '0' then + TRACK_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if CSn = '0' and ADR = "01" and RWn = '0' and BUSY = '0' then + TRACK_REG <= DATA_IN; -- Write to register when device is busy. + elsif TR_PRES = '1' then + TRACK_REG <= (others => '1'); -- Preset the track register. + elsif TR_CLR = '1' then + TRACK_REG <= (others => '0'); -- Reset the track register. + elsif TR_INC = '1' then + TRACK_REG <= TRACK_REG + '1'; -- Increment register contents. + elsif TR_DEC = '1' then + TRACK_REG <= TRACK_REG - '1'; -- Decrement register contents. + end if; + end if; + end process TRACKREG; + TR <= TRACK_REG; + + COMMANDREG: process(RESETn, CLK) + -- The command register is write only. + begin + if RESETn = '0' then + COMMAND_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if CSn = '0' and ADR = "00" and RWn = '0' and BUSY = '0' then + COMMAND_REG <= DATA_IN; -- Write to register when device is not busy. + -- Write 'force interrupt' to register even when device is busy: + elsif CSn = '0' and ADR = "00" and RWn = '0' and DATA_IN(7 downto 4) = x"D" then + COMMAND_REG <= DATA_IN; + end if; + end if; + end process COMMANDREG; + CMD <= COMMAND_REG; + + STATUSREG: process(RESETn, CLK) + -- The status register is read only to the data bus. + begin + -- Status register wiring: + if RESETn = '0' then + STATUS_REG <= x"00"; + elsif CLK = '1' and CLK' event then + STATUS_REG(7) <= MOTOR_ON; + STATUS_REG(6) <= WRITE_PROTECT; + STATUS_REG(5) <= SPINUP_RECTYPE; + STATUS_REG(4) <= SEEK_RNF; + STATUS_REG(3) <= CRC_ERRFLAG; + STATUS_REG(2) <= LOST_DATA_TR00; + STATUS_REG(1) <= DRQ_IPn; + STATUS_REG(0) <= BUSY; + end if; + end process STATUSREG; + -- Read from track, sector or data register: + -- The register data after writing to the track register is valid at least + -- after 32us in FM mode and after 16us in MFM mode. + -- Read from status register. This register is read only: + -- Be aware, that the status register data bits 7 to 1 after writing + -- the command regsiter are valid at least after 64us in FM mode or 32us in MFM mode and + -- the bit 0 (BUSY) is valid after 48us in FM mode or 24us in MFM mode. + DATA_OUT <= TRACK_REG when CSn = '0' and ADR = "01" and RWn = '1' else + SECTOR_REG when CSn = '0' and ADR = "10" and RWn = '1' else + DATA_REG when CSn = '0' and ADR = "11" and RWn = '1' else + To_StdLogicVector(STATUS_REG) when CSn = '0' and ADR = "00" and RWn = '1' else (others => '0'); + DATA_EN <= '1' when CSn = '0' and RWn = '1' else '0'; +end architecture BEHAVIOR; \ No newline at end of file diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top.vhd new file mode 100644 index 0000000..71ef3f3 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top.vhd @@ -0,0 +1,154 @@ +---------------------------------------------------------------------- +---- ---- +---- WD1772 compatible floppy disk controller IP Core. ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- Floppy disk controller with all features of the Western ---- +---- Digital WD1772-02 controller. ---- +---- ---- +---- This is the top level file. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - Test of the FM portion of the code (if there is any need). ---- +---- - Test of the read track command. ---- +---- - Test of the read address command. ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2006A 2006/06/03 WF +-- Initial Release: the MFM portion for HD and DD floppies is tested. +-- The FM mode (DDEn = '1') is not completely tested due to the lack +-- of FM drives. +-- Revision 2K6B 2006/11/05 WF +-- Modified Source to compile with the Xilinx ISE. +-- Fixed the polarity of the precompensation flag. +-- The flag is no active '0'. Thanks to Jorma +-- Oksanen for the information. +-- Revision 2K7B 2006/12/29 WF +-- Introduced several improvements based on a very good examination +-- of the pll code by Jean Louis-Guerin. +-- Revision 2K8B 2008/12/24 WF +-- Rewritten this top level file as a wrapper for the top_soc file. + +library work; +use work.WF1772IP_PKG.all; + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF1772IP_TOP is + port ( + CLK : in bit; -- 16MHz clock! + MRn : in bit; + CSn : in bit; + RWn : in bit; + A1, A0 : in bit; + DATA : inout std_logic_vector(7 downto 0); + RDn : in bit; + TR00n : in bit; + IPn : in bit; + WPRTn : in bit; + DDEn : in bit; + HDTYPE : in bit; -- '0' = DD disks, '1' = HD disks. + MO : out bit; + WG : out bit; + WD : out bit; + STEP : out bit; + DIRC : out bit; + DRQ : out bit; + INTRQ : out bit + ); +end entity WF1772IP_TOP; + +architecture STRUCTURE of WF1772IP_TOP is +component WF1772IP_TOP_SOC + port ( + CLK : in bit; + RESETn : in bit; + CSn : in bit; + RWn : in bit; + A1, A0 : in bit; + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out bit; + RDn : in bit; + TR00n : in bit; + IPn : in bit; + WPRTn : in bit; + DDEn : in bit; + HDTYPE : in bit; + MO : out bit; + WG : out bit; + WD : out bit; + STEP : out bit; + DIRC : out bit; + DRQ : out bit; + INTRQ : out bit + ); +end component; +signal DATA_OUT : std_logic_vector(7 downto 0); +signal DATA_EN : bit; +begin + DATA <= DATA_OUT when DATA_EN = '1' else (others => 'Z'); + + I_1772: WF1772IP_TOP_SOC + port map( + CLK => CLK, + RESETn => MRn, + CSn => CSn, + RWn => RWn, + A1 => A1, + A0 => A0, + DATA_IN => DATA, + DATA_OUT => DATA_OUT, + DATA_EN => DATA_EN, + RDn => RDn, + TR00n => TR00n, + IPn => IPn, + WPRTn => WPRTn, + DDEn => DDEn, + HDTYPE => HDTYPE, + MO => MO, + WG => WG, + WD => WD, + STEP => STEP, + DIRC => DIRC, + DRQ => DRQ, + INTRQ => INTRQ + ); +end architecture STRUCTURE; \ No newline at end of file diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top_soc.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top_soc.vhd new file mode 100644 index 0000000..9cfd111 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top_soc.vhd @@ -0,0 +1,333 @@ +---------------------------------------------------------------------- +---- ---- +---- WD1772 compatible floppy disk controller IP Core. ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- Floppy disk controller with all features of the Western ---- +---- Digital WD1772-02 controller. ---- +---- ---- +---- Top level file for use in systems on programmable chips. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - Test of the FM portion of the code (if there is any need). ---- +---- - Test of the read track command. ---- +---- - Test of the read address command. ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2006A 2006/06/03 WF +-- Initial Release: the MFM portion for HD and DD floppies is tested. +-- The FM mode (DDEn = '1') is not completely tested due to the lack +-- of FM drives. +-- Revision 2K6B 2006/11/05 WF +-- Modified Source to compile with the Xilinx ISE. +-- Fixed the polarity of the precompensation flag. +-- The flag is no active '0'. Thanks to Jorma Oksanen for the information. +-- Top level file provided for SOC (systems on programmable chips). +-- Revision 2K7B 2006/12/29 WF +-- Introduced several improvements based on a very good examination +-- of the pll code by Jean Louis-Guerin. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- Revision 2K8B 2008/12/24 WF +-- Bugfixes in the controller due to hanging state machine. +-- Removed CRC_BUSY. +-- + +library work; +use work.WF1772IP_PKG.all; + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF1772IP_TOP_SOC is + port ( + CLK : in bit; -- 16MHz clock! + RESETn : in bit; + CSn : in bit; + RWn : in bit; + A1, A0 : in bit; + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out bit; + RDn : in bit; + TR00n : in bit; + IPn : in bit; + WPRTn : in bit; + DDEn : in bit; + HDTYPE : in bit; -- '0' = DD disks, '1' = HD disks. + MO : out bit; + WG : out bit; + WD : out bit; + STEP : out bit; + DIRC : out bit; + DRQ : out bit; + INTRQ : out bit + ); +end entity WF1772IP_TOP_SOC; + +architecture STRUCTURE of WF1772IP_TOP_SOC is +signal DATA_OUT_REG : std_logic_vector(7 downto 0); +signal DATA_EN_REG : bit; +signal CMD_I : std_logic_vector(7 downto 0); +signal DR_I : bit_vector(7 downto 0); +signal DSR_I : std_logic_vector(7 downto 0); +signal TR_I : std_logic_vector(7 downto 0); +signal SR_I : std_logic_vector(7 downto 0); +signal ID_AM_I : bit; +signal DATA_AM_I : bit; +signal DDATA_AM_I : bit; +signal AM_TYPE_I : bit; +signal AM_2_DISK_I : bit; +signal DATA_STRB_I : bit; +signal BUSY_I : bit; +signal DRQ_I : bit; +signal DRQ_IPn_I : bit; +signal LD_TR00_I : bit; +signal SP_RT_I : bit; +signal SEEK_RNF_I : bit; +signal WR_PR_I : bit; +signal MO_I : bit; +signal PLL_DSTRB_I : bit; +signal PLL_D_I : bit; +signal CRC_SD_I : bit; +signal CRC_ERR_I : bit; +signal CRC_PRES_I : bit; +signal CRC_ERRFLAG_I : bit; +signal SD_R_I : bit; +signal CRC_SDOUT_I : bit; +signal SHFT_LOAD_SD_I : bit; +signal SHFT_LOAD_ND_I : bit; +signal WR_In : bit; +signal TR_PRES_I : bit; +signal TR_CLR_I : bit; +signal TR_INC_I : bit; +signal TR_DEC_I : bit; +signal SR_LOAD_I : bit; +signal SR_INC_I : bit; +signal DR_CLR_I : bit; +signal DR_LOAD_I : bit; +signal TRACK_NR_I : std_logic_vector(7 downto 0); +signal CRC_2_DISK_I : bit; +signal DSR_2_DISK_I : bit; +signal FF_2_DISK_I : bit; +signal PRECOMP_EN_I : bit; +signal DISK_RWn_I : bit; +signal WDATA_I : bit; +begin + -- Three state data bus: + DATA_OUT <= DATA_OUT_REG when DATA_EN_REG = '1' else (others => '0'); + DATA_EN <= DATA_EN_REG; + + -- Some signals copied to the outputs: + WD <= not WR_In; + MO <= MO_I; + DRQ <= DRQ_I; + + -- Write deleted data address mark in MFM mode in 'Write Sector' command in + -- case of asserted command bit 0. + AM_TYPE_I <= '0' when CMD_I(7 downto 5) = "101" and CMD_I(0) = '1' else '1'; + + -- The CRC unit is used during read from disk and write to disk. + -- This is the data multiplexer for the data stream to encode. + CRC_SD_I <= SD_R_I when DISK_RWn_I = '1' else WDATA_I; + + I_CONTROL: WF1772IP_CONTROL + port map( + CLK => CLK, + RESETn => RESETn, + A1 => A0, + A0 => A1, + RWn => RWn, + CSn => CSn, + DDEn => DDEn, + DR => DR_I, + CMD => CMD_I, + DSR => DSR_I, + TR => TR_I, + SR => SR_I, + MO => MO_I, + WR_PR => WR_PR_I, + SPINUP_RECTYPE => SP_RT_I, + SEEK_RNF => SEEK_RNF_I, + CRC_ERRFLAG => CRC_ERRFLAG_I, + LOST_DATA_TR00 => LD_TR00_I, + DRQ => DRQ_I, + DRQ_IPn => DRQ_IPn_I, + BUSY => BUSY_I, + AM_2_DISK => AM_2_DISK_I, + ID_AM => ID_AM_I, + DATA_AM => DATA_AM_I, + DDATA_AM => DDATA_AM_I, + CRC_ERR => CRC_ERR_I, + CRC_PRES => CRC_PRES_I, + TR_PRES => TR_PRES_I, + TR_CLR => TR_CLR_I, + TR_INC => TR_INC_I, + TR_DEC => TR_DEC_I, + SR_LOAD => SR_LOAD_I, + SR_INC => SR_INC_I, + TRACK_NR => TRACK_NR_I, + DR_CLR => DR_CLR_I, + DR_LOAD => DR_LOAD_I, + SHFT_LOAD_SD => SHFT_LOAD_SD_I, + SHFT_LOAD_ND => SHFT_LOAD_ND_I, + CRC_2_DISK => CRC_2_DISK_I, + DSR_2_DISK => DSR_2_DISK_I, + FF_2_DISK => FF_2_DISK_I, + PRECOMP_EN => PRECOMP_EN_I, + DATA_STRB => DATA_STRB_I, + DISK_RWn => DISK_RWn_I, + WPRTn => WPRTn, + TRACK00n => TR00n, + IPn => IPn, + DIRC => DIRC, + STEP => STEP, + WG => WG, + INTRQ => INTRQ + ); + + I_REGISTERS: WF1772IP_REGISTERS + port map( + CLK => CLK, + RESETn => RESETn, + CSn => CSn, + ADR(1) => A1, + ADR(0) => A0, + RWn => RWn, + DATA_IN => DATA_IN, + DATA_OUT => DATA_OUT_REG, + DATA_EN => DATA_EN_REG, + CMD => CMD_I, + TR => TR_I, + SR => SR_I, + DSR => DSR_I, + DR => DR_I, + SD_R => SD_R_I, + DATA_STRB => DATA_STRB_I, + DR_CLR => DR_CLR_I, + DR_LOAD => DR_LOAD_I, + TR_PRES => TR_PRES_I, + TR_CLR => TR_CLR_I, + TR_INC => TR_INC_I, + TR_DEC => TR_DEC_I, + TRACK_NR => TRACK_NR_I, + SR_LOAD => SR_LOAD_I, + SR_INC => SR_INC_I, + SHFT_LOAD_SD => SHFT_LOAD_SD_I, + SHFT_LOAD_ND => SHFT_LOAD_ND_I, + MOTOR_ON => MO_I, + WRITE_PROTECT => WR_PR_I, + SPINUP_RECTYPE => SP_RT_I, + SEEK_RNF => SEEK_RNF_I, + CRC_ERRFLAG => CRC_ERRFLAG_I, + LOST_DATA_TR00 => LD_TR00_I, + DRQ => DRQ_I, + DRQ_IPn => DRQ_IPn_I, + BUSY => BUSY_I, + DDEn => DDEn + ); + + I_DIGITAL_PLL: WF1772IP_DIGITAL_PLL + port map( + CLK => CLK, + RESETn => RESETn, + DDEn => DDEn, + HDTYPE => HDTYPE, + DISK_RWn => DISK_RWn_I, + RDn => RDn, + PLL_D => PLL_D_I, + PLL_DSTRB => PLL_DSTRB_I + ); + + I_AM_DETECTOR: WF1772IP_AM_DETECTOR + port map( + CLK => CLK, + RESETn => RESETn, + DDEn => DDEn, + DATA => PLL_D_I, + DATA_STRB => PLL_DSTRB_I, + ID_AM => ID_AM_I, + DATA_AM => DATA_AM_I, + DDATA_AM => DDATA_AM_I + ); + + I_CRC_LOGIC: WF1772IP_CRC_LOGIC + port map( + CLK => CLK, + RESETn => RESETn, + DDEn => DDEn, + DISK_RWn => DISK_RWn_I, + ID_AM => ID_AM_I, + DATA_AM => DATA_AM_I, + DDATA_AM => DDATA_AM_I, + SD => CRC_SD_I, + CRC_STRB => DATA_STRB_I, + CRC_2_DISK => CRC_2_DISK_I, + CRC_PRES => CRC_PRES_I, + CRC_SDOUT => CRC_SDOUT_I, + CRC_ERR => CRC_ERR_I + ); + + I_TRANSCEIVER: WF1772IP_TRANSCEIVER + port map( + CLK => CLK, + RESETn => RESETn, + DDEn => DDEn, + HDTYPE => HDTYPE, + ID_AM => ID_AM_I, + DATA_AM => DATA_AM_I, + DDATA_AM => DDATA_AM_I, + SHFT_LOAD_SD => SHFT_LOAD_SD_I, + DR => DR_I, + PRECOMP_EN => PRECOMP_EN_I, + AM_TYPE => AM_TYPE_I, + AM_2_DISK => AM_2_DISK_I, + CRC_2_DISK => CRC_2_DISK_I, + DSR_2_DISK => DSR_2_DISK_I, + FF_2_DISK => FF_2_DISK_I, + SR_SDOUT => DSR_I(7), + CRC_SDOUT => CRC_SDOUT_I, + WRn => WR_In, + WDATA => WDATA_I, + PLL_DSTRB => PLL_DSTRB_I, + PLL_D => PLL_D_I, + DATA_STRB => DATA_STRB_I, + SD_R => SD_R_I + ); +end architecture STRUCTURE; \ No newline at end of file diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_transceiver.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_transceiver.vhd new file mode 100644 index 0000000..c836716 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_transceiver.vhd @@ -0,0 +1,517 @@ +---------------------------------------------------------------------- +---- ---- +---- WD1772 compatible floppy disk controller IP Core. ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- Floppy disk controller with all features of the Western ---- +---- Digital WD1772-02 controller. ---- +---- ---- +---- The transceiver unit contains on the one hand the receiver ---- +---- part which strips off the clock signal from the data stream ---- +---- and on the other hand the transmitter unit which provides in ---- +---- the different modes (FM and MFM) all functions which are ---- +---- necessary to send data, CRC bytes, 'FF', '00' or the address ---- +---- marks. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2006A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/05 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- Revision 2K9A 2009/06/20 WF +-- MFM_In and MASK_SHFT have now synchronous reset to meet preset requirement. +-- + + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF1772IP_TRANSCEIVER is + port( + -- System control + CLK : in bit; -- must be 16MHz + RESETn : in bit; + + -- Data and Control: + HDTYPE : in bit; -- Floppy type HD or DD. + DDEn : in bit; -- Double density select (FM or MFM). + ID_AM : in bit; -- ID addressmark strobe. + DATA_AM : in Bit; -- Data addressmark strobe. + DDATA_AM : in Bit; -- Deleted data addressmark strobe. + SHFT_LOAD_SD : in bit; -- Indication for shift register load time. + DR : in bit_vector(7 downto 0); -- Content of the data register. + + -- Data strobes: + PLL_DSTRB : in bit; -- Clock strobe for RD serial data input. + DATA_STRB : buffer bit; + + -- Data strobe and data for the CRC during write operation: + WDATA : buffer bit; + + -- Encoder (logic to disk): + PRECOMP_EN : in bit; -- control signal for MFM write precompensation. + AM_TYPE : in bit; -- Write deleted address mark in MFM mode when 0. + AM_2_DISK : in bit; + DSR_2_DISK : in bit; + FF_2_DISK : in bit; + CRC_2_DISK : in bit; + SR_SDOUT : in std_logic; -- encoder's data input from the shift register (serial). + CRC_SDOUT : in bit; -- encoder's data input from the CRC unit (serial). + WRn : out bit; -- write output for the MFM drive containing clock and data. + + -- Decoder (disk to logic): + PLL_D : in bit; -- Serial data input. + SD_R : out bit -- Serial (decoded) data output. + ); +end WF1772IP_TRANSCEIVER; + +architecture BEHAVIOR of WF1772IP_TRANSCEIVER is +type MFM_STATES is (A_00, B_01, C_10); +type PRECOMP_VALUES is (EARLY, NOMINAL, LATE); +type DEC_STATES is (CLK_PHASE, DATA_PHASE); + +signal MFM_STATE : MFM_STATES; +signal NEXT_MFM_STATE : MFM_STATES; +signal PRECOMP : PRECOMP_VALUES; +signal DEC_STATE : DEC_STATES; +signal NEXT_DEC_STATE : DEC_STATES; + +signal FM_In : bit; + +signal CLKMASK : bit; -- Control for suppression of FM clock transitions. + +signal MFM_10_STRB : bit; +signal MFM_01_STRB : bit; + +signal WR_CNT : std_logic_vector(3 downto 0); +signal MFM_In : bit; + +signal AM_SHFT : bit_vector(31 downto 0); + +begin + -- ####################### encoder stuff ########################### + ADRMARK: process(RESETn, CLK) + -- This process provides the address mark data for both FM and MFM in + -- write to disk mode. In FM only one byte is written where in MFM + -- 3 sync bytes x"A1" and one data address mark is written. + -- In this process only the data address mark is provided. The only way + -- writing the ID address mark is the write track command. + begin + if RESETn = '0' then + AM_SHFT <= (others => '0'); + elsif CLK = '1' and CLK' event then + if AM_2_DISK = '1' and DATA_STRB = '1' then + AM_SHFT <= AM_SHFT (30 downto 0) & '0'; -- Shift out. + elsif AM_2_DISK = '0' and DDEn = '1' and AM_TYPE = '0' then -- FM mode. + AM_SHFT <= x"F8000000"; -- Load deleted FM address mark. + elsif AM_2_DISK = '0' and DDEn = '1' and AM_TYPE = '1' then -- FM mode. + AM_SHFT <= x"FB000000"; -- Load normal FM address mark. + elsif AM_2_DISK = '0' and DDEn = '0' and AM_TYPE = '0' then -- MFM mode deleted data mark. + AM_SHFT <= x"A1A1A1F8"; -- Load MFM syncs and address mark. + elsif AM_2_DISK = '0' and DDEn = '0' and AM_TYPE = '1' then -- Default: MFM mode normal data mark. + AM_SHFT <= x"A1A1A1FB"; -- Load MFM syncs and address mark. + end if; + end if; + end process ADRMARK; + + -- Input multiplexer: + WDATA <= AM_SHFT(31) when AM_2_DISK = '1' else -- Address mark data data. + To_Bit(SR_SDOUT) when DSR_2_DISK = '1' else -- Shift register data. + CRC_SDOUT when CRC_2_DISK = '1' else -- CRC data. + '1' when FF_2_DISK = '1' else '0'; -- Write zeros is default. + + -- Output multiplexer: + WRn <= '0' when FM_In = '0' and DDEn = '1' else -- FM portion. + '0' when MFM_In = '0' and DDEn = '0' else '1'; -- MFM portion and default. + + CLK_MASK: process(CLK) + -- This part of software controls the suppression of the clock pulses + -- during transmission of several FM special characters. During writing + -- 'normal' data to the disk, only 8 mask bits of the shift register are + -- used. During writing MFM sync and address mark bits, the register is + -- used with 32 mask bits. + variable MASK_SHFT : bit_vector(23 downto 0); + variable LOCK : boolean; + begin + if CLK = '1' and CLK' event then + if RESETn = '0' then + MASK_SHFT := (others => '1'); + LOCK := false; + -- Load the mask shift register just in time when the shift register is + -- loaded with valid data from the data register. + elsif SHFT_LOAD_SD = '1' and DDEn = '1' then -- FM mode. + case DR is + when x"F8" | x"F9" | x"FA" | x"FB" | x"FE" => MASK_SHFT := x"C7FFFF"; + when x"FC" => MASK_SHFT := x"D7FFFF"; + when x"F5" | x"F6" => MASK_SHFT := (others => '0'); -- Not allowed. + when others => MASK_SHFT := x"FFFFFF"; -- Normal data. + end case; + elsif SHFT_LOAD_SD = '1' and DDEn = '0' then -- MFM mode. + case DR is + when x"F5" => MASK_SHFT := x"FBFFFF"; -- Suppress clock pulse between bits 4 and 5. + when x"F6" => MASK_SHFT := x"F7FFFF"; -- Suppress clock pulse between bits 3 and 4. + when others => MASK_SHFT := x"FFFFFF"; -- Normal data. + end case; + elsif AM_2_DISK = '1' and DDEn = '1' and LOCK = false then -- FM mode. + MASK_SHFT := x"C7FFFF"; -- Load just once per AM_2_DISK rising edge. + LOCK := true; + elsif AM_2_DISK = '1' and DDEn = '0' and LOCK = false then -- MFM mode. + MASK_SHFT := x"FBFBFB"; -- Three syncs with suppressed clock pulse then transparent mask. + LOCK := true; + elsif DATA_STRB = '1' then -- shift as long as transmission is active + -- The Shift register is shifted left. After shifting the clockmasks out it is + -- transparent due to the '1's filled up from the left. + MASK_SHFT := MASK_SHFT(22 downto 0) & '1'; -- Shift left. + elsif AM_2_DISK = '0' then + LOCK := false; -- Release the lock after address mark has been written. + end if; + end if; + CLKMASK <= MASK_SHFT(23); + end process CLK_MASK; + + FM_ENCODER: process (RESETn, DATA_STRB, CLK) + -- For DD type floppies the data rate is 125kBps. Therefore there are 128 16-MHz clocks cycles + -- per FM bit. + -- For HD type floppies the data rate is 250kBps. Therefore there are 64 16-MHz clocks cycles + -- per FM bit. + -- The FM write pulse width is 1.375us for DD and 0.750us HD type floppies. + -- This process provides the FM encoded signal. The first pulse is in any case the clock + -- pulse and the second pulse is due to data. The FM encoding is very simple and therefore + -- self explaining. + variable CNT : std_logic_vector(7 downto 0); + begin + if RESETn = '0' then + FM_In <= '1'; + CNT := x"00"; + elsif CLK = '1' and CLK' event then + -- In case of HD type floppies the counter reaches a value of b"0100000" + -- In case of DD type floppies the counter reaches a value of b"1000000" + if DATA_STRB = '1' then + CNT := x"00"; + else + CNT := CNT + '1'; + end if; + -- The flux reversal pulses are centered between the DATA_STRB pulses. + -- In detail: the clock pulse appears in the middle of the first half + -- of the DATA_STRB period and the data pulse appears in the middle of + -- the second half. + case HDTYPE is + when '0' => -- DD type floppies: + if CNT > "00010101" and CNT <= "00101011" then + FM_In <= not CLKMASK; -- FM clock. + elsif CNT > "01010101" and CNT <= "01101011" then + FM_In <= not WDATA; -- FM data. + else + FM_In <= '1'; + end if; + when '1' => -- HD type floppies: + if CNT > "00001010" and CNT <= "00010110" then + FM_In <= not CLKMASK; -- FM clock. + elsif CNT > "00101010" and CNT <= "00110110" then + FM_In <= not WDATA; -- FM data. + else + FM_In <= '1'; + end if; + end case; + end if; + end process FM_ENCODER; + + MFM_ENCODE_REG: process(RESETn, CLK) + -- This process is the first portion of the more complicated MFM encoder. It can be interpreted + -- as a Moore machine. This part is the current state register. + begin + if RESETn = '0' then + MFM_STATE <= A_00; + elsif CLK = '1' and CLK' event then + MFM_STATE <= NEXT_MFM_STATE; + end if; + end process MFM_ENCODE_REG; + + MFM_ENCODE_LOGIC: process(MFM_STATE, WDATA, DATA_STRB) + -- Rules for Encoding: + -- transitions are never located at the mid point of a 'zero'. + -- transistions are always located at the mid point of a '1'. + -- no transitions at the borders of a '1'. + -- transitions appear between two adjacent 'zeros'. + -- states are as follows: + -- A_00: idle state, no transition. + -- B_01: transistion between the MFM clock edges. + -- C_10: transition on the leading MFM clock edges. + -- The timing of the MFM output is done in the process MFM_WR_OUT. + begin + case MFM_STATE is + when A_00 => + if WDATA = '0' and DATA_STRB = '1' then + NEXT_MFM_STATE <= C_10; + elsif WDATA = '1' and DATA_STRB = '1' then + NEXT_MFM_STATE <= B_01; + else + NEXT_MFM_STATE <= A_00; -- Stay, if there is no strobe. + end if; + when C_10 => + if WDATA = '0' and DATA_STRB = '1' then + NEXT_MFM_STATE <= C_10; + elsif WDATA = '1' and DATA_STRB = '1' then + NEXT_MFM_STATE <= B_01; + else + NEXT_MFM_STATE <= C_10; -- Stay, if there is no strobe. + end if; + when B_01 => + if WDATA = '0' and DATA_STRB = '1' then + NEXT_MFM_STATE <= A_00; + elsif WDATA = '1' and DATA_STRB = '1' then + NEXT_MFM_STATE <= B_01; + else + NEXT_MFM_STATE <= B_01; -- Stay, if there is no strobe. + end if; + end case; + end process MFM_ENCODE_LOGIC; + + MFM_PRECOMPENSATION: process(RESETn, CLK) + -- The write pattern is adjusted in the MFM write timing process as follows: + -- after DATA_STRB (the duty cycle of this strobe is exactly one CLK) the + -- incoming data is bufferd in WRITEPATTERN. After the following DATA_STRB + -- the WDATA is shifted through WRITEPATTERN. After further DATA_STRBs the + -- WRITEPATTERN consists of previous, current and next WDATA like this: + -- WRITEPATTERN(3) is the second previous WDATA. + -- WRITEPATTERN(2) is the previous WDATA. + -- WRITEPATTERN(1) is the current WDATA to be sent. + -- WRITEPATTERN(0) is the next WDATA to be sent. + variable WRITEPATTERN : bit_vector(3 downto 0); + begin + if RESETn = '0' then + PRECOMP <= NOMINAL; + WRITEPATTERN := "0000"; + elsif CLK = '1' and CLK' event then + if DATA_STRB = '1' then + WRITEPATTERN := WRITEPATTERN(2 downto 0) & WDATA; -- shift left + end if; + if PRECOMP_EN = '0' then + PRECOMP <= NOMINAL; -- no precompensation + else + case WRITEPATTERN is + when "1110" | "0110" => PRECOMP <= EARLY; + when "1011" | "0011" => PRECOMP <= LATE; + when "0001" => PRECOMP <= EARLY; + when "1000" => PRECOMP <= LATE; + when others => PRECOMP <= NOMINAL; + end case; + end if; + end if; + end process MFM_PRECOMPENSATION; + + MFM_STROBES: process (RESETn, DATA_STRB, CLK) + -- For the MFM frequency is 250 kBps for DD type floppies, there are 64 + -- 16 MHz clock cycles per MFM bit and for HD type floppies, which have + -- 500 kBps there are 32 16MHz clock pulses for one MFM bit. + -- The MFM state machine (Moore) switches on the DATA_STRB. + -- During one cycle there are the two further strobes MFM_10_STRB and + -- MFM_01_STRB which control the MFM output in the process MFM_WR_OUT. + -- The strobes are centered in the middle of the first half and in the + -- middle of the second half of the DATA_STRB cycle. + variable CNT : std_logic_vector(5 downto 0); + begin + if RESETn = '0' then + CNT := "000000"; + elsif CLK = '1' and CLK' event then + if DATA_STRB = '1' then + CNT := (others => '0'); + else + CNT := CNT + '1'; + end if; + if HDTYPE = '1' then + case CNT is + -- encoder timing for MFM and HD type floppies. + when "000100" => MFM_10_STRB <= '1'; MFM_01_STRB <= '0'; -- Pulse centered in the first half. + when "010100" => MFM_10_STRB <= '0'; MFM_01_STRB <= '1'; -- Pulse centered in the second half. + when others => MFM_10_STRB <= '0'; MFM_01_STRB <= '0'; + end case; + else + case CNT is + -- encoder timing for MFM and DD type floppies. + when "001010" => MFM_10_STRB <= '1'; MFM_01_STRB <= '0'; -- Pulse centered in the first half. + when "101000" => MFM_10_STRB <= '0'; MFM_01_STRB <= '1'; -- Pulse centered in the second half. + when others => MFM_10_STRB <= '0'; MFM_01_STRB <= '0'; + end case; + end if; + end if; + end process MFM_STROBES; + + -- MFM_WR_TIMING generates the timing for the write pulses which are + -- required by a MFM device like floppy disk drive. The pulse timing + -- meets the timing of the MFM data with pulse width of 700ns +/- 100ns + -- depending on write precompensation. + -- The original WD1772 (CLK = 8MHz) data timing was as follows: + -- The output is asserted as long as CNT is active; in detail + -- this are 4,5; 5,5 or 6,5 CLK cycles depending on the write + -- precompensation. + -- The new design which works with a 16MHz clock requires the following + -- timing: 9; 11 or 13 CLK cycles depending on the writeprecompensation + -- for DD floppies and 5; 6 or 7 CLK cycles depending on the write + -- precompensation for HD floppies. + -- To meet the timing requirements of half clocks + -- the WRn is controlled by the following three processes where the one + -- syncs on the positive clock edge and the other on the negative. + -- For more information on the WTn timing see the datasheet of the + -- WD177x floppy disc controller. + + MFM_WR_TIMING: process(RESETn, CLK) + variable CLKMASK_MFM : bit; + begin + if RESETn = '0' then + WR_CNT <= x"F"; + elsif CLK = '1' and CLK' event then + if DATA_STRB = '1' then + -- The CLKMASK_MFM is synchronised to DATA_STRB. This brings one strobe latency. + -- The timing in connection with the data is correct because the MFM encoder state machine + -- causes the data to be 1 DATA_STRB late too. + CLKMASK_MFM := CLKMASK; + end if; + if MFM_STATE = C_10 and MFM_10_STRB = '1' and CLKMASK_MFM = '1' then + WR_CNT <= x"0"; + elsif MFM_STATE = B_01 and MFM_01_STRB = '1' then + WR_CNT <= x"0"; + elsif WR_CNT < x"F" then + WR_CNT <= WR_CNT + '1'; + end if; + end if; + end process MFM_WR_TIMING; + + MFM_WR_OUT: process + begin + wait until CLK = '1' and CLK' event; + if RESETn = '0' then + MFM_In <= '1'; + else + case HDTYPE is + when '1' => -- HD type. + if PRECOMP = EARLY and WR_CNT > x"0" and WR_CNT <= x"9" then + MFM_In <= '0'; -- 9,0 clock cycles for WRn --> early timing + elsif PRECOMP = NOMINAL and WR_CNT > x"0" and WR_CNT <= x"8" then + MFM_In <= '0'; -- 8,0 clock cycles for WRn --> nominal timing + elsif PRECOMP = LATE and WR_CNT > x"0" and WR_CNT <= x"7" then + MFM_In <= '0'; -- 7,0 clock cycles for WRn --> late timing + else + MFM_In <= '1'; + end if; + when '0' => -- DD type. + if PRECOMP = EARLY and WR_CNT > x"0" and WR_CNT <= x"D" then + MFM_In <= '0'; -- 13,0 clock cycles for WRn --> early timing + elsif PRECOMP = NOMINAL and WR_CNT > x"0" and WR_CNT <= x"B" then + MFM_In <= '0'; -- 11,0 clock cycles for WRn --> nominal timing + elsif PRECOMP = LATE and WR_CNT > x"0" and WR_CNT <= x"9" then + MFM_In <= '0'; -- 9,0 clock cycles for WRn --> late timing + else + MFM_In <= '1'; + end if; + end case; + end if; + end process MFM_WR_OUT; + + -- ####################### Decoder stuff ########################### + -- The decoding of the serial FM or MFM encoded data stream + -- is done in the following two processes (Moore machine). + -- The decoder works in principle like a simple toggle Flip-Flop. + -- It is important to synchronise it in a way, that the clock + -- pulses are separated from the data pulses. The principle + -- works for both FM and MFM data due to the digital phase + -- locked loop, which delivers the serial data and the clock + -- strobe. In general this decoder can be understood as the + -- data separator where the digital phase locked loop provides + -- the FM or the MFM decoding. The data separation lives from + -- the fact, that FM and also MFM encoded signals consist of a + -- mixture of alternating data and clock pulses. + -- FM works as follows: + -- every first pulse of the FM signal is a clock pulse and every + -- second pulse is a logic '1' of the data. A missing second + -- pulse represents a logic '0' of the data. + -- MFM works as follows: + -- every first pulse of the MFM signal is a clock pulse. The coding + -- principle causes clock pulses to be absent in some conditions. + -- Every second pulse is a logic '1' of the data. A missing second + -- pulse represents a logic '0' of the data. + -- So FM and MFM compared, the data is represented directly by the + -- second pulses and the data separator has to look only for these. + -- The missing MFM clock pulses do not cause a problem because the + -- digital PLL used in conjunction with this data separator fills + -- up the clock pulses and delivers a PLL_DSTRB containing aequidistant + -- clock strobes and data strobes. + + DEC_REG: process(RESETn, CLK) + begin + if RESETn = '0' then + DEC_STATE <= CLK_PHASE; + elsif CLK = '1' and CLK' event then + DEC_STATE <= NEXT_DEC_STATE; + end if; + end process DEC_REG; + + DEC_LOGIC: process(DEC_STATE, ID_AM, DATA_AM, DDATA_AM, PLL_DSTRB, PLL_D) + begin + case DEC_STATE is + when CLK_PHASE => + if PLL_DSTRB = '1' then + NEXT_DEC_STATE <= DATA_PHASE; + else + NEXT_DEC_STATE <= CLK_PHASE; + end if; + DATA_STRB <= '0'; -- Inactive during clock pulse time. + SD_R <= '0'; -- Inactive during clock pulse time. + when DATA_PHASE => + if ID_AM = '1' or DATA_AM = '1' or DDATA_AM = '1' then + -- Here the state machine is synchronised + -- to separate data and clock pulses correctly. + NEXT_DEC_STATE <= CLK_PHASE; + elsif PLL_DSTRB = '1' then + NEXT_DEC_STATE <= CLK_PHASE; + else + NEXT_DEC_STATE <= DATA_PHASE; + end if; + -- During the data phase valid data appears at SD. + -- The data is valid during DATA_STRB. + DATA_STRB <= PLL_DSTRB; + SD_R <= PLL_D; + end case; + end process DEC_LOGIC; +end architecture BEHAVIOR; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_gpio.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_gpio.vhd new file mode 100644 index 0000000..7660aa2 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_gpio.vhd @@ -0,0 +1,141 @@ +---------------------------------------------------------------------- +---- ---- +---- ATARI MFP compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- MC68901 compatible multi function port core. ---- +---- ---- +---- This are the SUSKA MFP IP core's general purpose I/Os. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF68901IP_GPIO is + port ( -- System control: + CLK : in bit; + RESETn : in bit; + + -- Asynchronous bus control: + DSn : in bit; + CSn : in bit; + RWn : in bit; + + -- Data and Adresses: + RS : in bit_vector(5 downto 1); + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_OUT_EN : out bit; + + -- Timer controls: + AER_4 : out bit; + AER_3 : out bit; + + GPIP_IN : in bit_vector(7 downto 0); + GPIP_OUT : out bit_vector(7 downto 0); + GPIP_OUT_EN : buffer bit_vector(7 downto 0); + GP_INT : out bit_vector(7 downto 0) + ); +end entity WF68901IP_GPIO; + +architecture BEHAVIOR of WF68901IP_GPIO is +signal GPDR : bit_vector(7 downto 0); +signal DDR : bit_vector(7 downto 0); +signal AER : bit_vector(7 downto 0); +signal GPDR_I : bit_vector(7 downto 0); +begin + -- These two bits control the timers A and B pulse width operation and the + -- timers A and B event count operation. + AER_4 <= AER(4); + AER_3 <= AER(3); + -- This statement provides 8 XOR units setting the desired interrupt polarity. + -- While the level control is done here, the edge triggering is provided by + -- the interrupt control hardware. The level control is individually for each + -- GPIP port pin. The interrupt edge trigger unit must operate in any case on + -- the low to high transistion of the respective port pin. + GP_INT <= AER xnor GPIP_IN; + + GPIO_REGISTERS: process(RESETn, CLK) + begin + if RESETn = '0' then + GPDR <= (others => '0'); + DDR <= (others => '0'); + AER <= (others => '0'); + elsif CLK = '1' and CLK' event then + if CSn = '0' and DSn = '0' and RWn = '0' then + case RS is + when "00000" => GPDR <= DATA_IN; + when "00001" => AER <= DATA_IN; + when "00010" => DDR <= DATA_IN; + when others => null; + end case; + end if; + end if; + end process GPIO_REGISTERS; + GPIP_OUT <= GPDR; -- Port outputs. + GPIP_OUT_EN <= DDR; -- The DDR is capable to control bitwise the GPIP. + DATA_OUT_EN <= '1' when CSn = '0' and DSn = '0' and RWn = '1' and RS <= "00010" else '0'; + DATA_OUT <= DDR when CSn = '0' and DSn = '0' and RWn = '1' and RS = "00010" else + AER when CSn = '0' and DSn = '0' and RWn = '1' and RS = "00001" else + GPDR_I when CSn = '0' and DSn = '0' and RWn = '1' and RS = "00000" else (others => '0'); + + P_GPDR: process(GPIP_IN, GPIP_OUT_EN, GPDR) + -- Read back control: Read the port pins, if the data direction is configured as input. + -- Read the respective GPDR register bit, if the data direction is configured as output. + begin + for i in 7 downto 0 loop + if GPIP_OUT_EN(i) = '1' then -- Port is configured output. + GPDR_I(i) <= GPDR(i); + else + GPDR_I(i) <= GPIP_IN(i); -- Port is configured input. + end if; + end loop; + end process P_GPDR; +end architecture BEHAVIOR; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_interrupts.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_interrupts.vhd new file mode 100644 index 0000000..91417f8 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_interrupts.vhd @@ -0,0 +1,391 @@ +---------------------------------------------------------------------- +---- ---- +---- ATARI MFP compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- MC68901 compatible multi function port core. ---- +---- ---- +---- This is the SUSKA MFP IP core interrupt logic file. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/06/03 WF +-- Fixed Pending register logic. +-- Revision 2K9A 2009/06/20 WF +-- Fixed interrupt polarity for TA_I and TB_I. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF68901IP_INTERRUPTS is + port ( -- System control: + CLK : in bit; + RESETn : in bit; + + -- Asynchronous bus control: + DSn : in bit; + CSn : in bit; + RWn : in bit; + + -- Data and Adresses: + RS : in bit_vector(5 downto 1); + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_OUT_EN : out bit; + + -- Interrupt control: + IACKn : in bit; + IEIn : in bit; + IEOn : out bit; + IRQn : out bit; + + -- Interrupt sources: + GP_INT : in bit_vector(7 downto 0); + + AER_4 : in bit; + AER_3 : in bit; + TAI : in bit; + TBI : in bit; + TA_PWM : in bit; + TB_PWM : in bit; + TIMER_A_INT : in bit; + TIMER_B_INT : in bit; + TIMER_C_INT : in bit; + TIMER_D_INT : in bit; + + RCV_ERR : in bit; + TRM_ERR : in bit; + RCV_BUF_F : in bit; + TRM_BUF_E : in bit + ); +end entity WF68901IP_INTERRUPTS; + +architecture BEHAVIOR of WF68901IP_INTERRUPTS is +-- Interrupt state machine: +type INT_STATES is (SCAN, REQUEST, VECTOR_OUT); +signal INT_STATE : INT_STATES; +-- The registers: +signal IERA : bit_vector(7 downto 0); +signal IERB : bit_vector(7 downto 0); +signal IPRA : bit_vector(7 downto 0); +signal IPRB : bit_vector(7 downto 0); +signal ISRA : bit_vector(7 downto 0); +signal ISRB : bit_vector(7 downto 0); +signal IMRA : bit_vector(7 downto 0); +signal IMRB : bit_vector(7 downto 0); +signal VR : bit_vector(7 downto 3); +-- Interconnect: +signal VECT_NUMBER : bit_vector(7 downto 0); +signal INT_SRC : bit_vector(15 downto 0); +signal INT_SRC_EDGE : bit_vector(15 downto 0); +signal INT_ENA : bit_vector(15 downto 0); +signal INT_MASK : bit_vector(15 downto 0); +signal INT_PENDING : bit_vector(15 downto 0); +signal INT_SERVICE : bit_vector(15 downto 0); +signal INT_PASS : bit_vector(15 downto 0); +signal INT_OUT : bit_vector(15 downto 0); +signal GP_INT_4 : bit; +signal GP_INT_3 : bit; +begin + -- Interrupt source for the GPI_4 and GPI_3 is normally the respective port pin. + -- But when the timers operate in their PWM modes, the GPI_4 and GPI_3 are associated + -- to timer A and timer B. + -- The xor logic provides polarity control for the interrupt transition. Be aware, + -- that the PWM signals cause an interrupt on the opposite transition like the + -- respective GPIP port pins (with the same AER settings). + --GP_INT_4 <= GP_INT(4) when TA_PWM = '0' else TAI xor AER_4; + --GP_INT_3 <= GP_INT(3) when TB_PWM = '0' else TBI xor AER_3; + GP_INT_4 <= GP_INT(4) when TA_PWM = '0' else TAI xnor AER_4; -- This should be correct. + GP_INT_3 <= GP_INT(3) when TB_PWM = '0' else TBI xnor AER_3; + + + -- Interrupt source priority sorted (15 = highest): + INT_SRC <= GP_INT(7 downto 6) & TIMER_A_INT & RCV_BUF_F & RCV_ERR & TRM_BUF_E & TRM_ERR & TIMER_B_INT & + GP_INT(5) & GP_INT_4 & TIMER_C_INT & TIMER_D_INT & GP_INT_3 & GP_INT(2 downto 0); + + INT_ENA <= IERA & IERB; + INT_MASK <= IMRA & IMRB; + INT_PENDING <= IPRA & IPRB; + INT_SERVICE <= ISRA & ISRB; + INT_OUT <= INT_PENDING and INT_MASK; -- Masking: + + -- Enable the daisy chain, if there is no pending interrupt and + -- the interrupt state machine is not in service. + IEOn <= '0' when INT_OUT = x"0000" and INT_STATE = SCAN else '1'; + + -- Interrupt request: + IRQn <= '0' when INT_OUT /= x"0000" and INT_STATE = REQUEST else '1'; + + EDGE_ENA: process(RESETn, CLK) + -- These are the 16 edge detectors of the 16 interrupt input sources. This + -- process also provides the disabling or enabling via the IERA and IERB registers. + variable LOCK : bit_vector(15 downto 0); + begin + if RESETn = '0' then + INT_SRC_EDGE <= x"0000"; + LOCK := x"0000"; + elsif CLK = '1' and CLK' event then + for i in 15 downto 0 loop + if INT_SRC(i) = '1' and INT_ENA(i) = '1' and LOCK(i) = '0' then + LOCK(i) := '1'; + INT_SRC_EDGE(i) <= '1'; + elsif INT_SRC(i) = '0' then + LOCK(i) := '0'; + INT_SRC_EDGE(i) <= '0'; + else + INT_SRC_EDGE(i) <= '0'; + end if; + end loop; + end if; + end process EDGE_ENA; + + INT_REGISTERS: process(RESETn, CLK) + begin + if RESETn = '0' then + IERA <= (others => '0'); + IERB <= (others => '0'); + IPRA <= (others => '0'); + IPRB <= (others => '0'); + ISRA <= (others => '0'); + ISRB <= (others => '0'); + IMRA <= (others => '0'); + IMRB <= (others => '0'); + elsif CLK = '1' and CLK' event then + if CSn = '0' and DSn = '0' and RWn = '0' then + case RS is + when "00011" => IERA <= DATA_IN; -- Enable A. + when "00100" => IERB <= DATA_IN; -- Enable B. + when "00101" => + -- Only a '0' can be written to the pending register. + for i in 7 downto 0 loop + if DATA_IN(i) = '0' then + IPRA(i) <= '0'; -- Pending A. + end if; + end loop; + when "00110" => + -- Only a '0' can be written to the pending register. + for i in 7 downto 0 loop + if DATA_IN(i) = '0' then + IPRB(i) <= '0'; -- Pending B. + end if; + end loop; + when "00111" => + -- Only a '0' can be written to the in service register. + for i in 7 downto 0 loop + if DATA_IN(i) = '0' then + ISRA(i) <= '0'; -- In Service A. + end if; + end loop; + when "01000" => + -- Only a '0' can be written to the in service register. + for i in 7 downto 0 loop + if DATA_IN(i) = '0' then + ISRB(i) <= '0'; -- In Service B. + end if; + end loop; + when "01001" => IMRA <= DATA_IN; -- Mask A. + when "01010" => IMRB <= DATA_IN; -- Mask B. + when "01011" => VR <= DATA_IN(7 downto 3); -- Vector register. + when others => null; + end case; + end if; + + -- Pending register: + -- set and clear bit logic. + for i in 15 downto 8 loop + if INT_SRC_EDGE(i) = '1' then + IPRA(i-8) <= '1'; + elsif INT_ENA(i) = '0' then + IPRA(i-8) <= '0'; -- Clear by disabling the channel. + elsif INT_PASS(i) = '1' then + IPRA(i-8) <= '0'; -- Clear by passing the interrupt. + end if; + end loop; + for i in 7 downto 0 loop + if INT_SRC_EDGE(i) = '1' then + IPRB(i) <= '1'; + elsif INT_ENA(i) = '0' then + IPRB(i) <= '0'; -- Clear by disabling the channel. + elsif INT_PASS(i) = '1' then + IPRB(i) <= '0'; -- Clear by passing the interrupt. + end if; + end loop; + + -- In-Service register: + -- Set bit logic, VR(3) is the service register enable. + for i in 15 downto 8 loop + if INT_OUT(i) = '1' and INT_PASS(i) = '1' and VR(3) = '1' then + ISRA(i-8) <= '1'; + end if; + end loop; + for i in 7 downto 0 loop + if INT_OUT(i) = '1' and INT_PASS(i) = '1' and VR(3) = '1' then + ISRB(i) <= '1'; + end if; + end loop; + end if; + end process INT_REGISTERS; + DATA_OUT_EN <= '1' when CSn = '0' and DSn = '0' and RWn = '1' and RS > "00010" and RS <= "01011" else '1' when INT_STATE = VECTOR_OUT else '0'; + + DATA_OUT <= IERA when CSn = '0' and DSn = '0' and RWn = '1' and RS = "00011" else + IERB when CSn = '0' and DSn = '0' and RWn = '1' and RS = "00100" else + IPRA when CSn = '0' and DSn = '0' and RWn = '1' and RS = "00101" else + IPRB when CSn = '0' and DSn = '0' and RWn = '1' and RS = "00110" else + ISRA when CSn = '0' and DSn = '0' and RWn = '1' and RS = "00111" else + ISRB when CSn = '0' and DSn = '0' and RWn = '1' and RS = "01000" else + IMRA when CSn = '0' and DSn = '0' and RWn = '1' and RS = "01001" else + IMRB when CSn = '0' and DSn = '0' and RWn = '1' and RS = "01010" else + VR & "000" when CSn = '0' and DSn = '0' and RWn = '1' and RS = "01011" else + VECT_NUMBER when INT_STATE = VECTOR_OUT else x"00"; + + P_INT_STATE : process(RESETn, CLK) + begin + if RESETn = '0' then + INT_STATE <= SCAN; + elsif CLK = '1' and CLK' event then + case INT_STATE is + when SCAN => + INT_PASS <= x"0000"; + -- Automatic End of Interrupt mode. Service register disabled. + -- The MFP does not respond for an interrupt acknowledge cycle for an uninitialized + -- vector number (VR(7 downto 4) = x"0"). + if INT_OUT /= x"0000" and VR(7 downto 4) /= x"0" and VR(3) = '0' and IEIn = '0' then + INT_STATE <= REQUEST; -- Non masked interrupt is pending. + -- The following 16 are the Software end of interrupt mode. Service register enabled. + -- The MFP does not respond for an interrupt acknowledge cycle for an uninitialized + -- vector number (VR(7 downto 4) = x"0"). The interrupts are prioritized. + elsif INT_OUT /= x"0000" and VR(7 downto 4) /= x"0" and VR(3) = '1' and IEIn = '0' then + if INT_OUT (15) = '1' and INT_SERVICE(15) = '0' then + INT_STATE <= REQUEST; + elsif INT_OUT (14) = '1' and INT_SERVICE(15 downto 14) = "00" then + INT_STATE <= REQUEST; + elsif INT_OUT (13) = '1' and INT_SERVICE(15 downto 13) = "000" then + INT_STATE <= REQUEST; + elsif INT_OUT (12) = '1' and INT_SERVICE(15 downto 12) = x"0" then + INT_STATE <= REQUEST; + elsif INT_OUT (11) = '1' and INT_SERVICE(15 downto 11) = x"0" & '0' then + INT_STATE <= REQUEST; + elsif INT_OUT (10) = '1' and INT_SERVICE(15 downto 10) = x"0" & "00" then + INT_STATE <= REQUEST; + elsif INT_OUT (9) = '1' and INT_SERVICE(15 downto 9) = x"0" & "000" then + INT_STATE <= REQUEST; + elsif INT_OUT (8) = '1' and INT_SERVICE(15 downto 8) = x"00" then + INT_STATE <= REQUEST; + elsif INT_OUT (7) = '1' and INT_SERVICE(15 downto 7) = x"00" & '0' then + INT_STATE <= REQUEST; + elsif INT_OUT (6) = '1' and INT_SERVICE(15 downto 6) = x"00" & "00" then + INT_STATE <= REQUEST; + elsif INT_OUT (5) = '1' and INT_SERVICE(15 downto 5) = x"00" & "000" then + INT_STATE <= REQUEST; + elsif INT_OUT (4) = '1' and INT_SERVICE(15 downto 4) = x"000" then + INT_STATE <= REQUEST; + elsif INT_OUT (3) = '1' and INT_SERVICE(15 downto 3) = x"000" & '0' then + INT_STATE <= REQUEST; + elsif INT_OUT (2) = '1' and INT_SERVICE(15 downto 2) = x"000" & "00" then + INT_STATE <= REQUEST; + elsif INT_OUT (1) = '1' and INT_SERVICE(15 downto 1) = x"000" & "000" then + INT_STATE <= REQUEST; + elsif INT_OUT (0) = '1' and INT_SERVICE(15 downto 0) = x"0000" then + INT_STATE <= REQUEST; + else + INT_STATE <= SCAN; -- Wait for interrupt. + end if; + else + INT_STATE <= SCAN; + end if; + when REQUEST => + if IACKn = '0' and DSn = '0' then -- Vectored interrupt mode. + INT_STATE <= VECTOR_OUT; -- Non masked interrupt is pending. + if INT_OUT(15) = '1' then + INT_PASS(15) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"F"; -- GPI 7. + elsif INT_OUT(14) = '1' then + INT_PASS(14) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"E"; -- GPI 6. + elsif INT_OUT(13) = '1' then + INT_PASS(13) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"D"; -- TIMER A. + elsif INT_OUT(12) = '1' then + INT_PASS(12) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"C"; -- Receive buffer full. + elsif INT_OUT(11) = '1' then + INT_PASS(11) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"B"; -- Receiver error. + elsif INT_OUT(10) = '1' then + INT_PASS(10) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"A"; -- Transmit buffer empty. + elsif INT_OUT(9) = '1' then + INT_PASS(9) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"9"; -- Transmit error. + elsif INT_OUT(8) = '1' then + INT_PASS(8) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"8"; -- Timer B. + elsif INT_OUT(7) = '1' then + INT_PASS(7) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"7"; -- GPI 5. + elsif INT_OUT(6) = '1' then + INT_PASS(6) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"6"; -- GPI 4. + elsif INT_OUT(5) = '1' then + INT_PASS(5) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"5"; -- Timer C. + elsif INT_OUT(4) = '1' then + INT_PASS(4) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"4"; -- Timer D. + elsif INT_OUT(3) = '1' then + INT_PASS(3) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"3"; -- GPI 3. + elsif INT_OUT(2) = '1' then + INT_PASS(2) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"2"; -- GPI 2. + elsif INT_OUT(1) = '1' then + INT_PASS(1) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"1"; -- GPI 1. + elsif INT_OUT(0) = '1' then + INT_PASS(0) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"0"; -- GPI 0. + end if; + -- Polled interrupt mode: End of interrupt by writing to the pending registers. + elsif CSn = '0' and DSn = '0' and RWn = '0' and (RS = "00101" or RS = "00110") then + INT_STATE <= SCAN; + else + INT_STATE <= REQUEST; -- Wait. + end if; + when VECTOR_OUT => + INT_PASS <= x"0000"; + if DSn = '1' or IACKn = '1' then + INT_STATE <= SCAN; -- Finished. + else + INT_STATE <= VECTOR_OUT; -- Wait for processor to read the vector. + end if; + end case; + end if; + end process P_INT_STATE; +end architecture BEHAVIOR; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_pkg.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_pkg.vhd new file mode 100644 index 0000000..73c0cdc --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_pkg.vhd @@ -0,0 +1,263 @@ +---------------------------------------------------------------------- +---- ---- +---- ATARI MFP compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- MC68901 compatible multi function port core. ---- +---- ---- +---- This is the package file containing the component ---- +---- declarations. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- + +library ieee; +use ieee.std_logic_1164.all; + +package WF68901IP_PKG is +component WF68901IP_USART_TOP + port ( CLK : in bit; + RESETn : in bit; + DSn : in bit; + CSn : in bit; + RWn : in bit; + RS : in bit_vector(5 downto 1); + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_OUT_EN : out bit; + RC : in bit; + TC : in bit; + SI : in bit; + SO : out bit; + SO_EN : out bit; + RX_ERR_INT : out bit; + RX_BUFF_INT : out bit; + TX_ERR_INT : out bit; + TX_BUFF_INT : out bit; + RRn : out bit; + TRn : out bit + ); +end component; + +component WF68901IP_USART_CTRL + port ( + CLK : in bit; + RESETn : in bit; + DSn : in bit; + CSn : in bit; + RWn : in bit; + RS : in bit_vector(5 downto 1); + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_OUT_EN : out bit; + RX_SAMPLE : in bit; + RX_DATA : in bit_vector(7 downto 0); + TX_DATA : out bit_vector(7 downto 0); + SCR_OUT : out bit_vector(7 downto 0); + BF : in bit; + BE : in bit; + FE : in bit; + OE : in bit; + UE : in bit; + PE : in bit; + M_CIP : in bit; + FS_B : in bit; + TX_END : in bit; + CL : out bit_vector(1 downto 0); + ST : out bit_vector(1 downto 0); + FS_CLR : out bit; + RSR_READ : out bit; + TSR_READ : out bit; + UDR_READ : out bit; + UDR_WRITE : out bit; + LOOPBACK : out bit; + SDOUT_EN : out bit; + SD_LEVEL : out bit; + CLK_MODE : out bit; + RE : out bit; + TE : out bit; + P_ENA : out bit; + P_EOn : out bit; + SS : out bit; + BR : out bit + ); +end component; + +component WF68901IP_USART_TX + port ( + CLK : in bit; + RESETn : in bit; + SCR : in bit_vector(7 downto 0); + TX_DATA : in bit_vector(7 downto 0); + SDATA_OUT : out bit; + TXCLK : in bit; + CL : in bit_vector(1 downto 0); + ST : in bit_vector(1 downto 0); + TE : in bit; + BR : in bit; + P_ENA : in bit; + P_EOn : in bit; + UDR_WRITE : in bit; + TSR_READ : in bit; + CLK_MODE : in bit; + TX_END : out bit; + UE : out bit; + BE : out bit + ); +end component; + +component WF68901IP_USART_RX + port ( + CLK : in bit; + RESETn : in bit; + SCR : in bit_vector(7 downto 0); + RX_SAMPLE : out bit; + RX_DATA : out bit_vector(7 downto 0); + RXCLK : in bit; + SDATA_IN : in bit; + CL : in bit_vector(1 downto 0); + ST : in bit_vector(1 downto 0); + P_ENA : in bit; + P_EOn : in bit; + CLK_MODE : in bit; + RE : in bit; + FS_CLR : in bit; + SS : in bit; + RSR_READ : in bit; + UDR_READ : in bit; + M_CIP : out bit; + FS_B : out bit; + BF : out bit; + OE : out bit; + PE : out bit; + FE : out bit + ); +end component; + +component WF68901IP_INTERRUPTS + port ( + CLK : in bit; + RESETn : in bit; + DSn : in bit; + CSn : in bit; + RWn : in bit; + RS : in bit_vector(5 downto 1); + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_OUT_EN : out bit; + IACKn : in bit; + IEIn : in bit; + IEOn : out bit; + IRQn : out bit; + GP_INT : in bit_vector(7 downto 0); + AER_4 : in bit; + AER_3 : in bit; + TAI : in bit; + TBI : in bit; + TA_PWM : in bit; + TB_PWM : in bit; + TIMER_A_INT : in bit; + TIMER_B_INT : in bit; + TIMER_C_INT : in bit; + TIMER_D_INT : in bit; + RCV_ERR : in bit; + TRM_ERR : in bit; + RCV_BUF_F : in bit; + TRM_BUF_E : in bit + ); +end component; + +component WF68901IP_GPIO + port ( + CLK : in bit; + RESETn : in bit; + DSn : in bit; + CSn : in bit; + RWn : in bit; + RS : in bit_vector(5 downto 1); + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_OUT_EN : out bit; + AER_4 : out bit; + AER_3 : out bit; + GPIP_IN : in bit_vector(7 downto 0); + GPIP_OUT : out bit_vector(7 downto 0); + GPIP_OUT_EN : out bit_vector(7 downto 0); + GP_INT : out bit_vector(7 downto 0) + ); +end component; + +component WF68901IP_TIMERS + port ( + CLK : in bit; + RESETn : in bit; + DSn : in bit; + CSn : in bit; + RWn : in bit; + RS : in bit_vector(5 downto 1); + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_OUT_EN : out bit; + XTAL1 : in bit; + TAI : in bit; + TBI : in bit; + AER_4 : in bit; + AER_3 : in bit; + TA_PWM : out bit; + TB_PWM : out bit; + TAO : out bit; + TBO : out bit; + TCO : out bit; + TDO : out bit; + TIMER_A_INT : out bit; + TIMER_B_INT : out bit; + TIMER_C_INT : out bit; + TIMER_D_INT : out bit + ); +end component; + +end WF68901IP_PKG; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_timers.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_timers.vhd new file mode 100644 index 0000000..b339af5 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_timers.vhd @@ -0,0 +1,533 @@ +---------------------------------------------------------------------- +---- ---- +---- ATARI MFP compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- MC68901 compatible multi function port core. ---- +---- ---- +---- This is the SUSKA MFP IP core timers logic file. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K7A 2006/12/28 WF +-- The timer is modified to work on the CLK instead +-- of XTAL1. This modification is done to provide +-- a synchronous design. +-- Revision 2K8A 2008/02/29 WF +-- Fixed a serious prescaler bug. +-- Revision 2K9A 20090620 WF +-- Introduced timer readback registers. +-- TIMER_x_INT is now a strobe. +-- Minor improvements. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF68901IP_TIMERS is + port ( -- System control: + CLK : in bit; + RESETn : in bit; + + -- Asynchronous bus control: + DSn : in bit; + CSn : in bit; + RWn : in bit; + + -- Data and Adresses: + RS : in bit_vector(5 downto 1); + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_OUT_EN : out bit; + + -- Timers and timer control: + XTAL1 : in bit; -- Use an oszillator instead of a quartz. + TAI : in bit; + TBI : in bit; + AER_4 : in bit; + AER_3 : in bit; + TA_PWM : out bit; -- Indicates, that timer A is in PWM mode (used in Interrupt logic). + TB_PWM : out bit; -- Indicates, that timer B is in PWM mode (used in Interrupt logic). + TAO : buffer bit; + TBO : buffer bit; + TCO : buffer bit; + TDO : buffer bit; + TIMER_A_INT : out bit; + TIMER_B_INT : out bit; + TIMER_C_INT : out bit; + TIMER_D_INT : out bit + ); +end entity WF68901IP_TIMERS; + +architecture BEHAVIOR of WF68901IP_TIMERS is +signal XTAL1_S : bit; +signal XTAL_STRB : bit; +signal TACR : bit_vector(4 downto 0); -- Timer A control register. +signal TBCR : bit_vector(4 downto 0); -- Timer B control register. +signal TCDCR : bit_vector(5 downto 0); -- Timer C and D control register. +signal TADR : bit_vector(7 downto 0); -- Timer A data register. +signal TBDR : bit_vector(7 downto 0); -- Timer B data register. +signal TCDR : bit_vector(7 downto 0); -- Timer C data register. +signal TDDR : bit_vector(7 downto 0); -- Timer D data register. +signal TIMER_A : std_logic_vector(7 downto 0); -- Timer A count register. +signal TIMER_B : std_logic_vector(7 downto 0); -- Timer B count register. +signal TIMER_C : std_logic_vector(7 downto 0); -- Timer C count register. +signal TIMER_D : std_logic_vector(7 downto 0); -- Timer D count register. +signal TIMER_R_A : bit_vector(7 downto 0); -- Timer A readback register. +signal TIMER_R_B : bit_vector(7 downto 0); -- Timer B readback register. +signal TIMER_R_C : bit_vector(7 downto 0); -- Timer C readback register. +signal TIMER_R_D : bit_vector(7 downto 0); -- Timer D readback register. +signal A_CNTSTRB : bit; +signal B_CNTSTRB : bit; +signal C_CNTSTRB : bit; +signal D_CNTSTRB : bit; +signal TAI_I : bit; +signal TBI_I : bit; +signal TAI_STRB : bit; -- Strobe for the event counter mode. +signal TBI_STRB : bit; -- Strobe for the event counter mode. +signal TAO_I : bit; -- Timer A output signal. +signal TBO_I : bit; -- Timer A output signal. +begin + SYNC: process + -- This process provides a 'clean' XTAL1. + -- Without this sync, the edge detector for + -- XTAL_STRB does not work properly. + begin + wait until CLK = '1' and CLK' event; + XTAL1_S <= XTAL1; + -- Polarity control for the event counter and the PWM mode: + TAI_I <= TAI xnor AER_4; + TBI_I <= TBI xnor AER_3; + end process SYNC; + + -- Output enables for timer A and timer B: + -- The outputs are held low for asserted reset flags in the control registers TACR + -- and TBCR but also during a write operation to these registers. + TAO <= '0' when TACR(4) = '1' else + '0' when CSn = '0' and DSn = '0' and RWn = '0' and RS = "01100" else TAO_I; + TBO <= '0' when TBCR(4) = '1' else + '0' when CSn = '0' and DSn = '0' and RWn = '0' and RS = "01101" else TBO_I; + + -- Control outputs for the PWM modi of the timers A and B. These + -- controls are used in the interrupt logic to select the interrupt + -- sources GPIP4 or TAI repective GPIP3 or TBI. + TA_PWM <= '1' when TACR(3 downto 0) > x"8" else '0'; + TB_PWM <= '1' when TBCR(3 downto 0) > x"8" else '0'; + + TIMER_REGISTERS: process(RESETn, CLK) + begin + if RESETn = '0' then + TACR <= (others => '0'); + TBCR <= (others => '0'); + TCDCR <= (others => '0'); + -- TADR <= Do not clear during reset! + -- TBDR <= Do not clear during reset! + -- TCDR <= Do not clear during reset! + -- TDDR <= Do not clear during reset! + elsif CLK = '1' and CLK' event then + if CSn = '0' and DSn = '0' and RWn = '0' then + case RS is + when "01100" => TACR <= DATA_IN(4 downto 0); + when "01101" => TBCR <= DATA_IN(4 downto 0); + when "01110" => TCDCR <= DATA_IN(6 downto 4) & DATA_IN(2 downto 0); + when "01111" => TADR <= DATA_IN; + when "10000" => TBDR <= DATA_IN; + when "10001" => TCDR <= DATA_IN; + when "10010" => TDDR <= DATA_IN; + when others => null; + end case; + end if; + end if; + end process TIMER_REGISTERS; + + TIMER_READBACK : process(RESETn, CLK) + -- This process provides the readback information for the + -- timers A to D. The information read is the information + -- last clocked into the timer read register when the DSn + -- pin had last gone high prior to the current read cycle. + variable READ_A : boolean; + variable READ_B : boolean; + variable READ_C : boolean; + variable READ_D : boolean; + begin + if RESETn = '0' then + TIMER_R_A <= x"00"; + TIMER_R_B <= x"00"; + TIMER_R_C <= x"00"; + TIMER_R_D <= x"00"; + elsif CLK = '1' and CLK' event then + if DSn = '0' and RS = "01111" then + READ_A := true; + elsif DSn = '0' and RS = "10000" then + READ_B := true; + elsif DSn = '0' and RS = "10001" then + READ_C := true; + elsif DSn = '0' and RS = "10010" then + READ_D := true; + elsif DSn = '1' and READ_A = true then + TIMER_R_A <= To_BitVector(TIMER_A); + READ_A := false; + elsif DSn = '1' and READ_B = true then + TIMER_R_B <= To_BitVector(TIMER_B); + READ_B := false; + elsif DSn = '1' and READ_C = true then + TIMER_R_C <= To_BitVector(TIMER_C); + READ_C := false; + elsif DSn = '1' and READ_D = true then + TIMER_R_D <= To_BitVector(TIMER_D); + READ_D := false; + end if; + end if; + end process TIMER_READBACK; + + DATA_OUT_EN <= '1' when CSn = '0' and DSn = '0' and RWn = '1' and RS > "01011" and RS <= "10010" else '0'; + DATA_OUT <= "000" & TACR when CSn = '0' and DSn = '0' and RWn = '1' and RS = "01100" else + "000" & TBCR when CSn = '0' and DSn = '0' and RWn = '1' and RS = "01101" else + '0' & TCDCR(5 downto 3) & '0' & TCDCR(2 downto 0) when CSn = '0' and DSn = '0' and RWn = '1' and RS = "01110" else + TIMER_R_A when CSn = '0' and DSn = '0' and RWn = '1' and RS = "01111" else + TIMER_R_B when CSn = '0' and DSn = '0' and RWn = '1' and RS = "10000" else + TIMER_R_C when CSn = '0' and DSn = '0' and RWn = '1' and RS = "10001" else + TIMER_R_D when CSn = '0' and DSn = '0' and RWn = '1' and RS = "10010" else (others => '0'); + + XTAL_STROBE: process(RESETn, CLK) + -- This process provides a strobe with 1 clock cycle + -- (CLK) length after every rising edge of XTAL1. + variable LOCK : boolean; + begin + if RESETn = '0' then + XTAL_STRB <= '0'; + elsif CLK = '1' and CLK' event then + if XTAL1_S = '1' and LOCK = false then + XTAL_STRB <= '1'; + LOCK := true; + elsif XTAL1_S = '0' then + XTAL_STRB <= '0'; + LOCK := false; + else + XTAL_STRB <= '0'; + end if; + end if; + end process XTAL_STROBE; + + TAI_STROBE: process(RESETn, CLK) + variable LOCK : boolean; + begin + if RESETn = '0' then + TAI_STRB <= '0'; + elsif CLK = '1' and CLK' event then + if TAI_I = '1' and XTAL_STRB = '1' and LOCK = false then + LOCK := true; + TAI_STRB <= '1'; + elsif TAI_I = '0' then + LOCK := false; + TAI_STRB <= '0'; + else + TAI_STRB <= '0'; + end if; + end if; + end process TAI_STROBE; + + TBI_STROBE: process(RESETn, CLK) + variable LOCK : boolean; + begin + if RESETn = '0' then + TBI_STRB <= '0'; + elsif CLK = '1' and CLK' event then + if TBI_I = '1' and XTAL_STRB = '1' and LOCK = false then + LOCK := true; + TBI_STRB <= '1'; + elsif TBI_I = '0' then + LOCK := false; + TBI_STRB <= '0'; + else + TBI_STRB <= '0'; + end if; + end if; + end process TBI_STROBE; + + PRESCALE_A: process + -- The prescalers work even if the RESETn is asserted. + variable PRESCALE : std_logic_vector(7 downto 0); + begin + wait until CLK = '1' and CLK' event; + A_CNTSTRB <= '0'; + if PRESCALE > x"00" and XTAL_STRB = '1' then + PRESCALE := PRESCALE - '1'; + elsif XTAL_STRB = '1' then + case TACR(2 downto 0) is + when "111" => PRESCALE := x"C7"; -- Prescaler = 200. + when "110" => PRESCALE := x"63"; -- Prescaler = 100. + when "101" => PRESCALE := x"3F"; -- Prescaler = 64. + when "100" => PRESCALE := x"31"; -- Prescaler = 50. + when "011" => PRESCALE := x"0F"; -- Prescaler = 16. + when "010" => PRESCALE := x"09"; -- Prescaler = 10. + when "001" => PRESCALE := x"03"; -- Prescaler = 4. + when "000" => PRESCALE := x"00"; -- Timer stopped or event count mode. + end case; + A_CNTSTRB <= '1'; + end if; + end process PRESCALE_A; + + PRESCALE_B: process + -- The prescalers work even if the RESETn is asserted. + variable PRESCALE : std_logic_vector(7 downto 0); + begin + wait until CLK = '1' and CLK' event; + B_CNTSTRB <= '0'; + if PRESCALE > x"00" and XTAL_STRB = '1' then + PRESCALE := PRESCALE - '1'; + elsif XTAL_STRB = '1' then + case TBCR(2 downto 0) is + when "111" => PRESCALE := x"C7"; -- Prescaler = 200. + when "110" => PRESCALE := x"63"; -- Prescaler = 100. + when "101" => PRESCALE := x"3F"; -- Prescaler = 64. + when "100" => PRESCALE := x"31"; -- Prescaler = 50. + when "011" => PRESCALE := x"0F"; -- Prescaler = 16. + when "010" => PRESCALE := x"09"; -- Prescaler = 10. + when "001" => PRESCALE := x"03"; -- Prescaler = 4. + when "000" => PRESCALE := x"00"; -- Timer stopped or event count mode. + end case; + B_CNTSTRB <= '1'; + end if; + end process PRESCALE_B; + + PRESCALE_C: process + -- The prescalers work even if the RESETn is asserted. + variable PRESCALE : std_logic_vector(7 downto 0); + begin + wait until CLK = '1' and CLK' event; + C_CNTSTRB <= '0'; + if PRESCALE > x"00" and XTAL_STRB = '1' then + PRESCALE := PRESCALE - '1'; + elsif XTAL_STRB = '1' then + case TCDCR(5 downto 3) is + when "111" => PRESCALE := x"C7"; -- Prescaler = 200. + when "110" => PRESCALE := x"63"; -- Prescaler = 100. + when "101" => PRESCALE := x"3F"; -- Prescaler = 64. + when "100" => PRESCALE := x"31"; -- Prescaler = 50. + when "011" => PRESCALE := x"0F"; -- Prescaler = 16. + when "010" => PRESCALE := x"09"; -- Prescaler = 10. + when "001" => PRESCALE := x"03"; -- Prescaler = 4. + when "000" => PRESCALE := x"00"; -- Timer stopped. + end case; + C_CNTSTRB <= '1'; + end if; + end process PRESCALE_C; + + PRESCALE_D: process + -- The prescalers work even if the RESETn is asserted. + variable PRESCALE : std_logic_vector(7 downto 0); + begin + wait until CLK = '1' and CLK' event; + D_CNTSTRB <= '0'; + if PRESCALE > x"00" and XTAL_STRB = '1' then + PRESCALE := PRESCALE - '1'; + elsif XTAL_STRB = '1' then + case TCDCR(2 downto 0) is + when "111" => PRESCALE := x"C7"; -- Prescaler = 200. + when "110" => PRESCALE := x"63"; -- Prescaler = 100. + when "101" => PRESCALE := x"3F"; -- Prescaler = 64. + when "100" => PRESCALE := x"31"; -- Prescaler = 50. + when "011" => PRESCALE := x"0F"; -- Prescaler = 16. + when "010" => PRESCALE := x"09"; -- Prescaler = 10. + when "001" => PRESCALE := x"03"; -- Prescaler = 4. + when "000" => PRESCALE := x"00"; -- Timer stopped. + end case; + D_CNTSTRB <= '1'; + end if; + end process PRESCALE_D; + + TIMERA: process(RESETn, CLK) + begin + if RESETn = '0' then + -- Do not clear the timer registers during system reset. + TAO_I <= '0'; + TIMER_A_INT <= '0'; + elsif CLK = '1' and CLK' event then + TIMER_A_INT <= '0'; + -- + if CSn = '0' and DSn = '0' and RWn = '0' and RS = "01111" and TACR(3 downto 0) = x"0" then + -- The timer is reloaded simultaneously to it's timer data register, if it is off. + -- The loading works asynchronous due to the possibly low XTAL1 clock. + TIMER_A <= To_StdLogicVector(DATA_IN); + else + case TACR(3 downto 0) is + when x"0" => -- Timer is off. + TAO_I <= '0'; + when x"1" | x"2" | x"3" | x"4" | x"5" | x"6" | x"7" => -- Delay counter mode. + if A_CNTSTRB = '1' and TIMER_A /= x"01" then -- Count. + TIMER_A <= TIMER_A - '1'; + elsif A_CNTSTRB = '1' and TIMER_A = x"01" then -- Reload. + TIMER_A <= To_StdLogicVector(TADR); + TAO_I <= not TAO_I; -- Toggle the timer A output pin. + TIMER_A_INT <= '1'; + end if; + when x"8" => -- Event count operation. + if TAI_STRB = '1' and TIMER_A /= x"01" then -- Count. + TIMER_A <= TIMER_A - '1'; + elsif TAI_STRB = '1' and TIMER_A = x"01" then -- Reload. + TIMER_A <= To_StdLogicVector(TADR); + TAO_I <= not TAO_I; -- Toggle the timer A output pin. + TIMER_A_INT <= '1'; + end if; + when x"9" | x"A" | x"B" | x"C" | x"D" | x"E" | x"F" => -- PWM mode. + if TAI_I = '1' and A_CNTSTRB = '1' and TIMER_A /= x"01" then -- Count. + TIMER_A <= TIMER_A - '1'; + elsif TAI_I = '1' and A_CNTSTRB = '1' and TIMER_A = x"01" then -- Reload. + TIMER_A <= To_StdLogicVector(TADR); + TAO_I <= not TAO_I; -- Toggle the timer A output pin. + TIMER_A_INT <= '1'; + end if; + end case; + end if; + end if; + end process TIMERA; + + TIMERB: process(RESETn, CLK) + begin + if RESETn = '0' then + -- Do not clear the timer registers during system reset. + TBO_I <= '0'; + TIMER_B_INT <= '0'; + elsif CLK = '1' and CLK' event then + TIMER_B_INT <= '0'; + -- + if CSn = '0' and DSn = '0' and RWn = '0' and RS = "10000" and TBCR(3 downto 0) = x"0" then + -- The timer is reloaded simultaneously to it's timer data register, if it is off. + -- The loading works asynchronous due to the possibly low XTAL1 clock. + TIMER_B <= To_StdLogicVector(DATA_IN); + else + case TBCR(3 downto 0) is + when x"0" => -- Timer is off. + TBO_I <= '0'; + when x"1" | x"2" | x"3" | x"4" | x"5" | x"6" | x"7" => -- Delay counter mode. + if B_CNTSTRB = '1' and TIMER_B /= x"01" then -- Count. + TIMER_B <= TIMER_B - '1'; + elsif B_CNTSTRB = '1' and TIMER_B = x"01" then -- Reload. + TIMER_B <= To_StdLogicVector(TBDR); + TBO_I <= not TBO_I; -- Toggle the timer B output pin. + TIMER_B_INT <= '1'; + end if; + when x"8" => -- Event count operation. + if TBI_STRB = '1' and TIMER_B /= x"01" then -- Count. + TIMER_B <= TIMER_B - '1'; + elsif TBI_STRB = '1' and TIMER_B = x"01" then -- Reload. + TIMER_B <= To_StdLogicVector(TBDR); + TBO_I <= not TBO_I; -- Toggle the timer B output pin. + TIMER_B_INT <= '1'; + end if; + when x"9" | x"A" | x"B" | x"C" | x"D" | x"E" | x"F" => -- PWM mode. + if TBI_I = '1' and B_CNTSTRB = '1' and TIMER_B /= x"01" then -- Count. + TIMER_B <= TIMER_B - '1'; + elsif TBI_I = '1' and B_CNTSTRB = '1' and TIMER_B = x"01" then -- Reload. + TIMER_B <= To_StdLogicVector(TBDR); + TBO_I <= not TBO_I; -- Toggle the timer B output pin. + TIMER_B_INT <= '1'; + end if; + end case; + end if; + end if; + end process TIMERB; + + TIMERC: process(RESETn, CLK) + begin + if RESETn = '0' then + -- Do not clear the timer registers during system reset. + TCO <= '0'; + TIMER_C_INT <= '0'; + elsif CLK = '1' and CLK' event then + TIMER_C_INT <= '0'; + -- + if CSn = '0' and DSn = '0' and RWn = '0' and RS = "10001" and TCDCR(5 downto 3) = "000" then + -- The timer is reloaded simultaneously to it's timer data register, if it is off. + -- The loading works asynchronous due to the possibly low XTAL1 clock. + TIMER_C <= To_StdLogicVector(DATA_IN); + else + case TCDCR(5 downto 3) is + when "000" => -- Timer is off. + TCO <= '0'; + when others => -- Delay counter mode. + if C_CNTSTRB = '1' and TIMER_C /= x"01" then -- Count. + TIMER_C <= TIMER_C - '1'; + elsif C_CNTSTRB = '1' and TIMER_C = x"01" then -- Reload. + TIMER_C <= To_StdLogicVector(TCDR); + TCO <= not TCO; -- Toggle the timer C output pin. + TIMER_C_INT <= '1'; + end if; + end case; + end if; + end if; + end process TIMERC; + + TIMERD: process(RESETn, CLK) + begin + if RESETn = '0' then + -- Do not clear the timer registers during system reset. + TDO <= '0'; + TIMER_D_INT <= '0'; + elsif CLK = '1' and CLK' event then + TIMER_D_INT <= '0'; + -- + if CSn = '0' and DSn = '0' and RWn = '0' and RS = "10010" and TCDCR(2 downto 0) = "000" then + -- The timer is reloaded simultaneously to it's timer data register, if it is off. + -- The loading works asynchronous due to the possibly low XTAL1 clock. + TIMER_D <= To_StdLogicVector(DATA_IN); + else + case TCDCR(2 downto 0) is + when "000" => -- Timer is off. + TDO <= '0'; + when others => -- Delay counter mode. + if D_CNTSTRB = '1' and TIMER_D /= x"01" then -- Count. + TIMER_D <= TIMER_D - '1'; + elsif D_CNTSTRB = '1' and TIMER_D = x"01" then -- Reload. + TIMER_D <= To_StdLogicVector(TDDR); + TDO <= not TDO; -- Toggle the timer D output pin. + TIMER_D_INT <= '1'; + end if; + end case; + end if; + end if; + end process TIMERD; +end architecture BEHAVIOR; \ No newline at end of file diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top.vhd new file mode 100644 index 0000000..783ba56 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top.vhd @@ -0,0 +1,213 @@ +---------------------------------------------------------------------- +---- ---- +---- ATARI MFP compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- MC68901 compatible multi function port core. ---- +---- ---- +---- This is the SUSKA MFP IP core top level file. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K7A 2006/12/28 WF +-- The timer is modified to work on the CLK instead +-- of XTAL1. This modification is done to provide +-- a synchronous design. +-- Revision 2K8B 2008/12/24 WF +-- Rewritten this top level file as a wrapper for the top_soc file. +-- + +use work.wf68901ip_pkg.all; + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF68901IP_TOP is + port ( -- System control: + CLK : in bit; + RESETn : in bit; + + -- Asynchronous bus control: + DSn : in bit; + CSn : in bit; + RWn : in bit; + DTACKn : out std_logic; + + -- Data and Adresses: + RS : in bit_vector(5 downto 1); + DATA : inout std_logic_vector(7 downto 0); + GPIP : inout std_logic_vector(7 downto 0); + + -- Interrupt control: + IACKn : in bit; + IEIn : in bit; + IEOn : out bit; + IRQn : out std_logic; + + -- Timers and timer control: + XTAL1 : in bit; -- Use an oszillator instead of a quartz. + TAI : in bit; + TBI : in bit; + TAO : out bit; + TBO : out bit; + TCO : out bit; + TDO : out bit; + + -- Serial I/O control: + RC : in bit; + TC : in bit; + SI : in bit; + SO : out std_logic; + + -- DMA control: + RRn : out bit; + TRn : out bit + ); +end entity WF68901IP_TOP; + +architecture STRUCTURE of WF68901IP_TOP is +component WF68901IP_TOP_SOC + port(CLK : in bit; + RESETn : in bit; + DSn : in bit; + CSn : in bit; + RWn : in bit; + DTACKn : out bit; + RS : in bit_vector(5 downto 1); + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out bit; + GPIP_IN : in bit_vector(7 downto 0); + GPIP_OUT : out bit_vector(7 downto 0); + GPIP_EN : out bit_vector(7 downto 0); + IACKn : in bit; + IEIn : in bit; + IEOn : out bit; + IRQn : out bit; + XTAL1 : in bit; + TAI : in bit; + TBI : in bit; + TAO : out bit; + TBO : out bit; + TCO : out bit; + TDO : out bit; + RC : in bit; + TC : in bit; + SI : in bit; + SO : out bit; + SO_EN : out bit; + RRn : out bit; + TRn : out bit + ); +end component; +-- +signal DTACK_In : bit; +signal IRQ_In : bit; +signal DATA_OUT : std_logic_vector(7 downto 0); +signal DATA_EN : bit; +signal GPIP_IN : bit_vector(7 downto 0); +signal GPIP_OUT : bit_vector(7 downto 0); +signal GPIP_EN : bit_vector(7 downto 0); +signal SO_I : bit; +signal SO_EN : bit; +begin + DTACKn <= '0' when DTACK_In = '0' else 'Z'; -- Open drain. + IRQn <= '0' when IRQ_In = '0' else 'Z'; -- Open drain. + + DATA <= DATA_OUT when DATA_EN = '1' else (others => 'Z'); + + GPIP_IN <= To_BitVector(GPIP); + + P_GPIP_OUT: process(GPIP_OUT, GPIP_EN) + begin + for i in 7 downto 0 loop + if GPIP_EN(i) = '1' then + case GPIP_OUT(i) is + when '0' => GPIP(i) <= '0'; + when others => GPIP(i) <= '1'; + end case; + else + GPIP(i) <= 'Z'; + end if; + end loop; + end process P_GPIP_OUT; + + SO <= '0' when SO_I = '0' and SO_EN = '1' else + '1' when SO_I = '1' and SO_EN = '1' else 'Z'; + + I_MFP: WF68901IP_TOP_SOC + port map(CLK => CLK, + RESETn => RESETn, + DSn => DSn, + CSn => CSn, + RWn => RWn, + DTACKn => DTACK_In, + RS => RS, + DATA_IN => DATA, + DATA_OUT => DATA_OUT, + DATA_EN => DATA_EN, + GPIP_IN => GPIP_IN, + GPIP_OUT => GPIP_OUT, + GPIP_EN => GPIP_EN, + IACKn => IACKn, + IEIn => IEIn, + IEOn => IEOn, + IRQn => IRQ_In, + XTAL1 => XTAL1, + TAI => TAI, + TBI => TBI, + TAO => TAO, + TBO => TBO, + TCO => TCO, + TDO => TDO, + RC => RC, + TC => TC, + SI => SI, + SO => SO_I, + SO_EN => SO_EN, + RRn => RRn, + TRn => TRn + ); +end architecture STRUCTURE; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top_soc.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top_soc.vhd new file mode 100644 index 0000000..1e559d9 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top_soc.vhd @@ -0,0 +1,309 @@ +---------------------------------------------------------------------- +---- ---- +---- ATARI MFP compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- MC68901 compatible multi function port core. ---- +---- ---- +---- This is the SUSKA MFP IP core top level file. ---- +---- Top level file for use in systems on programmable chips. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Top level file provided for SOC (systems on programmable chips). +-- Revision 2K7A 2006/12/28 WF +-- The timer is modified to work on the CLK instead +-- of XTAL1. This modification is done to provide +-- a synchronous design. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- Revision 2K9A 2009/06/20 WF +-- DTACK_OUTn has now synchronous reset to meet preset requirement. +-- +-- + +use work.wf68901ip_pkg.all; + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF68901IP_TOP_SOC is + port ( -- System control: + CLK : in bit; + RESETn : in bit; + + -- Asynchronous bus control: + DSn : in bit; + CSn : in bit; + RWn : in bit; + DTACKn : out bit; + + -- Data and Adresses: + RS : in bit_vector(5 downto 1); + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out bit; + GPIP_IN : in bit_vector(7 downto 0); + GPIP_OUT : out bit_vector(7 downto 0); + GPIP_EN : out bit_vector(7 downto 0); + + -- Interrupt control: + IACKn : in bit; + IEIn : in bit; + IEOn : out bit; + IRQn : out bit; + + -- Timers and timer control: + XTAL1 : in bit; -- Use an oszillator instead of a quartz. + TAI : in bit; + TBI : in bit; + TAO : out bit; + TBO : out bit; + TCO : out bit; + TDO : out bit; + + -- Serial I/O control: + RC : in bit; + TC : in bit; + SI : in bit; + SO : out bit; + SO_EN : out bit; + + -- DMA control: + RRn : out bit; + TRn : out bit + ); +end entity WF68901IP_TOP_SOC; + +architecture STRUCTURE of WF68901IP_TOP_SOC is +signal DATA_IN_I : bit_vector(7 downto 0); +signal DTACK_In : bit; +signal DTACK_LOCK : boolean; +signal DTACK_OUTn : bit; +signal RX_ERR_INT_I : bit; +signal TX_ERR_INT_I : bit; +signal RX_BUFF_INT_I : bit; +signal TX_BUFF_INT_I : bit; +signal DATA_OUT_USART_I : bit_vector(7 downto 0); +signal DATA_OUT_EN_USART_I : bit; +signal DATA_OUT_INT_I : bit_vector(7 downto 0); +signal DATA_OUT_EN_INT_I : bit; +signal DATA_OUT_GPIO_I : bit_vector(7 downto 0); +signal DATA_OUT_EN_GPIO_I : bit; +signal DATA_OUT_TIMERS_I : bit_vector(7 downto 0); +signal DATA_OUT_EN_TIMERS_I : bit; +signal SO_I : bit; +signal SO_EN_I : bit; +signal GPIP_IN_I : bit_vector(7 downto 0); +signal GPIP_OUT_I : bit_vector(7 downto 0); +signal GPIP_EN_I : bit_vector(7 downto 0); +signal GP_INT_I : bit_vector(7 downto 0); +signal TIMER_A_INT_I : bit; +signal TIMER_B_INT_I : bit; +signal TIMER_C_INT_I : bit; +signal TIMER_D_INT_I : bit; +signal IRQ_In : bit; +signal AER_4_I : bit; +signal AER_3_I : bit; +signal TA_PWM_I : bit; +signal TB_PWM_I : bit; +begin + -- Interrupt request (open drain): + IRQn <= IRQ_In; + + -- Serial data output: + SO <= SO_I; + SO_EN <= SO_EN_I and RESETn; + + -- General purpose port: + GPIP_IN_I <= GPIP_IN; + GPIP_OUT <= GPIP_OUT_I; + GPIP_EN <= GPIP_EN_I; + + DATA_IN_I <= To_BitVector(DATA_IN); + DATA_EN <= DATA_OUT_EN_USART_I or DATA_OUT_EN_INT_I or DATA_OUT_EN_GPIO_I or DATA_OUT_EN_TIMERS_I; + -- Output data multiplexer: + DATA_OUT <= To_StdLogicVector(DATA_OUT_USART_I) when DATA_OUT_EN_USART_I = '1' else + To_StdLogicVector(DATA_OUT_INT_I) when DATA_OUT_EN_INT_I = '1' else + To_StdLogicVector(DATA_OUT_GPIO_I) when DATA_OUT_EN_GPIO_I = '1' else + To_StdLogicVector(DATA_OUT_TIMERS_I) when DATA_OUT_EN_TIMERS_I = '1' else (others => '1'); + + -- Data acknowledge handshake is provided by the following statement and the consecutive two + -- processes. For more information refer to the M68000 family reference manual. + DTACK_In <= '0' when CSn = '0' and DSn = '0' and RS <= "10111" else -- Read and write operation. + '0' when IACKn = '0' and DSn = '0' and IEIn = '0' else '1'; -- Interrupt vector data acknowledge. + + P_DTACK_LOCK: process + -- This process releases a data acknowledge detect, one rising clock + -- edge after the DTACK_In occured. This is necessary to ensure write + -- data to registers for there is one rising clock edge required. + begin + wait until CLK = '1' and CLK' event; + if DTACK_In = '0' then + DTACK_LOCK <= false; + else + DTACK_LOCK <= true; + end if; + end process P_DTACK_LOCK; + + DTACK_OUT: process + -- The DTACKn port pin is released on the falling clock edge after the data + -- acknowledge detect (DTACK_LOCK) is asserted. The DTACKn is deasserted + -- immediately when there is no further register access DTACK_In = '1'; + begin + wait until CLK = '0' and CLK' event; + if RESETn = '0' then + DTACK_OUTn <= '1'; + elsif DTACK_In = '1' then + DTACK_OUTn <= '1'; + elsif DTACK_LOCK = false then + DTACK_OUTn <= '0'; + end if; + end process DTACK_OUT; + DTACKn <= '0' when DTACK_OUTn = '0' else '1'; + + I_USART: WF68901IP_USART_TOP + port map( + CLK => CLK, + RESETn => RESETn, + DSn => DSn, + CSn => CSn, + RWn => RWn, + RS => RS, + DATA_IN => DATA_IN_I, + DATA_OUT => DATA_OUT_USART_I, + DATA_OUT_EN => DATA_OUT_EN_USART_I, + RC => RC, + TC => TC, + SI => SI, + SO => SO_I, + SO_EN => SO_EN_I, + RX_ERR_INT => RX_ERR_INT_I, + RX_BUFF_INT => RX_BUFF_INT_I, + TX_ERR_INT => TX_ERR_INT_I, + TX_BUFF_INT => TX_BUFF_INT_I, + RRn => RRn, + TRn => TRn + ); + + I_INTERRUPTS: WF68901IP_INTERRUPTS + port map( + CLK => CLK, + RESETn => RESETn, + DSn => DSn, + CSn => CSn, + RWn => RWn, + RS => RS, + DATA_IN => DATA_IN_I, + DATA_OUT => DATA_OUT_INT_I, + DATA_OUT_EN => DATA_OUT_EN_INT_I, + IACKn => IACKn, + IEIn => IEIn, + IEOn => IEOn, + IRQn => IRQ_In, + GP_INT => GP_INT_I, + AER_4 => AER_4_I, + AER_3 => AER_3_I, + TAI => TAI, + TBI => TBI, + TA_PWM => TA_PWM_I, + TB_PWM => TB_PWM_I, + TIMER_A_INT => TIMER_A_INT_I, + TIMER_B_INT => TIMER_B_INT_I, + TIMER_C_INT => TIMER_C_INT_I, + TIMER_D_INT => TIMER_D_INT_I, + RCV_ERR => RX_ERR_INT_I, + TRM_ERR => TX_ERR_INT_I, + RCV_BUF_F => RX_BUFF_INT_I, + TRM_BUF_E => TX_BUFF_INT_I + ); + + I_GPIO: WF68901IP_GPIO + port map( + CLK => CLK, + RESETn => RESETn, + DSn => DSn, + CSn => CSn, + RWn => RWn, + RS => RS, + DATA_IN => DATA_IN_I, + DATA_OUT => DATA_OUT_GPIO_I, + DATA_OUT_EN => DATA_OUT_EN_GPIO_I, + AER_4 => AER_4_I, + AER_3 => AER_3_I, + GPIP_IN => GPIP_IN_I, + GPIP_OUT => GPIP_OUT_I, + GPIP_OUT_EN => GPIP_EN_I, + GP_INT => GP_INT_I + ); + + I_TIMERS: WF68901IP_TIMERS + port map( + CLK => CLK, + RESETn => RESETn, + DSn => DSn, + CSn => CSn, + RWn => RWn, + RS => RS, + DATA_IN => DATA_IN_I, + DATA_OUT => DATA_OUT_TIMERS_I, + DATA_OUT_EN => DATA_OUT_EN_TIMERS_I, + XTAL1 => XTAL1, + AER_4 => AER_4_I, + AER_3 => AER_3_I, + TAI => TAI, + TBI => TBI, + TAO => TAO, + TBO => TBO, + TCO => TCO, + TDO => TDO, + TA_PWM => TA_PWM_I, + TB_PWM => TB_PWM_I, + TIMER_A_INT => TIMER_A_INT_I, + TIMER_B_INT => TIMER_B_INT_I, + TIMER_C_INT => TIMER_C_INT_I, + TIMER_D_INT => TIMER_D_INT_I + ); +end architecture STRUCTURE; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_ctrl.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_ctrl.vhd new file mode 100644 index 0000000..8e7c3cc --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_ctrl.vhd @@ -0,0 +1,191 @@ +---------------------------------------------------------------------- +---- ---- +---- ATARI MFP compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- This is the SUSKA MFP IP core USART control file. ---- +---- ---- +---- Control unit and status logic. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF68901IP_USART_CTRL is + port ( + -- System Control: + CLK : in bit; + RESETn : in bit; + + -- Bus control: + DSn : in bit; + CSn : in bit; + RWn : in bit; + RS : in bit_vector(5 downto 1); + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_OUT_EN : out bit; + + -- USART data register + RX_SAMPLE : in bit; + RX_DATA : in bit_vector(7 downto 0); + TX_DATA : out bit_vector(7 downto 0); + SCR_OUT : out bit_vector(7 downto 0); + + -- USART control inputs: + BF : in bit; + BE : in bit; + FE : in bit; + OE : in bit; + UE : in bit; + PE : in bit; + M_CIP : in bit; + FS_B : in bit; + TX_END : in bit; + + -- USART control outputs: + CL : out bit_vector(1 downto 0); + ST : out bit_vector(1 downto 0); + FS_CLR : out bit; + UDR_WRITE : out bit; + UDR_READ : out bit; + RSR_READ : out bit; + TSR_READ : out bit; + LOOPBACK : out bit; + SDOUT_EN : out bit; + SD_LEVEL : out bit; + CLK_MODE : out bit; + RE : out bit; + TE : out bit; + P_ENA : out bit; + P_EOn : out bit; + SS : out bit; + BR : out bit + ); +end entity WF68901IP_USART_CTRL; + +architecture BEHAVIOR of WF68901IP_USART_CTRL is +signal SCR : bit_vector(7 downto 0); -- Synchronous data register. +signal UCR : bit_vector(7 downto 1); -- USART control register. +signal RSR : bit_vector(7 downto 0); -- Receiver status register. +signal TSR : bit_vector(7 downto 0); -- Transmitter status register. +signal UDR : bit_vector(7 downto 0); -- USART data register. +begin + USART_REGISTERS: process(RESETn, CLK) + begin + if RESETn = '0' then + SCR <= (others => '0'); + UCR <= (others => '0'); + RSR <= (others => '0'); + -- TSR and UDR are not cleared during an asserted RESETn + elsif CLK = '1' and CLK' event then + -- Loading via receiver shift register + -- has priority over data buss access: + if RX_SAMPLE = '1' then + UDR <= RX_DATA; + elsif CSn = '0' and DSn = '0' and RWn = '0' then + case RS is + when "10011" => SCR <= DATA_IN; + when "10100" => UCR <= DATA_IN(7 downto 1); + when "10101" => RSR(1 downto 0) <= DATA_IN(1 downto 0); -- Only the two LSB are read/write. + when "10110" => TSR(5) <= DATA_IN(5); TSR(3 downto 0) <= DATA_IN(3 downto 0); + when "10111" => UDR <= DATA_IN; + when others => null; + end case; + end if; + RSR(7 downto 2) <= BF & OE & PE & FE & FS_B & M_CIP; + TSR(7 downto 6) <= BE & UE; + TSR(4) <= TX_END; + TX_DATA <= UDR; + end if; + end process USART_REGISTERS; + DATA_OUT_EN <= '1' when CSn = '0' and DSn = '0' and RWn = '1' and RS >= "10011" and RS <= "10111" else '0'; + DATA_OUT <= SCR when CSn = '0' and DSn = '0' and RWn = '1' and RS = "10011" else + UCR & '0' when CSn = '0' and DSn = '0' and RWn = '1' and RS = "10100" else + RSR when CSn = '0' and DSn = '0' and RWn = '1' and RS = "10101" else + TSR when CSn = '0' and DSn = '0' and RWn = '1' and RS = "10110" else + UDR when CSn = '0' and DSn = '0' and RWn = '1' and RS = "10111" else x"00"; + + UDR_WRITE <= '1' when CSn = '0' and DSn = '0' and RWn = '0' and RS = "10111" else '0'; + UDR_READ <= '1' when CSn = '0' and DSn = '0' and RWn = '1' and RS = "10111" else '0'; + RSR_READ <= '1' when CSn = '0' and DSn = '0' and RWn = '1' and RS = "10101" else '0'; + TSR_READ <= '1' when CSn = '0' and DSn = '0' and RWn = '1' and RS = "10110" else '0'; + FS_CLR <= '1' when CSn = '0' and DSn = '0' and RWn = '0' and RS = "10011" else '0'; + + RE <= '1' when RSR(0) = '1' else -- Receiver enable. + '1' when TSR(5) = '1' and TX_END = '1' else '0'; -- Auto Turnaround. + SS <= RSR(1); -- Synchronous strip enable. + BR <= TSR(3); -- Send break. + TE <= TSR(0); -- Transmitter enable. + + SCR_OUT <= SCR; + + CLK_MODE <= UCR(7); -- Clock mode. + CL <= UCR(6 downto 5); -- Character length. + ST <= UCR(4 downto 3); -- Start/Stop configuration. + P_ENA <= UCR(2); -- Parity enable. + P_EOn <= UCR(1); -- Even or odd parity. + + SOUT_CONFIG: process + begin + wait until CLK = '1' and CLK' event; + -- Do not change the output configuration until the transmitter is disabled and + -- current character has been transmitted (TX_END = '1'). + if TX_END = '1' then + case TSR(2 downto 1) is + when "00" => LOOPBACK <= '0'; SD_LEVEL <= '0'; SDOUT_EN <= '0'; + when "01" => LOOPBACK <= '0'; SD_LEVEL <= '0'; SDOUT_EN <= '1'; + when "10" => LOOPBACK <= '0'; SD_LEVEL <= '1'; SDOUT_EN <= '1'; + when "11" => LOOPBACK <= '1'; SD_LEVEL <= '1'; SDOUT_EN <= '1'; + end case; + end if; + end process SOUT_CONFIG; +end architecture BEHAVIOR; + diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_rx.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_rx.vhd new file mode 100644 index 0000000..eb00a11 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_rx.vhd @@ -0,0 +1,590 @@ +---------------------------------------------------------------------- +---- ---- +---- ATARI MFP compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- This is the SUSKA MFP IP core USART receiver file. ---- +---- ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- Revision 2K9A 2009/06/20 WF +-- Process P_STARTBIT has now synchronous reset to meet preset requirement. +-- Process P_SAMPLE has now synchronous reset to meet preset requirement. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF68901IP_USART_RX is + port ( + CLK : in bit; + RESETn : in bit; + + SCR : in bit_vector(7 downto 0); -- Synchronous character. + RX_SAMPLE : buffer bit; -- Flag indicating valid shift register data. + RX_DATA : out bit_vector(7 downto 0); -- Received data. + + RXCLK : in bit; -- Receiver clock. + SDATA_IN : in bit; -- Serial data input. + + CL : in bit_vector(1 downto 0); -- Character length. + ST : in bit_vector(1 downto 0); -- Start and stop bit configuration. + P_ENA : in bit; -- Parity enable. + P_EOn : in bit; -- Even or odd parity. + CLK_MODE : in bit; -- Clock mode configuration bit. + RE : in bit; -- Receiver enable. + FS_CLR : in bit; -- Clear the Found/Search flag for resynchronisation purpose. + SS : in bit; -- Synchronous strip enable. + UDR_READ : in bit; -- Flag indicating reading the data register. + RSR_READ : in bit; -- Flag indicating reading the receiver status register. + + M_CIP : out bit; -- Match/Character in progress. + FS_B : buffer bit; -- Find/Search or Break detect flag. + BF : out bit; -- Buffer full. + OE : out bit; -- Overrun error. + PE : out bit; -- Parity error. + FE : out bit -- Framing error. + ); +end entity WF68901IP_USART_RX; + +architecture BEHAVIOR of WF68901IP_USART_RX is +type RCV_STATES is (IDLE, WAIT_START, SAMPLE, PARITY, STOP1, STOP2, SYNC); +signal RCV_STATE, RCV_NEXT_STATE : RCV_STATES; +signal SDATA_DIV16 : bit; +signal SDATA_IN_I : bit; +signal SDATA_EDGE : bit; +signal SHIFT_REG : bit_vector(7 downto 0); +signal CLK_STRB : bit; +signal CLK_2_STRB : bit; +signal BITCNT : std_logic_vector(2 downto 0); +signal BREAK : boolean; +signal RDRF : bit; +signal STARTBIT : boolean; +begin + BF <= RDRF; -- Buffer full = Receiver Data Register Full. + RX_SAMPLE <= '1' when RCV_STATE = SYNC and ST /= "00" else -- Asynchronous mode: + -- Synchronous modes: + '1' when RCV_STATE = SYNC and ST = "00" and SS = '0' else + '1' when RCV_STATE = SYNC and ST = "00" and SS = '1' and SHIFT_REG /= SCR else '0'; + + -- Data multiplexer for the received data: + RX_DATA <= "000" & SHIFT_REG(7 downto 3) when RX_SAMPLE = '1' and CL = "11" else -- 5 databits. + "00" & SHIFT_REG(7 downto 2) when RX_SAMPLE = '1' and CL = "10" else -- 6 databits. + '0' & SHIFT_REG(7 downto 1) when RX_SAMPLE = '1' and CL = "01" else -- 6 databits. + SHIFT_REG when RX_SAMPLE = '1' and CL = "00" else x"00"; -- 8 databits. + + P_SAMPLE: process + -- This process provides the 'valid transition logic' of the originally MC68901. For further + -- details see the 'M68000 FAMILY REFERENCE MANUAL'. + variable LOW_FLT : std_logic_vector(1 downto 0); + variable HI_FLT : std_logic_vector(1 downto 0); + variable CLK_LOCK : boolean; + variable EDGE_LOCK : boolean; + variable TIMER : std_logic_vector(2 downto 0); + variable TIMER_LOCK : boolean; + variable NEW_SDATA : bit; + begin + wait until CLK = '1' and CLK' event; + if RESETn = '0' or RE = '0' then + -- The reset condition assumes the SDATA_IN logic high. Otherwise + -- one not valid SDATA_EDGE pulse occurs during system startup. + CLK_LOCK := true; + EDGE_LOCK := true; + HI_FLT := "11"; + LOW_FLT := "11"; + SDATA_EDGE <= '0'; + NEW_SDATA := '1'; + -- Positive or negative edge detector for the incoming data. + -- Any transition must be valid for at least three receiver clock + -- cycles. The TIMER locking inhibits detecting four receiver + -- clock cycles after a valid transition. + elsif RXCLK = '1' and SDATA_IN = '0' and CLK_LOCK = false and LOW_FLT > "00" then + CLK_LOCK := true; + EDGE_LOCK := false; + HI_FLT := "00"; + LOW_FLT := LOW_FLT - '1'; + elsif RXCLK = '1' and SDATA_IN = '1' and CLK_LOCK = false and HI_FLT < "11" then + CLK_LOCK := true; + EDGE_LOCK := false; + LOW_FLT := "11"; + HI_FLT := HI_FLT + '1'; + elsif RXCLK = '1' and EDGE_LOCK = false and LOW_FLT = "00" then + EDGE_LOCK := true; + SDATA_EDGE <= '1'; -- Falling edge detected. + NEW_SDATA := '0'; + elsif RXCLK = '1' and EDGE_LOCK = false and HI_FLT = "11" then + EDGE_LOCK := true; + SDATA_EDGE <= '1'; -- Rising edge detected. + NEW_SDATA := '1'; + elsif RXCLK = '1' and CLK_LOCK = false then + CLK_LOCK := true; + SDATA_EDGE <= '0'; + elsif RXCLK = '0' then + CLK_LOCK := false; + end if; + -- + if RESETn = '0' or RE = '0' then + -- The reset condition assumes the SDATA_IN logic high. Otherwise + -- one not valid SDATA_EDGE pulse occurs during system startup. + TIMER := "111"; + TIMER_LOCK := true; + SDATA_DIV16 <= '1'; + -- The timer controls the SDATA in a way, that after a detected valid + -- Transistion, the serial data is sampled on the 8th receiver clock + -- edge after the initial valid transition occured. + elsif RXCLK = '1' and SDATA_EDGE = '1' and TIMER_LOCK = false then + TIMER_LOCK := true; + TIMER := "000"; -- Resynchronisation. + elsif RXCLK = '1' and TIMER = "011" and TIMER_LOCK = false then + TIMER_LOCK := true; + SDATA_DIV16 <= NEW_SDATA; -- Scan the new data. + TIMER := TIMER + '1'; -- Timing is active. + elsif RXCLK = '1' and TIMER < "111" and TIMER_LOCK = false then + TIMER_LOCK := true; + TIMER := TIMER + '1'; -- Timing is active. + elsif RXCLK = '0' then + TIMER_LOCK := false; + end if; + end process P_SAMPLE; + + P_START_BIT: process(CLK) + -- This is the valid start bit logic of the original MC68901 multi function + -- port's USART receiver. + variable TMP : std_logic_vector(2 downto 0); + variable LOCK : boolean; + begin + if CLK = '1' and CLK' event then + if RESETn = '0' then + TMP := "000"; + LOCK := true; + elsif RE = '0' or RCV_STATE /= IDLE then -- Start bit logic disabled. + TMP := "000"; + LOCK := true; + elsif SDATA_EDGE = '1' then + TMP := "000"; -- (Re)-Initialize. + LOCK := false; -- Start counting. + elsif RXCLK = '1' and SDATA_IN = '0' and TMP < "111" and LOCK = false then + LOCK := true; + TMP := TMP + '1'; -- Count 8 low bits to declare start condition valid. + elsif RXCLK = '0' then + LOCK := false; + end if; + end if; + + case TMP is + when "111" => STARTBIT <= true; + when others => STARTBIT <= false; + end case; + end process P_START_BIT; + + SDATA_IN_I <= SDATA_IN when CLK_MODE = '0' else -- Clock div by 1 mode. + SDATA_IN when ST = "00" else SDATA_DIV16; -- Synchronous mode. + + CLKDIV: process + variable CLK_LOCK : boolean; + variable STRB_LOCK : boolean; + variable CLK_DIVCNT : std_logic_vector(4 downto 0); + begin + wait until CLK = '1' and CLK' event; + if CLK_MODE = '0' then -- Divider off. + if RXCLK = '1' and STRB_LOCK = false then + CLK_STRB <= '1'; + STRB_LOCK := true; + elsif RXCLK = '0' then + CLK_STRB <= '0'; + STRB_LOCK := false; + else + CLK_STRB <= '0'; + end if; + CLK_2_STRB <= '0'; -- No 1 1/2 stop bits in no div by 16 mode. + elsif SDATA_EDGE = '1' then +CLK_DIVCNT := "01100"; -- Div by 16 mode. + CLK_STRB <= '0'; -- Default. + CLK_2_STRB <= '0'; -- Default. + else + CLK_STRB <= '0'; -- Default. + CLK_2_STRB <= '0'; -- Default. + if CLK_DIVCNT > "00000" and RXCLK = '1' and CLK_LOCK = false then + CLK_DIVCNT := CLK_DIVCNT - '1'; + CLK_LOCK := true; + if CLK_DIVCNT = "01000" then + -- This strobe is asserted at half of the clock cycle. + -- It is used for the stop bit timing. + CLK_2_STRB <= '1'; + end if; + elsif CLK_DIVCNT = "00000" then + CLK_DIVCNT := "10000"; -- Div by 16 mode. + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + end if; + elsif RXCLK = '0' then + CLK_LOCK := false; + STRB_LOCK := false; + end if; + end if; + end process CLKDIV; + + SHIFTREG: process(RESETn, CLK) + begin + if RESETn = '0' then + SHIFT_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if RE = '0' then + SHIFT_REG <= x"00"; + elsif RCV_STATE = SAMPLE and CLK_STRB = '1' then + SHIFT_REG <= SDATA_IN_I & SHIFT_REG(7 downto 1); -- Shift right. + end if; + end if; + end process SHIFTREG; + + P_M_CIP: process(RESETn, CLK) + -- In Synchronous mode this flag indicates wether a synchronous character M_CIP = '1' + -- or another character (M_CIP = '0') is transferred to the receive buffer. + -- In asynchronous mode the flag indicates sampling condition. + begin + if RESETn = '0' then + M_CIP <= '0'; + elsif CLK = '0' and CLK' event then + if RE = '0' then + M_CIP <= '0'; + elsif ST = "00" then -- Synchronous mode. + if RCV_STATE = SYNC and SHIFT_REG = SCR and RDRF = '0' then + M_CIP <= '1'; -- SCR transferred. + elsif RCV_STATE = SYNC and RDRF = '0' then + M_CIP <= '0'; -- No SCR transferred. + end if; + else -- Asynchronous mode. + case RCV_STATE is + when SAMPLE | PARITY | STOP1 | STOP2 => M_CIP <= '1'; -- Sampling. + when others => M_CIP <= '0'; -- No Sampling. + end case; + end if; + end if; + end process P_M_CIP; + + BREAK_DETECT: process(RESETn, CLK) + -- A break condition occurs, if there is no STOP1 bit and the + -- shift register contains zero data. + begin + if RESETn = '0' then + BREAK <= false; + elsif CLK = '1' and CLK' event then + if RE = '0' then + BREAK <= false; + elsif CLK_STRB = '1' then + if RCV_STATE = STOP1 and SDATA_IN_I = '0' and SHIFT_REG = x"00" then + BREAK <= true; -- Break detected (empty shift register and no stop bit). + elsif RCV_STATE = STOP1 and SDATA_IN_I = '1' then + BREAK <= false; -- UPDATE. + elsif RCV_STATE = STOP1 and SDATA_IN_I = '0' and SHIFT_REG /= x"00" then + BREAK <= false; -- UPDATE, but framing error. + end if; + end if; + end if; + end process BREAK_DETECT; + + P_FS_B: process(RESETn, CLK) + -- In the synchronous mode, this process provides the flag detecting the synchronous + -- character. In the asynchronous mode, the flag indicates a break condition. + variable FS_B_I : bit; + variable FIRST_READ : boolean; + begin + if RESETn = '0' then + FS_B <= '0'; + FIRST_READ := false; + FS_B_I := '0'; + elsif CLK = '0' and CLK' event then + if RE = '0' then + FS_B <= '0'; + FS_B_I := '0'; + else + if ST = "00" then -- Synchronous operation. + if FS_CLR = '1' then + FS_B <= '0'; -- Clear during writing to the SCR. + elsif SHIFT_REG = SCR then + FS_B <= '1'; -- SCR detected. + end if; + else -- Asynchronous operation. + if RX_SAMPLE = '1' and BREAK = true then -- Break condition detected. + FS_B_I := '1'; -- Update. + elsif RX_SAMPLE = '1' then -- No break condition. + FS_B_I := '0'; -- Update. + elsif RSR_READ = '1' and FS_B_I = '1' then + -- If a break condition was detected, the concerning flag is + -- set when the valid data word in the receiver data + -- register is read. Thereafter the break flag is reset + -- and the break condition disappears after a second read + -- (in time) of the receiver status register. + if FIRST_READ = false then + FS_B <= '1'; + FIRST_READ := true; + else + FS_B <= '0'; + FIRST_READ := false; + end if; + end if; + end if; + end if; + end if; + end process P_FS_B; + + P_BITCNT: process + begin + wait until CLK = '1' and CLK' event; + if RCV_STATE = SAMPLE and CLK_STRB = '1' and ST /= "00" then -- Asynchronous mode. + BITCNT <= BITCNT + '1'; + elsif RCV_STATE = SAMPLE and CLK_STRB = '1' and ST = "00" and FS_B = '1' then -- Synchronous mode. + BITCNT <= BITCNT + '1'; -- Count, if matched data found (FS_B = '1'). + elsif RCV_STATE /= SAMPLE then + BITCNT <= (others => '0'); + end if; + end process P_BITCNT; + + BUFFER_FULL: process(RESETn, CLK) + -- Receive data register full flag. + begin + if RESETn = '0' then + RDRF <= '0'; + elsif CLK = '1' and CLK' event then + if RE = '0' then + RDRF <= '0'; + elsif RX_SAMPLE = '1' then + RDRF <= '1'; -- Data register is full until now! + elsif UDR_READ = '1' then + RDRF <= '0'; -- After reading the data register ... + end if; + end if; + end process BUFFER_FULL; + + OVERRUN: process(RESETn, CLK) + variable OE_I : bit; + variable FIRST_READ : boolean; + begin + if RESETn = '0' then + OE_I := '0'; + OE <= '0'; + FIRST_READ := false; + elsif CLK = '1' and CLK' event then + if RESETn = '0' then + OE_I := '0'; + OE <= '0'; + FIRST_READ := false; + elsif CLK_STRB = '1' and RCV_STATE = SYNC and BREAK = false then + -- Overrun appears if RDRF is '1' in this state and there + -- is no break condition. + OE_I := RDRF; + end if; + if RSR_READ = '1' and OE_I = '1' then + -- if an overrun was detected, the concerning flag is + -- set when the valid data word in the receiver data + -- register is read. Thereafter the RDRF flag is reset + -- and the overrun disappears (OE_I goes low) after + -- a second read (in time) of the receiver data register. + if FIRST_READ = false then + OE <= '1'; + FIRST_READ := true; + else + OE <= '0'; + FIRST_READ := false; + end if; + end if; + end if; + end process OVERRUN; + + PARITY_TEST: process(RESETn, CLK) + variable PAR_TMP : bit; + variable P_ERR : bit; + begin + if RESETn = '0' then + PE <= '0'; + elsif CLK = '1' and CLK' event then + if RE = '0' then + PE <= '0'; + elsif RX_SAMPLE = '1' then + PE <= P_ERR; -- Update on load shift register to data register. + elsif CLK_STRB = '1' then -- Sample parity on clock strobe. + P_ERR := '0'; -- Initialise. + if RCV_STATE = PARITY then + for i in 1 to 7 loop + if i = 1 then + PAR_TMP := SHIFT_REG(i-1) xor SHIFT_REG(i); + else + PAR_TMP := PAR_TMP xor SHIFT_REG(i); + end if; + end loop; + if P_ENA = '1' and P_EOn = '1' then -- Even parity. + P_ERR := PAR_TMP xor SDATA_IN_I; + elsif P_ENA = '1' and P_EOn = '0' then -- Odd parity. + P_ERR := not PAR_TMP xor SDATA_IN_I; + elsif P_ENA = '0' then -- No parity. + P_ERR := '0'; + end if; + end if; + end if; + end if; + end process PARITY_TEST; + + FRAME_ERR: process(RESETn, CLK) + -- This module detects a framing error + -- during stop bit 1 and stop bit 2. + variable FE_I: bit; + begin + if RESETn = '0' then + FE_I := '0'; + FE <= '0'; + elsif CLK = '1' and CLK' event then + if RE = '0' then + FE_I := '0'; + FE <= '0'; + elsif CLK_STRB = '1' then + if RCV_STATE = STOP1 and SDATA_IN_I = '0' and SHIFT_REG /= x"00" then + FE_I := '1'; + elsif RCV_STATE = STOP2 and SDATA_IN_I = '0' and SHIFT_REG /= x"00" then + FE_I := '1'; + elsif RCV_STATE = STOP1 or RCV_STATE = STOP2 then + FE_I := '0'; -- Error resets when correct data appears. + end if; + end if; + if RCV_STATE = SYNC then + FE <= FE_I; -- Update the FE every SYNC time. + end if; + end if; + end process FRAME_ERR; + + RCV_STATEREG: process(RESETn, CLK) + begin + if RESETn = '0' then + RCV_STATE <= IDLE; + elsif CLK = '1' and CLK' event then + if RE = '0' then + RCV_STATE <= IDLE; + else + RCV_STATE <= RCV_NEXT_STATE; + end if; + end if; + end process RCV_STATEREG; + + RCV_STATEDEC: process(RCV_STATE, SDATA_IN_I, BITCNT, CLK_STRB, STARTBIT, + CLK_2_STRB, ST, CLK_MODE, CL, P_ENA, SHIFT_REG) + begin + case RCV_STATE is + when IDLE => + if ST = "00" then + RCV_NEXT_STATE <= SAMPLE; -- Synchronous mode. + elsif SDATA_IN_I = '0' and CLK_MODE = '0' then + RCV_NEXT_STATE <= SAMPLE; -- Startbit detected in div by 1 mode. + elsif STARTBIT = true and CLK_MODE = '1' then + RCV_NEXT_STATE <= WAIT_START; -- Startbit detected in div by 16 mode. + else + RCV_NEXT_STATE <= IDLE; -- No startbit; sleep well :-) + end if; + when WAIT_START => + -- This state delays the sample process by one CLK_STRB pulse + -- to eliminate the start bit. + if CLK_STRB = '1' then + RCV_NEXT_STATE <= SAMPLE; + else + RCV_NEXT_STATE <= WAIT_START; + end if; + when SAMPLE => + if CLK_STRB = '1' then + if CL = "11" and BITCNT < "100" then + RCV_NEXT_STATE <= SAMPLE; -- Go on sampling 5 data bits. + elsif CL = "10" and BITCNT < "101" then + RCV_NEXT_STATE <= SAMPLE; -- Go on sampling 6 data bits. + elsif CL = "01" and BITCNT < "110" then + RCV_NEXT_STATE <= SAMPLE; -- Go on sampling 7 data bits. + elsif CL = "00" and BITCNT < "111" then + RCV_NEXT_STATE <= SAMPLE; -- Go on sampling 8 data bits. + elsif ST = "00" and P_ENA = '0' then -- Synchronous mode (no stop bits). + RCV_NEXT_STATE <= IDLE; -- No parity check enabled. + elsif P_ENA = '0' then + RCV_NEXT_STATE <= STOP1; -- No parity check enabled. + else + RCV_NEXT_STATE <= PARITY; -- Parity enabled. + end if; + else + RCV_NEXT_STATE <= SAMPLE; -- Stay in sample mode. + end if; + when PARITY => + if CLK_STRB = '1' then + if ST = "00" then -- Synchronous mode (no stop bits). + RCV_NEXT_STATE <= IDLE; + else + RCV_NEXT_STATE <= STOP1; + end if; + else + RCV_NEXT_STATE <= PARITY; + end if; + when STOP1 => + if CLK_STRB = '1' then + if SHIFT_REG > x"00" and SDATA_IN_I = '0' then -- No Stop bit after non zero data. + RCV_NEXT_STATE <= SYNC; -- Framing error detected. + elsif ST = "11" or ST = "10" then + RCV_NEXT_STATE <= STOP2; -- More than one stop bits selected. + else + RCV_NEXT_STATE <= SYNC; -- One stop bit selected. + end if; + else + RCV_NEXT_STATE <= STOP1; + end if; + when STOP2 => + if CLK_2_STRB = '1' and ST = "10" then + RCV_NEXT_STATE <= SYNC; -- One and a half stop bits selected. + elsif CLK_STRB = '1' then + RCV_NEXT_STATE <= SYNC; -- Two stop bits selected. + else + RCV_NEXT_STATE <= STOP2; + end if; + when SYNC => + RCV_NEXT_STATE <= IDLE; + end case; + end process RCV_STATEDEC; +end architecture BEHAVIOR; + diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_top.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_top.vhd new file mode 100644 index 0000000..fd06bf1 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_top.vhd @@ -0,0 +1,238 @@ +---------------------------------------------------------------------- +---- ---- +---- ATARI MFP compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- MC68901 compatible multi function port core. ---- +---- ---- +---- This is the SUSKA MFP IP core USART top level file. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- + +use work.wf68901ip_pkg.all; + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF68901IP_USART_TOP is + port ( -- System control: + CLK : in bit; + RESETn : in bit; + + -- Asynchronous bus control: + DSn : in bit; + CSn : in bit; + RWn : in bit; + + -- Data and Adresses: + RS : in bit_vector(5 downto 1); + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_OUT_EN : out bit; + + -- Serial I/O control: + RC : in bit; -- Receiver clock. + TC : in bit; -- Transmitter clock. + SI : in bit; -- Serial input. + SO : out bit; -- Serial output. + SO_EN : out bit; -- Serial output enable. + + -- Interrupt channels: + RX_ERR_INT : out bit; -- Receiver errors. + RX_BUFF_INT : out bit; -- Receiver buffer full. + TX_ERR_INT : out bit; -- Transmitter errors. + TX_BUFF_INT : out bit; -- Transmitter buffer empty. + + -- DMA control: + RRn : out bit; + TRn : out bit + ); +end entity WF68901IP_USART_TOP; + +architecture STRUCTURE of WF68901IP_USART_TOP is + signal BF_I : bit; + signal BE_I : bit; + signal FE_I : bit; + signal OE_I : bit; + signal UE_I : bit; + signal PE_I : bit; + signal LOOPBACK_I : bit; + signal SD_LEVEL_I : bit; + signal SDATA_IN_I : bit; + signal SDATA_OUT_I : bit; + signal RXCLK_I : bit; + signal CLK_MODE_I : bit; + signal SCR_I : bit_vector(7 downto 0); + signal RX_SAMPLE_I : bit; + signal RX_DATA_I : bit_vector(7 downto 0); + signal TX_DATA_I : bit_vector(7 downto 0); + signal CL_I : bit_vector(1 downto 0); + signal ST_I : bit_vector(1 downto 0); + signal P_ENA_I : bit; + signal P_EOn_I : bit; + signal RE_I : bit; + signal TE_I : bit; + signal FS_CLR_I : bit; + signal SS_I : bit; + signal M_CIP_I : bit; + signal FS_B_I : bit; + signal BR_I : bit; + signal UDR_READ_I : bit; + signal UDR_WRITE_I : bit; + signal RSR_READ_I : bit; + signal TSR_READ_I : bit; + signal TX_END_I : bit; +begin + SO <= SDATA_OUT_I when TE_I = '1' else SD_LEVEL_I; + -- Loopback mode: + SDATA_IN_I <= SDATA_OUT_I when LOOPBACK_I = '1' and TE_I = '1' else -- Loopback, transmitter enabled. + '1' when LOOPBACK_I = '1' and TE_I = '0' else SI; -- Loopback, transmitter disabled. + + RXCLK_I <= TC when LOOPBACK_I = '1' else RC; + RRn <= '0' when BF_I = '1' and PE_I = '0' and FE_I = '0' else '1'; + TRn <= not BE_I; + + -- Interrupt sources: + RX_ERR_INT <= OE_I or PE_I or FE_I or FS_B_I; + RX_BUFF_INT <= BF_I; + TX_ERR_INT <= UE_I or TX_END_I; + TX_BUFF_INT <= BE_I; + + I_USART_CTRL: WF68901IP_USART_CTRL + port map( + CLK => CLK, + RESETn => RESETn, + DSn => DSn, + CSn => CSn, + RWn => RWn, + RS => RS, + DATA_IN => DATA_IN, + DATA_OUT => DATA_OUT, + DATA_OUT_EN => DATA_OUT_EN, + LOOPBACK => LOOPBACK_I, + SDOUT_EN => SO_EN, + SD_LEVEL => SD_LEVEL_I, + CLK_MODE => CLK_MODE_I, + RE => RE_I, + TE => TE_I, + P_ENA => P_ENA_I, + P_EOn => P_EOn_I, + BF => BF_I, + BE => BE_I, + FE => FE_I, + OE => OE_I, + UE => UE_I, + PE => PE_I, + M_CIP => M_CIP_I, + FS_B => FS_B_I, + SCR_OUT => SCR_I, + TX_DATA => TX_DATA_I, + RX_SAMPLE => RX_SAMPLE_I, + RX_DATA => RX_DATA_I, + SS => SS_I, + BR => BR_I, + CL => CL_I, + ST => ST_I, + FS_CLR => FS_CLR_I, + UDR_READ => UDR_READ_I, + UDR_WRITE => UDR_WRITE_I, + RSR_READ => RSR_READ_I, + TSR_READ => TSR_READ_I, + TX_END => TX_END_I + ); + + I_USART_RECEIVE: WF68901IP_USART_RX + port map ( + CLK => CLK, + RESETn => RESETn, + SCR => SCR_I, + RX_SAMPLE => RX_SAMPLE_I, + RX_DATA => RX_DATA_I, + CL => CL_I, + ST => ST_I, + P_ENA => P_ENA_I, + P_EOn => P_EOn_I, + CLK_MODE => CLK_MODE_I, + RE => RE_I, + FS_CLR => FS_CLR_I, + SS => SS_I, + RXCLK => RXCLK_I, + SDATA_IN => SDATA_IN_I, + RSR_READ => RSR_READ_I, + UDR_READ => UDR_READ_I, + M_CIP => M_CIP_I, + FS_B => FS_B_I, + BF => BF_I, + OE => OE_I, + PE => PE_I, + FE => FE_I + ); + + I_USART_TRANSMIT: WF68901IP_USART_TX + port map ( + CLK => CLK, + RESETn => RESETn, + SCR => SCR_I, + TX_DATA => TX_DATA_I, + SDATA_OUT => SDATA_OUT_I, + TXCLK => TC, + CL => CL_I, + ST => ST_I, + TE => TE_I, + BR => BR_I, + P_ENA => P_ENA_I, + P_EOn => P_EOn_I, + UDR_WRITE => UDR_WRITE_I, + TSR_READ => TSR_READ_I, + CLK_MODE => CLK_MODE_I, + TX_END => TX_END_I, + UE => UE_I, + BE => BE_I + ); +end architecture STRUCTURE; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_tx.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_tx.vhd new file mode 100644 index 0000000..8de27f3 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_tx.vhd @@ -0,0 +1,387 @@ +---------------------------------------------------------------------- +---- ---- +---- ATARI MFP compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- This is the SUSKA MFP IP core USART transmitter file. ---- +---- ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- Revision 2K9A 2009/06/20 WF +-- TDRE has now synchronous reset to meet preset requirement. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF68901IP_USART_TX is + port ( + CLK : in bit; + RESETn : in bit; + + SCR : in bit_vector(7 downto 0); -- Synchronous character. + TX_DATA : in bit_vector(7 downto 0); -- Normal data. + + SDATA_OUT : out bit; -- Serial data output. + TXCLK : in bit; -- Transmitter clock. + + CL : in bit_vector(1 downto 0); -- Character length. + ST : in bit_vector(1 downto 0); -- Start and stop bit configuration. + TE : in bit; -- Transmitter enable. + BR : in bit; -- BREAK character send enable (all '0' without stop bit). + P_ENA : in bit; -- Parity enable. + P_EOn : in bit; -- Even or odd parity. + UDR_WRITE : in bit; -- Flag indicating writing the data register. + TSR_READ : in bit; -- Flag indicating reading the transmitter status register. + CLK_MODE : in bit; -- Transmitter clock mode. + + TX_END : out bit; -- End of transmission flag. + UE : out bit; -- Underrun Flag. + BE : out bit -- Buffer empty flag. + ); +end entity WF68901IP_USART_TX; + +architecture BEHAVIOR of WF68901IP_USART_TX is +type TR_STATES is (IDLE, CHECK_BREAK, LOAD_SHFT, START, SHIFTOUT, PARITY, STOP1, STOP2); +signal TR_STATE, TR_NEXT_STATE : TR_STATES; +signal CLK_STRB : bit; +signal CLK_2_STRB : bit; +signal SHIFT_REG : bit_vector(7 downto 0); +signal BITCNT : std_logic_vector(2 downto 0); +signal PARITY_I : bit; +signal TDRE : bit; +signal BREAK : bit; +begin + BE <= TDRE; -- Buffer empty flag. + + -- The default condition in this statement is to ensure + -- to cover all possibilities for example if there is a + -- one hot decoding of the state machine with wrong states + -- (e.g. not one of the given here). + SDATA_OUT <= '0' when BREAK = '1' else + '1' when TR_STATE = IDLE else + '1' when TR_STATE = LOAD_SHFT else + '0' when TR_STATE = START else + SHIFT_REG(0) when TR_STATE = SHIFTOUT else + PARITY_I when TR_STATE = PARITY else + '1' when TR_STATE = STOP1 else + '1' when TR_STATE = STOP2 else '1'; + + P_BREAK : process(RESETn, CLK) + -- This process is responsible to control the BREAK signal. After the break request + -- is asserted via BR, the break character will be sent after the current transmission has + -- finished. The BREAK character is sent until the BR is disabled. + variable LOCK : boolean; + begin + if RESETn = '0' then + BREAK <= '0'; + elsif CLK = '1' and CLK' event then + -- Break is only available in the asynchronous mode (ST /= "00"). + -- The LOCK mechanism is reponsible for sending the BREAK character just once. + if TE = '1' and BR = '1' and ST /= "00" and TR_STATE = IDLE and LOCK = false then + BREAK <= '1'; -- Break for the case that there is no current transmission. + LOCK := true; + elsif BR = '1' and ST /= "00" and TR_STATE = STOP1 then + BREAK <= '0'; -- Break character sent. + elsif BR = '0' then + BREAK <= '0'; + LOCK := false; + else + BREAK <= '0'; + end if; + end if; + end process P_BREAK; + + CLKDIV: process + variable CLK_LOCK : boolean; + variable STRB_LOCK : boolean; + variable CLK_DIVCNT : std_logic_vector(4 downto 0); + begin + wait until CLK = '1' and CLK' event; + if CLK_MODE = '0' then -- Divider off. + if TXCLK = '0' and STRB_LOCK = false then -- Works on negative TXCLK edge. + CLK_STRB <= '1'; + STRB_LOCK := true; + elsif TXCLK = '1' then + CLK_STRB <= '0'; + STRB_LOCK := false; + else + CLK_STRB <= '0'; + end if; + CLK_2_STRB <= '0'; -- No 1 1/2 stop bits in no div by 16 mode. + elsif TR_STATE = IDLE then + CLK_DIVCNT := "10000"; -- Div by 16 mode. + CLK_STRB <= '0'; + else + CLK_STRB <= '0'; -- Default. + CLK_2_STRB <= '0'; -- Default. + -- Works on negative TXCLK edge: + if CLK_DIVCNT > "00000" and TXCLK = '0' and CLK_LOCK = false then + CLK_DIVCNT := CLK_DIVCNT - '1'; + CLK_LOCK := true; + if CLK_DIVCNT = "01000" then + -- This strobe is asserted at half of the clock cycle. + -- It is used for the stop bit timing. + CLK_2_STRB <= '1'; + end if; + elsif CLK_DIVCNT = "00000" then + CLK_DIVCNT := "10000"; -- Div by 16 mode. + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + end if; + elsif TXCLK = '1' then + CLK_LOCK := false; + STRB_LOCK := false; + end if; + end if; + end process CLKDIV; + + SHIFTREG: process(RESETn, CLK) + begin + if RESETn = '0' then + SHIFT_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if TR_STATE = LOAD_SHFT and TDRE = '1' then -- Lost data ... + case ST is + when "00" => -- Synchronous mode. + SHIFT_REG <= SCR; -- Send the synchronous character. + when others => -- Asynchronous mode. + SHIFT_REG <= x"5A"; -- Load the shift register with a mark (underrun). + end case; + elsif TR_STATE = LOAD_SHFT then + -- Load 'normal' data if there is no break condition: + case CL is + when "11" => SHIFT_REG <= "000" & TX_DATA(4 downto 0); -- 5 databits. + when "10" => SHIFT_REG <= "00" & TX_DATA(5 downto 0); -- 6 databits. + when "01" => SHIFT_REG <= '0' & TX_DATA(6 downto 0); -- 7 databits. + when "00" => SHIFT_REG <= TX_DATA; -- 8 databits. + end case; + elsif TR_STATE = SHIFTOUT and CLK_STRB = '1' then + SHIFT_REG <= '0' & SHIFT_REG(7 downto 1); -- Shift right. + end if; + end if; + end process SHIFTREG; + + P_BITCNT: process + -- Counter for the data bits transmitted. + begin + wait until CLK = '1' and CLK' event; + if TR_STATE = SHIFTOUT and CLK_STRB = '1' then + BITCNT <= BITCNT + '1'; + elsif TR_STATE /= SHIFTOUT then + BITCNT <= "000"; + end if; + end process P_BITCNT; + + BUFFER_EMPTY: process + -- Transmit data register empty flag. + begin + wait until CLK = '1' and CLK' event; + if RESETn = '0' then + TDRE <= '1'; + elsif TE = '0' then + TDRE <= '1'; + elsif TR_STATE = START and BREAK = '0' then + -- Data has been loaded to the shift register, + -- thus data register is free again. + -- If the BREAK flag is enabled, the BE flag + -- respective TDRE flag cannot be set. + TDRE <= '1'; + elsif UDR_WRITE = '1' then + TDRE <= '0'; + end if; + end process BUFFER_EMPTY; + + UNDERRUN: process(RESETn, CLK) + variable LOCK : boolean; + begin + if RESETn = '0' then + UE <= '0'; + LOCK := false; + elsif CLK = '1' and CLK' event then + if TE = '0' then + UE <= '0'; + LOCK := false; + elsif CLK_STRB = '1' and TR_STATE = START then + -- Underrun appears if TDRE is '0' at the end of this state. + UE <= TDRE; -- Never true for enabled BREAK flag. See alos process BUFFER_EMPTY. + LOCK := true; + elsif CLK_STRB = '1' then + LOCK := false; -- Disables clearing UE one transmit clock cycle. + elsif TSR_READ = '1' and LOCK = false then + UE <= '0'; + end if; + end if; + end process UNDERRUN; + + P_TX_END: process(RESETn, CLK) + begin + if RESETn = '0' then + TX_END <= '0'; + elsif CLK = '1' and CLK' event then + if TE = '1' then -- Transmitter enabled. + TX_END <= '0'; + elsif TE = '0' and TR_STATE = IDLE then + TX_END <= '1'; + end if; + end if; + end process P_TX_END; + + PARITY_GEN: process + variable PAR_TMP : bit; + begin + wait until CLK = '1' and CLK' event; + if TR_STATE = START then -- Calculate the parity during the start phase. + for i in 1 to 7 loop + if i = 1 then + PAR_TMP := SHIFT_REG(i-1) xor SHIFT_REG(i); + else + PAR_TMP := PAR_TMP xor SHIFT_REG(i); + end if; + end loop; + if P_ENA = '1' and P_EOn = '1' then -- Even parity. + PARITY_I <= PAR_TMP; + elsif P_ENA = '1' and P_EOn = '0' then -- Odd parity. + PARITY_I <= not PAR_TMP; + else -- No parity. + PARITY_I <= '0'; + end if; + end if; + end process PARITY_GEN; + + TR_STATEREG: process(RESETn, CLK) + begin + if RESETn = '0' then + TR_STATE <= IDLE; + elsif CLK = '1' and CLK' event then + TR_STATE <= TR_NEXT_STATE; + end if; + end process TR_STATEREG; + + TR_STATEDEC: process(TR_STATE, CLK_STRB, CLK_2_STRB, BITCNT, TDRE, BREAK, TE, ST, P_ENA, CL, BR) + begin + case TR_STATE is + when IDLE => + -- This IDLE state is just one clock cycle and is required to give the + -- break process time to set the BREAK flag. + TR_NEXT_STATE <= CHECK_BREAK; + when CHECK_BREAK => + if BREAK = '1' then -- Send break character. + -- Do not load any data to the shift register, go directly + -- to the START state. + TR_NEXT_STATE <= START; + -- Start enabled transmitter, if the data register is not empty. + -- Do not send any further data for the case of an asserted BR flag. + elsif TE = '1' and TDRE = '0' and BR = '0' then + TR_NEXT_STATE <= LOAD_SHFT; + else + TR_NEXT_STATE <= IDLE; -- Go back, scan for BREAK. + end if; + when LOAD_SHFT => + TR_NEXT_STATE <= START; + when START => -- Send the start bit. + if CLK_STRB = '1' then + TR_NEXT_STATE <= SHIFTOUT; + else + TR_NEXT_STATE <= START; + end if; + when SHIFTOUT => + if CLK_STRB = '1' then + if BITCNT < "100" and CL = "11" then + TR_NEXT_STATE <= SHIFTOUT; -- Transmit 5 data bits. + elsif BITCNT < "101" and CL = "10" then + TR_NEXT_STATE <= SHIFTOUT; -- Transmit 6 data bits. + elsif BITCNT < "110" and CL = "01" then + TR_NEXT_STATE <= SHIFTOUT; -- Transmit 7 data bits. + elsif BITCNT < "111" and CL = "00" then + TR_NEXT_STATE <= SHIFTOUT; -- Transmit 8 data bits. + elsif P_ENA = '0' and BREAK = '1' then + TR_NEXT_STATE <= IDLE; -- Break condition, no parity check enabled, no stop bits. + elsif P_ENA = '0' and ST = "00" then + TR_NEXT_STATE <= IDLE; -- Synchronous mode, no parity check enabled. + elsif P_ENA = '0' then + TR_NEXT_STATE <= STOP1; -- Asynchronous mode, no parity check enabled. + else + TR_NEXT_STATE <= PARITY; -- Parity enabled. + end if; + else + TR_NEXT_STATE <= SHIFTOUT; + end if; + when PARITY => + if CLK_STRB = '1' then + if ST = "00" then -- Synchronous mode (no stop bits). + TR_NEXT_STATE <= IDLE; + elsif BREAK = '1' then -- No stop bits during break condition. + TR_NEXT_STATE <= IDLE; + else + TR_NEXT_STATE <= STOP1; + end if; + else + TR_NEXT_STATE <= PARITY; + end if; + when STOP1 => + if CLK_STRB = '1' and (ST = "11" or ST = "10") then + TR_NEXT_STATE <= STOP2; -- More than one stop bits selected. + elsif CLK_STRB = '1' then + TR_NEXT_STATE <= IDLE; -- One stop bits selected. + else + TR_NEXT_STATE <= STOP1; + end if; + when STOP2 => + if CLK_2_STRB = '1' and ST = "10" then + TR_NEXT_STATE <= IDLE; -- One and a half stop bits selected. + elsif CLK_STRB = '1' then + TR_NEXT_STATE <= IDLE; -- Two stop bits detected. + else + TR_NEXT_STATE <= STOP2; + end if; + end case; + end process TR_STATEDEC; +end architecture BEHAVIOR; + diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SDC_IF/sd-card-interface.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SDC_IF/sd-card-interface.vhd new file mode 100644 index 0000000..685fc02 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SDC_IF/sd-card-interface.vhd @@ -0,0 +1,228 @@ +---------------------------------------------------------------------- +---- ---- +---- ATARI IP Core peripheral Add-On ---- +---- ---- +---- This file is part of the FPGA-ATARI project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- This hardware provides an interface to connect to a SD-Card. ---- +---- ---- +---- This interface is based on the project 'SatanDisk' of ---- +---- Miroslav Nohaj 'Jookie'. The code is an interpretation of ---- +---- the original code, written in VERILOG. It is provided for ---- +---- the use in a system on programmable chips (SOPC). ---- +---- ---- +---- Timing: Use a clock frequency of 16MHz for this component. ---- +---- Use the same clock frequency for the connected AVR ---- +---- microcontroller. ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2007 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +---- This hardware works with the original ATARI ---- +---- hard dik driver. ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 1.0 2007/01/05 WF +-- Initial Release. + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF_SD_CARD is + port ( + -- System: + RESETn : in bit; + CLK : in bit; -- 16MHz, see above. + + -- ACSI section: + ACSI_A1 : in bit; + ACSI_CSn : in bit; + ACSI_ACKn : in bit; + ACSI_INTn : out bit; + ACSI_DRQn : out bit; + ACSI_D : inout std_logic_vector(7 downto 0); + + -- Microcontroller interface: + MC_D : inout std_logic_vector(7 downto 0); + MC_DO : in bit; + MC_PIO_DMAn : in bit; + MC_RWn : in bit; + MC_CLR_CMD : in bit; + MC_DONE : out bit; + MC_GOT_CMD : out bit + ); +end WF_SD_CARD; + +architecture BEHAVIOR of WF_SD_CARD is +signal DATA_REG : std_logic_vector(7 downto 0); +signal D0_REG : bit; +signal INT_REG : bit; +signal DRQ_REG : bit; +signal DONE_REG : bit; +signal GOT_CMD_REG : bit; +signal HOLD : bit; +signal PREV_CSn : bit; +signal PREV_ACKn : bit; +begin + MC_D <= DATA_REG when MC_RWn = '0' and DONE_REG = '1' else (others => 'Z'); + ACSI_D <= DATA_REG when MC_RWn = '1' and (ACSI_CSn = '0' or ACSI_ACKn = '0' or HOLD = '1') else (others => 'Z'); + ACSI_INTn <= INT_REG; + ACSI_DRQn <= DRQ_REG; + MC_DONE <= DONE_REG; + MC_GOT_CMD <= GOT_CMD_REG; + + P_DATA: process(RESETn, CLK) + begin + if RESETn = '0' then + DATA_REG <= (others => '0'); + elsif CLK = '1' and CLK' event then + if D0_REG = '0' and MC_DO = '1' and MC_RWn = '1' then + DATA_REG <= MC_D; -- Read from AVR to ACSI. + end if; + -- + if PREV_CSn = '0' and ACSI_CSn = '0' and MC_RWn = '0' and DONE_REG = '0' then + DATA_REG <= ACSI_D; -- Write from ACSI to AVR. + elsif PREV_ACKn = '0' and ACSI_ACKn = '0' and MC_RWn = '0' and DONE_REG = '0' then + DATA_REG <= ACSI_D; -- Write from ACSI to AVR. + end if; + end if; + end process P_DATA; + + P_SYNC: process + begin + wait until CLK = '1' and CLK' event; + PREV_CSn <= ACSI_CSn; + PREV_ACKn <= ACSI_ACKn; + end process P_SYNC; + + P_INT_DRQ: process(RESETn, CLK) + begin + if RESETn = '0' then + INT_REG <= '1'; -- No interrupt. + DRQ_REG <= '1'; -- No data request. + elsif CLK = '1' and CLK' event then + if D0_REG = '0' and MC_DO = '1' and MC_PIO_DMAn = '1' then -- Positive MC_DO edge. + INT_REG <= '0'; -- Release an interrupt. + DRQ_REG <= '1'; + elsif D0_REG = '0' and MC_DO = '1' then + INT_REG <= '1'; + DRQ_REG <= '0'; -- Release a data request. + end if; + -- + if MC_CLR_CMD = '1' then -- Clear done. + INT_REG <= '1'; -- Restore INT_REG. + DRQ_REG <= '1'; -- Restore DRQ_REG. + end if; + -- + if (PREV_CSn = '0' and ACSI_CSn = '0') or (PREV_ACKn = '0' and ACSI_ACKn = '0') then + if ACSI_CSn = '0' then + INT_REG <= '1'; + end if; + -- + if ACSI_ACKn = '0' then + DRQ_REG <= '1'; + end if; + end if; + end if; + end process P_INT_DRQ; + + P_HOLD: process(RESETn, CLK) + begin + if RESETn = '0' then + HOLD <= '0'; + elsif CLK = '1' and CLK' event then + if (PREV_CSn = '0' and ACSI_CSn = '0') or (PREV_ACKn = '0' and ACSI_ACKn = '0') then + HOLD <= '1'; + elsif PREV_CSn = '1' and ACSI_CSn = '1' then -- If signal is high. + HOLD <= '0'; + elsif PREV_ACKn = '1' and ACSI_ACKn = '1' then -- If signal is high. + HOLD <= '0'; + elsif PREV_CSn = '0' and ACSI_CSn = '1' then -- Rising edge. + HOLD <= '1'; + elsif PREV_ACKn = '0' and ACSI_ACKn = '1' then -- Rising edge. + HOLD <= '1'; + elsif MC_CLR_CMD = '1' then -- Clear done. + HOLD <= '0'; + end if; + end if; + end process P_HOLD; + + P_DONE: process(RESETn, CLK) + begin + if RESETn = '0' then + DONE_REG <= '0'; + elsif CLK = '1' and CLK' event then + if (PREV_CSn = '0' and ACSI_CSn = '0') or (PREV_ACKn = '0' and ACSI_ACKn = '0') then + DONE_REG <= '1'; + elsif MC_CLR_CMD = '1' then -- Clear done. + DONE_REG <= '0'; + elsif D0_REG = '0' and MC_DO = '1' then -- Positive MC_DO edge. + DONE_REG <= '0'; + elsif D0_REG = '1' and MC_DO = '0' then -- Negative MC_DO edge. + DONE_REG <= '0'; + end if; + end if; + end process P_DONE; + + P_DO_REG: process(RESETn, CLK) + begin + if RESETn = '0' then + D0_REG <= '0'; + elsif CLK = '1' and CLK' event then + if D0_REG = '0' and MC_DO = '1' then -- Positive MC_DO edge. + D0_REG <= MC_DO; + elsif D0_REG = '1' and MC_DO = '0' then -- Negative MC_DO edge. + D0_REG <= MC_DO; + end if; + end if; + end process P_DO_REG; + + P_GOT_CMD: process(RESETn, CLK) + begin + if RESETn = '0' then + GOT_CMD_REG <= '0'; + elsif CLK = '1' and CLK' event then + if PREV_CSn = '0' and ACSI_CSn = '0' and ACSI_CSn = '0' and ACSI_A1 = '0' then + GOT_CMD_REG <= '1'; -- If command was received. + elsif PREV_ACKn = '0' and ACSI_ACKn = '0' and ACSI_CSn = '0' and ACSI_A1 = '0' then + GOT_CMD_REG <= '1'; -- If command was received. + elsif MC_CLR_CMD = '1' then -- Clear done. + GOT_CMD_REG <= '0'; + end if; + end if; + end process P_GOT_CMD; +end architecture BEHAVIOR; \ No newline at end of file diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SDC_IF/sd-card-interface_soc.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SDC_IF/sd-card-interface_soc.vhd new file mode 100644 index 0000000..b1dfe91 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SDC_IF/sd-card-interface_soc.vhd @@ -0,0 +1,240 @@ +---------------------------------------------------------------------- +---- ---- +---- ATARI IP Core peripheral Add-On ---- +---- ---- +---- This file is part of the FPGA-ATARI project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- This hardware provides an interface to connect to a SD-Card. ---- +---- ---- +---- This interface is based on the project 'SatanDisk' of ---- +---- Miroslav Nohaj 'Jookie'. The code is an interpretation of ---- +---- the original code, written in VERILOG. It is provided for ---- +---- the use in a system on programmable chips (SOPC). ---- +---- ---- +---- Timing: Use a clock frequency of 16MHz for this component. ---- +---- Use the same clock frequency for the connected AVR ---- +---- microcontroller. ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2007 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +---- This hardware works with the original ATARI ---- +---- hard dik driver. ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K7A 2007/01/05 WF +-- Initial Release. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF_SD_CARD is + port ( + -- System: + RESETn : in bit; + CLK : in bit; -- 16MHz, see above. + + -- ACSI section: + ACSI_A1 : in bit; + ACSI_CSn : in bit; + ACSI_ACKn : in bit; + ACSI_INTn : out bit; + ACSI_DRQn : out bit; + ACSI_D_IN : in std_logic_vector(7 downto 0); + ACSI_D_OUT : out std_logic_vector(7 downto 0); + ACSI_D_EN : out bit; + + -- Microcontroller interface: + MC_DO : in bit; + MC_PIO_DMAn : in bit; + MC_RWn : in bit; + MC_CLR_CMD : in bit; + MC_DONE : out bit; + MC_GOT_CMD : out bit; + MC_D_IN : in std_logic_vector(7 downto 0); + MC_D_OUT : out std_logic_vector(7 downto 0); + MC_D_EN : out bit + ); +end WF_SD_CARD; + +architecture BEHAVIOR of WF_SD_CARD is +signal DATA_REG : std_logic_vector(7 downto 0); +signal D0_REG : bit; +signal INT_REG : bit; +signal DRQ_REG : bit; +signal DONE_REG : bit; +signal GOT_CMD_REG : bit; +signal HOLD : bit; +signal PREV_CSn : bit; +signal PREV_ACKn : bit; +begin + MC_D_OUT <= DATA_REG when MC_RWn = '0' and DONE_REG = '1' else (others => '0'); + MC_D_EN <= '1' when MC_RWn = '0' and DONE_REG = '1' else '0'; + ACSI_D_OUT <= DATA_REG when MC_RWn = '1' and (ACSI_CSn = '0' or ACSI_ACKn = '0' or HOLD = '1') else (others => '0'); +--ACSI_D_EN <= '1' when MC_RWn = '1' and (ACSI_CSn = '0' or ACSI_ACKn = '0' or HOLD = '1') else '0'; +ACSI_D_EN <= '0'; -- Disabled. +--ACSI_INTn <= INT_REG; +ACSI_INTn <= '1'; -- Disabled. +--ACSI_DRQn <= DRQ_REG; +ACSI_DRQn <= '1'; -- Disabled. + MC_DONE <= DONE_REG; + MC_GOT_CMD <= GOT_CMD_REG; + + P_DATA: process(RESETn, CLK) + begin + if RESETn = '0' then + DATA_REG <= (others => '0'); + elsif CLK = '1' and CLK' event then + if D0_REG = '0' and MC_DO = '1' and MC_RWn = '1' then + DATA_REG <= MC_D_IN; -- Read from AVR to ACSI. + end if; + -- + if PREV_CSn = '0' and ACSI_CSn = '0' and MC_RWn = '0' and DONE_REG = '0' then + DATA_REG <= ACSI_D_IN; -- Write from ACSI to AVR. + elsif PREV_ACKn = '0' and ACSI_ACKn = '0' and MC_RWn = '0' and DONE_REG = '0' then + DATA_REG <= ACSI_D_IN; -- Write from ACSI to AVR. + end if; + end if; + end process P_DATA; + + P_SYNC: process + begin + wait until CLK = '1' and CLK' event; + PREV_CSn <= ACSI_CSn; + PREV_ACKn <= ACSI_ACKn; + end process P_SYNC; + + P_INT_DRQ: process(RESETn, CLK) + begin + if RESETn = '0' then + INT_REG <= '1'; -- No interrupt. + DRQ_REG <= '1'; -- No data request. + elsif CLK = '1' and CLK' event then + if D0_REG = '0' and MC_DO = '1' and MC_PIO_DMAn = '1' then -- Positive MC_DO edge. + INT_REG <= '0'; -- Release an interrupt. + DRQ_REG <= '1'; + elsif D0_REG = '0' and MC_DO = '1' then + INT_REG <= '1'; + DRQ_REG <= '0'; -- Release a data request. + end if; + -- + if MC_CLR_CMD = '1' then -- Clear done. + INT_REG <= '1'; -- Restore INT_REG. + DRQ_REG <= '1'; -- Restore DRQ_REG. + end if; + -- + if (PREV_CSn = '0' and ACSI_CSn = '0') or (PREV_ACKn = '0' and ACSI_ACKn = '0') then + if ACSI_CSn = '0' then + INT_REG <= '1'; + end if; + -- + if ACSI_ACKn = '0' then + DRQ_REG <= '1'; + end if; + end if; + end if; + end process P_INT_DRQ; + + P_HOLD: process(RESETn, CLK) + begin + if RESETn = '0' then + HOLD <= '0'; + elsif CLK = '1' and CLK' event then + if (PREV_CSn = '0' and ACSI_CSn = '0') or (PREV_ACKn = '0' and ACSI_ACKn = '0') then + HOLD <= '1'; + elsif PREV_CSn = '1' and ACSI_CSn = '1' then -- If signal is high. + HOLD <= '0'; + elsif PREV_ACKn = '1' and ACSI_ACKn = '1' then -- If signal is high. + HOLD <= '0'; + elsif PREV_CSn = '0' and ACSI_CSn = '1' then -- Rising edge. + HOLD <= '1'; + elsif PREV_ACKn = '0' and ACSI_ACKn = '1' then -- Rising edge. + HOLD <= '1'; + elsif MC_CLR_CMD = '1' then -- Clear done. + HOLD <= '0'; + end if; + end if; + end process P_HOLD; + + P_DONE: process(RESETn, CLK) + begin + if RESETn = '0' then + DONE_REG <= '0'; + elsif CLK = '1' and CLK' event then + if (PREV_CSn = '0' and ACSI_CSn = '0') or (PREV_ACKn = '0' and ACSI_ACKn = '0') then + DONE_REG <= '1'; + elsif MC_CLR_CMD = '1' then -- Clear done. + DONE_REG <= '0'; + elsif D0_REG = '0' and MC_DO = '1' then -- Positive MC_DO edge. + DONE_REG <= '0'; + elsif D0_REG = '1' and MC_DO = '0' then -- Negative MC_DO edge. + DONE_REG <= '0'; + end if; + end if; + end process P_DONE; + + P_DO_REG: process(RESETn, CLK) + begin + if RESETn = '0' then + D0_REG <= '0'; + elsif CLK = '1' and CLK' event then + if D0_REG = '0' and MC_DO = '1' then -- Positive MC_DO edge. + D0_REG <= MC_DO; + elsif D0_REG = '1' and MC_DO = '0' then -- Negative MC_DO edge. + D0_REG <= MC_DO; + end if; + end if; + end process P_DO_REG; + + P_GOT_CMD: process(RESETn, CLK) + begin + if RESETn = '0' then + GOT_CMD_REG <= '0'; + elsif CLK = '1' and CLK' event then +-- ?? ACSI_CSn doppelt! +if PREV_CSn = '0' and ACSI_CSn = '0' and ACSI_CSn = '0' and ACSI_A1 = '0' then + GOT_CMD_REG <= '1'; -- If command was received. + elsif PREV_ACKn = '0' and ACSI_ACKn = '0' and ACSI_CSn = '0' and ACSI_A1 = '0' then + GOT_CMD_REG <= '1'; -- If command was received. + elsif MC_CLR_CMD = '1' then -- Clear done. + GOT_CMD_REG <= '0'; + end if; + end if; + end process P_GOT_CMD; +end architecture BEHAVIOR; \ No newline at end of file diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SDC_IF/sd-card-interface_soc.vhd.bak b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SDC_IF/sd-card-interface_soc.vhd.bak new file mode 100644 index 0000000..0200dea --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SDC_IF/sd-card-interface_soc.vhd.bak @@ -0,0 +1,239 @@ +---------------------------------------------------------------------- +---- ---- +---- ATARI IP Core peripheral Add-On ---- +---- ---- +---- This file is part of the FPGA-ATARI project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- This hardware provides an interface to connect to a SD-Card. ---- +---- ---- +---- This interface is based on the project 'SatanDisk' of ---- +---- Miroslav Nohaj 'Jookie'. The code is an interpretation of ---- +---- the original code, written in VERILOG. It is provided for ---- +---- the use in a system on programmable chips (SOPC). ---- +---- ---- +---- Timing: Use a clock frequency of 16MHz for this component. ---- +---- Use the same clock frequency for the connected AVR ---- +---- microcontroller. ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2007 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +---- This hardware works with the original ATARI ---- +---- hard dik driver. ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K7A 2007/01/05 WF +-- Initial Release. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF_SD_CARD is + port ( + -- System: + RESETn : in bit; + CLK : in bit; -- 16MHz, see above. + + -- ACSI section: + ACSI_A1 : in bit; + ACSI_CSn : in bit; + ACSI_ACKn : in bit; + ACSI_INTn : out bit; + ACSI_DRQn : out bit; + ACSI_D_IN : in std_logic_vector(7 downto 0); + ACSI_D_OUT : out std_logic_vector(7 downto 0); + ACSI_D_EN : out bit; + + -- Microcontroller interface: + MC_DO : in bit; + MC_PIO_DMAn : in bit; + MC_RWn : in bit; + MC_CLR_CMD : in bit; + MC_DONE : out bit; + MC_GOT_CMD : out bit; + MC_D_IN : in std_logic_vector(7 downto 0); + MC_D_OUT : out std_logic_vector(7 downto 0); + MC_D_EN : out bit + ); +end WF_SD_CARD; + +architecture BEHAVIOR of WF_SD_CARD is +signal DATA_REG : std_logic_vector(7 downto 0); +signal D0_REG : bit; +signal INT_REG : bit; +signal DRQ_REG : bit; +signal DONE_REG : bit; +signal GOT_CMD_REG : bit; +signal HOLD : bit; +signal PREV_CSn : bit; +signal PREV_ACKn : bit; +begin + MC_D_OUT <= DATA_REG when MC_RWn = '0' and DONE_REG = '1' else (others => '0'); + MC_D_EN <= '1' when MC_RWn = '0' and DONE_REG = '1' else '0'; + ACSI_D_OUT <= DATA_REG when MC_RWn = '1' and (ACSI_CSn = '0' or ACSI_ACKn = '0' or HOLD = '1') else (others => '0'); +-- ???: +--ACSI_D_EN <= '1' when MC_RWn = '1' and (ACSI_CSn = '0' or ACSI_ACKn = '0' or HOLD = '1') else '0'; +ACSI_D_EN <= '0'; + ACSI_INTn <= INT_REG; + ACSI_DRQn <= DRQ_REG; + MC_DONE <= DONE_REG; + MC_GOT_CMD <= GOT_CMD_REG; + + P_DATA: process(RESETn, CLK) + begin + if RESETn = '0' then + DATA_REG <= (others => '0'); + elsif CLK = '1' and CLK' event then + if D0_REG = '0' and MC_DO = '1' and MC_RWn = '1' then + DATA_REG <= MC_D_IN; -- Read from AVR to ACSI. + end if; + -- + if PREV_CSn = '0' and ACSI_CSn = '0' and MC_RWn = '0' and DONE_REG = '0' then + DATA_REG <= ACSI_D_IN; -- Write from ACSI to AVR. + elsif PREV_ACKn = '0' and ACSI_ACKn = '0' and MC_RWn = '0' and DONE_REG = '0' then + DATA_REG <= ACSI_D_IN; -- Write from ACSI to AVR. + end if; + end if; + end process P_DATA; + + P_SYNC: process + begin + wait until CLK = '1' and CLK' event; + PREV_CSn <= ACSI_CSn; + PREV_ACKn <= ACSI_ACKn; + end process P_SYNC; + + P_INT_DRQ: process(RESETn, CLK) + begin + if RESETn = '0' then + INT_REG <= '1'; -- No interrupt. + DRQ_REG <= '1'; -- No data request. + elsif CLK = '1' and CLK' event then + if D0_REG = '0' and MC_DO = '1' and MC_PIO_DMAn = '1' then -- Positive MC_DO edge. + INT_REG <= '0'; -- Release an interrupt. + DRQ_REG <= '1'; + elsif D0_REG = '0' and MC_DO = '1' then + INT_REG <= '1'; + DRQ_REG <= '0'; -- Release a data request. + end if; + -- + if MC_CLR_CMD = '1' then -- Clear done. + INT_REG <= '1'; -- Restore INT_REG. + DRQ_REG <= '1'; -- Restore DRQ_REG. + end if; + -- + if (PREV_CSn = '0' and ACSI_CSn = '0') or (PREV_ACKn = '0' and ACSI_ACKn = '0') then + if ACSI_CSn = '0' then + INT_REG <= '1'; + end if; + -- + if ACSI_ACKn = '0' then + DRQ_REG <= '1'; + end if; + end if; + end if; + end process P_INT_DRQ; + + P_HOLD: process(RESETn, CLK) + begin + if RESETn = '0' then + HOLD <= '0'; + elsif CLK = '1' and CLK' event then + if (PREV_CSn = '0' and ACSI_CSn = '0') or (PREV_ACKn = '0' and ACSI_ACKn = '0') then + HOLD <= '1'; + elsif PREV_CSn = '1' and ACSI_CSn = '1' then -- If signal is high. + HOLD <= '0'; + elsif PREV_ACKn = '1' and ACSI_ACKn = '1' then -- If signal is high. + HOLD <= '0'; + elsif PREV_CSn = '0' and ACSI_CSn = '1' then -- Rising edge. + HOLD <= '1'; + elsif PREV_ACKn = '0' and ACSI_ACKn = '1' then -- Rising edge. + HOLD <= '1'; + elsif MC_CLR_CMD = '1' then -- Clear done. + HOLD <= '0'; + end if; + end if; + end process P_HOLD; + + P_DONE: process(RESETn, CLK) + begin + if RESETn = '0' then + DONE_REG <= '0'; + elsif CLK = '1' and CLK' event then + if (PREV_CSn = '0' and ACSI_CSn = '0') or (PREV_ACKn = '0' and ACSI_ACKn = '0') then + DONE_REG <= '1'; + elsif MC_CLR_CMD = '1' then -- Clear done. + DONE_REG <= '0'; + elsif D0_REG = '0' and MC_DO = '1' then -- Positive MC_DO edge. + DONE_REG <= '0'; + elsif D0_REG = '1' and MC_DO = '0' then -- Negative MC_DO edge. + DONE_REG <= '0'; + end if; + end if; + end process P_DONE; + + P_DO_REG: process(RESETn, CLK) + begin + if RESETn = '0' then + D0_REG <= '0'; + elsif CLK = '1' and CLK' event then + if D0_REG = '0' and MC_DO = '1' then -- Positive MC_DO edge. + D0_REG <= MC_DO; + elsif D0_REG = '1' and MC_DO = '0' then -- Negative MC_DO edge. + D0_REG <= MC_DO; + end if; + end if; + end process P_DO_REG; + + P_GOT_CMD: process(RESETn, CLK) + begin + if RESETn = '0' then + GOT_CMD_REG <= '0'; + elsif CLK = '1' and CLK' event then +-- ?? ACSI_CSn doppelt! +--if PREV_CSn = '0' and ACSI_CSn = '0' and ACSI_CSn = '0' and ACSI_A1 = '0' then + GOT_CMD_REG <= '1'; -- If command was received. + elsif PREV_ACKn = '0' and ACSI_ACKn = '0' and ACSI_CSn = '0' and ACSI_A1 = '0' then + GOT_CMD_REG <= '1'; -- If command was received. + elsif MC_CLR_CMD = '1' then -- Clear done. + GOT_CMD_REG <= '0'; + end if; + end if; + end process P_GOT_CMD; +end architecture BEHAVIOR; \ No newline at end of file diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_pkg.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_pkg.vhd new file mode 100644 index 0000000..9d048de --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_pkg.vhd @@ -0,0 +1,84 @@ +---------------------------------------------------------------------- +---- ---- +---- YM2149 compatible sound generator. ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- Model of the ST or STE's YM2149 sound generator. ---- +---- ---- +---- This is the package file containing the component ---- +---- declarations. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- + +library ieee; +use ieee.std_logic_1164.all; + +package WF2149IP_PKG is +type BUSCYCLES is (INACTIVE, R_READ, R_WRITE, ADDRESS); + +component WF2149IP_WAVE + port( + RESETn : in bit; + SYS_CLK : in bit; + + WAV_STRB : in bit; + + ADR : in bit_vector(3 downto 0); + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out bit; + + BUSCYCLE : in BUSCYCLES; + CTRL_REG : in bit_vector(5 downto 0); + + OUT_A : out bit; + OUT_B : out bit; + OUT_C : out bit + ); +end component; +end WF2149IP_PKG; \ No newline at end of file diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top.vhd new file mode 100644 index 0000000..3f5024a --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top.vhd @@ -0,0 +1,170 @@ +---------------------------------------------------------------------- +---- ---- +---- YM2149 compatible sound generator. ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- Model of the ST or STE's YM2149 sound generator. ---- +---- This IP core of the sound generator differs slightly from ---- +---- the original. Firstly it is a synchronous design without any ---- +---- latches (like assumed in the original chip). This required ---- +---- the introduction of a system adequate clock. In detail this ---- +---- SYS_CLK should on the one hand be fast enough to meet the ---- +---- timing requirements of the system's bus cycle and should one ---- +---- the other hand drive the PWM modules correctly. To meet both ---- +---- a SYS_CLK of 16MHz or above is recommended. ---- +---- Secondly, the original chip has an implemented DA converter. ---- +---- This feature is not possible in today's FPGAs. Therefore the ---- +---- converter is replaced by pulse width modulators. This solu- ---- +---- tion is very simple in comparison to other approaches like ---- +---- external DA converters with wave tables etc. The soltution ---- +---- with the pulse width modulators is probably not as accurate ---- +---- DAs with wavetables. For a detailed descrition of the hard- ---- +---- ware PWM filter look at the end of the wave file, where the ---- +---- pulse width modulators can be found. ---- +---- For a proper operation it is required, that the wave clock ---- +---- is lower than the system clock. A good choice is for example ---- +---- 2MHz for the wave clock and 16MHz for the system clock. ---- +---- ---- +---- Main module file. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8B 2008/12/24 WF +-- Rewritten this top level file as a wrapper for the top_soc file. +-- + +library ieee; +use ieee.std_logic_1164.all; +use work.wf2149ip_pkg.all; + +entity WF2149IP_TOP is + port( + + SYS_CLK : in bit; -- Read the inforation in the header! + RESETn : in bit; + + WAV_CLK : in bit; -- Read the inforation in the header! + SELn : in bit; + + BDIR : in bit; + BC2, BC1 : in bit; + + A9n, A8 : in bit; + DA : inout std_logic_vector(7 downto 0); + + IO_A : inout std_logic_vector(7 downto 0); + IO_B : inout std_logic_vector(7 downto 0); + + OUT_A : out bit; -- Analog (PWM) outputs. + OUT_B : out bit; + OUT_C : out bit + ); +end WF2149IP_TOP; + +architecture STRUCTURE of WF2149IP_TOP is +component WF2149IP_TOP_SOC + port( + SYS_CLK : in bit; + RESETn : in bit; + WAV_CLK : in bit; + SELn : in bit; + BDIR : in bit; + BC2, BC1 : in bit; + A9n, A8 : in bit; + DA_IN : in std_logic_vector(7 downto 0); + DA_OUT : out std_logic_vector(7 downto 0); + DA_EN : out bit; + IO_A_IN : in bit_vector(7 downto 0); + IO_A_OUT : out bit_vector(7 downto 0); + IO_A_EN : out bit; + IO_B_IN : in bit_vector(7 downto 0); + IO_B_OUT : out bit_vector(7 downto 0); + IO_B_EN : out bit; + OUT_A : out bit; + OUT_B : out bit; + OUT_C : out bit + ); +end component; +-- +signal DA_OUT : std_logic_vector(7 downto 0); +signal DA_EN : bit; +signal IO_A_IN : bit_vector(7 downto 0); +signal IO_A_OUT : bit_vector(7 downto 0); +signal IO_A_EN : bit; +signal IO_B_IN : bit_vector(7 downto 0); +signal IO_B_OUT : bit_vector(7 downto 0); +signal IO_B_EN : bit; +begin + IO_A_IN <= To_BitVector(IO_A); + IO_B_IN <= To_BitVector(IO_B); + + IO_A <= To_StdLogicVector(IO_A_OUT) when IO_A_EN = '1' else (others => 'Z'); + IO_B <= To_StdLogicVector(IO_B_OUT) when IO_B_EN = '1' else (others => 'Z'); + + DA <= DA_OUT when DA_EN = '1' else (others => 'Z'); + + I_SOUND: WF2149IP_TOP_SOC + port map(SYS_CLK => SYS_CLK, + RESETn => RESETn, + WAV_CLK => WAV_CLK, + SELn => SELn, + BDIR => BDIR, + BC2 => BC2, + BC1 => BC1, + A9n => A9n, + A8 => A8, + DA_IN => DA, + DA_OUT => DA_OUT, + DA_EN => DA_EN, + IO_A_IN => IO_A_IN, + IO_A_OUT => IO_A_OUT, + IO_A_EN => IO_A_EN, + IO_B_IN => IO_B_IN, + IO_B_OUT => IO_B_OUT, + IO_B_EN => IO_B_EN, + OUT_A => OUT_A, + OUT_B => OUT_B, + OUT_C => OUT_C + ); +end STRUCTURE; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd new file mode 100644 index 0000000..77ea5ef --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd @@ -0,0 +1,229 @@ +---------------------------------------------------------------------- +---- ---- +---- YM2149 compatible sound generator. ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- Model of the ST or STE's YM2149 sound generator. ---- +---- This IP core of the sound generator differs slightly from ---- +---- the original. Firstly it is a synchronous design without any ---- +---- latches (like assumed in the original chip). This required ---- +---- the introduction of a system adequate clock. In detail this ---- +---- SYS_CLK should on the one hand be fast enough to meet the ---- +---- timing requirements of the system's bus cycle and should one ---- +---- the other hand drive the PWM modules correctly. To meet both ---- +---- a SYS_CLK of 16MHz or above is recommended. ---- +---- Secondly, the original chip has an implemented DA converter. ---- +---- This feature is not possible in today's FPGAs. Therefore the ---- +---- converter is replaced by pulse width modulators. This solu- ---- +---- tion is very simple in comparison to other approaches like ---- +---- external DA converters with wave tables etc. The soltution ---- +---- with the pulse width modulators is probably not as accurate ---- +---- DAs with wavetables. For a detailed descrition of the hard- ---- +---- ware PWM filter look at the end of the wave file, where the ---- +---- pulse width modulators can be found. ---- +---- For a proper operation it is required, that the wave clock ---- +---- is lower than the system clock. A good choice is for example ---- +---- 2MHz for the wave clock and 16MHz for the system clock. ---- +---- ---- +---- Main module file. ---- +---- Top level file for use in systems on programmable chips. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Top level file provided for SOC (systems on programmable chips). +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- + +library ieee; +use ieee.std_logic_1164.all; +use work.wf2149ip_pkg.all; + +entity WF2149IP_TOP_SOC is + port( + + SYS_CLK : in bit; -- Read the inforation in the header! + RESETn : in bit; + + WAV_CLK : in bit; -- Read the inforation in the header! + SELn : in bit; + + BDIR : in bit; + BC2, BC1 : in bit; + + A9n, A8 : in bit; + DA_IN : in std_logic_vector(7 downto 0); + DA_OUT : out std_logic_vector(7 downto 0); + DA_EN : out bit; + + IO_A_IN : in bit_vector(7 downto 0); + IO_A_OUT : out bit_vector(7 downto 0); + IO_A_EN : out bit; + IO_B_IN : in bit_vector(7 downto 0); + IO_B_OUT : out bit_vector(7 downto 0); + IO_B_EN : out bit; + + OUT_A : out bit; -- Analog (PWM) outputs. + OUT_B : out bit; + OUT_C : out bit + ); +end WF2149IP_TOP_SOC; + +architecture STRUCTURE of WF2149IP_TOP_SOC is +signal BUSCYCLE : BUSCYCLES; +signal DATA_OUT_I : std_logic_vector(7 downto 0); +signal DATA_EN_I : bit; +signal WAV_STRB : bit; +signal ADR_I : bit_vector(3 downto 0); +signal CTRL_REG : bit_vector(7 downto 0); +signal PORT_A : bit_vector(7 downto 0); +signal PORT_B : bit_vector(7 downto 0); +begin + P_WAVSTRB: process(RESETn, SYS_CLK) + variable LOCK : boolean; + variable TMP : bit; + begin + if RESETn = '0' then + LOCK := false; + TMP := '0'; + elsif SYS_CLK = '1' and SYS_CLK' event then + if WAV_CLK = '1' and LOCK = false then + LOCK := true; + TMP := not TMP; -- Divider by 2. + case SELn is + when '1' => WAV_STRB <= '1'; + when others => WAV_STRB <= TMP; + end case; + elsif WAV_CLK = '0' then + LOCK := false; + WAV_STRB <= '0'; + else + WAV_STRB <= '0'; + end if; + end if; + end process P_WAVSTRB; + + with BDIR & BC2 & BC1 select + BUSCYCLE <= INACTIVE when "000" | "010" | "101", + ADDRESS when "001" | "100" | "111", + R_READ when "011", + R_WRITE when "110"; + + ADDRESSLATCH: process(RESETn, SYS_CLK) + -- This process is responsible to store the desired register + -- address. The default (after reset) is channel A fine tone + -- adjustment. + begin + if RESETn = '0' then + ADR_I <= (others => '0'); + elsif SYS_CLK = '1' and SYS_CLK' event then + if BUSCYCLE = ADDRESS and A9n = '0' and A8 = '1' and DA_IN(7 downto 4) = x"0" then + ADR_I <= To_BitVector(DA_IN(3 downto 0)); + end if; + end if; + end process ADDRESSLATCH; + + P_CTRL_REG: process(RESETn, SYS_CLK) + -- THIS is the Control register for the mixer and for the I/O ports. + begin + if RESETn = '0' then + CTRL_REG <= x"00"; + elsif SYS_CLK = '1' and SYS_CLK' event then + if BUSCYCLE = R_WRITE and ADR_I = x"7" then + CTRL_REG <= To_BitVector(DA_IN); + end if; + end if; + end process P_CTRL_REG; + + DIG_PORTS: process(RESETn, SYS_CLK) + begin + if RESETn = '0' then + PORT_A <= x"00"; + PORT_B <= x"00"; + elsif SYS_CLK = '1' and SYS_CLK' event then + if BUSCYCLE = R_WRITE and ADR_I = x"E" then + PORT_A <= To_BitVector(DA_IN); + elsif BUSCYCLE = R_WRITE and ADR_I = x"F" then + PORT_B <= To_BitVector(DA_IN); + end if; + end if; + end process DIG_PORTS; + -- Set port direction to input or to output: + IO_A_EN <= '1' when CTRL_REG(6) = '1' else '0'; + IO_B_EN <= '1' when CTRL_REG(7) = '1' else '0'; + IO_A_OUT <= PORT_A; + IO_B_OUT <= PORT_B; + + I_PSG_WAVE: WF2149IP_WAVE + port map( + RESETn => RESETn, + SYS_CLK => SYS_CLK, + + WAV_STRB => WAV_STRB, + + ADR => ADR_I, + DATA_IN => DA_IN, + DATA_OUT => DATA_OUT_I, + DATA_EN => DATA_EN_I, + + BUSCYCLE => BUSCYCLE, + CTRL_REG => CTRL_REG(5 downto 0), + + OUT_A => OUT_A, + OUT_B => OUT_B, + OUT_C => OUT_C + ); + + -- Read the ports and registers: + DA_EN <= '1' when DATA_EN_I = '1' else + '1' when BUSCYCLE = R_READ and ADR_I = x"7" else + '1' when BUSCYCLE = R_READ and ADR_I = x"E" else + '1' when BUSCYCLE = R_READ and ADR_I = x"F" else '0'; + + DA_OUT <= DATA_OUT_I when DATA_EN_I = '1' else -- WAV stuff. + To_StdLogicVector(IO_A_IN) when BUSCYCLE = R_READ and ADR_I = x"E" else + To_StdLogicVector(IO_B_IN) when BUSCYCLE = R_READ and ADR_I = x"F" else + To_StdLogicVector(CTRL_REG) when BUSCYCLE = R_READ and ADR_I = x"7" else (others => '0'); + +end STRUCTURE; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_wave.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_wave.vhd new file mode 100644 index 0000000..d829f9b --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_wave.vhd @@ -0,0 +1,533 @@ +---------------------------------------------------------------------- +---- ---- +---- YM2149 compatible sound generator. ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- Model of the ST or STE's YM2149 sound generator. ---- +---- ---- +---- Waveform generator. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- Revision 2K9A 2009/06/20 WF +-- NOISE_OUT has now synchronous reset to meet preset requirement. +-- Fixed a bug in the envelope generator. Thanks to Lyndon Amsdon finding it. +-- Correction of the schematic given in the end of this file. + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; +use work.wf2149ip_pkg.all; + +entity WF2149IP_WAVE is + port( + RESETn : in bit; + SYS_CLK : in bit; + + WAV_STRB : in bit; + + ADR : in bit_vector(3 downto 0); + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out bit; + + BUSCYCLE : in BUSCYCLES; + CTRL_REG : in bit_vector(5 downto 0); + + OUT_A : out bit; + OUT_B : out bit; + OUT_C : out bit + ); +end entity WF2149IP_WAVE; + +architecture BEHAVIOR of WF2149IP_WAVE is +signal FREQUENCY_A : std_logic_vector(11 downto 0); +signal FREQUENCY_B : std_logic_vector(11 downto 0); +signal FREQUENCY_C : std_logic_vector(11 downto 0); +signal NOISE_FREQ : std_logic_vector(4 downto 0); +signal LEVEL_A : std_logic_vector(4 downto 0); +signal LEVEL_B : std_logic_vector(4 downto 0); +signal LEVEL_C : std_logic_vector(4 downto 0); +signal ENV_FREQ : std_logic_vector(15 downto 0); +signal ENV_SHAPE : std_logic_vector(3 downto 0); +signal ENV_RESET : boolean; +signal ENV_STRB : bit; +signal OSC_A_OUT : bit; +signal OSC_B_OUT : bit; +signal OSC_C_OUT : bit; +signal NOISE_OUT : bit; +signal AUDIO_A : bit; +signal AUDIO_B : bit; +signal AUDIO_C : bit; +signal VOL_ENV : std_logic_vector(4 downto 0); +signal AMPLITUDE_A : std_logic_vector(4 downto 0); +signal AMPLITUDE_B : std_logic_vector(4 downto 0); +signal AMPLITUDE_C : std_logic_vector(4 downto 0); +signal VOLUME_A : std_logic_vector(7 downto 0); +signal VOLUME_B : std_logic_vector(7 downto 0); +signal VOLUME_C : std_logic_vector(7 downto 0); +signal PWM_RAMP : std_logic_vector(7 downto 0); +begin + REGISTERS: process(RESETn, SYS_CLK) + -- This process is responsible for initialisation + -- and write access to the configuration registers. + begin + if RESETn = '0' then + FREQUENCY_A <= x"000"; + FREQUENCY_B <= x"000"; + FREQUENCY_C <= x"000"; + NOISE_FREQ <= "00000"; + LEVEL_A <= "00000"; + LEVEL_B <= "00000"; + LEVEL_C <= "00000"; + ENV_FREQ <= (others => '0'); + ENV_SHAPE <= "0000"; + elsif SYS_CLK = '1' and SYS_CLK' event then + ENV_RESET <= false; -- Initialize signal. + if BUSCYCLE = R_WRITE then + case ADR is + when x"0" => FREQUENCY_A(7 downto 0) <= DATA_IN; + when x"1" => FREQUENCY_A(11 downto 8) <= DATA_IN(3 downto 0); + when x"2" => FREQUENCY_B(7 downto 0) <= DATA_IN; + when x"3" => FREQUENCY_B(11 downto 8) <= DATA_IN(3 downto 0); + when x"4" => FREQUENCY_C(7 downto 0) <= DATA_IN; + when x"5" => FREQUENCY_C(11 downto 8) <= DATA_IN(3 downto 0); + when x"6" => NOISE_FREQ <= DATA_IN(4 downto 0); + when x"8" => LEVEL_A <= DATA_IN(4 downto 0); + when x"9" => LEVEL_B <= DATA_IN(4 downto 0); + when x"A" => LEVEL_C <= DATA_IN(4 downto 0); + when x"B" => ENV_FREQ(7 downto 0) <= DATA_IN; + when x"C" => ENV_FREQ(15 downto 8) <= DATA_IN; + ENV_RESET <= true; -- Initialize the envelope generator. + when x"D" => ENV_SHAPE <= DATA_IN(3 downto 0); + when others => null; + end case; + end if; + end if; + end process REGISTERS; + + -- Read back the configuration registers: + DATA_OUT <= FREQUENCY_A(7 downto 0) when BUSCYCLE = R_READ and ADR = x"0" else + "0000" & FREQUENCY_A(11 downto 8) when BUSCYCLE = R_READ and ADR = x"1" else + FREQUENCY_B(7 downto 0) when BUSCYCLE = R_READ and ADR = x"2" else + "0000" & FREQUENCY_B(11 downto 8) when BUSCYCLE = R_READ and ADR = x"3" else + FREQUENCY_C(7 downto 0) when BUSCYCLE = R_READ and ADR = x"4" else + "0000" & FREQUENCY_C(11 downto 8) when BUSCYCLE = R_READ and ADR = x"5" else + "000" & NOISE_FREQ when BUSCYCLE = R_READ and ADR = x"6" else + "000" & LEVEL_A when BUSCYCLE = R_READ and ADR = x"8" else + "000" & LEVEL_B when BUSCYCLE = R_READ and ADR = x"9" else + "000" & LEVEL_C when BUSCYCLE = R_READ and ADR = x"A" else + ENV_FREQ(7 downto 0) when BUSCYCLE = R_READ and ADR = x"B" else + ENV_FREQ(15 downto 8) when BUSCYCLE = R_READ and ADR = x"C" else + x"0" & ENV_SHAPE when BUSCYCLE = R_READ and ADR = x"D" else (others => '0'); + DATA_EN <= '1' when BUSCYCLE = R_READ and ADR >= x"0" and ADR <= x"6" else + '1' when BUSCYCLE = R_READ and ADR >= x"8" and ADR <= x"D" else '0'; + + MUSICGENERATOR: process(RESETn, SYS_CLK) + variable CLK_DIV : std_logic_vector(2 downto 0); + variable CNT_CH_A : std_logic_vector(11 downto 0); + variable CNT_CH_B : std_logic_vector(11 downto 0); + variable CNT_CH_C : std_logic_vector(11 downto 0); + begin + if RESETn = '0' then + CLK_DIV := "000"; + CNT_CH_A := (others => '0'); + CNT_CH_B := (others => '0'); + CNT_CH_C := (others => '0'); + OSC_A_OUT <= '0'; + OSC_B_OUT <= '0'; + OSC_C_OUT <= '0'; + elsif SYS_CLK = '1' and SYS_CLK' event then + if WAV_STRB = '1' then + -- Divider by 8 for the oscillators brings in connection + -- with the toggle flip flops CH_x_OUT the required divider + -- ratio of 16. + CLK_DIV := CLK_DIV + '1'; + + if CLK_DIV = "000" then + if FREQUENCY_A = x"000" then + CNT_CH_A := (others => '0'); + OSC_A_OUT <= '0'; + elsif CNT_CH_A = x"000" then + CNT_CH_A := FREQUENCY_A - '1' ; + OSC_A_OUT <= not OSC_A_OUT; + else + CNT_CH_A := CNT_CH_A - '1'; + end if; + + if FREQUENCY_B = x"000" then + CNT_CH_B := (others => '0'); + OSC_B_OUT <= '0'; + elsif CNT_CH_B = x"000" then + CNT_CH_B := FREQUENCY_B - '1' ; + OSC_B_OUT <= not OSC_B_OUT; + else + CNT_CH_B := CNT_CH_B - '1'; + end if; + + if FREQUENCY_C = x"000" then + CNT_CH_C := (others => '0'); + OSC_C_OUT <= '0'; + elsif CNT_CH_C = x"000" then + CNT_CH_C := FREQUENCY_C - '1' ; + OSC_C_OUT <= not OSC_C_OUT; + else + CNT_CH_C := CNT_CH_C - '1'; + end if; + end if; + end if; + end if; + end process MUSICGENERATOR; + + NOISEGENERATOR: process + -- The noise shift polynomial is taken from a template of Kazuhiro TSUJIKAWA's + -- (ESE Artists' factory) approach for a 2149 equivalent. But the implementation + -- is done in another way. + -- LFSR (linear feedback shift register polynomial: f(x) = x^17 + x^14 + 1. + variable CLK_DIV : std_logic_vector(3 downto 0); + variable CNT_NOISE : std_logic_vector(4 downto 0); + variable N_SHFT : std_logic_vector(16 downto 0); + begin + wait until SYS_CLK = '1' and SYS_CLK' event; + if RESETn = '0' then + CLK_DIV := x"0"; + CNT_NOISE := (others => '1'); -- Preset the polynomial shift register. + NOISE_OUT <= '1'; + elsif WAV_STRB = '1' then + -- Divider by 16 for the noise generator. + CLK_DIV := CLK_DIV + '1'; + if CLK_DIV = x"0" then + -- Noise frequency counter. + if NOISE_FREQ = "00000" then + CNT_NOISE := (others => '0'); + elsif CNT_NOISE = "00000" then + CNT_NOISE := NOISE_FREQ - '1' ; + N_SHFT := N_SHFT(15 downto 14) & not(N_SHFT(16) xor N_SHFT(13)) & + N_SHFT(12 downto 0) & not N_SHFT(16); + else + CNT_NOISE := CNT_NOISE - '1'; + end if; + end if; + end if; + NOISE_OUT <= To_Bit(N_SHFT(16)); + end process NOISEGENERATOR; + + ENVELOPE_PERIOD: process(RESETn, SYS_CLK) + -- The envelope period is controlled by the Envelope Frequency and the divider ratio which is + -- 256/32 = 8. For further information see the original data sheet. + variable ENV_CLK : std_logic_vector(18 downto 0); + variable LOCK : boolean; + begin + if RESETn = '0' then + ENV_STRB <= '0'; + ENV_CLK := (others => '0'); + LOCK := false; + elsif SYS_CLK = '1' and SYS_CLK' event then + if WAV_STRB = '1' and LOCK = false then + LOCK := true; + if ENV_FREQ = x"0000" then + ENV_STRB <= '0'; + elsif ENV_CLK = x"0000" & "000" then + ENV_CLK := (ENV_FREQ & "111") - '1' ; + ENV_STRB <= '1'; + else + ENV_CLK := ENV_CLK - '1'; + ENV_STRB <= '0'; + end if; + elsif WAV_STRB = '0' then + LOCK := false; + ENV_STRB <= '0'; + else + ENV_STRB <= '0'; + end if; + end if; + end process ENVELOPE_PERIOD; + + ENVELOPE: process(RESETn, SYS_CLK) + -- Envelope shapes: + -- case ENV_SHAPE: + -- + -- 0 0 x x \___ + -- + -- 0 1 x x /|___ + -- + -- 1 0 0 0 _|\|\|\|\| + -- + -- 1 0 0 1 \___ + -- + -- 1 0 1 0 \/\/ + -- ___ + -- 1 0 1 1 \| + -- + -- 1 1 0 0 /|/|/|/| + -- ___ + -- 1 1 0 1 / + -- + -- 1 1 1 0 /\/\ + -- + -- 1 1 1 1 /|___ + -- + variable ENV_STOP : boolean; + variable ENV_UP_DNn : bit; + begin + if RESETn = '0' then + VOL_ENV <= (others => '0'); + ENV_UP_DNn := '0'; + ENV_STOP := false; + elsif SYS_CLK = '1' and SYS_CLK' event then + if ENV_RESET = true then + ENV_STOP := false; + case ENV_SHAPE is + when "1011" | "1010" | "1001" | "1000" | "0011" | "0010" | "0001" | "0000" => + VOL_ENV <= "11111"; -- Start on top. + ENV_UP_DNn := '0'; + when others => + VOL_ENV <= "00000"; -- Start at bottom. + ENV_UP_DNn := '1'; + end case; + elsif ENV_STRB = '1' then + case ENV_SHAPE is + when "1001" | "0011" | "0010" | "0001" | "0000" => + if VOL_ENV > "00000" then + VOL_ENV <= VOL_ENV - '1'; + end if; + when "1111" | "0111" | "0110" | "0101" | "0100" => + if VOL_ENV < "11111" and ENV_STOP = false then + VOL_ENV <= VOL_ENV + '1'; + else + VOL_ENV <= "00000"; + ENV_STOP := true; + end if; + when "1000" => + VOL_ENV <= VOL_ENV - '1'; + when "1110" | "1010" => + if ENV_UP_DNn = '0' then + VOL_ENV <= VOL_ENV - '1'; + else + VOL_ENV <= VOL_ENV + '1'; + end if; + -- + if VOL_ENV = "00001" then + ENV_UP_DNn := '1'; + elsif VOL_ENV = "11110" then + ENV_UP_DNn := '0'; + end if; + when "1011" => + if VOL_ENV > "00000" and ENV_STOP = false then + VOL_ENV <= VOL_ENV - '1'; + else + VOL_ENV <= "11111"; + ENV_STOP := true; + end if; + when "1100" => + VOL_ENV <= VOL_ENV + '1'; + when "1101" => + if VOL_ENV < "11111" then + VOL_ENV <= VOL_ENV + '1'; + end if; + when others => null; -- Covers U, X, Z, W, H, L, -. + end case; + end if; + end if; + end process ENVELOPE; + + --MIXER: + -- The mixer controls are dependant on the mixer settings and the output of the + -- audio data for all three channels. The noise generator and the square wave + -- generators A, B and C are mixed together by a simple boolean OR. + AUDIO_A <= (OSC_A_OUT and not CTRL_REG(0)) or (NOISE_OUT and not CTRL_REG(3)); + AUDIO_B <= (OSC_B_OUT and not CTRL_REG(1)) or (NOISE_OUT and not CTRL_REG(4)); + AUDIO_C <= (OSC_C_OUT and not CTRL_REG(2)) or (NOISE_OUT and not CTRL_REG(5)); + + --LEVEL (e.g. volume control): + -- The linear amplitude for the DA converters of channel A, B or C are fixed + -- (LEVEL(3 downto 0)) or delivered by the envelope generator. + -- The following behavior is taken from the 2149 IP core of Mike J (www.fpgaarcade.com): + -- "make sure level 31 (env) = level 15 (tone)" + -- Thus there is a resulting & '1' modeling if LEVEL amplitudes are selected. + AMPLITUDE_A <= LEVEL_A(3 downto 0) & '1' when LEVEL_A(4) = '0' and AUDIO_A = '1' else + VOL_ENV when LEVEL_A(4) = '1' and AUDIO_A = '1' else "00000"; + AMPLITUDE_B <= LEVEL_B(3 downto 0) & '1' when LEVEL_B(4) = '0' and AUDIO_B = '1' else + VOL_ENV when LEVEL_B(4) = '1' and AUDIO_B = '1' else "00000"; + AMPLITUDE_C <= LEVEL_C(3 downto 0) & '1' when LEVEL_C(4) = '0' and AUDIO_C = '1' else + VOL_ENV when LEVEL_C(4) = '1' and AUDIO_C = '1' else "00000"; + + -- The values for the logarithmic DA converter volume controls are taken from the linear + -- mixer of Mike J's 2149 IP core (www.fpgaarcade.com). + with AMPLITUDE_A select + VOLUME_A <= x"FF" when "11111", + x"D9" when "11110", + x"BA" when "11101", + x"9F" when "11100", + x"88" when "11011", + x"74" when "11010", + x"63" when "11001", + x"54" when "11000", + x"48" when "10111", + x"3D" when "10110", + x"34" when "10101", + x"2C" when "10100", + x"25" when "10011", + x"1F" when "10010", + x"1A" when "10001", + x"16" when "10000", + x"13" when "01111", + x"10" when "01110", + x"0D" when "01101", + x"0B" when "01100", + x"09" when "01011", + x"08" when "01010", + x"07" when "01001", + x"06" when "01000", + x"05" when "00111", + x"04" when "00110", + x"03" when "00101", + x"03" when "00100", + x"02" when "00011", + x"02" when "00010", + x"01" when "00001", + x"00" when others; -- Also covers U, X, Z, W, H, L, -. + + with AMPLITUDE_B select + VOLUME_B <= x"FF" when "11111", + x"D9" when "11110", + x"BA" when "11101", + x"9F" when "11100", + x"88" when "11011", + x"74" when "11010", + x"63" when "11001", + x"54" when "11000", + x"48" when "10111", + x"3D" when "10110", + x"34" when "10101", + x"2C" when "10100", + x"25" when "10011", + x"1F" when "10010", + x"1A" when "10001", + x"16" when "10000", + x"13" when "01111", + x"10" when "01110", + x"0D" when "01101", + x"0B" when "01100", + x"09" when "01011", + x"08" when "01010", + x"07" when "01001", + x"06" when "01000", + x"05" when "00111", + x"04" when "00110", + x"03" when "00101", + x"03" when "00100", + x"02" when "00011", + x"02" when "00010", + x"01" when "00001", + x"00" when others; -- Also covers U, X, Z, W, H, L, -. + + with AMPLITUDE_C select + VOLUME_C <= x"FF" when "11111", + x"D9" when "11110", + x"BA" when "11101", + x"9F" when "11100", + x"88" when "11011", + x"74" when "11010", + x"63" when "11001", + x"54" when "11000", + x"48" when "10111", + x"3D" when "10110", + x"34" when "10101", + x"2C" when "10100", + x"25" when "10011", + x"1F" when "10010", + x"1A" when "10001", + x"16" when "10000", + x"13" when "01111", + x"10" when "01110", + x"0D" when "01101", + x"0B" when "01100", + x"09" when "01011", + x"08" when "01010", + x"07" when "01001", + x"06" when "01000", + x"05" when "00111", + x"04" when "00110", + x"03" when "00101", + x"03" when "00100", + x"02" when "00011", + x"02" when "00010", + x"01" when "00001", + x"00" when others; -- Also covers U, X, Z, W, H, L, -. + + DA_CONVERSION: process + -- The DA conversion for the three analog outputs is originally performed by a built in DA converter. + -- For this is not possible in current FPGA designs, the converter is replaced by three PWM units + -- operating at a frequency which is 100 times higher than the highest noise or music frequency which + -- is 2MHz/16 = 125kHz. So the PWM frequency requires about 12.5MHz or more. The design is done for + -- a PWM frequency of 16MHz). + begin + wait until SYS_CLK = '1' and SYS_CLK' event; + PWM_RAMP <= PWM_RAMP + '1'; + end process DA_CONVERSION; + OUT_A <= '0' when VOLUME_A = x"00" else '1' when PWM_RAMP < VOLUME_A else '0'; + OUT_B <= '0' when VOLUME_B = x"00" else '1' when PWM_RAMP < VOLUME_B else '0'; + OUT_C <= '0' when VOLUME_C = x"00" else '1' when PWM_RAMP < VOLUME_C else '0'; + -- + -- To obtain proper analog output it is necessary to install analog RC filters to the pulse width + -- outputs. An example is given for the direct wiring of the three analog outputs and for a system + -- clock frequency of 16MHz. The output circuitry looks in this case as follows: + -- + -- OUT_A ---------|1kOhm|-----------| |\ e.g. LM741 + -- |----------------------|+\ || + -- OUT_B ---------|1kOhm|-----------| | OP------||--- Analog Signal + -- | |-----|-/ | || + -- OUT_C ---------|1kOhm|-----------| | |/ | 4u7 + -- | |__________| + -- | + -- --- 10nF. + -- --- + -- | + -- | + -- --- + -- WF. +end architecture BEHAVIOR; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd new file mode 100644 index 0000000..e60cc43 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd @@ -0,0 +1,244 @@ +---------------------------------------------------------------------- +---- ---- +---- 6850 compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- UART 6850 compatible IP core ---- +---- ---- +---- Control unit and status logic. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- Revision 2K9A 2009/06/20 WF +-- CTRL_REG has now synchronous reset to meet preset requirements. +-- Process P_DCD has now synchronous reset to meet preset requirements. +-- IRQ_In has now synchronous reset to meet preset requirement. +-- Revision 2K9B 2009/12/24 WF +-- Fixed the interrupt logic. +-- Introduced a minor RTSn correction. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF6850IP_CTRL_STATUS is + port ( + CLK : in bit; + RESETn : in bit; + + CS : in bit_vector(2 downto 0); -- Active if "011". + E : in bit; + RWn : in bit; + RS : in bit; + + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_EN : out bit; + + -- Status register stuff: + RDRF : in bit; -- Receive data register full. + TDRE : in bit; -- Transmit data register empty. + DCDn : in bit; -- Data carrier detect. + CTSn : in bit; -- Clear to send. + FE : in bit; -- Framing error. + OVR : in bit; -- Overrun error. + PE : in bit; -- Parity error. + + -- Control register stuff: + MCLR : buffer bit; -- Master clear (high active). + RTSn : out bit; -- Request to send. + CDS : out bit_vector(1 downto 0); -- Clock control. + WS : out bit_vector(2 downto 0); -- Word select. + TC : out bit_vector(1 downto 0); -- Transmit control. + IRQn : out bit -- Interrupt request. + ); +end entity WF6850IP_CTRL_STATUS; + +architecture BEHAVIOR of WF6850IP_CTRL_STATUS is +signal CTRL_REG : bit_vector(7 downto 0); +signal STATUS_REG : bit_vector(7 downto 0); +signal RIE : bit; +signal IRQ_I : bit; +signal CTS_In : bit; +signal DCD_In : bit; +signal DCD_FLAGn : bit; +begin + P_SAMPLE: process + begin + wait until CLK = '0' and CLK' event; + CTS_In <= CTSn; -- Sample CTSn on the negative clock edge. + DCD_In <= DCDn; -- Sample DCDn on the negative clock edge. + end process P_SAMPLE; + + STATUS_REG(7) <= IRQ_I; + STATUS_REG(6) <= PE; + STATUS_REG(5) <= OVR; + STATUS_REG(4) <= FE; + STATUS_REG(3) <= CTS_In; -- Reflexion of the input pin. + STATUS_REG(2) <= DCD_FLAGn; + STATUS_REG(1) <= TDRE and not CTS_In; -- No TDRE for CTSn = '1'. + STATUS_REG(0) <= RDRF and not DCD_In; -- DCDn = '1' indicates empty. + + DATA_OUT <= STATUS_REG when CS = "011" and RWn = '1' and RS = '0' and E = '1' else (others => '0'); + DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '0' and E = '1' else '0'; + + MCLR <= '1' when CTRL_REG(1 downto 0) = "11" else '0'; + RTSn <= '0' when CTRL_REG(6 downto 5) /= "10" else '1'; + + CDS <= CTRL_REG(1 downto 0); + WS <= CTRL_REG(4 downto 2); + TC <= CTRL_REG(6 downto 5); + RIE <= CTRL_REG(7); + + P_IRQ: process + variable DCD_OVR_LOCK : boolean; + variable DCD_LOCK : boolean; + variable DCD_TRANS : boolean; + begin + wait until CLK = '1' and CLK' event; + if RESETn = '0' then + DCD_OVR_LOCK := false; + IRQn <= '1'; + IRQ_I <= '0'; + elsif CS = "011" and RWn = '1' and RS = '0' and E = '1' then + DCD_OVR_LOCK := false; -- Enable reset by reading the status. + end if; + + -- Clear interrupts when disabled. + if CTRL_REG(7) = '0' then + IRQn <= '1'; + IRQ_I <= '0'; + elsif CTRL_REG(6 downto 5) /= "01" then + IRQn <= '1'; + IRQ_I <= '0'; + end if; + + -- Transmitter interrupt: + if TDRE = '1' and CTRL_REG(6 downto 5) = "01" and CTS_In = '0' then + IRQn <= '0'; + IRQ_I <= '1'; + elsif CS = "011" and RWn = '0' and RS = '1' and E = '1' then + IRQn <= '1'; -- Clear by writing to the transmit data register. + end if; + + -- Receiver interrupts: + if RDRF = '1' and RIE = '1' and DCD_In = '0' then + IRQn <= '0'; + IRQ_I <= '1'; + elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' then + IRQn <= '1'; -- Clear by reading the receive data register. + end if; + + if OVR = '1' and RIE = '1' then + IRQn <= '0'; + IRQ_I <= '1'; + DCD_OVR_LOCK := true; + elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' and DCD_OVR_LOCK = false then + IRQn <= '1'; -- Clear by reading the receive data register after the status. + end if; + + if DCD_In = '1' and RIE = '1' and DCD_TRANS = false then + IRQn <= '0'; + IRQ_I <= '1'; + -- DCD_TRANS is used to detect a low to high transition of DCDn. + DCD_TRANS := true; + DCD_OVR_LOCK := true; + elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' and DCD_OVR_LOCK = false then + IRQn <= '1'; -- Clear by reading the receive data register after the status. + elsif DCD_In = '0' then + DCD_TRANS := false; + end if; + + -- The reset of the IRQ status flag: + -- Clear by writing to the transmit data register. + -- Clear by reading the receive data register. + if CS = "011" and RS = '1' and E = '1' then + IRQ_I <= '0'; + end if; + end process P_IRQ; + + CONTROL: process + begin + wait until CLK = '1' and CLK' event; + if RESETn = '0' then + CTRL_REG <= "01000000"; + elsif CS = "011" and RWn = '0' and RS = '0' and E = '1' then + CTRL_REG <= DATA_IN; + end if; + end process CONTROL; + + P_DCD: process + -- This process is some kind of tricky. Refer to the MC6850 data + -- sheet for more information. + variable READ_LOCK : boolean; + variable DCD_RELEASE : boolean; + begin + wait until CLK = '1' and CLK' event; + if RESETn = '0' then + DCD_FLAGn <= '0'; -- This interrupt source must initialise low. + READ_LOCK := true; + DCD_RELEASE := false; + elsif MCLR = '1' then + DCD_FLAGn <= DCD_In; + READ_LOCK := true; + elsif DCD_In = '1' then + DCD_FLAGn <= '1'; + elsif CS = "011" and RWn = '1' and RS = '0' and E = '1' then + READ_LOCK := false; -- Un-READ_LOCK if receiver data register is read. + elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' and READ_LOCK = false then + -- Clear if receiver status register read access. + -- After data register has ben read and READ_LOCK again. + DCD_RELEASE := true; + READ_LOCK := true; + DCD_FLAGn <= DCD_In; + elsif DCD_In = '0' and DCD_RELEASE = true then + DCD_FLAGn <= '0'; + DCD_RELEASE := false; + end if; + end process P_DCD; +end architecture BEHAVIOR; + diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd.bak b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd.bak new file mode 100644 index 0000000..a0ea9e4 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd.bak @@ -0,0 +1,244 @@ +---------------------------------------------------------------------- +---- ---- +---- 6850 compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- UART 6850 compatible IP core ---- +---- ---- +---- Control unit and status logic. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- Revision 2K9A 2009/06/20 WF +-- CTRL_REG has now synchronous reset to meet preset requirements. +-- Process P_DCD has now synchronous reset to meet preset requirements. +-- IRQ_In has now synchronous reset to meet preset requirement. +-- Revision 2K9B 2009/12/24 WF +-- Fixed the interrupt logic. +-- Introduced a minor RTSn correction. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF6850IP_CTRL_STATUS is + port ( + CLK : in bit; + RESETn : in bit; + + CS : in bit_vector(2 downto 0); -- Active if "011". + E : in bit; + RWn : in bit; + RS : in bit; + + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_EN : out bit; + + -- Status register stuff: + RDRF : in bit; -- Receive data register full. + TDRE : in bit; -- Transmit data register empty. + DCDn : in bit; -- Data carrier detect. + CTSn : in bit; -- Clear to send. + FE : in bit; -- Framing error. + OVR : in bit; -- Overrun error. + PE : in bit; -- Parity error. + + -- Control register stuff: + MCLR : buffer bit; -- Master clear (high active). + RTSn : out bit; -- Request to send. + CDS : out bit_vector(1 downto 0); -- Clock control. + WS : out bit_vector(2 downto 0); -- Word select. + TC : out bit_vector(1 downto 0); -- Transmit control. + IRQn : out bit -- Interrupt request. + ); +end entity WF6850IP_CTRL_STATUS; + +architecture BEHAVIOR of WF6850IP_CTRL_STATUS is +signal CTRL_REG : bit_vector(7 downto 0); +signal STATUS_REG : bit_vector(7 downto 0); +signal RIE : bit; +signal IRQ_I : bit; +signal CTS_In : bit; +signal DCD_In : bit; +signal DCD_FLAGn : bit; +begin + P_SAMPLE: process + begin + wait until CLK = '0' and CLK' event; + CTS_In <= CTSn; -- Sample CTSn on the negative clock edge. + DCD_In <= DCDn; -- Sample DCDn on the negative clock edge. + end process P_SAMPLE; + + STATUS_REG(7) <= IRQ_I; + STATUS_REG(6) <= PE; + STATUS_REG(5) <= OVR; + STATUS_REG(4) <= FE; + STATUS_REG(3) <= CTS_In; -- Reflexion of the input pin. + STATUS_REG(2) <= DCD_FLAGn; + STATUS_REG(1) <= TDRE and not CTS_In; -- No TDRE for CTSn = '1'. + STATUS_REG(0) <= RDRF and not DCD_In; -- DCDn = '1' indicates empty. + + DATA_OUT <= STATUS_REG when CS = "011" and RWn = '1' and RS = '0' and E = '1' else (others => '0'); + DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '0' and E = '1' else '0'; + + MCLR <= '1' when CTRL_REG(1 downto 0) = "11" else '0'; + RTSn <= '0' when CTRL_REG(6 downto 5) /= "10" else '1'; + + CDS <= CTRL_REG(1 downto 0); + WS <= CTRL_REG(4 downto 2); + TC <= CTRL_REG(6 downto 5); + RIE <= CTRL_REG(7); + + P_IRQ: process + variable DCD_OVR_LOCK : boolean; + variable DCD_LOCK : boolean; + variable DCD_TRANS : boolean; + begin + wait until CLK = '1' and CLK' event; + if RESETn = '0' then + DCD_OVR_LOCK := false; + IRQn <= '1'; + IRQ_I <= '0'; + elsif CS = "011" and RWn = '1' and RS = '0' and E = '1' then + DCD_OVR_LOCK := false; -- Enable reset by reading the status. + end if; + +-- Clear interrupts when disabled. +if CTRL_REG(7) = '0' then + IRQn <= '1'; + IRQ_I <= '0'; +elsif CTRL_REG(6 downto 5) /= "01" then + IRQn <= '1'; + IRQ_I <= '0'; +end if; + + -- Transmitter interrupt: + if TDRE = '1' and CTRL_REG(6 downto 5) = "01" and CTS_In = '0' then + IRQn <= '0'; + IRQ_I <= '1'; + elsif CS = "011" and RWn = '0' and RS = '1' and E = '1' then + IRQn <= '1'; -- Clear by writing to the transmit data register. + end if; + + -- Receiver interrupts: + if RDRF = '1' and RIE = '1' and DCD_In = '0' then + IRQn <= '0'; + IRQ_I <= '1'; + elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' then + IRQn <= '1'; -- Clear by reading the receive data register. + end if; + + if OVR = '1' and RIE = '1' then + IRQn <= '0'; + IRQ_I <= '1'; + DCD_OVR_LOCK := true; + elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' and DCD_OVR_LOCK = false then + IRQn <= '1'; -- Clear by reading the receive data register after the status. + end if; + + if DCD_In = '1' and RIE = '1' and DCD_TRANS = false then + IRQn <= '0'; + IRQ_I <= '1'; + -- DCD_TRANS is used to detect a low to high transition of DCDn. + DCD_TRANS := true; + DCD_OVR_LOCK := true; + elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' and DCD_OVR_LOCK = false then + IRQn <= '1'; -- Clear by reading the receive data register after the status. + elsif DCD_In = '0' then + DCD_TRANS := false; + end if; + + -- The reset of the IRQ status flag: + -- Clear by writing to the transmit data register. + -- Clear by reading the receive data register. + if CS = "011" and RS = '1' and E = '1' then + IRQ_I <= '0'; + end if; + end process P_IRQ; + + CONTROL: process + begin + wait until CLK = '1' and CLK' event; + if RESETn = '0' then + CTRL_REG <= "01000000"; + elsif CS = "011" and RWn = '0' and RS = '0' and E = '1' then + CTRL_REG <= DATA_IN; + end if; + end process CONTROL; + + P_DCD: process + -- This process is some kind of tricky. Refer to the MC6850 data + -- sheet for more information. + variable READ_LOCK : boolean; + variable DCD_RELEASE : boolean; + begin + wait until CLK = '1' and CLK' event; + if RESETn = '0' then + DCD_FLAGn <= '0'; -- This interrupt source must initialise low. + READ_LOCK := true; + DCD_RELEASE := false; + elsif MCLR = '1' then + DCD_FLAGn <= DCD_In; + READ_LOCK := true; + elsif DCD_In = '1' then + DCD_FLAGn <= '1'; + elsif CS = "011" and RWn = '1' and RS = '0' and E = '1' then + READ_LOCK := false; -- Un-READ_LOCK if receiver data register is read. + elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' and READ_LOCK = false then + -- Clear if receiver status register read access. + -- After data register has ben read and READ_LOCK again. + DCD_RELEASE := true; + READ_LOCK := true; + DCD_FLAGn <= DCD_In; + elsif DCD_In = '0' and DCD_RELEASE = true then + DCD_FLAGn <= '0'; + DCD_RELEASE := false; + end if; + end process P_DCD; +end architecture BEHAVIOR; + diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd new file mode 100644 index 0000000..755e018 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd @@ -0,0 +1,415 @@ +---------------------------------------------------------------------- +---- ---- +---- 6850 compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- UART 6850 compatible IP core ---- +---- ---- +---- 6850's receiver unit. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF6850IP_RECEIVE is + port ( + CLK : in bit; + RESETn : in bit; + MCLR : in bit; + + CS : in bit_vector(2 downto 0); + E : in bit; + RWn : in bit; + RS : in bit; + + DATA_OUT : out bit_vector(7 downto 0); + DATA_EN : out bit; + + WS : in bit_vector(2 downto 0); + CDS : in bit_vector(1 downto 0); + + RXCLK : in bit; + RXDATA : in bit; + + RDRF : buffer bit; + OVR : out bit; + PE : out bit; + FE : out bit + ); +end entity WF6850IP_RECEIVE; + +architecture BEHAVIOR of WF6850IP_RECEIVE is +type RCV_STATES is (IDLE, WAIT_START, SAMPLE, PARITY, STOP1, STOP2, SYNC); +signal RCV_STATE, RCV_NEXT_STATE : RCV_STATES; +signal RXDATA_I : bit; +signal RXDATA_S : bit; +signal DATA_REG : bit_vector(7 downto 0); +signal SHIFT_REG : bit_vector(7 downto 0); +signal CLK_STRB : bit; +signal BITCNT : std_logic_vector(2 downto 0); +begin + P_SAMPLE: process + -- This filter provides a synchronisation to the system + -- clock, even for random baud rates of the received data + -- stream. + variable FLT_TMP : integer range 0 to 2; + begin + wait until CLK = '1' and CLK' event; + -- + RXDATA_I <= RXDATA; + -- + if RXDATA_I = '1' and FLT_TMP < 2 then + FLT_TMP := FLT_TMP + 1; + elsif RXDATA_I = '1' then + RXDATA_S <= '1'; + elsif RXDATA_I = '0' and FLT_TMP > 0 then + FLT_TMP := FLT_TMP - 1; + elsif RXDATA_I = '0' then + RXDATA_S <= '0'; + end if; + end process P_SAMPLE; + + CLKDIV: process + variable CLK_LOCK : boolean; + variable STRB_LOCK : boolean; + variable CLK_DIVCNT : std_logic_vector(6 downto 0); + begin + wait until CLK = '1' and CLK' event; + if CDS = "00" then -- Divider off. + if RXCLK = '1' and STRB_LOCK = false then + CLK_STRB <= '1'; + STRB_LOCK := true; + elsif RXCLK = '0' then + CLK_STRB <= '0'; + STRB_LOCK := false; + else + CLK_STRB <= '0'; + end if; + elsif RCV_STATE = IDLE then + -- Preset the CLKDIV with the start delays. + if CDS = "01" then + CLK_DIVCNT := "0001000"; -- Half of div by 16 mode. + elsif CDS = "10" then + CLK_DIVCNT := "0100000"; -- Half of div by 64 mode. + end if; + CLK_STRB <= '0'; + else + if CLK_DIVCNT > "0000000" and RXCLK = '1' and CLK_LOCK = false then + CLK_DIVCNT := CLK_DIVCNT - '1'; + CLK_STRB <= '0'; + CLK_LOCK := true; + elsif CDS = "01" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "0010000"; -- Div by 16 mode. + -- + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif CDS = "10" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "1000000"; -- Div by 64 mode. + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif RXCLK = '0' then + CLK_LOCK := false; + STRB_LOCK := false; + CLK_STRB <= '0'; + else + CLK_STRB <= '0'; + end if; + end if; + end process CLKDIV; + + DATAREG: process(RESETn, CLK) + begin + if RESETn = '0' then + DATA_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + DATA_REG <= x"00"; + elsif RCV_STATE = SYNC and WS(2) = '0' and RDRF = '0' then -- 7 bit data. + -- Transfer from shift- to data register only if + -- data register is empty (RDRF = '0'). + DATA_REG <= '0' & SHIFT_REG(7 downto 1); + elsif RCV_STATE = SYNC and WS(2) = '1' and RDRF = '0' then -- 8 bit data. + -- Transfer from shift- to data register only if + -- data register is empty (RDRF = '0'). + DATA_REG <= SHIFT_REG; + end if; + end if; + end process DATAREG; + DATA_OUT <= DATA_REG when CS = "011" and RWn = '1' and RS = '1' and E = '1' else (others => '0'); + DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '1' and E = '1' else '0'; + + SHIFTREG: process(RESETn, CLK) + begin + if RESETn = '0' then + SHIFT_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + SHIFT_REG <= x"00"; + elsif RCV_STATE = SAMPLE and CLK_STRB = '1' then + SHIFT_REG <= RXDATA_S & SHIFT_REG(7 downto 1); -- Shift right. + end if; + end if; + end process SHIFTREG; + + P_BITCNT: process + begin + wait until CLK = '1' and CLK' event; + if RCV_STATE = SAMPLE and CLK_STRB = '1' then + BITCNT <= BITCNT + '1'; + elsif RCV_STATE /= SAMPLE then + BITCNT <= (others => '0'); + end if; + end process P_BITCNT; + + FRAME_ERR: process(RESETn, CLK) + -- This module detects a framing error + -- during stop bit 1 and stop bit 2. + variable FE_I: bit; + begin + if RESETn = '0' then + FE_I := '0'; + FE <= '0'; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + FE_I := '0'; + FE <= '0'; + elsif CLK_STRB = '1' then + if RCV_STATE = STOP1 and RXDATA_S = '0' then + FE_I := '1'; + elsif RCV_STATE = STOP2 and RXDATA_S = '0' then + FE_I := '1'; + elsif RCV_STATE = STOP1 or RCV_STATE = STOP2 then + FE_I := '0'; -- Error resets when correct data appears. + end if; + end if; + if RCV_STATE = SYNC then + FE <= FE_I; -- Update the FE every SYNC time. + end if; + end if; + end process FRAME_ERR; + + OVERRUN: process(RESETn, CLK) + variable OVR_I : bit; + variable FIRST_READ : boolean; + begin + if RESETn = '0' then + OVR_I := '0'; + OVR <= '0'; + FIRST_READ := false; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + OVR_I := '0'; + OVR <= '0'; + FIRST_READ := false; + elsif CLK_STRB = '1' and RCV_STATE = STOP1 then + -- Overrun appears if RDRF is '1' in this state. + OVR_I := RDRF; + end if; + if CS = "011" and RWn = '1' and RS = '1' and E = '1' and OVR_I = '1' then + -- If an overrun was detected, the concerning flag is + -- set when the valid data word in the receiver data + -- register is read. Thereafter the RDRF flag is reset + -- and the overrun disappears (OVR_I goes low) after + -- a second read (in time) of the receiver data register. + if FIRST_READ = false then + OVR <= '1'; + FIRST_READ := true; + else + OVR <= '0'; + FIRST_READ := false; + end if; + end if; + end if; + end process OVERRUN; + + PARITY_TEST: process(RESETn, CLK) + variable PAR_TMP : bit; + variable PE_I : bit; + begin + if RESETn = '0' then + PE <= '0'; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + PE <= '0'; + elsif CLK_STRB = '1' then -- Sample parity on clock strobe. + PE_I := '0'; -- Initialise. + if RCV_STATE = PARITY then + for i in 1 to 7 loop + if i = 1 then + PAR_TMP := SHIFT_REG(i-1) xor SHIFT_REG(i); + else + PAR_TMP := PAR_TMP xor SHIFT_REG(i); + end if; + end loop; + if WS = "000" or WS = "010" or WS = "110" then -- Even parity. + PE_I := PAR_TMP xor RXDATA_S; + elsif WS = "001" or WS = "011" or WS = "111" then -- Odd parity. + PE_I := not PAR_TMP xor RXDATA_S; + else -- No parity for WS = "100" and WS = "101". + PE_I := '0'; + end if; + end if; + end if; + -- Transmit the parity flag together with the data + -- In other words: no parity to the status register + -- when RDRF inhibits the data transfer to the + -- receiver data register. + if RCV_STATE = SYNC and RDRF = '0' then + PE <= PE_I; + elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' then + PE <= '0'; -- Clear when reading the data register. + end if; + end if; + end process PARITY_TEST; + + P_RDRF: process(RESETn, CLK) + -- Receive data register full flag. + begin + if RESETn = '0' then + RDRF <= '0'; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + RDRF <= '0'; + elsif RCV_STATE = SYNC then + RDRF <= '1'; -- Data register is full until now! + elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' then + RDRF <= '0'; -- After reading the data register ... + end if; + end if; + end process P_RDRF; + + RCV_STATEREG: process(RESETn, CLK) + begin + if RESETn = '0' then + RCV_STATE <= IDLE; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + RCV_STATE <= IDLE; + else + RCV_STATE <= RCV_NEXT_STATE; + end if; + end if; + end process RCV_STATEREG; + + RCV_STATEDEC: process(RCV_STATE, RXDATA_S, CDS, WS, BITCNT, CLK_STRB) + begin + case RCV_STATE is + when IDLE => + if RXDATA_S = '0' and CDS = "00" then + RCV_NEXT_STATE <= SAMPLE; -- Startbit detected in div by 1 mode. + elsif RXDATA_S = '0' and CDS = "01" then + RCV_NEXT_STATE <= WAIT_START; -- Startbit detected in div by 16 mode. + elsif RXDATA_S = '0' and CDS = "10" then + RCV_NEXT_STATE <= WAIT_START; -- Startbit detected in div by 64 mode. + else + RCV_NEXT_STATE <= IDLE; -- No startbit; sleep well :-) + end if; + when WAIT_START => + if CLK_STRB = '1' then + if RXDATA_S = '0' then + RCV_NEXT_STATE <= SAMPLE; -- Start condition in no div by 1 modes. + else + RCV_NEXT_STATE <= IDLE; -- No valid start condition, go back. + end if; + else + RCV_NEXT_STATE <= WAIT_START; -- Stay. + end if; + when SAMPLE => + if CLK_STRB = '1' then + if BITCNT < "110" and WS(2) = '0' then + RCV_NEXT_STATE <= SAMPLE; -- Go on sampling 7 data bits. + elsif BITCNT < "111" and WS(2) = '1' then + RCV_NEXT_STATE <= SAMPLE; -- Go on sampling 8 data bits. + elsif WS = "100" or WS = "101" then + RCV_NEXT_STATE <= STOP1; -- No parity check enabled. + else + RCV_NEXT_STATE <= PARITY; -- Parity enabled. + end if; + else + RCV_NEXT_STATE <= SAMPLE; -- Stay in sample mode. + end if; + when PARITY => + if CLK_STRB = '1' then + RCV_NEXT_STATE <= STOP1; + else + RCV_NEXT_STATE <= PARITY; + end if; + when STOP1 => + if CLK_STRB = '1' then + if RXDATA_S = '0' then + RCV_NEXT_STATE <= SYNC; -- Framing error detected. + elsif WS = "000" or WS = "001" or WS = "100" then + RCV_NEXT_STATE <= STOP2; -- Two stop bits selected. + else + RCV_NEXT_STATE <= SYNC; -- One stop bit selected. + end if; + else + RCV_NEXT_STATE <= STOP1; + end if; + when STOP2 => + if CLK_STRB = '1' then + RCV_NEXT_STATE <= SYNC; + else + RCV_NEXT_STATE <= STOP2; + end if; + when SYNC => + RCV_NEXT_STATE <= IDLE; + end case; + end process RCV_STATEDEC; +end architecture BEHAVIOR; + diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd.bak b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd.bak new file mode 100644 index 0000000..e8c82b2 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd.bak @@ -0,0 +1,415 @@ +---------------------------------------------------------------------- +---- ---- +---- 6850 compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- UART 6850 compatible IP core ---- +---- ---- +---- 6850's receiver unit. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF6850IP_RECEIVE is + port ( + CLK : in bit; + RESETn : in bit; + MCLR : in bit; + + CS : in bit_vector(2 downto 0); + E : in bit; + RWn : in bit; + RS : in bit; + + DATA_OUT : out bit_vector(7 downto 0); + DATA_EN : out bit; + + WS : in bit_vector(2 downto 0); + CDS : in bit_vector(1 downto 0); + + RXCLK : in bit; + RXDATA : in bit; + + RDRF : buffer bit; + OVR : out bit; + PE : out bit; + FE : out bit + ); +end entity WF6850IP_RECEIVE; + +architecture BEHAVIOR of WF6850IP_RECEIVE is +type RCV_STATES is (IDLE, WAIT_START, SAMPLE, PARITY, STOP1, STOP2, SYNC); +signal RCV_STATE, RCV_NEXT_STATE : RCV_STATES; +signal RXDATA_I : bit; +signal RXDATA_S : bit; +signal DATA_REG : bit_vector(7 downto 0); +signal SHIFT_REG : bit_vector(7 downto 0); +signal CLK_STRB : bit; +signal BITCNT : std_logic_vector(2 downto 0); +begin + P_SAMPLE: process + -- This filter provides a synchronisation to the system + -- clock, even for random baud rates of the received data + -- stream. + variable FLT_TMP : integer range 0 to 2; + begin + wait until CLK = '1' and CLK' event; + -- + RXDATA_I <= RXDATA; + -- + if RXDATA_I = '1' and FLT_TMP < 2 then + FLT_TMP := FLT_TMP + 1; + elsif RXDATA_I = '1' then + RXDATA_S <= '1'; + elsif RXDATA_I = '0' and FLT_TMP > 0 then + FLT_TMP := FLT_TMP - 1; + elsif RXDATA_I = '0' then + RXDATA_S <= '0'; + end if; + end process P_SAMPLE; + + CLKDIV: process + variable CLK_LOCK : boolean; + variable STRB_LOCK : boolean; + variable CLK_DIVCNT : std_logic_vector(6 downto 0); + begin + wait until CLK = '1' and CLK' event; + if CDS = "00" then -- Divider off. + if RXCLK = '1' and STRB_LOCK = false then + CLK_STRB <= '1'; + STRB_LOCK := true; + elsif RXCLK = '0' then + CLK_STRB <= '0'; + STRB_LOCK := false; + else + CLK_STRB <= '0'; + end if; + elsif RCV_STATE = IDLE then + -- Preset the CLKDIV with the start delays. + if CDS = "01" then + CLK_DIVCNT := "0001000"; -- Half of div by 16 mode. + elsif CDS = "10" then + CLK_DIVCNT := "0100000"; -- Half of div by 64 mode. + end if; + CLK_STRB <= '0'; + else + if CLK_DIVCNT > "0000000" and RXCLK = '1' and CLK_LOCK = false then + CLK_DIVCNT := CLK_DIVCNT - '1'; + CLK_STRB <= '0'; + CLK_LOCK := true; + elsif CDS = "01" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "0010000"; -- Div by 16 mode. + -- + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif CDS = "10" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "1000000"; -- Div by 64 mode. + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif RXCLK = '0' then + CLK_LOCK := false; + STRB_LOCK := false; + CLK_STRB <= '0'; + else + CLK_STRB <= '0'; + end if; + end if; + end process CLKDIV; + + DATAREG: process(RESETn, CLK) + begin + if RESETn = '0' then + DATA_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + DATA_REG <= x"00"; + elsif RCV_STATE = SYNC and WS(2) = '0' and RDRF = '0' then -- 7 bit data. + -- Transfer from shift- to data register only if + -- data register is empty (RDRF = '0'). + DATA_REG <= '0' & SHIFT_REG(7 downto 1); + elsif RCV_STATE = SYNC and WS(2) = '1' and RDRF = '0' then -- 8 bit data. + -- Transfer from shift- to data register only if + -- data register is empty (RDRF = '0'). + DATA_REG <= SHIFT_REG; + end if; + end if; + end process DATAREG; +--DATA_OUT <= DATA_REG when CS = "011" and RWn = '1' and RS = '1' and E = '1' else (others => '0'); +--DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '1' and E = '1' else '0'; +DATA_OUT <= DATA_REG when CS = "011" and RWn = '1' and RS = '1' else (others => '0'); +DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '1' else '0'; + + SHIFTREG: process(RESETn, CLK) + begin + if RESETn = '0' then + SHIFT_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + SHIFT_REG <= x"00"; + elsif RCV_STATE = SAMPLE and CLK_STRB = '1' then + SHIFT_REG <= RXDATA_S & SHIFT_REG(7 downto 1); -- Shift right. + end if; + end if; + end process SHIFTREG; + + P_BITCNT: process + begin + wait until CLK = '1' and CLK' event; + if RCV_STATE = SAMPLE and CLK_STRB = '1' then + BITCNT <= BITCNT + '1'; + elsif RCV_STATE /= SAMPLE then + BITCNT <= (others => '0'); + end if; + end process P_BITCNT; + + FRAME_ERR: process(RESETn, CLK) + -- This module detects a framing error + -- during stop bit 1 and stop bit 2. + variable FE_I: bit; + begin + if RESETn = '0' then + FE_I := '0'; + FE <= '0'; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + FE_I := '0'; + FE <= '0'; + elsif CLK_STRB = '1' then + if RCV_STATE = STOP1 and RXDATA_S = '0' then + FE_I := '1'; + elsif RCV_STATE = STOP2 and RXDATA_S = '0' then + FE_I := '1'; + elsif RCV_STATE = STOP1 or RCV_STATE = STOP2 then + FE_I := '0'; -- Error resets when correct data appears. + end if; + end if; + if RCV_STATE = SYNC then + FE <= FE_I; -- Update the FE every SYNC time. + end if; + end if; + end process FRAME_ERR; + + OVERRUN: process(RESETn, CLK) + variable OVR_I : bit; + variable FIRST_READ : boolean; + begin + if RESETn = '0' then + OVR_I := '0'; + OVR <= '0'; + FIRST_READ := false; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + OVR_I := '0'; + OVR <= '0'; + FIRST_READ := false; + elsif CLK_STRB = '1' and RCV_STATE = STOP1 then + -- Overrun appears if RDRF is '1' in this state. + OVR_I := RDRF; + end if; + if CS = "011" and RWn = '1' and RS = '1' and E = '1' and OVR_I = '1' then + -- If an overrun was detected, the concerning flag is + -- set when the valid data word in the receiver data + -- register is read. Thereafter the RDRF flag is reset + -- and the overrun disappears (OVR_I goes low) after + -- a second read (in time) of the receiver data register. + if FIRST_READ = false then + OVR <= '1'; + FIRST_READ := true; + else + OVR <= '0'; + FIRST_READ := false; + end if; + end if; + end if; + end process OVERRUN; + + PARITY_TEST: process(RESETn, CLK) + variable PAR_TMP : bit; + variable PE_I : bit; + begin + if RESETn = '0' then + PE <= '0'; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + PE <= '0'; + elsif CLK_STRB = '1' then -- Sample parity on clock strobe. + PE_I := '0'; -- Initialise. + if RCV_STATE = PARITY then + for i in 1 to 7 loop + if i = 1 then + PAR_TMP := SHIFT_REG(i-1) xor SHIFT_REG(i); + else + PAR_TMP := PAR_TMP xor SHIFT_REG(i); + end if; + end loop; + if WS = "000" or WS = "010" or WS = "110" then -- Even parity. + PE_I := PAR_TMP xor RXDATA_S; + elsif WS = "001" or WS = "011" or WS = "111" then -- Odd parity. + PE_I := not PAR_TMP xor RXDATA_S; + else -- No parity for WS = "100" and WS = "101". + PE_I := '0'; + end if; + end if; + end if; + -- Transmit the parity flag together with the data + -- In other words: no parity to the status register + -- when RDRF inhibits the data transfer to the + -- receiver data register. + if RCV_STATE = SYNC and RDRF = '0' then + PE <= PE_I; + elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' then + PE <= '0'; -- Clear when reading the data register. + end if; + end if; + end process PARITY_TEST; + + P_RDRF: process(RESETn, CLK) + -- Receive data register full flag. + begin + if RESETn = '0' then + RDRF <= '0'; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + RDRF <= '0'; + elsif RCV_STATE = SYNC then + RDRF <= '1'; -- Data register is full until now! + elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' then + RDRF <= '0'; -- After reading the data register ... + end if; + end if; + end process P_RDRF; + + RCV_STATEREG: process(RESETn, CLK) + begin + if RESETn = '0' then + RCV_STATE <= IDLE; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + RCV_STATE <= IDLE; + else + RCV_STATE <= RCV_NEXT_STATE; + end if; + end if; + end process RCV_STATEREG; + + RCV_STATEDEC: process(RCV_STATE, RXDATA_S, CDS, WS, BITCNT, CLK_STRB) + begin + case RCV_STATE is + when IDLE => + if RXDATA_S = '0' and CDS = "00" then + RCV_NEXT_STATE <= SAMPLE; -- Startbit detected in div by 1 mode. + elsif RXDATA_S = '0' and CDS = "01" then + RCV_NEXT_STATE <= WAIT_START; -- Startbit detected in div by 16 mode. + elsif RXDATA_S = '0' and CDS = "10" then + RCV_NEXT_STATE <= WAIT_START; -- Startbit detected in div by 64 mode. + else + RCV_NEXT_STATE <= IDLE; -- No startbit; sleep well :-) + end if; + when WAIT_START => + if CLK_STRB = '1' then + if RXDATA_S = '0' then + RCV_NEXT_STATE <= SAMPLE; -- Start condition in no div by 1 modes. + else + RCV_NEXT_STATE <= IDLE; -- No valid start condition, go back. + end if; + else + RCV_NEXT_STATE <= WAIT_START; -- Stay. + end if; + when SAMPLE => + if CLK_STRB = '1' then + if BITCNT < "110" and WS(2) = '0' then + RCV_NEXT_STATE <= SAMPLE; -- Go on sampling 7 data bits. + elsif BITCNT < "111" and WS(2) = '1' then + RCV_NEXT_STATE <= SAMPLE; -- Go on sampling 8 data bits. + elsif WS = "100" or WS = "101" then + RCV_NEXT_STATE <= STOP1; -- No parity check enabled. + else + RCV_NEXT_STATE <= PARITY; -- Parity enabled. + end if; + else + RCV_NEXT_STATE <= SAMPLE; -- Stay in sample mode. + end if; + when PARITY => + if CLK_STRB = '1' then + RCV_NEXT_STATE <= STOP1; + else + RCV_NEXT_STATE <= PARITY; + end if; + when STOP1 => + if CLK_STRB = '1' then + if RXDATA_S = '0' then + RCV_NEXT_STATE <= SYNC; -- Framing error detected. + elsif WS = "000" or WS = "001" or WS = "100" then + RCV_NEXT_STATE <= STOP2; -- Two stop bits selected. + else + RCV_NEXT_STATE <= SYNC; -- One stop bit selected. + end if; + else + RCV_NEXT_STATE <= STOP1; + end if; + when STOP2 => + if CLK_STRB = '1' then + RCV_NEXT_STATE <= SYNC; + else + RCV_NEXT_STATE <= STOP2; + end if; + when SYNC => + RCV_NEXT_STATE <= IDLE; + end case; + end process RCV_STATEDEC; +end architecture BEHAVIOR; + diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top.vhd new file mode 100644 index 0000000..60a7885 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top.vhd @@ -0,0 +1,135 @@ +---------------------------------------------------------------------- +---- ---- +---- 6850 compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- UART 6850 compatible IP core ---- +---- ---- +---- This is the top level file. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8B 2008/12/24 WF +-- Rewritten this top level file as a wrapper for the top_soc file. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF6850IP_TOP is + port ( + CLK : in bit; + RESETn : in bit; + + CS2n, CS1, CS0 : in bit; + E : in bit; + RWn : in bit; + RS : in bit; + + DATA : inout std_logic_vector(7 downto 0); + + TXCLK : in bit; + RXCLK : in bit; + RXDATA : in bit; + CTSn : in bit; + DCDn : in bit; + + IRQn : out std_logic; + TXDATA : out bit; + RTSn : out bit + ); +end entity WF6850IP_TOP; + +architecture STRUCTURE of WF6850IP_TOP is +component WF6850IP_TOP_SOC + port ( + CLK : in bit; + RESETn : in bit; + CS2n, CS1, CS0 : in bit; + E : in bit; + RWn : in bit; + RS : in bit; + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out bit; + TXCLK : in bit; + RXCLK : in bit; + RXDATA : in bit; + CTSn : in bit; + DCDn : in bit; + IRQn : out bit; + TXDATA : out bit; + RTSn : out bit + ); +end component; +signal DATA_OUT : std_logic_vector(7 downto 0); +signal DATA_EN : bit; +signal IRQ_In : bit; +begin + DATA <= DATA_OUT when DATA_EN = '1' else (others => 'Z'); + IRQn <= '0' when IRQ_In = '0' else 'Z'; -- Open drain. + + I_UART: WF6850IP_TOP_SOC + port map(CLK => CLK, + RESETn => RESETn, + CS2n => CS2n, + CS1 => CS1, + CS0 => CS0, + E => E, + RWn => RWn, + RS => RS, + DATA_IN => DATA, + DATA_OUT => DATA_OUT, + DATA_EN => DATA_EN, + TXCLK => TXCLK, + RXCLK => RXCLK, + RXDATA => RXDATA, + CTSn => CTSn, + DCDn => DCDn, + IRQn => IRQ_In, + TXDATA => TXDATA, + RTSn => RTSn + ); +end architecture STRUCTURE; \ No newline at end of file diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top_soc.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top_soc.vhd new file mode 100644 index 0000000..cbca6bd --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top_soc.vhd @@ -0,0 +1,255 @@ +---------------------------------------------------------------------- +---- ---- +---- 6850 compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- UART 6850 compatible IP core ---- +---- ---- +---- This is the top level file. ---- +---- Top level file for use in systems on programmable chips. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Top level file provided for SOC (systems on programmable chips). +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- Revision 2K9B 2009/12/24 WF +-- Fixed the interrupt logic. +-- Introduced a minor RTSn correction. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF6850IP_TOP_SOC is + port ( + CLK : in bit; + RESETn : in bit; + + CS2n, CS1, CS0 : in bit; + E : in bit; + RWn : in bit; + RS : in bit; + + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out bit; + + TXCLK : in bit; + RXCLK : in bit; + RXDATA : in bit; + CTSn : in bit; + DCDn : in bit; + + IRQn : out bit; + TXDATA : out bit; + RTSn : out bit + ); +end entity WF6850IP_TOP_SOC; + +architecture STRUCTURE of WF6850IP_TOP_SOC is +component WF6850IP_CTRL_STATUS + port ( + CLK : in bit; + RESETn : in bit; + CS : in bit_vector(2 downto 0); + E : in bit; + RWn : in bit; + RS : in bit; + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_EN : out bit; + RDRF : in bit; + TDRE : in bit; + DCDn : in bit; + CTSn : in bit; + FE : in bit; + OVR : in bit; + PE : in bit; + MCLR : out bit; + RTSn : out bit; + CDS : out bit_vector(1 downto 0); + WS : out bit_vector(2 downto 0); + TC : out bit_vector(1 downto 0); + IRQn : out bit + ); +end component; + +component WF6850IP_RECEIVE + port ( + CLK : in bit; + RESETn : in bit; + MCLR : in bit; + CS : in bit_vector(2 downto 0); + E : in bit; + RWn : in bit; + RS : in bit; + DATA_OUT : out bit_vector(7 downto 0); + DATA_EN : out bit; + WS : in bit_vector(2 downto 0); + CDS : in bit_vector(1 downto 0); + RXCLK : in bit; + RXDATA : in bit; + RDRF : out bit; + OVR : out bit; + PE : out bit; + FE : out bit + ); +end component; + +component WF6850IP_TRANSMIT + port ( + CLK : in bit; + RESETn : in bit; + MCLR : in bit; + CS : in bit_vector(2 downto 0); + E : in bit; + RWn : in bit; + RS : in bit; + DATA_IN : in bit_vector(7 downto 0); + CTSn : in bit; + TC : in bit_vector(1 downto 0); + WS : in bit_vector(2 downto 0); + CDS : in bit_vector(1 downto 0); + TXCLK : in bit; + TDRE : out bit; + TXDATA : out bit + ); +end component; +signal DATA_IN_I : bit_vector(7 downto 0); +signal DATA_RX : bit_vector(7 downto 0); +signal DATA_RX_EN : bit; +signal DATA_CTRL : bit_vector(7 downto 0); +signal DATA_CTRL_EN : bit; +signal RDRF_I : bit; +signal TDRE_I : bit; +signal FE_I : bit; +signal OVR_I : bit; +signal PE_I : bit; +signal MCLR_I : bit; +signal CDS_I : bit_vector(1 downto 0); +signal WS_I : bit_vector(2 downto 0); +signal TC_I : bit_vector(1 downto 0); +signal IRQ_In : bit; +begin + DATA_IN_I <= To_BitVector(DATA_IN); + DATA_EN <= DATA_RX_EN or DATA_CTRL_EN; + DATA_OUT <= To_StdLogicVector(DATA_RX) when DATA_RX_EN = '1' else + To_StdLogicVector(DATA_CTRL) when DATA_CTRL_EN = '1' else (others => '0'); + + IRQn <= '0' when IRQ_In = '0' else '1'; + + I_UART_CTRL_STATUS: WF6850IP_CTRL_STATUS + port map( + CLK => CLK, + RESETn => RESETn, + CS(2) => CS2n, + CS(1) => CS1, + CS(0) => CS0, + E => E, + RWn => RWn, + RS => RS, + DATA_IN => DATA_IN_I, + DATA_OUT => DATA_CTRL, + DATA_EN => DATA_CTRL_EN, + RDRF => RDRF_I, + TDRE => TDRE_I, + DCDn => DCDn, + CTSn => CTSn, + FE => FE_I, + OVR => OVR_I, + PE => PE_I, + MCLR => MCLR_I, + RTSn => RTSn, + CDS => CDS_I, + WS => WS_I, + TC => TC_I, + IRQn => IRQ_In + ); + + I_UART_RECEIVE: WF6850IP_RECEIVE + port map ( + CLK => CLK, + RESETn => RESETn, + MCLR => MCLR_I, + CS(2) => CS2n, + CS(1) => CS1, + CS(0) => CS0, + E => E, + RWn => RWn, + RS => RS, + DATA_OUT => DATA_RX, + DATA_EN => DATA_RX_EN, + WS => WS_I, + CDS => CDS_I, + RXCLK => RXCLK, + RXDATA => RXDATA, + RDRF => RDRF_I, + OVR => OVR_I, + PE => PE_I, + FE => FE_I + ); + + I_UART_TRANSMIT: WF6850IP_TRANSMIT + port map ( + CLK => CLK, + RESETn => RESETn, + MCLR => MCLR_I, + CS(2) => CS2n, + CS(1) => CS1, + CS(0) => CS0, + E => E, + RWn => RWn, + RS => RS, + DATA_IN => DATA_IN_I, + CTSn => CTSn, + TC => TC_I, + WS => WS_I, + CDS => CDS_I, + TDRE => TDRE_I, + TXCLK => TXCLK, + TXDATA => TXDATA + ); +end architecture STRUCTURE; \ No newline at end of file diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top_soc.vhd.bak b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top_soc.vhd.bak new file mode 100644 index 0000000..6f80a67 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top_soc.vhd.bak @@ -0,0 +1,252 @@ +---------------------------------------------------------------------- +---- ---- +---- 6850 compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- UART 6850 compatible IP core ---- +---- ---- +---- This is the top level file. ---- +---- Top level file for use in systems on programmable chips. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Top level file provided for SOC (systems on programmable chips). +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF6850IP_TOP_SOC is + port ( + CLK : in bit; + RESETn : in bit; + + CS2n, CS1, CS0 : in bit; + E : in bit; + RWn : in bit; + RS : in bit; + + DATA_IN : in std_logic_vector(7 downto 0); + DATA_OUT : out std_logic_vector(7 downto 0); + DATA_EN : out bit; + + TXCLK : in bit; + RXCLK : in bit; + RXDATA : in bit; + CTSn : in bit; + DCDn : in bit; + + IRQn : out bit; + TXDATA : out bit; + RTSn : out bit + ); +end entity WF6850IP_TOP_SOC; + +architecture STRUCTURE of WF6850IP_TOP_SOC is +component WF6850IP_CTRL_STATUS + port ( + CLK : in bit; + RESETn : in bit; + CS : in bit_vector(2 downto 0); + E : in bit; + RWn : in bit; + RS : in bit; + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_EN : out bit; + RDRF : in bit; + TDRE : in bit; + DCDn : in bit; + CTSn : in bit; + FE : in bit; + OVR : in bit; + PE : in bit; + MCLR : out bit; + RTSn : out bit; + CDS : out bit_vector(1 downto 0); + WS : out bit_vector(2 downto 0); + TC : out bit_vector(1 downto 0); + IRQn : out bit + ); +end component; + +component WF6850IP_RECEIVE + port ( + CLK : in bit; + RESETn : in bit; + MCLR : in bit; + CS : in bit_vector(2 downto 0); + E : in bit; + RWn : in bit; + RS : in bit; + DATA_OUT : out bit_vector(7 downto 0); + DATA_EN : out bit; + WS : in bit_vector(2 downto 0); + CDS : in bit_vector(1 downto 0); + RXCLK : in bit; + RXDATA : in bit; + RDRF : out bit; + OVR : out bit; + PE : out bit; + FE : out bit + ); +end component; + +component WF6850IP_TRANSMIT + port ( + CLK : in bit; + RESETn : in bit; + MCLR : in bit; + CS : in bit_vector(2 downto 0); + E : in bit; + RWn : in bit; + RS : in bit; + DATA_IN : in bit_vector(7 downto 0); + CTSn : in bit; + TC : in bit_vector(1 downto 0); + WS : in bit_vector(2 downto 0); + CDS : in bit_vector(1 downto 0); + TXCLK : in bit; + TDRE : out bit; + TXDATA : out bit + ); +end component; +signal DATA_IN_I : bit_vector(7 downto 0); +signal DATA_RX : bit_vector(7 downto 0); +signal DATA_RX_EN : bit; +signal DATA_CTRL : bit_vector(7 downto 0); +signal DATA_CTRL_EN : bit; +signal RDRF_I : bit; +signal TDRE_I : bit; +signal FE_I : bit; +signal OVR_I : bit; +signal PE_I : bit; +signal MCLR_I : bit; +signal CDS_I : bit_vector(1 downto 0); +signal WS_I : bit_vector(2 downto 0); +signal TC_I : bit_vector(1 downto 0); +signal IRQ_In : bit; +begin + DATA_IN_I <= To_BitVector(DATA_IN); + DATA_EN <= DATA_RX_EN or DATA_CTRL_EN; + DATA_OUT <= To_StdLogicVector(DATA_RX) when DATA_RX_EN = '1' else + To_StdLogicVector(DATA_CTRL) when DATA_CTRL_EN = '1' else (others => '0'); + + IRQn <= '0' when IRQ_In = '0' else '1'; + + I_UART_CTRL_STATUS: WF6850IP_CTRL_STATUS + port map( + CLK => CLK, + RESETn => RESETn, + CS(2) => CS2n, + CS(1) => CS1, + CS(0) => CS0, + E => E, + RWn => RWn, + RS => RS, + DATA_IN => DATA_IN_I, + DATA_OUT => DATA_CTRL, + DATA_EN => DATA_CTRL_EN, + RDRF => RDRF_I, + TDRE => TDRE_I, + DCDn => DCDn, + CTSn => CTSn, + FE => FE_I, + OVR => OVR_I, + PE => PE_I, + MCLR => MCLR_I, + RTSn => RTSn, + CDS => CDS_I, + WS => WS_I, + TC => TC_I, + IRQn => IRQ_In + ); + + I_UART_RECEIVE: WF6850IP_RECEIVE + port map ( + CLK => CLK, + RESETn => RESETn, + MCLR => MCLR_I, + CS(2) => CS2n, + CS(1) => CS1, + CS(0) => CS0, + E => E, + RWn => RWn, + RS => RS, + DATA_OUT => DATA_RX, + DATA_EN => DATA_RX_EN, + WS => WS_I, + CDS => CDS_I, + RXCLK => RXCLK, + RXDATA => RXDATA, + RDRF => RDRF_I, + OVR => OVR_I, + PE => PE_I, + FE => FE_I + ); + + I_UART_TRANSMIT: WF6850IP_TRANSMIT + port map ( + CLK => CLK, + RESETn => RESETn, + MCLR => MCLR_I, + CS(2) => CS2n, + CS(1) => CS1, + CS(0) => CS0, + E => E, + RWn => RWn, + RS => RS, + DATA_IN => DATA_IN_I, + CTSn => CTSn, + TC => TC_I, + WS => WS_I, + CDS => CDS_I, + TDRE => TDRE_I, + TXCLK => TXCLK, + TXDATA => TXDATA + ); +end architecture STRUCTURE; \ No newline at end of file diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd new file mode 100644 index 0000000..c8ae6fc --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd @@ -0,0 +1,339 @@ +---------------------------------------------------------------------- +---- ---- +---- 6850 compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- UART 6850 compatible IP core ---- +---- ---- +---- 6850's transmitter unit. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- Revision 2K8B 2008/11/01 WF +-- Fixed the T_DRE process concerning the TDRE <= '1' setting. +-- Thanks to Lyndon Amsdon finding the bug. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF6850IP_TRANSMIT is + port ( + CLK : in bit; + RESETn : in bit; + MCLR : in bit; + + CS : in bit_vector(2 downto 0); + E : in bit; + RWn : in bit; + RS : in bit; + + DATA_IN : in bit_vector(7 downto 0); + + CTSn : in bit; + + TC : in bit_vector(1 downto 0); + WS : in bit_vector(2 downto 0); + CDS : in bit_vector(1 downto 0); + + TXCLK : in bit; + + TDRE : buffer bit; + TXDATA : out bit + ); +end entity WF6850IP_TRANSMIT; + +architecture BEHAVIOR of WF6850IP_TRANSMIT is +type TR_STATES is (IDLE, LOAD_SHFT, START, SHIFTOUT, PARITY, STOP1, STOP2); +signal TR_STATE, TR_NEXT_STATE : TR_STATES; +signal CLK_STRB : bit; +signal DATA_REG : bit_vector(7 downto 0); +signal SHIFT_REG : bit_vector(7 downto 0); +signal BITCNT : std_logic_vector(2 downto 0); +signal PARITY_I : bit; +begin + -- The default condition in this statement is to ensure + -- to cover all possibilities for example if there is a + -- one hot decoding of the state machine with wrong states + -- (e.g. not one of the given here). + TXDATA <= '1' when TR_STATE = IDLE else + '1' when TR_STATE = LOAD_SHFT else + '0' when TR_STATE = START else + SHIFT_REG(0) when TR_STATE = SHIFTOUT else + PARITY_I when TR_STATE = PARITY else + '1' when TR_STATE = STOP1 else + '1' when TR_STATE = STOP2 else '1'; + + CLKDIV: process + variable CLK_LOCK : boolean; + variable STRB_LOCK : boolean; + variable CLK_DIVCNT : std_logic_vector(6 downto 0); + begin + wait until CLK = '1' and CLK' event; + if CDS = "00" then -- divider off + if TXCLK = '0' and STRB_LOCK = false then -- Works on negative TXCLK edge. + CLK_STRB <= '1'; + STRB_LOCK := true; + elsif TXCLK = '1' then + CLK_STRB <= '0'; + STRB_LOCK := false; + else + CLK_STRB <= '0'; + end if; + elsif TR_STATE = IDLE then + -- preset the CLKDIV with the start delays + if CDS = "01" then + CLK_DIVCNT := "0010000"; -- div by 16 mode + elsif CDS = "10" then + CLK_DIVCNT := "1000000"; -- div by 64 mode + end if; + CLK_STRB <= '0'; + else + -- Works on negative TXCLK edge: + if CLK_DIVCNT > "0000000" and TXCLK = '0' and CLK_LOCK = false then + CLK_DIVCNT := CLK_DIVCNT - '1'; + CLK_STRB <= '0'; + CLK_LOCK := true; + elsif CDS = "01" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "0010000"; -- Div by 16 mode. + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif CDS = "10" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "1000000"; -- Div by 64 mode. + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif TXCLK = '1' then + CLK_LOCK := false; + STRB_LOCK := false; + CLK_STRB <= '0'; + else + CLK_STRB <= '0'; + end if; + end if; + end process CLKDIV; + + DATAREG: process(RESETn, CLK) + begin + if RESETn = '0' then + DATA_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + DATA_REG <= x"00"; + elsif WS(2) = '0' and CS = "011" and RWn = '0' and RS = '1' and E = '1' then + DATA_REG <= '0' & DATA_IN(6 downto 0); -- 7 bit data mode. + elsif WS(2) = '1' and CS = "011" and RWn = '0' and RS = '1' and E = '1' then + DATA_REG <= DATA_IN; -- 8 bit data mode. + end if; + end if; + end process DATAREG; + + SHIFTREG: process(RESETn, CLK) + begin + if RESETn = '0' then + SHIFT_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + SHIFT_REG <= x"00"; + elsif TR_STATE = LOAD_SHFT and TDRE = '0' then + -- If during LOAD_SHIFT the transmitter data register + -- is empty (TDRE = '1') the shift register will not + -- be loaded. When additionally TC = "11", the break + -- character (zero data and no stop bits) is sent. + SHIFT_REG <= DATA_REG; + elsif TR_STATE = SHIFTOUT and CLK_STRB = '1' then + SHIFT_REG <= '0' & SHIFT_REG(7 downto 1); -- Shift right. + end if; + end if; + end process SHIFTREG; + + P_BITCNT: process + -- Counter for the data bits transmitted. + begin + wait until CLK = '1' and CLK' event; + if TR_STATE = SHIFTOUT and CLK_STRB = '1' then + BITCNT <= BITCNT + '1'; + elsif TR_STATE /= SHIFTOUT then + BITCNT <= "000"; + end if; + end process P_BITCNT; + + P_TDRE: process(RESETn, CLK) + -- Transmit data register empty flag. + variable LOCK : boolean; + begin + if RESETn = '0' then + TDRE <= '1'; + LOCK := false; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + TDRE <= '1'; + elsif TR_NEXT_STATE = START and TR_STATE /= START then + -- Data has been loaded to shift register, thus data register is free again. + -- Thanks to Lyndon Amsdon for finding a bug here. The TDRE is set to one once + -- entering the state now. + TDRE <= '1'; + elsif CS = "011" and RWn = '0' and RS = '1' and E = '1' and LOCK = false then + LOCK := true; + elsif E = '0' and LOCK = true then + -- This construction clears TDRE after the falling edge of E + -- and after the transmit data register has been written to. + TDRE <= '0'; + LOCK := false; + end if; + end if; + end process P_TDRE; + + PARITY_GEN: process + variable PAR_TMP : bit; + begin + wait until CLK = '1' and CLK' event; + if TR_STATE = START then -- Calculate the parity during the start phase. + for i in 1 to 7 loop + if i = 1 then + PAR_TMP := SHIFT_REG(i-1) xor SHIFT_REG(i); + else + PAR_TMP := PAR_TMP xor SHIFT_REG(i); + end if; + end loop; + if WS = "000" or WS = "010" or WS = "110" then -- Even parity. + PARITY_I <= PAR_TMP; + elsif WS = "001" or WS = "011" or WS = "111" then -- Odd parity. + PARITY_I <= not PAR_TMP; + else -- No parity for WS = "100" and WS = "101". + PARITY_I <= '0'; + end if; + end if; + end process PARITY_GEN; + + TR_STATEREG: process(RESETn, CLK) + begin + if RESETn = '0' then + TR_STATE <= IDLE; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + TR_STATE <= IDLE; + else + TR_STATE <= TR_NEXT_STATE; + end if; + end if; + end process TR_STATEREG; + + TR_STATEDEC: process(TR_STATE, CLK_STRB, TC, BITCNT, WS, TDRE, CTSn) + begin + case TR_STATE is + when IDLE => + if TDRE = '1' and TC = "11" then + TR_NEXT_STATE <= LOAD_SHFT; + elsif TDRE = '0' and CTSn = '0' then -- Start if data register is not empty. + TR_NEXT_STATE <= LOAD_SHFT; + else + TR_NEXT_STATE <= IDLE; + end if; + when LOAD_SHFT => + TR_NEXT_STATE <= START; + when START => + if CLK_STRB = '1' then + TR_NEXT_STATE <= SHIFTOUT; + else + TR_NEXT_STATE <= START; + end if; + when SHIFTOUT => + if CLK_STRB = '1' then + if BITCNT < "110" and WS(2) = '0' then + TR_NEXT_STATE <= SHIFTOUT; -- Transmit 7 data bits. + elsif BITCNT < "111" and WS(2) = '1' then + TR_NEXT_STATE <= SHIFTOUT; -- Transmit 8 data bits. + elsif WS = "100" or WS = "101" then + if TDRE = '1' and TC = "11" then + -- Break condition, do not send a stop bit. + TR_NEXT_STATE <= IDLE; + else + TR_NEXT_STATE <= STOP1; -- No parity check enabled. + end if; + else + TR_NEXT_STATE <= PARITY; -- Parity enabled. + end if; + else + TR_NEXT_STATE <= SHIFTOUT; + end if; + when PARITY => + if CLK_STRB = '1' then + if TDRE = '1' and TC = "11" then + -- Break condition, do not send a stop bit. + TR_NEXT_STATE <= IDLE; + else + TR_NEXT_STATE <= STOP1; -- No parity check enabled. + end if; + else + TR_NEXT_STATE <= PARITY; + end if; + when STOP1 => + if CLK_STRB = '1' and (WS = "000" or WS = "001" or WS = "100") then + TR_NEXT_STATE <= STOP2; -- Two stop bits selected. + elsif CLK_STRB = '1' then + TR_NEXT_STATE <= IDLE; -- One stop bits selected. + else + TR_NEXT_STATE <= STOP1; + end if; + when STOP2 => + if CLK_STRB = '1' then + TR_NEXT_STATE <= IDLE; + else + TR_NEXT_STATE <= STOP2; + end if; + end case; + end process TR_STATEDEC; +end architecture BEHAVIOR; + diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd.bak b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd.bak new file mode 100644 index 0000000..bcff094 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd.bak @@ -0,0 +1,339 @@ +---------------------------------------------------------------------- +---- ---- +---- 6850 compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- UART 6850 compatible IP core ---- +---- ---- +---- 6850's transmitter unit. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- Revision 2K8B 2008/11/01 WF +-- Fixed the T_DRE process concerning the TDRE <= '1' setting. +-- Thanks to Lyndon Amsdon finding the bug. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF6850IP_TRANSMIT is + port ( + CLK : in bit; + RESETn : in bit; + MCLR : in bit; + + CS : in bit_vector(2 downto 0); + E : in bit; + RWn : in bit; + RS : in bit; + + DATA_IN : in bit_vector(7 downto 0); + + CTSn : in bit; + + TC : in bit_vector(1 downto 0); + WS : in bit_vector(2 downto 0); + CDS : in bit_vector(1 downto 0); + + TXCLK : in bit; + + TDRE : buffer bit; + TXDATA : out bit + ); +end entity WF6850IP_TRANSMIT; + +architecture BEHAVIOR of WF6850IP_TRANSMIT is +type TR_STATES is (IDLE, LOAD_SHFT, START, SHIFTOUT, PARITY, STOP1, STOP2); +signal TR_STATE, TR_NEXT_STATE : TR_STATES; +signal CLK_STRB : bit; +signal DATA_REG : bit_vector(7 downto 0); +signal SHIFT_REG : bit_vector(7 downto 0); +signal BITCNT : std_logic_vector(2 downto 0); +signal PARITY_I : bit; +begin + -- The default condition in this statement is to ensure + -- to cover all possibilities for example if there is a + -- one hot decoding of the state machine with wrong states + -- (e.g. not one of the given here). + TXDATA <= '1' when TR_STATE = IDLE else + '1' when TR_STATE = LOAD_SHFT else + '0' when TR_STATE = START else + SHIFT_REG(0) when TR_STATE = SHIFTOUT else + PARITY_I when TR_STATE = PARITY else + '1' when TR_STATE = STOP1 else + '1' when TR_STATE = STOP2 else '1'; + + CLKDIV: process + variable CLK_LOCK : boolean; + variable STRB_LOCK : boolean; + variable CLK_DIVCNT : std_logic_vector(6 downto 0); + begin + wait until CLK = '1' and CLK' event; + if CDS = "00" then -- divider off + if TXCLK = '0' and STRB_LOCK = false then -- Works on negative TXCLK edge. + CLK_STRB <= '1'; + STRB_LOCK := true; + elsif TXCLK = '1' then + CLK_STRB <= '0'; + STRB_LOCK := false; + else + CLK_STRB <= '0'; + end if; + elsif TR_STATE = IDLE then + -- preset the CLKDIV with the start delays + if CDS = "01" then + CLK_DIVCNT := "0010000"; -- div by 16 mode + elsif CDS = "10" then + CLK_DIVCNT := "1000000"; -- div by 64 mode + end if; + CLK_STRB <= '0'; + else + -- Works on negative TXCLK edge: + if CLK_DIVCNT > "0000000" and TXCLK = '0' and CLK_LOCK = false then + CLK_DIVCNT := CLK_DIVCNT - '1'; + CLK_STRB <= '0'; + CLK_LOCK := true; + elsif CDS = "01" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "0010000"; -- Div by 16 mode. + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif CDS = "10" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "1000000"; -- Div by 64 mode. + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif TXCLK = '1' then + CLK_LOCK := false; + STRB_LOCK := false; + CLK_STRB <= '0'; + else + CLK_STRB <= '0'; + end if; + end if; + end process CLKDIV; + + DATAREG: process(RESETn, CLK) + begin + if RESETn = '0' then + DATA_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + DATA_REG <= x"00"; + elsif WS(2) = '0' and CS = "011" and RWn = '0' and RS = '1' and E = '1' then + DATA_REG <= '0' & DATA_IN(6 downto 0); -- 7 bit data mode. + elsif WS(2) = '1' and CS = "011" and RWn = '0' and RS = '1' and E = '1' then + DATA_REG <= DATA_IN; -- 8 bit data mode. + end if; + end if; + end process DATAREG; + + SHIFTREG: process(RESETn, CLK) + begin + if RESETn = '0' then + SHIFT_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + SHIFT_REG <= x"00"; + elsif TR_STATE = LOAD_SHFT and TDRE = '0' then + -- If during LOAD_SHIFT the transmitter data register + -- is empty (TDRE = '1') the shift register will not + -- be loaded. When additionally TC = "11", the break + -- character (zero data and no stop bits) is sent. + SHIFT_REG <= DATA_REG; + elsif TR_STATE = SHIFTOUT and CLK_STRB = '1' then + SHIFT_REG <= '0' & SHIFT_REG(7 downto 1); -- Shift right. + end if; + end if; + end process SHIFTREG; + + P_BITCNT: process + -- Counter for the data bits transmitted. + begin + wait until CLK = '1' and CLK' event; + if TR_STATE = SHIFTOUT and CLK_STRB = '1' then + BITCNT <= BITCNT + '1'; + elsif TR_STATE /= SHIFTOUT then + BITCNT <= "000"; + end if; + end process P_BITCNT; + + P_TDRE: process(RESETn, CLK) + -- Transmit data register empty flag. + variable LOCK : boolean; + begin + if RESETn = '0' then + TDRE <= '1'; + LOCK := false; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + TDRE <= '1'; + elsif TR_NEXT_STATE = START and TR_STATE /= START then + -- Data has been loaded to shift register, thus data register is free again. + -- Thanks to Lyndon Amsdon for finding a bug here. The TDRE is set to one once + -- entering the state now. + TDRE <= '1'; + elsif CS = "011" and RWn = '0' and RS = '1' and E = '1' and LOCK = false then + LOCK := true; + elsif E = '0' and LOCK = true and CS /= "011" then + -- This construction clears TDRE after the falling edge of E + -- and after the transmit data register has been written to. + TDRE <= '0'; + LOCK := false; + end if; + end if; + end process P_TDRE; + + PARITY_GEN: process + variable PAR_TMP : bit; + begin + wait until CLK = '1' and CLK' event; + if TR_STATE = START then -- Calculate the parity during the start phase. + for i in 1 to 7 loop + if i = 1 then + PAR_TMP := SHIFT_REG(i-1) xor SHIFT_REG(i); + else + PAR_TMP := PAR_TMP xor SHIFT_REG(i); + end if; + end loop; + if WS = "000" or WS = "010" or WS = "110" then -- Even parity. + PARITY_I <= PAR_TMP; + elsif WS = "001" or WS = "011" or WS = "111" then -- Odd parity. + PARITY_I <= not PAR_TMP; + else -- No parity for WS = "100" and WS = "101". + PARITY_I <= '0'; + end if; + end if; + end process PARITY_GEN; + + TR_STATEREG: process(RESETn, CLK) + begin + if RESETn = '0' then + TR_STATE <= IDLE; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + TR_STATE <= IDLE; + else + TR_STATE <= TR_NEXT_STATE; + end if; + end if; + end process TR_STATEREG; + + TR_STATEDEC: process(TR_STATE, CLK_STRB, TC, BITCNT, WS, TDRE, CTSn) + begin + case TR_STATE is + when IDLE => + if TDRE = '1' and TC = "11" then + TR_NEXT_STATE <= LOAD_SHFT; + elsif TDRE = '0' and CTSn = '0' then -- Start if data register is not empty. + TR_NEXT_STATE <= LOAD_SHFT; + else + TR_NEXT_STATE <= IDLE; + end if; + when LOAD_SHFT => + TR_NEXT_STATE <= START; + when START => + if CLK_STRB = '1' then + TR_NEXT_STATE <= SHIFTOUT; + else + TR_NEXT_STATE <= START; + end if; + when SHIFTOUT => + if CLK_STRB = '1' then + if BITCNT < "110" and WS(2) = '0' then + TR_NEXT_STATE <= SHIFTOUT; -- Transmit 7 data bits. + elsif BITCNT < "111" and WS(2) = '1' then + TR_NEXT_STATE <= SHIFTOUT; -- Transmit 8 data bits. + elsif WS = "100" or WS = "101" then + if TDRE = '1' and TC = "11" then + -- Break condition, do not send a stop bit. + TR_NEXT_STATE <= IDLE; + else + TR_NEXT_STATE <= STOP1; -- No parity check enabled. + end if; + else + TR_NEXT_STATE <= PARITY; -- Parity enabled. + end if; + else + TR_NEXT_STATE <= SHIFTOUT; + end if; + when PARITY => + if CLK_STRB = '1' then + if TDRE = '1' and TC = "11" then + -- Break condition, do not send a stop bit. + TR_NEXT_STATE <= IDLE; + else + TR_NEXT_STATE <= STOP1; -- No parity check enabled. + end if; + else + TR_NEXT_STATE <= PARITY; + end if; + when STOP1 => + if CLK_STRB = '1' and (WS = "000" or WS = "001" or WS = "100") then + TR_NEXT_STATE <= STOP2; -- Two stop bits selected. + elsif CLK_STRB = '1' then + TR_NEXT_STATE <= IDLE; -- One stop bits selected. + else + TR_NEXT_STATE <= STOP1; + end if; + when STOP2 => + if CLK_STRB = '1' then + TR_NEXT_STATE <= IDLE; + else + TR_NEXT_STATE <= STOP2; + end if; + end case; + end process TR_STATEDEC; +end architecture BEHAVIOR; + diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.bsf b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.bsf new file mode 100644 index 0000000..f4d66a5 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.bsf @@ -0,0 +1,95 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 160 168) + (text "dcfifo0" (rect 62 1 105 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 152 25 164)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data[7..0]" (rect 0 0 53 14)(font "Arial" (font_size 8))) + (text "data[7..0]" (rect 20 26 65 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 3)) + ) + (port + (pt 0 56) + (input) + (text "wrreq" (rect 0 0 35 14)(font "Arial" (font_size 8))) + (text "wrreq" (rect 20 50 45 63)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 16 56)(line_width 1)) + ) + (port + (pt 0 72) + (input) + (text "wrclk" (rect 0 0 31 14)(font "Arial" (font_size 8))) + (text "wrclk" (rect 26 66 48 79)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 16 72)(line_width 1)) + ) + (port + (pt 0 104) + (input) + (text "rdreq" (rect 0 0 30 14)(font "Arial" (font_size 8))) + (text "rdreq" (rect 20 98 44 111)(font "Arial" (font_size 8))) + (line (pt 0 104)(pt 16 104)(line_width 1)) + ) + (port + (pt 0 120) + (input) + (text "rdclk" (rect 0 0 27 14)(font "Arial" (font_size 8))) + (text "rdclk" (rect 26 114 47 127)(font "Arial" (font_size 8))) + (line (pt 0 120)(pt 16 120)(line_width 1)) + ) + (port + (pt 0 144) + (input) + (text "aclr" (rect 0 0 21 14)(font "Arial" (font_size 8))) + (text "aclr" (rect 20 138 37 151)(font "Arial" (font_size 8))) + (line (pt 0 144)(pt 16 144)(line_width 1)) + ) + (port + (pt 160 72) + (output) + (text "wrusedw[9..0]" (rect 0 0 84 14)(font "Arial" (font_size 8))) + (text "wrusedw[9..0]" (rect 69 66 132 79)(font "Arial" (font_size 8))) + (line (pt 160 72)(pt 144 72)(line_width 3)) + ) + (port + (pt 160 96) + (output) + (text "q[31..0]" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "q[31..0]" (rect 105 90 141 103)(font "Arial" (font_size 8))) + (line (pt 160 96)(pt 144 96)(line_width 3)) + ) + (drawing + (text "8 bits x 1024 words" (rect 63 140 144 152)(font "Arial" )) + (line (pt 16 16)(pt 144 16)(line_width 1)) + (line (pt 144 16)(pt 144 152)(line_width 1)) + (line (pt 144 152)(pt 16 152)(line_width 1)) + (line (pt 16 152)(pt 16 16)(line_width 1)) + (line (pt 16 84)(pt 144 84)(line_width 1)) + (line (pt 16 132)(pt 144 132)(line_width 1)) + (line (pt 16 66)(pt 22 72)(line_width 1)) + (line (pt 22 72)(pt 16 78)(line_width 1)) + (line (pt 16 114)(pt 22 120)(line_width 1)) + (line (pt 22 120)(pt 16 126)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.cmp b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.cmp new file mode 100644 index 0000000..1f8ad52 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.cmp @@ -0,0 +1,28 @@ +--Copyright (C) 1991-2009 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component dcfifo0 + PORT + ( + aclr : IN STD_LOGIC := '0'; + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + rdclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrclk : IN STD_LOGIC ; + wrreq : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); + wrusedw : OUT STD_LOGIC_VECTOR (9 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.qip b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.qip new file mode 100644 index 0000000..a22ffe4 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_FIFO+" +set_global_assignment -name IP_TOOL_VERSION "9.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "dcfifo0.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "dcfifo0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "dcfifo0.cmp"] diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.vhd new file mode 100644 index 0000000..9db22fa --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.vhd @@ -0,0 +1,202 @@ +-- megafunction wizard: %LPM_FIFO+% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: dcfifo_mixed_widths + +-- ============================================================ +-- File Name: dcfifo0.vhd +-- Megafunction Name(s): +-- dcfifo_mixed_widths +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 222 10/21/2009 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2009 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY dcfifo0 IS + PORT + ( + aclr : IN STD_LOGIC := '0'; + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + rdclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrclk : IN STD_LOGIC ; + wrreq : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); + wrusedw : OUT STD_LOGIC_VECTOR (9 DOWNTO 0) + ); +END dcfifo0; + + +ARCHITECTURE SYN OF dcfifo0 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (9 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (31 DOWNTO 0); + + + + COMPONENT dcfifo_mixed_widths + GENERIC ( + intended_device_family : STRING; + lpm_numwords : NATURAL; + lpm_showahead : STRING; + lpm_type : STRING; + lpm_width : NATURAL; + lpm_widthu : NATURAL; + lpm_widthu_r : NATURAL; + lpm_width_r : NATURAL; + overflow_checking : STRING; + rdsync_delaypipe : NATURAL; + underflow_checking : STRING; + use_eab : STRING; + write_aclr_synch : STRING; + wrsync_delaypipe : NATURAL + ); + PORT ( + wrclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrusedw : OUT STD_LOGIC_VECTOR (9 DOWNTO 0); + aclr : IN STD_LOGIC ; + rdclk : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); + wrreq : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + wrusedw <= sub_wire0(9 DOWNTO 0); + q <= sub_wire1(31 DOWNTO 0); + + dcfifo_mixed_widths_component : dcfifo_mixed_widths + GENERIC MAP ( + intended_device_family => "Cyclone III", + lpm_numwords => 1024, + lpm_showahead => "OFF", + lpm_type => "dcfifo", + lpm_width => 8, + lpm_widthu => 10, + lpm_widthu_r => 8, + lpm_width_r => 32, + overflow_checking => "ON", + rdsync_delaypipe => 5, + underflow_checking => "ON", + use_eab => "ON", + write_aclr_synch => "OFF", + wrsync_delaypipe => 5 + ) + PORT MAP ( + wrclk => wrclk, + rdreq => rdreq, + aclr => aclr, + rdclk => rdclk, + wrreq => wrreq, + data => data, + wrusedw => sub_wire0, + q => sub_wire1 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1" +-- Retrieval info: PRIVATE: AlmostFull NUMERIC "0" +-- Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1" +-- Retrieval info: PRIVATE: CLOCKS_ARE_SYNCHRONIZED NUMERIC "0" +-- Retrieval info: PRIVATE: Clock NUMERIC "4" +-- Retrieval info: PRIVATE: Depth NUMERIC "1024" +-- Retrieval info: PRIVATE: Empty NUMERIC "1" +-- Retrieval info: PRIVATE: Full NUMERIC "1" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: LE_BasedFIFO NUMERIC "0" +-- Retrieval info: PRIVATE: LegacyRREQ NUMERIC "1" +-- Retrieval info: PRIVATE: MAX_DEPTH_BY_9 NUMERIC "0" +-- Retrieval info: PRIVATE: OVERFLOW_CHECKING NUMERIC "0" +-- Retrieval info: PRIVATE: Optimize NUMERIC "1" +-- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: UNDERFLOW_CHECKING NUMERIC "0" +-- Retrieval info: PRIVATE: UsedW NUMERIC "1" +-- Retrieval info: PRIVATE: Width NUMERIC "8" +-- Retrieval info: PRIVATE: dc_aclr NUMERIC "1" +-- Retrieval info: PRIVATE: diff_widths NUMERIC "1" +-- Retrieval info: PRIVATE: msb_usedw NUMERIC "0" +-- Retrieval info: PRIVATE: output_width NUMERIC "32" +-- Retrieval info: PRIVATE: rsEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: rsFull NUMERIC "0" +-- Retrieval info: PRIVATE: rsUsedW NUMERIC "0" +-- Retrieval info: PRIVATE: sc_aclr NUMERIC "0" +-- Retrieval info: PRIVATE: sc_sclr NUMERIC "0" +-- Retrieval info: PRIVATE: wsEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: wsFull NUMERIC "0" +-- Retrieval info: PRIVATE: wsUsedW NUMERIC "1" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_NUMWORDS NUMERIC "1024" +-- Retrieval info: CONSTANT: LPM_SHOWAHEAD STRING "OFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "dcfifo" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8" +-- Retrieval info: CONSTANT: LPM_WIDTHU NUMERIC "10" +-- Retrieval info: CONSTANT: LPM_WIDTHU_R NUMERIC "8" +-- Retrieval info: CONSTANT: LPM_WIDTH_R NUMERIC "32" +-- Retrieval info: CONSTANT: OVERFLOW_CHECKING STRING "ON" +-- Retrieval info: CONSTANT: RDSYNC_DELAYPIPE NUMERIC "5" +-- Retrieval info: CONSTANT: UNDERFLOW_CHECKING STRING "ON" +-- Retrieval info: CONSTANT: USE_EAB STRING "ON" +-- Retrieval info: CONSTANT: WRITE_ACLR_SYNCH STRING "OFF" +-- Retrieval info: CONSTANT: WRSYNC_DELAYPIPE NUMERIC "5" +-- Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT GND aclr +-- Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL data[7..0] +-- Retrieval info: USED_PORT: q 0 0 32 0 OUTPUT NODEFVAL q[31..0] +-- Retrieval info: USED_PORT: rdclk 0 0 0 0 INPUT NODEFVAL rdclk +-- Retrieval info: USED_PORT: rdreq 0 0 0 0 INPUT NODEFVAL rdreq +-- Retrieval info: USED_PORT: wrclk 0 0 0 0 INPUT NODEFVAL wrclk +-- Retrieval info: USED_PORT: wrreq 0 0 0 0 INPUT NODEFVAL wrreq +-- Retrieval info: USED_PORT: wrusedw 0 0 10 0 OUTPUT NODEFVAL wrusedw[9..0] +-- Retrieval info: CONNECT: @data 0 0 8 0 data 0 0 8 0 +-- Retrieval info: CONNECT: q 0 0 32 0 @q 0 0 32 0 +-- Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0 +-- Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0 +-- Retrieval info: CONNECT: @rdclk 0 0 0 0 rdclk 0 0 0 0 +-- Retrieval info: CONNECT: @wrclk 0 0 0 0 wrclk 0 0 0 0 +-- Retrieval info: CONNECT: wrusedw 0 0 10 0 @wrusedw 0 0 10 0 +-- Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo0.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo0.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo0_inst.vhd FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo0_waveforms.html FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo0_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.vhd.bak b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.vhd.bak new file mode 100644 index 0000000..c3ca670 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo0.vhd.bak @@ -0,0 +1,202 @@ +-- megafunction wizard: %LPM_FIFO+% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: dcfifo_mixed_widths + +-- ============================================================ +-- File Name: dcfifo0.vhd +-- Megafunction Name(s): +-- dcfifo_mixed_widths +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 222 10/21/2009 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2009 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY dcfifo0 IS + PORT + ( + aclr : IN STD_LOGIC := '0'; + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + rdclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrclk : IN STD_LOGIC ; + wrreq : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (15 DOWNTO 0); + wrusedw : OUT STD_LOGIC_VECTOR (4 DOWNTO 0) + ); +END dcfifo0; + + +ARCHITECTURE SYN OF dcfifo0 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (4 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (15 DOWNTO 0); + + + + COMPONENT dcfifo_mixed_widths + GENERIC ( + intended_device_family : STRING; + lpm_numwords : NATURAL; + lpm_showahead : STRING; + lpm_type : STRING; + lpm_width : NATURAL; + lpm_widthu : NATURAL; + lpm_widthu_r : NATURAL; + lpm_width_r : NATURAL; + overflow_checking : STRING; + rdsync_delaypipe : NATURAL; + underflow_checking : STRING; + use_eab : STRING; + write_aclr_synch : STRING; + wrsync_delaypipe : NATURAL + ); + PORT ( + wrclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrusedw : OUT STD_LOGIC_VECTOR (4 DOWNTO 0); + aclr : IN STD_LOGIC ; + rdclk : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (15 DOWNTO 0); + wrreq : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + wrusedw <= sub_wire0(4 DOWNTO 0); + q <= sub_wire1(15 DOWNTO 0); + + dcfifo_mixed_widths_component : dcfifo_mixed_widths + GENERIC MAP ( + intended_device_family => "Cyclone III", + lpm_numwords => 32, + lpm_showahead => "OFF", + lpm_type => "dcfifo", + lpm_width => 8, + lpm_widthu => 5, + lpm_widthu_r => 4, + lpm_width_r => 16, + overflow_checking => "ON", + rdsync_delaypipe => 5, + underflow_checking => "ON", + use_eab => "ON", + write_aclr_synch => "OFF", + wrsync_delaypipe => 5 + ) + PORT MAP ( + wrclk => wrclk, + rdreq => rdreq, + aclr => aclr, + rdclk => rdclk, + wrreq => wrreq, + data => data, + wrusedw => sub_wire0, + q => sub_wire1 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1" +-- Retrieval info: PRIVATE: AlmostFull NUMERIC "0" +-- Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1" +-- Retrieval info: PRIVATE: CLOCKS_ARE_SYNCHRONIZED NUMERIC "0" +-- Retrieval info: PRIVATE: Clock NUMERIC "4" +-- Retrieval info: PRIVATE: Depth NUMERIC "32" +-- Retrieval info: PRIVATE: Empty NUMERIC "1" +-- Retrieval info: PRIVATE: Full NUMERIC "1" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: LE_BasedFIFO NUMERIC "0" +-- Retrieval info: PRIVATE: LegacyRREQ NUMERIC "1" +-- Retrieval info: PRIVATE: MAX_DEPTH_BY_9 NUMERIC "0" +-- Retrieval info: PRIVATE: OVERFLOW_CHECKING NUMERIC "0" +-- Retrieval info: PRIVATE: Optimize NUMERIC "1" +-- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: UNDERFLOW_CHECKING NUMERIC "0" +-- Retrieval info: PRIVATE: UsedW NUMERIC "1" +-- Retrieval info: PRIVATE: Width NUMERIC "8" +-- Retrieval info: PRIVATE: dc_aclr NUMERIC "1" +-- Retrieval info: PRIVATE: diff_widths NUMERIC "1" +-- Retrieval info: PRIVATE: msb_usedw NUMERIC "0" +-- Retrieval info: PRIVATE: output_width NUMERIC "16" +-- Retrieval info: PRIVATE: rsEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: rsFull NUMERIC "0" +-- Retrieval info: PRIVATE: rsUsedW NUMERIC "0" +-- Retrieval info: PRIVATE: sc_aclr NUMERIC "0" +-- Retrieval info: PRIVATE: sc_sclr NUMERIC "0" +-- Retrieval info: PRIVATE: wsEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: wsFull NUMERIC "0" +-- Retrieval info: PRIVATE: wsUsedW NUMERIC "1" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_NUMWORDS NUMERIC "32" +-- Retrieval info: CONSTANT: LPM_SHOWAHEAD STRING "OFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "dcfifo" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8" +-- Retrieval info: CONSTANT: LPM_WIDTHU NUMERIC "5" +-- Retrieval info: CONSTANT: LPM_WIDTHU_R NUMERIC "4" +-- Retrieval info: CONSTANT: LPM_WIDTH_R NUMERIC "16" +-- Retrieval info: CONSTANT: OVERFLOW_CHECKING STRING "ON" +-- Retrieval info: CONSTANT: RDSYNC_DELAYPIPE NUMERIC "5" +-- Retrieval info: CONSTANT: UNDERFLOW_CHECKING STRING "ON" +-- Retrieval info: CONSTANT: USE_EAB STRING "ON" +-- Retrieval info: CONSTANT: WRITE_ACLR_SYNCH STRING "OFF" +-- Retrieval info: CONSTANT: WRSYNC_DELAYPIPE NUMERIC "5" +-- Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT GND aclr +-- Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL data[7..0] +-- Retrieval info: USED_PORT: q 0 0 16 0 OUTPUT NODEFVAL q[15..0] +-- Retrieval info: USED_PORT: rdclk 0 0 0 0 INPUT NODEFVAL rdclk +-- Retrieval info: USED_PORT: rdreq 0 0 0 0 INPUT NODEFVAL rdreq +-- Retrieval info: USED_PORT: wrclk 0 0 0 0 INPUT NODEFVAL wrclk +-- Retrieval info: USED_PORT: wrreq 0 0 0 0 INPUT NODEFVAL wrreq +-- Retrieval info: USED_PORT: wrusedw 0 0 5 0 OUTPUT NODEFVAL wrusedw[4..0] +-- Retrieval info: CONNECT: @data 0 0 8 0 data 0 0 8 0 +-- Retrieval info: CONNECT: q 0 0 16 0 @q 0 0 16 0 +-- Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0 +-- Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0 +-- Retrieval info: CONNECT: @rdclk 0 0 0 0 rdclk 0 0 0 0 +-- Retrieval info: CONNECT: @wrclk 0 0 0 0 wrclk 0 0 0 0 +-- Retrieval info: CONNECT: wrusedw 0 0 5 0 @wrusedw 0 0 5 0 +-- Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo0.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo0.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo0.bsf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo0_inst.vhd FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo0_waveforms.html FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo0_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.bsf b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.bsf new file mode 100644 index 0000000..7a4a386 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.bsf @@ -0,0 +1,95 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 160 168) + (text "dcfifo1" (rect 62 1 105 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 152 25 164)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data[31..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "data[31..0]" (rect 20 26 71 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 3)) + ) + (port + (pt 0 56) + (input) + (text "wrreq" (rect 0 0 35 14)(font "Arial" (font_size 8))) + (text "wrreq" (rect 20 50 45 63)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 16 56)(line_width 1)) + ) + (port + (pt 0 72) + (input) + (text "wrclk" (rect 0 0 31 14)(font "Arial" (font_size 8))) + (text "wrclk" (rect 26 66 48 79)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 16 72)(line_width 1)) + ) + (port + (pt 0 104) + (input) + (text "rdreq" (rect 0 0 30 14)(font "Arial" (font_size 8))) + (text "rdreq" (rect 20 98 44 111)(font "Arial" (font_size 8))) + (line (pt 0 104)(pt 16 104)(line_width 1)) + ) + (port + (pt 0 120) + (input) + (text "rdclk" (rect 0 0 27 14)(font "Arial" (font_size 8))) + (text "rdclk" (rect 26 114 47 127)(font "Arial" (font_size 8))) + (line (pt 0 120)(pt 16 120)(line_width 1)) + ) + (port + (pt 0 144) + (input) + (text "aclr" (rect 0 0 21 14)(font "Arial" (font_size 8))) + (text "aclr" (rect 20 138 37 151)(font "Arial" (font_size 8))) + (line (pt 0 144)(pt 16 144)(line_width 1)) + ) + (port + (pt 160 96) + (output) + (text "q[7..0]" (rect 0 0 35 14)(font "Arial" (font_size 8))) + (text "q[7..0]" (rect 111 90 141 103)(font "Arial" (font_size 8))) + (line (pt 160 96)(pt 144 96)(line_width 3)) + ) + (port + (pt 160 120) + (output) + (text "rdusedw[9..0]" (rect 0 0 80 14)(font "Arial" (font_size 8))) + (text "rdusedw[9..0]" (rect 73 114 135 127)(font "Arial" (font_size 8))) + (line (pt 160 120)(pt 144 120)(line_width 3)) + ) + (drawing + (text "32 bits x 256 words" (rect 63 140 144 152)(font "Arial" )) + (line (pt 16 16)(pt 144 16)(line_width 1)) + (line (pt 144 16)(pt 144 152)(line_width 1)) + (line (pt 144 152)(pt 16 152)(line_width 1)) + (line (pt 16 152)(pt 16 16)(line_width 1)) + (line (pt 16 84)(pt 144 84)(line_width 1)) + (line (pt 16 132)(pt 144 132)(line_width 1)) + (line (pt 16 66)(pt 22 72)(line_width 1)) + (line (pt 22 72)(pt 16 78)(line_width 1)) + (line (pt 16 114)(pt 22 120)(line_width 1)) + (line (pt 22 120)(pt 16 126)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.cmp b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.cmp new file mode 100644 index 0000000..a1b8d55 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.cmp @@ -0,0 +1,28 @@ +--Copyright (C) 1991-2009 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component dcfifo1 + PORT + ( + aclr : IN STD_LOGIC := '0'; + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + rdclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrclk : IN STD_LOGIC ; + wrreq : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0); + rdusedw : OUT STD_LOGIC_VECTOR (9 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.qip b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.qip new file mode 100644 index 0000000..bf1428c --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_FIFO+" +set_global_assignment -name IP_TOOL_VERSION "9.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "dcfifo1.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "dcfifo1.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "dcfifo1.cmp"] diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.vhd new file mode 100644 index 0000000..d05dd0a --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.vhd @@ -0,0 +1,202 @@ +-- megafunction wizard: %LPM_FIFO+% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: dcfifo_mixed_widths + +-- ============================================================ +-- File Name: dcfifo1.vhd +-- Megafunction Name(s): +-- dcfifo_mixed_widths +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 222 10/21/2009 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2009 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY dcfifo1 IS + PORT + ( + aclr : IN STD_LOGIC := '0'; + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + rdclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrclk : IN STD_LOGIC ; + wrreq : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0); + rdusedw : OUT STD_LOGIC_VECTOR (9 DOWNTO 0) + ); +END dcfifo1; + + +ARCHITECTURE SYN OF dcfifo1 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (9 DOWNTO 0); + + + + COMPONENT dcfifo_mixed_widths + GENERIC ( + intended_device_family : STRING; + lpm_numwords : NATURAL; + lpm_showahead : STRING; + lpm_type : STRING; + lpm_width : NATURAL; + lpm_widthu : NATURAL; + lpm_widthu_r : NATURAL; + lpm_width_r : NATURAL; + overflow_checking : STRING; + rdsync_delaypipe : NATURAL; + underflow_checking : STRING; + use_eab : STRING; + write_aclr_synch : STRING; + wrsync_delaypipe : NATURAL + ); + PORT ( + wrclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + aclr : IN STD_LOGIC ; + rdclk : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0); + wrreq : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + rdusedw : OUT STD_LOGIC_VECTOR (9 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + q <= sub_wire0(7 DOWNTO 0); + rdusedw <= sub_wire1(9 DOWNTO 0); + + dcfifo_mixed_widths_component : dcfifo_mixed_widths + GENERIC MAP ( + intended_device_family => "Cyclone III", + lpm_numwords => 256, + lpm_showahead => "OFF", + lpm_type => "dcfifo", + lpm_width => 32, + lpm_widthu => 8, + lpm_widthu_r => 10, + lpm_width_r => 8, + overflow_checking => "ON", + rdsync_delaypipe => 5, + underflow_checking => "ON", + use_eab => "ON", + write_aclr_synch => "OFF", + wrsync_delaypipe => 5 + ) + PORT MAP ( + wrclk => wrclk, + rdreq => rdreq, + aclr => aclr, + rdclk => rdclk, + wrreq => wrreq, + data => data, + q => sub_wire0, + rdusedw => sub_wire1 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1" +-- Retrieval info: PRIVATE: AlmostFull NUMERIC "0" +-- Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1" +-- Retrieval info: PRIVATE: CLOCKS_ARE_SYNCHRONIZED NUMERIC "0" +-- Retrieval info: PRIVATE: Clock NUMERIC "4" +-- Retrieval info: PRIVATE: Depth NUMERIC "256" +-- Retrieval info: PRIVATE: Empty NUMERIC "1" +-- Retrieval info: PRIVATE: Full NUMERIC "1" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: LE_BasedFIFO NUMERIC "0" +-- Retrieval info: PRIVATE: LegacyRREQ NUMERIC "1" +-- Retrieval info: PRIVATE: MAX_DEPTH_BY_9 NUMERIC "0" +-- Retrieval info: PRIVATE: OVERFLOW_CHECKING NUMERIC "0" +-- Retrieval info: PRIVATE: Optimize NUMERIC "1" +-- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: UNDERFLOW_CHECKING NUMERIC "0" +-- Retrieval info: PRIVATE: UsedW NUMERIC "1" +-- Retrieval info: PRIVATE: Width NUMERIC "32" +-- Retrieval info: PRIVATE: dc_aclr NUMERIC "1" +-- Retrieval info: PRIVATE: diff_widths NUMERIC "1" +-- Retrieval info: PRIVATE: msb_usedw NUMERIC "0" +-- Retrieval info: PRIVATE: output_width NUMERIC "8" +-- Retrieval info: PRIVATE: rsEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: rsFull NUMERIC "0" +-- Retrieval info: PRIVATE: rsUsedW NUMERIC "1" +-- Retrieval info: PRIVATE: sc_aclr NUMERIC "0" +-- Retrieval info: PRIVATE: sc_sclr NUMERIC "0" +-- Retrieval info: PRIVATE: wsEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: wsFull NUMERIC "0" +-- Retrieval info: PRIVATE: wsUsedW NUMERIC "0" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_NUMWORDS NUMERIC "256" +-- Retrieval info: CONSTANT: LPM_SHOWAHEAD STRING "OFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "dcfifo" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "32" +-- Retrieval info: CONSTANT: LPM_WIDTHU NUMERIC "8" +-- Retrieval info: CONSTANT: LPM_WIDTHU_R NUMERIC "10" +-- Retrieval info: CONSTANT: LPM_WIDTH_R NUMERIC "8" +-- Retrieval info: CONSTANT: OVERFLOW_CHECKING STRING "ON" +-- Retrieval info: CONSTANT: RDSYNC_DELAYPIPE NUMERIC "5" +-- Retrieval info: CONSTANT: UNDERFLOW_CHECKING STRING "ON" +-- Retrieval info: CONSTANT: USE_EAB STRING "ON" +-- Retrieval info: CONSTANT: WRITE_ACLR_SYNCH STRING "OFF" +-- Retrieval info: CONSTANT: WRSYNC_DELAYPIPE NUMERIC "5" +-- Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT GND aclr +-- Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL data[31..0] +-- Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL q[7..0] +-- Retrieval info: USED_PORT: rdclk 0 0 0 0 INPUT NODEFVAL rdclk +-- Retrieval info: USED_PORT: rdreq 0 0 0 0 INPUT NODEFVAL rdreq +-- Retrieval info: USED_PORT: rdusedw 0 0 10 0 OUTPUT NODEFVAL rdusedw[9..0] +-- Retrieval info: USED_PORT: wrclk 0 0 0 0 INPUT NODEFVAL wrclk +-- Retrieval info: USED_PORT: wrreq 0 0 0 0 INPUT NODEFVAL wrreq +-- Retrieval info: CONNECT: @data 0 0 32 0 data 0 0 32 0 +-- Retrieval info: CONNECT: q 0 0 8 0 @q 0 0 8 0 +-- Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0 +-- Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0 +-- Retrieval info: CONNECT: @rdclk 0 0 0 0 rdclk 0 0 0 0 +-- Retrieval info: CONNECT: @wrclk 0 0 0 0 wrclk 0 0 0 0 +-- Retrieval info: CONNECT: rdusedw 0 0 10 0 @rdusedw 0 0 10 0 +-- Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo1.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo1.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo1.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo1.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo1_inst.vhd FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo1_waveforms.html FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo1_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.vhd.bak b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.vhd.bak new file mode 100644 index 0000000..e7c6ae6 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/dcfifo1.vhd.bak @@ -0,0 +1,202 @@ +-- megafunction wizard: %LPM_FIFO+% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: dcfifo_mixed_widths + +-- ============================================================ +-- File Name: dcfifo1.vhd +-- Megafunction Name(s): +-- dcfifo_mixed_widths +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 222 10/21/2009 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2009 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY dcfifo1 IS + PORT + ( + aclr : IN STD_LOGIC := '0'; + data : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + rdclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrclk : IN STD_LOGIC ; + wrreq : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0); + wrusedw : OUT STD_LOGIC_VECTOR (3 DOWNTO 0) + ); +END dcfifo1; + + +ARCHITECTURE SYN OF dcfifo1 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (3 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (7 DOWNTO 0); + + + + COMPONENT dcfifo_mixed_widths + GENERIC ( + intended_device_family : STRING; + lpm_numwords : NATURAL; + lpm_showahead : STRING; + lpm_type : STRING; + lpm_width : NATURAL; + lpm_widthu : NATURAL; + lpm_widthu_r : NATURAL; + lpm_width_r : NATURAL; + overflow_checking : STRING; + rdsync_delaypipe : NATURAL; + underflow_checking : STRING; + use_eab : STRING; + write_aclr_synch : STRING; + wrsync_delaypipe : NATURAL + ); + PORT ( + wrclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrusedw : OUT STD_LOGIC_VECTOR (3 DOWNTO 0); + aclr : IN STD_LOGIC ; + rdclk : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0); + wrreq : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (15 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + wrusedw <= sub_wire0(3 DOWNTO 0); + q <= sub_wire1(7 DOWNTO 0); + + dcfifo_mixed_widths_component : dcfifo_mixed_widths + GENERIC MAP ( + intended_device_family => "Cyclone III", + lpm_numwords => 16, + lpm_showahead => "OFF", + lpm_type => "dcfifo", + lpm_width => 16, + lpm_widthu => 4, + lpm_widthu_r => 5, + lpm_width_r => 8, + overflow_checking => "ON", + rdsync_delaypipe => 5, + underflow_checking => "ON", + use_eab => "ON", + write_aclr_synch => "OFF", + wrsync_delaypipe => 5 + ) + PORT MAP ( + wrclk => wrclk, + rdreq => rdreq, + aclr => aclr, + rdclk => rdclk, + wrreq => wrreq, + data => data, + wrusedw => sub_wire0, + q => sub_wire1 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1" +-- Retrieval info: PRIVATE: AlmostFull NUMERIC "0" +-- Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1" +-- Retrieval info: PRIVATE: CLOCKS_ARE_SYNCHRONIZED NUMERIC "0" +-- Retrieval info: PRIVATE: Clock NUMERIC "4" +-- Retrieval info: PRIVATE: Depth NUMERIC "16" +-- Retrieval info: PRIVATE: Empty NUMERIC "1" +-- Retrieval info: PRIVATE: Full NUMERIC "1" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: LE_BasedFIFO NUMERIC "0" +-- Retrieval info: PRIVATE: LegacyRREQ NUMERIC "1" +-- Retrieval info: PRIVATE: MAX_DEPTH_BY_9 NUMERIC "0" +-- Retrieval info: PRIVATE: OVERFLOW_CHECKING NUMERIC "0" +-- Retrieval info: PRIVATE: Optimize NUMERIC "1" +-- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: UNDERFLOW_CHECKING NUMERIC "0" +-- Retrieval info: PRIVATE: UsedW NUMERIC "1" +-- Retrieval info: PRIVATE: Width NUMERIC "16" +-- Retrieval info: PRIVATE: dc_aclr NUMERIC "1" +-- Retrieval info: PRIVATE: diff_widths NUMERIC "1" +-- Retrieval info: PRIVATE: msb_usedw NUMERIC "0" +-- Retrieval info: PRIVATE: output_width NUMERIC "8" +-- Retrieval info: PRIVATE: rsEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: rsFull NUMERIC "0" +-- Retrieval info: PRIVATE: rsUsedW NUMERIC "0" +-- Retrieval info: PRIVATE: sc_aclr NUMERIC "0" +-- Retrieval info: PRIVATE: sc_sclr NUMERIC "0" +-- Retrieval info: PRIVATE: wsEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: wsFull NUMERIC "0" +-- Retrieval info: PRIVATE: wsUsedW NUMERIC "1" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_NUMWORDS NUMERIC "16" +-- Retrieval info: CONSTANT: LPM_SHOWAHEAD STRING "OFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "dcfifo" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "16" +-- Retrieval info: CONSTANT: LPM_WIDTHU NUMERIC "4" +-- Retrieval info: CONSTANT: LPM_WIDTHU_R NUMERIC "5" +-- Retrieval info: CONSTANT: LPM_WIDTH_R NUMERIC "8" +-- Retrieval info: CONSTANT: OVERFLOW_CHECKING STRING "ON" +-- Retrieval info: CONSTANT: RDSYNC_DELAYPIPE NUMERIC "5" +-- Retrieval info: CONSTANT: UNDERFLOW_CHECKING STRING "ON" +-- Retrieval info: CONSTANT: USE_EAB STRING "ON" +-- Retrieval info: CONSTANT: WRITE_ACLR_SYNCH STRING "OFF" +-- Retrieval info: CONSTANT: WRSYNC_DELAYPIPE NUMERIC "5" +-- Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT GND aclr +-- Retrieval info: USED_PORT: data 0 0 16 0 INPUT NODEFVAL data[15..0] +-- Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL q[7..0] +-- Retrieval info: USED_PORT: rdclk 0 0 0 0 INPUT NODEFVAL rdclk +-- Retrieval info: USED_PORT: rdreq 0 0 0 0 INPUT NODEFVAL rdreq +-- Retrieval info: USED_PORT: wrclk 0 0 0 0 INPUT NODEFVAL wrclk +-- Retrieval info: USED_PORT: wrreq 0 0 0 0 INPUT NODEFVAL wrreq +-- Retrieval info: USED_PORT: wrusedw 0 0 4 0 OUTPUT NODEFVAL wrusedw[3..0] +-- Retrieval info: CONNECT: @data 0 0 16 0 data 0 0 16 0 +-- Retrieval info: CONNECT: q 0 0 8 0 @q 0 0 8 0 +-- Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0 +-- Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0 +-- Retrieval info: CONNECT: @rdclk 0 0 0 0 rdclk 0 0 0 0 +-- Retrieval info: CONNECT: @wrclk 0 0 0 0 wrclk 0 0 0 0 +-- Retrieval info: CONNECT: wrusedw 0 0 4 0 @wrusedw 0 0 4 0 +-- Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo1.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo1.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo1.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo1.bsf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo1_inst.vhd FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo1_waveforms.html FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL dcfifo1_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf b/FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf new file mode 100644 index 0000000..a455469 --- /dev/null +++ b/FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf @@ -0,0 +1,478 @@ +TITLE "INTERRUPT HANDLER UND C1287"; + +-- CREATED BY FREDI ASCHWANDEN + +INCLUDE "lpm_bustri_LONG.inc"; +INCLUDE "lpm_bustri_BYT.inc"; + + +-- Parameters Statement (optional) + +-- {{ALTERA_PARAMETERS_BEGIN}} DO NOT REMOVE THIS LINE! +-- {{ALTERA_PARAMETERS_END}} DO NOT REMOVE THIS LINE! + + +-- Subdesign Section + +SUBDESIGN interrupt_handler +( + -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! + MAIN_CLK : INPUT; + nFB_WR : INPUT; + nFB_CS1 : INPUT; + nFB_CS2 : INPUT; + FB_SIZE0 : INPUT; + FB_SIZE1 : INPUT; + FB_ADR[31..0] : INPUT; + PIC_INT : INPUT; + E0_INT : INPUT; + DVI_INT : INPUT; + nPCI_INTA : INPUT; + nPCI_INTB : INPUT; + nPCI_INTC : INPUT; + nPCI_INTD : INPUT; + nMFP_INT : INPUT; + nFB_OE : INPUT; + DSP_INT : INPUT; + VSYNC : INPUT; + HSYNC : INPUT; + DMA_DRQ : INPUT; + nIRQ[7..2] : OUTPUT; + INT_HANDLER_TA : OUTPUT; + ACP_CONF[31..0] : OUTPUT; + TIN0 : OUTPUT; + FB_AD[31..0] : BIDIR; + -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! +) + +VARIABLE + FB_B[3..0] :NODE; + INT_CTR[31..0] :DFFE; + INT_CTR_CS :NODE; + INT_LATCH[31..0] :DFF; + INT_LATCH_CS :NODE; + INT_CLEAR[31..0] :DFF; + INT_CLEAR_CS :NODE; + INT_IN[31..0] :NODE; + INT_ENA[31..0] :DFFE; + INT_ENA_CS :NODE; + ACP_CONF[31..0] :DFFE; + ACP_CONF_CS :NODE; + PSEUDO_BUS_ERROR :NODE; + UHR_AS :NODE; + UHR_DS :NODE; + RTC_ADR[5..0] :DFFE; + ACHTELSEKUNDEN[2..0] :DFFE; + WERTE[7..0][63..0] :DFFE; -- WERTE REGISTER 0-63 + PIC_INT_SYNC[2..0] :DFF; + INC_SEC :NODE; + INC_MIN :NODE; + INC_STD :NODE; + INC_TAG :NODE; + ANZAHL_TAGE_DES_MONATS[7..0]:NODE; + WINTERZEIT :NODE; + SOMMERZEIT :NODE; + INC_MONAT :NODE; + INC_JAHR :NODE; + UPDATE_ON :NODE; + +BEGIN +-- BYT SELECT + FB_B0 = FB_SIZE1 & !FB_SIZE0 & !FB_ADR1 -- HWORD + # !FB_SIZE1 & FB_SIZE0 & !FB_ADR1 & !FB_ADR0 -- HHBYT + # !FB_SIZE1 & !FB_SIZE0 # FB_SIZE1 & FB_SIZE0; -- LONG UND LINE + FB_B1 = FB_SIZE1 & !FB_SIZE0 & !FB_ADR1 -- HWORD + # !FB_SIZE1 & FB_SIZE0 & !FB_ADR1 & FB_ADR0 -- HLBYT + # !FB_SIZE1 & !FB_SIZE0 # FB_SIZE1 & FB_SIZE0; -- LONG UND LINE + FB_B2 = FB_SIZE1 & !FB_SIZE0 & FB_ADR1 -- LWORD + # !FB_SIZE1 & FB_SIZE0 & FB_ADR1 & !FB_ADR0 -- LHBYT + # !FB_SIZE1 & !FB_SIZE0 # FB_SIZE1 & FB_SIZE0; -- LONG UND LINE + FB_B3 = FB_SIZE1 & !FB_SIZE0 & FB_ADR1 -- LWORD + # !FB_SIZE1 & FB_SIZE0 & FB_ADR1 & FB_ADR0 -- LLBYT + # !FB_SIZE1 & !FB_SIZE0 # FB_SIZE1 & FB_SIZE0; -- LONG UND LINE + +-- INTERRUPT CONTROL REGISTER: BIT0=INT5 AUSLÖSEN, 1=INT7 AUSLÖSEN + INT_CTR[].CLK = MAIN_CLK; + INT_CTR_CS = !nFB_CS2 & FB_ADR[27..2]==H"4000"; -- $10000/4 + INT_CTR[] = FB_AD[]; + INT_CTR[31..24].ENA = INT_CTR_CS & FB_B0 & !nFB_WR; + INT_CTR[23..16].ENA = INT_CTR_CS & FB_B1 & !nFB_WR; + INT_CTR[15..8].ENA = INT_CTR_CS & FB_B2 & !nFB_WR; + INT_CTR[7..0].ENA = INT_CTR_CS & FB_B3 & !nFB_WR; +-- INTERRUPT ENABLE REGISTER BIT31=INT7,30=INT6,29=INT5,28=INT4,27=INT3,26=INT2 + INT_ENA[].CLK = MAIN_CLK; + INT_ENA_CS = !nFB_CS2 & FB_ADR[27..2]==H"4001"; -- $10004/4 + INT_ENA[] = FB_AD[]; + INT_ENA[31..24].ENA = INT_ENA_CS & FB_B0 & !nFB_WR; + INT_ENA[23..16].ENA = INT_ENA_CS & FB_B1 & !nFB_WR; + INT_ENA[15..8].ENA = INT_ENA_CS & FB_B2 & !nFB_WR; + INT_ENA[7..0].ENA = INT_ENA_CS & FB_B3 & !nFB_WR; +-- INTERRUPT CLEAR REGISTER WRITE ONLY 1=INTERRUPT CLEAR + INT_CLEAR[].CLK = MAIN_CLK; + INT_CLEAR_CS = !nFB_CS2 & FB_ADR[27..2]==H"4002"; -- $10008/4 + INT_CLEAR[31..24] = FB_AD[31..24] & INT_CLEAR_CS & FB_B0 & !nFB_WR; + INT_CLEAR[23..16] = FB_AD[23..16] & INT_CLEAR_CS & FB_B1 & !nFB_WR; + INT_CLEAR[15..8] = FB_AD[15..8] & INT_CLEAR_CS & FB_B2 & !nFB_WR; + INT_CLEAR[7..0] = FB_AD[7..0] & INT_CLEAR_CS & FB_B3 & !nFB_WR; +-- INTERRUPT LATCH REGISTER READ ONLY + INT_LATCH_CS = !nFB_CS2 & FB_ADR[27..2]==H"4003"; -- $1000C/4 +-- INTERRUPT + !nIRQ2 = HSYNC & INT_ENA[26]; + !nIRQ3 = INT_CTR0 & INT_ENA[27]; + !nIRQ4 = VSYNC & INT_ENA[28]; + nIRQ5 = INT_LATCH[]==H"00000000" & INT_ENA[29]; + !nIRQ6 = !nMFP_INT & INT_ENA[30]; + !nIRQ7 = PSEUDO_BUS_ERROR & INT_ENA[31]; + +PSEUDO_BUS_ERROR = !nFB_CS1 & (FB_ADR[19..4]==H"F8C8" -- SCC + # FB_ADR[19..4]==H"F8E0" -- VME + # FB_ADR[19..4]==H"F920" -- PADDLE + # FB_ADR[19..4]==H"F921" -- PADDLE + # FB_ADR[19..4]==H"F922" -- PADDLE + # FB_ADR[19..4]==H"FFA8" -- MFP2 + # FB_ADR[19..4]==H"FFA9" -- MFP2 + # FB_ADR[19..4]==H"FFAA" -- MFP2 + # FB_ADR[19..4]==H"FFA8" -- MFP2 + # FB_ADR[19..8]==H"F87" -- TT SCSI + # FB_ADR[19..4]==H"FFC2" -- ST UHR + # FB_ADR[19..4]==H"FFC3" -- ST UHR + # FB_ADR[19..4]==H"F890" -- DMA SOUND + # FB_ADR[19..4]==H"F891" -- DMA SOUND + # FB_ADR[19..4]==H"F892"); -- DMA SOUND +-- IF VIDEO ADR CHANGE +TIN0 = !nFB_CS1 & FB_ADR[19..1]==H"7C100" & !nFB_WR; -- WRITE VIDEO BASE ADR HIGH 0xFFFF8201/2 + +-- INTERRUPT LATCH + INT_LATCH[] = H"FFFFFFFF"; + INT_LATCH0.CLK = PIC_INT & INT_ENA[0]; + INT_LATCH1.CLK = E0_INT & INT_ENA[1]; + INT_LATCH2.CLK = DVI_INT & INT_ENA[2]; + INT_LATCH3.CLK = !nPCI_INTA & INT_ENA[3]; + INT_LATCH4.CLK = !nPCI_INTB & INT_ENA[4]; + INT_LATCH5.CLK = !nPCI_INTC & INT_ENA[5]; + INT_LATCH6.CLK = !nPCI_INTD & INT_ENA[6]; + INT_LATCH7.CLK = DSP_INT & INT_ENA[7]; + INT_LATCH8.CLK = VSYNC & INT_ENA[8]; + INT_LATCH9.CLK = HSYNC & INT_ENA[9]; + +-- INTERRUPT CLEAR + INT_LATCH[].CLRN = !INT_CLEAR[]; + +-- INT_IN + INT_IN0 = PIC_INT; + INT_IN1 = E0_INT; + INT_IN2 = DVI_INT; + INT_IN3 = !nPCI_INTA; + INT_IN4 = !nPCI_INTB; + INT_IN5 = !nPCI_INTC; + INT_IN6 = !nPCI_INTD; + INT_IN7 = DSP_INT; + INT_IN8 = VSYNC; + INT_IN9 = HSYNC; + INT_IN[25..10] = H"0"; + INT_IN26 = HSYNC; + INT_IN27 = INT_CTR0; + INT_IN28 = VSYNC; + INT_IN29 = INT_LATCH[]!=H"00000000"; + INT_IN30 = !nMFP_INT; + INT_IN31 = DMA_DRQ; +--*************************************************************************************** +-- ACP CONFIG REGISTER: BIT 31-> 0=CF 1=IDE + ACP_CONF[].CLK = MAIN_CLK; + ACP_CONF_CS = !nFB_CS2 & FB_ADR[27..2]==H"10000"; -- $4'0000/4 + ACP_CONF[] = FB_AD[]; + ACP_CONF[31..24].ENA = ACP_CONF_CS & FB_B0 & !nFB_WR; + ACP_CONF[23..16].ENA = ACP_CONF_CS & FB_B1 & !nFB_WR; + ACP_CONF[15..8].ENA = ACP_CONF_CS & FB_B2 & !nFB_WR; + ACP_CONF[7..0].ENA = ACP_CONF_CS & FB_B3 & !nFB_WR; +--*************************************************************************************** + +-------------------------------------------------------------- +-- C1287 0=SEK 2=MIN 4=STD 6=WOCHENTAG 7=TAG 8=MONAT 9=JAHR +---------------------------------------------------------- + RTC_ADR[].CLK = MAIN_CLK; + RTC_ADR[] = FB_AD[21..16]; + UHR_AS = !nFB_CS1 & FB_ADR[19..1]==H"7C4B0" & FB_B1; -- FFFF8961 + UHR_DS = !nFB_CS1 & FB_ADR[19..1]==H"7C4B1" & FB_B3; -- FFFF8963 + RTC_ADR[].ENA = UHR_AS & !nFB_WR; + WERTE[][].CLK = MAIN_CLK; + WERTE[7..0][0] = FB_AD[23..16] & RTC_ADR[]==0 & UHR_DS & !nFB_WR; + WERTE[7..0][1] = FB_AD[23..16]; + WERTE[7..0][2] = FB_AD[23..16] & RTC_ADR[]==2 & UHR_DS & !nFB_WR; + WERTE[7..0][3] = FB_AD[23..16]; + WERTE[7..0][4] = FB_AD[23..16] & RTC_ADR[]==4 & UHR_DS & !nFB_WR; + WERTE[7..0][5] = FB_AD[23..16]; + WERTE[7..0][6] = FB_AD[23..16] & RTC_ADR[]==6 & UHR_DS & !nFB_WR; + WERTE[7..0][7] = FB_AD[23..16] & RTC_ADR[]==7 & UHR_DS & !nFB_WR; + WERTE[7..0][8] = FB_AD[23..16] & RTC_ADR[]==8 & UHR_DS & !nFB_WR; + WERTE[7..0][9] = FB_AD[23..16] & RTC_ADR[]==9 & UHR_DS & !nFB_WR; + WERTE[7..0][10] = FB_AD[23..16]; + WERTE[7..0][11] = FB_AD[23..16]; + WERTE[7..0][12] = FB_AD[23..16]; + WERTE[7..0][13] = FB_AD[23..16]; + WERTE[7..0][14] = FB_AD[23..16]; + WERTE[7..0][15] = FB_AD[23..16]; + WERTE[7..0][16] = FB_AD[23..16]; + WERTE[7..0][17] = FB_AD[23..16]; + WERTE[7..0][18] = FB_AD[23..16]; + WERTE[7..0][19] = FB_AD[23..16]; + WERTE[7..0][20] = FB_AD[23..16]; + WERTE[7..0][21] = FB_AD[23..16]; + WERTE[7..0][22] = FB_AD[23..16]; + WERTE[7..0][23] = FB_AD[23..16]; + WERTE[7..0][24] = FB_AD[23..16]; + WERTE[7..0][25] = FB_AD[23..16]; + WERTE[7..0][26] = FB_AD[23..16]; + WERTE[7..0][27] = FB_AD[23..16]; + WERTE[7..0][28] = FB_AD[23..16]; + WERTE[7..0][29] = FB_AD[23..16]; + WERTE[7..0][30] = FB_AD[23..16]; + WERTE[7..0][31] = FB_AD[23..16]; + WERTE[7..0][32] = FB_AD[23..16]; + WERTE[7..0][33] = FB_AD[23..16]; + WERTE[7..0][34] = FB_AD[23..16]; + WERTE[7..0][35] = FB_AD[23..16]; + WERTE[7..0][36] = FB_AD[23..16]; + WERTE[7..0][37] = FB_AD[23..16]; + WERTE[7..0][38] = FB_AD[23..16]; + WERTE[7..0][39] = FB_AD[23..16]; + WERTE[7..0][40] = FB_AD[23..16]; + WERTE[7..0][41] = FB_AD[23..16]; + WERTE[7..0][42] = FB_AD[23..16]; + WERTE[7..0][43] = FB_AD[23..16]; + WERTE[7..0][44] = FB_AD[23..16]; + WERTE[7..0][45] = FB_AD[23..16]; + WERTE[7..0][46] = FB_AD[23..16]; + WERTE[7..0][47] = FB_AD[23..16]; + WERTE[7..0][48] = FB_AD[23..16]; + WERTE[7..0][49] = FB_AD[23..16]; + WERTE[7..0][50] = FB_AD[23..16]; + WERTE[7..0][51] = FB_AD[23..16]; + WERTE[7..0][52] = FB_AD[23..16]; + WERTE[7..0][53] = FB_AD[23..16]; + WERTE[7..0][54] = FB_AD[23..16]; + WERTE[7..0][55] = FB_AD[23..16]; + WERTE[7..0][56] = FB_AD[23..16]; + WERTE[7..0][57] = FB_AD[23..16]; + WERTE[7..0][58] = FB_AD[23..16]; + WERTE[7..0][59] = FB_AD[23..16]; + WERTE[7..0][60] = FB_AD[23..16]; + WERTE[7..0][61] = FB_AD[23..16]; + WERTE[7..0][62] = FB_AD[23..16]; + WERTE[7..0][63] = FB_AD[23..16]; + WERTE[][0].ENA = RTC_ADR[]==0 & UHR_DS & !nFB_WR; + WERTE[][1].ENA = RTC_ADR[]==1 & UHR_DS & !nFB_WR; + WERTE[][2].ENA = RTC_ADR[]==2 & UHR_DS & !nFB_WR; + WERTE[][3].ENA = RTC_ADR[]==3 & UHR_DS & !nFB_WR; + WERTE[][4].ENA = RTC_ADR[]==4 & UHR_DS & !nFB_WR; + WERTE[][5].ENA = RTC_ADR[]==5 & UHR_DS & !nFB_WR; + WERTE[][6].ENA = RTC_ADR[]==6 & UHR_DS & !nFB_WR; + WERTE[][7].ENA = RTC_ADR[]==7 & UHR_DS & !nFB_WR; + WERTE[][8].ENA = RTC_ADR[]==8 & UHR_DS & !nFB_WR; + WERTE[][9].ENA = RTC_ADR[]==9 & UHR_DS & !nFB_WR; + WERTE[][10].ENA = RTC_ADR[]==10 & UHR_DS & !nFB_WR; + WERTE[][11].ENA = RTC_ADR[]==11 & UHR_DS & !nFB_WR; + WERTE[][12].ENA = RTC_ADR[]==12 & UHR_DS & !nFB_WR; + WERTE[][13].ENA = RTC_ADR[]==13 & UHR_DS & !nFB_WR; + WERTE[][14].ENA = RTC_ADR[]==14 & UHR_DS & !nFB_WR; + WERTE[][15].ENA = RTC_ADR[]==15 & UHR_DS & !nFB_WR; + WERTE[][16].ENA = RTC_ADR[]==16 & UHR_DS & !nFB_WR; + WERTE[][17].ENA = RTC_ADR[]==17 & UHR_DS & !nFB_WR; + WERTE[][18].ENA = RTC_ADR[]==18 & UHR_DS & !nFB_WR; + WERTE[][19].ENA = RTC_ADR[]==19 & UHR_DS & !nFB_WR; + WERTE[][20].ENA = RTC_ADR[]==20 & UHR_DS & !nFB_WR; + WERTE[][21].ENA = RTC_ADR[]==21 & UHR_DS & !nFB_WR; + WERTE[][22].ENA = RTC_ADR[]==22 & UHR_DS & !nFB_WR; + WERTE[][23].ENA = RTC_ADR[]==23 & UHR_DS & !nFB_WR; + WERTE[][24].ENA = RTC_ADR[]==24 & UHR_DS & !nFB_WR; + WERTE[][25].ENA = RTC_ADR[]==25 & UHR_DS & !nFB_WR; + WERTE[][26].ENA = RTC_ADR[]==26 & UHR_DS & !nFB_WR; + WERTE[][27].ENA = RTC_ADR[]==27 & UHR_DS & !nFB_WR; + WERTE[][28].ENA = RTC_ADR[]==28 & UHR_DS & !nFB_WR; + WERTE[][29].ENA = RTC_ADR[]==29 & UHR_DS & !nFB_WR; + WERTE[][30].ENA = RTC_ADR[]==30 & UHR_DS & !nFB_WR; + WERTE[][31].ENA = RTC_ADR[]==31 & UHR_DS & !nFB_WR; + WERTE[][32].ENA = RTC_ADR[]==32 & UHR_DS & !nFB_WR; + WERTE[][33].ENA = RTC_ADR[]==33 & UHR_DS & !nFB_WR; + WERTE[][34].ENA = RTC_ADR[]==34 & UHR_DS & !nFB_WR; + WERTE[][35].ENA = RTC_ADR[]==35 & UHR_DS & !nFB_WR; + WERTE[][36].ENA = RTC_ADR[]==36 & UHR_DS & !nFB_WR; + WERTE[][37].ENA = RTC_ADR[]==37 & UHR_DS & !nFB_WR; + WERTE[][38].ENA = RTC_ADR[]==38 & UHR_DS & !nFB_WR; + WERTE[][39].ENA = RTC_ADR[]==39 & UHR_DS & !nFB_WR; + WERTE[][40].ENA = RTC_ADR[]==40 & UHR_DS & !nFB_WR; + WERTE[][41].ENA = RTC_ADR[]==41 & UHR_DS & !nFB_WR; + WERTE[][42].ENA = RTC_ADR[]==42 & UHR_DS & !nFB_WR; + WERTE[][43].ENA = RTC_ADR[]==43 & UHR_DS & !nFB_WR; + WERTE[][44].ENA = RTC_ADR[]==44 & UHR_DS & !nFB_WR; + WERTE[][45].ENA = RTC_ADR[]==45 & UHR_DS & !nFB_WR; + WERTE[][46].ENA = RTC_ADR[]==46 & UHR_DS & !nFB_WR; + WERTE[][47].ENA = RTC_ADR[]==47 & UHR_DS & !nFB_WR; + WERTE[][48].ENA = RTC_ADR[]==48 & UHR_DS & !nFB_WR; + WERTE[][49].ENA = RTC_ADR[]==49 & UHR_DS & !nFB_WR; + WERTE[][50].ENA = RTC_ADR[]==50 & UHR_DS & !nFB_WR; + WERTE[][51].ENA = RTC_ADR[]==51 & UHR_DS & !nFB_WR; + WERTE[][52].ENA = RTC_ADR[]==52 & UHR_DS & !nFB_WR; + WERTE[][53].ENA = RTC_ADR[]==53 & UHR_DS & !nFB_WR; + WERTE[][54].ENA = RTC_ADR[]==54 & UHR_DS & !nFB_WR; + WERTE[][55].ENA = RTC_ADR[]==55 & UHR_DS & !nFB_WR; + WERTE[][56].ENA = RTC_ADR[]==56 & UHR_DS & !nFB_WR; + WERTE[][57].ENA = RTC_ADR[]==57 & UHR_DS & !nFB_WR; + WERTE[][58].ENA = RTC_ADR[]==58 & UHR_DS & !nFB_WR; + WERTE[][59].ENA = RTC_ADR[]==59 & UHR_DS & !nFB_WR; + WERTE[][60].ENA = RTC_ADR[]==60 & UHR_DS & !nFB_WR; + WERTE[][61].ENA = RTC_ADR[]==61 & UHR_DS & !nFB_WR; + WERTE[][62].ENA = RTC_ADR[]==62 & UHR_DS & !nFB_WR; + WERTE[][63].ENA = RTC_ADR[]==63 & UHR_DS & !nFB_WR; + PIC_INT_SYNC[].CLK = MAIN_CLK; PIC_INT_SYNC[0] = PIC_INT; + PIC_INT_SYNC[1] = PIC_INT_SYNC[0]; + PIC_INT_SYNC[2] = !PIC_INT_SYNC[1] & PIC_INT_SYNC[0]; + UPDATE_ON = !WERTE[7][11]; + WERTE[6][10].CLRN = GND; -- KEIN UIP + UPDATE_ON = !WERTE[7][11]; -- UPDATE ON OFF + WERTE[2][11] = VCC; -- IMMER BINARY + WERTE[1][11] = VCC; -- IMMER 24H FORMAT + WERTE[0][11] = VCC; -- IMMER SOMMERZEITKORREKTUR + WERTE[7][13] = VCC; -- IMMER RICHTIG +-- SOMMER WINTERZEIT: BIT 0 IM REGISTER D IST DIE INFORMATION OB SOMMERZEIT IST (BRAUCHT MAN FÜR RÜCKSCHALTUNG) + SOMMERZEIT = WERTE[][6]==1 & WERTE[][4]==1 & WERTE[][8]==4 & WERTE[][7]>23; --LETZTER SONNTAG IM APRIL + WERTE[0][13] = SOMMERZEIT; + WERTE[0][13].ENA = INC_STD & (SOMMERZEIT # WINTERZEIT); + WINTERZEIT = WERTE[][6]==1 & WERTE[][4]==1 & WERTE[][8]==10 & WERTE[][7]>24 & WERTE[0][13]; --LETZTER SONNTAG IM OKTOBER +-- ACHTELSEKUNDEN + ACHTELSEKUNDEN[].CLK = MAIN_CLK; + ACHTELSEKUNDEN[] = ACHTELSEKUNDEN[]+1; + ACHTELSEKUNDEN[].ENA = PIC_INT_SYNC[2] & UPDATE_ON; +-- SEKUNDEN + INC_SEC = ACHTELSEKUNDEN[]==7 & PIC_INT_SYNC[2] & UPDATE_ON; + WERTE[][0] = (WERTE[][0]+1) & WERTE[][0]!=59 & !(RTC_ADR[]==0 & UHR_DS & !nFB_WR); -- SEKUNDEN ZÄHLEN BIS 59 + WERTE[][0].ENA = INC_SEC & !(RTC_ADR[]==0 & UHR_DS & !nFB_WR); +-- MINUTEN + INC_MIN = INC_SEC & WERTE[][0]==59; -- + WERTE[][2] = (WERTE[][2]+1) & WERTE[][2]!=59 & !(RTC_ADR[]==2 & UHR_DS & !nFB_WR); -- MINUTEN ZÄHLEN BIS 59 + WERTE[][2].ENA = INC_MIN & !(RTC_ADR[]==2 & UHR_DS & !nFB_WR); -- +-- STUNDEN + INC_STD = INC_MIN & WERTE[][2]==59; + WERTE[][4] = (WERTE[][4]+1+(1 & SOMMERZEIT)) & WERTE[][4]!=23 & !(RTC_ADR[]==4 & UHR_DS & !nFB_WR); -- STUNDEN ZÄHLEN BIS 23 + WERTE[][4].ENA = INC_STD & !(WINTERZEIT & WERTE[0][12]) & !(RTC_ADR[]==4 & UHR_DS & !nFB_WR); -- EINE STUNDE AUSLASSEN WENN WINTERZEITUMSCHALTUNG UND NOCH SOMMERZEIT +-- WOCHENTAG UND TAG + INC_TAG = INC_STD & WERTE[][2]==23; + WERTE[][6] = (WERTE[][6]+1) & WERTE[][6]!=7 & !(RTC_ADR[]==6 & UHR_DS & !nFB_WR) -- WOCHENTAG ZÄHLEN BIS 7 + # 1 & WERTE[][6]==7 & !(RTC_ADR[]==6 & UHR_DS & !nFB_WR); -- DANN BEI 1 WEITER + WERTE[][6].ENA = INC_TAG & !(RTC_ADR[]==6 & UHR_DS & !nFB_WR); + ANZAHL_TAGE_DES_MONATS[] = 31 & (WERTE[][8]==1 # WERTE[][8]==3 # WERTE[][8]==5 # WERTE[][8]==7 # WERTE[][8]==8 # WERTE[][8]==10 # WERTE[][8]==12) + # 30 & (WERTE[][8]==4 # WERTE[][8]==6 # WERTE[][8]==9 # WERTE[][8]==11) + # 29 & WERTE[][8]==2 & WERTE[1..0][9]==0 + # 28 & WERTE[][8]==2 & WERTE[1..0][9]!=0; + WERTE[][7] = (WERTE[][7]+1) & WERTE[][7]!=ANZAHL_TAGE_DES_MONATS[] & !(RTC_ADR[]==7 & UHR_DS & !nFB_WR) -- TAG ZÄHLEN BIS MONATSENDE + # 1 & WERTE[][7]==ANZAHL_TAGE_DES_MONATS[] & !(RTC_ADR[]==7 & UHR_DS & !nFB_WR); -- DANN BEI 1 WEITER + WERTE[][7].ENA = INC_TAG & !(RTC_ADR[]==7 & UHR_DS & !nFB_WR); -- +-- MONATE + INC_MONAT = INC_TAG & WERTE[][7]==ANZAHL_TAGE_DES_MONATS[]; -- + WERTE[][8] = (WERTE[][8]+1) & WERTE[][8]!=12 & !(RTC_ADR[]==8 & UHR_DS & !nFB_WR) -- MONATE ZÄHLEN BIS 12 + # 1 & WERTE[][8]==12 & !(RTC_ADR[]==8 & UHR_DS & !nFB_WR); -- DANN BEI 1 WEITER + WERTE[][8].ENA = INC_MONAT & !(RTC_ADR[]==8 & UHR_DS & !nFB_WR); +-- JAHR + INC_JAHR = INC_MONAT & WERTE[][8]==12; -- + WERTE[][9] = (WERTE[][9]+1) & WERTE[][9]!=99 & !(RTC_ADR[]==9 & UHR_DS & !nFB_WR); -- JAHRE ZÄHLEN BIS 99 + WERTE[][9].ENA = INC_JAHR & !(RTC_ADR[]==9 & UHR_DS & !nFB_WR); +-- TRISTATE OUTPUT + + FB_AD[31..24] = lpm_bustri_BYT( + INT_CTR_CS & INT_CTR[31..24] + # INT_ENA_CS & INT_ENA[31..24] + # INT_LATCH_CS & INT_LATCH[31..24] + # INT_CLEAR_CS & INT_IN[31..24] + # ACP_CONF_CS & ACP_CONF[31..24] + ,(INT_CTR_CS # INT_ENA_CS # INT_LATCH_CS # INT_CLEAR_CS # ACP_CONF_CS) & !nFB_OE); + FB_AD[23..16] = lpm_bustri_BYT( + WERTE[][0] & RTC_ADR[]==0 & UHR_DS + # WERTE[][1] & RTC_ADR[]==1 & UHR_DS + # WERTE[][2] & RTC_ADR[]==2 & UHR_DS + # WERTE[][3] & RTC_ADR[]==3 & UHR_DS + # WERTE[][4] & RTC_ADR[]==4 & UHR_DS + # WERTE[][5] & RTC_ADR[]==5 & UHR_DS + # WERTE[][6] & RTC_ADR[]==6 & UHR_DS + # WERTE[][7] & RTC_ADR[]==7 & UHR_DS + # WERTE[][8] & RTC_ADR[]==8 & UHR_DS + # WERTE[][9] & RTC_ADR[]==9 & UHR_DS + # WERTE[][10] & RTC_ADR[]==10 & UHR_DS + # WERTE[][11] & RTC_ADR[]==11 & UHR_DS + # WERTE[][12] & RTC_ADR[]==12 & UHR_DS + # WERTE[][13] & RTC_ADR[]==13 & UHR_DS + # WERTE[][14] & RTC_ADR[]==14 & UHR_DS + # WERTE[][15] & RTC_ADR[]==15 & UHR_DS + # WERTE[][16] & RTC_ADR[]==16 & UHR_DS + # WERTE[][17] & RTC_ADR[]==17 & UHR_DS + # WERTE[][18] & RTC_ADR[]==18 & UHR_DS + # WERTE[][19] & RTC_ADR[]==19 & UHR_DS + # WERTE[][20] & RTC_ADR[]==20 & UHR_DS + # WERTE[][21] & RTC_ADR[]==21 & UHR_DS + # WERTE[][22] & RTC_ADR[]==22 & UHR_DS + # WERTE[][23] & RTC_ADR[]==23 & UHR_DS + # WERTE[][24] & RTC_ADR[]==24 & UHR_DS + # WERTE[][25] & RTC_ADR[]==25 & UHR_DS + # WERTE[][26] & RTC_ADR[]==26 & UHR_DS + # WERTE[][27] & RTC_ADR[]==27 & UHR_DS + # WERTE[][28] & RTC_ADR[]==28 & UHR_DS + # WERTE[][29] & RTC_ADR[]==29 & UHR_DS + # WERTE[][30] & RTC_ADR[]==30 & UHR_DS + # WERTE[][31] & RTC_ADR[]==31 & UHR_DS + # WERTE[][32] & RTC_ADR[]==32 & UHR_DS + # WERTE[][33] & RTC_ADR[]==33 & UHR_DS + # WERTE[][34] & RTC_ADR[]==34 & UHR_DS + # WERTE[][35] & RTC_ADR[]==35 & UHR_DS + # WERTE[][36] & RTC_ADR[]==36 & UHR_DS + # WERTE[][37] & RTC_ADR[]==37 & UHR_DS + # WERTE[][38] & RTC_ADR[]==38 & UHR_DS + # WERTE[][39] & RTC_ADR[]==39 & UHR_DS + # WERTE[][40] & RTC_ADR[]==40 & UHR_DS + # WERTE[][41] & RTC_ADR[]==41 & UHR_DS + # WERTE[][42] & RTC_ADR[]==42 & UHR_DS + # WERTE[][43] & RTC_ADR[]==43 & UHR_DS + # WERTE[][44] & RTC_ADR[]==44 & UHR_DS + # WERTE[][45] & RTC_ADR[]==45 & UHR_DS + # WERTE[][46] & RTC_ADR[]==46 & UHR_DS + # WERTE[][47] & RTC_ADR[]==47 & UHR_DS + # WERTE[][48] & RTC_ADR[]==48 & UHR_DS + # WERTE[][49] & RTC_ADR[]==49 & UHR_DS + # WERTE[][50] & RTC_ADR[]==50 & UHR_DS + # WERTE[][51] & RTC_ADR[]==51 & UHR_DS + # WERTE[][52] & RTC_ADR[]==52 & UHR_DS + # WERTE[][53] & RTC_ADR[]==53 & UHR_DS + # WERTE[][54] & RTC_ADR[]==54 & UHR_DS + # WERTE[][55] & RTC_ADR[]==55 & UHR_DS + # WERTE[][56] & RTC_ADR[]==56 & UHR_DS + # WERTE[][57] & RTC_ADR[]==57 & UHR_DS + # WERTE[][58] & RTC_ADR[]==58 & UHR_DS + # WERTE[][59] & RTC_ADR[]==59 & UHR_DS + # WERTE[][60] & RTC_ADR[]==60 & UHR_DS + # WERTE[][61] & RTC_ADR[]==61 & UHR_DS + # WERTE[][62] & RTC_ADR[]==62 & UHR_DS + # WERTE[][63] & RTC_ADR[]==63 & UHR_DS + # (0,RTC_ADR[]) & UHR_AS + # INT_CTR_CS & INT_CTR[23..16] + # INT_ENA_CS & INT_ENA[23..16] + # INT_LATCH_CS & INT_LATCH[23..16] + # INT_CLEAR_CS & INT_IN[23..16] + # ACP_CONF_CS & ACP_CONF[23..16] + ,(UHR_DS # UHR_AS # INT_CTR_CS # INT_ENA_CS # INT_LATCH_CS # INT_CLEAR_CS # ACP_CONF_CS) & !nFB_OE); + FB_AD[15..8] = lpm_bustri_BYT( + INT_CTR_CS & INT_CTR[15..8] + # INT_ENA_CS & INT_ENA[15..8] + # INT_LATCH_CS & INT_LATCH[15..8] + # INT_CLEAR_CS & INT_IN[15..8] + # ACP_CONF_CS & ACP_CONF[15..8] + ,(INT_CTR_CS # INT_ENA_CS # INT_LATCH_CS # INT_CLEAR_CS # ACP_CONF_CS) & !nFB_OE); + FB_AD[7..0] = lpm_bustri_BYT( + INT_CTR_CS & INT_CTR[7..0] + # INT_ENA_CS & INT_ENA[7..0] + # INT_LATCH_CS & INT_LATCH[7..0] + # INT_CLEAR_CS & INT_IN[7..0] + # ACP_CONF_CS & ACP_CONF[7..0] + ,(INT_CTR_CS # INT_ENA_CS # INT_LATCH_CS # INT_CLEAR_CS # ACP_CONF_CS) & !nFB_OE); + + INT_HANDLER_TA = INT_CTR_CS # INT_ENA_CS # INT_LATCH_CS # INT_CLEAR_CS; +END; + + diff --git a/FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf.bak b/FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf.bak new file mode 100644 index 0000000..e3e49eb --- /dev/null +++ b/FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf.bak @@ -0,0 +1,478 @@ +TITLE "INTERRUPT HANDLER UND C1287"; + +-- CREATED BY FREDI ASCHWANDEN + +INCLUDE "lpm_bustri_LONG.inc"; +INCLUDE "lpm_bustri_BYT.inc"; + + +-- Parameters Statement (optional) + +-- {{ALTERA_PARAMETERS_BEGIN}} DO NOT REMOVE THIS LINE! +-- {{ALTERA_PARAMETERS_END}} DO NOT REMOVE THIS LINE! + + +-- Subdesign Section + +SUBDESIGN interrupt_handler +( + -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! + MAIN_CLK : INPUT; + nFB_WR : INPUT; + nFB_CS1 : INPUT; + nFB_CS2 : INPUT; + FB_SIZE0 : INPUT; + FB_SIZE1 : INPUT; + FB_ADR[31..0] : INPUT; + PIC_INT : INPUT; + E0_INT : INPUT; + DVI_INT : INPUT; + nPCI_INTA : INPUT; + nPCI_INTB : INPUT; + nPCI_INTC : INPUT; + nPCI_INTD : INPUT; + nMFP_INT : INPUT; + nFB_OE : INPUT; + DSP_INT : INPUT; + VSYNC : INPUT; + HSYNC : INPUT; + DMA_DRQ : INPUT; + nIRQ[7..2] : OUTPUT; + INT_HANDLER_TA : OUTPUT; + ACP_CONF[31..0] : OUTPUT; + TIN0 : OUTPUT; + FB_AD[31..0] : BIDIR; + -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! +) + +VARIABLE + FB_B[3..0] :NODE; + INT_CTR[31..0] :DFFE; + INT_CTR_CS :NODE; + INT_LATCH[31..0] :DFF; + INT_LATCH_CS :NODE; + INT_CLEAR[31..0] :DFF; + INT_CLEAR_CS :NODE; + INT_IN[31..0] :NODE; + INT_ENA[31..0] :DFFE; + INT_ENA_CS :NODE; + ACP_CONF[31..0] :DFFE; + ACP_CONF_CS :NODE; + PSEUDO_BUS_ERROR :NODE; + UHR_AS :NODE; + UHR_DS :NODE; + RTC_ADR[5..0] :DFFE; + ACHTELSEKUNDEN[2..0] :DFFE; + WERTE[7..0][63..0] :DFFE; -- WERTE REGISTER 0-63 + PIC_INT_SYNC[2..0] :DFF; + INC_SEC :NODE; + INC_MIN :NODE; + INC_STD :NODE; + INC_TAG :NODE; + ANZAHL_TAGE_DES_MONATS[7..0]:NODE; + WINTERZEIT :NODE; + SOMMERZEIT :NODE; + INC_MONAT :NODE; + INC_JAHR :NODE; + UPDATE_ON :NODE; + +BEGIN +-- BYT SELECT + FB_B0 = FB_SIZE1 & !FB_SIZE0 & !FB_ADR1 -- HWORD + # !FB_SIZE1 & FB_SIZE0 & !FB_ADR1 & !FB_ADR0 -- HHBYT + # !FB_SIZE1 & !FB_SIZE0 # FB_SIZE1 & FB_SIZE0; -- LONG UND LINE + FB_B1 = FB_SIZE1 & !FB_SIZE0 & !FB_ADR1 -- HWORD + # !FB_SIZE1 & FB_SIZE0 & !FB_ADR1 & FB_ADR0 -- HLBYT + # !FB_SIZE1 & !FB_SIZE0 # FB_SIZE1 & FB_SIZE0; -- LONG UND LINE + FB_B2 = FB_SIZE1 & !FB_SIZE0 & FB_ADR1 -- LWORD + # !FB_SIZE1 & FB_SIZE0 & FB_ADR1 & !FB_ADR0 -- LHBYT + # !FB_SIZE1 & !FB_SIZE0 # FB_SIZE1 & FB_SIZE0; -- LONG UND LINE + FB_B3 = FB_SIZE1 & !FB_SIZE0 & FB_ADR1 -- LWORD + # !FB_SIZE1 & FB_SIZE0 & FB_ADR1 & FB_ADR0 -- LLBYT + # !FB_SIZE1 & !FB_SIZE0 # FB_SIZE1 & FB_SIZE0; -- LONG UND LINE + +-- INTERRUPT CONTROL REGISTER: BIT0=INT5 AUSLÖSEN, 1=INT7 AUSLÖSEN + INT_CTR[].CLK = MAIN_CLK; + INT_CTR_CS = !nFB_CS2 & FB_ADR[27..2]==H"4000"; -- $10000/4 + INT_CTR[] = FB_AD[]; + INT_CTR[31..24].ENA = INT_CTR_CS & FB_B0 & !nFB_WR; + INT_CTR[23..16].ENA = INT_CTR_CS & FB_B1 & !nFB_WR; + INT_CTR[15..8].ENA = INT_CTR_CS & FB_B2 & !nFB_WR; + INT_CTR[7..0].ENA = INT_CTR_CS & FB_B3 & !nFB_WR; +-- INTERRUPT ENABLE REGISTER BIT31=INT7,30=INT6,29=INT5,28=INT4,27=INT3,26=INT2 + INT_ENA[].CLK = MAIN_CLK; + INT_ENA_CS = !nFB_CS2 & FB_ADR[27..2]==H"4001"; -- $10004/4 + INT_ENA[] = FB_AD[]; + INT_ENA[31..24].ENA = INT_ENA_CS & FB_B0 & !nFB_WR; + INT_ENA[23..16].ENA = INT_ENA_CS & FB_B1 & !nFB_WR; + INT_ENA[15..8].ENA = INT_ENA_CS & FB_B2 & !nFB_WR; + INT_ENA[7..0].ENA = INT_ENA_CS & FB_B3 & !nFB_WR; +-- INTERRUPT CLEAR REGISTER WRITE ONLY 1=INTERRUPT CLEAR + INT_CLEAR[].CLK = MAIN_CLK; + INT_CLEAR_CS = !nFB_CS2 & FB_ADR[27..2]==H"4002"; -- $10008/4 + INT_CLEAR[31..24] = FB_AD[31..24] & INT_CLEAR_CS & FB_B0 & !nFB_WR; + INT_CLEAR[23..16] = FB_AD[23..16] & INT_CLEAR_CS & FB_B1 & !nFB_WR; + INT_CLEAR[15..8] = FB_AD[15..8] & INT_CLEAR_CS & FB_B2 & !nFB_WR; + INT_CLEAR[7..0] = FB_AD[7..0] & INT_CLEAR_CS & FB_B3 & !nFB_WR; +-- INTERRUPT LATCH REGISTER READ ONLY + INT_LATCH_CS = !nFB_CS2 & FB_ADR[27..2]==H"4003"; -- $1000C/4 +-- INTERRUPT + !nIRQ2 = HSYNC & INT_ENA[26]; + !nIRQ3 = INT_CTR0 & INT_ENA[27]; + !nIRQ4 = VSYNC & INT_ENA[28]; + nIRQ5 = INT_LATCH[]==H"00000000" & INT_ENA[29]; + !nIRQ6 = !nMFP_INT & INT_ENA[30]; + !nIRQ7 = PSEUDO_BUS_ERROR & INT_ENA[31]; + +PSEUDO_BUS_ERROR = !nFB_CS1 & (FB_ADR[19..4]==H"F8C8" -- SCC + # FB_ADR[19..4]==H"F8E0" -- VME + # FB_ADR[19..4]==H"F920" -- PADDLE + # FB_ADR[19..4]==H"F921" -- PADDLE + # FB_ADR[19..4]==H"F922" -- PADDLE + # FB_ADR[19..4]==H"FFA8" -- MFP2 + # FB_ADR[19..4]==H"FFA9" -- MFP2 + # FB_ADR[19..4]==H"FFAA" -- MFP2 + # FB_ADR[19..4]==H"FFA8" -- MFP2 + # FB_ADR[19..8]==H"F87" -- TT SCSI + # FB_ADR[19..4]==H"FFC2" -- ST UHR + # FB_ADR[19..4]==H"FFC3" -- ST UHR + # FB_ADR[19..4]==H"F890" -- DMA SOUND + # FB_ADR[19..4]==H"F891" -- DMA SOUND + # FB_ADR[19..4]==H"F892"); -- DMA SOUND +-- IF VIDEO ADR CHANGE +TIN0 = !nFB_CS1 & FB_ADR[19..1]==H"7C100"; -- VIDEO BASE ADR HIGH 0xFFFF8201/2 + +-- INTERRUPT LATCH + INT_LATCH[] = H"FFFFFFFF"; + INT_LATCH0.CLK = PIC_INT & INT_ENA[0]; + INT_LATCH1.CLK = E0_INT & INT_ENA[1]; + INT_LATCH2.CLK = DVI_INT & INT_ENA[2]; + INT_LATCH3.CLK = !nPCI_INTA & INT_ENA[3]; + INT_LATCH4.CLK = !nPCI_INTB & INT_ENA[4]; + INT_LATCH5.CLK = !nPCI_INTC & INT_ENA[5]; + INT_LATCH6.CLK = !nPCI_INTD & INT_ENA[6]; + INT_LATCH7.CLK = DSP_INT & INT_ENA[7]; + INT_LATCH8.CLK = VSYNC & INT_ENA[8]; + INT_LATCH9.CLK = HSYNC & INT_ENA[9]; + +-- INTERRUPT CLEAR + INT_LATCH[].CLRN = !INT_CLEAR[]; + +-- INT_IN + INT_IN0 = PIC_INT; + INT_IN1 = E0_INT; + INT_IN2 = DVI_INT; + INT_IN3 = !nPCI_INTA; + INT_IN4 = !nPCI_INTB; + INT_IN5 = !nPCI_INTC; + INT_IN6 = !nPCI_INTD; + INT_IN7 = DSP_INT; + INT_IN8 = VSYNC; + INT_IN9 = HSYNC; + INT_IN[25..10] = H"0"; + INT_IN26 = HSYNC; + INT_IN27 = INT_CTR0; + INT_IN28 = VSYNC; + INT_IN29 = INT_LATCH[]!=H"00000000"; + INT_IN30 = !nMFP_INT; + INT_IN31 = DMA_DRQ; +--*************************************************************************************** +-- ACP CONFIG REGISTER: BIT 31-> 0=CF 1=IDE + ACP_CONF[].CLK = MAIN_CLK; + ACP_CONF_CS = !nFB_CS2 & FB_ADR[27..2]==H"10000"; -- $4'0000/4 + ACP_CONF[] = FB_AD[]; + ACP_CONF[31..24].ENA = ACP_CONF_CS & FB_B0 & !nFB_WR; + ACP_CONF[23..16].ENA = ACP_CONF_CS & FB_B1 & !nFB_WR; + ACP_CONF[15..8].ENA = ACP_CONF_CS & FB_B2 & !nFB_WR; + ACP_CONF[7..0].ENA = ACP_CONF_CS & FB_B3 & !nFB_WR; +--*************************************************************************************** + +-------------------------------------------------------------- +-- C1287 0=SEK 2=MIN 4=STD 6=WOCHENTAG 7=TAG 8=MONAT 9=JAHR +---------------------------------------------------------- + RTC_ADR[].CLK = MAIN_CLK; + RTC_ADR[] = FB_AD[21..16]; + UHR_AS = !nFB_CS1 & FB_ADR[19..1]==H"7C4B0" & FB_B1; -- FFFF8961 + UHR_DS = !nFB_CS1 & FB_ADR[19..1]==H"7C4B1" & FB_B3; -- FFFF8963 + RTC_ADR[].ENA = UHR_AS & !nFB_WR; + WERTE[][].CLK = MAIN_CLK; + WERTE[7..0][0] = FB_AD[23..16] & RTC_ADR[]==0 & UHR_DS & !nFB_WR; + WERTE[7..0][1] = FB_AD[23..16]; + WERTE[7..0][2] = FB_AD[23..16] & RTC_ADR[]==2 & UHR_DS & !nFB_WR; + WERTE[7..0][3] = FB_AD[23..16]; + WERTE[7..0][4] = FB_AD[23..16] & RTC_ADR[]==4 & UHR_DS & !nFB_WR; + WERTE[7..0][5] = FB_AD[23..16]; + WERTE[7..0][6] = FB_AD[23..16] & RTC_ADR[]==6 & UHR_DS & !nFB_WR; + WERTE[7..0][7] = FB_AD[23..16] & RTC_ADR[]==7 & UHR_DS & !nFB_WR; + WERTE[7..0][8] = FB_AD[23..16] & RTC_ADR[]==8 & UHR_DS & !nFB_WR; + WERTE[7..0][9] = FB_AD[23..16] & RTC_ADR[]==9 & UHR_DS & !nFB_WR; + WERTE[7..0][10] = FB_AD[23..16]; + WERTE[7..0][11] = FB_AD[23..16]; + WERTE[7..0][12] = FB_AD[23..16]; + WERTE[7..0][13] = FB_AD[23..16]; + WERTE[7..0][14] = FB_AD[23..16]; + WERTE[7..0][15] = FB_AD[23..16]; + WERTE[7..0][16] = FB_AD[23..16]; + WERTE[7..0][17] = FB_AD[23..16]; + WERTE[7..0][18] = FB_AD[23..16]; + WERTE[7..0][19] = FB_AD[23..16]; + WERTE[7..0][20] = FB_AD[23..16]; + WERTE[7..0][21] = FB_AD[23..16]; + WERTE[7..0][22] = FB_AD[23..16]; + WERTE[7..0][23] = FB_AD[23..16]; + WERTE[7..0][24] = FB_AD[23..16]; + WERTE[7..0][25] = FB_AD[23..16]; + WERTE[7..0][26] = FB_AD[23..16]; + WERTE[7..0][27] = FB_AD[23..16]; + WERTE[7..0][28] = FB_AD[23..16]; + WERTE[7..0][29] = FB_AD[23..16]; + WERTE[7..0][30] = FB_AD[23..16]; + WERTE[7..0][31] = FB_AD[23..16]; + WERTE[7..0][32] = FB_AD[23..16]; + WERTE[7..0][33] = FB_AD[23..16]; + WERTE[7..0][34] = FB_AD[23..16]; + WERTE[7..0][35] = FB_AD[23..16]; + WERTE[7..0][36] = FB_AD[23..16]; + WERTE[7..0][37] = FB_AD[23..16]; + WERTE[7..0][38] = FB_AD[23..16]; + WERTE[7..0][39] = FB_AD[23..16]; + WERTE[7..0][40] = FB_AD[23..16]; + WERTE[7..0][41] = FB_AD[23..16]; + WERTE[7..0][42] = FB_AD[23..16]; + WERTE[7..0][43] = FB_AD[23..16]; + WERTE[7..0][44] = FB_AD[23..16]; + WERTE[7..0][45] = FB_AD[23..16]; + WERTE[7..0][46] = FB_AD[23..16]; + WERTE[7..0][47] = FB_AD[23..16]; + WERTE[7..0][48] = FB_AD[23..16]; + WERTE[7..0][49] = FB_AD[23..16]; + WERTE[7..0][50] = FB_AD[23..16]; + WERTE[7..0][51] = FB_AD[23..16]; + WERTE[7..0][52] = FB_AD[23..16]; + WERTE[7..0][53] = FB_AD[23..16]; + WERTE[7..0][54] = FB_AD[23..16]; + WERTE[7..0][55] = FB_AD[23..16]; + WERTE[7..0][56] = FB_AD[23..16]; + WERTE[7..0][57] = FB_AD[23..16]; + WERTE[7..0][58] = FB_AD[23..16]; + WERTE[7..0][59] = FB_AD[23..16]; + WERTE[7..0][60] = FB_AD[23..16]; + WERTE[7..0][61] = FB_AD[23..16]; + WERTE[7..0][62] = FB_AD[23..16]; + WERTE[7..0][63] = FB_AD[23..16]; + WERTE[][0].ENA = RTC_ADR[]==0 & UHR_DS & !nFB_WR; + WERTE[][1].ENA = RTC_ADR[]==1 & UHR_DS & !nFB_WR; + WERTE[][2].ENA = RTC_ADR[]==2 & UHR_DS & !nFB_WR; + WERTE[][3].ENA = RTC_ADR[]==3 & UHR_DS & !nFB_WR; + WERTE[][4].ENA = RTC_ADR[]==4 & UHR_DS & !nFB_WR; + WERTE[][5].ENA = RTC_ADR[]==5 & UHR_DS & !nFB_WR; + WERTE[][6].ENA = RTC_ADR[]==6 & UHR_DS & !nFB_WR; + WERTE[][7].ENA = RTC_ADR[]==7 & UHR_DS & !nFB_WR; + WERTE[][8].ENA = RTC_ADR[]==8 & UHR_DS & !nFB_WR; + WERTE[][9].ENA = RTC_ADR[]==9 & UHR_DS & !nFB_WR; + WERTE[][10].ENA = RTC_ADR[]==10 & UHR_DS & !nFB_WR; + WERTE[][11].ENA = RTC_ADR[]==11 & UHR_DS & !nFB_WR; + WERTE[][12].ENA = RTC_ADR[]==12 & UHR_DS & !nFB_WR; + WERTE[][13].ENA = RTC_ADR[]==13 & UHR_DS & !nFB_WR; + WERTE[][14].ENA = RTC_ADR[]==14 & UHR_DS & !nFB_WR; + WERTE[][15].ENA = RTC_ADR[]==15 & UHR_DS & !nFB_WR; + WERTE[][16].ENA = RTC_ADR[]==16 & UHR_DS & !nFB_WR; + WERTE[][17].ENA = RTC_ADR[]==17 & UHR_DS & !nFB_WR; + WERTE[][18].ENA = RTC_ADR[]==18 & UHR_DS & !nFB_WR; + WERTE[][19].ENA = RTC_ADR[]==19 & UHR_DS & !nFB_WR; + WERTE[][20].ENA = RTC_ADR[]==20 & UHR_DS & !nFB_WR; + WERTE[][21].ENA = RTC_ADR[]==21 & UHR_DS & !nFB_WR; + WERTE[][22].ENA = RTC_ADR[]==22 & UHR_DS & !nFB_WR; + WERTE[][23].ENA = RTC_ADR[]==23 & UHR_DS & !nFB_WR; + WERTE[][24].ENA = RTC_ADR[]==24 & UHR_DS & !nFB_WR; + WERTE[][25].ENA = RTC_ADR[]==25 & UHR_DS & !nFB_WR; + WERTE[][26].ENA = RTC_ADR[]==26 & UHR_DS & !nFB_WR; + WERTE[][27].ENA = RTC_ADR[]==27 & UHR_DS & !nFB_WR; + WERTE[][28].ENA = RTC_ADR[]==28 & UHR_DS & !nFB_WR; + WERTE[][29].ENA = RTC_ADR[]==29 & UHR_DS & !nFB_WR; + WERTE[][30].ENA = RTC_ADR[]==30 & UHR_DS & !nFB_WR; + WERTE[][31].ENA = RTC_ADR[]==31 & UHR_DS & !nFB_WR; + WERTE[][32].ENA = RTC_ADR[]==32 & UHR_DS & !nFB_WR; + WERTE[][33].ENA = RTC_ADR[]==33 & UHR_DS & !nFB_WR; + WERTE[][34].ENA = RTC_ADR[]==34 & UHR_DS & !nFB_WR; + WERTE[][35].ENA = RTC_ADR[]==35 & UHR_DS & !nFB_WR; + WERTE[][36].ENA = RTC_ADR[]==36 & UHR_DS & !nFB_WR; + WERTE[][37].ENA = RTC_ADR[]==37 & UHR_DS & !nFB_WR; + WERTE[][38].ENA = RTC_ADR[]==38 & UHR_DS & !nFB_WR; + WERTE[][39].ENA = RTC_ADR[]==39 & UHR_DS & !nFB_WR; + WERTE[][40].ENA = RTC_ADR[]==40 & UHR_DS & !nFB_WR; + WERTE[][41].ENA = RTC_ADR[]==41 & UHR_DS & !nFB_WR; + WERTE[][42].ENA = RTC_ADR[]==42 & UHR_DS & !nFB_WR; + WERTE[][43].ENA = RTC_ADR[]==43 & UHR_DS & !nFB_WR; + WERTE[][44].ENA = RTC_ADR[]==44 & UHR_DS & !nFB_WR; + WERTE[][45].ENA = RTC_ADR[]==45 & UHR_DS & !nFB_WR; + WERTE[][46].ENA = RTC_ADR[]==46 & UHR_DS & !nFB_WR; + WERTE[][47].ENA = RTC_ADR[]==47 & UHR_DS & !nFB_WR; + WERTE[][48].ENA = RTC_ADR[]==48 & UHR_DS & !nFB_WR; + WERTE[][49].ENA = RTC_ADR[]==49 & UHR_DS & !nFB_WR; + WERTE[][50].ENA = RTC_ADR[]==50 & UHR_DS & !nFB_WR; + WERTE[][51].ENA = RTC_ADR[]==51 & UHR_DS & !nFB_WR; + WERTE[][52].ENA = RTC_ADR[]==52 & UHR_DS & !nFB_WR; + WERTE[][53].ENA = RTC_ADR[]==53 & UHR_DS & !nFB_WR; + WERTE[][54].ENA = RTC_ADR[]==54 & UHR_DS & !nFB_WR; + WERTE[][55].ENA = RTC_ADR[]==55 & UHR_DS & !nFB_WR; + WERTE[][56].ENA = RTC_ADR[]==56 & UHR_DS & !nFB_WR; + WERTE[][57].ENA = RTC_ADR[]==57 & UHR_DS & !nFB_WR; + WERTE[][58].ENA = RTC_ADR[]==58 & UHR_DS & !nFB_WR; + WERTE[][59].ENA = RTC_ADR[]==59 & UHR_DS & !nFB_WR; + WERTE[][60].ENA = RTC_ADR[]==60 & UHR_DS & !nFB_WR; + WERTE[][61].ENA = RTC_ADR[]==61 & UHR_DS & !nFB_WR; + WERTE[][62].ENA = RTC_ADR[]==62 & UHR_DS & !nFB_WR; + WERTE[][63].ENA = RTC_ADR[]==63 & UHR_DS & !nFB_WR; + PIC_INT_SYNC[].CLK = MAIN_CLK; PIC_INT_SYNC[0] = PIC_INT; + PIC_INT_SYNC[1] = PIC_INT_SYNC[0]; + PIC_INT_SYNC[2] = !PIC_INT_SYNC[1] & PIC_INT_SYNC[0]; + UPDATE_ON = !WERTE[7][11]; + WERTE[6][10].CLRN = GND; -- KEIN UIP + UPDATE_ON = !WERTE[7][11]; -- UPDATE ON OFF + WERTE[2][11] = VCC; -- IMMER BINARY + WERTE[1][11] = VCC; -- IMMER 24H FORMAT + WERTE[0][11] = VCC; -- IMMER SOMMERZEITKORREKTUR + WERTE[7][13] = VCC; -- IMMER RICHTIG +-- SOMMER WINTERZEIT: BIT 0 IM REGISTER D IST DIE INFORMATION OB SOMMERZEIT IST (BRAUCHT MAN FÜR RÜCKSCHALTUNG) + SOMMERZEIT = WERTE[][6]==1 & WERTE[][4]==1 & WERTE[][8]==4 & WERTE[][7]>23; --LETZTER SONNTAG IM APRIL + WERTE[0][13] = SOMMERZEIT; + WERTE[0][13].ENA = INC_STD & (SOMMERZEIT # WINTERZEIT); + WINTERZEIT = WERTE[][6]==1 & WERTE[][4]==1 & WERTE[][8]==10 & WERTE[][7]>24 & WERTE[0][13]; --LETZTER SONNTAG IM OKTOBER +-- ACHTELSEKUNDEN + ACHTELSEKUNDEN[].CLK = MAIN_CLK; + ACHTELSEKUNDEN[] = ACHTELSEKUNDEN[]+1; + ACHTELSEKUNDEN[].ENA = PIC_INT_SYNC[2] & UPDATE_ON; +-- SEKUNDEN + INC_SEC = ACHTELSEKUNDEN[]==7 & PIC_INT_SYNC[2] & UPDATE_ON; + WERTE[][0] = (WERTE[][0]+1) & WERTE[][0]!=59 & !(RTC_ADR[]==0 & UHR_DS & !nFB_WR); -- SEKUNDEN ZÄHLEN BIS 59 + WERTE[][0].ENA = INC_SEC & !(RTC_ADR[]==0 & UHR_DS & !nFB_WR); +-- MINUTEN + INC_MIN = INC_SEC & WERTE[][0]==59; -- + WERTE[][2] = (WERTE[][2]+1) & WERTE[][2]!=59 & !(RTC_ADR[]==2 & UHR_DS & !nFB_WR); -- MINUTEN ZÄHLEN BIS 59 + WERTE[][2].ENA = INC_MIN & !(RTC_ADR[]==2 & UHR_DS & !nFB_WR); -- +-- STUNDEN + INC_STD = INC_MIN & WERTE[][2]==59; + WERTE[][4] = (WERTE[][4]+1+(1 & SOMMERZEIT)) & WERTE[][4]!=23 & !(RTC_ADR[]==4 & UHR_DS & !nFB_WR); -- STUNDEN ZÄHLEN BIS 23 + WERTE[][4].ENA = INC_STD & !(WINTERZEIT & WERTE[0][12]) & !(RTC_ADR[]==4 & UHR_DS & !nFB_WR); -- EINE STUNDE AUSLASSEN WENN WINTERZEITUMSCHALTUNG UND NOCH SOMMERZEIT +-- WOCHENTAG UND TAG + INC_TAG = INC_STD & WERTE[][2]==23; + WERTE[][6] = (WERTE[][6]+1) & WERTE[][6]!=7 & !(RTC_ADR[]==6 & UHR_DS & !nFB_WR) -- WOCHENTAG ZÄHLEN BIS 7 + # 1 & WERTE[][6]==7 & !(RTC_ADR[]==6 & UHR_DS & !nFB_WR); -- DANN BEI 1 WEITER + WERTE[][6].ENA = INC_TAG & !(RTC_ADR[]==6 & UHR_DS & !nFB_WR); + ANZAHL_TAGE_DES_MONATS[] = 31 & (WERTE[][8]==1 # WERTE[][8]==3 # WERTE[][8]==5 # WERTE[][8]==7 # WERTE[][8]==8 # WERTE[][8]==10 # WERTE[][8]==12) + # 30 & (WERTE[][8]==4 # WERTE[][8]==6 # WERTE[][8]==9 # WERTE[][8]==11) + # 29 & WERTE[][8]==2 & WERTE[1..0][9]==0 + # 28 & WERTE[][8]==2 & WERTE[1..0][9]!=0; + WERTE[][7] = (WERTE[][7]+1) & WERTE[][7]!=ANZAHL_TAGE_DES_MONATS[] & !(RTC_ADR[]==7 & UHR_DS & !nFB_WR) -- TAG ZÄHLEN BIS MONATSENDE + # 1 & WERTE[][7]==ANZAHL_TAGE_DES_MONATS[] & !(RTC_ADR[]==7 & UHR_DS & !nFB_WR); -- DANN BEI 1 WEITER + WERTE[][7].ENA = INC_TAG & !(RTC_ADR[]==7 & UHR_DS & !nFB_WR); -- +-- MONATE + INC_MONAT = INC_TAG & WERTE[][7]==ANZAHL_TAGE_DES_MONATS[]; -- + WERTE[][8] = (WERTE[][8]+1) & WERTE[][8]!=12 & !(RTC_ADR[]==8 & UHR_DS & !nFB_WR) -- MONATE ZÄHLEN BIS 12 + # 1 & WERTE[][8]==12 & !(RTC_ADR[]==8 & UHR_DS & !nFB_WR); -- DANN BEI 1 WEITER + WERTE[][8].ENA = INC_MONAT & !(RTC_ADR[]==8 & UHR_DS & !nFB_WR); +-- JAHR + INC_JAHR = INC_MONAT & WERTE[][8]==12; -- + WERTE[][9] = (WERTE[][9]+1) & WERTE[][9]!=99 & !(RTC_ADR[]==9 & UHR_DS & !nFB_WR); -- JAHRE ZÄHLEN BIS 99 + WERTE[][9].ENA = INC_JAHR & !(RTC_ADR[]==9 & UHR_DS & !nFB_WR); +-- TRISTATE OUTPUT + + FB_AD[31..24] = lpm_bustri_BYT( + INT_CTR_CS & INT_CTR[31..24] + # INT_ENA_CS & INT_ENA[31..24] + # INT_LATCH_CS & INT_LATCH[31..24] + # INT_CLEAR_CS & INT_IN[31..24] + # ACP_CONF_CS & ACP_CONF[31..24] + ,(INT_CTR_CS # INT_ENA_CS # INT_LATCH_CS # INT_CLEAR_CS # ACP_CONF_CS) & !nFB_OE); + FB_AD[23..16] = lpm_bustri_BYT( + WERTE[][0] & RTC_ADR[]==0 & UHR_DS + # WERTE[][1] & RTC_ADR[]==1 & UHR_DS + # WERTE[][2] & RTC_ADR[]==2 & UHR_DS + # WERTE[][3] & RTC_ADR[]==3 & UHR_DS + # WERTE[][4] & RTC_ADR[]==4 & UHR_DS + # WERTE[][5] & RTC_ADR[]==5 & UHR_DS + # WERTE[][6] & RTC_ADR[]==6 & UHR_DS + # WERTE[][7] & RTC_ADR[]==7 & UHR_DS + # WERTE[][8] & RTC_ADR[]==8 & UHR_DS + # WERTE[][9] & RTC_ADR[]==9 & UHR_DS + # WERTE[][10] & RTC_ADR[]==10 & UHR_DS + # WERTE[][11] & RTC_ADR[]==11 & UHR_DS + # WERTE[][12] & RTC_ADR[]==12 & UHR_DS + # WERTE[][13] & RTC_ADR[]==13 & UHR_DS + # WERTE[][14] & RTC_ADR[]==14 & UHR_DS + # WERTE[][15] & RTC_ADR[]==15 & UHR_DS + # WERTE[][16] & RTC_ADR[]==16 & UHR_DS + # WERTE[][17] & RTC_ADR[]==17 & UHR_DS + # WERTE[][18] & RTC_ADR[]==18 & UHR_DS + # WERTE[][19] & RTC_ADR[]==19 & UHR_DS + # WERTE[][20] & RTC_ADR[]==20 & UHR_DS + # WERTE[][21] & RTC_ADR[]==21 & UHR_DS + # WERTE[][22] & RTC_ADR[]==22 & UHR_DS + # WERTE[][23] & RTC_ADR[]==23 & UHR_DS + # WERTE[][24] & RTC_ADR[]==24 & UHR_DS + # WERTE[][25] & RTC_ADR[]==25 & UHR_DS + # WERTE[][26] & RTC_ADR[]==26 & UHR_DS + # WERTE[][27] & RTC_ADR[]==27 & UHR_DS + # WERTE[][28] & RTC_ADR[]==28 & UHR_DS + # WERTE[][29] & RTC_ADR[]==29 & UHR_DS + # WERTE[][30] & RTC_ADR[]==30 & UHR_DS + # WERTE[][31] & RTC_ADR[]==31 & UHR_DS + # WERTE[][32] & RTC_ADR[]==32 & UHR_DS + # WERTE[][33] & RTC_ADR[]==33 & UHR_DS + # WERTE[][34] & RTC_ADR[]==34 & UHR_DS + # WERTE[][35] & RTC_ADR[]==35 & UHR_DS + # WERTE[][36] & RTC_ADR[]==36 & UHR_DS + # WERTE[][37] & RTC_ADR[]==37 & UHR_DS + # WERTE[][38] & RTC_ADR[]==38 & UHR_DS + # WERTE[][39] & RTC_ADR[]==39 & UHR_DS + # WERTE[][40] & RTC_ADR[]==40 & UHR_DS + # WERTE[][41] & RTC_ADR[]==41 & UHR_DS + # WERTE[][42] & RTC_ADR[]==42 & UHR_DS + # WERTE[][43] & RTC_ADR[]==43 & UHR_DS + # WERTE[][44] & RTC_ADR[]==44 & UHR_DS + # WERTE[][45] & RTC_ADR[]==45 & UHR_DS + # WERTE[][46] & RTC_ADR[]==46 & UHR_DS + # WERTE[][47] & RTC_ADR[]==47 & UHR_DS + # WERTE[][48] & RTC_ADR[]==48 & UHR_DS + # WERTE[][49] & RTC_ADR[]==49 & UHR_DS + # WERTE[][50] & RTC_ADR[]==50 & UHR_DS + # WERTE[][51] & RTC_ADR[]==51 & UHR_DS + # WERTE[][52] & RTC_ADR[]==52 & UHR_DS + # WERTE[][53] & RTC_ADR[]==53 & UHR_DS + # WERTE[][54] & RTC_ADR[]==54 & UHR_DS + # WERTE[][55] & RTC_ADR[]==55 & UHR_DS + # WERTE[][56] & RTC_ADR[]==56 & UHR_DS + # WERTE[][57] & RTC_ADR[]==57 & UHR_DS + # WERTE[][58] & RTC_ADR[]==58 & UHR_DS + # WERTE[][59] & RTC_ADR[]==59 & UHR_DS + # WERTE[][60] & RTC_ADR[]==60 & UHR_DS + # WERTE[][61] & RTC_ADR[]==61 & UHR_DS + # WERTE[][62] & RTC_ADR[]==62 & UHR_DS + # WERTE[][63] & RTC_ADR[]==63 & UHR_DS + # (0,RTC_ADR[]) & UHR_AS + # INT_CTR_CS & INT_CTR[23..16] + # INT_ENA_CS & INT_ENA[23..16] + # INT_LATCH_CS & INT_LATCH[23..16] + # INT_CLEAR_CS & INT_IN[23..16] + # ACP_CONF_CS & ACP_CONF[23..16] + ,(UHR_DS # UHR_AS # INT_CTR_CS # INT_ENA_CS # INT_LATCH_CS # INT_CLEAR_CS # ACP_CONF_CS) & !nFB_OE); + FB_AD[15..8] = lpm_bustri_BYT( + INT_CTR_CS & INT_CTR[15..8] + # INT_ENA_CS & INT_ENA[15..8] + # INT_LATCH_CS & INT_LATCH[15..8] + # INT_CLEAR_CS & INT_IN[15..8] + # ACP_CONF_CS & ACP_CONF[15..8] + ,(INT_CTR_CS # INT_ENA_CS # INT_LATCH_CS # INT_CLEAR_CS # ACP_CONF_CS) & !nFB_OE); + FB_AD[7..0] = lpm_bustri_BYT( + INT_CTR_CS & INT_CTR[7..0] + # INT_ENA_CS & INT_ENA[7..0] + # INT_LATCH_CS & INT_LATCH[7..0] + # INT_CLEAR_CS & INT_IN[7..0] + # ACP_CONF_CS & ACP_CONF[7..0] + ,(INT_CTR_CS # INT_ENA_CS # INT_LATCH_CS # INT_CLEAR_CS # ACP_CONF_CS) & !nFB_OE); + + INT_HANDLER_TA = INT_CTR_CS # INT_ENA_CS # INT_LATCH_CS # INT_CLEAR_CS; +END; + + diff --git a/FPGA_by_Fredi/UNUSED b/FPGA_by_Fredi/UNUSED new file mode 100644 index 0000000..3a7d9e6 --- /dev/null +++ b/FPGA_by_Fredi/UNUSED @@ -0,0 +1,27 @@ + +-- Clearbox generated Memory Initialization File (.mif) + +WIDTH=3; +DEPTH=16; + +ADDRESS_RADIX=HEX; +DATA_RADIX=HEX; + +CONTENT BEGIN + 00 : 7; + 01 : 6; + 02 : 5; + 03 : 4; + 04 : 3; + 05 : 2; + 06 : 1; + 07 : 0; + 08 : 7; + 09 : 6; + 0a : 5; + 0b : 4; + 0c : 3; + 0d : 2; + 0e : 1; + 0f : 0; +END; diff --git a/FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd b/FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd new file mode 100644 index 0000000..e09ed0b --- /dev/null +++ b/FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd @@ -0,0 +1,75 @@ +-- WARNING: Do NOT edit the input and output ports in this file in a text +-- editor if you plan to continue editing the block that represents it in +-- the Block Editor! File corruption is VERY likely to occur. + +-- Copyright (C) 1991-2008 Altera Corporation +-- Your use of Altera Corporation's design tools, logic functions +-- and other software and tools, and its AMPP partner logic +-- functions, and any output files from any of the foregoing +-- (including device programming or simulation files), and any +-- associated documentation or information are expressly subject +-- to the terms and conditions of the Altera Program License +-- Subscription Agreement, Altera MegaCore Function License +-- Agreement, or other applicable license agreement, including, +-- without limitation, that your use is for the sole purpose of +-- programming logic devices manufactured by Altera and sold by +-- Altera or its authorized distributors. Please refer to the +-- applicable agreement for further details. + + +-- Generated by Quartus II Version 8.1 (Build Build 163 10/28/2008) +-- Created on Fri Oct 16 15:40:59 2009 + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + + +-- Entity Declaration + +ENTITY BLITTER IS + -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! + PORT + ( + nRSTO : IN STD_LOGIC; + MAIN_CLK : IN STD_LOGIC; + FB_ALE : IN STD_LOGIC; + nFB_WR : IN STD_LOGIC; + nFB_OE : IN STD_LOGIC; + FB_SIZE0 : IN STD_LOGIC; + FB_SIZE1 : IN STD_LOGIC; + VIDEO_RAM_CTR : IN STD_LOGIC_VECTOR(15 downto 0); + BLITTER_ON : IN STD_LOGIC; + FB_ADR : IN STD_LOGIC_VECTOR(31 downto 0); + nFB_CS1 : IN STD_LOGIC; + nFB_CS2 : IN STD_LOGIC; + nFB_CS3 : IN STD_LOGIC; + DDRCLK0 : IN STD_LOGIC; + BLITTER_DIN : IN STD_LOGIC_VECTOR(127 downto 0); + BLITTER_DACK : IN STD_LOGIC_VECTOR(4 downto 0); + BLITTER_RUN : OUT STD_LOGIC; + BLITTER_DOUT : OUT STD_LOGIC_VECTOR(127 downto 0); + BLITTER_ADR : OUT STD_LOGIC_VECTOR(31 downto 0); + BLITTER_SIG : OUT STD_LOGIC; + BLITTER_WR : OUT STD_LOGIC; + BLITTER_TA : OUT STD_LOGIC; + FB_AD : INOUT STD_LOGIC_VECTOR(31 downto 0) + ); + -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! + +END BLITTER; + + +-- Architecture Body + +ARCHITECTURE BLITTER_architecture OF BLITTER IS + + +BEGIN + BLITTER_RUN <= '0'; + BLITTER_DOUT <= x"FEDCBA9876543210F0F0F0F0F0F0F0F0"; + BLITTER_ADR <= x"76543210"; + BLITTER_SIG <= '0'; + BLITTER_WR <= '0'; + BLITTER_TA <= '0'; + +END BLITTER_architecture; diff --git a/FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd.bak b/FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd.bak new file mode 100644 index 0000000..f674080 --- /dev/null +++ b/FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd.bak @@ -0,0 +1,75 @@ +-- WARNING: Do NOT edit the input and output ports in this file in a text +-- editor if you plan to continue editing the block that represents it in +-- the Block Editor! File corruption is VERY likely to occur. + +-- Copyright (C) 1991-2008 Altera Corporation +-- Your use of Altera Corporation's design tools, logic functions +-- and other software and tools, and its AMPP partner logic +-- functions, and any output files from any of the foregoing +-- (including device programming or simulation files), and any +-- associated documentation or information are expressly subject +-- to the terms and conditions of the Altera Program License +-- Subscription Agreement, Altera MegaCore Function License +-- Agreement, or other applicable license agreement, including, +-- without limitation, that your use is for the sole purpose of +-- programming logic devices manufactured by Altera and sold by +-- Altera or its authorized distributors. Please refer to the +-- applicable agreement for further details. + + +-- Generated by Quartus II Version 8.1 (Build Build 163 10/28/2008) +-- Created on Fri Oct 16 15:40:59 2009 + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + + +-- Entity Declaration + +ENTITY BLITTER IS + -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! + PORT + ( + nRSTO : IN STD_LOGIC; + MAIN_CLK : IN STD_LOGIC; + FB_ALE : IN STD_LOGIC; + nFB_WR : IN STD_LOGIC; + nFB_OE : IN STD_LOGIC; + FB_SIZE0 : IN STD_LOGIC; + FB_SIZE1 : IN STD_LOGIC; + VIDEO_RAM_CTR : IN STD_LOGIC_VECTOR(15 downto 0); + BLITTER_ON : IN STD_LOGIC; + FB_ADR : IN STD_LOGIC_VECTOR(31 downto 0); + nFB_CS1 : IN STD_LOGIC; + nFB_CS2 : IN STD_LOGIC; + nFB_CS3 : IN STD_LOGIC; + DDRCLK0 : IN STD_LOGIC; + BLITTER_DIN : IN STD_LOGIC_VECTOR(127 downto 0); + BLITTER_DACK : IN STD_LOGIC_VECTOR(4 downto 0); + BLITTER_RUN : OUT STD_LOGIC; + BLITTER_DOUT : OUT STD_LOGIC_VECTOR(127 downto 0); + BLITTER_ADR : OUT STD_LOGIC_VECTOR(31 downto 0); + BLITTER_SIG : OUT STD_LOGIC; + BLITTER_WR : OUT STD_LOGIC; + BLITTER_TA : OUT STD_LOGIC; + FB_AD : INOUT STD_LOGIC_VECTOR(31 downto 0) + ); + -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! + +END BLITTER; + + +-- Architecture Body + +ARCHITECTURE BLITTER_architecture OF BLITTER IS + + +BEGIN + BLITTER_RUN <= '0'; + BLITTER_DOUT <= x"FEDCBA9876543210F0F0F0F0F0F0F0F0"; + BLITTER_ADR <= x"FEDCBA9876543210"; + BLITTER_SIG <= '0'; + BLITTER_WR <= '0'; + BLITTER_TA <= '0'; + +END BLITTER_architecture; diff --git a/FPGA_by_Fredi/Video/DDR_CTR.tdf b/FPGA_by_Fredi/Video/DDR_CTR.tdf new file mode 100644 index 0000000..d5b5ec2 --- /dev/null +++ b/FPGA_by_Fredi/Video/DDR_CTR.tdf @@ -0,0 +1,659 @@ +TITLE "DDR_CTR"; + +-- CREATED BY FREDI ASCHWANDEN + +INCLUDE "lpm_bustri_BYT.inc"; + +-- FIFO WATER MARK +CONSTANT FIFO_LWM = 0; +CONSTANT FIFO_MWM = 200; +CONSTANT FIFO_HWM = 500; + +-- {{ALTERA_PARAMETERS_BEGIN}} DO NOT REMOVE THIS LINE! +-- {{ALTERA_PARAMETERS_END}} DO NOT REMOVE THIS LINE! + +SUBDESIGN DDR_CTR +( + -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! + FB_ADR[31..0] : INPUT; + nFB_CS1 : INPUT; + nFB_CS2 : INPUT; + nFB_CS3 : INPUT; + nFB_OE : INPUT; + FB_SIZE0 : INPUT; + FB_SIZE1 : INPUT; + nRSTO : INPUT; + MAIN_CLK : INPUT; + FB_ALE : INPUT; + nFB_WR : INPUT; + DDR_SYNC_66M : INPUT; + CLR_FIFO : INPUT; + VIDEO_RAM_CTR[15..0] : INPUT; + BLITTER_ADR[31..0] : INPUT; + BLITTER_SIG : INPUT; + BLITTER_WR : INPUT; + DDRCLK0 : INPUT; + CLK33M : INPUT; + FIFO_MW[8..0] : INPUT; + VA[12..0] : OUTPUT; + nVWE : OUTPUT; + nVRAS : OUTPUT; + nVCS : OUTPUT; + VCKE : OUTPUT; + nVCAS : OUTPUT; + FB_LE[3..0] : OUTPUT; + FB_VDOE[3..0] : OUTPUT; + SR_FIFO_WRE : OUTPUT; + SR_DDR_FB : OUTPUT; + SR_DDR_WR : OUTPUT; + SR_DDRWR_D_SEL : OUTPUT; + SR_VDMP[7..0] : OUTPUT; + VIDEO_DDR_TA : OUTPUT; + SR_BLITTER_DACK : OUTPUT; + BA[1..0] : OUTPUT; + DDRWR_D_SEL1 : OUTPUT; + VDM_SEL[3..0] : OUTPUT; + FB_AD[31..0] : BIDIR; + -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! +) + +VARIABLE + FB_REGDDR :MACHINE WITH STATES(FR_WAIT,FR_S0,FR_S1,FR_S2,FR_S3); + DDR_SM :MACHINE WITH STATES(DS_T1,DS_T2A,DS_T2B,DS_T3,DS_N5,DS_N6, DS_N7, DS_N8, -- START (NORMAL 8 CYCLES TOTAL = 60ns) + DS_C2,DS_C3,DS_C4, DS_C5, DS_C6, DS_C7, -- CONFIG + DS_T4R,DS_T5R, -- READ CPU UND BLITTER, + DS_T4W,DS_T5W,DS_T6W,DS_T7W,DS_T8W,DS_T9W, -- WRITE CPU UND BLITTER + DS_T4F,DS_T5F,DS_T6F,DS_T7F,DS_T8F,DS_T9F,DS_T10F, -- READ FIFO + DS_CB6, DS_CB8, -- CLOSE FIFO BANK + DS_R2,DS_R3,DS_R4, DS_R5, DS_R6); -- REFRESH 10X7.5NS=75NS + LINE :NODE; + FB_B[3..0] :NODE; + VCAS :NODE; + VRAS :NODE; + VWE :NODE; + VA_P[12..0] :DFF; + BA_P[1..0] :DFF; + VA_S[12..0] :DFF; + BA_S[1..0] :DFF; + MCS[1..0] :DFF; + CPU_DDR_SYNC :DFF; + DDR_SEL :NODE; + DDR_CS :DFFE; + DDR_CONFIG :NODE; + SR_DDR_WR :DFF; + SR_DDRWR_D_SEL :DFF; + SR_VDMP[7..0] :DFF; + CPU_ROW_ADR[12..0] :NODE; + CPU_BA[1..0] :NODE; + CPU_COL_ADR[9..0] :NODE; + CPU_SIG :NODE; + CPU_REQ :DFF; + CPU_AC :DFF; + BUS_CYC :DFF; + BUS_CYC_END :NODE; + BLITTER_REQ :DFF; + BLITTER_AC :DFF; + BLITTER_ROW_ADR[12..0] :NODE; + BLITTER_BA[1..0] :NODE; + BLITTER_COL_ADR[9..0] :NODE; + FIFO_REQ :DFF; + FIFO_AC :DFF; + FIFO_ROW_ADR[12..0] :NODE; + FIFO_BA[1..0] :NODE; + FIFO_COL_ADR[9..0] :NODE; + FIFO_ACTIVE :NODE; + CLR_FIFO_SYNC :DFF; + CLEAR_FIFO_CNT :DFF; + STOP :DFF; + SR_FIFO_WRE :DFF; + FIFO_BANK_OK :DFF; + FIFO_BANK_NOT_OK :NODE; + DDR_REFRESH_ON :NODE; + DDR_REFRESH_CNT[10..0] :DFF; + DDR_REFRESH_REQ :DFF; + DDR_REFRESH_SIG[3..0] :DFFE; + REFRESH_TIME :DFF; + VIDEO_BASE_L_D[7..0] :DFFE; + VIDEO_BASE_L :NODE; + VIDEO_BASE_M_D[7..0] :DFFE; + VIDEO_BASE_M :NODE; + VIDEO_BASE_H_D[7..0] :DFFE; + VIDEO_BASE_H :NODE; + VIDEO_BASE_X_D[2..0] :DFFE; + VIDEO_ADR_CNT[22..0] :DFFE; + VIDEO_CNT_L :NODE; + VIDEO_CNT_M :NODE; + VIDEO_CNT_H :NODE; + VIDEO_BASE_ADR[22..0] :NODE; + VIDEO_ACT_ADR[26..0] :NODE; + +BEGIN + LINE = FB_SIZE0 & FB_SIZE1; +-- BYT SELECT + FB_B0 = FB_ADR[1..0]==0 -- ADR==0 + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B1 = FB_ADR[1..0]==1 -- ADR==1 + # FB_SIZE1 & !FB_SIZE0 & !FB_ADR1 -- HIGH WORD + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B2 = FB_ADR[1..0]==2 -- ADR==2 + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B3 = FB_ADR[1..0]==3 -- ADR==3 + # FB_SIZE1 & !FB_SIZE0 & FB_ADR1 -- LOW WORD + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE +-- CPU READ (REG DDR => CPU) AND WRITE (CPU => REG DDR) -------------------------------------------------- + FB_REGDDR.CLK = MAIN_CLK; + CASE FB_REGDDR IS + WHEN FR_WAIT => + FB_LE0 = !nFB_WR; + IF BUS_CYC # DDR_SEL & LINE & !nFB_WR THEN -- LOS WENN BEREIT ODER IMMER BEI LINE WRITE + FB_REGDDR = FR_S0; + ELSE + FB_REGDDR = FR_WAIT; + END IF; + WHEN FR_S0 => + IF DDR_CS THEN + FB_LE0 = !nFB_WR; + VIDEO_DDR_TA = VCC; + IF LINE THEN + FB_VDOE0 = !nFB_OE & !DDR_CONFIG; + FB_REGDDR = FR_S1; + ELSE + BUS_CYC_END = VCC; + FB_VDOE0 = !nFB_OE & !MAIN_CLK & !DDR_CONFIG; + FB_REGDDR = FR_WAIT; + END IF; + ELSE + FB_REGDDR = FR_WAIT; + END IF; + WHEN FR_S1 => + IF DDR_CS THEN + FB_VDOE1 = !nFB_OE & !DDR_CONFIG; + FB_LE1 = !nFB_WR; + VIDEO_DDR_TA = VCC; + FB_REGDDR = FR_S2; + ELSE + FB_REGDDR = FR_WAIT; + END IF; + WHEN FR_S2 => + IF DDR_CS THEN + FB_VDOE2 = !nFB_OE & !DDR_CONFIG; + FB_LE2 = !nFB_WR; + IF !BUS_CYC & LINE & !nFB_WR THEN -- BEI LINE WRITE EVT. WARTEN + FB_REGDDR = FR_S2; + ELSE + VIDEO_DDR_TA = VCC; + FB_REGDDR = FR_S3; + END IF; + ELSE + FB_REGDDR = FR_WAIT; + END IF; + WHEN FR_S3 => + IF DDR_CS THEN + FB_VDOE3 = !nFB_OE & !MAIN_CLK & !DDR_CONFIG; + FB_LE3 = !nFB_WR; + VIDEO_DDR_TA = VCC; + BUS_CYC_END = VCC; + FB_REGDDR = FR_WAIT; + ELSE + FB_REGDDR = FR_WAIT; + END IF; + END CASE; +-- DDR STEUERUNG ----------------------------------------------------- +-- VIDEO RAM CONTROL REGISTER (IST IN VIDEO_MUX_CTR) $F0000400: BIT 0: VCKE; 1: !nVCS ;2:REFRESH ON , (0=FIFO UND CNT CLEAR); 3: CONFIG; 8: FIFO_ACTIVE; + VCKE = VIDEO_RAM_CTR0; + nVCS = !VIDEO_RAM_CTR1; + DDR_REFRESH_ON = VIDEO_RAM_CTR2; + DDR_CONFIG = VIDEO_RAM_CTR3; + FIFO_ACTIVE = VIDEO_RAM_CTR8; +-------------------------------- + CPU_ROW_ADR[] = FB_ADR[26..14]; + CPU_BA[] = FB_ADR[13..12]; + CPU_COL_ADR[] = FB_ADR[11..2]; + nVRAS = !VRAS; + nVCAS = !VCAS; + nVWE = !VWE; + SR_DDR_WR.CLK = DDRCLK0; + SR_DDRWR_D_SEL.CLK = DDRCLK0; + SR_VDMP[7..0].CLK = DDRCLK0; + SR_FIFO_WRE.CLK = DDRCLK0; + CPU_AC.CLK = DDRCLK0; + FIFO_AC.CLK = DDRCLK0; + BLITTER_AC.CLK = DDRCLK0; + DDRWR_D_SEL1 = BLITTER_AC; +-- SELECT LOGIC + DDR_SEL = FB_ALE & FB_AD[31..30]==B"01"; + DDR_CS.CLK = MAIN_CLK; + DDR_CS.ENA = FB_ALE; + DDR_CS = DDR_SEL; +-- WENN READ ODER WRITE B,W,L DDR SOFORT ANFORDERN, BEI WRITE LINE SPÄTER + CPU_SIG = DDR_SEL & (nFB_WR # !LINE) & !DDR_CONFIG -- NICHT LINE ODER READ SOFORT LOS WENN NICHT CONFIG + # DDR_SEL & DDR_CONFIG -- CONFIG SOFORT LOS + # FB_REGDDR==FR_S1 & !nFB_WR; -- LINE WRITE SPÄTER + CPU_REQ.CLK = DDR_SYNC_66M; + CPU_REQ = CPU_SIG + # CPU_REQ & FB_REGDDR!=FR_S1 & FB_REGDDR!=FR_S3 & !BUS_CYC_END & !BUS_CYC; -- HALTEN BUS CYC BEGONNEN ODER FERTIG + BUS_CYC.CLK = DDRCLK0; + BUS_CYC = BUS_CYC & !BUS_CYC_END; + -- STATE MACHINE SYNCHRONISIEREN ----------------- + MCS[].CLK = DDRCLK0; + MCS0 = MAIN_CLK; + MCS1 = MCS0; + CPU_DDR_SYNC.CLK = DDRCLK0; + CPU_DDR_SYNC = MCS[]==2 & VCKE & !nVCS; -- NUR 1 WENN EIN + --------------------------------------------------- + VA_S[].CLK = DDRCLK0; + BA_S[].CLK = DDRCLK0; + VA[] = VA_S[]; + BA[] = BA_S[]; + VA_P[].CLK = DDRCLK0; + BA_P[].CLK = DDRCLK0; +-- DDR STATE MACHINE ----------------------------------------------- + DDR_SM.CLK = DDRCLK0; + CASE DDR_SM IS + WHEN DS_T1 => + IF DDR_REFRESH_REQ THEN + DDR_SM = DS_R2; + ELSE + IF CPU_DDR_SYNC THEN -- SYNCHRON UND EIN? + IF DDR_CONFIG THEN -- JA + DDR_SM = DS_C2; + ELSE + IF CPU_REQ THEN -- BEI WAIT UND LINE WRITE + VA_S[] = CPU_ROW_ADR[]; + BA_S[] = CPU_BA[]; + CPU_AC = VCC; + BUS_CYC = VCC; + DDR_SM = DS_T2B; + ELSE + IF FIFO_REQ # !BLITTER_REQ THEN -- FIFO IST DEFAULT + VA_P[] = FIFO_ROW_ADR[]; + BA_P[] = FIFO_BA[]; + FIFO_AC = VCC; -- VORBESETZEN + ELSE + VA_P[] = BLITTER_ROW_ADR[]; + BA_P[] = BLITTER_BA[]; + BLITTER_AC = VCC; -- VORBESETZEN + END IF; + DDR_SM = DS_T2A; + END IF; + END IF; + ELSE + DDR_SM = DS_T1; -- NEIN ->SYNCHRONISIEREN + END IF; + END IF; + + WHEN DS_T2A => -- SCHNELLZUGRIFF *** HIER IST PAGE IMMER NOT OK *** + IF DDR_SEL & (nFB_WR # !LINE) THEN + VRAS = VCC; + VA[] = FB_AD[26..14]; + BA[] = FB_AD[13..12]; + VA_S[10] = VCC; -- AUTO PRECHARGE DA NICHT FIFO PAGE + CPU_AC = VCC; + BUS_CYC = VCC; -- BUS CYCLUS LOSTRETEN + ELSE + VRAS = FIFO_AC & FIFO_REQ # BLITTER_AC & BLITTER_REQ; + VA[] = VA_P[]; + BA[] = BA_P[]; + VA_S[10] = !(FIFO_AC & FIFO_REQ); + FIFO_BANK_OK = FIFO_AC & FIFO_REQ; + FIFO_AC = FIFO_AC & FIFO_REQ; + BLITTER_AC = BLITTER_AC & BLITTER_REQ; + END IF; + DDR_SM = DS_T3; + + WHEN DS_T2B => + VRAS = VCC; + FIFO_BANK_NOT_OK = VCC; + CPU_AC = VCC; + BUS_CYC = VCC; -- BUS CYCLUS LOSTRETEN + DDR_SM = DS_T3; + + WHEN DS_T3 => + CPU_AC = CPU_AC; + FIFO_AC = FIFO_AC; + BLITTER_AC = BLITTER_AC; + VA_S[10] = VA_S[10]; -- AUTO PRECHARGE WENN NICHT FIFO PAGE + IF !nFB_WR & CPU_AC # BLITTER_WR & BLITTER_AC THEN + DDR_SM = DS_T4W; + ELSE + IF CPU_AC THEN -- CPU? + VA_S[9..0] = CPU_COL_ADR[]; + BA_S[] = CPU_BA[]; + DDR_SM = DS_T4R; + ELSE + IF FIFO_AC THEN -- FIFO? + VA_S[9..0] = FIFO_COL_ADR[]; + BA_S[] = FIFO_BA[]; + DDR_SM = DS_T4F; + ELSE + IF BLITTER_AC THEN + VA_S[9..0] = BLITTER_COL_ADR[]; + BA_S[] = BLITTER_BA[]; + DDR_SM = DS_T4R; + ELSE + DDR_SM = DS_N8; + END IF; + END IF; + END IF; + END IF; +-- READ + WHEN DS_T4R => + CPU_AC = CPU_AC; + BLITTER_AC = BLITTER_AC; + VCAS = VCC; + SR_DDR_FB = CPU_AC; -- READ DATEN FÜR CPU + SR_BLITTER_DACK = BLITTER_AC; -- BLITTER DACK AND BLITTER LATCH DATEN + DDR_SM = DS_T5R; + + WHEN DS_T5R => + CPU_AC = CPU_AC; + BLITTER_AC = BLITTER_AC; + IF FIFO_REQ & FIFO_BANK_OK THEN -- FIFO READ EINSCHIEBEN WENN BANK OK + VA_S[9..0] = FIFO_COL_ADR[]; + VA_S[10] = GND; -- MANUEL PRECHARGE + BA_S[] = FIFO_BA[]; + DDR_SM = DS_T6F; + ELSE + VA_S[10] = VCC; -- ALLE PAGES SCHLIESSEN + DDR_SM = DS_CB6; + END IF; +-- WRITE + WHEN DS_T4W => + CPU_AC = CPU_AC; + BLITTER_AC = BLITTER_AC; + SR_BLITTER_DACK = BLITTER_AC; -- BLITTER ACK AND BLITTER LATCH DATEN + VA_S[10] = VA_S[10]; -- AUTO PRECHARGE WENN NICHT FIFO PAGE + DDR_SM = DS_T5W; + + WHEN DS_T5W => + CPU_AC = CPU_AC; + BLITTER_AC = BLITTER_AC; + VA_S[9..0] = CPU_AC & CPU_COL_ADR[] + # BLITTER_AC & BLITTER_COL_ADR[]; + VA_S[10] = VA_S[10]; -- AUTO PRECHARGE WENN NICHT FIFO PAGE + BA_S[] = CPU_AC & CPU_BA[] + # BLITTER_AC & BLITTER_BA[]; + SR_VDMP[7..4] = FB_B[]; -- BYTE ENABLE WRITE + SR_VDMP[3..0] = LINE & B"1111"; -- LINE ENABLE WRITE + DDR_SM = DS_T6W; + + WHEN DS_T6W => + CPU_AC = CPU_AC; + BLITTER_AC = BLITTER_AC; + VCAS = VCC; + VWE = VCC; + SR_DDR_WR = VCC; -- WRITE COMMAND CPU UND BLITTER IF WRITER + SR_DDRWR_D_SEL = VCC; -- 2. HÄLFTE WRITE DATEN SELEKTIEREN + SR_VDMP[] = LINE & B"11111111"; -- WENN LINE DANN ACTIV + DDR_SM = DS_T7W; + + WHEN DS_T7W => + CPU_AC = CPU_AC; + BLITTER_AC = BLITTER_AC; + SR_DDR_WR = VCC; -- WRITE COMMAND CPU UND BLITTER IF WRITE + SR_DDRWR_D_SEL = VCC; -- 2. HÄLFTE WRITE DATEN SELEKTIEREN + DDR_SM = DS_T8W; + + WHEN DS_T8W => + DDR_SM = DS_T9W; + + WHEN DS_T9W => + IF FIFO_REQ & FIFO_BANK_OK THEN + VA_S[9..0] = FIFO_COL_ADR[]; + VA_S[10] = GND; -- NON AUTO PRECHARGE + BA_S[] = FIFO_BA[]; + DDR_SM = DS_T6F; + ELSE + VA_S[10] = VCC; -- ALLE PAGES SCHLIESSEN + DDR_SM = DS_CB6; + END IF; +-- FIFO READ + WHEN DS_T4F => + VCAS = VCC; + SR_FIFO_WRE = VCC; -- DATEN WRITE FIFO + DDR_SM = DS_T5F; + + WHEN DS_T5F => + IF FIFO_REQ THEN + IF VIDEO_ADR_CNT[7..0]==H"FF" THEN -- NEUE PAGE? + VA_S[10] = VCC; -- ALLE PAGES SCHLIESSEN + DDR_SM = DS_CB6; -- BANK SCHLIESSEN + ELSE + VA_S[9..0] = FIFO_COL_ADR[]+4; + VA_S[10] = GND; -- NON AUTO PRECHARGE + BA_S[] = FIFO_BA[]; + DDR_SM = DS_T6F; + END IF; + ELSE + VA_S[10] = VCC; -- ALLE PAGES SCHLIESSEN + DDR_SM = DS_CB6; -- NOCH OFFEN LASSEN + END IF; + + WHEN DS_T6F => + VCAS = VCC; + SR_FIFO_WRE = VCC; -- DATEN WRITE FIFO + DDR_SM = DS_T7F; + + WHEN DS_T7F => + IF CPU_REQ & FIFO_MW[]>FIFO_LWM THEN + VA_S[10] = VCC; -- ALLE PAGES SCHLIESEN + DDR_SM = DS_CB8; -- BANK SCHLIESSEN + ELSE + IF FIFO_REQ THEN + IF VIDEO_ADR_CNT[7..0]==H"FF" THEN -- NEUE PAGE? + VA_S[10] = VCC; -- ALLE PAGES SCHLIESSEN + DDR_SM = DS_CB8; -- BANK SCHLIESSEN + ELSE + VA_S[9..0] = FIFO_COL_ADR[]+4; + VA_S[10] = GND; -- NON AUTO PRECHARGE + BA_S[] = FIFO_BA[]; + DDR_SM = DS_T8F; + END IF; + ELSE + VA_S[10] = VCC; -- ALLE PAGES SCHLIESEN + DDR_SM = DS_CB8; -- BANK SCHLIESSEN + END IF; + END IF; + + WHEN DS_T8F => + VCAS = VCC; + SR_FIFO_WRE = VCC; -- DATEN WRITE FIFO + IF FIFO_MW[] + ELSE + DDR_SM = DS_T9F; + END IF; + + WHEN DS_T9F => + IF FIFO_REQ THEN + IF VIDEO_ADR_CNT[7..0]==H"FF" THEN -- NEUE PAGE? + VA_S[10] = VCC; -- ALLE BANKS SCHLIESEN + DDR_SM = DS_CB6; -- BANK SCHLIESSEN + ELSE + VA_P[9..0] = FIFO_COL_ADR[]+4; + VA_P[10] = GND; -- NON AUTO PRECHARGE + BA_P[] = FIFO_BA[]; + DDR_SM = DS_T10F; + END IF; + ELSE + VA_S[10] = VCC; -- ALLE BANKS SCHLIESEN + DDR_SM = DS_CB6; -- BANK SCHLIESSEN + END IF; + + WHEN DS_T10F => + IF DDR_SEL & (nFB_WR # !LINE) & FB_AD[13..12]!=FIFO_BA[] THEN + VRAS = VCC; + VA[] = FB_AD[26..14]; + BA[] = FB_AD[13..12]; + CPU_AC = VCC; + BUS_CYC = VCC; -- BUS CYCLUS LOSTRETEN + VA_S[10] = VCC; -- AUTO PRECHARGE DA NICHT FIFO BANK + DDR_SM = DS_T3; + ELSE + VCAS = VCC; + VA[] = VA_P[]; + BA[] = BA_P[]; + SR_FIFO_WRE = VCC; -- DATEN WRITE FIFO + DDR_SM = DS_T7F; + END IF; + +-- CONFIG CYCLUS + WHEN DS_C2 => + DDR_SM = DS_C3; + WHEN DS_C3 => + BUS_CYC = CPU_REQ; + DDR_SM = DS_C4; + WHEN DS_C4 => + IF CPU_REQ THEN + DDR_SM = DS_C5; + ELSE + DDR_SM = DS_T1; + END IF; + WHEN DS_C5 => + DDR_SM = DS_C6; + WHEN DS_C6 => + VA_S[] = FB_AD[12..0]; + BA_S[] = FB_AD[14..13]; + DDR_SM = DS_C7; + WHEN DS_C7 => + VRAS = FB_AD18 & !nFB_WR & !FB_SIZE0 & !FB_SIZE1; -- NUR BEI LONG WRITE + VCAS = FB_AD17 & !nFB_WR & !FB_SIZE0 & !FB_SIZE1; -- NUR BEI LONG WRITE + VWE = FB_AD16 & !nFB_WR & !FB_SIZE0 & !FB_SIZE1; -- NUR BEI LONG WRITE + DDR_SM = DS_N8; +-- CLOSE FIFO BANK + WHEN DS_CB6 => + FIFO_BANK_NOT_OK = VCC; -- AUF NOT OK + VRAS = VCC; -- BÄNKE SCHLIESSEN + VWE = VCC; + DDR_SM = DS_N7; + WHEN DS_CB8 => + FIFO_BANK_NOT_OK = VCC; -- AUF NOT OK + VRAS = VCC; -- BÄNKE SCHLIESSEN + VWE = VCC; + DDR_SM = DS_T1; +-- REFRESH 70NS = 10 ZYCLEN + WHEN DS_R2 => + IF DDR_REFRESH_SIG[]==9 THEN -- EIN CYCLUS VORLAUF UM BANKS ZU SCHLIESSEN + VRAS = VCC; -- ALLE BANKS SCHLIESSEN + VWE = VCC; + VA[10] = VCC; + FIFO_BANK_NOT_OK = VCC; + DDR_SM = DS_R4; + ELSE + VCAS = VCC; + VRAS = VCC; + DDR_SM = DS_R3; + END IF; + WHEN DS_R3 => + DDR_SM = DS_R4; + WHEN DS_R4 => + DDR_SM = DS_R5; + WHEN DS_R5 => + DDR_SM = DS_R6; + WHEN DS_R6 => + DDR_SM = DS_N5; +-- LEERSCHLAUFE + WHEN DS_N5 => + DDR_SM = DS_N6; + WHEN DS_N6 => + DDR_SM = DS_N7; + WHEN DS_N7 => + DDR_SM = DS_N8; + WHEN DS_N8 => + DDR_SM = DS_T1; + END CASE; + +--------------------------------------------------------------- +-- BLITTER ---------------------- +----------------------------------------- + BLITTER_REQ.CLK = DDRCLK0; + BLITTER_REQ = BLITTER_SIG & !DDR_CONFIG & VCKE & !nVCS; + BLITTER_ROW_ADR[] = BLITTER_ADR[26..14]; + BLITTER_BA1 = BLITTER_ADR13; + BLITTER_BA0 = BLITTER_ADR12; + BLITTER_COL_ADR[] = BLITTER_ADR[11..2]; +------------------------------------------------------------------------------ +-- FIFO --------------------------------- +-------------------------------------------------------- + FIFO_REQ.CLK = DDRCLK0; + FIFO_REQ = (FIFO_MW[]2048 33MHz CLOCKS +----------------------------------------------------------------------------------------- + DDR_REFRESH_CNT[].CLK = CLK33M; + DDR_REFRESH_CNT[] = DDR_REFRESH_CNT[]+1; -- ZÄHLEN 0-2047 + REFRESH_TIME.CLK = DDRCLK0; + REFRESH_TIME = DDR_REFRESH_CNT[]==0 & !MAIN_CLK; -- SYNC + DDR_REFRESH_SIG[].CLK = DDRCLK0; + DDR_REFRESH_SIG[].ENA = REFRESH_TIME # DDR_SM==DS_R6; + DDR_REFRESH_SIG[] = REFRESH_TIME & 9 & DDR_REFRESH_ON & !DDR_CONFIG -- 9 STÜCK (8 REFRESH UND 1 ALS VORLAUF) + # !REFRESH_TIME & (DDR_REFRESH_SIG[]-1) & DDR_REFRESH_ON & !DDR_CONFIG; -- MINUS 1 WENN GEMACHT + DDR_REFRESH_REQ.CLK = DDRCLK0; + DDR_REFRESH_REQ = DDR_REFRESH_SIG[]!=0 & DDR_REFRESH_ON & !REFRESH_TIME & !DDR_CONFIG; +----------------------------------------------------------- +-- VIDEO REGISTER ----------------------- +--------------------------------------------------------------------------------------------------------------------- + VIDEO_BASE_L_D[].CLK = MAIN_CLK; + VIDEO_BASE_L = !nFB_CS1 & FB_ADR[19..1]==H"7C106"; -- 820D/2 + VIDEO_BASE_L_D[] = FB_AD[23..16]; -- SORRY, NUR 16 BYT GRENZEN + VIDEO_BASE_L_D[].ENA = !nFB_WR & VIDEO_BASE_L & FB_B1; + + VIDEO_BASE_M_D[].CLK = MAIN_CLK; + VIDEO_BASE_M = !nFB_CS1 & FB_ADR[19..1]==H"7C101"; -- 8203/2 + VIDEO_BASE_M_D[] = FB_AD[23..16]; + VIDEO_BASE_M_D[].ENA = !nFB_WR & VIDEO_BASE_M & FB_B3; + + VIDEO_BASE_H_D[].CLK = MAIN_CLK; + VIDEO_BASE_H = !nFB_CS1 & FB_ADR[19..1]==H"7C100"; -- 8200-1/2 + VIDEO_BASE_H_D[] = FB_AD[23..16]; + VIDEO_BASE_H_D[].ENA = !nFB_WR & VIDEO_BASE_H & FB_B1; + VIDEO_BASE_X_D[].CLK = MAIN_CLK; + VIDEO_BASE_X_D[] = FB_AD[26..24]; + VIDEO_BASE_X_D[].ENA = !nFB_WR & VIDEO_BASE_H & FB_B0; + + VIDEO_CNT_L = !nFB_CS1 & FB_ADR[19..1]==H"7C104"; -- 8209/2 + VIDEO_CNT_M = !nFB_CS1 & FB_ADR[19..1]==H"7C103"; -- 8207/2 + VIDEO_CNT_H = !nFB_CS1 & FB_ADR[19..1]==H"7C102"; -- 8204,5/2 + + FB_AD[31..24] = lpm_bustri_BYT( + VIDEO_BASE_H & (0,VIDEO_BASE_X_D[]) + # VIDEO_CNT_H & (0,VIDEO_ACT_ADR[26..24]) + ,(VIDEO_BASE_H # VIDEO_CNT_H) & !nFB_OE); + + FB_AD[23..16] = lpm_bustri_BYT( + VIDEO_BASE_L & VIDEO_BASE_L_D[] + # VIDEO_BASE_M & VIDEO_BASE_M_D[] + # VIDEO_BASE_H & VIDEO_BASE_H_D[] + # VIDEO_CNT_L & VIDEO_ACT_ADR[7..0] + # VIDEO_CNT_M & VIDEO_ACT_ADR[15..8] + # VIDEO_CNT_H & VIDEO_ACT_ADR[23..16] + ,(VIDEO_BASE_L # VIDEO_BASE_M # VIDEO_BASE_H # VIDEO_CNT_L # VIDEO_CNT_M # VIDEO_CNT_H) & !nFB_OE); +END; + diff --git a/FPGA_by_Fredi/Video/DDR_CTR.tdf.bak b/FPGA_by_Fredi/Video/DDR_CTR.tdf.bak new file mode 100644 index 0000000..ead66e8 --- /dev/null +++ b/FPGA_by_Fredi/Video/DDR_CTR.tdf.bak @@ -0,0 +1,660 @@ +TITLE "DDR_CTR"; + +-- CREATED BY FREDI ASCHWANDEN + +INCLUDE "lpm_bustri_BYT.inc"; + +-- FIFO WATER MARK +CONSTANT FIFO_LWM = 0; +CONSTANT FIFO_MWM = 200; +CONSTANT FIFO_HWM = 500; + +-- {{ALTERA_PARAMETERS_BEGIN}} DO NOT REMOVE THIS LINE! +-- {{ALTERA_PARAMETERS_END}} DO NOT REMOVE THIS LINE! + +SUBDESIGN DDR_CTR +( + -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! + FB_ADR[31..0] : INPUT; + nFB_CS1 : INPUT; + nFB_CS2 : INPUT; + nFB_CS3 : INPUT; + nFB_OE : INPUT; + FB_SIZE0 : INPUT; + FB_SIZE1 : INPUT; + nRSTO : INPUT; + MAIN_CLK : INPUT; + FB_ALE : INPUT; + nFB_WR : INPUT; + DDR_SYNC_66M : INPUT; + CLR_FIFO : INPUT; + VIDEO_RAM_CTR[15..0] : INPUT; + BLITTER_ADR[31..0] : INPUT; + BLITTER_SIG : INPUT; + BLITTER_WR : INPUT; + DDRCLK0 : INPUT; + CLK33M : INPUT; + FIFO_MW[8..0] : INPUT; + VA[12..0] : OUTPUT; + nVWE : OUTPUT; + nVRAS : OUTPUT; + nVCS : OUTPUT; + VCKE : OUTPUT; + nVCAS : OUTPUT; + FB_LE[3..0] : OUTPUT; + FB_VDOE[3..0] : OUTPUT; + CLEAR_FIFO_CNT : OUTPUT; + SR_FIFO_WRE : OUTPUT; + SR_DDR_FB : OUTPUT; + SR_DDR_WR : OUTPUT; + SR_DDRWR_D_SEL : OUTPUT; + SR_VDMP[7..0] : OUTPUT; + VIDEO_DDR_TA : OUTPUT; + SR_BLITTER_DACK : OUTPUT; + BA[1..0] : OUTPUT; + DDRWR_D_SEL1 : OUTPUT; + VDM_SEL[3..0] : OUTPUT; + FB_AD[31..0] : BIDIR; + -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! +) + +VARIABLE + FB_REGDDR :MACHINE WITH STATES(FR_WAIT,FR_S0,FR_S1,FR_S2,FR_S3); + DDR_SM :MACHINE WITH STATES(DS_T1,DS_T2A,DS_T2B,DS_T3,DS_N5,DS_N6, DS_N7, DS_N8, -- START (NORMAL 8 CYCLES TOTAL = 60ns) + DS_C2,DS_C3,DS_C4, DS_C5, DS_C6, DS_C7, -- CONFIG + DS_T4R,DS_T5R, -- READ CPU UND BLITTER, + DS_T4W,DS_T5W,DS_T6W,DS_T7W,DS_T8W,DS_T9W, -- WRITE CPU UND BLITTER + DS_T4F,DS_T5F,DS_T6F,DS_T7F,DS_T8F,DS_T9F,DS_T10F, -- READ FIFO + DS_CB6, DS_CB8, -- CLOSE FIFO BANK + DS_R2,DS_R3,DS_R4, DS_R5, DS_R6); -- REFRESH 10X7.5NS=75NS + LINE :NODE; + FB_B[3..0] :NODE; + VCAS :NODE; + VRAS :NODE; + VWE :NODE; + VA_P[12..0] :DFF; + BA_P[1..0] :DFF; + VA_S[12..0] :DFF; + BA_S[1..0] :DFF; + MCS[1..0] :DFF; + CPU_DDR_SYNC :DFF; + DDR_SEL :NODE; + DDR_CS :DFFE; + DDR_CONFIG :NODE; + SR_DDR_WR :DFF; + SR_DDRWR_D_SEL :DFF; + SR_VDMP[7..0] :DFF; + CPU_ROW_ADR[12..0] :NODE; + CPU_BA[1..0] :NODE; + CPU_COL_ADR[9..0] :NODE; + CPU_SIG :NODE; + CPU_REQ :DFF; + CPU_AC :DFF; + BUS_CYC :DFF; + BUS_CYC_END :NODE; + BLITTER_REQ :DFF; + BLITTER_AC :DFF; + BLITTER_ROW_ADR[12..0] :NODE; + BLITTER_BA[1..0] :NODE; + BLITTER_COL_ADR[9..0] :NODE; + FIFO_REQ :DFF; + FIFO_AC :DFF; + FIFO_ROW_ADR[12..0] :NODE; + FIFO_BA[1..0] :NODE; + FIFO_COL_ADR[9..0] :NODE; + FIFO_ACTIVE :NODE; + CLR_FIFO_SYNC :DFF; + CLEAR_FIFO_CNT :DFF; + STOP :DFF; + SR_FIFO_WRE :DFF; + FIFO_BANK_OK :DFF; + FIFO_BANK_NOT_OK :NODE; + DDR_REFRESH_ON :NODE; + DDR_REFRESH_CNT[10..0] :DFF; + DDR_REFRESH_REQ :DFF; + DDR_REFRESH_SIG[3..0] :DFFE; + REFRESH_TIME :DFF; + VIDEO_BASE_L_D[7..0] :DFFE; + VIDEO_BASE_L :NODE; + VIDEO_BASE_M_D[7..0] :DFFE; + VIDEO_BASE_M :NODE; + VIDEO_BASE_H_D[7..0] :DFFE; + VIDEO_BASE_H :NODE; + VIDEO_BASE_X_D[2..0] :DFFE; + VIDEO_ADR_CNT[22..0] :DFFE; + VIDEO_CNT_L :NODE; + VIDEO_CNT_M :NODE; + VIDEO_CNT_H :NODE; + VIDEO_BASE_ADR[22..0] :NODE; + VIDEO_ACT_ADR[26..0] :NODE; + +BEGIN + LINE = FB_SIZE0 & FB_SIZE1; +-- BYT SELECT + FB_B0 = FB_ADR[1..0]==0 -- ADR==0 + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B1 = FB_ADR[1..0]==1 -- ADR==1 + # FB_SIZE1 & !FB_SIZE0 & !FB_ADR1 -- HIGH WORD + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B2 = FB_ADR[1..0]==2 -- ADR==2 + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B3 = FB_ADR[1..0]==3 -- ADR==3 + # FB_SIZE1 & !FB_SIZE0 & FB_ADR1 -- LOW WORD + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE +-- CPU READ (REG DDR => CPU) AND WRITE (CPU => REG DDR) -------------------------------------------------- + FB_REGDDR.CLK = MAIN_CLK; + CASE FB_REGDDR IS + WHEN FR_WAIT => + FB_LE0 = !nFB_WR; + IF BUS_CYC # DDR_SEL & LINE & !nFB_WR THEN -- LOS WENN BEREIT ODER IMMER BEI LINE WRITE + FB_REGDDR = FR_S0; + ELSE + FB_REGDDR = FR_WAIT; + END IF; + WHEN FR_S0 => + IF DDR_CS THEN + FB_LE0 = !nFB_WR; + VIDEO_DDR_TA = VCC; + IF LINE THEN + FB_VDOE0 = !nFB_OE & !DDR_CONFIG; + FB_REGDDR = FR_S1; + ELSE + BUS_CYC_END = VCC; + FB_VDOE0 = !nFB_OE & !MAIN_CLK & !DDR_CONFIG; + FB_REGDDR = FR_WAIT; + END IF; + ELSE + FB_REGDDR = FR_WAIT; + END IF; + WHEN FR_S1 => + IF DDR_CS THEN + FB_VDOE1 = !nFB_OE & !DDR_CONFIG; + FB_LE1 = !nFB_WR; + VIDEO_DDR_TA = VCC; + FB_REGDDR = FR_S2; + ELSE + FB_REGDDR = FR_WAIT; + END IF; + WHEN FR_S2 => + IF DDR_CS THEN + FB_VDOE2 = !nFB_OE & !DDR_CONFIG; + FB_LE2 = !nFB_WR; + IF !BUS_CYC & LINE & !nFB_WR THEN -- BEI LINE WRITE EVT. WARTEN + FB_REGDDR = FR_S2; + ELSE + VIDEO_DDR_TA = VCC; + FB_REGDDR = FR_S3; + END IF; + ELSE + FB_REGDDR = FR_WAIT; + END IF; + WHEN FR_S3 => + IF DDR_CS THEN + FB_VDOE3 = !nFB_OE & !MAIN_CLK & !DDR_CONFIG; + FB_LE3 = !nFB_WR; + VIDEO_DDR_TA = VCC; + BUS_CYC_END = VCC; + FB_REGDDR = FR_WAIT; + ELSE + FB_REGDDR = FR_WAIT; + END IF; + END CASE; +-- DDR STEUERUNG ----------------------------------------------------- +-- VIDEO RAM CONTROL REGISTER (IST IN VIDEO_MUX_CTR) $F0000400: BIT 0: VCKE; 1: !nVCS ;2:REFRESH ON , (0=FIFO UND CNT CLEAR); 3: CONFIG; 8: FIFO_ACTIVE; + VCKE = VIDEO_RAM_CTR0; + nVCS = !VIDEO_RAM_CTR1; + DDR_REFRESH_ON = VIDEO_RAM_CTR2; + DDR_CONFIG = VIDEO_RAM_CTR3; + FIFO_ACTIVE = VIDEO_RAM_CTR8; +-------------------------------- + CPU_ROW_ADR[] = FB_ADR[26..14]; + CPU_BA[] = FB_ADR[13..12]; + CPU_COL_ADR[] = FB_ADR[11..2]; + nVRAS = !VRAS; + nVCAS = !VCAS; + nVWE = !VWE; + SR_DDR_WR.CLK = DDRCLK0; + SR_DDRWR_D_SEL.CLK = DDRCLK0; + SR_VDMP[7..0].CLK = DDRCLK0; + SR_FIFO_WRE.CLK = DDRCLK0; + CPU_AC.CLK = DDRCLK0; + FIFO_AC.CLK = DDRCLK0; + BLITTER_AC.CLK = DDRCLK0; + DDRWR_D_SEL1 = BLITTER_AC; +-- SELECT LOGIC + DDR_SEL = FB_ALE & FB_AD[31..30]==B"01"; + DDR_CS.CLK = MAIN_CLK; + DDR_CS.ENA = FB_ALE; + DDR_CS = DDR_SEL; +-- WENN READ ODER WRITE B,W,L DDR SOFORT ANFORDERN, BEI WRITE LINE SPÄTER + CPU_SIG = DDR_SEL & (nFB_WR # !LINE) & !DDR_CONFIG -- NICHT LINE ODER READ SOFORT LOS WENN NICHT CONFIG + # DDR_SEL & DDR_CONFIG -- CONFIG SOFORT LOS + # FB_REGDDR==FR_S1 & !nFB_WR; -- LINE WRITE SPÄTER + CPU_REQ.CLK = DDR_SYNC_66M; + CPU_REQ = CPU_SIG + # CPU_REQ & FB_REGDDR!=FR_S1 & FB_REGDDR!=FR_S3 & !BUS_CYC_END & !BUS_CYC; -- HALTEN BUS CYC BEGONNEN ODER FERTIG + BUS_CYC.CLK = DDRCLK0; + BUS_CYC = BUS_CYC & !BUS_CYC_END; + -- STATE MACHINE SYNCHRONISIEREN ----------------- + MCS[].CLK = DDRCLK0; + MCS0 = MAIN_CLK; + MCS1 = MCS0; + CPU_DDR_SYNC.CLK = DDRCLK0; + CPU_DDR_SYNC = MCS[]==2 & VCKE & !nVCS; -- NUR 1 WENN EIN + --------------------------------------------------- + VA_S[].CLK = DDRCLK0; + BA_S[].CLK = DDRCLK0; + VA[] = VA_S[]; + BA[] = BA_S[]; + VA_P[].CLK = DDRCLK0; + BA_P[].CLK = DDRCLK0; +-- DDR STATE MACHINE ----------------------------------------------- + DDR_SM.CLK = DDRCLK0; + CASE DDR_SM IS + WHEN DS_T1 => + IF DDR_REFRESH_REQ THEN + DDR_SM = DS_R2; + ELSE + IF CPU_DDR_SYNC THEN -- SYNCHRON UND EIN? + IF DDR_CONFIG THEN -- JA + DDR_SM = DS_C2; + ELSE + IF CPU_REQ THEN -- BEI WAIT UND LINE WRITE + VA_S[] = CPU_ROW_ADR[]; + BA_S[] = CPU_BA[]; + CPU_AC = VCC; + BUS_CYC = VCC; + DDR_SM = DS_T2B; + ELSE + IF FIFO_REQ # !BLITTER_REQ THEN -- FIFO IST DEFAULT + VA_P[] = FIFO_ROW_ADR[]; + BA_P[] = FIFO_BA[]; + FIFO_AC = VCC; -- VORBESETZEN + ELSE + VA_P[] = BLITTER_ROW_ADR[]; + BA_P[] = BLITTER_BA[]; + BLITTER_AC = VCC; -- VORBESETZEN + END IF; + DDR_SM = DS_T2A; + END IF; + END IF; + ELSE + DDR_SM = DS_T1; -- NEIN ->SYNCHRONISIEREN + END IF; + END IF; + + WHEN DS_T2A => -- SCHNELLZUGRIFF *** HIER IST PAGE IMMER NOT OK *** + IF DDR_SEL & (nFB_WR # !LINE) THEN + VRAS = VCC; + VA[] = FB_AD[26..14]; + BA[] = FB_AD[13..12]; + VA_S[10] = VCC; -- AUTO PRECHARGE DA NICHT FIFO PAGE + CPU_AC = VCC; + BUS_CYC = VCC; -- BUS CYCLUS LOSTRETEN + ELSE + VRAS = FIFO_AC & FIFO_REQ # BLITTER_AC & BLITTER_REQ; + VA[] = VA_P[]; + BA[] = BA_P[]; + VA_S[10] = !(FIFO_AC & FIFO_REQ); + FIFO_BANK_OK = FIFO_AC & FIFO_REQ; + FIFO_AC = FIFO_AC & FIFO_REQ; + BLITTER_AC = BLITTER_AC & BLITTER_REQ; + END IF; + DDR_SM = DS_T3; + + WHEN DS_T2B => + VRAS = VCC; + FIFO_BANK_NOT_OK = VCC; + CPU_AC = VCC; + BUS_CYC = VCC; -- BUS CYCLUS LOSTRETEN + DDR_SM = DS_T3; + + WHEN DS_T3 => + CPU_AC = CPU_AC; + FIFO_AC = FIFO_AC; + BLITTER_AC = BLITTER_AC; + VA_S[10] = VA_S[10]; -- AUTO PRECHARGE WENN NICHT FIFO PAGE + IF !nFB_WR & CPU_AC # BLITTER_WR & BLITTER_AC THEN + DDR_SM = DS_T4W; + ELSE + IF CPU_AC THEN -- CPU? + VA_S[9..0] = CPU_COL_ADR[]; + BA_S[] = CPU_BA[]; + DDR_SM = DS_T4R; + ELSE + IF FIFO_AC THEN -- FIFO? + VA_S[9..0] = FIFO_COL_ADR[]; + BA_S[] = FIFO_BA[]; + DDR_SM = DS_T4F; + ELSE + IF BLITTER_AC THEN + VA_S[9..0] = BLITTER_COL_ADR[]; + BA_S[] = BLITTER_BA[]; + DDR_SM = DS_T4R; + ELSE + DDR_SM = DS_N8; + END IF; + END IF; + END IF; + END IF; +-- READ + WHEN DS_T4R => + CPU_AC = CPU_AC; + BLITTER_AC = BLITTER_AC; + VCAS = VCC; + SR_DDR_FB = CPU_AC; -- READ DATEN FÜR CPU + SR_BLITTER_DACK = BLITTER_AC; -- BLITTER DACK AND BLITTER LATCH DATEN + DDR_SM = DS_T5R; + + WHEN DS_T5R => + CPU_AC = CPU_AC; + BLITTER_AC = BLITTER_AC; + IF FIFO_REQ & FIFO_BANK_OK THEN -- FIFO READ EINSCHIEBEN WENN BANK OK + VA_S[9..0] = FIFO_COL_ADR[]; + VA_S[10] = GND; -- MANUEL PRECHARGE + BA_S[] = FIFO_BA[]; + DDR_SM = DS_T6F; + ELSE + VA_S[10] = VCC; -- ALLE PAGES SCHLIESSEN + DDR_SM = DS_CB6; + END IF; +-- WRITE + WHEN DS_T4W => + CPU_AC = CPU_AC; + BLITTER_AC = BLITTER_AC; + SR_BLITTER_DACK = BLITTER_AC; -- BLITTER ACK AND BLITTER LATCH DATEN + VA_S[10] = VA_S[10]; -- AUTO PRECHARGE WENN NICHT FIFO PAGE + DDR_SM = DS_T5W; + + WHEN DS_T5W => + CPU_AC = CPU_AC; + BLITTER_AC = BLITTER_AC; + VA_S[9..0] = CPU_AC & CPU_COL_ADR[] + # BLITTER_AC & BLITTER_COL_ADR[]; + VA_S[10] = VA_S[10]; -- AUTO PRECHARGE WENN NICHT FIFO PAGE + BA_S[] = CPU_AC & CPU_BA[] + # BLITTER_AC & BLITTER_BA[]; + SR_VDMP[7..4] = FB_B[]; -- BYTE ENABLE WRITE + SR_VDMP[3..0] = LINE & B"1111"; -- LINE ENABLE WRITE + DDR_SM = DS_T6W; + + WHEN DS_T6W => + CPU_AC = CPU_AC; + BLITTER_AC = BLITTER_AC; + VCAS = VCC; + VWE = VCC; + SR_DDR_WR = VCC; -- WRITE COMMAND CPU UND BLITTER IF WRITER + SR_DDRWR_D_SEL = VCC; -- 2. HÄLFTE WRITE DATEN SELEKTIEREN + SR_VDMP[] = LINE & B"11111111"; -- WENN LINE DANN ACTIV + DDR_SM = DS_T7W; + + WHEN DS_T7W => + CPU_AC = CPU_AC; + BLITTER_AC = BLITTER_AC; + SR_DDR_WR = VCC; -- WRITE COMMAND CPU UND BLITTER IF WRITE + SR_DDRWR_D_SEL = VCC; -- 2. HÄLFTE WRITE DATEN SELEKTIEREN + DDR_SM = DS_T8W; + + WHEN DS_T8W => + DDR_SM = DS_T9W; + + WHEN DS_T9W => + IF FIFO_REQ & FIFO_BANK_OK THEN + VA_S[9..0] = FIFO_COL_ADR[]; + VA_S[10] = GND; -- NON AUTO PRECHARGE + BA_S[] = FIFO_BA[]; + DDR_SM = DS_T6F; + ELSE + VA_S[10] = VCC; -- ALLE PAGES SCHLIESSEN + DDR_SM = DS_CB6; + END IF; +-- FIFO READ + WHEN DS_T4F => + VCAS = VCC; + SR_FIFO_WRE = VCC; -- DATEN WRITE FIFO + DDR_SM = DS_T5F; + + WHEN DS_T5F => + IF FIFO_REQ THEN + IF VIDEO_ADR_CNT[7..0]==H"FF" THEN -- NEUE PAGE? + VA_S[10] = VCC; -- ALLE PAGES SCHLIESSEN + DDR_SM = DS_CB6; -- BANK SCHLIESSEN + ELSE + VA_S[9..0] = FIFO_COL_ADR[]+4; + VA_S[10] = GND; -- NON AUTO PRECHARGE + BA_S[] = FIFO_BA[]; + DDR_SM = DS_T6F; + END IF; + ELSE + VA_S[10] = VCC; -- ALLE PAGES SCHLIESSEN + DDR_SM = DS_CB6; -- NOCH OFFEN LASSEN + END IF; + + WHEN DS_T6F => + VCAS = VCC; + SR_FIFO_WRE = VCC; -- DATEN WRITE FIFO + DDR_SM = DS_T7F; + + WHEN DS_T7F => + IF CPU_REQ & FIFO_MW[]>FIFO_LWM THEN + VA_S[10] = VCC; -- ALLE PAGES SCHLIESEN + DDR_SM = DS_CB8; -- BANK SCHLIESSEN + ELSE + IF FIFO_REQ THEN + IF VIDEO_ADR_CNT[7..0]==H"FF" THEN -- NEUE PAGE? + VA_S[10] = VCC; -- ALLE PAGES SCHLIESSEN + DDR_SM = DS_CB8; -- BANK SCHLIESSEN + ELSE + VA_S[9..0] = FIFO_COL_ADR[]+4; + VA_S[10] = GND; -- NON AUTO PRECHARGE + BA_S[] = FIFO_BA[]; + DDR_SM = DS_T8F; + END IF; + ELSE + VA_S[10] = VCC; -- ALLE PAGES SCHLIESEN + DDR_SM = DS_CB8; -- BANK SCHLIESSEN + END IF; + END IF; + + WHEN DS_T8F => + VCAS = VCC; + SR_FIFO_WRE = VCC; -- DATEN WRITE FIFO + IF FIFO_MW[] + ELSE + DDR_SM = DS_T9F; + END IF; + + WHEN DS_T9F => + IF FIFO_REQ THEN + IF VIDEO_ADR_CNT[7..0]==H"FF" THEN -- NEUE PAGE? + VA_S[10] = VCC; -- ALLE BANKS SCHLIESEN + DDR_SM = DS_CB6; -- BANK SCHLIESSEN + ELSE + VA_P[9..0] = FIFO_COL_ADR[]+4; + VA_P[10] = GND; -- NON AUTO PRECHARGE + BA_P[] = FIFO_BA[]; + DDR_SM = DS_T10F; + END IF; + ELSE + VA_S[10] = VCC; -- ALLE BANKS SCHLIESEN + DDR_SM = DS_CB6; -- BANK SCHLIESSEN + END IF; + + WHEN DS_T10F => + IF DDR_SEL & (nFB_WR # !LINE) & FB_AD[13..12]!=FIFO_BA[] THEN + VRAS = VCC; + VA[] = FB_AD[26..14]; + BA[] = FB_AD[13..12]; + CPU_AC = VCC; + BUS_CYC = VCC; -- BUS CYCLUS LOSTRETEN + VA_S[10] = VCC; -- AUTO PRECHARGE DA NICHT FIFO BANK + DDR_SM = DS_T3; + ELSE + VCAS = VCC; + VA[] = VA_P[]; + BA[] = BA_P[]; + SR_FIFO_WRE = VCC; -- DATEN WRITE FIFO + DDR_SM = DS_T7F; + END IF; + +-- CONFIG CYCLUS + WHEN DS_C2 => + DDR_SM = DS_C3; + WHEN DS_C3 => + BUS_CYC = CPU_REQ; + DDR_SM = DS_C4; + WHEN DS_C4 => + IF CPU_REQ THEN + DDR_SM = DS_C5; + ELSE + DDR_SM = DS_T1; + END IF; + WHEN DS_C5 => + DDR_SM = DS_C6; + WHEN DS_C6 => + VA_S[] = FB_AD[12..0]; + BA_S[] = FB_AD[14..13]; + DDR_SM = DS_C7; + WHEN DS_C7 => + VRAS = FB_AD18 & !nFB_WR & !FB_SIZE0 & !FB_SIZE1; -- NUR BEI LONG WRITE + VCAS = FB_AD17 & !nFB_WR & !FB_SIZE0 & !FB_SIZE1; -- NUR BEI LONG WRITE + VWE = FB_AD16 & !nFB_WR & !FB_SIZE0 & !FB_SIZE1; -- NUR BEI LONG WRITE + DDR_SM = DS_N8; +-- CLOSE FIFO BANK + WHEN DS_CB6 => + FIFO_BANK_NOT_OK = VCC; -- AUF NOT OK + VRAS = VCC; -- BÄNKE SCHLIESSEN + VWE = VCC; + DDR_SM = DS_N7; + WHEN DS_CB8 => + FIFO_BANK_NOT_OK = VCC; -- AUF NOT OK + VRAS = VCC; -- BÄNKE SCHLIESSEN + VWE = VCC; + DDR_SM = DS_T1; +-- REFRESH 70NS = 10 ZYCLEN + WHEN DS_R2 => + IF DDR_REFRESH_SIG[]==9 THEN -- EIN CYCLUS VORLAUF UM BANKS ZU SCHLIESSEN + VRAS = VCC; -- ALLE BANKS SCHLIESSEN + VWE = VCC; + VA[10] = VCC; + FIFO_BANK_NOT_OK = VCC; + DDR_SM = DS_R4; + ELSE + VCAS = VCC; + VRAS = VCC; + DDR_SM = DS_R3; + END IF; + WHEN DS_R3 => + DDR_SM = DS_R4; + WHEN DS_R4 => + DDR_SM = DS_R5; + WHEN DS_R5 => + DDR_SM = DS_R6; + WHEN DS_R6 => + DDR_SM = DS_N5; +-- LEERSCHLAUFE + WHEN DS_N5 => + DDR_SM = DS_N6; + WHEN DS_N6 => + DDR_SM = DS_N7; + WHEN DS_N7 => + DDR_SM = DS_N8; + WHEN DS_N8 => + DDR_SM = DS_T1; + END CASE; + +--------------------------------------------------------------- +-- BLITTER ---------------------- +----------------------------------------- + BLITTER_REQ.CLK = DDRCLK0; + BLITTER_REQ = BLITTER_SIG & !DDR_CONFIG & VCKE & !nVCS; + BLITTER_ROW_ADR[] = BLITTER_ADR[26..14]; + BLITTER_BA1 = BLITTER_ADR13; + BLITTER_BA0 = BLITTER_ADR12; + BLITTER_COL_ADR[] = BLITTER_ADR[11..2]; +------------------------------------------------------------------------------ +-- FIFO --------------------------------- +-------------------------------------------------------- + FIFO_REQ.CLK = DDRCLK0; + FIFO_REQ = (FIFO_MW[]2048 33MHz CLOCKS +----------------------------------------------------------------------------------------- + DDR_REFRESH_CNT[].CLK = CLK33M; + DDR_REFRESH_CNT[] = DDR_REFRESH_CNT[]+1; -- ZÄHLEN 0-2047 + REFRESH_TIME.CLK = DDRCLK0; + REFRESH_TIME = DDR_REFRESH_CNT[]==0 & !MAIN_CLK; -- SYNC + DDR_REFRESH_SIG[].CLK = DDRCLK0; + DDR_REFRESH_SIG[].ENA = REFRESH_TIME # DDR_SM==DS_R6; + DDR_REFRESH_SIG[] = REFRESH_TIME & 9 & DDR_REFRESH_ON & !DDR_CONFIG -- 9 STÜCK (8 REFRESH UND 1 ALS VORLAUF) + # !REFRESH_TIME & (DDR_REFRESH_SIG[]-1) & DDR_REFRESH_ON & !DDR_CONFIG; -- MINUS 1 WENN GEMACHT + DDR_REFRESH_REQ.CLK = DDRCLK0; + DDR_REFRESH_REQ = DDR_REFRESH_SIG[]!=0 & DDR_REFRESH_ON & !REFRESH_TIME & !DDR_CONFIG; +----------------------------------------------------------- +-- VIDEO REGISTER ----------------------- +--------------------------------------------------------------------------------------------------------------------- + VIDEO_BASE_L_D[].CLK = MAIN_CLK; + VIDEO_BASE_L = !nFB_CS1 & FB_ADR[19..1]==H"7C106"; -- 820D/2 + VIDEO_BASE_L_D[] = FB_AD[23..16]; -- SORRY, NUR 16 BYT GRENZEN + VIDEO_BASE_L_D[].ENA = !nFB_WR & VIDEO_BASE_L & FB_B1; + + VIDEO_BASE_M_D[].CLK = MAIN_CLK; + VIDEO_BASE_M = !nFB_CS1 & FB_ADR[19..1]==H"7C101"; -- 8203/2 + VIDEO_BASE_M_D[] = FB_AD[23..16]; + VIDEO_BASE_M_D[].ENA = !nFB_WR & VIDEO_BASE_M & FB_B3; + + VIDEO_BASE_H_D[].CLK = MAIN_CLK; + VIDEO_BASE_H = !nFB_CS1 & FB_ADR[19..1]==H"7C100"; -- 8200-1/2 + VIDEO_BASE_H_D[] = FB_AD[23..16]; + VIDEO_BASE_H_D[].ENA = !nFB_WR & VIDEO_BASE_H & FB_B1; + VIDEO_BASE_X_D[].CLK = MAIN_CLK; + VIDEO_BASE_X_D[] = FB_AD[26..24]; + VIDEO_BASE_X_D[].ENA = !nFB_WR & VIDEO_BASE_H & FB_B0; + + VIDEO_CNT_L = !nFB_CS1 & FB_ADR[19..1]==H"7C104"; -- 8209/2 + VIDEO_CNT_M = !nFB_CS1 & FB_ADR[19..1]==H"7C103"; -- 8207/2 + VIDEO_CNT_H = !nFB_CS1 & FB_ADR[19..1]==H"7C102"; -- 8204,5/2 + + FB_AD[31..24] = lpm_bustri_BYT( + VIDEO_BASE_H & (0,VIDEO_BASE_X_D[]) + # VIDEO_CNT_H & (0,VIDEO_ACT_ADR[26..24]) + ,(VIDEO_BASE_H # VIDEO_CNT_H) & !nFB_OE); + + FB_AD[23..16] = lpm_bustri_BYT( + VIDEO_BASE_L & VIDEO_BASE_L_D[] + # VIDEO_BASE_M & VIDEO_BASE_M_D[] + # VIDEO_BASE_H & VIDEO_BASE_H_D[] + # VIDEO_CNT_L & VIDEO_ACT_ADR[7..0] + # VIDEO_CNT_M & VIDEO_ACT_ADR[15..8] + # VIDEO_CNT_H & VIDEO_ACT_ADR[23..16] + ,(VIDEO_BASE_L # VIDEO_BASE_M # VIDEO_BASE_H # VIDEO_CNT_L # VIDEO_CNT_M # VIDEO_CNT_H) & !nFB_OE); +END; + diff --git a/FPGA_by_Fredi/Video/DDR_CTR_BLITTER.tdf.bak b/FPGA_by_Fredi/Video/DDR_CTR_BLITTER.tdf.bak new file mode 100644 index 0000000..03052b4 --- /dev/null +++ b/FPGA_by_Fredi/Video/DDR_CTR_BLITTER.tdf.bak @@ -0,0 +1,352 @@ +TITLE "DDR_CTR_BLITTER"; + +-- CREATED BY FREDI ASCHWANDEN + +INCLUDE "lpm_bustri_BYT.inc"; + + +-- {{ALTERA_PARAMETERS_BEGIN}} DO NOT REMOVE THIS LINE! +-- {{ALTERA_PARAMETERS_END}} DO NOT REMOVE THIS LINE! + +SUBDESIGN DDR_CTR_BLITTER +( + -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! + FB_ADR[31..0] : INPUT; + nFB_CS1 : INPUT; + nFB_CS2 : INPUT; + nFB_CS3 : INPUT; + nFB_OE : INPUT; + FB_SIZE0 : INPUT; + FB_SIZE1 : INPUT; + nRSTO : INPUT; + MAIN_CLK : INPUT; + FIFO_FULL : INPUT; + FB_ALE : INPUT; + nFB_WR : INPUT; + DDR_SYNC_66M : INPUT; + VSYNC : INPUT; + BLITTER_ON : INPUT; + VIDEO_RAM_CTR[15..0] : INPUT; + VDVZ[127..0] : INPUT; + DDRCLK[3..0] : INPUT; + BA0 : OUTPUT; + BA1 : OUTPUT; + VA[12..0] : OUTPUT; + nVWE : OUTPUT; + nVRAS : OUTPUT; + nVCS : OUTPUT; + VCKE : OUTPUT; + nVCAS : OUTPUT; + FIFO_WRE : OUTPUT; + FB_LE[3..0] : OUTPUT; + FB_VDOE[3..0] : OUTPUT; + START_CYC_RDWR : OUTPUT; + DDR_WR : OUTPUT; + CLEAR_FIFO_CNT : OUTPUT; + BLITTER_RUN : OUTPUT; + BLITTER_DOUT[127..0] : OUTPUT; + BLITTER_LE[3..0] : OUTPUT; + BLITTER_RDE : OUTPUT; + DDRWR_D_SEL[1..0] : OUTPUT; + VDMP[7..0] : OUTPUT; + FB_AD[31..0] : BIDIR; + -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! +) + +VARIABLE + FB_REGDDR :MACHINE WITH STATES(FR_WAIT,FR_S0,FR_S1,FR_S2,FR_S3); + DDR_SM :MACHINE WITH STATES(DS_T1,DS_T2,DS_T3,DS_T4,DS_T5,DS_T6,DS_T7,DS_T8,DS_LS); + LINE :NODE; + FB_B[3..0] :NODE; + VCAS :NODE; + VRAS :NODE; + VWE :NODE; + VA[12..0] :NODE; + BA0 :NODE; + BA1 :NODE; + DDR_WR :DFF; + DDR_SEL :NODE; + DDR_CONFIG :NODE; + DDRWR_D_SEL[1..0] :DFF; + CPU_ROW_ADR[12..0] :NODE; + CPU_BA0 :NODE; + CPU_BA1 :NODE; + CPU_COL_ADR[9..0] :NODE; + CPU_SIG :NODE; + CPU_REQ :DFF; + BLITTER_SIG :NODE; + BLITTER_REQ :DFF; + BLITTER_RUN :DFF; + BLITTER_WR :DFF; + BLITTER_ROW_ADR[12..0] :NODE; + BLITTER_BA0 :NODE; + BLITTER_BA1 :NODE; + BLITTER_COL_ADR[9..0] :NODE; + FIFO_SIG :NODE; + FIFO_REQ :DFF; + FIFO_ROW_ADR[12..0] :NODE; + FIFO_BA0 :NODE; + FIFO_BA1 :NODE; + FIFO_COL_ADR[9..0] :NODE; + FIFO_WRE :DFF; + FIFO_ACTIVE :NODE; + CLEAR_FIFO_CNT :DFF; + STOP :DFF; + DDR_REFRESH_ON :NODE; + VIDEO_BASE_L_D[3..0] :DFFE; + VIDEO_BASE_L :NODE; + VIDEO_BASE_M_D[7..0] :DFFE; + VIDEO_BASE_M :NODE; + VIDEO_BASE_H_D[7..0] :DFFE; + VIDEO_BASE_H :NODE; + VIDEO_BASE_X_D[7..0] :DFFE; + VIDEO_ADR_CNT[27..0] :DFFE; + VIDEO_CNT_L :NODE; + VIDEO_CNT_M :NODE; + VIDEO_CNT_H :NODE; + VIDEO_BASE_ADR[27..0] :NODE; + +BEGIN + LINE = FB_SIZE0 & FB_SIZE1; +-- BYT SELECT + FB_B0 = FB_ADR[1..0]==0; -- ADR==0 + FB_B1 = FB_ADR[1..0]==1 -- ADR==1 + # FB_SIZE1 & !FB_SIZE0 & !FB_ADR1 -- HIGH WORD + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B2 = FB_ADR[1..0]==2 -- ADR==2 + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B3 = FB_ADR[1..0]==3 -- ADR==3 + # FB_SIZE1 & !FB_SIZE0 & FB_ADR1 -- LOW WORD + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE +-- CPU READ (REG DDR => CPU) AND WRITE (CPU => REG DDR) -------------------------------------------------- + FB_REGDDR.CLK = MAIN_CLK; + CASE FB_REGDDR IS + WHEN FR_WAIT => + IF DDR_SEL THEN + FB_REGDDR = FR_S0; + ELSE + FB_REGDDR = FR_WAIT; + END IF; + WHEN FR_S0 => + FB_VDOE0 = !nFB_OE & !DDR_CONFIG; + FB_LE0 = !nFB_WR; + IF LINE THEN + FB_REGDDR = FR_S1; + ELSE + FB_REGDDR = FR_WAIT; + END IF; + WHEN FR_S1 => + FB_VDOE1 = !nFB_OE & !DDR_CONFIG; + FB_LE1 = !nFB_WR; + FB_REGDDR = FR_S2; + WHEN FR_S2 => + FB_VDOE2 = !nFB_OE & !DDR_CONFIG; + FB_LE2 = !nFB_WR; + FB_REGDDR = FR_S3; + WHEN FR_S3 => + FB_VDOE3 = !nFB_OE & !DDR_CONFIG; + FB_LE3 = !nFB_WR; + FB_REGDDR = FR_WAIT; + END CASE; +-- DDR STEUERUNG ----------------------------------------------------- +-- VIDEO RAM CONTROL REGISTER (IST IN VIDEO_MUX_CTR) $F0000400: BIT 0=VCKE,1=!nVCS,2=FIFO_ACTIVE,3=FIFO UND CNT CLEAR,15..11=VIDEO RAM BASE + VCKE = VIDEO_RAM_CTR0; + nVCS = !VIDEO_RAM_CTR1; + FIFO_ACTIVE = VIDEO_RAM_CTR2; + DDR_CONFIG = VIDEO_RAM_CTR3; + DDR_REFRESH_ON = VIDEO_RAM_CTR4; +-------------------------------- + CPU_ROW_ADR[] = FB_ADR[26..14]; + CPU_BA1 = FB_ADR13; + CPU_BA0 = FB_ADR12; + CPU_COL_ADR[] = FB_ADR[11..2]; + nVRAS = !VRAS; + nVCAS = !VCAS; + nVWE = !VWE; + DDR_WR.CLK = DDRCLK0; +-- SELECT LOGIC + DDR_SEL = FB_ALE & FB_AD[31..29]==B"011"; +-- WENN READ ODER WRITE B,W,L DDR SOFORT ANFORDERN, BEI WRITE LINE SPÄTER + CPU_SIG = DDR_SEL & nFB_WR & !DDR_CONFIG -- READ SOFORT LOS + # FR_S0 & !nFB_WR -- WRITE SPÄTER AUCH CONFIG + # FR_S3 & !nFB_WR & LINE & !DDR_CONFIG; -- LINE WRITE + CPU_REQ = CPU_SIG; + CPU_REQ.CLK = DDR_SYNC_66M; + DDR_D_SEL[].CLK = DDRCLK3; +-- DDR STATE MACHINE ----------------------------------------------- + DDR_SM.CLK = DDRCLK0; + CASE DDR_SM IS + WHEN DS_T1 => + IF MAIN_CLK THEN + DDR_WR = DDR_WR; -- WRITE HALTEN (VON T4) + DDR_SM = DS_T2; + ELSE + DDR_SM = DS_LS; -- SYNCHRONISIEREN + END IF; + WHEN DS_T2 => + IF !DDR_CONFIG THEN + VRAS = CPU_SIG # BLITTER_SIG # FIFO_SIG # DDR_REFRESH_ON; + VA[] = CPU_SIG & CPU_ROW_ADR[] + # BLITTER_SIG & BLITTER_ROW_ADR[] + # FIFO_SIG & FIFO_ROW_ADR[]; + BA0 = CPU_SIG & CPU_BA0 + # BLITTER_SIG & BLITTER_BA0 + # FIFO_SIG & FIFO_BA0; + BA1 = CPU_SIG & CPU_BA1 + # BLITTER_SIG & BLITTER_BA1 + # FIFO_SIG & FIFO_BA1; + VCAS = !CPU_SIG & !BLITTER_SIG & !FIFO_SIG & DDR_REFRESH_ON; -- AUTO REFRESH WENN SONST NICHTS + BLITTER_REQ = BLITTER_SIG; + FIFO_REQ = FIFO_SIG; + END IF; + IF MAIN_CLK THEN + DDR_SM = DS_T3; + ELSE + DDR_SM = DS_LS; + END IF; + WHEN DS_T3 => + IF DDR_CONFIG & CPU_REQ THEN + VRAS = FB_AD18; + VCAS = FB_AD17; + VWE = FB_AD16; + BA1 = FB_AD14; + BA0 = FB_AD13; + VA[] = FB_AD[12..0]; + END IF; + IF !CPU_REQ & !BLITTER_REQ & !FIFO_REQ # DDR_CONFIG THEN + DDR_SM = DS_LS; + ELSE + BLITTER_REQ = BLITTER_SIG; + FIFO_REQ = FIFO_SIG; + DDR_SM = DS_T4; + END IF; + WHEN DS_T4 => + FIFO_REQ = FIFO_SIG; + VCAS = VCC; + VWE = !nFB_WR & CPU_REQ # BLITTER_WR & BLITTER_REQ; + VA[9..0] = CPU_REQ & CPU_COL_ADR[] + # BLITTER_REQ & BLITTER_COL_ADR[] + # FIFO_REQ & FIFO_COL_ADR[]; + VA10 = VCC; -- AUTO PRECHARGE + BA0 = CPU_REQ & CPU_BA0 + # BLITTER_REQ & BLITTER_BA0 + # FIFO_REQ & FIFO_BA0; + BA1 = CPU_REQ & CPU_BA1 + # BLITTER_REQ & BLITTER_BA1 + # FIFO_REQ & FIFO_BA1; + DDR_WR = !nFB_WR & CPU_REQ # BLITTER_WR & BLITTER_REQ; + FIFO_REQ = FIFO_SIG; + IF FIFO_REQ & FIFO_COL_ADR[]!= H"3FF" THEN -- GLEICHE PAGE? + DDR_SM = DS_T5; -- JA-> + ELSE + DDR_SM = DS_T1; -- SONST NEUE PAGE AUFMACHEN + END IF; + WHEN DS_T5 => + FIFO_REQ = FIFO_SIG; + DDR_SM = DS_T6; + WHEN DS_T6 => + IF CPU_SIG THEN -- SOFORT UMSCHALTEN WENN CPU REQ + VRAS = VCC; + VA[] = CPU_ROW_ADR[]; + BA1 = CPU_BA1; + BA0 = CPU_BA0; + DDR_SM = DS_T3; + ELSE + FIFO_REQ = FIFO_SIG; + VCAS = VCC; + VA[9..0] = FIFO_COL_ADR[]; + VA10 = VCC; -- AUTO PRECHARGE + BA0 = FIFO_BA0; + BA1 = FIFO_BA1; + FIFO_WRE = FIFO_REQ; -- ODER FIFO LATCH IN 5 CYC 133 + IF FIFO_REQ & FIFO_COL_ADR[]!= H"3FF" THEN -- GLEICHE PAGE? + DDR_SM = DS_T5; -- JA-> + ELSE + DDR_SM = DS_T1; -- SONST NEUE PAGE AUFMACHEN + END IF; + END IF; + WHEN DS_LS => + IF !MAIN_CLK THEN -- LEERSTATE UND SYNC + DDR_SM = DS_T1; + ELSE + DDR_SM = DS_LS; + END IF; + END CASE; +------------------------------------------------------------------------------ +-- FIFO --------------------------------- + FIFO_SIG = FIFO_ACTIVE & !FIFO_FULL & !BLITTER_SIG & !CPU_SIG; + FIFO_REQ.CLK = DDR_SYNC_66M; + FIFO_ROW_ADR[] = VIDEO_ADR_CNT[24..12]; + FIFO_BA1 = VIDEO_ADR_CNT11; + FIFO_BA0 = VIDEO_ADR_CNT10; + FIFO_COL_ADR[] = VIDEO_ADR_CNT[9..0]; + -- ZÄHLER RÜCKSETZEN WENN VSYNC ---------------- + CLEAR_FIFO_CNT.CLK = DDRCLK0; + CLEAR_FIFO_CNT = VSYNC # !FIFO_ACTIVE; + STOP.CLK = DDRCLK0; + STOP = VSYNC # CLEAR_FIFO_CNT; + VIDEO_ADR_CNT[].CLK = DDRCLK0; + VIDEO_ADR_CNT[] = CLEAR_FIFO_CNT & VIDEO_BASE_ADR[] -- SET + # !CLEAR_FIFO_CNT & (VIDEO_ADR_CNT[]+1); -- NEXT 16 BYTS + VIDEO_ADR_CNT[].ENA = CLEAR_FIFO_CNT # FIFO_WRE; + FIFO_WRE.CLK = DDRCLK0; +--------------------------------------------------------------- +-- BLITTER BUS IST 128 BIT BREIT ------ + BLITTER_SIG = GND & !CPU_SIG; + BLITTER_REQ.CLK = DDR_SYNC_66M; + BLITTER_RUN.CLK = DDRCLK0; + BLITTER_RUN = GND; + BLITTER_WR.CLK = DDRCLK0; + BLITTER_WR = GND; + DDRWR_D_SEL1 = BLITTER_WR; + BLITTER_ROW_ADR[] = H"0"; + BLITTER_BA1 = GND; + BLITTER_BA0 = GND; + BLITTER_COL_ADR[] = H"0"; + BLITTER_DOUT[] = H"0"; + BLITTER_LE[] = H"0"; +----------------------------------------------------------- +-- VIDEO REGISTER ----------------------- +--------------------------------------------------------------------------------------------------------------------- + VIDEO_BASE_L_D[].CLK = MAIN_CLK; + VIDEO_BASE_L = !nFB_CS1 & FB_ADR[15..1]==H"4106"; -- 820D/2 + VIDEO_BASE_L_D[] = FB_AD[23..20]; -- SORRY, NUR 16 BYT GRENZEN + VIDEO_BASE_L_D[].ENA = !nFB_WR & VIDEO_BASE_L & FB_B1; + + VIDEO_BASE_M_D[].CLK = MAIN_CLK; + VIDEO_BASE_M = !nFB_CS1 & FB_ADR[15..1]==H"4101"; -- 8203/2 + VIDEO_BASE_M_D[] = FB_AD[23..16]; + VIDEO_BASE_M_D[].ENA = !nFB_WR & VIDEO_BASE_M & FB_B3; + + VIDEO_BASE_H_D[].CLK = MAIN_CLK; + VIDEO_BASE_H = !nFB_CS1 & FB_ADR[15..1]==H"4100"; -- 8200-1/2 + VIDEO_BASE_H_D[] = FB_AD[23..16]; + VIDEO_BASE_H_D[].ENA = !nFB_WR & VIDEO_BASE_H & FB_B1; + VIDEO_BASE_X_D[].CLK = MAIN_CLK; + VIDEO_BASE_X_D[] = FB_AD[31..24]; + VIDEO_BASE_X_D[].ENA = !nFB_WR & VIDEO_BASE_H & FB_B0; + + VIDEO_CNT_L = !nFB_CS1 & FB_ADR[15..1]==H"4104"; -- 8209/2 + VIDEO_CNT_M = !nFB_CS1 & FB_ADR[15..1]==H"4103"; -- 8207/2 + VIDEO_CNT_H = !nFB_CS1 & FB_ADR[15..1]==H"4102"; -- 8205/2 + + FB_AD[31..24] = lpm_bustri_BYT( + VIDEO_BASE_H & VIDEO_BASE_X_D[] + # VIDEO_CNT_H & VIDEO_ADR_CNT[27..20] + ,(VIDEO_BASE_H # VIDEO_CNT_H) & !nFB_OE); + + FB_AD[23..16] = lpm_bustri_BYT( + VIDEO_BASE_L & (VIDEO_BASE_L_D[],B"0000") + # VIDEO_BASE_M & VIDEO_BASE_M_D[] + # VIDEO_BASE_H & VIDEO_BASE_H_D[] + # VIDEO_CNT_L & (VIDEO_ADR_CNT[3..0],B"0000") + # VIDEO_CNT_M & VIDEO_ADR_CNT[11..4] + # VIDEO_CNT_H & VIDEO_ADR_CNT[19..12] + ,(VIDEO_BASE_L # VIDEO_BASE_M # VIDEO_BASE_H # VIDEO_CNT_L # VIDEO_CNT_M # VIDEO_CNT_H) & !nFB_OE); + + VIDEO_BASE_ADR[27..20] = VIDEO_BASE_X_D[]; + VIDEO_BASE_ADR[19..12] = VIDEO_BASE_H_D[]; + VIDEO_BASE_ADR[11..4] = VIDEO_BASE_M_D[]; + VIDEO_BASE_ADR[3..0] = VIDEO_BASE_L_D[]; +END; + diff --git a/FPGA_by_Fredi/Video/UNUSED b/FPGA_by_Fredi/Video/UNUSED new file mode 100644 index 0000000..12f424b --- /dev/null +++ b/FPGA_by_Fredi/Video/UNUSED @@ -0,0 +1,267 @@ + +-- Clearbox generated Memory Initialization File (.mif) + +WIDTH=6; +DEPTH=256; + +ADDRESS_RADIX=HEX; +DATA_RADIX=HEX; + +CONTENT BEGIN + 000 : 0F; + 001 : 0E; + 002 : 0D; + 003 : 0C; + 004 : 0B; + 005 : 0A; + 006 : 09; + 007 : 08; + 008 : 07; + 009 : 06; + 00a : 05; + 00b : 04; + 00c : 03; + 00d : 02; + 00e : 01; + 00f : 00; + 010 : 0F; + 011 : 0E; + 012 : 0D; + 013 : 0C; + 014 : 0B; + 015 : 0A; + 016 : 09; + 017 : 08; + 018 : 07; + 019 : 06; + 01a : 05; + 01b : 04; + 01c : 03; + 01d : 02; + 01e : 01; + 01f : 00; + 020 : 0F; + 021 : 0E; + 022 : 0D; + 023 : 0C; + 024 : 0B; + 025 : 0A; + 026 : 09; + 027 : 08; + 028 : 07; + 029 : 06; + 02a : 05; + 02b : 04; + 02c : 03; + 02d : 02; + 02e : 01; + 02f : 00; + 030 : 0F; + 031 : 0E; + 032 : 0D; + 033 : 0C; + 034 : 0B; + 035 : 0A; + 036 : 09; + 037 : 08; + 038 : 07; + 039 : 06; + 03a : 05; + 03b : 04; + 03c : 03; + 03d : 02; + 03e : 01; + 03f : 00; + 040 : 0F; + 041 : 0E; + 042 : 0D; + 043 : 0C; + 044 : 0B; + 045 : 0A; + 046 : 09; + 047 : 08; + 048 : 07; + 049 : 06; + 04a : 05; + 04b : 04; + 04c : 03; + 04d : 02; + 04e : 01; + 04f : 00; + 050 : 0F; + 051 : 0E; + 052 : 0D; + 053 : 0C; + 054 : 0B; + 055 : 0A; + 056 : 09; + 057 : 08; + 058 : 07; + 059 : 06; + 05a : 05; + 05b : 04; + 05c : 03; + 05d : 02; + 05e : 01; + 05f : 00; + 060 : 0F; + 061 : 0E; + 062 : 0D; + 063 : 0C; + 064 : 0B; + 065 : 0A; + 066 : 09; + 067 : 08; + 068 : 07; + 069 : 06; + 06a : 05; + 06b : 04; + 06c : 03; + 06d : 02; + 06e : 01; + 06f : 00; + 070 : 0F; + 071 : 0E; + 072 : 0D; + 073 : 0C; + 074 : 0B; + 075 : 0A; + 076 : 09; + 077 : 08; + 078 : 07; + 079 : 06; + 07a : 05; + 07b : 04; + 07c : 03; + 07d : 02; + 07e : 01; + 07f : 00; + 080 : 0F; + 081 : 0E; + 082 : 0D; + 083 : 0C; + 084 : 0B; + 085 : 0A; + 086 : 09; + 087 : 08; + 088 : 07; + 089 : 06; + 08a : 05; + 08b : 04; + 08c : 03; + 08d : 02; + 08e : 01; + 08f : 00; + 090 : 0F; + 091 : 0E; + 092 : 0D; + 093 : 0C; + 094 : 0B; + 095 : 0A; + 096 : 09; + 097 : 08; + 098 : 07; + 099 : 06; + 09a : 05; + 09b : 04; + 09c : 03; + 09d : 02; + 09e : 01; + 09f : 00; + 0a0 : 0F; + 0a1 : 0E; + 0a2 : 0D; + 0a3 : 0C; + 0a4 : 0B; + 0a5 : 0A; + 0a6 : 09; + 0a7 : 08; + 0a8 : 07; + 0a9 : 06; + 0aa : 05; + 0ab : 04; + 0ac : 03; + 0ad : 02; + 0ae : 01; + 0af : 00; + 0b0 : 0F; + 0b1 : 0E; + 0b2 : 0D; + 0b3 : 0C; + 0b4 : 0B; + 0b5 : 0A; + 0b6 : 09; + 0b7 : 08; + 0b8 : 07; + 0b9 : 06; + 0ba : 05; + 0bb : 04; + 0bc : 03; + 0bd : 02; + 0be : 01; + 0bf : 00; + 0c0 : 0F; + 0c1 : 0E; + 0c2 : 0D; + 0c3 : 0C; + 0c4 : 0B; + 0c5 : 0A; + 0c6 : 09; + 0c7 : 08; + 0c8 : 07; + 0c9 : 06; + 0ca : 05; + 0cb : 04; + 0cc : 03; + 0cd : 02; + 0ce : 01; + 0cf : 00; + 0d0 : 0F; + 0d1 : 0E; + 0d2 : 0D; + 0d3 : 0C; + 0d4 : 0B; + 0d5 : 0A; + 0d6 : 09; + 0d7 : 08; + 0d8 : 07; + 0d9 : 06; + 0da : 05; + 0db : 04; + 0dc : 03; + 0dd : 02; + 0de : 01; + 0df : 00; + 0e0 : 0F; + 0e1 : 0E; + 0e2 : 0D; + 0e3 : 0C; + 0e4 : 0B; + 0e5 : 0A; + 0e6 : 09; + 0e7 : 08; + 0e8 : 07; + 0e9 : 06; + 0ea : 05; + 0eb : 04; + 0ec : 03; + 0ed : 02; + 0ee : 01; + 0ef : 00; + 0f0 : 0F; + 0f1 : 0E; + 0f2 : 0D; + 0f3 : 0C; + 0f4 : 0B; + 0f5 : 0A; + 0f6 : 09; + 0f7 : 08; + 0f8 : 07; + 0f9 : 06; + 0fa : 05; + 0fb : 04; + 0fc : 03; + 0fd : 02; + 0fe : 01; + 0ff : 00; +END; diff --git a/FPGA_by_Fredi/Video/VIDEO_MOD_MUX_CLUTCTR.tdf b/FPGA_by_Fredi/Video/VIDEO_MOD_MUX_CLUTCTR.tdf new file mode 100644 index 0000000..2c9adcc --- /dev/null +++ b/FPGA_by_Fredi/Video/VIDEO_MOD_MUX_CLUTCTR.tdf @@ -0,0 +1,675 @@ +TITLE "VIDEO MODUSE UND CLUT CONTROL"; + +-- CREATED BY FREDI ASCHWANDEN + +INCLUDE "lpm_bustri_WORD.inc"; +INCLUDE "lpm_bustri_BYT.inc"; + +-- {{ALTERA_PARAMETERS_BEGIN}} DO NOT REMOVE THIS LINE! +-- {{ALTERA_PARAMETERS_END}} DO NOT REMOVE THIS LINE! + +SUBDESIGN VIDEO_MOD_MUX_CLUTCTR +( + -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! + nRSTO : INPUT; + MAIN_CLK : INPUT; + nFB_CS1 : INPUT; + nFB_CS2 : INPUT; + nFB_CS3 : INPUT; + nFB_WR : INPUT; + nFB_OE : INPUT; + FB_SIZE0 : INPUT; + FB_SIZE1 : INPUT; + nFB_BURST : INPUT; + FB_ADR[31..0] : INPUT; + CLK33M : INPUT; + CLK25M : INPUT; + BLITTER_RUN : INPUT; + CLK_VIDEO : INPUT; + VR_D[8..0] : INPUT; + VR_BUSY : INPUT; + COLOR8 : OUTPUT; + ACP_CLUT_RD : OUTPUT; + COLOR1 : OUTPUT; + FALCON_CLUT_RDH : OUTPUT; + FALCON_CLUT_RDL : OUTPUT; + FALCON_CLUT_WR[3..0] : OUTPUT; + ST_CLUT_RD : OUTPUT; + ST_CLUT_WR[1..0] : OUTPUT; + CLUT_MUX_ADR[3..0] : OUTPUT; + HSYNC : OUTPUT; + VSYNC : OUTPUT; + nBLANK : OUTPUT; + nSYNC : OUTPUT; + nPD_VGA : OUTPUT; + FIFO_RDE : OUTPUT; + COLOR2 : OUTPUT; + COLOR4 : OUTPUT; + PIXEL_CLK : OUTPUT; + CLUT_OFF[3..0] : OUTPUT; + BLITTER_ON : OUTPUT; + VIDEO_RAM_CTR[15..0] : OUTPUT; + VIDEO_MOD_TA : OUTPUT; + CCR[23..0] : OUTPUT; + CCSEL[2..0] : OUTPUT; + ACP_CLUT_WR[3..0] : OUTPUT; + INTER_ZEI : OUTPUT; + DOP_FIFO_CLR : OUTPUT; + VIDEO_RECONFIG : OUTPUT; + VR_WR : OUTPUT; + VR_RD : OUTPUT; + CLR_FIFO : OUTPUT; + FB_AD[31..0] : BIDIR; + -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! +) + +VARIABLE + CLK17M :DFF; + CLK13M :DFF; + ACP_CLUT_CS :NODE; + ACP_CLUT :NODE; + VIDEO_PLL_CONFIG_CS :NODE; + VR_WR :DFF; + VR_DOUT[8..0] :DFFE; + VR_FRQ[7..0] :DFFE; + VIDEO_PLL_RECONFIG_CS :NODE; + VIDEO_RECONFIG :DFF; + FALCON_CLUT_CS :NODE; + FALCON_CLUT :NODE; + ST_CLUT_CS :NODE; + ST_CLUT :NODE; + FB_B[3..0] :NODE; + FB_16B[1..0] :NODE; + ST_SHIFT_MODE[1..0] :DFFE; + ST_SHIFT_MODE_CS :NODE; + FALCON_SHIFT_MODE[10..0] :DFFE; + FALCON_SHIFT_MODE_CS :NODE; + CLUT_MUX_ADR[3..0] :DFF; + CLUT_MUX_AV[1..0][3..0] :DFF; + ACP_VCTR_CS :NODE; + ACP_VCTR[31..0] :DFFE; + CCR_CS :NODE; + CCR[23..0] :DFFE; + ACP_VIDEO_ON :NODE; + SYS_CTR[6..0] :DFFE; + SYS_CTR_CS :NODE; + VDL_LOF[15..0] :DFFE; + VDL_LOF_CS :NODE; + VDL_LWD[15..0] :DFFE; + VDL_LWD_CS :NODE; +-- DIV. CONTROL REGISTER + CLUT_TA :DFF; -- BRAUCHT EIN WAITSTAT + HSYNC :DFF; + HSYNC_I[7..0] :DFF; + HSY_LEN[7..0] :DFF; -- LÄNGE HSYNC PULS IN PIXEL_CLK + HSYNC_START :DFF; + LAST :DFF; -- LETZTES PIXEL EINER ZEILE ERREICHT + VSYNC :DFF; + VSYNC_START :DFFE; + VSYNC_I[2..0] :DFFE; + nBLANK :DFF; + DISP_ON :DFF; + DPO_ZL :DFFE; + DPO_ON :DFF; + DPO_OFF :DFF; + VDTRON :DFF; + VDO_ZL :DFFE; + VDO_ON :DFF; + VDO_OFF :DFF; + VHCNT[11..0] :DFF; + SUB_PIXEL_CNT[6..0] :DFFE; + VVCNT[10..0] :DFFE; + VERZ[2..0][9..0] :DFF; + RAND[6..0] :DFF; + RAND_ON :NODE; + FIFO_RDE :DFF; + CLR_FIFO :DFFE; + START_ZEILE :DFFE; + SYNC_PIX :DFF; + SYNC_PIX1 :DFF; + SYNC_PIX2 :DFF; + CCSEL[2..0] :DFF; + COLOR16 :NODE; + COLOR24 :NODE; +-- ATARI RESOLUTION + ATARI_SYNC :NODE; + ATARI_HH[31..0] :DFFE; -- HORIZONTAL TIMING 640x480 + ATARI_HH_CS :NODE; + ATARI_VH[31..0] :DFFE; -- VERTIKAL TIMING 640x480 + ATARI_VH_CS :NODE; + ATARI_HL[31..0] :DFFE; -- HORIZONTAL TIMING 320x240 + ATARI_HL_CS :NODE; + ATARI_VL[31..0] :DFFE; -- VERTIKAL TIMING 320x240 + ATARI_VL_CS :NODE; +-- HORIZONTAL + RAND_LINKS[11..0] :NODE; + HDIS_START[11..0] :NODE; + HDIS_END[11..0] :NODE; + RAND_RECHTS[11..0] :NODE; + HS_START[11..0] :NODE; + H_TOTAL[11..0] :NODE; + HDIS_LEN[11..0] :NODE; + MULF[5..0] :NODE; + VDL_HHT[11..0] :DFFE; + VDL_HHT_CS :NODE; + VDL_HBE[11..0] :DFFE; + VDL_HBE_CS :NODE; + VDL_HDB[11..0] :DFFE; + VDL_HDB_CS :NODE; + VDL_HDE[11..0] :DFFE; + VDL_HDE_CS :NODE; + VDL_HBB[11..0] :DFFE; + VDL_HBB_CS :NODE; + VDL_HSS[11..0] :DFFE; + VDL_HSS_CS :NODE; +-- VERTIKAL + RAND_OBEN[10..0] :NODE; + VDIS_START[10..0] :NODE; + VDIS_END[10..0] :NODE; + RAND_UNTEN[10..0] :NODE; + VS_START[10..0] :NODE; + V_TOTAL[10..0] :NODE; + FALCON_VIDEO :NODE; + ST_VIDEO :NODE; + INTER_ZEI :DFF; + DOP_ZEI :DFF; + DOP_FIFO_CLR :DFF; + + VDL_VBE[10..0] :DFFE; + VDL_VBE_CS :NODE; + VDL_VDB[10..0] :DFFE; + VDL_VDB_CS :NODE; + VDL_VDE[10..0] :DFFE; + VDL_VDE_CS :NODE; + VDL_VBB[10..0] :DFFE; + VDL_VBB_CS :NODE; + VDL_VSS[10..0] :DFFE; + VDL_VSS_CS :NODE; + VDL_VFT[10..0] :DFFE; + VDL_VFT_CS :NODE; + VDL_VCT[8..0] :DFFE; + VDL_VCT_CS :NODE; + VDL_VMD[3..0] :DFFE; + VDL_VMD_CS :NODE; + +BEGIN +-- BYT SELECT 32 BIT + FB_B0 = FB_ADR[1..0]==0; -- ADR==0 + FB_B1 = FB_ADR[1..0]==1 -- ADR==1 + # FB_SIZE1 & !FB_SIZE0 & !FB_ADR1 -- HIGH WORD + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B2 = FB_ADR[1..0]==2 -- ADR==2 + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B3 = FB_ADR[1..0]==3 -- ADR==3 + # FB_SIZE1 & !FB_SIZE0 & FB_ADR1 -- LOW WORD + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE +-- BYT SELECT 16 BIT + FB_16B0 = FB_ADR[0]==0; -- ADR==0 + FB_16B1 = FB_ADR[0]==1 -- ADR==1 + # !(!FB_SIZE1 & FB_SIZE0); -- NOT BYT +-- ACP CLUT -- + ACP_CLUT_CS = !nFB_CS2 & FB_ADR[27..10]==H"0"; -- 0-3FF/1024 + ACP_CLUT_RD = ACP_CLUT_CS & !nFB_OE; + ACP_CLUT_WR[] = FB_B[] & ACP_CLUT_CS & !nFB_WR; + CLUT_TA.CLK = MAIN_CLK; + CLUT_TA = (ACP_CLUT_CS # FALCON_CLUT_CS # ST_CLUT_CS) & !VIDEO_MOD_TA; +--FALCON CLUT -- + FALCON_CLUT_CS = !nFB_CS1 & FB_ADR[19..10]==H"3E6"; -- $F9800/$400 + FALCON_CLUT_RDH = FALCON_CLUT_CS & !nFB_OE & !FB_ADR1; -- HIGH WORD + FALCON_CLUT_RDL = FALCON_CLUT_CS & !nFB_OE & FB_ADR1; -- LOW WORD + FALCON_CLUT_WR[1..0] = FB_16B[] & !FB_ADR1 & FALCON_CLUT_CS & !nFB_WR; + FALCON_CLUT_WR[3..2] = FB_16B[] & FB_ADR1 & FALCON_CLUT_CS & !nFB_WR; +-- ST CLUT -- + ST_CLUT_CS = !nFB_CS1 & FB_ADR[19..5]==H"7C12"; -- $F8240/$20 + ST_CLUT_RD = ST_CLUT_CS & !nFB_OE; + ST_CLUT_WR[] = FB_16B[] & ST_CLUT_CS & !nFB_WR; +-- ST SHIFT MODE + ST_SHIFT_MODE[].CLK = MAIN_CLK; + ST_SHIFT_MODE_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C130"; -- $F8260/2 + ST_SHIFT_MODE[] = FB_AD[25..24]; + ST_SHIFT_MODE[].ENA = ST_SHIFT_MODE_CS & !nFB_WR & FB_B0; + COLOR1 = ST_SHIFT_MODE[]==B"10" & !COLOR8 & ST_VIDEO & !ACP_VIDEO_ON; -- MONO + COLOR2 = ST_SHIFT_MODE[]==B"01" & !COLOR8 & ST_VIDEO & !ACP_VIDEO_ON; -- 4 FARBEN + COLOR4 = ST_SHIFT_MODE[]==B"00" & !COLOR8 & ST_VIDEO & !ACP_VIDEO_ON; -- 16 FARBEN +-- FALCON SHIFT MODE + FALCON_SHIFT_MODE[].CLK = MAIN_CLK; + FALCON_SHIFT_MODE_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C133"; -- $F8266/2 + FALCON_SHIFT_MODE[] = FB_AD[26..16]; + FALCON_SHIFT_MODE[10..8].ENA = FALCON_SHIFT_MODE_CS & !nFB_WR & FB_B2; + FALCON_SHIFT_MODE[7..0].ENA = FALCON_SHIFT_MODE_CS & !nFB_WR & FB_B3; + CLUT_OFF[3..0] = FALCON_SHIFT_MODE[3..0] & COLOR4; + COLOR1 = FALCON_SHIFT_MODE10 & !COLOR16 & !COLOR8 & FALCON_VIDEO & !ACP_VIDEO_ON; + COLOR8 = FALCON_SHIFT_MODE4 & !COLOR16 & FALCON_VIDEO & !ACP_VIDEO_ON; + COLOR16 = FALCON_SHIFT_MODE8 & FALCON_VIDEO & !ACP_VIDEO_ON; + COLOR4 = !COLOR1 & !COLOR16 & !COLOR8 & FALCON_VIDEO & !ACP_VIDEO_ON; +-- ACP VIDEO CONTROL BIT 0=ACP VIDEO ON, 1=POWER ON VIDEO DAC, 2=ACP 24BIT,3=ACP 16BIT,4=ACP 8BIT,5=ACP 1BIT, 6=FALCON SHIFT MODE;7=ST SHIFT MODE;9..8= VCLK FREQUENZ;15=-SYNC ALLOWED; 31..16=VIDEO_RAM_CTR,25=RANDFARBE EINSCHALTEN, 26=STANDARD ATARI SYNCS + ACP_VCTR[].CLK = MAIN_CLK; + ACP_VCTR_CS = !nFB_CS2 & FB_ADR[27..2]==H"100"; -- $400/4 + ACP_VCTR[31..8] = FB_AD[31..8]; + ACP_VCTR[5..0] = FB_AD[5..0]; + ACP_VCTR[31..24].ENA = ACP_VCTR_CS & FB_B0 & !nFB_WR; + ACP_VCTR[23..16].ENA = ACP_VCTR_CS & FB_B1 & !nFB_WR; + ACP_VCTR[15..8].ENA = ACP_VCTR_CS & FB_B2 & !nFB_WR; + ACP_VCTR[5..0].ENA = ACP_VCTR_CS & FB_B3 & !nFB_WR; + ACP_VIDEO_ON = ACP_VCTR0; + nPD_VGA = ACP_VCTR1; + -- ATARI MODUS + ATARI_SYNC = ACP_VCTR26; -- WENN 1 AUTOMATISCHE AUFLÖSUNG + -- HORIZONTAL TIMING 640x480 + ATARI_HH[].CLK = MAIN_CLK; + ATARI_HH_CS = !nFB_CS2 & FB_ADR[27..2]==H"104"; -- $410/4 + ATARI_HH[] = FB_AD[]; + ATARI_HH[31..24].ENA = ATARI_HH_CS & FB_B0 & !nFB_WR; + ATARI_HH[23..16].ENA = ATARI_HH_CS & FB_B1 & !nFB_WR; + ATARI_HH[15..8].ENA = ATARI_HH_CS & FB_B2 & !nFB_WR; + ATARI_HH[7..0].ENA = ATARI_HH_CS & FB_B3 & !nFB_WR; + -- VERTIKAL TIMING 640x480 + ATARI_VH[].CLK = MAIN_CLK; + ATARI_VH_CS = !nFB_CS2 & FB_ADR[27..2]==H"105"; -- $414/4 + ATARI_VH[] = FB_AD[]; + ATARI_VH[31..24].ENA = ATARI_VH_CS & FB_B0 & !nFB_WR; + ATARI_VH[23..16].ENA = ATARI_VH_CS & FB_B1 & !nFB_WR; + ATARI_VH[15..8].ENA = ATARI_VH_CS & FB_B2 & !nFB_WR; + ATARI_VH[7..0].ENA = ATARI_VH_CS & FB_B3 & !nFB_WR; + -- HORIZONTAL TIMING 320x240 + ATARI_HL[].CLK = MAIN_CLK; + ATARI_HL_CS = !nFB_CS2 & FB_ADR[27..2]==H"106"; -- $418/4 + ATARI_HL[] = FB_AD[]; + ATARI_HL[31..24].ENA = ATARI_HL_CS & FB_B0 & !nFB_WR; + ATARI_HL[23..16].ENA = ATARI_HL_CS & FB_B1 & !nFB_WR; + ATARI_HL[15..8].ENA = ATARI_HL_CS & FB_B2 & !nFB_WR; + ATARI_HL[7..0].ENA = ATARI_HL_CS & FB_B3 & !nFB_WR; + -- VERTIKAL TIMING 320x240 + ATARI_VL[].CLK = MAIN_CLK; + ATARI_VL_CS = !nFB_CS2 & FB_ADR[27..2]==H"107"; -- $41C/4 + ATARI_VL[] = FB_AD[]; + ATARI_VL[31..24].ENA = ATARI_VL_CS & FB_B0 & !nFB_WR; + ATARI_VL[23..16].ENA = ATARI_VL_CS & FB_B1 & !nFB_WR; + ATARI_VL[15..8].ENA = ATARI_VL_CS & FB_B2 & !nFB_WR; + ATARI_VL[7..0].ENA = ATARI_VL_CS & FB_B3 & !nFB_WR; +-- VIDEO PLL CONFIG + VIDEO_PLL_CONFIG_CS = !nFB_CS2 & FB_ADR[27..9]==H"3" & FB_B0 & FB_B1; -- $(F)000'0600-7FF ->6/2 WORD RESP LONG ONLY + VR_WR.CLK = MAIN_CLK; + VR_WR = VIDEO_PLL_CONFIG_CS & !nFB_WR & !VR_BUSY & !VR_WR; + VR_RD = VIDEO_PLL_CONFIG_CS & nFB_WR & !VR_BUSY; + VR_DOUT[].CLK = MAIN_CLK; + VR_DOUT[].ENA = !VR_BUSY; + VR_DOUT[] = VR_D[]; + VR_FRQ[].CLK = MAIN_CLK; + VR_FRQ[].ENA = VR_WR & FB_ADR[8..0]==H"04"; + VR_FRQ[] = FB_AD[23..16]; +-- VIDEO PLL RECONFIG + VIDEO_PLL_RECONFIG_CS = !nFB_CS2 & FB_ADR[27..0]==H"800" & FB_B0; -- $(F)000'0800 + VIDEO_RECONFIG.CLK = MAIN_CLK; + VIDEO_RECONFIG = VIDEO_PLL_RECONFIG_CS & !nFB_WR & !VR_BUSY & !VIDEO_RECONFIG; +------------------------------------------------------------------------------------------------------------------------ + VIDEO_RAM_CTR[] = ACP_VCTR[31..16]; +-------------- COLOR MODE IM ACP SETZEN + COLOR1 = ACP_VCTR5 & !ACP_VCTR4 & !ACP_VCTR3 & !ACP_VCTR2 & ACP_VIDEO_ON; + COLOR8 = ACP_VCTR4 & !ACP_VCTR3 & !ACP_VCTR2 & ACP_VIDEO_ON; + COLOR16 = ACP_VCTR3 & !ACP_VCTR2 & ACP_VIDEO_ON; + COLOR24 = ACP_VCTR2 & ACP_VIDEO_ON; + ACP_CLUT = ACP_VIDEO_ON & (COLOR1 # COLOR8) # ST_VIDEO & COLOR1; +-- ST ODER FALCON SHIFT MODE SETZEN WENN WRITE X..SHIFT REGISTER + ACP_VCTR7 = FALCON_SHIFT_MODE_CS & !nFB_WR & !ACP_VIDEO_ON; + ACP_VCTR6 = ST_SHIFT_MODE_CS & !nFB_WR & !ACP_VIDEO_ON; + ACP_VCTR[7..6].ENA = FALCON_SHIFT_MODE_CS & !nFB_WR # ST_SHIFT_MODE_CS & !nFB_WR # ACP_VCTR_CS & FB_B3 & !nFB_WR & FB_AD0; + FALCON_VIDEO = ACP_VCTR7; + FALCON_CLUT = FALCON_VIDEO & !ACP_VIDEO_ON & !COLOR16; + ST_VIDEO = ACP_VCTR6; + ST_CLUT = ST_VIDEO & !ACP_VIDEO_ON & !FALCON_CLUT & !COLOR1; + CCSEL[].CLK = PIXEL_CLK; + CCSEL[] = B"000" & ST_CLUT -- ONLY FOR INFORMATION + # B"001" & FALCON_CLUT + # B"100" & ACP_CLUT + # B"101" & COLOR16 + # B"110" & COLOR24 + # B"111" & RAND_ON; +-- DIVERSE (VIDEO)-REGISTER ---------------------------- +-- RANDFARBE + CCR[].CLK = MAIN_CLK; + CCR_CS = !nFB_CS2 & FB_ADR[27..2]==H"101"; -- $404/4 + CCR[] = FB_AD[23..0]; + CCR[23..16].ENA = CCR_CS & FB_B1 & !nFB_WR; + CCR[15..8].ENA = CCR_CS & FB_B2 & !nFB_WR; + CCR[7..0].ENA = CCR_CS & FB_B3 & !nFB_WR; +--SYS CTR + SYS_CTR_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C003"; -- $8006/2 + SYS_CTR[].CLK = MAIN_CLK; + SYS_CTR[6..0] = FB_AD[22..16]; + SYS_CTR[6..0].ENA = SYS_CTR_CS & !nFB_WR & FB_B3; + BLITTER_ON = !SYS_CTR3; +--VDL_LOF + VDL_LOF_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C107"; -- $820E/2 + VDL_LOF[].CLK = MAIN_CLK; + VDL_LOF[] = FB_AD[31..16]; + VDL_LOF[15..8].ENA = VDL_LOF_CS & !nFB_WR & FB_B2; + VDL_LOF[7..0].ENA = VDL_LOF_CS & !nFB_WR & FB_B3; +--VDL_LWD + VDL_LWD_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C108"; -- $8210/2 + VDL_LWD[].CLK = MAIN_CLK; + VDL_LWD[] = FB_AD[31..16]; + VDL_LWD[15..8].ENA = VDL_LWD_CS & !nFB_WR & FB_B0; + VDL_LWD[7..0].ENA = VDL_LWD_CS & !nFB_WR & FB_B1; +-- HORIZONTAL +-- VDL_HHT + VDL_HHT_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C141"; -- $8282/2 + VDL_HHT[].CLK = MAIN_CLK; + VDL_HHT[] = FB_AD[27..16]; + VDL_HHT[11..8].ENA = VDL_HHT_CS & !nFB_WR & FB_B2; + VDL_HHT[7..0].ENA = VDL_HHT_CS & !nFB_WR & FB_B3; +-- VDL_HBE + VDL_HBE_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C143"; -- $8286/2 + VDL_HBE[].CLK = MAIN_CLK; + VDL_HBE[] = FB_AD[27..16]; + VDL_HBE[11..8].ENA = VDL_HBE_CS & !nFB_WR & FB_B2; + VDL_HBE[7..0].ENA = VDL_HBE_CS & !nFB_WR & FB_B3; +-- VDL_HDB + VDL_HDB_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C144"; -- $8288/2 + VDL_HDB[].CLK = MAIN_CLK; + VDL_HDB[] = FB_AD[27..16]; + VDL_HDB[11..8].ENA = VDL_HDB_CS & !nFB_WR & FB_B0; + VDL_HDB[7..0].ENA = VDL_HDB_CS & !nFB_WR & FB_B1; +-- VDL_HDE + VDL_HDE_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C145"; -- $828A/2 + VDL_HDE[].CLK = MAIN_CLK; + VDL_HDE[] = FB_AD[27..16]; + VDL_HDE[11..8].ENA = VDL_HDE_CS & !nFB_WR & FB_B2; + VDL_HDE[7..0].ENA = VDL_HDE_CS & !nFB_WR & FB_B3; +-- VDL_HBB + VDL_HBB_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C142"; -- $8284/2 + VDL_HBB[].CLK = MAIN_CLK; + VDL_HBB[] = FB_AD[27..16]; + VDL_HBB[11..8].ENA = VDL_HBB_CS & !nFB_WR & FB_B0; + VDL_HBB[7..0].ENA = VDL_HBB_CS & !nFB_WR & FB_B1; +-- VDL_HSS + VDL_HSS_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C146"; -- $828C/2 + VDL_HSS[].CLK = MAIN_CLK; + VDL_HSS[] = FB_AD[27..16]; + VDL_HSS[11..8].ENA = VDL_HSS_CS & !nFB_WR & FB_B0; + VDL_HSS[7..0].ENA = VDL_HSS_CS & !nFB_WR & FB_B1; +-- VERTIKAL +-- VDL_VBE + VDL_VBE_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C153"; -- $82A6/2 + VDL_VBE[].CLK = MAIN_CLK; + VDL_VBE[] = FB_AD[26..16]; + VDL_VBE[10..8].ENA = VDL_VBE_CS & !nFB_WR & FB_B2; + VDL_VBE[7..0].ENA = VDL_VBE_CS & !nFB_WR & FB_B3; +-- VDL_VDB + VDL_VDB_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C154"; -- $82A8/2 + VDL_VDB[].CLK = MAIN_CLK; + VDL_VDB[] = FB_AD[26..16]; + VDL_VDB[10..8].ENA = VDL_VDB_CS & !nFB_WR & FB_B0; + VDL_VDB[7..0].ENA = VDL_VDB_CS & !nFB_WR & FB_B1; +-- VDL_VDE + VDL_VDE_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C155"; -- $82AA/2 + VDL_VDE[].CLK = MAIN_CLK; + VDL_VDE[] = FB_AD[26..16]; + VDL_VDE[10..8].ENA = VDL_VDE_CS & !nFB_WR & FB_B2; + VDL_VDE[7..0].ENA = VDL_VDE_CS & !nFB_WR & FB_B3; +-- VDL_VBB + VDL_VBB_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C152"; -- $82A4/2 + VDL_VBB[].CLK = MAIN_CLK; + VDL_VBB[] = FB_AD[26..16]; + VDL_VBB[10..8].ENA = VDL_VBB_CS & !nFB_WR & FB_B0; + VDL_VBB[7..0].ENA = VDL_VBB_CS & !nFB_WR & FB_B1; +-- VDL_VSS + VDL_VSS_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C156"; -- $82AC/2 + VDL_VSS[].CLK = MAIN_CLK; + VDL_VSS[] = FB_AD[26..16]; + VDL_VSS[10..8].ENA = VDL_VSS_CS & !nFB_WR & FB_B0; + VDL_VSS[7..0].ENA = VDL_VSS_CS & !nFB_WR & FB_B1; +-- VDL_VFT + VDL_VFT_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C151"; -- $82A2/2 + VDL_VFT[].CLK = MAIN_CLK; + VDL_VFT[] = FB_AD[26..16]; + VDL_VFT[10..8].ENA = VDL_VFT_CS & !nFB_WR & FB_B2; + VDL_VFT[7..0].ENA = VDL_VFT_CS & !nFB_WR & FB_B3; +-- VDL_VCT + VDL_VCT_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C160"; -- $82C0/2 + VDL_VCT[].CLK = MAIN_CLK; + VDL_VCT[] = FB_AD[24..16]; + VDL_VCT[8].ENA = VDL_VCT_CS & !nFB_WR & FB_B0; + VDL_VCT[7..0].ENA = VDL_VCT_CS & !nFB_WR & FB_B1; +-- VDL_VMD + VDL_VMD_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C161"; -- $82C2/2 + VDL_VMD[].CLK = MAIN_CLK; + VDL_VMD[] = FB_AD[19..16]; + VDL_VMD[3..0].ENA = VDL_VMD_CS & !nFB_WR & FB_B3; +--- REGISTER OUT + FB_AD[31..16] = lpm_bustri_WORD( + ST_SHIFT_MODE_CS & (0,ST_SHIFT_MODE[],B"00000000") + # FALCON_SHIFT_MODE_CS & (0,FALCON_SHIFT_MODE[]) + # SYS_CTR_CS & (B"100000000",SYS_CTR[6..4],!BLITTER_RUN,SYS_CTR[2..0]) + # VDL_LOF_CS & VDL_LOF[] + # VDL_LWD_CS & VDL_LWD[] + # VDL_HBE_CS & (0,VDL_HBE[]) + # VDL_HDB_CS & (0,VDL_HDB[]) + # VDL_HDE_CS & (0,VDL_HDE[]) + # VDL_HBB_CS & (0,VDL_HBB[]) + # VDL_HSS_CS & (0,VDL_HSS[]) + # VDL_HHT_CS & (0,VDL_HHT[]) + # VDL_VBE_CS & (0,VDL_VBE[]) + # VDL_VDB_CS & (0,VDL_VDB[]) + # VDL_VDE_CS & (0,VDL_VDE[]) + # VDL_VBB_CS & (0,VDL_VBB[]) + # VDL_VSS_CS & (0,VDL_VSS[]) + # VDL_VFT_CS & (0,VDL_VFT[]) + # VDL_VCT_CS & (0,VDL_VCT[]) + # VDL_VMD_CS & (0,VDL_VMD[]) + # ACP_VCTR_CS & ACP_VCTR[31..16] + # ATARI_HH_CS & ATARI_HH[31..16] + # ATARI_VH_CS & ATARI_VH[31..16] + # ATARI_HL_CS & ATARI_HL[31..16] + # ATARI_VL_CS & ATARI_VL[31..16] + # CCR_CS & (0,CCR[23..16]) + # VIDEO_PLL_CONFIG_CS & (0,VR_DOUT[]) + # VIDEO_PLL_RECONFIG_CS & (VR_BUSY,B"0000",VR_WR,VR_RD,VIDEO_RECONFIG,H"FA") + ,(ST_SHIFT_MODE_CS # FALCON_SHIFT_MODE_CS # ACP_VCTR_CS # CCR_CS # SYS_CTR_CS # VDL_LOF_CS # VDL_LWD_CS + # VDL_HBE_CS # VDL_HDB_CS # VDL_HDE_CS # VDL_HBB_CS # VDL_HSS_CS # VDL_HHT_CS + # ATARI_HH_CS # ATARI_VH_CS # ATARI_HL_CS # ATARI_VL_CS # VIDEO_PLL_CONFIG_CS # VIDEO_PLL_RECONFIG_CS + # VDL_VBE_CS # VDL_VDB_CS # VDL_VDE_CS # VDL_VBB_CS # VDL_VSS_CS # VDL_VFT_CS # VDL_VCT_CS # VDL_VMD_CS) & !nFB_OE); + + FB_AD[15..0] = lpm_bustri_WORD( + ACP_VCTR_CS & ACP_VCTR[15..0] + # ATARI_HH_CS & ATARI_HH[15..0] + # ATARI_VH_CS & ATARI_VH[15..0] + # ATARI_HL_CS & ATARI_HL[15..0] + # ATARI_VL_CS & ATARI_VL[15..0] + # CCR_CS & CCR[15..0] + ,(ACP_VCTR_CS # CCR_CS # ATARI_HH_CS # ATARI_VH_CS # ATARI_HL_CS # ATARI_VL_CS ) & !nFB_OE); + + VIDEO_MOD_TA = CLUT_TA # ST_SHIFT_MODE_CS # FALCON_SHIFT_MODE_CS # ACP_VCTR_CS # SYS_CTR_CS # VDL_LOF_CS # VDL_LWD_CS + # VDL_HBE_CS # VDL_HDB_CS # VDL_HDE_CS # VDL_HBB_CS # VDL_HSS_CS # VDL_HHT_CS + # ATARI_HH_CS # ATARI_VH_CS # ATARI_HL_CS # ATARI_VL_CS + # VDL_VBE_CS # VDL_VDB_CS # VDL_VDE_CS # VDL_VBB_CS # VDL_VSS_CS # VDL_VFT_CS # VDL_VCT_CS # VDL_VMD_CS; + +-- VIDEO AUSGABE SETZEN + CLK17M.CLK = CLK33M; + CLK17M = !CLK17M; + CLK13M.CLK = CLK25M; + CLK13M = !CLK13M; + PIXEL_CLK = CLK13M & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & ( VDL_VMD2 & VDL_VCT2 # VDL_VCT0) + # CLK17M & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & ( VDL_VMD2 & !VDL_VCT2 # VDL_VCT0) + # CLK25M & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & !VDL_VMD2 & VDL_VCT2 & !VDL_VCT0 + # CLK33M & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & !VDL_VMD2 & !VDL_VCT2 & !VDL_VCT0 + # CLK25M & ACP_VIDEO_ON & ACP_VCTR[9..8]==B"00" + # CLK33M & ACP_VIDEO_ON & ACP_VCTR[9..8]==B"01" + # CLK_VIDEO & ACP_VIDEO_ON & ACP_VCTR[9]; +-------------------------------------------------------------- +-- HORIZONTALE SYNC LÄNGE in PIXEL_CLK +---------------------------------------------------------------- + HSY_LEN[].CLK = MAIN_CLK; + HSY_LEN[] = 14 & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & ( VDL_VMD2 & VDL_VCT2 # VDL_VCT0) + # 16 & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & ( VDL_VMD2 & !VDL_VCT2 # VDL_VCT0) + # 28 & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & !VDL_VMD2 & VDL_VCT2 & !VDL_VCT0 + # 32 & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & !VDL_VMD2 & !VDL_VCT2 & !VDL_VCT0 + # 28 & ACP_VIDEO_ON & ACP_VCTR[9..8]==B"00" + # 32 & ACP_VIDEO_ON & ACP_VCTR[9..8]==B"01" + # 16 + (0,VR_FRQ[7..1]) & ACP_VIDEO_ON & ACP_VCTR[9]; -- hsync puls length in pixeln=frequenz/ = 500ns + + MULF[] = 2 & !ST_VIDEO & VDL_VMD2 -- MULTIPLIKATIONS FAKTOR + # 4 & !ST_VIDEO & !VDL_VMD2 + # 16 & ST_VIDEO & VDL_VMD2 + # 32 & ST_VIDEO & !VDL_VMD2; + + + HDIS_LEN[] = 320 & VDL_VMD2 -- BREITE IN PIXELN + # 640 & !VDL_VMD2; + +-- DOPPELZEILENMODUS + DOP_ZEI.CLK = MAIN_CLK; + DOP_ZEI = VDL_VMD0 & ST_VIDEO; -- ZEILENVERDOPPELUNG EIN AUS + INTER_ZEI.CLK = PIXEL_CLK; + INTER_ZEI = DOP_ZEI & VVCNT0!=VDIS_START0 & VVCNT[]!=0 & VHCNT[]<(HDIS_END[]-1) -- EINSCHIEBEZEILE AUF "DOPPEL" ZEILEN UND ZEILE NULL WEGEN SYNC + # DOP_ZEI & VVCNT0==VDIS_START0 & VVCNT[]!=0 & VHCNT[]>(HDIS_END[]-2); -- EINSCHIEBEZEILE AUF "NORMAL" ZEILEN UND ZEILE NULL WEGEN SYNC + DOP_FIFO_CLR.CLK = PIXEL_CLK; + DOP_FIFO_CLR = INTER_ZEI & HSYNC_START # SYNC_PIX; -- DOPPELZEILENFIFO LÖSCHEN AM ENDE DER DOPPELZEILE UND BEI MAIN FIFO START + + RAND_LINKS[] = VDL_HBE[] & ACP_VIDEO_ON + # 21 & !ACP_VIDEO_ON & ATARI_SYNC & VDL_VMD2 + # 42 & !ACP_VIDEO_ON & ATARI_SYNC & !VDL_VMD2 + # VDL_HBE[] * (0,MULF[5..1]) & !ACP_VIDEO_ON & !ATARI_SYNC; -- + HDIS_START[] = VDL_HDB[] & ACP_VIDEO_ON + # RAND_LINKS[]+1 & !ACP_VIDEO_ON; -- + HDIS_END[] = VDL_HDE[] & ACP_VIDEO_ON + # RAND_LINKS[]+HDIS_LEN[] & !ACP_VIDEO_ON; -- + RAND_RECHTS[] = VDL_HBB[] & ACP_VIDEO_ON + # HDIS_END[]+1 & !ACP_VIDEO_ON; -- + HS_START[] = VDL_HSS[] & ACP_VIDEO_ON + # ATARI_HL[11..0] & !ACP_VIDEO_ON & ATARI_SYNC & VDL_VMD2 + # ATARI_HH[11..0] & !ACP_VIDEO_ON & ATARI_SYNC & !VDL_VMD2 + # (VDL_HHT[]+1+VDL_HSS[]) * (0,MULF[5..1]) & !ACP_VIDEO_ON & !ATARI_SYNC; -- + H_TOTAL[] = VDL_HHT[] & ACP_VIDEO_ON + # ATARI_HL[27..16] & !ACP_VIDEO_ON & ATARI_SYNC & VDL_VMD2 + # ATARI_HH[27..16] & !ACP_VIDEO_ON & ATARI_SYNC & !VDL_VMD2 + # (VDL_HHT[]+2) * (0,MULF[]) & !ACP_VIDEO_ON & !ATARI_SYNC; -- + + RAND_OBEN[] = VDL_VBE[] & ACP_VIDEO_ON + # 31 & !ACP_VIDEO_ON & ATARI_SYNC + # (0,VDL_VBE[10..1]) & !ACP_VIDEO_ON & !ATARI_SYNC; + VDIS_START[] = VDL_VDB[] & ACP_VIDEO_ON + # 32 & !ACP_VIDEO_ON & ATARI_SYNC + # (0,VDL_VDB[10..1])+1 & !ACP_VIDEO_ON & !ATARI_SYNC; + VDIS_END[] = VDL_VDE[] & ACP_VIDEO_ON + # 431 & !ACP_VIDEO_ON & ATARI_SYNC & ST_VIDEO + # 511 & !ACP_VIDEO_ON & ATARI_SYNC & !ST_VIDEO + # (0,VDL_VDE[10..1]) & !ACP_VIDEO_ON & !ATARI_SYNC; + RAND_UNTEN[] = VDL_VBB[] & ACP_VIDEO_ON + # VDIS_END[]+1 & !ACP_VIDEO_ON & ATARI_SYNC + # (0,VDL_VBB[10..1])+1 & !ACP_VIDEO_ON & !ATARI_SYNC; + VS_START[] = VDL_VSS[] & ACP_VIDEO_ON + # ATARI_VL[10..0] & !ACP_VIDEO_ON & ATARI_SYNC & VDL_VMD2 + # ATARI_VH[10..0] & !ACP_VIDEO_ON & ATARI_SYNC & !VDL_VMD2 + # (0,VDL_VSS[10..1]) & !ACP_VIDEO_ON & !ATARI_SYNC; + V_TOTAL[] = VDL_VFT[] & ACP_VIDEO_ON + # ATARI_VL[26..16] & !ACP_VIDEO_ON & ATARI_SYNC & VDL_VMD2 + # ATARI_VH[26..16] & !ACP_VIDEO_ON & ATARI_SYNC & !VDL_VMD2 + # (0,VDL_VFT[10..1]) & !ACP_VIDEO_ON & !ATARI_SYNC; +-- ZÄHLER + LAST.CLK = PIXEL_CLK; + LAST = VHCNT[]==(H_TOTAL[]-2); + VHCNT[].CLK = PIXEL_CLK; + VHCNT[] = (VHCNT[] + 1) & !LAST; + VVCNT[].CLK = PIXEL_CLK; + VVCNT[].ENA = LAST; + VVCNT[] = (VVCNT[] + 1) & (VVCNT[]!=V_TOTAL[]-1); +-- DISPLAY ON OFF + DPO_ZL.CLK = PIXEL_CLK; + DPO_ZL = (VVCNT[]>RAND_OBEN[]-1) & (VVCNT[]=(VDIS_START[]-1)) & (VVCNT[]6/2 WORD RESP LONG ONLY + VR_WR.CLK = MAIN_CLK; + VR_WR = VIDEO_PLL_CONFIG_CS & !nFB_WR & !VR_BUSY & !VR_WR; + VR_RD = VIDEO_PLL_CONFIG_CS & nFB_WR & !VR_BUSY; + VR_DOUT[].CLK = MAIN_CLK; + VR_DOUT[].ENA = !VR_BUSY; + VR_DOUT[] = VR_D[]; + VR_FRQ[].CLK = MAIN_CLK; + VR_FRQ[].ENA = VR_WR & FB_ADR[8..0]==H"04"; + VR_FRQ[] = FB_AD[23..16]; +-- VIDEO PLL RECONFIG + VIDEO_PLL_RECONFIG_CS = !nFB_CS2 & FB_ADR[27..0]==H"800" & FB_B0; -- $(F)000'0800 + VIDEO_RECONFIG.CLK = MAIN_CLK; + VIDEO_RECONFIG = VIDEO_PLL_RECONFIG_CS & !nFB_WR & !VR_BUSY & !VIDEO_RECONFIG; +------------------------------------------------------------------------------------------------------------------------ + VIDEO_RAM_CTR[] = ACP_VCTR[31..16]; +-------------- COLOR MODE IM ACP SETZEN + COLOR1 = ACP_VCTR5 & !ACP_VCTR4 & !ACP_VCTR3 & !ACP_VCTR2 & ACP_VIDEO_ON; + COLOR8 = ACP_VCTR4 & !ACP_VCTR3 & !ACP_VCTR2 & ACP_VIDEO_ON; + COLOR16 = ACP_VCTR3 & !ACP_VCTR2 & ACP_VIDEO_ON; + COLOR24 = ACP_VCTR2 & ACP_VIDEO_ON; + ACP_CLUT = ACP_VIDEO_ON & (COLOR1 # COLOR8) # ST_VIDEO & COLOR1; +-- ST ODER FALCON SHIFT MODE SETZEN WENN WRITE X..SHIFT REGISTER + ACP_VCTR7 = FALCON_SHIFT_MODE_CS & !nFB_WR & !ACP_VIDEO_ON; + ACP_VCTR6 = ST_SHIFT_MODE_CS & !nFB_WR & !ACP_VIDEO_ON; + ACP_VCTR[7..6].ENA = FALCON_SHIFT_MODE_CS & !nFB_WR # ST_SHIFT_MODE_CS & !nFB_WR # ACP_VCTR_CS & FB_B3 & !nFB_WR & FB_AD0; + FALCON_VIDEO = ACP_VCTR7; + FALCON_CLUT = FALCON_VIDEO & !ACP_VIDEO_ON & !COLOR16; + ST_VIDEO = ACP_VCTR6; + ST_CLUT = ST_VIDEO & !ACP_VIDEO_ON & !FALCON_CLUT & !COLOR1; + CCSEL[].CLK = PIXEL_CLK; + CCSEL[] = B"000" & ST_CLUT -- ONLY FOR INFORMATION + # B"001" & FALCON_CLUT + # B"100" & ACP_CLUT + # B"101" & COLOR16 + # B"110" & COLOR24 + # B"111" & RAND_ON; +-- DIVERSE (VIDEO)-REGISTER ---------------------------- +-- RANDFARBE + CCR[].CLK = MAIN_CLK; + CCR_CS = !nFB_CS2 & FB_ADR[27..2]==H"101"; -- $404/4 + CCR[] = FB_AD[23..0]; + CCR[23..16].ENA = CCR_CS & FB_B1 & !nFB_WR; + CCR[15..8].ENA = CCR_CS & FB_B2 & !nFB_WR; + CCR[7..0].ENA = CCR_CS & FB_B3 & !nFB_WR; +--SYS CTR + SYS_CTR_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C003"; -- $8006/2 + SYS_CTR[].CLK = MAIN_CLK; + SYS_CTR[6..0] = FB_AD[22..16]; + SYS_CTR[6..0].ENA = SYS_CTR_CS & !nFB_WR & FB_B3; + BLITTER_ON = !SYS_CTR3; +--VDL_LOF + VDL_LOF_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C107"; -- $820E/2 + VDL_LOF[].CLK = MAIN_CLK; + VDL_LOF[] = FB_AD[31..16]; + VDL_LOF[15..8].ENA = VDL_LOF_CS & !nFB_WR & FB_B2; + VDL_LOF[7..0].ENA = VDL_LOF_CS & !nFB_WR & FB_B3; +--VDL_LWD + VDL_LWD_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C108"; -- $8210/2 + VDL_LWD[].CLK = MAIN_CLK; + VDL_LWD[] = FB_AD[31..16]; + VDL_LWD[15..8].ENA = VDL_LWD_CS & !nFB_WR & FB_B0; + VDL_LWD[7..0].ENA = VDL_LWD_CS & !nFB_WR & FB_B1; +-- HORIZONTAL +-- VDL_HHT + VDL_HHT_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C141"; -- $8282/2 + VDL_HHT[].CLK = MAIN_CLK; + VDL_HHT[] = FB_AD[27..16]; + VDL_HHT[11..8].ENA = VDL_HHT_CS & !nFB_WR & FB_B2; + VDL_HHT[7..0].ENA = VDL_HHT_CS & !nFB_WR & FB_B3; +-- VDL_HBE + VDL_HBE_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C143"; -- $8286/2 + VDL_HBE[].CLK = MAIN_CLK; + VDL_HBE[] = FB_AD[27..16]; + VDL_HBE[11..8].ENA = VDL_HBE_CS & !nFB_WR & FB_B2; + VDL_HBE[7..0].ENA = VDL_HBE_CS & !nFB_WR & FB_B3; +-- VDL_HDB + VDL_HDB_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C144"; -- $8288/2 + VDL_HDB[].CLK = MAIN_CLK; + VDL_HDB[] = FB_AD[27..16]; + VDL_HDB[11..8].ENA = VDL_HDB_CS & !nFB_WR & FB_B0; + VDL_HDB[7..0].ENA = VDL_HDB_CS & !nFB_WR & FB_B1; +-- VDL_HDE + VDL_HDE_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C145"; -- $828A/2 + VDL_HDE[].CLK = MAIN_CLK; + VDL_HDE[] = FB_AD[27..16]; + VDL_HDE[11..8].ENA = VDL_HDE_CS & !nFB_WR & FB_B2; + VDL_HDE[7..0].ENA = VDL_HDE_CS & !nFB_WR & FB_B3; +-- VDL_HBB + VDL_HBB_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C142"; -- $8284/2 + VDL_HBB[].CLK = MAIN_CLK; + VDL_HBB[] = FB_AD[27..16]; + VDL_HBB[11..8].ENA = VDL_HBB_CS & !nFB_WR & FB_B0; + VDL_HBB[7..0].ENA = VDL_HBB_CS & !nFB_WR & FB_B1; +-- VDL_HSS + VDL_HSS_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C146"; -- $828C/2 + VDL_HSS[].CLK = MAIN_CLK; + VDL_HSS[] = FB_AD[27..16]; + VDL_HSS[11..8].ENA = VDL_HSS_CS & !nFB_WR & FB_B0; + VDL_HSS[7..0].ENA = VDL_HSS_CS & !nFB_WR & FB_B1; +-- VERTIKAL +-- VDL_VBE + VDL_VBE_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C153"; -- $82A6/2 + VDL_VBE[].CLK = MAIN_CLK; + VDL_VBE[] = FB_AD[26..16]; + VDL_VBE[10..8].ENA = VDL_VBE_CS & !nFB_WR & FB_B2; + VDL_VBE[7..0].ENA = VDL_VBE_CS & !nFB_WR & FB_B3; +-- VDL_VDB + VDL_VDB_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C154"; -- $82A8/2 + VDL_VDB[].CLK = MAIN_CLK; + VDL_VDB[] = FB_AD[26..16]; + VDL_VDB[10..8].ENA = VDL_VDB_CS & !nFB_WR & FB_B0; + VDL_VDB[7..0].ENA = VDL_VDB_CS & !nFB_WR & FB_B1; +-- VDL_VDE + VDL_VDE_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C155"; -- $82AA/2 + VDL_VDE[].CLK = MAIN_CLK; + VDL_VDE[] = FB_AD[26..16]; + VDL_VDE[10..8].ENA = VDL_VDE_CS & !nFB_WR & FB_B2; + VDL_VDE[7..0].ENA = VDL_VDE_CS & !nFB_WR & FB_B3; +-- VDL_VBB + VDL_VBB_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C152"; -- $82A4/2 + VDL_VBB[].CLK = MAIN_CLK; + VDL_VBB[] = FB_AD[26..16]; + VDL_VBB[10..8].ENA = VDL_VBB_CS & !nFB_WR & FB_B0; + VDL_VBB[7..0].ENA = VDL_VBB_CS & !nFB_WR & FB_B1; +-- VDL_VSS + VDL_VSS_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C156"; -- $82AC/2 + VDL_VSS[].CLK = MAIN_CLK; + VDL_VSS[] = FB_AD[26..16]; + VDL_VSS[10..8].ENA = VDL_VSS_CS & !nFB_WR & FB_B0; + VDL_VSS[7..0].ENA = VDL_VSS_CS & !nFB_WR & FB_B1; +-- VDL_VFT + VDL_VFT_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C151"; -- $82A2/2 + VDL_VFT[].CLK = MAIN_CLK; + VDL_VFT[] = FB_AD[26..16]; + VDL_VFT[10..8].ENA = VDL_VFT_CS & !nFB_WR & FB_B2; + VDL_VFT[7..0].ENA = VDL_VFT_CS & !nFB_WR & FB_B3; +-- VDL_VCT + VDL_VCT_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C160"; -- $82C0/2 + VDL_VCT[].CLK = MAIN_CLK; + VDL_VCT[] = FB_AD[24..16]; + VDL_VCT[8].ENA = VDL_VCT_CS & !nFB_WR & FB_B0; + VDL_VCT[7..0].ENA = VDL_VCT_CS & !nFB_WR & FB_B1; +-- VDL_VMD + VDL_VMD_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C161"; -- $82C2/2 + VDL_VMD[].CLK = MAIN_CLK; + VDL_VMD[] = FB_AD[19..16]; + VDL_VMD[3..0].ENA = VDL_VMD_CS & !nFB_WR & FB_B3; +--- REGISTER OUT + FB_AD[31..16] = lpm_bustri_WORD( + ST_SHIFT_MODE_CS & (0,ST_SHIFT_MODE[],B"00000000") + # FALCON_SHIFT_MODE_CS & (0,FALCON_SHIFT_MODE[]) + # SYS_CTR_CS & (B"100000000",SYS_CTR[6..4],!BLITTER_RUN,SYS_CTR[2..0]) + # VDL_LOF_CS & VDL_LOF[] + # VDL_LWD_CS & VDL_LWD[] + # VDL_HBE_CS & (0,VDL_HBE[]) + # VDL_HDB_CS & (0,VDL_HDB[]) + # VDL_HDE_CS & (0,VDL_HDE[]) + # VDL_HBB_CS & (0,VDL_HBB[]) + # VDL_HSS_CS & (0,VDL_HSS[]) + # VDL_HHT_CS & (0,VDL_HHT[]) + # VDL_VBE_CS & (0,VDL_VBE[]) + # VDL_VDB_CS & (0,VDL_VDB[]) + # VDL_VDE_CS & (0,VDL_VDE[]) + # VDL_VBB_CS & (0,VDL_VBB[]) + # VDL_VSS_CS & (0,VDL_VSS[]) + # VDL_VFT_CS & (0,VDL_VFT[]) + # VDL_VCT_CS & (0,VDL_VCT[]) + # VDL_VMD_CS & (0,VDL_VMD[]) + # ACP_VCTR_CS & ACP_VCTR[31..16] + # ATARI_HH_CS & ATARI_HH[31..16] + # ATARI_VH_CS & ATARI_VH[31..16] + # ATARI_HL_CS & ATARI_HL[31..16] + # ATARI_VL_CS & ATARI_VL[31..16] + # CCR_CS & (0,CCR[23..16]) + # VIDEO_PLL_CONFIG_CS & (0,VR_DOUT[]) + # VIDEO_PLL_RECONFIG_CS & (VR_BUSY,B"0000",VR_WR,VR_RD,VIDEO_RECONFIG,H"FA") + ,(ST_SHIFT_MODE_CS # FALCON_SHIFT_MODE_CS # ACP_VCTR_CS # CCR_CS # SYS_CTR_CS # VDL_LOF_CS # VDL_LWD_CS + # VDL_HBE_CS # VDL_HDB_CS # VDL_HDE_CS # VDL_HBB_CS # VDL_HSS_CS # VDL_HHT_CS + # ATARI_HH_CS # ATARI_VH_CS # ATARI_HL_CS # ATARI_VL_CS # VIDEO_PLL_CONFIG_CS # VIDEO_PLL_RECONFIG_CS + # VDL_VBE_CS # VDL_VDB_CS # VDL_VDE_CS # VDL_VBB_CS # VDL_VSS_CS # VDL_VFT_CS # VDL_VCT_CS # VDL_VMD_CS) & !nFB_OE); + + FB_AD[15..0] = lpm_bustri_WORD( + ACP_VCTR_CS & ACP_VCTR[15..0] + # ATARI_HH_CS & ATARI_HH[15..0] + # ATARI_VH_CS & ATARI_VH[15..0] + # ATARI_HL_CS & ATARI_HL[15..0] + # ATARI_VL_CS & ATARI_VL[15..0] + # CCR_CS & CCR[15..0] + ,(ACP_VCTR_CS # CCR_CS # ATARI_HH_CS # ATARI_VH_CS # ATARI_HL_CS # ATARI_VL_CS ) & !nFB_OE); + + VIDEO_MOD_TA = CLUT_TA # ST_SHIFT_MODE_CS # FALCON_SHIFT_MODE_CS # ACP_VCTR_CS # SYS_CTR_CS # VDL_LOF_CS # VDL_LWD_CS + # VDL_HBE_CS # VDL_HDB_CS # VDL_HDE_CS # VDL_HBB_CS # VDL_HSS_CS # VDL_HHT_CS + # ATARI_HH_CS # ATARI_VH_CS # ATARI_HL_CS # ATARI_VL_CS + # VDL_VBE_CS # VDL_VDB_CS # VDL_VDE_CS # VDL_VBB_CS # VDL_VSS_CS # VDL_VFT_CS # VDL_VCT_CS # VDL_VMD_CS; + +-- VIDEO AUSGABE SETZEN + CLK17M.CLK = CLK33M; + CLK17M = !CLK17M; + CLK13M.CLK = CLK25M; + CLK13M = !CLK13M; + PIXEL_CLK = CLK13M & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & ( VDL_VMD2 & VDL_VCT2 # VDL_VCT0) + # CLK17M & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & ( VDL_VMD2 & !VDL_VCT2 # VDL_VCT0) + # CLK25M & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & !VDL_VMD2 & VDL_VCT2 & !VDL_VCT0 + # CLK33M & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & !VDL_VMD2 & !VDL_VCT2 & !VDL_VCT0 + # CLK25M & ACP_VIDEO_ON & ACP_VCTR[9..8]==B"00" + # CLK33M & ACP_VIDEO_ON & ACP_VCTR[9..8]==B"01" + # CLK_VIDEO & ACP_VIDEO_ON & ACP_VCTR[9]; +-------------------------------------------------------------- +-- HORIZONTALE SYNC LÄNGE in PIXEL_CLK +---------------------------------------------------------------- + HSY_LEN[].CLK = MAIN_CLK; + HSY_LEN[] = 14 & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & ( VDL_VMD2 & VDL_VCT2 # VDL_VCT0) + # 16 & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & ( VDL_VMD2 & !VDL_VCT2 # VDL_VCT0) + # 28 & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & !VDL_VMD2 & VDL_VCT2 & !VDL_VCT0 + # 32 & !ACP_VIDEO_ON & (FALCON_VIDEO # ST_VIDEO) & !VDL_VMD2 & !VDL_VCT2 & !VDL_VCT0 + # 28 & ACP_VIDEO_ON & ACP_VCTR[9..8]==B"00" + # 32 & ACP_VIDEO_ON & ACP_VCTR[9..8]==B"01" + # 16 + (0,VR_FRQ[7..1]) & ACP_VIDEO_ON & ACP_VCTR[9]; -- hsync puls length in pixeln=frequenz/ = 500ns + + MULF[] = 2 & !ST_VIDEO & VDL_VMD2 -- MULTIPLIKATIONS FAKTOR + # 4 & !ST_VIDEO & !VDL_VMD2 + # 16 & ST_VIDEO & VDL_VMD2 + # 32 & ST_VIDEO & !VDL_VMD2; + + + HDIS_LEN[] = 320 & VDL_VMD2 -- BREITE IN PIXELN + # 640 & !VDL_VMD2; + +-- DOPPELZEILENMODUS + DOP_ZEI.CLK = MAIN_CLK; + DOP_ZEI = VDL_VMD0 & ST_VIDEO; -- ZEILENVERDOPPELUNG EIN AUS + INTER_ZEI.CLK = PIXEL_CLK; + INTER_ZEI = DOP_ZEI & VVCNT0!=VDIS_START0 & VVCNT[]!=0 & VHCNT[]<(HDIS_END[]-1) -- EINSCHIEBEZEILE AUF "DOPPEL" ZEILEN UND ZEILE NULL WEGEN SYNC + # DOP_ZEI & VVCNT0==VDIS_START0 & VVCNT[]!=0 & VHCNT[]>(HDIS_END[]-2); -- EINSCHIEBEZEILE AUF "NORMAL" ZEILEN UND ZEILE NULL WEGEN SYNC + DOP_FIFO_CLR.CLK = PIXEL_CLK; + DOP_FIFO_CLR = INTER_ZEI & HSYNC_START # SYNC_PIX; -- DOPPELZEILENFIFO LÖSCHEN AM ENDE DER DOPPELZEILE UND BEI MAIN FIFO START + + RAND_LINKS[] = VDL_HBE[] & ACP_VIDEO_ON + # 21 & !ACP_VIDEO_ON & ATARI_SYNC & VDL_VMD2 + # 42 & !ACP_VIDEO_ON & ATARI_SYNC & !VDL_VMD2 + # VDL_HBE[] * (0,MULF[5..1]) & !ACP_VIDEO_ON & !ATARI_SYNC; -- + HDIS_START[] = VDL_HDB[] & ACP_VIDEO_ON + # RAND_LINKS[]+1 & !ACP_VIDEO_ON; -- + HDIS_END[] = VDL_HDE[] & ACP_VIDEO_ON + # RAND_LINKS[]+HDIS_LEN[] & !ACP_VIDEO_ON; -- + RAND_RECHTS[] = VDL_HBB[] & ACP_VIDEO_ON + # HDIS_END[]+1 & !ACP_VIDEO_ON; -- + HS_START[] = VDL_HSS[] & ACP_VIDEO_ON + # ATARI_HL[11..0] & !ACP_VIDEO_ON & ATARI_SYNC & VDL_VMD2 + # ATARI_HH[11..0] & !ACP_VIDEO_ON & ATARI_SYNC & !VDL_VMD2 + # (VDL_HHT[]+1+VDL_HSS[]) * (0,MULF[5..1]) & !ACP_VIDEO_ON & !ATARI_SYNC; -- + H_TOTAL[] = VDL_HHT[] & ACP_VIDEO_ON + # ATARI_HL[27..16] & !ACP_VIDEO_ON & ATARI_SYNC & VDL_VMD2 + # ATARI_HH[27..16] & !ACP_VIDEO_ON & ATARI_SYNC & !VDL_VMD2 + # (VDL_HHT[]+2) * (0,MULF[]) & !ACP_VIDEO_ON & !ATARI_SYNC; -- + + RAND_OBEN[] = VDL_VBE[] & ACP_VIDEO_ON + # 31 & !ACP_VIDEO_ON & ATARI_SYNC + # (0,VDL_VBE[10..1]) & !ACP_VIDEO_ON & !ATARI_SYNC; + VDIS_START[] = VDL_VDB[] & ACP_VIDEO_ON + # 32 & !ACP_VIDEO_ON & ATARI_SYNC + # (0,VDL_VDB[10..1])+1 & !ACP_VIDEO_ON & !ATARI_SYNC; + VDIS_END[] = VDL_VDE[] & ACP_VIDEO_ON + # 431 & !ACP_VIDEO_ON & ATARI_SYNC & ST_VIDEO + # 511 & !ACP_VIDEO_ON & ATARI_SYNC & !ST_VIDEO + # (0,VDL_VDE[10..1]) & !ACP_VIDEO_ON & !ATARI_SYNC; + RAND_UNTEN[] = VDL_VBB[] & ACP_VIDEO_ON + # VDIS_END[]+1 & !ACP_VIDEO_ON & ATARI_SYNC + # (0,VDL_VBB[10..1])+1 & !ACP_VIDEO_ON & !ATARI_SYNC; + VS_START[] = VDL_VSS[] & ACP_VIDEO_ON + # ATARI_VL[10..0] & !ACP_VIDEO_ON & ATARI_SYNC & VDL_VMD2 + # ATARI_VH[10..0] & !ACP_VIDEO_ON & ATARI_SYNC & !VDL_VMD2 + # (0,VDL_VSS[10..1]) & !ACP_VIDEO_ON & !ATARI_SYNC; + V_TOTAL[] = VDL_VFT[] & ACP_VIDEO_ON + # ATARI_VL[26..16] & !ACP_VIDEO_ON & ATARI_SYNC & VDL_VMD2 + # ATARI_VH[26..16] & !ACP_VIDEO_ON & ATARI_SYNC & !VDL_VMD2 + # (0,VDL_VFT[10..1]) & !ACP_VIDEO_ON & !ATARI_SYNC; +-- ZÄHLER + LAST.CLK = PIXEL_CLK; + LAST = VHCNT[]==(H_TOTAL[]-2); + VHCNT[].CLK = PIXEL_CLK; + VHCNT[] = (VHCNT[] + 1) & !LAST; + VVCNT[].CLK = PIXEL_CLK; + VVCNT[].ENA = LAST; + VVCNT[] = (VVCNT[] + 1) & (VVCNT[]!=V_TOTAL[]-1); +-- DISPLAY ON OFF + DPO_ZL.CLK = PIXEL_CLK; + DPO_ZL = (VVCNT[]>RAND_OBEN[]-1) & (VVCNT[]=(VDIS_START[]-1)) & (VVCNT[] + + + + + + + + + + + + + + + diff --git a/FPGA_by_Fredi/Video/altddio_bidir0.qip b/FPGA_by_Fredi/Video/altddio_bidir0.qip new file mode 100644 index 0000000..3339057 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_bidir0.qip @@ -0,0 +1,7 @@ +set_global_assignment -name IP_TOOL_NAME "ALTDDIO_BIDIR" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "altddio_bidir0.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_bidir0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_bidir0.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_bidir0.cmp"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_bidir0.ppf"] diff --git a/FPGA_by_Fredi/Video/altddio_bidir0.vhd b/FPGA_by_Fredi/Video/altddio_bidir0.vhd new file mode 100644 index 0000000..a0ae0e0 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_bidir0.vhd @@ -0,0 +1,172 @@ +-- megafunction wizard: %ALTDDIO_BIDIR% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altddio_bidir + +-- ============================================================ +-- File Name: altddio_bidir0.vhd +-- Megafunction Name(s): +-- altddio_bidir +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY altddio_bidir0 IS + PORT + ( + datain_h : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + datain_l : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + inclock : IN STD_LOGIC ; + oe : IN STD_LOGIC := '1'; + outclock : IN STD_LOGIC ; + combout : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); + dataout_h : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); + dataout_l : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); + padio : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); +END altddio_bidir0; + + +ARCHITECTURE SYN OF altddio_bidir0 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (31 DOWNTO 0); + SIGNAL sub_wire2 : STD_LOGIC_VECTOR (31 DOWNTO 0); + + + + COMPONENT altddio_bidir + GENERIC ( + extend_oe_disable : STRING; + implement_input_in_lcell : STRING; + intended_device_family : STRING; + invert_output : STRING; + lpm_type : STRING; + oe_reg : STRING; + power_up_high : STRING; + width : NATURAL + ); + PORT ( + outclock : IN STD_LOGIC ; + padio : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0); + inclock : IN STD_LOGIC ; + dataout_h : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); + oe : IN STD_LOGIC ; + datain_h : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + combout : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); + dataout_l : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); + datain_l : IN STD_LOGIC_VECTOR (31 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + dataout_h <= sub_wire0(31 DOWNTO 0); + combout <= sub_wire1(31 DOWNTO 0); + dataout_l <= sub_wire2(31 DOWNTO 0); + + altddio_bidir_component : altddio_bidir + GENERIC MAP ( + extend_oe_disable => "UNUSED", + implement_input_in_lcell => "ON", + intended_device_family => "Cyclone III", + invert_output => "OFF", + lpm_type => "altddio_bidir", + oe_reg => "UNUSED", + power_up_high => "OFF", + width => 32 + ) + PORT MAP ( + outclock => outclock, + inclock => inclock, + oe => oe, + datain_h => datain_h, + datain_l => datain_l, + dataout_h => sub_wire0, + combout => sub_wire1, + dataout_l => sub_wire2, + padio => padio + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ARESET_MODE NUMERIC "2" +-- Retrieval info: PRIVATE: CLKEN NUMERIC "0" +-- Retrieval info: PRIVATE: EXTEND_OE_DISABLE NUMERIC "0" +-- Retrieval info: PRIVATE: IMPLEMENT_INPUT_IN_LCELL NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: OE NUMERIC "1" +-- Retrieval info: PRIVATE: OE_REG NUMERIC "0" +-- Retrieval info: PRIVATE: POWER_UP_HIGH NUMERIC "0" +-- Retrieval info: PRIVATE: SRESET_MODE NUMERIC "2" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_COMBOUT NUMERIC "1" +-- Retrieval info: PRIVATE: USE_DATAOUT NUMERIC "1" +-- Retrieval info: PRIVATE: USE_DQS_UNDELAYOUT NUMERIC "0" +-- Retrieval info: PRIVATE: WIDTH NUMERIC "32" +-- Retrieval info: CONSTANT: EXTEND_OE_DISABLE STRING "UNUSED" +-- Retrieval info: CONSTANT: IMPLEMENT_INPUT_IN_LCELL STRING "ON" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: INVERT_OUTPUT STRING "OFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altddio_bidir" +-- Retrieval info: CONSTANT: OE_REG STRING "UNUSED" +-- Retrieval info: CONSTANT: POWER_UP_HIGH STRING "OFF" +-- Retrieval info: CONSTANT: WIDTH NUMERIC "32" +-- Retrieval info: USED_PORT: combout 0 0 32 0 OUTPUT NODEFVAL combout[31..0] +-- Retrieval info: USED_PORT: datain_h 0 0 32 0 INPUT NODEFVAL datain_h[31..0] +-- Retrieval info: USED_PORT: datain_l 0 0 32 0 INPUT NODEFVAL datain_l[31..0] +-- Retrieval info: USED_PORT: dataout_h 0 0 32 0 OUTPUT NODEFVAL dataout_h[31..0] +-- Retrieval info: USED_PORT: dataout_l 0 0 32 0 OUTPUT NODEFVAL dataout_l[31..0] +-- Retrieval info: USED_PORT: inclock 0 0 0 0 INPUT_CLK_EXT NODEFVAL inclock +-- Retrieval info: USED_PORT: oe 0 0 0 0 INPUT VCC oe +-- Retrieval info: USED_PORT: outclock 0 0 0 0 INPUT_CLK_EXT NODEFVAL outclock +-- Retrieval info: USED_PORT: padio 0 0 32 0 BIDIR NODEFVAL padio[31..0] +-- Retrieval info: CONNECT: @datain_h 0 0 32 0 datain_h 0 0 32 0 +-- Retrieval info: CONNECT: @datain_l 0 0 32 0 datain_l 0 0 32 0 +-- Retrieval info: CONNECT: padio 0 0 32 0 @padio 0 0 32 0 +-- Retrieval info: CONNECT: @outclock 0 0 0 0 outclock 0 0 0 0 +-- Retrieval info: CONNECT: @oe 0 0 0 0 oe 0 0 0 0 +-- Retrieval info: CONNECT: dataout_h 0 0 32 0 @dataout_h 0 0 32 0 +-- Retrieval info: CONNECT: dataout_l 0 0 32 0 @dataout_l 0 0 32 0 +-- Retrieval info: CONNECT: @inclock 0 0 0 0 inclock 0 0 0 0 +-- Retrieval info: CONNECT: combout 0 0 32 0 @combout 0 0 32 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_bidir0.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_bidir0.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_bidir0.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_bidir0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_bidir0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_bidir0_inst.vhd FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/Video/altddio_out0.bsf b/FPGA_by_Fredi/Video/altddio_out0.bsf new file mode 100644 index 0000000..6554c2f --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out0.bsf @@ -0,0 +1,64 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 232 120) + (text "altddio_out0" (rect 81 1 163 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 104 25 116)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "datain_h[3..0]" (rect 0 0 76 14)(font "Arial" (font_size 8))) + (text "datain_h[3..0]" (rect 4 11 70 24)(font "Arial" (font_size 8))) + (line (pt 0 24)(pt 88 24)(line_width 3)) + ) + (port + (pt 0 40) + (input) + (text "datain_l[3..0]" (rect 0 0 71 14)(font "Arial" (font_size 8))) + (text "datain_l[3..0]" (rect 4 27 67 40)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 88 40)(line_width 3)) + ) + (port + (pt 0 56) + (input) + (text "outclock" (rect 0 0 47 14)(font "Arial" (font_size 8))) + (text "outclock" (rect 4 43 42 56)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 88 56)(line_width 1)) + ) + (port + (pt 232 24) + (output) + (text "dataout[3..0]" (rect 0 0 70 14)(font "Arial" (font_size 8))) + (text "dataout[3..0]" (rect 169 11 229 24)(font "Arial" (font_size 8))) + (line (pt 232 24)(pt 152 24)(line_width 3)) + ) + (drawing + (text "ddio" (rect 110 27 131 40)(font "Arial" (font_size 8))) + (text "output" (rect 105 42 135 55)(font "Arial" (font_size 8))) + (text "power up" (rect 92 74 129 86)(font "Arial" )) + (text "high" (rect 92 84 109 96)(font "Arial" )) + (line (pt 88 16)(pt 152 16)(line_width 1)) + (line (pt 152 16)(pt 152 96)(line_width 1)) + (line (pt 152 96)(pt 88 96)(line_width 1)) + (line (pt 88 96)(pt 88 16)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/altddio_out0.cmp b/FPGA_by_Fredi/Video/altddio_out0.cmp new file mode 100644 index 0000000..df70a5a --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out0.cmp @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component altddio_out0 + PORT + ( + datain_h : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + datain_l : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + outclock : IN STD_LOGIC ; + dataout : OUT STD_LOGIC_VECTOR (3 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/altddio_out0.inc b/FPGA_by_Fredi/Video/altddio_out0.inc new file mode 100644 index 0000000..f534925 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out0.inc @@ -0,0 +1,25 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION altddio_out0 +( + datain_h[3..0], + datain_l[3..0], + outclock +) + +RETURNS ( + dataout[3..0] +); diff --git a/FPGA_by_Fredi/Video/altddio_out0.ppf b/FPGA_by_Fredi/Video/altddio_out0.ppf new file mode 100644 index 0000000..3f3cfb5 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out0.ppf @@ -0,0 +1,11 @@ + + + + + + + + + + + diff --git a/FPGA_by_Fredi/Video/altddio_out0.qip b/FPGA_by_Fredi/Video/altddio_out0.qip new file mode 100644 index 0000000..8193856 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out0.qip @@ -0,0 +1,7 @@ +set_global_assignment -name IP_TOOL_NAME "ALTDDIO_OUT" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "altddio_out0.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out0.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out0.cmp"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out0.ppf"] diff --git a/FPGA_by_Fredi/Video/altddio_out0.vhd b/FPGA_by_Fredi/Video/altddio_out0.vhd new file mode 100644 index 0000000..f129798 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out0.vhd @@ -0,0 +1,136 @@ +-- megafunction wizard: %ALTDDIO_OUT% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altddio_out + +-- ============================================================ +-- File Name: altddio_out0.vhd +-- Megafunction Name(s): +-- altddio_out +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY altddio_out0 IS + PORT + ( + datain_h : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + datain_l : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + outclock : IN STD_LOGIC ; + dataout : OUT STD_LOGIC_VECTOR (3 DOWNTO 0) + ); +END altddio_out0; + + +ARCHITECTURE SYN OF altddio_out0 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (3 DOWNTO 0); + + + + COMPONENT altddio_out + GENERIC ( + extend_oe_disable : STRING; + intended_device_family : STRING; + invert_output : STRING; + lpm_type : STRING; + oe_reg : STRING; + power_up_high : STRING; + width : NATURAL + ); + PORT ( + dataout : OUT STD_LOGIC_VECTOR (3 DOWNTO 0); + outclock : IN STD_LOGIC ; + datain_h : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + datain_l : IN STD_LOGIC_VECTOR (3 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + dataout <= sub_wire0(3 DOWNTO 0); + + altddio_out_component : altddio_out + GENERIC MAP ( + extend_oe_disable => "UNUSED", + intended_device_family => "Cyclone III", + invert_output => "ON", + lpm_type => "altddio_out", + oe_reg => "UNUSED", + power_up_high => "ON", + width => 4 + ) + PORT MAP ( + outclock => outclock, + datain_h => datain_h, + datain_l => datain_l, + dataout => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ARESET_MODE NUMERIC "2" +-- Retrieval info: PRIVATE: CLKEN NUMERIC "0" +-- Retrieval info: PRIVATE: EXTEND_OE_DISABLE NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: OE NUMERIC "0" +-- Retrieval info: PRIVATE: OE_REG NUMERIC "0" +-- Retrieval info: PRIVATE: POWER_UP_HIGH NUMERIC "1" +-- Retrieval info: PRIVATE: SRESET_MODE NUMERIC "2" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: WIDTH NUMERIC "4" +-- Retrieval info: CONSTANT: EXTEND_OE_DISABLE STRING "UNUSED" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: INVERT_OUTPUT STRING "ON" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altddio_out" +-- Retrieval info: CONSTANT: OE_REG STRING "UNUSED" +-- Retrieval info: CONSTANT: POWER_UP_HIGH STRING "ON" +-- Retrieval info: CONSTANT: WIDTH NUMERIC "4" +-- Retrieval info: USED_PORT: datain_h 0 0 4 0 INPUT NODEFVAL datain_h[3..0] +-- Retrieval info: USED_PORT: datain_l 0 0 4 0 INPUT NODEFVAL datain_l[3..0] +-- Retrieval info: USED_PORT: dataout 0 0 4 0 OUTPUT NODEFVAL dataout[3..0] +-- Retrieval info: USED_PORT: outclock 0 0 0 0 INPUT_CLK_EXT NODEFVAL outclock +-- Retrieval info: CONNECT: @datain_h 0 0 4 0 datain_h 0 0 4 0 +-- Retrieval info: CONNECT: @datain_l 0 0 4 0 datain_l 0 0 4 0 +-- Retrieval info: CONNECT: dataout 0 0 4 0 @dataout 0 0 4 0 +-- Retrieval info: CONNECT: @outclock 0 0 0 0 outclock 0 0 0 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out0.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out0.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out0.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out0_inst.vhd FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/Video/altddio_out1.bsf b/FPGA_by_Fredi/Video/altddio_out1.bsf new file mode 100644 index 0000000..8289852 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out1.bsf @@ -0,0 +1,64 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 232 120) + (text "altddio_out1" (rect 81 1 163 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 104 25 116)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "datain_h" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "datain_h" (rect 4 11 46 24)(font "Arial" (font_size 8))) + (line (pt 0 24)(pt 88 24)(line_width 1)) + ) + (port + (pt 0 40) + (input) + (text "datain_l" (rect 0 0 43 14)(font "Arial" (font_size 8))) + (text "datain_l" (rect 4 27 43 40)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 88 40)(line_width 1)) + ) + (port + (pt 0 56) + (input) + (text "outclock" (rect 0 0 47 14)(font "Arial" (font_size 8))) + (text "outclock" (rect 4 43 42 56)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 88 56)(line_width 1)) + ) + (port + (pt 232 24) + (output) + (text "dataout" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "dataout" (rect 193 11 229 24)(font "Arial" (font_size 8))) + (line (pt 232 24)(pt 152 24)(line_width 1)) + ) + (drawing + (text "ddio" (rect 110 27 131 40)(font "Arial" (font_size 8))) + (text "output" (rect 105 42 135 55)(font "Arial" (font_size 8))) + (text "power up" (rect 92 74 129 86)(font "Arial" )) + (text "low" (rect 92 84 105 96)(font "Arial" )) + (line (pt 88 16)(pt 152 16)(line_width 1)) + (line (pt 152 16)(pt 152 96)(line_width 1)) + (line (pt 152 96)(pt 88 96)(line_width 1)) + (line (pt 88 96)(pt 88 16)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/altddio_out1.cmp b/FPGA_by_Fredi/Video/altddio_out1.cmp new file mode 100644 index 0000000..cdb7766 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out1.cmp @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component altddio_out1 + PORT + ( + datain_h : IN STD_LOGIC ; + datain_l : IN STD_LOGIC ; + outclock : IN STD_LOGIC ; + dataout : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/Video/altddio_out1.inc b/FPGA_by_Fredi/Video/altddio_out1.inc new file mode 100644 index 0000000..4d50b26 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out1.inc @@ -0,0 +1,25 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION altddio_out1 +( + datain_h, + datain_l, + outclock +) + +RETURNS ( + dataout +); diff --git a/FPGA_by_Fredi/Video/altddio_out1.ppf b/FPGA_by_Fredi/Video/altddio_out1.ppf new file mode 100644 index 0000000..9772cd3 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out1.ppf @@ -0,0 +1,11 @@ + + + + + + + + + + + diff --git a/FPGA_by_Fredi/Video/altddio_out1.qip b/FPGA_by_Fredi/Video/altddio_out1.qip new file mode 100644 index 0000000..606e0b7 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out1.qip @@ -0,0 +1,7 @@ +set_global_assignment -name IP_TOOL_NAME "ALTDDIO_OUT" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "altddio_out1.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out1.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out1.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out1.cmp"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out1.ppf"] diff --git a/FPGA_by_Fredi/Video/altddio_out1.vhd b/FPGA_by_Fredi/Video/altddio_out1.vhd new file mode 100644 index 0000000..cb76474 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out1.vhd @@ -0,0 +1,146 @@ +-- megafunction wizard: %ALTDDIO_OUT% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altddio_out + +-- ============================================================ +-- File Name: altddio_out1.vhd +-- Megafunction Name(s): +-- altddio_out +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY altddio_out1 IS + PORT + ( + datain_h : IN STD_LOGIC ; + datain_l : IN STD_LOGIC ; + outclock : IN STD_LOGIC ; + dataout : OUT STD_LOGIC + ); +END altddio_out1; + + +ARCHITECTURE SYN OF altddio_out1 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC ; + SIGNAL sub_wire2 : STD_LOGIC ; + SIGNAL sub_wire3 : STD_LOGIC_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire4 : STD_LOGIC ; + SIGNAL sub_wire5 : STD_LOGIC_VECTOR (0 DOWNTO 0); + + + + COMPONENT altddio_out + GENERIC ( + extend_oe_disable : STRING; + intended_device_family : STRING; + invert_output : STRING; + lpm_type : STRING; + oe_reg : STRING; + power_up_high : STRING; + width : NATURAL + ); + PORT ( + dataout : OUT STD_LOGIC_VECTOR (0 DOWNTO 0); + outclock : IN STD_LOGIC ; + datain_h : IN STD_LOGIC_VECTOR (0 DOWNTO 0); + datain_l : IN STD_LOGIC_VECTOR (0 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + sub_wire1 <= sub_wire0(0); + dataout <= sub_wire1; + sub_wire2 <= datain_h; + sub_wire3(0) <= sub_wire2; + sub_wire4 <= datain_l; + sub_wire5(0) <= sub_wire4; + + altddio_out_component : altddio_out + GENERIC MAP ( + extend_oe_disable => "UNUSED", + intended_device_family => "Cyclone III", + invert_output => "OFF", + lpm_type => "altddio_out", + oe_reg => "UNUSED", + power_up_high => "OFF", + width => 1 + ) + PORT MAP ( + outclock => outclock, + datain_h => sub_wire3, + datain_l => sub_wire5, + dataout => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ARESET_MODE NUMERIC "2" +-- Retrieval info: PRIVATE: CLKEN NUMERIC "0" +-- Retrieval info: PRIVATE: EXTEND_OE_DISABLE NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: OE NUMERIC "0" +-- Retrieval info: PRIVATE: OE_REG NUMERIC "0" +-- Retrieval info: PRIVATE: POWER_UP_HIGH NUMERIC "0" +-- Retrieval info: PRIVATE: SRESET_MODE NUMERIC "2" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: WIDTH NUMERIC "1" +-- Retrieval info: CONSTANT: EXTEND_OE_DISABLE STRING "UNUSED" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: INVERT_OUTPUT STRING "OFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altddio_out" +-- Retrieval info: CONSTANT: OE_REG STRING "UNUSED" +-- Retrieval info: CONSTANT: POWER_UP_HIGH STRING "OFF" +-- Retrieval info: CONSTANT: WIDTH NUMERIC "1" +-- Retrieval info: USED_PORT: datain_h 0 0 0 0 INPUT NODEFVAL datain_h +-- Retrieval info: USED_PORT: datain_l 0 0 0 0 INPUT NODEFVAL datain_l +-- Retrieval info: USED_PORT: dataout 0 0 0 0 OUTPUT NODEFVAL dataout +-- Retrieval info: USED_PORT: outclock 0 0 0 0 INPUT_CLK_EXT NODEFVAL outclock +-- Retrieval info: CONNECT: @datain_h 0 0 1 0 datain_h 0 0 0 0 +-- Retrieval info: CONNECT: @datain_l 0 0 1 0 datain_l 0 0 0 0 +-- Retrieval info: CONNECT: dataout 0 0 0 0 @dataout 0 0 1 0 +-- Retrieval info: CONNECT: @outclock 0 0 0 0 outclock 0 0 0 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out1.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out1.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out1.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out1.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out1.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out1_inst.vhd FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/Video/altddio_out2.bsf b/FPGA_by_Fredi/Video/altddio_out2.bsf new file mode 100644 index 0000000..ff039ee --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out2.bsf @@ -0,0 +1,64 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 232 120) + (text "altddio_out2" (rect 81 1 163 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 104 25 116)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "datain_h[23..0]" (rect 0 0 83 14)(font "Arial" (font_size 8))) + (text "datain_h[23..0]" (rect 4 11 76 24)(font "Arial" (font_size 8))) + (line (pt 0 24)(pt 88 24)(line_width 3)) + ) + (port + (pt 0 40) + (input) + (text "datain_l[23..0]" (rect 0 0 79 14)(font "Arial" (font_size 8))) + (text "datain_l[23..0]" (rect 4 27 73 40)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 88 40)(line_width 3)) + ) + (port + (pt 0 56) + (input) + (text "outclock" (rect 0 0 47 14)(font "Arial" (font_size 8))) + (text "outclock" (rect 4 43 42 56)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 88 56)(line_width 1)) + ) + (port + (pt 232 24) + (output) + (text "dataout[23..0]" (rect 0 0 77 14)(font "Arial" (font_size 8))) + (text "dataout[23..0]" (rect 163 11 229 24)(font "Arial" (font_size 8))) + (line (pt 232 24)(pt 152 24)(line_width 3)) + ) + (drawing + (text "ddio" (rect 110 27 131 40)(font "Arial" (font_size 8))) + (text "output" (rect 105 42 135 55)(font "Arial" (font_size 8))) + (text "power up" (rect 92 74 129 86)(font "Arial" )) + (text "low" (rect 92 84 105 96)(font "Arial" )) + (line (pt 88 16)(pt 152 16)(line_width 1)) + (line (pt 152 16)(pt 152 96)(line_width 1)) + (line (pt 152 96)(pt 88 96)(line_width 1)) + (line (pt 88 96)(pt 88 16)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/altddio_out2.cmp b/FPGA_by_Fredi/Video/altddio_out2.cmp new file mode 100644 index 0000000..ad8aa55 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out2.cmp @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component altddio_out2 + PORT + ( + datain_h : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + datain_l : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + outclock : IN STD_LOGIC ; + dataout : OUT STD_LOGIC_VECTOR (23 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/altddio_out2.inc b/FPGA_by_Fredi/Video/altddio_out2.inc new file mode 100644 index 0000000..2257c30 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out2.inc @@ -0,0 +1,25 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION altddio_out2 +( + datain_h[23..0], + datain_l[23..0], + outclock +) + +RETURNS ( + dataout[23..0] +); diff --git a/FPGA_by_Fredi/Video/altddio_out2.ppf b/FPGA_by_Fredi/Video/altddio_out2.ppf new file mode 100644 index 0000000..93df472 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out2.ppf @@ -0,0 +1,11 @@ + + + + + + + + + + + diff --git a/FPGA_by_Fredi/Video/altddio_out2.qip b/FPGA_by_Fredi/Video/altddio_out2.qip new file mode 100644 index 0000000..d72d5ce --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out2.qip @@ -0,0 +1,7 @@ +set_global_assignment -name IP_TOOL_NAME "ALTDDIO_OUT" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "altddio_out2.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out2.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out2.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out2.cmp"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out2.ppf"] diff --git a/FPGA_by_Fredi/Video/altddio_out2.vhd b/FPGA_by_Fredi/Video/altddio_out2.vhd new file mode 100644 index 0000000..30a8586 --- /dev/null +++ b/FPGA_by_Fredi/Video/altddio_out2.vhd @@ -0,0 +1,136 @@ +-- megafunction wizard: %ALTDDIO_OUT% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altddio_out + +-- ============================================================ +-- File Name: altddio_out2.vhd +-- Megafunction Name(s): +-- altddio_out +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY altddio_out2 IS + PORT + ( + datain_h : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + datain_l : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + outclock : IN STD_LOGIC ; + dataout : OUT STD_LOGIC_VECTOR (23 DOWNTO 0) + ); +END altddio_out2; + + +ARCHITECTURE SYN OF altddio_out2 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (23 DOWNTO 0); + + + + COMPONENT altddio_out + GENERIC ( + extend_oe_disable : STRING; + intended_device_family : STRING; + invert_output : STRING; + lpm_type : STRING; + oe_reg : STRING; + power_up_high : STRING; + width : NATURAL + ); + PORT ( + dataout : OUT STD_LOGIC_VECTOR (23 DOWNTO 0); + outclock : IN STD_LOGIC ; + datain_h : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + datain_l : IN STD_LOGIC_VECTOR (23 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + dataout <= sub_wire0(23 DOWNTO 0); + + altddio_out_component : altddio_out + GENERIC MAP ( + extend_oe_disable => "UNUSED", + intended_device_family => "Cyclone III", + invert_output => "OFF", + lpm_type => "altddio_out", + oe_reg => "UNUSED", + power_up_high => "OFF", + width => 24 + ) + PORT MAP ( + outclock => outclock, + datain_h => datain_h, + datain_l => datain_l, + dataout => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ARESET_MODE NUMERIC "2" +-- Retrieval info: PRIVATE: CLKEN NUMERIC "0" +-- Retrieval info: PRIVATE: EXTEND_OE_DISABLE NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: OE NUMERIC "0" +-- Retrieval info: PRIVATE: OE_REG NUMERIC "0" +-- Retrieval info: PRIVATE: POWER_UP_HIGH NUMERIC "0" +-- Retrieval info: PRIVATE: SRESET_MODE NUMERIC "2" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: WIDTH NUMERIC "24" +-- Retrieval info: CONSTANT: EXTEND_OE_DISABLE STRING "UNUSED" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: INVERT_OUTPUT STRING "OFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altddio_out" +-- Retrieval info: CONSTANT: OE_REG STRING "UNUSED" +-- Retrieval info: CONSTANT: POWER_UP_HIGH STRING "OFF" +-- Retrieval info: CONSTANT: WIDTH NUMERIC "24" +-- Retrieval info: USED_PORT: datain_h 0 0 24 0 INPUT NODEFVAL datain_h[23..0] +-- Retrieval info: USED_PORT: datain_l 0 0 24 0 INPUT NODEFVAL datain_l[23..0] +-- Retrieval info: USED_PORT: dataout 0 0 24 0 OUTPUT NODEFVAL dataout[23..0] +-- Retrieval info: USED_PORT: outclock 0 0 0 0 INPUT_CLK_EXT NODEFVAL outclock +-- Retrieval info: CONNECT: @datain_h 0 0 24 0 datain_h 0 0 24 0 +-- Retrieval info: CONNECT: @datain_l 0 0 24 0 datain_l 0 0 24 0 +-- Retrieval info: CONNECT: dataout 0 0 24 0 @dataout 0 0 24 0 +-- Retrieval info: CONNECT: @outclock 0 0 0 0 outclock 0 0 0 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out2.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out2.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out2.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out2.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out2.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out2_inst.vhd FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/Video/altdpram0.bsf b/FPGA_by_Fredi/Video/altdpram0.bsf new file mode 100644 index 0000000..e0d3ce3 --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram0.bsf @@ -0,0 +1,173 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 256 208) + (text "altdpram0" (rect 100 1 167 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 192 25 204)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data_a[2..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data_a[2..0]" (rect 4 19 61 32)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 112 32)(line_width 3)) + ) + (port + (pt 0 48) + (input) + (text "address_a[3..0]" (rect 0 0 89 14)(font "Arial" (font_size 8))) + (text "address_a[3..0]" (rect 4 35 75 48)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 112 48)(line_width 3)) + ) + (port + (pt 0 64) + (input) + (text "wren_a" (rect 0 0 44 14)(font "Arial" (font_size 8))) + (text "wren_a" (rect 4 51 38 64)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 112 64)(line_width 1)) + ) + (port + (pt 0 96) + (input) + (text "data_b[2..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data_b[2..0]" (rect 4 83 61 96)(font "Arial" (font_size 8))) + (line (pt 0 96)(pt 112 96)(line_width 3)) + ) + (port + (pt 0 112) + (input) + (text "address_b[3..0]" (rect 0 0 89 14)(font "Arial" (font_size 8))) + (text "address_b[3..0]" (rect 4 99 75 112)(font "Arial" (font_size 8))) + (line (pt 0 112)(pt 112 112)(line_width 3)) + ) + (port + (pt 0 128) + (input) + (text "wren_b" (rect 0 0 44 14)(font "Arial" (font_size 8))) + (text "wren_b" (rect 4 115 38 128)(font "Arial" (font_size 8))) + (line (pt 0 128)(pt 112 128)(line_width 1)) + ) + (port + (pt 0 160) + (input) + (text "clock_a" (rect 0 0 43 14)(font "Arial" (font_size 8))) + (text "clock_a" (rect 4 147 39 160)(font "Arial" (font_size 8))) + (line (pt 0 160)(pt 176 160)(line_width 1)) + ) + (port + (pt 0 176) + (input) + (text "clock_b" (rect 0 0 43 14)(font "Arial" (font_size 8))) + (text "clock_b" (rect 4 163 39 176)(font "Arial" (font_size 8))) + (line (pt 0 176)(pt 181 176)(line_width 1)) + ) + (port + (pt 256 32) + (output) + (text "q_a[2..0]" (rect 0 0 49 14)(font "Arial" (font_size 8))) + (text "q_a[2..0]" (rect 211 19 253 32)(font "Arial" (font_size 8))) + (line (pt 256 32)(pt 192 32)(line_width 3)) + ) + (port + (pt 256 96) + (output) + (text "q_b[2..0]" (rect 0 0 49 14)(font "Arial" (font_size 8))) + (text "q_b[2..0]" (rect 211 83 253 96)(font "Arial" (font_size 8))) + (line (pt 256 96)(pt 192 96)(line_width 3)) + ) + (drawing + (text "16 Word(s)" (rect 136 61 148 107)(font "Arial" )(vertical)) + (text "RAM" (rect 149 74 161 94)(font "Arial" )(vertical)) + (text "Block Type: AUTO" (rect 41 188 119 200)(font "Arial" )) + (line (pt 128 24)(pt 168 24)(line_width 1)) + (line (pt 168 24)(pt 168 144)(line_width 1)) + (line (pt 168 144)(pt 128 144)(line_width 1)) + (line (pt 128 144)(pt 128 24)(line_width 1)) + (line (pt 112 27)(pt 120 27)(line_width 1)) + (line (pt 120 27)(pt 120 39)(line_width 1)) + (line (pt 120 39)(pt 112 39)(line_width 1)) + (line (pt 112 39)(pt 112 27)(line_width 1)) + (line (pt 112 34)(pt 114 36)(line_width 1)) + (line (pt 114 36)(pt 112 38)(line_width 1)) + (line (pt 92 36)(pt 112 36)(line_width 1)) + (line (pt 120 32)(pt 128 32)(line_width 3)) + (line (pt 112 43)(pt 120 43)(line_width 1)) + (line (pt 120 43)(pt 120 55)(line_width 1)) + (line (pt 120 55)(pt 112 55)(line_width 1)) + (line (pt 112 55)(pt 112 43)(line_width 1)) + (line (pt 112 50)(pt 114 52)(line_width 1)) + (line (pt 114 52)(pt 112 54)(line_width 1)) + (line (pt 92 52)(pt 112 52)(line_width 1)) + (line (pt 120 48)(pt 128 48)(line_width 3)) + (line (pt 112 59)(pt 120 59)(line_width 1)) + (line (pt 120 59)(pt 120 71)(line_width 1)) + (line (pt 120 71)(pt 112 71)(line_width 1)) + (line (pt 112 71)(pt 112 59)(line_width 1)) + (line (pt 112 66)(pt 114 68)(line_width 1)) + (line (pt 114 68)(pt 112 70)(line_width 1)) + (line (pt 92 68)(pt 112 68)(line_width 1)) + (line (pt 120 64)(pt 128 64)(line_width 1)) + (line (pt 112 91)(pt 120 91)(line_width 1)) + (line (pt 120 91)(pt 120 103)(line_width 1)) + (line (pt 120 103)(pt 112 103)(line_width 1)) + (line (pt 112 103)(pt 112 91)(line_width 1)) + (line (pt 112 98)(pt 114 100)(line_width 1)) + (line (pt 114 100)(pt 112 102)(line_width 1)) + (line (pt 104 100)(pt 112 100)(line_width 1)) + (line (pt 120 96)(pt 128 96)(line_width 3)) + (line (pt 112 107)(pt 120 107)(line_width 1)) + (line (pt 120 107)(pt 120 119)(line_width 1)) + (line (pt 120 119)(pt 112 119)(line_width 1)) + (line (pt 112 119)(pt 112 107)(line_width 1)) + (line (pt 112 114)(pt 114 116)(line_width 1)) + (line (pt 114 116)(pt 112 118)(line_width 1)) + (line (pt 104 116)(pt 112 116)(line_width 1)) + (line (pt 120 112)(pt 128 112)(line_width 3)) + (line (pt 112 123)(pt 120 123)(line_width 1)) + (line (pt 120 123)(pt 120 135)(line_width 1)) + (line (pt 120 135)(pt 112 135)(line_width 1)) + (line (pt 112 135)(pt 112 123)(line_width 1)) + (line (pt 112 130)(pt 114 132)(line_width 1)) + (line (pt 114 132)(pt 112 134)(line_width 1)) + (line (pt 104 132)(pt 112 132)(line_width 1)) + (line (pt 120 128)(pt 128 128)(line_width 1)) + (line (pt 92 36)(pt 92 161)(line_width 1)) + (line (pt 176 36)(pt 176 161)(line_width 1)) + (line (pt 104 100)(pt 104 177)(line_width 1)) + (line (pt 181 100)(pt 181 177)(line_width 1)) + (line (pt 184 27)(pt 192 27)(line_width 1)) + (line (pt 192 27)(pt 192 39)(line_width 1)) + (line (pt 192 39)(pt 184 39)(line_width 1)) + (line (pt 184 39)(pt 184 27)(line_width 1)) + (line (pt 184 34)(pt 186 36)(line_width 1)) + (line (pt 186 36)(pt 184 38)(line_width 1)) + (line (pt 176 36)(pt 184 36)(line_width 1)) + (line (pt 168 32)(pt 184 32)(line_width 3)) + (line (pt 184 91)(pt 192 91)(line_width 1)) + (line (pt 192 91)(pt 192 103)(line_width 1)) + (line (pt 192 103)(pt 184 103)(line_width 1)) + (line (pt 184 103)(pt 184 91)(line_width 1)) + (line (pt 184 98)(pt 186 100)(line_width 1)) + (line (pt 186 100)(pt 184 102)(line_width 1)) + (line (pt 181 100)(pt 184 100)(line_width 1)) + (line (pt 168 96)(pt 184 96)(line_width 3)) + ) +) diff --git a/FPGA_by_Fredi/Video/altdpram0.cmp b/FPGA_by_Fredi/Video/altdpram0.cmp new file mode 100644 index 0000000..566f5cd --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram0.cmp @@ -0,0 +1,30 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component altdpram0 + PORT + ( + address_a : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + address_b : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + clock_a : IN STD_LOGIC ; + clock_b : IN STD_LOGIC ; + data_a : IN STD_LOGIC_VECTOR (2 DOWNTO 0); + data_b : IN STD_LOGIC_VECTOR (2 DOWNTO 0); + wren_a : IN STD_LOGIC := '1'; + wren_b : IN STD_LOGIC := '1'; + q_a : OUT STD_LOGIC_VECTOR (2 DOWNTO 0); + q_b : OUT STD_LOGIC_VECTOR (2 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/altdpram0.inc b/FPGA_by_Fredi/Video/altdpram0.inc new file mode 100644 index 0000000..828067d --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram0.inc @@ -0,0 +1,31 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION altdpram0 +( + address_a[3..0], + address_b[3..0], + clock_a, + clock_b, + data_a[2..0], + data_b[2..0], + wren_a, + wren_b +) + +RETURNS ( + q_a[2..0], + q_b[2..0] +); diff --git a/FPGA_by_Fredi/Video/altdpram0.qip b/FPGA_by_Fredi/Video/altdpram0.qip new file mode 100644 index 0000000..e4d02ab --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram0.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_RAM_DP+" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "altdpram0.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altdpram0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altdpram0.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altdpram0.cmp"] diff --git a/FPGA_by_Fredi/Video/altdpram0.vhd b/FPGA_by_Fredi/Video/altdpram0.vhd new file mode 100644 index 0000000..c883f02 --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram0.vhd @@ -0,0 +1,273 @@ +-- megafunction wizard: %LPM_RAM_DP+% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altsyncram + +-- ============================================================ +-- File Name: altdpram0.vhd +-- Megafunction Name(s): +-- altsyncram +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY altdpram0 IS + PORT + ( + address_a : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + address_b : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + clock_a : IN STD_LOGIC ; + clock_b : IN STD_LOGIC ; + data_a : IN STD_LOGIC_VECTOR (2 DOWNTO 0); + data_b : IN STD_LOGIC_VECTOR (2 DOWNTO 0); + wren_a : IN STD_LOGIC := '1'; + wren_b : IN STD_LOGIC := '1'; + q_a : OUT STD_LOGIC_VECTOR (2 DOWNTO 0); + q_b : OUT STD_LOGIC_VECTOR (2 DOWNTO 0) + ); +END altdpram0; + + +ARCHITECTURE SYN OF altdpram0 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (2 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (2 DOWNTO 0); + + + + COMPONENT altsyncram + GENERIC ( + address_reg_b : STRING; + clock_enable_input_a : STRING; + clock_enable_input_b : STRING; + clock_enable_output_a : STRING; + clock_enable_output_b : STRING; + indata_reg_b : STRING; + intended_device_family : STRING; + lpm_type : STRING; + numwords_a : NATURAL; + numwords_b : NATURAL; + operation_mode : STRING; + outdata_aclr_a : STRING; + outdata_aclr_b : STRING; + outdata_reg_a : STRING; + outdata_reg_b : STRING; + power_up_uninitialized : STRING; + read_during_write_mode_port_a : STRING; + read_during_write_mode_port_b : STRING; + widthad_a : NATURAL; + widthad_b : NATURAL; + width_a : NATURAL; + width_b : NATURAL; + width_byteena_a : NATURAL; + width_byteena_b : NATURAL; + wrcontrol_wraddress_reg_b : STRING + ); + PORT ( + wren_a : IN STD_LOGIC ; + clock0 : IN STD_LOGIC ; + wren_b : IN STD_LOGIC ; + clock1 : IN STD_LOGIC ; + address_a : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + address_b : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + q_a : OUT STD_LOGIC_VECTOR (2 DOWNTO 0); + q_b : OUT STD_LOGIC_VECTOR (2 DOWNTO 0); + data_a : IN STD_LOGIC_VECTOR (2 DOWNTO 0); + data_b : IN STD_LOGIC_VECTOR (2 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + q_a <= sub_wire0(2 DOWNTO 0); + q_b <= sub_wire1(2 DOWNTO 0); + + altsyncram_component : altsyncram + GENERIC MAP ( + address_reg_b => "CLOCK1", + clock_enable_input_a => "BYPASS", + clock_enable_input_b => "BYPASS", + clock_enable_output_a => "BYPASS", + clock_enable_output_b => "BYPASS", + indata_reg_b => "CLOCK1", + intended_device_family => "Cyclone III", + lpm_type => "altsyncram", + numwords_a => 16, + numwords_b => 16, + operation_mode => "BIDIR_DUAL_PORT", + outdata_aclr_a => "NONE", + outdata_aclr_b => "NONE", + outdata_reg_a => "CLOCK0", + outdata_reg_b => "CLOCK1", + power_up_uninitialized => "FALSE", + read_during_write_mode_port_a => "OLD_DATA", + read_during_write_mode_port_b => "OLD_DATA", + widthad_a => 4, + widthad_b => 4, + width_a => 3, + width_b => 3, + width_byteena_a => 1, + width_byteena_b => 1, + wrcontrol_wraddress_reg_b => "CLOCK1" + ) + PORT MAP ( + wren_a => wren_a, + clock0 => clock_a, + wren_b => wren_b, + clock1 => clock_b, + address_a => address_a, + address_b => address_b, + data_a => data_a, + data_b => data_b, + q_a => sub_wire0, + q_b => sub_wire1 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0" +-- Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0" +-- Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0" +-- Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0" +-- Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0" +-- Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8" +-- Retrieval info: PRIVATE: BlankMemory NUMERIC "1" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0" +-- Retrieval info: PRIVATE: CLRdata NUMERIC "0" +-- Retrieval info: PRIVATE: CLRq NUMERIC "0" +-- Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0" +-- Retrieval info: PRIVATE: CLRrren NUMERIC "0" +-- Retrieval info: PRIVATE: CLRwraddress NUMERIC "0" +-- Retrieval info: PRIVATE: CLRwren NUMERIC "0" +-- Retrieval info: PRIVATE: Clock NUMERIC "5" +-- Retrieval info: PRIVATE: Clock_A NUMERIC "0" +-- Retrieval info: PRIVATE: Clock_B NUMERIC "0" +-- Retrieval info: PRIVATE: ECC NUMERIC "0" +-- Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0" +-- Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "1" +-- Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A" +-- Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" +-- Retrieval info: PRIVATE: JTAG_ID STRING "NONE" +-- Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0" +-- Retrieval info: PRIVATE: MEMSIZE NUMERIC "48" +-- Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "0" +-- Retrieval info: PRIVATE: MIFfilename STRING "" +-- Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "3" +-- Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "1" +-- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" +-- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2" +-- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "1" +-- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_B NUMERIC "1" +-- Retrieval info: PRIVATE: REGdata NUMERIC "1" +-- Retrieval info: PRIVATE: REGq NUMERIC "1" +-- Retrieval info: PRIVATE: REGrdaddress NUMERIC "0" +-- Retrieval info: PRIVATE: REGrren NUMERIC "0" +-- Retrieval info: PRIVATE: REGwraddress NUMERIC "1" +-- Retrieval info: PRIVATE: REGwren NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "0" +-- Retrieval info: PRIVATE: UseDPRAM NUMERIC "1" +-- Retrieval info: PRIVATE: VarWidth NUMERIC "0" +-- Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "3" +-- Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "3" +-- Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "3" +-- Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "3" +-- Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "1" +-- Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: enable NUMERIC "0" +-- Retrieval info: PRIVATE: rden NUMERIC "0" +-- Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK1" +-- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS" +-- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_B STRING "BYPASS" +-- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS" +-- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_B STRING "BYPASS" +-- Retrieval info: CONSTANT: INDATA_REG_B STRING "CLOCK1" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram" +-- Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "16" +-- Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "16" +-- Retrieval info: CONSTANT: OPERATION_MODE STRING "BIDIR_DUAL_PORT" +-- Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE" +-- Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE" +-- Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0" +-- Retrieval info: CONSTANT: OUTDATA_REG_B STRING "CLOCK1" +-- Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE" +-- Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "OLD_DATA" +-- Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_B STRING "OLD_DATA" +-- Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "4" +-- Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "4" +-- Retrieval info: CONSTANT: WIDTH_A NUMERIC "3" +-- Retrieval info: CONSTANT: WIDTH_B NUMERIC "3" +-- Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1" +-- Retrieval info: CONSTANT: WIDTH_BYTEENA_B NUMERIC "1" +-- Retrieval info: CONSTANT: WRCONTROL_WRADDRESS_REG_B STRING "CLOCK1" +-- Retrieval info: USED_PORT: address_a 0 0 4 0 INPUT NODEFVAL address_a[3..0] +-- Retrieval info: USED_PORT: address_b 0 0 4 0 INPUT NODEFVAL address_b[3..0] +-- Retrieval info: USED_PORT: clock_a 0 0 0 0 INPUT NODEFVAL clock_a +-- Retrieval info: USED_PORT: clock_b 0 0 0 0 INPUT NODEFVAL clock_b +-- Retrieval info: USED_PORT: data_a 0 0 3 0 INPUT NODEFVAL data_a[2..0] +-- Retrieval info: USED_PORT: data_b 0 0 3 0 INPUT NODEFVAL data_b[2..0] +-- Retrieval info: USED_PORT: q_a 0 0 3 0 OUTPUT NODEFVAL q_a[2..0] +-- Retrieval info: USED_PORT: q_b 0 0 3 0 OUTPUT NODEFVAL q_b[2..0] +-- Retrieval info: USED_PORT: wren_a 0 0 0 0 INPUT VCC wren_a +-- Retrieval info: USED_PORT: wren_b 0 0 0 0 INPUT VCC wren_b +-- Retrieval info: CONNECT: @data_a 0 0 3 0 data_a 0 0 3 0 +-- Retrieval info: CONNECT: @wren_a 0 0 0 0 wren_a 0 0 0 0 +-- Retrieval info: CONNECT: q_a 0 0 3 0 @q_a 0 0 3 0 +-- Retrieval info: CONNECT: q_b 0 0 3 0 @q_b 0 0 3 0 +-- Retrieval info: CONNECT: @address_a 0 0 4 0 address_a 0 0 4 0 +-- Retrieval info: CONNECT: @data_b 0 0 3 0 data_b 0 0 3 0 +-- Retrieval info: CONNECT: @address_b 0 0 4 0 address_b 0 0 4 0 +-- Retrieval info: CONNECT: @wren_b 0 0 0 0 wren_b 0 0 0 0 +-- Retrieval info: CONNECT: @clock0 0 0 0 0 clock_a 0 0 0 0 +-- Retrieval info: CONNECT: @clock1 0 0 0 0 clock_b 0 0 0 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram0.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram0.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram0_inst.vhd FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram0_waveforms.html TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram0_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/Video/altdpram0_wave0.jpg b/FPGA_by_Fredi/Video/altdpram0_wave0.jpg new file mode 100644 index 0000000000000000000000000000000000000000..cccdde749490246198f99aafbea75cceba7d2e54 GIT binary patch literal 125146 zcmeFZ2UJsA+b$ZnTM-cHAT?V7X<|@12C@YK0U^>m*@$!j5s&~O*-GzQ5l{poQbG|T z(v%kIpCHm(P(s31q)DO>mk`2Te*Ztt9p9GoUC%xH+;RSK4~`%uthMHxZ+V{QedpYr z-kpc=nHifJL-y^1K=y(EAiJ{=L-4!*xsPub`JcN2_}9BHApD2+mHd>rf8TM)PyGA# z^Y7d3hCspRJn$dahWzKpzMuC0eBdC*Ax$#Q@(PMd>Kd9_ z+B&+1=Z%a_E|{9x*xK1UI666dUh(qw@%8f$4GX^!fsTxdjf+o6OiE6g{ zyhp_)rDcTjipr;T^$m?p&z?7Tc6Imk_Wk2!|LEBG#N^cU44Fz>`19TS#Scr%j8C68 zHkn_5uUp^7wGXoYzfIYH4D2uC;s?j|)6YNe|C!_4xc2=N0lxP0|9s%s>4O62tT;SE z1dpG&c}U3Mc2R8yr;M64UHJ0#5iSu~b*dcW+tB_wvL74Rt^Zde`)>pLzsE&}9NxbV zT)h4K5CnvMPvKDtN452qucL6e(1mIKD4C)+1Nd9sP* zO%>zlfV08%bFQ=GbBh-X!(Y)mq?f$Td!iVki7fdNw-vVHR9G;NucoxgY(pE)=IKa% zDy+e^%PWA{W^PqTem%RUm8;48BXUf>AQY}@((Ggo;Vbua~W1PgGxk`j~zu zmzp=cwAj|o$*&e&T_iqN4z=r@{}AIdOQVltOA|7*#MS~v37Z!s*|h_y-Jb`e539FV zq`V_K+{xN%JU)i)C7kLJvT~L>W+ZfJ-+y}vzbEfPI`P~$8ZEZR zywsi|!r?+E*X4B481w7MY=ve&_1Q%Wxl@vzWnPwPUfEPt?N^3X!n#fgo=F3~y{Tz$ zDvjGEP7V@uEB*65ji^PO#x@U#qL!)^OX?08;FG1%9d-_~PvdCkvBOZ-=YRwtnI06Q z_3PM2eMxBY)-ELJ3S+2qo5#4%VW$|YZy3Pw`z9(GD=^Ad3J8Id#MF%fkzJ_6FgS{) zCvYrMJ!?hRE{<8mE(A_SP>s>b>{#4U65}|+mzNz`AN|+s@$PZC zRolHr=DQ1t7n>(;@vtuMLb{W79wNTJA6ZjFZtWk~h0xz6?Lroj#ElL8hF-+RF)E&A zu7+ga+QAVBwN|JznDc;^{)2~pU!X^LyLWKiXV8n(n1o`_D)tBodaNP#MHI1{#Oa3< z)_7KkO3ORmNT3oEL14jvJk!krrOrcP=~zEOgYgCxER-eQ#?UXGe*jCG(`#WA zW_sskR8y5v2sHsP}w2= zdt=w^RA;VAnO264e|BbsmXF+Iv*-p|Tv1fc! z$oPczqwZ)@ca*HbCqMbgu&P7HMm4^cSa4hGmHF*LevQPjC2OIqrA>BW;^ebFb{t%7 z7n1A^{%RNnF6~y(j}PvLF340;?hc3k?#|yfw*I)f)rrw!^1P+4xuI#Iew{435Z9cL ztJlpd0cFV>6~9rMH+Y!tDJx{WADi0K?(ZQ^27dc;GU6^&|T@ z+MfaEtOoQuBR2x{Y-p>^4Vm%kFy5ssO1kBC*PJ+zN(*%9YRuYtu|1@0Frem$7!#vwOBh?lnsJ71Yt3<7eJ?QWwSVQWeJIWVkXO>y;E$ zD;6U*6NPi_x($<`I7*gf!|TNIMta_T&4FomO>}vM*r}O?$CO!QPnD*0U8*nvg!C)oB{2h!C50GSU{02wvE`&P3zYBSd2csA2zoO0C zjI|$O=}xL|OSzabkUfDmW)mmZ!ll$~#z=m!Os!^YF=6gSuBOAJRwG47uCb-Ar7`Dh zs!LU*>@6CnfMdZz_~o`npK#H*f#-RFCfi8<8;@uuqwM|`tLvt1Ss`uDZ^NW|`a{Y- zS&G`pi@jE-hROFAQ$=T=o$X1J5=Ve)j=r#YiV`9hD!Po>R?Lv+? zX0pS;1cfx)ngTC6oS1-PoE$`Kaf9w(*kgow`F94GkGQ`x7x@Xj! zg%yk&Zq9w3d7_CMFV}ksG1PS)j1fb#n)=q{1$jNWD2ecUt0xsF7EtT7lpAUekSY>?P{5(kMaEI^ERODCw0~9HHx(q^75JyHny|Es7i&k0~tN z&z)XnpKvhS$Nc1Az>ri@b=)hzA@0L^Pp%JyT{c*Y zT(KOLxhBVWKY$#o-&T-*&)nK#F4E%cCv$G(jF^Umhlj{sbLo&6P%iO(C0KpGN5`Bq z*Z8zWKT@q*PAGde@SUk__H0o907|j&Y-)u;xYCt;m}P->f4CAdwNBfB@7DYLMa65E z(>#w76wNHa_nI-8%gP;LyzvySR;Lo@0JaFDubU|FL5q!>4sYAfd;lyyUJ@mFJ_`vLwR`NaDTP8s4Lvohu{reZ;HyDvX*r)nNW$UVu=uFVQRYF?I$K$&z1ucZVdI)LUhqI3~WK=hO*w7 zkA9wbqHU4lua}I~h3>L3g~0Q?&4plB}J-+FABy&FNi8 z5%1w$2+b)Ew;>7=IlYvwC7r~{xp%BPoiA@#w1{|Nkz zE?vcdbvmPZEP~{77fvKqR{#Oj_{CI~$)oeI6L(^K%%0qml0oI2A8wHOp-A}OG5INt zY8C>}pcWXO8^xG1B>LK+6Bs*m*!p3=Jj$9mqt0|3Zc@&xE;u&n-H(it1+I zg95{VkMe>Pr=Gf3%{SeZE~{}_g;pgDD4x?M=-#hJ8|n0`rd-dl&3>n&(Bu9oE6x7t zg)YIo5aT1M-JWM^1UfIJRT$VY;9mDG6^l((S;imLZ9r@CSywriD2%4w30Hbupe?Uc z62ohRUS}x`9l#9-FNm^bP1g49LWVRm_h4VB`a#48Uf3?AD@SG*QlJmAs=a75$a`Pm z|Hj!rwYWz}Gx_dWhWCVDKRPz)@9~`BimT@?#6VgMT+KT$`neSq&DSg3? zZq%MkL&VX6*&b{88O#u)naHymsZii-&)EC#++rO4RA)sqr%w7*MQu zsr;2MxZ0w^H~0{C zMv?&3y0-8=nS3~JUcMy~J&uKF15Pg>rC3HIttR0W&S)-PzzBN+5cuNG2uh~GI6mO$ z87sOjK;bTAtzY@|psHg&R$|&CWb-Mxa8wPQ!hgNuAI0kP)z$?>MdOGTWLD0lyH`d& zwR-;H-D-OGWRn8THG+%gu2kUn{(iWkZI7;MsXH$(GFLD@>}%zCvD@J5Yr#hTZ6 zOuJd^orhSNCEdkaIA3lzhlL*e&8sHAH$2lniiTNEV1>y`yO5(8Xbnbsgk|VSJ1Yiv zqqar&U=`~a$dt`>0YGWW0l*PKobg5)YN2*sgneRcGsb%Lf5}zXHx8zJI<0e1jem3d z{b=UYqaxT_&$j-6ZIhhb=MN0OsIrG$@A__YA(zM79xKg70GQb>_!rRnoOGT|R>L+k z?iATiTOQweErM7kbA;e>-ryZ{ zoBl7e=m%Y&{0FE~g2?QR^yseEh;C#uN+=931!Q$?4fVnjNQY^3P*#)4yOAYQ%YePW z9Rw-qnZ{>ypM-{V&)z�#=sA34E?{_np#*O~5UvD^fNVj6S9ji6wI#@VC$pjP7cF zPpa8jF$zd}88R_>tV_4Yqtd?5L|E(+dV(uVL~1nWhemF&7f!)ZB0hz;{b z%Ewp0{-nA?-q(x!X4>si`WQTLTK3gu0-w@R*Jhn7bh|UUXtNFG0c{E%3*XOwW%{$WT0w!4*H~Z zd>yVlPb61SF{418abOg4QD0_UUmk;K91R=LGwE<}7s#R^es47rO$ovn1GO|MUbm+Y z?13pCYT#+O2K7M;k;hLrw{sVA%Uy3=etaXqykawum)f^xIL~uKFX;86UF#i}Hv5GI z`M8Z;2(QzufBR3lhU4wWG5U<3+f}y9Qj-6SjLQzId*dqQU%zZ%z7kP%RPnP7;cAaj zW$V&w#yd;yJAC$5UHnvv;ADcAI96uSRxYF0BSbsu5BBWhK!wMooL!g49ooIIyQeeS zbS~>GHCu(rY(@#mycBn2OSL>F(b@4a(OTqSSXkhhj~^Gd_dC$>_|Q*+#JdJ4;eF88sG_Exalop%^C zAF0W(CWao!q{*2b#6!z@@k~PKV~l;uqE%~i`?E|-V4cxrGPY3oG2&VF$*=->np949 zDTr3ikeA3_*=2Yyh5K&(5|PFt2~nYH|=g^HOv@aweJXrP**K^0s1zUq22U!_Kn=xGnb(})g z^KEWSlsBEoik4SYuWxy?^AndppPii8xK&Dp!nv`yvO9}+75l@z4)r^P#8ujcSQxzy z3_X*gJlL=ckwO<6Pkh{Xdv<=Pn<(Nm8!2r`dgzbmSgQvmCtb4GpWCwfAQhulN9qrp zBzhrc>&;cBG{^La{d1Zl2t8E4a%MoQWk;}a2nEzRgCJMZEv>srD;ujXgn zwOM$jCaLdYtie!cOdQj#eN>$L?tV_7lciPuSdN5pr{`(Dl58DChXRF>wESaADdCE} z?pf|Wi~uBijNX_XxC`MHWeW#qGqmPwigqEKTC=1&5XbF8p6Z`L^V)&BZa6b@EuH%n z_*DlJ2H4^~wy*9&$T<3gU5NKC#1lwe!_hOBBN6mEOu#P0c>SB0#(@JbvI{}zenzCC z1j8tRQ9TiG#?_H}VSq7?>dg{n4}dBhrDN!;0;tVDhlAAst_Zf#PzH_+{p5h4g5PIm z0=IF)W4jQcA!gh4U5K9tD9_D-pAz!HAKqi_LiArTb|I6mi0qqa@L~AcK?u9Zi(j0< zJN#4bkWep;*JD31eO$g2n@}v58#|USU_!Q;lPr{ z*&X~Y%WkNx`F z1X4ky7XN_munl9&<2Vq17K3%AKj~1GBIT>7zRoVh7x&V27ZL|$>mz7JyAVSp%LYN- zT*B{d6O0Ch%PSrM#*SMkhkVILpIj#i^#n<84)Fz%CmTEYZ!hvFR5VyC306b}+26&Y z5Z&))CeNPe9joX@o8&kYD~&I{kn~Ch$sGK1V%?Heslq#SaOG5va-wQj&hd~Qn|QA2 zyY#y9rSa1LfrXnY`flaamJxecS7Fb8J@&win{-dk9J5lXNuHq;;4jM|AItIZzW%z>Y*M z#)f;*Ge{LniI!vD4XvP=na~~tC+a4q5X09zEf|G$U}PfQ3>y@P!F5=@`5>KL&bkDo zir`~TWNmA*?AszZTE3|KK7UIfCBE#m?lV2WC^oLvy94JA0eaZRE%w>OQ3o38y5 z@hsJ{?T$uc?&UtJeIbd9LM^MUa(92TtQnO)*RsHK>X3Sjcd+zIbHh~1CMj7OddsuQ z8ST(bqT?y<==H7uLh@r4v?d+?;k3)FpC-RySNio=Z@JLUb~L)3$Gy+AC-?GC$|rTT zP*rcEn}u8)lbi2UJICff+4%6uE)CmYO3EK9bxB>!rGCOlds@08(u#WYDOxYpE*2)p zs}IP@-?>sxD0l~O_UjZxUiM#Le7(vLKGS;YfCuAl#p6Xz9cQ3{0LDSU#jFvWCos%% zHT46aS6%{L@4*^n=37{vfr^2W6X>4J+a}E3`1iQZ`E5~_67tDTBW?`=SnNXTaJ4KW zCJ8XvL|i1^)|X`&K6^^nN?2__i#f#jSSw8E=Dm5N$+;<3BQxCbG% z=jYm;bi?Jj2?IJNbN``9IJIl+LW(246>?%p;HbfPTL9fN)Zo6ed*!{tyWM-72$=HL z5Zr$D6nZU=YX21_h~-*_(z9Y(wh`ONZJ7mmuqqBXpnTcW!>vPrD-^6T$D1;tjYB)& znsAbs!AwL_`xJ=j*n})FseYGxh-yFsLkpb$I2SYUPYK&+zm=)ue87~{fm$U21uV&3 z$em2^PqSX&=mgxKuE63Bn33f|*?c$v0JEj&4iAEHaTgNsgE=O89lRP91=@mK6|Qp> zyxCbcA990tjRGKdA+-pqz%JyEf?TE#vxy~(Vt|q0k0B;*S|6Oz(}>y_{EqTJh?+aO zEF&tIT)$~sn!jvU#A`0PU1*zg{u4X=A6eR3&je)B6HKFDou zjqv4Y=W+jDq~NNx?UJthJ9z{9@BmW_9rbo>jn_@Q(EPI$zSoK)U02Yoymkrpu|9El zm+OH_1wZlV zfD3;58!Xs>u6R3uRq0l6Rg+L)h3a!62p|T7Q=M^4e0+UXFyKg{S7C_Bqyyo+fNA^N z9sCYq=Qbk?Y$jkS6YFtTecgRnr+8~|oh946vp#GvX~$8vwYH(%r~vRwoXtl6R}gqKa3USRJq5M82zn^n48b~u+y}05!7k)>=mMUZ$jTl9&h0`L z7TB_=4KU#MsO=El@9$-l#oOk*AddRX%Tj-jXZ3+Oz=PfBh1=lnrU3B_(0sHp-(VJ4 z2JZt=+jonFv;vA4A}ab@7V^wMpgOv;&nIllE2o%7{GIHMk0_TtGHKsLE@;-tKgcITP=yV^48N`vJ!-bI#$=XA4Wr@FX8?*6$m-7{b~8167O#=KY0*zY{Y zyZ^(NJZN0Q%JllfhGDQu4|AmlJ#Ocp+SF5BB43?s!qdxHHi7iTOANb@ZIAuh)h4kg zSfcb(_a7mNfYRB5{j>TiU_SvFD>7P5qJl2kS^cT~1WR}vK|Qe@!30;9Y0`@XI~V9R z?ISz2MUi;=Gkq`;ab>L{0`c2OwjgemvWnx6A+q^*EUPm+tM#zLq%I3j`_{JS<5xE& z+9GsUd`!Eg$EFYS8xJw#Ls>9^>kt~j*4h+1+}6nq@WXka1)OlzTDI}di8i> zZ~NaHr}a;Y)(?2O(aNV9J?)*+a-iHU!kZY2AjheWakP@1jje|`SK+ZZ-`)}e`Tn@o5R`OjC{xd&2Scs`kSj$}iHlR9X=9<@hnAPa}F;_*@A zK9=cMjSsv#>Xlw(Rb3_!cz=v`T~>#J!HjbO0y)< z1~MV&gn{lkf#KG30aO?#+IzNh%d*qY|s zKp8WYz#gU_58i2~)OZt%EYpfJ@)rh`vSqT~58El(=2zO5FTnMj6m2VXEF&tEUt33* z8zmqMy`H^T*@2~km;tjVO9mw0Sgu`&7YOFp z=NDObae!;#e$XnwrkCT3eTX&QugZ9O>@K9Qk9C3c0Ss>`KHKh1d*!qxT=jj_&QA<2 z_A!hn*#80rxq^Ppx8mpb)R}dXBEAb5Y54|ZIw&A(1vBL9%(asU*7hp|eJl_6849xT z#I2cZP;!C^;%K712o@Ej#A?%3f5zBtZ0wY&z<-@=ihZ%A_db!T62(0GK_yJ(EHiZq zE>Q)G3*SLr)V=XQqk560gb$jKG@iR@dhL2TJ1!GG&&Y3Cg`~9L~<{tiW*2$UTe}i(gA+D9!&5W>CT^+i&k~xL7SALe%HY2My;XI%4=)_oP4$2q zOHnxEQhSCUk-II%v;D^<-z5@E?mYI~th8Xgk5PJqf|Gc&=0A&Hr?R|`C^Emco912F zIIUCWqzKQFD}}GaURYYaS{V>@fMyQ(BvoWnuPO7Um0I{{oAyujRD&3`lWf<-I*9`8 z+8w$nx0(}KvXmh95POXM58&mzo&#HWii~JfhpDkeIi^We>zKr~I?!6dz!JRk00eO` zP_61jRBU-+k{O`z*OPm*Rm+PpJ8zO1o>Z;>3x>O)d7@S9F-9k~V~fzsjY}o*(g4qL zz*?vM%o0{Jv&(@bp4Bm>D}W|m9BcHuP9}D9OIZ98z+`LT6;SYqy-tKc@H_`qACeqy4sv9r><{7B5dwwUDwE7X3V* zUXE30yXiai>ofibSpL{vHjmm1#tr?~bLby(z2)VvvCOO~_-QY&bRhxwg`;@0+~Tej}@U@in0aLl zIx8;vjhe)+qUaU+T}+UCf=ryM#U5n$F+|DWm(cM~dvT9Ns1R0m$>xK*cmq(ojlj6o z(X-ckd4IPT$xDCTKu=%Y$dpF0!hmoeI^JbmuoEE>#5xC}e2gu=Bd?JloSi_BY>p{- z6_s$iYNKp%P!j!?F+;&Sy$MX91}B*u`v>I z2-*0yZGZ!ufJ2(qpfoNXvBL&Y+Mi|!>cI)p;)3NagfxX1Wxy5Kw9TBo|dJwC^2?9_vr}%pl+>D|q(#Vm4o(3mdDxzP%H= z3;9R(a{VQaY+NT#6>g{(bu5S57I3a1<~VFs_Rfl{0p21T_9S_v=VjbOgrZw~M-oR#1`{PUea?tqYT#ypyjE=klq3fQv zHl{HxfabSQX%OydWC9ydJ4t?;U#vqosp$~cd-<5D(sgU1u2r#^wt=0{vQ1jm19>*@ZkZr-K+@0NO{{;ohW?puud#<-!BQ)$Q^C zHKU_{Z|L={+o|h#Ht#8^9K;6Uxf3Wqz>ItftEx=25 zVJE|046!cYptud#4~ka7{~zAVff0POT^8r%jO*kKna^A!0j90O%yq!rdy4dwMCAcj zV*u1q;!~N()oA25d;|(TT-$5`9AMD84uHPpwG+G30xlGCjcbYYuYQa=%ZecZgi5ri zK_h^lhsEhj(%+!ON#27d7su6u$s9DvFS$^@jZ89(>RnAwJ$L`u&h3UNH{~9L$jMe= zYI>BX=g;Ys|7x~(|1!x> zaMWLRN=YB?unvO^B9ZY0Y|hz%{yq1~{x9kx`0u3SJxeAd(0?0)LC(d=v8J*MIiEZ4 z!vrt!-&(90?hHv}PHWE{(3B>Jl=Gjbh3#r26@tsIKyhy6kEpfm+tIf8=tn&BdHC6xWcse~BVc zt+8?x!&!;89_!Pblb?{<&^rU;bYJ3Mp|6nB@<#nW`7#xY&6?w9mq%vw@jspLpQ72IgSP?)s-!->XpI*U#?YzZvOTxQ>o9M zm`H%%5NU*RG3pWmvlhjm`T}RJRVQ_s>%RC+Cap9stE_gk)9mSs7@va-l7r)_1o0hP zg|5||xmtw;&Ygnu?=*cYVBcy7qbcWA@)xE9>llfC-xooz#lGCh^aE=irX(r~*NFrZ zo&%T>1&F{!(i2=0j%K=30$H#sP{9=}qQl}^agSV<^V)I~Jts6~ zZ5GaQn~N}Fa=}Vh=eccj+=v_?1_poLg>`oPR=-Y}h^d)sU;i1?UUQ{Ealeu=i{Dnq zEYv4+w5dH`jT{Y1;Ryb5g7xVF-9P5%RP*IIOBE~yGR`k3^sAViu_!ATt8M##%I1!U zJscajfba|6k|pg&FpjZeK)OysekTok?Sb~R{u1?Ehf*;-44G}EF*cuh=FhmmZ$WdO z*o5nJ(QMlRb$~;`tP{?>AWwaY^CW{BsX#E`K%r-WZxdd`byu+kVXIKEKye4>YnS=` zL%Az6n4s)kSTXO$HA}<&-p&Vvc7hvp(J_YqZ<^R2>Nxnj zR`G{!hU#fQ2;APu29fz8xxQP7#&0l%?l4QDsyuLKgWV8uT5LfT4iL=GAZpk2!6Fx@ z7E5^@Fa_Vo^_fHi0VHQGlb5;9GDXxYgIeWZ!766`?_V}l1MYhV+KbEWU8Gt6S0HTl z-Qsra6{R;#Y#FFEJ;G96`VOH38teRSB0K%<+s4#V_6YW5qRr$fmFhq9q+pi0&O7<) zG2+T=2IpPOO*H~t%*O<1z99aydfFiHrn}H5A?12lorLUcqtye`8Rey;^Z6y)vJZmK zKRAIw-5rZtHs|a)qMAmKJ922jtj=Hgez^_d56eFdKQe<2Qkqw6`8 z`(btHIkodKXK8k2ZJxY0HIQ7+==ZbTTgB~(Wkyuxx5xFcQqfjf&KCL>(mm>a4wqVD zoX^USt#v2tsN{*+>FWbyG+Yw60mz3ch3X~oV8rH0`vRb%2yb2?z!9Cfz?;E3%@E){ zYO;NfrNDr8Ah>|VPF>t;2jd{6bE}cW(1rd4nD=eTwO3Tlpl|5exHagjJ*lq^7M%&O zfhG`E+qSY}8W4fV9 zIpZ~IkFE>vFaMf&_8@z|?UgJLdttU80xe!R5kP`w!n7l>e#wh=x zFnU{=%|`())<-j_Dnnui$7_#i)ng{<1Ewew9 z`oQa@L=kR=DF-LBe*z4tLp(iCwzlt^MF9<85iuk+$-e)hF;LGB4+;SCzZ9S4(9rF=>X_oWaADdDeZ@ zD$8rB)s~kCYtG%&5XZBlmSY84sl`Ti=_hDax5m67L~PE)UYeDEjjen(T?0I8F*RVO(nuLVnNhG%p%vr#n4e#`}S zKPZ*O2`qF#XL0l_wDKB-o-;_qdEq)GKnu}**vOEy-9vM_0 zv+(oGkVM_Ji&L`cVn~^V%ZQCt9N}5u?7Ws|9Y;kTxUBtL_C|1c$O`PqTk1Xi5kqJ-C5fP z&B6Z)Fde|e`M1k>+YaCR(hs)u%z+R77fJbFm5j&G@9CGx-+8-G{lAaA+wTR2B6E9^ zS#CsMY2h(80>q(Tx9VA;6 zFtZnU(94#H1}4LU*BfJ)+C%0JPbn9WRQ~i?~W4Sb!P}de~wz( zRK%qn6C%F{e`e&?Z+c>~UK_8{ZC`9qD3Ro;yXiL)S4Gbhrk3}H`y4fz?7n>6*%6~B z`)7gK#PV3N8JC?Bcxs0t>|3Dzx2r<5d(@Iy1h4v6&~^8lj(emAp3L}>J2neAg zx+nFe7$e(~TDrnb$-&`xz(SwTk2Dh{OHLqohDL*Y$0r$k!WSwGH)RTq2A^sloDWW9 zE4NH)f_(&NZ=Q(mkfBG08}VqL)b^kK^iPh%uOQP~!ylquXx<2_FTi1_&xJe8GWgu8 zRtiAv+0*0U>jwhbb%#k!815q9LVmDeYCj`4PJfWFbZt3Lo@tU26b|Kc|N8vVD|fMz zHC7plKU zI@p#WTX>W%pK_aZmZtLi-;6y-Kr-gMm42qByX}yqYohc(H0Sm*}537@s z^Y}*f704g1VPtWDqjTIG*C<7g$ zk@Hn{8t&5&R7;%ID@0ugZdK=W3yqRK3Lt3*h+Q~vNF5Q-UGK7|@P6Dt ziaDdbQHM-uaZks?d6S%dSjWM=DBuOXemfP+mN%T&6SQfm$D7dKS5>bx=O(C=_##Q^ zq(E5Q95+LFC_ye^YZqbz?qX7IbEeob5<4>Ebqg~?Xet~R8O8;r%laa~SB48!KHalj zT6%KB&EVq&jGF#^uaI)nhi{fo19&6GiR4FH=Sc?|%rldug@Dvh29eg#TR~OfWN8GH zwk3Al9nkD$lDLDmGno?+tnR=w>=Do>+U{AHgWDV;5A?5Ccr(4%);sG3%?M|KGX=6vE*slsq z;fLMBV+RPy?70eEVYxh7HgXf2vwy~lJz1LB?JcR%w`MorLgGiebV+m4Nh$2({#Xrq zSu(gK#pOfuP$%x-GFE07bM9eN%1Ib_3P5lgPO$wbdaC<|GL^bh6kQEAed!VtuLh}X zrXO5!O6_I~GqA}I-KRi#lGkreV}uR$#U5l#rD7b2zRp-usjn&p0|TOI0oxXarVrdX z2>^5S0rUyCaSY%YzcryC5p(kF{5X8~fT`|06U1g@7-x0ac%K7c=B z&QPWqCB|xSOL2|a(=E&KJZxojgyS>%TKoL~f`48n3pSL95ZSyBON%;@8Xh63+bZt$ zv5oL@fxAE#DYoJ+%Q#Yxo@K_=GRp3UQeR@_Fc+TCy^B1Hoc-rGCj_aap5P-ZqS8`L zV=7^5HlWxP|CPQ-o2!#!WS$=hs#!>Mh`rc0RsR+45lS#!&sw8~!Tk*#VdQvjWTIghbTQ!MGJ3)5d-ZYx9Gws}?SSmB}iIU9bqcM)!6Bav28dnp5T+deYJ&)a>mbXjw&_ddaY z@;1dVpwf}-uQ}qM=T0bE4sn^A?F&5|m62NQ?6>tg6LY)2Dx!3GQpC9se@(WYRNvT~ z;Ar!H$ApIHhH-=26;r7$yoWFsfala$I)y5lre46?IYf6cZ=xS05LfV`aGmNGO><`$ zs4f*Bt6GLSmSZ&hEV^bBA@;`6{|0&5rJDC*^XSIZGJA^g+2C7EG@)G_qd0-lDF(IS zUnk&J+eR4EtZs5nG65`-`Z=(V-`RyQaSXSOytQ{}s;>U)(KNik+r}cfF4vW5~Y)~hT`;L>qzOs`pxDX zQu*}E3LD0_@i1?)SSo{1+5YrBZNPGDtv;RCWVy$_`?6=8qt`v-MyLRIl1w$Hht5O# zy-I7_!T`$*USadu@e*(sll`4^Un9Fx%M!h`1*tsm@lTFkszv+6uwnjDmWM{l^YNto7dQ4U)TW$pIL&YBfy1*_g zvb!Y1J-!5;`|CJ%Fv5qqBj`4^2A)0kWi^-XOmW_+>|N$$4@L(BMsVDJ=h|_&pHZ{s zfkt&X%g4gis1y#se_&gyt59gTK9k2+Jc1mwuHW&<*Eyy=x6~=7h8EiTu1?{igrvEyK5HvW#)P`5=%7_vQNC^kd3)A zPI}rZQ~Va!2_}g6ruQs6K=50~t1^>!4Yo>L!>5D0chzxV*Sin9oAK>zE-o98>psU) znA|uJm;Xv?Ks2({mFP5S14p7hA^ zH$SKty)UyhI-Ew?2i*D6Gd0z$)r}%^ED$=*5+N3)XlJk;HuN0eh=&RqFhmp9ud)yU z3naj7Qv{GN8mKX+A;5Fuy6Q;D7-w|~&yv*uwVZW&9Vf7{o)kq$RG$q_5NBpnhXjlm z`>FciAwS};P9uFn=$|hDg!#8Fw2!e|7R3SO&BPR};0$`IOZ;$WFK6K9AjQ$C0G^y1gqS$v%nc40Nv6G1W~Otmu<@4#}+nG+u7M^#!T(zHI1N@hCk#AfwGU$pm&#aR_-kN3{&<)kPOFKy9@O2Eqs zoEO@}q!~0Xut%0Vco3+f%Ughn*kKh)M$MpR5fW@^Ur-#W!w&5v(|BQQAp%(bxV}SL z6#;izqUbkq{+@!1>dwf3JLUqoC1%JkX=OTpkMc??60w%%-wxLN-Nuqj8 zgi{-%ELT1j6H2e6W%eTDw*-CHz*SDbJ#DbCxj4KrXyQECARz@c9$5|Av~aPXIJLI1 zqh>y)z8!gLeN)Pq{qaKJ)yG$>J#yZE{P^Cndaasv$FJnV$URIc^k%CI4YmI*E2wEW z7(BTWlyx`O)1^7+y-$;iS9I-TsXH>Z!*DUWCKDk59!a6O-3=N=I7J9B?44|WJCp=J zOJ7-l_E1vr{BRie>t+`t>f-5ecku!R%TlwTG8sWG)8_2!{r;zWsVYaG+oI?E!xzPmo@Id<_K!^D&x53l4wHCKIpt>oToInt^G{GTa8ORvjLIc-(M zcg{b}wc$ak_IZ4udAZ}6E)~d`_A~yd8F&7Xk0h!Su5;PySieUGLD=B#U00}G}|AHdpXR%`2P?l_zL*>+MAk!A)2)G3H zVFuy_N!ZUh6pio3{R|KEqDgso`aa&o#i?P=(_ty?vVOzU{_W85^^=<@F_suo1i+m$ zACy6kpVSx(w!AUk3X6nHh2dR^{(|urj7xQl|9M)K04Qn6mWml$1%jnq?U$N)egyBB z9j=WKbzj=GiHggrK#J|kFwvkyX@qF}SlG<2e4^|f*WF43E3g`Tw@BO6Or`9em65P< zk-Hru%bML!&&Ui1W90x_gz|vlFmL$)Tpi*xq8@B+X~b%=;3HuD&U**HE!Yiq$|)kj zBJI0v+_Va~_nSohi9ODqr4LPmZ;=^ovj@x7H1`4quPy!kgFt$h`)I2U?Lzx682RyV zJwvAi#nq4c(tc1OmP8fCZP>%KJ}_L=j)ClqhKU27=k7UnsI)(?TAJbu(3i|pU>TPF z9)^{BGP!9X@WqnOB!Q3BSP{wem0|qkXP-AXm+SlG8jtm&S?xG#8@3&>4O^@IAllqh zR`gI2y!qX$VKD+MZ1z3c3IVUoMno5>MM6daa-zf4@|KqLW+nAiK$+>_6sLR+U z?(hmTRX>qd!0SeTUtHn5DH2=2}!`{v2V zudWAQWx*byeLBfFCN92JjXK0T>w?C0TSKgPUW zWLba=h6QVwJqoEfYQ05j2-_*~w-nZ4KYpiO9TH}DAhCz_T8-oW1PxOxny@u^lEfR| zgY&axk93=GB&U_rDyVe)49PV|jOIrR80m@e+*X|IwvI0?_^l|n>*VW}JcUPX`v6WGbi;&f9 zwAZwMG7uUO5qi>|Ims|pAC(2qv-4N%xA=CLokhtVv$e(zQx%se*^7%@mkP|X(sjcY z6vr!c6u=|wu7gL|X&mi6ZE1Zs&&srM)TFn$tl%0&v;jJEgYzWnMWIf6%T9?#Qbt9Y z!~iZaS6cqgA}z6VJ6&`ws^&S)ld*px`+a83idMV&=%4i946F#o3V2B;83anTOZ)K+ zZ9sc1%(s<0b@irL$}qqM8{C7ssSED$ApOP$&)j6s02KOX6EHwMVB%Jhe33YMss39q zk>#%KLVj!dXNjJB+h#ks3*iYSwM;X{Jr)m*A^=FQFNC+pVn`A&mIDFfOGhMV+_iu@ zjn+eXm&D6%&JW#ess(P3QaYOE*e%g zNLSGCN#OPfmKY6p6RR{@|DJ(JVjn`22fB3!<3^m8K|l5elIKyvmu&=U+x%?HwW9G?yc^(?$=-U@{cT8%Ro+kXPVJLc1S$JYi+A2$$V zO;Goz2wsj%G}Tix-#qjZOy^44Pm?#&N=~Hfx&b|=H*kv`2OsM4nyi@D;TiFghQZ3-H|7PCz<&X z&KZ}c*y5LNFK6`If|()fI|OMHjzIcc^`Jwj8WMkNf()5%eUbJiA3`BpR~qyscPn){ zMg;uyh>xv#cJc{(VCPxz8iqi_-vfq}l1LZw4a*wD<+M&)mXbu*UkZ!eGp;EC=xdw-CwOh&T zK!VG*qPUNm7>h{9+J}-IiEzVrq?5TXS&gNbyKL{+Sb282(&Yn&We$i1T2dAWLSjOr zXnaRcZk1pxf&R^Bos{V24Pc=gTv|Y0c>OL5V$B>?mk0}YX`1!ostmv4Lqj*^F z_qlUalzpE8(2g9eq?)%|yr_s$Y(zN@R9e+vfuHGJ>M|R(s^74%qu1Y3bk$VUbn>aK zudmI}jPk=3WMTFgoQJAgj0ei{GoP#y6sb#!6Z~NUyYVQ;;;P{A!v_~WcBkLx6HX5p zNNmN6H>NUEGKAtyJb26A@K&?kyvow*5Vi!6Mdr8j!r5e|tys%qX~qj~qv92p@+ zLEfX>V7A-}Ah|uxN(!#AGS_iXHp(UJSdBP9cIhbZFOnLr;TyFf&5;-uQj!8Bgw*7_rD8sZmg?qqX|Bkm z+ctn?n1vb6C7ftf`YfSph;{nE6jUiYD*RrQY(b`D4KcMRNE*MU`Pvky0(v4c5mP8_ zcgn8lfB#h9LxCsd&cB+6x93avk#M(9RPqTN_+CHdJv^Yu#*)q;NMX^J>7q^gxLz^9 z9u2^sG)yMO?p=*F*iI;W2!r}jtMa@i>4~pS*EK%ZxzY`CV0epW&yDDP-1r-8K8>gH zq!$NSTc$~1h!PciXS2J3Z1p9m4Bv5`E9bRbkdesS1U)zTX}&SUos$ ztf@S}&}jUbw}-v@hKJ0IL!9mwhjs}U12ql%;85&PV%qFkuxX%9p03{2LNkqFvtN0d zv>Jr$s14XV5vsq_Mpq)|XZaxu?e@OT+5VQFLb7-1AI>+eEZb+%n{+65g07W_CEvdp_V}CendqzkD11er|K12{*<}&nkCEZbV<<+Je>Foq z3c;PcxsQL9n`_sF&s65P%qMU`&k(Sh zjeGE)6(zP!E%NJG;f%oekD!DT{q3-e-zd=kW+`fWfJ*tt%s;a5@M|#1h$DB$yF4ZY z>OB3na2HWV>fRA6KiOQuI6;OV*N*OAvetOF>ilSF$HG`r^x+}cmhn3ccK54eSW&i0 zf`gBS=3)L1r|U%HE9jeMKZ(e|6j<{&U0#orQcL-lTEuNn@*|4*xlY_UBgNg@ZNUH1DTd%kS|XPKhSIGUhx}ikfpqh zVOMg48PvXm#pOpjXrgJZsvYWfdFE+*5tYRQM93jBB5mI!vS32~gyf~$mPZojNknHhUU)e0~b0the}8&?WYM_3NISDd9f!x`GDqPa>Q7H0BZ0CNd}w7}a&f7lTLqPv4%G z`gfZU*rvD}pC#a?Y6W}2N8TH!3Ec+`9|?}dWsz^>-S&FNCd)gLu9A$lzP3-pnrpXq z=xA8F@UW{Exp#b`)j#P3K`L66AT_9WUc3QI}936IAjABojq8L8c>6;LO#S z^rfNRUAF?~odt04^SK|5QbE@h2EQ3}u7Z{w0AiKfZYZ{cwkw0CO+f1_xjAK{eHTqh(`+RJJFKDh)nqCA2DxPOtgBQtl)ROFmjg}n>rSHaYvAdfCL$s5I z>Z}LeRG@!zbsurF#4cz}Zy9KKc+DjLy#0ls5Bso0fDeX-Ghz{9E>=c? z4vQI2fZSq6w{cIs9r3+x7?sH-GkX-?T!8L^g=4fIx?K4ra#et4EAI6~y)Y=b_vSp~ zxn^hdVSc+CSMJ(5p82&=so3|h5bgtpX9KUQyl_fcxmO@c6W9ZR%_dd95NuslJ*#t@ z;V}u;yAt*lZ$_CF1(w;gudMf>e`xCNH?Nyn8@7cJ=k09tvKIt(yJOrYO<0FsBz-Rv zfk1}#CY?)vea}+$a<4^+YYa|B+`LpplA)v-54uF{sUD3NGY^u?VgL$3O$=%n0Efbpjk7?!vLLFF38C+Mx~) zSzhjSK?u341gF*-4dKP52Syyo38wH}-FpSc$<0M4w=_Ph()XA)LSKI2amqg&6RcYD zdwGGJh@kKj?p>&|C+~xE))xIy^ z))IEH4$aFj?kHu7$F{enjjE|Ke!9ToJtDoAQK)+*rHa?E4tY&ij+6xDrh7E4!-(VNfh&AIsORX-|)mHIs6em zfn*5)aO?EK#__ROq2%L%d4Vkj55OKWPNiAyHio!!;DcvNt`y8S>^|O@_okq#46`Z} z<$2z?7$KKMwuzM0e(6ssOoV_7WJhmscLd0-3aur~3TB3OLV%tdfz5BQ*E3Pt~ zhiWD&^V7jNmzk0Ic&+dHm*DYPw42MRyIOS$7CiU~?TE6_PZ@WF zbS_MtkPOM5jA57`igB1wx9me4PC#Gs2g5Qfm8k)e<4J~)nk0*zL8VZMcoMQQa`~~_ zgLH^A=6HXJ3)PvGzax}#LMKea#ty_U>IS#{Ko|WN9?W099xMa~7JtaOoaz~$7b=Zy zAuN2TA#gw`j3O%ZZlI4xD_issJ~x$@fVeNKI#VFQ_qmpZ?{uhbAO=2z!=!+>wN?WgM6j5fbF2WCEuX#P$ueXp~>GD0@=+RUiqaitgK zp_Rk7I!|Z7u#TVfIx61LcBFA@oLj8&lQ`CGR@Qxfwko47T-rCBprtY=Gewq`hirrW z)VZKqGh0sy7rDnd8vTzJ$w(tdWK34w*vTHDUUXOPWAXTy&%9Hnk%wWqvStxU9~bKwa<1-)b@ z@<4h>)WerRS4bP(l8!mgWWLUb}%oPU$pRT4=;t9GVr4a*@B-r!%fqE@^5<-JuXC75^xVY>rAd z9*osGWf}r>p-9H&4-&8En4B`ZV9@xb+u^T=v|*!s*EUdX>CQbu9nY2F`?WzF8sBDx zwE?+^a4X){+^u;#WmolHc10Duaes9xLZ@Sx0>SjrZ6WWI~9& zn-dn>83fyO=UldrG3$|Wz~0uOpldcE_CZ{VUE7Xsq+Nx>J-?GPBWrS;_9qg<$kiXO zGvRy8pnSQO9;(2buYPPS*#H_Jtw4~$rM7!~&z~RPhSz1~ggaDo<7z=M9om`;#X@v{ ziB?gZimfUGp_CjyW6XVE2^6$J_h8vv$=@DiykI_WaV(rj%8x5SB&3`345n>zRAnN% z>L_j7L9+5rv4O#k|QF!iOtW9arL5&7zk)9}T;{|G9~)Px4}8?Ls3fq!_9 z`Y%Q0@GtnRpr-$6)KS_IaoN^Ul47+f!+~swvnR*4bnkIj@`VKGxdhyEiBMjVi^a() z#*-47xntYUaVy#6lK|CSh~!5;Z%mtZB*o{L{#N%mZU4aFM`gl)Dk=p^&;NXr;o95a z^0UNmxMw^LK6h;iY9yybOFQ|k5|0dqzS+ze@%&{O)Z~dfxvNZSfIr%C2yf!Gm7FJl z4d4Og>9RV|*I8vcnmQzx{>E0UzXO9)080F&oD%XfTA5)DfPtrv7K2eqn#d=;_pS$M zAPiMx*%NXy`>D9fsQjL1dUUactmlmLcf&XN+_~ACeBtb~L)pi!Q%&`oFw%NVXcSc7lYN+|KU}kVPG6CX=p29p-QtW956ND z8Xo9J`WH1L91&gh&YBTYS33n-&t@O$xLzIK$&lu#w~Jq81bxt{kJ%HFl^-9ANIB$q z=~nWChp$}r4t?pQd}f!dABq0`h_d91NnUu%eB7AC62%N~4IWnvH7IiFEk|4$0hF|? z`v;3@{#)F>1%LhKtj110itU^9p+X{F`DjJPpf=FWcp}u~iKoygQ&|pxyXiG0GeMUZ zc$ebDnh)dhj|XmVSplPV?7V2BxL3}7p%N09=*>ey4V*q>Y)@rvrMs&;cOnKtjOQ*o z@XX3sFG>AGt1(HZX~!dV7B>Pu{KOTK`(Wh|!=1`BAWIMO_-tkRJACz21Eru#XRzzn=>(hr{MCRuhI zirF`D;FkY?#*0V@&W$a92Qu66KO&5^d43;#*&n{>2z=~SeuVP;7vuBSvlF^vxSnRA zN#DDH1}QdO9LGRZH{7N_IYHkg@b?y}_ ziE#cl#JsC_h!T@`l`Mg|njb^9d7Kz_C~c}m#y;TwS`i77V00_79`WH-`P?NpdVJ8G z@C4SgT~=`|91bE->K5yfK@k5XawQ?@&BdK6wo;Jj-eQuPdQnKfonIE36AiZM74>#R#^;4GM5pMb~zwtcXN7G%dhgy6A_F3jY|7Pm}@WvPNNv%`6pn0fF84I<1 zN52tQN!u+p1^op>$BI?e)e+hu*zDWrIS-Mjr+0f1Zq#a_hEB|9?Bwz~rBd50feZ>y4-U8(nqxcqQB_x1OTGa5m9kQP2GpxmfhGCWf=|QX6FvXk%V&p z3*nw$aDxpc|0&SxJ~~6-%}c2r*ZsDYoxG(%O>6|rGd>kZkKp+GT0e&!Bk?6X`IPY< z2|NOfatrehXJqWgMnV}~Xy(WE_;Z=a2wnUsZ<5oCnCuf?jcCcl4Vp^7ECCD?r@M!+}4Uzw)o&T)2eF zB>l6z)&S_1>~j4BHT}Pl1dFi(75MOWQ~XHvH9VR{lgBu&-ogw)a$_ss=rSRANX#ME z*PY&mA8v<*`^&s_9J-vj$E6|B^mtgH=65L3bgWZEA4L%i!nAe| z%meqg0{nc>@K#2PDNLxtcjvxh3Dea8TjYpi*6Q_WIlg%(n$9yLeXbwpjHiC!vQ*W!AQhVBDxMHU}$pb>eQV_FquKJ&Np%n z4t}mnFkYJW<*RpO`<=+xmt)eAR*cM6u{+h=o&6x!0OIk*>)~^}`e%TAnFZy(fR=v} z*^q-@r}IPbGM_{`>*oK55V_vJ^B=}a^p3!wZMo(VV!kg4*TY5t8hrGDEP4NZ%JRIek93xEC5G=MM_GT+ z1S8@JoUVV2h`*3^p3YVP2x$|;u54f;`@Al7J$%7TWesd7b$w)A0O=>Cu{P2%iYyX(JwuWjYe)H&Fd$jR@AY}b0 zp=B-6V=$Cz(F`Pk0-Nc(2`y?Yzrd|H*B|dSNARf}T`}y4Z902HrIn~9?0o)k9(DvY zQiIl}_M#(=#eOT7-JIqe+*D0b`EePl-H*wtGB>bkdriw%%AMSF^vY8WRID#O_ahd# zk>uax9%Dwd8L76gG{-L$*H-Z4r&t;-*&&uEx0^ei@%WyjX`%MCd@hRgKB)gu;_$@c zHELqP%mB$6VbO@Y-gbFZiKq5UgGqRSpAnqBJO3tZ2bkpn&iQQgfPmv!;KX{3>=wMuK($Zrb^!p;LxsR>1RZQHb z3dO|14#;USxup_&(K7K&ma!`|x$DsLZthy#j<6yh{>|sD=ZgB;?3-WMV`#;*DZK(; ze+qxBb@W?P^K!2uzJ)nAuIXd)RIlRcA%j$fr)*bu)A=8x_Ij+_d6vzXNe)$XA;bgE zya@2FEw`LwHT9KJ0}Izs7JP@IsUT`~o99&mx3@{vU-3zh3vRNLZ^wbp)r0wCnb%;t zv?=Ha0fKjDNl2eu>A3-sNX7@geK}o@k;~=Y1x>;|mzz`vVW+&jLzuZc8lnKV2wM%I zU%$8vk2gjC(zJORRD224S;y$ZgrvH71{KAICj^8Z6Kx;e$J+_%&xqbL*nrNPiJNBw z*61;KD_x2o-E*9$Q^HE!f(2cDw6%$Q?~wMsJ4>W&tR#^#hdzMmyC|oN-brOLKA9TQ zMdnmfLo!O#RnfgYBSkqyP0EodTb=HjVqE$#2vn^UvRE?~hOKtYiCcNu-IZsw^sj1&Fd1LFe3d~?w#?2K(_Le$SIJW z;0?LNM*sEXz?RW{{M2#9z}+}Mbo^>$#?{hS!?-MAx45r)gLB1u8%3+xR~KmhT0jZ-5W~cDE!2A zP|@Hf<(rrc#CRh^?cE}v6){N4!Il6y|ETQa?KKy-qG7%}fAVQp03(7a4!`QMdM|MH0E5%xc7EDr-&Lh3TpjX(@w4wuRWp6yhTDz0Z~Ki{3T2CZg0Ss;W^2 zS#`meu^-zk5xRA^tdBv?tiQCjkI^_~X&#)!CU5V}LLw|}a!$99O!jX~*(dpm;<^vt z!T@@K-nE8sPOjjli`qtp?(oz?PlfHemS;I#SRu;L81EvyMc*a7 z+zN_Fb~8}JHo}4h&v)at^SrQ_XHf=-mj_wH0Q1$+4SX9HskZ^|LSV;4Z#9E zKyC6T`JN4nA|>BXBKrxlgkeJ>SR73{N=DkweX^H$l-nt^@ElPQcFNxTB=Qi%vwDpQ z4Iq^hq|hrYHZruOz>LXHBI7<$GC@A{56kd5IQYW@g@@Kk!TKZuO8_yddYv|k^XLR z@eREO0tY~|zbuVynW~0LE?L`pa+h-D;l3r}rtPOQP6yoQy({6ZvI;Y~G}m>MY zKEqRL9`-%^Sb$1|LCDmIgFp%c5$Ku4Qo?f)QGW<=d=}%70YieWW8jOtqE8}Yvw{Cm z=vEU(8$#DN{DB8g+caU12K=NJ@d7Y8qYX435UBJ&G`cHt*ZBQ}`Q>V$(G5hr?L10A zn0@5-XZfqt4Pn*)DI4BPnB>?2+3>+J!A&6JeF{_@zZ;_8lE6I#3seM0~gMwnH}EB~rkou(n` z^q4|}ns3ykhc=TNVY(%Lm`aN4wXL+;JobdNf*vxy(uj+-p*FK&la@`%d@?WRkdu;iOp;^ z%i>#?@=PD+s~@zne?8ro7JXXC+_(>)D*S`arNHqN-bffXQ{mgLTput9-1P(OICrRR zC4(*_+&T+sj|V~{ECdajMXm>r!b zUX^SVABxK#G<4n0UVjC&T>gtuq)&{=33SKz>b68$_ap+pN!T=v6xi{hWEVf;o+jdu zLlXe^c_mLEw%1?^;W~Hk&kSj^a&HLr8=spg;|51Qv*3ER^7B0^29~uI5yVxevbRKs z7>dG)OYJsNi7_l#pMIL}c1?s{Qdu%W4~2CkDGld%r^Pe0ST17y^@^ zp3(+@$GPstwPi|d!bGA|VOE9wLJklqZ|T|1&p+E&DW!$c59P2HeT0oh^ee?1GI75@IqG0^OB z_K-2D=~R@!I8rg@MBlrp_zIe%Lvc-CoX(+Z>CPQ)zb1JppU;lCs9+|>`8HqNqa6I=h({DbhN*KB%R2t2+Fs~F_hQ67X9}d z$H%w=KAlAnnU0p~4Zyo|z`S?~L?%1+$%bj48#jGvrH;A^xFyLRBE5LY@y^=NE>XwY zz?}jMUe1TB+{L!4UV!zD;*44$%Y`(`g%SJJy4FL#@YOkd z#T@=C%J~&@_=-9FYe4dAF=_ml{vDD&P{CJ1vDZ@8J^sY z>X!LEI3$-Zf#%1ulGWIb)#TZc>h?G0Ej=hMnbA2f#VDDiKdKtoq#eu-M#maENMn#mc;w+&HLpDbDkRR1ycJ^jcLx z71pCik!ANG&QcQ7)MR_##c&QobW!~V*x>~|Cg zsf%y;rVMdMtY-1X$hWzO|h&WtJw zn)KwS=@z2I<^-y`V=JnTJU2}l$T7Y2acja_d|NMusK)c1^Wog}hp9(B92J}%EO<18 zH!6Asw*2}T9(sV z?n6A$Rv_Kg$+r1zTtW(O#Pvw#4z)(2uYNeki)Rp|1Sk5JH*8i}lUJivtZB!KF3@G8 zAudyc`-a$CGOo+U9!P)arrj1B_OPjOe`LRlS>o^I#?=nyv52ZR6yTSe+rK$uQPEj+ z-t5K0A0PEkE%Z?wjBOs4Qqz-Ln}VCpXc@E$rZ5(;@t)i>T%k1=t329b*mn4=+6T;q~|wUKB@|tec46RE#&` zd*?el367;qp5Vp*BCzGzqH6mE{@f52txdgjoVPWR2WJ^lNh!I0Jk!n=9;O#}d4bL5 zFsePiyMjEp{IX)NMAv-NcWo#AD>e;!L2Udq{?tY#tJD2+FGzFk@-Z~SWsKP)>xnnze#rFkeUR+vxoe>Z&d|VN zxg^r)TzD+71efd=r;#b)RKJ(g@p^ zAt!ZX@)}hmw6Kp+)FDN+c%4R8=m<)N(9uL+@>28V_n@S_o>ey}PhypG!TxK?D0 z9{!a9EigU0ui{lXwsV9k!UZsa9Mr&2_c0$QR{~e!hc8CIS%Fqx$$X#dRlbf+pWMh8BizdA z3biY-Y1D9-wj!ougGy{1(;_JS3E8Th`wM6aYM9R?Jz_lNTANq7lCspH=KhtJV0>wu zzL@JR65J0gH8xV_SdLT6Lz8J6y|UP{a zjKB+D3G34ivkV2DODR|OOrkdOqUEMngx~cV^gyP})PQWuZJ*Qf3If4&R2qw1TFL2a4g2o~T(j ztLN!?CV*E*&aZ%*jPVH7!Kir4(W2+IiAO)tu}qY&27eZ zn7s(GOLs}vv|kA=-|3(coQ`;$W4VBe`6+us-9`OKdy5Tu1vcGJyUD!b31esP)u?&q zsHS-HW0hEfe$oNioHHJJRJ;ShD=yDGNzJ1YLF~>(-76cXSEPmXa63ABN7!PDfVh!J zFE738S8SDsb7h81Wt!%`7vs`xt9e_0E5r>Q=fUGLnM7#TgdtrFTNf8wWC=XM9w&^8 zFh|LS2xd*}1cX8g{>mp2i{m^%z})^>Dg_LFW~Y8(!)phn80}I(YYjTkX@Wqe%4-Y8~W`1OkSf$LIse0^?wyRJ_paVxj_ zdWB|c`E1kS!I6=P(9@;Dr&_YBQm?P%C^vQkJzQNu>R6@dMkX9s_N;-hN4nT6FSgaE zmxNYWf9;NNP(eden5Z21oFL4`8O1!O(RZ1G$nKkXhfKhf)OTxYVc0e zKJx(T{0hwMlXqDqEc!sSN^5c0p}Ry(BEu?E>N*1*^9G99k>-8S#wdNG`+v<5wfT!j z^q9vXieu*XU~3nd5>^R{_3Q&l$y~PaqRxR>Fo}SIq5=Z^q)n4@qdLjdaLS(Sl6<<2 zWYQ9x^czrs&TJoB3WX{GL&^oxP#={6F(}rGGyl<4B89-W1=3I(5;7k`?ZE*Cwm13C z3rNLW?E55g4@NheOI@}FY|#6q2Y^~vUlL($V`6R9Hx4h`#6z!;+vs9Aa$DVeDuMM4 zpX$Y;ihA&La>m~ubrmxEqjw6v=XDNykgqmqkH6o+nfo}O6joJL>%K>m{@7|uBXbq% zYe5U4?c`g15>Z)we;hDRdw_b&$1Zp|@E9;ab8-j{p}>6;pJB`$u=Z5caPPCj_LMdU zjgBz2r#6z;LefYV3SL3Co94a*dJau$lFRtTgrLx3&S9tQ0JWKyItRNC-Ej#!jO(c6 zIc&s1Vj+ieA_p|0OoMF#+OG+F?ZCyVscGeRLo0wL)Dd>q`IJ(0Vp)NbJrCSw2o<_5 z8)joni1}TPyC@R~6Yar8`=t#Ew2NmTvUzIp0!uHF-^b8kY@|;*6A*a6;0iAg)^_88 z{*F)2iYH+BX7H^%CY@|0lx%!&CL?MpAvmSYF$XziHCU{}VTD`S8$?LsL6a_2A<5*_ z(>BROe3@m$z`}?#P40X}8LnYQI;g>f;c(E4t8_Bg$M}K+^Bvw*>6C9=N4b`)a@g!i z@wiyTvU*3wG;69a?X~)e!`vReeG_Ob&cDwGonwF;{8=~XInScmZ(fFg#rtuq6Yzee z{8iy@-Go79$n&uIJ=3GR`YP#j))wPEEl{P#^ckFD%jmA>rDi>){B~DAzw{UT>eu%_ za(!(Zyb>C@YRc`2p)bIr`=Kjt0`N^A_N~K^l(;xKnM_2wo9}#Zn7VzkTl7&$n^15W z@CHnLY$b1$SdWl2LToedBGd~@=Zzm0$Ju5FkWb^Q*+__cNQGW0(6CF&Gaf~Q&-WZbm`w70d@%mOTapJpiL{Ol51pwT zP<`H@%{E!G%CTLE<$ID}@voomgZbU(=Q6C=wh~>Jvc_U7-A|tA-w!T^n_31`f=!CH z?U~0l@uMXS_&@KPyGef9rPpm|v!}a_m0XjiyX|LASV`Em1yMvlw=@}d?@7wvPm;|# zvy5vYxwxse8eVXu#ZhhJ_3P4tS?~vk+)_LJ2RP<3oTc{UN9~h0Fhfheg-EKyBQM2eiJs@xs03w!(`Gg7wGn0T@kq zt>zw(#IiXI4)JQ{Sib(eQBSca&m@$8XP#1QCVgve<2 zlQsIt@%c8WAkwyW#+PCy=zlsALKH&e-5lLD9D;KjTl+~!!(jg0DU&{7PrLm@I?Q|@ z)d-tL=`!>1Iarug-@txctY8-0l77hP+2RHb);i9!FUz)Mnh+sPiW_J)%!Q2Fe)rv- z27}sQW0)b%`o+qx6mz{8PK4*{*=7Rf;AAcbAg+581~=^Ria3X|kJRTgNPc}hOwrd@;P-rPo^4;EAz%d4t$6IMG82tgxj&w{=ru0Cb zOB1BhOsRXuj_Kt$*uuWx5a*nbZu$~$qZ~TRn(fU(<$J^;!ixHnuqYsg`xN@+NbHMF z)?@ON?MeVt7=0efzuX01EAL$V@cSnb`vv;P9qd4XwQ)N*!lRzKmvO%TS$B-C?duF& zM$4JrUcoiArTI9L5Cg|@v=}moY#-!9G7_K0l2y?Qt0wvZ(kI=h{Of5{WB0FU>ZC}kmC5*wm&vWay|nhF#|;(rdCr2pfAkj9-0 zUct_x6o4A1mne?RXI(#oG!=5LfQ1PZ1Nj6xENPCcl{jiwOQS|d#`wshN zZ~dN?hDEvSt;n`uwcYP@f5gk`;9aYB@VIVx@;cf5NS_g?;uSVTaO zf6dc2USwg4ZyR*0aJS%O|M*}7feSFfl(2iQ@)h;|u5HR&x$QSAk6zIeODw4gozh*V z>a5Ht$_LN_1I|^XI8>*wKg|4`WEre!!jZU6*cSc$Opu=kobSLLYd7tpCb_s*Q8^Nu zao)_4oTj^5S_fX6hRS^$%!~>XPclMRS08q<(0J7z93G};zP~0txA5O>z+tZ$ z2Hk@eKl!ooqVKWoSI$!&Fy5}V zAuHa-v!=bh`)hdJcYO+N9}Htg58a)6Mm$hf@uIXe^q#9VhUWi%sq^OCzGUt5w+@v5 zd58N6Ezb7|AYm6GMn8!x7@`Lb6^9f(dKrc+sGYHW**8fsL!{M`bv!Uu!viI@S=LR6 z^zWmcpB{6xx~;Ly(^T)2Rg*!#VwZ_+ign-_HqmajL}8a5bTKZpf#5sOj4CMVwln;P z){5(<%ig*=Ahb7OTfvuX#qm*m>UhsC7l4{wP?q4*vpyL{j`VqKt z$fm026`C^Ft$M#}><|3F>U;0csco#g>k$D4<&;l02kvpRD8bFM0vUuGLhX!ptBS#f z5Kb;Yvn0Y&W%)!7qEFkPsM0#>Y<$b0W4WibpU*c9mt`T*cd<7zvd-s_r@5}q%~J$! z#s%o&=VNfInl4DT_|vIygbv?1kd3tqn|@_|G*Y9wEG_Ii?Q zLWO(kv7k(ejy?G|pLFUmOilzf`#Qa5z@B(bTH6>*UhiB?ay+`_YPxBd8Y25q=t0v^ zUyVb-1+RA{BuoEcv(LIaseSHOSIvJP1NVZeZpFoYh2 zo?o2g4m}~HnCZXRzwS^VS9T?l*(AXaFXe|IUx`1%glyy#zqyj~-uF@cf-W_Hn)m)s z-sVpq^w6(e@}O#biFw-E?Mt*1xEsdKqZ-mY`SS&1n#eGSrQz?dY+xp_unv-ZyJqWn z5H8kHCoE)Vz2sfHbQuK-DtYG--?VNSw>Ku{<;-qLAeM2$roh*>lg`Q$Z2lwy1`UJq z)u~S+Bd(uBatq%<4LF z6uNoZQ|5pt7*9J%*y*R|gc*!<&!K_ow6ABNlB^ouuDcOl2THh?S~PPL>%@~A)Jw5h zlUJAC>oepW&Gy%NctPrJBke87)&*UD{5F`k(M~4O>c0W{7d#ZjuOhsX#!|idJ zntVrBi=}}uyY$A%hP?7PW2Zh@-}?fap8X9 z^D3e`AOr;RDQ22DQ2h~KjceM5KhGPyS#lwldtbO67d(Hl;rMvqCVuLPdryISDRnyh zNN3ST>EOH#@#u|xYhtT#?sMTLQ0^jta^k*EBJZ_7iF9W)TKv0(EUL4DmyQ)2fL25eE@{q|?0*f&%ACO(N^Y-8Syj?T9#8}g&>LJDwPrYk4*J-W4o9OZFUqS`IM*n z6m)ke9XP!`gbS{=(tJO5wE)b3X*kAq-@4B5{MJk#H~Zs2g)RRq;oAn|)hdtgxJJJS zEb^@1&Ne9xF4f=j>5m@r3n$y|WlG{>g$e&;ZhvwcC35j4?kw^NAZ--%GTuY4#N1)J z^Pa>FM#r8QP1XdLt(2B-ttx|idL*HH;o13f3t4N?M&egnCrq--Ar6P{?5ItF&?-7W zj~5AYCsHBK*})^j*YpuZ2{}PQ?699yFleY3LZDCJOS+%6YnYxJB>GzK&~JD@{@6HS zH_p2SqFt5CgIm@0Hyw-aT&b!iYV#F&)lcfS)e=TfER*W$dY(mcwDOcPq>tQmM>XZ1 zY+i}W(_(CSI#wmG2^H%vVlgq!dRZE^zMkmo7{>g%J*Je})TShQ*w<{8u9mdZfBrWp;4c_QYE~L{NzLIFEgNUGK6m$IJl7keDpgPN%(bct` zI@ZkENapj-#b+t(^H^$7+sl8a`_jiv)-@(KMV4kd_K=xf$wJQ;$EIHv}^ zj7vI0GO>~}!-Nzq6sdmOm)596(|mU5r6Afj%bSavJ8vYKF}~-CPvzrhhFV9QUGIZ!DQ;!W4B;@(OKg(ej(k6qRQw`6^3pp7`_Mv6-VS~Q-Z)-W6=iwKL(lp_ zc|*Cvorc0D&t%3=!4WpTT5aiP&VN(t9ar*Ruc1eSVqT~m=au1rCf)6Rs9_;pi$z{b zH)*r}98<={b0s#!z?_{=B0M>83j_*7E8luTghqTQQ(2xHm*`Ix*!F&?)J^q#yg{W- zCPr@slrx=cI-VjAw9|U$B&-gmgxQgld!tLILtwq?u$Ji`VYsPJ|b~pKo4+cH} zv`F5&b>NuP2 zt!cD^Zd;FPwM`Cx)BMf}X0utA+n{^r1@qw%y(I4Ps4~?{V|;1 zczj#n-V0e(H$jz8Vmvcmd8LyH(m3diCH01!a7NZ>X2`|5)RFfAOVga1Yr4PEffE;( z7>9n869NVcTUXdSCYbi?C;Uspq3IFjpeIL8r08#@SV`Wb$qzhnq#)tWOb2Gio@{*$ zyIif}4h=-M&aD8WM&U`Z+rc^>Wd?eJMU}WcRlfJ$8DKcZe$boDUg2O@@Lejx@UXOT z$reO)SxFKFA)^wT*JX3)QX%QtSO@%XwUZGbp0-C|MS2Z})~B>T`G{_{%mhPbBgPnz zXBm(%Vy3Sjm@!*z8qdW2AMCw%Skr0OE~?`wqm+n9N1`Gi9i(Z*WE2GjAxiHVV5EwO zfCLOgMS97rG^J$_AyR|V6^JAOMv&eV6-Xi-BvFVzA;kU6x6eM;cJ!L}{m!26oW0NW z{-I(neex^Mv(~-tb+5H985tM5Ih-lw$yFuJFyBXe2JZ0BE^eHRJbIShHcUv+T*+C$ z|NM^D$g`sr{uW3D}4-XWpmZN7q-ilr63H``_2sC4^ry(ukI zwa$-11}Hel8S>Q%5pr86`{*d5UXRP zOp-6iWT=MNe#pPU5io}WIm+Ca8V)+PMGfC}hT}{dSL_RH(q|j93{z_?oKJ$NPJnGr zBV4<{1hF`b9T{=b9 z($~xGGD_Fal657EQ8X_|Njw;d@lP>1S7n1ni4a4 zbaQH#P9yi{s_;yh*!8w1Ex~EMAT{CSLZf40ab@;NkMv6HxwguSem1mGk|jxT{ z(U2meqxmsM;6{@G^Vp6+WiZ0MzUa+s%|h-|=Vk=<{obT^T5mvGOJhiYAM<4sP)#L) zS-awR3fh93xjZ`jI>!7l%uu(R(^n5&M)SQxBu7LBhkt97b*cz&Zt9vcxv zip$&|^vOG(-f5lwNOw95K~TMU&fNG3b zg^X&WQ%bW;-LqpAW~-{xFA2WZ3p+`R3=`2pX_F$eJaHW9H{9_7zAW#|MnQm)HG`Zu z!Lh>Gu|Fk*$Sw=xc0%2(3NgEW6yrE=7n?Qy3LE`wd<#cD#xM;~7S03j1G3JqyHo6>J5PNO zWS&`cP{lg;*MSeqkPjXZF@2OjG@+t+ZYD^Pn7f_&o1;Gmhkt{C5rp0crsVG$xWxZsg-rpGnBjT^G} zcy!Dye~qHaC@72Rs>z~dU%ZMG7-&&FOWBDO>)}g{{8}|wzVh@aCNWC5aR{kE3u5j$ z^nq$&KRI>F9wiwfD~q*u8P@OJGB@TOt67da6ZT-jnXWQz76i%wq>r0v2E}6B#L~rF z`je;b4V_D~Kc9AM$k_tqMm`k8G8;w;)h$D5!ETTokf692PjJ07Adj!zO~{i1dal*{|a zUufaLQfkOBH^`V~cXj{BwPvRoy3F)Fk(A=S!?oUz2i~P}-nv-I$0)kh?N5=>${a2o zCRwJ|kZTft5%jU#(&w|ykE(~#d9FT~@ zJyyyh{9iRIclJyt9;_f}tF?onT(Ju$M~yu1gS_ANmV;0;Pt@D}q2DM{lE7Fbgu6eS z1!+QV*4Vb_O5BM)9)|qtja03MOy`U_`|S$^IYAG;6N@*EG_~m`FEO|g9D?k;g!~?k zQVvJ!Y)f_K1ohKDKp)I^5@FiEU&JYri}On7p7c<}pFYd1Ckn4xV2nAqY(fHgX{A?y zr_8Z$I~FzGm${a|CT))TO01T#IWb1h*yzx!~6T`V1)@~v;Qc?4h76rT~4yjc=m=u~Nu^2~$f zY?!Qe`MtdgQ(huJICrY{kzScq@m$w_RO;xU1tb0!NQ+}KW#sD}6v;4OcMYDj7$Go! z3Rv7XT<04xMQJb5yY{rJS^i9Dvo1OnnwVdc&#Ul9*w#*G{kC9#RUXZWW95Ew+te^r ziPPl-Gc-z7~SUoqwi+$k|7sooD4f;9V zq8+EOz3E3WyN!^0*!(m8c`izb6PDPr z2g>On?ua@Jy`IF!82L`h9@|F_h3~*&29O$%ev~wp)UhU!SLQqBmgYVQm}y6F?A172 z*K0PTn$?r2xbdxxeXEgbXNFgtCx~n9zU*Fo`oP1D=fUT?F39MMSB2(QWVPF>Fm#Wc z%kV9-1hddy;!Y|`T3#V8eA)Dp_akWjY<&H(%T>`Rej;r;*WX<9?&QoR#je6ry-D-^ ztt@Qxjl!IBU6%**4JzR&hwTkJ{jJGzZnCf#E(&rPn;oSvr0_Q|lKV$xPxHrbwg;dm zZ@~iw?tEHD&M#Or=CBSq&J$mS5xhm}x8((e1{dJ{p(qP4S*a$|-&zW93oHp7YtQ&? z;WlqK)bPYUeie&Dk;c*CY>$znkrCH&Dvsz`glk4=w`s-HhK{OFvunlz6IcUU0X#2m z%Z`RvEeVXn?5H%HgB%Qje@+7TvdTSddReXaJXk90RWW9cPC;dMLq1j& z`dJ^^Z9d8z&Mg!Fy_n%vx8q5&Z;#D8yvJn?;UFVX+Nw|A23Jk|=8MDc?~`wIE#38M zSgaS+)DA5>*Ut9xzZ3NSBxe_`^p%?{{ne>6cJ1yZEFYINR(^%txN;3(7-5|I{-8&- zXmIgW?8TKOJk>A@zJrgNdlC}tI5#o^ z4~!kdNND5@Q^#qH-tE{su3AjfTly0+^9FshsOsfZTqtYXV9Ny4KlDJp6j%rt=^c6r z<^Qn~;1h|972IRe6 z6}1TQOt~F$cCEiWk~;e9J+9hoT2fluS6nfr!%>QFk5~FT!DFNLU>7=i8D(9rYIH-s zR3mha^wJkGHBKnTCLWUrge-B9ldspGw)N@16|}pvU|vP(rz4u1@B0OoI?ZRw;CsLz znB(IF1%{Y2tA2mD)k8;0Bzk*^vHUd>0CLmD;vN8fFp!xXB1&Lchg?7vexG_l- zJD3dz3dIW%Q{rz|)zKRwx^SL&`j<@~%RdLM7AgR_R!}Pua%F;lWEyuH-01I|tPNRE z57^6-;|TzI?3J50$G=1V5SRj5}@&t+@ty2vU z;l5u4sGfZQwXPonVjjfF$Ht)o1bqyFBCJP=iFgCXZr|7S&6k0Q;S8AQLXhn9LZZn4 zc{1npDC72u#_6?8WqzDAfxn{@|9J$yU}6d$2`d`Keo9C23ENSOU$I?$(9D22!xxDH z(xs1!g?tIqWXkLWUlTt$GYRyO$j;TygMYaU3_Pot+bpd$Lr|MegpNQk(3k5m0dkZ- z1Rf$DYW%V(ns^;3LD$t3T4k2o3RqqEpP*$sD6}$?$QW`{<^1aQ6PuWTI|i&?adWx9 zLAG~{y2dJA6w7i0Ss~JCjsVw?o{=~|`g8yCMG8Z-rg21Lg}BsxsB`(vLYjb_$)WVp zjzc{Muh`_NoM@KIu&|VvIWy3;V3l6gb5sXNF& zLc!UpkUA2Xs;2s)$ueU*gJVe=o>Fy;lbm`vk8&vbiKR^zjV=

YVUwx!&OB%&aWoIu$c3WLs27|IZg1oE<=Aq4JMwtN{ddJ9W%cHa}p zdtmEDFJjmwNE-JQ;QB#@yCJ`u-@%a_13$utHgvyz@Pxl_j>NUCp&RC6pmjoW2N+~^ z0mWND;x~Li`Pl56%ierRY}}Vk{fu|`|HPr$9r^Wouz&5$I3Sfqms%8{A9_MKv1GQ^ zxq+xdIF-kv0`cUK3N5;w6FDZz01~r839jN7F_N136n0b1dI0L#n7YLH-l2ddTLvK! zv1cmv9y1a}mx$0LFWY`VEr|yDPks(CLTk|?@yy~l7C{oH_?Y;tMP{h5?;Sc7xdXb* zK=0%UaHb2(EJ~qZ6E^>P{(*s-w+dhoT4=Yi!_%PvoDMsOCJ`k!y7JnY0-MJ{2_v0D zL3fj*fG{)qa$9?|oI;3i?`aR;a)})=j!#0v_gTU6k?j>`O-)00qUx;Uy0GtyF3ELb zt@r=lkS6xiC}XVA&6B<});on}o+EaL@Y0f)b)?m(P1WGs_l%Wm*bO5!aKJDzdSqA^euMnbn7d?(0VskC zgH9XSljrU8_j1DGK~=RKb6!}Pze`JOKD(uUgK$A-FoXbdQ(kikB1HcHp~z5wv~X(0 zPs0^=J+*87$i7AzKV3*GiVgmhDX*_O86;LZTU^ppUCMF_%5X5rRhBu&YM;qf$?_|x!+GiiX?#D0=K>nr^ghG$Bf)5hZ%uOJDa_C#)XL!(c($E2(DqeleY4F! zP}<0H*e+{!T}A+SAX;s`F)jA=iJMR2cn2ofX*_|!|2UtIk%zD_(6}ikluLkoTm@f% zA6vOvkPXp&{UV6k@a!D$OulULgp!u@`?cs<=;O`=b=e&%OrTEA*4_^wm5bBkBgj5_RnM&q+sP%QS z(=y>H{v9wQm&@TX5!mFAs=FdCThFSs<9(Qq-$)=PzS$5N(|C!dAeIK2I%ZqX+e?u| zN_@tMMeUe}v(xZYG#ifQ5AuJ9o=+aL=ZlYyp%?`rTDp8mftM79Rb<>!^?w*{Y9Q$E zLttvvfQ4ii_8Y2Q`d@oqxL@@#;E~W zV)kta16-a5)EKe~_S_WdwJ(2L|1Wi%ZG{0$vJmck-?Dm0uh<-aZ*_lYRGBT56}qjl z!Y4`^3T2Vus93T_2zloO=NMRh|e2NZyzbyIlXo!ZBd4(nw zK(d|lTy8>1ONoD}gD+oe{iO34gmgxWb+ISFAnF2$)i$yHB8jaPTYGTjh!~4-v*iHR znvUAc3x7C2=+`3G--P;2IYF<&@H9kV<^`V{(Oi|q2;r32ZNxbJ4TF(oFrvEO?MF75 zw=ZhW4M+srppOzP2q&@|kZk}O zr7fZYi0f#+7=CeL5ic4^=8JBi=My(mp;5b>7$K6y3@~M)sHokM)l{VX@anPv4%MdxsEr@}#}%sU zhV~5_ohs?&n6@J^FL5c}=GWAEg=a_W>+7z#sMq0tc~X@%TgvQud$vo!RMyzw#jw!H z@VO(V`*U*T2U_4;+_FdJ+PZCS0g?I6J3ecdv{PX>u}Oy*xYxAtZ6(9deoXc787hjWdg$y{JyG6b|F^&D!SBQ$5BY~DAeaT) zEh&ftKRE>K2~RRSW+*2OOx^fC(5njj9gLC@%?yZo%|u;SpFv9jF6W0;VP%#wHAmwzHu00$0Poa= zQplbactc--O|j>+8L`O1U5lAIvFn*)1>m-j=|jFIE?0%5b; znHFlmFeyMJmm&S6W|L7Ge0!6QH=`SGQTvq5C-uhXU92#bj_+VTayV=#Qm?K7(kJ9NIfY*M>{2IPg%ya(ea-}$|`V}x5N~9^2 zHNzgBs?1=55L?KFcWiJ`FYn5-DcJq;NrpUSB$6Gl@s>F&^FF5ROlZ+d%q(+{+jzge z;jl)ixiFIW?HL=zicu--7|7a;%>(FlZ0#26(opC|;3DN0V4b4dBKSq&Oqe8=u&#ee z^S1#!V?PI3QnrA9$+g~NczPYry>#~Ttd<#pxAj#%EW`O{4b3IwBmr zQQ__^t4aY;L}j91?gFAxpCoO2%aeCPE3M&;>30c-?^u$BblX1# zc1QlS$>C}|Cr(FlElSYWZi0Q2=K?uT;VdAvhj^+5ASzJLB2nw;bp@94^;HaHkMRL2 zk9*kAZaPhwUL$t* zEEboln-b)3#;!oAbRbntFoE{ub|N{h;!J05^UcJAl^@@M-+%kz&%avSph2L_K06MB zMkQ&o8wxhy-pd~N!N>R_Lrq!|1!N3pGJI1H6MN?mq|WS`NC1h>PjPxNY;H`UTQ?Xw zk4@xKxx#_gb^P&lyL$|WsDk?qy6R71+3wykbVOe=%l1U2e9f$Vp=ym97+04&x%jTc zzD(Zfc8Q6Zg-wx_Vba?84%S)L^^c26_%y379sR0Rwz!Uz(2NFky3y@|u~zrv#rK(l zvN815?sNGl)n~(@Y}=~v6oFHqVMR;(R~_Ac~8z-UDISJ2RGlmNdcQMxwekgTghd$wH~2WG`lPWt7^ zX!+``!NRrJ#2NapFL9yDaW57;g4I!nvI`T|nh%=z>Bb$x${|IrG^tvO=qn=v%y?O6 z$lgjE-NOu{cIl2S7w#GU=*1~C(m&gEz_AA<>MV?aT&xNY2Dt^(?>ZrS#iMB+Dx<9o z_R9vF2Y2Y#j+pH#Arza~D!n`-V@hdCdEDxf#r*3CV!lm@ zYOSj6otqhFdLCpTLS_f8a&xmuCdvEE(!~N!FnHyp-aH*i7Z?LVzHz;6o$=j~F;j~_8HK#6h4Wu!|{1CMH2x5YMeAG{n zmU*?rqaM<$g)W{w`&w(1K81LWvwIxTa4o4@;het)ib-j+5HJRo;&?W7*`(zW`~3~p zG2NdB$$ASLhiEo+ja7pI#TFi~^iyVRw62avc^iwm-ICaqFJHVrBO`tCcb00d zpNd(&thkCvvkF?!PQKeMCZfXP%qjE5!?Fg?ALmYpY3^&EaZu0Mlj(7V=l}baH=4e8 zZMegiSF36d_P2Y7Z&d|E_f@!H{-h4dElbHieQIUieda`k?;mnaqVE$JuMOa%1bB5O z`O7Bs6H;Q75>Jr=!q~cqPsyuzX=od2?FQse$JBhH;aUASc*jwW>V%s_{kRwuxa}Sj zF2W1vNP^k3kg09WP|a*PPM^CR@AeZWg|EQYtk*1h;DZQEtXYl;lOZn2vcuLzYu|?1 zLiZS$MEFjn>d^Z#a_*QlBp{@mQwTB$RN!x;#Spxz-w0q!bb^sZ(RYv7<8v@Dz*_fzF_ zGSrEv-Vcd)&e5$+n*KM;l^xp+m^>nNy(}Q2XDVv{8%Kx)lqI+FNAM{VvWj&a_?TXq z>o(SU#CGI9JtqpW;N{ENLA;MfM^2IB*j(?Eo^dHF7HG6*o$fQp`#p$it-#_0#z8L+ARRc`7Upyn9jA^EgYx#IPeu>ip$=fkUi|xzHZTnpVlJtPH*Ja;@2XFjjTC_42=!qM)hcucNx_C40!q> z7|m_}2B`%=Rr#bzK4Ka2MgbYWC%@-4M{*stj^XcuRpF`cp;uhg((=+WWJamucL888 z_&Xoqr&~n6Dr!lC7{CXe2ogH-HVXK+?ZqbHwAtnNp$^N)gB_)AuU^i5%D#gOgWhF* zx+?SQSWHijXE2r`dWz1Ch-|MY?ez>$CkQ_n%P&yhE<66FCXVYBu6AUgb7(rZv?t#) zk)Y^TmEu=>@c5Km3C*Cu_z|LIVt3jjRZ!SR$TLDF5ZPr+g_D7QGme}^omyVzJ zxbkM3YO!P1sZRoB4rq}#ue%;N&AQ1$DXd6u#xtmy*&COyju-W@8<96)!xy_)u-#Gp@EzqL zdAjtvsDn@n=xYxb9YOEL7Pe|*ukuF@lTAbHH>MNC1@?^2GwLu0& z?wmvGwA*t|8?g`glEcRY+#q`feCK?<({LB|so9V|Y+tQ18&Ai_xBO5ytQk;I@F?#5 zaLt!ZKZ2z1SX4<_G11?%c#rqF+Qwmw*}l-`TmNy*5{0aCn|T9lMs5UEvG)daqn<}xAhADW2CI@ z@Ff|>B4zsxMlQ3(I?c2CvwauGVNp|AyW`!;$0o|w7^2iv#ueV{cpuHZ-5e>Az0c0m z7}Z9DTckZy*EGZd7Ja}2`}Q~yr0V_wmq&emcOFnN=vK;#^dFhJgv}g)A@ff~_Zlc_wxr7|L#nsy)XxK!|uqwbc6H;cer1#8&5xkonb`A z7J8O-$r)4u@*K)yXlOBu>&3dtW)sJVu`N<=SPDJjz=;pO$|E6VKkXaP|NOv0&}s(7 zI0G5-qfwG5&R(Pu{^ReJvP|VxqR{c*e3!jB-b^&@Oil+%kbxHk$#yxu*2LJnT|H_S zPcbl(%|EC=k!Y8xGmn?Jc%cEZzwg$nwt%=)%~BIKrDcw`?5iDEoHqrcK(-SLO zv+#^TF_2xjyhey4uGj<-`Fq1bp7?BVB|8hG&%wI4vZt9}Hm%#+bG(yk$>RPp#8*)? zE}>>4=QMjN?qy*^Lv0dYl(=PfT%1i9tFU{$?#&kk+2Zx}(BV~A6UT^oz~x&-34?dg z3o_29VFWnu!yin(^5n#t&>u+<`gMo{60Q5IA5^REW|?Jf(M(pjn${h3B`y8I%#ohp zPDMn9s-;zlUBwx*BBwhUW_Qx3RFH3|E~42iHBS!DwLSEaesgwuRvhn`Ne05k*BBN{ zbFX@d7gceu!m7*5WXLHAY`IlvDsZEl!*P+@Vo})(_$XOu!wEz>#k-aGfd2_iscq~+qS11vw`+w zXl8eEJ$%QC`Afw}Z;KJ!1^0*0m9bBBgD0-Jpj2B0wGG5#-XNQOK%j%b4;LrZc2i~r zLE$W|7=%u_Gm=9%qc5B87bXK)z!reb*F5tZPXXHI&;M~Zo|?uE+}IYSiD&+d!-8c0 zZPTxpVtjKPz;bdScnO}}P^BJxtFPT!Glhnh#OVwKx|!#g3oa?N$s;-T(Mv{n7Daes z95b6GW17;kncvf*!civhwmy9Dgr8E19qm8}PsI{Sp{I=Dmbl;r;y35j&O3>>y#NYh zjKnc8BGB4LhC!A$FmK-RlJxAjgwUjg4L?4MHFK-Uw;YmRr^|p-y;PfG_mP$Q2&C9) z=6A`f-6sN^0^?!Dp!Fp-Ml+3;ovL5;@&zpoMxgytG8x`nxqtVg42~}S$<+)YqXMIC zVy^~m8+CNcWZqja3gR+k(jSRmKo52WSIPqITKSBTVqTDeR$_+a&F37)IFSqC@^Hme zgO!g)WBCfOHr%Pz7Z)G5B|N|UITH7Hwp`mB!JN!E?l3;6IZHqA6iBKu)vody`;gE zDff5n4j*Y|lc~sk!9{R}}`=P~gPk_QyEgHna7VsZM-2)urhy_wpqac9&VkVr2)}o#s@p4WA`$Y5i>Ce!X*n zxvMPx*#&6qO=y-qeF}2=P-42-Ui2o7DZguXWHag_NqHgN9vGx=ci%T#R6Ocy1D#7b z&;H0yOw|RJ;SWW|TxtkjRErm0JS!8~K}!)kJIXUwPK}a$>1TjwdPMUV0CZ0R5XkaX z{ez62w8U4GfX**5Gf6zt`zN)O?nHW^MzPuwRN6}{lxJ5S(HiNaybjH2WSVq1>%C8YRlR+ZUWPfj`1NjuM; zs$Gr`2zh#Bo%pS3<2KfBY`!o7g#bF`V=l6gF|#2q=MCQ9A0+Ld+-fI>5CN_$fPWko%zGqt-{TZB>*)?i*U5`Hx(F|s5b3F@ozctg3gp5^F5GA&> zzA~xdWY&)Kg2P1zi?21h1yElZY%%CMG_K1MLc)&5Ai|U3u{<@miqnHsFNYu5P&pcI z*EXqav@Iz67k`_s1%{u8wgb;jqG|qI1tM@%Efz|^v$_p`9(<3K^U3z2Fr|%x*)6p5 zkA|mGWgUzJN_pn&%q)(zbHdc{%BcV}4I`vwgkc`rwJ%&RZ2@6>Yv-H{Z$K%gB=}py z0X(+YWN+-=KD|%XP&G%H@t~VUjA2vaSMjNM$>pU`HD@B&67?+*emBtRsF_QxqLK^_ zy}_yVYyFb3nrG<9$%rjvboo#09Gkluyn4;$HUIkKWgfx<|G5W?`SbpZRQsDu>v=b@ z1-^wS-yYNROTmF_KXg&pb0Ez+b2!qJ*1M*97^GTu8WFy1Dn9ZK|6gFCmjOchU$GzvPOv58)YydhQ0EH2sV3JVKbg3HjHN*+CW?;P?Ch6iFw*yu_Hcd-f78g8v4pZ2 z9z@qZ8WgF1==5fuT;%)2F7s0gY0fFMmaL&JVF*K!ty3k6QM;!<%2?BFi{c&@b*=gU z(Xhsu?x`V$km3%)_TwJDmUa6p5VrFT`R|V=H251*zicXn=3l)Ri#a6aUeMaGh&-Rg zs>UgrUAo`HkpgWn@X-ZvandZE!>N0_wQn|>iMeTlry++Fh5SFJt;wFg}p2&mK$A~ej8Xlk8!*u*3^0SyQ z(H{N|_FUpR4Iz2G=4dz(a|b0X7-@dCx-as?zXqf$amUm<1f|SY*7u|9^;^{C0wlEx0-M76;p8r&?MNTfE>Aq|Xs|S+FfR@_&>oRQo!{2!8(OAY=3( z894ZFBLTvA?o|yM}F^kyx`z( z=%GY-h(4YgV*>7mQyKucAE(aw0ZKc^(R>t%ufV*);n-Oz`ot|0*k}yrSly%2aa_=d zG6nJt7UwrUv?#OSY+jjIB=0O5zy_ahualL&d&QjtT@*Kh8P?KIWFBf!!e&_x6vU+~ zU#DI}_|+>Zg?hR^Z_?BLP-vC8zr18E{8A_l2Vc#dxm8`M)W)&8&vrzrX)|7s6=?4s zwU6g}=UCI-A#!|6V@jq2$YH{@$eAaSePf?DRmm=t9dvH>fsqKI>rk)_wla|uoZCpwGS3_0uS0*huYaS_&??2y;hi<&X zZ|HOqWm<%NiBd*}ksvPdbHj$w34p?boKJJ~>k61J8G|8sDP(HCa?OyQmJpWKTE{ zUC2>896)NCAp0W~M&V0V^pEdHaK@GM6%<5jb*Y;)nFMmj2jiTV>kj3lJHa=z_Lnl} zp9GQ4bPpC;YOfh#cK#~Gm+CxhDBHoimdMDB)_zfaHcgd&84epR%3yvBJ?@3EszB`= zR|NxetYLB|**hz%cDCELu}a(vk~=*8naBS1xApXE$AJv~`gQfX0Fp-W%O--}+b!q@ zDCoW~@EP&Hg1BH^*rdZg^Kif~KmiRLo)f0c;*xTfeZP1uN*Jfz#KFg}oQ`=nfG(f2 z+iCp3|KsUwiK3owBW@RaLKF<^j~?Km9{PUSB!S$|GiVxYQR2xB?c;1~<~(JNR2TV8 z`~uZa<}@PrxcVZMA)-iJ37$HhC<&prrmTd4ZPdsq*M9A@HpO~9JG#2#UQVv~S@|FI z-rOf0^m0f{OO|yRxTTn3o&2saObU@clzpa0<)eDgVdU0WxTrc@loNn+@fpsPh*iG% z7^f*;x9@~yjJkY8bXX zFEfl=71p&K3VH3SKsPXa?1LE2&5Dwz4DYQPs>w4pANsXss6x5+be`GejKe(-_Nfkr z%(e$7U$DDRvZ^Lo7=Q_-R%NzSmFLzZtAHz1i%@sA!y8xi0Gy_nctSy@yL-wDe|Pq( zzf~98R;S_YlYA{%t6W7PC5iA@_v_C<2F_;ATsDR3Zu1srArt(P-!Xunl_cRO#ew=m zrf?m825@O^dBA7cP4N6`e9DfTU0#e-=HG}2<8OAxb4pQK?<_ipv|C z?XfP3X}8I$Y3qW;PQ?gxEp60H$%GX5R!s5;O1+#{v9gHnk4E=X1rFMM_UO)eLT&GQE0JpZ-S~o)qDHV6s*uS8Chc{2v3( z)KY{sKx@d159&mL77?HE9W@+MJW`mqw~?c@ILFL0refro1cvwZiz^e7ki;J4vyB`{ z!uyqgqqJT|m*AYymNG1ydv9=sECiIJ9Awtl}D_6nyC zZM_WgLoMpv>qy?-{u-DV#;}!=6Ly&V2MR&%gR10ZT5xA{kya{VFafI=+mnT&EPD&`4=PQLkMJcYA` z!3&cYV4ra1orSzBT>YKmZsGPZkD+Y_rw0%4CkFM%@$l+5Yk)=)HgA*JsH|oPqQN-;*d9X z#Mn71OXuYjt;sqqNKsDstUBj#1RM{NYky@aF~YBTA{%#W@w>5C_=AA;qrSCgC@<+w z#-kXbP4y7|flpS1VR8jeA)I+M5Hi(N7|>|)WDp@o%#M9S`k-PF-ulG;`YQ2OefEQE zpg}G=|5~aOI(kAtFL0|9c90GSZQWgsMHW)a5nrY(t}6TCM6=0B|u>B!%o zkaAmJ)E3q;`e`i9KT5{gn0ZVMD2~21B=1t3El2sg_5?HRX%^R7Cj@ba@)g-y9cTeR znHLDR3{3qE3{pu;#a!WnCP1!d4UelwaK!0jS8ITB zZLyzB)~)55Wnss;wNXNoMj$@?!5GeUl&|22IJx9r`mAiOLx*f@RcI<`=CD5EP_BR0 zX0D&Q;dDOc41zMi8a%0W2knBFV41^2{OvqUbfdWj~;qa{f3&gz2QRb zA)$q>|6n|7jKx)FhXx%+?CdO^fz*YC?40AMUQ%u?Ra(Qtela%L_Hj)cvGB z%2!_B=4(^%2iHr}i|RrBQIhy0g*^m;tWvrj{@c&=$zSImW{7`IK>TUt%>VWGty<61 zHC+VhKoc?eR)xJ8aN6g^ z_egnPIA|yd4Ik|1wvn7VT62i1*H`0NA)8SOkr(|@oa*(h)LALWNPF_0f_`@D%}vf@ z?bPZ*jZ9n0fPz!k3=9KQmOdM~cu;7$9nUCXD}UK^(4QzwX!lfEzo@95BW}XwHe8&q zhzOfXuIM#aNe}Eg*f~m3zt8ohI3pOE(u^k0u7;#NOiSat2d~**?`hKM`q1Q2Tsr*Q zypiTnx{Uacc!c=u#}8N5o%DSt@^c5OISG2*vQ(#2W4OIlP}LyL8j>!83l=8?KHQ_C zKaoO&)f_=8-raVCe0Ow`9+8A|zqVZUOpnf1@Uy6Zd;?(dD`e}hF%|hPUy2g6zigTk4*81N3rGE#YL1xs zYnTkO-rp|zy)TmgI;j%(oqXY+K)Rdb|N4V1o%qh>g)3E%{DJOPq!A1fDQ=!zj%krb z?}8**r07~&AgGBSYG&N|=0u^--qKYs9nuSi}(nZ)$^FrDLkAWx3BZObw*mFrpru zd-*@;&raJOTFo3R*oeE;tLyYRRr-Ps&9kNc>z(swG~N=yCQxBpap*yBD1(#3z{fP5 zXHxb|m@|**nn7ukdCJZsNO?$=Dd>;+5xYYTF7BHhTf{iJbd+Wn5mn1t7IdB%_cb6& z0v$;FSnBPg4t`attElfhRaI^QvqN01$(A76CFs$|>7UmFuZnRpRib^K9$J(5KH*>qrYZMx=>PS zXZxEJAGngJg0LiE!#327?DOm=KACGb2GU%iSL}7;G^XQqADPc7Q9`B<>)Rz;)`hm5 zMgL&%U~D2bvkxMet)jj*as(!3k<1>nVNd4-uxXPsi|dTuU8ewQL>89J%k)xFaUWm3 z!5Ix8RUkt<&=a1ThE;GqHH@=n=XbTYNcDM1XqyLC`mKf1WqRY35>Y$nqHX|jPXGF0 zQ0PYC0m%r>dJ@e)*Z)s)H4DW5yyFB>Dn)?uYk+rK)IreLo*g);RKTSC2m;k}oJ%Rb z0JD8WGaw_E?3!^of^~+GQ9!^lC}WgZTRWyh;txby1fZ;*)ZC;w3}^=4$L4nKB1to@ zG?>-AMd;)Q#wV8!+05I8%#qTSkCfV!4qr~ZVly|C<5HF8>VQkT85HuUmfg54&-A%) z*TFMb<|SU_L-x>Pp7_~IVw$9+_8}7U0FY7iYQNBy`pHABGf%}csNt+?4mqLF5`W@P z0N4KiB=`OFYnFNH&wTa&CjR?hJaPp89DJVyAQ0ouqQ7i9Li?Ka`mZ>03U-4458sM& z0n?ra-PmE&2_aGfPLMO$Iu=_kl2wE?rct&T9pfZDbE;p8Ve@yVnT#&!VFP#?c&4!b z@zKz_{)zx{6k={%jvdmntFJ}MoViEv@qd9yosw&BwlzzU(@^nTcJ!zk*0Cm;3alt(j%2MhgDP>6-q@ z-2(~FcaW;-_dax5|DUtgKnC_tu|&9c`+-5d!0o=0zHA`XpjmLxlV0gK&1}V%-$EXY zMj7Cceea;mUu3qmcw(YO=QTJn%Pq7`gJRE8N(|~5MKwr;fwJ#G`Wc`z0|Fd;Y&I!Q z?{#1-Tma=gA%eZ51;+QR?m?d$i4x_Z@_Sf}>D!={`jh&$x7&8-w93qDmNAL9xNiFF z_Gs-#H=QGc?FTFOj^K{yormJg{~5?d=Ki%S2H895LT=E1bnXD`ZY=2;kylXoz0dv{ zw2yvGr#<}oTgmBBaI6*=0Tpn4jrOb~vHR!Szic`gM~}E#Tfy%fqeSxzOJ_$h9{xwW z73h2&2=g2En%#N`BBtVPOiNzLTUX3Wy(clbVlT(ux){%6zT@fL<2pPag%n~0O_k~W zSu|%@?ns51GwN!QQSrG5y_LYwH!B~bBpGh-4%^O;i(T}KX}Sf0fmvRBnG3HjAyQtO zk1=#w_MN9&KTWs>eLXchB1r@29wCtROl* zadH65aNZd`Pc|1yg-OYHyQjRHze-YsB__MA4Pn~T&DTo=$y!}1w3nX$TDLmP7rhh2 zAFg#7gnzvwK1uwnVs(5M*8)46S4oX!1@DYRkZ3EB(zn_;ksRiNJ^9&CD!Ax&u(j<=h)J{i8E&VIzG>|H>&*q z2(F}|Q2s*OF^evs!9MNRoE6vFpvj0p$5u~+(x#L{9wOR%fpw=|B*@MZ4jHFb?3;z9<_6oFKvornZtyAoApY-idd=;vV?4N9>5KxGc zc)Iyo-rBblS$HMe?BWThdl>7WBA1~6e)nWVZee+#{cfLSr=LE$6=dB0LPRdbAVW$$ zCnL&d-xd;gU7DN+U}INb;spUdS0;}i!yC!xcp~`m(FdYg*d~NbfD)~#L7ac9Cp6gF zwFhs(i^K4iU#n|Pjc-(eD`bgZDP#c!Ka7R@Ahw297T?P7v?)V8fzuDSfELKCjpcm z+ZI;PMQc(&E+I0~MCQcfpTvGK6j;&5;i80>1Hl&ZZw?l}@$W8})^g+@VxfonGfe}p zT|CH7_w(trKmGbz*@K(I_Zm_=PU&FzDc-41%u3Ebj3O#0wg@eC^JhKkm(Sjw)fPG| zA&r&H;uYX|&w#8+=d-7=#`t%y>b1v+>z)Of>42qs>gu4Zxo4Yrz6k|_L(m2`@lCxu z8Tu(KFK$32TT4k=P-vgd1g+XwPu`wR)>yN&NUwLg91l)N5+PcBrD}=^!x?(`&TpiK zLlrmhK|Hle)&x?P1&b|*ofBYLsp}wgGeI3HWw*m!QGV5Fmb^PTXIR>>^PFCll@;4YC|M*-Jk%ar8FDQKIU0 zSM!lEsUJLq0t2gVddI1Pz3awVeoj>zs~1qx*J%Cg_vUJ9v;{@&?{D-w(_yl)jrEJ~ zGpW-{xBsmYucwY8qa{S-+{5>VT$`ozly^MgArTl9eRTVCo4}+rIW#Xt=*;SDRWBwU zafb%ppuRKH#}TLVhVr=c_LSpcZ!}X(JfLS(-F#p!g_n*Re}+r9km+e*N&Q2s;(9MfW3u3{Isfb z5ZeR~>ejp@t-gS137I6`o8yCh2=Xki7>x1&WzSor@ z&pUC8JZSuWu&**~rrxhNd=`qmDeB5F#xx?<0_nxECSnp8V<{#OR3LLkrT@q-9wHu# z{8_Yv7k5_w4DyI!^h;q*k2!a5`e@z-B?KKdw8M*+k|xbB=XRPy`)`flP9Lhao_+AK zR_juTfmZG&=dv4{pap|0G`rfk$@AK&aPalSClD8{xYtSLUmG_2~^fJtc z2!l#SRuW}*chxREn5<+J0UcOjn2JLy#$&XMd%|laux|ul2Fzq&M_A8ssjl4u!$Q0bPj_sXa%N%s6ybY_$g8zmFf9k?MUj40*&so$u53cB85Vif~YE4#h1jZE{i)(f)p766k#mHttS5DL*+oC~U#f12SYA zMwcPibFFP^d5Gj0syg0maWATeQ{M?W5w_Ft7Z@ z?m|x@aJeQ)-9*UTrsf`jxv+zu630dfbd=$7#ARiG2LUMyjx;<`KNa$#n%rM(rYyj{ zM8n)o1^kaRKXqZ+;y?4p7(v*I2|ic^Sp^eldY!HeLkQHB*4ib8{rqx78NT-v=zz{j26c8~cH1W-r(!Bq%#>2p zVX<^?y!mK^3&qPh^A+w`7Rmjp@7hW~(xaddENSqLCjHu+(CzW-0fiHWQapnL)35pz zuyS_X(?Vyq;lr+5pTriuZJMbnl7yn)5dXv5lG#{AwD8jL=zn;dIY&I5-Qe{PXLFwS zO<8odlH;U2j_N#_o|j^2D{89ck)IKk;r+qt#4xHF#aheD$l>Vv(amI|7hK%p28b+- z-~^3F1TJIPlx0zr&Za?bH11sk(<6cnqrrMCqhu6oU|O{hXUOV|Jq8ZVN-{NuYFIHq zfP#q^893u0C)>>lTY*dJ1E(7=;FgG0-Iy?k}4c=clr0> z)8a+r3WPP>;x}__u!IrdrQ2<`O5hIJfNALxK>cgpXMmN!r8X+&8h24-7q$zu-Rm`J zPeU>5p!e*|q+=*w8@L@*01VOKG6BX_WS~=XjS`!1RjXbJ4Y-~0AF%5nEM26>eKp2U zjiWf+2=G#W8V0L;;TBcDcL0#1n(DoOlgV{sx(RQ$Os*1jo(aZ=t@tFS$6o2{oJ`nA zgU}qNq(5BROb366`!<1B&$)+pgitJOe7{Jo>t~)?bkrzfH6E;hjAnyTn{?wXoO1{F zP69WaVQdH*_Qy7l+;?M);-w?gYC_J?0CRT#vn*@PplQB z5?+;oSY5I9ZueNIX}R|p(xT<1z*7n)`3k@PqOWVGw7J|>r*<01ofS~H2^-1T-rUVw zgF`aor$$ds{?fkV*d~W&58YWUBr45Xv(@jim)fr4-tB{tFXY*nVP;jha7`Wj#yOzpHKSMEKG5piue5pD(dh=Y?=?Axfl<)C8R;rrKO(vmzzjRSL zm(0j?Lo;m!g4;C#n??jE8M5B1#i*VVl-Lt`e@gc4K zXFn8?Vm>I6PM#Go$gl;%=T4KQ+#`7sGA`6 zz`_2!LtWTUV)yWVTsob&EKGS=IT&M^<2*3Mpw-g+XXZ6f%V@mskzncbX_qB`Zdw&I z6pO)d?FVsihVx3=dD37xaN^`xOTGHTCUM3aP5ivNZQiqLbhdGcVTqfJAr|Y8Vt6|I#KRgpVGmSM21ld z?n&?g+nx9LP+~ca^EQY3{t#C$HkgO<>cj71-KQE5+Otxw-tvFiX8Nj?VXDqgf?P}S z8=v~_3k?n%u;QVclMu^s-d=FsFMvJ ztYx7Xk>ZPb%^ghokYRJ`Ivn-A?SKIs=$G^ews9U+WzP(jY^dr6tL2xb_5eX(KbpBQ$Ru!IEouw6m__dQm06qz>*16bMXZ>0d`bt-EN;HAZD zy1X?0Xo{#mdHO}lq9|V!Nx87geU4@brL_!ZZsxVe<>?|$bSg&wYTDysdcjom$ z)-)2&TKs9=A3XSuqDz-xKMS*R(rhPhu4!71-N`_x2~I%DD=Jwqm^G23D&FX&3>Z(A za8u9Cc1ll144g;R4F4p|`(Rxp%n#djhk`0{31G^;G1~|Y@2lhL7TpW8fu$-wz4wW`g-8pl$Co$AuYbHcEa+yTmEpYEy5bAm;jN#< zJVT5+R2Z*af6_q5y?b7t_)ce*^ZpoKGdk^w{|RbjLaW{56K8@Cw8|%x*xyk~(UwOq z%{X*z!dLzf;ljV17fw$#>VAMFp^84?ya79{^gy!AANl=GL!Td*SNF(tf@VrTKba*j~Cnm zGU!!D9Br@Rk71X!$t98#SkHUnv|qYhrPw;?FjI`Qwc95~x2khm-?aN!#26LN%p;uM=Bf}Y7%*f>6sxDQ34w5jqHN~@Bg5G@Q>C?n?7JD zm{c$w6*r=XgIL7DVJj$|MNXwDlo2*S#w`QRJWV=n>7-~2PZX=k$nmDDZRV9{ zCYz~G%{fKD6Dc;_w8nXbeD53nm^GoPQvMOksM~ll<)g&!AcsaTsk{A1?51e;BMNMW z_y^bfv*h`jqe*J!Y=3ezH(+m(t5>y4+|JTSUAp>w(XPmOQ8IR&kh`S#%Ok&xY{o+7grL;ruii{ zQEU|uiW%$@ThgX-9R>9v`;znLOQx&YGJ#sdG*w=(ysv=}I43T2_{SFvT3apXbVbxotmNRril! z=2v+sa>{8ll^#DH?9DJYk8K()_z^<;VOi74?A8lN%$ee#tkh=IiV4v=-pe7Ixi`JP z3ClT`X_GiS!jp-cSUx%sp!8Wt`Ci@=cy%g;L;GWc|-+(dAM_lp#bv}A(PLK zEJfG)550<|78j00T@p#UPhqNEUhGB<&ghoEz0Q2~e7DqN9=Ri;C6$eqfGiL4YE!9- z{&@<74Y)Z@+{0%Ec`I=d?w`cgjhjhuhXhzIECvs|gTp%XQ)GoTLz-`Z?|2$cOO~{U zu>kd#EtGnMr`R%NF>o%}Anmq)ln?bB&yU3~1Z?!I0g^}+s%-=`>bBJ!&+Ws_Oj*43 zsHt^RR%TMMr(cVb%IXP>1XaT@{#Y1R#RHe!S}~P5|00He3hEvMmuGp>IaZXCJ5@rW zNKww+pk!}tW&19tjmby@xBD0LPw-x~`Dv{UsQV;Fxjq#YW@T`@i{VJOzp!CXa^S`J z=lwXHIgK_*eEHQ^dG4d=0O!q5wmo>gbV=HnFW|+DEs!7I|kLxxMh0t6=8m#e$jjm$l;mrB2uSna_P$xxk&iP5~6om0&W= z6nm@Saap=^%|drpXAD90(e=sxy!8TDK7_G{BH3`sPL?k0VXiDU6DSvrVwd@2WOcAr z2*~y*4;3#!l?t4mJ`t_qHjDB&+LERb-BT?@mw~?&51eH@G16!0meTm{s>9PV_yXgQ zLfdW0U~gaReqf*a$`%RR?WIPyFWs8ho2+OXizwl!6q~T0zpV+K;3{~!%gG$W+~vv9 zH#@d^2lkgIHgkCQ9*&(kE^|k#8gF4`S8BN=u2e@=W#bdA*RD512C0VuN~|uN-tO?Q zPQDggJsi1XBsSEyurtuuH^0DKXD$=I`a|jvg5_JzP1=2RLs#{Hr*<<+L5CvGN{;aM zUgk8fM!xkN4R%D=-2^+L(~j>l88mtPsS2>AhKeWpGGoBd@(mp5&qtaNVg5`7`36Ln(^IKVLy z4rm0T=2G?BR25qlsR~>n^TLPV?LTGObmN^vZVuV7b$5V4qq$RxwX(G5jBfA`sgAu} zqlr5Kq3FH`X$-s%Po1B_J$=!y6f}rQ&>1$l21kCFD=&J&#kS=^vpG@y4!LC%j0T7-J>E#g>so>Oi1<^1Ia!$deqqO(wAnwlfyidD9tKhbL#5(u zE2CE1lXOa{acF`4+O5yR&0LQZ+ZdoF(HFZ5_d1t&_GhSPrQThT8bEZs_gc%!U0*`t zzRNkTOhUjcccsRwt+(7tKF{!d&=I1dO|~@6Pr9a&)LDUDQz>=aXFpv$-BP>Yva##U zN@DO0iuE5a>1+R3?KQwYyU_4HiA}13Zq4rJ>wy{*oZcx)gawo3p@m{RvJWYl?~X?g zRAXdt#}UbxO5XwioYCLjc_xGh+b6ssQV3+OtXh9bRoOGFo8rJb+Scf`ZlGxARts$Y zdH+1wGfan$;PzmTs#Ex8hwa&uJ{!(JFcfx2HM>39a^ft%HD)eq| zAY02)y7jr_1%_45I;)$UxW-W^g^G}OZPB%-AMtl$IN#z}#cHMdtV5NI-&mZQZ@!Tz z_8xRiX_IoF#L_;A30o}%n#@^%C3*BoOvE9Z+&F70Cz6|)2bt#OC$UdrAz*gCYEHO^ z_>TBV?EX~8_;uJ%phLYN%13=feG+>fN^FYyBxaW<$onMr*7$wh=A~UImKlJhqebXX zVsol+ZXU5$^OG3(Zy|;9Hc{*Y`rqfbd%zfZ@y=biNZVkO=6S!Ssc6nj?6ya2PY?gB zoIAzdhRtyC=G%DV#9@rJ$s$Y8y!Q)%Mwh`#jVSE?ethte+fZQt0^@XqV>;uja#HVG zI{B|Xrd8A*1be7S^r2G$BZwX|MGrU}za<5|W|H$$?{t{Sdg^A#OxJohd)`V64@ zF+FNCEWLzVyS1kxY%4iI(#~|JS|H5OU3SN0=JyAN(G`TyxN6y>4GJ8#SwhK_NG**c z{$}<_vCG7oN7B7&$UcIZK)+igKXsDgMvZST!UeIT#$u3`c9#--%nfxXwjVCdWfCaP{ z<7fvU&lC74ZqY8Jb!oDkLv`;PU#MUdsz%2hbPt;FTjbIq9*CsH)NRUNMlPQ)?o2K- zz(~6>aVecv_wLWoe(!tu+OMbS({TPj85qJI0;e$je!Y((HlOw{C8Y1L38>ZN z8(jXiq41;+ov{PrtxO5;G)CS1E&~%!+ZJr187%1#6eeFo%{UF{RTV$9)(7eX|0%gk zek{~(iN)IAUKl;W0pX2VSnP-aPcv>d@4G<^6mHJ#NM@G?haceKr^_(`a|C6mkYnn* zUSJr;G6_;veqlm~FBNH;T~#4$p+&n4EZ%Bfw8Rxd1q|c4bA%h@%{;?K7>Tg04+)^n zdAl3>4PbJE=EZ^UJi%W6jTJr90##1x5(`isHs5LW&L1Q;ZR2UTI^A;{KRpyG7pV3F zjVIMbi;tz2iVt!1OwMmzpJ7H;`}rd&EaTAQV#_6@HXk?n@z><7ZMPj59igYn(wi=y zoOexLzpJlhcSnPf&^p(y<*)!hnQ{sP+p}wv9tkF=a=_24Xv6L%oZ}vfkIfd=w#+oL z4st*zKtEq|x-3VF8ohq|+UX^>kg=>u9J zUVnnBKB$ zj5Ln3KdqUtN%Z(`PgNUD0ZOmN08BdJYT;m@QbS)&wzqtPt^=P4S(ZJzMFo@|+jXt? z_6Usl3iERbWueI^`jGQEK@fM$_9+E*<5`f?kY((LAe6Ykf_EodCX-dKtJQp*vOB!| zqqtYffJ5!V^LkURQVM(tdh6)O=H`Kdi*|Hh17Sm$j&GEB+U<|Y>z;Ce5VoFLeg3uH zSh$Z<&N}bSN2ujaAtaMk?4w&ff{oK(neS{1*n=DF%|~C7KG=vVKWUep>*(a@w;ZYC z@v&gbR?$GfSpaBtS%=*xhPj9{->N2D<DY@9>UESn|xK0i+1*s9n z*?bc^QeYuW;`Y!-%($d{j?eu=jNMMfKzWaHfX(2W#j7-x~d$n z%_goN8Ue~sG>Op2Gpz!hpvVTrWT>GODxtAX1u14xD_JihS>kVcSb2$FYkMdf9Q2wY zC~_~91T?*->-z45t^B}ZB_R?b^uuW|r0(*fY#xjrL5dCWE_xo#iZVvX;u7h0b4s-5NpID(Jbo9=vwR3Vd?8-9yZng~!&C^Sgnp0d2 zMYhcEjV+z1b55n~kjfmoL1&Sb27~6M?1FMP)TG+FV`YOb2C6+%s@2xx% z(%pElJkR^2V>V~%$kf3n?-Y?mu`(Mw0$9&a;cGQIwu~8Y(_-P?Ek@7l(hvALM}y6Y ziZfnkE~FS=uIMP2ce86e*b?OwqqPTjEV#lUcj+pv1XhRrHXp^qU1AsGdA63 zSW<5!YV%G_{i;KCAN$n^?icmpf#mFOI>VBRBKhCR!w)a&^nf+B->VEyC;wBC;lpZI z|DLwQzn=WU+n^^R-2kw|`+I_Rb8s1bn;jUQRPHVa zbL7^u$#<>NWok?N2pW*JHB?g0csDt}v8I?sCMo73cxnl&DOvkxbF`XPh9(mNphD8bpffiGnjcxQa7p=k868(NvXZ{)g zGa!`&E#s+a_^^`VRR9f$euLqbn9=!zzxor)P}DAJtjd@R4t%xMP3M(^HYxjAT56c*xC6?$th%=6GM$av>J$ERM8T%o}=~1H?#u@ zO3;xrVEI^f{G#Nen|ZF?W#7l`8+d(DU)TDcf!2WOz^CR zh=cI;fKMJcd)U7(eYb! z{1zSm6VcHh;Qc3=A0&H;T#2#YI9^MMPZ0+fDPHqL23|83VmQEN0nlGRHdq3p*gM2u ziDGMo-_61W-#u6)ihcXRPCSPAKm4aSg9Oigl|C0+bqnvvooW#o_sD_Z@80Gq*W|Xh z;>_)5P%0XFG-~omOdQwpR@ZpW`aW7pV8RQliQ_G8skQfLJK{aclnNTCE6OPg$e7Er zn0pomp7@#%Gw~6>@oOmY(|^xp^kf^_FNFJkA5=X0!kzs#TEeCv=vEy$ksvpS8=xym zHMOh?o^8k2-j4>0e_fVrRh^~rqSijzxFW#ojLL)C?;@+L(;}-Z0CJplMhOBNMiRxi zfHlq?u*#;2mUsY}AwVlTi=AISiGr4&TBMbI0S1MsX1chOj~AMT4w-2|VH~1rKmyNj zwEWeb1eUJ43#IQE-m+NmGZ(C|MpL}Q6>=gApKFo`s!-jqIdqQWUZUr7w}Oi$8BD!! zuJTYBF6sw!2zC<&rX;e ze&Z}s{flG%;)LfSHZSFLCV8pcqk>u=mPl2_Fq%px< zJ^LHip24&>J@CkI%<>;3@F?$CNhGEtUH1F}qB>nZV7uF0tLq%=Q0LPyy8sS;iHEbGM3X#>h~xobqj8Z(p8L-G$V+39hE)sqr5^iGf0##tpx4 zoZUkXt&ib$(rJqB{>0VDpfHUmH40|ZU{^ZwcEC`}RqUCYn5ei#MoC*J?(c+>f|+0Z?loPKQjC%x_zvt2PT~}OrA3Adr5UU+8=Y{W%-PBe6PnZ+`;DLZ`^!K^PxxVWU ze!O@`rDr&gD0JuZoatm`XzBnEpdiJq0d4RZ(5_UzUp4hYkA>U; zPy_u#a0X22#r{*ev8mDcZDg;>tkV@m?jr$;%p(JN0_z^?hRIx&o?z;_pdsftWq@^kaqx)P7uIv@0XfZm$ihMd7t;Tslj2S@w@GO8@V*=t$1emUl020?<` z7O3_;Z&_XJSSEJ|pT^Z_DZVo}j5C<7vY~Dl-bA9LcDfPr*$6|rnQFhmKz+1hZX10~ z6#2WC*LLK-b`cn^9ivV1SCAZ$PRgp&n=SKHRp?-zApNGa=_KPlD`Z_=ZcCho{{p;h zSEPh|0RnE^;%lU1Dsk0Ua%#3XF?LrkH*+R ztsDe^+Q&s)Q_^I>5}DEz$+8zN7Ps94fUdzntYBNo^MJJHo^Iy18jqAuW*9oS*o1jU z2Ft$;F`#5BgxlRDS)Xx4fJGBl4lSV?w%h}6!TmvPdpD}$lUOxg!!U`0QcS4og!WZS zOYR4le?IB_{Q1cm%rLmjAa@jjD`-Gf(gNC!rx5GoGxmIP9v==z;G#$U81<>^p|+OO zS<SSqJ7dYic&>PwJASWTDb3KAr7c=D5Rb8W^^-m~S_+vs+s zIeRnt9qx`kkd&tub(6Xg+bvAHZoR3Bg+_9^(prx7wqh?M$62zsQ`OYdg1Br(Q@WA> zibzY5ZkxPvrEa#w3g!D%PEI=L*W;I-By8+LTJYRiHRsBpyIfg>rOfzjA4lR;J$hir&bH(Z9&P{d5d151M9kIzXAHbZNXtn+N zpTrbL=%Ye&JJAr3aOe7F3NL346|Z8^&ePo9kqiMS4D$j3uyR1?5r49#4i z>@L6!O^Mb>YqHdm*sypvRCEsulkkBoJyqwMK8ld@A0nI!=1KheEzJ&YUQq3iHQ9F6 z*{u(`naexUw|G}3+2-y?hK|6Ka87yrlq1$ZWOyeub``kA6s8HCk;UdQ6J0HRtw$>{ z(_zi7j!0YAUwn5F4DZwgWS8te*yL%wUP*h%=gc)Kc@M66PmXJcoVDWgR{N4Ht5EN~ z8H$r+oo1_CP1QXO@O%UE1)8|Pumno_iKp0%B@KalkFun$Lvz;NY7SX)0$8+uyA@|| zRZlfs)&&#zi>H5$;+)q;uCO}&b)kH9LtjgMf%&pa`%4COAh&^*Wfi=4Byl{`1cx zE}L!3wyX49vG7QwiQiG%k34l9Zvt3yh}R(uV7`>DB9n;gLfa7!=X3JT-GCHXIiS(# z(52sC(i|LI3|U&zY|Jq6#N}lI*r<&+n3@-le-eYMLq)nNSGn2rS0>~nks8!^2iM6m zBZC+~hf9M|E{m3=CpdKqaRF@T7c|c2mXu7wWvH40!|dJB=q|H0xOe?SO+y2%8Eyi% z4_RfkiiQe?ZrbAt6%@BeTPdiV!GkIJUlSXFo4^GjaI6N=@cY&)AX+IXE<2 z;{K%8l$=w!)~*8+=5kK!bPUktZL(--qsK8G)EF>{d*?8@Cvo%j?hufZPe#X3RNbtY9PUu&7(~7;Gspx$i*}E;gG_e1l$nhR7{6djTd4nbV)d z4%aR+-N#5SI4of4D3HWrQmw>h-4=%n;D!8mf2*@@zh&fRg4qNUW`O=~+=(eSJMB!* zRZikKzZnGlW29uM$`KE|c{j?R7MoSuq`TthxV;0Oq2#p!mwQ}ilEFms1zGp;2x>uy zStaXlN7FzPq1rhe|8p2i=Mk=A*LS*R-0FCiQB$&oA+DD~S$Qq37KQ4a#$Q>ct zdmZL`gW@Mz(@qoteAqjuHo$rb#zrxf7{IafNlcIqlI6=lF@E6x_#gEiFjalUF832q zTDX!wiGlH($ZC-I&H&6>uu4!wPouF4O-`p8C5sCYZ6|bO)CH3+swm8X`P^y*(H})p zz^tks{P{c}r#an&MDXl6jky~Aqd|kL2VGU!3qi?n#?E(b*8>m3eGYo<0N6fX+9xp- zI8tq&Phx-TC4T-(#Uc&lIVf&M&?hnQ`96tVs=)}7Ed?5YQc|$^^~-Wl=cwC>+kDN* zhVVP80W{6Qz}#?}=9z4tjAAxI2GxQd>>jYW+pT_nWRl5VJ~J)OZE9oftk?MkGk$!? zFIJ@Gf!o2TdoCS`G&J6sMhp%qfJh^*q0;C<)E7p4)-)@Tm-mGw7kpvFO9x9kzv?9F z4-dN!Ohkb?)D(Kz_({Qmd%Xe+Rx9*q!Psr0M(L*$?l0U0KQ;)ji`Kc~Hx2k)k`zi0 zAK=oOty5RvGTqOS{YYbbyRp-E^ogs7+w{(roQ+Diz;%9kG++S##R)HY)9ZZUOXGrn zal}8W8h*{`;|B?7fK!`{Hw_rgk-;QnxaGxDfKJYOl%KWdPWrwS$;eV-ydtd%PM1W) z486Ixo0wl8kgEulgp78snL1(chWmVc$VONV*iDqr_&ha0{rq1JF^d#7UvFZJ|HA`! zP8OWzk>kpda`|n%?QIS`#W*-e^UXw1(X#;AMr;_C_uU*n8am>`&GyXLhxlL^yrb!p zn7kfxJ=^p6iiTX}9OeDAn)_V>bF5C?ilQZa$G_x&m4C&VLz!Q3O91gyn}bOiG2qS? zpAX$d*yI{W*vRDweir8Fh7L<_G}3)rF8ba}^pq&2LzN4<_h`9@G+l(lunSwGk=Er8 z2P)~O3IYuI14^j);8&SH_6pPf;DEQt>;G`hf8xs&u$}!C=TYy!jCWurI^054tK!0^gG9w`BS)nSO<2YA0^;4SGS}h)2fVl)1z6Vp>)hJ`{C>=E#PRy5sFq>CBBM|X=DaafMR39Pmqd`% zHbSY~TwOmlobFTwB+bdVrR<;hL~#x7Of*Hc2uIsP<)KIv8+P`LJT5V`i=dtwpBYh< zq)>h2x_^yQOvG^-i>bbJl(~izU|+7|i;21LZvR-Hlcp|b6~$~#?tUFn;Vz`21e=pk zYPoz>S95RMtK`PRJLD~OTiM+E&wam3(Y{@)@T%8uvzEbR^@S7(vrgH|h4y6?7az7* z5BrAZ7jZ7L6wp}&O(x!(+h1KW zaT+5_IS_`4r;2e!=eQO49iz-;h?pvP^3E*&#Uk7#zG&E!Tbzir2w-Ik0ny9>UM*j> zGr{cpASDdlbSeKV@4INt^8!Sq_bHBIB2@_hevU!g*Z_0@b}WtOQq7cH{qtn08v#dw z8y6dcHxJ`>gIOL1)-r#JLQuKK)4WhUJe;b8h%2j#GC(SiN={7^n}=R!W7krZ0E4;5 z$y900M8*lB+tp;9_j;WHM|sF=+SWT6U{GGWoYXdUZ(`dHj3hD7L~5{A0jDf)a?FcEcZg-kPcS zXZh0D>yf9pRQkb+zE>&AE&!P!u;ylD@*La~UiE#j2u9N}QV1l5ZMtT|8U3^=W5<}) z6H0>aO|d0k8QN1kad{CLCFcC^3NSmcwC5iiCjYLuo_U{Np;7Yxrsy)U50C#oxHS5= zMmrL&{)&xS{_hMiduY0SaaavrGRkbg&!4LQVk!DQ6mlZ~^aA65=5;nLNbhZR&M*o- z43KL)M3Wn)+2*)rrgN8kHA))4mBJ&&f7loMvKw7C;k4TPX3+b6Sqg<;8St1_^c&T| zx9Iq<0w2FcN5Q|0di=j8I!b6)f0G{Wa2Amrm$b8Q$CNih;L_b}Z z*`5gC$E+27v@wqDCo$RpN|0bF_;cvqn;VG;)8@tIi4JSagpZqMi42x8+jmqM@U$jBc07 ztlW#5Nx@Y(itW5i0g=V;>qs~gazxYGGw+K}@yACI>fFq(u!gDFYRV?0$iY-LtudH7 zRCf27%b^mdb;pcLwrCmQ9Lt?<`uDslR!R@Fv9LOcHL@?X=?$IeDVppJ3%tK)Ynayk z7QI5twGSqZnq*IepK=Ks+3#v z=r7*J6R7qfa}DZVIf}LHKG%}Z6#OtEu@ElMs0?BbVz@w1qsiww_+RsaCf~Gp5tIyo z=&?~?_<#~@@CpZ-cdYHAMiJODO3>uTirIf9J25*3afqX)hK&)rt&Au+hXH}9W(#a^ zl5Shkt#L{D7V^w(K@=2FDA4YIg{zK|%|5^#U@Ua5#HG5&kJzZp?@T8y8`?{gO3e@S zYIMfCk75(xgHCze^By?$1uVd0FORAhtr@JI0sA}VMAr7FMAlJZ+JagS(0ocGHZ9V( z<%w34O+*?P?p5O9Ph!UbYAbDFPaXDiFR&B;X9sVu)iWjdtQw&8*d+>@kp5raM3`~jiZv0_kZkhg+>PFWMbLOxPk!0eSrFjNwYeF@{oA}k;T!qzX6g#)qA(p? z_*QDP0(Fx`E95#4(^$IMUcYX&8H(g|#R1}e5LGd425#M}3DU5upd>W4OY9pjEG|2T=9P&vcI|F|AyrBn=5{E#cx^hTUPw*RrI&4_)qC=|6L1I zJMr6HzcDU>-XeaO!yJliWJ(Ew*#IIV#T(sjQ6p+t{boQE&&qs#F!_Oh*U{ zg_$z-di8}t^G?46(rPs6rf|FOX7=y~xzz*bkn4Gfy*z=jUmTNe{7LLQK8Tg4hs;YKf44`ZG*#!6cBB+njDaEnmQG2i3zJ0dW{h%; z=2Z|^4mJ6@Mj?BaJ8f?osrl|+V;c-Jh}=_-o(ipiJZxps14F00x1KCXZt5wIp|gYR z-;XgK$QxJRLT}Gkx*stk?WTKZPP=uegq}V4&U(-)*($7XmDSq7TV17_9ZPK2%u^G2 zIYDgUbZtCX)an!$Xad@9WAsYqpg(m>uRt}NOSbOON69k%jSUmo+&3IR6Ai#{^EtEg zI1D3KX+Wc)tLg=Mx5E5%d1BD^pq+00R}0^r6m<{TwA8Xp;dGRgnGS9U9xqx(jHgM4 zF{LJ`s{oJ=B{l4ZgWL7#l@$#L&Rl0g>I<9btwRR}b_hIrL@E<=wWsHl6q2HDL#cM$ zkyP@TE4C}x_+y(pf$~kS<6Y}*fvz<+R=8twjl@7p+0$(M-hDhhQBZw7{vquktg4d7oW=IwYB6(#I#MDsiD#1>YjiJ?3yg6IA zw3#W1*B-4u#m;eegIZ4ol|dK>F4;?x{`PwY=iY@Cx`*#&J$St_1E!aOS~F#Qr4Ev+ z-%%Jxj(Hs5do@D_yENP9Sytb+D@tp(hVl-H>fNP!FP|*W9o^E^?0j?TXhC$b*8SK$ zc^i{AJCjN2`y89CrQ^yPYLps`_NE7Pl$EqSYbwf|Cnats$C>`JI1TyA@)U$VFGpUQ zz34GFB{d8TB-=y^%xs?XsBJd50Fj@es%ZCUH3UNe5=>25zQVi(IffcWumuh7e6JRW z&vXGPAC2{$s29jbcRmB(qTYSh)ama%Uf9=F()jvswZZ8(#xow~D=RL&!mKv{aGsUp za~N(JjTQWnCQn#4LE|P0qZa_EYQc{~q_@LG3fMuQy^Gxa3S5vcgGPuRrdD{Kxu7jt zjhIGH)1-u{qBW+Qm-hMp9V7g2{XVt({C}k~{AQqE&zHU#=vQ>4ZwC4;f_{sjUpK`s zj&gr}QG=n23tJ%*c5yt?lMR=LN?WmpN&4DYDPc6aj$4?U#}cj?W@Wa}NbsXiY3z#` zLcszomAM+Z-=Kp=BzvaH?Ju};d;`!Z1ck@TPh$HIdW~2x&M^O<_Rch_sWXk^Sc+6- z5yEDqq=>SGMG6511CAhzr~yG1L5P3|1dt*i0U@a%gw+&fDK1202}z_8l_D4tAuOk* zRs|9S+3rOYK_sytSBY`1I?g%sbtXNhbA}H&$;bEPee&de-uwUme@bAY&Toa=S><3; z;GQF~;l^&~S!QNUI&lXX&M7g2$*nA4`>WFDCk`fN*FJl}^g9EITS=-`bX>XZnM4hS zz^{5;t1*+QX~Mv4a`k+`vZ=9%9%BSwu!`-hhtSN91_F|v%e9pRisIo%(B!5CNt9Dg zm?#u>%pklppX+UUz|qZ!zvc=qWJ`@H`-W0>su1z~3n#1TMCYAK#J`bm=yL`#&~*Gb zp(Ti7GzA+)?v7*Ihb%a|z=eD}wK+XRKSwP-){s{-3)3o-_CNt*8i2JGrVCqudjZ|Z zv3J5s@v~m8;b6+d=Gbxc5L*&rQIVF!;1)+(?gC$YDLA|~R!M=(aIq*i zkT0LM$NC-CG&wSkQpF=Ecl*1-^|N#3H&E_6ESY*)c61VTH5!i0fyRDMSS68uQ+;@) zIsRj;Gd)-m%IuxH1x3f+&jt|r<;j{^(4Cln>sf zf6MvER|H(yF+ubYb>*1dC=1!AKK*5rRu(J2$O;3f1coQtG=NrWjG$r@c;eR2Fuwy) z#MS_}g%Q)H;e-%r&4)h=kWL7nh;7?bQF%6&TEj#GsoJT`EqxySi|CzsPIAy5@eU~> zPZE;WI7&dNk^#Akol%`6GcjiRa^qNNocrAg1x5A1BA_b_gncS%Zr}Nh-rAoK9UgTG)(D+qNu1N#n z=(5TUd%%k9N9W%Tg5sD(2J_dUwD6{~BqbasOia~uS#kc^q1LK!6EcxS=>ooe`^cTb zD4&d^v_=w5I1#M9BYh};O)Km3PcFOSN{xMM=1okKUaQq;@9960$iOuc{a%-J`TN3x zqBk`UKV}90AzQ!NjHYbq(`ND`4gWkl|HW5oInway^ej_n5$SX&TD**d(wIbT=bs@O zo50l-jpC8KWB1(m4cbIUR=t`6^-5M;C1wJyTD0|62ivx}IwBqHuE^q8vG>ItDVT5( zEN#wTqN%uORKa&;y4p#M7^^v(F^ zY2@GD(Wjx)Vl)1S8-IMn!(WqY|Ee{y>G_)fbX;MFKwF|T(@?E4)b*nX=nsQr+eI>Sz9 zmu)rfl97L-d$dp8IswDj_e^b5SGaLl^k7#wVW8Ui9Ih_thW8m?g6aHls1L!afKzAU zW`)~tG;zRHvn%cc8bVX1%nADQGT0ZQn;=oFhb&!hL)5E;bofC+E!45%7#JgT*nPt# zMUjfZQ+diZyqxq=wif%Ubxai!qNM?8kk3P%DWlQc5 zzn7DpdgmjhMD9bV>wwJgC$xGQN~*q5J@VlWAAZTpmLh}hmD*20s{2Kug^6O+?!hHE zMrw~Z`*r&DfosY6M{{RY^$0u^2^m9PztkFPj^BN30E-bj{n4psAO!8syE_%v;X7=7PplnhmYpOpDBrJ=l)tyoj;^~ZVcLp+=8 zxiTE`R52X-zc`^V(}Gf4-0y`KEz)#$MzNF~dOgZLj$aW!Wr>%8`U(*{xC|65y2V@b z@rVViKInMdAk8LeX2ef|h(Sueb;@C!QuyQ+S?!kpt=4h1TmGMR%a0efA37&j0h$)! zd#g-g5rS%uo*Z=QwX)|*N88%s2sp{zr6b*f4km1zA;S)2);+Y}EpA~bH}LPc_^Uzk*r!^VQZjy1>rUq%9JpFe7&AzB;kDo2CL2$e5Pu z@bgr=1}L2G28VmTNSH!FyB3W(+CZbjaz{|(P;VaQ9)7PdjuRFJHWF6$ifo%%84l$6 zN6nXwyjzEwsR)lWHY(!_sPfb`!drR{M=d?WD@H`S8>&{(TcKwzDqG0MMoppCNwnTw zQRd}s71y@tA;lK$r|KjD?eD6dP`XLRqUG$Ry)-0*>f~Z>J+yg@l8-_5P+>c8=F1TH zWTrh$%vh_vu2jT{j%?Lb(d*>TR(7f14IB4*QFqAuzHu)i@4zqH3sTU`64u{_x`cG> zQAW5i^yAsJzcyje0#?Cqm&7{5Q?q>|z~+?M%-G6Z_Z5tA%HV9Xj{WU!=S$m=o(HF2 z8MaK`$@J|ep~bKSWVm2?YHO8gyGYss1Q)yUC%y7hR4L<|@m~<#J?=nBWXmp8UXX80 zOIt#*4O<&JJBJe`zg^C%qji59i#*B8WX_I^`j5u9bg){nWKo3_@m}t91#jb%ha^Pz zB&u*iU27R=mu8F6J$B_}MRVARtpW9@ZiL{}5_%U;33BCZ0}Cs>^oTCr0<#oWrgn(v zes0Rw{sW$a*GThMIYp{Pm-bfp)VV8W_ld;S=e+c<%sf3DwhIuQ`(@h?zKooM_RP}n zQW!^S=RB*_ZMFxF_UOd*S$9S>-8NH>v-3Ny-q(aEo%3fOxW7p^?v3cpK7l7|lWuZN z0L||NXDnosLc$mAkT{qs0tr(#EuEv2VIc(}MYE%xIJiWy< z@je@6zw$_7$@E8pcbVtIGrA!jf{Gz4ol9|J(YT@}OoZ7+FX1%>28|-L0^d z7uX-w6SS6A8y#vnC{fFdg3)bKGz?`^7zhcS8UGTh04#Nh)K2w6N3T5>SFAx*3TFqC zxFOgw#hf`azKs_=tI`l=L|%!38KK}iuMTY? z3C1vjtxK1`3Bd?n7Q;VmlDfDzPoi&pb8xYechl(`=oG(={(bX}WuK9sioxL5+yTrT zwZt0y_o+6rClktYfy*|s_gBkse^)DTwE`npeY&>SiK>2Z-!iuZ>st_gteJulS}s>7 zl*sE!-|GA-#z>gV`bxha^QLzH2A`L)s})#`*f%6`F*-}qenhZ!;56}L6~AA?!+on? zY8sn}ZR6%OGN4!>=UJh|{pxN@!*iKYp4YR!Ho#xl{h-<6sVrN}Y7dmvzwnxWWgEfa PBCDVO$3OwhkU$2e$>%V2oSFBvMT5QeQb>iR`DmNmQFI%x<`N|cmR;^qKemequ zj#w$VN@~lVgR7-&Pl|25AhY-K)x0&ThaT0++O>1H>72TFW$ijS`ArInYTMO!XlUx{ z?bA2dZ)kGZ)Xe;dg{8fNqm%P-7uVB2dY&DIOyZQGD3Mu!CiXWF(R6ePCT3u7eWYsq`{_?V^qqD2Kr}xdUm(hFI}8k^MTc-_1)B%xn3|l`B??eVf;^ZksM!jrVP8f0@~zo7k2At(pC8V*fd>KE(PJ z%fRBTkVIe+@QodJ6A}ONVef9I63?9g$m%~>95+|6VO zW95nL)T*+(z6R=$9^3IG)q|y zD@XhR@@M;7x$shAqx6~hWJ6&~TC^a1gtSap<=jrQ<(k-ZJeU`!u7IMLz1ea62y%Sz zQ~w{HKh5n!O>5nhlGM_A&?wl^x{A~mFd`3cGoM~2LbUFq4V9htb*{H#vd@>t%2n*x z-`migzyI~|v&L$bHn}S{UU#^#PNOEJN^UCMyook~Wqnj=kk)+pIoS-gqw!etX#6XK zD5amuJStC6v|0*wuphqDzgZ`fhts8)X>$tpzrOySy{2ggUsJ1*#5N;n!BM154Bl3( zHxdr5Ak`&vorSC6JtWTI$TpN<*7td#j|lO7C<)&D2qhSwhjX(d{E|syCQK}pd4?=p zwID*^aHsClf8=J>R?p~(5Q%ay8Y?~bcan~5XP~y#@X$ZKhkUp*4qd^|{iR2?-)r+d zPsDZ6RiTSJ3d`HJ`73?jp{{titwrux*%vG~A0sP59AqTpp{uA0F%bgOXY~6giR*dV z2uEXdM2Lhl;33=a)VaAoIW2GgO^R^Y2N43g$Rf>BdKbb_t|O?0joemP?Is1>IFixX z`Q|=VS%ipD7^W^r2u_I*ta#xa?AMR&BE&kKTKt?6R1fYfx%fS4wk5ys40%p0ON3xI zONtP$$@uZHCB;Mwfn~g|Fvj$GNg{-lD*q=DV)WJtc~(H2EB0~)X#*jh8L0}D1r+xS zoFEiM%NM)ZSO<#2k#Rh+2GTM@xa%W&JJDohz}d8`bY5HDu}gQc#N7l}b9uOi^z#wP zUPGv~5oz{h>jUJfsrz9qP%w9Fa3M`($te2i&uT!C}+`L5z#zQgF0PZ#SL#g4Mm%k}z? zqbSPQ-Nbq1qjg%b+zb&S4gJ@JZ`WTv%a#*`#+i z{U5HnF2dGS=C|X7el%4O8cG!$tKvl_6#96mbkG7RZ-`p-hnf3#(X58|8!HkIbn7Vx zxE=1E-yUTj#fdE7p_o@q^>Qz(diSlqYS6Jg*1K{bp!&}8#2tSfT8)thj9LZX?dy3` zlUaUGgzzI;LTYzBJiHYLsq7Z~qAH7|7>OD)94IKPx-&T5_c}+IpYN;R7c@KG+f#)- zQ*%@5$3g2rPKnS>Jc0FjR)|NsGSv0a*vAyj+q9l6w7zzAwWr_U>mJOj$vyBdFK5s8 zzY(5ZMDJ|;h;`=YHuejx#GR$5BB*M3&*_LP^$LFQ{{7X}>gSxN9Gp`{h~L|x_Y#WO zi>+wEjv>(^1T#}rgvc=lI{Rv&cM~v$xL6WzXA5>g92jhFy(#e}8yyum=qEzRXbU_d z)yMx%jKcg#V~b!8e%VWICws8y{$yC6dV{saovvYsTtqbIzPGjZx^tv&-{pHYx(RvN z+97VA{^&Qtk9NX8eHI}E`%huNc1{Y7kYyLrglh<1K+9isiV$}g`0?>SKeP5}9o)i- zW)Xt>As$!=4j8s^Wdn9@3!5yk(!s%3gd_^(k*&vprA%=N3p4+NpxTy{6Jh3$?l=vy z&0Pm(Fw}q+97*e2AwuN(t90sucQ6bQV#Dz?IOv-XG?_ecT7)>Hq5%9vIrwx84V+52 ztn3J530H>wgX8_P0(_M#1?d}oWbh6R)sJ!_GuYEwjfN3%bU(gsC5{P^mEehL&p=ti^pm*atrQG)Wnj5{qFmGIfjwP zeO|lVa1<|lgFV*6a;zPGp0UnR%Yh%766(MYx-)8gq&llm zyfC&IKkRv%tH0$J6{L18=K@q2!%1#iP%Rd#1c{sDV!|S5sPzrxJB0aQYZGROv#khm z76Nf?Udzaev%O>yOT=b3vKC(LyTm1)=iw5j^^_vCYQGr9UEW0~X^>aMHw>*M?o8t6 z!}ahW_tGPOjy1|2I7>BjQqYjxcnE6UPNJ+I`%M8iB8!hrj#MSp9W3(;9EZ2H6I}}Z zvVW|ZuDU`~zcXUmjoHIjlbxNvc;e{9DX;bYiuri?Se8A-5c>FV&WEGP*|W(PhrDqz z;?>dOrsN+-d^dS_=Dl>Z%hx2`JZ&JhkDA!x*EVu?K_+nhq~@!K&{?ySESvpj#Ma(C z9eA{NM{TPn=j_e!^&N%#2#SvC){W>UpOY6wh?7aN;;S(FwRlNmHKJ_?F@%FdPGUFF z6$Ls;OyB`iefo~NHnJGY1WF=AbW`6*ZLVUEUYep$qym)ARUdg>7MgzoVmR>h<4S|A z^&3%d<-lL1G_#9zzgEs{n9PQs;p$O}G@rXT-U0hAx*oyLv^!EIvK6%+Mh^-w)+lE7 zj}pASz=!dUDyCg=>TPf}CiA4txbpFp2E>guy)i^9&j8-ZV5ADcxc@LO?Wgx$TiW#) zZHijCg(f#F3qnn>4Gnr)y=7*%2enHvzIOG8QnrnKGzhWV6xy3_tFc(=q$pXk*3zRx z<%||HQoStxRmm})mNCUj{>DdxcNvdt5@+p&w5vgVOhFm7Hor=8t?vH2Z<^-?$M7}@%<)KhhDXPm?okwWdaSN= zoiE@>LD;y#4htLYsyWQTYrHsV&%maU+sB6c9#JhT0_n<)BZ2EL zZI>DEr5Iuzs8?S0ESJ@E$WL^7rL(EQK~AxBj||1|n(nkYu19xK+0BAp-mP0^_qx}% zQ_sk7LVN&g+d1=t)h(?_rGBr>zE7_|^&S7DeXi{NHSzdu7NK5VP(3}GZ&I{& zok>qT*H&02Q^&XI;iC9`rU3r%$G}ZF_$=W3#cU^nr?j0gRDmx$WbSTZvaL z*;q7b@IES}qO|iBp=`p$&pF52ZJR&8YTj2$+40(^St5hI=SIAp0(bO~W&M5 zZUEVAK+5tel0-g35FsYdID;gMW-UU*;{kk|jcc8qYCZM8aN)G+omj!*D=fD&n>33e zkG_ptcnffO8(Nygk#E2X*t3E~9k&-@q&GBsUhya_hZbxXA%IAwgUU=`Npe*L6_ybp zGPnWkUEuH5O@asRS0wYj_+SXM84ra?Ogeaho<>iFiVzi8_IJGzd+D}Z6l*{qmLjL% zxl!aA4Xzt=tAJDo%q?N4w)N`{;Ef7lDG|a`g!lzNLgteM*RYTy`Lh;@l>|p( zIfcNjr9RhLLWcZI6ddsp1^KjKzor3^FokEE0J4%#VDQ98Q1JP$aKz2Og31;iRj9-O z5KS3w1u#@F_U$P~@C*7RkU<_0l0}HGU)zNRaUujcG!9k_#KEV5NWeO{?PV;i;sgi| zL5(8BZDX(=zk;@MB0$S#GvD$wF;e-r<-;0c*=L|$IAsVV>l;J}fNkN(Ad=5Xu-=2< zOYCg`bZ-bm2;*1So>x@(GU1j8v5~$9e2fGu5?dugs4wF-!@tZlVujWuuQ0wQ*Ik9Q z2`V2Eiy_(<5qI;_F6*KshZlzs!cd^?BuWnc9>2j!Ii<|P=4*s0h$x#FIUCrbBHG{`Hi<+l3 zx~`mCtH0LenZo%N^8^;p$h3$|bDkmb1I5+gM6*P6y{46H zG^^cF&1}!@vDT|EwPFAcxjOH46GGw^0WWdowi+IktjQgZI9sW!uc#r&< zE+J6sV6fdI$cv}#;a6}c{0b~b6(9A85c2I+fv`ZBhULczwkggOI;RPA8C>Pj6s)%! zX^nSwZU#qLYh-oONuJ#T?6R$rhfdoDt>PYV=&XD$iE{4Bl-P@mRm@_hZLpHr7q-&B zbWD*pdL-MYpf{ND!++*@w2%?9Ai-5#n2CNnBtp2ZU}uEOhTx#77BkO{F zxmhwDd1mzOl{TASkGC_~-cI$W{JL{p5>vnu>{F4|;%If>I+lMZ#xSGA;kr*}^yrTI zh01T4!=F^bU~J!U($_CHNNftoJU(Kvt>vmqm`d5O5q8Q$1L_VGA;jfjY0@+)p~fjs zgjmzsPwxd*PilhnxmlKAg@XB{=@i_e&LSAF+|ZlIdiD@_k;TvAV}Rd4aewxs-^A~L zkeqWs$=Bi7=?Au=p29teN3a!F3X3Pg+ZQEJD0T^I8|Numwt>+4@zM z!2vECi{jan>dZZEg6Gk1V9cHS=0Lb1i&)?SXY&`WkieE^kpkV1WI^NTSN=)(i6?1J zoHYc+@X|yG1L8MR`<3un!Y=Fn;1b{tfTvn%;ETk5iU_d>xQ`p8vYU9}a-KfCg$UBO z*C-%5qr^ns5adD!ltzBYH;yNY@%EejlXFl@FUS%;9rfSi(f`U&{lU@wAIP(Zt3u|Z zWdy#}Kn;NNTg%`xSOZ$efT4R$4*{PTgZ)5Mf~17S<7K!Xv@ zcuV>$4~>3v*4xrxSua825N|7xdm2>4V5?G(f_wjArvF!6I$%}+W3W`9Pg`1l{$Qra z`Eo75BzS=~i)M9DP*b$mm~Ktm+gnt8PRg7Pwa|KbuhReC zEf00+3#*ZP*z_&UT*8L!Wl4=chCV@xTM2DA6Op~ri7%Y<50NWMt{u9*f1)cobizhv zBt)ZWkDcGR;f}k{%jcwD3B)MEqk`qq+bgm8Wmng=H%&h5$Ii#(l-FhNXaJ zJfOD<9~FrZXGj1iogvlrFCyR24tyllb-*2PBYDvTmXZkR)M|tk@z93Z26BZqBU;xQ zXUW@;!HY6|2o*(;c3yLZvKp@umqW_MK7E7nX(ba@t8a=iC9K$uacYT5M$7m01W9-V z-m}*2n5-Fk_*ZuSKUjX5V`Be~b^nfa|BiKkkAVLj>;7S^6N5B3=rx2acW6HN4kTVr zMhe`#cu_|mLX{K(eb(eTt(!(*EQi+(`nV3}!U{ZciU6x}17NS2NX2n2xhzs)gPw%y zv1>C&tS#LJtn9xeeu}=%R;ahoXxM9cK4*Wywro3!-JaWOUNeU-By(mIOm#aJ6lL?` z^Ua>?Iqjxe=6IVuU-!nhJ?4l;y%Y14PY3JdM8US=W8f2C`{#xgY=b6H_0>$VX@xiX zyTOsVGmAnHY<{^;s*@-owKn945TpmBuTsyQ5)q#Ps;dn63UxAO=0R4q6>xKF_LTwL zrWhiG0X}$dIq$k-MH7R)x|=aNVk1H@da;58bHR6gRRV#}(3geLZ&9q<`wmhQgnuO` z5X(~zz#;_596qa|xKX}CvpfoEXp#&craIpJ2~+Yf{7ALBs1?K`a5s-C*!D$b4a@=( z$?k+@d-?18zVNAnEevifWHmj+%@!fNT_e(AsQ~CWmYX9?UlfPc@Z4AsEY(HVC) zO;C|@azxo?JxjaDrpo=sF3nll9ToZ8=ocBXo-%u$POXRy#!F}R7Q{9P&0`5!d-BXB z-Bv}v(&#w;YPD@bZFhR@$ivEe_j~UbE#kdw8%i|~DGmKbsq=rU&lynwPK!-zix7vi zhP~iz*fhq1JRmCm_`GwBCH$=UA1R%^^r+#01XSO*TqQbpq!#st%uRO%$Q-V{xAmP;@6HWYuksOsZ$q2L5j zy#wAv$o08H=WVunKuB|`GJGX{P(Q8$?YrcJ|1^zq>z^g!f2})CisPZ1yvEwA-mcVS zV;O-)6f-+3mA;vPwtdF!ZA8mY)(pf6b_T?&C_oWDMK0cbl&M8_k}_^_?;?v|^<`h+ zM2voqFsrV>}o}sAgbFiz#wbJ$G=94xV2I__x>O1N-CKqhK?&d!9 z+t>iO!QY34urk>(vIAlJf2m?OK`s;`<}t5#T0L;MEZnhMU{NCQZL35j)kNm6f8+wW zaW>=2DKE6ukG2KLr<-+jj95N}a0P8I>fq#5eCyhXww0H+;d2|Ppq<~#3R%n}ZKqZE`(ME~#-(FGiwBv!X^f+lf2B+JGC#0(NV$4hXbIz>2bBoz0U-{>z^xrJyE8fPdp{v4@ z5j?0RCH#BG95vDOAo(;~^6uMQ&Cv*^7oEQa9}}V)e+IH9RcIT(1j5x9>_kB}@JnF~h}_g~@|Bte43Y4WyZ&!2 zM@x%+CWrgExe;HH(|V3FgFCYE}Ewu*L5z0(`b@ z?7OMve6*y85|{5L>GHHA&$7Vx@v$6pMbLthjk94JKCA;B_1V~GDWZN<;z?B z7Q_5LO#u4-ov?s0c1^GzP*`!iFQ5lT2vX+Aj-fe=$kil{3A89eyPyOC4QtzsE4yl_9c+T6S|hE|_SDJW>jxWFY_ zK_@w(g;y3?7j{*1jLy89+-<#bP^Im82`q)|bAuDmFIojhNGQ@A`cIac0)FRKf9J-X zkb-TfiYlQL{xTW*88!yBFMR&L@Acbq-G8SHo!f{KJk>?#1_n3%9YJ+b8kX|ILC*L$ zI(|caAb|rpni3mbMXK`?=K1h(-&pP+zSB z7T^U69g)%y9R`H2nHE+W%4aFs`GJNGuO~T$5lHv8YqwPmiqs4mENrAHy7$s89VX0l zqDzHiHhXTnkL)PS#+w|f*dycJTUgv6J8oaLrZ>+`!gY7iDud!TXRQs7CmT83%dq_R ziDd}I>9)Fp>7N2JvSxXI>zD>yYKsUVN%9Fm68HANTgPfdh|9F#3m_VdzNo>olv2zZ z7TLsoxjWnS4&Y=aQhbI>tOGbsDGw$UKjq{RjUX~d+1%_|`&@HHyRjmnkl%d{ZfAQ7 zEJ!ZUd}tn2b(pKyTZ>FChsgCRGISn3W=eOAF6X;%q0if5xPf=+>h>}po{hBoMWsWM6pMJL63~7_8q#|IX0~CMM-5PTQyHRy{jY{*C#v;OL_GlAR}t8>QFz z+r-KpD>&47|3d=BvXt#~z2qS5naqTeaI)Do$0z0=mcM>{!xQzk;;DaAu0_HtUPgJ% z)0)r+C^{Y+Mh?8C36$#b;G>#Zc_VG8BV zm~&Vqy=Vj(g<2PEq%y*C-EfnWa=@yKsLh+@RMp`W8;KaBvay<&cRxdCBK9_o97{h~ z-F2F0oW!w~HXW!ImJpG$4HRv1G<};dys3k(1gVc$52emciycvs!bPd*cIpjSN29?}eB%lD3%x3ehih-5= zV@_2s^BYSCCk=Cpnh3Y}XFG@>6BggPHd3AF)H%mU7+Oc%&-HTY$m=4?0=B{n(qdx! z5`1eS8KA{sIpJ1=VeGT}ZqTg;eqUoe(S?JT_U(%ks4IS$d{_1&4=V1`>T$8g@ID4TywSI*x--|s@Qotj zP1nL9`pK?HRly-Hqmdj>mwm{MW2GhKZo*2yk_4tjn_#C1v8v)33E>+CSMvgy+3&<7 zM$oc?y*HnH0LLEFgVU9hjB5+T8}zO zZ98f9oU~MrZEZAbj++&BF5I8Qa#fFIoYBDS&-bf&wWlz@WZZS-HSg@myub@S1qY5Z zS19UZSJQB%gerUJx-safg#tN4as>NYV-=oy9A^E{8lnYTTXU#x?Smngv4srq{F5_Ggx(I^kyt}Kl}?^msbzDe!UbhU-~*%9PP4C zdw4Y6%Rt>y*5E;`bnI;6u}03ra}N}HUTLVWIkU+CVJpW9||BzVD=WhJ^AZqz`pY&pp>{o(`EEz`I9eHuS79 z?hFqO48dl7eAlY`>hr$ou(=58scw}ph39PENn&d*ioF4)y5O&jmBtd2peP>ME=(vOfdtU= z+n2iRMN+@O`U7}%4{nD0t6<>zqXU_6i3e$T-~dNCD<0l?0_yeXs3b{DfEF3u0duw- znPMX2oGS-~%Gb5VX4_EiOtz||6g+PzxxhPZ1-w7uOztA<;)6Jjk>WeQ-6kuI0q$D< zw;ooE4h!}9;?P>sRBU9M2(dtpY@YuV%+3Yn=JZU+N`&}PhaV?GbS?7n)IchB6+C;3 z^rkKgE`H4XcoFqg5p)k-e}faACL96e_#CnjQ^NjOz@L#PUaACDXF!6jk>~5zyQ6?- zh%T8zfmVT--j9NfkbWuXb^vCvJwsR`1Ovn~ziAO7fTs^&=DPGn^y0apMUY0fA{WX+ zK_@}bO#CGeRp?RRhpW0)I7#f0t4{GwRa zSf7ICkP_J0;WLs=HK_PGzYC?c>o-E-hvwG(ZTl8*NZzEc8;PKA!n2i+7a@AUoIOT8 z6c$YYvmeD4Ar^OiYr%jks_I;aTS)JnZ<5}u2JEQq1WK=g^x2%}B}{jjfs1+O)$OLT zgAp1Z@JKy$72(-PB~_q>hQ4P!qHB&V1PIjdKP;jIyBPYzakbA+gNk$?_K_}i8b1XF zWRDM6Bqh)okOTQGssEA)@s`0&C6K!PS_MiJqRC?(sy>OVIN9e!Wk1JrR^PfW*xETa zb}DfeBsyCm7jCCT*PL?bNP9)q)9!P|JAFvf0^It}AwsHSo4`EZE#=IbAL0O4aOaP8 z+6*G5i$1`aN$p{9OBw9ta0675KhEH0L_|%IxHW>IE2!1;peE1ohFKke{CND00I`l> zOvBqh15LIgffe@e2X$tkv-^R#9I06Dxg6exW)?|q7txRE zTE&T&B(@jRTHU@acr?wdV{pXrDfFm7fa76wa1osS&L%vSlyiDFwp>90g6Q)1t7L3{ zGgKV8vv!LiN%RA*;GSS@qQw`LI1kba!B38S0v8whFq{3|?9YvxHRv!dpN;N8^M}G|*~T6T&)xmJ}SX<~?{`;0r5t!{7PTq}6F- zZDMy&G1}bE=oqquZVv8XZ?2J&Rd|Zi2&W;7hh=eFjK0Kwa7VJj^q%(o5W9wGloz%N zA!BR$n-S{FY_Xai+yzbh0sU@o9@!MRm@-Lazx#ZU?VXP!koYMCq1{cBt<-^pGY%xzYMBo1Ysq|dPZEXY}x{t zkg@;VKji!uSMd2ehy*v2rx+qcnKn1``D@x=Ji%2lrU=0Yg($G{LZ5)>%34r&`GpEV z^TYLCaDJDuUoxm~rEyvpx0eqI9XV-%cN4W}3-(QP6<_>0UPz-K9&*BSFOyCa9oy%I zAWM2J9}Brh2Gk;>!WuzONCoMX55AA_77T77eF&_XbSQ~igau3e1bB#Y5_>aOgedMM zL;5yQoF@mHByX(OTTzB*hA~(Y`nHfMWxTCkb~J{rV#+ON7p51D8O}E5`vhDlen&js z0joo~3KT%Dm*hcdW>t!>Hr65mx&HlsHo*PA=Eb!}!*;9~OZ@ZSK9i*cVvzEP(YY@y z`ff;%OR0}k?V`5`^Qll4dnj6O0C1aAmwrC(8d2rgts7o4NqzjLukWo}=xFfQC~ht_ag1*Zw=a+%@~^&Mn0dta=*>JqqYu5~-=+zke5npC zD`-Um-|R%ESP6Y#CfvHvWt0XqqRW^v-|Ff1b`d>|dKcjbHi)ICgGk(eaq;#jmBd8D zE!epL)Cw%O0}>M8Q;=@2FnU_TBiUNIagLp0$srnxKtzz3=v%G z2(b%PvSQ=EHE)eo3zPxqy){gQ-P=J+UzP9(c2*hSffd}(NT`!B?~k2z`V104C{$UV z+4{Def3OBvl(#N2W=MkOTs+Q@4GKpqjTvu&@NA_VRW>={{Wqs#TfsHIyyZF9Go~^w z1}#t^u~G3~GP6y4swj+9#Yyr47fAN+HqkISS(oqqZW~R5>p$EQ3?{jx7?R!Kd#JCezfMsMRKgdY zkiV9Ml3oZfX(3BI+1wIq&0T5@QQUS^IdE9=*eC`RNR$;JnrpBlasbtd!KZ1A;YgK( zfQ1i%%P6q#ud6%&mgkR3gW`hdQH~QTH3G&;m%a=%jYiT`VMWz%&FgnZx!@r;1YBW! z4Ov>b>KPN@J~w925Gw9x(zlj@5}+a3RapWg^OuFBTHw>+jRH*9Xb)`}w}j2OTzRWR zA?R6-TP?hr+ZY>sAZ2fOl3R7f_{^O9uBHh;g$Jdj4?HWbIaOWbbo6*7zYLI8zvo=X zSZcQHyI3y(@OF{JNZgN*mI#p*+-r`yc5=9g&8v1_=kuhfopn;<(5GJC-M3GN6bw9= zGb%+&5lETGj-RM99-d;XE6`|^xZJY$sM@OiZ(sYSsysLJwZC-nTFQrl{EamBESK!X+8mFRw z;M2i;w@Ej*{s7~(n51XkyH54%?x_&~!0^XuQ7zjrrfd;H&PNV-mzc@{C030DXm{Z& z2YlZ(RhhH(%T$$)i+e=6T_>fwyn0dZLuLIv_-O0MNYv-um{X6uf$J@m-&L ze`CDZQ9nUL#jA&_D zEH-g_?I}(6g&U*|+#AKx{NRUgvN3ull4icG*UA(h#aISf)PH`hQBtn4>2;7FT^-}5r&YHquheWK+1sFa8h>lurnfxewaTo26GY8VB3O}+=vHnIcw z!~Zzj04nEdS#tRqBRR%Qw)=csJ$l9Ow@)Wm{=<#vOBqWSsX<$WutN$O{}LvW|0e`z zm6@d^@-58&A+)lWj7)#jgrMI}GYZz75xU_7-G7N)=FfoC|Mx-9bFJ@r@^J!}d#--4 zTyIc-)R;a@dK3J7h5h56proP4?^-;A`PNo8xgTGTPW5K?%B6qR!KMeUY_oWBJV)Ml zQ=|&3rIUH=o6MM12pr zbNlPV9^3+~&|@Awii3)QC96A(6`)+)w|rX(w~`>GG_?A-+i`*&$V{_fNhmGU=bpP? zSU5Do5lf~PbaA=^f{m1p%;T335?&p$;%7l2zaIWTswZD|b&ji`ZXV~O*3Fa}YY-Hz zs8Y}dTr7FRytTPoPdmo5NLTSTN_rk04{uJ?D4koYWY(se&~Q~($MnHu1VB1}0LuCB zo`8j)NgogV1p%M@zYdp940&=6FB>+CS z%o47!4!e{=|Br{jccIY5eUZQDdjQsA^=0lec2(lMyFTDrJVzqLSXgm^YT!Mh4i7^H zZ05wi+%?>7`t$ zz0V}M_bif^Naaw!$>adXnF2tY6G+_j0=_}=tDnG@%jQ1-{3Qdvn0Xdc|^ zRmfjZ{=Y(enk!qu@<8#!|+=N z$mJexCtPvwU%}R(k8%6kQ$guhLao{)`7gHz0=rrT<+4iCE~Y;^Mtuiu$4xUb`Df9=V& zfKeE8y1l9;Ni_ik3e3WP-8%KcKKr@hmQmh z6;Aq}WLtqG5)bxf8ht3d8eBF$Gm;jsvX`D^pXB(wYtCP_dnq9i$!v5Vo;~pE85sbL zN3Qz&1B0M~VV~a}8N|!{hX)d2mk6h6(BG%OSL6PFmfkNJp`0riZ(I4{ZSzJ4T-zg8 z3KZMtb5s^O9Xf*jL6i9vT_Mh@Yi=?A)0CdFA>3&aJJGbzG_mOcfG-7!oIcKukFkfZ z%Eq-Wg>7>NvKp;S-(Za<9g3Y4 zJKjb*Dml-wZqLyqL^3XgGg+Tfy2o z3t&Wd`>y|(ec_tFZl}#Fu=8k)N zoo^VtMFT{T>u%OMf8qBvQx5&@B(@!QHXPs}lc(v*kZQfk0eXjCPM{4pH6@ffQFG}h z-PrE_Bb}=Hu9X9K{j%wC6l>v4ig|ER>xzl<@7}q&w5-mN;ODCqq_my}=;=JE^YHy(mFJW?cVQB+}kEV7kZ=mNRk+L_K*z0Yf+1{I){T* z`f4oI8LYjvAC@9b_bXM?tnT|=k_)2ig4UMNdWn!@J$JddgdmcPJLGrt5$FRfleZAw z`hbfIeCORh@P@&{%R@ETjRMy;ffXAa?;01cr)+Ku$reu-M&4w{S18-R(07hBG<^OF z5b*f@ue_ZapMKc%%3(*1%=wBP9W07V@z-R(Q${rI?gF2V{Fv(}ZJunsecCBw!aneR zYvb%LW6td=6f3>p#an)W$ui8d71uqVu2=ER-FHt%MYG_>8B(7fbSV{?B^~|Z$4Z}L zbt8dC^>&QFN5S+gKK*A1|mO>IF~ zP$H+R(#5%jjsf7B%EHP`etBZ7*aJFA;f5#eunh5gZehwdHu4Ms3#(mm*Ky!gCBj>M zsu)TFY$-%)?5*Kf8GWhk1+CT2(G0e77fnfCuoFG~Sh%UQUpY2*--V_}n;Ok!59LZ_ zDsH;bMU5?sj`4E6SQN|mJyu#`d;5p?MYy+}Wm5yi4)cMjx}2SN(>6Ni*WS#H*eQ1* zi+%B^oMT*z4@YNxiSpI9S8AzLH`$B`4?XV@cIpezZyS6%`T_Up2~xM`4$cMaxxbu4 zC$WO-+AEaDLq*))y0H1GPkIb-LJ|l2lRxbsyUYVMFyXrTS%4?UZ_z+6N0E1?v(msH zP4&O~{7KGt&#DvbyuOZ%m@{!w0@vPPq$Ct@gx0-l9w*`RGf@_z3?D$g<$PgguO^4* zo09;~C<)~^svLOOMc46h&UQ`-*7jq89SpL$M|KkB)nhA3E5&$=lj!YF-+j#4e4r$& zJ@h%@^`1=RD!aYZHBCC{ImgZP)J;truPz=j1!wPUXJ6{|+IZoU(z1+J1?DD&3k{w& z&ovz{VxnYio}7-0u?(KDe6lx2@pv(`sm{Sk1@Fe}I9BgiaHwLeO2hn9wk9}%$>Ic`gAWHXO?cvmv-E;?y8;b?b8NDbwP#KuU)gJ*a2*5 zfen*YRj3`*N&Ye0RL1t`ox6!U5MZqMe`0UB*!2mLyskf*^~H64wtT|5pfYt9U6Jb? zPxJSaivflF##n*R$TsdI0nb!SDR|BBA34z9;!g7%e%fir{SsZt*x-UqEVU^rd(&75 zWz3pBO_1^rcEUCmzY4c%U&7etZ+YC#o zyA}1P#_!vuN6Y$R9Sfo!6jS}eZX}lU>*iag{c^tNWX{MQ!9jDK{KQy!@l@)1iK9+< z`{h}?F65rv5?9-mvmSHdjcoc4pLf=6`bFs1cWUvcQ^uXcU<=u z<4wN!4Ve8qkG&m}d{TbLcQ$9MPhpmOkMPRh8jaR*-O5NuARW%ork5No#uPbDWoJ9h zglB@I?>^Du$)1sc+>ZL2b26j+{k+zh$_uvDNR*;vf{+`$T_dR+oD|_o^GIt_rM_q4 z0P?wW3t6$k8qW!c$6!Hmr7kVsgi6G~FQJbMsn0z9g9}{=l*7-v{Ug^ymxQC8=YstY znDNq*=F%j6jd$?mubdN0(4ARJ5W{n$MTj4gIQz&E9!>$8*B`dAPUg3!N`V0Swe1id>3$WGkOde*NC`=L2S=C zOyGzW%D8WGQPsJ7XNB;96_?sqF@CQj7zuq(+j5WK1w0r3W4dfkRU(NEs+Q3YI2}f~ z6J08JiwAzSutulAkDa1aZ}_8rW@cY~cI)<=#pbK%<#`j52l{;nH}h6yJg=Xg6oxJDfKllC@*qJP0(Ihe29xjgHrSonM_!xWdBit#?W>w31AI zRqU91Kp`QBjd9YFbd$6Vx4edF{b!${MFZt&5#pyAjL+hse#qo-*Bo`@IDV6^8!|Dg z_w!3NY63A-{RR4RUtvz!So{M0-a`-)c6WiDeHV}CmA9$-dwt(MYIwNQde^hE#Z^JM zMYV(x&b}C~P@tz$>B(`c#yE5ENP^qZ2x+F_YbvGRS7jRy8z<24-1q!Jzbgt!IMbqs zlzh{)jklq!5LZ+y`+*TRJ)h&Ws`JMgKUSn6C2@vm#GY2K%U#Apr+mVtMS}M0`8j2) z7kxpB9%Sw!C+;%M|2~s2xR;j|vn_Mhxue40Z0K;>(X?Zi=fy9`Q7`28TT8slt*5x- z!YOYC-;MWX8?_ANlyx_x-=~vz6f|7@HpF z-b)P!5)5|qmhEIJ#ATBo7MQHHOQx52WEh9#4me+_w>C7m*_fF;^ynJ@!u_JA&D`4` zW^e3lRCZ37oq9~uqA|p>-ru-QFMnCSdAm|Sr{Lz!M&#x}n&(d~B^?eA^(ga-50ASN zZk#M;3!iT`^{oO8fHTI)TD9jYg{s4?NyO9Y@ejZ`ERmZDp8RN3&=9 z@2Ny3x=K`*-PVx7bFYoy1Kh!TB*Sp-GMQ^58C-X z);?9))=5(vRwmU+3$LK#`y%E;U1-I2OcTl2G~<0K-Vrw0X$Q*e3dVuv7u7jx&@jba z#reA9by+=lt}aC1UzS+w>7aut%<3_STakL_^X6?nn8Q4%)G}8|{&FTb1FZXkfzOAG zJx^&TGa)TtD_!{g4m zX>=XKx3e(a0-WQroEv+UO^yS{$7LUNx-_T(tlSNjdX{u#-YD=`XvFqvsu)DU@u;!7 z0W#x154yVf$@yWj&lGKzTX-FJ|L}}|2_cXr=k!JX!g#J4cd%sDrzno~mIrEN^WLCo z6RYa2A3GeCwJ-g^HrsT7Y zZC|iI6Q3yfhjO@fwQW=rWhdJr{GQb9;*ywVSy$chon|_Fi<}5kXVf~QdB;ml&zhP} zYaW@!E*lpiPVsOJC1mJ0gL?~{5iPLps6;|$kpp}NWDh&nGNNmo!Dc|vka51y053u!F@Cq7_GA$m!mXNmZpqUg9e`r5ztck}r zZ_A{s@!pdWbTQxTOI3GOCl;>N79Qj>?Vtb$pT-sW<=2O*_Y)9DN zwpN@7Ny0dXvl&xR5Mw3O*yx&?$FFv_=H6C8MNMToVb55VOq;mz(&A~VY&WCwq2slF z1Wb>yzD8g5al zevGp={AkIX3WH64itL#K5DQRY*Fr@A6b4sx^xgHIwaUMm1CkMhrL+l$ui{#a&UDf2!JnXo70p~5bG**Lh9 z&t0g{Af5iu(GsW<2Gwi|o+oZT9~!66BSpmLipiU=FzFj9X)7_2utRsy4p7Hcc5>ku zPR{a~=>=p$kiQPT9ZgHRg?}=x*m7Ml^;QVq?T!DhZCmRHO$TW5yJtR+#%egWU(!M` zAG*0hq(haD+puiu@+a*Tzi4B$-;c`;aZ}t(JXfCgMtQaEnwi^#eRS8Mla?d3@a0I- zRKITjvs-$xUT+>G?mCyD?pWUyG(2H&C}{X2=k~jkwlzPe>3uzETV3yBQN2CvxW*~< zs5+e7xRpF+m&);*$MW$KX2%okqJU(0HpjDNa?I6jQn%VsE#+d)Oqd=0pRIOzUH{P! zDmz@|3SZ@V)zkN+vz$q9u^TWh`Gh!5ESdO2b#^mzP=ovAMqgUJ_UgW#*D{IVyssdo zbIr0fs4(g+V?FO|25V>|;ahSOgEEWrfI@}oyq0<8 zOHF-~M=N+X3E{Dn|w-N+SYB-6c7vSUw$oJ`O-Oo)o-g)ejnKWg459j)J!Yww& z8QiMxyXVNrLBGfy6^qCe8maUhVYDIBIHIzbZ$>S4@maW(#l~0qbXwe-KyfbvXlqv{>E&AMIHZb4 zc$su<4SCW{+s_f#3Qu}E*D3`CI9~a3khlHkUa8jn$(l=f1@Eo~`e>$RKHGghfBi1y zW4B67JEGaH)|SEDhYNYK+wxVyDnF>ZmYIXYrEgQzLUo3Ixj%gVtFhbqCo~@6|6}jX z1DedTv~jyEMMXeG1cH!qK?DRu*@Q@1DWCuW*=3DLA%uvCfCLDnluh<76;QSa7(##$ zkWE<p!qk6^p#N_nvdl@|@>U zyg22Mn_PUfk9xmNe9P?|&v*(fFzt}^1KVQ6jgxz(o3JJJ2dfX}Eu|g~A^f!PWm7qp zG;Y_$KZb(Lzig@!9GP~CzV^UkTc$WMKTuG z1v#OHQLjD%rW3%%T)ONDE)@oFB!2*9f~DvhZcH3`+U-Cu?YMU}TtbaHamNg`2l`<7 z6KZpnxt?>+?!|DEi_GsJcQQ_g`%Afj*F&S>&YQ)ZfpG;HuEEYrJEl*c|CgNbpYlRD zY5-Xln9y(@9oqTynB4dFwfZ+bmR3$B$ET^4tNMMr{9ri0eYqp=SH)^k6sH ze*PJDJF6NBXoiW_e7k(4q1f5jx7ffdM6oOkrni6d}#ZAn^1c&+PX{86c$>$ zhNi^}>LiS{Q-!f1nkpx{3@f?R*!txv|J^T-SCUsu&XX-jH7RA8MDwG4_moyWhLj?D zK@N^1I9f-!Ju!Vz+w89IC7t+k+F#!)iV=Rf6m`3aL$4%*p{PspkqjdZf4k!leNK(s zwzFJQUE?S_g1TB%>^^Pr;kkd=%L5O7sU6+S6tr*%Ne)PEIi9U87=$v3K5%a0YTX>3 zOX5=_@!JEbkORs~@Tw0qFp-sOf3SU5W8b;Senhg-cr@OlYc&@v-qyP5)N#Q8!kcik=Q>ZcT70#AMPcu=$nT=+_ojrxuHEs!Al==HLD4|#?iwpo%BrAxjg<*dPxRs^ z$F0D8&j5=b2iPeLL#beZ-jdJvL4H~u0jx|%L0lqZvPQ^c3<#N=@gL+jh1f}emUbi> z`H@%nWfN=GPw@R3fsKM7LKD8S>bu4f^@j;tha%v$L>>Vm%~sF^!Bgm;_kgM8O2TKT z4?n+H16ZN}m4nsa_Mz2OhC`@AAIrDq|jZ>XU;wUwEQdD>;{5^ zB>eJ0+S21F!R>ftIS~I@R-^+&Z7UWORr3zgz&?I;Jm6m~(26#|R3lG{ z@%1hf_(Kz)Ke-FY6Zi!Qz|NZCp90>hr|Z9i63#>}<@af#V8fW4!;l_(?xX=vvmkwJ z4keI4##Q-27WJpJBXRPSH`wBL`|yzR;Pr!rd3HJQ(3(V_w z;8fl;eciJ*WImIVBHVz_vTe*50tu9QOhoHnrIQ3{@NEF)<^=LIS5gpLsH2is)>W!i(&ILo+;)oyZn zGZ;^6^jbM9-xj0a#+mbIaoa9n^usVKDUbo3eK`3{0XEhmUNv+5f+-Kx|ACF)GzxgX zqpNR@(`BH1yB@*OY2DzYh0~$SAq&)4Ife8wYLkc)voU8!{HHVJ)fL>1Pm!9I+xP}` z)xD}!*{AD0$Gi5uX(t;Nz3~avzdM8cYs~Zi_3hli6l+njqhfssdD5&6X1Rk9hj8Z5 z_sqB{@_>7pgW*Nd%Q?A-eNL)LA}O(N2kQS=YfgyeOXotUrW@r2d6gS$C-D1SGUhU06DH@B6U zzu)ti>LKZ9qMH=%>WNhR9R;phvxu0(;Cp=;XrvMFlHg2AIyjh)%`Gg^MY@zR5sExt zT^Z?omto_L6pw&APQ$e7LVg@Q+OIJbNIARosdafifo~pM^17WPj=qGy1O(s~Y$DbM zd=hz7Kw4)Q?zi4A{@ROKtv-mZ^T)nGzp(y=c>k>i+OX5Y`aIE0Vn^Wk%aQX@hqjIO z#5?W(vS}vGf~aj;5E7GQT7?PQDJkJ^B(&WksK~U+Ft%~*W4zQkO$F=g{<*RFrb!x~ z(ac0&agNGXvEh{S{WuJ|6nl4UKDM$$ta%^<61CI*R{wV4;OQz<$z*XTigVs%#F0KTf#pXKGtE=gxvLht}=n*W$7o4 z{n%1-ea6bC#wjP|(Q?W^9Q$8(?4{}KPmzma+tJH?!-5Jgj^#dx+FY9+59kzR^^6FN zj0jSp<(9OBd;<^m=PK$h)w^rGgst8YlHBYPbdhTpe(O&eoyGnkr9Pp=#lc?GSMKoF z_fcwKnN+Bqhm)GP^)>7B%dOfn@lpGG6G=O;S%yyj#m})yJ-3Qs0mT+4&r|GAPBn4| z9B#E*wVib=J+wPE$(udu)hsRWHxN_e+RixSMs-vmuI@=b`D*1HLcMaTP1;QOcB?zu zAqFm!NJRY-#~0>pHt1hmNr@3?af4$k;d?MAu^Au#$O~pP__gkyj`*%mh4S6NFWkOi zv1V56K&Vkt>8PW2yr#L9tMd7V1|F>r07=DNXSGj2QNtGquLzYwt9w~s0?Y$}0n-Y* zQOC)NPZ0?9Wb1s?>N~KlNxSk=S}byzc$aM6 zOU`l6x28CaGPbn1Slw*0$@aNJv2y2P5u6xt5tF{GEN}Oz-h6X?r@(QU@Bb0v{ZqvJ zj}Y%4A>O}9+5QpY{g?9D-yX65BgFehi1&{W@3+)q{(qS4{dZo<2fHt>7A}f7v{q+K z#_5YfVduK}=4c|M2TDTGmK;E>FHRLTA7gFD1iLA%Y$42TOP7;cfhSa@NMIFK#B9;j z_eeI#t)lLn+WLSat9!K8Z(T8vdYLN}&EFix=}O)=ER@Xm<0Ls4L-~)UN42{bXQwB7 z0SY7sb&I}D6Jxm*tEBv9YwK_qLwj^*KjIKi^!*5!S_)j^rKcdAgH?(9ii5~g%a)+D z`@iI--oUm0cW&t4v@rTNHO7gQ7zend+&D)irR6?C;h?wRRCO5?#1Y#z^+{i@f*1VL zTPSQy#VOqHe79eH!1&0jn$2Sa-4-SlEi69V%k-t^<{C+bYIxfOdG6Rt?ujZM zq{LB<+T4nAy<%~M=wfuR*vf(!y69tHtk+j;9dPdvzbGCIn*OR+vA&d^Z&UGadWW0x zXu_+7nqvELKS1Uyu2c4sD3OKvZ*a<7QXC&i@pe;zLW-erH=YrxfG@?RwjQlF&Yk7* z&j1AT*vg!~rR21hzKmpqC@;MACP!_j!MFsChH3W|`e8p_9dk8k%a~{Q34^u9 zjHN_|?ggdyy`b5`7UO;lzw6wKI4RU@?)*pKC|GW*4{7k3W#q6veAZ2(4_SrN<2rDN z1qrL=OPN3NBC31~p+ja|j91^akF8-YstPlZorzJE{EmL*j)9ltOW6pG!!s+#4z~OB zWwGX!42DhjhG)xLQ{TRt-%}=i_0VZ-eZE%6WwZVJ-IJTn#^_1hA57DW=Y}wvCUim{ zw;q!-mfPEU$zNhZ&>#1(+^+EAKAG)1E!5s+D8Gfr!6uV6EQiI}kE#i~5sGZFm}!O_E)-|Wj(VWZ*|aK zia7F^ccHTTlw~qXmUa{?d7k&Sjyuu>MjA7qLt~@SDuBI31`iqV5v(5v7E*RL^2F@{ zenWeZ?yVNPOiNixiCrFy4icL~iSi{NGCB{ybHWRT5GabXkN&pa#b%%~TP&lrpsska z{5a#eb&~F)QY-cc4|%t2n4PCxFX>EQ*8CQmJEh#lESwJ%ty`?a1BacbK#3LmF17 zgD#L?+vcSl=xH#w0=yo}q@czIpNZJCI_N7x?!{2=c=K=uRIwD*6G$;E;LbO9#oRFn z_sI9I9yV_oEgD{J8GYcDcfr}DV0fy$C1@nE#c~I?C!bRH>o@N{rArHQ_rReOD?{VVBpkvB>u4!FlH?{hzAU59{8rP zG1PV}a|J#}7)A~ux%Z}E5l>e$S96z~;Wgp0b1csluUA(D{SzU8U#o`o3n{>LuMd-I zni^_7Np#9mVx|)1e1Z;=wqJj)sN8BYyaxYP$ep=Ze*a3FP}IxgL8q(5WTSHvn+5<* zf0zxP)GgZ5%l>$=XsAu%Q>C*KhawzXPnaL9CpFVW`KZ#_;M&r3-Z-Zw^4L{c$1hk6 z!wLCpmLhKcLFK#Z^mjH8V{9;%tKB*tuoFee)U*xugsO{15bC8{1*FZw89x?>LR zkdSv$G%?ZDNi>25n-uHb53MX1zdSFbu=U+*=R~KjD6_``T=xlv*FBp&q<- zH1`6NF{T%?sFIP*7I*CqPn-?%G_pRQMSjX89fiF3N+>wKryCaljQgKRl%}xx0tvMg z`qY&EDPZErHMWTbgu~Mw7y8f>{O8X=!Eprqr?*|8Q-{DWS}Fr=xY8qlSeps7;Z{MD z%_|1qMC5&1l@)43@)g#|paik;NVYY!B1n!LCkVvXrhdO{GH40Q-iyBsN@SC7-2tD= z73P;snF!F3L-r%6f?H1jnoZn79lZMq^j-)ud<5h-KKuW%9g=um&rq*e5`p1B*_8@? zkG!1u6|)&bb^13@n}ILA?or?UzD$5ttC;|4NO%w{kgc#3TmfC9vM-x#KhT$V07X}G zoi^~^C}`AS{}Vf5ymS>Vh`0=gZUE8Q3eeDFtlF&6{3rv_Sq&gMi(hN4vI$%=F8s?T z<1@T2fJIp2Q2|UjoD|5G21vT|A3~GBU;i_gRyWUW(h$CGcg6lIn~Pf=KdpA|3D2*k z3*JS#&^1oqDj38+p8Sb_VBC?SGQsnU#))wPSMP9m3XuqHjxm4_iZ$gNNNE%3rMPh4 zKM2D-@_9av+DBZ?Zh}%SNYX#A8Ssv|M|uT2jVMQ_AwTXFR_|vbIC_a=SKMC*uvwg&L68Aog{$kYKq{tC_`~WZ>bb zf99-IK_*B1D+?sP>A;Ex03!X0Qc)ls{2MqG9X7I8uiu%*H0A4WxKTTlv5}d>H#~<8 zo$+qRqzVmvzOG@sK5;oLd#!yMdGWqf`RLHW+a-%g86b1q zcH6Jsk;D21P&M1@D}zx1S)>gwmVuXZ!Dx?eT@|lpE~F5D(FrTrtgH336acS4L3}$Yw%)lEYY(r4!0)Vx zsK|4gfmcc<`4*&HsGtFq(Rcgw;asmIoZfhc`1d@EIuD+~S;%)xPgdMImSgxfrPzNw ze`i7DOSGk=m3x+*k3_{zS8s=0CoAGnLl1QcvQ6=hJ4CnaADBzMfy9`o{Qc(65W>(j zc8li+PKn$h-DU%&Y@N5#5y-fTlBO7sbdMrtV_&X?^joi_M)&gjI6D_PkC+x~1|r20iqKse~R zaS4DCZ&^-xD6m28T=znUo?%bmtSsE9=bf)cgMvx#oXW!LNi(L#3U=<8#++_bua57P zk}DMV_~G8(;iHr}3MX00OetU#* zBO~V~37Wrn{f zFE*F5>oe><6Vg8aGWIVgq!={mx1}sE(NWz$)gi#~kcQ3z(1>7YweRpyZv{anF zvWNpbHs7e;D}|)PY#gsp1O%J3UJ65|PFW9QHfKN1F3CAn+p}PfY|YU8(~=W3vQ*!PEK@-Ub7W;)263l20Q42b zWQ?i|B9z63aRzMq5Z$pyB}i;oxV4&TT;j;W+6Z^?#+Qgb_@d&+w z*0pAwwMsrh;maK)8r*vP+23AlclM? zz0_AK6;o$iBD?447dP6zIKEie(@~CF?TqysrzYY@N7TbVhjnjWpPeYc&GX!?;d_PXrhe=w4C76~p%;daCI%ccb z`-m81k#*^wB2hNTZ?K6=ly;xC)OcC(&cf4LsZ^gP8IL9XA&Q(>v|1oP#??7DE*8@` zHg0d7EG}Z2c*sDM-1{lZQxWIK{Rqwjb&cj^P_U2ChWx|-Wd^3Rcdcez0pb3?B}@n4 zzPjH+nZCi%RId1axv3r21<@6MtJGsd(*w}db%)@6;O`&m560lU!HhbTAlOY2Ye9-t zswL2r>4G7-Zy;Yzbb=MPqkkCWuSclkYP-=+#DXezhxl18?!+rbF&{`?Xcx~$>}B%L z__Niv7!*TPj>Us9)PDE)#%@M;_JuBKMdP21Gy}3YS(hht&YUq#y<+HSo9UxLX69NG zeMv3s_kOZKXC8E@=20~ zO-PdBi(U7o&9q+@Oh0cqWph17v&lm2&GiKTyXFPVy4fZ!?VD;D5$D~iM;ix=&nB5d zCcL(N_Bs11r(5lgGm8ywE1WGUG_SQL8wC)pT3%!kw;vH`Lm^yN+u*-2iwj$h6Mmxq zU(R{%?T8MoU-P(waVpo}#N@ugVH)~M5l8vq*r5yAf>g8xSZ|4+IMfA1Oj z?;gSb7t`kr9sBF4{B?=OMkxIMT)pLYFGe^w(`1=^hdj3_7_qeuND>6Qk*)wc%XBIj9(rd~k^b1W1`w^Rjf>ff~ z!2+|JL<0Lni2eaA?y}|mw}IuwDNlL^lCD(9q_Qz=pNpg356KqN)iBC2TmQ#dq#X;S z=v(KD9e~^ePMf#*>0fj@n9$_dzfrv4AB0z!6Mij+!cGqaS}6aa9twVgdhLw}5hm@x z5H^L=(v=i6r|iHTrSdkL_eJbRF9)g{hOqr&f5shy(2r(9MeBJ}!_KdLYT)}c=y3vt z81#I-vC>q;p&m+W#ka=|*mJ_&%A|EC!;88>)$D)xX#D-vss3w*#=6Dx*#{%FW^cCT z4%GREv%BJ}VIcGu=bHic3zGqX{%Qpnj8xlY$kSSYkk3$J^{2@ArqiM|@Mm?HRXvOT z>R}u#(xPr)bj7l^H!$V;?=3{*+8qx-*iSXLwJLT7khSveSlB6<+GLe9Om|vmWltz- zjo=N=CLUk#?k<>lu~*S1f4c+KS={M7Y0I|SS6Sw!PZAC7^Ri7BXZk4i!DRbKlZqzy ztPHIRtz72$@)<(>H6e;$DDz)79Re%4{qjvP2m~nel*7RESl=Ide#gJ{5;S#KP4L^H zS+KzrfdsJ9&I*jjzI4DJz<4$)#nU4B6`b)83Kq@YBB&yczA^9+>7Sc>Y5((!YTj$t zH|KtiQ3Hif{B<+lEao5vJhg=L}N#5V3teS&!#$Pr-eOL3g3nV^A)@H zID#29EM}b5;owUU02KXGZR%ombnb-`nA^`= z-sj_kMF|)`*^ars7ayO8S*;TEg|T-yr=8pI!VxljW8Rf&UDtxDal(GSHWUW*>6$;m z>>r?shDDg+DE)npt1^}`&POH2%gUGw?Y7@nGBxIqmbZpG#SB0Vrvh~7312qxQyakf z_d))8EuMm|+;MZAzPwpxtxuY270y#iryy_oe2Xo`G$H<~dSI@QRE>mpotzI_6@E|N zSo~(1XUz2|_N~tHr!gTvF*-A{&|O05lTsx&gf}Y%&RC?Lx;S+{aH`Yx;<(8ZSqX_w z(A#i)hzGqWf$8X%O&>Jj+%#|a$F(DPr-sf?a-HnSmI$$oi#P!pG-bSbf3wK@%O;6Z zYKeZwWEY$I)0a*Aab9^QOT|B^U0RWh18O+)u0R=~TIPQ5buTNH2CwTgOMMb7aK6Po>_8I3!bpR2R50XsrcP1Tbf z5}u9mc9gixyp_Ij=tRDf(n)I)OzKLPVwTd=+UrSPaao6?Iz^+hf9NEn;~55!kN^;5 zfi6YDmra!bCZX$uWasiX1I6Jln?O6%5J;zjP0v;dP5Dc%sK5Q)N6Y1%?Vu(;avQWk zYp4rVJV9|QazUR>;D7(oQjl~SPo)07AKDj&Uh8DnuHQjr`brk1OfdXn_Dg=&xgWsd+ zv`@=!#YEN!3wJQ4t@$GgbH^LMW5L&AbQ+;u2!*zG0T{-weSlX6zWXu?kA;S^Q~CAO5Rf|7$;+ zKlGNcAe{~zQO#~J?dpe`_6c`L#7~7YkWk!P!YVBE%O*3FDtMY$uGp$DIP+gN@g%=& zLi-5pn|i}0^LL9nM|vj7ha%>EOYp)OnsA+2up{IUu1ZN`5b8C-TE*p0)N;n%tZ z2SZ3eMk$BhJNWFqK%T#?58+INz@RnTuQ`DwJ9Xm(I#ey`D!@|Ar+m^^=~;Mw*DBss z&y07NwH4*aeCL^Rp+EmlZ|{;!u(^$uQ6gpT&*{Y*K6n+F{QH%u8-I27Z4Jck+XMvi zPW>orQk%N}L=i7YNmHu!Zne+Tf^n&q7Y^W)eGBtDz<%F$hOFG$#UNdoUsP-C;Sv@t=)Z_zG8;|NX%cq zmxF7N!~e)TIjlEE)=WK^ST=Ys4UVcMKtxP2!RqoWxF0#6o)N@AkGGo2KBa$ZHsez= z5GE8TL74@3h8`c^2bNfr*Fpd)Y!TbaxRb9cS&@HogTm%eBK5M|l@``3!FPb6iU5EO zbI?`EGlLptW+=OjS2ll)wP)HNMC8rs`a-?+Vj_dhB3j|d=HF@Hew$nFssBmt# z;19rT@c?0R5U`g32v%oWgYj3^u zdPuAC3I^I zI|+XV!m}IB+6`2J{-!WCuW8VUORMAQwQ^@*9lWSlEgXDIjuZsB&u+Uw}ecm~>Nt~>7|D^*0-5Rw2yL=hjYvhg&(*tITo&Hj< z_Z`yfxc>60jB2rsWK844kgD=Ao3`4MjPB-3MVyM)Zybm*L}zg&9c=HTG^IfGtE9>% zYvY>`vUMMRbKrBqUMz{h+M}xBw}oX!MVZPD8_z(PmOT9t(zixZtu`V~{cIU>lun)yPdV2J1 z_0}qk$Xrk1sst7wbOvp1|sq=)1;d0C*H$hYHZp92OM4A7=z;3#Cr6OceXgumOJ-BpgJ3w_tX{WJ_Te)QO% z66odpGb(SXNFYNx!hNk8S?ZmZMgx9v{Z(PyNR#j70Kw5XRh$?RDB58667phrk?}KHO;!uc@!1 zso(0aAb6ra@cmG1!I?bp?SSu3**`T<)8msiY?+7zu3vD3sj{e}@}6>_?_${iZRhAP zBV2?sH&^N4-(0hMexG}@rr}gcv1#86=AQW;U3q_hzyW&Xg1hcP{yS?A$}~fOWI;z zln=Xe=TT9|8RHC>QP&Mt9mJFyT&;ichO%217X>dH_5>W1?;G- zfg|mBrc}Kpm&t%{ey`afevT)1Gt5u&FI`mMUwc)Q>fI$7#~2`;wI*An?vy`wdiMI0 zvqADU((#i?I-U7Zdp&%TB~Cphf3N6ys`HS{t!A%~QpY5QXTQ%S?khx{e2Zs1_LC7d zR4UQV#Xc;vXrZjH_>!lw7|ixgi$#n|-_m{4AGk;%sHto0>H}m`%3dgpW7wKBRyQ3; zkAc-h3ijY^pp*h1)b`=gf%!(KKoE(D*2|8|xE@@2wy#DTzC*r}XY>@AgfR9SlR@1c zevO7FUvaXa{uLLqm8Ebpqe49WTqJp;EmZRrXVbBx2jkAc1U~hyR6hTeRDw8f{z8b8s}N`(tG@ zQcjwa(a8rXFwnFn$F=Cb%3vJ>FvJGn<=1*Z#gK(%a_HNJacX=mGM;v1n!p7)4tx;_ z8PxlG0c9`Ntz(E&ODfu9zev*LRvZ|9LO6Y1@DlR2e0@KNMxu&WB4nbwgF5!~4g#r& zjjYET(r&JGSrcQH@4C4_-OLCA^)`YfPd{5e`psmko+eNv?i~^wnjKiSc;JU8&eXcD zHhgM2dIe{xx%Bi%ESGB3H~0Q7BQzzpMsPpc1`26%v2>P@o|;n^^Z2isrFB)-r|S7+EZzLh3y^C(Mwdb(Otx)IB_fKe;RJ1SR+JNO>f_dY8zqkjl6{9qfU zAY-~c=M0e_0J-K)XWU50gY?E#{}q~me@vQ#lcqD=9*{=b(C#Gkz&^q@_o~O`kE>#o zF=l4oc{SBF@jC8FhYYR4{tCOagPqE(HwBKtO$y|J>W+Xz ze&&8^z+_luP1U4x~U+6U^2H=s)&AnM-e#BE zDfQ&2iN{hbqKMYnN>Zlx!v-dU%-v={ZYu**Vjn8mm6<-JejE~rZtJt_I5Z8z;swr_rsET=)1kI&xeOrAS_@8_`y zF!XQRHBeZ$fZVJ=7OU5)RcrX^ zCzY#L_4k^gIZ4;?Fl;jGnHGI_)stT2{#TXRsJ~`!@^U0)W23y?%dtPOr&UdNQEpP~ ziMr~&sfu_gmazbCG~&R` zBJ5x62x~)01mY!d=1e3zTY#Lwb7QfbuCdrg`nMOb0q>mr8vm?@JH14W85M=XIrH!E zyUaq0LB_S+VTrFT{BSlyo=64MZW~qEdboaZflt;H+RX@?r`?2NW;t6k^$DDCT{Gdj zuEZM{pifS$;2RH87P3!(@}pUQVBJdCeAM|@P!4A9y15wJEr~qxMj>VqE_PvPS?H?@ zh26^6b+O+Z|NV6Vr`7s;gZ|$|?Qep$Q6>k3pw}nJZh)fftMMCP&aw_k`4m( zCngszrcrL~7+Fk!xvjS4>p`)+yZd^twjNnZ>~=N@9eeW0H(CKgTKgAmDgMVS@3 zOzVrSrqGa(*SRNslQmV9nN~RrL+GR@Mss1H+TOnR&2w=V6F)RY_|G0SaW<^4UEZ&& zCMBcd`)7@J%}!jccYinTI-!~E&GfC=))zw3jl61^YL@ol>ImzOqrz@WS<90-?v1@K z$>*_7AyH41_w)L=oz|HQCSa@$VxQ?Gn&_$*lAl^w`(L&8n;^szBx&D5VJ$4#D*X26 zye^l)`XC@{$#ZCab5bD98W(_a-nQW6V*(&k#x;zM)o&@_@4xkl!SVsX@%h+MRY4o? z+nS7eP*6_A`!TN7iayPAa$2UYcO?|~Rw&&pp&7sL@KdgS>KOJa?K^bEv_OIRsI0CY zYP(Dq)`vMGo5Mp{CQOz2g$4&RdJPRS6iJDDOB+1gEs&TR&Ti<%`dM)olL!yL+H~~# zqdogulc|3g)4%CeezmT@)tEm2P9;&}iVoz|Nj2b)uO9lcDQA@4+qc0sYI5OLkRufX z+9BHU`Z7MFCmQY~JR+!rP?tMQi~O&WvLs9Cf1d3ftGD5)HRTBR9Vp{T^HlC#2O8I} zF@M5Jw&{{07m`j-K8bOj-wjQga3?-RBGkMtR#%Mrd~!QDSouW5Rb^{=aYI__;oy{1 zpM`7OC4jIlw5d(0q*(9GeYxbq^iN_LhS6f>^o~FCyeFr8qV3`bzET#t-a=2@c>5WP ztKE^5+u6E40qDY(7au|ocP_;P>7VpAVawPEF(^_knpjWgwMEuzhEwvW3?OBTu3st2bMLiVP6Wp_4k8usDE(4lXW#zm|!Mu~4cXkSoP9(+K?bgb|R>JP9tn;tkUH!ha2zM=P* zi0r)V*?!-%sJ|RO649kZnp3Zw%cQ^C8P3&7aX+p2;RTAegf!@Jv*93<01QHb6EODX z#>eLB(Ia;{!{*dXs-ZBRm@T21>sau!YF^H^yQbW##hMf~jWFNqO`lwu_0n2(h2Bn~ zK2FKy7*CHpi~}qroL9_Vd^9bRIvIy^kQtgDWcfkC+)o^M^BnA`X1M;~1?HYfHz*iX zgS@M2(uY+94@#ZUgW5cwJyTA!1PX=RTa~T)VLs0>$64Aos$%C}Pb1P}iu9!^MeE|r ztEu15DC|fx|6ro%sO`~9ZmCx^Do{;wJHno^E0ZFSJ;=75k6+m~j-T>WE4su!W|{^U zZ!()fyn525npx_{>67oS3YT{DP=u&YRe0f~?j_Dqn z>aB^)hJ59|Pd|S4^sdwPDo9iS-_dgTBM&KN@T%WdIbhQ9N_Z+d%*?77XSx)GdR*)i zP|2zwd%iavr5M^Ut7MTEnD2sok1TiD_Ewqcxf-AATbM0W3tTm}Y`Cd<*56M9Fy?pf_6>w}xXm^@Ev0WwAU+(>41V1ED4Dmcbm{m4x~RXnhiLd= zm||KMt=+{PzJ4d+?TS|D!qaKa$8!~bh)zbz-XFV$m0r<5cUes`mcjO%OP#*XQMQei z4zr`^nSZ2s1T^HuD|^PZ_d-Uyt8=kSY zk0zv_H$^Ec+T2R=ZtRP;lm(@e%yHDRHa-yr>8%m~&gL`dn+j{U(icD?Cq?H5uZgIA z{7Ai&_cVfZ8#HjL!7%Wx4|KteFPj`9?0H`{l?7NXtLS8cSQ4uT-bc>NzZeBC*8h%t z!9Kqv{L~wPI(}?^2@iTSlWr}BaGPd)_Xr@xZ45zu*`$XrrYpl=og%I7%Q6SaY(03w zZo*>lgx@`!&^QY=^v{Ix%3Xlb`2*8U?*(^F9l4& zOYkLYmf+>s;I&u8RpM$2atVwn!R8C_O&vVystmnVjV~(znGByl&HCNw!0&@fG1SBW z$e6mvC=sECSBxZt;M+5?o>ZGgen)gd&x6ZMo3?%U+2sc8O2iG6Ro?+;B~5 zwNFyR#1-!lO%@Z2Yw634B?HN;b*lny^L6KBu-wWOwSM!$kQ?pZf99a2kU7XH-~0Hn zdMbco(EC}bDev|(1ql{lioMBA6m)Vem+L;%ByaGXv*ldl#JPIEM=mqlA7S)m`T{$= z?7B7Qg|UA^?}qL&YH6w0dos;0v%c?N?9heJoz^wiYtGoeR7-qQUC#CmIK$hL$V3k} zWcA+A{Mgo8i8+|j z$UbU!mt=QV^T2%DkR913Z6Pn@bMzIz9cOcb?(?={GJm{xd1_LF2OZ11{)}Brgh>~` zPVF;EA6IG@Nwhu6@uvHkUo6LFIaJs*on1|)@Xo$xxejW;h54Gi`DR6gdI5wty9S+^k;^y$ra_w_NusL#r3nG`y8k894d!k@14H-VvqG6xmh-}OC z*6Nz_6G8zbF~(7q1kv_F{1u<$;dE=BXx$R(9Y8SrQ18rI;pC z=OjY<18r<4?D~C5#+80f(s`l5W=6mG$iFI=c2c(a!GKjli{T|@Pn{k6Rh)%WYrBSx zRY|v7ew0qS;!<|}-nFW7s-%tw#=1Bm-%P})3ZV)A-{(ADDG4@kx2zQ*kdfyxlt zfg=MTHk~OOepHym-f+v^AcwfZ__Ars1fD+!zG?~nB7o;O0W$hMYdnc(@xV3I2d_V; z#v6W6Lwvmc21|wrTjNQ%h#9*rRz6aJDHXDC{7Jo$=Y3CGh?!uob}aX& z=1bwFj!l)`wT|fnG|I8lKJ^E7V4u|7qQX+I^%fg}aXB%igx#i9O8Wna;KO&FIn?C- z@3se;6&Id@!+8F)Knhh~9m`rlajvEo;+p_wX1gV@I$%0G@Gl^3Zn`Nrl0i#&$h*UG z<>U(Z5$t2VifCc8z>D;y^d$sv^17IigwvpNWhax6-p=@K-WfTm99iY@ ztqJZt>t%uC;VPb5%3){=SI?GN)vz1x(3d81LM#TB&PWk8+p87&t#8Q`tbX!`3^Z{t zh<-7D2Ai@h11M9}ltEnR2Le8i|My&79sFBt=Sb_aVdujPqY8F|@wtH@*UfI+nz*e$ z!{ZQo#nTQd(v<_g3+5;nX0CwAe8j9b$?d`vxsG7u_JM1C*M$zP?Bbyg1rHPgXELxT z7NxI{-Zrcn8NyLPa#XTOk$!y5i(b{YW;ySU4&b+IDvwMZW0`VW2q}*q&?K;ow$THy zn~~=e#$xVI0~t0MyShl&2TEEYXLj6QC+jf$h>|AR-8tU^ee{xIiQJxON8KRXL)LQq z@KmSNQ+}ojg!}fb+((L&jw!n?Kdm+~x|$qd3BUD1;g~3_)+#r{J^$w)A4HreDSOp& zHu*@x(!zkSWL!&_CgQN#s~Of_)w#tt0cW^$21<^9_AWy*EyMEmqL{ENPKQ~!3U{sV zsif{P&IRqn+g~kvdc2JXBD$Oevs{rq?if>#w(0(B>vQ zHwtTJ!hKg8yVRO5G_t6+YnJZ07TQN8w9pRp&EpKm;o|tqDjlz3#{9!MO8r4e!7H%V zfCBHevp$sJat%F@R%ZOFpUD{aY0|`a@UTu*l9f5I#1qp@#?zG-Q9ibf4%rTdnih7h z_C=j1$WqM2d<$6}7b>!qJ?)|X+9caks@@jpT-p4T+tgq7)VXB!(e)W@qWzis11;^F zw;KyP!*~HPT2)Ff zt1Q0auNAS_`I>)063c7DYcTuw)U>6pGh5%kSwi?XN-6%G)W^7w2Vc+v@*{2z0LjP# zNpIVdC;%iHlEgu|R0zMI0KyD-KtaTv8K(Lztnc}@xz802b82u$>$*v7Uu*+Db`Q~MXW(tatvGjmDH(wv{a1?ZO zzyGpH40pN^t?ec?5crmhzoj9Jl!I=4w54Zq_K`SvF-Mb!ShLpQm`Lu2S*sqJ$V^(b zn{-<1%V{@}PfiRGi|Qld_W}@|qS+?aSxP-G@^w0uPE<^^6NRv*CvX*aBkz&zY-gEd zQ$l8{d-+fmtRL+kEXkgXY3^&fbR4P|+G;~Fs?xD8%2zOpo;^=Ey`#^k%CySFebO3> zaJe=VBO@8f_)i9#67+T3Ihy`A*w6nhu{$n*4D9hhdkYd)if6mwF7fC~^yW9p=Ye1K z66_%i3FZX=Z55_-I^htKWi|}N@pV)f18OW|6Ub?0H>N3;kxi(mu{RIcd(7V z>k+qQqTnv)v_aD#N)!zG7!Ues_$oL5JQV=g4|&3kPSFz_Y#6FrGfs7(Sj50+7iQlQ zx``iLgip6&f(^B^&YIM^jZ_m^ZB@uRu zR}j4W2s=5w^+)92&F-exrJ>G)|J6LyhS!$FcW0|fVSU~Nsr|u>h)rpx$#LIDa^E@o zq!ae=JxQ#Y95@rE%@s1I= zv0*_0JxNZB{(C(#E?beKv)rvu67S6vP`8tI(o7T!pSMb!QogR!AD9Yz6`G1D*|Oiw zJ+b5XUZ^bred&7q!W4%*(0I+hoGNW8=C&uFA(6k$AxZZx$zT^3nsM-k3$yueA%>F(9XTf zc8i8Hip$x4FlhV?^UJ21OFhi-@AqkG58KcBC7fry@tzIA`xnj7+TD=9XFO7uD=B4k zBCANJRXym)Lz31Vi|e-I+Z0Vo(MQkjs>7AXKSmjx&6>8#HzkHXd9XH%!qe=R8fdoI zWtAG*!?0qo$L)(Ph=ymQcPL%=NrhdTh%!BzSJ(#xy*DYp6^n;gTqf}JTzLR*jr^%f zR=IVbKYBR3E0HF3X58{N;BsLZRdZM8QkwkaUPHy_sv*3WY*l5>p>E%+2n7yS19e-s z?Ka<4$>--;k$mTHq@lmZW4@fHp*ye7E>y{fR1rY__LqDe*V=%{I}=&VgsUp2Z64P| zHsjQP_P_egDb%j9Lk}(&~fxZaEspfMT&I6^Ew>9Chp>W1&j1AX$1ZUsP;l5Au ze+c=R*7Yu^T!%}IPS@7?h`)gn94ekxmz5)2xn7*D^jyAaw+7+%sA%so!3po)M&2G* zV|Gjp#f7lT2PwLMj0qhejnz~`l-w5f8`$_6?r3T-amwizef0)r(2YKYI^I62SAeg( z$3nJ5yA7Zb4s#2=5Igs|fmpG#N&D^cAW}_LF-#v{%6Ymj-D*|%T1u5qBw0_){y*c~t zm@8XHGD0Ir@@W)5&Pt|TpVxRjW<>`rILrgA%^scw{N4Rmaj1}jnc51z3nVGjVt$!< zo{2k^hqYEV7j{i(%Mre7!5v(3h}CE>tkla?F~w?*Q1I5Sj+83raP4!;5%EPsN1Sg* zn_}Z7lv@jwbcU3k)O#8)-ao%w>C+fni-R<`e!Db{b~E#d+It@+Ett1 z?)498K`cLRopgMwgwZ0VBl2=oqn$qAn_-7sA40%#qqFy)%=fNUc{KP^PGL2tO2jB! zwjN1^c08|yi+Ibyy6X)}`NwibILH`{Rbk5nbHPilS2H|PUmub#f{YnXQT}h--e7}` zs$;&bZ8?L zL%!5Y+`;DgDAcZqZL_2Md#awAFOiG9mjlh-&gjeY!sAg2QJR^^?bC3R9;;)KN*NSs z_kwY^z#03Lf$})pYa9~{W2l-!h zK>tqjD=^Cb!$n4?G7^$unlr7@hf|eIP0nsVyPpP%K-&kC0xhAt_@)O?3kNW%ra)-` zlCer&L5|>?td_(UP|y!FkZlS(H-Q4FVB`b6vOWbe!s$(fliCGMy`a+XHS)P81^ff! zmk?ZAT|pg&bcKG#i$?w*_TD_G$#h#E zwcA!iL}Z?Xv?4Nt3Xwq|DlI4ok$Dm#&BYXcvmVM1`EFqX#Gu+MQ$si1kqMHHKuFOc+*^*QRIF+$)Km{*OnN<5(0a={$Q zZzAACda8S-XvK$ocqEOuDEg~$o)7|vGC}jxy!v5tE zT~~xKw==fnwC|A?4>>!{pyDFCjTxkc`Dr!776Yf*j!(A99sTeVZ}nQjHIUExgnn=y zrpO$dvK&wko;#87>!Bx4w56Vq4Ib{zSen&-Y&>{uN)xA@8;7h)3VbD zA%}-UpS)SUaEr9dIw3VtPU1{Q5asxTG;2_C0)ObRUb2$K)usEy!^4UXYKKvfH3Kg+ z`zdrZzX)ggq_%EJe>zwoaZEyA;i1BtlDvwP`7EBOT1>w8ap?y)W$}+@o{afCMN_ZV z&b4L7O}?xx6TF2Dwejh^ry#X56>}>p=N$edza5iq{A+hzY%`0+u;^W%G zJd&{(caqtWSAmj#65WB>>1PM&p7$!IY|X6`y=%1&D83BBFlSms4GzZxY}+z-H)v}c z14X~HDMQ;qZ;T&|m9H-f2F)5k8T40J1<#jl`a_ee_edMxO@hM4H87e<8e9v-e%a;( zhBNoEI=S-qKsVQ^h=$(Y*M-!to>p?4y2k$%*lvmi+Nhu3gSct8W+Q4@`YVDSC%AqR z|FJ!P=rUoMCldr?Z2;QtAfRTZ!+pVYsS%hi&A3e1*s=Cy8`6SAv*+s94ssQpp@yG& zwWtDUSKZ!uL(wq@v;CQ_@~r&?enXkrtmLYa2R>`5r^ttiUUK1Ty|7ai9T^iMzye~x1T(0_V3kOoweKCp*~EWp3Uu^6Iz1+|oTSI+ z#afAux)Cx0kd8!_{l-pE4`%)ZgaSDqeF?%w(uudhsJDb9O?WEa@yT&Q?Mz2nT8`@D zy#YDOmFSN9*(59B!23UEo4ssb;(&?ZJQMz`fWf`)ie05_5yoD4Cu^)WS6mo~uic>q zr1RS4p?DIT8G#Z`J>=-7E~-^}DExr7=)8^n*ZSc%_XilzrVlx2QUOXC0ve#~mjU{y zaty&Y?_V4II$RV3hKp3ea1q}MH#fKW49GbZJ9pr_{6Wd(kjVm=cI-T!vW2k$MNnXV z`VC;{#vz3p{Pm+7&0X{W1r1qAU_a&H*J%x4ZegN0_JjZ*_zKds=n|~6b=J}_jj(%u zXxEB?`dPKgoD&nMc#ck{9x|4L2n)QbzKjy$9Axcm@T6k>?VZDYPu34cD9x-9A62kX zbcw8C;#RL0#(?dbcHP-k!qH|t3u_Bk9{uRhXN!^XaAfbyGt6W1dtG4ftqcz@!Ny$Z z$CQ|Uv>K>%F}hGw(+B4xkA{&xH@OL3qr@~%d_Drr8}5}*_q3{2a-VZo0AiTRTKhe3 z(Zck6stzBt^>BPqtFNeMO^Pj?VNG0nH5a=P?Ffc_Ok(~nV;ldf@Y2WP2(+_ihFJd* zUEK5lgOfe`+Iu2rf5($!8G5$+AHUQMW;rAt_KeS!hA|rAF#@7kcP0H({5hG4%hGKP zeAtiYA0>zRo`6YsTRa&m9`a0IXl|kSGN}8E{cz6XXn5*gG6l=mWGFsZ>c?<#f|ss- zJ*CXY7X`s7HQ5Wbp6$cH4yGh0> zbDy6&CZtEJUG7}iKyO9Tv4KHpu87yIhH34uB{(6uullxA*|x}ayEM6T-Hq-BS??U; z@6Ik44J3xY?x$Gj`Z>^wnQ2AFa0Qt6E}P|KA<(bG48onryOl$ zvX=`RyiCLsX+4bdp2`w0m-D5nYk~u93yXg$3R7Cw7M1qLO{)>;15%=sV?kRSfs{>$s{cyqQP4Ibum=q3JA!e3@wp8HgZMvwOdAw{4RZ1Z zp1Z#c#+d;-F=n8;m3vzsR6F7>gP*!k)aB(>WfcI$8Dmwrk$8y)_CX+4&Am~9-?aZX zJss?S{=i4NKLAC{&E{jW#c6^DWC*gLO(sUw1oRDs<4Jj2tezf$7X>YW#4OLBxgmVM zr`CXookBi>?8Dtuueo3|pI^giK_NvxdZSO`D6{4}Njyy(W=urP!FXST?~S`F_zwm? zG~d(hTQe4fI)*hH&y11>-blW+88Ag1iym&(!yPx={|NfT&K;Ozz$srZ76358m8Z)M z@x5a{PPxQzgQ@1TRGf)uM!9SfTjOl+Z%^<74&L^e;hq28mr}<$0H8)cj5u9`jMjH% zP;4cnr^At#A>R7Pes2Xn2IxnN+LIpN;0~vo3~W2&>eX9racF*|R~jPT`Dr z+QgZskqbegcK5SxJB25PR`%z7pvdGD`GnM964zV_A%%x_RaM#Pd3NL%Uz`~T5kGj& z@5)uUpHXZ7R?|Rp>yF6Pm6;x*Wt(nmM>grqi{3;< zq z_v>EMC<#p2*o6fh0z$7qs{UI8YG&q-yT|SYP2}44HURfc#)3l+2{xNyB_KgL07y{G zG?Cm}8+a1wUwFXH-nMJAv&})?rgCoFpmHu$u_NLN(5|vQAQX9xQ>lNHp{rhNHm++Z zg*(v?m+^N7jXsAXts|KcL^h26>lt|NO*!wOoxkez9FF#`eCz*|dQV@TWk$O*2a-Xd z3FcVSmu-?peiJ!{(y+Y_xG<>G7sJZxuLqZ_#>cFUtf89Gi8_yoMYAL7Jqxf3D2cAGU^z0E`BQ| z->Ba}bl;G_%FH2$KDeveLk06~(Pt#3V z#DtPqAlO_{*cF(;$2&h$G;%l2Hp%NSi}l-#Mef0T5v~CXL5{BnQO4i0;%Wcb*I4{18@UP#%LA8UkplUu0p(FnKAtZeXGWVaV{j+tG&g> z_jV?cupz*x!;cN0?y5a1dy|3Mi;j>T8J#V7|VP-;L%+#KO+?^*2$RT-@UZ> zwU+vA0zV+(qf1vlUP}}ge23kw zd)4Kap95$Y-mh9Vv!{eEWAa~pCbk2>#$Gak+^(R6K)c#!r;XL=YX5Q1I>6nWCnC+Z zP89##Q~nR<#(z2gKh62yAN&&?tG_Aa&&)Auc9n=n?lbc8oG{qA1ja%1dsXFfhdNqY zq=ZYJP>$d83=0e_8iIVA1hY|Mkd*n)^dg_p@7V%TD|6Xcd%GlG51OH1S1o^@GvrUd z{wZV4w(fmdVbQE!OF5JObhuHIR7W0D#%FEaiM=3bZaSN#C*yO{`{o&-SW>Y4bOWnei zJY_a~hb1(Jwij#XYL&}wLkdBf&7TaVGih-OaSN4%?|o~;Lz>n26SFSXuM2k#B(p~@2)CG)8ykz;wEwrv~*Y! zt?Hb#6gPry&lMlu8+G1Q8H*DWywKQ%nO&C>*?5@p$J5y-o6_yjE%I$L3v?8uXutt1 zA;#6{)@oOw57{RNuM0$l3<$N#560nm6aelRT998d=bcsmu*)X^hwQ7DgRUtSly@ES zlRnv_AoWvMyV$dmPw)xUE{?qC_**2Cn@z%Cw|G3qDcH9! zFFGgm0znHskSi^q_lxPZymK#lWJ!!cA5UQvuFV2NJz) zB@Ix&clSxjvDa(JjqjHiIp06|vTec!?=gc|=Id=>?FL1#B)cS$?{fahMckpOmQfif zkf9dVYN-CS{xPdHS`}q8=)b(c=gO98ArzdRu5wDuLPl4#dpKsaB9q$RlSBMT?fyjc zFD|n+i5WGX>60To$v8j8Sd6UDU~Ld{E_+U657xbT#r*o0Z5CaXi-IHQwV%}!FoiE3 zLcZq*;PJilnEVYwM&H_0 z`K!Ruo`(_Sn}pQ}M5;LI4P$a;zn7ZHiqA+k>L0I}XxWI@@7K}tn>BROy0A0kn~wqe z-9>HlFBaUJ@ZUQptHws%EWYZW62}quVB}agiHV1b)fEgk7hoIV*IBFi#Mz;Yd+2;@ ze9M~o_KW3r7U@~h6o1lesBu2g$I5Z`deG1zQ=*RPeJ`EUwgodiiA0H)C1)%!7nKTn z@AoU)D(kc?+01lYpS+z#d!oW0LyjV%1W!j@#N2QTu%XzIEDAJ)_Z*j#);AOrPVkMzdV9ZS}vn5L>jpRE!KQqAjwd#o6*lrP&%w>Y{AZ%=H}E3+ovy{wb? zB+Sn#qeNWaZ>!fsYnRrg;tR7K;3ImkV|W7uTdE{;jQbJFEqmtyEc;=keP z8bBLx*&ntYG<`sz$aZgSlh51|z15fxSK!_Z4dH(0jAs`i%9aUhJ7&h99iZ8?g#v(G zP*S^0Skq3qNr2EeP|$m|0b>D3svNl?-TJ(fqg4-TG4CT%{t$Xt;RbRJRSna&`l+_u6Vr#vN~0Nwz}DJckc)Q(uEwhrt-^@s1E- z!{W3W1bqdV{=8=jW-_g?&*c`2Guy?g38SD$h#@-CsT6sw& z%c49hbv2!WoVq`2HA^;GN)CP#HV;M@>F;{sFfmS0h5v0a*&kf^n7O|aO_W^gtW3So2>U;U^LHddrf&*}o`tNP86tIeG$) zV{t<`q_TcumMh)Q{SjT0LQ_LnKnT{7N+%yqKLN10nk!g$VWv`^|1)(3#1=;ThYN$^ z|JeTk$Zrel-^y+`9cWvCt^dpC8L8|a``@on_nwBYs>j{6I8ZdAn~lS`UUPiU0R)}M z+0E8YG!%ca5j8#*t#F#n(~=ScTN3E1)nsVw8JZO%uxdE)rT1fJyK2QJWWvrtaU11S zAF0c^;Btw0RvZ>-TEQBm^AR3XOPGZnguwvFNh0)4@Y_(Gq4ad+QvJTV$CO(%T8>od zu?I!#_8P@Veq$}t!U*~O$Kr|aVrgJvM&-p4r(D#|!T#Q*Ada1(j{eUxHFx1D(b_Rf zR}7`MC!{M^D|*Nt$KWdiCGEb?*!%32yffe8mu^ocqAnkE{eAdsP*}ERj zQD%|iYn><7X8`y13_=*k{}8Bh(+S&0oQH<6;*4cGS=F8u86-`6$Uj`JoKtGS_SDvY< zmWCa8uW%GSw4sS#+Y&lMni=Ea%6=<@0!f>NCD~0dTQb>*CRV$_r`Smsfu>M+^}wa* zT{wfhP@b*M_CHw0{Id?fKh!w#&s+&8GH#A(K%2_u%{09!FWVw5d)@H6#V`E5AN!h= zMx%gM?DVMNPCSFi68N%BbA^uWWoXai$6@oYSAY}!#4vAPEn98v)k5-eJ2DXa^vy%i z1smxYb2|hdmhU-e7L(|zAXoA$_u37PnYjp?^}$PcEE)ir(O_^w*lS9BYZpnmlJ(hB z%5w5O*&beEasLKUqBSe%<%H;sbH>^}OMzzg9@&!FY;~7ta^kCF9s8a$6qmxT*l8vm zg|5Ig&{iVkb<-6{FGn$`pS(NZ{hcYY&S~wm9>eV4zt6XRxfWrzaUUrA`30Tttt=5A zN6v2)dk-}y6_6j!4x#7*F?!MWiqKh6wISD~l5_CrymsF(k1$^?`{S9{d)oYi{8fXD zs;bUi0RQ=Iv z^<^m^-|k?a>X-49g^TrN`f!OJLe(`=c1L;QPPttlIaGzVrB}9&Zmym;JJ}AWkQm6A1M8MUSImx*f3PW_=jMt}%4IM0syz zXRND8Ri8$10wOWu0F+Ml{`iDIIZ5f?%2cwj_i43qP8oc=3i~fE*VP-=DR-n*l9bc( zGx}{vif|?C)zkq0J67*4x}(~w^Iq{g2ml^fleWfBT^17+QAwIX?JKQernkAkbM zCHKgO_U%{hqiy)qK3XD_kuCdfFW?zV=&Y242;CuV8lS-T>QQXu*`9p1k$1*w&PO{-|3$j;j`{528wQ-GYP-c_I>7If&%os^e&OL@_(=8}Bn zvVYUl>rw@pN7{6Zw%^Wwu~6pFq1DQG)K^D5Yeia6862Mt&g-;$s6@{)%YDe$HEMl! z&HtOc^!G_IYeQo-Xd}I{UDINq0(BEnzFL;=D|S4qAeDl~?=jpzD|MM%;3LL<``Skj zvr!NOFIh-hDDJ*EeALdTsB+@WMuo_8jDA&1EOVDULYU>$wBZCLg>@gA9Vv$Xbbbvgt_``I@Bb}#Klv~k9C%o*}?FG{> zDP5YYrP)5J|FZ2HFydSI5;r*x7+NBDAaVhc4H|-J)ZJK0b3LLyv#G{4m971J$oOe7 zN0(*LTvtN6838-v#%$NH?BmFV7eMZv7K1>|(rWBN9T?|13dJz(i1{5u5hdSK?YGJc zX3@-`-K-=Z2i1f5wn06s(AqLZ&uZX)kyWy@t=0YC`iRIO^TzsfX7^4QiyvnuM#yGp z@A&0s%8rEirc1eQO*f+XWb|e1JEJJ^ji90R=OgKJ7Xm2Od@Dsu^p_DWL=!9F%71G# zvtbj$Sg_^Dz<(okiuw#Y(G7rOcaUQS`2Uil9yo+Q{_uZe z?7kkptCTs)SBxFYS$}pHNc?Ga=PM1qBDYwRquTOzf$5E0wCmB^2dPS?Rxj@)x~E<> ze|YB^+V#!AD=d}YxKvI!l~oE8h#^{4hOSi8j}eWdq%L5T2S8n6r?JS4^=(hRbOlA) zzJ#=_bCv%LzxW##HLft9GlAFxg|x^@L3}JtE7nx}vYK2|&CYz#ycpD&f%or*zcn1Q z>7hovz%vq@=TManZ%-lKQ2qQ$$3N;*?jE@33V*xRft80kM&8v&ifZ%XZPC2V$g)pU z;FVW=c`VtcFaOY@EYsm@35-sX>FYC~cQH<-P9wnLD7WR`G z??gG-9+20=98lnGYynA>=6@r}UETuarf#+i!Y1&t_fNXnCZKdHNWFpeS*zWoxnci; zG-F51P4UwZ=^@$@%BwI7JH^g93@NZeE+T|_f__6AS-U8kdvXP&C+pdYNnGLj?2W4J z=qY*@5BZxI-98Ja$U0uf;!ZFx$EZf|_i*={vA-X-gya|kKTJEJVy@^5u$J)AVD4dj zutLVfyqjb2+nZ7f8F#r7Dw{CL?iifRv|zhtp&S$Vew)sH>e3YykU*Abxq37x@zB(+ zj<&3$_w&p{XHLuA= zq1{-~ZAPq^1*Hj%Jyydd-KRxOuHVB}BW4g7 z-Z&TbjuljN7B}g^P{hq{*Q@AE)y_SSdML_ASAQ*>5;gR{t{ESYu2P3ApkOSFQE z%R2=GB{|`iNlUdJG!}C{&l7&M@`%W&a_&J)VM|rzC&fV`uO%hAc|1_(iiIrE+atgs zOXu$T{;T2w%FAU~RPm)bZa_qr_oya|u)qh4U8W8hSq;?MkGohRyxN7IukkEsdoi-X zzME^=BJcECusv@Z?n3PuCa<5$ z$9B^26{-<(Jq>7nGbd2u#Qd~D&_ZsXhE=>JMEi48N;#serRg=mg{Q{qpba)&uUQyu zZllT$VIxmM{lsBx3%{Y6`HAL?eb51%=GBJ$W&8A4##nK92thC!?}D#;|2*g;P6v0;FR`(~j!Xm~yB%eIpJgrWVP zY20osY=t7a@yqNwVt#D?)t%9?S-4>(t242nyVidFBvwhSQeddcgcXvg&sSh_7(q=A-jX_oC**kOceX{&% zG9e5*GGnY;N?C#a>m8~DGu77Dx&-ELTyWrJ3EWb-`h`t%kVlbGmTZgY#elT8$ER)= z&DpQkLMgjv`l3B8aswqzBok>9Gy1LH#kG3@-8F~8R>|DHW-r;^*fJ4YAD9*0L*DEV zU0-X`S-!aqcDL3}JnBCVD<{m4En4?g)Ey5C zw;F32umepYvxIWO{HIc%(B#Sz94`bf_SI`%86{JEhDdaQAAF>8$>dpaA(ydPy`+uN z7DCC0p9_p$Gy-&-{YVpMzIOumVB$j_QgXI<3Y z)gRERdd0W5m8p9)?b62m!TP62@GV$b0Gz6TLO|TE!Zp?4{8%ppm`DJ};VHzD-j{8c zKtK;j^#8t{dkD28vySK7#51kILM<*M4nNCMq}nARJWSKoL({|4b*xv@iJf+&LpC>N zJKAy|F0|`92A!+&44P*-_>(WO?jnla%kVa|E_%4HwEgfzpdl?y3G|wvGGvEEol}S0 zm6uwFY}2ONWPK0DtGvXS72^Uc2No}}@brc#y~P;0b?w#b6ecRMUV~Log{kS`dA5G_ zCXvI#&Pf7t?1Od#qb6|}jY=n@9rFzyS?|sG9I37nSf#!sw1T`yA%iV(?`^?{8ODrl zR#Iy1h>h^$YZjJBefm-QWQ7Mx7%5{VOp#L7jc~koxj$`EvR&5=jKgXQ?mlOIC;diG zlEe#|P$9|czUOS8eKekS3J7d=%YSWYh!dDt%&DrrqI>`!0_apM{o zp?3qb9HZc$==-2C;x3r8G^q5y5Wz>qUHP6L$R&*EYDWsU9)VhkXWyb;5d3PN%{K62Ip=dbgzhP54l zCGzywEbG1@o^aU_awOsOAF~G+6o6z?m~B7j9EIc4RS8R|iOAnm<_I}6_oK>5&(##p zcLj^58utJt>S_oH#1Gl}y{E#NI++*QvgKDXcMsq47w~rNM;*p$Hxpz(d@Tv_E3A4$ zMhw1<6F_{#i;3SiixB5{G1d|BSrZ&p2wmt5eLU4)(s223cB_16t=$-W;`o!m)*`=(Og=FC+A$&oYaQF*TgGp-Xo&xXB@4?DWe`}uMD&a; zpNrUuXBt84V4yA{1v-mB`>!2p*p6Ty;Dm!_vIdjY3>Y{3Jq$v(BR;2eew?RoTzLsT zmv~$Qn{NWf4fxCrzc=Bk)&rklj>YBfPN5sBR1ZY_7|}acPH1l68y&)0H`(V3J!Og0 z`!?>qV_z>R!g71hXFt!Cs_z+Oz*2sSkYa1cY2ig?Q;6tp?=>|}t|BYTmvH3|TVDV} znenJH5RPY@&Tq1?P+5m*-HOt64|J#$=e|(TEqXmW(|7UL;B>_>xE@B?_VY-pc-qg< zt6^Z%lEw#bhr26Au20`-licF(Gz00d$7_4)s)rH zQo?5mJtNH?X%i(x)gNeH*Ta3^6Wq>o>V}q|nz|Mx<@Oq=8ws~-iI2*~VLAopj!!w> z@;(ee*9F@puSlFD`@vs0;l766`XA9xA{5wr^V#^82v|8pE=7Fp#ffT2 z(UNf*UUf&;1`^Su()FxQblzIa!XIiY1`YT78ty)GTy|es2oRI~@0rKHuw<|y2mI$x zckv7oD6hXqAUewhwpcB%r`@jLi6Li%aLZmdTiG!Hz|JyD@9gOIcQYW!x zCmQhr`UeOV` zIHO)n%6C2u{H-l-t)|ZRV-P!?(dD3hX46?$G8V-ZW*<)l?_i(6{joJqqX{K5_t@1p z01C3}(>MAJ8%EcIW#>ZzjS-TA@H!s)(EOTMYM$}v!G5)?%fo7hKvn$+^efX`+Pvoq z$08Wg4NT7UGg~(lVFwUh$nF%|M)!cxjwl7Ggg0iA(NVhgWLvA-LWz^R^eXRIJxr0- z&y`Mkgr9BRa~xx|<8Fs$JNtD9to<7Cb{i`wT3%J=;<|EP6y>ga;G;&y^l6c~zP!`e z+F&`UyE@t<5UQz0A(5lW7y}$fpVrOjxhh>1DMHgyDQ`;WxnmD}Yr^ZvMAwZwT)zL8 zjGRg+;UL&yi~$le=LDlFIzk$1XmmZmcCDI7QXg)C3F#xp`H?gyLZZ636FVdF2R$Us zKdzm5LI%|uBC8196nj?an-$)i)0$LT3nNYI;bUr*9+-uMZSo-l%O7{_GM1>(sb*e! zs!}9*-OVYI0=piRXO|&cp>X0$KPgupwO}?&`bxh88R&VOi5WJb%)VA+YI@(0iB3d0jZB@=Hw}5VVPEdy| zrW&1ADHJHx9_r8YL5K%$7)!dBv#OeO8oZEybF#Si+qA~vBqFgTJ&*-R58RkH3T~}8 z1*$&<29P!FrJ6Wsb1U+O_7IM>$hi}Ww$eN-jc{QFbpwq@25{z@Bhyq6Lu|EUw}?8ncu3gXWdJ&!tThKj zXDGm~@G%DXr_La%5>(E_&+`kZNU9sEU?XJwUqx%k;0{B05c_F5vqtmWLJCGtk=hsu zsGT_TdL(qV*qHo7X!97o4n;qHJVPqIG`|!Z(iEB!IcNunUjEnK@+@|v|Gfx`K>k4g7@_C z2r=}SfNCvf{oDwo;@XeF3xR%msR}g{<_AI{UDYl^42lt-pJDNx>(!Fk@vgg~qPnNl zP#8$<=_9qeP}pSoL4A|r;hf97zh#4l(MtOlx%_Oe)@M{fjzi?RjV!>22NEm`=w`ti zh|r{$(hPh)6w%2ns0PMhDCHx@)$hXi`oD=QV7H``uvgdVV|xy>jeiqb>b(dB7DGxR zud%0_$GWz%d*4m*sU~%c=;$x^_id>Em;3w6{r%$hpe&0Cyzg z2#^oAjq(j5dpkgt_&C07BzK>mf-(1{bLV4kS3Xu|lIBE7*t+Wp{MQa3$A=2HitFi2 z0TJIZ)*U=e&6hRR`iBzs0g2)(Di?B;kG(pwqVV^0)I4tJdi;HvvqKW0aPdk~yIF3I zk1aZA-PHDgmEfI^LCHVTCzj@o1-`S7d;H2A?;$aP=yN?zePOB-Z{5`ME-z#J=#jMn zG58~b1I^_kn z*#~}|Sv!+c5J&PkE~}Ib6MlnoME^20>@tK+R;--!jeQtnp9KG*+OmJ}kD?rCBrJ+# zk)zYy(xS!KWvsP?>&ek6Y(8TwG9XxZN=32pc)n;`hzFIg>8Y_ee>AQ4`BWd7F>RS= zks*Flht3~O+O0KVA;N;Z-vuSh-j)-UvJrVlwze!F%1dYbJ3B(uw;%za$ouz0F+O0H z6c$cBn8gcz&=+TYq{+&bvGH*nSU93p#@DF6uDZOePhXAUr|HCchuTA3bQ@5u@Kau2 zjZZ}l)QdWjnhdlZSYi~`2+prxJ-FT8n&tT<8vzt;HbH1_Aru24j7G51u?@^Up+cN9 z?9pfP@2do2;C_Iqf+wa{Gw*W^;%^*rMoy4(7tWxxGY_pN;>T388dx-c-1`p7oDhhU zJ=9(C_Hbv@6f!bXV&;8cLpcK}zT0*vL%H&zm;(R&v{hhXU0T^)Z|n5XbX&z!iX9gs zDUR~WXW8X17}di(+~Ny#FPkHdi4*!`GKmb%pt8gH1|A)EtH%D$$3+rOPoov2_sGiL zK44L2Dx#3kdip3iGBUg~ievTw+etT+VaG&M@fEeY%sRfaZ1tOk8(AMZ7uF6xBMr}H z*)G1(7_Y3aT(?c?6W+*L9T@r`p!xFYEy?r=m!Z#VV{|~CSuf)gq10P1jrC$QBydET zFwwaPot}kSH?~|8cUvDvo($0#7^s)?!SCtKP=L4>(b(PfbG{9G~PQmd_4B_PJ$%pK(SB ztHIEYhcj7wZ!LKbIbB5C!+4h)qGc7byftb~gywSP2K+k8f9Nu2Ebt9c-gWMT$|v3q z#)2`@hun79F5Ce;33syh3J1xQF=2w~0}jHAZG90RMc{|?;bpz`Dy!z3da)Cxy|vom zjKyeSZ2kq_8|YG;&Hzp%{)+wq_eIc*w<%SluA7057sHPN9If{RPAdSTE`Qm!b!Jtp zAp|8LSp{)n)Y*)+h5n?NH?@#HoPig{b~>jn*atYCS=HdjBF+xtOvrv&@3o(DJ9< z%<8qa$&(7ql%v~BUR4TGzfQegT;Y2COpfQ9<7R1-qH;~xry!#ePxt6XMfDwO^74$yshI^mfzmQ&lU|=i6c?JK!a9ID@D7~vR3+2Q7)lyeZptzcG<8eM5%gz7dtvIrDw5^O7=Y)@vAHDih%wkWi5tJS&^G6}*P zrWS=qFEVVnvI))^GC~F#=RPTaxSht3Y(A&da?CU!N0)dg%Zg-m^uD~;;_1Ld=Az^o zt)4Y0(Y)Av<2tzA5vpm9w{hL>*FN1*XO)`m=%AyZ$!(T+sOSRt#mBl%uY#fT60krk zCm~M&3}Ky{hxm;6vTX#2IRIq+0)a#Lvh9Q3#~Q`$-3SJ#fD|IR$S>PI$-r0ye4oOX zZQyS`x%NZ+wq+!QY?u}PvJJq68?7cBg|QXhFWX*#($xg@#Dl*X2y=xO*FYuf-B)$2 zz;1x?eA+mTUjk@H^<2mFZvsF48{a(}1g!h0geHV&#$xlDS5gUsy_zGN$)J4q!0|2a z$1((8y|kGEz2xeYsae8;vvuE!E(Vrh=_4y2-|7rlw(=jMFE};CXtjU8`Vn--{pVM} zum+oaIUEY!3e(CHQ5VKgW<=l~jorf|3ls#|eQ^`PZ)>pb?w2bUiHR$qX+p5A>63;W*K*CI-Q|imM<)7?x z_J^A$UrlyNF4<*AH5sDaz`5zV%~?d5h}y#}NE#I+t@|_06;wZ4t{p+xJy1hXRe&#W z?+JmJ*2|Ki&0QsQk-~wJ3=g*CRb?BuB<6W_B`b$wHSgZ^D{#pULF;#>mJNMl|J7zv z{;Rp5RKIL<2TZBU))7F{jgiO(HRhkrz+Mw7cs4}FA{!tNeP1vaCy1Q8o3bVX>O7jD zHZhgC;x!qLs47RU9fUybZg(}X;0K+vouKk#{X6sho#o=nH{t+mZMQiD{(H1$OT&hs zXb=M*TkBTr0!Y9)eqoFfYg-^T<%d)AFM^!uL!_wXuOh8bAnQ}Bp!xA63YOAhfBe%g z7onFQXy=5T@9@Q{F1&XRyCHip;ii%I<0Ehs2W1x8L$=WSKRRE}V;KQ8`wtjRj< z(Op&BvmL>5ra@LLF0npEkM{(l1ZDJGR;Sk!JXW4Aq+DmR*P-<7u3-nVNw#BEDnqJ>GYcktT8!<|zGuUsUUCV-10-BZK z6wkXHW9RsE2@h;4U%X9*3ZD~bir_a6x^44WD9wLG`@f!F`M*252HOyu?9ycOj{;gYh)|vm$90PAHjJ^9a$B6BCm4hn44voTK=*B=c&%^1 zsMg96r>|jdIb*NOn2x*5No7#NF=JbuVmG>5`wHJrPrjb*it!v~HI_^80uJ)rQ(d^?2LTsVutg3y0;SYD+Ewk8V_sCJxB%e2z5rP>^qOrv2 zAsRDXKAtv^q-#gFyw4Cd{D~;N0cs2X=}y1a7ylnWj#=v5Y@3#wHkAnXX)LI%TeyLq z>thYv8+f}2``-01P~Lo?0W>)&K$BCITg;*Us~f}KP#j8Vk!l`mDiLTIte5JCqrQVy z2WbOq)Tmm6A}k8o7rZ_e0~5dniu8I9RmInO2KnFE(V18}f9O~E(;usEb&PseRsH(T zijkB`F;2fCroq23r5sFha!{h#%9#>Fcvh}lK8UUfE;^^ZgRhZvXi`)quSt}c_9#%xfzBS+9 z?euShl+usWo&PvY`QD$0bGjbCk7MWDAU>0Oyeg)3C^!@qUA!~S3&XnA#8HR*R0(@4 zpXDg2YgGCnt@|eXBGk?lVlz}^t{O-)lYb?i^5O39)#4lOSpVI#4ANbtx@*HUn*4`^ zrWga|tii^NOoZq%FV1A6fwkT;dc2=w#?*p%S*F8WA?asOgeGKd)_Wa$T|fYPm0#fu zi<@&PV^k)_s#-j>g;+G^0(y)#onx-Sfh)?oHM-aJDh@c+!F+iq*|#TSO7ukc+g=RU zyIBt$|Jey=9@kX+(<6PgCY^ahn9N=PtCI1*>YGLIn*#$xsXJoY8VD)B0&zkvs-KX)%pC<}<_VzV zMi~S(2?z>8nRL>0iRs)-W3_cPmEUj z*#0wGL&r;)RLP6Oqo;xgww7FM)NWwvsbCY z8XvsI+0-{=oKwS@O}sGt4!5^oYr+2~ll~R?$n%kmXd-KZey5o~_olS3-cG7+51{G7 zy!C(mPXWlUQg;6#XV>blk6~}OWh*2EBV+1$S=XO>jVE1hrGvTG2}EqxSfu*T>>X24 zwYn2VvcHnN343bsq92mPBAE+2b`o!p(IJn0ChQ+`Tg*;K8(7<}D*tKR<*uq2eLvIS zjGe`3b33b|NgeB;{P|hZE*o-WEA7~7X<80zp_*oC9hu&l%hX5ga}TIK%ldFELqKp( zu#bnQRXvPP@AZz`%`_WDW}u^hV0XU#Txz4;RmY!4rn^f_;e{_B{MwEk`gkF=d8|CT znAB7+{d7P-tQ4)+8T0cXsp{tPhV?kU874R~9ih~tk0=>~%uuyGm7VyS_z+UHjOI+6PAoVXJVsXnrrP+SRg>^*XyE7qBw zt95in>Utcjt(EOM-R*6t-gUvpJ}V~JYOOk@7%^0M-NxO477NQJfD)C>9e4kLtS z0-<9a1Ff{{vI3xYPvE(fcFd2Ddshr(`KDU8VQ?jsEs3Jyf?sRzp0~ig8iaJU%ZrSNqn-Jz_k< z8>EbJ_AePQ^=7(YRJxDp4cr~;aokaMN()T5c-R?2jwASeB4lrM(o#YK*}}}7kE@`gQCK>ziFGO+fI8DA;dyN`C(F| zT(Ekyb>sdO0f9G;ZwxD$DI(sB#p|M<8c{KWK@SJ)BIH>Q(Ox8njY!5=lSV9lPcZsY zkJh>i?0gvL<{OL0X*_uA>M;F8>T--<;mB*V!ZUejDfQSYBh&7RXD7@ktQf`!p7l#C z&R`W=YnG2aak93uvcIy;Sxx0EbYqpoQX@qc`&H@`a{vy#D`|3}gUXoU@bSc`2UGXy zLCGE7mD72B9#deVys)t5?uaJEM9`|Jn25|ck|8a5Djc=R*;!UFvhlra=P?>% z+P=M9R_^(D5fBd%%$U+*QRH5QAFjUwRj!|GXVLBZ#fE|IdIsc6t2s6&tJ_y`w*K%e z0O}1p{nX3JGybqB?mlceVu(yhJ8glb8R5ci=>cviM1G88wAGWw_}GdRQ4_e4-Zp? zI6A#J4@5NXoEQ1^(5ZYE2dD!k))~eyGti`k4&;}3*LarHtW0>`XFmFn>tgO%P1LE1 zZK;L(2;EBTn=sWt9K(pPP@rAwJF@y548VDRthlMh3|nxvtEub9n6)OueM?NN>z?&#cxn7!?7eqXlUd&`?2My~ zATo-8)QlBrBGNG?qYfY-M7q=rI&={ckN|p&RWm;);iyrKO#cN9kTD={?%(=mw#xWpTF|m+Ll%8xfgdW zo=+IPI5J;g;id9;^}3pmw`W+GB;$^@SQ-rNqFxD63jXLH%AkA?Rqr#WifjG8igNihvSQb z-rOhmjEznhFJNqOT}j6swA6>tz%2z+YW~!LdV~Z&TR(vlz_BMFFd<0~z|npV?*s!L zNB-tqrJW6s$S0=w1E3{6<(dwD;s*P?Ee*ULIcNrc;ZbQcj?DuI=q1~X4H_ezn?x-$ zo>bHnp zc1~gUEP6>VN?&Yfj+Zw+=3ngm@UC8CpHG^+{#t>Z6~l6uA~@C6fO*$(BkKrpSA$*7 z3G)!Yx^#QHHxjKxK|;*PD1ya-a8?OPf5nHvXdQWo6Rz zVGp@bhnUp1KmJiTK4Cq@m>IWL6C+gjP4dUDZ+;$M z>hLNK+?Po<=+^D=y-ocTWRLR(nDbB$meaX@WGM5&)bT#fEnq#1E4x%1Kjut zisss%syiBnbDINK{Z3Hj$&Bv6eOyR}Jd%gNST>$eKg!ju6a2hw{5@=V2+iC59H=KL z1I)|EPR%v^`gHy1vdxW7KI}P_@3n-+V7FS+9gsXzRRk(^hBhdWgHv~n$-`0Zl^#B= zXi6$Ot@N=oFMZ6gUP+1a+{->-O)CiLR#Q<`MtJ>zn+XoGnLeja)vcH)W+}QHwaCiT zK}l~CzNO^qn5Z|loJx2!obqdi-(4S#UbD8&2=8wChjKq1ufCE4Si>LuqC&)`tfK5S zr}~+5ABl>6UcEP?0AlYr;L0(+1WZc2_aev!mr(_RoY83XM?HQwZ1r*(iU)Sc@2PXv zO9Ih+MXoAan~ok9GU8OylfS_rt*fA-hhAFiKv2?!u_!VlI=zJ52`Tu9Eo<3V0NQ?) ztV%$0$9aFmXM3l&-@X@jCB?8cEwwUd91HRfl`HNCpn7?jr~PAv^AE-!q^4`UyBgH( zyqL>*XM6vbQ*FLGnWf6NL{uA!kJBwNS+|ZQ?Yo@?A>;S|2t)zwY@xx`qDjgP*-{*s8dgYOcl}<$L*h}Tl!PUGy1PNoV*POU_iNPz_CQ#$MNkZ z>e!#RIq96{$8~_iOte+tLE4?Y7e%&M(=qCITz$spZQ|aeFkq8H-qqT%0nz{hWRHFm zSi9Zw`9MJY=yUG(&{5aGRZ|nQoQaOfxxutS@q3@tk@x(+>oTgioGmdzcD0PUc%;A* z@cyy4k`f*eR$`>5Wc^S?ofGD7u{+D z#1dUg(A}`{gCac^M@$u4?wsmOtqrh5YG`-BU$rGR#C_O;iadZPh=)s zUsrm+j5r;)w0oyr;@CSI*QEM!$hz@BoUdpSy}RL(B|(65B~td<&(pn@nWhFOZ0~g+ z18UlU%lofwWKUkv<^h&gRWM_0Lw??-yo3%O=!3}a`s`1SP2K+jpz}g2~y>h1n;6RD@GQaEDWK`B`dRiSJOfeL_+fQc{ zTF_lMGH08_rfhR9#5@M`Y~xE?QVPurOmov+Wx48crm(Ror|BXup~R?v#m~DWV%sT=>=cVF}3C_;x70;OL&JaF?l-ivylw|yPyJO4x3;_Faj zxRud;>2GLTWFv^Lm-IGQlp}%X+EK7!gIty3sga{yzI-)LoXfznuvx2Jk7{@;`|wz5 z>fn&3ie6~uX+o*9gQGp_LmS_;P4w)sp(_FC5MrvC*vY$OGxIF@#J0&@4ZzPIeZU-- z1hk;Wr%ZKTYh`$n+}!KSr{Qc(oA@cn@FpD(RPqH|V zEU$`ne7!ra&e_#DNv_!1a<6@=AZ}PRxva=ye{S2ywwBh6>uN8jC_!D&f>PT_NjL2X zKfAQk0_hCf{Z|xf%ub6M?mBCRg*C?g5LhBgGBxwjJn+I9_49*e-e2Csfuz+6;JD8# zQ-NCsN9eev?O~JXFGGCrpBheErHlY6^L6<6+Sg!kTO=a*EmoC{z8!uD1eSQs#pG%b zY0BSA)2oF6>%EHVoZiUq*c-USu(JjDV*vg*)aQZ&4u|7?A)$lBvdA8>Ce$V`gG28eL?v z7f<&SIAELW9Cg7u&pFZgM5m%fkwKC6aVw(5zJ%$%NRWyeoBL=q#2u&ny#A0PyGbs7 zm@*IGR<7}2_B()sB%K@4Co#TE3OIAO9jniKSVoY>USLZ^tT-gc4e!kJ&Bu_M1m`Y$nZG$Ev}YsB3T|M_WBheiv}|Y3}hUfIPVT_-hT;kzvpL><5IM zgL$#9y_h%p$yZK7Nk6g#mzBE6f@R*_g^fewn~Yicxbx>JtR|2YSBEnp22tDQ-LoE}($MTJp`<5ME=*MyRsn2J* zb3a6*jllZkdnX`aw#Bg0)U|RSgPsWo-RnLl=2_Jjh6Qp4m`DAOoKpN0oEoAN^1}L} zzL%B4=WQNlh@SEb7I^hmb)^%YRZWYJYDdqrswgL4x!xZUZgjgmCx?!5G>^&W=**eQ z9NnSI#)%(4J3u$f*3>QQyD}bpW}kcS@_*0-Z&3tpwW9|JU)2HGxUXXUA_!2k;|!wg^w?^EMe^#u5O# z@5>J;qka_y4sVesCV#P-U)b_Jz7*^ga#@uNb_5*_=zKo)3gzxC8F?{5eHmE`hyF1fse%mB? z{8NLc$;nr?WGO4PH+uc9;r0O~8eUfE%8ta=?@eD1E4&^$t*^CgtM?3xqS+-K%Mnp! z$|TFi7j@3vsDi)!CXU{}8Zd4{D$PB=SFiK~aaSKf8Lgtza=)dk|pfK+YKfgfMkKh@8P1(9zo7WsyXeG ziP(Tch#xs;=1I|9Z$>MSns|LRo)#hin%!U7i1%%~d^<_AeQh`PX6trjv6P)r()d9=(12Bjx9I|6yvN2 zTWu%M2g8BRSQnK8eCuA^ChgIriOE;pkB?ilM*jhf?7w>JFYhuL$;jny2b5Evw>2ZV z`k%KAJAB@jtrFz?9hA&K$BJjXAB`do;+UC(sOa)p*goiV6Jp1}a<=b=DDX&j&JeCy z51g`lgPj+mha4mO+#C)XI#Hx~;7DZ-I_p?U>FymNcZla@BZ_Qn$4Mrl21KKqjV+GP zBHv{{%F4c1X6dW%UnoH5YTjphj(y}G{0HYv^*esEP(=H)15ZuS?q=3rp?dq(L<uGLVUthK9@U#0 z_oc+FLC**aATdgaToebcjtXPy+MeggC0^IOfABU8P#^#Plic3_d7~<{cKVU8p{n18*?J>EWIOc)@)xebyX81k(eoLz;?_P=xjm637l`s^#&1<~;6gh|}w>C}`yc5=$fb}CowoT|= z@H65OSIHiu`?$7Dn84`lDep>gJpw-Pj5=d70dde%eb@uQckE{e^inCmuM}yUr}_Ti zp)I9PA9h?FsO}5W_9W$;gkA%1=LBhIJnQqeII1vL`04x0jRg*#h?AVoXt+B0o#(xG zPWI=Y)VmaUrP*3uZVz+~^$~mLr&*IOo_^_Zv`MfvoYYh&0M!alzVgOx!=T0na`Uh< zb!D6#Esg*X2@diHw7xe*h-393J8e8%Wvo_$QQ0Vs7KAKX2Ak6CM`C{En3eds`jRT6 zMjBahsz0<>^I=f!7(o(i)X)8fL5SvSbk`llP>eZ^ZFQRjv^acq4j3w8;cQjfgR%n} zJPC$2{iTx|eVB`UKKN+x*ZzRe=&Hf%W$s;9ll9{-4^+u%%Sy!Y-g`L68te@`c_7Og zt|cBEsDOGy6A~0tD_Q61^$~TfpG>z@mfgD?Xe{5>*I5;pvJ~%9(r3?<*&*fMcw@jP z%jJ1iPNm@3tPMs=QeWn!D1AS5!0{MTz@koCGL9TYPF{cSb*J^!060^UKlb6jx&%Lj{!R0aR-d9UE$|BUScX54z^)@8|@l z$rDqrDE73n3l%yUk9IEdW+x=2I=Wz6lt2NoWzWcSSeeq$$(t$=^G6?peg}CtxB{>PI$1!lB0B?djam5kEvK{sx~Ox?lE%c8GAXz zbuC(xu*0#@PdxQ0CVyo1;(&(fxrtfh>X-M7qu02q6ya$q=LAPJ8lhwlCDC|7=yHHa zK@F=mg-ccp%;WqD>H)LyWvonT3CB4~c-g=CF($30XQ0=qcVN`2qT;snCZK{2*47<5NzJ^hF$k9y!d1HuPe5ax@2`!h!=i zh%f~%66Y^RB9ibula}Jc(PaNe9$}c8MyvJG){>OT<4o!>%TNT~bm<|xs!-WLboaoC ztng<~PI$B=O!r^1J~9m$^v*n8igStK{{yR%<5Jj1%zUdy{HSt2$DTgxl!%~*ozcHBD#Qgd1;J4UiAKfahS6`4?B6jG z4bDRRHyg0kpw&w5q2Zl`TrhUPx$_D(=8)GnM272{S7$q)f2uPaF4hX}d^boju$DJY zndx2CbT`{aHq6mHlWL@|+q-(F%>DH-R_FdaC4UvkRYE|tp>UO!|ET#r!D}1Vb_e{@khUHKHxx#o0~jZF2GAi ziU4jZ4SuKCLLh^%3-=+M_XIijVw2g|jOd#_B@= zm7N6GJ)Rq3h*{fFb!v1igs=(&Q0bZ81K7b`K(&Sf5Mr*X00cPek^`W0PLn-R821MB zCm7XBWaC6Q44@-Cc{xh&W`Xz|_;udKCESodzzw{{X`1Y+{?L4{ldW^N=-p}CPgnNJ9R(R26$x;6EwnH_x zyp$SHa~DO209;QH!5D}LY;g}LyCD+*?O2;X3qDmR4dABRk)@3{t|CWHQ8q-#pSKm% z{NvNpHNHU>_{6R!ls<2}%vV0s5qG?JY5H8;@rNQ?zCJX2>m`W*6TBdBQI}5?evul! z{RV*>$3d@Ja0vVg$teIX7zsOW``_G)O^x?24XZxk^EONibq+z|7c3o~C>{MIb;F&P zQbplig`TbH9e?z)llZq${@-VmV*h595oc@mlEp?)eBEh#fG7n3@kpT!X=ZV9KKRah zRip%bnOzG19xFY7WVrG2Hbjm2{rnbwKY(;;0v44@D6X#JeeF0taGf7*z@_d0 zFhpc28tAP65L+tvdp>w=TlM-s_)-)Fjw+2RFfIH6NKovk zy@HXEo=$>+RFF}j-u;lWe3sjyfc(z6cMb{mjJ8vA2v-9QHBGfXhG5B4V){gInx$Qb zTGqZad8NiNj_BilBi&2ccIGK5@`~33rdu?q3=3$3pA-RL3ZkF4m7)N|uo1>4W5Ygg zGd#OFR|Ronhy;KP%wk|Ec9hTCz|Z)`L%5HcFm{?ZIB2qYv+q`*xrvU{p(@;`Pe4@T zEnuCQ=v3`|3CFFVfZu&sd<@M0dw~WCZ~W7mt14tw2Z-qM9zwu!B0q1N>jgtxjv-eO z4a0SJVg11y;Z{At0T)am^^5l~{D*tz@7mSZUp_Ka;pe9fyHXooQlrDA z(u6`)Ma~U(;sZm|x+klu2 z9Tr)Wy2chMS&!fP8CaU#h85^VLPdb-XXaz_qp^VbP7>cE6Op$|VEZIRch7v=! zDRiz4S@E(dvVS~dl|?!>T59gB4(_fS_476)*s@9hCHap&+&|x8uUm5M&XQql2P<%& z3Y);8&dMfg+{m}!yEUiY8WV~KLh2c${$z^qHY6ybMrG{R+UGbK?mhdCmIE7P+E=T-m7K>$w9|LPkGfy!Q9T%u0DH8Rk0xHnaCg}rjn@@~MV zJWCOaRQ-@Z#k0lN?F>vcI@Q%%PU_aeHR0F%kaHM9v5VK((r%hEy^GF6?~M#pV18_~ z5fzoYrll%+?uK=3*7QJ@`z}u}^p>Wbyrn_f{wwcRjGKFhbrn3h2sWJpR|4{5q3{``CNlOabBT2y>(8;LHOYx`gx5V! zVhUKaOIRsLf9%0S4v`YgRT%3Ow4Y6@Q)IixGJ2Wpj<||_m@`;a|0hn4m^hZ>(1JCG zLKBgKLRd|sWsc6fpZ6^j_6}ix?V1l)9vyA|uA=TZ^c!#++wt6hRb3{>Qb6$UGdHsV1iSRQzJ&&_oB;*&(0*{RAwmhEH zOFgQ0FKbf4%s-2$U~FdLQ_<=D&2J6k_w6xoS>4`TGwXt*7Uft|yMDSYIhJly6ie>| z4_o>bC2I<>_i`nhB8xypGs}CvLr*rv4!;OI$S-_u`Dqb1%I-Qyr2yAp%|h>o99ZZ^ z-*0dYp~cf9M+eJb!k4jZF^BAjQ~0;5KrSL`rUsr} z0~;@eFT~a1kZA3eEUP*-PB5npp$iqcutau2(L9a&aBDxt6NE7K5c^^mre}~AzMt(L zr4rbR7Q?91+0z`1yS~FNxLlnCkTEQV>-!a7TT_Gv8Tdr(89$cq@CntOc3vTZpKwD)?4@T-(CT& z78SVMo~-FEl4AcpvVGmLr!!2YJ~~s$hR*Z?4<)9WSivALdHd8t8!`|-R(M@G*Jle# zjDL3MUxsY^Y<#J0G#V@3k7OuvC~;U74ux6y8P^yJo-p&wG_6tZ ztyas%jcc)IE?9lYMtJnm`iSPv*~Wi(XQr9oGgWVE`%1*Ih4=B-vnZ|L^j(g@g@l5fB;GMYyNk2;3o% zwzxmwlgDw(VnC}X!!H>;R|9O3xP@IG2l=uIYjIsqBnbzh`0YrZh}gee7-Z=UkV`F{ z1PAmgKN1B&89Wg$yISG=OrW}l*`Y^({G_AHBO`BwbwZHDwH_HkI1=C>|<-Dg8>)D zseL_fFIGafLF`VNMZK>pW6Hsfy+FA+3}2HFon4=N{zVcI*qw(GG1DN+AJBij(VK0g zYj%^Y+d(ukdpxPzVhOyvvBkZVOrO%>SHGNm;U=CVB48FUWtr*~YgL36wF&eSo4MjA zR(QovQweck$H)E4wSj$ACWvfRB_MBu zJO}Q{Ub2GvRTHqzSbveEa3w&N-VlC}YI;mW%n{=y5`q4{MpQ#iqnte&1(#%)INcm< zbl%N@>tUTGyKNd!0+gtQK%v6qy^h|QXIknsAr}@}#1Zp$H9o#R%|7QI^R#M0hAgEq za|0Sn8*GIA09(aEqM`Y-)kkiQ&UpIdJ8+d=LhcOmFO|>P%PLQyAlnx{a-s3DD?I<9 zFVlzWscsUUBxQ9k;m`-(bjRZ?lCD+Oq{U;Bg@4w#0`TfY1)~Q%+9sOiM@m*`}qmgvMm3Hn~;vx5{HqE~-`8PTZarq70^7z_EY z3L+bl%UnMreRM}T3No(oW)g(3-k>H`g;0U-Pt&VcBN&Au5qe3nyh;-0bi>F_lehAm z&IZ_l*$Qx8rK?8vkxF~1_s!w3Vub~jvC56}M5nJJ*O#CB1?Pa5&Xe9mYs)q3Gex=< z6tswin65l3L-XW{f|V`F;<41kc*?K67njuGdD}C4X_igRqWtFA^$GD}k&|tw+Dvz& z`Z)&-Epk+q8(q}YCTLeU8uB|FhB~r6n{K3~{o9=EM!iqOS3BgLM=T^Pt8M)U6p#1+Fe1?nl0&bu;1r0gNz zhMe7OV(|-aCS@lkM;4*Fd#cbyK4P$8O)sh+%xN^+bH>q9Ky{XaFNXVU=r@kFs-TQG zvgu8xdj^^9Jnjt>Zy;_VvVp+vs_hMYzfae9MWdoug)jD=tIqCw<}ic_5g)*wE__#! ze5R4U&VMmS_`>R(0z7(Yy@`rOO?z*KFHc&SS!NZO`I9XyfoH#&0{pr~%H#24Z?COB zJFxqNT@)#zzBgNMKM(@9R*DQU68EUHCI=N&r^&TpOK|0@7qXd7p=a6s`1)+apZRZl zYh)R|+mFuQgC-dw34w2MWggCZy2U4k%3t^(2KTRtvmJQ3J^#AB0VQb4Sa~)TkT(i) z2C~Su6g*il>mI3H>V8N{fl@EoLfHRi%PG(N;0HP8zqd~_$gHcepSNA5^ZbQu1@5~^ zx*dy_pMeq%lTi|BSDxL!zvNPa$q>C=G&gBh#?mn{`FHtO&_CHCYhKziZT>g5e+<7Y z4rp7{2Bu2}sXBnZ{=Vn-RTd9f8o0P=x1DHYDpqv)(5tHqjMtTe- zwX%-ky*X}tzRuBdjv-xuM?icxGF`n8D^t0i;ou4CQ^5tkB;<8jWv=FokT*iMf5E{p zhsg}XIj*9&K=$vITDznJcCiGQB#A57k~YJ5+wn>=^Ny*`d0_d+m!tR%ZLj_T^sp$QC!V zGQ->TF`fUqP9(nx)x@~2)%#fT_fe!EQp2beUkM|`7kwXO#yL^@5b~mpb>uz5`Am=O zVORcscl9;bpN((Qo2L$Is0w(*`(GP=S3&TO3ysI9@Vln}b#DV}AeE%3!LqjE^`pGa ztO^HdeNkpcy%UKS&lp>aP4|&^zIfp(snH8>>pcEyVwv5?DFK835@z^|sKSUg_1&dF zKWhbRu(yvC->P=`;>F-+Z)!|;)!VH4lkEMnjuOfLHW&K>v>v`ro`VTnX3ziD22kEt zMS{x~H9|Q%j|SV%Rr2GU>SUtm4#~0hri*kTA47&&VZmj{hDIMYq%}dl?1h$%vmC2% zA-4Q)aO8^`*A!U?_>C~BW@ zV7E0A&*7p*1eXvJcAE`jA0PHxeU4Tp1?R^7iA{=un=n!HNI5ULgKYO~hLfRLPce=m z#iu_n$J1{~wXcjm$aJg15`rd8zNczXUJxGQ91?| z8HVpMp$xts(;$pb`SpH+xU}TljTK(LUXp(du{E~+c}+%!)hU_0({1jpaqZ9gl{yYc zn$v!nX8K{`%ARy(C6`VWWQ3Is*obQd=|xQx`FXng_#g_O9E}WG&+0mN$K(mxka&4I z!!anmIMM%R#`R3nnjW1(SY_?)#7su^Rt`}dtM}=BaCkv69 zazwfURpUa|Ry_un7oqd;9l>l|6G8`yc#Mgjy;R25fU)Db7ufm>FPOE`bh&+iQySL4 z+{{t=*shM%LPaELO9*oBW+@ba$X4X*c^oK(C_Z`k?y8y3$M$@dhi>Km#ow@}JGd8^ zdNrD~s;Bun1()rip{xFIr)xXypOvXyz9v;X+bN{C%&@6b-~DjbgZM$*Um_xwho*|BL_YSyj_#`GyuDX_&XRT&bJVJCAybB{V zrmZ(e@s-{}#yukP3=uk@YfQ$;5m~2+=)-zMg9@ogukOou87p^#$T5;&Z=%#fz^}vw zgFqlb5-oMp^Sq>`$nkQ`?aMeJ&Zjh|Y`4_s+@4?+y%%DRT30i==$%4wtvAY-93LHU zY)K(ImtQ+!n*}D`ZownsDef!9GWC-hij9m(`w=x*)EpqmiH5s8ogLkOjZn`&T*XE; zCw@D~qBMJy%^!2e1o)h98n#DsjeV}_vnS%8YUB9_Ju@m}HM38>3h%5t1TaWN(-Omv zb0mF`&WnsQG&J{Twrp}D;`m!klaeMVC4Ag%p?OY)tg3z2!m-%5G{lb{Snq5DpyZ}n zkx7%&zzKWME_Z{VUCHS0=161D4HD4K6T;}TeSuB_P56uN*-NbaJ0iE?VT{hbc6JAr zRprk51d=>%0Z15kuxq&%Z56B8d7HZL&_Ho{nA=)Y2&zE@FMjLyYra4Hilc9scHt&e zDclRZta99XSU=p7qs>s^5qPD8HSUE_=PS@M>=U6mAL5bfq(5(yiyz}7Y-e;slByif zcwy^Sj4>g`*3*XHXU&-VKgKPX8|KVQcA4rD6(ZhL5_>k+9j zV8wck`^&TKX9k&A^q!i-4Bm-mi$1vN8UD`%kz!@IHZv4ROowZDgVyJH=IOBWjy?0? z8eE^MzHoW2Mo{LZXLUWxp(vT*_g>D2!CBB_)aSh?u%|u8=C@zsJ*<%~!rZE7u(eVP zJu7o^5qBQW=oQzFm5>*pU{3Fa%qIRf92nmBT0)3K@{bkeeSxjXJ7(o9r$U@51wUuN znkdm9rz)!JN<&#^iFkvVeU>>3a|J}{lNtNv1p*t`d5&27Z2$V)lPj=0kjbmz zx(&q`;Z9u4V46KAB*n|cOyH-=_6Sa*B~8NoI58zUr3 z?VvQHle#^JFLtn}hVhAIWmG6-xGA2|E^*mcgnO=6(|4b@p6hQs0#?5W)9cWqT5beC zH5^72!e|Ym2EtEcPq0bJCp0PIQ?R`OxOgz7e+rO*F)Om745uE9$g7h>T-omV<+oOS zT#>Qt9rN>si3mB!9Tjb=I#$_C5RNH78GgJ;qWhQrWm!Y(F04mD`=|&)&+`Z9aPx=^ zM=bSD@;S~2@j?4rcwd$&tUXM`q<`hYJx551b4bN&)^@-b>;9PgBjo4qA>PEilUQ_e_!5j?Rm!PsJq!0(>3xl13dMQlNz(mO9f1t#8zdh zH}vL3t==SMv7WHh9e2RfC1UD78tV{TZnr^|w3$y)*i-Rz){Q#(8z)W`Nubo42Lg4x zsgY~KIF9J6TL=v(&xdv3>0mQ*S9vy?RoV0=pw|0*RffFpZs_-1PH~_#ayL{r?7JJ& z&DG2kzN!zoFh}vWhIAi}kaJj=2}%euTL9Cz(fEghbsA^c0O2T{iE*&(DaR#IrF_a! z+qmb{O-|rFnY&c@N5AXxJrQVv`vH{M`Kg88dgc8TI#ef%F{G_KB@v%sGD7+BeEH$) z5udlIh2fZnbK`}dxAiWNnS@yCF5fx82#{0DI)iQs|0bFLFkFfwF@J_V3N51rIFx_W z*4y!WeMQ#E0~cPm$aQ3U?UzazkIj1aCgkG{Ki&vJrv@*@Bw3gjrVl=OmuKcdZiE|2 z`A4h9V{Q`#1Jsa?O|C=5o{|F%7O!tu`9B?1%-wy_Ph{3n9*wVYV5C}L95tohoH*6O zUbYs5s?|S!Lckm^V|?kW1oj_Xj{z*GJ?OXAqhAn*xt`Elzb9N2k>wsTFucd zukNccWU78^igV3(gl_fL5AV#~IE&G?XU|8_#(b1)dVTd&AsfEb3xKeK<9-M~VZ?yN zIq&5ULRVSBqO8x`8Vjj&MIp_m9i{o6QbnCfC$MJ*YRW3I z(aFRzm3uhXW7xFP5Ei>Q&tNwroL>k63TdQBpNlyh zyd!^JXyQeDgHN#c_5X1pE6A706RNil{Lc%03!MpsfeSI>q6M}ugu?g8J+&YzUdoZX zTWBwn>gAHF!D=gD-9SmE_h;KR8tS%A4H(&EkEB)=#!J(mx{J9Dh1uV0wro?g@=v(N zw!5x)`6*>b&Xs39iFTLB>FiEX!)S>14gS@oLK(y88rKKob^YUSY|Z2X{|^6Kg@1{@ zn=7(6szUlch0Ua}ms1LRlJ@HMJz|-f3}5;9ptt>GN#23#;H2%+-y5%Z$>U~i4;WW2 zEWMlkCSi5-Wy4i}Y}iGFbrOZX%Y|*1;(hh#u3xHx=x~JkZ%e~N#E`ppNvQ*>my?ne$R1_2wHvB^;BNY8~Fe#%^pXFHQ0 zPc3>fR0R1Q;S*tpH?y(O`m2_IW@FlkT)=$1XJqKlY|Q(~Y`UD#0G#w^Hl~40L<^61 z`vm@(jWvQ#w3hC2?bnN;)3aL`+>>Gk{p(Ot&j-Q5k{WTOsCy33R~ z{#nXle6+kM-Y;226JNI-QLn9F^h+V@iGiY^xvneS@oW;UdDrgFGi~hqkc+3wbL^;A zTVb~#*uxTQ&Cbn!5oBb!%)6rUXxkkEmM%d$YGk%{oLJq z9^_*}o5FQV`og6!tqoE&zJbO3_F)(e6ysduz(Av*+ z?DRN|Fll;-1Rb?|dhHqHhW=sZeJ57|37B@f+?kX7BLdCI{9rK#?0FeqIJuE33DfUe zJh8yFE1KdTW2Y8PCN98Hp1If`O%L@)7Bg~YWI00=T!%kaJI{UYZA@HPfQ7698hSU=;7kgy|!OLvCCBX=RQtd zj}>_!RoPU^8cb0`_92h4t~m!Wa{NvRG8~uAyngloh&szAw=PKyxyd8i{FSbN`P;`< zHA|Ah2guGv$Axj6#d#1YbKU6v#DNPgYQYum`k!E5eKs%|y2tkA?F>JGWB!E2fHD0Y z=NI}Rus5GjJi(8P+(R_n$2{Q3nTH{O-_oB1;0&gD4sOZs1CITe3lj6Qgm?n<2TTt6 z>4U8>BT-~bBGGrEr$(9+L=RW#SDE_&__(lY8#Y|KLCV;(IPXwT-~7^^I%TJKhVHVB z@1O2-tnn5!_4gIk3C^=wx2d`M%04W*lKI}fF(fcChrmE>x0^ulkj~&voW;y5j0|*86lSbizoAj#ZmQeL9j9vw0TiF!9CBFK8ydCJz;#AP>*It}0lKFGK?UT#Z|E8YDz zsm6c^FWeDHPGgB*VBLl?IQ4UiKW8#E%LN z;_r2#elq`v=IrI32Q0)(34r0}cqj5x)koylFU;m3X(eMO-(!Qu!p<|3ik@OleMJ7? z1fefMxty!b6?G@s?|yh^50%pXz?jf;R0fsH347l`*B7m7*|JalrWe8wUdCJ;@iO;d zSyfiA%_u7VI&>}fsNs$Xnhl_I^l&-3JnJ&kJVLZjVVP>`S(;}Bmim?5i}zglrN)Hi zrBfiu8$UMc7$M>V^++X^|n^N&=lPRa6W z5>0Nm#88`a)CN~@+qdU?=E!jfN!J2l(K)Bs(G=;0?^wYH*oa%^*}a-&%m=^n#1l7WxROKx)Q^LugZ>V21kk&P2W*%Djq zuT5~ySD!azTx<$=bsV{@)JkQ?0~2dW2B3$SWG0L!k>w87#UL2K6q@gV-rJWO-A)|0 zn=b*%$I^$>d<`f*tQh0JahktRR;qLLE;JNaFohmo?F@eWdE2$=E-WgvU3J5vU2fKF zBj99M#gJU6uhvn3)2}n+Wx!o1h}5ygZ@n@GBeB-O0<^qhsFT09_Sl*+uvN6&S${_7 zJXIL`%Z6bb*IH$bj+UCuIl?h3B#(Mk0IiGbT>Y_5X|&T+M)vqZ9w>{}9wg+ZxcCj- z+Gl6xn47fT8W^4znM%}WOk3nhg^$}R_WNDRB%9?Nv>=`B#;a< z4W=UEASbItMwJ&Yg%MdH#ds8?_#bfBnY-@lAb~a8sd1CL=WGn^{Eo!N@qKM-L-{*% z(8-N%8qbFI1kMt^@@xOyx=(|t(LXIbIFR(07T$3&mM@$9?d9_<>h>Af{y?9r_33w@ z+lvkB_(qXkhR5{@1J--W2auBgWtSI)8q&&$z840YS%*4l84yeK%OtiFl zwA6xe*fHUNFTEs!jCi~)v(?WVx_9LvUgVueISvDuL z!o4yZ`EX7WwGcWWtA3HamcaGD`h=^&NsrXTjLbUmGRu(Bgk3;sh9WI&YdU!SLExEC zCN6FT=v)r#FT{p1RQG$VYsW0B#^gx$F1oPW>JIk5Bz*1N8j!A@TxnQ*_$fp@dBo{G zRO-;pHDxF{bV|R&wFJG1q4I07`Iap%}8=M@yo8g7Yz-Y97=M%=5)~vVdth8 zFb*dODa-GMAC(DLKarRCT3v>=Yxgl#t+pxZ;lCUPDCaj|3IMw8yg8=6?8~>p;2;5~g@DFFO8tRVURuOefYPP)VD?H0NT8Kz~QdIdS zaQs&YTY9P?>`JhiRYt02yWtLe!1(;hD(uBP=>{JY5%|x~0>eJ}+tB(l6XoU4rBBHn zapMNo!+(07pdEww(QIE{{FA8(xM`N5^!XXP3BS9RMb^D^MsHpg<6|7$Fdd*%=5Dr4 z?!YHHHtcuFU~&KI-LFOe*V}LY2|)1w&orb-EQ&pc+1CJ*gGg9nz`c)Qc z*W=N)IXh&IuZWV8TGif!yeTM~aq)X&*WWO(Cc_XcCdx~dM6#Bw zMpQYI34uKHt5?$*?)VyaR;H{WgOpHnu&`;(esS)7E>{CGVWMR*Z@j=^gMe1@?5HT$ zmco_mQ4KIz+=a#FZOxdvc$p+pwFXHPPSCj*2W`!Hntq z%IM|f-B?stIZ_;|Sh~mwidSA-IekB%$hr5`aB*tr7+TD(^2vIOJb+Qhi|PV2PF z!{=@J8fw>TygD#4vc|7mVdeY~k#;iX*kCfAS=3+~1YS-<8S#XO)TLLi`vqQtk+KP=m6EdyX?u zTY$O3_T(S!4L}e3vb4xJ#_W>j__LBh<+*SLl;7hK=|lwo8y}o(O_R6uKPr4H9$1bR zPEexcPC}j_v8YDJ)JQN1-xAX!YlMn0XmD8JH>_&W)V|rY@E!dt$epcZD4kv>)qDMM z6}vWTP)>}UijTr7Dr;;|cTLTWvePvXAVJ|C%=v%Vd-JfS(tKSMwG;s%GS8$G0T}}V zf*43E3MB~0Jd*;7SwsYipn<3iVWw3E1tEn9ks$q-PQN$?z7K*`j4eNi-%;bZ>{e)zQ6Ysc;9&4hbWr)(4SfKs-{Y>@`oDf zhU=kjB>R#|g{E>1IZ(AWc0EB9zFVtd3zIuC75A1$5Q`Q}Pk3tGd;f`_KKp=&y>hpI z_>j>6l#Hak{*+`WuN2FYJ3X2o;ZluS4Zo*w{UowbV~g$fqo!O&3)baaOF^*t*Hx+i zP2~pl`^pXKj}&hHHwli^@AJxJ{$5l%?t@=6fv+aN@L9k_1QgvAMMJ|d$+lMq zdXiMwPg?LjkpLn`YoE%(9%1BdnZ=s3#5!vtlGG--)(nEw^4QYPbJE6y3_pdYESI7m zuFg@rRE8NXqhdE(y}C$C(r=Qsjq!UKgdBGis}V;x0o{a>%5XRStA9O9J&?Dvibiv@E#kKWv4e^b@I)UVbVQv&h><$BfRZeKmI@2d5qfN0a~U{&$#z5wljMoi5_v}v82I>`pgw%^-% z!WE3=xz}n=ki1$vZ7RK5)U*n;Y@Bc2EIEBEQ!D#uCTJ4TcT7+gnD(CqC{rkIhBf#5 z={7DmZ0_R*Sf(rcw`JdYfP#*+M16wBC~NCOV00d=_|AhQFr1(e&*OvY#VZ>D=KlI2 z{_aR`ev;AJCJ%)9zvkn5L~C(FeWjlTaP_!P5*JM$Yd3)uLD3CNOXeKre-;1*rgv&^ zR&w~%{3XI-$ zT~OmZIicFrdF)_&YO_fr_0BWf7$RD&H}&O{=2_4L`-|&C{r(;uol4EdmmEp<(qXPC zixZVj;-zN!3$kA{fHdTLqR$wnTm!07VO1j&m;0FK2G2+u3^ZcuDEb3z5A2z3@XIvU zp1`vnFVsBTdl;za&8gpKthM;Mz4_=ezNW0|c7NPhd*H$5^Q;%MK10#_u2K^J z+HHB9>i)6eZhphPlX?oyHU|oJnQI-$cW!rzrOS+-zx^AzdhyK*N7{X!nNiH_-l3Qp zkA%mS!k(>B*MnW&y5uJWIb|DM&m5^dWc@OKzCuG;F~ahXJo_c2YBqTbRC)(9jJZbj z!lzhBK+ArUNLhyYfeTR*i_?^zPSl^KI@HLO1$lW~bN$IKwNMM~drfA#gVR+dw`arJ z-EPFN5#6&pCylpVsCe687rmbM7jNO$FHSVGf#Cbg+r)q_**T)~G`&!H!l_ctsU(X= zXB#o-Zu+(ITH)c9rd~cBBSj-DvN*2hQ*%tz%4wo`G&P_hZ%gTbY3|m_U2z(zeLcT$o+5F~<4wLy6kg9_JJ+X)h05*fW{AQ! z5j516Rj&2?nu=c{nJ-};)iWE?J2i?l=lG&+S!5cZ<92KCi_piqj$ekWvCfnv{J*_iK&V3qqHA8HMgmG6rvJY+LjcEDpA?B6SH zf39$<438~Ww30i&en;)mVZ^WobJx-+$%>4>x!tYww62d1(}|oe>2t4Mk;>{aYoe%Z zLUq*bmj|Nny*Q2zb83w)c>RgQ%%oP^zUN@N_Ip8weyqt17J{MM31oA9O|p`0 zFGnMQ5~gx}=WR@gU)dOAY2Y@-O7z@jFG^H>1Pk9zDPW1co9b?D(@u!KGsuhGD9R@E zo#))bh2YZLx^}VWQi4YTOy`NS3j~XatcjRDUD*CJzPcM!+Ir|_u4|mNly&78Y8kR~ zvh3YQm(dOb)|7Qqrn$-S4(moM^j(miehw^Z=TUw zqdK{CET-q2LP~CB_5$0=0ch4^C zOAIXuqE>V{4JLWR`Er?hv)ZQw7Guq$wTo?3whJ;~TY(nD6qS&(5lmov(-iVDyA)sg zV2U;Q@?0&}yJygV+hmfy&h%9JI{A5Yk_bfhY-MFMvQ#SAZPX-%si=|q*u-$*^{n)c zAYczfOsGZht$aOC2;PtWk-a02SHyr{b;u44nxPZ47JD@8(FmDc>_zfw}%K(3BOyp{lSL9pPR?(0p zjxNe7nxW8*`NPed8r*$ztOgwY@TLYwmTN!T^t3%7v@AnsmrBRf#}Td7lJTJ?IV zr;*S`{@smhjFTvtQ@Or7*$a1joF9h7Hk#h-(yyA8DT^rar)yX$JBctv9K^Bc$Qb%u zHo0pnv^3Kjjfw6sU0NGOMJBM|t!FE>Ms76*6eTzCmy+m)MYGoc(e4D01QJi1AB;rS&ds&rJ8-< z5M>eF}|=%wB^3{K#o-iZ|m1q>-X;NmX8@xzB)v{xzf?q z>CU9&uO8!rCnO$) zm1k0RKDmwAq!w3IvsB*9xJ)%a*Nt6;IVW3#s$WlR?cC~|(305#9+_}~Wd8cM>Pk!? zy*@8Q>in53Oy1LJUoN_Jn6LauqdPCt1eD%m7zf8zxJT|lwewFV`ZKx|9O{5Lv`v4X zR}=O}UvDqAN(<|CELnQ_;E1B~Hb-cNP7#f0stENmZ1EI?j$2%{(5q{=PWf>P(c#P* zjg;+Xd4EC+tm$GEBhIxIDP#|k$zkx_+!*FzlEM((J*z{K^`236Wk&|P#F6dR#_F>T zU1=8D6MZnN0;9o@O^?&=L^Irz;a;Hj^jTmxylHvbKHoxV`MgSHXxG+*@t+0afFJl> zq?z}7r|5#Kb-C$!=uN`Sw`70W<6v&3N221$6n^4Ubx`wCPw8oO_13L*i!Ma;l2eXZ zT=mmZvxX%U}@zUAn*_0M-OM_%)wv~Ee$PKC{O@}_#AKiu6p3(RE6W_X! z{qv5r!$Mh)36hSa?Eav8FVqbcFVT{)+(WF17Sa%Hkt++JdU?Hb$tdLyJPn3e%bf@l zS$B#o={BUv@|rekpI9gPTg;J`K`s!v)+1i);%i$&6>$KQvv%NP1o@JbyEuOwtrq+eI@YlUfk6GVJNVUKgw7uV3omFVdMoGj z^gkaVnvQOiy1Kb&TBT^aU^>**&oouo7aV$eAoFI}QT7`*(@+|P;sf__GRXi4Wx zNLJ5ezuw-5Lx_rEW^FJgyJ@=v{$AETDpiMgozZyjg`NUQc$DhaA26X+Q+nJUWs2+h zm0iRGMSIX{R^keRmi}{Vu1=mjZiMosBi%jp5XVm}_<;MXX2X5F5%s}z5XW+J2C6ts z@bwDN)2N8<`|W`(Z|+WgkIOXAgvnVHNfJiLvIg5UQgcF${#{(wA{19bK--s~5gd$?>!S zpfKNYg8TxMWqT$%wkc1R>>$L`pJAP&8O!GO+H){(FTcdVzqTxn&bqZ;5|!RYgIXhZ z?rS^dANaMeMLx_e`?Z5^sz*k#Ho&vEY~$Z>7KOpI44nKqY3Q2wCG-uH6$c$6$H$J-6s&e8)lWi#Z|d1g27#vQB_ zXsJvChcvNpiEC)mhrlOEPj%RxIc-!z-o31H?OTuTAH3}*t9Ce%oLY9BLF`yQXEsdj z7u1T=Ix1XTs|F^uf2uKaB-+?ZWcz43+neOf5iT=|jn2K0@h(2w4`VAGn5!EbXgt*E zr&gZT4QPj6XIB@EmRZs~b+xYVXVwN9jF+cZ_>pwnP>TEAPLWoa@9|%4F_6B0wGq)E zKKSoVE${blCYYl6AGiNtR@*fDA2Krzb8)OzsgqUw z@!X&*U^SZ8gFOt!Xx7<#UmvBhC(eI56L|d4d<@cjSG)p)CC&Ccqv_c1e<#=!`LnOL z_|Z}%bz5$?O_xL)jZ>&1H-Qaf=g}y_NaN~ht{tdb&K*Tb*u8w^#>W0I(GqnLz4aCQ z;I)b;@%2df^J09roiqJORcggcKMb5|hz)?^>An|elW(Xe+Sy`_i>PmzX7}cQSdu~t z|1n5wLiTWziK9DS#V0g)O$iSriJRaXj)O>|Jes#3^a;{mcp|Xu!rt#8fZy@__ zYLM{k)4!vabNHR#X^Q%TuHc`$1^%gC?jLq*1;20;C~S*brmv(Wq{=?G=?uj)A{+!U zeKV_b+aoEBTYzBB8plgM*vb1+(~RQo z>5|xt=c-etWe8ume!$1TxEi>h_&p%?cIWP)urdP!AUA;UjxG5^m;L;u`c z`sF z5$r8Q%Nad@WgS$}?HGyDTgR!uF5$K#VmqT8aAKH&zT#b8fmrQMDB`w`m+x;k^%$;8@{q_$nnysby`0sptu6lo;L7e(8M916LZcdmwS5>Otzg@ob$iYwk za?cT0X%j@Wcskiu)LPJ{CA=kUo;6ByfTe=OgShLUipQXpwyc)X-U%(I-hf6^{LbDf znp@3lC!Zkc=YJ&)ca%kK{9`7#UWW8nNxY~CuFN=Pp=9qy8T_R^Poj4hku zO@G-{LJwQPYWg!D@D5yXP~aYAouSmuc|wLB!(2<9GNq9?(m@a7tVpx5Q}?GL<9s#j zU-vTgAqBq~Nyjnb&t!$T@JIK?N&4N2AHQdaY|ZDeN$n_oYQ`?h+l}AgVClZ_i1GGGaE2Ux|;5;2Bw34iX!+_oAt%9 zqRtVQ*n#_NA6{B)ET8NeIYT}jsrOrKq`loiU)vL9jGb>vPL8XMw1|5DaCM`{I>P(D z5y{<8eY7d2FylyYI$|&W@N~X|CoOWWU?$fNQmtn;*R@%z8I~(p+ zJ4l)`YA@`(pk(efu?JD>POEk)-`Qb}&{H`TUaC;A2S^ta6&!1w2=`%P==tmcRjS^TXT{`qetia< zG!Yp09Y76tw6?V;a@hy>rk-#j<7uaAAqh{4~diO8*dP#^dXR z77;?bcx5e}mQ;fD{HFOhIs^*&GDrm>dgsJfxC8f8ypp}4$-~$8i*QY@t(2;{h^}2@9hMAb3)`16x(BCWqT%O%Zn+a? zwz`IoE&VySoV~#GE1*--XVodtAy%u1LrVKgP62zz7+;o>rA8UnF`5xoq_uUa&%jpJ z)v9W5S+YK&M=kax5{`9@cYrD5-vFV~Ef$xs`?)|2l4?}DaEoJbGoVx(TGUWUzn3Sq?!Jf2MZpjMxGl-Xju;c4oDfGgf8ZIOLTXC7O7S#p-&W9Opsab_~ zU|(;Kt4`E?c!v0e?RR}v<^JTWu?`1W{HF+99!lX2i-Je`YIF~!wiesBF)#&^zj8e@Ozf z(#fMRW_URC7dl9w@;^yI<4hIz#|V`_iy+!F{_uMZwh*SVF8WL?L|bK z)5Dn!@`+KqU*jKX^s30cF*0T13A^8P&F})|pK8_&SiMos zMM2*42uZ9hU|67i7WfVtV|+}}OESllJws%+0JVYI`8NggormfC3cz@-up?QofC1YA zNm751MYH9K2l|M#yWty!SLmBLa=pu~Xhpuk(g{}kM|%j(y8Q7d)Eh9B^c`CYr;JP# zE4ed-NL6RgUaRt*_T@iuo934!)2iCq%4A^GqnHiY`u1mfv1(>rx(#n>)a& zy3g>H!dik+>b0$5e$wo=l{xmA&jJtUWU*01J9=RUue?hNja7z}j1F#d5mQ=*%YPeRAf-!tW8>hf~z@&8J zb|>ZmAdI+!eAw&(@NzO1fryXYaAG_kY^{C~unVz2zUy$WoeuK@Ml!Yb-}d0ik+~j~ z9TU34oKLrZTMT}l99ey|)J9&{tcYadz8zmb>$`H+xz-(a{VZQ?lH^9xd0Z$_7kb=1 z_7$@B;+_50%JenC(Hv8k%8dRW-=ig?F%~DAL~Id^(@gEEdqbPH84dT8#G4t+nhQhkjzrNfKzF@) zTd8&pBOSIE7?BP9At$f!_I)T=98Z;D{rrRN6IQd8h}KA~W4Zq(@rzPU{X5;KFB6n}ufw2xS z@)pvgkBbmFwXyca_2kO(5fJJPXZNSB+!@mOsz-F%*T#q$t=u`vy;Enmbor(4Q1fxjRO>}oO_Y|*)(#G}1 zk(W1cT-7<&1LF((K(!tA!}0XN&gYh+~w zTJr)@Po*%bfT7PFCAvBvdzU2inq)0WZxej&k?CBUGFZdFB@LmG63_9|>jM$Xd0VQ= znIg(mwl^mwF{EEbz8TuXY6TmazjMSWO1yOI9Ooii$~{SAq~k;c2@dnaoZHx(7cEOC z%qRffDOb9OF4wjOIH)GrH6|HskY9 z!M;&6IE;UA2_Dh{t|}#uURLf;FLmhSBR17iBtoaHIh4yx2)%jgv%rrS8!CG01BgAW zDfAPIvemWWvwO11b;0_1#wR~2nz>MN{0fu``l8Dn2$Ei<#|s{3a-N@26(Y>D#shOm zX0e95ly1K?y@%#l?+6Ir)Pbie8Ct?~r}Q4PKM^wiT$@I|!L+Eo`uf=mN#+ZSK*S2) zY2^3G^w1s8f&t&-g`A_q9*^?i`<1tJy!9l21B4QPy@Y{g`v za?336cH<#MJ=ZX6C&u(v^#DwwHWFvoHHDQYV(>IGY*D+8S7ft_!uW^Ph*P6+Gjn2# zW~<7U%%Q$cZ7NQ@!w$!ap`Vr^2*o{E)nAz8KV}IDR$VjNhTy+qA3Fc6b(?414ITACU9&Zd2jG9PN#fmEA{adi`l07$1Nw?_# z&tM^RR-GLS47mE+{}L^vSm-DCX-};FXS9H;3S9%yLU`fZFunmWiHD$9v1|Wk67loa zeR(im(|?%6Nvt7V4%L!+=RYl?EEoPBt9je&KP;liHs?t=Fo>hSiMQWx_9=Hi+~-&= zt>$MdlK)sP-p*1mi=^N*kUt3*%&NWkMAci??=tCHuq2`B9JMBM&qWreE|k%rBFlOc zm`pNrJy#<+)N!N&eJEG2GD(%b(%R~8n@v3G*(Sl_2xgfI*LzZ*2S+;VvJI2p`uiP} zG7R%q``ICb0RNHQLcI7}k~sJKRsj4L30Kh@Ir9_riD^9+S88%}qWOs;ZP?2$YSZ*d zTx24>mMo63u{&z+HDq^r117zgLtidEV|SRw#v~P`S{%Y!kLw`!FmUo%1D16fQk)FE z;2vVD5N~1Kr#jpj4qKr|+!NJYvt+9Yu1Pd2nW~V~*u+>ZBd|t43!Gy0XBy{d&3+be z&+0vBGEKa!vxc;k`TJY4coZXtEz=3O8a@kL{w&byei^l-U5N|DJnB-y&A_CmaXq6D z>^5$kT!~TTOHp`YXmQGgQ?%d?RuQL4OV8OcXV-C^#t~Pdo2e_F=2lTKMoLeUJXC=s zE3ONl#W@c)c>Eer{lx4pRXqRfHflh1|HZqSW0k3KwQmxv4(A5m7#}$MOyT*5CTxZ7 z;Jx>Xg+D#3-@_U@KxHrNs@Lvi{0J3YzDG=B%kMB0b&?adAH`a--qSy(qe4qr=0p_sN(UQm`OkdfD zEMKfFyRV$p&zAtf!g-bQJJ=wo$$#Eq8{iiqG|STLWdFqC5%EX_GlRRW3WIv6A~yWt zNt7Q@m%{Cu#U2AKEnPt3I)jO#QqH(HrPiVkCiji>1?ro6QbO<*_JtzT#LcQnh3DIq?9s?#k6jZ?1JkeoV#X6~x_Y(c_MHPXN*g6~Z9@(99fkcp5@5TAN36eb z+cTl{Nc&@S7;r0~-+In(<$3N`q6`8>YxW89}n__7rMIao21QLG0v6h99p z!Jp+-P~PTqC4m3A$eshho8$1Ax#oDD1mQ9o`m@Sm@MWRo$Xj{8zasyC)CFZ)$oO$> z@3N;>HDcz;+qfDN+!M9j@ZlDCR(nzfdztZ_TapZfmt9$8iJTZSQr`ZGckM&-z0rCL z$wk~Qq=V5g8k4Iwg|x1lDGe6-rGz>y+k%Tq8kzfGlOzOaR4@Q!R(|V#R9YcUB6cX_ zqo3krmjMtgt-nHt;eT$xTD4Dc0mAxE!~GzxmY5B7pH*sQU4|sP&s$Yi&V?l@j3Vvo zp|&0i4Ypow!Y$|mL$;^%=&aot^T-x&TxD$@c=`wPYk0UrJ@;Izty~(V-pSk9UvsPh za|=j2`Ted76&k{KTR>T%*%@cuD}C2OesKT1>`o}MtY5rn{=J#UixPRpOQd1Xo86df zky53P8Rt$u&Srba`!^}*lZ(dAbqAg;@OG*;i{;vGUf_V8a?6=z`(^OFAIB4w`ubiw zTQgUF_Yz_F=hhwd}ba^Zd|;~nmYL;YZ7IMF4_cCOTPPVNI{*4!@0%u~lWo^XOdYn^`0yBn$y z+;qp|!pi_m3AOl3(TM@u3FQv`d(Fu>N-Sa;H?8;YH78kx;OY?01EJM_uQ?&%p-uO{ zl$>q=oVC^ujn3P1PvzeUe)h;MbD?tAab%#SvQIx%4+m(cZd+k(VnE1-$z; z7=v~5M8+v0V|3IJTbJoI-1oO3Jbi(>wmWIWtmq=b7_ERk&L*yk&XW{-`MbJ`eGiJD zvN!s{=o4$(kzwxP3SXF*+8lS!bVxTz;~`*Cjw6M(Qg-VBMNKAKgce%VPmM2=7}<3A z%A&ZZCp~q<;QMjAyVNnseeH-#^X(9VnPW-MK{8vkH!c?ud}2U8!G?O=V(L4_jH zi}fziHyy+<=zd8^@FWX&5vg3hSUlUwK&SELJD?2K8qEuk#<#NO@JTP~^jjj{3}dEE z2ZIGgOjcMQ!bZCT*I?SmvN<`TURUCDZI$k!udBLwAJ%fIh*fLB6&x;OuCxgJiLLkDXJRuy|3% z*SjO{>zi&J@kKj<-9OAU0EkRahtC3LLn6FTz|QdY#n}+PECvrY51oPj%1l;#y&t7l zn;qA69C%`eaISPdke{hTO=joubNYAS=<(?|o{Eav*H#<#m7DOJIS&7eOQQaxt_UuL z)#-$af|%rK`-N^lLCB#Ny54Vi6<;!8p!hY#uE7{g#@;uwj1|^S};F}TQ-*7YM=5|`_hsX?gFClB#*Dk<9{yD~* zUf9M0%6|JY-=7*@M@eu4S!FHE!>h-=mdyS7`@JYs4qNcjx~{h4Jr<{$)q~y^F?n#( ztG4IX>R|rr}xfGj})5psSr)qqmlZuZ25Tn4Qb_ z*EF?$3z3&zD3-eXYM3W>Pw0)y0d5{VlbABdwIc1(X?l^TI}|pr{TLf{ykCFd&Knn& ze5G8U3+q#vqAb4BTihn!KpOjpt=+#Y@V_kZzbx?o84KJpUnbnno+zSif-cG|#MxxH zT>)f~Uq;oGC;IVRgYvgHG5+^Hei-}B?ylV|ueWA^es+6aI?}ifqWF$;4H;_^Tst-{ zt;4*EYdUUBkyspo$aWK0+(0@pojN2c6zth@Jfr4LU+m&fkE@WK?#msQ7DKef@55iQaf`O=@vSHnr+Sc!z}+UWRd? z!-(nSaav6-_<5Qa`%{{K(d+vmQ!z?GN;>3!tOKhtfs0${KxiixZB9H%343@1DPNBv z9%tne8R(r{A2uS}7y%3S(=KgB2o9mr*3p;w!jV?}zUqa;;(lQ{DW9ZVf>6^l7 zo1}y{wwJ-0JzvbcJVF_4E0ZtS=TUvRf4_~3;pv}hkH?Ir?Je_YSl65@aNuCK)6K?&pA3-}+B#)sxhjVWC1o$gu_lrd{{NHWy2*L9ybnc2Dg_&EOD*AG z&KoWM*jeGy`S?9e$6i)?zpF=q8@?%J!dQ5B@tZhB^Zy$&+)s1e(^J{al!m>^%i zRR3XU>svom6Xh4JG%D%c($P$>FXtT(?llV z+@MKAbj5L<8F-;iFc_nH7&IiG+v`j|p9IkUPzca?wKh<L2%AY7 zbX3+_760-0t!B1KCh|ySRg-2zq>1f@Oh+yKO(kbd7W*^kRHX)i28}Goq}LY?hO<&? zSKuHcOr3he-3^)4;d-8IT65G3c(pumfW}S4Dv*p|n-qZ`uWceW&&+KC`kx`#1}VNr zPd_E-kPBdrXuo#K`OfHxr{Om>$DFSDjGjvQz69HleY)sTK={}fx`@iOiex|);RW=b z!vZw$JwSEJIZY9!6RawoRiGdqUZ5G!=yB6BC19DM?Ru_yZ|43Q1L6I*{#~#A|NZ|{ z43qc}Cxsd7LCNY`$U~FODJ~*9k*?^l1ykZVfkaecQ5{nq)-@4u;jVp{ zIlJfcIodyrX^e8^?}W;6AjWAswugzo6Cf{n(on`k|w@HH2&si}$RvVseFs^lxx%SkArv5&l|3A~%2r zWSMsk@$#U)XQk4?!`rfnP6grG%0=^RgM9PCy{TApC3{J6JZ+@Xi|~z<=*|o7_iQ~f zqtlk554Er*=?j1tk{-1qRAn#g<7IEUNqUE7WjB4_vx-6{`RxvB}uKj`B`3={jt9-58*iU~=*D-@`I_u(7iTtR)tE{niRm^u|RQy;%= zIZgIj13sF8ceyHhIbL#Ra>a3PkJND6vS_R!yit@ODDUybS+5D4czlQMtuQ~OVNgfCu$iY^>WSBPEg z(@)tWEq7Gh#vnyiszR<$bARu?FRUcMrDV_o4dk+e4aL2svwGcXGXRRoI2@=Z1FcOP z5|Cr-^t2}d)xpQES`*cpE?<;?UcH(L!W89D7^zSmU{k%qE!N1QG$e^(kMR-Oo6dd! z9gu3wK$WZ(Me*`LV!lD90uI_7v7VVtOTH|MtCplSp*mur?43xMi5S3IvkuP_vyDrJ z#GwZOJ=QZP1>qexQJl0+1`5xYoLnziyX)2MAI5p&>^!PRuJ0NMjED@0T6oI0BX!8I zSJUK1Fii@knd9F#T)D+IT6QK`#Vxy3C^%QW$iH8GitH492Owb_^BUt=1&vajofe5n zgya~V65S^T5)6e;HxKxn@yr>BQPOiS@{cilo(5M`h^;&_+#mehUJ~Xlr02ub90bkH zFz3fmvd*LTg8588d95V1DEgBSTh=UzH9&R4onbGm43HokL$F&HwJOs($GXBb1Z8`> zDvW9mJc3eYr}zVZisgfoLItgXy)QGjyul{`i}8`G_r&j!ailkORCx%hz#b>#hH>+h z)q?rFjm$;#w90`fJe))A{h7dO?%K8pU)Nsr+X>be0ScT&w5VCm9P0_ZDeuc9CMcj9 zTL2ud#*KevR zp)wBHZ=?AX={{NxGSwl%GZ?#w&l#*kua^9gtxVear$zKmZAMf^l*LQt(DNd1_7|@6 zoOb;4)kq3m6$-iIfeCSDQ?mGv{J$$cc!fuvzsHy5kE5QcNHk2X^H6;8HOT4w@ul$T zw)DWiKl){rLN7*zz&A`l6%P%CV}$_4tpe&B=VV-qThyEix7LNoIoA%|2sE$Sd-ION z_DqlB0X^3mTiJ`b!qSPQHb#Z0EtdK&2{-S2cMs4&?a^}8_xMeBV2QpQU~pYJZN6U7 z<7A1VgAp~_%FG5J=2-auO2DzlG`v|(rU`pvbmvxWG%q7$lK9bVNR*1QR8PZ_0j_d z_Z+H&5~|b_!~~J~+#|#r(V|K)p%A14onw}ZFa%O1_Z)!0MZp2CvCrk4lW58RDJ|-a zBCetJ3iIE_qrX(oMIA1oK3Q6S>*TS!gRg6Hjov+u3(+c&Of!_K?x`c%D%#gnz58Te z*YKRC^+qlfsE8A73K6oGIOi%|T`pPYVvUH-LiSaN+-MIaT_tr17dF!5&$fyg4^L5< zP@w!pOgq-!R`gOuDJC-W;n}1(Z;gSwgJ(?O)EB5;w0C9hLx=6@jJW^t?P5uQ5J(H< z-Nb=mFCiSgnx*ksV1MX0&V^H&VnTxqxH&PxAK)HV=1CbbGtf>LpWecT zi8202L?jqQgHz3q0_nhz%g8;P2cKSzH0Q12w)e9wIez>(b|jxd23R6i9(AmygfcA=07w|=p6KKpG z!dmgxz_)$94M)Cpa=c$_aK5_76x%pT)cUy+d1h}cuRwmH+`gphU6;+(G6%nU#|%<> z&iR5xOQG~mvwJ_)M0(T2w$ogC8Ct>Im|Z{Xpr3 zNHvB zlB)15uO5VPudQN(F7?@yEq3HL8nfkN&xTQF=&ZSE&m={-maf_L_!hW07x~bg%4`_F zS0asU@6s?Fc!yh$Qhj`&SiVs4KzT3LBz1sK>h(-jD$;obJtd1jHZ3R!{`3N)o%Oy< zqT+gAEb9i%;y45gV#4w6g%nAwW%bOHd4fD zg}0~>%IADAtsi?Sva!9;YdTpX>``2Kn1w+*uOw+3CJC|gxfeRr?cjMb-WZ)ci4u)l zwNk&&Hov(+&RCz3U-y_koF^9gGk{Qj?eN#nK0}`IwvodsoxNUT@igxM$*XF+Gg8}ia@AcX)m^TplxJ3FRBIJ)4rHZa|QxHV~Ec~3BSJo{PpkXmI{_0_RKEeCN2=_~Vhk;*#ie(&xND6TfUXW*zt zNl#HNEk$Im5st)}P zA7*sHXNG_A?i$xD0Qc!B+>!O3pP6e2dgw6K&jO3N7b2w@=x;=m--<9*rVaw_2^|pq zi(M!1WANixB_Y{C2VG;*TbLz-`AwP(ku>gA^MPTwm2?4kc`w@gJG^=|QVIF0rOSmbmU~!l=&+ zVkQdGP@+i9nA=!GHj?n2h3L}3vYo7bCS76;tqos*w8;prDqH2<*bnWKA3n1CX)t-T zZFO(W?9%yzSC%N>ShwS-RWl=|O(D9lXSYvd<`V-q+lkkrtuJS;MLuesiENDv41D-J zO{>d9v6mZ}-W#B?s_j<&@CMwdGDzyGpX&ae-I+ONE_AuEN_%~x{chsU-oNDup?|-m z3y6R0BWfM-1J>;idW(_Yz0{_OU%k^U3pgpPZ#Blc=h_MSuR2j3(G2Zn#7-`9v_)>= ze&aYYf*}~;yEoCTujkE-`vX>68dEmOkj*WYC%BF9m7$2!YLnDS9|CFUh;a$LWqQazo@4HO za`b;qZN!8`zp^ijBhfhT&ZLEj->P`BeAK02mzd(To^^WV^#EGdrE5Nr-qV5S+Hze$Pj!Es_jg&Mbe_ZTT0PSH0%I<#J%D?THI-rXs(rYbAonuq31v$MN;c&* z3DK;rXzoreCU-Bx)7m)|l0Hz`(?oaL#%lIPU8Hh9-smvy8~Z>DbJ~8(<3e9cA>_VK z8p6_z#tpS1jz^rU6@&{VrDd(i`yy=g^ov2y+bgDqE#%bUmT-j~gtRcpe((1^HChI~ zEQhs^Ec_`UDN*O6kh8e6Yzn#9L7A2ywpYGv3nN-S$ZVuKlWMEl^D5zIMbV47j+#t> zA7LZDe)4%=pK9jZZ{uwVnuB6N_x$}$#zr2V@WBO8(te)+2ZW|EGofUVf&8IxG4%Hz zWl=$2;7Kcm0MM|CHP8T5;!JDP{%G!LUJrt=KY7OUl?_nb1=t-Z0f;481MVV*Ac)gG z^qc?T8_bI+!41p!0^zZf4xa@MQI{-Ka3hX=IOx(V9M9mf#Wvne3k9wrL|`~%@C8R# zu!eD9{>KAjl1kE3%3ZsutggdHe!&_;35-s6JE*qeIcDw%8%A{y_F07Q;yP$_ z!;;T~f*(>ybS=3~w+^X^n;!sG60UVe^Qc}+r#Uy8y{*rEbSXN#t-UPg_IdKR5*?p= zCoK%O*}I%g@N>sknzcl<$G$)5bh*~+Or@t4>bd9b7>vk3~leQBCCRk!f))Fh$t#y zTbD2f<=MoBrzF9+x~#VJ*tKR{$nvZbgrl2FdNywQ)^TKUffGhg_D*h0t-6`GAB7BP;VKP0__O^J56CRi~SKI1T$WNqr7wms}d(Wy= z!kq5dQnxj=M7+w}WJn00+!iilqKR5R11 zW_^#F$If0Ot!TE_i()^{&j~>N94wm$(gEWk32y*lYRlvX&CjK@yWGt>)Zyqqzv|vy zwzY|c$g=nz1PscfzjYj8t_E@%C;6r?Fu4mSnyq0EM08h?^3 z2qn@fsqS6-d3QeW#5S0{ZC$$1gDONnLKJh&-j*bCf}Jz9GQ(1&vN2YVM>mf)Hcem; z)o@iBp$Kxgf$>nr%EAQJq5j!WP2b21OpImQx4iEtF^x8_R2?*~f33&i>e+H{NpInX z7Aa}7E5B6x8#u;>zq4w-#T2S@VH*?8$h!-)dqZx(Wt^!@%#bl-mx;JPzY$M+^E}wP zXkm2dY=HqN588aX&3vcwVk$Toe{teG|zLqFE{5M$42#4Pr zr>BT-7`l#RdVEjBP%6ukc!X`s(8zAqj!>Mz7$M}QvHJSBuyC`hOVfE7YjJr(+=DD) z<~l`cDSqwF?6TQZI?}Rch`i)A*+_~2;uvj#&Y5}NvLfHCq4=z81{+75qB(54#JLye zWK_9p8Gd5_MC{8S?2X>tJKC)NcJz#Ng{hx-xMpoxD@?ij-mW&IM=Y*;uLI(#MsjUl zc?N4BrSWb7wo7grqhlp2p2Hlp($MSmUwmV_be8sdqTwFiLDKDJjg7=>0G9e2;$`2z zh`-Amz7gI1Yb*b2EB{a1%56Oq5nZe?;|H$81tv@pdb(*lVvH7nj-uq26b_aH_m56p zAK<}GO&Zx9b{>mWR;5{}^T$ehx+J}y;28ETOoA+^eC~Wr>Spimnn2pd*E7D6Hh(jf zPW4Ji4I8a?M+^|PBo>I+8M#}Pm`8_>1Zhbh3K5PAtGQB4^eQzQcC59R%p+dvJ^M45 zCDy;EV!%Y2>paCzuya*ZSg&dyXQhT4@3E9d?XJx1<^_sm^v*}0>vp3K$rlA0-2Yk2 zwZU}IUWNQOB}9|_-{;e1A>Y`~e~W?mD+#st{L8}(<)U=Hjt?~D2ZXLg0oUYiqnFln z83NH#%DqemN|5atN-MS}{<1uzl2h5)R~yX^v;{#TCb(>qcCH@JFjsgHp>O$}h01W} z)~@rAo6@cj|mY{(_TXUm)A# zaO8b$dAcEY@MXOBFh|zp80?U!>xnMl}?U4L^~2K>BF>_f^lx7jQf-^*wjK} z2`$b&B<1Y+R^njJFJY27dqab>d?z=H-=nsG>URL!p|6$zc~Dp-p9LbgcB3sY$SUb2 zhXOhC-Mc9%?e2g@y$RI5!*S0E)8JsW@~Iqz*eB3UM^_}JO)9U1EBZZrA$#q0J zUnx_w?t_q`)v!@U-xVXnp4=t5hMU!>)#z` zXC)}?*Ka87qjS9*>NhGe7i`#13I445jUJCz?QF!wS5O#h&1F2UGg8uhyjav8ma$Pp z!-*Z2nmqqqPDQA~G3F1&^0%hqy54jQJv@(l*5S;qS>Vecxayw;raucv#*!?7l2scJ zT95*geyk|E9(eJDmjQ}@MuETy;edmyOKIR`QMh(y{(stg6R@VTZCe=2QtTiiozkTg1*H`QQHV(?1r#76AfO;gA*FO; zL_h+Bq?ArT$W;WYK!|`C5g{O*(j-CxDW#Ae6qJxeq!ZZ@h+9bFzr6R|^Gd6}|JHlg zbMATP)6YO`*jan+x#pT{&N;@o;kc$NsE!+o^&8oXd4=5u_l1JmhN@JNJWWojbN{fv zbPO>Dz!=GoU~?!7SYCX%h&-L@w77E-yre4JC!`i07re<5Wr;vea}WvrTM*-yKllj^ z^EkRVGLkMnR4XJU-3-8L0nT396QVw&JadmxgTu%kv>MT}&rB2V^dhWf zRKtLDs~61tuE&&)2*B>?d4*Qy9&ymf!ft^ysB&n{$?UY+(t^N+^nJxmLW~P&`1rLT zyW`u-Rl!TYzZRfqW$O95_SwKMFv4k3HJM}vsGpl#z!#> z8Jopc!o;7@T9Q~726Xy-;SsoQ=n#ZWDTZ^{7RYA$px&%~U$Ak(K>mQXv>DDVmOh@M zaS0dp>MXRi41Wz}B~`%*InbhwP$&0opR%Z7H7Amp_%0J;`mp>RNmt?LQP)TMRy)!x zidOJ$pWJZn#J1)#Wlw@XH^YAavNC0fKyIv!eJpP3&gyz6&}?>IBJ{YhQML{ENF znjS)ay!G@Ae-GA;QP0${!iN`gNbUQBZ7}rl zQ0gRlJpl7#7S&;nbZyKk<7IHr!A8ivBwWas3-#!p&oN$qgaG#4Zn0cxAXlEcc+Swz zuGc7h+Lzs}6~y7nFm$j}YK&qY{%b5%ageABsm7fUj&f3nTcY_+8(>Z|c^T7xDW1O) z6=29oXmFroC&?^%3cd+uRTDd}PArE1f;CDc64TM&RRcp;>Xq2E8N6 zXdUhIckejb&j<1=bx}6E2n%;b_iUa=Q9WNC3T?9Mi6zvP+Q=K39HOnXxstJmm{bZI zaSwyh016$1=y)UiP&b)Q#FWDB0_SpAk?(EAdz&!uAWxy&NUFhY6Uy>ct_}vj&Jj53 zw@9_?dKxs*jU&Z=!UNf@xpZz|T}`cWt$HvN_}U362HEmBkdr{Cb4Yv?k;fvz=EO`@GA)gqdlCwwY_Eznt@#F0RWQDwRNlN zuGUA^`_r|T3Ut?v_7*!gjl2<~{C`aU)!$-I*7`#P;^w<{KPpZ7xXJ4kX=nx>*=EsA zi%VUjVs4V4zT-FO=U1m!FZGh^^NPFs>bp^kzLMV1R$Fy65$$T`a=X=5b8FvN+vdqu zw}R_MZjY-qP`7=cdH=3bPi3?gTnVK=09%F%WRq9~n;#iqn2Jq18K9ek;_WYX0RB!Y z3t9~EcYIV38r)c|<;Ab!NNGya?1REOcG~c$;<)x2R%=Z=am__G5B_4wDd{^Ml z%vmH^$acsSnaq`G*b7;)uK25>mAioS*YMQ0z=c%!ECbPv>9p&S&Y578I{t*v*v5j0 z{i;jsQ^NA)NuriPFV?a0J*TK1T}OI^p%=%ycnd1huA(bG0XC%uv+8NTZF{*POB@%!T&F?a*k_EK!&g|o%UXK8A#MF*Wh&>+6G@WbyzGLBRY2g}a_z^@@Q z&eYM#UMQa-jI}O@i(|+JS3Kb?&K2TUu;%T6!QqRPl1YcEy?P8zuMIw zCWj5Z;b_`DRmUy&_?!;X|39O~|NOqR1+6^fwGSYvT#guyBzSRCqm-~%d z5Ui`(PaAnFdq(zmclY<5xZ02s9E_LoQ8Kx`=uPa(hdl(POg17dJ2UAHVQCXqMTlUx zBix}1p~v}o402LyYmcFHCGne1W3ipwKqASAu-RY58P56+AXt%!^QjxEaTu0|+M8jg z8$pBiR!`r{_((g+bFNZ3;H#5_Aj|cgH|hMf6VEW&$G7kP&3MC^{#EOEQf1aav&Vyw zIDMWF*4prB`<`6Aww29T)p#vGO9vC*L#U7|rBP zzvYhNRps;yd*!X}zlFG!ze%ia-`49)h`M^;$K{&tGJku8kPz%cYXVn> zQI9+WA!#1xt~1vBk3Sqn{^QLeCqL*PSaVmAc}NZNoVw)byJHJdeQDf%s#NYF^WCfH zEy@D&6LJ+&0%EXOGJKo}DhFMvwtpP0lzsv^=MB-M3PKLR?lb$S86AJWaoK&KBzO>! zXDZ1L7H=#FjPke`M!%$HnAqYl_3p-Aab{a%T zlgUj?u?ZSfv&T~kCD=!p@p_(56B7}TjZ7*vWy%JE`70(mmynyoc@G=Zd4{K_T5vy9O7gn}ETpgSTm_#F8fJYa zQ_UnC@kTCm#rB&Xloicd)$z|3;-4(y&?%U{uUQUV^dJIMphOa@SLBTyZTJ&Tt{YyDLR6ZU8R<^P?b>9QQ&%Pbit^oZhX zp@gL33GBvh#&-W2q_Q!6^oj#+9sI`WC*0C%M@z3Rh4~n}A9}uleTs>@p%)cae%EaV zAD=II9F}x5+dINbwCdf!zF5)CUH~Q^49eRAoAai3S_#c=W{phaq{_z0W_b8u!yfZk z;+E3qgpyY(n=Za}TQJc{8Vgt1wk!#G16SXulx1O3?F?6)kEb{SX(;kPi zDN+;8VthNPcQBzu;N=*~W-b@+z3ETVsp=MMmH zbfBz>p|lKgk{c8yiMLG$-Xftya;a*Cu9CO;|MW)s&$_{X&T+A+a>ioWNP*L! z3b$EJhgL*Lw1=Ato)8Z+n3;BlL3!15uwKga{0VXwp1WpI|JKk|64%b#-4(dn}4Pr`wMdDfdloWc1a2<>Po0j5bQ?ka;6QYF>5oa1r zm48a8e-KJULn@`{TJm)+VT?1d;7&UsTzyywVoFc_c2}n>lPp#gsYvCrX3>02esNR= zu|4WcA+}mCeByXHQY3I>6n&S>s=LGWObJ1Z@%4CefA>%yX$FXy$p8>Fa56Uak7j6NUHs7jtG$_2DGy>!*Hb_zUI7usSX#qbxF5QSVW}G?TuQ9 zoTDdd>1K`4o8>%vn(|g9zui|+Qwg=djWu&xA-1Zo0Ub)YdmBy&I#iyw6PGzcU;VynOPg&xIY5-2eiRT_2gw zClA{@S7}KrPz?XbbbyfK@9odS&sqlb$skt4%ip$8H4Li|nlQITt&AeHwd-lX=T8mv zbQBSH3sKBvq_u(ld267<9(8i5)zk!h!-m@gTfXM=n#Q?6Ze zRImg-8FDBSVP;%Qs25bz#rnqZx6BHL-uMDuyao5eB2sL`G#^Q9YV-wy(1Vx?Q~EUS z6?nm}IQ$|xseuU}ramPPodXnwOel>&?(_dAH2*QC3<3ARoM8a-g0B;1TBV@Xgq&<~ zFjo+Rz%ue;0IP1&D69{~x>rGd7YZ6XPX*r*?~EB~cWuV3eLY>3QtIb~-$0mcsXaUC z99Zj_N4c@^L9+XIhM=DdM;6D_w{SH}$-JZF=4Fypp@(e`nWwiX`vl}y!rw7Lf=%KbF&j5#o%Pzgo{(Frp2O^m0!pD2K(`HW|jx$DZq&l z!8g2vETRc*oIJz&ESD6wy56}M-QG_;^RXFLyTkM_=pqM2idAjWwZ^aT$#rOu+F9xG z1PziatLg249~FNDY$Q1%$}30xMUO@Bk}3@hNdaxTu~b=CgcChyitu9XJmkFRKcT06 zH}e3HW6I5>pm%%uYgr1J$!6Y2ep)(>z_l8n)2Q}v2tSgvO8iY+B4LOMG1qS)m`;0?WYw^puq<8iO(4$X$9g=3nMr|IM^KrohSPe z-MZ$uusx$mgn_+D_zzv89I*knihMi(H^_VnUeHYjR|Kk$kz}YCa~D)brvb4ynWq80 zm$}{f`TW{nu(iMDX*)Ibj3mzP2+`Y`6*jw1x7ohX8sbOeD;rpu8fCid0I%i^mt7 zK*aOOF2^831F=LWJ~xS56+fIL3~HsWDGi%R8P@0??Urf*(7*weg}z794&+ziDni+$ zaEvNZLr6{{TJddDoD;uOt0|>>+u?bQimdEqSI-TeO!CDeL58ro5QLTzO;rv~tP6^a zcxj^NBFc8<4-n2R!SWJ}lfB3u{l&%~s@^X4aj(%z3(XjrB^s*DHbZ&ZYlKSBy-5?c z0a{zZ#;njqsiZ&7*M($_>Mq6mkB@H1@C*~Kzq6x6?U%zoE`$S)#|-V7%|h+NmG>Mj zG?#U`ro($Qx}t{PxccLO0f>rzyu&xVl`10vv}k;sVFC68%;HY+oJALKa}?m$=E88A zWQZ#Hg}I;^MEzsFbmF57=Nuq3{(ZCncJ)t||11|iOu_(gTmd`!MuwC_Dt7bH^u@_}6BCna!T2(83-gv)f^nRb1vK&rfYpqLM-0wiqXIZ?ixPJ4w zzH4I@b()}R$-9=agTp7#HoccQa>ndUG4IS1q~HEyKTm*~|EBfSAnch;_4L(=Ej^;% zJyQ-tG2Waf9;I91cl`*HR^GU4n+fw!>6*iVy`}ADQF;lR*3sI&?mGzBVH~cUyD%!s z8jDkWSJ_HcVfx3|^3BX>=3|1jd^zwwWC4uTzQ17P7Vr+qWsjLDO~!d=1GtCQ$ zP1HoL$|o6;ULH2B#b)y&z~mQc^?ga19&zhQP0YpFJk-``Ms1vig9Qxk-55(q*_U86N2)SY2a| zuO5rd{;|Qzy(sGH&blX&Zmo|Ri&Am}*RtBC4(6`f9ezIlm5Pd4fX}HBW^ zQ&prJ2FGi@8sN)io>z(0$++{(ur)Tk6wTZm)$6${<>erQ7Y0-_&1>s$6cols=)33+fJnjp8Norz!Etm^t*cbL zV}G2f0yRaz{ohg3)Wk}(xv`_O?+0DlDzN*nhi$2VXk_0Uw)0#l@#5Js_F)MwQJ z>K96g|`?uI`&O^w}r>*7vX4@BP5xKeCxuw6vb*Eb;Wm^851*-C4_Q@;7sKUidV}{A%`CvsMqn;P{=1{U)rlK6?{nhfZ9kB{-)UPwDR{ zc15H%`5c|)wjfh*8se2D1iE7oHEsc0QX3&9~XdIgNncxhf~*~c0ghmNjl28 zbTVrpF{J=bzYY6&WI6PSy$fNrcRixhlKg6QiR(ewFM{6~+PvT`d3^7%P*StIH#vcGP;2m4%&=V&!zy;u##2o+spz2Nf@jaQpi zo#VBlsy-Okie3gWljbdBcC1b*xfeEWJl|-vFsZ)cG@X9>cx9SfZ5sd0keW zPg3q0XDr}-eSuqzRtvDmi>0HYc4fX*E9JDL8iTEpmmNK$@Td-XaV{w2PScvTaPdOA1Y=$;YJq z-3|J}EUQkGf{!GJ_5^h3@lq&HXGUz3jpi`bN3E0}SBoec;PjT^&C>3^VZosk={n>q z!cA{|yB@<4ktaOW1Vqim$PsQbw^}Fh_EE7_pRoWQ;-#d-j!L4;K&iOQh?gI+dn8^(J3)8_>vYHHlXfmjh)Z!fB|zXXuyX z#N$(QYXs*B7YLW+P9??@VwE%bFgZS?SGZe)X2#(K@hikTulnxPtE$*uh*cc>O}M^x zx9hEm&Re62v{i>_YKNfmU;3BruQIuxw>)!Grsa-8z3_@7o@N^lCio^7C0;7N-&Eqm zv(w!=dvMn^@QYg4g;oBOVSp1^LNX*PS^Zu{lPpvv2T-M9pqb;=wGhy9f(Jjr-wTdK zv&ihl$MoqtInsoufK{1Cei!h%$|Ii4vL-B*#sf_mCY-{o0#!i^3kCD!sXy$Vpuda+i7w8K!`kR?KI=uu!U|{{T5>EDi^FeQ(K4^1H4sX+a1_qR;?3ATEmV?`3`?1b?O}2M3(npFGL1KYNg@#ULF}gReOX z&IB+{>KR?C%)>!lSQ+q_WC2~eX=WO9emqX2!2Wa@awk(b0Q4>+M4*dj%+_`xiG!T8 z5#prUPnqv!Oy1EOFg17a3+gARFb){PDDD5i&i(~Pca9;~!`S$gK;gG^q=rxHdqBf< z;Znz5l0v{jn2B{H51)7$h=B#%n2eHd5RMOeJqxTws+cm9q`Cna zw_EY1S9j_QaEa9Q=&uRUAX!;WUdiNmhhl{TfN-$|rx?}&`#BA+1{L%;OO6T|q%7f0 zEEe^64@s^mnm1ET+yzCjW&nm1zTnl4CByd2THZZx*<)RXhA|%h^XurJc!_`3p$)?3 z2jRpMd`yZe+H9bz6vv8UvgOR3VQbn%XN&S!JVVPGs^r~FFCMp;_oP8e<2%6#T(Hxv|7+IO<*n{Ea zV*CxAK;c&7=m#Fokrae{Oo}6HzHBCu(FYARaS;uGO^3e{Zw9t@o}QGOzzfq1{jREd z9`|K^|6!B+`})S9&y7C=ECa&W5!=KDZ{d&!lp_uwFq_c?nPjn>&>ZZa31O1!)fm{S zA;b?*(Qz*rp!SFi%}1W8GPD*wSa?|?S{Nb1T-?&oHwK(a$s$QTzB9aiUH1Se$^MJ& z;-7Vif8N+9u^ICYWc>n-7mXO;d;dvEZqW0fm-wfG79e&ac3yM}iqaJ|oTCe8ZE7+* z*jgGwWbFK+dJg$1O%yJNFCpMs2Hg|+-YSvD{qez@`l@oa8CTWU%XvQZ>oHSTuczD$ zgom$cAfnUcg7-fr`atmEZ<6A!m_vwbR*Zu5jnfi`Aa2LKK2 z_pLX!DBX>;A#6KnXs>MYuF*3z#U<6=E%a2dz1zku;TGZB9_^&9s|E72D^H#W9S84a-swk!?t)%&^U>>M5b{dx zf%4cJGeW!4l2_a>SNbdS)I%_5*B$$C#N5(xevZDB6%Jx1s*@0%yCwelSgWNOd=%<_ zD%GCqUpV*+o?J9p=PhY`+r0G@(aB77Undcw+w@MqPG?0?67QUnES0WnUn(Vohv5De z^ox|d;C^N>qzDf?m?GYNu!x6VT&YdrCm-1Ae;omiHF1^Sg1!=Pyvb+;rW1(a8FXTR zUwtpL1y6pb)^IXe=CfUBqCuVSZDgzJyNQu*jc{Edmsw;-`v#2w-iHzjb`v$&uu{^V72!3T#YQ0BMbsMe0oPkax< z@v}p1|G^ILFL+M*oF>MWZoUxNl4L|g6cM!4=@->bEs&GuCJc;b&?ZmmfY~9lLx{xI zc89e^ON`yRXQpQu3Rb@SNP6`{Q%ro+E*d^8PraA8*Vk|S6UT$o`P}&5f2^zfi%t_j ziPlYofOG~s3oYB-fRGzt%k7H6uouEIRU@eDUk&j5SPp(Lh3++BaiUS0b$cR0^p?9K zze0!_7<`e9Y;II{t*vvC18i#*m2-$s+)g_2^MaE9p?>bKIn0|7J}K;8gRStm19j;H zRyJXZzdQ#`<;Pe!tgi34bS?-S{fjEawgaVexjR7M=+GBdzZg9ecjyV67c_m=5y8Wz z77snwO#ob=N1iUoezIwLJY+2Gk+$%usU8@pg3L3Q4!}7@fk^0*q<)$V(Zuvv^2#te z?1A%>J^^XON(`tqR$_R;lEhb7%~=dDfE+;f?T~hm5+5lT+^x(UX23M;zBRwa`W?iMY- zscFTI%xDo}J=2}KP)h}tlGS}vqugX><;{Gd6B}#PPbY?-xZxEf-B1ISUG@#)t$gj* zZ3>fA#AKLkFqk^WFi6{bTIB5^cunJPzB0(!f58yLs?pL4iY&vQMp>&4LPoL|Ox|Up zv$Xs+BsgTcKB9RoNow=;44*n#vc0Xihjmct?6HZ*SMM&|PYu}C-PCk2eost9-u5N| zia1#lYK7Q;RA*hnPDO(QKG?jCP5ak->~AP?-ouB^U7>5BR1I#|(6+of_1qIn=Oa=8 zJLNDvBHvs0Qgw{O!9|O}fDvW_Zk=?a=Y+Y3dpWo1=9C)cC$To)(cG>d=U89fcQEPJ z^TEl98-dw2rCY8{)G>Yuk4TMJ{FbO)-uJSrOzicdO+J+eVz#ndgNUS@=30i9(7LoW zzhJ7)Bh}R!FFR#n)_R#XRVV2$zA=?m1BAdEbOqFPla){X(O(PG3iIF5lE^3N@b@T( zJ8;e9(1_~A`56_m&m>l_7p+6;z(M7wDFBSPYFumGJuSuhbUrCQn%A-X*-^r2)}eCf zW??8ldfMEhalq(>&?aA{P_8-^vw_s62;ZCB#f9>Y24o+Cmd8U=teQ+lDLH~4=?PD@eLzwW>g3#*GQRozNg(aJ z-qX|JVclkq+U{2#hCRm}sH<=7WnhQ~-PO^Ct77m+>wBwHH=y?M;<|`(0Uxx+PAo6yxqj1vVGBJm z{3y}+_K`ruZ3pw@dG(-r2S-cw?_e_laur<2%K$ut(Y&7C#_)H=7TNKG?xWS8)TEaT5;k=>bi2CLJ9NlT1uO0FxP1N*YRlnb z6zk&b%Dyx^i+SG!&dZ-qTzt&CVqf2EOJyC4YI4aV6_3K-M;~~UscTf~g-mJRar>Ud zkz<_OHO9$%Ufen{r!9Nw(x%Bntixdte#81`k2bccW`M!!jHtV#tVem9*5*6NC8Zv9 z%kQ2fBN-|II4IpNq;$&M9lI9vrw9?p`b}|532)h0Ey@Gw#y5{s`MEpU*|G^{hO%rm zvpJjBla?KbNsAjHPsSNK%%59M@SN6l6uH6~0-WYJdVLlj5y#|hps>`O5>AQtsU|cy z@tB~N)f^#I^z6-L-bHJUFT}Lw^DL=}44r{8FKg)WPYY#9g7#<^KzmToeG<})f1Akf zY4CF3o3j>Y)W!RtUX=x#N?%@E>IMU}&Qvj(H-%pVcQl=gdPdSNhsn1B0-_`M7=<8h zb`-$k?ajJ~+C97!xk9Q<4Cu`78(@=+lULLb14f)KT5!`$DXIj&R;gUisVdF&oVWNA^9Mvo~7P#J8bCWg!Dw6$VQ zs`{slS%iq6=*{rBVB`KW-DOF?RW=|M_&jzbajQ#FY*Y6`WrNs+lEV*9Mh>IXLS3f_ zbw`q)?fp039pYdEL+m%rK7L91y&Wa29R(A6T5|&lM9pK%ww;)NHma9Vbm=VTq)93f zEq@8B5FIXBArSVKbY*-$64-ZGawT~y{Z~ry@3odtiUTRHVsxeFqavhByvV}aGEnlDtNhu#z_Xt_9ara+`0!>R+7KS| z=dLh7t*BFN*{f|&X^|`N8bn;0FmJ-d*74xX^xUQPYS|MmLB2|kY!`)pmy4iLpF43>md<+CFeRrYI%0E*SE3j~coJL;XBW<}c_HB2<&AP+cZDK9+wiv#%x>z^HeDU=1 z9v~WsaQ*n+|GCx#1@&2z9Qrq4V)n^GJ~!=LDs+MMASIvZ+HHDEd}we><8}CPI#Cg} zEJG#*?CCVkFD}c_0T>wB)HhthRU2@`=Q>J<&R5Oy+LwY{!2gg9{nyqk==i(^n+Y^h z=a*Y>tsu9M_)R&qX&k3Cm#T+R+LeU&NAJAB{aPwNmB{xz7$&zhFsR7x4zo!>tR3E> zz-*4_A=iuqqu|hQ=P@5Gz<(;A`o)j^et-Nc&hU#L`#-nlFMjN!80#7>i8_X&Pbi`xvUT!ao4=TlEi-xt_Jme=x7zmj5^vQWRwhUl&H^ z!@5>|C_5*5cpg$l%IkoQ%Uy!IYxG2qDk zL|qs?-*jBKM_FSGXm~u_c}iY!wZ)9?%ceu^A(vSrq1#69wqs>2OJc7TWsE67?@o=o zFATAH;sds-_VM;pi#pYThlO{WU5l+Y#Fx6?@R=`h&r?e&_L8qyEjL~6eEUj^&lc4F zYkRXQix={(iFSNBTh<`wlK4c4*o`8}Pdv~EWOi?fwNrR$S&LZzs2_1_@C;3Y-plXB z`wECFDtlg4kyUir_eq}C7BN#dB& zQ0*fdZEo(%9w>1zF3J=pSbpO979J2rUKJ2fq89cn&s*hj~XiWxUD(2D|akDO^rET9a(z`Fg40P@VusGn=~J^=ykI^#iO^V zr(q`_@U!G8cKY3`tBGZE*M>9Y0V8@U#BC0JNDGpaO%}(Hc}#gnJa0zvIp?++Jpr|E zSI(Qat&}A&$3eK$f6z9SVGsxobV%Y#9yfMaQ)r4&A$ss|@VDr#aL}QezIk#|6geJc z$VbW%zMZP8Wf@wsamwMTmd%5*EUr8#9W`GVAR&jIfzEwOt(x~(#G-Z46WH%IK+lLW zguaKE{iu~O1@J*ROV$FH4Wx$-*Hc*wV+o2prxwh`9TQR`&_-rzcs3|?B`QR?x`nhA zb}j9oO$C&~c!6fMG+mHt%bLAlbQK-d*C+;xI(_MPCD{luvIalCgYZeBDL49XOl~pf}wd}8s zD!T*0HpM8z75$|NM?7bq`i96~t$1?EG+>~`(V6VgWv%>f&m7NM>2Dm#veeJqRI3ah zr4dngg#**Np(CZyZhd0A5^-Q>H8Q1+RJf+%DD1`8z*W*780sGA3{y?F>FyTT--Dfs z#M_0ao_#U=-C4(kT9v26f7ZExNBCp={y>!d|48rK|Kre~F_1z3obC55B$WUz!k{61 z(e4?nkL?R5uLBS~wJJkf{%h(jmVrA-1x{22Y_O~CdQ3H!0TJ4&d);Md#R>8nl#^*E zj*zxx0A+h;DEH*b>p84J)#|@l@RI*!&0j3}tG`bd=NC)<2uSkxvgAmvSeHA$5_Cd> z&R0R9RB>hj&=G@DO=!-jR0wfx03zjH=rT&9zd7HElTq-??Bt^v#=%OS3N+= zvN`6x%ps~6bV|MkXfZU9WpDU55fl%Out2^8U1q&Gaubt*YEFZ%CmZEKtvj@_8e}#y46`! zt?T;q5RL3-Lq$<5i&iu2L#nhR+LX^7@L3UhcK`OV^lR^q7q;*5%07GdSob-P^!jri zQUAr=^jrTI|KYzq+kQk;FXK7Tu>A1?2L13Vf95 zFJ*T#tI2o4i{}`_oR;dm0dwg>KJi{AcnI)$fJeFq1h8)O4C#8JA47;pW%@VjynZj^ zIuI;gEljt9%Cd^M6KXo~K_hMI9ZzRRoKkN<{Yke2T(~$w$AP+DvF|Oo8IYi64%zlk zhf|d&rSh={vsfU)GK+D2`gx7yziFdiX6^rGWq+BqFSGWS-T0Rk`hTj>ndkYNU(@d(4L86VcG83^l8eLUDFqDJtT$=IF! zK2%l&RX|C#a6YesQzX?XCQ?Qq2df z?X5oBU49Gd%rrNC@X%*ta`VWT%eBfi?(1?RISQ#P>&|?=pVRDsBDF|Kzn9kZ^UI$# zZl+qm3yI--U80NRlt1 zj}N|?lp|{ltH;_qYI_ctG`KFh1Zu7A(~&-feWQJOJtK&f#QinFR_vVH032Q&3|7P>8Z9xeN-YU@1%t91fGM+39z>On##M{8rBcxliGJwa_(MIrGB9DreSmrM>0 zu#cklhWp+K5HaP;=65r+Ck_#`y}_|12ro8R9bSwT`GM01AMc300_ycE|7|kD1b0kwynR2x0MjL zK`}EF)J}-w1+uHM;uztMC433`xv|(JM(EYdP_2jDDP;N}jC1QJ?!471H5X!%P)7@o z4x!U|lmyoaw0UP$t|EWSJ-Y8EDC^SBXC0f`#(B`;iLu$+<%DNwzbrqcLi+?<*30l9 zx5CT(N)5N&dV6Y)#>GuJ7g@i2GP%Lpvo}P@cFu20$gEO@X4jD zUBA6ahOb#RAJ-oxh~06X4CR6RBtl@{_6+~WWt#jmPfl4C?y=9IC+53x23=@dXZdFc z2Y%e>v>~3w&p%jDa&UdNQc1J&VO__=ae=LYX37>B-_Vqb9`0!s-@QU|CPN+%24;&M z=5Q8*JDyZcS=LkJ#aOUE9-XIkS1o#P>TnmDGSq~v>AJ~cM@fbcEg*|zDAW&R==O$5 zb~@bcHH$6@-qorfi6oTppzbHarguQ&3Inq@RRP+{} z^Iqogr2xNo)n*#TRjj^+s>3D$2AJw*pTKD4KvIufBGuST?KJA{!@Ef}V;LtZPm}uY z|8VB+X_|pxT0Jaxtj*;{q}0eW-J@!hyp;*-j|9Eze$g(F>>7LJ8J_!`lSncK_1`-S zJrkZWWtaU*2-!F}g1|1lg`^{WRNhn7##DhbfS%%{1?iWfr-5pXeKk40%J)bs#VDMT zKgp=NQn)MYHhl6?n*%g`GhT?`>zwDMBCIPMmnZ@;=nJM!%0~!BES7l?kBrdtV!01~ z9VLHn!SP1+<6QElo#rK7&RV8|_160}j}jUOwZw3gU9EdPe01 z@bQU&W`ZDSl5XxdnhOX+E{n|0%q^fNnord-Hb$y_r$$dItB%gmr!F7D4iWGznGB`a zW>IaY*c!r|Z}3MQIsvsO{9KRT1F0r3v;$P?RFez)PxhRe&(&wEOcW4GTCi*Dym9;M zyd-MV^T-uJo+?G=qLW3MjFJ<0vuBw#3yoBR-6s2aw5j%&2)vIOp8AT_mtaJ=W9>O_Qik8)ewI>2-*PZJfo|Mnzx&t2 zESJ(X#CO7fqa*KFt(9EcdaF0y&&B9U(ZRK;>Uz$0Z<_Yl-31sCrB{DHh{*r05C5&Y zMiHAbA_=&~R^y180tOxX-CgDemCR5vOhJ$f_cb|4be zvRD*(2c=z6UkBeAS8EviK0BajAe;$wEI*RK{y?fL1e`iq(xnYT+VpBXPfpRbyTPi6 z_(Rtzv>p!EwmB1=5MEGa7_x!c=V}YICl{_X-P{MUT;LGi!{Z4Z-=!Jq3CE@ z_qz7gA0*hFztzHgPW8b5Esg#+k;~7i$N7os_J{C>09Z5~KA+Ip$7;?W)SVH?�R9 ju_F6_a7hA+#LuS4^tU#uf + +Sample Waveforms for altdpram0.vhd + + +

Sample behavioral waveforms for design file altdpram0.vhd

+

The following waveforms show the behavior of altsyncram megafunction for the chosen set of parameters in design altdpram0.vhd. For the purpose of this simulation, the contents of the memory at the start of the sample waveforms is assumed to be ( 7, 6, 5, 4, ...). The design altdpram0.vhd has two read/write ports. Read/write port A has 16 words of 3 bits each and Read/write port B has 16 words of 3 bits each. The output of the read/write port A is registered by clock_a. The output of the read/write port B is registered by clock_b.

+
+

Fig. 1 : Wave showing read operation.

+

The above waveform shows the behavior of the design under normal read conditions. The read happens at the rising edge of the enabled clock cycle. The output from the RAM is undefined until after the first rising edge of the read clock. The clock enable on the read side input registers are disabled. The clock enable on the output registers are disabled.

+
+

Fig. 2 : Waveform showing write operation

+

The above waveform shows the behavior of the design under normal write conditions. The write cycle is assumed to be from the rising edge of the enabled clock in which wren is high till the rising edge of the next clock cycle. In BIDIR_DUAL_PORT mode, when the write happens at the same address as the one being read in the other port, the read output is unknown. Actual write into the RAM happens at the rising edge of the write clock. The clock enable on the write side input registers are disabled. The clock enable on the output registers are disabled. For the A port, When a write happens, the output of the port is the old data at the address. For the B port, When a write happens, the output of the port is the old data at the address.

+

+ + diff --git a/FPGA_by_Fredi/Video/altdpram1.bsf b/FPGA_by_Fredi/Video/altdpram1.bsf new file mode 100644 index 0000000..d75db28 --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram1.bsf @@ -0,0 +1,173 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 256 208) + (text "altdpram1" (rect 100 1 167 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 192 25 204)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data_a[5..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data_a[5..0]" (rect 4 19 61 32)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 112 32)(line_width 3)) + ) + (port + (pt 0 48) + (input) + (text "address_a[7..0]" (rect 0 0 89 14)(font "Arial" (font_size 8))) + (text "address_a[7..0]" (rect 4 35 75 48)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 112 48)(line_width 3)) + ) + (port + (pt 0 64) + (input) + (text "wren_a" (rect 0 0 44 14)(font "Arial" (font_size 8))) + (text "wren_a" (rect 4 51 38 64)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 112 64)(line_width 1)) + ) + (port + (pt 0 96) + (input) + (text "data_b[5..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data_b[5..0]" (rect 4 83 61 96)(font "Arial" (font_size 8))) + (line (pt 0 96)(pt 112 96)(line_width 3)) + ) + (port + (pt 0 112) + (input) + (text "address_b[7..0]" (rect 0 0 89 14)(font "Arial" (font_size 8))) + (text "address_b[7..0]" (rect 4 99 75 112)(font "Arial" (font_size 8))) + (line (pt 0 112)(pt 112 112)(line_width 3)) + ) + (port + (pt 0 128) + (input) + (text "wren_b" (rect 0 0 44 14)(font "Arial" (font_size 8))) + (text "wren_b" (rect 4 115 38 128)(font "Arial" (font_size 8))) + (line (pt 0 128)(pt 112 128)(line_width 1)) + ) + (port + (pt 0 160) + (input) + (text "clock_a" (rect 0 0 43 14)(font "Arial" (font_size 8))) + (text "clock_a" (rect 4 147 39 160)(font "Arial" (font_size 8))) + (line (pt 0 160)(pt 176 160)(line_width 1)) + ) + (port + (pt 0 176) + (input) + (text "clock_b" (rect 0 0 43 14)(font "Arial" (font_size 8))) + (text "clock_b" (rect 4 163 39 176)(font "Arial" (font_size 8))) + (line (pt 0 176)(pt 181 176)(line_width 1)) + ) + (port + (pt 256 32) + (output) + (text "q_a[5..0]" (rect 0 0 49 14)(font "Arial" (font_size 8))) + (text "q_a[5..0]" (rect 211 19 253 32)(font "Arial" (font_size 8))) + (line (pt 256 32)(pt 192 32)(line_width 3)) + ) + (port + (pt 256 96) + (output) + (text "q_b[5..0]" (rect 0 0 49 14)(font "Arial" (font_size 8))) + (text "q_b[5..0]" (rect 211 83 253 96)(font "Arial" (font_size 8))) + (line (pt 256 96)(pt 192 96)(line_width 3)) + ) + (drawing + (text "256 Word(s)" (rect 136 58 148 109)(font "Arial" )(vertical)) + (text "RAM" (rect 149 74 161 94)(font "Arial" )(vertical)) + (text "Block Type: AUTO" (rect 41 188 119 200)(font "Arial" )) + (line (pt 128 24)(pt 168 24)(line_width 1)) + (line (pt 168 24)(pt 168 144)(line_width 1)) + (line (pt 168 144)(pt 128 144)(line_width 1)) + (line (pt 128 144)(pt 128 24)(line_width 1)) + (line (pt 112 27)(pt 120 27)(line_width 1)) + (line (pt 120 27)(pt 120 39)(line_width 1)) + (line (pt 120 39)(pt 112 39)(line_width 1)) + (line (pt 112 39)(pt 112 27)(line_width 1)) + (line (pt 112 34)(pt 114 36)(line_width 1)) + (line (pt 114 36)(pt 112 38)(line_width 1)) + (line (pt 92 36)(pt 112 36)(line_width 1)) + (line (pt 120 32)(pt 128 32)(line_width 3)) + (line (pt 112 43)(pt 120 43)(line_width 1)) + (line (pt 120 43)(pt 120 55)(line_width 1)) + (line (pt 120 55)(pt 112 55)(line_width 1)) + (line (pt 112 55)(pt 112 43)(line_width 1)) + (line (pt 112 50)(pt 114 52)(line_width 1)) + (line (pt 114 52)(pt 112 54)(line_width 1)) + (line (pt 92 52)(pt 112 52)(line_width 1)) + (line (pt 120 48)(pt 128 48)(line_width 3)) + (line (pt 112 59)(pt 120 59)(line_width 1)) + (line (pt 120 59)(pt 120 71)(line_width 1)) + (line (pt 120 71)(pt 112 71)(line_width 1)) + (line (pt 112 71)(pt 112 59)(line_width 1)) + (line (pt 112 66)(pt 114 68)(line_width 1)) + (line (pt 114 68)(pt 112 70)(line_width 1)) + (line (pt 92 68)(pt 112 68)(line_width 1)) + (line (pt 120 64)(pt 128 64)(line_width 1)) + (line (pt 112 91)(pt 120 91)(line_width 1)) + (line (pt 120 91)(pt 120 103)(line_width 1)) + (line (pt 120 103)(pt 112 103)(line_width 1)) + (line (pt 112 103)(pt 112 91)(line_width 1)) + (line (pt 112 98)(pt 114 100)(line_width 1)) + (line (pt 114 100)(pt 112 102)(line_width 1)) + (line (pt 104 100)(pt 112 100)(line_width 1)) + (line (pt 120 96)(pt 128 96)(line_width 3)) + (line (pt 112 107)(pt 120 107)(line_width 1)) + (line (pt 120 107)(pt 120 119)(line_width 1)) + (line (pt 120 119)(pt 112 119)(line_width 1)) + (line (pt 112 119)(pt 112 107)(line_width 1)) + (line (pt 112 114)(pt 114 116)(line_width 1)) + (line (pt 114 116)(pt 112 118)(line_width 1)) + (line (pt 104 116)(pt 112 116)(line_width 1)) + (line (pt 120 112)(pt 128 112)(line_width 3)) + (line (pt 112 123)(pt 120 123)(line_width 1)) + (line (pt 120 123)(pt 120 135)(line_width 1)) + (line (pt 120 135)(pt 112 135)(line_width 1)) + (line (pt 112 135)(pt 112 123)(line_width 1)) + (line (pt 112 130)(pt 114 132)(line_width 1)) + (line (pt 114 132)(pt 112 134)(line_width 1)) + (line (pt 104 132)(pt 112 132)(line_width 1)) + (line (pt 120 128)(pt 128 128)(line_width 1)) + (line (pt 92 36)(pt 92 161)(line_width 1)) + (line (pt 176 36)(pt 176 161)(line_width 1)) + (line (pt 104 100)(pt 104 177)(line_width 1)) + (line (pt 181 100)(pt 181 177)(line_width 1)) + (line (pt 184 27)(pt 192 27)(line_width 1)) + (line (pt 192 27)(pt 192 39)(line_width 1)) + (line (pt 192 39)(pt 184 39)(line_width 1)) + (line (pt 184 39)(pt 184 27)(line_width 1)) + (line (pt 184 34)(pt 186 36)(line_width 1)) + (line (pt 186 36)(pt 184 38)(line_width 1)) + (line (pt 176 36)(pt 184 36)(line_width 1)) + (line (pt 168 32)(pt 184 32)(line_width 3)) + (line (pt 184 91)(pt 192 91)(line_width 1)) + (line (pt 192 91)(pt 192 103)(line_width 1)) + (line (pt 192 103)(pt 184 103)(line_width 1)) + (line (pt 184 103)(pt 184 91)(line_width 1)) + (line (pt 184 98)(pt 186 100)(line_width 1)) + (line (pt 186 100)(pt 184 102)(line_width 1)) + (line (pt 181 100)(pt 184 100)(line_width 1)) + (line (pt 168 96)(pt 184 96)(line_width 3)) + ) +) diff --git a/FPGA_by_Fredi/Video/altdpram1.cmp b/FPGA_by_Fredi/Video/altdpram1.cmp new file mode 100644 index 0000000..a482250 --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram1.cmp @@ -0,0 +1,30 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component altdpram1 + PORT + ( + address_a : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + address_b : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + clock_a : IN STD_LOGIC ; + clock_b : IN STD_LOGIC ; + data_a : IN STD_LOGIC_VECTOR (5 DOWNTO 0); + data_b : IN STD_LOGIC_VECTOR (5 DOWNTO 0); + wren_a : IN STD_LOGIC := '1'; + wren_b : IN STD_LOGIC := '1'; + q_a : OUT STD_LOGIC_VECTOR (5 DOWNTO 0); + q_b : OUT STD_LOGIC_VECTOR (5 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/altdpram1.inc b/FPGA_by_Fredi/Video/altdpram1.inc new file mode 100644 index 0000000..4a7924e --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram1.inc @@ -0,0 +1,31 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION altdpram1 +( + address_a[7..0], + address_b[7..0], + clock_a, + clock_b, + data_a[5..0], + data_b[5..0], + wren_a, + wren_b +) + +RETURNS ( + q_a[5..0], + q_b[5..0] +); diff --git a/FPGA_by_Fredi/Video/altdpram1.qip b/FPGA_by_Fredi/Video/altdpram1.qip new file mode 100644 index 0000000..cdd178f --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram1.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_RAM_DP+" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "altdpram1.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altdpram1.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altdpram1.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altdpram1.cmp"] diff --git a/FPGA_by_Fredi/Video/altdpram1.vhd b/FPGA_by_Fredi/Video/altdpram1.vhd new file mode 100644 index 0000000..b2e0435 --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram1.vhd @@ -0,0 +1,273 @@ +-- megafunction wizard: %LPM_RAM_DP+% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altsyncram + +-- ============================================================ +-- File Name: altdpram1.vhd +-- Megafunction Name(s): +-- altsyncram +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY altdpram1 IS + PORT + ( + address_a : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + address_b : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + clock_a : IN STD_LOGIC ; + clock_b : IN STD_LOGIC ; + data_a : IN STD_LOGIC_VECTOR (5 DOWNTO 0); + data_b : IN STD_LOGIC_VECTOR (5 DOWNTO 0); + wren_a : IN STD_LOGIC := '1'; + wren_b : IN STD_LOGIC := '1'; + q_a : OUT STD_LOGIC_VECTOR (5 DOWNTO 0); + q_b : OUT STD_LOGIC_VECTOR (5 DOWNTO 0) + ); +END altdpram1; + + +ARCHITECTURE SYN OF altdpram1 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (5 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (5 DOWNTO 0); + + + + COMPONENT altsyncram + GENERIC ( + address_reg_b : STRING; + clock_enable_input_a : STRING; + clock_enable_input_b : STRING; + clock_enable_output_a : STRING; + clock_enable_output_b : STRING; + indata_reg_b : STRING; + intended_device_family : STRING; + lpm_type : STRING; + numwords_a : NATURAL; + numwords_b : NATURAL; + operation_mode : STRING; + outdata_aclr_a : STRING; + outdata_aclr_b : STRING; + outdata_reg_a : STRING; + outdata_reg_b : STRING; + power_up_uninitialized : STRING; + read_during_write_mode_port_a : STRING; + read_during_write_mode_port_b : STRING; + widthad_a : NATURAL; + widthad_b : NATURAL; + width_a : NATURAL; + width_b : NATURAL; + width_byteena_a : NATURAL; + width_byteena_b : NATURAL; + wrcontrol_wraddress_reg_b : STRING + ); + PORT ( + wren_a : IN STD_LOGIC ; + clock0 : IN STD_LOGIC ; + wren_b : IN STD_LOGIC ; + clock1 : IN STD_LOGIC ; + address_a : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + address_b : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + q_a : OUT STD_LOGIC_VECTOR (5 DOWNTO 0); + q_b : OUT STD_LOGIC_VECTOR (5 DOWNTO 0); + data_a : IN STD_LOGIC_VECTOR (5 DOWNTO 0); + data_b : IN STD_LOGIC_VECTOR (5 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + q_a <= sub_wire0(5 DOWNTO 0); + q_b <= sub_wire1(5 DOWNTO 0); + + altsyncram_component : altsyncram + GENERIC MAP ( + address_reg_b => "CLOCK1", + clock_enable_input_a => "BYPASS", + clock_enable_input_b => "BYPASS", + clock_enable_output_a => "BYPASS", + clock_enable_output_b => "BYPASS", + indata_reg_b => "CLOCK1", + intended_device_family => "Cyclone III", + lpm_type => "altsyncram", + numwords_a => 256, + numwords_b => 256, + operation_mode => "BIDIR_DUAL_PORT", + outdata_aclr_a => "NONE", + outdata_aclr_b => "NONE", + outdata_reg_a => "CLOCK0", + outdata_reg_b => "CLOCK1", + power_up_uninitialized => "FALSE", + read_during_write_mode_port_a => "OLD_DATA", + read_during_write_mode_port_b => "OLD_DATA", + widthad_a => 8, + widthad_b => 8, + width_a => 6, + width_b => 6, + width_byteena_a => 1, + width_byteena_b => 1, + wrcontrol_wraddress_reg_b => "CLOCK1" + ) + PORT MAP ( + wren_a => wren_a, + clock0 => clock_a, + wren_b => wren_b, + clock1 => clock_b, + address_a => address_a, + address_b => address_b, + data_a => data_a, + data_b => data_b, + q_a => sub_wire0, + q_b => sub_wire1 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0" +-- Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0" +-- Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0" +-- Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0" +-- Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0" +-- Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8" +-- Retrieval info: PRIVATE: BlankMemory NUMERIC "1" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0" +-- Retrieval info: PRIVATE: CLRdata NUMERIC "0" +-- Retrieval info: PRIVATE: CLRq NUMERIC "0" +-- Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0" +-- Retrieval info: PRIVATE: CLRrren NUMERIC "0" +-- Retrieval info: PRIVATE: CLRwraddress NUMERIC "0" +-- Retrieval info: PRIVATE: CLRwren NUMERIC "0" +-- Retrieval info: PRIVATE: Clock NUMERIC "5" +-- Retrieval info: PRIVATE: Clock_A NUMERIC "0" +-- Retrieval info: PRIVATE: Clock_B NUMERIC "0" +-- Retrieval info: PRIVATE: ECC NUMERIC "0" +-- Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0" +-- Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "1" +-- Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A" +-- Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" +-- Retrieval info: PRIVATE: JTAG_ID STRING "NONE" +-- Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0" +-- Retrieval info: PRIVATE: MEMSIZE NUMERIC "1536" +-- Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "0" +-- Retrieval info: PRIVATE: MIFfilename STRING "" +-- Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "3" +-- Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "1" +-- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" +-- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2" +-- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "1" +-- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_B NUMERIC "1" +-- Retrieval info: PRIVATE: REGdata NUMERIC "1" +-- Retrieval info: PRIVATE: REGq NUMERIC "1" +-- Retrieval info: PRIVATE: REGrdaddress NUMERIC "0" +-- Retrieval info: PRIVATE: REGrren NUMERIC "0" +-- Retrieval info: PRIVATE: REGwraddress NUMERIC "1" +-- Retrieval info: PRIVATE: REGwren NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "0" +-- Retrieval info: PRIVATE: UseDPRAM NUMERIC "1" +-- Retrieval info: PRIVATE: VarWidth NUMERIC "0" +-- Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "6" +-- Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "6" +-- Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "6" +-- Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "6" +-- Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "1" +-- Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: enable NUMERIC "0" +-- Retrieval info: PRIVATE: rden NUMERIC "0" +-- Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK1" +-- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS" +-- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_B STRING "BYPASS" +-- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS" +-- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_B STRING "BYPASS" +-- Retrieval info: CONSTANT: INDATA_REG_B STRING "CLOCK1" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram" +-- Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "256" +-- Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "256" +-- Retrieval info: CONSTANT: OPERATION_MODE STRING "BIDIR_DUAL_PORT" +-- Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE" +-- Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE" +-- Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0" +-- Retrieval info: CONSTANT: OUTDATA_REG_B STRING "CLOCK1" +-- Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE" +-- Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "OLD_DATA" +-- Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_B STRING "OLD_DATA" +-- Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "8" +-- Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "8" +-- Retrieval info: CONSTANT: WIDTH_A NUMERIC "6" +-- Retrieval info: CONSTANT: WIDTH_B NUMERIC "6" +-- Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1" +-- Retrieval info: CONSTANT: WIDTH_BYTEENA_B NUMERIC "1" +-- Retrieval info: CONSTANT: WRCONTROL_WRADDRESS_REG_B STRING "CLOCK1" +-- Retrieval info: USED_PORT: address_a 0 0 8 0 INPUT NODEFVAL address_a[7..0] +-- Retrieval info: USED_PORT: address_b 0 0 8 0 INPUT NODEFVAL address_b[7..0] +-- Retrieval info: USED_PORT: clock_a 0 0 0 0 INPUT NODEFVAL clock_a +-- Retrieval info: USED_PORT: clock_b 0 0 0 0 INPUT NODEFVAL clock_b +-- Retrieval info: USED_PORT: data_a 0 0 6 0 INPUT NODEFVAL data_a[5..0] +-- Retrieval info: USED_PORT: data_b 0 0 6 0 INPUT NODEFVAL data_b[5..0] +-- Retrieval info: USED_PORT: q_a 0 0 6 0 OUTPUT NODEFVAL q_a[5..0] +-- Retrieval info: USED_PORT: q_b 0 0 6 0 OUTPUT NODEFVAL q_b[5..0] +-- Retrieval info: USED_PORT: wren_a 0 0 0 0 INPUT VCC wren_a +-- Retrieval info: USED_PORT: wren_b 0 0 0 0 INPUT VCC wren_b +-- Retrieval info: CONNECT: @data_a 0 0 6 0 data_a 0 0 6 0 +-- Retrieval info: CONNECT: @wren_a 0 0 0 0 wren_a 0 0 0 0 +-- Retrieval info: CONNECT: q_a 0 0 6 0 @q_a 0 0 6 0 +-- Retrieval info: CONNECT: q_b 0 0 6 0 @q_b 0 0 6 0 +-- Retrieval info: CONNECT: @address_a 0 0 8 0 address_a 0 0 8 0 +-- Retrieval info: CONNECT: @data_b 0 0 6 0 data_b 0 0 6 0 +-- Retrieval info: CONNECT: @address_b 0 0 8 0 address_b 0 0 8 0 +-- Retrieval info: CONNECT: @wren_b 0 0 0 0 wren_b 0 0 0 0 +-- Retrieval info: CONNECT: @clock0 0 0 0 0 clock_a 0 0 0 0 +-- Retrieval info: CONNECT: @clock1 0 0 0 0 clock_b 0 0 0 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram1.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram1.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram1.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram1.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram1_inst.vhd FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram1_waveforms.html TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram1_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/Video/altdpram1_wave0.jpg b/FPGA_by_Fredi/Video/altdpram1_wave0.jpg new file mode 100644 index 0000000000000000000000000000000000000000..3ab5c5fe19f01eb340d6df91c2896dfc076fd396 GIT binary patch literal 151954 zcmeFZ3pAAb+dn*ecaVgHPe1S2xobDy9{#-o;0Cq(AwU1LW5>@sckJ4=b0@fU z6!<%2r^v1Yhfkf|Eo$Y#cO*#c^qqSJd*shmwTfH!v5sn7xpkL+??H(}l2QuC6qSxE zYieoh=$_FtI)A~~SUVW{wk=$P2J_=Loy`xy^1 zv$7xN6zI% z_SfZ=Rn9kHZT6=epoC?9~r2wTTMpv(HDx_AGD4ThwjXbz4M+PP@B)LY&Z=Oh^%J z?=Q4RztN=npEb7a~=;e}6?mHubxSms-XF|7c zXL8D?GUFC$)gHWFng3(Y3ycDOW1B}r3CokEvziWR;FYDY95#3JPGOnnF(07Z<$yRK zk#!?V=U2)XLm6n|`W7VND!aFBL(sU(VY3ipXcWNr`zkUKbD*E691sK}NoroWj%Y{j zQ->j$1_us@Yi7*r*~RRimE!gvi!Hsiaf!nF{p%Kld*%v!jWWM!0K--UrEl&*`D{TB zyrXPEo{*5Uvn!+G6C_q4OneJ+mXv}7?m=t#wjeMXoMDVo;YDK)k=RGzzQVlln#eyN zPk5WdE!b{1GT$votmHUxU66Za3qnrVd;(va>RZ%6tncXFg0LnNwjk38;>wC)Z6|!? zFayUm*Ff;@ZesEHDl4Qq`V!#A=;a44&#woj!Auy>p0jm+--6U@krHt=^hJ?Ely!G& zy}LeZG&^0R^eo%@qYEl`y468%6aPDJ__Uu5>I+t|wfsxJSFKRa%Xk-tn4w3s{A2zomwIzkMuowQuBpT^QLhoQhBA2J~Vt zoe-QlR2KS@DrkHOIhnFTT9FrZ~QdaQgm`%E{QFxKfcsn;fbgk ztig$K?FTh0tlv|uC|U;kocq9XBz{gWYJor4E6OwSI{TbUK%;)6pXbZkhWh&#PyBLE zA#qH{Ugw9Is|~8id2`%^KillIX{m_@S(9Q~ocp$%VmVtORUf72k;a^R9%~k^C@_Gx zK9#5U2Xo>5&Bw~Geiuko>jD7(!>QU%$f%v7> zw;=o9OyFWUQmJXg4P!1kZb^a=8wf4+Hz#2o*1T7Or+JXoq62=79C6Z^>6$I%fvi z5Bl+0o*K@&O{CKu(}yBnUaM3t_Om3`ym`^EQsw9`uEg|Z%wF!W?YzAHZiX;Ef1Wd^ zGKrPs%CJx17=pX!&kh+L=Kcz#>m*}D9f97^JMsKjmzC~`pKzf@gvDB(IRZuS(FL;;n zxirVlPCf*uItZ()(9#_(RSxwx%89I1l)hNviRyfI*y`pNqqDXt-X+YJL}?idam}KI zDv>r;v4()u$`^*S?lo@}p)zB$v}4VN&M!F1DqYwgkPG`~r1kp&8&&3AJ+~m|pZu%xY=3sv6va_|nt=ptX)0I53eh zHKe56PYCr+3lSF^7PVcVR{}^spWtqBbp3s%$4)(Cl4fFo|6ejs(B6?SH#8j3@?u8m zx9X5Ynj-xs46gL7$||-wAZyh-yRo8kxoFd*5RW9uF}PJ^>pOt z1(*A2f1_F%vz!rSetoX6Tka#Oue!w3v*9P8D%sT~B?FT^0fuJ8`vdrE#L<#9hOb#a z`U7RmL<=^N=)ZyW%3{SL2v-X4k~a)ByL#tt)3QWMG^A#xE!%s$i^}5LL1gOXqJFqPPDmf>L_6It~QzdLaXay$Z z3sDTUfNpbEaWp%u9V5+ZTKD-~9Tvpgf(Qc0UqkzAn$6lR`a<0Joa>XQ?X#6vT(u{lS2m#{=AB=!z&?ZLx4MHaciFewl}6)} z)}JP^>DyQzbQ`Wj^vlJ5kV9@k;#EzyAbL?)d@;^>0=mAR)yq@J!Gp{SL!warAHrwf zc43U>ja%W%-hwc?MYbUCamd-3sDKpgj8Qur$nwT*?)n}U5m%nJT>U#4qyK*$V0824 zPZmF&^LX*rKR8zR)l@CB$hy!fR(ILUJU2LFGRC1<@oGlkC6%eiRn zFnr&VB)!G#TrH3I=R<`}2gW~^WzG-y=SiJvHmmkOnVeCzVj#ZUL2ciHMBBS7Qkp~~ z+0tEg`5Hs2bgO=}Lg#j6gjLp&d9Yr+fr+ftb zZhFrC=*31N4{d{OS;JRH&oqRJX*hoknNyI|3$C+W^Db0+(`kR-I@#~|F9o?l#tPIl zs4_$K{PWt$*bd`(NpEp?Y0*74r7(j~MD*1eYOG$(oLQ=+bCUS+Hyy@7K2=uRl9Wnm zref=>mC+rDm%vSo;ymwgMi*RQK}%W|$w>v)1k2@i3}O@jb911yg8Y?xwNJbjE{Hza z#KtD9T#WtPk0_tD-*5CRVEJP1!J=*Wk_GPv9!&}Pn`ybbdxM^TGbP`8g%COR$Uebvm~@&BFzd zNe!{tZOtZR+E|897+bX6A#vOyu$3d)Tj(^0lkgfWM;|XhVK3!#{lmuOSX44n)PGEN z04-Pv~ z9l-M&KRbNLHq>KLLD0_vjPm8WtHsSTo&R-3Z%LcBdW~R_iGPdVK~BNo&YXEFa7q4;Y-@~NG z3>j(+90LZ~$*oc+N}u@CMPRbU=m2(BHp7CCxfI9MVT7;rLflak9Xx4P%kT3=ei4~* zkDksn2-OCP6XR=zjkh7#l+*ZJO$;s3|HaeI3Y z$Ys@khY!i!38h_Bx%@Ld~1o(uI6`j8t$`j@h^){o04c> z`kCeq_k1p%sF=Je(j%=2Gxm^dd;EO(s=uvG$ZXS4!{b3iq%VUn^SFgkF6_(kl4XnFCdAe}9bIlZS?}KIM<(O>L`!hBv zS?k3^xS-e`-9qX3qNLVISB2y@YEqtzr9?{gK4ZBW>3Rd@ftT7LbH=kpN~Xm_8zW#O z%Q5^LDX?4bkIawwLkOHD4ZZB*#lSScY|q;dObC&nWbhXWzb_{TzxmVT76iCO#xCPQ zZV&y-0h(&SM8r!G@2agJM7WCaonuPu>-A|E>5p!+?%DvA9ZYVKOMe~ljjX=U7kW_Z zRgJm?`Z7{@P7fDnC_abLV5`SpX^!KaXCJ&*WPzWRdS4`-pAmVvH0Ml*ZQF02d`hKn zC1b3}M>-M)5TJ9A>itnn#OZ$S8 z2-c~4AIrzZMm&#xP}-L-FTA(fDu!Tf9V)*fD`w@^^&wWw>epT0UuYBdG?Sjj)nSfe zsISLP^wkLZv_)vua}?VH#Q}P2K6HSmii+MiiHf(_g2X5?HkVq{rBF-E6RAx73Ny;< z%h)y*w$AJ9hHuFs2oV(A2;3^nsh>{%wgtIi<$l}mE_s4A)-I4!RXpeJ=R%W@)>!+ZMGyOB zQv1}HXY#P^&eWKk87-6XM0RfzXz8W>Yt`?yoEtR|jZQsVnh>=D9QxlA{K#I5XFGH)qhpr6dxSg&&9F!AnaM>Hp9PG`PJl_R8Bq8PSR&^`hcKtm zT7Zv4JV-%hC^Zjj(-Sc}0G%xee`al0G)${JKu)uttHD+rM|9;mFB`vNV@jEU!j5yf zfobp;YT#bd+3nVT%iwXTTAN`@&ML0P=4q8xLXtx&g4T6kMK9IT zcLSbexL}JYs?H5*&)STg!iO`EyD)=DfvN0{T#W!~{Ta4g0b8H3S(j1lG-tTCf%O0< z!rjGGYO)Dt>U5;`p4ZDX@}B^TREa@W?{H?65HCM=4Sa zcjM6`rDOSlz=hhiFSSd8;V&9VoZa=I!GxI+Qg!X|siwMIV_<2bw}T`L1a>rR67Mv* z75Yl`#;gPcE+FDS2O~wp;H6wgHXr9Vw$P(3$R0%d20dC%lT9bPNt45zGx5Ja0dc~C z8F)uMbm`zs{t*@iw5B~@s*6a8OT4%Nj3COyc0j#WKhKj{!uK!KRGjEJdM}G=Nl~rP+)(=2#mRYOiOM3+?UP+{rV=$u4#_N(TGm#?x+kwnSpckGXW zW#zWF>Lt&1N!}$pkR3`78CwP2B$)4;4c3uLZ8APQCX>NQvd-WHe@adUl9hN}_{aU@ zv;Bl~ALw8VjyJWz$n8$-2hs#=0#1WEVpC(Ys9k1CDtU zp`N#rRA>$_ru^P^=R9LRs;jv0O7qe18PlSovFVxpHka>~D!qT2VrP0z=&^!kHmtzX zhM;6@-I$_aU6|y5A~+!DftCApA~4?}rA-Vgo~7@`D4<@vANj}E(9IpT0Q~whp>M&H?oB6IHl|Pp{-I!;_t{99(P-ArNpRu?T2lB57BsFksp;x{2GwZ{A~PypAAp zRfsj%YrgJ2+!Ml8*tTaI!XrLBux=4U-_Y5Bl92)6N36{okTE}+K(6ax!Rm$nCTS-i)MMX_!vP!8*AwVq-iIy7 z{a2uU!ntTHIhhxS1B$V=^Vu8b!dno-Wnr%76pq_9y~goL=hb;(R|Lp(AeNoJ1<^%= zzrR~=_|BxATC}zxg<;?I=xEaL7Gw*8%Y(A2(cpy|FMXG!`LNaBzlH0;Yo2dGmX}U~ zqO>JQW!_=1IB)2@x5F0X*CsFsCm=z=dpW*$d7<~p)21-q!N64P%qTdB@g)ux)U>Bf zxTgdFJsxy=*pcu*5+ zIZO?)*xf(JV~z>r`8f91ymVWt6}WheJ*r_vSwZYW%dqRJqkNvBPIqx|z~+QL{oq{K zWk=MN-d3I_mWF}zp(^Ly8&EX_tRU(ILISXWX;t>z&UJ6#DY52e!yG{6>FIPo%!R#S z%{r0kR{;>lO*+-oFSW3B?l#E=1aB6w^fr3fP%=W&7cR_|#fR&KbrQN`cpuqei7N*3 zi}%lGNnuA?=w)t>vsu*ax=o#J?@^Qg%FIy5V25#~p3K)+-*Zj}0}L;nSN75p!z-A{ z^(XV*Jjqj#3f`RbS)?`;u$g##)V?@4eP`>;}Z%4GlE~bZl zv*S28mrk!qtBUF|&u=QPTxGusFA^0WrJ*Dle4| zYNbM35T7jw4--1WIE6x=5EY1>e5V|R6gG~BbBz6ju%4D;YipR&6Ye)$zAl?*Ee7jr zN7yXj$^$v z1Py6##sd60ZUey+#V*hnup&`Jp2#Lb@kg_E_hAPxZ+wp?b)ek}AUOZwOM803nY>FH z#iru?m#50@b{;~yOv%#W|`nnXBnZu)2{@@JxxF5Yi zV{Yzy!Qh8`8G>!=VG}o{Nucg5%j*S;sN5M|KS;-Vo4_~0Gx#mYsWo2ILu^G3a`R`l z4(~A96BO#8@ZM^Jq!yDwBmzOZLLmzVpkTseC z+~=x>M-6klNtcV zDo+*xfs74gQ5*+}>Ni5A4UCuE*m2oAr3|Ze(nCj`=Q|?kR0 zj9LnL2qR22&JQ_Mu~_qHPXVLzmG_NUn3^&hrTqL|INR}(VY3-OqS)+S%s) zSMJV9nfFaqT0sD}4waPSF7fko;H~XYaLnThv@?kJHC(kK7i=47NU<)HXbV841lwl8 zSpq?C5x$U~lD}gR%W#V--0(cN3}@VoO6G|xe#DHxIXLdIEyytGBk#xtk}JQCD|Yw? z?f~ZSCnuD2`)#Cb%TClc$0Q1q?{%X~g-dI0SNp>zXc_vqdZ3ZTQ;*Y2kClHkaUy%d zm#YPq>tM3M1&T>4J^J3+YGvGCt7`gplLDdTpbz}nQ0D8-A0CyN|7a6vg3Wor~5ZVL%y0l`1FLXnx~f$ zOPPFJxFq)kQ1POz z<#ST+3kuIhg1~hGU8sT$U}?@BbTYDf3U;j>WJlih9To5mL>tYno~w!k>{=Yi z^t%o5+@tgxyj~uK_YdF=SQ_PtQ)%!zO?3^P1m8yz!#XN{5#&YSjI{-BKH5xYs@H-a z;ic252w!|Utnh{k~fd;uyhi#c2Cf2~kE2sn#>598>MFMD0re={TN$AWJk!#zWH5Oh%+L z(|f={<1!xcOP<;N07k6t+gq50E0YCN4TRa*jZ4m`I~9R^cUB^Mgxj1~7s5U`&p3xI zN>rkBz&w9`J^x|IqIQ5wFJOx~UIzr1pvu0v4{6dR=i#Cl0YKtXpCXkjF8lt@BJN<# zcWf2#v!}DFunhY(q$plEMXg-t{1aS zbI6#e#w|3B$T9YH$&;I+`BJ0PevXAT=%U|;%y#KiR;xOE`6R9}-|$yC#(d+C`36`Y z+>T`YH{}~Wfq!3Swzkv}k%r?->cr~=g=m<+Y*?Q_RoMFDODJX;KQpqbr+HgEd^BDBEkI3?!Ag#J5xb2kW$GDIPK3+baOo{7;g`v$gqJzKt=btyCe zu@}hZiEhmI$^zFz*jl*g)joXQZk5RE$J&%oL6uIA3J?NjP40WkHRRCtqN1@e>_cJb zV+YhF&Lszk=vdnkE(d4H<;j^NhKT5Qe%zB$|>HQos>JeiSJ$hbHKbQb|MxS%`NAHnB3 zW6EsSupBPx_9yLEy{>tOIMOu_V%Ijh&|;cTyq}KAsboJLNiU~7Ce7K<^=M&eq`oNu z@7@1uAflvb+*d1b_gg4op4bvM87BiC8UDEv z+XgCiP$>Jz7Nh{rJC0k7`0FB@Bd~<`m+E@G1xabJ%XnWUtWPc6PoUR(RFe)c7h(Khnho^*Nszen9Eo=TMtgUl8x_!h+a4CUlZQMw+FW z>g~zt(WHH7Edmndy@z)gz&gF^TP3B@(vzAF%M#-Ys7Kfbs{@|^8Rs8avr;o#3JASk zOam#M{z>ptjbL_jT)_9`&G0QVH1?MuAfqjU0v{!Q6F_bHx==jNWT6v?eREQXg zAPMu93sGsZE{Mll)`=+hm-e8QsViF$36S!ZGE)`FV^ZudnL!Lg!<3jJ6nX) z5fro$+sEn!OLf^LKu)o402ay6zkb`mp@Y`ZLh{^=F9Jwy!V-7TiZUvZOk~0QUsPY_ z3wI?I#(#ZMnV(q$PG6J0d%9fDp{qSA?GY@l-tSRvcDVxp)t4#EbV>N?tKl^h0aTk}r z*}^wZw^#wSY#mV3jd3vpsR@2V|GQ)x;{#4^D{_GZ0vWHdEIjtJD=@uT z0IFQUy!}`J0BhY6n}TpQn7ss0i+@z5<_SMIuTS-MVe6lT^1oN;`riWx(@-(Y(OH`r zcd1&SY6FgTt7c^`bqfD(e=s-oeJv|>VI^G-$qfNQeONe`0ns+N^bPJ=Fbbk=ajm&^ zc=60Qyi7w>-n)pndxY7F@ZwQhjlH6eJ)}^drhrcBu3M0=3K11zKTRT8(f;&hHXci#$MMb= z^7dbM;bAnFHa3Gn4K#DE<}zOo{1a#O@8H3z={N7Z$-ZP!f$~SlpNoeI^{n8QozH2v6us z3m;jltf**8KQM>%uZa^F#&l`D%R2ayO56t%n=`J-xSwQu6G*xAg%TFRS}E%>elvDM znSc0u&E+v5JH&J#j)boOgdbfru?ZxB5Gk8^PhnUVQhfS4lSrhfF3MF;V z*@?~Bq-6i;9=`+XU(*l3UsS*uJ72O)ICSpOvAr8%T!rcY`Y@6e2SzBbC*WJhh9buR z|2@8ex=3skm<_|Zhuy=tW+cXGUMp`DbZA9RtRpzj(VVO;$WwEc2B=y?yXcz&t4tC! zkav78f7geK7DYgSAsi3Wk?152SA!3L2ugGA0PzNsU1S4!PBP#`Kp*+weGz;0dMMQl ztl%Z9??QRHKm6D#-V#rk(-ECFl!-eIGb#d~|MBwxD@J4BTijz%Onu1xUata`@}YM` z-W?REweN2^1#Tb=mWy!b|Gg2}3v-V`Yw9--An)LSKX_oBXa-rxJ0MJR;U%iS?&V&@ zLa{6Ae^FEk{NH#k2X^3{mZMlNXKWjP(0KYH2{3IE=PUu{-c-^H5JtdqdpCFou)w*dB>?m-ug&PqMsT7Ki+g8D|LVs`eQp#9z?Y#U&eZ|9arGEO z8P+GH6v?~CZZ~GKd9Oy&Pa{$^xSE` zE=Mf+geV7Y9eTzV%3egW{=oFpS4=Uxu}mXi1LQQA9|{`VRQEI@|J7_C{OKk?$1;A| zEF#U^=k5cO=6Lou@R^5A=-+d$%>SV-f}=TN*SgVXB#?z1BEta(~WZol7GU(WGD zvxeA_xxQgT+>N6;v)4YnEiF>TNYza5X&9K?iy17pln{?@KDu~@f@;vTbL_vNTwOf9 zU{Iuf{mo)&@ak_b)0MmIiSc;Y?SpmDz3l3^>lxFMP{RYKZ&oCB$>nNYyY?6cHf;4fGr^eDDr!No?z}XWpk zsxWUh)BQN0f0GzUY#Ra$cn)AhJU|34k)C7gu}ss=0ymw1jkzjQ>8XZ_K=cGM4kI$i z4Pa4Q^95K3tJuL{YYQSaK7n@u=8#A2c;P z+4c6cX{WhzkCfjtip6gW6bsFvEL}#&+6BjRMKHL?e?E^lK6di4B7c#R<$<*G;PZHD zW~VKR^C(r#|8LRU5x$LM0~g_bf$K*}JK*fY+$gX)fb`eWKb=3Jo@;M1T97Tjp-kcJ zH&5S*z5X3E$BFgWHW%&YO|W{qCy;y0Ss1JWyuf4pIK)`{{$^bVLpT?32JW=%p z=pr4skM*@n|M8;SRoI*@2s6KQ+->g&6Z?D1ejvC#2<^Z5NK01Zav#YTnh-qZiZ<$p z`;uaF>)X_JUybJ&Q{6&{VqC`;EQdI)+0+yfmzju`!XU$H#y_rPkoBDYn%W;F@;BXB z6HXSC7c~V1{CePP>0mQQ`{uQ`V9b0S zBg|Rin!;;TioxywL{`yDfB&>0Yq38%&|l8&dzSu{2!qnWpJ;jOb|}4SV#`J@8sKMh zQ#bLg&}iq$!OYar(YoX!ULQs^-e%~8TE*vFS#`^7=gr5OQBo?4=gzyBn`&KmF{d10 z`hxt=>P78=Pvm@`xTISl)zU{t>Z~4_4y()_8h`w3D1D|~akHoJ z9WBIOXVlaPdA+bDzW4$|W%P&vMmEwa!`Z^nLasy8&*5@ol(W7fWsw}Wsg^5gXJ`me znAimHNiH9TEV7d%h?X2D{S*L|fO`vz0gkBj3E?#EDfR*3Lna$%xk_wkD||07-KK|K zXl3uFx2@Na*m}^P0rRePg_csnFzU8}ja#ju#`Bu0K#Ac18)zJUp?N(ssuq47G4~Q} ztdX1D=ucXBK)6N8hJ`Dt7)N|PbL;Ks!%F$LCvi5-*DN*W0c0fuUiI}|uL0+!&cdrx zfg2Kh=^T{v7!5bb77ssuMP1!PFaJGW5$uxxw*mGqhxAq4pFRCOavKWa{q0`^&o;^4 zZ`%b6_;#G_FOe26>_I@9X~MC?bAQQ}+rt|HP5n_T5)=eu>aIs_sPOjFflD<|um|rd zud4>^k~m6d5lIY1@OPE>V6bxF9z%YFkC50$c^@ht{VTQ1Tqbpa$4iR9-w9C(OyvCx z7%_SUJJFyrz43>W5c_8_gCN5EK%;nnt@Gy3AayvFN$5y7eSH-{1#mB0_g0C~9tmsCRBdp9X z_vA=I%_VOtj^U1_U&+-Zl(@B2$Y#uPm`0eao_%Gx)?EyO<;~;@%ggvhXEGzmQNQ1k zlBbhgc)>397?YrP1Jh2k=6uShWy9?S626v)`U4TcT^<1*ETXio_po8my=8{H;@*!b zn$_jIf7X5LXsQ<=t9q26$~SZ~Pm#U?Ozb9>==tijv<51k;mUQH{I+o$UL4rgojn1#*2OKx3npZNjWS=n*zVP;P%$^ z*ielwPK|6|crIT$!BcP5uP=tcN*8C8bcXsIx-dk(a?9BfZE*B6*l{;UDKy(_r#uiN ze_Z`LQ2*OmA=*7{OfP^D{*`n+_^#vs^Qk^MJDT$p2x7s>Lx!^Kz6}{2J@NX)z)&1u zVYuIqG#qi17Kir?js)`^pG3?tU#K|Dlq1$3c%r3eJTRW8(m13Iw$7lu1;fZey-$r+ zVo^THEj#@TRR>^K5vfg~Pf#vQZ#csj;4?DZi`~aPx7?&r1VHV19|uC0b_KNPeIV7N z1qyugMZos&9qjBF!yf$X&AD7fj!DvuQ0RX5wO3Eyxl5{6TBRKyNG(#bE7{MV){FN>YdrSGxDo9Lj*(6s?pt<2*#MN(Rm(ChJ? z)HVtst~4p_V4BWHX32!ocp3AQu6kfnfjNJ|GM1)4;gh%`9FLQE0=O{fi4t;$0S|`7 zl_fhMgQ3*2zb<-Q{ot&jAcZGC;ukTM!$y#^X!)lOoXmhp>a{P|LoA6M^y(Bj)qb>B z0WO&?UL&Z^^p4R?PttCXf$~Fn2M-qL+^r$SN7N^2C9W>TN-cKAR?fEweWD8k6MYm5I6B9S z?d|8u&W$MzDNHdX@q=lV3G&e2~7qm0_M>BBeYq!i;rQmv=0TAJBGAsRF~ z&Hb(89M<_+i4{jTWf$CI&lbdg_BYbcn-J{7TB2YGB(sA;_eD0lMUrr@g3Mi z=)Py{(ABJ3W}ZeX2PdFqq2bCFPm3-D?A7t5@SVYg4>e9J9-B_H(6*;*ge-YHohElI^mP6%pxWg?>2h2@b2v1c|GG!_UN117c zd#*kl$_w<=h)>jFq30o$M{6)wO6h-bfNbxwOmivq(w2BmNjIR&nA4e6Pz)LvI^)_Z&w4 z1N!Wf`Xp8LCId!b3Rbk`5Q<8^t-@ez7DQG6k?nfK_-i-RR#SJ+J0+8O;%rRf6L%^o zPYU~uY4!1-zL?!?YBJh^=WUoBOE`O>k@{y?QY{RkIr>WX@J$UWkv@5|G_Xv1eJ9 z-~@Rps4&Nuti_g`0K9*0I#<0n9)55&M?EFtSaN8Xj9!zJ*OzAen+btDJ%r@E`%$(~ z4QhlFRmCpO31+;(D4;JsXL%QR7C8Hl@ehhJNF9Mf^Ad8h^%S*`MH^6Tid|z(GsmhG z*y-o{Zd6XhJ49b}0}}d)OJ_{&@k$M1U)TLZz*Y+*KA8(< zX?bUK+efZc^%LxspW2=b<{Ut!q0ggjQ#6he%xW)so~$kDR&QqwNr|)GTxl*w-m`gE zguVNYTs_ZtG>anAfv*+~RvQ=4rWs^fRw5oO zlKMIDj@;jZaIkE*mE6V2l#{OhOOZ_6fzi4Gg?88Z^>-bs(z!bD-A#ycRJ{%Gzz|$5 z3J7M>529>Z4dvL1@vwdLJ!n&gnlinOzmo1Wvo2ILv2>>)i&XM)c%G-uzWpS3s8BWy zU)J(sirH;RS*%GFHks?NCtvZ5arAmE(uh@?{Ve{>tUI-ZGM1dny|R}$iTDB z$D{W5Q++Sk6PvuVTnZaQoj&D9u^ zR@DPm;gyj}Q2}%Lbg-&u$KmqYM=;-pZ$%<7j0$n;m zIB;==Xh(zt*?6?kAnZ)>2>K+ohA4!(ubu$qUzJ5%9`Z7;& zY{73aSAj?DBTKF8xTFvlwcQ(JXStjrt}6KDF9^m=lU*T@(as+gRSNJ~^euT&VLFu~ zseIN$2RetkoiZ*B)sT+Yu)n3F&ob0wG15p0q;ErS3RuBN!R=hdLT9BMVsRaWCtN6& z#=k-oaT*RVgbu;@g_F3Jq}`f(nw(Vg_daSb&s|Cqj)Uni5|4ej$^z>);DVP5__PYm zUqhS2+GtC$wS7z^KTzFnay}}sJz``gmma&MeyyBq^%V7}jTX;|k8QGG!i7JLprYGz zd!E_nzWX+G(rLaf!kCD^6^s`BU=q`$!)R6~yQ_St#qk3~S2ibcVp9((^a)ir($#VT zdytgMbyLWyWi%sSXX}ieLPCK#H5)Trt2N5S93eIe?u2c><%f~ZFk+o@bnQgFyI>Zo z(gZ8uJ7m*gc|TL!LFEB!<+n15ZPl$fX$`aHQWZ}n^@@(*O_$|sbVX+F+LT{X`;}mR zuUcQLOg&xKsk#H=&rf#Vj5S+x=M$=W==)oBS;1Val^eJkd*>&gWU_PzCf61u^@L{`jl7woS1MTW5PpbPVZbKm?0Vn_5 zwZ4@_`SVdXzVIw0&i857*Ysc8bbf`{3BWJ06yvWqohd>@g-am=8o=kr=kAYmm(F93 zu4%8wwP! zmUVB|o#2jTt6Ku`WvF0_I>3YI2cpkW54pV71% zlFI-*!yr2qed@_O)!(w{u7fM{30gQI3o*>${&j@y%3h_XzwZTCoS=X!UU3RHPP8f{ z1EO6zRBTOLmB^rGdw3x0>je3$E7(wo40^grw4zXeJu7BH` z1eY|Fn6W6VZ|^xG$$L8pG9x33mTZ9Yz_pMlX_KnPL9py%+gMLo=~2H#S^V5c8VHr% zcy+k;Mb(SiIG0C_jX789>*|wCi|@%BdwhKW(u%-Dv~U=^fqu3HnVQX0p|ohCpzTs` zkENH-It$0Iq}u$-@_9Y-k$Z7AaC~G*lzW(pwqXcMJI{w1{=!;nC#GN}Fv{Rsm`&<> zv)3i!A9oC*{6h-#GLJVrOu2OY*qmMW@scj-n3^k-Rukc+l%lw1U24Uif#CGPPlaoA zIjekaCwmFLb1f?3u~~|mJvV{#V~Ub(j;OYL?0qF0yxzlCK6Awq0(alKUDATJ%f=Tb zW=3F#Zxq43|MpooVH((Uz(sh{fChOB@-x@2$ghWq72)n@*JdY#KH`5`J;>YN!xnwr zq72-_8+nugSevHmL9`Fc3+BSu+@-FW3cviEs?~gE#G2Lod52qn)UDIc|re>ls_aAskUZ_=iqd5U;c*S`+-&R!m$bE&0?e;|p?O>)yJlDMU4}x*C)N{Mz z_J#J39w=Lv@*9WDodeZB1*N)Nj|*aUQnBFm1+fkHaq!$rJ5orP< zgk~h84lsZa>75KR2muihkWeI}^u9%kQbi0g1c*u%fe4|DAU%Mflq4e3B$4(CA$|{g zf8Y9@v&Zk8S?kRHeP#Iv$XX!0<$12>zOVbbuiL_WOSRSD^e9JF19FK9Xh+{P08Js3 zU$}$ZF76mK#ab}|`yp=~w}?6rhGXFkC&1RoS^C2BOWi*TocvohTLDz0C)g(GW^2wX zAod6kZ98p4&GoON3PzZ*W)qJ9Wp|MkZB6i!B%!Jv3VR4njVl%G&@-{e25M+-4(-T& zi;aHt)IA=a-`8%wClg%H0NsvH344F`chiN60P6iCU6_5sPS}RcZeu89>qibhr06%j zH<-+CPS+6nfD|2?miB8t!d6(CjsMsf3OHQ%{HcTRm%;jx`b_kG=sGWJG$syDZ?e~G zGzU)5l%(*f)W}0jxxIekhKSMghVtyun+VMk?B9^PF()E5a02tqDlA+a$2*J(+yj7H z8cm~`e28C87>c%qf(Z;XwE)@9Jq!xtHzW0@(K6VyDVHbgJ_iyr>7#IPGLi1c7qdUB2V8;alr_G9bTPXT|!@;R=O1)xzXSDYr- zGJbUgfqc|S!ahX`0blUe2$TqvJLN>+u~f5)F}1{Bi$KW zGj+;}wY`zL3R^7jqee-NfD*GTD>Q`zpI$=Q_cu>eU<0i4+M?iwil1N7wRB~CQ=Z5S z2RcyA7ls|428g8Qwi%fSiOC$lTJtzq_7KrnOv$eN6UU({MiZAc`ckjfHV7K3xYzLd z6}?ZH$bHQG;qkS?fHuj5OTkQYErPVu>En5Fx4j0t6{TrD7oWa$H*nR+KdvJOD+sR< zwL%+5J^Fw9V$1m;%420@^*@8dU-GOht$j6eR$8%~6bw3}RI=(mPPGn<73-td*bR zaQC?m|BDW=Iyj%N7- zAK<=wAHw}StPR@}DcF?WmX^&GY-S@{4~4cH0@SOl3u3_ba}1zPb|{0;hT?BssmvY- z2m5LbCCV{@0;c;!IQ(q;EP`$#$AopRW5oUN$mL^6eGbq$-8R(UAQHp4KroI(-?seJ zXU8sT$z%t_uZlJfYHy#Vx{j>Q`kS|I{9Q2Al=UfOaW=swKWv~`FbC<5E* zT;bEI9g!&Jvg|li*I9V<=?-y`%31&tRSA~m=!*k$?&3ME?(+Rn%7ho%qmf1o^EZ94 z3G6agxJkcR$1mfe^=Ljku1dgW>}@1s&`=rDwTGVHZ@uF)KCez<6veE&!&x2CC!XALxe??rRQbb5 zq`tNl6mR~%26robKbi5SPuP^9AvW$a-j~EtWG;(h|2Bx;4{lC@L6(KY5bA|O?CZpc zQ2KN7q1R}i)M?ar=CWDzB54TMIvx$3vXt(OUz1!55I13HXu(U8$;O#iuMzo@s`Ii8 zKHX>b#I_BU7-XbO&l;zxl*%^wx_{w0ZD4Jd8tQBFdH>1omB!BRqDyYuw_j*KcgQ}7 z82d`atGB4;<;vw_yh4dY%cgx7Pw2_aiez7sT$I}~898y+>`5B$iATk^$nk8xh0X?z zG=y>xeK|p5bh9V{;XqGCo`ZC~=u`X}@d3@U&huR9YN&>(AwHjzYhS`d*I`dl$NLiC zTQE^fGn}Ou?J=515BP1C)tP`mRdf;}%{TWnVgUDajxFy3rQ;(VpxY&;4D)4vSHD8h znrg`D5p;dyJgXqJDK$Oz0WH#m)$Pij%%PiSOE(h?6HBl|mUT}@8=aVfxHJ9-o!H0l z5xP%@r|Hh{z$%h}kzSvWhL>ff{F}jGrt+ha2a`vt=e8nNdUK9RXGw0UXtOr(HbQ8^ zVJdTuskI4>OBD)Bru05&p+C8o@#^ul)&Y{6P3JEPh;F$AD$Yl_Z0)gSnoZ1$!Oc>1 zY_~q^ZhrSk)vo5h5-rL`!N`H3=EL)aGDH5&l78b3@d#6iHdxGN8sU-OiT2Y4ozxzA zMp1M~KyrhCvQBE{gZXA<2<62@3;1a9ODfcj!fzNb1ih(ujN}r6DL-y{_V3IAQDxk) zv8)eB9#3C<{(ZK_G)iX5jXNmaW@0-eI76X!r;EG{VxObm=ty2~a&VM}k8;Snw1Y@t*nIDO9!$P4?$5=R`STZNipuV~s`D#{ zoS>};T$fEdW(QbyuZGO+JmxX{b{74R>;hLThoeT(WsqMK=yHY7k8v1K4Zq9@fWk_^ z#_ridt}7-WD3Ep06>v^;uYcir>;irTu66e|al4LQ^aT8n2|m0cOzy7+^|h|`Vm;d! zUz<$teH~gm!KL;6s7^f);I%mtn67ZHye5)#FE2LL_ zTWs;psm@m}5X~McfCBhF5IAQ(7{>rBM_XU9zZAWP{eU&~+|+?J)P79ulmL85m0EZ- znZet7!^DOLzk9K;mq~wrn~iE|sB53tBbsMCY88SOah>+OYcK;1<5Eg2o5U zNvg#1OASwxPSsbC{nd}wVT2Eo!uY!Kb)!EvMwDWijQG}%x`iw%Zd{$@S4#DNh)sIWv}KFc^d+ZO z^rp&2FBU4XMgTD_0429@6`pbjS+hy2YJex>7OdwzN7jAF{a6%;pRYyxJuV#C99^>4 zwP{(;QziM;Bl>j4v6pObV*>;^YB`{)$jX@yl{>%*VW18|)U!j8@IbbNYc!qXer!rPr0wHj_Sv zxB>fZ@-Rqyn`QfO%z}%ZX!hy&w)E6OamsLYlNjPushbO=$V9cl_ROgge3B!GFH2v) z@fqJ=guw)ak^G$R*4@$>4r%hU@oTbP9`oyp5(N*0?p{=Z!LVVS?)pzgLMDRRh`gyk zKsdQ|%Q^;G1RLKWd%S7Li)Hc~M@(yH!!eM;Q}epnA)=}dGC{^uQ{gG7X$zfWi8w#V6k)N4a=3J8LKy0n9;*){j z_Nel8>~bm;QF$@FvOB$fsFSI35jcrreW4_1+_CXmd$*W%<`Y#R8!-nVXLyN?*vrH$ z=c}K{DY+n|j0uh)L-uG^EoUl;^0(kA$SA618^FtU6`MkTztfSYyZD9Yb>R=6Kx$$J z!~qf-Z@4W1|Iju|tP|F!;-Wf1<|dmpUo#6N=BvvI;e>eYHvw_d>sjW$VUrTc$tB>m-p2Sf{hVTi@^PmX7Y=TV&vSK9R<>CgZ3sYsZ^3msyfzOvEQd;)^A z2<=hwwC0}e5;E|Do{E7_0PJ48{&z>`8+CTW+W#kAJwE0Vw(|0wv&$KO@z)-y5~&ZK zkmIS0Ux*APtF|+y7H6B3>~7^+C@axYGBT_)tj*?h$d`I$sK>j5d^M?;?p^0SNo_6n zYmM`Wp)!?Pt3CCMt1%Zbv>4wGF_p7$QCpg?r7~Vwk@ST}fU*TTLIxTmL9Yzed|Hm{ zy#V5lsGg#yg7GoIVH`Ksb9xa*pW85&`38YW8$nI^-JI}gA zzQz@W?lDhQ?4oz3Eh*F_qbMw766c&JX+Hc|R!~Iw>+s!S0Ub!mg~GqF&bur1yR=?y zBBVu$I{IxC>Wl$GnjEy#X z1H079+l+(H?*ebmPpIQv${jX^=$x|$lJjQ~$D}o5j*ykjEOV_=te@Y(9IYJxnYC~= z{duV{8_dYXynCA}K z3IF(HK7jTz^mZ=p!=&LJ939Vsec{nsqsy@dNs8;>pi6Ug(oKjAgg5E_Rq+bLm=na#rk9z!PQ>gc0qB58!6LKvL?^L3((;9AXfwA zb|G1V5bqbBdz(l)s1IB!+SE-4-DsG|UBE_h`)ac|yC|9yMCc)572Bhv*>PC`VaEyr ziI9uiAm=~2d+Rz}A8E8FLdHBk%u(gt)|L?4 z+AHiP<1KyVr1Or&2J0;jGH)kCQiXL7VGFF$4i@96_^cf=aXh76rCik+8 z-i>=l!y|H7gtk7Z2_L!rh)|4Lxie_fxXE!~fcXG61KOm#iAz-Ac=pGe$9DeJYY5;P z^`|KC!dG2)YzFB)EQc>V>I>4ZqhzTTz}@`iu%y;s?UX2C-P56R~VekCw5dTUsN8-Cz|1vTj8RvGIL$Z zD`)T^dS!vcz6!N{uoLtXYBzreI(xdw0JEbb>Yn-}_75v+NGPiDUC0$5nr?s9aJ% zS`#K7d~1Hv{*25(m5R1rs1O_lGf^O0l@1$dv*5>Q*8Y!L%Ntazki<2Of0V+OzsDZ= zR_DPgQ4+sDb9o7hF}gU>ceDA=eHF06ad3%}^vco|Rbs7ENr) znSgz*>xKG|l?Qne`^IS~7zV>c?Hc8(V6~`I!Zpuo++5sPGcnSI@vId)w&4@{Ydo#c zd`if1&R(a%B;m@(Uszni5TZ&6P(Wc(ZhOzF2j#Qw`g9yfYQ!rWV2m}*K3Y7?c#e@D zu4qLF#g#Y+CD7BvsC3YHYfpBsHP5szIh(3vkmYAbLTGzfW+@r<;!V3w#2lG9mf;_P z{MxfA;Y#7wL2F70cBfM+F6RZ3(>EG}`^pO3L7RjftJe?DIETO*&6_53-9}-Yi&JYq z02m0(;lQZBe_jUN&ujk36?<@i--NiPEY+;8@s4FZ zjiXjM7xlx?H0|)M$@eZ&N%rl=!Q6LzC#Q_M6AGGMQ!pA{q3@+E=01*6T?r6PE?#Q6kb&gJpO{ z(SL0M{qqo6W9_+|$=A@DDfbtz9`Js? zvPF*@?UyUI$q_SAEV1_+cM(GEwtPr?IC{EFL0Q>MEyy?jjzfcCgjP34tNV#zpZ*Kh zv0YN`Nayvi!h`Xw`rLk!b>L>Fy2=5PHC$zgDCd8PU@hX>Yn9bB^_Ar_@YPq|`n5A? z5_0K?g0XvxbSkEc#2~*8X}hL(xgj0E?ki&K}GPEwV>Pbm5;FbIM{#l^9$A6|o+ zUs3xMfAhgeW~KOEv8O3gmt8!kufacJA@jK7#;9i|a!z5H<7$wR)6Do>lpj`EU*|*{=FbC&O&%VY+?YUY4P*)^78Apo-mada%77`{uOWE;g7zUF29+z$|Fa2Ev#(o0~kd!Wpt(nkhla7>*IpOlQ+Y|orPDrS~*gN~t>p8;CjmZXQ zLIPBONb?zMa9$+j{JQ2Lo%vYG%Q?s))(q=d>zAvhzG$~EDN`QVsL&-Ausif?V+|BAh_y~8|w|7 zo23YfW;*t{8_`h`ka4#Ig>8u6$#@E;)4zAOD8*_yJj3xto@W<~++;C3uV;+66Q&?J zQ1N~;ymnf|>{-*uWnkg>6{t>${A(9cA&#SM0$%tR9;3eLWvQ;f)W~0dt4G0cZl|@mm5YWNoTordpC{P-S6`<~; zzBU*tQSQq3JDYu^K))-q%sOA*%BZCmxR`58yMOg~`15h?a-GEC@_K~vFJ zmgt{94uZcHb}YOE22n2DhjO3O{uxrpiG1Oa4&_!5xW4~{4p40VN?C$bVZ{3f#c|7}7U-GUZZ2`o6;+(-8GhqwBd3 zbt3tW!?*el`WalgNng@<0qSk-s6E&ShJBq5iR9NT^Ele3pDXLztT=)=CE9T3WduX@ zkV?ns&uqboSF&=n74YQ$m{_J>M#4Nw0XOjL>#%xahZyk}j73YGn1b}}idId zL_gmj+`xS$DKYulF+tw@)nGN^e|S)2Nz0r{$R)&=WQ;x<0+aHv(sz87b!flfRTVBx zlxH<2zL?>PUkVwKP} zxX*Bu*;*Z;&b-w0L*wRt;zhV=oEQ|>=|EexPG9|?!oPg3fj7RI^4-E09x;RzeL2zj?RaHHC3LM-5Ood;D}#z0S&P>5D23&O z@?g?IH~BW*&=Xjk&0L{VCWxpI6!n3$#ll@u9~CP2H+*&yUb$ z_foA$32j$9`RFVt+)mYj?4r=6Y*lQWdC07$Y`9SR1i>ux$gK6l8OgIk*Y23={98~Y zo~s$K`FGs=Q~wAqA~%5h(`IeaXHppM1qYE1!jeBSDIY^V<-|66Pk-T&nOgx$V>UXj z(F5-?X-aVQjS?RXru@gLU>3s@)eg5^+{Rr^eLo$a+dbS^eoMdP(wrZy^}>sx`05t} ztu_QFqlUX?!5(~Nx)&m8)~QAZUm8u|L;c6r_0`eT`tzsSufFG1pn3$d@w$mGufCSn zi@dBHVPt%zc8?ICX^|K^>pPh={duLD9xw|=){rNvE2rToXuP-$w23d8#cu>K9Jzm(4?95iyOtv*Hm3JAK}{kur7e%077HmWr2k`;)gK5-fj#JJAt(@zYf92N^Rvko3ixtR4f z&s5?1pb5z(1}iUUTq!R^l~Iicu5Y##?oF3-l<>x}(icKhMo9KppVk7E3&{m$cQQTp z8g*G59bf++9uFW;`AX_62enh?&j1gvWerF!{`SfgFoc^Q$GxxkCu@58&u74~thyAA z9J9dC-=)P+l{NamW(LxCAX!Q(@}Z#-^PeNq4R^l^Jw9AqvL zOBOSb%vVR<8KsWIE)vXYjw9x1sl%DY$13ak!P%WsROP)G?Ey-=IEhGg$RD7H*&R^b z%~Q3AXrb_Py>*RvYju+`4x$1=u!@qbLA-|GUI*w3T>(ai3N8&8v^OEvCoU`|2zC9RdZAFx< zlTfNBD)_aNCS;>LvLJNkNZdi~?t1>?ZI+pSXF+9xzIX^TkU3)sFE$sl%%3r{Q??X( z^k90{(h8L;sPVNEViosCf}E8O`J@9W4>!4}Ws0NU%=d+7W+L=|$dKQ&`fuRsM{Fg`Hk?GJbIhh-2dwt=^*GBf?fE{*pCsaMV)D16Y&nLakP zZqDM~q`L*7LH&1&o-`*XP4Tucp%!YeU{o~UoZ+!(#v#JecdTAqY=eMwb}|qRT2&1; zdb1S}%F`4P3jv+mFad0|qeOUL{9;c>Q|X2nHS#A4`+eSh%!b^4Z3`_lTL93bXpcv) z=RbA+%go*R%_Fr0Iyp|FP=hU-c%U)Ybge+8b#HKL6h`DM?fKzsuj*N;p>EcRdk2eCPl`V ztG``9p+~lp{S53&rk5hNbf>2hkaQ7NOz&FB-yd3~@C zEj$fTiQ?B$CG7!vz8T6}JEPXrIacoNP)hrK7{fEUdCC86x9AIaa+<7;)etK}d-q+D+ z@zduP`}V;Q-@#J6{AA-9=Ba@F*gG%WWu6bh^NJuxgWjt9nDL&!4<7t^Fyw}O>-cDj z@Q{m3h5M)zYRUf~HJ3i*Js6zoKBgW#8*P_&e#;_x;yQfAJC(_vh$~^qswvVPQX-us zs7sgRM6ub+Ke7qY@Hak)XKXSfJ}pv$@r6g+Pba)Cag{W;wjE^hlsh&k z3zRaPg`S{?mB?hoZV%lwP9O=IUB3<_A}iueK>D2?4cfn_qN4zb9D`~dnG|5vChFc= z0qq0s;=|QNs_mO5$q1+IoMNX*tUoYK;tr=@@Q<(^U0iJ3xOZ``(Z=z-(G}MaK3gV2 z$1qC;8-6bY_~!CuKAj(aB08cjHmBbj^H#++#kVU{-}-Y|zEeKkJ74eDu)<&F*!y?w zjw84zGZ3;O{Mi?=4!mikBr4--zFK<6`@25g*huPb1KLT>PaiHmvBfY|e)&+QJvtoH ziHXvxrEvln%YQp0@AQ}!DPMv;hrVIFiV=M1mur&pj;&T%5c=SB8u`W}^6NFZy$j=) z@O$b?ed;vdjy+tzI)xdvuN#UamT**P!Fu*@m>MrA5C$z=n>wur+%RTD!QdMyog$$`U3skDyaA(N7hJ4NlJ&?Ir<2ZE!VDVAREnG7Q)5}`kEv6`GMw> zwR53Bj5#S=#F$FtAieKHId-hhTQvcqeh!>ZJuAv8T5)!X1cd}5-`!9Fn@nQ4j%J5r z($nrNK3jR<#X3Zcu1Kw9cALOVL=s6TewVI_P8kP#Jy5g~=()NkpUZf}xc2fwueWol zxRfPM1s;U(vXpR&f@#EQ@#io}jHfc!Z`|$8se0jcFUmjH^Tabl5XjzxN__Uwcu{2{Il_Q$#;vW_#k<4N-16QomC$#NO8_Y*c7$qV}+^5ZY&-vJ1chNVToQxpiRu2g|fm?g5^UG>->zURTX2c=tghJ zm)c265AL0DKgI6j{!}5t?Uq;sA#}xetgfb{#!zMvC(&7PJ6mIH3QSGiMbEl=iSkMH z6=iW3C?P#sgXJ=jpXH${?#uEG(3FNPdHv`?(z0PDdnyk7$$&c`x9(Vt+V%#8m8_jn zYXX#aA=?j-i%)!tHbGjjOZ7D=TI~x@DDexA$7eFPLNmVSY7r-ijb68A7jbK)<^UY; zIQtHO{}R;;irW2h0;JcZ&M5sITiyq_v5VUUUwGE;8%jAmu|jc;@Ahr+bmP|K;Q|_* zY^mk#JFbdfcu1C7e1GzKlsa&YUg&i>8*ndSfA^+*(w^?yQVv9KcCtNouK!P7j8!hU zJTj4$Prxu12T8fN zgSNA7t_gZvp4%;+2*#)bKK^7=QvJ!Pjqsv%Iq-|;ha|zsh@C$G%Kcs%;596G6c+x; zw-+HM3Z5q>W#`iBzVKLUT>xc`mmYDzkx2VQ=|r@s`R zz%)!0cZgM+EVk}+C9sv)rwhh3|6`!WQ^S*37y!B0koEMXRQ^}stCn>Q z;GyBMbs0?R#If=~g7t;R6G{d)M(OiW_uP?eK-j(r54g4JlAf@6j6jCMQ7Lj&!*KD%1eonw;cQ<*AIF6|k_%`(AvDI-&y z#2u496o=!B+}M2c1sLG(>Uu;5_Y-r_^b2soH{pVLY`9Mfz_AE}Twy=@!ZWoH!2Rhy zOyxn71F*(XyqM3e|2)v(92j` z6Rt_4^F1lY=e!TgwsGp!%oom9RBfMTi#!}Q)xS{SWR;nzsB$HEt_yh-cQLA8Zq+7g zKPaQ5u*ty2+UTmB5Jz$A%zUnH{137}Kz_^!b9532ib7I7slXTq2)xIiV}pK#hNcgN zwrvg*5)npha@)8Yg>$6&&`=FZw2z<@`)CS^dt;nOZ9rHpNLR$LZ!G;`ReV}b=1Q>k z=g?0dn{A&w#isnWN{mwCz=kT|ef!WTzp^Q8ks~xbEvVQcEATw$e1C{vHmk1q|7l~&u7Vtr4-zV_Cug_wI?S}|F8DPzYDyp$@@ zs5IAKdngo$A1|3FmN>u?NNsv4r^D@(MvKuYdd(HmG~bpXl5vg7y?4ddSwHLYWzI^S zy_#8al$IMf;0`FIe_7VRp7lSjX!pc5lg{*MjU;Ix^1M-rRb=q~R^6o9S*S1+X%mRY z66oFukyei|d40ei;Lod-YM?h80Q)20>}C~e$2yRNtd zWN=2hpad@2Ck?cCKRJMA$^X0|b|ymnhrN(BTTbT7f9sVRUrn;FEk^`DJTq-$BFcou(RPjhmG$treQoBSdv9nAS5YG45Hue#x<*h_EFlFDIuAw@6DwV^FH)oqn zM-^Zyv1XeQZuVP1b<#oR!5HpkdA)786isrii;I$ndN+QA!k8|Y9U>5MkdYcby2=1iq~;98KX$5PES?%P)T&Q3f5PXl;`=R3U8Llt|yiSds*%enN?Oc zEp04oG~(=LpEF^j(`)*^=lsYL&%t9?+8P3qu4n^~>f>x!5?t`qg{Lgt=t$V{6AK2Y z_T@cqT%G#-r{9=E%p1b`OS6sjv6brbKfk^a|KF`Slt@fTvTas?-&St(c;+L9rX;3= z@RVfC9TK$991mWwO^$gu{kf7cBU$5AY5rSpNpzaNr${%u2;FM?;(b`5oqL+{G#krn zb@5vHC4M12^L=UUR$0-huztL96*Xvl~eZ>SFic#xr}H}ud%gfcdgm&7^C>bS#Jbs1V)a$$Zf@$e=> zHuRZ|M2=mlk@`K7=_6lhwc0$thrV^8f5&VfFaK-Nsqr}wp2c!@;USdiGj?biCt&)t z3OWh7YjwdQsMTR;e7j-TC!v>_^>~u_oO;3sX zjpR1tOE5N*3*!3cG>Z3i1QOG(2&ZHedf&564#ePm;k}*MN12d0S;>Gh&Y4HMH z_2D$Xp*FSv;cSILe`=IEqtQajGLxxS_Bzrs1Qa?RzO^PAH>qU$wsaLZ2gTqe4vB&G zoc~l>``1bW&?3&*I+OwXmj7H`OX6Al04%O{Y_60ZG)LhMM7p!$?~vuskq%A zrUWA$@L1XR8j_K^Y-F1n3Qb#%lEq3ew8vMa zEzrNQ3lRBCjCP+0RJDGR{i?Q5v}q(D>ZqT!qhIqunm>5sXG*c8bq{E?+;^l4Fnvfc?_-Q;e_7I8OV}?@NZrQV0Kq7K+%ki)J8A1;?FGJ#O8yLhB4&F zXi|N#p^2r^DT&;}zTsR#1Z(95MW}T2K1~~)j1*K0_7n1B|E>E>^4U9PBkJPJvkfC? z_l(oNYH~*Jobp}DO3vb4Je7eoy+q|osryafR1H+%MaNdpAx?z_1_sjKkPjFVMZ*`J_s75Am^yG}6_sYN zHu_ryf*+5aV%D`5jY-dNLieOrKnv3qv6IDM$E2<6auwJP>D9YgM-7i~$5}I#JB=jM zZ#N4`^ojt6cd|zFA#AAm)2abul16-(cM&}c0moXCj_Vw2GP5Q143&~P3S`dbKVE%{ z*VRodG3O&PM);NwlyzK7)mLPUvbB`s4ywGm3LW>lT%!9*6MJ0T(;0hNTf`c)<96+Id6ULgbj8MV4UN%ft1ksvf3H8drm&K37766A=4 zkT}xNcV*bF*>5bXFaN(JOtfi4gMTZ9_%mv#yg~sZT54*b0#=dAY1P05J+LbUAJ)AreEqNIWZL=%0%)+MP~}YhfrzdELfa$3|Y? zts+*&P#z_@#~v5gSZGjtglHSQ^nuH3J^ z9kivpb#Ad1d1VXsrn!5)@A23+scVJX9YA?$`MyDEnBbnJvWo9BtI@L~sG1>Y^G24! zGa1$nDR-)O>{5iF4Tw2eyW>-b*kbLV$tN z+2S*9H_+w{PVMuH*S?nKa<@yQK)-WWav<6Zvr5dncw#xi9^TCj5 zkv?z(8lPM*3Sh}%|hl*Wq6uGg}YDY#@9~gzMoBmQ)U&vhiu=X*8 zUbGMQE^7M`a`71i+TfiC>sWFSA$w}RQawa*ksX$*)Ky`YRTg336sMA<*M)boeE3

SLq$|`1`5`54LI1>xScyoI|`5>@wj#c&N596b^d969GDT)YzTZp?nAR+8UNE{ zrJrr`wHN+&VIQ5D_=>GbbPxxY48L8CmAS4fXkk_=f6}I?it2#p)h`RC5tN?kwQ2@r zD{B}uyO_fnizC?@5(Q_|B;xga@dAds5`q>9f_(M)eaW5)<*YG#uUpjKCLfQ-{X}=X zzI_4WwDh&SSS4daAa>-->6}^(mIF#mRuS+++LTp-)NU}yOQ_T+aW*P7WJ(qsrMubA zRI2m-CWhOomhtO#+lh}jQqVbO&eJB;F04z-xLD`d+LYvizyGy{qYk)Vv-u+uKN|L? zyU)5yv2wU3%j419?jo?V*K%>*Np>gtTNzL1tVt=`AJy?Hw@K-p7nOU9)}ssv$B7J0 zG0byYyd~z-in5XR@WiZG)`gcVX`;ki9o|JtVed6~lkh1F%fqi&!>p-!iV$Pi;O_Z8 z?RGl8JF$gMYQ2(P9c!kUsd%u9JNv(DlM?>qCM_gO+LFv;>Psv5hFQZz*85QFGw9cpNb^HuMG;`+irU5Js2cdwk)HX~M z*NSIvY#-w7L~;~&dQ!OYNgD<#xT>qbZD{2L=tQi=06&OAbkTK_O+pr!zu+K(V_-Uv z9PTI1Ru$EdAB`n#*)Y+ujW$fT&`t{LW~BXN)<`rNn`6nkUQhu{i+z!Mq7Fbai)5P@ zlj5xFv4QJ1LOTrJxVTm(icO6v+?r%Wq*s-UJ{ygTQ~*+_t@ZmrtvU-_U$!q5jRCkQ zbitL?Kcf{@wZGRcQK?a}Coaxik}R`js$_W?+<8aX+oIoPU2W~39#eo?1TGM0k%Z0W zuy#EIyTH5UmbxNqmnB5KCC{rF+->x7hRV29!LzB7mQB7{rwjB5x}GgKjM6MPSF`Xn zZQ{BPz+(~T?RIk1Hs>s>E@5^+Jp?%}L60g5UZ50L>HkWp!it6Q*%?~qJD~_X{#fN9kI0v&Sekp+ z8bXjB!0Y26=RF$fSy5Bd_2IVLc7~(cN5%RrgVPZOSnpQ!XE};5Y)d@~+~^2qyHMGd zdX7J-8*f&rwNc-YS!P^`Jd{8%z>Puk`A-Q6ZFZ$g)>-<5?pJuxA&1a>d%JUry?WNA z{8ELun%TRJvMSkHiF)x`R0k@qjAN2)JMW=|7?Oy~QCH-RBkyZ4928UPxR4*9x>bPH zSW=K#;hcP0U0Z*v0~lp8mKPUFo#!(?xQnx8HWhjaTW2{MLra`94>5)C{zw!Z560uX ze`XQTI$l{^>?@4LwPj1&QwS#Fgie)u`v_b(lS7WOT>tu^#;f)^F73#u_+-g+^sy%^vZ^BG3MJ@cbs|DZVZcS@~ z3oH@15Ja91w=oO$>nB>)NZ(F13yNV%$#cat(kUN47y>0d9l7Jfw~7Fg!9Sp@>e~-Q zZVwgc{$7Dk`*%)Oov^4IV{-F_UETl+lRJgev^qi$t50GP}%qR7Sr1_p{1o1E#fx!Xd~fvzGWsOZoZFv!c^;b{!X= z=)FY^KX$ds_c&2Kf03Q##~^J9!1=U24A#nQ*Mk}P6Y0CRAC?s2;_U6SM-MnopgC^a z1;O2J)^7Z*lk!DBJ)?c$@j=IK-k>CCr)qUHz!HIn+EEr~RJj6jv7>3LokhW*4651a z>IVjGwOcj8`zuHo)&GU(6R`0FN6aDxbXusfvYUDz7s~48_lZbn1^Q~U^mzALb$VW< z(aJ7rDd=w@;Ncg7atRh@*OKp~$culzn6W~dsjhNY@4;MThtZVi*r2$w3)E@7c*Cx% z{iMWKP_154pJ3J{$K!|v(E2FImo;ybg&Cp_5R~h!V?60aUyYa2|Gi-l-bPSBT~$3x zrM_>HF>g(juIF4ol0Wx_$D3Jpt*cO8$Ud*e%=Uee#>q?@3%AKYCp&>6J-XT5+@x$8;^b1`q{Qb>TF;m`D4g5r8+aH zkJZ&RIL_cd2n2=6l&Z>mer4vxSeLe-4><-!OZ+Sfs*b(qb}4rB3>z7j(^e>#I|HZi z`!>YIJ~9Pog0Le7_}9uf7lI*muqKDNue`N}AQPpTXFvuylz&yPP71i~(PFY?OH%08 z`?X>igMpxV(b&{XP5a(FJJzha-aN^-zXC1jT(sXiM2T^tX2By+TZMYO-K^lUp(4y6 zgtZ3xa|Xy~@dh+sW4Lm!NXoD2Uk}8-g0SSE2ZSwM7zk;#V4PEzia294pErKRm4%_V zcL(ZnkL7!UExfGJ_Z*@1Z^mNPw{tUfo229dQ_yYYX?BuijrT3=&GtybTb?A^+Yk-S zuBM3O<5i80y@pI_+|B}nEVf=cX*S;`8t)*L)W!@%+P4H62gbAx5tBRY$VueI6EvlP zn1vCd&Dc;<&~=2wdPZ6pSIWuR#r2G52#y`P9x|jBVj2u==F)Bm&)RGkM@h`BbAK4r z?vwsts0jQl?@(7GdsuD|e||o=9<- zNiy#xXAkyZpTqIV?Xwq3V(Goo#B;FU7&2SR)U%a}T8!5WRfLY+ym~nn7-ApJw?kfS)zds1dI(dyB} zVy-c+VtrY8B}<2`Q@r+de4;!Xy~Q20>O)dhRn7epj$a{j)w#V5UX?`kSkUp;_rP@? zSFO>yZ8+5?ZG4aE#@hybDTT37ewia2wX%6>@nXezj;ROUZ!TB<8 zu1BUM`~At7SU19mXj-n>BuInca;$70xs@Fc z%8WV+C-uieVt?jm!YC<*f}F!pJh7z$3ldn6x63T()M{d`kJqID`XF7z_xk3q5)uwq z=lanL&TdOIof8x8lW*HGGNgb*?Gv<@k{Jy9s64K4&n_;YX+PO-073|Kzr|Gj2-@Pl z@Nlx4Ktr8xR}G(DLIlD{+HP*bd~Afk_xQbwp%c+~p`>Q?T>7D$X)Oa7|Gi(XhQ*2X z!etL0iYrOJKg)}?7-&0-*VWT``zsUMWMiVmghk`_Mjf8N>gSGx>{wHs20axi&Th38 zOxP~0XWMu|^S#~e!*30OB{oNLB0>aHbRFvIG@VUU-gE|rhMY7$TA!5{rS3${U{YFM&~mk6j5`Zt3YOF*MnMy0YzFt5q1&TxB0$OT|0f6<7ES)wdEO6+CSfho{#fdELHLuL99(NYTcKzZ%wj&xu?IFLP#}IH+Qr9NEU5)QcffsKcjM~ZdM*3y3)h|5P81l zCvyue%b`_Bt$cbF37KodKJVQBOP49Gamjz)5G2^*D-lb$Qp4)UTzql`TFQ98@}mY@ zO*>WV2aLQFH>EQjYVFSIorU%0@iY6Z+NQnkdE^)C{Zdta#iQ_-6Dy?z>7bUG&mF3V zZoTL#Ft~%abTkk>WT2HLsW*6q*T^V{@}GCV2}dE9m$P#YZoKs+G1JOV3z4kM1@9>r8 z&g)gL-9Af<)Y;Ut2yS(`-ujH3FF}(M7Xhjz*T5Azz zrda)4&|FxI1LdkCUwD?(zVP&BHzqUDpgy<@OnZ_&FyIe-kP|oEM)2%~b#zTlBRk;5 zRBH3?exq*gV9~ywrlzSRgdc0;N7hKe>D89w!LMrsokuKeZ0ny62G2aBEtgj)Za)8) z_XcJUK{@92toM0`(r>PklkRAMVOuMdIQYHe+6$-Edq=^ntt%n01lC(@{Q1VmckCd2 z53xQlh^S*ybQEq8^kVb+J$f=pPS|ZucZ36HJxe>1dik{LCH^r7ymczdJI4WhvfnTA zF0;zucFJcjbtf~C6t7G4qq#W!yT87*%AM96yQFLQyEyD*3*)L}T`WDaBTd2MNv3yv zC2P%>ef?OL3b*UwcB&tHCC$$Co``=^|q`4BY9c?^T5&NHcR`-sVIAdM39UO*2ZNR*1uzJ%sWQoG0yB} z(S-8`-*>mx?ls6a2bX(ji7XR=Vuvb}OR~9Lf9U*E1AwgEQx+&YABa zDTf|&v(Iv`1i1aWU6Y*GJy#*>&yU>d_Vvp0ak%od);q4~PgxU84hrl9y1W%$R0;Rk zzm==hrt7IRRBH2(lC}zoGepzy@rY`5QUVUfapr;hV#eh-8j;})${nawQ}9EdF-5Kt z;*Oha*jvqgSefS$@~=vkgC~T1LtT5H&Lezlp3zAu%-t=gz$xJGj@x(X2`Z5`T*0On zfHp|=SBxoAs6v(1sovOj_o+Rn#MsL~fRMR)323f-G3T^*$R!=^5KA0YCgwSFIk(R- zStYAyr%RWh{g@Xx4{Du!_JjaUt&C!!ljmTYqI`X*c&AEWQns5b=u8Nigle|DiRDzkInzWoy@ z?4&}1Ac7eB#95Ip%fxfT z$;L{~k@3`U|6VkI7E@`2Hr#okIUOAP9$F6x#ty9qUtk!SS?H8X_Geg6r4<--+Fcbf zBTZeB(%*lnUf_mfa{tqvkv&haxx3UEShRLwyu%eQDaJz638yC4_+oSF(^7<|HMsxL zF!-1kxW!9iPuRcD72OKf75f_b+7D=gFi9K}r+0wPQedx8OtHfsg3UbH!X9mfB#j#m z!2Cpc`=PCxLMIk82P0;9($MFKRZT9~ z-)cv16;nSCj)Ixvzs#)MyxRD2 z(_YFtO~sVoI6L>kl%>UeYFflUdQhrWyCVKUB;kRP{oC+9TnmM`<@vl$I_-lh8!kRY z_;_uFMo)&rD@6&<;3f*zxyA8B-G-qMTai1Mmu@Nc>C=)|A`l>{2*7XX$V7Hu+jHUQ z*qckz88T|*`%GnhQ{n7O!#?(<_ImAM=0t~Rg!f*pWXYE>72DbJsS`VxLYeFdCUTJ< z!z2pg?7)>zsm!|ACW{9XSl`LmPX7a!vuoqQHW*|wGgfZByIpP<8ydH&+?02dmOY*s zc%_jrws>`Qj#Yn0^LOe1`d=p%C=d3UZGmPR0|1CX!Bur+JCac6)6aYW=>Oce-t%4a8WhTcv!k zXU0xUKEb6%`J{O+O94zNX~qB_FB(*M;ekXD1VCdDL#JiUWV{S$)d@N@8lSGE^AzW9 zI%RfI-b9RytaMO!fEqK2lM910Cwf#nqRiT-mX-D3#m>j<;7W_Fv= zGiGdBo>mj*m%hysDTsd(KUVD9rVSEcPu2pmG`-x?&0#0GGmZ4RFW;LlN9kFMq*V_H=49cCP7+W3)I z{!K8pF-t$C+R_=c>x$-MThIt$UQDotgS3b4AGdnO==HZ~sC6}6yipe##Cdm8;tzBK zXnq{ahHUYJ&eC7DaU{NM!}#-pYUUCD`smo-NAeR277vx}01Xp`D4r`(CQ= z87Y>|N{~g}DRzE6+-Y09_io#(X_DkI8|!KRDd<0XRu)04wfKl5gCF6?O1eBJ!&R9@ z-Qc1=_!1-el7*mQzeQCIxTo)Jo-q@yFL#ixsdjicLdfBCAh`X#vMw6dYvaN;$}7Qo z%y+eChFY#sAAASMezCMsl2fg`uv5BE4dz_oW-gq)%0fcaeq(*?7miOODSLSLY6Q!n zetwXBJ+m-+QjH*HDsCP$Oa(+yQVBYy=Vi@Ewh>gK62EQy8|qcV#CGGj?(R)1U?ILOKAa#A2a z#J5EPM;KkrPdR+IoA{U~_WCQjvZw2c-@Vl+Tz}@=Y>55%OX7RYRr~MqB(UB7T`+V2 zv2IDwPz*Cr9@B2fNq0I*v2uBhGm$%&b`TBGjNSLXs0^c2-f32CcQeCNMMb={c(B+HiP@{rxErb7`-7j=n5gtvWUweTJE-Zhp?1WbmT+{~ra(@c%?X z5@F|_8ermktII3v-R3V2@NT~N=N{t{(JRsh=`o$>^W~n=hRZu%XWN!XGgdg&1`H#cOSLJuA4*WVpAWC&wTgJ@%$T2UcoQawt~p zLaE(4EFfL^RMEBSW2K!!wnGg$pH2Va0(SFM)6IV}1D*XYZwKvY*5*dYaqV`+PGl!r zCEg4Ke!_rG>lQZHtZMi0Qhw=hf5jrtH2tKKLT>TwREV2$YX= zP$y@&m%2ZF`6mBRYEXbwiJx6@XnNok)9TW-IGgorg}Vom3ayK+5?X9t8T~Sc7vvr0 zy{gSuW{-CG1Eof)*s%6S!A~(QyK$E|Bk|>ziR=fwJ=lPyD@`XS{kH>zQ#mg{_JTZj zQ?L8cR>jDYRsQj~L!bG##J-Ob-&e$Tnh?8ZG^=Q*ARk7hP?MKkQaL?S4=Nm+c4W6b zt((z)Oj#w{T!nMbPb_aLtEXcMw#>aMvm^0k;IT`(Wu97MfwC|(CVe^tWe(F?)e(4F z)~wbS>~3vP+-;qc zG(6)9ogwy8ch*sJU`F+3YM5p7W;inH^AWYaB2ObniwtW}8Rb}Sra(;p4~y|17UMrG z#(!9h|F9VUM|18!EXIHF;s0SV{@-CSRx}f#ViCK5FWY`)Q=+*y^*j6bVD$0-wW#9s z@RHFs?hSTc6m=i>#OAL!aKf`KoX>_Mk-!s%Lgqs46L`uPBO!K0xn8kR-u~LbtXZoc|5L&?PWIOo^56WS zXmb2Jk=wC{{5%eXF126HKTzenB!UL;&y5hA7y_f-^NFR?MUGqp10vv?ZFD=tzp&en z{3m9kc`bdbA~w8aL0^0T6Pi!F85pA|7Tro;f8As$psu>S>0;>=6o_h_O7Bl6CXD&!4Br?$sIJ3e`==28d4m2z&1^;LF~cUL167i zC$O=dWA?EW+(Ab9abe#R!#R`6^f8k_bAT7Cdm@rKEpnA zlGzGZy!4ook$;u-+35z6jb~~mTv_B26y070Bcf_IP@i)A1eU`y zprYLK?CE-{dQ5@&p#OPaKK@-*t&W@hUx2mv8ZVNT#B3xMxjBv zox$1v+1bbPk@C0-{rt4`>hj|V35|BE7M;W0I`h_rD(73LYXY+kLW7T3=Z+|d{IP<| z5nni^m9ErTqEd38t;Q4%FDrv7hd{Y%1S$LgmFx0lTWkMwJTE+b8ZX`yz*0xHjiKte zzfdKN#6P1&BlgZi*{S$8BpV8PDf9jSUQB}9OT|XV5R8H#O&y*D-)kzvIy`o<3Z%Y3 zn%sXYXN$nptO5UtDBU{$Pue9n7!`xuZ9yj}b-weI$O|T(Te9Su#ue-JH2+pVU9&K%**j!x3iB8U{X)S9jMC zgt^*JhM^Yt#8>(>)<64pOG1v(XI3U8+99dp?4z~N*ojT_Qi#%*ZH-*iiQE%8H==k| z(bZHOc_UA5AI)x~PE!at2_awO8kA&K_rYD0>%n13?=W1ST|e=o78>0i9;!V}j^VZU zH_YMNu6zbNqKqW)pn-=({Y<4Si5ePXvwupwztoY4i1jPv1ZE z3_Mv1x+Rk$0Di+u`@p$SI9#HAY^$yvzs<2PUu&4Rb6y(RiHz2Bn&gOmOfLo!x>0OO z=fqDwri=*6Rw8qXKFX8GAo`I2nbUXPwo511B{XSsOpTi=>2M?oxYK`nc!O-ubRCkO zt|n5Z48e|t#F;)@Qy1SxCB;}GhO3?)MrhuJ6vDYU^J?q z@o&i*m%klTDA_2kD0L?R)J0)`-^tH@aHJ+J9M3F?Wf3HBN1hU&w@42azIu;LG1?2< zWgz!)`8d;s<(6eYpb49IEC29d^`G)gL_%<{vBR?=Kb$r@hbA5&JG%PTnF^W5pT>%| zQQ6UejX9eOlJa94QHZNU!CU?xs29M`6xk8VD-K~oB(Q`{*j0@OgLuXvj!|j(0{->7 z%>n&0oA~vsS-*ptk5^qU%v&@?QB&jN#nOP0cS@%X$#~34g#OdqsTwK9=gQT0)cZpdCj0IJGh zGi?*9O#fC_W1fgV zV8+`q_tjqg4O9xw_thMsanqEms}VhoZ=2kd;Hn^>Y}Miy5db)TRE4kPo?fQ{rfY~Y z)h?dF1OTyQyCnv2puY{Rec1*v<3z59f_?3v_=_>~5IG+zG(sAK-@De}rjGvY5*-fX z7_GF)$&WDgQ%#MMi_xumcPTXaS*N>eYRD}i9Vk~U4U7qo5hF3gvQg}6 zSInh`Vq`?J5}jnBFjH#R>=UHaW<=K@SsoiM-@RgWEy}-F*+jW!;bKS(Dt}t5`_VPN z?d~#Qmt`Jkx{7Eoj&8efJ@=VJ&LxAgg*}~FO)iX>=NBqrf2wInh{ivjD{}}H^R?PP zh5YgB{)<>ik>uDf?s)9rfK%kS_9sV3;FQ?0?SwlUr1rVDT`kh1aCf}tW6VB4!a9@Y z1nW!Z?0Al3TJ#!QaJmm1KT8i%hP{|(cf8NI;S@h2Up2rhU_Zpxo)Fs24G3g(Pl%X? zlo$8TM5_g#&@q1Y#L{CcNG417PxQHA%IfBe)$PUI<*#3q&0ibyh2VGQ7le5oXzs~% zkagR~hYJ_kt7*fA1IYa3Gp6(P zq}Zv}Hwrd+GZ9cM{?xHPeVym-T3Q|0ryP;?_aPZxsouXAr-lDYw$1@B zt8&{)#Ia3Jt0&p_Ga$nDGsHwU15O6G(q82)Zy!35$d9AMQ+EbK05d8>5rB~X3j;6W zF0#LF&fB}N2xY%&l(-MVQ{)FUyVQub{^q~74lwjV3xO_<#2Bb;gbr=#{P;}}SRi8E zTAkQATL%?hwM3%Xt3*kJce$Wp*O`nnS08Yu%Q>GIC7EoBb2@W))x=MSh8A6dA7q}m zDj%X7I6H>oiejX>M~$LO!*+&Jt=mBX3`-k?dPgMKLF@;WFyEecIq*vJ%Xgwz{lU3a z1Urxo1$B~MQ1(+exWvW;>}&;o*~W(erB0vM?JLfk4pkyn4SMiwI~!2&^aR`-bQH0n zFDnHGg7Jgks3G>R(u+u@U&LD`;+EPBQqt$kwx8An6vN#~kiQ#QOXmtcZ1rObn!N3BlLQJ2#vSJJ73tiQ-Vf(_YiN1ifcSa~ zB!k|*%+(*|sa%dQ;M{C;Rt6V#lg&>E{RXfmDe-dqIgsagIUmF7F-okiKV)_f(^A!P z&`2I2xeUP)n@vV(&^=As-i%(nWz91-kJKNRcZF;!71zbAbTH5taPb{z(>KXojZw&M zz3>Q?L$bdo_RDA12cMzx?p`y+1up|!UCO*2qlXlIR4p-HTPr!@KzaH!{N(OS*mt@O zmB%#naLD$C3iK(-o)(A4RuExm*>FfcAK&fuihLuIX0;DhX4u11 z73oYc`UtpiPtZT;=3QShrNd9lCF*k(jf~iSTYoZVr9VcOn*|rYM$a-2xQ!3M^oP}h zEd-5-KSrt1e+sKc?W)xBrY)dY2!1uB?fwmw7Ien7n?l}zfWWvYB!4=q!hpuAs%H!q!pAE_cXS*xk=ZWL zSEQIso2qKPyzTK~@UE(i~QD;B4rwk$+Jzlfx+FWYu{A-D_2@ZTPC zs4CZq)0I?%;K$faunu-#3pi6o~3vT+oDz$?Coy6(S@h-(=Ir<{4DIpSYk5?j2iKbNlr&^%oa5FYx3e%TgV z1hj6R0P9V|-<}!=^ATWZ0##6#8XfwMB2IazgUOc$h#?G!@Irvhi$bEwAZ0S=%qZjT zs=CE%rHu?lUaS;>xA!If^9b~B;V5BhendbJQb5Y&6|$M8<&L zKDS5I)Qm)dikVI-f6IQXG1Ig)+=dyn$eIxJ&DWwqSAuEWpZ$IX>#=NcT>ZBN;Wx894Sg-rEo?ekzt@^(o~B|+`=!{d@m}jms&8ED zK=JOu4A0vrZ>OLF9$mr;C8lOvxZ%&wj?qjkOtnyEFVQwq`;}Pblk9;cs>=a|K^Sl`oZotF&OHF7Onv-Ql4%&^cKJ6`sGq2`I1&%23^7_|E@S zHM>4q%pPJ`tu&Ob+}f9ZOn;~150MDmG4sPsc566|{svB}GPf@O0Ty%bu6gq$u(4mZ z4KUv0|LTr`4fY=)D|Bjq__t92vQ`LYsD%NoM8K5^!kTI99Uuo?3lJvxkI_4&sn45@ z&43r|l5Q8dL(PNLRAEP-7BNtAXL*LJIs9c?CC;T0yuNMA^hHp~yW{c`XKdv8T8@2; zk<#qV3`6hu)i2xjInFjxQDt0<#z>cuYJ>pSkTXgk((E%D?c@Bp+JWp($R~rr-ObRm zoc*C{6YN}Iv$gKi&BO=3jpF1ZBbn~_!nokDu-}FzY-@(qbU_H-dZ@mLgQ}C_rvQI& zC-W{j_Xej_*xyTk|aCCoH)2hq@Qz1_f2Ho9J_~i(@HN@>b>tDEoIT1wBN8 zpJXlxgZ>@ljv;9z_pqDdFf81EQ|_f_$sE+5*Gm^UU^Fr&`B~Y%gXz=s?Cnq?ny-iR z`eo2;m|2_C1y?1zLO4RtC?`FXPBJgjqSNf#HVq7`eQ2}VZ|or#>m@lkFP}K(+qAcI z68Ew{>d0h2R)9)aDswJs*C$o!(7cVhqBwU8(x&RKTt)E3_dR(tZJ+=6l1e^0>q4b0 z;qM-(;O~II2>&;al>Pnx2838U4bHIqb65Aff;@I(07S@v`pJH-1_!L#3)?`Ss=r&_ zH&Htye&Jl^_($XROun5Ey4+YoW%Ns7Ys2yF8@ou%XS>zlGNl02G}AQp*TJUqliiUa zWiHs|k@XX<++W@4jDf3aIi}Qbx8r{*5=G5h#1qMCqq?O_1I5xoa~I#Osf?1Xq9sj1 z)3rI0VU4>Srf*;J=VGM}z2++ft(R5rI;DbzwoR(ZV_muqpe2&KfV3y|XN7DsJyx!C ziMhHP&?ORcwO$K|D?9_M8fE}24`u;5MaHz{mj2D8faZw%4aj8WfIP=CR{tDZGfJ15 z0NuINqJ;Ej;`tVM2GoJ2)wz}fx{WS|8R@Jq+qOB6zj^nTYg&_VjA&k)J?^)Qc|$_^ zahG4=CgOGz3WWd6SkDnR+UC(^L3BG$cKEUQ!s5ut*r!N1@-g;!yE4gV*Z50U(=&$C z(U0_!AHAC!LwzhLhUHDI6N=oBM)!TYBPnZR^g>g;-t-4$gQeCnNJ$T6Lj&`VLF7#H zB3oro_VqO1wxo%=^GRMR!ReY0nDF9j;KEn!9^47`@%eC0pUm7MDj%OA0|HF zg~KU4;VmTnFN(!S|6F;V`NY2X+X@{Z{t(E)ga0F-{8gErcK+M<`mWml>+0vie+x`B z+k@a%eY%+vIaSSpQw2c|BOx1_0(WI+yu|+m_*xT;?;05Zs!Y>pxG@{rm7PM?D`)h| z&^CU;rkc}(2yr~+QJA2|()k*8SDU|pBM^wD`(5QCN>`YQ&Z_4-J+y(xc0z(Q3F*~q z$pfSl2jfegIH-tSnj3x}eZ~m8DP5zoykc#(@x}_O&T34r4^(EHO+3UrdsZGD>oXNX z*mp`QUtdt;ij_q&QIw9iJG_u`vzQ)b_cI#w#If+o(y(mp-fA$F0>ub#J zr%?`IKXYLrzQtH@Zi6O)fCOy{D!M!ySnU@!eb@_Lntno)4E`pzao4i~pFvm54T%kd zSo^waOUpG2S8Ey)Osjvy^5F5G*%a={f7Z)*(W#=XT<__cI17meGcYltZktsw_m z;t_e1#8~3k$Y?4STqx`qG{lZ6f6u5yN-|`Pyz*>Q*N>Kq#lG;5DUOd)arYf<`Dwgg z*t|%EZky+HH*n zkvW0fG@0pQ&wVm9s__mCC>jr!|0jDcWs>mUy!TkZx`vXxqzpl)LnT|Y5{5ofopj#B z?D~tgYuT2|eMhStm{@`$CAR%s@pJf*$a1G-CtFU|74HK`;pkFpktl5gEX!b2EGpec z#D}cJd{Uo#yi~Fb2p!5T?S2hf;4T@R`5#8O|GOdX|M**VYAG233hjC)zidkmz-dzl zVMxHK(WGFDGP!8c#_^F}<29FKIv zFtT>se{rb>lP?xKFRdDRwEM|tkk)fCChzWp*{U!WtfE7YmY=GXMk)6R^_i!KR!)^l zr(G->Hb=>0spQED-97_|QJeQ?m|B&nGX%ZeM)+3W^>-S+>C?7HxoCBh)DhPE}{5Zd($zvShFG@_x0bc*egcv2*)zht(oun6`Kd5$LEdf(4OG_2#LW zyEDcQxEFvLhM%%gzn|b^yw@w7Hp@@mxbn~ayXjl8R&|@GZp)Cs>2Vhqqy}m#E=iPT zUFbwQY6atnX|c~$HKollDy^?uPnip4Tk3tLCnPlslx0{t3meR2ar-seRF0+_ezrRw z-4`Izu97ySjO0)1Tb8z+eVIx=<{_U{Y7IMRl})pPdD#&jjtX)_z?47x>TS|HoWX!@ zFTVXKc7_oiQ|MXVEvxqgTsaG5GSoGhC3T|R<+BN6#F!RIH!QV1^zf-=jN(X8`R;>* zu+K%7{MIuFh8dvGi$q8uIKLRd@hg8+$S@UKi2^4dV3xc&-b^ITET;>>&%g`MgEI&` z&55yjyE=pj_lSQuo2LYuNU+P$p2v${@u~;xAG)=wE*M^|VyOz6(lSO{z|-_$=KXp@ z-PU%m2_Oh0iC1zrAdi3$a8k|`WOJE(V1~8YrM^Jrs{ApRCkKHK_h}afQ>0J5dMp} zAYF5k2)0vyhsq&7zdsMA(#Tfos?^uEYy5T&SZw5<4s#pT`?BqU+B2|gltttP67Pqb z()u@43_yy0ADr-ITgkEac-bHj0PKb;bfG&jb{ox98d3tMJ?QUdkz>KXDBmGx#IcWD zgyUIM!HIG7Y^Jnna?5sJUyCwFk-**gsHl;bT!tO(G8CMOA(R2n7{e{GflJ`e<0A2( z3uT8wvtS-EarJmNRRGJftW5C@vw(`vrqqt*js@pUb##{cF?vG;>k_zP3Ki}{YsjA# zcv7QR)tStT6O4y*ZxXhE|F8?AZ9=#Dy&%9*Z>-)r5Hr z$ZfVugTMGniK(!HRy{)5r^OjZ@{i22oreH_WAk`{bqL2RrP zOWPpjmtL*AOo2g11)~_pG_Tk1ZlG=_n}w?X?Gq3j=JJ+z>**5L&;$Ru4~ss}Ug0IA z=z!CQUpuRFDWOx>CWJM)AtkfY;a#+3(X*pmW5tvRiPt`QhE0_;Up|nnj*k!-S?N`P$AA*}(#da(Dux z+!6MBYk)wrZ&7=7H3%y12B2+*2Q5LTRMSY< z?ltThWY=Xul8-8-CcP%dSA5j)#OkLJ`$oGTulfETV}S$nU>38~5cWiJkIi)wBG91g ze0HAn?_~39<)$hmJCSIoYq?%~I!I#V3IbBGxo;}uW!jXto zWGmi^kZ{EvYG&6ZaUuE%OI#E~-NS!Z2lL2Ka3WG12sBMtu^Hg2*!?< zr0xXg%cytHZQe8+LLTcHLf01}A?8}iE)@aAdxJ2igh^(n_%m}d@4uiLBl>~BgoByJ zaMo3=&c|hvz=bKOAQrjjJe+>C;wku6 zi~;U%RL*qH1I#C=kglZ;nj?^Z3_!a-dOg3~CHPow$1pfoYGDDClG~T(HxAX37?c=^ zd`*sA{Jy4av$Z^xw%tL=5g1W$2YUAB@_!c3!1=UwZ_(1IkTJ6*ChH9jPJAU1=(1}sKSNn51m;A-SbAsVBw1y`z7D`JmtqVp z7hVKn+{25og~Io+dz0~OvwKT~b%s;-9Pwtf!{{*h-QKF%pNSr*K}rKNC!3xO ztf3`vhIOw#hX2*o?cv~W>mr1>hOfA)j0vb4PGRr^PYtKW`3Xop$I++^$CJ_Ta5#2m zGK{!m0vn0uoT#lV8^;BVC{h7Tpct>=k!86hXZz~J2g<(UL2Tgp&RQ9%tn2O^;EEU= zqF>W~D&uI20%*ZJSP+}0c&jbU(5Fs8A=uOPMU$@9a-ns`p~s~gAyk*B?{>>SVc&ar8C2PknZ4ape}U@sJ^Ny#{sgqd+jV&;2BcD)Cr z9a`QpCgPX4NJf3pXhBsKCn7fFCW9c0snzcF$9OXT6drkNlVerYR9`==-gJy|u$F_q zQ#9OTm|r^Sil-Sab~G8Il6@N}hNB>LZ`y819;vxLt}$36X#9tt85hcdGBt0JYbq_Nj?v5rIPSA*?Ay^pFzSSNjzY&bS5{}+L>(Owh9!K>RdM+PdiB8$S|0eAX2&En^DOcPnRDh%aRmM5x={%52<#$6VO{y@p9B{^MrwDbV#kBWZ*AtczKV0yy z3auaF0Ogx-8<;t7B!?e3--!oqzsGNB_Ys&!zHB4t{<#BL4+K2KWP``_BB#G?Q_!T# zKEuH80;p2}W4jZ&!}6+Pru~3e4MGs7)x^Qat)7W~KZtxhXSdI|$am#Tws`To(O$H$ zkpSQ!xC0r6NJNN4NS_@C?>s+1um@&15xi0Bng%edRSjE;<(#bGT31&RY=A0H^{%#N zk@Y=jM|v<(%E8A-wziogSdr#XGrNUUUX*QeAJp6U2+wooaiM?kajxp83*I?99Hbvr_M9?!>o6>*Sj*v$E~ z&Wj|2B;&zd6eFtMeb&TJbD!|ObT0n`$DEx5g-?wlnnsmx?ke{3Eef9adkJ4iR_@bU zjo>o-ZY}G)5bHd9P)G+W46(*yPIjE{o-4bFg{wX)eFVmhqH^U&hr|0UyBxhCjOBL< zs4lprDI{&6lfl;I$cbDNcmFUuy{`|$Jm?fckYvszy^j_4u59g=Qu}RrX%W{tHQ3f< zX|J)+mLYeTu4|wUcV(&~#C*SOyE6RIAC`wWi4=HkCb(XS4=6UxopNM7sR>h0;j`@c{@v#JaqNjD5Cyz{&sEE+q8`vQi`4BAwbhse$< zrB08>%=*ZVeZ^*OHn~M_@duM*w@pj-xEWDJ15k#*J3Dy^CrM4gdbE0LTZO{o1=|== zjqZAooy?p99Qyp+*$x64GJMfR1;+fbg{N|ryXKr!!Grld4TG>Zgy4uKL+@wj6uqucjMr-!UOXUOi6412>srU$%(? zSCwJ2S3Ypj1>>%OXP2~JQlRsg15o!{aP81E{qd592F$`=$oCJwCi}@!SfCK83@d?V z_dN^n-#6^(#KfT|Eg>|jP&HyNaIQDX*r$#t8yvsHlXmIASNMqf&~d+p>u;*ID+lGv4uz7#7-%pYl>O;zug+Xl zJvRi886viVem}fJz}~mE4Yjo~od-bfRB zggKo|4#9wAPRLeh?zI|ifTW)_n16_@cH*=Ky8Kigmf>UNuR+@Fu4Icf=NB~(t`x%z zQc&%m0^V8D99tx|?7QsxujMNLP7@Ro>~ddDq8`X$sMrLH-;4vtGFP|<1mFh!Qt|Bp zyD(9NeV6XN&|W>-Q>f9&diq$v$70~}-_1c(%fF5KZ9k+l;J%u8JgZm#SNcaI*~{6N zs7xt1nAFqGR}N35$T)zSORfbwBa>s}96vR@dfE?3Lknoa(aaMf2SapI7YtER`{ty% zg9_25fy5uen!O-Lbh1C@msh%nvBBQ96MT}-spHv;qjUC1YzkLF=%tsCp*6l_=r z7^sErGQOTc{27jB?4iu|2oOl4w_qKrEJO9r7?xUQXX-Id^&Kc6;> z>&7Q)DtfzvsWpu8xVDCQndcZ*W_}bLLs!uh2O_{YQcZ-w!9f+M1>nVQTwp|`db1GQ z=OeVK)F&-Dt>l|!K86{wpvF>fn*A2wquq6;`4yiO&@rlmmoPLxs8hFn6lH0t_`!2$`3 zJuy**Ci{od_u^jEmxMVkiCx5*fjXS~{jvd9Rrf@bZA8V8Z9KtN4{gbWtalUI8S>g) z7YtbZDZRd32Z%Ec*{DFciAM3>`z89XU*`Ju8vQSq(%jtqKiBuT%pX#k{D#w@Uh;do z>MtI*X-zM6mR|$pO-dBMY|CY=K_Q6QM=S*Q*JT7RYo_9BXYs#*Dq8q41lW21H}F0w zuqUs3XsHka?Lz5fNOQ%Z{gvq)o%Y5X=>qTq_%6{mbX0@3PPz0)OGZI#x^!Blm=}`X z9atd)wg(>1z>nkw=xHXTOWb+Eaf}u63Xy{zNzq$ffsf_OLppG$*Ltoz?TCMI?Q=Np z>3&b7VY~PK63Utz)OeQ z=~w3R*4fxosIVNv+s(0$t=_V+w=^2*I&0Wh;2T)hl3p_BGQrEn$LwaH!&CxEM5?g@^r zkwoQ)I@g=r!Su5P^@+z;sXMVZ2Gs*;dTu|})ZJg(tY5tltbX(WU&E^)NW5Msxs(HG zx0H7V?GIh11@3o77C~AjTsE75rtnn$cX-a&90%#ru{zy#oO9;Na3O8|u5;@m6`Z}g?R|7>VN)r~Lkahdrcx`}mQKTUp$sov70 zZNv~co=i=eZ|`w%KBV^)bf52pOpCg&p&fZ0k{Ge)St?_AB$bJeXU~Raa@A)G@KJ1s z2~+%fIZ>J>SWBpIJJFJiKUaFcq1Co^Qr_~V%JmqpxKe}GnqH+-jwpjZbNztGQcJU< zTqf~omuTdqgF8p0l>-$Y?dVK)bieF@RaI~|=r?+|I|G)7jF10x<1jJ`t zm1BD6N`*g_afIzhh*>)k+PU=GsP60`I?g4#3X4BShq;C#Z3rq9CFx&Vc(jJ?n`BNffeXAsIgHDu>O0cS75FOL!lde+Zaws?5Fj!$! z?eM4_bZ2tMVCQHXLmRZUx+E_7t`oG1v#U{~?zEAK>Mmt+YLwf~wYhs|U6K^|SzBz% zDy_2qor0LbcpIGiP2xCu1_$x=6voV{f?!S$*3?Z%n1k57`4U^)H5z%wvLw@vH^V$W|P)?=EP zh*+NJ$Xd?QQ>RvU%zCel&7cOQqNUr@*U#I3rjKVyZW8A##z+nXP}F|AkT0DsJ$&q5 z041(8_D*!(dlFJGA@yFS%DJFHOkH2Dt=HU??NguE@m=t)>5v=3=hI3@Up`IJ2#m`( zXj@WXj&-?o^Y=lLiESRHTUgf1{BG&qpb_bSa+T_EzVAMDQx!`DldT_BomdT=bmzF2 z03^1KxsimW$iz8AYhS925%ltPoQ0O)4zxCyB+w*1HOX(G`D}#SZrCHk0vi<64kVsuI|Lw{OT8*AMUtbaSHgkS>$=}l^^TQk#wYWv7 ze965;UL%xmLcAs?s=;5!h1az~0=tWui$*oPC-0&5@2A06-`+<&o#xS7!@zZ--<;`3 z-yY|$bz;ortz0}f=(-2bC}o4$pwi{Pc+GdRZB=seG7Zh4dCOxy z0BcJbboBtEj$H!+GmOmVI`Y<}rnVVaAYlVr2LX#yfV*Z~kVbbKVmDljgRmqr?K}OW zdEy+?1n$jn&A8QGRVMOIP@ca75H?vJr%uKRPbxjep-OzDGozNOmjoT>Hbx0e>i+nU zqA{H7C{NzU@V7-HB?`c`jB$QAf)f zc>Ftz#WEP|`!Ny;p3(g)a81Yzu=kC`sLoz`VO;5|=D$V_F3zB3DuyKO|95zXNeQ z`#ihxa>mB(!Bkh^4SUl#mFalvvh?TV2m#Yab)6C|n*uw|B7f2=8k>m8cm)v5K}J+y zVAB9p9aFiW&Vgn#iR7Id1x*&V(s|N8`LcAs7D=4!77=%hd8XwToZ?XM31dgVl+6n} zPKeDm1SNv~}+BTkAzz)kiwA-w&8F52$^6dVlD( zYy^H6A-}~1kVC&jc+>TD_IomuCr$hbzZ_Ffl;o;z-NWtK%9Cqmi!%H=)+y^<^dR(J zUjGd@IOoWp6?yBZp|vwy?Md`c0HIy}x54Ql-Dj5eZsFQNen-KTudh}&H#fr;{mtr{ z`f4?`Y4mg-09Tf*JDtQdYj=v1BZjv5Q->vx{-UVc2& zF3=B+TPNB-pW?|*IlS}2dzlB%Z_4V)v>VoxZK~*&*_FQ7bKRO`c(3}PLd(5xZ~pf{ z*7DmZXpgZU8)nU3PuG0j9~-(hnut@w`7z>gJ2$n^Tnl>e(q6T7y}^ZSw<`7$gP5S3 z*ew$RbCs&dmzfT8fK5RDbSbiHTqnSm{3iP&@lRt3+!KCG0za1zI2l;vGT|HQQA=VU z|CK#n>|cuYcNuDeRm^R~M1zLxbJ8C(!;2RhO^QqY9P@GVE8_HH4hmUNUXWm1V>V4T3!oPv#?R@d{F$I!;DUgHI zco7g>5Ysjz2{s3w)Wa#FagR6yBx6XHhrvd^NR7|EZXKnzbi={ie00kBMC@79st+yN z3ik`K7H6Izqr{=&(*6nf9lC{#paJ!@9mNXII8}`GSjG0LZLeS}(p*WxdH*EM@O8;u zS@}QvnblAQ)eAUs>GSw+FUbnDo%#mNC@BRUL*6oCTl?R9qU9e>Wb(Czo7xP)h*5aR zOjSJ)QiQW%UnPUymeC4qlg7j{fW$bFnT*qZ(4%%CW5Q*4bs-K$6tdhOad2>J2T!VS zJ>b8l?!lf+4Cy(MTTt;GCEQQ^fyw(ex%s~f1egEKO!CZk&JPckdHJT5Y*L1*lY z?TE=?5})@f0j|0h;lIwARdBBW;RP=^YR`2Aah=p%@XM55nB%5}YN4!Qu z7-qVD5p>g-iMCPRFC*0lZaVu(gGzf=MINJ{&w`=O&xmR{_=>cU)hMPM9wr!75L2#b z##CaJjoSJeG+3{5$hX>TNG9b;kIGu!bT6Q^hU85m{_M*bV6@2fUc;`n-JjTZ>CMQl zB<+D0RYqdZr>^&0pAYsl)e3QSsY?J7C6apB!W7e^rJ0Xw^B^DK3L)8}J=eOGQ)CXT zQU7%WUm1;x*oReRM&uycDM=IjTy-Wv4EVT#7M{ztZzujdXEJW!Yu>^E-F7htzw>jM*lk`vHdoE`$`$m zbR+r@Unhuvrm}|sQ2&vpi~sR8*uP~B9D(-iOUVrNLyJcH9B>Yp7GyMCTeO-#y}lsrffcS%7~$&H#r$nRq@rtfl)t&MfyvV{FPtr1kU>P67*UV_fs7)(2dh=%Q-~R3A*Ph3!TX!)B zhN98xsC^6Bkxxv(rpyg6=|kA~8rSHJ`0xA6@$Sb$v7(lvx<3zL7!9_b9epB-*YO7m zCO{HQf}QF)-_*yQs^9$*cS})*vskt=7e9L{bVo(atcv1@+w}~MtEEUi)<(X zzUf;uB#PL@^-o+6hooB@@7VLUcu%tx?}^}z?1eL0QD*hE>*|u^p13l&`fs!DV?=i1 zlEMoPN(I`=qjYjqkT-(6o2Ugc zN?PY)vWT*M%bPBhKsIKE%;`P?vQI%A&{{jQ%4*+i2{@1u`NdNT?M=w|`N0=>vo3@> zWaJDzyxDXGr|MzZ3vPf#|fF8w%Ce*l~9I4d;In!@(^kX}Yq-#KU%Z=2nP2~zb0WC+Sx{Bp`3J>qT$iAJ0`4_>KC+J=I9MW}u=`VXf z3hcZ;%|U{<9p-UjnSz|c7w=kL>`jZ}re5pl?! zb(O1oKH3CldZ^E~#b~i)-rjOQlQ*?P2IVz# ztsbWIT=C2%H(B}yyhYwQPYGx*U?EsJ37YPxdU#zATtGXjj}pZSj9h)Ty_@}p##MCaQVSGwUVAkET7OBg zLw;<5R@AhXv%(#XkO@|F`HrUBph~IXbXC(HP=d>vZIfqn(!GUN2eCSmr`rOK%lC$@D$K~sG%V>_IAK3`)|3y*7+?7~`~LGPP4~wE z+3&hW4H!@>3o~dc1B-K!`pv1Sp!g=87g zTNJiu8s-%Y1=P<^Cg=NSt~`$~WHN^Vn733e$8^EMbPWd3t(^maRqH8+q?AIbzmV$tjHru`KZcb4}U zR@8P>cklw(6VGfi&cU~`HuGrLA}O9A%5%8w=`#GdWa3!}hp9KzSOG;(z1mvSUmZ@4 zvOdVq1vfiC(5`ziM{$(!$j<%8-m)MAb4{migaY22)*WhYC|LidEL04!(r=m3x74!K z=TZ@*Gh1+3B;kiNzvH-P-0 z+f1(Z^p@_c>!~y*ZBln= zj@0PU>@1#912n|>&Ns?U&e~%B2(Pv4t4H3t9mp@_2`4{}BDmDgY6c&N5g*4cr61a4 zK2JV=>5I%OKqmKZu3-Y@T}a;e=K~4mp9cPaSZegG-5-(3QeSzk6KjLj+LyogG0j(>tU4>5c-?P*HJj_q4YwAkzj*N_CS8W*(+n$Zrgku(@1tSZrndlOOp> z8RmB<+Atq`^>N+L651KjUq2DSMUXknB{cWVr7&L(leOH$6q%|A>4S?r+{#nJy*t<0 zFvy;&fHP`UkptsA13bO%8uB-8!+3{Iv&hk3ba=wDsR-%1hfTn1vS^ZoW}{+=syhSX)qqcmkI&z_ zE2nj0Pj9oyAs4glYMWop_&MD`JpSil6DWFqo?XfR!ruWJ`cII@<$sZKDQ!di*Z0-^ zORs`$hF8tSE@%b`yFqI?^P{bFWI{cP0gGKphU)uS?J?D*6VWQJyaOCiTvX6kHgdSf zi7pQFFM--ed!iAX6X^yNnR^xaNsSLBIJIKE$unWBjo^^P_ay5$9AX zAqUHkKj`uCS$Oe_iF)L$av4;02wJ`k5f5-`8;W_Nz0ry<1s#Se8@tWSy*SDH>$?}l z&aI9vT*4dOquzt+WQjVVwzR~ztrhN*y9S?E7*Vb8%P zfI7oc{t{tUOqdbj6jzsziMsqoWEEBGACc40o7z8!Ee|4V^C0-+hjka&=2aGon(Wvz-hIX;ZXA40)g&duqyUe$={|HY9H#=Ii>9*1H%u zo@Nl(fO4WX^pMAQdtf|Xc-U&Sb4kQ2jopHdT+<%2zyd+%CjYGJf{^fCu` zH#c`nB^i#j($1Dkw~AUp&)XPlUxq3y!)uZiXw_hHX6eBlm4draib;W^h>843Z#gSk zb>WWQOsz@!i`vqT$GF1y`?k{A-uF_NX=m}Ckr_@;xYz16*F3u3B1|%VqL-QWX#CpI z;nWi6@`TcKTj7*E^fwm6Ucu?iz6aSU4+wDt&UHf5eTV?AF-3umEN_d76mXn#g1wlx zdk8-b5Skp`3w^H(T_*g3on^iSvx13e{u)rzFw2@Py48@R&rel25>;SBeR4y6)vas1 z-0`voqN{A?!Ib@r?(|Ik>~rYKch7xN1)WcW-^KUtbb*n_f?b$Juc{HHnLkl$JPQaV zKka<6h#+5}&#wZ#$M98!O@*l3qjf$~=!_3d^ZkKkBYRo!c<_RuG?>~T;JREyN$`H+ z`o`8|m-pQ@XAbKt>y3t`Xr07ozkX0x_twn1h+ontr~AX|5B-~6+@9er&CH~xtg3JQ zdNW5bVsEWA4 zM;O@Rwi?Kin}3K4OH|9G)09I>$q6bjKssxRxWq<^;LWeFwfi!C$_HLp-g!9@!E7E* zMepavJ&au4%{-c`&)or6?q^5v%%Q}{JiH+n^)nSdWgEyz9<$10!#AUJO1foR;>x0>JR_`iQkOT1aV349(dh)H=EdOovjxR3f?K+hReapLvIg6CUvHA zc#qwjqAosoEvR&RFI4N$9xNp&pWST_FP$+~P*Hv^Fu_H^vGl`&=PSJ%Nwd2fPFml4 z9(DCqyX{(jrS(+x7JhQ(nbja^HfESv9md~G0u2LyR{`xT6Mp%tkxOY{F2j*y`(ci- zmB1I1ULXx!!@gU*20%Uu6n0*#a*>NLFuZZ|4H$4}CbGuCOtEk~p-zGmmROC7&lLmX z8k9X_dMsihO(a^~?k1FNN9ofKoIQg~aMPtTV`$=UHh1|il*1SV6@d<})dC7)MPb?E z$;G%eHXI5@nim?qd5%Rn+_+R1hqunhwbG;E+^~3EWHsKLog-<(Rf#Ez%AM+-9Ws32 zg)N>8BORw*=v(QZbv8PLT8eB7j4U#G7q-b_HzjaBw=y5P(nOW$!3T}a#SW=8lM+15 zAr{9_%op^mWq`gC6W9fcAx)9Dh6P_UovYZhNdArxRGYYpoXE6W-8XgC14lS`x0|Xu zfVbqv(S1$V{X#JfUK#W)fQ3T4saqqRA{31*Jvxc-B++%N`aGXy)#xl_QN z?04nH#eZjlZXzezu@#lwTV++Yb7vx63F^GeZwT}saMI&qy>8+#RvB{_E)>Ty`hcWt z`OLh%Q$jvU%(+5UOvx<#%;1w)g;TV-9VSeV!>Iw)!P2LD^4A~Ace@>3XOJsm{`idG zo5mC2zI~A7kkb=A(Np0+KRW)d7ytTpU~sKMTF~{eysPhp?w#PaF-6*77@f8%(QMu4 z^BV_Joc*u88VH~+TjDa8mS=%A?k@x-)gOd`5v(Ze5RCBiX%kmJ)Pfm5bD4mG(Gr~R z0595jALz&f{2uRxt`RT47dkZGz9J5Is$2vrgoQ(qK{#^jOHQ~UWr;Y_`xs>-9+2$;g6JDoRivOlq=l9+foGeqtG-C|K2WsG2pl%xdO;Jj};t) zeQxEwHKQa6T}%@gr&YpR^i&h1rc|W51j@XloD+FrEVwZE;q~dH1iS|ub75sXezuS^ ze!dzjflJrIhA_Xy-Es}Bx=rw!oF8y^32;l#5meq9nlhq&=0B~!@PjkuQ|RoX$Q@-( zS9^~dM4Zhyklm96?4^s*J$~nI^^4JQt6ev|4{tslWEFfa@FnZH;`7~Fo!+HAqr7tp zcQ83VE);EDDKpc?{^ASmXO7ZUTPO&faKY|exHL-ST3=~wIa)ZW041^UOlch1&gLrB zzK16==AzFWjAsQxF>DY+V5BF26@?{GiF#9?9sQ^{lP8(jicP81eL6VZtTY;-4c!6teG812V_ zsr9^D#LqkFGLQJ|f8W__?n-_Ixa z?HF6-(yAp-tCuR_r}u-2Vf}Ogu8`fFd4aNveDLH?Nlc60Ma9HLlDLIbE~pQeP!9vy zO>){fgi^OJ7dA7@A+gP4KIruNVp+3_?A8=BOn6~n77?^hObX<aVrCuz14_=agNJU9IcV%|VR_l$lG4+6 z?90e!^TVD@AC}Fj09W4B^ zWLn~zl&mh za|-TTU%h%RwZg@HD#BxYPbMVM_gR1Gq<@lkrJu$ zfKWbw@Hy~gD+vraa2M9{<&_fP5jOekK zHth_A4p+A^>MVV!8#?=F$S8qglVMbkJ#XfqRX^B;yu0vjM!U>F+Xnbim(HM2xDMoc zdz$oZ2=kjMDw4xY^6Z;i^5^GLrKTKknoWW&P$uXNYQ=0Ax-c@Xi(%3j`1U(U$G!18Gm<=*8OFRm~7z0mLR?a9t^{$mB#_TBN`$SF2~oV1b+ zb4;89y-wfPvM861iy_+=h;B1(l1SfhINj#$(v_>lCdfNK?b`ENG1i|GttQfV?M9*W zg{D{Gpc#|QdMztYY`gdT`*!2(9ck`vt|QxXol=`#zpzLvO=?ExXLYo6(S5F}UTEsh zBf64`acA8@&`7kZ>g)fpZ^1YeR&DF=#Wsb_ zp~o#OQU9U)gq9iVmY>R&x}F6)v;2Y^vRCX0_P?Y!|yZM!ML#uu*?L~8)`I$_P8`F(n(lWI{&>jx7 ze?TTehrRv;IyL%ipFUwT4&7uzOr=C|9_|OjmLjb*B?MsBgDmJ>OsI7)h_(C22tVUh zN5NT+$gLSA&enD!efgUwX?`B|fn?ZZhC&!45|%(U?9!o#_?P84T1;y%z><-$8ePdr zKmtTD;>0j1e6unT`2o%2TR`;$bq4*x4}}Zv#1T)hQOQKkx-`(9T83O*goBV(<0trh0Ckv0#kyi(hD%88Op$TxaY zPZ`o3o>iHJ>?SP%s)0yWxYzWn!E;_$eBO$^QKl(87uAaTar+lCQp9B)WPNR_3w#)W#cQg6iN2BX$Zw` zr-Ps>gUHUYXv)ISY00^wJvuzq(K%^o`EV5%mQ1nbV2*P5)dD4sVJcg9b3y8x>`|1I ztxjzSamE}GDH14Vd$@|$r|<4zwfuSf@ugVs%-F7Lcqf>T^tHoTAZV~Z^H?w9(g$mC z$-*!6$zZR`guwStMl-J-o#-ODi^q;0;eR5rGN9UqS~S={OR z#`fBATz`CXJF>-*&Ms!1Rp>okQ!>guQq10B?{vC%viNZ31)R;)DodqcRm&eVZWS{2 zhJv!P=}`_Uxqw5Y!xKoG^5UGnPY__Ki@@|CrlLrAg_EbcBsz3wBwo`wjeX3$15|ap*qWEw{4t9nf zSa>(5-`ckjrN>x`I6=`*wQ%aZ;#xx^TK9$K?9w)He~S7&K8w}Hy7&kkdSqVXZtOM- znDC|79aq))?mBeT@R60WbpQK4I9IDfh4CrA8naCSA-zC3o`>2L?1@IL(L#PV8f=`> z6kZXWL`;f?AM-m_S!yz-_4Y#BX(BSuQLBkA-FkgiqbJzq=}7rWbEP{w86CwJTb!Pf z{)YxMOP^T3^=szmC;P8}=KrLm{t9URzYJ*hvN7wtdPA_#VffI9ESCyq-8QaSa_6Gy zq(st5j#|o1FyfRgkg`tC$C*Cui05fzstHYZxun5RSS*H<<&VY;u7nMe3qH(Ef!hDD zG3j1(aS3E=1M;pxk%#%W%&d#2nIh5BxUGbZIOZrZg#sUC#+Z=l?}gSu-7Z{3-DIqp z@F-@z?X3V=Sq036S)G?W+c9lNr*6D~G{{-w9q*v9XIW%VZYF~`WZF1nnG0fojf$-C zB>58fv2ZJR*8ss9&FVGNB0jBmVseNe z*})a3Ek(A^wBJMZex975o{AHXgG*$x)!BL~Ct+r8;W9YThr@wHC5hV%>@)QmeR}*K z98+iKDJ%xEiyaHp_DLa6J~JljKi_>y_i^QQF0NZW#gV3S0$988|-KH7KJ|>u}-8Tcv1IWy=%y%b3Hz7v_?0e}Z%2V2uDX;Axt8L$cAWSzBq+4shKp)W z)?JJ9_PjRGC{2wooidV~MkvLpn^_c8eV*BoZsP6bqFNrBYtpgoxxqFT7EFNzbJ3$| z*+u>cB`BZWt~_lbyhLlkd^71xl03=ND;7L=3r+3ksXv@we?oH<~CK`7c3Xi5iD zx%^gZo*Hv;!+W8}?}Y?oWYb$en@b8L=T<<>{_A_8_d>y)V3K^9zmM=1ln?JuKcBb> z+YbzHRgi~#hkP&eB81Qs1@hS>9_hW%8l(i!Svkffo6;OIPTWs-cDPYuk|l<&}0 z=qPF#aP_AGln6#vZJR6#rls#I)k8AHm02l}H2f`#dd^bv{fvukkk%kC{F@aU1w51c zsLAx9v;HHx-3ZyEa5!E)4Yhe{Y=6&esHr@42ZYdeWc4@?t+)<=*?Ua4${b54v1qU6 zbcB7?SfCi1?p!ybTGdrnVTN9XEyaLh6p4cc!6GV^wz72^=mZYpt-A5Dw_X4_l)|Q2 z0=*0W6F;|1e_B~}l#rHJAJdveZe_-0VVW9Fp_7;LI_0a|#qcN!Cq7~Ee(JBC?fL#_ zj@|7*&Mzx61+(vkN(Zg^vUqi11o&W3yTmT~zKTYY*|Z7U>tMX>MK<7aZJqeYs`5WF zsD41-K0v63^Fa|hh5#MIgW_bTto0InRu~k{HsB}) z#GKC2Xap?@bx!>#w8}bo2A7Fe*j^Y|Jn)Qb z-N+3fiQlU2?|R;1j$#Y0EfY3`*zMbZaqkKxDY^tu6>6wl<=k|iVCF{$hPMoj`EV8g zw~k{ANd(M&{-=;5@w~v~6DddCq4d2;mE6adsLa zuWWuzfQ+_-k<7})kBp*1n2lm+PEgDX4RhFhJyvKVce&}>uUwr9eLMSp$I5IrF^1iX zP__&r7v!Wwked0s-Uv2NWL?}$t-C#qFudD~HwcVko0@Ap8EYm0TI`kD1@=pOh%AVV}y1qgP?%d0TY61EwI5Ux_xCALKvD-EHVo(;YC6I1w75ZS2$XL zvPAYlPCsL{eLaroo-kskv|^Y}_-@FGCQ8f;u>RL}0?+$%>=AzCBP06A;o`|(+MR#H zC?dgdRsy;c7ik}4+Pvc1G#vx#!Mh%_J&yWic)6Be(4wg-`eA!<)rSz6Oo(9 zw>V2ThQg8;+GG2LTbUcZuQ2NGcN&;_*tcMl5U}JUP^fe*HRBxME0M{@f}5_qi@VaZmrVAkOXIag(h`{MMiSIrrrs=bviu2cXy}+4$<$-4x6n zyv}_D0&-N!-PYTZSUfa!P7m+E!MhdGi^^*jsy;B;((afun>-{BT|oCO@l+~O_g-4>6tkJ<&Q!&sCWnWz)9Z^H1dRlk+h5T+w;C7mrt6srL3-a;e?j`+q)xtOi20{DslOoo zAChnWff6xU-hMA$?s2m|BAGi!sdBClejzZX|`%eHsNC zP8t>>79uUX$cZ<;f2CwDf9yU=EH2fp%O+>fv0YL-)T^iZ3hd{dL{Du$d(r3W3H^L^ ztKG#W4{T!%wqLo?Yt~g@EvNQuoBfT~UHHFWEtg#;{1*Lw0$p-CG5Qf|w?2v*G(lqV z+oT=;_)tBd>#LSia1lx%8wHz2ti4C$yoqP!C^kC}y}8bQH|$33e#0~3+O|YI)q_q= zH=XMyBzEj=CB*b8t`o_7f@#+8eR zi7X3HQM(s!-}`Gl*E)H>Sm7{a+N$zx5=agtd!)5m+yhwzmocv7v|`OMQR^GIRhjfrtr&Db5U z7OE6>pDj&^$%zPF$u!GLX@uVOD!rzvTs(8oLsVtE@wMj-2lvHX_Rz^xg3-Li&>-uWoViURA zoBX@+T6~gVm)~Vqi(9x%%gxGYAfEB6M?tWMVzlmRmQ_uKH?DB$c8}SX5<7ksr)8;? zUie65GZcGrC_cfrn-UgSI1L8RqF}i>)GDxF^DV;GHlU|a4Vbv*&Cwk6^AH`CePz; z8L5R(@Qn82oTSU70wKPdyawuLJ zr+6dcNx8|+mP7O?x3V$ObCL|kPxpsHHJ`)64i z*p@rys`ecMIo{r+Wvk@9+~^B2jtxE44<`+RO9u(Z3esaUic7e)ptnAlt&DkONZkl| zttf-y~2msf#PGUcaCmypVmsAjd?o{{&Wb%?+Gwe8GWZ_s{NZ z=`FZyA8&ASonQLNH+z04vX)K8p*G*ODNuL^`lp|&nkk!6GuG(DseNNcHYiQXOKPhx z^)kM7_DaFEL-`xLRZaI%EURGNob#%h{D+d%+Fj> z3*dyt*-W=M9N^Hcl2>I}h4Fw!grCqP$<$ z)4LOrZV;Lw(5s_$m`Zv#?w6w?)5Lo-Rw8B2vWIGJF>NZYme!fQ`)0S zX=E6C^7y8vv4RWv?ueFOOO0Cl=zaOuf7J=M+o)uDqnm#J^}AEHHyob_veY&rT2q1_ zglb%SN?r$gdyl=P%*!i;8t3Y@#aZX* zJ3EE9sakeU3B)MCGRq$CUn_;q!o`ePH!?R&ErYQZG&l^o^8MAIWW%TJ=L)CswDSX& zFab4jOZ~GEr}9gNJ%^+2Jb69xhWR|!Y}!5HlEDu!a+MayS zCHo1|9MfKd>eAO8y21*(pj*Z}%b_)&oi?#%FgMinzDXTL0i^+MYXWb}4xk!z#c0Ww z0lKBbj&NjZJ*V8AIw`i%{X-|}j_K$Jf^Jj({xRZ;Dh?E#C1${w$~9j9Nbq~1pySL1 z!!{&`CIY?|Rp>_sX~no?J_$MT5dR^=NE#&xJVC8MOm-DP=sfo!{U48PMDi&4Uw9sT z*wu(HcCVeM3u@?Zy9alC&8L-qEmemwgLzp7Dh0k4?{m|C#VU67FkXjaxd_B}Wub~F z-yflDmSKHECuIXr2l6!L!Y^)p8Z5^z_1S?Lp_5f$@R38~ zRWI3S0w=|~1&WsKD>}>%wTy8{?Y&UuRl>jh#IMI)UC7hN%m9aMISguaN`Tu8Z0pdv5y7K%I*QhBdG%_D2$;Moy1hbLrZM1lp+t2vd zxx(}j%)5^IdE)DXd4bBUa>p)s$j{p>~U%i5V zesqvM_JE!9mJulDaaEqZ7kWp07RBP%Tp@G}Yk@11r~6(=+x+s^e3}U@AyZ)19U_Jp zW3?pS2^4I(0z^q?3>1|;U05|Sk0Qtn+6I4uw88yc56ph&9-aZGX}(#Y+PPKs$^k@G zfy-X;OXO!;{oFFoVs_#8Lya7Ci`zQVZ9hznTGQNj7*}YVMMxU&3n3;_B?C)eDn23s z^6@dE1hmh=m(AafooP=%sBqpCk7}Q6=&3Eu$7S%z)z3~bj{5cU+rPAh#6`(82)ySpIKsz{;P@>HR-mA}ga<1*`=PchPPjmL7jFIUJq)O}g0ao7BgOUP3+Lj4 z;tMxsl$=s6hWxRE7J!N!Sx>D3T3_#lq}$6T;gb06{pfn5^9Z2J*Q%n*xp=F+dF3E; zkhBSJ&U)$i$ZasPI0$XU)n3K;XT40g-$`!&R}1u)r~LChdGI~Ou& zK!)?SaAFrnazf4HZtBC8@a`Pz7`!dkt9a;uc;0Q#5h%=~SF1cUXZ!0mx6bkVb|@e+ zKI`1|d}So_ONLxY*~=v_`Eczoh2;g(6sTe&lXW!Ta0!Ga&gRL~$kdZ5MZW3b?odUT zgxi#xRn_eP=i01_#PUh>IX7xz>7Z-Cklkzs&_fHAt)x@7H9x>?Iv$>jJP*}LoNud2 zsZvg%ceBc#*VsS@w;RT(N?1vidKGt;npAu3u*z}!d!f-b`RBV%*S+NYmpA>0^ zb%j16M?~4;c)F}t-641%uJvei150d86IG61f>4GGJw%#m8)_QKmR!RAzM2MW(3vNW z*orf4QJ9N0uydPhH5?i#7G|KtAm76rwL}ARcXZDQN;lrF_~rDuk*!I#FLe*|WfM!d zI^K=UsXnL1ku7GPn&xq)`mNsgv1U!J@bmeXPQMX9L$-irdEb@0aVnUx2ceoczkz+` z$+em7UdcrhzSqd)*F@P-pH3jNUbhsdX84Pf22Rad%qq?6LdgU=*GSn}L$Ww7-!n&P z`xl3B5^ViCx)>hM@XcJwG2upx zyq`k!rM&1Kk_bg2$``0<2{cKrU5M?FT?IJ=`z_vqNehvlkMR-G4dTyqtsQx5t}wABV{M`2q*A+Im_{(sBZ#&-W1e$ zC^G71qwWNr+d5`N`#pdOk@Hmn!B>2kJ^AZlix>S*fz0PlyfioCeBq>m?Cb%~!$#S@ zXrT1Tez2IM%En$Cnp(Ev0Kd8cH^zwGbk!B29mrnQW5ePprX@HLcim9!l8KRRw7^+C z_exm>gZDybzp#aWdh9g#^)&JRjA(WK3%>1>*m82{>&H!B`-y+~%6}b){lUIcuN5PM z5a<1^8;@jRHwwC$VrFV&51t*gr^p46matK=6`_PpgeG%tU?W1c9t!pMFT~Z^HZ*_? z9@*#i3;fRem2r{e+98MA=Ep5loDz*PX_ zR_4WhkMLpWS|+)BXsP7Omg;!>Ut3!wlva*C>Xn97t8_simJ)I12JB0d*Mf zhwiC}`Cn)?^|kRGZD(%u?;)G%fbMSjitRb-=v=sVT8RhQ*lcv#CilR&<*@&3jw@5$Uf-~t)Z6&BwV7X~W$G`zkPHOb_3dV+5KJi-`Ruyt-$ z@4e9TG|C4`-`48}C~^NIeT2S9GArQg@`}fy-G~s*!(?oeSGC{?l{_<;g5%@aD+q0opf7bh89i>aRL2niA z{6UB-9|&=wk-Pv%6?bt6h0bEy5 z8R!w2t~@ZRMOK8S526xjYq8oPs15!K&96(n+2+VGwV&sB%43T6tEXS;u*~$p#CG2h zoB>mKdEl&eEHMVZi|jd-b*}P``-s2nNDhEo(xb2ySplH`XX^;Mk-Uj%K!n5#zw!^( z`bNY~+*!sYJm8ionu>_4TGbSEUHOEx9>1~QArvFUQ@h6{$LY(*rfeRb&Z6c7ud8A` zzC~o1xC(9sxAG+@XfW}=1d?M z|B<=?Sd-m>oE=f{4e-(2lF{g|yH%K*|E>r46W0~{$qgM&Y9@=jVsP#@@y!@<3U;h~ z7h*e4no`qgw(WMHY*slj0n9I@=8X&HCN2VZa?_pOIeMk@nIN?`?Q6GDNKhj!1UDc28 z`7!rm9iO|E9BiDy^h-zk zKK-`HXIodhk(G7^ zOwqvp`a3yg{u#?zmdk}-x-I8FNThyMq?$n}x&fLG_G6_1NHfm{cM&{mmHt;)@mE;! zZv|_gK()WZimwm=f3l{3BvAV+toY9q-`5P+K1FJOR#;IH#$ZY>q7r0Qgk!1Vwp>_~ zr`|(AZBBD|*vliVB6+7cnQ_~oa27LBMT!e=(OyT8z%f}co~nswDVuiD1eFFfIIh=- zq?)*zp~@zfR!&vrO;x!}%NX~MQg=0VlqWTxCT(Wj9SCsRC6{7}Pu9=h7rSw1s77D8 z+Z`GG$-@P9dwPoZSZ%s+=IT{P9}A-=0neo-UtbTkN#7>tSSWf*;p~mqJzndr42~A4 zA1G?sW%s!Ha!`)&KLueR-HLvulF0f5nxP+d{%x(4!#_T!tMCqxFP0r-(TIji;5P`T zR1;?ivzQHbK$4-E9i%7NtZlKc3y2}d(15JTwTML zO{gU0)=X%OkR1M;ep+F1!mAJDn+Td~Q8_RspM;%WJ zljz@~`;};Jg~rarQ2`cpX()$AOMt%i-RO@w#67s(r@BU7ohCjR*W$jZx9n zT%dSG)OuM|FPHeFP+#H5y8y=mmGBW*_TX^t>A)$t9M1h8$o(jP~f^H*eJ^p)6d}b;1{JZ)(PXEmGsw-Z{B=z;BVt<5s zkC}lNJelT)5^pT@cZB-cGIz{WK?{;g55&5Q9$5ccDKNDy_{=Xw zW5H0?HL5)0C$((5U#Ar>G#+|1#(j{p-UpZBX)08F!Z<+sY*CkBuq~jB_DymDn!)f@ zvb8S=vrx-VxLtWKf8P!N6Z+Gw8>uxj0ev|UQm5x}*AC}nNU+1fjSr$6C1pKp)U9Wj zUt!h%FEwW7`#-F`{A;k{bS$xAk%%&_$YG|Zrp>@9uqAIWeQ~C94LhinUQ4?Vb<3Hn$?4?@%4+dS1y z{9dkzH75eE$wj2I8o~~CQP#496j2@8)Ghz&<{BpNK<(%Qa_2E^$d`fUtKlV{VSy8%;rWu~_+Iy6qTeWrd_xnTqe!6_Xz;qi)#0`3sfzX3YS$xT+I)NI8*rNC@D1?|a zgh?<{H9DVX!I@^m7`E%HUsd<(QXI(4sR-Zmw{o9HV#S9bt01^L@o;>LUVu#CO=dWf zF&B4kr8O-C79YK?Yi74d4@#_T;+_8$IkNK9TSB9C2*q&L4D=!Bv-s>lp zCkxxSu+bXQdESOHf5IkxK78y~f>d*5H$oDJFAU`pfJm}IyF5>=R{)2+S+$k!r4U_D7#VLdRn%y#O8TDd2YM2n@Y>qzSZf6ywwogTstCJ!4 zzPD_l9DAs1!Lr9d%ye%*dA58Za%74!%x;gVK`KEzCl!8J+B9wAn+(|N#(zvclEEH6 z*t3X?!$^QzY%6_lPpF8k$G&OnyIke|*sUG92Gc>B?)N*i7u5}lLd2qN*LIQ{(v;&| z9TRq&gm+(fJmo8YT+jD#f!iV18>>qTA+4XT0|RVgJhkw# zc47PpD3s&dqN141K2_<k>q7^)h;jBE5?eQUM44Yq z(e`IypF?_!djS5Gs|4GqI1!Vr2{9E?!enM}N|L=O zV@9%PrWki-=I;0L{XO5`>pA6lI=}PteV*t0d-X@9;-34y?(1_c@9VnW*OgY1ynPxv zXlL%t@HEe9)aoH;MW@wt)U~GFSr)s{7|D;n$$xrQR;0((zYCl}%L?0rwsm&om7Pf0 zZ?|{XTX{;@OMQ6R&($B87OeNhf3l%#$tT?nQWvKFV}Q%%XC=)AX4I`N9@q>FEo;5f z7$Ti6*g`b`0?RT$Bye{iAIK9rDF}c=L2aGZ%*XIlRGPnAIXy&n@Pi>`IS~VB@ne-@S1e_sfLE-B~!*Yn+GHp&f9I~?DaZ5#ZPOu`{G`C zNVLAEvRoiq??O^MSg;XOYYIae`zs zfl3BwE}HxM+miIpBFYDsmHlg9D-;tCIwa^|RYqXVv zb*`Ziu2%{)w0EW1rF!W}sTc+;=0rDhoX7PIt2@|v9#Y3Vwg#&=t#XfmMVx!0+3kO zL4qeIWq`^vAqg}md%(g3-i$znxR?(KHhZ9iBlSB5SFz zBa@Q`(N+vW48RVN0-I4;KY_xMI4?Ei%ZCK*R=o|iO645uSRF>w7A(U<5lSMJ6_jQk z$v0b4(@ABBGJC{X(djh*b1pwoU%V-A5f#`!;CRIcKal6)PX+mJMtTO!xMJ1!hUH0> z$iow0h2Szk_j%zo(93;&IMTT@pGA(dprQA`PsiRK`Ye*!;sDIB*#Ow-W~c*t#jwaT zrf@YNiT?Wefp-7rDvlaU3jl4KbA+jJs*Au!8xMY(IU>9Q8X!o3e^aT9gaoL~cV!IA z1_tNkVj^hilLXVw2H<8(a6p!2;5QODAgO?&;;k=+r3HExz)gP^Q8`KdB%d1^_r2vkq;abpg#lrA)p((@eRKhtfCAP#!GN*~Vy~z$BJg5QH@e#k9FMTBH z0)hj$KhE$X;Uk`4S|M$}&Xj?_?%c4Rwvim${nXN$Y=tZZbL#yEt%7|4T2)KQQY(0u2lb(89J7f`OJm zJaEp2gY)LmhtAI;UyAdO_YSK1hsvPYMJ%jf&rWd3oJpOQN8;nxbp*m^KqIHG19uU+ zZ=Nf+0@X}u1cxjLw;tkwUpd`NE;te0^w3U8uqz0N3zO*TsPb%%l&!iRD?# zB1FJm8}=OfRL!bhU^^F#n^z%0U|X3?F!t%sT8)cOb0x)9gZX7SjF+YR4*LF!qT$6* zoGi5*MHkhH>KVVc2g-TmlPwDup6PE{J9b)sob!6P$4Xeykiu37^?ad^IsUc1`1YHe zW32dZHh%wNZspp1UIq1PC+-s;R3}(tyTH8v$4+QIi$1?yqJR_hhe!$aFJbeB#0GSt zAkf-&4@}pyaKsKAKmaPKEKQDTFZhS;9AIJj!b`wmU<9g4N{@roHTZ3~zv1%n*DP1@%R z`Kn);i9hjHKg9m`TfJ`0f0ooAeq}zuxI&*kXPSH=Xcuv_i!X5_XFzaVn6)LSS8U_X zE$>T^pF9BR`YJ8JO>pnY5+r8gCLYHwXpA(nEP32rMi0#MG2nH}W8(Y=(|_)0`BSk< zcJVw`9iY`;*{BNWD>w3Gu=GF8`0WgkBPhd@!b@J@8Tq_iI9*r+bRKse%>;j>$AU=} z=6DLc2OOTAoEd-;+yy8B@j2BWych~1T`5o@aV~^1xoY6=1Bk>VydT5fCoFJxnolc1 zC17FzC+><@-IvbxOe3>(R%05luiCn;?zAai=o@9SmrPD9(aSitD_ zCiJaHWg0hc+-WwSMu3y`rC<5-_HF(L8bLa~iG^x}#uG8H6SG2=0XD?L7J?N3+k+2O zWB6eC$#IAV;-0%9G=8xtdgTT$`q_yv%o zoohGJ;o1(=Wvg`c`@Ld4Y%R~^`z50oJ3chs@FhM0cl8A%@~sz|^WSa$DxSjs1bM%Q zzR0n_Xu|@AzPjJe(1t)zF;7ZAuYtmSc>`sfAD01RCtE3jI4oRYaVJ@S|JR$pxyHAZ#9ckT!?M|ng$2llQNxN@ zhIsVs#fp3Y?CgOhP%-+H*bIn~veHA~{KD%BjZ`L#jXT;I%#6N+Z`{v$)^nmDzezlP zGAPuuD=0iD)4qKCpL=MG{J1B4;&a@@?L_G|WRFw}-PF~h{o`BkwA+d*8ar=mo0v() z6y^4kz;1rVC0ickY^L^q7OCj>Sllf5`Pto19#(NpoR>+DG_nI+L$BWL7`7C{Zf&~vYOnOx zovXs5op8E2YSq7}9eKUMb|tk-B{m1w_`D1VC^jd)zMW#5ML2N!j&rc7orB8W+6@Ns zowrn#4j8rbP6b-ke>kiD92GJ53??vrKwS{Z-d|2l#)yFeEt-i)JTzJyOiH4Pp+O!+ z3uL(;t0T&DH^O5Uk&URb#s;uFF3)4Er|Z!TXSkA{t=e9#9|97pw^c^+t6XbiZ;#1$ z>kmv`WJ*_S-u9ijpN$56J$lqA`$XN}jvV2V9G;xfyYrwYU^k6cBVXZQs9$(=YlWtnth}Bk{Ii;|%I~BW1QTdZV)k0n33BDb*&Px9}u) z&;wW!Jh^Ig2O^arzVar?-&0t5bF8xawSQ$jM#7JXfh}1P5bxJ}@Da97958h3F5(7( zz8^OFe$ULW=uKEJ&RN`Q7_8^>N}ST1l!W~led@Jbr#P~eEPE#$A5!Ff*UwRYY2uMv zW;e%>^&hsP#kkr#QZ?EdJmLK}#TqXmZ10HFj0;nN#kjXD{S=6g&UkpEu5xvvAO8l2crDyym`_d3(~B zg>HfTXtFO%B$%vp@NO$HgwA#Am*U&&`qp*mi77K`wKy%Y6*y^+tlhNP6AvjqVb(cp ztDmu+Cr|2$YVwQ2vyM(38a0e~Ska#Q@H!Uqlt_72b^iD#GCN|X0VC$;nw<`IQ85}F z;KY7$@nMvxEFBCE?u9M)!0kR1A9=5Moq&l7=1P1X!!cWq+CDkeq5vIv4PRj|y;~sA zeSz^7U!%4iuS1);Z-Cy0FJ|2&@meC4bhwj|1YHXLBdZ`So(l+TQl=?OVKasSPE4E1 zQsD>!$h#X^O*(7wP3|=hxVdmxlUci6U9CuMZMVR^)aO3el12G}VA80@X~W+(6Ynhi zt*vGII4?~{@(HcH?4;>2u+Y`{WNqlhfcS!x--jthp3c{4r9V0!(l_!j*x9oEHcou- zs_?$%vfp;spIPN&*JyHN=mO*MlBb}&- zX~W#ZL$uo6t>x=6L5|#-#+Q1%0Tu3g-IX4}6V3IE+H?~@Me3jNwsR=qsjd-SgV9l- zA<6K3@Y;H5^{_?Is72D)5ntOv4ckJCRCBwtrvu5>)U6>gFEJOi)f{{Q|2Zkt8_`cjMevEF^TA4tNB&?Z~|0 zGlN>c5KXaWOUfdT_`S75@U!e-N$0AVD%PR~a0?JfF6i|>C9+lP;>+JG!ajgc6V=9$ z|HJ!;>Xnzh24cC$aU7=*P3M7E0{T)|21ql~$d&B@U!ppM+f$||0rBHKK>WBr z5JFCVz@3KvAo3Ii@OmZtNwcd707qsd&h47|G}H<{LA4Gur3iyuCSG=K6WqrZ%JJO4 zcC~IXu4F%>=hS)fYr;;96sR1mc>-9!c=E{?Dg6BeVoaC#52IATa9JR*?_!4%w+|=u zkYZ}rdElvxuuXeE_^5UT6))e=rvEA5O4N4tTy@I=i>c)sLi(*f9r4I(STng<&6Myzvjx@d#$x90&%X=-E)AvxHOeDxk_*n zj$n(g^{Yy)V>lWb#7?a@u<4qvu^nOGZ7WYk&)8D4`<`}%=J9rhBH|c#tA{x|UmrSqvh*yC zwQXG-%~??+X>f1S=&k#O?&>>VRTN?Oov(U<@d`(+^64|Eft%QVm?dMf_k4QH5=*Im zElE3&b)EXlvyojV^(Kh8q!k4?kH*dEh52dsyU#vPA>)co<)8PPrL(cIVVf)avn1ASvUvYhL1?E z0yProU40Qapo(n5O)LYgBIugS34m7g>$nWiihd8Iz6VnO_wnX;hxISwu)YWQf5?Kq z2l)Sg2KX2@Hl~MsVapU&LZBMksHDdAue?Z9co*B0Ih)HyXc%lzqSV=e8Z4h;a_L~1ui0E(kO^;8N3KFpcfA<#{zwkRq05eD8<5%39ar%q0{ zd=}XVko)C3Nol$5+10iAxJV-a-wMEWv6a>)>LjD-AhWA*lgZ{N|A_thJ2F!3a7 zZuCUW#JkG8SLR;%q9tCg4_bpNQ+4{&9owsQv_b#RU9Mi5;Z1VBIlI?iNk_6a@)i@0 zs0hsUIOJ^J)(yauFCGK)M^U&-bMd!r>5Y={jHAb*=#49)lEXSRwRXrzYdFLxtS+*! zxTqxU=TIoG_sOTB!1aoa?e)y(QiXQG>kWfOsw&pImaa)!Z&A7}vCyVoJM7}ts6&IH zI~&v=nW!|_xRbt+^VgyY%uw_UCC3?su(K4L9<>Kef>3p>z{S&_2dOfYP@Tlpy*~1> zS$<*+(s95LCu5{bQGMl^W~rG{Ih^KJT5>ZSSN=-B=1n8@i&p{KO8))p1ij+}r(eo{ zEJ=8JR`Bk6p+yGmorA8cy?XQW>#2B4wPzo0TNbaQ*$>FERrg&kG1J(7tI(btvoYD? zg$+4@5_S3VmBQGI@^+UkEHB-5L`h;(@8`evDeT);-f<{TCj-Osf_stVb`WBUW4u}r zVke;Rs#OKdrHMW`4nU{8ut_9N5&*uMVNGHBXA#MkNZbdYW301yaYSlTkVsljEyuhq z{d;8}g_;95bI6D~X(EiD@<*LZeFj%PX0FBDE5Wc9Kj4`0n1W4xEBPS;l`=mjm}ZRu zAL0qHELuHZm1j(zgTpohq$>hc05F0L9-!1oWo<|5kT(F|QsqU5Lu0GKef*-j5@LBN zLQ|eX_fKvqqw6TM>rX(iCiu}Ia~5cC7l2x+>BwAMy^K@_4h;tMW`Ft2Q`B$1Z`9YH z<~$ptiNv~)kd;rUpV|n(L5pG)u>tC&9W@(>v)nL7Li;D!Ak=N7dLP2eoS z6aL}seeuF=kUN8@slBJkh|HNraO=2EW@^ffLg2OK+n3Nxs69HJ+(j~|8tv_Cp_{LGaLn4 zmbC^_kR)m`RTFiv9(pmR3$Ee0hx7UBdAmi zgH$QOi|NmO>6 z^pZ!K3kxz4X)tX89xNL4{b_)IXyPy9haj6sJ<{!8TKMT$Pz%YGj0QJ+5i`3TDHYs~ z*e4B|lx_nDzT`MlFoO2}T5Q1BeQ94P1>Xt~K8rY?O_|-W(+>Rb&H-@Hbw($jHg;^o zO&LA|H|q$F=kqJ?=2eI}Dxw7uaV_}VFHdP8dJD&ZkuqM4h4*M1NeC-}L=7&~0^7dg zWX}v3u-ri9T=T|o?h>B}Q+z-@%ACr=K{PDTQ6~_ztfjyQsCS@Bh;1&+`L|3aU$i|fZG0(mUIp9-E3%lo?-U)};bQZGfRg%a+AFVE?rmIZUMe%1ES>Yi#3@O>;f7Fz0Cb=`4?eE!*&F0UJJ`N-eT=+5x( z?)_sdSn5?@yA-}8Oa)ola+Ssl7|_DT+RSkRbZ1*KJ?1v8L>VBGTb6+yt5=x26X@=_ zbOBHsz~q@t!67+_a ztz)Y-O4t8(U9YJ1ii3KiL@Z@bvx;M~Ye?j+!*{n{SJ7f_D_-|>d+M&Xr}i3Z<*zr7 z3Ie0$x~N5kF;)S>Ubna+^OfOt>?CJ9DZRO(&sMelP4S*&CX= zyp!II_ignhKlDI%S}XRoT=sZs?`v10W^pjj!8F-rZ;8d}^v)@#q%oZAq<=MNU0;m{ zuZTg4Z^N4+O(tAxa{m}LI?Ur*4t$Znr?uKiHr5NZmZ&PgbWBp(X~-r{*TXIElW&fO zEwAkMKWXQ3#pPaCd9%)ybY5E9DShgSVMGo-!adgTLSV*G2EFNSrLdP3XMZbt1AL;V z{qbx}VX)^8>Ok{SfM}s!?NCCuop?xMzaw#mur-e=AG|1cn{Z-;#l}oUgg>L5Hjo@R zVv0YxR4KRQf=i-p^F3cX`r&L*zU|JW2*X#=hSyGNcuG*RY+a&G-z&a+IM8VHx@YQO z=tUjTRwu)zTMso-M@R%S*p7J>fvpEORjddY?HbZ8gv&6_e(d=wOUszB+0Ih$ z*_}YVVy`x%t1#*Di=0Su0(rXU<%#^f)RQwmSYOnrQFW76T))eKp&|82%4cs4L9b|U zsfP1OW6y~@og*~8V(VZ}YmWwLJ!*%ZjR|4bcr>7)sYtnauIkMM6>LKzsCE-}pB&Q+x#af#7q5{7H5q*x&yxKGT-(kiTQ*p75gIH9bDgIk#q2 zr9#Z(?yQrJcIiWUgBJE(vfB$Y+H$N<1-&h%xtMyT9(8waSW8~lB4MbQ>buJ()x@H} zXq%L;5++4fNK(K~Pkp`>E-fR!~j`DX5*9Nr0ViIlep*J94& z;7cAD0NlD$q+$Lof@7zVXpS3b@n2R4*7@R3=_KRIPUPM6l{c7J!Cf2PloA(aHX+L? zbA(N9Jo_8+d&XF4Dw~ujzIZw2>`ChNC0>V=vAHwFZoj$2afYMVmoGPKe7Zg z3*+a0H0N9jm<0AA&2EBzq;fY_L!i0mk;jgn=XvG+HqkRSZc??czB!tM^G| zZ)ii93(YV5Z7sMC7=6BS5r0*s<`)&HibO^7KpiyKjH3y_YfVrf6^d58FaI+bCJt=f)zw5iTxUH8o$ zTTKFTMrV^5vn{b360mDVh@JDk&>IU&?d(zfZQ=jl$*bZm*v(XJRRTLbjt^yxF~@71 z+_+2{?gz8tf{KDSeThC?19syDqT*;qUuwXu-aa2}=`f(wqy%Hdv%IW3r+(?0(EFrc zBI(w4`J;LD)b=DI?)tljC$Q1|L~(L_bKoi&x7cju^^K=I>}T3gh+QqkJQwt9KC zx82R{3T%B9pGysG%H`A_q(sq=ZgbGR-eu3}&^)SPDs|S$V5Q!mt?x<~`=f6MWO57C zZcc=%6h_Z0>3_n}nN_INJvNEy!&C(&BPdnB7 zjT0jzLpzZr6n`8>PTX>J3|Yy!+6voQao+vy3XEf*)i~W3^Izx-Q4KXv;uHv$L}}Xq zuYt@XzKt`E;2oqT{uU*Rt0gVu{kGjwXFlt{XdZT$@KkCO3qT-_$wPN(p0)lUw z3xay-N0jX_`hnsX7Ryiw7tI1JJ&!%!hg@iaA#sb^BlK*gq6g1pMD?F;4LXyp+Q}Gl zK_3}M3N!i(gq4b$6~rAPj#TdmNO<~DO>46<=?7V(jSTMLF{eiRt7<3YX12(8-g#M6 zRzSZ*j;wz{t)M&N?1FvmQy$dZT$`pUuH(1bbwZ=I#qVne(K_#YdE-sFJa6f-kNidL zkp?IRzYeib^EkSit^~|CTL<9Cf%iFFH+znDv_BW~7`05Wi}j#ZpV*vn@!BnKX1OZE z{7bf2{>E?7#m;++K`1$WopB1_!pCuLQ(69>sM5s6BUDa;Fp_V{*W`N*K=fu5;OKh= zIQoqC0DOdY6*RkO<0^$0m|&yn8l4I31a*}#1zBsX*$FJ$pQs2du&_9kdBRb^4ZF~x zCQlgZ)L;dKLNhe(7HI0gZp46k+mWk8_opOdd3jT@wm%3ecby zESf&?S>$l#-|-(&z8yb+jyVQgK#Ik;6=4VfLkp=`^U2EWYkx-x1`~JRF7N;JPe`12 z^Sn*>WeY3!Y1eN{enBN=r1`bU=>`i97ChV(Qav2FS8S1|oQo;JV3x88kzr-Get|^=(1H2l(swu+ zZKER;ZzU-ZE{KZ?j9`fKn&2zU(wAW4LzT(H*Td1pvX}H0G*WeZf|~3<&?Ek}4;MUJ{7#dA50J zFkcupj?b`Cq@NLw)nmeDssL`}eb82Z4tq()H5_+|K2#~4K(k!rCb3s9%jJk?9Q|m4 zg=DdHUO_W%MeJ3w<>kDj^{N<8+uN#*$xWQlWWyk^HX*LSx~OEi)e{qkgN0V+x1MS^ zM!OWq1)5G+ylzeOkT$4ucNE)qu+vDNTgh&W3=r%Sra%L`rZmMb%z)%P15eq{c^=(A zFyMbwN0xx%{$hCIQ6U^iLloO9#CFpp;A3@7!b@WBGFk41$VZ2&j$Ige;uB;kckung zV79m{!TdprGbcN>Khe(x#El0d#OWDW8Z`;TSgiYHT@}>TzO`yylkdx0QqacS9eJg2 zuLswo24ar{J!;Cbn(|W*(xl$2`qeb;-1j%%(HGy*PE-IkBZDZ={=1k|T2Wx}z15S}&! z4m+ZjOafb|$Mv|x$`Y+>Z0KQlXu}wGTu^g}9cL(7u#4;~9}=a^X^c$gZ&YXo*ln=z zU2*WOgLj14<9ZlbyeK1k9ayWZN|!gF>#XP{U^rfM;V!fS4mPvoEXV$EvxK!mhhWAT zaOb|uIl`8K&#>Zyt=w$572OFX*$Q?&%cq~o3zd{u%f9QC8?g%V^ygio>8Qeo6gQYIJDY8c5g*>rp^`HpyD0H zrqxjIw%S4GF6VSLmAG>0LkEt;Q@E$3?J*vy6s~XL7EavB#QE4IG5S zfzw&sCyAEidc{+8LWmm$o6F%VykcX^hV0#~gk7b>cCcL|di9Hn^%B*(1CuM=BdRoO zM4cPNT(`v`4T$N{iiku)saXLXWn4wRkm;Mep;G4=&&j!kEu?eOz(_%w2>JsTyR zdAx&V-X83!(Ijnq=DK>jy^8$hLd#XZ+}(Bo@2aP1|IWgOaa7~TjT|2j0Do(1TU%JD z?`co)d3tE1-qho+2gKE}hGUEHfmZk7BNQJGMeZit8noo7VRp`Kx)d)2C9ao}Kosk& z)gIoO-?O7Cu?Qx!jMI||+ipD5I-JHl)HyX4r%zgKB}LrO22)^9=BrF3xf=jJ@)!~5 zBW5nn;Q0ts#*LKoTG*4(Br!B<#FpRyOM3cH@CK}qD6Is8%r__Ky|bi60Kwi@55X~mDB=3q z&mvfBj2{4IUMzJ1nA}OH&mz09_ij;uzlw1OG|at_=v)r%q9S zq;gteaG`6nX!2tK0v-gr;x{}5(YYCs+Wvy~utg{WcEz8ohdy4Nan%GlNjh`_H2C5` zVZdAP!)K9aLKLToT4o?rpa39Ij|h+j+OgS&C@VId4-J9>tHC0#7sf-@Aq5p1L+fthTv6YI!j58%*zf*t2n2{&X<^yb!z z4tJ+|%!+Y9HJiNj$g#!uXWvoChxPz?+dB`y+r!da3SiMB^DuWnM2AVNl_BWCP=PrJ z>8w(3*7P%@`_|m+oD^US31BA)8LwO?d&MVvRp)ygjU;L06?}uRllvzB{#~CLWEmG1 zcQQBv`%7DCKyaqG!+gSvz@7&cksLtUvF~gOa#0A8b0z{wvm$^eWg-Fe{j0w(cZ!}z z!kBr4XV(wSs^KYsbK`X$=-8#=Mux)=4I#g7ZxQT1O8xXSyd)Gd0rvN*!~&PTQo`#|14r64vc^p0p>{Ts~ndSr{+$~*68yi2H>$a2c)DzHsH^hh&HqkPCBUnTSCCok*# zL#itvns!^F&!_D|Qr-HcV$1CBR&!B_`T?@OeOf7OK=mLsxtTMVo>D@H@MJabuB*Z% zPEp5EV%~kCZImg>lHnd~Lx7ucj%8 z$-6kZ8)>^)XUmFOuiM{FKbVa6bw1#~^6F^Y(+@ALGcH?sg+>=y5MECg*AK4VdHt7% zqq~ltSy{T#w$RqPIMw`N1Yo{&5^SHGTQ6cdHdj#+L;Z^RM9M?tLgw~lq>| zMhRNFqo>gzOv;S~-kdA;6f?Vf8p+P8?FJCeja6l!@!=%}Ih#H9=P%eg&-G#}o{D_Wt}+Gis|*(gIz}w z!gr^{W|-AumX0!IgVx#lE4Z6yHzMpPnfl{W(`V%u#v%p{{9IPJ6yv-o~E)`$NyK{u0i zDspK-F1*{WnlKJ>B*wNyRqfiiP%R?6rvKe*jxjKYXnDw}q8U{_v;MBJLu# zQw&f_|QXKBBhailNC!l;$u+}b`RXksjV0M_h#+1E^)p1 zVh-T8JxE?*ek_i0kk(ol$LJ*Qjoy@HQE@zH`OOZ8-h0*g9mk|YEo_sHUeCbR<|b&y zz0__$3v)fixkMVPtx$VQ?}Yel$Dg)2SWk5^-0)9Fv~uWk1X z31AOPtyrl`_jDM*WoIUvv$wfe z2U-WE>N{@Fy;DA<{yfXXV;fl`_%y>zQcWegWN)(d@j)$9rJI{q%cQak+v|^P%74r5 zcw@flYToa!ujUOvoK~o8NGKZ+3BiE^$uBhmIpWKg)C$8l-#tAm4m2rtz40v7)lsG=bo+ESLW7N%|wc3){-E*Sy zsJ5QpXA!brBeIhTi(7F#63=i^zjRE4D9D@}$qT#Femf}sc+9A{k}nlSl=p#FPCxY6 zg8St}JE#PpKhl(xyVwR-%+SdNxVjyeD0Jmv*YwKi=X3F5_*}fW9mI=^r;)U3V$)o_ zC;;)I*iH%(Aps&i6QqSSze(?%PE0)UrZJ-Pqdzc!I!a^I*gz?50TfIqn^l}-~@m$6}kX@ z3iWtmf;t3HCe=A^Ur8;1GTp%9MtsAyhLFe)Edo6@_0trgo+~-9tPUsVEl<3ZL+l`l zR!c;90TNh5ljPEd-V7GhQGx<~Bv^9NFB+M#R+x|yr>;@U&_BW9^eXbN758RrdrFhp zZoJxd{YMgK@^CYluV3Po0T5~aI>lTvT#1sHvclpxQ>1kmuVOL7#{FsgPu<|YE9TCy zZl-f6ZmI0fDN}!4I!`5hlI; zOhoas2uQg;d`N-4sjogFiIsI!!7gOQXOY3da22VDz&SuK8vuF-?xi5-jiG|V@iNk^ zH~{q8=K#Ide?gtRG>=M>?}3y9GnaB$1Jxq^GS5lFuyO$pOv|h`6O0&ehG5mtBI&8) zS8cw1H8b#b7gE7d+W=*D9mlD`btx&|8&{!9n_P@@frr3~#G$UBlz6b-s`!n zadt;4w7AEVx+*2d*Q4&g`q<8|;|~JjNbArm;ijM4r;M{I;uuCzpu;^h`}`8u zfaV_zW+WupxTxwgY|L^CEdegSS$K`RjNZ4t(`ZRadR1CyP{3Md1@BtP%fw{)&mto| z+|MEx4Uk3c1lioz1hZCsV~E~HI4sP*tv9xQqsxY>$i@sxBQqugN2@vIl<3qdSKcB< zz*ci&<@<4dpOwk~=4nIC_nsE;2( z&UsWP+eO?3PDS&H^7@Cw(?p4C{ledT~mB!a||3en)HfF}1D?=$5=2eE>&$;P+-;SyBuA*op%w9Gly3$mF z6N8bBe%ucqOFXl#`ozYIlA?P_>)yUEAXsnAS8L5%3`?sTR(P#5*^#c7$|Q{5?n>53 zEqb@>kh(3|utHUfEZej)h&{9mwC~(cvI}^kxNJVfS@`2n(uv;rYJ|A1s{1Vr4e+y^ z%)#-9A}3q5h@X<8yi+|Co4u>`T`N%?d8SLbFuglvHM%l@0yBA0oRC;#8UD2| zdMR*|tWVXLn*v;`zrHaJ8z5y~yg9R9c*qx#?3k)CvuG!nzh}b%YL5qBCUr~F6s;7O z%G@q=EWt9+(v;n*=_>K$SUM;AkQJdeKag;PQo2N{86xfjLjLU3O@ z{QuybIW>Q60VsLjcDVn+<^GI*e?PW=IixHF+d>+|FVt>-p(j+{D=b9I;y2E=G-5;r zPUy0Hf)!X8?J?Z97*1#DDB@FSYZEcDBf8KD!XC~{Y%ul*KhO6C748a*%87`Ze&;q0 zm{P%l0BGSN!EeTapp^ZUef_Ip^8EhxFM6hrvJ7kzY6-#fhR>{NG~bq>%`urKT_noF zr4e5H;Y`+!s+!j76 zM^KVr)vQyM!Fe>;^wFrK%!$fvsh>T-d<6!Vj9G8&9=pB@FZ6dZ}1jCo5^Qz+eQxe~mUoqn@wlmN1#aMQy z2+mMBN}2sNG6QUMeBl_PbY)=K`1BF7^T^sKVjW6GokX-iuMLqNJ6r8q8`pdj@5hc9 ziZU`QVFYZx7@=T6z2L8mi!pmqq2N`~>8+ypg|fBd4HC+;H1a)%OXHwpG}V}C^}2_tQ5!E(4f zXSk~OAOKwo;Y@}hibm{q#MvYn>oMoJz9>#y_vW#vyJ+<{^Rq9B4PW(j;@zui(r}Dj>==p=L$w7Hf z;xdWNd;M>f63upE`*Cs9r4=N3_#-2G8`q0YiYIC$GN_#7QS`bytzgHg0^EqKiCC$# z1opG8;W!otbJ=2nPHoefI_sSA#jdq&0zec7=?PiZL z`PxEOz+w-QWDh}=BOB$(9c)Y_sD!hza&RLJT0-?+6u@3#?iQb9~=pQ36najsoPTo|BASdblVqei?g)5nTfZKsN*y+~h%0T~h?6 z9=$D+f!^6F@Zsvv(GmeG@VSHSjoE8D^exx>GEKS(x~wcShw`=xP1GZAit?fX)wP2i zg*J8l9|T6;$FKbEZMZ9a-9bEI(>?R!Qlm#4R%;X}uJ?6TH*6zEC9je(*cPL({Tb)C z@l&FU+{8NFqVA3VGHBRY+!5Gdrhq1(?euMn8qC(Kbq+Oc8f|dMy;0!syh72a=m=-p zyS2ns8m$DEajra`O=rk(Ok)dR1Ly8qJ%QefT1CRoDem3^OD>9zEaTj)41hejCKU=W znEy9>hxfAJI>qL}i34)g=Idt~D65g@G6s8c+x5e9%J@GEG~h(NzE#~siI?6z$>~v4 zmK#3gXE@?m|C{9yO*J2Xj15JjmB)JSC*Sf#$r2@p)$?#BoT10A_O((E$~#YGA`on9MkbJ8omSXaFTO_*?0kdRCTJgtcUW4PSdB)cb(YF6){tzQnNt?+_zj zx;CA++3D(Ay(8x-W(t;?b)9s``*}7-cICy&6@w2FLQ6Cf?3J%QNArG&u(&CIRmHaa z$TC@5eb4Dy{K|xF@00MrVb2Fz zI}EFb*<~lGo5}LFx9+;68g-SdykbX|-YfBR`?Kz~MNf58_dmts556t1u_*U7v>!bZ zS7MtaRmk#VzkQoK!WxW8VrN_#3XqPY+YMT&Rmfiqx$3`6THUN|37MOXu3T#SeB)nfPPrxK%nvIJWWH4WW8h#ta>z z){Mvt+BQcQo+Z5mo6&?)fOQvwj}rVrOQb9y1tg+~FNj)gC3;lYz3&H3_bUP*-j#&B zVM{Pnom}qkIE1XB%6X%=ffGS|{}GX2J@lN@l8Ctjv81`Bse=^WOk{9Y_&&Y~g_qKk z!}~1KIi80k)`HKWp?3mA(_psj0~OWH#Z9R^18CkUE5M_BY`93X;j;)}m+{8Ts)P0t z@E;7g7huNPDdU(PaU=l(*yuJiXqXvJ%oBP5M%_n%QCAr->PAAv7)=rmFzTl30{)SQ z0CqM`Ii6b`z!#reVvChY|YRs#3u6ZS6&xM{ zvFbFqiYGxV)T3&U!ACy)Sgp%$8Arh;1iyk%KVeP(8!wL+NUNVPk9R99;J;fuJPS|< zSr`EwBJ)slOJ+aNAUN+WftXt5t$W&Uq;7yat$t2TM6@6I+4hZ)(STgyjS3P z14I=P{6{UY_ioZ|I$8?>L@QBF4OLEQ)ZRX^uHXsr2^ne+#y9rnUpit7E2EU-03KK{ zDLsXbfIW*-c8C~|P&~I1P$#$p?%;)$8;C8O?xoCX!**co0v-U>Fy?5>)1mK1^1sta zQuN?TmJr9t7PE9;+0Hk!Z8P%ZG&Niri9h4#7hLQrFb4P%O3ByIG}BnnmEr4Wct4Z% zsAl&s@+C-mKAIBjsZ>%tBJbz!d+s;p*S^;5Yh#yl_3(B9kkOD-4QawKa6o<7?=w+PliR_%$ZUww(V0+$?F9a;*b*z4JXo!qN4R7sGrZQ{P< zoVvoME*U27qn4 z^nI4@i|f*dtD^WiKl&e9`^aDDkKK>z^*8KxKH|Um{jm4L{XKPN8$Ukpy?i)qzgV8` zKl2}J_rw9`d-tT5++u6}F!|{9U)K))nh>^J*>hxB#s-%_Lcq5jw{v(>mRT+NI5o@r z_`+$wd5-m^|D8GS>XC~*kM=J4k#>2i=QGo+bHTu)xjN#mZOiOlZ58tR^5M_BVzwkp z1$6z=>iW1J!*h!<8!WFsug9#d*1!LYT3y*rBGR}QM3pkDsnx(NH~qYx+Re$A`?0nW zF+&NxPN#Ap-2@Hz4W)KC;dU<3sgk&4bW>x!G`7Y7nek_}zhnA8o69As*$N zxJEfH;vwoq)v@s|VORc`emL|Q*sZ^)BtF^GZu8OzN4|;c&njg^O)rkO0+#FF-?BeC zt998Mc;ds|2lBkN(~sQa`e^>Gzhxi)kK1ln^XeaRf1K9*SpJ9myZ81F7rd)^&+}vR zZ}xwJ@lr42qW&}FSC~g$-(tT7$jtb=N^Ul0<{gk=vYiB+S)@`xY5r{oUE+MvAGDOG zP5s#Yzk;Q}8+51~bi#ytbBk6`H7QZKC>Sj-iDd25($jC6O9CKVHDaC{shcp#Z z(oD=?MRFL2qA;VJWhP8_X6ByvYOnq7XRoz<_Gi8Cv!CaE{`?6a7gI+Fk<+H=$P2J_=L-eSJSU$ zT+h65Gb=CuZb2cnsJP@&c}3;pswYpY>zJ(ihQ?oBHg&K&ySjVcyzS+1hdz899vK}Q z=YO7=ofCY4zRrJ}*CND{zlrSEiT!R~a$sJImo8nhRO;Kj7A+0~V~O0-WgE6Hm*3+g zb>ytV#vK<|DDJ(I`>=MUrlB)W>FBw3Y2{5u94-F0sr_YUe{N!z{;y{Cw~777ym}F< zmMj8`w?qzsLBKb3@)8mM^5edG9S%0H>49~;AjS`DBN~$6vx_}xsWfoNeqE-I7H=Iz z)^h!LR%%sQp8tIMp5j_Q#u-ZE{F0Z|`u&xPz$N={6BMkBJU>;vYg@EW@!+q6h-R%< z#we41gaSE%_8$C{xM&k5KG{s%k`^P17$PqcSK-=goOo7_9rx#CXiK1IW=~eUAd-?0 z`Xunj=TCBaQB!(1<>mDB?l+2bT9=XAf`(M!O*T`DB#73XH3MbG{BiZpOwO6|IOPhR zT|Et5`MX{pI%TO<>6o)*%{AAv(p#!is+1?wZJKI^FsxzK1_j-hpOdXoI*kXLM-pC{ zMyvl+=2Ll?s@GDW!+G$|F4l-@ZNM$q_4?We&Wa`-fv#R7nPW}VgQLl78T^eH zKO`JpL9R>Y;l#_~?PTr`QEe#EjQ{gOf&}q>I2m5|5G5L$gLASX1Cq(3R!j_Z{Uk-a zY+i!EVvpw0kMlBXpH3S~5Q)k#8ly1#can~3XP`D!^U*(jfC#*4*Ur%AfeJ&L@3#4$ zAz?e|n$S6&!t%CFf$HCPXsi9u)}s8Z>}Uk>|rG1p)05gDG9>7*W&k265su# z5soo8lprpj1P|GUr_Ij($!YlsZc@dIK1vYKITm?_+B1Iv^DcuoA>~Fkgq;B?xK5TKud!R1fYfC;Xl~(~{qNk}@lmDM4_W zG4TEY<}Pk> z>7vwE{HLqG=Y^j}Dx}rlLo1#%eu$Qh&Ntr|8ef2mIn!CvBXAv=By_S4Qk|*#zMj{P zkD#cdd5Lq#hthg+ybK8<4gJ@JZ#QbuWA@@wLxjlKux|NAt)9yyDQzY;{z74X*@Ryf z{U5Hn5yEMo;%~=clNg#PJe(#vSjCUJTuAWI=%@*%z9H$+A6(zHwZ?vMm!%qMcbD<{ zAg>>~<~B#WM02AG_$cO;ea1N#HT`;*Uoq|29Oqa0KIrM4#fdt99eRyXyDeHp-|g&v zTz$R#t^^T4vV*kl`1ts#_0u>lc%deXtQLhDHG5xBSaqj=toL=cI6vRtq&H+{tf#vQ zbF%uT{PBK=U~Z|{OXf1`^Nbje^kit8pfQiAy0>e(GtnjnPoJI$=zra9{%T@7{L9Ok zQ+;p5$AoD8#$gOjkki;FwwJ*vOh(eQ@F%7sGqo!Op}TfHeX4yLH|dH?l^}j^hkgqv zVh^UG1v837OAyTKni52|CD7Sd^F3>UDa6N-`T8xGc^P1^IraNUFFEMw;Qjy!LeW6v z6Qw=&cVZOhM_Jm2a`B5^^4OgI;-ZNQz1j^9ws$%QAxbgHhWEkA!S~Mo-klfkIvQQh z%`yn{`t(P?5pjSG|MXdc5bZjO`O2OUTOiBMrioV&eSwz0VoMNr82GWVKR>hfDMRf1 zl4c2l_b~xj2o@N&Wn}|qb_0hZvNy!Sm&9Z$^`Vo`?uATo0SmMFgP__LloN6KkM1}P za>|hgGZ<(@1hM*18XWS?2U<-WJ|;oz)lda~q8xlWiUv+4 zLP=?ev4AVX{K4`5SpmMvk%vqyh8g_51N9@^s0_}OUZYuLeBHANWUtB4hu?)X((%qL zSx4mM`Aimh^*+V!3rkb-{nUOK+MlJG*Aq$~`Ii>e0#+1o2}^r90;5hbJ5894=ctOxeh27;4HP!Ng)HuV__(1eUefD=S=}GGE;y_j?yI8?I{Zg9)mZvlROFo zvW{0zRb8slzB9D1%Y3^)OKE2A+~EV`M}1fIspaEU;#e+JGidn1EP<=b-M-czi@b3p z^3{QorsU&8{%if%xi8(E^L5ELkC{sCq$Rclv<;n_R}5Y?q5J9qbjtb&%W>C9sg*a6 z1s~|qscqHep1K*as-tixQO!-;p%L9gIC4&cIFb}6v&`J27B6S1MRMvOg>kXS3Cvo$ zn#eGT2|Qpbq4$7iBa5*}q%J|kH1!VE=BRZWr>PO5RH1a9_R#CH@chFN!H?LTG}P|o(4}#3SYsRr;<=3n!ipH{XvO|}Bq7;pNd7#yjF_$t` z-W(X_8y2V^rd;Lz*>)LAe$&I<4dabmfKxEaqA(6ac|t&6&Oe`WC%{sny^QhDQk_U^ zfLHNgD*qS@^){Mi79`q$K~6`lBC;FFav?!-@BQ6#7DvN!_{;RA&wFaT@`y>b^C*#K z_3P`fHe+7h2{PuacR5J!{1lp&*nW82Boo&oH#V>yHuak)1;2m&MZO?4{jSLBQAfoy zqpQ|l-n$Pxs$fsvSs8dDASh7rtabsRdmG_GWa`aRU#|8My3aq}`PttrHTRys{2sz$ zFV>gd$7P`rCF7ZC>->8>Q>hVQMLw^6h6Ur?VGpgS$%_EXL+UP zT!~Htf%*1zs>+*UJE!7;3uC4_wvGl>v*vrQ^5Ydw1UC)cJ~-I>kY-mAOkdwP6uj#E zX2r1{su{+WcIjpJVkKSI{6zOxhHD#KmDTQTSEQOTcpuGhXBt8=jpZc_Yc_9*6r-jg~vUDLw6 zk)2O(?o%4>l^{}Uobvs@TsWQ0^X1}_^rvdlwDE1m*l0oTJ^+6LSACAWic%E0^SWy& zC$8fjQKoveu20+|tXW1Xd@!tRRq@69cA%bgyD-AcT4 z-qE&c3x8NO6=jgG24xY)f6hMC?$rGGRrAh!RGrs^X4wqR_8SS#cDJvUzP{$y;J7AZ zpV_q`v~3;$^~ymh0?B~R~Q~Ui#&s( zjJ%DXe+zJV8(M+PRcXM8I5Q%lq1THG(2|gp^sqa+In_8muTm zWblGGTfyH+Pk;yRQ=Dx?j=Yi^N+J#2Wf`@G%msNL-Z!p}mOL4F59Sh!H!GeJ==fdEOf2 zwNUwxR4mD*n6!iI*U(uL*RwV5r{2lQ%|M6SM z&@1axL|=rS-+3?VbbEukJYkn3Ufa3wgvZ{B4PNV4b_izmj*OVvY;7Lfr5ifNE^eOM z(s}9hN|Tiy&s5K}*j#4u-OWr%=TXR1u9^}rZCmrhuipN%gfk4;AE}UHgv zVp#2NTGrcdkG5WUsTT`y$dx(Yn-CH!R7s37J`A!HkO9XG2=Uz08AaqeL&0<@&M zUg4LOlfhlDH?%zI2;X@g_SjU(N2hIqmhpDGvMZm

UnoWp^Os)H0cAtL+tcURWA< zZ&a;jWPcW+peK~^j^quhcFz9W9V*gp4@rmm z^D-4Xa;@o`D;?Lp9&2ZE{M_r026W|kB&L8R*r}nU$JOh)bufQ#tXW2>>oo#9W<;lc zzVch<@F$fp6w`Z%{PoKXGKUH>k6{d^wOn%nQz;v?z)bpVfx3bv2pJVvfjmXNTvTC@_N#9KE*MiRic3JlamjHJFJk?qQzR2#PN)X$D`?x_ayNMSs=9|D9NFaTC zjRK;xNKE7pKpu2Z(#Q|{R^y3gy!~eXlx)<(3$lPuNB#GB^uJc9{^02T6Y}ilX;1`c zMUnqgpa#JCtz-xotoM2cfuZ|O4FI1Qi}^@WhwOoeuNGni4OH<>F&N;EL6exHyyGlQAJ08`ekoW?Zzn4-`dUfx$UE`fG;p2{q zLt$H*wmS!mnd#&`FP~L-C6c0wlj<>Q_sJZ9jOv2KG`@*lCx)Xc3>ei9b-*2PBSmNh%gctb^%`L{JhXbIfl^_>h%s`& z+VNLs@T2!VfQlo@`d2-n%*Lyv#nAc^LT`UUTIsm`@|#jjS$j@nyjG&R#p0daA+kQf zcO8s6CaMP>{I$COzpMO;2c`ZU>;4_<{vGT79s&P5*8Rg+Ck1WcqE`?zy`j0#JCIC0 z1u63KC-qtwRqlrzbN4aTyX z2d_@=cd+w%Z}0LY@l(t-j%vN_mWCa6XR>z{Y|3(`I&Z(NZ4$5wbv zpcfovG%XZ^VDrm0a-D1`xwRo%f*{`~f0cjko{0DiP+euvSBTA+o&#CcMo^nuv9k=| zHnlJ@4Di7RyE#vtB~1*@@-D{6kfQ{_=)s6C+lapFtrCd{17GGxzD2PvzdJ}>5dPKO zK`c+%4NDLpbNH-<;zj!p%JhB!{UV@=HZXW`kp0vEFH3^(^NdV~<%6I@7+$tGT_^)<;dyZ&SZa*`P%S)K z9rW8}amUrQ?B;yTOl1&uQWrJAV%yJl>B!t{5??fK&>%9n+pxqMj?1o zmqc5*&wcBo6!{WF^48O&BST{Riwh?+3yDY^6r9(xRKbt2I!e>qAJ?1F!wT54G11;& zXMgX2Lv>hnmTg`F(9xJ^!F35D&z@%px=*Oa0kOUv7K{NQ{^s8kLJv*j*9$E^m7cQ6N=lPOfHEF#VcIzDTr$j+r$wwx98f( zc`b{1wWZ_GtL09YYrE2GhaObkE$S&M7UF%K8t&=tRUi0`Qs@6xpEIHXoR*q0kRX1@ z9Q1`ZVbU1$DxgsD$LF18EZ}Et{#er4L605`x{T`mmaD|%4Ar9EPL%`@y;lM|~v+l1098k2W z-;G`$)e&YX%~Ppck7s2u8p>pxpl8%^Oa+o*^fQxrDbyqo&K4Xd zX?MVDi8+KjbpAT~`@}SlDzjG#draah(EbZf_)nKnZvC@F{I7M#2^lnIMfyPr8mdqvq1eN(mpUorB(28^cL-U6sxLc( zC+2Y!LZI2ckn*)%*JciDnKlKdnyraBJhJO!`0ZmW_W3wpD~Pt+p7`wAE!$0f1npB3 zXLIc1@^Nwr1uRpN1?Yg`X!vM|o}p$$*wb0+S?PIm-4VwOQ*E;hZJoL`$pxFQd3g`~ zHa39T;P1o2g)*g4iYsyRf2m?OK^|0+`6GVMly>l7S%h1c$hK7E-&ToAs*cKE_0R+I z;;zG&Q(qWpA7~3vNw@Ck7_xf;VGBgt_~z_AkzCWv!+eeM)1fyuUkXC{`E-4+;r0jP z!TdHV`jqZNgoFI|??dB)(^p*d5&sXp$auv;sf^!6>$KlS1YAk`_ZlnjKB#V4i9QBF+IY)>`CA`$aS^gr|C(`8$AD8#5RHD z(7R!6a-S0WclUclS0)S~^=m?fw(lT4pRQ1{Jg{rE3IiK1=)^Gf-J_JDc$LX9o{TNq zX#KJe?G+VII__I4jFDHFV~yJI#8j;wbDMj8*(X=txy9^Nsr++O`frxSfVkrsD^v`Fm1Ji}X!oe^4`*k4RfeJ_^DQ zNam#{gv$dXgt%|P$BLvSn1&q46$X|sfpASk`Y6Z|ekqOxk(>5SzVb7mLL`3ZZSq^o z(bMCc%;tS=Zp2q)w_d88!r}OvY5dZ?ol#rI=972S`*MO3&PKhaAS$vA_q6#qsN378 z=nio#GkHwbjKi`o30&`B)`ga*-9Kintg*E;YGTRz`jO%@J zqMp3E26cC|xA56nPWFx=7buC3tQ$a{((VlHbC9Z6@eEDP4&^3P>OBpt!IZqS4I*q> z(|c13cc8SJ8lUea=kcT?*RH_-(ZOsRH9$ewnd`WtcxS$H=LS_r?Edb zj+L8-+B(;scw_E}QFT`g;QC@^0MpBQ z)BJy(+KiB6GXV)|@~@8T1%AbEJr~@DS;H;oRk2JNzSy5U9dF(lMQcx{6cjXMoaIsM zp(EVz!b?Kd*{x5x7AN0LY;#!JuhI6r6qZN!dcl{`FIq+W$tdzH`cJl+f_~>#f9J;C zk)lngiYl=@{vrkX8MXwyFMR&L@Acbu-G8SHacv}7zNQe@z~H67BWem2VEF(ngu}lv z3>fGI2^`4L)H&!Xa$SHpmmt7?t8)Jc-U}08C(#gy+3El#WCF0Qz?e!L`(4_6IOs)0 z;4)*-T~R-n7(tBEoFJ=Jl-Uf0#Z^2HcI9K@NUHqR$hQ*2pkvCNQA;Jh@8Enq7)!H3<|#1dKd*LpQYv;00|EfRzrnGl2|?dXO#j#f($7i&V#f@m=Eq8iUqPqA(g za!5OK^xKVhV-?3!2!o{#L0tEg`x9!PvU5om5QV$m#`;3n?bq|qo{*?;GJub=H;1ONP$&1D3>qk}qArGHI& z!{hT83aLXWR&}s^SEYs7v>h+(a*b2*c$7i~fAa_ne=$l5qRDI#ONMwepDF55z4(5hR$P2pFAn0vOAbD`{3jV$EB5k#g6YmO(sgNDudYI2?vf6Vt z9xRoD6{=t>WG@vO9@oV6HPSdPfFZ4>EB5X&l_krDnE;HUgxX4X5I z$RV_nXh(ObI!eK2FjCv4DskF{pIskE4J?bTZkuf`Lpwy#gf@bt4h9!@WDpx`srQgg zZqu)E;ijefY-+1<;Ck6(W+MX0EKlt?#>p+_yYd67Uu`eUFCFt-detv0DmVBnpxSJz|v$bj=cQYN256fHKjg)>4D79dEvBU5^TQ>i8NN5kA^NA^@j3esk(zNaj4zN(XRlbyW^SHZH*K$dh0 zuri4SO$9gi<}6WC@+{ESC3SJ{m3BB5=!R-ekKByI?1F!R>vHQM&#&i$=I*`DkwJUx zG#DI7_chhFQ!>3Drw})jc(9TC;Pidf?pIs1SDajHYHqC{lTjpC~~k1RUcy<5Ks0&y>5#L98I4&nw`Gd8_X5ij%mM zumG7lSgqY$l|xw#VVLgtxAb+q!q~gSfbZFKc38MTR$(uDYWBHq^HkW(d%Sn#^@i>h zmh6bo;4n<)@Vi!{SD$xIU6_reJt~+IQ>p}K1pSS--bVPiO<81O7?WSWKHVk$J6&FR-6dkNyWp&(v@=oAX@v|t)$89Z}~ z{H87wE_uWpK8O0M2G~Q_-eASYi2Fftd=^<~UdkCR5KOC(&R2r2Gbn!0jfZ3&#-6>WO5I%9e`PE&JdT1!2t0rU`m1r;+p`NDV;7v3r`OSK^onPoG%Lp zOoEWzcUJmu+qZy2@*{s;Ljt^s6RiTg1knxV>@(t{ zDzpNX{b-H^A>8_nf&o`l)p-uKkU!vVlHV)`)lsK$lyL+3vkl)@obE9Vm+)<#w(nEw zkKFPRk2FSC5uXiJ(nNY_=zGRPy6)(FkVp&vqYx$9$}ky>uYGXRsH6TR*<&T~9>`K=<+M)vIJ z(Zm^$=xl^Mcx>Cw+4bQ=?G;r|x=vf_6UYi8>?-yEG1aY2WRvfea&pCw@t{_4=Z}5b z43c>#{XKU&wVT1a$KWi68=%tsF$OOqGJ2BCs}>DhLM@*IJ$Z&7%<2Hek4N7MAP$j? zDR}c|pvlf;u)=|TpwA3+b{7zr8x6xdoy}j}%pxmqB?Zt3o{YFTa)R3Fd|nckotvoF zDnl|);`lNhv|ZXlN7Af2`iI<}Ko1KfL~JCe9Zs*uh{*F+cR%d{5 zjMJf+8}L4(V=1ym+1NcjITq^n5h?CN+=fg(hQ({K_>%C^8_Bw0{G|KGxD_Oe+zZPP zicb4}Gs1Dq7W=9Gt#C2av-@SY(E5^3h3<~(Nr<7#YR&18)Y|L90VwIHJu3c^7b3&$}l zD#T`M^J;ii%wOorB%_W{3n?GsY@op>W3RL%H9Y8_C@_t_^lN5>VB|)-hdeH=-2f^f zqyMpg2=^CP@cBE43^!9I84^U90q^?r*EN6f1XrY(5`+LWqQJ_F2|+QHwV?0v3k`tg z2djMH{7%b&WYFJAw&7l8=$x+GhtK zJ9@1E19?XU)gq%WGy+aY1^Fle-^+Ll2CtAl0M<+)oXji6fTey6JVZH}vyLZ0l=M&_ z6Gtfi1Q(N}Vrkq{QHEz;V6bFOoS=Qwv9@}pkyyIMK3+MeFui!xY^E`v5OlWW9qCX9 ztPSO;QbBROG#5&)-ze0q*~6UR-bFg3glB#6SP-Geuq`1+5>lIQ@l1 z-v$};sP$2ro%9xQJ`Kv`48$0}2er+~^FJT*jI46&GKwgjpgnri+xylleCFi`Pp>_J z%5RROsHD(#_P~ZD6fcJsc85siRx$Ci0o@uleH9MmMjw^-$_R9&msLc7;JJxYmjTUy z&h`xs3X{r~4)10&%_H(M)<5Ah4ho#$_Ib(!!Icm5(+>qcJ=YJ{&|{zA%YOaW_v{(MO)|o8&C-PTHKCDU>fT~?S5mE&l*UT3fQEN{OnfXH$=m^gq{zio5wD52e z#8%MBic9!L-Wq)>S`R?)tw9>>-3};yRpR}ane_kGe`iT@bxOp z*0<$?J=MUX{EU#X1F|)^k}-x-NCaAa)N%ua=cs3EawwNSd~+&J6+D}Z8=mt{#8$?~ zqD87?4l3cx^{jo}Ra8c*<#)uUd2dGp_b)E(6=`nZS@7a4@@T*1ax$lYhm;@;=RT8T z7zA>B7_jtu8M2DV15*0CO*Bky=Eb|e+eXvi`46`QgGnwZhGZ}JF6wLQuTzu)o$&d` zl&_`X$rk-UupIM)XC1G#XW-39D&-Bd_O;@W4Z^4!Xqn z8n&=<)icJyeQr#nAyoX&+H6ruQk?xvByiyM1V&$z; z)sSb|UbXOYUSnM7?vx!7NnTGY#-?Yzw>FIjsNTPK@BWF3tL{}-xgFiU$uENxwD02T z7z@polZWvI0BkDq)gyz&9R5>pX~N^;cGi(Cdq4H~Z@Yagtl<6q zS&Mr}c_R7x!9$0uEC(kU(gj-@WiPhuIH0v`*W1_rsT$AC{9VqUyPEQ`ps!6>k_h4c zq#P>X?k1q@CxCc4Cs7i_^>A9vgaqMjx*JY>4Qz!ezyaIx37EG0>7U$g!r#h~7ZAb#P(cF{Kmupi^bOM z6|x)8-gQ{j9#B0H46I%58|}6|7}_mC#Dm>PqG$O+FCgCB>v#~$Z;)Y+VLAv{3(Rgj zj}8=ZLDT=AcF}uic?i$6G;BwcjE9h`M}72o0OkixtzW{bwx--41xtDC*(I1gRqb9J z6nZRF;5Fgp)fZ&B(md&z-`1mjM%$}J05JSh z(eh(c+k!vl;wRR6x&;Jts8bwkT19jLI#4Z`QDHmBSis)XATX1+R5)b_a1qq-Ab`wZ ze7v}nM23t=w#e!()W@~?sRmW@&ZDuYZ!BjEKR&(&Q-r0qSkzbG+TQy2rWCw-eC}PZ zcVA=3l?tRq8Ov^X|8cir#sU^P(n)2yQguU*TNYU*B;g7oV`I_&AU;eAP9Z%Cd=H|O3vE9^=g^g!&tju+xpM1x0IIcG(*Qz%6%uJ zLjl}x^Fztd!R9SDc9ia@z{jMGWW{6DnV8uyF$ynvR)hWdgu%4MRuO~EG66_wJOtuf z9Y${2z$mFK2uof^`ktRLTYcNJ>=QMgpiwG8tYQcOfxf+lv zHKrGm$hR>6htSGdFf#p76GDDF&1l$YTI_`tb^RrF**pVM|Gx)4&-K3NtHg^u?s^8m z$~_@L@}nj&`Az8aB`%M;Ly`s_y=yrUDsZrO%o%+kgAtpU|X`AiiL)j|+ zYojz+Eo|n&mk$-3g3sjIFLC!@S-;Daot%|;?$Wu+^s~5UHs|rziTGRY*VT2KpUCWB z?M^`r+&VQ>y}wr~ zr<eg*Wmm97a8ScA35ebmaAAoW` zygg|CXY%mwzaZcv|IfkG7xDsvSXf(DEaXN2-2P*5`t2l9fO0wBOCB!!6_8sDECBGq zWfpLSb(n<=`hPqG&V#~*JEMLv@c~tf33 zpqe?pGiL>FlL>v*gU1he1)yMu7HRS|KC|~%ch7#|H?okbc>Ch|lK$}vJFko{6jkY1 zUgi{<_h|+Xe^~pJvOJuzXPblUE2d$jiIE#{SO0SFj(ydsf!5*`os;)f{Y`(eu{Wz%1g{ zZc4e2*I`fWhgYxz;4yA~do;wm=m->{V1kvk+RSp;*HRa&FY8gHt@vTcafknwrj)%FsaH0Y|51lIAI;h_)C+%1>dIECPXmF2R+jLvY)Ad2;xT8_N*|j_4rbSy^ zsmknYE)(QGo3T~ZW0ay)AoYXsw)`qq+9D#x?MZo>Qx)6XWeABRk`Gd_SrJKowA@Es zmFo64Pknq^@vJI!Ow&&z!Yd);)z80_wk(v$kL$W{N?bC`9{e)q8vQZb?8=M1XRbcJ zntb(|Pp?r20-J{+( zw6Jj>Z$@xR{PXD=Z+@@r5>6O1NNKz}sNP$nxnUle03P0YWIyD~4YvfP&dxw{xxxKG zB-JBzH%iNu4wnHC=luY{J3O%J6dXzZY8x+J+h@0<

{>`jBnk)Ji|4%m^^6RF z#-o<~{eeMH!64yxM+Wh)|HA``Fbjm!H0bZs-z)L|KTGcyj8M1=#@kjwMBALjZqN3p zr6RTVxonMjwrfXdARw7vG7@9$J7rt!7+0emS)h{5PDfC=CC;ll{z)CwnkibGuy$4?ckq9Dl;xQU$r+Evtr9@r7f*Y|IjT>hE!*H zPJ*LCbaJk#oq^qs9QQ;5ZL5tPBvsSKlmQYyN_n@W1o? zf92xAe?^(&pRO_Tq8_cIT2grVVFqZz@<> zXA6udulL&Vtg}}Gjo6N_z|Nylu3tNgQ|in*!dEQr$@Pid@0RbAa!B`DsZ*&#lhPK~ zn0&L)4O>72x#s0y_?P;=Zpz-joy4YdXZ3C_GI@%=9@4DW*iG*+&JK3urKW__#;ec& zWE9ucx1X(P;#v7VFCdE^PjwLAq}qfQw=Nk!^X{FON6YeTSwX&5K}zc}fS%4kZbeWI zD%HJ*vKZ9lPJ_*#o;&lU>eAMIB}=2p9Pd7F(vCI}y3h~ROO`YD<_stjeT915<=I?} z`d3SNcBsL|K3JYS)u;Zn#=a=vymAQL2vA!_>SeC4NU3DpEb1mFp<=zu3lm(Fnc4GK zpa75G^~%q^@yW-vuUvJi70*=Ybg-x%C0~;Rj#||4wiOUM@?)xP0480#E+;7Gh}G;#EJWWFWit`{--0I#Aa!g$Kpx+he;v+|CvKX~7BH{k&sDWWmD|7cMTHr(cPNML|xqyK+mTO7g*yw7Lq{=B&ZLi=` zH70?y%>lTku`tRLUmjbkbps|T-0-*^RwRATD@^%TjXX)jz*?8Q4PE(FiSR~3 z6+>Nwxd)LOd#VLh7GG+60JRzy!{Ds%tWj4H>7%C}iPzriTOSv<^K8?@wT(7PdvoNk ztF67!NsB9siS_k7R~#qsKX|Xy>GqEwim`9mWs~nqT<3yQjkx-GX=`x#wKsDj^_93C;hx2u{>wRZ zvP*cLJz^C+RLtwCyD(Sv$(SKSOyXjG3ar_~Df2a94l7IenWO|!2X`aia=$RMmQy0~ zZOEX`CDOR72*DU;Ow2vobx@tYtDXBUzE|R%3P~@w&8^1 zb6vM{=Fv)ykB`O2+J%nWJ>C(kcBlkeTj%Pof%jr|9ISUM*jq7LwZ-OBmM%Df$>I~` zSVS<@$M1{D`SVpcHOIVpQgvLW1#6{#b?9uCgP^#;HvEKUWhEON*pyGL;qUgqd-tvV zwCSl&lfSL4Ps`@}x4pCI53f2WeY%^DwNAGbD7bBqzT)h3`OvWOGv5PyAv3GHv|#L@kH7MJgYc^Q z>?JrpD*9@VRR!GM8IrbEWW>)RT(+pJd|ejE6LPUJHDN_#YNx)iJ;z?&8}AK^-#Ra&8n!%{!Slt` zfD0QfX~p_#$5E?{(eWDVuIrqdUD4;!W*q+diV@rX{zO#me-LJf2HlLifd3qne4MW| zAiy%yl>PcQK)KX`wOda<;(bXZ85Hi!=iBdjTv;BwF$tFUUfzvNG?R)qGQi;Y+Lz7u zoB&b0_tvBO)A9YK!>uWvV7G_~O9KUwIX3ONJ#-E7aZzxjjrXI+)ocTEmpq^G$BgBq z-BB}RRc4Q~^NEf1^EL^UC`EAWo5>PZR#;5U5*oCZ{9qqn9ZRR_nPk`<@;kb%eWani z3|Y)}8VN0N1$(W%jZN(eOyV;x=o!^6gU$Uh9}|Tr+sKQ^P7I zMLQt}qjcGYd6c(dp3nM_YW;4|Hi>8t`bFTai6g8MK;ssi~j) z$-2u)AXI;~Eme}h|1Dd&y^dU2)(PJe|#(KlsS+z&CZyqhR z&elq3IO(R_x;~jzeI`dwDWNQ(=y`#yhVMW5*diamr;s3Cgyk5Ca|1;i^87F05<+On zY6kK3_7h)^U+rPh&C>@}UQD?-cF+D0iFZC^^o!+MfBb6mUHS*#j>D?{9RE>50Oj$}g++Gu0M0o684V;}bMI!4q`bKKvrnXZx_9sv=BD);r zPKA0))o#*;BKsmtoVhWVVYXg|bv-L6A@CGX4Ur4AeqB~WdO>TjIZj0x@CIG8q6)}E z3@MS)kOS%$qxUiK< z8)wMUrsyrlczqo5MfLs9qH6)M)7-77_Fiidgu`|IxVXVVQ@GL8C(=jOI)tq^a^}!v z1ODxVf@8HCU!ID;wUyQ2k2Hu4w=3IUXY}A&(eRGq7^-e(?$lUAdWy#rw^ID)ckv0t z652d%U60HS>s_e*ZGmN{IQ#PeJ1=ujWi&VSBBwd?;r#Q3lMlUezm$9}A9BB3 zDstdU#ltAbY1S`vI-c?tvu?nt=TzDKie{|hXl8X8t(LNSpk_Ysbs5#Ke>*?w3fI7< zUSlKA;RSzlHV2KEfY(qaC&c_kIn$OCL4wGD*~*>LpsCX`)8mX%Tyd3<%=CS zAKeSwRH=@N^hbb1L#^kxoN|}Z&As{2i2jgex-L}eXO5;VS39l#s4MSH&8i1&w7AmC zOssx!N;tH;alWN7l|(o;(&tS+?mu5} zokArD6i2K~pcc|Rs1KW82U{!aB#a``*Krd#_caN%`JWD&kN5{<_LWiK_39@JP=PjR6 z{nfl*s_eX4G!{@UCB3bV)3vg?!du5t>24?0+tn^e&e?AJNU4u=Xi4W;#{%1?bGUR1 zQDUkTGX3L&=73g}OV?M&URXQ+D8=q;^4V>NE)O3nX{XvA-F`E}uDtQs_N}+I6YG!a z9o0n>oNfL`AL?^Iz3Xph^Zrx)N{~D4h9wfxYsj+9VGoZ_en_bO({4rPe+JMk;`7O7SBICW=>f9T+TVB4-v^Zs9I^&v{AfPB^Qw}j zjRF$#x{S+koX1oSTACo=KQ@Dkhovd7m0rtGtaM9Z~hE`^i`eSKUtv9d}w%k;OZ z%Xz7$<|Z|8Nv;3vgFI^hM^1wHY1*71+}j6P{m?l}TQi1VYvhGY%6oITVzyLy|cQVLQ0wN+H5dvAI zgw85WX&HnN=^{-jiI4y*h)73JLXuIbl1O`m5Z{|U=Y4-W$~iOVocZm$dp`R|G)@Nc zJkNb!<^EpR_5IE_dxu{yYe;IAg!#J3a55X1-SS-9_#s5ofhC3rB_`Ar%JOF}>_1EL zl@a46OevQ`p|sF^z4d*!1foGcFM_RKJ>SpMF1)Te_L`WuTs5!f?8aHSwegsV-UUUq zjYX2nH&X3J%4J{RoOJcx=pW(OC#&F4Y`vYmG|8+m`xL$=?hy3YpY2npy3d%IEMNp( zA?|Q?d{MVhm)RR#bXmffW17t*Ka-X)L2Rzc~Ld^GBEd5(7hB%ho zw&qHVLfn#wV#9Yr1XJ!qY}5H1<`{%G=gP;_El4;)<4;Di-z2{!u|>Uq@(T;Sae#;9 zzR8MN?xubVb)V&?MkA){!g~d9KXb2Vryx4CQhXiC+zXdsRbzGW9j)#xHsN-rgoBfo z&cgmz9y%E_eb-|p$If97asbU!CUg)IgK9SNBxcRZ^x+ zvP*uY`Jet$bI>a&1BT!_W~y#iIsSB5UMTKq*uq!SpSE4(qB_cmkOP&I17tjS=KXa- zkWu986)I%Sw{N9JH`)Wf2GBEm$rt~UI0jyvdOmGMb>BxKrn6&+iFf3W{3yHye;}KlWYHS3sk?k7ZJ1xjz%PQ3QOmuQl8|I_z@b!FDy6w zznoubo19;%8~plB&aZ7BN)S zbnb-J7PGw;1mt(ly>d=+Vm>=Hr|)T`p@vW!WbUpmCuP08o@wp)TrF25Q(m!sk}Fy? zWTJf`&(ShHU0&gG@N^gQ82%y2k8`hi6&WeC~TLVyUv!GT^Fmed^KsRi?z9(PCsR-g4G*|*b3O zKsJ;#|MF_*Cbn^?e+s}ka@)rLz-1)!EK5PhqgZg>nT|D?mI&Q7ds?b!H^-j2vjQ{O zyTdU2r_pgo$ZNedn;ac^`1LqO(&>5r#3}B(#LI66?+sn9(}SBV!+-gFEjMxqz%K3* z_|i2f{-qDR^#`A}*?gd`?FK~T=31TLvk5fu8t&E?mnXKx3P%KhliBHCm?+>L`h|6V zzMQmwfYp5Z<<8tU5o8%V5SAw(Qn3 zDYOULx!O)Vq+BZ`4Kdnbm8o1~lY!=dg4vOQUJ_1=t4rMxx!-pYN~8EYu&d*1U~(9zx~_n^MCz{erb>5{XBh6WC2qd z>6C*Wz66jVhB%aE#YH6o|Kc+M1)&C)cTGO*3--B$L!PcjGbjrA{J8rYx7~TBODFHv zdndP9c7($*gxJ%02iPav0}nh?R^ZUsf$3$uTgV%c-}!`5sDT_t$HYF)N)*f7D?rrE zM@9t-t$^C}ROzsox+2)Cd|1v|D2KDw`$J#dc()wasHC`?X4I@JnIRjyvW9i!lI z-I5tZYk_^o0a+FSNOr z=%l43@706ZV94DTxgI`5VV{$cgJH2{Y-jTzI#B?pSL_ohSKH5%E(7tA%-tk9-8Djx zo4qU1W~qB4QrpKm6PiUg2&Eb$t8fkh-)3?s>O6N}o|voVm+{cP2D`nD z|5XduyK|5K_RdI6u2ESb&k~e-q^81_mlmf1tc+4^MMuNx$WglD;_st8{Johu3p;)D zg&{(yKj@a$3CDJK<|{X4StZ&w4lYH=4}P9}{mZ@o2kt$XD%1?Wk2OOL7mqCGAVshZ z?UAyBfU}}^|MZv!C^IhWox>{Cy27O3LOm7O8^Jk9AxIs}kVMaWm|MLMhcvz!4slNG z39=qit)$%k(lP!rG?kJ5MC&hu^jZRjz~}7fh1i&<9&BvPbjBTuH9 zad#H@V|F&k#}>bcl;i2w^lSKE`|z~cvJ~@h+9_s!A$gf031u%hKF*@c_0#!upl&%; z{MXUVgKRWEE@6%FEAFUpU473r7B_t$o%Ga9?U_%1Vs36xfoZ0K*mURJ`hstbgj)*5 zYPG?XsZyTl<&5)-g0KwV;gtg_3aq4kBDu3R8NP`^QLXR9PTujgDEgUgAY_yQ!+aPZ z9~hJWSF$JkuVnB0e3U&-FTlD&VO{Qmw(3|AsbVBYw? zF9lIMqHDqlrHy$JSbpZJtz%T40$$XY!O6p34cG~pIX80cN0oqH!1s?houfS0a%@>E zax|>a93KcyQlY$KxBj95GTlDIfh}O8aLqsIs!mEVByd;iU+9Li@nXJ>$aZOY3oeCF zg+}RTaM<(@JaOo3nG;sM)zWS1^y%TqgA|Te3838wy*6ezTtf!skL#@Q$05h-oGVbq z{Sn5WCyf87*vyyC{a?w}e?Qq$!ku~qJz9keUy4*}WonBWb9?Ftw5t7BW8=r1WnyBp zfF_tZ@Ew>9i;aq46J;3FVR>0}Jya)O+@}hmr*Bq)q=iM2ByLHQmMH}#VHqZW4^%7k zoWlO3BR>xwJwVoeUNn|qqHR-h!s6<~RkF6})zI{!asLg$-6v^%h39h0j$a^IB+0t9 zTr$U;%N08^dod6J^nk^k5<(P5%B<=fCrD0dxg_~FHuj~z2Cmz}^78(c3{0GZo`C-s6v zg$g$jV>}^eE_>n@^N#)z-!TE6+}i5=4$v%U-^cF*e>rg~3pUD_jGI((WexOvYVEju z;&Pe4aVrcR<*Z*w$X6d@1|sd-N=*?Z$L&hoF4udSiA^&LSE#Yf%$l+$i`+(X!bh4`5%v^HaWB&A0)`su6CC4bM@~BQhjKfR&f_SqX@v$6nocJM}h$g9=Mi{bdT389Mul-eDDT(@RZHW+@GZ*XZkaKlJfl4%*vK9W7D| zUc1`fO^wNZN5g;f8q`E~QnvZ#pL)zi(FD;QSu%2iBkjamxkQq$vL+!?4ySQjYF1jx zu)hDY%Cgiz{TS44qqMd*bOqt#%nY z))?lX=dR(x_omiKZ?ue((V@D}0}p=x!N>h!>Br_pm*MM|9zZS@qJjyeZ~yqQ-iIqD zpxN1O%}$`xJLT$kdDGQNh) zI*5R0@)Ey~{}e0@`40ojy>pCtp@*XzO>@Z0>#F1WH1Cxv#ol#g%BO9zXR@aX?efBG z%KEeP6b6}gxfRD3txLqU%re1r!6}P=Q_~fUo{;s9B$}6&uAF;R$@~NCobp~Ti3VBI z$PsXzCh?%}@_VD=IP?$}FwjqSf|a zC{gG$H8tr2cf{iPhH9^kTibID9?UmGJC-N32}2PVQklMEXNs@2M_7 z?GE*uR`fU6W|0KQ=&H)&CpbU|fccUC83DHwhTRAq>OUu#W9@zqq}x~32)5UUIE z&Ug`dFF~o!onP_>za$QnI;vBK?X7n!8gHz#a%Qi-dHZvNrc%YVxn)$(^M~iFjz3+zG(N^XeRN$_ zsnZJyZoo~eBdcL8Q=(FSbR9ikO6eY3S3zOsX08TlU$uA+^3~sRJ0I8W`j>jPx1ptV zzbe2C>&V~GSQuMaxdbK_CM%BgGt4;|sW*6GKp|6!qRsIn#?G+`M)e$W@-Z$Iyu1lN zJ~Tf{4`3~b=~sJW$M~g}H+m=CfQ(dt3uwp&t?xqMmkLEUALV9&Hk=d82#J1%8D}9@ zqsMGgvsFlJMkka|Yj$9AK*L!Ilo6psy3Em*+5vz6iuZN%p$^V^p z&4S5HRNy4!g;Dg&8uakJ-9icMLmDL)NV=Edvs#jTl9y=8Y0`PQ!yA4Al3A6$9}2^_ z*y{g*NmhA$VUyky_%F>|UlY2{VRVlCJEP|w6r1>`|HJjliHqzx{Y(B-P}O(+O$@4E zuCn;c-ouzXptp4FSW2KT2YMEaKS zdolK7cH}~+lbQTFBd?CMQWnS=Mjd+XvnEGmo5TJRu8i|vck_jhO62e0?n|!pqa5Ob z-iJ)|I2Y z3oiis*1pc~2MeHE*9&J}VW(&(ep-ZCw+}jai#x?!qDeZ5PuZnoOobhu8T#7Hv=x=u zldUv1YV%IG7aZ>twc`s3TNSiA;vSU=#67Rx-$l02jzy=kF3p}SxbtRorj`?O+&cC; zsDn6M@`8)o3*2E=+dSxn+fJ5x9ta!sc{@spd}q+W9qB;Mryjz*6BcEwfIY(PU#-J&npRj1RquQpuDT-BsMxXCO6c^>#G{fRSXf@drq z)TT%|D@rLkT&%CHtxr%4_rn&(9_ZJwl`JdHcb5FN*%0S{{`)KhX5d*6OoL?Swv6&L z+ANt^Sv8U^)J(u=O4v28DhvWhY zv>!QvWhabx#gdGK3kWvT;m=Q{Q~rq!x@@cLg!(^=w3Nt=oTV1^9|i%_?`uEPf%4!U zZ&v4AJS#v3XFXKAZWgYLVxd!%E0JD)O#ufXK7UNBve}c>6kY{`y552lRf4OTeFD3k zBA0!pJDEEVcC--DLB+Uh|mfffU?=_btqp(tuzC6if&tBgg|O{tM8R?kLs#U zYxTZ^W!LDERp@=G@h*XG^)T(XXxhh2*LWJ$&on0NLIM4NlVeoJaMyHSN5_G^f|q(F zQ=VAT*S2zngY5}suO{GaSDW35&o3~>#%R#$* z-;z19BOCGO70{i!(maTKpsc%xB`xJLg41RpfSVtnO(>7(DhiF^44BlHRL4H$5TUU> z9rXjo<&F%jHGlseI4JaXP^7tUUO`3RjE~cQE|LK{Ydqlgu#-b7!#{1iz3WAM#qYF&N4-=f+ur?WN`E0$3QzF z;k=87Gc0n0_EO>Wm&5J`YTeaCn8}$7$&0m1vpFL$|FhxrvWZL|k#&BmPU>u6|Y{e|!W8U_Vc{#OE48BIFb1m3MEd zF(f6m&}Zdzwp&`!^tH^j$h)NJ?1<)TnXqel?wCWT>+Me4J!tpGVEo1GR))F8d)113 zN>%O6b?a4tX+UFl;#GVH$amgqU`)$fX7am|m26J*7m-3NaxbQzAW4S=jI?n`2i>Pp z8qaFxEIh3gD)lLn30U%1(IrWx8^yAd9If+gq1e_*ww+aqsGw=mQGLHkpG)_!7iU22EQ8o zRvnG8TjcRu9q7XI#PGinO5M`*j&HFE-Ut82N*LCAi(F}I2Qku$uZhem#=wYkO%)iR zS$4Oa=df{0*PPv(5LQpb1bCM4%((4!opU{*{%jWkAlGJP;5W+?ubZKR&3Y(Sq za$T?u^Z{e+L%*>y*N;$F@X0$#vNA3aKd|6bTQOaDq&cddqd8`h$)Sqa3e=sjhH1EV|_O7lZaYISFw32fqg}O5z z4(061`O!^Xq-IVbz-)rPc*bl{;f}ZG4)& zc4M0xM58)b|I8^uW!2{=@%-NZS%Lsik^c)v@#9;hGNW6ZzqW)~Y!_m}M&insky5ym z+|IawW=9s|YanZ6r>{7qR4a|N<`QUl85cjziEp|43dvYA<364m35{{ePi4bnHLuxS z8_pW5=%hL7289$(fgxWFzr%BN+=lt<_wheEVI}E0ryo~BL3Gd!zKcv~cCN(Q!D}J# zJ8L3q?m5lCYbBHYi&GtHC>%2HI|+R_$2%E!hTS9jJ=dbigKKaO@}E2-Eowzz8NN*| z3uG7WEslDIK}lM==i2&;*X(umu`h74Bpo;OP!lh)F57*ZSvs2y&l$tM;8|(7QQw@uMvJ^j|Ge_jhB`P7tYhbuH0E{M`nCKom0zlGPZ;a(A3I(# zU%^T_;PFGBjay~*^-C^CxZ>P8H4&E~GHSC;D#I~+NG}5hx)@0&rZah3?Z>T6b!He< zF-+4_wEld|UGLG{t|D8P2%M@I*JArF>w~uI=gnFtuiWi`3r4kel#>q0!7>gQ#Y$U~ z7PPvo{+Xe*sxN>FuTR_lXE@mZ$oT#PK;@qSY@kGP^RtRU^kltDeK%0<&1FR4{irX4 zo<#2FmJersfEwB;0$iQQr-9hC)_f`M(T=g_1SV>KCqRIuJ1eoF=UeLf5r5=XC0g;H zGjYb{dl-Kl#GN5eQ|nT1AlAc^ubC}~@b*G)HVSuq+LoYeUOJV@7@bhxxKmz%e4vXc z^FDNNzGPt&;7PcO9)%B!gntKj^qNhqhE2&pF zLt%I&)7Aqmc%t#ptCXa)wNAZB+zwp}5z-}p#LeFHla74*jIIEB3gT-1b`93tcoc@s z7OHUcIN{}Jc>enjBbI%cJ8R`?P?t#rEj)oJ$cu>hHzA-}zBcqXqB;P-Aj}PTe=bo2 zdA|M?jT-cp01_CQ`(4GHR;XJ5!T`koUl-l};S4NtPy2lbUm`3RB!f=#b*lt@g;7im zP;yea#mtj;hSpblqwwE0pOvJK4*=ZwE1W(M4FJ1oN#_;*>-nms`7?Io7>=)?&VqCJ zy#B07zh2kxF2wZv*Q(_J6$TLK45D%}ec+3m`Z2c~sJvujo@}-NZ}Xo&S1f$mcJzXP z;qUbSr~}zZ{I`*ZXRi3UAt74;Tk7;wBssa(SFnY)V?F3&d6c_5+J|201WT?BXN89d zCTZF?G^jZlD~xvrhK8InI`$|d_YtJYiCwhj)YpXqVUd>Mnn^!tQ8SKRMc`z>UQ`K$ zJkRN&xk3RJoH|~kvnw{TleT((L`SwbO_@Z=xYC1&zV<<+vlt)*HGcq8R-d-ea8arFJQ^WzD67n0OjW6v{E?lH((#0q35+8fSF{zao%`=-uT5YlyE!&gGr+ zcQ)mBj#MqJCtIKAKO0h!9|S|k)vjk(l+RtSQf_XFmoXaowZ~BD;G!|2#95M+8o)g) zv@l(=EjgoA7iMM}fK`p{SiYK6+$^p0(aqH2?!1;mN4gEcST6#i!k)G{* z{HJXn>{h|NDws(9Y(u=`KWo)sTP0RmOqV(|4sp|eWMwCk48*PK6jV+;YVVIebn%t# zy}9dU(T^f8WE`^C>6m%2OEh+mPRHAWZ?_BS_y&@7Wze}7t4EdgmJF2W*u041AYtP+Gq1}F= zjXO&Ud3KGI2kV+dWGrPnFOZubFF#iCT}$E|DCOa4EupmR%+bppX2iL9yVA@|WK?S8*WrO{X*^Vx~F zw#PfP-Bh*HRdTYRPT?Q|C+U+zkhhn9{=$Wfh0S3oT; zGznjm#QUZWm`2==k~aMbp^%kE^h=fLfka72oL1Q>S)rp!oY2 z4moa0MNTFP?Tbh>hqQMr5GX^OaWKHz?7ET4+7*Df4xlUrJ|mVHEFJWHZ5^0*_Q3;R z^n$usz!%1^0Lb{AnUlUCS0zglh-aDvO-3j_;k?HEVZeKUha#J}hhFEV^h5%gyn1}x z+A<}r*ctR#Rc7G>A~*>^(zPd|(xiZ=*jINZyofVV$efiz0{8dXmee7Hr6!K5_DfDKEEsnZwhF>IAfjIx!7kuVq zQ@ykCFTBuTN4zrrv`w!CPbyhR zm`|QB?;m#^b7@y@>1lpwpb;STkO;o|Kfl7X!n;qkx+SwrPnnylD$xQ}% zEM|Jq+W7*BrES48-Z)jOydMD5ZEtjtcH5QgH$WgeFej<-c*8*>lj6K=-&Ky@85a6U zGQ7u%4<8#;{dq_k z_LuP)q3~;~fzL+NC0m$PiJ+;6ckrGg)~^*5upy}kYMCfWUYS8J%@;g z@59%r)fgvq>$tNNx(@B?>h|j6e&ctqU-bs5Oc&o8AE*8@*rh^d8bTj8W8YI}2H&Wh z8Qp1pC0)_;LWYiMjJCmv3Q3Ebfsq}8Uh!=iOo@_?7Zz#*uZ;qjXf~GMiln|OQ011CowK)AdZl1c8>*S4{o}acs z{&f7}_{f^m@`im9eky{7gyP>4H(;PMzzm%kDT8x^M46jHu0uR|`A)qcH|_|~acxJ7 z2KPeV_|!Eb@9>0H&8ECutAxyOW* zc^i-M1IiCC_+NpYiU(acM?P(v2hu&yGiz~DELRm(puKtf-IF!@8_Y(aW7$iFh!(fo z-Y>GHvw2Do27uPW%d-*k=NqW~%dRT?iFKyfX?^+Zb(b^)$iC3`+Nue&#h5mHIuZnj z&)jyn?f^gP6v$alvydO>fo-5lxv3jMkHDEmSa$%FxKZe7KM-uUxHcdr_oYK|EBxXs zJ_|xJy`b;sr)N~)$seWi!#AI)^-MG95i)oWDm-))_;hLjJo}HKUpj!oFYR^&#Mxg) zIrwLO{|h%i_*=a^#M8WQ+Bn>R zX9kElIL*3Ajzr31C!`G=DJOFdG^02JH2C)Sh#t}NT$vl;0g}IVrQcr}EzR)hm5iqi zlh0X|SY+&#J+C)=_0hQyS?hxd?~=8i7eg|iGhk|&#{gQ>BwhA6%W&KgQB_C@a+n;2ebbqWTl%)Vx6wv_9U^(PVyn(*DS zwOpge$YfpPfJrHI+}JA&Jmr#;Mb&>}Wh_y9QfO@&Cr6u)U0KSK{nqZuaG6!!foaq9 zQrgLTr3x2JbG@cZx`Y$U6f(4DP2pI@ka4ojLm(bS zm#s%i#k>gV5$PWRv?T?+?Vq-t`?L*oP8ojMHs<_kTb{BHq)BgdaRa){vb{H!s$95bmQ~5+O&nI+75bd>C_uCB7;2R3amXdfS$T{R$q+*BPZ4c2=O}^ z@Fjm#yUv|QlqOhe+``gA)aenYH=M>H#F<;6CEX!cR1i|r(fOXQX+L1`Aljtv@{K$S zdQ>?LEaTV^;sJ)Bb^BNY0qEN;q^_MNv+~Znpk0%V>7i?(tvP-bS0Pv5?7Y7;4Zdl7 zBneAiYD1lR&n#N){bgt<{NefMwHW{M!hrF97T8B#z9lXl%mQgvgD~iD3;>Su^>0iz`Zz5r zJbzYzIPQvu9-D_=CFPX4Oib1-Drz zwg%^ZS`ABNl4JD+UioFq-DT;0y)vQttBFw@v)WdnFJD!ZP+<{GvdU99V0tHf_|28* z8Pj5Q@m^S9p7FQGJBAJ^1O-{eS#<^F8for`d%oyWBNf|SI@r#9aQ&KDLbn+AeG+F$ z?Lg_H@>NaSY4;L4dRK~!Mu}`f-d^XD`IG6lCL@KoF~ldYPvK)^PHqjC51q8#_9+TwxpR4EQaV@55G zK6tX$uXoQOLnjSTpRg892&qO;9HHyn@JSQ_)Ro8WIl06`%RS+pXz^gYIL>?k$;{&; zXYd>XmemU+&Z*xxV1wqI0$Tr~iql)Eik;X80dR2+zu)Y78OY3c*{|?4_xv=QEla8b zeg8BANPr*nX&Y$M1c_R0!>4UJPJNt!_~1vI>egn&?bB`ov9mz6TnF{#rhE87}1Ta!uefc*b`9 z^PC{`w+77r-bw5?9gDK?TRjTomIfV``q?c3^Z5Ppp2sL5o*5*}R7TOmMq(l*ct3ES z*RZ9SrPwAr;Bn_7xIpcAkY`VO%>q*Q52-}&sj#+wEE$&DVE;ASl5)r7 zt?Mg|e2^r6c4?pGOXnYaOd?rarN4QYCogYtwX5v0_0`m4dD^-|kF?KroeIP}qS%K7 zb4oI}hQ6aX!%HL4r6a9fMVyS8E0;ZVMjeMq3gTo!iOQ*<0)<*{9fYifWe`c*I_-)- z@@_Mng?gFFd`s4^n-sbcsmM896XKzg6;y^ruE>K5P@V<*d_HUVy}wTQhU8>&#^A8J ztD~b!H|AJHfNVRdy!YVk2|3gc|Gj0m>1*?Nz_FRK@0zkUud_(8c1jn$)?^urIZ!-b zR<}YKdw1ihR-)2R4<283Z+#glaVmXSYJ020+`nt=!jmuqRyp?R>6e$9u8q7Q5{QzN zZ=mpYhIAc%*Hdn<%SdwwP!Z(X(_gFe4>H(%GQd|uQAn3Oj^A6oyr7?U# z?QwxHp~COve$$W*U{+2BK7e+mao^*6PEMfe@WnB-0+8BenI+Qk62~5M^fM;0mnq+2 zYNq+}14R#-nxRfF>K=WVGm;(=#xNOBURY|eH={OCAVa~___vgiV=wsPQ)788{n!9Y z&T=yGr_a_K^Cd_y`!DOtih4kqQZ8o%t2E}N3D_gZYmDqu#8LhKMr|&bZbF$OVWm@O5)E+4rg=W9G z^Xjy#U9qZQRQE#{I|p)Vus5L~uHClX`*CBHnV@OCoXr(3$wbL!>f&n@Cb}qfI|rYn z#NRoc#yieM5h%x8d?xl#vdkcNV3ADuc4XX|7m1TsF@KpSPDbH5v#k?qb^WT%U-<dC(r@cB$Ud0 zbxl(|`iV8}(RuOnp8Mpxnei!m_7%hwx?vqy3Vns9*v31#))ny;A9`uMiHxstdZ5rY zMveX%dROT;p#zl_LS?MWcR?T40&uI=APGCuDS-#7iqH`njd*b&a^Kl-=0Y9lvkRpy zNa8)9o6bFMc*vC6zk;Q=@QZq;?iEQN#s;n{sqD(fc)CE`gr> z>3#>-37kg_I)*5yOl0Y|1QbnYuCBS2kr?9)+>zK$`Xbuzwhw;ylE1~o^d_zz*3tXo zGZd=o%gm7akBWQsZGouz0XCpt)Gj`Qa|*w>Ki`NiffAK1!$R$raU8JO{Q@xh>{M|7 z3uK09%Z9JPuk`YdTnB#LC?9~gPu}xodEXA|I+Gwi*z^JPM27U#wNscd)nt%IgEPvi zzH;Bv(=^Kj*E43^V~m|>$ALM|REMF$+x`73QlaM7mPSbx^MA?OW671D>nz9CBjGcQ zuX*;R*!NQNsy2xojj3}eE@id7+BXd5WO#2z4Z8hqGO4i(?Zcg35uOh93sccpdRS{_ za@g7DT!i|sMRs?koeG$e-s9OBo^iJ`QC21_F&o=!`CbF%_a58YFWi3_d7)wH#o?oqv7j|r5)FEF&#-k2aRxOS*2i~cB>R+a-7ZJkEK`JkN)q8gaKbh z!X?TVc=WHmWmd_%Gq~ynra^BrbkylAc?-dFwlj|!Z%^H?4E;6y zq0qX+=dWDTk5t8YW*qX(+P8sW@54`l|)$Ep$xVm{2K}oZ-<-QA^Bok@&8>f~-x_ZS&>J-G@7tSl%#2gRO%hGt| z5ei!L3p!Jtojm9%knpT}RF}G&3=0rVq4%|2u+FLdZuX+QMRx9(uiDk-{CM@2dlW46 zhTAs4WJK}5>t0v)iCoBsa6=sj+}PO2~8 z1yy0I42iTcx5tH8noSMy507fi&;O3U3)M^acDyV#OBoP1-nf~hz*2ULO(PC}ywdl! zOzI+abT;xWE|pmm`DvT{GcULAt`ytyA4K?RKB-#v+ir01?$x&ked{h6uP|!5O4iT& zpYd8)-wwy^J35Lo#XZbgXi0ssWSlfQ1(?@y8884SsD zbtN!GX7|ZAkM%bzNBFb5dt}C49<+=EFYGk0oPkN?XJ;0cJH2$6${y;-N8@~<2#k(_ z=XDlZykjLSWObY`&C`Pj+%rZAf@oCTum=6{2oO1RZigvXyje-a7yD(7h4k>8q8lZu z?#=r723L5SH8)LVdS`an9#*35IA~ciS7zkUxZ9@mCDqeXC%%o8hP!QQXFj@A8W^zK zvLvz4KK@Zy#-*L|GY&Jh>gDy~C$Y~R&1UXAG7}*Y=pQ<)R>ad4K6IdNKdl+MUv+{4 z4RO}`gJZiE=@iA}xuw~K2HqJcoGZk-mMjLN5dF$A@j+F%Gn|G54QJ=>d5KTk&W|Y9 z&gMXMyMmR`hQq^y(@xK`u3!7T?iHopZI4*oyZh(c(N&2*J@#7g=~~u%sqg5d((`h< za2GdVxAjUh4@G;ig0S8F>f^98+|$Xef6$j9(voLCS2~tEuQ@m47=9bfR@*Gi8>5Cb z)}@_IC^bVG6;{tjEC&#JIx~A-BP|COel*KboRu2)&K!IH{Qa22d*#a&Ki}RHcg*Bs zX!201G>aG?DaLUt5G2I)#$PJD{anw8?Gp8bqCKPwFTyP7(N8h3shv6~f-2};2tTu< zE`QO!5sX}rTJKH!Ad+3@YD1^aO2O_fo5@0_lOcz#JMl~} zXoR24U`z7%ecI*?nie91@ohcastqY>hbm8+55O@VZ+7&4CAx%#obtbepKPuINIP|i zkt}~-A?>fePH(@TQd36 zwmQDtv=f1M6v;{F_pahWe{)q7ephf6WRC_n5t}p!Cg_p1n}0CL!j3Z&@DGn|lDSHCn zAA;O3)zl+t3*F_4G8uCt%!oZ5nPE5`UX9z73=9fl2gGKMtO+JjcKHWbaZ>8srKYoV z(x5KDz=4kEpX_f|W0#qm;}G|u-d2V<1&%wK>Q>z!Vy;M&TqDp|p$ox8F=}+Bu0h#M z{YvD4RMyb#8T~_ODKlg|nx={JXCe1i#T`lg!z6uZjpS%mk^MF?Z68-8*T>T;CPUZU z7ImJQH<+g+p;F{8lS`Inb?{s9HOewy)!-g=j5Q9rd; zFAYoOl8eL4LoO6L3!B)+V(uDGlPE16(Msrc2sLR{>3;L^l!ZmIu6d@%czQ>_#Z(%!U-@g zh-}i~p2Kh21%N;TlJQfo`D*ydg%vz#`FQ7=dQ;cipB-`J-39Zbj-Yd+*iWbOMithX z9`!>iJzsigsVp;T%XX2+qCMc zeEnmyVT3lgXg7Oa@@z9#g268kW2u135RhZ^BkVJc*DSBY7#1_jtYfYm-x3Jw-DG1YM86=sDTBuHLcd;j<+2n{;NA`hD|6T8jj>0yMJO3ES3 zSY&GDgwL3L{LvS00o1U{lDt{Br<=}Mq5kA2;yP^yi%t4&Sb1*1Ho|VeZeR(3`deA< z9PTS75;~_VTLfKmHCXqsjGAA|iVI;p{Ht4QGh{LL&xBHra8u){H4<;%3m)Z*pu~L} zJDN6O1d`J%5{UVg*o^lN|^U~g_B4bXt=u_39H02-EbGV)D&fhbJsz+0?GVt zBtremJ!tVeDmvOP>l$we)(G(=!6hv=0LNedY1^nac|#%>a9%_=OM{*#;&SMl0PyAu z*ALK-J(?ZVB>)f{pmIVt1%ekBt1jM4{UXGq{#_!>Z;yh7GuYHMDIlkystBw)0NkL* zx_|~C!ybsIa1#JdQb8Ut)BP*Q!K_j{@;{@!bf0CjMD z63`>W>7~&VnI#&VtyH^1R1@h3+emE#yAVrj*Tjo}d_l@*0`{T~{SCA-(l)#zBQYF; z5(XK`%T?q)eHrNaiQXxYO=H{1r9qYfaZVRe%zYdUgd; z*xD6t9lq=fzu0LFL%%V68E?5!S`rfU$#I~2s^0z6wwoWQ{A+*RtH=jIs5ND+9FS*W z&wx*nAhDYOZ@#qo!Y`eaTe~6r%P)!Zk3cyjUpOZT zn27Z{@-_I2_<sf~q`$>ul7R1fvZmMQJf8hnrWhpGh;v1{|dKnNMk8%656*R=w0=W=b zpuGZEO+ZqCUD)z*r$UYtFcM!F3blXQ7DWXX4jSL{!o|fRP{N>*>k{qLwjFQqym{b) z%K!ge*UHXT8TEQD064x`-E5ui(`o0EN4f=ot7df_4=Ee1@X_&3~@#GfXxi6|)18#6f$ z5Ojxw^FK90O}i1qHgnUJwLO|3$@XSX%LT-^o#d{@8U6I*;1TF>v5o^a+-T_XWJhzE zXQ@^r^vXhhm%!76WM2onsex?M0||Zt(FJxEdA8pU5~y%bJCcQSfBd_*;?>P3c3&U% zpdYOCzipXQm^;up`7pkFdu(O8kJlZapB?4UNo7i>)h-mq-`i+G+-zqBy7i!T?OD-j zXy4Nm5$f^+r^*@Wr0y@`w7)4%W9b>RjiC2w%p;9Q0yO*;>9?kW@NMDTJ*`eLZ&=uH z^b171%2Ju2fzf_Hi4{yKr3_PsSqnjKx#-vQ0c#iUu#8AQ?u<&oM)m#Hl?^kx&ce&h za}4tcHy|$L3_}>(NoTxF3<}+O3z(vOLY=FJE5D;UcRCwv_7$(JL$DB1x$p`im;;SH zNOl_Kxk*$Q&dbLZ?rjX_ypQ})0LwUO`_8t{+&aVFwzMXx)JTJUe1Kpfso2YX6z1?O zRK(lSNL3uj`=(DGzfyNe#cmdfIn9BA7%co$??|#U}kVZnN zKbC!Ax6Xf`!|y*qYQkk~xkceyX6Y*mABa*=V#oFl84-@q%>W#tV1{y-Gm_lw9>{`& zzDOJHWnussQnca7B&s9}5tfMJ*dsqr_>Lg=E2|a`qv=M1I)eLHPitMznO{6J4?kq6 zFzRbjUZdL;xdF3`(Q!1^ov{amipPzKs?nl(PJd3-c=xUG-7c#n+Yw^+kKB(I`y9HO z(e00-%O)SxK7cOCf1?8>*?E9&PDn>A|7h$L2-`(b6*tPNt#V7=?R%NzR6E^aotg#- zby5%y|4pOLo_L@+U;_w`n+_tG2SL6|Uconk&5C@3lY-1h__oG%Bu~SOym5B}yujuR zm_uIVENs3rTQ^&m0f!Cf2L$6h_>s?Hk>Q0=4*?8hX;YXClaM z20=_!7mioMeQZuEUyLhP0bHoPEmt76Ryn|$({ayRhd@9GI-Au|TV4bt_vGhY4bTYB ziPu;!3?z>}_in(Sem-peLe553$?%7^OuxHz)a0`^aOQ z_f;g9TCV}ehCW0@kOg5KWszpVl_Tg?mW2A3W1T^iKI@?|cCE@=BX_uhd+t5MbwmTc zhlk)U&`;>9UB?tbsTVkPBedi*sJ`X#9w}4qv9Lo7PCoA($FATyHeY6BN${dsivsOJ zUo@<}CEK^Ebj)`wGOrV7GQ2DltuLR|Ii?bIou!OqDd&-+0(giYz3XqzvgVEt<98tx z$ETDSrkr+SYSCSaIF{BqaTsO$gV?44K-O}97h4g#awP;~L%0>)`R-u8iVI@-|6%Vv zqngU!wozvsMMXeFI+9TaL8>C53CSn}2ndnh$sj`?Ll)ASE;* z5fWe&sevGfK!VbhM2cGonX`S*hjaeQ`M-0X^}Nq|pR>*v_>i@-vw!7o*L7bv&r#sa zbE6U<&Vc6iL`2k0M7Njrv2&>B*PwS4M$(z#$_L&-tm_YQrG3zqkgOOt5kp@QaWk+Q z{EdnGe@OqU1=+}y2oV9`%2MuSof}K7*krWe%#N0oss0D;9r%?m8e76B;a(R?U1M`y z%c$DAD*mV$$-|$ym5~V}?~7Zs3364-Nv#-P_DuNQNM>}&cN|w=WI+hbCS)}|w-CNj z$L|~c*fkz;?G0)Cfe$cQ|6Rt*TKAwXLBX6EuHK4eqF@{mYJAW%Vp;FP_1v&~L~HA_ zR$)fs)ug^}(}LY<+Cway82V@C`an{l{F>qMh*|1)KzC0Eo^u!DyBwt%PZoI}au6li zJfCW!Bhz*C+oIsJ9=_}ms^y)XB zOP(@ZXk#kdCEQA>hjOT~aG)a=&gf2f6r>e2CDoYY!F3OHS(K@+F9#%TB|ud!IT1Eo zVEG1l4u9j5JY=XPz&^{OK^d$r&iz>s;bB&oVdFnavkvDTQ+)nMW>~R-gMuvyYN!%; z@Tz7~XT=muOx#H_wfBi-YIAow`h|2_fXXX*0kYvWo1~hAKCPt+oDeg=az>SPR-3EW zrhQiW7bQ7E3E%mLKB7I0f4=dLpHgNer9SOgw^OuptTBpN2?n@Mv#NUQZKDg`rM?jQ0cw zDJVuwNm~a3P0(b9ehA!-=kUV9xo#Scak(5h-?2xWRvnR&K=#8Z5Zfs+T+R z&f-Sa=?Yw~P#Jm6FO_nb_w(2~JlS=BCRes&!UW%KCF2Y`X<5cQ!`!IMWDA+Grm&m= z*Abq?=CpW&UfcO%cYm1daP@k-pgXo(xAj`}MEs}NlcOsif~(XJl4xn*cFh7&7*t!qalKpP+xqu>rhD%T7vk862%$gjEQN@u|P3sQQPZZkaX@qIC%#i%}9SB55Jv zZ#>8cKk!T{$0uJqJMSo&+!*<*ZlZ9kF#E)IY)HWGv@_|SDdd6P-W1OP{BmKrzHa&awu%ofH{3m`$=dGIBO)wvE z#s?4dli0fQ-vdRrxR6eH!)D<2jAlJ5h~|n*s9txDl|UuxZy3SBf)h9!Rn{t`g4(rM z%m~pWBfm3IN+`*+7>MjLb|iv`|Mb>X>Q+d`q6%gB)&$Dm-x zX)6W{|G1*jJez&Ow(w+v1-CpUL&u_8Q`%<7_ZW;M^W^?=iyc|y%?-QIQdV(lopuip z(-}!PY%QzRTdSWS=NXECRn@jIBU5tw%6$fuiK#`76d!|TPxnT|{xUB=v%?D$8mR%$ zHGyQX@=h|g!JCDMEc3sw3l^Zcf?=oTk!7l&QX_z4rNb{W*bGd)p)^-uW&lUoA4n19 zFpK1FIW>76A0idq*5Dbl+qEW^Ao~NEFwvn8pg1Ek$|!bcb72KXKeytN(a5Vg&sjpg1D#Q3 z!{PRpKfWjhk@ymv;*F}S4oc?cwl^$~WR;gczo;^l5~VKwq>@#$Z!FQEz`dev zan6DBDnA1LK7Yel%x!mkPfX_`|S zdlp6AR^Th*IoX)N*n!Py&i$CU9ZCLC&3a5Hlk=sD)5xoNuc^Qn#S4E%27u1_Nkcky ze3KtM3)UScUbEkPAXP1IQiSge^h819W!~h_;fc9s8L_83B zBS2(ZN7XBCA{QWIMo+h+Po255N|%Uw5l|cBWa6oyOq&fbgn2oM;%IB9yAw~^ z7ay=Vdtc0sWRnH^vi@XU zi??Ka*!bbL#O6}Z<(83%)B=Nk_FHpxQhGP30uiv6(AJv1a+mzFN%?X6FZXRz+V7cr zw47HA_Br)V>CN-TDNp zzEB2-KJ$+ONP27gR8!d!{wS$N6OA)CzIRr)Tjb#4!ObB5V1?~dw^<>_{U?MH7ap16 zR}6xiCaPV7Ue_3WoMT7cs8Rdn*FyO$nff{N?)FI5Op#yYX$Fn$b`M={!Z0tLHV8N! zIwyWkCEQ!B=HTt_tH+(ohhLtPGj%i7cK3Z}3+0Ua2J4U7+0V*o3LUV}%724u4NX9p zKL&BZV}5t23%Xwr=c5W=hG@>`nemhd_F)D?Kmh(HvoAB42XtCuO2Lxz&yg6uTrGsR zxWO+hgfp9a`0<8di6q$<{A>_ev%bEmq6$_AOi`-*IE)mPdlK$1!jEjgbf$5fcJ_nN zBl{O{gfwr>fAb-6=eu`cf9(yhzm_<*6$NnxS)4~W1AN7YAdB-tER`|b&QF*fNIHwQ z=gg<7YYzwpL_xYV_XdImMd-3#@u+Z95ui(>9-t^Jwth<0ZYF@ODu%NOSkr4p1KOULRH-DJ>9 zQu)6qIOR-qLWxq=D#7x?-goE58&#^$onc**qdSpuMqVsYH)fN{Z3~4-hkJyS+o1Bt zh=~rf*uFK3W3?6cx`&E0=#1hd;-NY-%Ne-9lDq`sSfI>@dcSHQuX{=naqNqltoaa; z^C4lUD42y4LTPm$7rEHRY_lv2$PNXfJ7tt6W~tm$O-9VRiRvPuuB`NTrMS{hWDspC zHWUXpk_wV5?m`*_{@!Ca0ss17kcUk56Xo**Y@f||A83I`L%T*Y@6RpS=P%j6cxM}y z|4zR@>^?zX_q5JyKjI$*`e$E>LJgOctS*j%J+NdPfu~Dm+ z0;HJ)jxLYYI1&O!E366TFTyg7Qc}QF+otdk*lj!w5=buLCia3d55bUKej{VT7r!o$ z0~RcM!TNPS9=W(Uwo!c+L<~d@gSr7Opl*QV@{W;F3I)Z*CV=2f`jj@aO})G?GMI%( zxEcIIRAJ6f5)=Ie+?uXfIm-eidMu>9xk)lgGdWfiwHH}8)}~uYqL3dUgQ&;WcWhs| zqH0)aR>5C*4PWnnI|mmZuDRFWkuS@6)BcW<6%tt$sM4BITLr{j!C&F-uP;MkT`3f1 zn{inns4^E>9^_hGROaCkD3dUr}Oi`8Es<%_}$Bv(7(Cx#4&=%hadMr(ityZr zd>}^&54z5`+W1{Nv_HeoP1^FfN`{M%Tq{b=R7|T2A%x>hcNt()+Rh#;{4ue=w>wJc z-E=}*WT~^65xD@Drmf@_>=>-|Vv{}VK<11kDdX(PJ*#v;$VB+vl&=T;tYj*X<_vCIi_AGty2OrR^JU*^B@n4OtD znBk(f?2+}wsoh=y*Gsjs4*Nveq`P|<=v9n3o^&v}zmu1OvtxmHth{FsINx2JhkP86 z>x6Bnkz3q^99peX%&@FE3J4<-@xmKcW^PQd4q*OhWCp;Oqs=&PZLItrU7FCjU1F`B zT$HPR%k4wZ9O5AQD5s?L?>${VGy_dsc=wgpsCh(U4=o!a&p$Wu27QVg0)E>E2#enY z%i+34zqhm-sUfxj<>ISJ>^i3R5JhoOCR}2GwJdb#<7x|-3Q5n@YzciqS?NjOaMsUr zquZAm{69cv&(psO|I7f7x$f537ZnsNsDh#fs-OsdG5cL6AQbeCf57c>zvLMp3jN5C z3igdV$Q5l2ZE?@y7zJ?bWS;M>1#EnfZ4e*p7 z20h0sv?}FEw!TK2<%~W|27P`MdOXDKm(h(=advU+SOOP9yK4e1ysh9rvHz~#@To+9 z@|%#Bnumsp9Lvso%is|^I?J90;~r__;MoG0EJWBD9SsZwMR0OQDd5*NW3XG3Tga|} zRkAw5mQuLJE^(qLr1ZMrOo5z|fI&Anwn|&Imoon!eXIK*Ayr|-P`nJ~Xl2=@6E&B` znSSOpeHbR^;tbq~5xG(i4l;+w<=*5r5<}TWH(!IJlHEeEQ^!({yImYc3ld7eUHEen zjxE7CFoGKd@xo|9?%vMWpSb-^Y`iS$JiRgYJkyH{-NZjapJ(zE!+h9+NI`IR+|4>y z&^XYirRft|3$VjYk?Z3PW9@lP?YWyqzEk}_4ZqrL=XcrB8d$c6CvLPo8ySxs4Qw5; z9SA$Gf)kNb$@+yOK4}OOPbrG)=(^I$C`P;i!Q_8>fueS~L5Q+%kJSJE zcX9*(akHMBT+n<8Vk8%GeY05aReKC#u$@nr4|?BQrc?H2vWT>HI~(RkgB8-&AF2ma zT0)BQ^pDxOEF9HIe-t2=e$wAJ)q}a6`#G}{`9s@j4J!A722354(z~xSrO#m1a^7Kk zsA-!`$b%#|@XMZJ0Ssw?z;i6zwjJ3}U0j8!m_)Pns>l!4Lz1IR3-;9mQM8L~Pd|Jc zu>OC+&J=bb4NNI4$Wwq>r-9_{233p@aBb@2 zv_(@J6Dsau=FCK2C_|K?;#@`yjY&vkkmrdJC@2`;HbN#jT^Z4+CJS9$x>dNy50(1G zy@JI>@h`*9i^L@gKD4hnkZg&uk26>m%FTw0uEQ}Riq4;A-Rq(-zAVQ3nLAn&6rbLjWT-kX6Hz0gp4dRwYm%s zLkWe053dpvdw>vjfpM3oR0`sVv7gVZ(f*ICol}MkHHE^7{+@0bF;Zit&O@K*(9ntr zAc!uShm-(htbU_a1WtX=6-n4w&OI}AN;_E(G*PnxUA zM$ndnUFRkyWTl|$NNbK#Dq5cyIPoHY*=PVBZ&}L%kM;C(mxetz8r~~hCX>5&u}`CR z{87Sz;qdFuINuhDlcfgjD&%6wO=ut^!_Dzbr5-`$Zn}BTg#HbRBZ(r;%@!1~+|Q8~ z_J30AjPiA^R(N?G)fS_oIX=`id#0h;PTC?-t6jOfTBAVDAy8FRrSL^;Uzb@q2jt1& zG(q}CiUePCNV`v!HsO>JzAch)i+Qw1aV!}vpakYHQKiMCW&d1C$zb4hG-8CJ0NhY6 ztsnd;SoY^(C7E9a`y`%{K0()%{+B02fjeL4pm{q%pemCwsLGV>i{IJzCBi^l{l_^i zE&!AWlLuL|ST!?HO(6zDEZQ~H|L56*(bqo^`@c3vX1uEGYxA2KI1B2Kh1%Zubz)w9%1w`#JoSk-PnSv0NoEa_49!@`LxH*Qrhw;VCd5}gl^!lr zOSR(@rNn5W^8jJ-Q`DWGQ==oiOWl_Yy7~+JLT~((&Fr3a993$#Jv`-Mx_N104w?U7 z5pB76abC5l&D$pK-DfqDAaet^*$)f9uWXwjV?#8J3@;nLLi{18E?(m^LAAf+?Psl* zM8oG?sWfX3TI7CtRE3lr)B?FYeU#Zj6Uk;N|9aj2$*V&=Rj0ji>4$aX^N)7077Xrf zk}F!6bfpcBC=k2Jp7dCtC;}!kLb1J`oT=)@ zE#~c*YMvcq!_q5&O-(!tZ6cs`xzE?@-vzt&P4m)k;%xEempB!E^s0iKokY8r>VC zGPUMB;t+A%+l9No2v)=v^1H$nCdb5(P}nP@5hRN>TPE4V_)2T*2vo3qDw_D2?j;)8 zj$!G>wV74ES5uQBAbmo207Jf*^0g z@erGameJ`;4DEEqRX6Kl?Or#}D3qbc!JV7=*BRYx_bJ%@%2DFQ$7rfknre@bt!-qC zo|&L&h@i>U(=W(T4U5dO;g3&Rk5#e3m5d#q9XJT)wLz>F?O#UVb*n!z z(dz7Ag)7m>rq`}OTnFs*5ITVM9ICG8{;Id!zsGY>`z>?*wTGp7`$%|VdtEIvJm~q% zsJhJI%b?+M(`o@tu+wGUq6E{xwV5N@YKY;qZ2CH?5jY)&_Q#9sz-c({Z+1Qu_wNP(D9^FILa|BSmx6(7Y67qmDi+Tu)f=JjS6E_yoq9a$Lr-eFU08f5zAq06;p?|73LPjwgHh3 ze$PAK>G*7{nD!6?^VmrCQgFio#bTxfXm@UA*DMiB=d`=S6wcAxdgLnS9;7&g$qdq& zL_2Y1tFC`s9wCo?ThI9PZ9(HdwJz075d|!IJ6iEwJ76Q>!zzH^zswHKC=$M11JLO5 zI-`8iNc=&V_{4M0(yB8Tk!t8tW42SQp2u^()4k;(`@9h-I^5W*U*FusjKKL+FX%U$ zjHG$%O0{$!4U6~l>67ZeQaTT|AuCx6o1bDye0CZfj3Ah%)oL%=(k-%dJ+lrm=r%-` z4ugh;v2tS}gY_bqKZ9hbBOmeO{dX5LGl~BLt~Q$9hM0r(A#3=D^ zN8RFo=Z4`{3_bqi9JO{GzqN018rT>7_nz)De$OywL6V4>5pVi?j|@phdGGmu`xRZ> zf%LZXoY_v-PZ?;Buoxc}?yxhZyn1?ZLZY30J{^8JVdxrJS{pAEklS6ao`ILm>$CkZ zjmVw0VEp(LL{!zodsTazMdX0jG^((nVhw7(YfP8vDaGkZUCMpWFDMF{QfOwZ|K%aE zY?EouVLq%1(t5SXZD|9$vDQD6)=64|?M^oL#xB>jJ&luQpIP5&YN#>Ak1kZ1#6~^A zKB4tad>kY7DXuI~yV%wf^st9Q1jBq&Y5yYl6Apl&r?#ro9dv@YD&tz zqMqQ0XH7{J?fXk+LJ4%IQ2R26{G0!iS;<@M@ zRFr+-z(XaOjd|>ygo3w3gh=u=^N$2ct5bRC#S#MTf&I(!p|rZTQv%XS5m$+pXI_R% z2TKiw=4D+Pqxn2+n0K(UOY?8jKB4>~EP}n*Ep8EF7e@;U+<#IrXP)PF+%x8Qx^4lO1w_6aI`k(Z`e-!Xof+IGhB+>>d~ZW*7-&1>+3p& zX#Gb~_)S*5}#o|3ADlm$EIx{^EXZhrSlG^UT*i6mJY9$cj1giEf!4EX-oSy;9 z#DCQos&hVSf(k?01&9k{h48%rA)ytMXy;+R5>O~jq;TabivXNylg!H_9U|BU&7Z+O zVk9^jdtnN;AHyPWME>4$ZvCHCtB|j@5If(mukyYJyW(c;G2V;tbwLJ|a|rBONdHnX zr)h%IpVvbmd*Pg600itFZoyd~5ax^D(#74z0|96dG<&(TOG$F~qQ2x;>jC+f=R1HE zf3WagkJypzc{ae)rhq8(T__?HxE6SO`Vlp59N= z4nDeNq~KIH3UW_&l#IF8@@hO_1@c*}yn#JIuzgRslk%!uu^`v)IQWF0IIp;pshRXb z$sC%DFA0*|AUSdi4dFO#nsTQe!YWwyHAZ%0@&DLj3t35q9H(}_h0NLfl|HB&8 zf2lo0T>aPO_}XuSoDu2&G1R&k1%N1+fwa#+{g4dq2c-Gg|$yk-5RO zcDZ1S7gf2b$r?~6n$s%3vlQ@{J4#CU^hFu;{}z0H z74*z&3h-n(@GdJYO!Bl0UmRuE<*ClyS*Iutuj7*``-h=@eyoApAJpFm8wzr^R7E5L zqB4jq+4s6MiKv?`T*1!lt%MJE{kS+f{3uyn{w8C?Up$Js%LTJTh&^zM53=p>5|^ng z%xUTwBe)D_H@vgGe`BKJ{=5AImDu5HLLV*MpHG}=X*%Z3S+8wYi&Jz~b9YquVNF=! zhl2f+4-6mAU;Lm~@9?a^T4L79cyeV+OYsO@d za(Yq5K2|yS=+q$E&zy3QcYI8Q-jKf_b7f@ABGUyE*Zn!9%|ZbazY31g34S&a$(g&o zg!vbH>+o?k4)YsWw#xpZsU0?pyhE+0)Ueu-p!RJU?<50MuLd3Z$u>?C?Jo*Av|>2I zNWc@t6C$*CSB7%EEde|m*X%T3(n7X7aa9M&)bJcFH7!^rZ1 z62NcfR!3zep*F{f;WGjUJs@q%FJ)ayLp_+t)%^ona|DpI7y?lR+k;S{<3ujs2uC0xPct3MF&l*twDVLe1mW;pHPmS&VWQvT6QW;81~+yr++a){Bt}y*1Uc($U%I zFojIf04@Ll?8MEfSbEB1RT7lQR_0$ZD|y&YkW(fN=(+x6X?or#?1dC`5g35ToObtW8? z=SC|!$Uy{UpBt%xTb0v6t3|i_fz)%4YF(}&JH`_wZ0}1b?d@(}@et5+u|CuYiL0=? z5qI;xeRV^t6G$bZy=6cl61=d6ka!9CA3Oxvg?9;N?8G7U_X6GFc{BKqH`jTV=KZ$` zLRR7B&>X-p1e67PtP5Cgg=|g=5%I$Q^2D!>6;cDx-9!K`KA=>lBn%3uZl7P`%Z~DY z3~0r5s>7`TIOn74fFRm1mE}jXQnDM2n8!VvaGMNlf=Fmnlle-C0jq6hDhsg+L!|Ed zAI=!F-V1_incoJO0pAuemUn}^zxsXu|E25Xz(MVy@7t_qMG`(@yimHV4OVhBn=02dub2#=S=J(}^#D~Om_$-8X(o<}hWC-PS&aYH1 zqbkl3Hzr{ciSi`{x}F(21Rsk^98~l7ikT-*h^CckWfhds-eobGP5SBWTPl%l%X-hQ zp25Lid_+^#x*W2_=bYvK-Xo675Ro>xRx0GpN@wx%L=vB|-&s^2lIlq>K)!c3b@+o2 zSG{)7v2*+HJzrVPukwYpoH)J^0AZItgwt2kF^Aetvuh*({uc7+VibZty*EH+uAVdh z?32W1W8pp^MjV@}-EL;bN#D$4r5c@g2NGD8F&95wst0=5kYv|v-1&g5hC}Vh-7IrC zG5MuxC$#+6Cn@O;1D3C6mxrqsEnRPvTj&QnSlo!S&4LH$?*FW)@!NYT_tzQ%5zMQo9kb}BDMe9g z=Pd@NaVFRh2>W>h{x4y~=UW}rI!tHpmk}{7+?o#L__Pyess@}jF%l~p01jdRan8G* zC^yzyBq&N9U{DxWV;H-Ccxu+68K@y`I4o7 zhQt2v9z?EVzRh_58Gx(#FAM)w{08!$zcp%+)Hwd}*semuk@;ctInMc+(b3^oy_Jh~ zOOSegCTr(hSJYuiiADyH_e^Fi38X{$PmA(S|B#!Q!2oKWIq?-ZD>@*=+c%k;I|1Nn zYk@8Uk{Mvz&eD|^iz8JN#nzEz|NcsxrWQfkC(uDIGHb*xklWsJ_jwZNHV!6rdWE`R z1iWgUKU+)5=_sU!j)Y2$4{u(pI&(kpdU)VfA1nK~eE;ria_gV(&6|z>`%=LRiU<&~ zErD9I!<%yko~_0?IazvZ)Rgv?#SUyCuL zU{k+C0yx@}*FYRi_eNk)5E~=XS01%%t>|%v=JBLE6QymEmWLbJyb#J z%75n^vEiF6Dq=U@!~cKZ{;w*P7YYLQuH5!K#l?1hhCgYO<;E&H81trCkIt*z^ zYlkHaPzE)4K_~GzLg$0Oyi}QwSdOKV%MS0b_jl4QGD?(!{(Bc+H)6jfIa~3+B@zEe za<=8Z4G0!l>zl=X#S@PPoyJJibIR~~YUL}8-_EJkPFGlaHK8OIJkI8`+wkuPW)Olv zjfV%qSO$_{XvVhEq`T69yiS{dR-chV4bE_2%V^hZnevPF!_{eidW`srxzX}+`>aVX zNyBOtyL+~wDW3`ovNzv$`=L#8E@oZs0S)UugN;R&|44Ue^?AWVuW~DFiCBUG@3=Ko zbtFy2ApF-i=4IyH>Zje7YW|&1oVx^*hy|Mqk7&e-yP!|)Z8xj$Lsmq<){0IfYq6m+IH2m<##77r_MsU{eeH-}1IX9>*1;N} zs$x7bKGA_mmcIc zt2vD}Ga$&NS1;r!(+86_-H&T}Cl?Puf-Vx(UC~4H@sW2|{=GN+$Axp`H{@^zaaT6{ zf244}TS{s6%>#E~qv!nR2cm0;1o{1A6v!m{^58pMM=O$+9Q&hNAp8gPiJ1aHOU`@j zZN5AL9H~1gvl&;m*b2us$U;XWG}D+=2}A$2$O&HE;*=`Ga`~)R_;Il@)mGtaq7e#G zecc+N@%b$2@i5bK_fNNUoiBUNh`VRrY(jBZ*FGL#Q>qRQi>#y2`m4uRM zBc#LE1jWq6Al~VntaqN-nt~f?$1(jP6GF1xv0^(#-dy>t?Ms2KV<|kr3Z<3Lk5Q1H zcS=`y=P)dfTQfD-9JApzFIGt6O$mx1dF&cR!vnR+pvwq!lQdp;p9%Qr8Zf2y1lu9V z%8P*eYllb!h|L5XJ<93*iSi&%RgOj(zJ4xwCT8zuUOlG|EYC$u-=WBRKrFyMDT?$f zS3qOTqZMe0n0<{n;t!E&cp4(rL3|!SMAdade$Y$|9$Sx1`B*D=egjv%#y&H!T=S{z zm2fQPvy|Iwr1f=3*r)GFXUK=$DM`J=T z8^xL1#&|vCgyvp8`6{*UIMQz?Z|C7Xx7RzSL?%U=dw)VV1r!?;*{9f8wC%XS7v^Gb zNBo7p70h}A*(~LZ-KjxaRZa4w@hliVG&;EGbpWV%^PE6U*+3o(lK+7UM3?zbG-g#U zKqR2OZZT$Eu`)~`Bza4KJ_@9=E0N;p%K#~;#2M46?lmI_c7W@?kC=tOpFT7Jh;-gv zn&8)hIye#KDT4jv`Tg+v^w5^-WiyeUqqV{$ zR}Ba5PNWYw$sa+UVBOD}m^#d*f(P?Oj8 zJA`SRAmYK%kyPCdpHT&bTA{}dKBHp>g%?E1CORxR_Ahqpt*9HIFQoL$6?QtD1)3dr zGu#a-T~*zf_KAOXl&=qD(j{Q~I7XCmmNWYNHUdxr#}<-6b;te!ktApgyyx#dwE`)I z7*5Z#2VAuYW^onj7KnZb#hwI4+pLJoxf&1I34mo4T5W9o{PeM6E?WNNlTm0ibwa?t z8Kk4f7bEu~1Ew3g?`$!iKN>eH_rRx6pH!E#5%GK}3Yj@Ss=+fO22Jnhd9Xp4Qev_2 zM@B=iofTkQ%~KgQJin!2@(XZ7%VAc|Hjoq;QT!e(?&&*}Rwz12t30UwJ>pWB@vF|t zjH7v_lbkG%K>iqBl;vUY=gV?Nzk>4Y*$3`1N)Kkv>Q^mY<@Ab6&7PZhP&GRdDseJ} zWW413`)}pHJ@8A+ul%jK#d}RMrISMi_4pKE$N5bD8~zBta~R%0Wr4~SUldV8K&jSk zOe3b#1Y8{?&u02H)qf362KxxbKtiA2w()z&D>zqmTOA$D-DfBrx@`h%+i<(V3+c9a z6J+Ye3IjoAOqiHIgq-p4abVQcLpCC9>I7Hle(Tt?R6!3-I(6I?nP#Z)(=CI9DPlmW z$5K>wPU%2Mg&UCjVtV1Y-DcQM;YJ_AhDolu4c|{r_j9H^9fbzF*#llP>Be@WP@{`% z%cnbLHq@tsbFJ-^_SRgtyr)ke`ZTvRXPcMaeS6b;Y0ERG)IZ9%;PFChLL&9QiOxw+DnVSV(0dhKxjyjG{x`G1&f{!_FGP!1l&zAUCoDY>!bJRMf zJVv~oc7|N+m|xlYFh5kTLDlPhGOa)3yVI^sWV`ghe6pA13ufi?O8}!kQ04=u^$5{M zo_vNG6rK|@eBoTJLCB3Ze0rw$SeSbqMG$*JrdsM}4N{-`Y3wwI$`?Zd zj(A~kfqgK~!9|ak>_l?#;HYyYz8P{w2+luR^LY=3p2|0-hWx$fPfeZ$X5ly=`*tkM zM0{z8xDsGX7_hCWBOZz!ZfIE=d7FYWav2XBDQF?8Y6R%4RL2ww3T>##iwSI`If9{r zt5gWdJ8&C)P3e_wf@am#<&U)2S1WHsUpDb{-nOXA|LooOn~g~%A~^z=q0{(8Gs!Gqe=KltZrpM2EJU7C3P7gvL@S$XN#_MDY4 z_vc)o+ zE=G8pm}&N&Q=6#EFV-ij={UuAUp-;2a>KU9z@}JQ@1n!8CA+kC*A&hGa0wm|vh@>n zFPwXV2c{W=R5RXBkcOt6qew7y`jZa>8}g9V$oFb+-ZrR!&d9~ALGbhAh48KMtS$NiNbw6am@G28%1_vW zH#`9;A**M=!n8HmDgH7RgZG6j`#OPii8d>6rZ*C7GF-zBtgZCI1+`bP*`5YFB_Gh@ zHG!?vWGE)xRic=C3o+uAtqK=J8>eoD1N%xAbA|7G^q+8b4{(AUT&E_=E9LrYwwWDW zE>vI!_t*b0Xa&}nCo10#><8*+-;9AAj0+|FKF9&|2@DY&Z2mhB!9H#Va^ur@a6hh{ zI|ig+Km{@K{s!cx6*>boYr$yKjbW`OilK_H9E=R8M(Z)r$5MVbJaKgu#Bu+O9iCn{ zkKK=98v|hFvM3h!^_pS-tCnmatVRY{BP>M`X|H507&T-UZAdcY2VQX5_~OkRne0+< z<^ss~K+yi)BL`H^TMt(iXzifZhO6vp(LF^XVppt7@tWCJ*F~v!^PTv(!upc>D$bX@diS8 zVUFv{097oqNt3B`c} zmW9x=MVU`YZHnB??p98*hYjTzzhtKiA2t%=V`8OfX+PtVKSz`6-k_S+C<)Yek-N|9mIV&On#$z5lG;= z(&!Y>ILGIJGn|!3)Bd^04tzZ9`?mIWPECrMHtyJh9v5+kXXYIo%odWhd`fAki*u{J zGk|8_kMQgdUT~Iv8z{ zY$k#>-gJne_Wi2-PRejhAa{h+C0=nQ>v!Li_w@wQlshTGNp!B`DMFN1ww)_DP%STQ zt&FCLXNI1&|JbB99C9#?KlsT&l?DoJgH!Am?(x9eNylX1a2G}4w7gy;P`_f7`Lz{G-c56x= z@X}3z?#ao{ou{SybzCZ?bxLUP!6Nmy=aoMUp7?<_@Q;u_@$WrnKl5WAU`P*-9j{tYFAFzAv=O% zf;KB<%apdE?@8oIdB3c%AI_r`F)FSaZONtKVkkT?u@c?SdRRITj%lhG?#D=90(a)^`LDoKFeb z=GRtt@rhG~zZM;!Nt#K@U6xdgFxGgfdL_d9Lw~r+FpU|%V1IA^@f$O!g^h!~N_i(N zTQWt#Si~YR?2rC(-;tALzN#9mYf3#njIN>B{&w_J$++ILBSAi|9(J+MXrUfnl{iXL zo;^L-)!lx`F;*gAT12faV%vNYQ1u**z#I((3C#`aX6z66GMXCrIe?X1S>y|B*{+C3x&9TJx^;uoGH$HCl_`E zxcFtT?d{TW08cl-fhr5qK8+ug~VIezGP=Fua6;VAeHvJj7i+Is9XC$ zt?P>bn9k(Gz}O_ZK%9l&#mVmyKYjfJX*<8a0HY|$WGYv17Q(*{nw^IqBDnCCzxR{` zJul}E7+B4NKCQ$9Ewu9hZOqAJ8&ZA*om!hd=);UgG~j;AK~_q%TxNS|z=SScRr)u; zd)5>N5`Z!68bOng(pPW#NM=E7O(CnQXw84}&SSzVrIO-EK~QD?jPtG43%`9XjyOu6 zsr}OeaiB$}=62D`Nne5qv-G}_@+fibVZW+U|2aAQarnmLc&+EUwrP5@X-aCB74m*_ zd3T_*s?Pq&$3!36_>D?^Te?cK^z8M)1ep#0+3Rh@xK%P-iWeEz#Ra8pPJq)Z68Yx_ zp_L*@{KL(h1ZwAiXpqc&XLf4G)c2!BL)uodY!h7iPaJF#87Ga(vEV9o#|T^=;YqXR zIU(tW>Y!}lYgg3R;?h5iTS;dgv;JTGX zNwH*~%-LdWx|)%ERi;jFU9R)=??CbKl$T+L#xpd3|lY9ohx5|E#kqcJ0T#%I*L4n((S^_ zfA})STS#fsA24PK?wkk7Onz+4ktMh!&yTeYPsyF-sR03HZot}wQ4-bnR9=saV*%^w zstEc_UYE=tmc3SCtnT`m5<4%Jpd<$534a@!Z;XC({LhX5SDgQFr^H<>;BFTlGU1H* z{OJLPMFg3Ib8yf>i)_@ZerenQ2RhL;(=eZDpyTyx8T$)Q-k(~|Gi&A`X#)pPQ9WIJ zB~Hvb801Efgts=?{XJJWO$iNsLA1MQEowW~xo)VTa&I^LwS3zl5To~V_a+)0?+C|Tslg1kJZ zA3L|e-^)QJM)ZYT;A}pHC6p}KG$oNO-P(0}5t(dc8tf-jCfK=}2Nx@V3A=j}^KAJ8 z35M>codTUJMz1^P>(&>UcR${=?e;3Nc35(-FZ!Wa|DrJIxBKM^-2+OAv%f>OYK?^o zu5|dGOIt(VJcnI#FZa^o$+40x1)N|n%De*Sr1F11gNizmV6dTl1*A(I=q?o&`UI2Y zY9!CX4+FQl;B@+pr`Prh1?JLkct2&>TlFL%&oEaj=EP6n?bML zf|?BnROSx&I;GzVnqS6<@H~Nta)4+J1hepod`*s1655Fb%vv^bv2>gmu-A^0O`H`> zV7B=@>JZN4UopD;6T8V4i1(p4w$rN1m1sKQRZM5AETyu%rsFx>+t+{ z1-5-GS6ml3(=E}til@#M)*NTdNMx4!8wfrx4hRS(xTBSZ z`BJFDfJY!N-?AEob7?YoDRw~@Qnt3KM9iPd zcSPj->cb2$%O(eW?p-5DUDuVec79-{^H==~(FB*@%Dvtl?#0%PCr;Og7GfY@ zmFpMRpm`Wo!!}FVFcR#{#igiglfoQ_4UIxTFCff=;lOEAa2d2YkiNe0&w?K2149Qj zsN|smSs<9wD@m0)p3 z0?Iw0DU&{@~pUmbsn8vZr{s&KeidZIFv$gEff<YIrBhmznD-$ zu^-E~fb+4p2iZ_CaEJWf$%%WahFf`YBvxZ_D^07*j}?*>8rzTG(@=2k!l0*>tfghT z$}9_(!=cgFtoD6MVta(qqxxEyzvdonGb)O9KtG(BmOw|hf>it@ZTxsKOC(-%eKkoY z7@y2DF5@A&c<5_M`SdJT>04!jELb0)-psAz;}FN@Isjl=a*lno)(D$$Uhp@M zU+py=uA%yuLwAB$4!LM!Mg;D=K&ntr_Z!>!%cBwS{cZvETf0;XNz(~@F|JM~_zq5~ z{2zOYH0j9W%XOYX*MTrcQ2pf*Dw<{h$twm#I%1{ApzQ**iIpvh%p%jNlcVa_)?cf` z5XrG;fV*rfS*zjSdDh{8erQHvu;n)F8238Cqx@>6L&w$YQ~e1_GO6R1(uoQBPUQ}^ z@ki6%9WWr@vn|2N8Wzf?Kfx?@9oC63-uIyYTp#yUKcw#lA-QElN0G7t20C%;H?Dy8wxv8JU^fuFW5X&{-m0e5sk1~*>4!k>N| z)EYx6CwT7M;|sbiBgxKhF2KiYf`hAP)(k5joOtL7eN%%c@!;HO7L&*>IL~TIjFknb z9iAt+o=vmqAZ!LE!-yFnM5inM|6uPu!4br3NFNEb4SigcA;GwJ{WLL@Y) z5gnw9Gzk#MDAL=EG^IsE2t6Pjfd~okD$<)E0twPV6KRhS!oGRm{e9~lWv!WY?Abro zvHcMhlZPbtbKTc{UhO<%WcjTa$symVA)7rSJ80@6=r%vmQ_vm0XL+uvK`j|=u_g6z z!mJuDyk6q5fnVSkCOWvXy!U$@fjX5M+SOXA0>Rt%Rw0G(+um8`$)XkF=bxl#^3AIj zprQ)0%#65JO6!e<1OiOu)A#urC}r_pIAiI@;i;uAn<*Q;=DRTUx?a>WF56m`(kaJv zCxO!bLurz;uAotvtl}){e`?BS9>~mnnP>LcJxK%MTk3S`!N{L{lQHDj;wRKafsF*N zc|+CIz&FSPn5gAu3$1UV0DQSdrtCl^5o$So=F<7p z|5bUcY3YMV$$t9le_SrM=7`QVD&Zqa(C`A5Bdor0PMQY{d$Fdnhb7EJ(TxZtbK~q< z67!AR6%2j~f-kr$wJp^B2_yI6!~%(3ShyHLR%4FjJ`=6jfQ6y;pH(rm2-$CSencSu zGMsk~Ye8jO2%L#FR`LJ$e1S>IAdSmI*=2XcAtll$K#U$#{XQc2+M5sc8vSavF`g+(zuMZkFH^}Zz zeeElC$FIo6s(5t>w-pIUR(lK~b%0akTS;47yfeCRRCZc+%JstYyoEh$rI}~|p9A`` zj9bjw`tsYCBs#>^Jl&<d7Gs5~hO-WW6yB$)Ez3`6VOfBfGqH~!y^7A?Kab`4Nmub2eyl%``CL{LT3wt>(zIRRIGAQgZRwu4+v2Y^c8 z8#IUYd?O!yEuR{+BO@Ms1gpuQm>6cej7c(*IvU>bYn^>odjIFacXw$V>i)@NW4gZ^ zgee&n3z?N(saLK}&+pA}zDi&>jg?Fqg%6ZHh|Hbq%|AYRSZ-f>0+<8}|G_+2eosi- zEtYShMr(tOEDu*){%?a>CcFlFqh5)M6cuW`Dmy$SeUgJ0C7Y^IT84golYiLqy6f*e9 z8@_j~F}FqZCu|plk_&@;$9KD5{ylB|dDF8~ujji%T~>mM#8X;%0LYp(^)&NbnfKb% z_txu7x7J@9Ku7_>2vB-90?|OoSrW@1 zXC7?Pw;2fXW{>57@M|FuewAhwF^T`(jbWk1546yPTE;2Gu-2hQp#eqoH~&-~-5`e6 zYZhS8$bO&A@o+c{>v_1(X{0);-oe|$e{WYz$>QER2x!XDBP+k4|I}|lGp-?Bu zjZcnqX-3kAV0A^J*-T77$8Y~CsA@Xb`4s3W@8xJB9G~Kq%A)Y*#5|v1j3P1|U}uOH z9QP>K3w}||Gi^aNT`S)o?kd?OFRiU=z<#&IG-l?!f}D1<*>zOTss0VuKkW3+4~3HD z*{=WkSoqdsKl6Me?gys1HHm*NQ>i+q^joO59v=~Li%)4BPF&oV@|6Y8lCl%sfzaL-T&%jrW+ z$teil6?Uxd7Ky&uI;J$hG@vO!>~#G%ENY_lTKIkXm|UZ+fpc zfv>lr(&Cd9)-aM%|8uE^3`J#83oi1&VS)dA^+8m&Rh4Bt#i1tOI7~V6bWM)lwbIIL zBeT+eM-^@4?-DxOY$ks=O#g6>V#~j@Ox%|)5K(dsF>CSwH}ML1#7y)6K52zD2H29L zLE%LbxZr3+AwufEyD7}NLRrTcVP$>{sSAwC4`G#t7SDq03e=NGEl`m>&Uov)u((eQ)KSYCMLI?zl#BQXDv z(}nkpY3Y@sChEw`@>lI#MyTeiWoBZk-LV`!x00^(=j$tK0ruPf*yW$&6RG+Q`9DD@ zX-%N$MZ{AOyvZM0HXLJ%sf@J@(G+UoH;*mfVt*_{a5M@Vh?9$N&gdINFIk)Pud0H~ zqp^$ViKsSfK=hpb#QCxnDO{oB+qLD!fB!7L^r5f{57Bmp@Y=mv$hU~8NO#ETY6-4bE57@vp?2e)qcS!RF~HRZbXo)ASk5IwNwz@ z%~*FHKtq`ipAI3Jj}NI0O1j`q-EkLEks$Zu$w7LV?9CoO$cD zlWBm5GvU_ddLb_(V^rOdb5>Vg9fFCFKMh`97FxYkb4f=n_kvaEB{OM0sneL-Pm7k% zQcMy{A4r>B?DP>kzhZO3Tu~Agi_HB4Q2ZRNf6$8g6TJQvvwp>_Uoq=f%=&ME;8)E0 z6|;ia`zvPsidp}UG3&>1vcWdnH)EK-wa{w77?(e1ceJ z-cxC)Zr#JR8l-o%??=c!AFD!tS9Zbikj6`JP}{|RU-;2gWx6AU z6p4TpSGuOTI=Nl#uMARuo+(40&M0)1AXvSg)3xq*m-Y4QRp=1Y3mojLh&?+v6fJ@j zMrEA1Qz&F&mRL}0ba-@jQ!T%lSMn-@9@9{mBaT(Sc{;z8 zpE;(GK28H0@91V}$(G7$3a+SFm$P|KyzP|g`;RmH z7O90247srPzVV_9sYd10Va2(ni6De21ZU_{{M6u4KJl;xKNk1U2T;5wTgkLEym?X5 zlrt~n(+dTf@eNg*jE&YahA5mCluVf(Em26kX=Dn2S1}EKaA71ohIPy}_+V`Ug+G&z zJ`;NoXmvcso@FpC>J+SC(G`bKNv72E zkMj**N_5{Qb(p?X8B1S|1mj3I4)}-vFd=`!F3x>_bjwtKjm7?iYkAkiV<+m#d+$&{ zYwJ{v#xEzr+skfI>>aG`XQGcMLhysw>!2BDL1~c11Hs5v`0z*N^z65z*q@<01sGvV z!wW5q-_lbkh3eMs;$-xp#uKkcEk_{7HZ75`=?&Z4gWe@2mG*q;8$qFQWrd896w2ER z&3Hkk_M^F~>J*k5lrkZA$146V>jz9b?cjzFmut0ETdP3uQS?u1UeJf1=*9SZ^)RZn z?e*3ayF;aoJ(WQh$ZO`ek;Rzo79sTot(G9V1$A|FPB94|iIottoEt=3h5Q&CG&osA z=!!zD){t(W=*&6DkA~-%t+q&3lL>p6^~Ob6iF=;Q$x0{su}pVwg}ZEL?>zG;dWy*2SjveZjlX3TT_Zn>1@6{3w%4c#oPb>(#8%ZJ9aLr==f!>8s0Pfo+YI}wh zk-qmWP-cpv8M-CwX5iO=7~ljdPz)OTb!>9 zw_IdhGLhO<{>GqaKES#Sw4I4cLpX;bGWB+!?}8Lum}x{mx#@o0uwlr7J`+ZC(=hZ0 z+D6Utj9l{8{-2FtKa*)_8mVw#_Cq8&O9-At^A^i z$gy=VMC!GCrHO zN^1)g(jkR$fi5bZ+j9Q4(r->f=34UME#+ens_POxvodeNO7@}a%?8Y{qe_uFA;rY< zri76U?F^CA>fWPlMU~!IcAAS`?MKBWC*$c{z#>qQQcK~j`JnuA<{s5e8e^gw8h}c6 z#J5YdO%0r$&+s+RJd}x!=wR^v!hl;O+9}IDS9@S)=1nc*j=4VHZ>Fi%$|;8|>yyd+ zXzi}nIoLX8sB7G>7<>Mr%#Q|`%uVxw5~8myiZK~$wP4);;pQsGaQo=kTN|79<3z89 zq(IqU5{qi@-_%ogNlcA))=Z1Bwi9qXsJ94@NOcNzQEvzJ4 z)g<@b{e*kMQ`(0u(m)YG5D=jtEuM92m@urV#IVW*nApdV|Jt=Wu!Q(p>oqM zEpI+~D0$quytevTNN1?Vf-^N!vqwK}*n(nD?>0NbJ4>B-_lRIuByp}Ix8JltU*bjH zi#)>ZgxgOYMeQF>)fx)Wyf3xwNv6)2D;!0iZlThB9IcGgCv_A(6+uGP;efBWkc-hx zg_+~2F{vx5JNlcC5suqz8?w0lIQldMQWz;dIP%ZIU7*Hc!`dlJbkM=*mFz;wrZspn zD;W)jbsykZmeY;Ppaa@gMV%GZ37S&KYv5HKcCH`(rJv{&4;r>u(fFourfTDXZMLbm zaC#5C9F*$#5umK%jpf~DYp+98J|%4k0y<#GG90`n)Aa*vwJ(G;TLdK45Dqxzz;q*h zhl)^)xCC-b4$&YvJBWh>?ON=$QLfOTLbymPD61&P99j1>drq<;o4K!GCZYk zmN$?)bs(|eym5xwZ;4qddipZC4~(^WXYr;$rtTo=o$uCT#A2BfegiD%9;w%b(=bk^ z8HAqjh#*z)B}{rmihfHE226w2KlQt>bRCAs-0`rtKM{% zU7D=BII=%;kaoiR_*uzM{z(BU0kvkAv|UUkz<{!mR&V7+RJeS*JeWwVY5nlHVf?~m z4e|7IhX-SvEjO+#ilRepj3aV^O1$Bb6MI$ZIKETo1}R1vimDa;*QWe6xgGmf{z>fn z<-G?5hp>n(P#T@BWr~1Xoi;&a*$(1IhS6IGfeT?ugSnZHU5e`&xCO#~T#qGC*a_Y# ziWPPQ&HPIckCST?0qSVpJ5|1L5J+s6OOzm-NX`cdZH-(FJJ| zm<0f>_RR8*AS$cwmfsd{x;(gU5hR0C>xahRyDV!{Fgp}YW=RhKxm?%>sBmVIQ?&LK4qXf4yHMs`VOTvK% zdZvU^ojk46-uI{{P8o5(VtB=5pQ_3cJemGWnxR5px%|Y)il?fKjge5Lv<{q$a>U*) zG=TT0d2E0p=9xymex*>wXcj8zqP{!<#hnPOO1q*D;K2r-`MdRg)D&hMsX})vSq2oY zEw|Yw90GZ;9tAj3nqTWp4-6&ZfZ$63B@)(1nn50DQe^126p_L#sk*c zL7d6Oc_TLMjxrrNZ|nW^gnwEd8U4BBmoRO#+*zV7%tA6hqF6r^vBcgsVxE8C^0faA z2Zs)2fwwCb&t|cHywd^)%Y~b2irPg&+UbQ+XAX~vi$rGMdqmKJ(OSM&dmY)AOHfLU zu_1~-zO)g%BWCp1wsPN>?t!@FGx1?VN(HzV*f4sVP0^oN|1ZhkzvgmgS%bieW*t(1 z6S@K4W=jUwBZiECPkLM)hNEwRDbr<()J^hki;9tJLU3VlEvf5mZ*k2dK;p=D9~f-p zOIZ`~_^E%fGUM3#BI#Q#c1zo!1XLfPw!C&zajLTA3F}hVyU`{EZuewy?ezjnQ>qEO zWa5-yGiJ2&R{HTA_GZgWS>r?pzW(gveK85nxv95rV1@1C#7`7PlFf4>$TXFZ7^!aJ z`6rS+L>(f(W0Hh$7lXLYR9OmQtiQ+@HptQMcfXd-0wqcpfvZi5%&?&1?lc}_bz3208;@f+nl_5tTHN;-SNCa{OoDuxqt=69akP5!H_6vA%DfM+m-+|udg>fYqfC}5+)6w=)5N@zwcnac&8L65&p0~i z-HIL_*|WnJ`qwtI70wk52%c@qCI zp@J?LdI3*$f%49g@x8c@@8fr~yf1uC_{Ln*_=@?hE*AVLiRH44#$b0_)4h;5O%4W? z+d-Q|$lA82-r&(V^I9*9Ts$k3kzD@7ZYyO%w@FHh_|(P9XI;q;aihMfrUL)sAu|n3 zUKl>5%r>qXNTy5LpFpK&t009RcJkZlF!$0LcqqR4xewRM4P<^wbr#dq(>R$#X#n*QU^t-Ge3l1>G z!_XhqSUvEyD;3BsuxsulEt)Ow4`WF(<><;3^azI@qnZ-`4F&;7_=+F7C;?_vtUdJu zY@TOs8M_aXaOYi7vZ~5<_LfPnR!X_eczfJ^PnWAFckO*aUTpo#h9jCb1-Zv6B@csE zGI6-G)f0&e52qd`r6`PE_v^9yki{6acyRUXE02A&a_QSJx#p5n6cflJEk@jFhsbH!+}k5xYj90`Ur#ZZY%U_--bOVPX~RX z$DcC4hfX;7t{EB_Wlnd_EDj|P@g;ncM+RZ`m?@*pR z-TQt_{YmU2|D~J9EY4myMof8VksV%`WJ)p5IgekvH@PHb8hXlGqx|gC>9m-e8&Ypq zwA7=P5AL&!oftKDh-;dH%vuDZJb2V%66(ero>ZQB*PrW=F?P7f2xmB;C&rn@ni<79! zbANzBEksf58Ar~w^3Gahp?IB!vMr*^UnUkB7aG3gl`y@Rtp;d)&I60GHaz_}N~%XI zPpU0g5ciLT&7X0@*Lo1Ec-B6PGK*KD!cZZd^n9EP=OiQEI?k=JcVf$Yl2&ym@68+# zGzt%|N8}+19dzM|oC=HXVV9BEoL5y|qa(I&+I)VmfN2&}^rtWWV)k)aa^=>lSHXj* z{yY;_cY08c%WpY{9FuRD+w^(Hj%x=thPQdz+5g&prd~MeRoQC|(t(<6E<>8<>r@r} z1KtxX>B}L-5gBSO-p+X~FFytx?;_0plZyQd)VS+bF8(qOP}^qv@}%$jr&{AKxN$e5 z``q77LIv^*>i1+mUd?Vv@@z_^0?9IT>pLj@{64Wtv z*FS5h@Be^io-qI2!}9Le7j z9gUvs08v!5bM9ed?EvwCy_gSVxlbZEr}#~2D{&SGs-C}Gll&Ay#_)}8h#JpQkI7q%l>ok2me3gCWQ{x`&;i{+&VHsRnoo4V1^Zvflotes- zNShZ2qZ;iT?BYaA%uKkfk`CZTc;YLHQHQf$eSGz@J@w|9XR}1VZs@(#tJ8uvltVl% zlhya9P%RE$lc+aR=h0<9XM}~fMEw9%;|YdF?ur7ncF3O}u59fncK@Y4>`VAE1eig8 ze#HC#OSF5JD0SCJrRPgugTd_rME*{#Z6QcEAA>{pv*e)c=5c`vkLUncWaG)#^L$FF z`y<@y^`2m*H}^LqLxV-?AYW%+g6qaq24Uobf_i)u&uj9&J5@6@(;+XXkL|ZN-d8VH zzGZKIBDMoPjL!TkQoWD*V_2dU78;N7zOJAr}i`>%2qu#_Rb@qz25(lx*8zO^5=org%^ahLPWpE zziNnm{WbsD+GuIe;o;K7^(Kr0cNldjmU$+B9?s)a*d?$Ku=abA^&FZ@LkGW)#SJ*m z+L};fcH`FLm>X@)N?N=S&d)dJjnf+Yq};bq)k{M)Tca-HfmP%sR@)zLL5YD5)H}up zMKfl|V`>9TN7|;Q9PReq%sqXMO!;fO5pG+6$OUyn#c|6tW)64Yh%?bsBSr$LKR()jJt=0VY!vy_C(FV0dsh-qWeX}ezGcmzdW8-bM>+|C)9Q`=@0r0-D zK(C+>*DVMB`?(aJrHI0jFF^ZQq1$Y6I4Byx*lHlfYlWa@G4}xK5+E9mU}|r(jaYB9 zWyr{VeggbsH+(4e*VObYYX0+M`U42&##p!24$$4}uoDmr}K&&swc{%Yn~x?Hr|lfIn(#Z?is=}OlhKiRtqk60Nn z=tmO8YEBlTTZ84wfuNO>#Du0Yb^ZBxOr~-ONQgXxMCjheweA*l_Ugt0fO?US7`LHJ0RD+o2g7BJ16Uy+$%rwouiRAL8YBP92KhX zbt~V<(^pQg*}2)%S^uojS-sr&^!!#0G5ul}UJM~z0!-TwLn+4jnGU}dUf>BW*3c4% zS*4fh`xH_a`tr{=2a7_A+o3yJVvq$*JGa`8>g+oX<*xQoiv!vyjfWWVcYGVftyz>F4V`3*MmVE0gxYZ% zu6~{&8d+d%QBb82)12aFiZO6+)L@nN7K*yX}+Wu^8@4vdZiXJ^1r{7l@ir*fMOz zq{PdfXxBS`vK<@7q82sDf8k8}>UY2T-LHQ4tKa?Vcfb1GuXy)A%Cleb?tdNbe#N_A z@$Of=`!&z7Tk!Zb&+tDv&#=T4CSWi8Zt^a^TgTq`{%Sa2wtRGX|2^D)m8!D)pv?yI_5XbEPP0x! zFX-XaX~MqfNsufeaWXlJ-d<@buy)ou&FBi#kk21=P8hYdx{%joU+j`>VREIz*CEiI zchpm{K7}vk@{=$Fe>2TvjlnzYYII~wvGi{Gsid=0}HU?%*awNG1 zeG?`7H%i2W7o9iNp044|n>%?6mQ6#|wBFqhuUxxdZ+{%S&NVHVj1Fx!ZO?x@*rpRE z$FueOL&tIBW{s0)pMqA?U#56VA*N$ROHcCz$9!k&N5ps%(D7C3yr?KfS5(2j~5Sep%-? z|84&C6<4dAr2av9TT8n)+I~k2Jx;Xb^h+GQKW2uMU=Z)H@wN{UtRh_sXHt@ren+hO#>Q{NLnIS~y5LcG)N`#2HW zfDTr6$g)g{1Y4|}tsGXg6{VIaz9|-55t!_`HmF##KekPqM)I@bYcsxQdug9IFOoAf z(^lVP?R0Z<=q0ycl2N6E5wDAySMk#EK@n8svZDO^V>ueM*KWRiHR0drq%&+3(;Nld z2;#-fHEIKy`@)QMWhsoka;quq@lE~2u-0n@_Ab|1)mBfu{&6)gqwDWj*Gp2w7$L`S ztS3XAJcdYU&fG^&0sUbIuyTyh>UdwGkoE9f%7!DQ7~Li+7zX>Ht=L(O?;+J-0mcLI zts6d#Li~WaJ8o4y;N#yrPrh86q8suuSP&}(HPH9yq%_;H^#Vc~qaLDLu;>f#5{TTE zDGpiYzi|N#V5;LF#FY-UpmB}541bxsT#r%UJ=^o&^7_epfPR!67iwm%7 z-4&W9ZA;+W1dyA@6c|ec@XdahZ4`nMis$T<2Q_k}tg>`=ha)WoG6a5vATO7i2qTBB*r_&0NfG`FL5H7e;hAQ5S*|&+UbHNpfoCpY+x(ZocSFiJjD0IVWxhsLSVd*bEZr^qvZF3=OfAyMH-r- z4}++H8{6WHjdqT!s6=&LpJFV}<=VR5l9G45Sq-2$Vu2js!8E8hpvFfHHi`ktr1L{d zSUEb+S~Q?fcCUPf9(5_j__gxE_e(EgEwU~I9bwFgo_JbOSuy0ZT0J0B{3vYhnBChEwcy?)q^kz)!8OEFIEUi{msN=yYn}O5&(@8aS;JD0Cp-P^ zAHI8dY0x(;XDk0mootR!Z4g#TN#ST@p|pI<1OtvVwoz{0X4?z86{;a;`UmRxTFP1% z^GCbA^pv~XY*kuqTNzs*?fZSz9l|Vb1Pz*BT^cuGZyL#K#Imir<;6yi-`5IbGriXp z7kZNPdUMn&wqh-TsFv|eEYbmGY~-``#9i>CUd=L~*Bfou32Ho0aP1QqDg6s;D;2wsOzW$m|xMS{v9>WT?yHTeeeG48iAm9qx zX4jX_fwtK$V5A!zi1L=e42)wl`V*Yw0^5`g1|4;S&RdyMqYEK2+iZUM+idoqh^*o> z;T^Z|%qRwW4aLB-ssv|2H|to?DGMNj2YS^u*B*ghwHZ*<*t&rqrZsfd%Twi;@#B^I zw^9(G&1*q{)y3Nsv(1KiNm|q*unLyNrpw1a3EgtsN~|GnU5857)lNNr)|Im}BBQa( zweNkYcy`>o;H^BwVl9LNU6O<~4AHyfVD;7*VJm!^v{BItS8T?8lxo2Z8?@p!UOQ%i zZaV*!tQ{eDmhOj<5LP=re4A}G73UbWu14>=NBW2e?uW10FhQS5QQxM9#XkA1Ny%-t z(hdAZ;j8%6F5ElkCj1(TMp})hkw<4AM}5#r+>vzJ?b_O*|70O*&W^7K;Md?_ZhyW{ z06WAE)J2HAVEN?)!LrzAf~FqZncmRd?*Lhg8@zmL^D=JO8?-U8%8`o<8-cF%m_inL z9yd=stL3T*R-dpBeCH@|-w@F-Z_pP~zj66-)TuqYU2QkB`+7{Y-_u5>}(X@h$B`+#rcwM52DnYK023=ScLV zppZozy^cA47rt*b9p!nih+j=6hTwsPXFl(YdMwVsC!7YdwElv!P;uZAN=@(Kht7quL+S|8A$#{n{YilVtFv#&=u4JLm%F&3s zp?c;~D3np07*|+EuS;jHXt6}i@Ux~DP0y71Ci!Z-4?crEG>$!Jc*$4ge37e!!>3G# z#6j;E$M13?UotQnKhG(mj7-JNO&w0Kzf8+e^NN*&OdA1JT=t`#R)u@pY>R!M?8(q& zN}}Poo^C8Ct2X1-oIxu&rjSHW2A*$u=ce7SLNjA^nJ0k52GpqFjuwMPb1@6KwVQBO z@C`V08>k4Bw=ci%f^V7Z^r1@umVO1m(vR~G4jMLK@yf-MW@oijfn^~!0guv(253?^ zkkU53;sXbr0(AUVDsDqm^26tE0A9s@gS5?t02U_&Eb<@yxEsJ2XQu7Jh=UvWWEn7nI^K8*bdH@rMy_&%*<_V;#Neooax4|>T5 zK*t#-0_}sCJ?fbHpW--Z)nN`rO{@m5heyq4YT*^fADlZ`F9RXr3n3PoYVfQ)n*WAw@gG zTQEelYp_ZxG|yK{5|?;Uz1VL7utu{b5vaF-V^e<^_fZl4*)6up2rst?Lu2^{5L8J9 zF$ycgAkwOTB~dkpd_Hh5jKIQ*v<}XziLZ@iOnl(L2+FzP+YsMlua~^p%05rO9Z{{+ zQQYplRzs+%zB|5jC<#oe{=qwZ@ug=d_Ib2yBSkahThq0QDg6el=0($Y8Cp*LdSfWQQFct zqbc3#ydI8fz68N$E31@U3_E)ldo&yWlii5lR0fa@ArE7!-@r46r#`JaK4j%j;Z}Ho ztWTs~J)XOv1X- z$*ql|HH_*de*O^YN=`XPA8pRJCmRVfQpgt<(0;Mmm!YR>6r_4ev!UQ`^o0;eZC?*n;u4VztH-FDOJcxAYpZ8$eq=bg;D?6I_<{bRK=!^$*6Uc z$6C1lvo9UhAHTFW?R3AVF+r$+@V+3>$}7jNQS^zVml0mU#eN=@M>NX0sMyhd>P7Cu z=^Oq!`;`e{gxEOot$3c*S28xD_75C@0tdd3b~-Lc!_G3Q`P%i4uojw=(Shpn47I)( zs*KFv=wk=Ew$j4E;r%e2B~p%LxqW1AmcQC&GyO=~H~=`s3{~2|lViXfQD55iVO(<# zV|`0xKWHu!2j~IM3Xl5JwSf=U;68l<(iCsN(J6+ z91tLQJfz`FUp9pXWR?wRN^mvmzL!OjD2VU19`4L=ZoQS9{I@yT8CC~~_q$$!KMoBOw%L?+ z;L0?vz#qM}*Hf8wGW|Mu_5(0TiCyd(K}A8EthkU#Jc|b?<{`l}X3L+iP5k00g2@CL zkV`-V(h(q)@D0MwbcY3yfOG~DkSws>p5mKu;i3wVe*xAdrBzE#OEtU=!CRzZPeuGN zo|~{gszgI^e-rVZ9eXNF$O`gk&OAuZDXDd(5%*y-MYQA&&KBB>hYU5ZtA!4*kax?aHYjZz&5q8>PTDUbBU=!Kz)ve`a;IK2Ck)zF0}URxYpLl^K+gNqT{i zcRtDlcy_Nu;MY-!Po_@3aa$`DI4ElwN(gD{%TPN!W%bxh%7QYGVWS=JAYI$#b-JPc z>vV0b&aq0X)rFx#RHe&+IO@ris?yeJ{h9TquU>@evFF560yIN~#rVF#RXEul>fxInuB>&}8alkrN4MU} z>Mi**tYiblC>}9&ZY{{)EXW*8&$l3k=O0Kl2uLiD>dQxQdV9S*>zwQVFw^)> z#~d|(@_Hm_*`;iGb6D(ua6|CM$uRMGC`K$F$)9|!^udE=`!Y-_&)wq18Ka6x6$696 z%fA9lzYA(!-W4{Jb}?!=Js%si&8B;9r#X^+n{8*OWYPX~eRMw$4#>O22FM8#IbH~> zF`%VrFbU_!A0bcTqXtD!)A11=eR?4+7NSBS6GP2%-*xPdmBA`gk^3;HA)88uMTiFS z5S~BG$E-A=X@MG;aejW1Vj(o$Iq7a973+7E9$s zCE!unzlGQOZfvgZedLkqjZ|xA(CvBPJxdUBxgxVzugT%6B{J~dS~rtM3&Po~AwPo- zC3OnU)VbEA`qMyY zApdosBF168$=w9#@d`nN=5ZmG6o!Mv^VZLZA=~f>av@K2W?RSdyb{iS3!n;NVMq^}H-E$UyhL}pQIzn-h3X^80TLVZ}Bh$hma(}3i zUf*==B~5)Z-nst#eYLd?f(m^auewe>pI)K&Gs-}ftBe+08(J9hO8#Iu&jp@UtPWQ{ zA-es{l}nfWOJCO;vNxHpc@wNW(@*5&|7|X|7I@pqdn2SZxlx!- z2+@#mEwO?Mn=-}2kEMHKjiS>4@wP+5?g;k?lug^i>cW5P;q%t-=Q!&vLz#+pT&N%JAX8DAZ_Q3Lv=V=4eqAQJ z%hOYfR1zrux%pYx3MtT6CiU-o-m}3ssP-o$&PXPt&zmOB8+oVa?6~+G301wSH=0HJ z_HZQIJ5SJkW{g5r&GVA<2N;Tu7F>3@;#^i$;ykD-aV|7hM6r28!0LQ|u~nsBf4-`b zA?e2BdLZ@vUx$kQi<+tRXE!IR@_`q!h{c*vJz{aZ^?Sij@1GGcDR$jhMSHrVaSx(u z<->lA_45~jzW|~23zH(Z$CrfoLn^dutK4r|BP&}pTk81$xbgW584fKmPF-Fh&w_&B zc|s*Y(rke`f1YrBZdoT+G)FROW!^NzX7p)Hs&nQI$Hc4N0T>s|YZ~q~17XuV&@?R= zW*M0kxzQ;0{k%!b)PtgvCpBKX*`2&MQ5dM&SFF;>-P`{+`dcuC^aYUC=-LfQ|D8D? z<1d1R(%oVO6G)Ce*@}lLB4bfdTgyz_X=sL486Kk{P7_|~y~;3a3ws19(xaQ?&rKSj zIU$p#%)^yKGFY>TE*>(Wg_^Gc;@J-G|M8#(&zPFdMD|1`bz5iii1?lj;lu{rayV( zo;kSZo6z>t6?BZ6H{pDGp{ah33zS-37(q1Qi72+_iOjd=i6BN$%nR*+&AXTvTRoXK zO(&cjFE_T6|Ffvk<+f;tonR2%+7w{!!q!F!dUY!)YV2F^)4FY6y#dilOQ;l*&zr@+ z3GfT4mznsb;VJG2^C%5lBqE`O`LEx~;brZXLPLDPR%4k&Mz zXyNrP!Ga9-6uqqlabOgCsT@jR@J-Up69O6EzA=VO3g(lwcuN^dztb6w!c6t2jonx? z_+2LZ1Ps<*(8kbjquCMd6-&|z^s#4(pkS$Dhxf-440;>9{x3(W&$4*G*WvPV;fetX z7?ivA@$>>ykaM&Q>;vvy{Uyr1iWL?rU_aZFWjK&{3PsT2CfZeF;{?ckWA52#|jPE^8QNy8K003RZDzTKFL_OblbnHq28k^CX%V==!XCB*Tk)mP{Pvdxr<4Wy(y-;uH6w@IThu4uhn7j)Dse>4 zTkoYL;v|##8kMe$cJW((lUyWo&|G+5Vcl|bXM>6vF@}6f?X}CzbV;=bN#`@vo`w&v zm>D82mktz3``SuwbeZ(7s;j$SFzm0`eBj}x$ieX%HQl+<`f>PO^|SJ4)%R7GO0M3& z=ot2Mvbc}$^_vYUFV99LS|$FHn0=~Z@>HcypOwO3ezDL1oCB4iuPA9;Y~)kWn?5&? zgW?X=_dP1ULjtig>}@1}?>^uZaaQQI$Z#F!s8^(EnlD)PDATdGY*9?LTE#w z6;C!bE0oH%QqIxaVk=?~wfS5YL#~OajW1cqC{A^y`Fnb5G)8MXpgF@^&Y4iCvowi( zi9CxOql&}5o+ifmg4%jID1AL!3B^FA06}xV^mi(elV>%?je|^ZT2p?77$CoJEFMAy zbAohNR|`;6hQ-5~AEky)l^_?f1XifOAB)SL^vQSy&fsER0Bk@hLKQq0ami8@5X9cFU zFD$g72g7lhlT9*doRLl?!b$sK0804N_C4NghY8j12&>M}U@ z9GAvHQ7RNMg%ySja&XOcn~1em!q&qr@Bke+9*c-;^bb4#GT1cO6vZvUpo@y*=lT^n zI8Qcjnhkgqt#rs;DzEKVlrgwm8}^cnEPWdK-b0Q^l(kb2G*CCdyvv-P_7@BL{<^<| z&(Ak_G_oaPPRK2eKIMzSYtU63zaLiaIPpTbRlR*IE^@Qow^5ja_+g%QYlSp)Q;o8z zzmmU&=4?@Y=cy7G@Oyk2xqU$;&T7@;h2G|Y!TeJs2a}1Ejx(0Qo!&vwFQB2q_N|;J zF2O(c)e}eF(9-c9-9E@A+)~EPc8`|wwPLZ0tmi|diq%sZ?NYEsL-dk~_EwtzyV2ei z#IIIUtmqskJU>>q$R+bcd0oGTdhQ&q(xWBg{5Bi9v@Fe}s-dyRZAnYo(6eB8c+@HN z6~BejnJ&)y5go$e&UpLVW&T4==m;FAG}cUW;6pT4)joS6b1y@*f$q3z(rUH0B{!aq z*M(vkqQF*_gv@?5u%O#!WTp@>eiqOAZuXJylAqV@4{a2F3*EN8zUIRqMi8p${H?)z zY8bEhl373Y9*=HeaSak1_sl)T5OfBPS3~ZO40+n|k&;kq2lt48hlWg5XBU}&>9L*% z^^-eO@G%BSO&k-d8A3RE2x0C{PL^I7t>)Dzk>emE=vk;+>0)c|#DoQs zrNN#hF~I@MA~87w>3$qYf!CykVTO*8J(sNf*W*04kWKbyRBW_^rCUwOH_XmdK*?7k zP_YNU3od6Bf?P~Lo~NEO;I*5G7XPHLg>VR~6Hq_lnGy&Q-{=Rgana2Xv@`!jEe2YKb5tL|j{6XEO z?RStz`ut+uFW!N7ArXvkCxUk+%7P1|mABa>VNe9?C}4u~Z^c20j(Fy%Km5zhk^UyG_(Ws})a$(+>iCOINRhLtWo9 zH#I{duTyQfW<;;0Vx!dV1f%kZ8T+&ilH&i~x-;v+yISH8H(u9QE4R;!BSn(0m#&tX zIrleDmX;TW7Qa_*=C#!~QoPRIHl1IOo&-bv8>BmT`V_ign65S@wRkd85OcvI_I>5} z@Ush`aV&+>sKzKA@OgWCF2!W1Q5+(oAN_QT0ok${( z3lT7<%#(eM$93t?F470%#`e(V+7O}P6tA&`;FI$3iiKzyLRe?%!r3l%zJC3A;=f?(H@>#@ z#(m(~HD>a#6Q6_G2BioFc39}07{ok08gi@_XT!{*s7RvC%vy=5h$tizzN*E{xlo(W zw!fk5UKhJ=1C;m#NWaP4%ChRaeqVivtBFz(bMm(=DasDCQ{@nfTmo{|uEnvWE1Vtr z$}W@w1zQB5;rF>AH^oVzVU&Sa1(xOcos|+$A~6{-~*Ur9|7f@v*MHQL3F}#CTDZ#?aVpZZ1=MwVy#ow zU~YelJkdRZ=P7fOb!gjE&Gu!K$90Y7GNDr;5TO$_IP0m6xv^W@h z4jicGgPD+#&+A#ck_kP^N;C;gr=xGt7H~?xC1t)o@^mki@mOshBcL{8C{d$bE)tk& zXSdvX=q{dfZOP>bwV?a+0f8mkw(VG$4=5oSF1cN>CFylxued|gcgJS&)s1T)37>Ki zo`q;_Xx-I&+ul>Wb1++V*scKTlLl=$VJ zN#iviLR@S=(e6qa6UR2qrUyaS=&9y9_j+d5nV7{tAT?c6UXu2<<9R{zfNG1=eaQGo zryJdT?5*>MTu%;@3;iFCA=A^Z=iGSD5*Mc#i^Faxy`2f_Yy7yKK!N>mj_8mx-b+5b zJVFfh@+#{2WD3 zYs;8v`%r=9XyzC2KEjqgG#`=j8~*juPX6OZX4E~`h#>OR!v@m$MghMQm@^#hi<{5t zn%cE@opxkp`o|A^+jIe+}F)bWZ+;_hIOTN|L-$&JHDtAIXj0u2e%?!z#9xh zLV_3Vrc9`$LZaSN?Y=}tu3TIX`Yz2AzRD5`OQ>{A6%3S=;4I0aw(bx;jG7P1(wrm2 zM6Uo+2hGkCaQzM06LeTb@y!R&a%61iCU+ELh>A@Ju5`IW2D_VyG(GO!p7-;Q`|0AhnFP&x-y9J$`8DXr}HxG6lf~rps$$9Bu#{+G=BaAgmRv8^bYTdUYP*BA3%g8G> zx^-Iu{_p8;u#94sIEdsaNGt$;g+kz;-q@X|VR0UvnY_SS=MJt%(#f9T`6lwmCyb6l zrU9)F)UtA;ww`QlVtV0zWMsv|oT?rC^rap%UeA`_nLlq&ADv-ctYthTjy)RgEe{A; z8?(*$i*ekizvH<7sd3yNV8mhqXtAT5V$a3c{Btiin+*~jBb3A_{RpIp~BA|#fmnHbF96Mr7b9k1ZbcVY%@Q) zngsZSz-~X4y26-tHZ4Pnibm`Z)%rSqe1VZ<`cWqnh%SUBh#-RkDlI4hktjYO6`pWUC2G?2Xa`MJlwzY%A`Upe>W_Y|W-d%`ZML=D&rq>dLk1W0_C{R4YLI z3`ALVVEuh~m#4E;p5nmS^0c2t^Mj0)I{R(T^@~*XSED$aoCXXwxbFH_H{CKTyw zE_OzqU|7$d9gkGPTpVLbQ;(;L+Ao2Ys!5?>Du6x_rOuYf>ST*Oeq6_lS&WaAbM(27 z?ng*WVGQ$or^z2Rq5#M=8Tkj!9_Qk@QSeRKN1+!cT4s;YuHDPrM8$?U3z`nve zGa?D)=;sU2<1c+8m58``u0ecEllWlZd;j-DHD=)<;GY%J&`?SS0PT1{4>}5r7rzLlG0J+wwIxb%1&`_t6xh$t28@XZko7d z?T8i|+OEEp0$o8r$BW-2@eB{%WXmuYbWzi-?@L8q1w#B0O3!^>3;~leA@yZssFrD% zzcOzZy+NevwwKtiv}g4NyFc7)tn?E2tEWKW_1DJ$3Z~nCWe5LXd8R-1+&2{qwf3PluQX>p#xSmwV6v&N#(;(1~HpG2_s&WF|;#@z0F%F_WX-95%-mdGz zKL%plsA^&5hDFK9*_FAnvhp;~`sfS^As#MAki@?*nmkItRYJove65nz$Ck{E0w)H0 zM=X@^2BKzPTNVPp^%lRv-^K82Vc%}z0Cz4iHS?IK z;4xFiv5mJG(7Ta3EJb~(%xx#;xd(fAX9s_nW(W?X@Z^f2ScCL&BLpLj!k8lCnXAQ> z7u4(ct$KG&ka$PyI&~lG5IO3*%R4tTdln-_7f;Mr3l6ExA|-xJAeE3+G%5M*Zc|kzL`RYe)KU_9=KA zcEdHWfGsV$`1ybq(@6hsWNrhe%Sa_r=A!*O`E^=vs zK#wnl$HVM99M@XE5T@$c(RxZKnYWxBT`oxW8@(V-O!6sY#TvRM{-+vpX6j)O{)ysN z0cWV%6==`|jLy8CmGNGB(;(b-6yrr$$`>Y$tgXoa2mO6K%3iHx*=h;dWr3g~ri9Se z>VbzVU&ZtyQ*?KdBz$D?)J?+EC_iu39FCKQz}uwr!>J+hls# zS_^9kkQyqheP>4yT)QnC^XO^4Kk5}}7#G@tpOb1o8mAT(Y0{(9r28=W3jRnRP&WUu zE%iutKmWjDCm<$T^_sKWDogaOlI6fGcaqu=Sk3r0Q~$OhAivnv4o+=cVF;F#tR^o! zyn!*MuaLNXLMKLj)_q(LjbX5~2m|UuX0~3xK?rqPPpdP_RkD7Rr4;IecL8j>j|XtS zUUD?=%~Hj0k^uB7P*mv$;UuO~gd>H=^v_`InX5HPFs&c7ggO)% zZy+a_vWX!BN?w#ueeoybDwrdF65)3W;%p)OTG{E2+T%(e+IJErO3gF-PgviyhiUk^ zrpUzd^H?-Psv?$c$}QAKtx7aR`<%4IO|+W}Ajc^knnekPuz`3WRc|0{Oidz7gT^^6 zoVoBR;?fem{@HCvvphlff%9#lkef~IecBf*%T0Q#+_YKaT8XSMx+K<)aaQ-*L+Y9+ zu+V1-_|R33`ZC)mp6qIQW4ZKC09k#mnqt*C)vr~T!?(dBAqeIxM;a4fpV;koJu|!! z!1oU1FIB_OlBo|d29=@kZk6HQ@0WWyW0X_LrAtWYvE@Zx>K4TPz2A8L^3f7$jR7gPVtdZ|B5U&!7<1Z}F#y5?dme*cvyL#L zx@>uuJ5+%fdJTt9sPJz~3}08-y;8QCw#j2|LvJ7Z9&mnt*3SfXHoI;c?nQ=A7ca@_HwsL^M-(MoIidw?w?8#vjEM#NL z{f}mM%*yG_CSqQ(Q#6~4zy2{0@Ske7)(PUhJ3QS5(WHinWSU>PZsF9O*ZSB&SG<$GNiZKNa=8kNNOM?C3&5mTRn>#{@B`dS) z4D53nKEsWv6T|WLljJe}tJ*6}6Xt{EXTJ5~O(ro>TWt7m2>O zb6DHwC7e8bZoYlW-2(@WL?^4iZH(;G+nB__N7N+`c1Ci%z$k#|Eq}n{5+gNsBbD0^ z?q5GfYTA(0GOBMF-h{78>YfSS{d}Nhi81{;qPbh7s+u^bKXGRMzJ_GTov~Y0)g@v! zvgvPs%`?53Tga&_R3#;6XlfZ_V>wtPt ztuwY_F&K+G1wVnhP%mnb8S*caIM?MzyKF0u_J-U{BiP#e-p>%V&WTF<7mDqpyHGh0 z3+ws?_H7@)whsI@BN||fIRNC#Z9pP*jo0Uv0~$e|)oHE;%qvhpmLoGD4rV!jehAm` z-DHz_0Htj%j%7v53y-jvrj<4@709-MzW0|-I02#LDGA%Q3!|9>cH`|Ai9?;?*q2{; zk{8)RDlBkJVhS973nmz_`3hPhYS>^%oB{I8DuclCV=G`?ds?hu%WDh#VJVSn_Y%n+ z;4dnxD(}GtRU@4G<79;D6Y5c`Xt~j7pHaL>H*d7H+fl zq-Y__mqc+t_u!e~bz2od$7)%@1j=|hiZ7mGS1#WKj^b>3>NZu{R?1md+7_1}OH53I z($f6XEe$Q>EL{p%KTfr zN9r(U>!{EZU16cW`)&E-m$z=~cGMLP-f@#Ea<=a%`F(CFyZCl!S?uK1=GZOm5OIzh z!7FcCYo9!B&KbvkeQU;FKcT$572Xj5cVE-FtsY3k$?E%^nJTE(!cpw3dckgg@llq!W=PVQy(K_A+E#- znGgzs98OIktn zcI$Hmex?`sd;gWM-NiUMFk{hiJDF%!?AzjayMTeEsU%!qWu?lxz6gOwH}BYN=lFAe zjL3xYvn&}4tp%Q$b`1rqQyTdzIbqq;t3v((A#fu0-`qF08cWuMLt^Ocmkx4ry6IB5 z^eK~SqdIMjp}y@@n(wjDgvPP3^mbS!G-jZVzb5Ia>a(5nvi|g&VFc%e6i6N@houo8 zT@Ra+>1lhBByD=GJfR$SlVCZ-BVUnhiqgh*|G~`K11m5f&_jZC1Z*R}GG-~JieiUJ zU+^GZL!DT5M8*d8>wUD(Nx2na#t)90B=vzb8=i31ihk6dH&}XkH*?dAEsVy2J!9%R z?wc#8@ALnojQ^dpWVxw`*yC1%vIN0wdA$lgk(A0#?mLX7hQ?v{AkY(N9-0woW;hVN zH2?@K@%nrqv4D|=?H(KHi=N*fv`G9!nR0lY69-U9`g1!W=?FfQC*j+iU z>~U~Wi_JU75%Gl0k6JyB04EK>(a7UR*!-k=tQ(e634RD%BCY|Tow#lXe)K2PqF(~0 zK83v=pAX!tFJOn@c80->Yq)iOh^5Tr0cWJii#&h>L>2rE`z4TxD)9 zK(~N-lniZ+GNq{LdIHFxnMW?H_ihOh=0!dHhk)sRG4X`Q8r-O=p`R^UA|Yad>xtlg`E6sZk||U#hI~G+vCZ# zI@jc5-7;?qADLH!2~5Z;J@au#FSlb_&OORy=;T9U&nE|>j{#LJ0%i1CFr|Q;S0=<2 zTI9Rk?fa<&#ol~w#o-S%Fdpi|j&qpvjOuopUyxhzYc$RttpDw^C8mO*2Qin~ z21hSHkf`yXOFT4C$~7Kwzq0nCrON0z-)Dn0Z#CHJ4S$D=K#PS&dA$K+da;f zMlnEKShw^dma?|%-WKrnd$esjtD51PQRWed)^hr7A{L^pV^xmiwH|j+1QEW{mLti! z$eZczRMYH0;tdu{SYWs)bH09NG*%lMN6p;3mhTcjxXe`IbUl6~p+?d3N=N!f$f>73 z)?LPuPNFF#oQ7hXKJInEtBdt90bbBtIQ3`r06Q7vDqCc8M;-)?&if*^kZ}^}-5gsP zJHI#&k^$)V@4)}$(EnuF@n4-bhnD}}A8my^rhXwE5ueG+fs0X&vw=L-O&0Yd8Wy zMZfOfGk9g?nd1ZwBq95np!b+_Mp?h;&mN9Rjg>~X@R{9JZjJ>Sa{Zu~MG?o-;Y!m- z$(J{OYMnlq>0WkC)a$#Okq6bf%-wIz^k&MYR89^AiOCHed`Nxg(K;#oOHIN+plQl^ zE`xJj^!nwO2?9$CA`-Wc*)TFXWE*Q4y_IxCQlvCsNhMfJ(gMhclpQ|c{*AR$Er~QE zLM7&VKv*`uF%RO`9yrf_Hl}~fw}9JUT?w+h-pLltp$n5q$5v)#S~SJXC*wj=P4=_O z?f46z$Xx0wN(?+Uh`{;O_Xxm*0H?ZOe;Ta8`hts~lRp{|-SHaqj5S*^cyKfr4ANtw zz(3Btg4dF0HeWtxopKFjfq`waLg}|J)6eRloNc*dtd?+8$YV)wH+octZpO(&<~H}i zkyuq5$upxRvK&Ur0_Aw|-nF5wKyxvj8^@IfwLNe^ifF)u&)b)|vo$AP^vu_yD?avG z4=f>0(iAf@t_TE<*F9LiO0lf5%~XIUrz@PX-3t6f{`QFNa}aBaz*_rP;rO3p-pH?A zYR=zo?r%5ux10Oh&3zq0|IdqHO+Iiui9j`DY^^Gyo% zcdGMus`GcM^KBgVcdGL*7HIxXb^cCu{!VrNUn*9h3!VvIE$a#1=)BI5s(gJOV!Mvbb)LJ;*9noJaARlwe|p7@u#3oO_*pu0gc>3QfW0 zR=Kij!k2NCe=`+NLfC+W#|OUtVIZKGJ9P|IG<$23Iz&N8c%zQJzfsLTg-+~NVtkl0 zXEbi<3)C`Svmff=lOs=}wNT@0RV>je@5qyx2yXATi5x|-p5{ECGUt`%w(2zeEgJIy zhD*gizHDjqiCwa8)6X+L&#MT>&X!x2A@Rtnsl=;zix8PHDVg?J2(@Z4ArPdgcnCQm zLiCc>O%V)yAaUqSZ?nqrtQS^2*R*qGPViIc%$G23q4dg%2f5c&xMIlNCE*)O1GDcc zbUkObcWx9!gp{JZTkM)OvqE(>@iIBeCB;L5KLnYV`kr_<6-y{KiExu@BFtplR+cZ- zz>pd#g?D`2AEzyX*f?k^QH=>g0Ak)_WSRUlQfw-j6wOv1X+&|tyV_NGzFT(u(8BZ} zPdz(+ht4Cw(j4Cuhn_H=Cnz9WQdW@6=q=rhjz*zH!_ga!gE~cmDJ9YN4%Ybi+(4W5 zXuT8&!S~m!@k*L?#not6sjMuXGa44jroZOWmaUS{jF%(uC#hGkykkS&^UR0JV$~Ni zvA*u`CN+$ZQ*;l~VZ!RS{#bsE9_!dEmAjbP6q#J+V{lp}j_kHVKAu>UQhv9~BQo<* z9ZZd;C*G?s&Hx(_M4hm`BI=sJyKK9-4M~Id+qMNahMNYCMp6j>kFiT)_bBEbeFc3XeyEy6!I*$DE9cL{`%<>(QeBds!5MVlhS-jv;EZ;ncCNl zc=+PF=w~-;TZu}(t=DaZ`AthWjl}sb7MI(BT}YcG`C)=lm8S(k{ZE=@rwILzt-5o10dbRGSY?QoN4IS$N#i z@)2fSwpTGBqH=oo^yCS9$DItpyl@+Z3r6`e%|fQ879~fiZ#D1x{Z?fGG zqY*S9p2{=-v2L8J^j`a}F?LuEkp2Qup_ACL3Gfz@_u7s${09>AM_4F0i#ZGmVf=+& z8x1u**BH8YqTn71_!V*64VBRV*bYx5}&0d7-pYZ{6chcV(A+0!y4RvLkE} zbiU8;9ZU(cYILeYi!Lazu7zt<@nz5M6_MVhvrd3m*I$@(VAs&_`hPMvwDH)gENL|4 zxVVeOu3=ky-IK=ViQqprUWF*h+=)9KD~UiPI*e}mpE6tFki0>V8V@EQ%)@BO0gb!U zR!WWW^K~Yg4cGh4WyWk^`5%3*Kd%3ycg=I~bj=epJ2;!?$&g z@3pRF`uz}Jd03!rLyY=NX*sgevPa`sP{t!x)VFV402>fFJhx#Q$pMb;qSwHF-y>oa zReG)mD+Z?Xj1P~QMLlOooJ1uWlmp$iex)9e3TEpwCyMAb@f|`VFf9I+BL>!**4?Zx zIRZQ9SK;Vmdmq4&kMsnAGoqC6ltOyyJ*?Qq=K~@xfOIA1DpM=PbA)Biv~wC?)j#nr zy9I~w_u2}GzV#Ag&CKYdK;!i#Mu`qvSZ=f`*@=-7U+SGN*wV&+&R{o1l&Hjm0Df);!zW>baJ zoGDE0Be(N+WiKWKqmC{|N;6V>hE4!vBx9?D_IUat1G5eU*Z?Z?rDNAa<|JGJudb1& zZk5EHD{SfJNtM;Ke~fD6T_n%0@Ka_bhKU|j5--}AavM9P4`EuwSE7SlN7=(6K3l8e z&b6(h8fNgOmk7TIzpYB~^7&oEyutP{an?W>^&!$Q;eq0<=n@0XUeiW9y)*7|ZxeZt z#d`0M6kUg({S@^aq%EElY1>(sXc?9064SsAV|**JR6a&=lsqd@m^qnErZaVnv{E1e zQC*WD>$iBi@mYGptLqKd1?2{WGY!>PnH7b(TAd=w&KT# z--T5GqcoLdxOc!I?^zXw=f=oVtpm$z0uJ`&e-Y!xQD2L_LkE7@V%($pTt4~-06d-G zXV?VX1*If-pmDBJmpb&tiHywDseR6k!Pc!rivD>ZhN(t@XbfX`4o!ApC48ZrSgJIm z6koV3hU-NoYC?WsXyJ%HyB9E*hJ$%{rqDs%Z0&+hU9TwCck`<}S0*;sPO!8XgNqad zF7njGAYrg2mUVvXty@ebN;9f=xYy&XwgbrvS7ecSd`iP?rUrJALJdU5*u>j--_bU= zx?0Fl?Pb|8I#la`z`ZQH`P_p{)aeOZfIyuF*RR;R_3#`#l4?ouw0F)9gGBslNqM{e zwB(mTS2h0FOnG$fNXH4^^s`r!h-QDuTC_JOEbnB>vT>rR>|_1dPZMa=iV=vKFrr7n zK?4A1r}CWG$H+pzaS1j4k5bFsvF`#Od_FK=g$HHV-PnykV>fPStASpUXaKqm22*8q zZR$Kb9?_)&Qh`WN)n=E%b~~+|IO(45~Sjh=oS#OUS1Y#mnw~qvVmKh-#E+cDrfqlf27@Myu_LdsR`A z>4As6B$~6nM`N=M<|CFU_5l@fWTg)!GT6z_Tpz%k9bK&vqHzJ-QO1drHu7Ye7($IPD- zK)aKv`W;?%5Cy=Gd1{yJC_SD^;o*Hb=i8yks$+t^$hekF zgYp33(JW`})_8h6vkFwN`X&>_HII)6cQ*6Ejl+6Sqko(bis*!AlJ zQZx?5+X}Gmn|tV=Kjov$c#=|h&iB~)X$;6y-`N$xer805e!DsM4WjPAksu=B1^pa| za&ka?KA<}^NctK{w4a6F_fpV5U5Wg+&-vTu{OxnT1onUXoc}j`PT1TptWbJQietb% zMR%slcK2>M`+JNaFi4B=>U2cKsx&E~oB`62L~0^=#~H<^4wdu~6OJLmW$%ULRF;*F zG}Z8~q^;;fodWpKk&|S{o|fduOvc;ThEnf|@JLb(wi{9YYVQ$;#`ef+@SS#xapgrZ z&)#wmJPCw}&uw|Vq)*nUCz?Zz#x~PQV;f+q;&Fx8$k=)qdpIOW#Hbm1?s;S-k~^3g zRPviqhKZ3We~B0ti7tCCD0taqjNF|QTuMb=4KA^opj9cOx?U!{x)IcsFK!I)b}y$g ziF&cmV74_6ep<3CRJ0Wrw-aSI8l0?*p-`oxDWkFcIuyDb8H&TlcVDGg^$vG^3fS6S z1!JL0`1vf5kO@qycf`)@6LNtPpzr<+jD`PqdWZi!e^sFc<Lq)vo_sX&5vTdn(_)c2nM9Hb&8)B-5y#JbvGLrA;j+ z#MCO-*Q)ZVHi+lSiII0NLk`09sQse;VO9EY{&WvCbpe1$2EU`7dweN~TbqzMpxK4Y ztqc2E4W_T4n6H}x(aGc&z8k_Aj|>~Z7%C}o?!+3KcU5hEB5j^0AyRju(FqkN463^^ff$;)8J+rM zh{Jmi|LuNKpuoM(5Dn<0I21qZ0^LQpli`99X7&~``q(E>$9%&fg=H8|puue(aS$9_ zEoc;`m<#`dv4_XOROs=ngQaMACxrXO#$bReQ-zG>oW)!MLTO4M$@VllfK0k!E8^I+ z?hW&oxTbb6CT9yBuDOI#at}@P|Hzka0VxHoETYPm$!U6@$w&xtDpVRhn$HxyUP-V&u z4jmn!kiMy98SnGd)85rJU*{xVG5^7&ME^$=y2uVlorlM^@gy~o4!m4p9|a!Llg%jl zf}<>{2%3p9k*fwH_dMMG7ZuI59;o@MP=;I_ED5Ot}xb>pA> zP(lE%4|*_C5QCiPI6a4vX<{BBlMVv|JysYvqXSp9l3ftb@_Yo`aFHVC3pX=M0LPZNO7Z6Nd!TFsehkw}$9P&z=w3=JjX>k1ho z+MV}y<;ll#Et3wh1g4Txp3oELI00P;MUBt`lLAWf)Z4v!Z?S6)W%hSoyMw$g*;+{$ zEgH{JAZ2LRm^>>ttP#NNH-(*2Cg{H|^2-z!yH@VC^@L+JfDk$E5dwpHH#}}>i^4t( zfT_t}F1aG4a}imX<00*+ke_}|;A0Q290}QwbC*=C*T{ra-N(BO=PFbnbBd68t|pYO zK&@leJy%Pz(Raw{s#ELsm`K?(y-e~T$nLx}O!2rCw;&Pdq?GA@uSCcF;~&@17+VKe zhy*N1QAXwa6>0@*y%@kz7s+e9k;A%Kzo=-S#4v_T{3_QxLA-~}*^%v{c^sa!(+Bo$ z7zZ!BV4W{=;o+8^W1XDx>LSQ?f}*b>1n*`NuQI3?`7U)A z!Hq`s@dHP$FtESCBny|aXWMD0Shgq;h-a)(96=3?X2u*Ya;EBRli$J%^py6qYe$Z2 zy=QFrjC9>GD!-Gl7-yfWEPu74PM*Ny#Zloaa8l#hvSxVL)^Rz;t{}JQGju3Uy9P!k zuY`5@Bs|kDod1crtesSOJPjc=RDVo6w*# zw-4Ps?1K7J{x@{|Kj`8?y|xafQ4JH?iRB80iuy%@PN@S<-QAA z+!e6;-6vbotIt)0S%7;qtWpRhSD<_gVK9w{DjRt`@5P=Mct8jql^-WMV^RAGmqdQPPh7GiIy9x^9zLN2>4NyyTkIEe-3D1qHdnoR;N1F9 zpn&4@$e0G@1EjjMx7wkx0jnVhuF{6ecba0cW%)5Y>xh}=2 zf4N52_*H2w@LK?LIKc1!yD^Pt3VQV(O@w`F1uND_Fs28@ZoKxhW~#&zMVZ_@uXg7x zk_)}{1)1D6^E|lF@Qw^D!_Ndj&~}$dpb;j(%xS5-K0a0b*Tv08*fBNophSDblb$(A z0+#B4?LM@Z%(OEe#Zu*WkAQ4~)R0f4AN09app1sd;l22hFBo&r{{=M9-o;L{%-@2L z^J4Y@d%A@^2tvt&$m~iNMq<)QQ41SskzVEEF@a_E`$5_GW5Hv^lj`XwkIKv`N{LH< zw9jr_0i^<$+{)&cYzejm7(~oIp2}zhr5&iTu|w5GP~3ZZJ(k-qyt#(9u#=KN>zhCO zDO0Ren15A3R_r&cBHLg;WQd$~q1;HNdAX5mKjE_ar$TLutK}Ts$i$r+e6$(*y`X0@ z5%-A#Onb+drVZT-_MFOInRK7|22LR#W3H4=x*Ry@lhEf0z^-`mc*Yf?c#Qd@DQ--4 zA6qcO{-$^WHaYViOOu(F`a?Ix@+C<~Yw7HbQ z7$%f~u$%-tVtS!H`HCcS56hGRhwL15T?mp9w z;(0Lds&FJFMOgS3`t{L-`pIMV@4>XN$TpTcRwgf;*O#P3V}i=jgW_GYU)sgd7#**@ zJnGtU?`%7qx+EC)+hN^?8_yq)P%{JLe%7|#B+9d{=^js`tMiNtqTyL(E^KWc2PDnXr_`V7-1UsD_TFAVcKny(B6-*!j=k_@X}F;K6a z<-)*H0}?O>WqSp?2Chsf8Jw9|2_M{krSwy6Rh)#n4e>aUHdLIrpO0lR!5AWXP>C^p*y|NF`iB)O!$ zw=$6FVFnb?(AV;JDYvR|G(E8yzq1BE=tEvSQL-4hv!`{nu4!zo(W!D;{E3;r*OgTB zEaZq+>%GfvV;ewI9^7{1bVu!P6U!rdcBW$+llf;Rb`kAOs?#PPQRJallUpWj%+Nk> zb)Hxf56rG&i6j_&M@9Ud{z<@xYL+KOEr@>uoMZ%8HZqLwo@{4?#5CbzR9K=|Dl~38 zGuviRP}meRBd{%)ziFzg>3VETn zZJBF!%r(lOL2nC*nhp1YewjE05eB{(j?V}B#o+s_t;>1Zc( zf#}c=y$(Ui1>@d9rP*b_kBy}-2SrSrPi5$2z@BGnrD~TFgC1Dpv*AGW%n^%HO%17> z-pxuR{fuo;al_0owW2q$JUUZGwflKe?Mpj@Y3~{kOYqIN;l0nA-`LjUmc8#h=YU|a z`oEqFsFVR=pAQ%si-OaAM}7mlTYY-X2}~8>TI#F5FC%|oeMhX|d+f*9)P0uxa~F3e;plqo#$v> zl4+T=+^y7~?uF#tN`S3pE^Yo)M4fd>D12b1PRm`LFRcsyhzULN=2PTB^%|T-HT1g& z9^T9e4-{7xt+G2$BE(Td(c+Z0$;6hxYrDf8cNhV`U_5s9(IB-#kJw_o63c)w-4m(G z2eE+ax>TpmACEXl#`@Vsfppn(-Ia3!kz?VJxQIa7^qdgOWmK4+6-zY1OHafU1HCI- z{s0#hAWC`qL=@V;TJDe-kL0muX-qbWWG_;-f|fgEC$D>rdw73<=@d@yvvYi`$nH0} zt?QRXOsKL?wXYK52{HDL3CHp-zp$=-P}ZgqCgo@u7(F46&K}LPi!;rjH9SjAlmlyv zUfImU;&HW~57?7Iv5p3*f%PS?R?`Ow4~Wv35%dSCKLUB5F?jgn2IMA^uh@z?K!l|R zYF}Re;Z{6Ca<$PeexL7NeV;WA{MS}_QTV^s$~OX7fOnJw_Q~j0r4zU$X-*xd;y1#-A+tPLRFK!qPlkR z@LD6m0^CqzAu9egsgaP#=cIb`$;6KH7kjA)CC|ZGi#+>y9O4=+HL*$MD1h{V=^RSl zPJtOlc!F5PY}+D%c$en9*+Y{=9WV&*4wq^0*m~mdUYXrj z;gfAh*sPhVx>0@o11x^@c~fittoe(9g@1On8R+# zMSTv*7)?|{&9UIXaqpk%wBx9`M&5I59)7pi*4Lm@>IpjzVd4@tRjH z^IA9>BRQjFE5^gC0tm7J^gI}ou4C?g1^lmuDu4o)x&oWzqE^NNE?^&{Qi9-$@6-F(l;he%yOcDp}%H~uEs$FP^*zMSS~5#oAM-Y#KCRbLU0>t*Kq zQNU_0dC!9)DFK2_db-kp)LZbENOJxMW8>x5ZIDdHV9&e{9?jCM{{CcD-0 z^-IG-|0R1okw2*k>iZ}@0gFHn3fMupC`-mVJ0S(c{ZM$MJ|9?00b5spIlX{nGad8Tn4qQVo`?E$+$0WotRlM)~5ctSU=%ocPXn-yPFr54XTnS>q=KCh%j7Scb! zJdzM8@EVQio>IB1{@SYx3Ea6lR!uxkeJLh+q&xc!ikEes-Y$iz8$RvT_F~f7T&(! zCrC)HnX0L-mTnnQcjA&IhYMC-c!c)2^n#^_U&=Pj8UPbLFVriU6|gGw`wM+B7L4gy zSqfHE-V+0U2kXrE80Fy9*hty5d0bb!(P$UshuH0|384vy0EyuVCi{_6vyMK(j}x12u#}cIYm`vRAy^9NXOBjR6HZ7aV)G^Ro(5-9|Qz`ku>P-`0;kri0t_F>&pI3cSy(4H_nC9;n1gr4>$dx z)VWxq6HUR%C(9_qFLR&p*e`%waIoVT8t%}*ghog5u#^}ralvbiSg(~?2>?sg<9Ddr zb*b7C#(Ipa51yLXnOwEiveOKOTv}RmoIwQ0yu0?Bm^^H@QQG8cC$;_28+3w0EGW9o zSMWr)vD{3tNOU~fDdWuZ;*+ZaVRK5O%U#A~;uArGvzb0UI@2IA$I=_%1JBcstiwJi z?mTDxgJ*k(=~cZQ;wn9MF}m8zjc4t1FM*_b@8#O6xiH)Fa|eLFEevz-^MM47A&|`u zM{P-9dCt#8w^`RG>JTm6=2z{y^1p9js3hwDxU88kIr4#cfxhaoRX4%boKsYIc+sA?Ks$wYj>NJjYK{OAR8ovx$CXsQcURiuAGZL7^K)^(4iMgT zKt`*BC83lT(k<~y!5}!L#VpIFwT`J-b7=oWX1_0ElFM00o(M8bJ7hhc3@$<5d>(Wx z2w9}dkJq)rXLMW34#tvoo+sjUNw(yQYTsmOX!!t8aI*iM=Syd(L}2vI$JXaIY9BZo z$6};Xy8C0jaD!)CiTYYxDRiPC=g{%@YQzsB*Ok2x!njV@idO#Ne6domlng9tR7tjW zGV6p4iR$tfH_;?~jd*fx3lH(n;RIESZYNFBTM&7COE1&qPtLY<+1T}M$x4&Hv z-c_&^Yz(dZ%Mt8q(z%&m%yDVLEYKTKc6oATn1PMwW*zwbKzKfo6G{&ib4cL>V; z@x2Xaw*y{aG2oC!B0i1Y3YQ&Vh?Zbx zhnlr9kEAxGPW3qf^g!DAJk?QaBJ&EV@eM?WS&*-7sd*T})5(bv6pKzdh!Cj}X$pY|p^OEPuAqd3QM&91ge@fT_jrHzecv-9_dRp&opbKF=bk^d z<^xIC`+3&0%6F~xU6{IFq@oU6GiIVk9AwVCN#=bnJ-C4ySF(&R^M{7|ew3LvD16WF zcLg}*?}Ike@NQnmhsxCJwHyx$s}>#e)?W=?G0rTq33>nENi6doV{zc8>2As(B_(LL04NFgucmQ+C(_zbpx&MPjZHo-%bsF$F!mdfrxLP9B`god z?or4yKbT@?oAhr9AN;8tw{8E%2ivVZk^BD=!b0YlKWBs`9M5wZEOX2#bu6>9E3vy% zWbpWL9shTuzGc4#84#a^^M=gL)6DH)o(1R3WJd!xvkVTz!k3F@&|7NwhO)P5P(9=4 zW@&OQyE3*XGXyO$H8kOTMfMwr8#g7jIQ)qG6+spf z2UTZLGUGF*#Wd!p1TQ-2^LbPyM+jR<*HkG4{3w&pb{BWWH(F$<) zs=vxIT*T2!;(dE|=nPH9P>i&s5!TYxDt5p!@HxIqA#JN!# z;%8tVzn^xd^yg2>SWMp3?W7F{KD%gzod}s4+?O+Qd6{D|>;S(}hSIJ&PJMc9l$gd> z(_lUdO)A`^QHq*`glj8^W`m)TDuoa^`Mmkfaci9plfB1KdJ*@hf?mxiA?k;sP!#27 z)z9o&yiOeldBvpj5_zgYNtrGoDk?)%Lx|(Iw1w{6g!{MVt^lfOqq} zDSH5+#Iucit>o*AdOhM@?Ny6BE_OlA@kS!kmfD3`Z}I2A6qm*Rpc0h1no75C_qF2E z4hJXc+&2dOcgs3--`G^jCa}G}x>tMGw&YoEQ37M2t);b(=4gm7-vF4P@3o9@ z`D+=3K!KbVmjF_G^AJcCh!L+4KZINGba8VZK#pT{oGDNM2?RiF{J!a05?Ao>5y*F7 zf^dTU&H&T;HlN-%oc_`qy@bdjvM5r3L$t61vb7f}`8D@eW z@{)VADENI3g!#BZOYP->!r5GLP!hWWKFRjVATDj49I4;?b7a?C)IvZ_a4Ze3DOOE=;56`SR@kdp2Dzw z&&oNYY9$WBbDZ6&Y(I}4(xP*P_fcWTeF|M2aRyQT+w>hOr~C61Y?Np}Obr*=g{`|d z>&q1N`s(CHkY6xvC&D+q5d1H}z;@NnuO34j9N zoTd5#1t81=3V^F^Bw92?s08> z4%@oQY!9_)cq2!xwSkmGJE$J5l=I|iN6w~sauRJ*3G=aWZ5}BlMA<)2RndmqF*fN~ z3-u&;>Ul_T1|qac4uiBW*jhWMq=&axQujE)$1fZylr;TCMf!KO?>cL= zDSN2ADNo_7-d3xadq_|@Y3zHn@=%_FyYPajTysbCpqZ6nnPH)gW7Zz6_Q-wn`{IkT z*giwlEhfHwg-*`3K1XYhshFowEH5}Jgb!h zGs2UsNNt9>0%?veeJ7yZ5Kj~A>tBk@QzeSdj))bqz<^_ayU@Z8hhuBU158F`^h{* zEs;FjdeUPH3MypQOo+XgV30E>pA8uf?U52M#n!nofm&A;Lc(%Z zI?q4=>HyxnL42+cxt0gkImo{`$8WW^M)%{y0+9fekrrsd_0XO_pZea8`SNin8~4Ry zsGl`fa(6ajL^-8)e~f($JGuxIAAW|{V^*c`1 zo#%cR2$%s-ymj$FarN`P0rKDWDa(ELyi2;VVg>!VSiXRi$Xup;=?{L0enXIlt%?A_`x=_tLE+!zg9{W72F{_+KntHP2LYX{Kx2nHs}-j%b} zIDCKGm^d_d$>nSTJ5bd3y^Cm2ZCS~3V|dNH>idqTryBc>F3z|q=dh>8FQAa^QbAIu zJ#IVdPk!Cn8>g-ze52et0xrjW)!WLt2cJWNw6pmh371T{oxa@_E>~ms?NRuy`hp8@B`eivRsfMaB%|!?=l$)sHrL90qyBH>(EVgWI;X2fd@+#4l%SA{oYb6L2l2po< zw#u77*G=rWs;gsGIU5C(#^>I8RS3X8eH!*Avk^k|Z9OS6XeAMx3`&g^X>4)i*pm1r z-{{S-C(EcYeajJ!&?!hPlZDy5715giHK-*RqXGsGS};eltzo$?TcdWUu0iHL9NZ>n zkxVcyz?U&rh$C|1i8TRQZE~Pg;^n)F=+Qg=hqe6-1DG!ZPuDfotyyP2(}~J|H#Rn- zC~$8(Xi1e@_Pj`o(P*{n^n~?N?%jxZko3Z8XhI=J>MlrOaZWk+wX<*=qx?4+urKnS zij!8~$ZeBy)p$02I?wmbgQ@3F(v%ew%2aiA&fTs!)*t6;s?z?zCYNPdnx{%0_2|Cu zFw2_3yy%X8BAcRH3I=n_pmo<#O8#q^>-xnkOq58q(43s^Ogx)UV z;DSKVqn1qkQkN?3>tWD8XClQsMR0)Bvpx1f3S?0e#hIM6`ik55r*=L_eG}ywoCMEc zr@iykj>D-x`AVkl_BosEKD0*u+;W}6i(}SglA@7rpq2or>R9F)j(tA!F0oaIyHE>$ zMtYnZt&+> z_tlES=FzXYbl6^iZK20DV0mg(;5wZ1Bfcb$fD5VSK3$8-IXMh1$=lrO@Qe&=}R&@$PMs`E$tQ`DPO)g4rqQ!b%C ztRkm7_m;|r;`cYHid_sT8EUgHh@*IvtGw?h@;QCsc^OirBTn|QeR|<0yo96er$rAFcoXN)%BjI+%r^Y)C6JL|p?{?9(Ms1uxw6!lJMcXnCX%qm+PCt=?Z+pM zpGP6t?hz|iFg0?`__25r&z7|yG?Q(DgwSyWf8X1_btaqpkg15J=%lq*jhzCmClD;6 zDXGH3KYw~rRlzupG^mrX??(oW{L=D%LB4I8^7g`Or+3a^9rri|Qxhv}@Q>}mHx1Yat2+m?Yg-S`4y+CzipdwY$(3&(^wSOsN{Z9B)XgY)`ipg7%cWIH z5)aG9BoM2m7CMfj93xr$z}9-XRMI2zjv0hF?Qru~P}72*8Ys zGfPhKN6o@z5xexWHH$3M#D%h16Q+CfO^@_Gd(axgVC}nR^)Hnf$>?pmg7U2 zsJ)@dtL&qw3B1=g$A0xuD_ydtku%c(Zr#!z;MqA_E!e6Y9_OlBw z=CWmCo~cH;G`qTxxKWz2ta51~QQ>|E=;6`A#ERsiR4z=_a z9(B-OK5%B*iP1S?DzSAf{Oqnczhwo<%oFyR`h9t-7ZU;Q|Hh(!(@ty-KE@Jm4=#J% z#lk7_bbD)L*3d6>ncD$jCnm8rGNA5W(eTJ}lhK4l>>QOaJNV#1{d)qM!p|8x6|i^B zq3*rMtJPiSw~3}v4fV@MwH}vrWR$8qd0~)cNACv z2fGTnv`oVrXVe@DH>u)X;D-hW8t~z#3-ycdd>Cy%qdoA!-crN7Fz=20k#2r&DjZav_$zc6`R<7-JA`e&akTodQUfG;I~N-cY(!gUFkW4iO&{nq=BB}ZGkLNN&7yUX%XT3-g73ZINZ~{ zSzxyIFXRo)LVh`y>TmCvS-sX$d<0_H!9lFYXX1OlO|8w_h|QgrwAO8SS3f7USQ#TU zZ++LV8Cf%ovVsB`BWFo$e`~Fl5jsy5x6_Xa<>4;|ZicN~8#ve(0O;@uc>s03;JKIM z%UaMcA_}dELEv7)czdt@tlP7Fy4S3qcv|qBxMVL71xGoNQx7s2?uZ#Kh%L;R!l3_0 zfw&~kcmCkEDo_)|J|qi7AJad~g;QDqSO70F&`>$O4kcO+R=YJ3-o!@4g~=lWH@zaZ zKIMq^@KlNSJqQNx2@V3M)KCB#*W15;XR;T(_hECoV28M96vZYcECJ0@YFyJKsF7I< zF*UQVgBfFJP~VPtgb)QCtcAxo)Ks99<$T}wK(khZMRN3*efK!T)QRUbov2cn?p}BQ zIcS2iHt7~Md|d;!5Fh20KLKVY{!W4DU5wVG-g<*Na@{ILf16fI(BVCr)Eo;<2EOq4 zp!21`T+Ub8?=lJ5lJONJYQFb}cwZ;|XC|s4L7K7JNNxN%W7Tbw&`k&J8|7jeUIwot zUWTH~P&#c6tcMqA<}yN;Gi`i4RR-dYeGlns_lA_(r%bO|xFG#(?0>hI%`T=dM*_&{ z_Cg#QOt3(&iVDhk)FlM2o%lRk2lT!@1h|uN`VY5hf$PYqfWiL>NIr!J!YYR3M4%v{ z0X+x?cqKRQ1RG%jx)-MOR;%AXT;^fR3c`M@de|1bM;1Em{jv965~_t^LbLvp46pR|)A#)9cISr%y^Nvgv)-ROr`C1R zHh*`e12iy$c^&6wS(x*rk?vkdlot0B{N!I!+X`5PWG`RI@xL$ISK z!9xWOUpvD4c6fKpagt^J#QYPERhLj_zR?3Xl>!=QPC!@iXm)mdE%8Sa&HmfzCz~6e zFOf-1vD(JeNL*b#XCv-|VRoB_J-eQPmYU*bgL&gLKz=$eKqSspppFvk%P@S>+7XaB z!hFKpBiF>bcw)iu4d*%#c7-n+hfEmfpZBD3?r9w-(!BnZLGC6 za_yB^jynE*|JU&85`sSTOO>hjPv#@tm&>|C5{q-(!(6$-ABK;_aEk{3>BWeD{ytcb zHLqjJK^A9^&*KDAT1m)2*oJ1H7em-r@fu$?Crzv|bi;ejMQaYB9LLFX#nXN%b^ibKyW0!<62U}jx#;J0g6+LX zW3@IzY=@{cgI%=DyMNrDjZ-=fZ5zK-Lh+B-Z9*+km-_)Bg47}@DP$cux3p!{`8hJY z`>JlgRpo4S3(jy#J9=OwzHGwPI=GF#nP*(=6TQEtkEd7$tU(dSyaE{ZVbXpuIjOdh zDiw95hfA_b7l}%5AL&e@N%Bdhy2C37h(v5Xt`KvABbK+*UGMW#xz2g+p|a^yRv=+8 z{^}N(J>PlX)ntrRkaFsae9zQ7|`p7W4tf@4668VDjpYKySAyo?rYxqBS&?-LMN#*x<9 zogYMMx@25pCQBBAH+qVJl@ z7j;S7y*_R@*%?Isl0nukyLl!EPiSlt#+SQC+|1towx+-x6R*lr>1$=f6vL1`v8^nM zD*lG4q`ky4!HCj%g@M{c4751Vop;wl+$QscxtVH6fr80KQDrf=CrB^DjQh_JMqp&S zL&@X*RJ1Qr>-Rf%AH+Y`chuSc#p?KquppCT#ZGk>GagDUmS`e}gT)pBU!(>-R@WM1$q~!s#F&A4iYTJ`H5WL$^BR~(tXS$hGM12D zHe8?aQIFs|*1CPO4a|GkEZ(69aKj2hLfu5Yg=HXV!Rcxu zF{s;NQ;Ubte0DNTNRP4bg=Nv=VTv$v){f$lrJAQ&tHO{vikvW&++t&!8ga1QmT|_@vc|5&MnA<^cxH!X zg`A^70m6JoaO}PVmKjB|PaNKkPg+0T&(gCARe5-%+1W5ud2|0SxrM%mk`9z7fhNQ4 z0m_1CBw~#ZBC(${z<};M0HEpsWjn+Q`iC8jh6gsL0I8He4r*gkEkMGUho8*|{;$mZVe26KUwxW$x}98^Kk%;XB7WlTjARqx<8nk4~;xw8_PfHkQR!uW4Kv zdFdMQw*)(;Qq@5+rjeW^ax~dw;0te)nhgO+i(b$Cy81-qHiJWVJ8EqhGgh9OTZ*OJ@#-gkmnpYUPk@$g-^eq zl1fd}y{XmoDly^r4Tyj$T{3>l>97ndod31MUvJX4k}l>NLSnT0wmoVEv%7;+CE z@nX(N@(ar*ABRp)?Hk7i+xogIeVyVAhNu~59enKEmS-)C?e(7*D*6rQs+`SKv&j=C z4EmX;s@A^QVyWvhSjw_-ZT>qPpDRpw!ZlEaUDwq4VZVs&e2Y4A?T3?{YvJP;KIEYUb;?q4jG-)P{LF>N_ti&owXb#9 zwVzh$ZgO!{J)?c5Q}N3kp6+7DhVtc3$=ZWVx|E|iMkclO@t_06 zvOHsteuq?vp4#K~2$^4-GJv}O#vFz(tgG18IiW+$&w&e%=-)txai7`6-`G}<$n_6; zoCU}?tpYY;I*buKWAepneh2P3h5NNJFZ{LU$(;NTl-Ro4V(~kW(ZBEGnLbjIfkYRQ zP4r!Tl#Dp^B&0inopzmqXPOREDP&7Hh#ej+%=>z<0<~-WE;U46-XAT(#OpXf>1{@h z0lR0N`$s!GP@I5Q4H+&KLzKd46W|;D#&7um+9w$}1QXvlQA_1%;L@7E6m$T#p=mml zNo+-|={N&>H@g_Ug&;qKW}W4OmP~(3!Jy!YU=TzHNbbiC_3*8y;N@|CHorcQ4=nMP zNfIBsjs*RlAgSQDUR?Tbj9ossokGsX4SYqJPTZ$d{nnU;#?QVuWX}seIkE61!VFTHy!q>P+P;UflIJ+cvQe-2WknV zl({(WYdSZOw1)3T zlj}2}BJ0nCOKOgZ5&_BKuK+4H7a*g9@a(wOTwqdz3DA;TvAl0UJcA_jH0gSu2zERL z(t)5&Fsp_-kDCJ*Y>x|EBPP=5umkxear6@KiG^jO1C2$z$cj&cptERrq@Ety)y+y&D3YqX@<2M&jZJ6Fau;dy_cM6nap zAL&)is#B|hynQ%`BzQJNgc^9vD~Qd@>98{$1ZVLsee_!5eQ>d?qv-R3{qI3IXGa8y zgn&_Cm%*Pf0ELP`G5^cC`#fj=_f~gG|2f~)|2iivn4M`K^lQ1Y2~I9%-DO1fQ{pCfyfnl7 z)=7?a(LBjqGWK40{Qfi{tqBtuP=4{SR8~Y3g_gCgNbhuXdw^<=JBQoKy5|ri3$l$d zjG@jm_ihL~&K@l`+7;VsUb#OjG}y96rMs3;c&PB`wMnXr+488aMZTYyaFqH@%7*12+^cJZs?R7#W%76N%dv|0FmPSC(@+}7kg1Uo)Zsh zA}z?B0WLmT6GAL!JzNK07fuL=G z0(Fo;1={CMFRS&!yy^py{pf>ik?XtT(W5;ZNzbMym#g&4HI-`aRd?FQTVFjpz>3W} zl%=-SCUmB+#9rb`dxvhWugX)u2OrFvTx1DiI&xDN&1;~(N38&&{kpXD5T15k+NQL~ z(D8?YT^-sL#~*swsQr;33xG@4DKlLBZ^h}-kA4;z{{|?g8n3Iz*4dW7T#oini9&t> zd1xGE*u(ul`Q^(E2T*wi94Ce~nN3WrNf((mWOg#^K<}j)drR~FF|rU|h_ymOYQYw# zhbCZ|03yYAq;3=wHHKNAGCg^sVwmqIu>r!1@v#{jf0OQaql(?gk zpOQSBy5e}Dfz-MXAJJS;IWt0KP`~txpeCWn@bOw>(^eBi(*VkhOB9(^60R4#ZhF}N z=HVbOeKVZgrnG~!cGN0ejbZq%>Zjt@YW7VvhR){$G z4ODa?BUIye@1Q*WYS6|nQ^o4qr7Lf^*^{x7AF4aZ(sZ9F3$|VxT7bGZxb4&V8yld>wm@nv^GEtdlr0}X z&0F_ZsDE4hqtjJ9p)1dPzkjc45SfX}NfSc29=!b?&#r=B zbrX)VJ!qKFKgh8N+E9Z#BylJoqw zGoH=@{8T^ma>1OmG}8C<2jf~F&z;frxR=9)mf~HwHnc1%Z~~p^V!;5d?YzTa!X4Dp zo`bzyd4`kD!0jZM4lMI+R#?NAP4-$-kKFYkOAB_5Ox1lk%ofeMEFH5yv;37tM@(pi z34L$GfXm_JwKkzBDD-KL=b96slL;8g4DjDfhGN#_dMkKGG)pS23y!nMJJ%{3A(?USBs9oUu=c|T zA#xiIkes>@!Q@GPBQ)ExO6SVNhol>=sWBSR-1zh${>=hkvd;rSPoFw1)#PcFi-s@PM4uK^pEaJ0N%J}MqijSTMQ)D@27wlVPy8W>Y6{Tgd?^bWV_i?b@k z!cNKyi=r`&sR#Xi9bFoG;{pn{PK@Kru4reJ91XV^+GnvhUtDxKZ9D6k#bB^u_}+WA z?L%euI*!%p^I~7GlBFEl&R#1)6|Sj39SG5zKR9#Glikl%>zAn@lem8Pp9f3k7TsEv z`o-1HlusW$$hdggI9_Pf>nbJQHce|*?NEumcxuaO=S5~aA{nQ^+ggUFTKkh@S3Szg zc*;;E9rA2l#A7;?KoNXwHv7#=Doq($Yom)Vi_0CE=-E8#Hsu8JMA;0csE)z9ze&!Om3LY`_kLw1@wFJf=PWYp9cZsepZpDx^ui zOY~8W!?soC~_(G!=Aq7H3KE_)C% zrM29oxjG}iuP(2_dz zFj%2p;&Raqw%w#ehrU=BL{Cd!dWN!gig%TQHPPDHhvo zDvtG~TGo_2DNMSOXBl+yZLU2-B8hSO>(Vn-JGBSi?AtQX=0q_U3$U~VtUa<1^*iir zZRX8whHS>F%(Qsd&QG6ImyV`~cf(Y&cC z5E~{zLi}wXHz*Q0GDKgpAS8r%H#Z1$V+4W^u#Ex!v53f7W32h_2btSCfHB9xIDyNh zX3_rUZ(icl+3h{4q4R23XpG9)Xgv@u;kz1g&@7x4NV-Z;hkftNM2OKiQzNdg{OS?X zy7WYWa=h;X%|dl5dQWdfNA*|QrmXpG&($VyB(ki@SNKSf8m%R6rFXgqdvJz9YP20E z8PWrLV@9@tUYA&-PH7?-eg*GlFvw^6qeWXHSqrsJoy#+EX;s@Wwz(`7pK{E^2rM!skcBAc&4#>{L2WW%tZS9mT*Wc-ZD~@Efx-e)Tr4 zA$*#3OI(a6!Xc(aZ{-QYQAF`pVoVOTg`UtX+SES*$8cmi#`ePQ9BJ_c&vu#KspxHk z%c7Tvq^JIDV@%8S>1MUQ@3R(NIO-mn94|q_dD=Jc>Z0}exl0SMHL+SCihsutNMlEU zK0d=w=W4-=02|o40>b+m!E5k}dKI!pgAroh+@UHieV$p*FI;oAU##ah&vvyy-34p= zVJ+ADK<4S*QDLpod-|jM`FU({5di}s7or%5S@SCDAcu1`uvV~)Khd9Cwyms8jl7$U zHtBoI9&rae^?C~*(zkPL(EBIO-6spf1ud}CE6;R=&5b6tZpIvMpO5KtlWcDS+_z!4k1z(uch2(rNe5ddRnAsc(L>Qhgz!P zj#4f;B{3Ctj-IH7Vt;G9ipv=~D7)Ya7hPqn6gNPMg@bxMHUJqVg8GBq3-dZ)5R6 z$xgtL#*ZO|8T{Pnp~pI?!?>*POQ^od&kkmmvPxQI2}(-HgHlm%3_5PbAyu!%dgZw- zs-+qj%JQT&n<^}}kvdM#VB4IozbQJJvB%DOpv<--H{|}sx7Tg0sapK>nle1ik>mA_ zXV1p$m>!cMAA^SHICo}OE#l{vaGRnZcSKo%(P%-?%!+BUUE?54Z=z=>Ua0*ZLIDp- zx))NSHSkufp4N{Wl<-$X(Pre9lfz?3&gNU=fu#H|Im2x|381(0%wQ;P2f+v)ybVAs zIn<`YDZ8Tl%dEg1(cR=~tyrD~1jJpCc$ziq5TFLWYby^>J@G>OYZip2qmdl*rb@h? zE$qlrG;a-*o$-+CGcNmF9}GVaIxBOSvr#u&`ode=+_MkPwQdtnZu$NKGFZgiI_;6G zsG;o7Z(w|@PS=H5(Kc~OE1|eYLmg+~IcYh3xs&q^M>hla6Pjl6&Sy_2wVp0LNmwd# zs*u~>VOz1*ZfMhFKEiMa)fUbz9iR%Ia*--E&qSGR`76Y0_}RMhYV{k999i-EkATH$ zVkctBoP!hWc}f4c;ot`<4gI&Z7k}*C`TwDV&YHe#2D4i@G2<2_nmcC{3*F*{4kH&7 z367vajH3q(Z+r;L>%QhTixqnP#OmEF(~eV8RLGq7(Mf1}A|T zC|iq`k9!{4wWDtsWB_i{z5qR*0B^$a%$Oq}>y@X7m{C?B_R0fly>wtUc%5&Xq5lTu z1K0rnxo$0w8WXaRaLHp2TopXw9%(tq(<|eB+aHREb&1XsvGu^avVOsBGm-N(%#Wd> zA`WM*$W?TK025jhIodLMkK+dq+ zFfA0!;^bi4Uh4>U^>eQb0R1DzX(xjTKhaz6L6a|Pm@yYT;K+HLC`}OpbzUz7UuP|1 z$$}l!dHB4{kzrjcE1cth*6I2~4^gp98*>}pyOXIPkc8DbqZOai{KsE5OY%ZEC&qSg z&R?a#>5N10ts@-L+{&FPkKNag3~4OrmLOltSaPt5OI^xXf783ZBgBN|StFx_fZEif zM(MI}RM9k9da36H{X4jfa*ANxTf6X5s4d!fST{Z4@FjsxKa#BQ!d38;n`NRqSdOw# zD)PSz-|rr77iiSga1?*B_m}1h4sdpAkL`^ZyHjscHGxQ^f6=_#_fJ0L?Eqgm&KXMe zCrXzD+`)Hp4f#J2FvYGj7hGSvnBHwUUBQ!Su8kMSyUvdKQ1>LB-&0R(h}$di%CZvQ z$p&=W2{}K=DYuEo0dPFD&;_*9yZR~}w+menB-?iL zIJcZahUeZ)GdbNMdnetZ$BEWw9hp^>xnHV`nR64Rei4&%ix9$fXjz``={#g2!qXf? zM&TT24+fCN_VxoPiGtV68N*cmtLyGK9Mj!eqwCF^XZK&Zy|UWdf9$={L9QP}UB?vy z6t$m)7}W0Se94IuqxxOdmTp4rvZ~HmUTK~EE%ra__%gPNoK>ydEqltwAWF7d7C)GJ z;EArU%7Nk%d+Q^SFskQ3D@*%ZEY`XZmun@Hf`)pE@4-t5)k@#^v9mxDi;-1}1s2(aAC<$l;m_93z6> zCJOvPGs^VycB#p@W+gMInpJ$gWXf={v(Ps%sPq-#RG&Z@&fi68<|vdE!0G1oa?iH6 zh?8oxzNMx{D-phjC0GkGgiC`w5DhDac13pLq(X>N1nYh@D-Z3Xfe~z9P;lmLhxNvj z#l@nMtzo@Q3#8^jXtaeXPIKp{v$qB!!-3II6)@vjA&SA@)zpHrmd}Hf|LGpuAB{Ks zN2c!~T9)U8*s=7p$u6FLpFqba0stfOFik6JLc@N1xC5Bl!yX%<)UKw%g*23Fzyw(u zmSN-&Njzs?mb{`jz|X>WHWX6Ztuc>g@A^tk2{||3XKsC@;EI(n*B2=DTqFn?<{KS; zcK<|=X!e^Ms{SKq7Dc@L9{62|M+lKpPnhAtZGwtf)|Ph)c6nn_PbO?^;?bLuss6UD zEY6LHOper@4}jEs%fR(e)qx<2qI&MbI|KIqPd{$(oL3#wk|H=q(s#nw+Zw{+Ci_sx zHI%QR;3})pSf&McKZtDCYog>vFl>6x9;jRn6onVtmA>Gd6Y5mj!@1Nrfk^h)0mymj zo%vtKV0yhF2jogB0ZitSXHEVH92Ffl`q7J8cWfJ3On~&sL3gBo;j_B4#QP__Ya6+m zGWV2)mf)db;_XxTh(UQvh~7%vB4g)>$d67}kE<)zewdH$eK>F9Tt$I#^~NdoaU4nqzaFYFl@2 zQ1Qf<6xCX_)-35bzpF(UiKEJYg@A=Fey$T2`+n_l-@r){G+1N=AsEJtQx)N`qa13? zSs26VZ`T2=K@H|)Hd^EyR;tQz!fXe;5F-VLJqIKqp-UTjj2Y4&T)ji9rE&7fR5#y<-2R!76Iq6NZNnEMI#Z(e^EShY#Yb)vzJ;+I zq>a6w+4(1n zAk`*>96Z4dhBN<-O;u)mIE@#@Pv$b`hyX@9^KnDEiK^hSpm$A~OX7NS7g~%!<|T?g zCyfqR)5_#ht46}t1U+IsLk}XTQeJouq1H3{7HuxttnyLO^md0w(3q!Ve?iPMeKI0} z@ur4?-AoZw_p%LlIbAAsXlYFoS7zAU?mq1yi;{WjIgxe7ZxVSr=NHLvfa(g{R@^u} z(PcPrXhe7B%-%xB&Nahu0_T*;siEMqU$Er^^Rf}uOzZ1gOvFg`d!_TYh&KtJ&kMj=K9hN?PuRXxqJ7A|1cZg#la`28% zsn#b3-p>FTUOwdu&g~MURSaAglJQGPH%0X9z>JN|%09y&#$c+!6IA8NRF@=;_odg5 zALoA;Oe^TnbgpzN@_JTyzCD6$7A-yYV;@2|zN5?lGCdLmJLDe{bjrj!b{I zr~np13YI?!Ww#lLzXa{`7?OI3BAU^RgorUTQ~x4&p2l;59KK|KWBt(X#sPv=iJQwT z+WVR@!eUja`D~Lg?6M5Tup%$K$VIwj9F&b%nlx_`Uh-BA^%*L%J6K{_p?Wn#)jro# z-{w%t?K?TfvNlqug)_hm*co#jiro(TSe9-PnCy2R{C1%5K;4}j-{bUAA*h*LY z!$$!2J$7XZ%nJoOx;6@kV7!9U3g`kW>+tzW{1Y5o{VixG1Mzic6KMPLL$lPMqd|E7 zal^hq;s-g}*`y8Jz<<&&qV>0dGIX2Nve(lMVJ*bOX!ZMbYv}82aq$_tP(V$pX?JZr z8*|^3O-)wXHGF;U{?mP#ouf-u8pBTg#?+B>Ib-i8KzieujlTz;pmCx(^O#+xxBAn= zPwxAPN#q%x*KR)xzY>!x^6d5Uh&YfzP?a4Mtc(C_UVE-Iq%s zkvrXY%6*LBS&fS$i)xVBCQX5Nrn6Q+(y)j*$|UTL?`&Jd`Cs!P3NHoNj7_8T?!plr zJoi zK5f}A6(A|H#}?qPXD@?JOQ5{eK&{lzgB&VP{o@9CVs8WC2hf=_`Dq$T&j_eV6dVR^ zdm->+K(W*F66`v;7BO=^5D@U>ssR3c=0>okrjsAIr}-5CFDE;b1-pXDg6~b9{G~(P zjQm_iz-?_qcQBXElXsz^a4-pAkz2^O1{!usCl1Xq8Yc=82w*_UGj#1e`r<6e8Zb12 zK@v^qCGOWEY4MxK#dgr4YF@y{4d&CF>mN4=k*k5Ip@EwDOp;0-()pV&Pz1^ZanP42 zPM&;8;?~IsqRtXwuWsUpAJ^1=t-yew|3-Jg!vbkyDt+p;$sywS;-^6~lk*nquI;iO z@GySr2E<2g3t%r+zggt1X$yt`Hr`VXPMgR>@Q*ga46oPL;Pwe9+t+h>iMo*y3UYU3 z496sIU)<}-4kIM&4E4Pf?3o=}wYeEcEShO>=Qpji9ymw9Ah{3slOU@3!2G-GjEHnn z`8oc^U*CS&BA6&>!l}*vcV6NK`0)gBo|xF+Q~(O-z(5sr^&94I`TkjjwSR%|-}}Gt zyk5jVLfhD`r)&@-FK{20Z-S66+u-Adw;SiEzt%0kHBJ+_b;W;OQ5tx~6vXJ;1MSf) z1mu;}vpC0Ca|O9tlWH{Y&?K7oC@S-}hYl#NUny1sNCSQ*|LaK8>MfAzeeNwxWQRQh zJv-Y!2%>Hf|D{I%ojdzqYV==f^j~W9UuyK%Zp7bDjk@w&2Ywplp(*$>mP{M{OW)?* zL#H7=J&9%&3FR*^T%xH_{$cx5eam0rP1)H=p&ELE9io;aOooeM+lX`R0Lro4M@cE| zbcw$UL5I?Eb2Rn1T?qp&=`V7rAB0f2R)hFMCN8Cp4&8e zw!5a51n<qg)nvgKIvfqWnBTgU##yx#9-0QfVMkeYuF$u84w|UL=JJTI zriV}BW)Pya3)=}uSZy39N>IFaWuZ;ScNMvig8FV1*Jk7}NN#b_07a=X{T@TtIxQd4 zIPoQspYNobbC~Gco5fNSfZ6Y5hBol~bzrqviC*ov&*nB| z-XQ$7VQ&2|nazKcS6jKTp7W=J_)UoNFTZ_Vzg}&Sfas?=Ldk60WnHF(zcw7r zZ1>pL1Y^Qj6=-a8ZR2(GnxXTkZ#Y)%hFQR0+Pb+YAdpod#tu*)nNd<5(iIoC&>pC* zFxk~V{%pSEPKg7H=P=z@;W`5=X|WU-yPS5aSk@k6-P2cJlt^hGbYQ8NipLkYG?_nC zvCo~CCi;&rNFA6cQL))RS&@0RM#bFzTCBU};Jph)mYR0QyYH~JjJ>~x_3rf$F-nA199!s>GK^VMp`$ZZVIZ~zF* zZ=KLe^~U(c6aB)R7sRLu}C z2W8Z5Fl&0PV+hb84}xG{cy>ZL_0Q(fK^cOc>|akT1yE8NDE9aZGfT<;3giA94f|&| zHGgw8+|QC{diddFmYXcvBDx0O(K&}ZPu^nnBp`9(emQgysNd)9gRun`(99ej+c9SF zJOnh%Ox558x~?x?;Cx*xqBTs3q5r47H-T&V+S-L_trG|lktryt1E3(FG9x5)02GAC zEFh#v5dvaFKq3TEWe9VsGE@X2AcQ#}lQJYi7^+l}SwRU&L`Ef1z`u~hZ*%WG_p8Mm7Iu`DENg;3EghzFIjLCPuJ};7rB0go z{5}U2WBXJUb;B}E%cp0p)ppg}(3Q(wWpn*fOKh_8)h1j0Zf~@{V%~51v>xiQz-HSZ*vE-*ZV_!Cq6J&y%2$@ZOq|!P$zjZ>Sp7`u@p0VlDn%8@xX=GJXu9 z$eQ$^VYCE}!fZWQLgaS-#oBOgspj?(4DV5WOmLzSW*s^Rd6mlK)dSKR=7%%=xB~tU zfit0ZrWuG3l=RN@LF3KRSkcx>-aEHPLE(X%UG$;L=S`%^zgErPeP{UV{!@2y9F3oD zuyKR;(cJW0V%=?W;OFzNP1pn%WDNZ3f6OLbN<4UX*9?dvVT#-d$LdUluuTv4rtbUs z#%V9{dA^kR#?}VearO9a`KX#SJbUb(w_~l5w%3{I-UZ@Df*TJPyAa+iK4s!vI_($MZFJeoAt-n z?<#HbXAG}mZ;hqtCx>!aswabSFeo|1{0ZUssBAOueS+pWJxO`@-X_0H4Lr)Fr$RRw z`dUb5*ZEkB!;_WjN+^9ptGcg=~dAGO=3L0~(tgcc1opCze=~1r1-l471}q zg)2Fe6f%iFrw`+E zYaNdjBExD5jJ_uhH)p$cFFPe9pUIDzIFWQM+w!MmqeBbD%cMA@CS<@2YaWdW&e=b( zpm|_+s+f93qzHJZV*GEvaCc=A*W4`gL$2bH<8@!CxkTu{VLBSC=7;*17G5pE!fVp4 z3a6L62S)V^_{;1wX{FD6?PtOsjTV&oJ^&T=s)=JbWhh~&)A(R*kM?*Y6jU^+tk6Ht zibtL9BOEUDYshB&_(otBa(ikGV1e&v*YpKPoStsY@(_ax@}@IIG`4meQmpbGzu*m- zgHlwBqsxNs!;Po#9n6+d1)kZ$`&j4WPzxKYi`Xzam;>;M_s+)OQPL?bgG?XB?`GLj0ZzJg{kwExoO;OdYETw%sa+wR06r ze(;pHi-qS?qwv2lhv^>MZp|F~{#5BehL*Aee`AdJ$+O4(9+pdG*h4~IHCWc@Osiy^ zOT!%=DJmEf7xt`3V} z=@IIbHX0n7JIHHeY$T`v)cV&*gU-?xCl}VcL@F_xR!7Qr zS}2Ok1{&_M@y;HD$nsJT?G~(#eM(_60E5J6F88|CAq3d$nLI9~Q-^6foevpo)N35efH4h>JGic-{+) zMHC6t%pW0?cE^nn{0#(Z4UcF7jk&cSGL#j;$9Z}M)weYU&){B{Ym1~A4Qvw&$)1PM z6~%#5^c-W_0HYe&n869GRqIOQi&Ga|Q}-%7#A8bN8z3)4%3?J$0=K7ydmcUW)DJ47 zDREw=(kXO;MfbNE^b|NKKho~7-Pdsq(TFa6c>UZxz@M!6iiQ50KK(+_zd%V zPlC6GJ(;Pq$6r{s8km2voh6cf`rnRs(LiWd@fPDN=N2WoNE-PwS z|3-npr0$7{V#FA2`!brB%(}cbPGGM$kxcMLGRivHRziErzOlY>-UR6unA|82dVjE{ zmmNmJ18>jr<-??z_=@f2&avv_3q0)^dY^RaIFwbYSx%VIOLti~#gP5+;k2ia1hZ0U zJsptY8Bu2di*IvW8dR+%T-@~w_SI(I#uRTjudJD@Y2p}$FFS&I$}5$5?cYm_Pqrb1 zbvRN9W*(M$yZgx1)OEJhKkx3-<56oi+nR~}_Js$b9dM$5ly(WbNrlMmdPL;JFcRmj zb$+9S9$oc29duRN-_;a;^vPq&KEijlHV~7W_Lbw^>@yc1kDR>YyS;z@-naFGHJXRi ztg?5s=MZ>Dqm499xBugMkGHaF~wi$<=4e2N7Jd26ymIqvpt!)i>L1VO2{ zrg?441KLU7MI^G9zO9p!NS1V)p~LI=s8Lhd=%kqq#ktrXjB_K0;DpTVS8@ z)fUb51NrOvialb^d?+cYz6u2H?ki7?D;x3=Nft>272tAPE?d5S#+tM>F&hrIE=7mUFOg!6F>t(gn=vDfV8GR016?=gO(Y16^6~l1eO4SI zXw7Fbhdh+|G4G=n+|L;4257VcDZ~6hul^<&d$3PW4@jF1Kdr0v56NS76TKpC2R5wu z#$kLoTP?<9J=a>vhBwigtYqCg)w2doz>dT|8S>5t{~yp{l^=10hD^GQ#R$7st*aR zhUml+4rqTZ?t4%*uY-AQylL#Y>M_gUpe$wgB<5-V)4ZQIXrAhIA^pmkdNm_^!!mn= zH$j)X?g{m<(qXCT!aG0rE;SV-=9(A`ys8en`@sC9<=q6w-L0Ux+$+|>)T<@zRW66P z7LRUgpkEGWTRXQQ!4f_~w=TtJO)D$)>jh{Hir#<6Fwl1mdC=VR=A24jMREtl(3 zux47>&099<#Zx`g(%405zxPhg!(|tps-{C5LI9HhpU1 z4x>us@2YDD7I4)wGbTrJzOKVXwf$g|de`+*SOJsboa+WN&lW%V{D*gbw)qKZ$Il>! z`I2W@d-J0^2210aV>%l)d(Bo}Xtkw|{~+G9w-(EFNcVvYo{>!0b{C4(b)DpFg8Q)! zP|c7y3qYf%3j)<$@11V{Oz!n{i9vh^untgT^=Sbgt!sHb%3OXYBIZ9 z778-wTg0BuXcNiP`6NywJ~|qgqv472r2G zW5&o4bu1rU(%M{_{^apw|0BP#B2TX?k7dER0Wjy(ndi~7C2c_J-x|J?T{F7lu zZIycJz4#5@yUn#nJWF~Oe~OIs*>Z#zlp?1`wH<6VIt+6)4132c^In@6quyIia+pT1 zD>dKmICae6jYHB0*LOuGn7}|@Clf5SUMP<=mXpob`HolL26z}o_wW}I0ng(M;MSmB znYaGB%gJ97$Bu@-p=zaPYRAfVEX^g%zA2kEQDajiUGP2*^#htadDL1+`&7RPdTeez zl;QkDo3OhCA~B8S?iE8ATb=B~%&^$8#)!*dgL6h zv@N@vzrQ^7M1E{1b8qYU0oP~bs{EU$s|?kpX>qAeF6vu8)DZ^Zx@=2DW%cy4??z2l zn>;qWYbF0WOWBPSs})py@JZ><9SV_`*x0^u195DVWp?G=ozwS>tQ2idI$oLb%}aoG zJQv@U_v7DQCPa3@N3kF0Ot8y`Mxet-`sZmIr!We-Zm@)mp|=lIXz_$gYWKA-4;N;a zPsT0LZ&zY}BJAx4JdGDl=2k!15#aOPz=ZLUK5MPU^5xa%M>jF}FCi>%&Y?e~IY7p_KU2~M7Qd9yMwBw!JQ(&(a=tJ82={2F zV%|^){nh_`LJh#oP&H3kT0O;rR)bQ)jv`TKFL6?yN*t4|2OaOXVC(XlS<8rHpr+3w z8w|vWCGaE9MyQD{hlPs1awGCf#CQq+V(&uJ<*#ieO5krgHx4drb>_I&zMgv~m?WV1 z`CR$v`RHZ6GX1N<>r9a>e>C~l)N)>Z@*8AJ;YdWuRAF<&JKDK(S}MyDe|J*m_dg%e zdr;afn|kI_tYdt!rGr{rSK!?&$xBaCr~1>LU}tb48S<=BKxR@S9lxym-r z^H1-pAK2~Zn-lrapdN^>G2>V@Rn;Qwjc0KFj%oJh~&_n$t)0!`=Mpy~W4 zP%QkG(>jfCTJVmCjU{g9CA`_9k6dnGHDMIMewU_ zfUNyklE|&kQB2`Ekm+rEKb%f2#-K0p?KD`@?cQab`2^60F{w#m4#H)}Su2?}wHDO; zmX$)^c=;7o(0ARmJS0N(MiErc&CVx$Tglr#iP=1#td82OACL1z>fC01Ba)gSaa?VJ zC3pGx7aS{Nv~UUaqbkyj*3dp;-B^GL6!hH!>XSWy8ltcCPIM)J-id9GK>2a?gNPPk z;&tK^DyTnh-JtzZOnpWDH%4ZRvLv-qi`}DDFcMbX9dt@kMfeP<%>xCI0 z#IlLYnP^8S9uDAUBb5+RCkc_zfPV-tbAS#f9Jos)Ej?etw8ziYYNGAvIqx{Po#{Ig zx?ITSP{wWS6E_s8Ojo0eJ|WtSzCxTdS}EAxq`ji5Jwd@7At0@FZ27p(1Ln{{&oQ$n z^xac%hsa$4n?|1ye2&rA3$_ly+G?^U;V1fsEU&u|qdGp|nk;t^qvr|%f$sg`OT1T? zr-`3zZU^EQwszFAyei!rDp_ZgVz*lUZRh|6CVKpFW}1i zbh9tL2ZSCjff&(FBgRKD{Y%<+QB@akOPj|j&_Pf`KW^~{d98o%fklQuR%4{-@gdPJ zmCp9=1mynMkxpZRK5|PXB;=P2&am}L3A#||c>w7z+?!`4%CP)ga|$9%C)$tF2o|#G z)ym0y?W29S>WHwDzRnpD-CywT^f-u+c_yF3O1YTKyTZJmm`kwl)h!a77*=V%1wFn_ zkbw?VAmXt`PjqvOE7DZ&03;*%EeoG&4hoW3)}oQiHSgGuR)K1TPo3CDF%O6uYSp_{-mhKMvIguVS=AuNv6mqzg06qT`YgWmkRzW)D*3;6V+(UBsL4AVhTv!r zQFQh#<~;HAOV<4EEf+h!!8PJ9oyqkH=_|(z=H6lTg zV1}2`0$blj6P&OjCsH;Oyd~>Xf}yhnBTxP^*Rg!4)!zxkp>NnC#7xi>QBIBCUu$Z) z6yBY1)dNb=&^%+R#PPUFJ$P26T=|5iwM_ZKQ57N0`=I;CqMfnjwGw+Z>9YJGhQy+OCIhwa_ft-VDsrExlcSF%Wkep6V#3Om8fTwDBmrzL9U zcM9cBIfH0G3ina$QI6Fc*ne5Hv*|NyoBUFQFf{Ue&;F?+{*#Ys`ptEo^Zj9Db1pu8 zcN4M1j}C8c>zdp2VHb6KKM3jmLVA&S`%pD$e@fChc!J&3jZ_&6l zxq*w9wqJcuu4a6?_debJMa3NgtZOm>pmv;untdk;<}xye3W+yuQg*Bd2%5fzghy7@ zIoV1mOV9FWf*Jg3nsL9nP1@0iS>tlt>)so))V7prCQbEIowB%>TZ{WjEdz@!Z|^Kt z6aOF0poX=(Z1$zPUb7}x!F zx;F1;ky?I*8mpq(`jZ@X*h|OeyZWtv2>2qm?cP;v3HTx(JhT})2f~>@#GIXTzhKXM ze|Jy#V?N6E3!n67@&GVzM?FXfq`yiAmov| zpodDhEmORw&;=&aTbx{f4KrwK z-eGg)nZVRD*Teli>I=8=r5)_I*i3R_q|vYeAc6c^D~69g+MCZm?3=zA#Wl9(p~v3b zja0ck@m+6hVS__vmq6K|D}rOIBv6YmSU$I=ubZR`v;XvH{0lAkJyiAI0|!AxM@m=m z&J^&8)_rtUedKApx({1vj|RScp@&SBjNO)i{AVW`)NXJ0~9 zI4`1B@=I62iC8!HEzi)nGJoYRcQxkAK0Sn-AgBfxEvNjAy96iaYJmkOwny{z+K%9x zW0aN`=LJ^B9$zkyv<@!T%YaO9>C0_-29V7XZt=M!l_KSl3Y@@d+6ex7;v)q?tXM1etHH&ClkGbD{)bHWOA8hl@HlO(Ff4pQr)Gr?b zKpeLkD(9nIA%J^G42W9B(2|!nPN8@}&2W=Qzc*4UvLCZilgQrmM4R3-W^M6^&-#&g z=740lNP4UO%(1~*{|`twJ_F#UygT&mkbOJG|9;a}QNyc~g2rXc`s)!E>N!3OO~FQ$ zcV7Owe->6*YCmGPxaFhR@D^UFU(>+uR&uq+$gn;CUD?Po0(Mw>!Sya9AR$HRneD}r zdqt-;f;vpDP1ILblN)^>bl-e2o-w5Y9-VJyLgZlLMm2`?FmS<19wmA~8#2R1%3;F* zNz(|~qx-V9$!hk2uF~YwsAu(@q1NUd%%v$P3YGGD0k%PKoL5Ga)1_1&YG{9mx52HR z8V*(CZ$}L)Sr6$oJGa(TYE-G5*E(a}%s7GBg@(}N*G)!60+$~8*O9%Wru{fw)Hjo1 z)Oe&+f$)9X90@cb1k@+g%*E7$+>+y~=HgQVjphM8A&R3-CZIqJ-`v%tQ1COmQs$%B zDbQ%-p|(9gi&Jz)Q8nOltEZ3qOTklh#ftrg1SxNmI+xP>6Cvk=Qtvcz0C{<~ILi&6 zg^G{kOr0opC;l*4ZkeNh(lTV1*WTKa{v>3rUmw#pM8k7%n`d*KxSrj~vYpg8d(xf7 z5R}6%TD-}@A}IVMpOREdOsEp|@14p7xtG{lM06lwUoYU~cmzA1$WDIGq^&;n01>B) zzAP6Okq#O>pbYJ{n1NtMyqp|rv+i;rb=a@&;;1~Sbt84XzYoV9%|W-g%X7{ZFQ1rd z5Z&XQ*}7vfhTI}8Al5+v#e^T4Dj_+#Ty-7ag89Oj7@M=Yvc4IkJOc+8ob~=9@ty$M zd^3<+?@m~AxfCLOHzXjyVtU(p3+$zTes%ZEonsS*IUexRII5lQontvk>81a7D9HqSvwIzhj%ceC~-8<}-0R60x~ zpe0pe7vBVSdU`54r>m*wrgZc*@v4~4LOGf~pWNOp21(dQ9pxj-iT=TZ(tb;+4WY3F zN6uEA*02rl<(;13Z*rvS*)QZBd+17#%_ZH}p11fIGEHE>eo!tj<%Hi|Ft6ox#;Nv2 zdO$s6D21s=)c~cV{QCA}Cy-E>yKHiR7tW-sk~rN70)Xx9^~E_6Q3);X21$4!=y~FLJG#-hli?O(SB%0y-M0+)Ll% zC%@ErS-S?a9^9&kZcr4Pl8_Mu5l``23A-UGe~mk;eRK!!OiYD!V6IvUavPr3jt~#I zH!lp(V@L|T>KMI*z#=H}LdrM4_;c@?DFlmo6**El@QPD;dHgLou}uRwUG0 ziE?;^%jZf{5%+(&^klL-@Pg-F?OCI^{9o+FEQ`pzf$*{h;M> zwvpkxLz2dsneaaDhs=0Z|<67I&bh zJ^3PXHIbdq1GyfZc_LFw^ebpPW_-=y^+2mWirrXx@2UYX;LpLlEyPcg5UmV$2Js9a z%)wj+6oZ1V0IP`*=!r9`4TMUx`!s=Wq!>T}Bbx^k{;4#BB@Z`ygICzqMwHVc`18<< zA)gTJ@y%HUGnDAhHWNVTo+4Aq3h1jK&~H3K3Hh3c)A)S*bNyz=pS8eZrqyG zR!uG_=tv9XQLG?O&ZWXD%WZ*L_c*3!p3m&H{$^D9NplJLA0d(d{Iu`-(yad;LIp&t z-mGUgMae^BKzsltMtp~|5bU2@5vMnw;el-_iTDxqfkF$(`xkz)YfVbas)XHl_=xsI z3S1x~%nl(+P6P6K-4_;YISQ2k81#P6usIf>`9{x;oCwFX0Y($1?)%XlX~8Jz$w98m z6@_iQ#hA%27-zX)Paj>`1wXTR{T|P$xnx?ja{!PTx{}*pploALmI*ZZQrge@#^kOS z`Wj0-$j4#>3r-Q#dPNHO9PBN?;%QZZC%e=e|0;9P0I+!a{S(pnAG>W#G(?J_i)R4e zQ3wR`ys_l_2thYUJ8o!P)&ayw0$_bii!qqUXXb_PzxupopJsvf!Vd=wN&U z3R2yF%eu;18@aXpchVq`l2v%J6PMGG!AG_69+|$68+V7bh3VZL{62Oa!8A8)?H4vr zDN#aqj+E|UEWG`OAWQRWV8rVYlU?QV`Jw23&vXrx1mSSvVlcG&_Ee_SmAAgbuBWih zi1qV~SY@?LU+pG~O*1(=1_K^ffAho|$d3#I#--2Q>A&U1{)3(22aOiS9iP^lD{K(= z__P+(v!UNA#e}x7NP)lOWsh9bJIZyu3sn^e(0mgebOgu9`7mEO`JCR*+pZvBz8-)O z;&&1!vgfIXg(!oVJ&to9$SpmD4*T&I{KfqUPAf_Fl9D{CW1n2r1jYkVf^R#T>a zdIsFFvo%7SO^Sb&DKRJA)-Vyba5Jc^MOOwNerU1epE?l_0^J$P)BMhcEFgP4KT=qlTAXMgZTN_*s2489s^TRk5Z ztMzg~Zm3O!xM`QmrmT)^Q`Q=sts!w2F{tSPv?>s>e&o(54a(Ca^hb- z)7wLMo1@9!VN`lZv9rFFnWAA|%shFPA)A;BqVj%j#v`vgk5yakn6I9Bi#xmx-LQw( zk3C})_2}($`wu3yo`Dx`Rk>hb>>UQtFN@y#J~T?UoGP#_y%C{D)`>G&k9Va%Y+N zwt-@dbR5ktq;!bpdZE~<)~{AYJ%z=33g=pm^RnE$YuWXB@obSjqdFg*gMQW< z!%{IEmTnwRXjI)BZFFy&LePW9geu!tS>=z6T(qzUG#sRp~ z54knhgW#GLy);MK0dTsDr7N19dx2(WNJH<7Iphdis6D2gyhrz=*mhw>d3h6A#t-9H z6Fa(ysd^NoO7SoLj|Vd8efPQknx>i4cd{5pRCT+;%6nCTLMXl%z=2@&@J)1N-!J10c06L8o0neTtD;Pk$Ea~0x;Otco;5jDU0aq|=*hdtP0O0IV8UnCjYYln*hlc#`HyZY+ zBq-A!p#d-<>X`6`2nK=ssSRM4d22RBD6kCLz4(2dl>8dML4YrcSgP zdXNh_TlLP(C(9hF<#{IqK69R0M=#$0$bfD!j@IN;=hs> z?5&xTWPx_*=+RyMUwgRvQ>64LtGC~TtvlJcwDt?jtivXCgwJh+Mivu$&&@5EUS!>8 zDC(lbr^4JtSMz+G=o_k^Dw)IQy z+xLqHU+q(n_Ww;dg!<&fn~|~wXMmbGk?pgEIPWcV|8R0CRzpMrg#Y3X7$15ASzkEK z$e(Wsck*vzru@GKM8X@iGZ5!iaCk|zMIQ*omJlA`thwpKA#R*TDG;#iWmG~YcZG|X<;XXy_7`t4?p|^le=jYrADTX?2`O$P0 zzGfY{e0T<_F(BBwCR>|iqISz~iF)Ug5E?bOC0`V0vl&>@W6MFhGidJ;rsU*p>PS$ZFyYuVRi5W${{mBHtqSbqsyK`VOwU0G2`WHrsUkiSCBG4$93SBaf&vk|NcL3=ONQR3w(aZD8bf_O1 z)#=l!MJY@p_hz)wRqA>c8Uf{97$fRdUjc6-dR`Lau!#OEs{8K}qvmWKW62338bHoE zPM7kGG6puO_WWENJb)4}I9w#~Q=Kql7`FxM8X7y-WXfyB zZT9<0TT`!_1n<6b)tVH&$9+Zn;f->6bhLQFDWf0Ao7Yq-kZ{g)! zE}hN+c))L9hrgn_|4;YpKU1K}1bq1{a{Y=L&zkGYIsybQMwAWoc&hm*z(1CR)a3~& z?bd-JKWM$#dMz^M*qq|>IKy51)7Y%F{LAo zPi|?J0PLdkw1hhNx%?8y2WU+L`AJU}566}(_2KJ-Rw^o!5j!MOS(c2Y`twp=i6VB` zFRx~`mXcv+K>+SG}R-p&Fg$m@Gi^3 z9oK?rv&}K$3%hw|j0)H8&bOf>t8*>Oy${Ja_z&8Y6%Ul;s~k#mIcR8G^x;*$)DO9j zx(&@Swze28aJP)%uOV?UoADN{7|A(;Eh35*`~u-NaIR)9x%#`|!F+bJOnaWBF)oHu z4H!!_H(BipMsJ$TJ6tleq~FvKh3Pbi9qYY*bg=eU+-6aKCMjC)7^5yyVe}~!46SO# zY%ITdg1=!YH05=$FuaAeN%XD1v0A)|Ob9!q>IuP`4JJbl$_^0TL?kX8)h0OO#>&Ot zytn8RSaA>=@rdcYkuWHcoO`*AeK#~S-8=2XW1dz;z*SFbeAm9cUDGGp?Ex3q_u{#=XbGAe_sHGX^9v?sf@X()5lMus`MyQ4MRQh`u#=u(79PZL^(M_>P>#p$7+PmNkqijGn4 z9?4VY))vw?JS%^0KP(^L!mbJ_I#IkqYg_MBDaE_Sd)MQ_-L)Pky=UJ(e^_todpiG0 z7S`DCSV<2xG26t{vL&thV8l=<(Y zb<4v!donQzO`)YT@aBq`B7!kc#Z_ui-rZAS;+^NepLxsLpN)}$9uK~219*vj{>Wn# z+sp06WE1SQG{2B2?#B`*Ai}wzs$}2b7~cTEC0J|~%tbJE+ZpQeBY}Wzbm-wMfr9+6lXwg3BisYkXqcJXOc-nh7S`6anGw)Pr}PRkE&06S@z&e)-JURE->rd|L{WDt1Hn|oBY(h z_vjK^W2w%WSq}cKN&X#D1%~|&(*sGoHqR-}_r?8b`1WJgCP)pL=%k_73gcz!)VV%!l=i8TlzxM@cbq0@u_fRM|3JTMC< z&ZOf2kqrUh=5cDE1bN+GnTf`JlmBoyzmJ86b8f>zX9Tlq$UP(7Io)5v(KEM_bM-#iTN zqyF?87E9v*AA5oT8hY#RgR~FqQe?za;ty=%#2bM6lgcIlRZO>%h`B;NGf5RFf#J$< zaiX{eROJd~&=Q#5HDG*g5ZLp1TFuu$S@s^5=tl@3w;OHNg5L@6diRF8tR?|;CWBA{ zQy-LI6wg{jtdIhkp~hGu1&R`J-mK>fLj@GeqI;kSb$%^KNnAM(vJHnvF_eplXNH&$ z%K+J9&lrJH@OK?R?D-3iLjG)NX+MDK5NKCnok`=wQ@hVL#}?8TQXn zfehHMbq@3O3NyxDV??sr33@olrpd@4il9>d0$(~SN31bEh4-3`)EYE#9HY#d+7>cE zW*{1XI7eTC3b)|NyeY<)Mq6jHmMTnaN5LzI?9%{r!U<`71IvCCTX8vb7)%xV17?kA z(-ekRLGKn;6@L^vL&UCpX&qUHJ#9MhirCsK>J@cTmJb67uFyV^#yeF_Tv`QkYzGZN zPA7LxySouKo24xfuHf$rS%4Mk5|{Y-&a?PzWryzA{$*pI+Ze@oa&Kh+aBL~p%{r)! zu|{B8=o_h8(<|6o3YM>cZ(a_r&O;#;3S$N5s(o81jQoBP4eALjw1%Kuc}-GhOwf1?+3ZW;4?J<~e9e;{Y-jrfvN z^%PzQ34F>uib%PdBEp&AK6jy$UvMCcmVa5LvG5DC{uGE;ENX8S_}v31L?W;;#v-Hbg~kcsWPDz;{J}q>#tBN0RROWJVHvg9 zK^5K*f)@zraI>h>yt$R{td;@0E%7xBI;zJy{?8nZ$^Y!RZNQ6lM>~Uu&=D4M(25wa z73PJR1Z(~(j=``XfHOrO;EaPGtBg;JHnGYnkP{L}3X|o9nM^iWux-hkHc|t64WF5T zY}Q09Ku-<6$&o{jr);J*5!sjoL;$42A@qGaierLaq^^Bf zc-TV5E=>^%VUKR*7W{b1+iL4NrZkC~Ncfq)s@sz!dfalR)+eewjmxjOFpW=Y&2fI4 z`fkh4>G63{d1gU!n&Cr#RCkHGI%DxjQ61aPp|&7)iZ2VEOCZ{1=PO{yI1RIyZlR1NiIQd|>uhWcKMD^Ae7!K~AIv z@;5O#zbeaI)g^8jc}g(m!=iP=DN@hyjrW5HNS<6dvYvR0g`emgT5_U#^CcYkAi8kX zcw~>hHqB&)MHa|i-CD3vms=c`c8T%_2h%{HW5ct0D!cV;VwKa>H+%X87q@14$xgP4XKl05ve}#DDR1<+Y&gNzCPW=DVH_)% zv$dmux2^!n4B<#BN^~$R$zm4?`QW5HO;IFCXM67v#5>Rz}OJ$b=RS>dV zoDv$8tfrW(mW|E!l55*+!5>(>mvL$a97qb7j2hYDpRJJg2JtE7^~)z8tDW1JCK z%dGrv0ORfZDaPcCJS-u`IHBC|w67g)o#TmYJv-@A#Ug+NIb6xI%h)-g^!DMg4=bd1d|bcgEO z%1a=MZQuMOt*#RTZ^~;%6w0UkR#4wo(=*m)3$XQ|ki9@>Zys zk87=-K^I^b8_aUbIaq=oH(3=e3*B4>lx%%k0ymD+00CVzwR9%Ky9mfK3sp5 zpJ1B{H4JvQ4SSTbZ)#|2GwU+t+fZ?tYh!gy<=S<>LBp^f>v~KaJ;xeh8(z?21STOk zNjG2VNn`Gm{xyH&5JB9pqcpQ4_`W1h*>!q*;Ks?%e&5R?MK1K12X zSI7<~G0Zy5m%lGs!@tEpn8DPCpPq##?t8$Y%fmNom{O>`V;imcjjc=3E*zMX9L(FV&j!$Z1fi_O%!z8P12xGS&8zH$X@<>!yh zMK6RiU{EQilZoCiGfaFYV&&nZIwR$JYQwc_U76wji_HeM0|B%EdY^X?E)+L$C?}-6 z%|QB1!pRrSD`4yJ4M+8N>9{Mu?tAKEX&bYpUWe)J$i?K`Og_fh=VB9N6P%{!v_G%1 zW@7i_Y%`C2RP~VaZ5A@SRAR~xCENTkzQ?sxe|eso z&n5DDh}9E9c^m*%g9I`k#kwA%*uX@6x|g(AE1=&5r1nuPBW*U-xqjg>!1MCLLA5Y{ z|3lQ$Hw&WlrpPXU&)pJ$ttV+n6GbQkdlra<;D2YC*Pl(jB z&J~#PV6l3phdJlcE^)WwJfK8&c!UN=Ev|2j)#@gJQGnFly5(4IEc}_yR(+%_L<|in z81Y?P&(;1Ks(WZ{>~7O-3o5TcxqED)kb;_QB&;Bvlrf6P!x;crLxu=Z{2LA63A+Gj zF)1^&u~mL(L=(FLe>dh1XJQat@#d;Q@1QN=1=GC3v^@!|#c;;`uzeAj)t=AG*{8TQrv zArba{|AD3c7mV-^wfjG_WjqkAf;KE!SUB14T zz8#;8loY5`*7C_$3Yz!<3(fCi&k}Zcu`#6gp|0+AVsy8Rznac6V;Ejl+-IQ>% z+L95O>xgW{l{W}Ltp)gI)zFU9+}4;x5J z!jeQg{Fl^7xPY2t6*U^}7Uq4kArjVWPYmcD@Gq(#YuHtgz7Ip(C3 zZ?~8IOZSH7mG8(>$84et3>{L79-Mj5d!g7SYa}W$D0-)GvYiGFqR)J*?H7(xklvz) z&a9-Nj=TpA8659a;{5sDNVM7n_Y$pY9alKg-0j^v8-D51=A@N4nu;6tCN z(dKJS(}RGJ$Oj)0JP;#TGQoXeX)V5Veu3m5@*c=B&Z7b4zp9G`$j;_4dixh$x`k^2 zOK+Vo4jx007QNBFqAlk*x(mNYI~vnuETh=nJ?eExa8c1mZr8aqU+@7 z`*;rZIhyqP6$Q5Fvjh#E=*^5(UC*pchsSDuKx$@iLv~I+s6zy(^=F~SN;>fW=h5*Q zpZhYz=TR0wc$OwW%DTrC2%p^WMhL$K0@hac&wNnx2q1hy1*_Yg57M4r2*y&0pC8T| zAbjYzjp@Zxl>eTV|L3)g7P>gTi!Gm`$08ed zw)&84@$|jebc8g)k?OBMJV$Es=Kd17h9H|MiDMcp8o#Oke)tT9w>WWMS-Lsl@m49r zCJT0Qu+{Bj7te(>`;7YL(a$s$SvF%mu><+BX|C6py);*a%=sdt2fb7`X`5KN?668| z7d$ODhIy#0p9 + +Sample Waveforms for altdpram1.vhd + + +

Sample behavioral waveforms for design file altdpram1.vhd

+

The following waveforms show the behavior of altsyncram megafunction for the chosen set of parameters in design altdpram1.vhd. For the purpose of this simulation, the contents of the memory at the start of the sample waveforms is assumed to be ( 0F, 0E, 0D, 0C, ...). The design altdpram1.vhd has two read/write ports. Read/write port A has 256 words of 6 bits each and Read/write port B has 256 words of 6 bits each. The output of the read/write port A is registered by clock_a. The output of the read/write port B is registered by clock_b.

+
+

Fig. 1 : Wave showing read operation.

+

The above waveform shows the behavior of the design under normal read conditions. The read happens at the rising edge of the enabled clock cycle. The output from the RAM is undefined until after the first rising edge of the read clock. The clock enable on the read side input registers are disabled. The clock enable on the output registers are disabled.

+
+

Fig. 2 : Waveform showing write operation

+

The above waveform shows the behavior of the design under normal write conditions. The write cycle is assumed to be from the rising edge of the enabled clock in which wren is high till the rising edge of the next clock cycle. In BIDIR_DUAL_PORT mode, when the write happens at the same address as the one being read in the other port, the read output is unknown. Actual write into the RAM happens at the rising edge of the write clock. The clock enable on the write side input registers are disabled. The clock enable on the output registers are disabled. For the A port, When a write happens, the output of the port is the old data at the address. For the B port, When a write happens, the output of the port is the old data at the address.

+

+ + diff --git a/FPGA_by_Fredi/Video/altdpram2.bsf b/FPGA_by_Fredi/Video/altdpram2.bsf new file mode 100644 index 0000000..75c64aa --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram2.bsf @@ -0,0 +1,173 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 256 208) + (text "altdpram2" (rect 100 1 167 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 192 25 204)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data_a[7..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data_a[7..0]" (rect 4 19 61 32)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 112 32)(line_width 3)) + ) + (port + (pt 0 48) + (input) + (text "address_a[7..0]" (rect 0 0 89 14)(font "Arial" (font_size 8))) + (text "address_a[7..0]" (rect 4 35 75 48)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 112 48)(line_width 3)) + ) + (port + (pt 0 64) + (input) + (text "wren_a" (rect 0 0 44 14)(font "Arial" (font_size 8))) + (text "wren_a" (rect 4 51 38 64)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 112 64)(line_width 1)) + ) + (port + (pt 0 96) + (input) + (text "data_b[7..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data_b[7..0]" (rect 4 83 61 96)(font "Arial" (font_size 8))) + (line (pt 0 96)(pt 112 96)(line_width 3)) + ) + (port + (pt 0 112) + (input) + (text "address_b[7..0]" (rect 0 0 89 14)(font "Arial" (font_size 8))) + (text "address_b[7..0]" (rect 4 99 75 112)(font "Arial" (font_size 8))) + (line (pt 0 112)(pt 112 112)(line_width 3)) + ) + (port + (pt 0 128) + (input) + (text "wren_b" (rect 0 0 44 14)(font "Arial" (font_size 8))) + (text "wren_b" (rect 4 115 38 128)(font "Arial" (font_size 8))) + (line (pt 0 128)(pt 112 128)(line_width 1)) + ) + (port + (pt 0 160) + (input) + (text "clock_a" (rect 0 0 43 14)(font "Arial" (font_size 8))) + (text "clock_a" (rect 4 147 39 160)(font "Arial" (font_size 8))) + (line (pt 0 160)(pt 176 160)(line_width 1)) + ) + (port + (pt 0 176) + (input) + (text "clock_b" (rect 0 0 43 14)(font "Arial" (font_size 8))) + (text "clock_b" (rect 4 163 39 176)(font "Arial" (font_size 8))) + (line (pt 0 176)(pt 181 176)(line_width 1)) + ) + (port + (pt 256 32) + (output) + (text "q_a[7..0]" (rect 0 0 49 14)(font "Arial" (font_size 8))) + (text "q_a[7..0]" (rect 211 19 253 32)(font "Arial" (font_size 8))) + (line (pt 256 32)(pt 192 32)(line_width 3)) + ) + (port + (pt 256 96) + (output) + (text "q_b[7..0]" (rect 0 0 49 14)(font "Arial" (font_size 8))) + (text "q_b[7..0]" (rect 211 83 253 96)(font "Arial" (font_size 8))) + (line (pt 256 96)(pt 192 96)(line_width 3)) + ) + (drawing + (text "256 Word(s)" (rect 136 58 148 109)(font "Arial" )(vertical)) + (text "RAM" (rect 149 74 161 94)(font "Arial" )(vertical)) + (text "Block Type: AUTO" (rect 41 188 119 200)(font "Arial" )) + (line (pt 128 24)(pt 168 24)(line_width 1)) + (line (pt 168 24)(pt 168 144)(line_width 1)) + (line (pt 168 144)(pt 128 144)(line_width 1)) + (line (pt 128 144)(pt 128 24)(line_width 1)) + (line (pt 112 27)(pt 120 27)(line_width 1)) + (line (pt 120 27)(pt 120 39)(line_width 1)) + (line (pt 120 39)(pt 112 39)(line_width 1)) + (line (pt 112 39)(pt 112 27)(line_width 1)) + (line (pt 112 34)(pt 114 36)(line_width 1)) + (line (pt 114 36)(pt 112 38)(line_width 1)) + (line (pt 92 36)(pt 112 36)(line_width 1)) + (line (pt 120 32)(pt 128 32)(line_width 3)) + (line (pt 112 43)(pt 120 43)(line_width 1)) + (line (pt 120 43)(pt 120 55)(line_width 1)) + (line (pt 120 55)(pt 112 55)(line_width 1)) + (line (pt 112 55)(pt 112 43)(line_width 1)) + (line (pt 112 50)(pt 114 52)(line_width 1)) + (line (pt 114 52)(pt 112 54)(line_width 1)) + (line (pt 92 52)(pt 112 52)(line_width 1)) + (line (pt 120 48)(pt 128 48)(line_width 3)) + (line (pt 112 59)(pt 120 59)(line_width 1)) + (line (pt 120 59)(pt 120 71)(line_width 1)) + (line (pt 120 71)(pt 112 71)(line_width 1)) + (line (pt 112 71)(pt 112 59)(line_width 1)) + (line (pt 112 66)(pt 114 68)(line_width 1)) + (line (pt 114 68)(pt 112 70)(line_width 1)) + (line (pt 92 68)(pt 112 68)(line_width 1)) + (line (pt 120 64)(pt 128 64)(line_width 1)) + (line (pt 112 91)(pt 120 91)(line_width 1)) + (line (pt 120 91)(pt 120 103)(line_width 1)) + (line (pt 120 103)(pt 112 103)(line_width 1)) + (line (pt 112 103)(pt 112 91)(line_width 1)) + (line (pt 112 98)(pt 114 100)(line_width 1)) + (line (pt 114 100)(pt 112 102)(line_width 1)) + (line (pt 104 100)(pt 112 100)(line_width 1)) + (line (pt 120 96)(pt 128 96)(line_width 3)) + (line (pt 112 107)(pt 120 107)(line_width 1)) + (line (pt 120 107)(pt 120 119)(line_width 1)) + (line (pt 120 119)(pt 112 119)(line_width 1)) + (line (pt 112 119)(pt 112 107)(line_width 1)) + (line (pt 112 114)(pt 114 116)(line_width 1)) + (line (pt 114 116)(pt 112 118)(line_width 1)) + (line (pt 104 116)(pt 112 116)(line_width 1)) + (line (pt 120 112)(pt 128 112)(line_width 3)) + (line (pt 112 123)(pt 120 123)(line_width 1)) + (line (pt 120 123)(pt 120 135)(line_width 1)) + (line (pt 120 135)(pt 112 135)(line_width 1)) + (line (pt 112 135)(pt 112 123)(line_width 1)) + (line (pt 112 130)(pt 114 132)(line_width 1)) + (line (pt 114 132)(pt 112 134)(line_width 1)) + (line (pt 104 132)(pt 112 132)(line_width 1)) + (line (pt 120 128)(pt 128 128)(line_width 1)) + (line (pt 92 36)(pt 92 161)(line_width 1)) + (line (pt 176 36)(pt 176 161)(line_width 1)) + (line (pt 104 100)(pt 104 177)(line_width 1)) + (line (pt 181 100)(pt 181 177)(line_width 1)) + (line (pt 184 27)(pt 192 27)(line_width 1)) + (line (pt 192 27)(pt 192 39)(line_width 1)) + (line (pt 192 39)(pt 184 39)(line_width 1)) + (line (pt 184 39)(pt 184 27)(line_width 1)) + (line (pt 184 34)(pt 186 36)(line_width 1)) + (line (pt 186 36)(pt 184 38)(line_width 1)) + (line (pt 176 36)(pt 184 36)(line_width 1)) + (line (pt 168 32)(pt 184 32)(line_width 3)) + (line (pt 184 91)(pt 192 91)(line_width 1)) + (line (pt 192 91)(pt 192 103)(line_width 1)) + (line (pt 192 103)(pt 184 103)(line_width 1)) + (line (pt 184 103)(pt 184 91)(line_width 1)) + (line (pt 184 98)(pt 186 100)(line_width 1)) + (line (pt 186 100)(pt 184 102)(line_width 1)) + (line (pt 181 100)(pt 184 100)(line_width 1)) + (line (pt 168 96)(pt 184 96)(line_width 3)) + ) +) diff --git a/FPGA_by_Fredi/Video/altdpram2.cmp b/FPGA_by_Fredi/Video/altdpram2.cmp new file mode 100644 index 0000000..4895f04 --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram2.cmp @@ -0,0 +1,30 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component altdpram2 + PORT + ( + address_a : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + address_b : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + clock_a : IN STD_LOGIC ; + clock_b : IN STD_LOGIC ; + data_a : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data_b : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + wren_a : IN STD_LOGIC := '1'; + wren_b : IN STD_LOGIC := '1'; + q_a : OUT STD_LOGIC_VECTOR (7 DOWNTO 0); + q_b : OUT STD_LOGIC_VECTOR (7 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/altdpram2.inc b/FPGA_by_Fredi/Video/altdpram2.inc new file mode 100644 index 0000000..1909de8 --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram2.inc @@ -0,0 +1,31 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION altdpram2 +( + address_a[7..0], + address_b[7..0], + clock_a, + clock_b, + data_a[7..0], + data_b[7..0], + wren_a, + wren_b +) + +RETURNS ( + q_a[7..0], + q_b[7..0] +); diff --git a/FPGA_by_Fredi/Video/altdpram2.qip b/FPGA_by_Fredi/Video/altdpram2.qip new file mode 100644 index 0000000..f84925c --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram2.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_RAM_DP+" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "altdpram2.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altdpram2.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altdpram2.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altdpram2.cmp"] diff --git a/FPGA_by_Fredi/Video/altdpram2.vhd b/FPGA_by_Fredi/Video/altdpram2.vhd new file mode 100644 index 0000000..238e6f3 --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram2.vhd @@ -0,0 +1,273 @@ +-- megafunction wizard: %LPM_RAM_DP+% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altsyncram + +-- ============================================================ +-- File Name: altdpram2.vhd +-- Megafunction Name(s): +-- altsyncram +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY altdpram2 IS + PORT + ( + address_a : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + address_b : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + clock_a : IN STD_LOGIC ; + clock_b : IN STD_LOGIC ; + data_a : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data_b : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + wren_a : IN STD_LOGIC := '1'; + wren_b : IN STD_LOGIC := '1'; + q_a : OUT STD_LOGIC_VECTOR (7 DOWNTO 0); + q_b : OUT STD_LOGIC_VECTOR (7 DOWNTO 0) + ); +END altdpram2; + + +ARCHITECTURE SYN OF altdpram2 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (7 DOWNTO 0); + + + + COMPONENT altsyncram + GENERIC ( + address_reg_b : STRING; + clock_enable_input_a : STRING; + clock_enable_input_b : STRING; + clock_enable_output_a : STRING; + clock_enable_output_b : STRING; + indata_reg_b : STRING; + intended_device_family : STRING; + lpm_type : STRING; + numwords_a : NATURAL; + numwords_b : NATURAL; + operation_mode : STRING; + outdata_aclr_a : STRING; + outdata_aclr_b : STRING; + outdata_reg_a : STRING; + outdata_reg_b : STRING; + power_up_uninitialized : STRING; + read_during_write_mode_port_a : STRING; + read_during_write_mode_port_b : STRING; + widthad_a : NATURAL; + widthad_b : NATURAL; + width_a : NATURAL; + width_b : NATURAL; + width_byteena_a : NATURAL; + width_byteena_b : NATURAL; + wrcontrol_wraddress_reg_b : STRING + ); + PORT ( + wren_a : IN STD_LOGIC ; + clock0 : IN STD_LOGIC ; + wren_b : IN STD_LOGIC ; + clock1 : IN STD_LOGIC ; + address_a : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + address_b : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + q_a : OUT STD_LOGIC_VECTOR (7 DOWNTO 0); + q_b : OUT STD_LOGIC_VECTOR (7 DOWNTO 0); + data_a : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data_b : IN STD_LOGIC_VECTOR (7 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + q_a <= sub_wire0(7 DOWNTO 0); + q_b <= sub_wire1(7 DOWNTO 0); + + altsyncram_component : altsyncram + GENERIC MAP ( + address_reg_b => "CLOCK1", + clock_enable_input_a => "BYPASS", + clock_enable_input_b => "BYPASS", + clock_enable_output_a => "BYPASS", + clock_enable_output_b => "BYPASS", + indata_reg_b => "CLOCK1", + intended_device_family => "Cyclone III", + lpm_type => "altsyncram", + numwords_a => 256, + numwords_b => 256, + operation_mode => "BIDIR_DUAL_PORT", + outdata_aclr_a => "NONE", + outdata_aclr_b => "NONE", + outdata_reg_a => "CLOCK0", + outdata_reg_b => "CLOCK1", + power_up_uninitialized => "FALSE", + read_during_write_mode_port_a => "OLD_DATA", + read_during_write_mode_port_b => "OLD_DATA", + widthad_a => 8, + widthad_b => 8, + width_a => 8, + width_b => 8, + width_byteena_a => 1, + width_byteena_b => 1, + wrcontrol_wraddress_reg_b => "CLOCK1" + ) + PORT MAP ( + wren_a => wren_a, + clock0 => clock_a, + wren_b => wren_b, + clock1 => clock_b, + address_a => address_a, + address_b => address_b, + data_a => data_a, + data_b => data_b, + q_a => sub_wire0, + q_b => sub_wire1 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0" +-- Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0" +-- Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0" +-- Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0" +-- Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0" +-- Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8" +-- Retrieval info: PRIVATE: BlankMemory NUMERIC "1" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0" +-- Retrieval info: PRIVATE: CLRdata NUMERIC "0" +-- Retrieval info: PRIVATE: CLRq NUMERIC "0" +-- Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0" +-- Retrieval info: PRIVATE: CLRrren NUMERIC "0" +-- Retrieval info: PRIVATE: CLRwraddress NUMERIC "0" +-- Retrieval info: PRIVATE: CLRwren NUMERIC "0" +-- Retrieval info: PRIVATE: Clock NUMERIC "5" +-- Retrieval info: PRIVATE: Clock_A NUMERIC "0" +-- Retrieval info: PRIVATE: Clock_B NUMERIC "0" +-- Retrieval info: PRIVATE: ECC NUMERIC "0" +-- Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0" +-- Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "1" +-- Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A" +-- Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" +-- Retrieval info: PRIVATE: JTAG_ID STRING "NONE" +-- Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0" +-- Retrieval info: PRIVATE: MEMSIZE NUMERIC "2048" +-- Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "0" +-- Retrieval info: PRIVATE: MIFfilename STRING "" +-- Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "3" +-- Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "1" +-- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" +-- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2" +-- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "1" +-- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_B NUMERIC "1" +-- Retrieval info: PRIVATE: REGdata NUMERIC "1" +-- Retrieval info: PRIVATE: REGq NUMERIC "1" +-- Retrieval info: PRIVATE: REGrdaddress NUMERIC "0" +-- Retrieval info: PRIVATE: REGrren NUMERIC "0" +-- Retrieval info: PRIVATE: REGwraddress NUMERIC "1" +-- Retrieval info: PRIVATE: REGwren NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "0" +-- Retrieval info: PRIVATE: UseDPRAM NUMERIC "1" +-- Retrieval info: PRIVATE: VarWidth NUMERIC "0" +-- Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "8" +-- Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "8" +-- Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "8" +-- Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "8" +-- Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "1" +-- Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: enable NUMERIC "0" +-- Retrieval info: PRIVATE: rden NUMERIC "0" +-- Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK1" +-- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS" +-- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_B STRING "BYPASS" +-- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS" +-- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_B STRING "BYPASS" +-- Retrieval info: CONSTANT: INDATA_REG_B STRING "CLOCK1" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram" +-- Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "256" +-- Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "256" +-- Retrieval info: CONSTANT: OPERATION_MODE STRING "BIDIR_DUAL_PORT" +-- Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE" +-- Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE" +-- Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0" +-- Retrieval info: CONSTANT: OUTDATA_REG_B STRING "CLOCK1" +-- Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE" +-- Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "OLD_DATA" +-- Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_B STRING "OLD_DATA" +-- Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "8" +-- Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "8" +-- Retrieval info: CONSTANT: WIDTH_A NUMERIC "8" +-- Retrieval info: CONSTANT: WIDTH_B NUMERIC "8" +-- Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1" +-- Retrieval info: CONSTANT: WIDTH_BYTEENA_B NUMERIC "1" +-- Retrieval info: CONSTANT: WRCONTROL_WRADDRESS_REG_B STRING "CLOCK1" +-- Retrieval info: USED_PORT: address_a 0 0 8 0 INPUT NODEFVAL address_a[7..0] +-- Retrieval info: USED_PORT: address_b 0 0 8 0 INPUT NODEFVAL address_b[7..0] +-- Retrieval info: USED_PORT: clock_a 0 0 0 0 INPUT NODEFVAL clock_a +-- Retrieval info: USED_PORT: clock_b 0 0 0 0 INPUT NODEFVAL clock_b +-- Retrieval info: USED_PORT: data_a 0 0 8 0 INPUT NODEFVAL data_a[7..0] +-- Retrieval info: USED_PORT: data_b 0 0 8 0 INPUT NODEFVAL data_b[7..0] +-- Retrieval info: USED_PORT: q_a 0 0 8 0 OUTPUT NODEFVAL q_a[7..0] +-- Retrieval info: USED_PORT: q_b 0 0 8 0 OUTPUT NODEFVAL q_b[7..0] +-- Retrieval info: USED_PORT: wren_a 0 0 0 0 INPUT VCC wren_a +-- Retrieval info: USED_PORT: wren_b 0 0 0 0 INPUT VCC wren_b +-- Retrieval info: CONNECT: @data_a 0 0 8 0 data_a 0 0 8 0 +-- Retrieval info: CONNECT: @wren_a 0 0 0 0 wren_a 0 0 0 0 +-- Retrieval info: CONNECT: q_a 0 0 8 0 @q_a 0 0 8 0 +-- Retrieval info: CONNECT: q_b 0 0 8 0 @q_b 0 0 8 0 +-- Retrieval info: CONNECT: @address_a 0 0 8 0 address_a 0 0 8 0 +-- Retrieval info: CONNECT: @data_b 0 0 8 0 data_b 0 0 8 0 +-- Retrieval info: CONNECT: @address_b 0 0 8 0 address_b 0 0 8 0 +-- Retrieval info: CONNECT: @wren_b 0 0 0 0 wren_b 0 0 0 0 +-- Retrieval info: CONNECT: @clock0 0 0 0 0 clock_a 0 0 0 0 +-- Retrieval info: CONNECT: @clock1 0 0 0 0 clock_b 0 0 0 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram2.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram2.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram2.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram2.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram2_inst.vhd FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram2_waveforms.html TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altdpram2_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/Video/altdpram2_wave0.jpg b/FPGA_by_Fredi/Video/altdpram2_wave0.jpg new file mode 100644 index 0000000000000000000000000000000000000000..2da3c66f2450140f8cb2079c878a855df0aac9f9 GIT binary patch literal 152433 zcmeFZ3pAAb+dn*ecaVgHPe1S2xobDy9{#-o;0Cq(AwU1LW5>@sckJ4=b0@fU z6!<%2r^v1Yhfkf|Eo$Y#cO*#c^qqSJd*shmwTfH!v5sn7xpkL+??H(}l2QuC6qSxE zYieoh=$_FtI)A~~SUVW{wk=$P2J_=Loy`xy^1 zv$7xN6zI% z_SfZ=Rn9kHZT6=epoC?9~r2wTTMpv(HDx_AGD4ThwjXbz4M+PP@B)LY&Z=Oh^%J z?=Q4RztN=npEb7a~=;e}6?mHubxSms-XF|7c zXL8D?GUFC$)gHWFng3(Y3ycDOW1B}r3CokEvziWR;FYDY95#3JPGOnnF(07Z<$yRK zk#!?V=U2)XLm6n|`W7VND!aFBL(sU(VY3ipXcWNr`zkUKbD*E691sK}NoroWj%Y{j zQ->j$1_us@Yi7*r*~RRimE!gvi!Hsiaf!nF{p%Kld*%v!jWWM!0K--UrEl&*`D{TB zyrXPEo{*5Uvn!+G6C_q4OneJ+mXv}7?m=t#wjeMXoMDVo;YDK)k=RGzzQVlln#eyN zPk5WdE!b{1GT$votmHUxU66Za3qnrVd;(va>RZ%6tncXFg0LnNwjk38;>wC)Z6|!? zFayUm*Ff;@ZesEHDl4Qq`V!#A=;a44&#woj!Auy>p0jm+--6U@krHt=^hJ?Ely!G& zy}LeZG&^0R^eo%@qYEl`y468%6aPDJ__Uu5>I+t|wfsxJSFKRa%Xk-tn4w3s{A2zomwIzkMuowQuBpT^QLhoQhBA2J~Vt zoe-QlR2KS@DrkHOIhnFTT9FrZ~QdaQgm`%E{QFxKfcsn;fbgk ztig$K?FTh0tlv|uC|U;kocq9XBz{gWYJor4E6OwSI{TbUK%;)6pXbZkhWh&#PyBLE zA#qH{Ugw9Is|~8id2`%^KillIX{m_@S(9Q~ocp$%VmVtORUf72k;a^R9%~k^C@_Gx zK9#5U2Xo>5&Bw~Geiuko>jD7(!>QU%$f%v7> zw;=o9OyFWUQmJXg4P!1kZb^a=8wf4+Hz#2o*1T7Or+JXoq62=79C6Z^>6$I%fvi z5Bl+0o*K@&O{CKu(}yBnUaM3t_Om3`ym`^EQsw9`uEg|Z%wF!W?YzAHZiX;Ef1Wd^ zGKrPs%CJx17=pX!&kh+L=Kcz#>m*}D9f97^JMsKjmzC~`pKzf@gvDB(IRZuS(FL;;n zxirVlPCf*uItZ()(9#_(RSxwx%89I1l)hNviRyfI*y`pNqqDXt-X+YJL}?idam}KI zDv>r;v4()u$`^*S?lo@}p)zB$v}4VN&M!F1DqYwgkPG`~r1kp&8&&3AJ+~m|pZu%xY=3sv6va_|nt=ptX)0I53eh zHKe56PYCr+3lSF^7PVcVR{}^spWtqBbp3s%$4)(Cl4fFo|6ejs(B6?SH#8j3@?u8m zx9X5Ynj-xs46gL7$||-wAZyh-yRo8kxoFd*5RW9uF}PJ^>pOt z1(*A2f1_F%vz!rSetoX6Tka#Oue!w3v*9P8D%sT~B?FT^0fuJ8`vdrE#L<#9hOb#a z`U7RmL<=^N=)ZyW%3{SL2v-X4k~a)ByL#tt)3QWMG^A#xE!%s$i^}5LL1gOXqJFqPPDmf>L_6It~QzdLaXay$Z z3sDTUfNpbEaWp%u9V5+ZTKD-~9Tvpgf(Qc0UqkzAn$6lR`a<0Joa>XQ?X#6vT(u{lS2m#{=AB=!z&?ZLx4MHaciFewl}6)} z)}JP^>DyQzbQ`Wj^vlJ5kV9@k;#EzyAbL?)d@;^>0=mAR)yq@J!Gp{SL!warAHrwf zc43U>ja%W%-hwc?MYbUCamd-3sDKpgj8Qur$nwT*?)n}U5m%nJT>U#4qyK*$V0824 zPZmF&^LX*rKR8zR)l@CB$hy!fR(ILUJU2LFGRC1<@oGlkC6%eiRn zFnr&VB)!G#TrH3I=R<`}2gW~^WzG-y=SiJvHmmkOnVeCzVj#ZUL2ciHMBBS7Qkp~~ z+0tEg`5Hs2bgO=}Lg#j6gjLp&d9Yr+fr+ftb zZhFrC=*31N4{d{OS;JRH&oqRJX*hoknNyI|3$C+W^Db0+(`kR-I@#~|F9o?l#tPIl zs4_$K{PWt$*bd`(NpEp?Y0*74r7(j~MD*1eYOG$(oLQ=+bCUS+Hyy@7K2=uRl9Wnm zref=>mC+rDm%vSo;ymwgMi*RQK}%W|$w>v)1k2@i3}O@jb911yg8Y?xwNJbjE{Hza z#KtD9T#WtPk0_tD-*5CRVEJP1!J=*Wk_GPv9!&}Pn`ybbdxM^TGbP`8g%COR$Uebvm~@&BFzd zNe!{tZOtZR+E|897+bX6A#vOyu$3d)Tj(^0lkgfWM;|XhVK3!#{lmuOSX44n)PGEN z04-Pv~ z9l-M&KRbNLHq>KLLD0_vjPm8WtHsSTo&R-3Z%LcBdW~R_iGPdVK~BNo&YXEFa7q4;Y-@~NG z3>j(+90LZ~$*oc+N}u@CMPRbU=m2(BHp7CCxfI9MVT7;rLflak9Xx4P%kT3=ei4~* zkDksn2-OCP6XR=zjkh7#l+*ZJO$;s3|HaeI3Y z$Ys@khY!i!38h_Bx%@Ld~1o(uI6`j8t$`j@h^){o04c> z`kCeq_k1p%sF=Je(j%=2Gxm^dd;EO(s=uvG$ZXS4!{b3iq%VUn^SFgkF6_(kl4XnFCdAe}9bIlZS?}KIM<(O>L`!hBv zS?k3^xS-e`-9qX3qNLVISB2y@YEqtzr9?{gK4ZBW>3Rd@ftT7LbH=kpN~Xm_8zW#O z%Q5^LDX?4bkIawwLkOHD4ZZB*#lSScY|q;dObC&nWbhXWzb_{TzxmVT76iCO#xCPQ zZV&y-0h(&SM8r!G@2agJM7WCaonuPu>-A|E>5p!+?%DvA9ZYVKOMe~ljjX=U7kW_Z zRgJm?`Z7{@P7fDnC_abLV5`SpX^!KaXCJ&*WPzWRdS4`-pAmVvH0Ml*ZQF02d`hKn zC1b3}M>-M)5TJ9A>itnn#OZ$S8 z2-c~4AIrzZMm&#xP}-L-FTA(fDu!Tf9V)*fD`w@^^&wWw>epT0UuYBdG?Sjj)nSfe zsISLP^wkLZv_)vua}?VH#Q}P2K6HSmii+MiiHf(_g2X5?HkVq{rBF-E6RAx73Ny;< z%h)y*w$AJ9hHuFs2oV(A2;3^nsh>{%wgtIi<$l}mE_s4A)-I4!RXpeJ=R%W@)>!+ZMGyOB zQv1}HXY#P^&eWKk87-6XM0RfzXz8W>Yt`?yoEtR|jZQsVnh>=D9QxlA{K#I5XFGH)qhpr6dxSg&&9F!AnaM>Hp9PG`PJl_R8Bq8PSR&^`hcKtm zT7Zv4JV-%hC^Zjj(-Sc}0G%xee`al0G)${JKu)uttHD+rM|9;mFB`vNV@jEU!j5yf zfobp;YT#bd+3nVT%iwXTTAN`@&ML0P=4q8xLXtx&g4T6kMK9IT zcLSbexL}JYs?H5*&)STg!iO`EyD)=DfvN0{T#W!~{Ta4g0b8H3S(j1lG-tTCf%O0< z!rjGGYO)Dt>U5;`p4ZDX@}B^TREa@W?{H?65HCM=4Sa zcjM6`rDOSlz=hhiFSSd8;V&9VoZa=I!GxI+Qg!X|siwMIV_<2bw}T`L1a>rR67Mv* z75Yl`#;gPcE+FDS2O~wp;H6wgHXr9Vw$P(3$R0%d20dC%lT9bPNt45zGx5Ja0dc~C z8F)uMbm`zs{t*@iw5B~@s*6a8OT4%Nj3COyc0j#WKhKj{!uK!KRGjEJdM}G=Nl~rP+)(=2#mRYOiOM3+?UP+{rV=$u4#_N(TGm#?x+kwnSpckGXW zW#zWF>Lt&1N!}$pkR3`78CwP2B$)4;4c3uLZ8APQCX>NQvd-WHe@adUl9hN}_{aU@ zv;Bl~ALw8VjyJWz$n8$-2hs#=0#1WEVpC(Ys9k1CDtU zp`N#rRA>$_ru^P^=R9LRs;jv0O7qe18PlSovFVxpHka>~D!qT2VrP0z=&^!kHmtzX zhM;6@-I$_aU6|y5A~+!DftCApA~4?}rA-Vgo~7@`D4<@vANj}E(9IpT0Q~whp>M&H?oB6IHl|Pp{-I!;_t{99(P-ArNpRu?T2lB57BsFksp;x{2GwZ{A~PypAAp zRfsj%YrgJ2+!Ml8*tTaI!XrLBux=4U-_Y5Bl92)6N36{okTE}+K(6ax!Rm$nCTS-i)MMX_!vP!8*AwVq-iIy7 z{a2uU!ntTHIhhxS1B$V=^Vu8b!dno-Wnr%76pq_9y~goL=hb;(R|Lp(AeNoJ1<^%= zzrR~=_|BxATC}zxg<;?I=xEaL7Gw*8%Y(A2(cpy|FMXG!`LNaBzlH0;Yo2dGmX}U~ zqO>JQW!_=1IB)2@x5F0X*CsFsCm=z=dpW*$d7<~p)21-q!N64P%qTdB@g)ux)U>Bf zxTgdFJsxy=*pcu*5+ zIZO?)*xf(JV~z>r`8f91ymVWt6}WheJ*r_vSwZYW%dqRJqkNvBPIqx|z~+QL{oq{K zWk=MN-d3I_mWF}zp(^Ly8&EX_tRU(ILISXWX;t>z&UJ6#DY52e!yG{6>FIPo%!R#S z%{r0kR{;>lO*+-oFSW3B?l#E=1aB6w^fr3fP%=W&7cR_|#fR&KbrQN`cpuqei7N*3 zi}%lGNnuA?=w)t>vsu*ax=o#J?@^Qg%FIy5V25#~p3K)+-*Zj}0}L;nSN75p!z-A{ z^(XV*Jjqj#3f`RbS)?`;u$g##)V?@4eP`>;}Z%4GlE~bZl zv*S28mrk!qtBUF|&u=QPTxGusFA^0WrJ*Dle4| zYNbM35T7jw4--1WIE6x=5EY1>e5V|R6gG~BbBz6ju%4D;YipR&6Ye)$zAl?*Ee7jr zN7yXj$^$v z1Py6##sd60ZUey+#V*hnup&`Jp2#Lb@kg_E_hAPxZ+wp?b)ek}AUOZwOM803nY>FH z#iru?m#50@b{;~yOv%#W|`nnXBnZu)2{@@JxxF5Yi zV{Yzy!Qh8`8G>!=VG}o{Nucg5%j*S;sN5M|KS;-Vo4_~0Gx#mYsWo2ILu^G3a`R`l z4(~A96BO#8@ZM^Jq!yDwBmzOZLLmzVpkTseC z+~=x>M-6klNtcV zDo+*xfs74gQ5*+}>Ni5A4UCuE*m2oAr3|Ze(nCj`=Q|?kR0 zj9LnL2qR22&JQ_Mu~_qHPXVLzmG_NUn3^&hrTqL|INR}(VY3-OqS)+S%s) zSMJV9nfFaqT0sD}4waPSF7fko;H~XYaLnThv@?kJHC(kK7i=47NU<)HXbV841lwl8 zSpq?C5x$U~lD}gR%W#V--0(cN3}@VoO6G|xe#DHxIXLdIEyytGBk#xtk}JQCD|Yw? z?f~ZSCnuD2`)#Cb%TClc$0Q1q?{%X~g-dI0SNp>zXc_vqdZ3ZTQ;*Y2kClHkaUy%d zm#YPq>tM3M1&T>4J^J3+YGvGCt7`gplLDdTpbz}nQ0D8-A0CyN|7a6vg3Wor~5ZVL%y0l`1FLXnx~f$ zOPPFJxFq)kQ1POz z<#ST+3kuIhg1~hGU8sT$U}?@BbTYDf3U;j>WJlih9To5mL>tYno~w!k>{=Yi z^t%o5+@tgxyj~uK_YdF=SQ_PtQ)%!zO?3^P1m8yz!#XN{5#&YSjI{-BKH5xYs@H-a z;ic252w!|Utnh{k~fd;uyhi#c2Cf2~kE2sn#>598>MFMD0re={TN$AWJk!#zWH5Oh%+L z(|f={<1!xcOP<;N07k6t+gq50E0YCN4TRa*jZ4m`I~9R^cUB^Mgxj1~7s5U`&p3xI zN>rkBz&w9`J^x|IqIQ5wFJOx~UIzr1pvu0v4{6dR=i#Cl0YKtXpCXkjF8lt@BJN<# zcWf2#v!}DFunhY(q$plEMXg-t{1aS zbI6#e#w|3B$T9YH$&;I+`BJ0PevXAT=%U|;%y#KiR;xOE`6R9}-|$yC#(d+C`36`Y z+>T`YH{}~Wfq!3Swzkv}k%r?->cr~=g=m<+Y*?Q_RoMFDODJX;KQpqbr+HgEd^BDBEkI3?!Ag#J5xb2kW$GDIPK3+baOo{7;g`v$gqJzKt=btyCe zu@}hZiEhmI$^zFz*jl*g)joXQZk5RE$J&%oL6uIA3J?NjP40WkHRRCtqN1@e>_cJb zV+YhF&Lszk=vdnkE(d4H<;j^NhKT5Qe%zB$|>HQos>JeiSJ$hbHKbQb|MxS%`NAHnB3 zW6EsSupBPx_9yLEy{>tOIMOu_V%Ijh&|;cTyq}KAsboJLNiU~7Ce7K<^=M&eq`oNu z@7@1uAflvb+*d1b_gg4op4bvM87BiC8UDEv z+XgCiP$>Jz7Nh{rJC0k7`0FB@Bd~<`m+E@G1xabJ%XnWUtWPc6PoUR(RFe)c7h(Khnho^*Nszen9Eo=TMtgUl8x_!h+a4CUlZQMw+FW z>g~zt(WHH7Edmndy@z)gz&gF^TP3B@(vzAF%M#-Ys7Kfbs{@|^8Rs8avr;o#3JASk zOam#M{z>ptjbL_jT)_9`&G0QVH1?MuAfqjU0v{!Q6F_bHx==jNWT6v?eREQXg zAPMu93sGsZE{Mll)`=+hm-e8QsViF$36S!ZGE)`FV^ZudnL!Lg!<3jJ6nX) z5fro$+sEn!OLf^LKu)o402ay6zkb`mp@Y`ZLh{^=F9Jwy!V-7TiZUvZOk~0QUsPY_ z3wI?I#(#ZMnV(q$PG6J0d%9fDp{qSA?GY@l-tSRvcDVxp)t4#EbV>N?tKl^h0aTk}r z*}^wZw^#wSY#mV3jd3vpsR@2V|GQ)x;{#4^D{_GZ0vWHdEIjtJD=@uT z0IFQUy!}`J0BhY6n}TpQn7ss0i+@z5<_SMIuTS-MVe6lT^1oN;`riWx(@-(Y(OH`r zcd1&SY6FgTt7c^`bqfD(e=s-oeJv|>VI^G-$qfNQeONe`0ns+N^bPJ=Fbbk=ajm&^ zc=60Qyi7w>-n)pndxY7F@ZwQhjlH6eJ)}^drhrcBu3M0=3K11zKTRT8(f;&hHXci#$MMb= z^7dbM;bAnFHa3Gn4K#DE<}zOo{1a#O@8H3z={N7Z$-ZP!f$~SlpNoeI^{n8QozH2v6us z3m;jltf**8KQM>%uZa^F#&l`D%R2ayO56t%n=`J-xSwQu6G*xAg%TFRS}E%>elvDM znSc0u&E+v5JH&J#j)boOgdbfru?ZxB5Gk8^PhnUVQhfS4lSrhfF3MF;V z*@?~Bq-6i;9=`+XU(*l3UsS*uJ72O)ICSpOvAr8%T!rcY`Y@6e2SzBbC*WJhh9buR z|2@8ex=3skm<_|Zhuy=tW+cXGUMp`DbZA9RtRpzj(VVO;$WwEc2B=y?yXcz&t4tC! zkav78f7geK7DYgSAsi3Wk?152SA!3L2ugGA0PzNsU1S4!PBP#`Kp*+weGz;0dMMQl ztl%Z9??QRHKm6D#-V#rk(-ECFl!-eIGb#d~|MBwxD@J4BTijz%Onu1xUata`@}YM` z-W?REweN2^1#Tb=mWy!b|Gg2}3v-V`Yw9--An)LSKX_oBXa-rxJ0MJR;U%iS?&V&@ zLa{6Ae^FEk{NH#k2X^3{mZMlNXKWjP(0KYH2{3IE=PUu{-c-^H5JtdqdpCFou)w*dB>?m-ug&PqMsT7Ki+g8D|LVs`eQp#9z?Y#U&eZ|9arGEO z8P+GH6v?~CZZ~GKd9Oy&Pa{$^xSE` zE=Mf+geV7Y9eTzV%3egW{=oFpS4=Uxu}mXi1LQQA9|{`VRQEI@|J7_C{OKk?$1;A| zEF#U^=k5cO=6Lou@R^5A=-+d$%>SV-f}=TN*SgVXB#?z1BEta(~WZol7GU(WGD zvxeA_xxQgT+>N6;v)4YnEiF>TNYza5X&9K?iy17pln{?@KDu~@f@;vTbL_vNTwOf9 zU{Iuf{mo)&@ak_b)0MmIiSc;Y?SpmDz3l3^>lxFMP{RYKZ&oCB$>nNYyY?6cHf;4fGr^eDDr!No?z}XWpk zsxWUh)BQN0f0GzUY#Ra$cn)AhJU|34k)C7gu}ss=0ymw1jkzjQ>8XZ_K=cGM4kI$i z4Pa4Q^95K3tJuL{YYQSaK7n@u=8#A2c;P z+4c6cX{WhzkCfjtip6gW6bsFvEL}#&+6BjRMKHL?e?E^lK6di4B7c#R<$<*G;PZHD zW~VKR^C(r#|8LRU5x$LM0~g_bf$K*}JK*fY+$gX)fb`eWKb=3Jo@;M1T97Tjp-kcJ zH&5S*z5X3E$BFgWHW%&YO|W{qCy;y0Ss1JWyuf4pIK)`{{$^bVLpT?32JW=%p z=pr4skM*@n|M8;SRoI*@2s6KQ+->g&6Z?D1ejvC#2<^Z5NK01Zav#YTnh-qZiZ<$p z`;uaF>)X_JUybJ&Q{6&{VqC`;EQdI)+0+yfmzju`!XU$H#y_rPkoBDYn%W;F@;BXB z6HXSC7c~V1{CePP>0mQQ`{uQ`V9b0S zBg|Rin!;;TioxywL{`yDfB&>0Yq38%&|l8&dzSu{2!qnWpJ;jOb|}4SV#`J@8sKMh zQ#bLg&}iq$!OYar(YoX!ULQs^-e%~8TE*vFS#`^7=gr5OQBo?4=gzyBn`&KmF{d10 z`hxt=>P78=Pvm@`xTISl)zU{t>Z~4_4y()_8h`w3D1D|~akHoJ z9WBIOXVlaPdA+bDzW4$|W%P&vMmEwa!`Z^nLasy8&*5@ol(W7fWsw}Wsg^5gXJ`me znAimHNiH9TEV7d%h?X2D{S*L|fO`vz0gkBj3E?#EDfR*3Lna$%xk_wkD||07-KK|K zXl3uFx2@Na*m}^P0rRePg_csnFzU8}ja#ju#`Bu0K#Ac18)zJUp?N(ssuq47G4~Q} ztdX1D=ucXBK)6N8hJ`Dt7)N|PbL;Ks!%F$LCvi5-*DN*W0c0fuUiI}|uL0+!&cdrx zfg2Kh=^T{v7!5bb77ssuMP1!PFaJGW5$uxxw*mGqhxAq4pFRCOavKWa{q0`^&o;^4 zZ`%b6_;#G_FOe26>_I@9X~MC?bAQQ}+rt|HP5n_T5)=eu>aIs_sPOjFflD<|um|rd zud4>^k~m6d5lIY1@OPE>V6bxF9z%YFkC50$c^@ht{VTQ1Tqbpa$4iR9-w9C(OyvCx z7%_SUJJFyrz43>W5c_8_gCN5EK%;nnt@Gy3AayvFN$5y7eSH-{1#mB0_g0C~9tmsCRBdp9X z_vA=I%_VOtj^U1_U&+-Zl(@B2$Y#uPm`0eao_%Gx)?EyO<;~;@%ggvhXEGzmQNQ1k zlBbhgc)>397?YrP1Jh2k=6uShWy9?S626v)`U4TcT^<1*ETXio_po8my=8{H;@*!b zn$_jIf7X5LXsQ<=t9q26$~SZ~Pm#U?Ozb9>==tijv<51k;mUQH{I+o$UL4rgojn1#*2OKx3npZNjWS=n*zVP;P%$^ z*ielwPK|6|crIT$!BcP5uP=tcN*8C8bcXsIx-dk(a?9BfZE*B6*l{;UDKy(_r#uiN ze_Z`LQ2*OmA=*7{OfP^D{*`n+_^#vs^Qk^MJDT$p2x7s>Lx!^Kz6}{2J@NX)z)&1u zVYuIqG#qi17Kir?js)`^pG3?tU#K|Dlq1$3c%r3eJTRW8(m13Iw$7lu1;fZey-$r+ zVo^THEj#@TRR>^K5vfg~Pf#vQZ#csj;4?DZi`~aPx7?&r1VHV19|uC0b_KNPeIV7N z1qyugMZos&9qjBF!yf$X&AD7fj!DvuQ0RX5wO3Eyxl5{6TBRKyNG(#bE7{MV){FN>YdrSGxDo9Lj*(6s?pt<2*#MN(Rm(ChJ? z)HVtst~4p_V4BWHX32!ocp3AQu6kfnfjNJ|GM1)4;gh%`9FLQE0=O{fi4t;$0S|`7 zl_fhMgQ3*2zb<-Q{ot&jAcZGC;ukTM!$y#^X!)lOoXmhp>a{P|LoA6M^y(Bj)qb>B z0WO&?UL&Z^^p4R?PttCXf$~Fn2M-qL+^r$SN7N^2C9W>TN-cKAR?fEweWD8k6MYm5I6B9S z?d|8u&W$MzDNHdX@q=lV3G&e2~7qm0_M>BBeYq!i;rQmv=0TAJBGAsRF~ z&Hb(89M<_+i4{jTWf$CI&lbdg_BYbcn-J{7TB2YGB(sA;_eD0lMUrr@g3Mi z=)Py{(ABJ3W}ZeX2PdFqq2bCFPm3-D?A7t5@SVYg4>e9J9-B_H(6*;*ge-YHohElI^mP6%pxWg?>2h2@b2v1c|GG!_UN117c zd#*kl$_w<=h)>jFq30o$M{6)wO6h-bfNbxwOmivq(w2BmNjIR&nA4e6Pz)LvI^)_Z&w4 z1N!Wf`Xp8LCId!b3Rbk`5Q<8^t-@ez7DQG6k?nfK_-i-RR#SJ+J0+8O;%rRf6L%^o zPYU~uY4!1-zL?!?YBJh^=WUoBOE`O>k@{y?QY{RkIr>WX@J$UWkv@5|G_Xv1eJ9 z-~@Rps4&Nuti_g`0K9*0I#<0n9)55&M?EFtSaN8Xj9!zJ*OzAen+btDJ%r@E`%$(~ z4QhlFRmCpO31+;(D4;JsXL%QR7C8Hl@ehhJNF9Mf^Ad8h^%S*`MH^6Tid|z(GsmhG z*y-o{Zd6XhJ49b}0}}d)OJ_{&@k$M1U)TLZz*Y+*KA8(< zX?bUK+efZc^%LxspW2=b<{Ut!q0ggjQ#6he%xW)so~$kDR&QqwNr|)GTxl*w-m`gE zguVNYTs_ZtG>anAfv*+~RvQ=4rWs^fRw5oO zlKMIDj@;jZaIkE*mE6V2l#{OhOOZ_6fzi4Gg?88Z^>-bs(z!bD-A#ycRJ{%Gzz|$5 z3J7M>529>Z4dvL1@vwdLJ!n&gnlinOzmo1Wvo2ILv2>>)i&XM)c%G-uzWpS3s8BWy zU)J(sirH;RS*%GFHks?NCtvZ5arAmE(uh@?{Ve{>tUI-ZGM1dny|R}$iTDB z$D{W5Q++Sk6PvuVTnZaQoj&D9u^ zR@DPm;gyj}Q2}%Lbg-&u$KmqYM=;-pZ$%<7j0$n;m zIB;==Xh(zt*?6?kAnZ)>2>K+ohA4!(ubu$qUzJ5%9`Z7;& zY{73aSAj?DBTKF8xTFvlwcQ(JXStjrt}6KDF9^m=lU*T@(as+gRSNJ~^euT&VLFu~ zseIN$2RetkoiZ*B)sT+Yu)n3F&ob0wG15p0q;ErS3RuBN!R=hdLT9BMVsRaWCtN6& z#=k-oaT*RVgbu;@g_F3Jq}`f(nw(Vg_daSb&s|Cqj)Uni5|4ej$^z>);DVP5__PYm zUqhS2+GtC$wS7z^KTzFnay}}sJz``gmma&MeyyBq^%V7}jTX;|k8QGG!i7JLprYGz zd!E_nzWX+G(rLaf!kCD^6^s`BU=q`$!)R6~yQ_St#qk3~S2ibcVp9((^a)ir($#VT zdytgMbyLWyWi%sSXX}ieLPCK#H5)Trt2N5S93eIe?u2c><%f~ZFk+o@bnQgFyI>Zo z(gZ8uJ7m*gc|TL!LFEB!<+n15ZPl$fX$`aHQWZ}n^@@(*O_$|sbVX+F+LT{X`;}mR zuUcQLOg&xKsk#H=&rf#Vj5S+x=M$=W==)oBS;1Val^eJkd*>&gWU_PzCf61u^@L{`jl7woS1MTW5PpbPVZbKm?0Vn_5 zwZ4@_`SVdXzVIw0&i857*Ysc8bbf`{3BWJ06yvWqohd>@g-am=8o=kr=kAYmm(F93 zu4%8wwP! zmUVB|o#2jTt6Ku`WvF0_I>3YI2cpkW54pV71% zlFI-*!yr2qed@_O)!(w{u7fM{30gQI3o*>${&j@y%3h_XzwZTCoS=X!UU3RHPP8f{ z1EO6zRBTOLmB^rGdw3x0>je3$E7(wo40^grw4zXeJu7BH` z1eY|Fn6W6VZ|^xG$$L8pG9x33mTZ9Yz_pMlX_KnPL9py%+gMLo=~2H#S^V5c8VHr% zcy+k;Mb(SiIG0C_jX789>*|wCi|@%BdwhKW(u%-Dv~U=^fqu3HnVQX0p|ohCpzTs` zkENH-It$0Iq}u$-@_9Y-k$Z7AaC~G*lzW(pwqXcMJI{w1{=!;nC#GN}Fv{Rsm`&<> zv)3i!A9oC*{6h-#GLJVrOu2OY*qmMW@scj-n3^k-Rukc+l%lw1U24Uif#CGPPlaoA zIjekaCwmFLb1f?3u~~|mJvV{#V~Ub(j;OYL?0qF0yxzlCK6Awq0(alKUDATJ%f=Tb zW=3F#Zxq43|MpooVH((Uz(sh{fChOB@-x@2$ghWq72)n@*JdY#KH`5`J;>YN!xnwr zq72-_8+nugSevHmL9`Fc3+BSu+@-FW3cviEs?~gE#G2Lod52qn)UDIc|re>ls_aAskUZ_=iqd5U;c*S`+-&R!m$bE&0?e;|p?O>)yJlDMU4}x*C)N{Mz z_J#J39w=Lv@*9WDodeZB1*N)Nj|*aUQnBFm1+fkHaq!$rJ5orP< zgk~h84lsZa>75KR2muihkWeI}^u9%kQbi0g1c*u%fe4|DAU%Mflq4e3B$4(CA$|{g zf8Y9@v&Zk8S?kRHeP#Iv$XX!0<$12>zOVbbuiL_WOSRSD^e9JF19FK9Xh+{P08Js3 zU$}$ZF76mK#ab}|`yp=~w}?6rhGXFkC&1RoS^C2BOWi*TocvohTLDz0C)g(GW^2wX zAod6kZ98p4&GoON3PzZ*W)qJ9Wp|MkZB6i!B%!Jv3VR4njVl%G&@-{e25M+-4(-T& zi;aHt)IA=a-`8%wClg%H0NsvH344F`chiN60P6iCU6_5sPS}RcZeu89>qibhr06%j zH<-+CPS+6nfD|2?miB8t!d6(CjsMsf3OHQ%{HcTRm%;jx`b_kG=sGWJG$syDZ?e~G zGzU)5l%(*f)W}0jxxIekhKSMghVtyun+VMk?B9^PF()E5a02tqDlA+a$2*J(+yj7H z8cm~`e28C87>c%qf(Z;XwE)@9Jq!xtHzW0@(K6VyDVHbgJ_iyr>7#IPGLi1c7qdUB2V8;alr_G9bTPXT|!@;R=O1)xzXSDYr- zGJbUgfqc|S!ahX`0blUe2$TqvJLN>+u~f5)F}1{Bi$KW zGj+;}wY`zL3R^7jqee-NfD*GTD>Q`zpI$=Q_cu>eU<0i4+M?iwil1N7wRB~CQ=Z5S z2RcyA7ls|428g8Qwi%fSiOC$lTJtzq_7KrnOv$eN6UU({MiZAc`ckjfHV7K3xYzLd z6}?ZH$bHQG;qkS?fHuj5OTkQYErPVu>En5Fx4j0t6{TrD7oWa$H*nR+KdvJOD+sR< zwL%+5J^Fw9V$1m;%420@^*@8dU-GOht$j6eR$8%~6bw3}RI=(mPPGn<73-td*bR zaQC?m|BDW=Iyj%N7- zAK<=wAHw}StPR@}DcF?WmX^&GY-S@{4~4cH0@SOl3u3_ba}1zPb|{0;hT?BssmvY- z2m5LbCCV{@0;c;!IQ(q;EP`$#$AopRW5oUN$mL^6eGbq$-8R(UAQHp4KroI(-?seJ zXU8sT$z%t_uZlJfYHy#Vx{j>Q`kS|I{9Q2Al=UfOaW=swKWv~`FbC<5E* zT;bEI9g!&Jvg|li*I9V<=?-y`%31&tRSA~m=!*k$?&3ME?(+Rn%7ho%qmf1o^EZ94 z3G6agxJkcR$1mfe^=Ljku1dgW>}@1s&`=rDwTGVHZ@uF)KCez<6veE&!&x2CC!XALxe??rRQbb5 zq`tNl6mR~%26robKbi5SPuP^9AvW$a-j~EtWG;(h|2Bx;4{lC@L6(KY5bA|O?CZpc zQ2KN7q1R}i)M?ar=CWDzB54TMIvx$3vXt(OUz1!55I13HXu(U8$;O#iuMzo@s`Ii8 zKHX>b#I_BU7-XbO&l;zxl*%^wx_{w0ZD4Jd8tQBFdH>1omB!BRqDyYuw_j*KcgQ}7 z82d`atGB4;<;vw_yh4dY%cgx7Pw2_aiez7sT$I}~898y+>`5B$iATk^$nk8xh0X?z zG=y>xeK|p5bh9V{;XqGCo`ZC~=u`X}@d3@U&huR9YN&>(AwHjzYhS`d*I`dl$NLiC zTQE^fGn}Ou?J=515BP1C)tP`mRdf;}%{TWnVgUDajxFy3rQ;(VpxY&;4D)4vSHD8h znrg`D5p;dyJgXqJDK$Oz0WH#m)$Pij%%PiSOE(h?6HBl|mUT}@8=aVfxHJ9-o!H0l z5xP%@r|Hh{z$%h}kzSvWhL>ff{F}jGrt+ha2a`vt=e8nNdUK9RXGw0UXtOr(HbQ8^ zVJdTuskI4>OBD)Bru05&p+C8o@#^ul)&Y{6P3JEPh;F$AD$Yl_Z0)gSnoZ1$!Oc>1 zY_~q^ZhrSk)vo5h5-rL`!N`H3=EL)aGDH5&l78b3@d#6iHdxGN8sU-OiT2Y4ozxzA zMp1M~KyrhCvQBE{gZXA<2<62@3;1a9ODfcj!fzNb1ih(ujN}r6DL-y{_V3IAQDxk) zv8)eB9#3C<{(ZK_G)iX5jXNmaW@0-eI76X!r;EG{VxObm=ty2~a&VM}k8;Snw1Y@t*nIDO9!$P4?$5=R`STZNipuV~s`D#{ zoS>};T$fEdW(QbyuZGO+JmxX{b{74R>;hLThoeT(WsqMK=yHY7k8v1K4Zq9@fWk_^ z#_ridt}7-WD3Ep06>v^;uYcir>;irTu66e|al4LQ^aT8n2|m0cOzy7+^|h|`Vm;d! zUz<$teH~gm!KL;6s7^f);I%mtn67ZHye5)#FE2LL_ zTWs;psm@m}5X~McfCBhF5IAQ(7{>rBM_XU9zZAWP{eU&~+|+?J)P79ulmL85m0EZ- znZet7!^DOLzk9K;mq~wrn~iE|sB53tBbsMCY88SOah>+OYcK;1<5Eg2o5U zNvg#1OASwxPSsbC{nd}wVT2Eo!uY!Kb)!EvMwDWijQG}%x`iw%Zd{$@S4#DNh)sIWv}KFc^d+ZO z^rp&2FBU4XMgTD_0429@6`pbjS+hy2YJex>7OdwzN7jAF{a6%;pRYyxJuV#C99^>4 zwP{(;QziM;Bl>j4v6pObV*>;^YB`{)$jX@yl{>%*VW18|)U!j8@IbbNYc!qXer!rPr0wHj_Sv zxB>fZ@-Rqyn`QfO%z}%ZX!hy&w)E6OamsLYlNjPushbO=$V9cl_ROgge3B!GFH2v) z@fqJ=guw)ak^G$R*4@$>4r%hU@oTbP9`oyp5(N*0?p{=Z!LVVS?)pzgLMDRRh`gyk zKsdQ|%Q^;G1RLKWd%S7Li)Hc~M@(yH!!eM;Q}epnA)=}dGC{^uQ{gG7X$zfWi8w#V6k)N4a=3J8LKy0n9;*){j z_Nel8>~bm;QF$@FvOB$fsFSI35jcrreW4_1+_CXmd$*W%<`Y#R8!-nVXLyN?*vrH$ z=c}K{DY+n|j0uh)L-uG^EoUl;^0(kA$SA618^FtU6`MkTztfSYyZD9Yb>R=6Kx$$J z!~qf-Z@4W1|Iju|tP|F!;-Wf1<|dmpUo#6N=BvvI;e>eYHvw_d>sjW$VUrTc$tB>m-p2Sf{hVTi@^PmX7Y=TV&vSK9R<>CgZ3sYsZ^3msyfzOvEQd;)^A z2<=hwwC0}e5;E|Do{E7_0PJ48{&z>`8+CTW+W#kAJwE0Vw(|0wv&$KO@z)-y5~&ZK zkmIS0Ux*APtF|+y7H6B3>~7^+C@axYGBT_)tj*?h$d`I$sK>j5d^M?;?p^0SNo_6n zYmM`Wp)!?Pt3CCMt1%Zbv>4wGF_p7$QCpg?r7~Vwk@ST}fU*TTLIxTmL9Yzed|Hm{ zy#V5lsGg#yg7GoIVH`Ksb9xa*pW85&`38YW8$nI^-JI}gA zzQz@W?lDhQ?4oz3Eh*F_qbMw766c&JX+Hc|R!~Iw>+s!S0Ub!mg~GqF&bur1yR=?y zBBVu$I{IxC>Wl$GnjEy#X z1H079+l+(H?*ebmPpIQv${jX^=$x|$lJjQ~$D}o5j*ykjEOV_=te@Y(9IYJxnYC~= z{duV{8_dYXynCA}K z3IF(HK7jTz^mZ=p!=&LJ939Vsec{nsqsy@dNs8;>pi6Ug(oKjAgg5E_Rq+bLm=na#rk9z!PQ>gc0qB58!6LKvL?^L3((;9AXfwA zb|G1V5bqbBdz(l)s1IB!+SE-4-DsG|UBE_h`)ac|yC|9yMCc)572Bhv*>PC`VaEyr ziI9uiAm=~2d+Rz}A8E8FLdHBk%u(gt)|L?4 z+AHiP<1KyVr1Or&2J0;jGH)kCQiXL7VGFF$4i@96_^cf=aXh76rCik+8 z-i>=l!y|H7gtk7Z2_L!rh)|4Lxie_fxXE!~fcXG61KOm#iAz-Ac=pGe$9DeJYY5;P z^`|KC!dG2)YzFB)EQc>V>I>4ZqhzTTz}@`iu%y;s?UX2C-P56R~VekCw5dTUsN8-Cz|1vTj8RvGIL$Z zD`)T^dS!vcz6!N{uoLtXYBzreI(xdw0JEbb>Yn-}_75v+NGPiDUC0$5nr?s9aJ% zS`#K7d~1Hv{*25(m5R1rs1O_lGf^O0l@1$dv*5>Q*8Y!L%Ntazki<2Of0V+OzsDZ= zR_DPgQ4+sDb9o7hF}gU>ceDA=eHF06ad3%}^vco|Rbs7ENr) znSgz*>xKG|l?Qne`^IS~7zV>c?Hc8(V6~`I!Zpuo++5sPGcnSI@vId)w&4@{Ydo#c zd`if1&R(a%B;m@(Uszni5TZ&6P(Wc(ZhOzF2j#Qw`g9yfYQ!rWV2m}*K3Y7?c#e@D zu4qLF#g#Y+CD7BvsC3YHYfpBsHP5szIh(3vkmYAbLTGzfW+@r<;!V3w#2lG9mf;_P z{MxfA;Y#7wL2F70cBfM+F6RZ3(>EG}`^pO3L7RjftJe?DIETO*&6_53-9}-Yi&JYq z02m0(;lQZBe_jUN&ujk36?<@i--NiPEY+;8@s4FZ zjiXjM7xlx?H0|)M$@eZ&N%rl=!Q6LzC#Q_M6AGGMQ!pA{q3@+E=01*6T?r6PE?#Q6kb&gJpO{ z(SL0M{qqo6W9_+|$=A@DDfbtz9`Js? zvPF*@?UyUI$q_SAEV1_+cM(GEwtPr?IC{EFL0Q>MEyy?jjzfcCgjP34tNV#zpZ*Kh zv0YN`Nayvi!h`Xw`rLk!b>L>Fy2=5PHC$zgDCd8PU@hX>Yn9bB^_Ar_@YPq|`n5A? z5_0K?g0XvxbSkEc#2~*8X}hL(xgj0E?ki&K}GPEwV>Pbm5;FbIM{#l^9$A6|o+ zUs3xMfAhgeW~KOEv8O3gmt8!kufacJA@jK7#;9i|a!z5H<7$wR)6Do>lpj`EU*|*{=FbC&O&%VY+?YUY4P*)^78Apo-mada%77`{uOWE;g7zUF29+z$|Fa2Ev#(o0~kd!Wpt(nkhla7>*IpOlQ+Y|orPDrS~*gN~t>p8;CjmZXQ zLIPBONb?zMa9$+j{JQ2Lo%vYG%Q?s))(q=d>zAvhzG$~EDN`QVsL&-Ausif?V+|BAh_y~8|w|7 zo23YfW;*t{8_`h`ka4#Ig>8u6$#@E;)4zAOD8*_yJj3xto@W<~++;C3uV;+66Q&?J zQ1N~;ymnf|>{-*uWnkg>6{t>${A(9cA&#SM0$%tR9;3eLWvQ;f)W~0dt4G0cZl|@mm5YWNoTordpC{P-S6`<~; zzBU*tQSQq3JDYu^K))-q%sOA*%BZCmxR`58yMOg~`15h?a-GEC@_K~vFJ zmgt{94uZcHb}YOE22n2DhjO3O{uxrpiG1Oa4&_!5xW4~{4p40VN?C$bVZ{3f#c|7}7U-GUZZ2`o6;+(-8GhqwBd3 zbt3tW!?*el`WalgNng@<0qSk-s6E&ShJBq5iR9NT^Ele3pDXLztT=)=CE9T3WduX@ zkV?ns&uqboSF&=n74YQ$m{_J>M#4Nw0XOjL>#%xahZyk}j73YGn1b}}idId zL_gmj+`xS$DKYulF+tw@)nGN^e|S)2Nz0r{$R)&=WQ;x<0+aHv(sz87b!flfRTVBx zlxH<2zL?>PUkVwKP} zxX*Bu*;*Z;&b-w0L*wRt;zhV=oEQ|>=|EexPG9|?!oPg3fj7RI^4-E09x;RzeL2zj?RaHHC3LM-5Ood;D}#z0S&P>5D23&O z@?g?IH~BW*&=Xjk&0L{VCWxpI6!n3$#ll@u9~CP2H+*&yUb$ z_foA$32j$9`RFVt+)mYj?4r=6Y*lQWdC07$Y`9SR1i>ux$gK6l8OgIk*Y23={98~Y zo~s$K`FGs=Q~wAqA~%5h(`IeaXHppM1qYE1!jeBSDIY^V<-|66Pk-T&nOgx$V>UXj z(F5-?X-aVQjS?RXru@gLU>3s@)eg5^+{Rr^eLo$a+dbS^eoMdP(wrZy^}>sx`05t} ztu_QFqlUX?!5(~Nx)&m8)~QAZUm8u|L;c6r_0`eT`tzsSufFG1pn3$d@w$mGufCSn zi@dBHVPt%zc8?ICX^|K^>pPh={duLD9xw|=){rNvE2rToXuP-$w23d8#cu>K9Jzm(4?95iyOtv*Hm3JAK}{kur7e%077HmWr2k`;)gK5-fj#JJAt(@zYf92N^Rvko3ixtR4f z&s5?1pb5z(1}iUUTq!R^l~Iicu5Y##?oF3-l<>x}(icKhMo9KppVk7E3&{m$cQQTp z8g*G59bf++9uFW;`AX_62enh?&j1gvWerF!{`SfgFoc^Q$GxxkCu@58&u74~thyAA z9J9dC-=)P+l{NamW(LxCAX!Q(@}Z#-^PeNq4R^l^Jw9AqvL zOBOSb%vVR<8KsWIE)vXYjw9x1sl%DY$13ak!P%WsROP)G?Ey-=IEhGg$RD7H*&R^b z%~Q3AXrb_Py>*RvYju+`4x$1=u!@qbLA-|GUI*w3T>(ai3N8&8v^OEvCoU`|2zC9RdZAFx< zlTfNBD)_aNCS;>LvLJNkNZdi~?t1>?ZI+pSXF+9xzIX^TkU3)sFE$sl%%3r{Q??X( z^k90{(h8L;sPVNEViosCf}E8O`J@9W4>!4}Ws0NU%=d+7W+L=|$dKQ&`fuRsM{Fg`Hk?GJbIhh-2dwt=^*GBf?fE{*pCsaMV)D16Y&nLakP zZqDM~q`L*7LH&1&o-`*XP4Tucp%!YeU{o~UoZ+!(#v#JecdTAqY=eMwb}|qRT2&1; zdb1S}%F`4P3jv+mFad0|qeOUL{9;c>Q|X2nHS#A4`+eSh%!b^4Z3`_lTL93bXpcv) z=RbA+%go*R%_Fr0Iyp|FP=hU-c%U)Ybge+8b#HKL6h`DM?fKzsuj*N;p>EcRdk2eCPl`V ztG``9p+~lp{S53&rk5hNbf>2hkaQ7NOz&FB-yd3~@C zEj$fTiQ?B$CG7!vz8T6}JEPXrIacoNP)hrK7{fEUdCC86x9AIaa+<7;)etK}d-q+D+ z@zduP`}V;Q-@#J6{AA-9=Ba@F*gG%WWu6bh^NJuxgWjt9nDL&!4<7t^Fyw}O>-cDj z@Q{m3h5M)zYRUf~HJ3i*Js6zoKBgW#8*P_&e#;_x;yQfAJC(_vh$~^qswvVPQX-us zs7sgRM6ub+Ke7qY@Hak)XKXSfJ}pv$@r6g+Pba)Cag{W;wjE^hlsh&k z3zRaPg`S{?mB?hoZV%lwP9O=IUB3<_A}iueK>D2?4cfn_qN4zb9D`~dnG|5vChFc= z0qq0s;=|QNs_mO5$q1+IoMNX*tUoYK;tr=@@Q<(^U0iJ3xOZ``(Z=z-(G}MaK3gV2 z$1qC;8-6bY_~!CuKAj(aB08cjHmBbj^H#++#kVU{-}-Y|zEeKkJ74eDu)<&F*!y?w zjw84zGZ3;O{Mi?=4!mikBr4--zFK<6`@25g*huPb1KLT>PaiHmvBfY|e)&+QJvtoH ziHXvxrEvln%YQp0@AQ}!DPMv;hrVIFiV=M1mur&pj;&T%5c=SB8u`W}^6NFZy$j=) z@O$b?ed;vdjy+tzI)xdvuN#UamT**P!Fu*@m>MrA5C$z=n>wur+%RTD!QdMyog$$`U3skDyaA(N7hJ4NlJ&?Ir<2ZE!VDVAREnG7Q)5}`kEv6`GMw> zwR53Bj5#S=#F$FtAieKHId-hhTQvcqeh!>ZJuAv8T5)!X1cd}5-`!9Fn@nQ4j%J5r z($nrNK3jR<#X3Zcu1Kw9cALOVL=s6TewVI_P8kP#Jy5g~=()NkpUZf}xc2fwueWol zxRfPM1s;U(vXpR&f@#EQ@#io}jHfc!Z`|$8se0jcFUmjH^Tabl5XjzxN__Uwcu{2{Il_Q$#;vW_#k<4N-16QomC$#NO8_Y*c7$qV}+^5ZY&-vJ1chNVToQxpiRu2g|fm?g5^UG>->zURTX2c=tghJ zm)c265AL0DKgI6j{!}5t?Uq;sA#}xetgfb{#!zMvC(&7PJ6mIH3QSGiMbEl=iSkMH z6=iW3C?P#sgXJ=jpXH${?#uEG(3FNPdHv`?(z0PDdnyk7$$&c`x9(Vt+V%#8m8_jn zYXX#aA=?j-i%)!tHbGjjOZ7D=TI~x@DDexA$7eFPLNmVSY7r-ijb68A7jbK)<^UY; zIQtHO{}R;;irW2h0;JcZ&M5sITiyq_v5VUUUwGE;8%jAmu|jc;@Ahr+bmP|K;Q|_* zY^mk#JFbdfcu1C7e1GzKlsa&YUg&i>8*ndSfA^+*(w^?yQVv9KcCtNouK!P7j8!hU zJTj4$Prxu12T8fN zgSNA7t_gZvp4%;+2*#)bKK^7=QvJ!Pjqsv%Iq-|;ha|zsh@C$G%Kcs%;596G6c+x; zw-+HM3Z5q>W#`iBzVKLUT>xc`mmYDzkx2VQ=|r@s`R zz%)!0cZgM+EVk}+C9sv)rwhh3|6`!WQ^S*37y!B0koEMXRQ^}stCn>Q z;GyBMbs0?R#If=~g7t;R6G{d)M(OiW_uP?eK-j(r54g4JlAf@6j6jCMQ7Lj&!*KD%1eonw;cQ<*AIF6|k_%`(AvDI-&y z#2u496o=!B+}M2c1sLG(>Uu;5_Y-r_^b2soH{pVLY`9Mfz_AE}Twy=@!ZWoH!2Rhy zOyxn71F*(XyqM3e|2)v(92j` z6Rt_4^F1lY=e!TgwsGp!%oom9RBfMTi#!}Q)xS{SWR;nzsB$HEt_yh-cQLA8Zq+7g zKPaQ5u*ty2+UTmB5Jz$A%zUnH{137}Kz_^!b9532ib7I7slXTq2)xIiV}pK#hNcgN zwrvg*5)npha@)8Yg>$6&&`=FZw2z<@`)CS^dt;nOZ9rHpNLR$LZ!G;`ReV}b=1Q>k z=g?0dn{A&w#isnWN{mwCz=kT|ef!WTzp^Q8ks~xbEvVQcEATw$e1C{vHmk1q|7l~&u7Vtr4-zV_Cug_wI?S}|F8DPzYDyp$@@ zs5IAKdngo$A1|3FmN>u?NNsv4r^D@(MvKuYdd(HmG~bpXl5vg7y?4ddSwHLYWzI^S zy_#8al$IMf;0`FIe_7VRp7lSjX!pc5lg{*MjU;Ix^1M-rRb=q~R^6o9S*S1+X%mRY z66oFukyei|d40ei;Lod-YM?h80Q)20>}C~e$2yRNtd zWN=2hpad@2Ck?cCKRJMA$^X0|b|ymnhrN(BTTbT7f9sVRUrn;FEk^`DJTq-$BFcou(RPjhmG$treQoBSdv9nAS5YG45Hue#x<*h_EFlFDIuAw@6DwV^FH)oqn zM-^Zyv1XeQZuVP1b<#oR!5HpkdA)786isrii;I$ndN+QA!k8|Y9U>5MkdYcby2=1iq~;98KX$5PES?%P)T&Q3f5PXl;`=R3U8Llt|yiSds*%enN?Oc zEp04oG~(=LpEF^j(`)*^=lsYL&%t9?+8P3qu4n^~>f>x!5?t`qg{Lgt=t$V{6AK2Y z_T@cqT%G#-r{9=E%p1b`OS6sjv6brbKfk^a|KF`Slt@fTvTas?-&St(c;+L9rX;3= z@RVfC9TK$991mWwO^$gu{kf7cBU$5AY5rSpNpzaNr${%u2;FM?;(b`5oqL+{G#krn zb@5vHC4M12^L=UUR$0-huztL96*Xvl~eZ>SFic#xr}H}ud%gfcdgm&7^C>bS#Jbs1V)a$$Zf@$e=> zHuRZ|M2=mlk@`K7=_6lhwc0$thrV^8f5&VfFaK-Nsqr}wp2c!@;USdiGj?biCt&)t z3OWh7YjwdQsMTR;e7j-TC!v>_^>~u_oO;3sX zjpR1tOE5N*3*!3cG>Z3i1QOG(2&ZHedf&564#ePm;k}*MN12d0S;>Gh&Y4HMH z_2D$Xp*FSv;cSILe`=IEqtQajGLxxS_Bzrs1Qa?RzO^PAH>qU$wsaLZ2gTqe4vB&G zoc~l>``1bW&?3&*I+OwXmj7H`OX6Al04%O{Y_60ZG)LhMM7p!$?~vuskq%A zrUWA$@L1XR8j_K^Y-F1n3Qb#%lEq3ew8vMa zEzrNQ3lRBCjCP+0RJDGR{i?Q5v}q(D>ZqT!qhIqunm>5sXG*c8bq{E?+;^l4Fnvfc?_-Q;e_7I8OV}?@NZrQV0Kq7K+%ki)J8A1;?FGJ#O8yLhB4&F zXi|N#p^2r^DT&;}zTsR#1Z(95MW}T2K1~~)j1*K0_7n1B|E>E>^4U9PBkJPJvkfC? z_l(oNYH~*Jobp}DO3vb4Je7eoy+q|osryafR1H+%MaNdpAx?z_1_sjKkPjFVMZ*`J_s75Am^yG}6_sYN zHu_ryf*+5aV%D`5jY-dNLieOrKnv3qv6IDM$E2<6auwJP>D9YgM-7i~$5}I#JB=jM zZ#N4`^ojt6cd|zFA#AAm)2abul16-(cM&}c0moXCj_Vw2GP5Q143&~P3S`dbKVE%{ z*VRodG3O&PM);NwlyzK7)mLPUvbB`s4ywGm3LW>lT%!9*6MJ0T(;0hNTf`c)<96+Id6ULgbj8MV4UN%ft1ksvf3H8drm&K37766A=4 zkT}xNcV*bF*>5bXFaN(JOtfi4gMTZ9_%mv#yg~sZT54*b0#=dAY1P05J+LbUAJ)AreEqNIWZL=%0%)+MP~}YhfrzdELfa$3|Y? zts+*&P#z_@#~v5gSZGjtglHSQ^nuH3J^ z9kivpb#Ad1d1VXsrn!5)@A23+scVJX9YA?$`MyDEnBbnJvWo9BtI@L~sG1>Y^G24! zGa1$nDR-)O>{5iF4Tw2eyW>-b*kbLV$tN z+2S*9H_+w{PVMuH*S?nKa<@yQK)-WWav<6Zvr5dncw#xi9^TCj5 zkv?z(8lPM*3Sh}%|hl*Wq6uGg}YDY#@9~gzMoBmQ)U&vhiu=X*8 zUbGMQE^7M`a`71i+TfiC>sWFSA$w}RQawa*ksX$*)Ky`YRTg336sMA<*M)boeE3

SLq$|`1`5`54LI1>xScyoI|`5>@wj#c&N596b^d969GDT)YzTZp?nAR+8UNE{ zrJrr`wHN+&VIQ5D_=>GbbPxxY48L8CmAS4fXkk_=f6}I?it2#p)h`RC5tN?kwQ2@r zD{B}uyO_fnizC?@5(Q_|B;xga@dAds5`q>9f_(M)eaW5)<*YG#uUpjKCLfQ-{X}=X zzI_4WwDh&SSS4daAa>-->6}^(mIF#mRuS+++LTp-)NU}yOQ_T+aW*P7WJ(qsrMubA zRI2m-CWhOomhtO#+lh}jQqVbO&eJB;F04z-xLD`d+LYvizyGy{qYk)Vv-u+uKN|L? zyU)5yv2wU3%j419?jo?V*K%>*Np>gtTNzL1tVt=`AJy?Hw@K-p7nOU9)}ssv$B7J0 zG0byYyd~z-in5XR@WiZG)`gcVX`;ki9o|JtVed6~lkh1F%fqi&!>p-!iV$Pi;O_Z8 z?RGl8JF$gMYQ2(P9c!kUsd%u9JNv(DlM?>qCM_gO+LFv;>Psv5hFQZz*85QFGw9cpNb^HuMG;`+irU5Js2cdwk)HX~M z*NSIvY#-w7L~;~&dQ!OYNgD<#xT>qbZD{2L=tQi=06&OAbkTK_O+pr!zu+K(V_-Uv z9PTI1Ru$EdAB`n#*)Y+ujW$fT&`t{LW~BXN)<`rNn`6nkUQhu{i+z!Mq7Fbai)5P@ zlj5xFv4QJ1LOTrJxVTm(icO6v+?r%Wq*s-UJ{ygTQ~*+_t@ZmrtvU-_U$!q5jRCkQ zbitL?Kcf{@wZGRcQK?a}Coaxik}R`js$_W?+<8aX+oIoPU2W~39#eo?1TGM0k%Z0W zuy#EIyTH5UmbxNqmnB5KCC{rF+->x7hRV29!LzB7mQB7{rwjB5x}GgKjM6MPSF`Xn zZQ{BPz+(~T?RIk1Hs>s>E@5^+Jp?%}L60g5UZ50L>HkWp!it6Q*%?~qJD~_X{#fN9kI0v&Sekp+ z8bXjB!0Y26=RF$fSy5Bd_2IVLc7~(cN5%RrgVPZOSnpQ!XE};5Y)d@~+~^2qyHMGd zdX7J-8*f&rwNc-YS!P^`Jd{8%z>Puk`A-Q6ZFZ$g)>-<5?pJuxA&1a>d%JUry?WNA z{8ELun%TRJvMSkHiF)x`R0k@qjAN2)JMW=|7?Oy~QCH-RBkyZ4928UPxR4*9x>bPH zSW=K#;hcP0U0Z*v0~lp8mKPUFo#!(?xQnx8HWhjaTW2{MLra`94>5)C{zw!Z560uX ze`XQTI$l{^>?@4LwPj1&QwS#Fgie)u`v_b(lS7WOT>tu^#;f)^F73#u_+-g+^sy%^vZ^BG3MJ@cbs|DZVZcS@~ z3oH@15Ja91w=oO$>nB>)NZ(F13yNV%$#cat(kUN47y>0d9l7Jfw~7Fg!9Sp@>e~-Q zZVwgc{$7Dk`*%)Oov^4IV{-F_UETl+lRJgev^qi$t50GP}%qR7Sr1_p{1o1E#fx!Xd~fvzGWsOZoZFv!c^;b{!X= z=)FY^KX$ds_c&2Kf03Q##~^J9!1=U24A#nQ*Mk}P6Y0CRAC?s2;_U6SM-MnopgC^a z1;O2J)^7Z*lk!DBJ)?c$@j=IK-k>CCr)qUHz!HIn+EEr~RJj6jv7>3LokhW*4651a z>IVjGwOcj8`zuHo)&GU(6R`0FN6aDxbXusfvYUDz7s~48_lZbn1^Q~U^mzALb$VW< z(aJ7rDd=w@;Ncg7atRh@*OKp~$culzn6W~dsjhNY@4;MThtZVi*r2$w3)E@7c*Cx% z{iMWKP_154pJ3J{$K!|v(E2FImo;ybg&Cp_5R~h!V?60aUyYa2|Gi-l-bPSBT~$3x zrM_>HF>g(juIF4ol0Wx_$D3Jpt*cO8$Ud*e%=Uee#>q?@3%AKYCp&>6J-XT5+@x$8;^b1`q{Qb>TF;m`D4g5r8+aH zkJZ&RIL_cd2n2=6l&Z>mer4vxSeLe-4><-!OZ+Sfs*b(qb}4rB3>z7j(^e>#I|HZi z`!>YIJ~9Pog0Le7_}9uf7lI*muqKDNue`N}AQPpTXFvuylz&yPP71i~(PFY?OH%08 z`?X>igMpxV(b&{XP5a(FJJzha-aN^-zXC1jT(sXiM2T^tX2By+TZMYO-K^lUp(4y6 zgtZ3xa|Xy~@dh+sW4Lm!NXoD2Uk}8-g0SSE2ZSwM7zk;#V4PEzia294pErKRm4%_V zcL(ZnkL7!UExfGJ_Z*@1Z^mNPw{tUfo229dQ_yYYX?BuijrT3=&GtybTb?A^+Yk-S zuBM3O<5i80y@pI_+|B}nEVf=cX*S;`8t)*L)W!@%+P4H62gbAx5tBRY$VueI6EvlP zn1vCd&Dc;<&~=2wdPZ6pSIWuR#r2G52#y`P9x|jBVj2u==F)Bm&)RGkM@h`BbAK4r z?vwsts0jQl?@(7GdsuD|e||o=9<- zNiy#xXAkyZpTqIV?Xwq3V(Goo#B;FU7&2SR)U%a}T8!5WRfLY+ym~nn7-ApJw?kfS)zds1dI(dyB} zVy-c+VtrY8B}<2`Q@r+de4;!Xy~Q20>O)dhRn7epj$a{j)w#V5UX?`kSkUp;_rP@? zSFO>yZ8+5?ZG4aE#@hybDTT37ewia2wX%6>@nXezj;ROUZ!TB<8 zu1BUM`~At7SU19mXj-n>BuInca;$70xs@Fc z%8WV+C-uieVt?jm!YC<*f}F!pJh7z$3ldn6x63T()M{d`kJqID`XF7z_xk3q5)uwq z=lanL&TdOIof8x8lW*HGGNgb*?Gv<@k{Jy9s64K4&n_;YX+PO-073|Kzr|Gj2-@Pl z@Nlx4Ktr8xR}G(DLIlD{+HP*bd~Afk_xQbwp%c+~p`>Q?T>7D$X)Oa7|Gi(XhQ*2X z!etL0iYrOJKg)}?7-&0-*VWT``zsUMWMiVmghk`_Mjf8N>gSGx>{wHs20axi&Th38 zOxP~0XWMu|^S#~e!*30OB{oNLB0>aHbRFvIG@VUU-gE|rhMY7$TA!5{rS3${U{YFM&~mk6j5`Zt3YOF*MnMy0YzFt5q1&TxB0$OT|0f6<7ES)wdEO6+CSfho{#fdELHLuL99(NYTcKzZ%wj&xu?IFLP#}IH+Qr9NEU5)QcffsKcjM~ZdM*3y3)h|5P81l zCvyue%b`_Bt$cbF37KodKJVQBOP49Gamjz)5G2^*D-lb$Qp4)UTzql`TFQ98@}mY@ zO*>WV2aLQFH>EQjYVFSIorU%0@iY6Z+NQnkdE^)C{Zdta#iQ_-6Dy?z>7bUG&mF3V zZoTL#Ft~%abTkk>WT2HLsW*6q*T^V{@}GCV2}dE9m$P#YZoKs+G1JOV3z4kM1@9>r8 z&g)gL-9Af<)Y;Ut2yS(`-ujH3FF}(M7Xhjz*T5Azz zrda)4&|FxI1LdkCUwD?(zVP&BHzqUDpgy<@OnZ_&FyIe-kP|oEM)2%~b#zTlBRk;5 zRBH3?exq*gV9~ywrlzSRgdc0;N7hKe>D89w!LMrsokuKeZ0ny62G2aBEtgj)Za)8) z_XcJUK{@92toM0`(r>PklkRAMVOuMdIQYHe+6$-Edq=^ntt%n01lC(@{Q1VmckCd2 z53xQlh^S*ybQEq8^kVb+J$f=pPS|ZucZ36HJxe>1dik{LCH^r7ymczdJI4WhvfnTA zF0;zucFJcjbtf~C6t7G4qq#W!yT87*%AM96yQFLQyEyD*3*)L}T`WDaBTd2MNv3yv zC2P%>ef?OL3b*UwcB&7Yj1J$hbDay=$ST7L-l6uRw{9Os1RaBsu%)4cPAf7Nzqfa1C(} z_wdlA3i{L4##0Dz3-R*-m<&0HDRpwW&D>#PD#igW8X_TqvT+^M>fJFn>Jz8>6m4?z z$+*kr?ypX*{cDhK4lVUm7b&(cwNKv*e@^Zdve0BLQ!HTb*@qvPUeAz2_s>{OT`=V( zD2D5~J7jrO0-Rn=+64P`*EJ!P7qY*1`gv#hI$nKN>yz;0oum;m#}2Fny1o%!REqRG zxcyL}P18$ZpxEXy@&2k%f^CG)CqIdojmFWjyB**x5@rjbraW$tM?15N>dWo}==6T4*cU^$DP z56U3bUo|9(*%c_QPIbpqJf?Whh_IG{AVE{pLQq`!QqEbQu*(|iVdiL(MBEGJ^1~jd z6s4@Lovt(ihf!~E9@IMJya7M?cnQ%=BiGS3Rq^@&ey39KooshEP?=C@0^4VcfJT|lJ}O2OYb3$0PtqQ?H5X)( z0xC%;L`VQhA3wjJW}bXuuvje;8w^}fS1!fvPD(@`^6|lKzrr_fEA!6gmiZDY9XRCgk3pqudezt%!6%*p+W>? z-r)#L>{DGY)%Kqz6aLBLQw&giZR)WcmW3=~4WAkp!vw-{rg$-ueEEfH@@dR7egvIh4* z>WAuigIl~rc_aQkR&>u_m+xuVO_5Rq!z6C>5WO8#mI7;qBJ%A4La5BsEv(^Ip*v&x zeOmqpxCbGvYJvufnF&yV3ApgAO_=^tyjHX7^hhYAX7t@0ofh;9;z-mCR~+&JzN*Fn z>su7WHlDQ6KMW$re~GNzy`ieG`07~6%L3LJG6&q%OMfr3eiBucP?~sOR`;@P0nEwn zzHPd$+p)I+5u7+tIi_o~=N0dbX=8rbtGzm1SLoEhA^3qr{B~LPq=xf-Ur&V~`@QJ_ zUJhc`_mzzK46`3zoH93iK)N6GLk*=`nHKc}BMBGu>|eU~!CHurd#>;6J7<0EN(S*~ zupa_f$n+E_wDJJ95o#o7{Scps(|kS z!B-owql?#8=O*iKtNlUhL;Pz{Vdu$O^J~(awIdjnOYB>q+Fj{r)(iGv9}YWnAr=j7 zkupb_{l+?Y`6Zv-6!3)z(&aMM5j_| zf7gt?h)j}ejpAw3hm&$3q$C>xyScGohZhD&27>@745IJ6td@e20Hr!Xg+{}(wREoh z+)d|98gV3QXlSLKv;*uh6Fn`ewq=Tz*Ixe^rNAbV!4+7}As^|#RMI^MwEUd3%&nQ7 zCiILMo0ezQxcQ|oQ6drkBjd-4L))}&l2*l9P?nmvd%CHXL7tntmO-wguH`-Ju6ZMk zsr%2p6)e=#b7JlxH=N?k+r`RvNM(2hzrS^H<+!x`Psu2E(XJ~@dkHZkRQQsRJyFyX zX-#}zV)=TYIG$*cYvE*(;@IBi-v00LW>I9~O8G7JZZjZ&Ex#UH&9;ndQO2~JuwBSw zvabS~v{;6dI;qv>E}&dj>~5AB85`lv1amkcO8CJsi$+FwfZ6j}H{-<{b>SiGx2Hw_ zL_7z@kK_D7BUtCENc2s#i$!nut_p zKIsG(^+A^yDVNOz^n1;!YQQ~xZ*mQpP#x(bbhYEh2BQQW&jy3r-z)24wYqIwS+Lwf zl;=E+k{NEkMtbyBK=zL(4-=egWrUs6eQS^x3br0XS*w$lLdSob{Lm|$c%Pu?>C>$m zDsA`6qwMRM1?f{^aS{+LSSXAVlDb2kSbqDnBY$nJQyf07Q~5F~3Cz?lKd5m|pSSC- zlw5ejV{gls1Ls;|E0F-@D)x1%k5t| zLq{;yEeYt0Ap1(=DEjPl=aWPW*Vkwx=?nLdAcWN7_x<&x1gTI;HL140nc<}&dVjc+ zU4K;74II2~ibR&7NwEcCqZRwU$+PapK z#{!*TlVMX}uO66LY2~`~Z(rIx#1p;n2z|PrE5R|@&i9AfFo;RxY-_YV3+!!?SQ0?* z1G*>64%qj>8K*h>S(9TUsOT4CJJ`~(I%(xVuuK03|4gebx3aNZ=*@j+mqkBd82OwX zpLjqx3N}lf1y!b8KJnzLgk%5hrA*tjP0mJ~v!Y%cRPPOO_9@nqQb`HtKA@VK-w%K>Bps6WP9|146ZZ=|cq+CO**r@Pm zyvW63`*p3Lbj34I0;~0kse-lx&vQ16e{cf3b*Aa&k3^ueU*UF8j%ICcs4RhEk9RI} zwpHNH2tf^W>Eupf-K{E$r?+B<`*Do@F@0p)-jTIG%X}ZtkB;cAD$k3)wsHNEx~3zuwYN$odRpTMN*5+E7-4d7y<4v z?yK57Mb>b808k85MnzB>1U|;K>_J~<4<(jf!Lc53c~L=2SDQ{x1pEYG&*Z!W*^9Ed zo7$a4+vP(`7I~)x+%rGl>;?WZR(h>|{0d1s;5cS%)yyD9xArN>jyZ&g93lb2JA>i(JL!lV3U|vTw!?S5orefB z>e+%1!aU?kS=ZZ?amft=DNTyyzS%RkRu?tMqV}+3jr{>-%!4bkx(!)P{EzUWx@0vX zZwGJr73%e_c?FZwqL*#HDurO3BEb1-51W&cW-wn;x7aVKnexe5i*NrZiHDv2d4>EJKSVWl z0M+s*)KPy=sqiJrwLGaRzoq>M0P_L{XUAa~^_Ci{eljEp( z>Zn6J5q*SFdP>;OV5}^dDG+=<-iW@>ceH8*dEFTGpuLhFGTg3N z>-|{Tluz*4gZ8v6kr`)jj@1mDa(2FfV_}$TNmmy+Sb6tXq41d6O}mdd{`||48IS`U zE7o*9&O5`Q3b#0_mA8-+mi=b&kbgiZ{BfV-Fy6ZQAd>0lap}pE`3tGiHb}YW;uHq^ z;D(E@d6D9n65VRrdUg3}l&C7jqDA9ar^dW>fs$40bWL!!Zg{Ay^}`{#{eP~Ya}F(> zIgzeFEmSI$YO67ZLQ6`t6vH5#<5)3FABp4oiKn&q1%?}$K8-ol6f~(~**0od$N7~c z3OlrcI1sgW9>Pk)v{|wspq4WCPvGSQxV=%uw*>SEaW@2UntTMtn;EYSCPHqZV0-50oMuBNQtH8BNuLOGk9{xh!wCd}5*e;OT^7fs^gf@% zv|Zf*E22));P!$73;@!X(YW8iewZ!r>tpXus%`3k-Sjv>4**-ud!IF5Px|=vL(jmJ zi9xm{Qu)C*ytEIT3xz^ODWltU6bz43Pu__^?#_8}OR8n8w(|sA5vk)p z`x-N%h}+4`Df%#1Gy~^P03^=denSyYsY_~7XB!(fRnnoB1mJe>*}=^+2d3MA_;gJ^ z;KLYBZ9;R!n`-)-3^9ykTzo@hTw1x??50mbLEmLCtDK>Y36L6_+;+IVszIt&H}Y*u z8kW8pl`GuDmlt~w0MepxfZxQ1Kh#o<9Eo8T#!q5J(X!8QFIvP03SRwXnF`wr++|qq z*YuG_Ln#)0&sM?J|eFGvP1Hx5uL3+rzWgp-h~2#BEAmh6BoqVBy>e zgo_JC#^8|qWHg-BNP%;)LNeboou*#qa4OWh7;rJI1s{kgbEa)vnHkXPX2{(i0GM!h z%zc(uAAyKLcYhW~XxK95XsX6eW7;ORL^(>972CC#MK}PCA5~#0IcL{NfbklKZ0;$aTp+hsr}8C;CyrVwT6- zdc_jESJb>LLXbTsmo)E7g}=(TuqjS_!I*869(p39*z?rZ_IZw#Ik9A-<8YLIFN>pf z4+w2l1LsbICG8L0DM8hw7AL0KWio@$yGd#b$uJ*|pKSMRDTt;F7Q~Y;`VJ74+^P4{ zk^KbN%(rj-J1+BSa>`BSfOBSa(@)xEta%zueEKe1zTFv{#AM+TL$P~J9s$bjQHT0M z{P@&%*QIKzxRV`*R-hE#D!Yi2KUAi5;Nb;%L@_Ef2S;y2w-Wy(&M&zucbT&*Y zR*Dmd$4_=^Bxw~`Xh|wxc=?#V?&v&N3_IU&qc}e9)Si-JXF z$xsoi0pP?aoE6N1fE|k7#y@V$K=bWJ?pJ|R_M5=D4F500gs(zE{AS*K?UblEjiN?0k}Iy*5W4o5Ag-;^VJ?xV$s^A1ea;&*)SZF&p_1SW61_&J)y3Kg|5w$ z&t$Za*fxf2T5`+&5z7gLfUni;b$J?OC;A+VkPx*4Sg{%`97O9CpfLZi+>dm=b{E{9 zr9Ykj)NNk7UJ5y!3Mq7de2GsRN)5AnJ4O+Lwq~W zJbkC%^hfdTUWk`H-re2T1n#0po@%;jT_@-bRlIx2)g&>-kG1GZRA=rn)Sxo(-H9)Q zs+du--PbqwQN5SjJp)k*+xDehV3(OtO$d8UFS5W6$PC@}yzEMp7!W#1guvs7Dj~#u z;Y3@)rrK=V}Fbe_^>4UkKqs%XR|WZHc%E}-~9S|VsT5cUx_1f z^?OggyzxaI$TP>NwPicRPm#F814p)Q6c86M-dnpl$E1~q*OYtrp&BWek^Sjy&*jh~&}$Ht)Sq+D*9o|%?htm70N4IenNaM1k4aB8qlqeT)tP%j1G5)9G>dypImeENb(?hW2v8WQ2s8pkH5edpa$-8W^Ht zq#dXBZlv>Ge$c*LWQ2OzmTK%~V?!{iQSKv8_%a`rT0bqJ7rO|VrV-49<*k*4T+&vv zC6#RsWCU9H7~X#{Ql41c9J+Ee_ zLHoiks#XHl3P31U5Y&nT+?Ze#F^<8poc@OMe@0!lw>K znjHYeR_@R~@$B@5a~6cY{rZkoU`5~fCJd}s3pT9IdI$A*XI_%OYXF+rE>%xxB4>$jNY`n9|j8Y z#~kPK&4zt|9C5~1m*LPj>t;j;VX%gE1pfXQ(^$I-Pl0HB+inGaJ zRMvB(<@L!v58T5mvr59EJZ@92!~YAWBr^Qv``-YSR=zUL?;DdlxUq>QeR6=Kf_K5R z@v(y$|HH~A&aqECKY{UW5&j-~CvOM12+1w7fGaL~W(Cd&j7;W=$iI$y17F8+;K>|@{XPdxEYfYvPoko?pC?U`ZdZmbppOA^o| z#fHBn9wI*0K<0@9xG;v0@IsKp%L1HHKXD@G+%V(rs>->|40&$67?!)Y1G6y%`6?CS z{SI>eZdSEXI_c0J>BXo^MxXKtW*=bOB=_#|u+jj>Z4x{LLO{ksTgIkfX0e;eBeMX8A5Lucz#PPv)tYS2 zwkH;I3>%)Ydhqyn$RT_8qx3cJVNKPA*3Ch%atxIP2Z?H~>y2isO?Rapbiw<1 zU80R?vluf&LU?EL7vV&XGO-#%J~Qj?!%-Eg#I!vDMZ|o# zbnwr{L0K^f1>pz&im_Sk{SH)Df~V?mchJ$IkKdw=`?L%&iyc=gTu{+gwQPqtn8NJM41J$O&}Hm%nr$F8JAi3P_1R`(^i(w) zN)iCcgQRRoD%6dY(Si9H@UzAm-i7G`%1q-}s38kN%T6uRE@gB}kT-uurJ2%0unAnn zVJ!jAC94`1tu27x2?$2e{jYK0#VbsC7iBA|r#kS|UQmE6D!v++(nl~jl2};bs3dZE zZt$AFc#YEXinYn+hy_GtvLU@bSdno)`6%=Jc^O2!?^GCe-x;wy9Rby=7G^29 z18h~l%vW(5Y8lE0qAAAnHSRvQS|=h)3E1M!MR6jfu}G`i&ydwiCQ6|;I9g$TcvKuH zvLp%@3fU5ncWvxj?G-kD+zmqcUTl*D<|e9PS7W|!zZ>#~=%#MGLtVAG`I?!VHQ5pb zGT**{(6L`wM9z_@gZ)i#l}|kDE%`!kYNRkOTWYW2j9=OAq+)kebo-bLx7#JTND~K~ zYqBiy-5g&xxKA_hhmCLN6du!$EUQ*u8!Urr>sQOz*LvJ(8!Tyl!m2)!VUZ!$JLZTQ zD7{6oD1Dqw(C;ZtK~n8J!~-894Y3k=frV~K#LTIOQsf8R9XoVl$TQCil~Ydu??32< z6!q$q#=Kx#SjD|C)F|ei4BWUHcyQjk-ghxRB}pW#!s1N*sV ze6y>iIj2;t%}(8?2Wat$)turp`xraaGreVAJD{19a;AqbTCz_2gm1&8;lP5{L;07M zRk}i0j!$x&YQ5#se3kMn!!&DMM=p8Yd^Ua0;T^s>R#ooL5?cZORsHznS%uL z6v6c5J&Url#;Hm}frUBu2bJu6bqn(?u2&rE-}L#GteV8|LL^SS*kyoKtnxL6uRSdWoP>V@$XxYO)R50Nd&VcGgG6gR8z8Kof?q-#9m5Bn{ zi44f$d56)lqRq9L_jzy^wkpSfHRSJ1Zgn0jMKVkl*LcgCv?e{&+0+Ydp2e3R zw2>!EBlrz`EaT_TTo1x3Tay{e#lg1si#iT&fO3Jx``MaB{cTJon{D}odQ&3*H0SIe zll4O6><2WyDctDu76iXTGH~2NI!4Lfu0TJmci+_Yg7>WZv(uXDjx}+e!RO_??$KWc zjby-~9VZ;${8y|-WbrGo4A=ONvaJVy1kZ(;me)Z}ad{F`iArs!tZVu*lQ`5p$ zQ@{aP8W{I}nrq?fy9Se)&CVk+=3pnHdhNwSQ|})Cn z-#PL4by9SV8ee;n-|*&o*+hyc;|Ym{1)hCm`uyHx!00}LHpss+T!pzh2S$jB=4h9J zMN(bMU?IvLQgo%9zf+Ywo#n&`60DZd9lTH)U#2fI+flanHPV)#drD8qZl0F$#MkOx znw_F;3X@xRyPmE)0o~%o{Wb8c%lxVVdgpng9eSOC&&wSiTcbPQho~D~ya2K?F^I&L7_?xy9Bf$8%%4nx5Ht4id zl&Rwfnt1&~AC1h8rbe@7XthyV`VerKqUv#+zt{P=;dAW5^d}s{fhH5?Yt@IQtHxD{r?@^h4s_wCEI*o*ZkEY`@>g%ck=^ zx|Zs3K`%xwo41NJUFj9DIr;KXFqUFZwrCMOSkxiu@Q^Kc2wT;Dk@Y$$l!ZcTtBNQd ztCa4sjwwOTVWeX3gqL;aekhj8edgLEvaENQ$#avB_jA(1YsUyP=}M-cT;`=m zcjbETybB)9&7wBZ!Qo__YwAto`~_hclMw|uHQIclNQs!e!*!#3!YH> zF*DCNS1_6#%^Z%cezIjytzEgDd74E_sZJ53gn(EB~Wp$y?9Wsud zuoN&&@qPGGcbH;JZavepY(t1^H+gB6uAmRf%Fb9Qom@Rx;-q!;x5+%O6=>t0q7K`I zDJLUQJ&M`B5}ONnsH(=PKan;CN*2{q38^RX=LTZ+{RDIe)16_-t~wO6Pdw7dhF!QI z*5q$=Ef99RoW#Yhi>IU#j|Yynf^}0SBBq*@l>OFHmH1fMH%c7v2xEdXiL-b4UOvG& z^*{YJ{@n2NT}>6Uhak5jKQX?^|G7L%`5gewr1xljKmu+TT7B0oLNl%%mk1Y-3y|cf z#d3^GIl%x4<5%qbmSe_BZ~jOI9t}q+Iy=&eIZl-slMMI7h+l|L=NfwNJk^2-y0`;z z!)8^uw9)DD)t#9b1|7`%dxB?S1&o<(5lJ5~97uz(j4oMM&VjI}%b3kB)OGM?&@xD7 z5OaxlL0WL&15A8Dhr~((Y}&E|QZ-{({)6}72ajuh9*p7nH#Q{2Z&4eF^N)teHYGmA?}SXJKZOot)g>kcU;^r`%p3fm5R?=j|hW{NnB zmX@kPcz@CrE@(Ik9ASh;U6TeGSFf$(adov!U!3Dh@9p^8n^XtH=*6JCaox>#d%^OU zAZDAeaNprGU6RHM*xnVTiedf(4Z7)>yT%+v_%3i3)dws_AKOjCa>GOxBV6Bbe}A^b z(f7n`^h9~DL4@G5MU!yOKbGO#teLx4jzPGTcT|9}9oYlz?hm|sy;_Wx3 zdP$s9Yygy7GE6ajlYAm^U#(2ClBo=*Ya-lb7)D72;jm`TNvENr(c1Vr5 zR=S17g5uwWRTB|Q`~0}_wL@Aiy{Y>KGtzS4%imJ^^gfwqO->0jdd#>LP}u%Hyl-NSZ>uimzCFozA%&g=K& z`vsS@q!-RPyNqe$@W`Q|rs@jEw@_}gg|2fJ$0nx>X(?=OfC(|b8 z#C;{G?9N2I{_CXbIfoKvMEwUj#?x^=Zs}yHPrb##KRx2&cTHAo7$H)-S?P)m$)_lu z%h?-T!8mD2FyChCMr*biCuo>l%GwmWY?bL1G-AI?OLn&UKYjayi@^b#KX;N?b6{)3 zj2nB2Rmqzg_e?}K7L@f7MUq?6IVk=WBYkB}cBf|}+U2sVG79)R#DdOg2P6L>1U zV-OtSGcyB<%P7n9n@4L23}T#Uo*G*^abHum$y%;b+n$h=DCB`N1J8Q_>nMRwJdb+8 zn&vqnEQGTR>RKnVe8~H*h)0ZYoPab||7CV>8-SpMlW6edkLwNTWxW&o#k#6_C;ok9GK!_PqS;Q z7?FnUL(9H?lWr20wOcoE6WcOo^vBJtu}W{B^%T!Zo9f|<&9xQuZ|@28IN$ot=WN>` zpu;p(M(u^gy<#Kc@!*G{%001;_V{ikJvTj5_2NA*>1iP|*PN(U4N*ge4+1m!C&!TY z*qB3%%HEw>-t)}?0=hOQ{vuz_QrftoXN}Kde^5;k9}GlguX-dGSR8KBsSZ6cI6G+S zhoDLe4cE9ukjGS6*n|+Q5U9w!X`G1GJJ=$_8eB@&l*rxPp4lQguojXADmGh9be}PB zH!y6?-hmuVT3Gbjvc`KP zgBu~R`+QCR)9IFs(Xsw9vzIE1G7%4ct*MQj_PJ8VI8#aF`_EjXEmiJD@CeEusAj zqQjem+ca7)FN*HOGWeJPp3wtu{KU&IAHc9~) zW?XezK`r$jl$k#BDndj_ZD$&@N>H+6845F#^q-p!tAQFpl7QretP$_z1NRuqn;VxD zsCl6YJ&M!1&?w7W_~gYFDIgDoN?eH~^Kgk%aM9VDnNf$?)EqC#q4f-yN}rT}jb8P_ zsm|mS>o?@=Wr+Y0K*`*dTs)t*bC{!1{?>(}~Bc zcKw?NURt;kt~qJ)>IF0M-nyT#!wHIYsr!kKUiM|WQ|SeJYmVM8p=$YvSaoK&*6LMO zvX<1_9cVO7=F_{AK5HcpV7sH2?~s2=AEwAU2>;&6uBl&8B_?*VYNo7He=e8V8Bc*8 zQ`icR8nLh(Rv?0vpl=Ns`;CbzZGU0fdQo44z*+851h8WMN^=VvFE00h2*g=}ptEA& zYG{~O+>p>u^Q8S8Sv<#fh#3|dDePjy8Yc6BhK2nt!QK4WW>31uFZxC#&BT0Pw{G+x z`@lqR+^?@RKUM)%YFYD8AILY<74Jo~(WH zEn2xx?PB^`u8tEsJ+6S!={LS_bnZs*NBB1g&+3b4s{3^?)djbROgA$z(%`UGpI@G^ z^kI6F3={E-A6JkKxuu3S2kA2D=t+N{w$1qDvcCp~sSVmV|Mf+9>!wjA;cNt>*|Vc} zQM{c>K$f>g_^Gc&k{1kBJ74xrUr5{ zEcku@{?bm+^3!);Q*_uIgd!l2J;z7;pX1$1DKjJ+B{*pm}(K zJ6e1qN{oH3W~Wc%ytE&9+>H9;@tEuDxjOy0vLM1pZ{V?vQEH@vO?JQNIoSafW{5~i89pl=tmZ%&-kFBe-JjQi$AI|%$(Q=*1ddp@pkihO*}b);6+`kB4M{b%ut zu;sMt0rqbOHk7guLZBA4y{jd4ubsU9JzEZ(vH5@Is?1}G*0=qOZ18(*V*C%EQ8!V; zU-?gupW@d42>y)+(9lmjj|=XA_1YbOf~}QadC$*+#r>~y22gDOo5Z4~n>5R(3bF}> z@}GDfGXBmY{>~!)&LaLd&LVtgD3-fWb?rB~2OC*SNlkhMBd8n8OLmQ~&<+#tEUDts zRpn>3!I_p6-w1yhn)J^4EuWZcDr!q1$u3*X4#sYtn`8=NXgE7k<#6QGubXa22LrPoBC#fMc*)R6IKF-Y>gnB|uj3a*?+yrvVn<@GvN9!|;L z=|aIFX;Wf{Noo*O|oer=2S&h*ZuRAdA?e~x(&LRFkokJ)UKFVBnL>S{;M@D?_IlV2+2`h5! zE`IHdXi}}csWa+doB!mk@1a1~!&A>IqwVN&jj_^uYWU>uUh`UB`X3g=YdSWM31jl@a z|H6{bj9Y{I>LB_*lwbo#cfKYWl;iStid^0SS+P{ zo*J1;4W9}e7gpnh70!xB(#R+M9zMV4^kl!%_;Ns8^mi=)%`j~p*~=p!pp z-#SqEq~9XQ@_|=kE9>|PAn_uAP4;6>8a=J3R)>nDF#^{r_wEk?wOefKx5OL-jPQ1c z?I<>_%o3~U^m87i9ZL6G?*3op(H-x==9X35=FYisU?<2wQH!{=e$1>W0W%>2P8^As zi7V_lwFNN&30?QxPdvZdk8^yn?<3{8x5967e{#XFOZp!Fu0i^L|0~K}%-Oj38jx`* zXw`Pm0lNnPZ5lZ|ui5M7W54VWVPuP{xla z_$Tw??gg@ic%(teZ}T=W#njLvy!JT+BaMe%N;M+->ACvI>KQH5bmwwm3sX>r)-Pkf zU#ZY-Ds#@uj}e&l)SSPHkN=vNi%@*2a|YseaY~!_02?)WpP}G!qN+=Sf7j24la>jl zj&H9W*ju>3yh6{Tt;5nl!ms(%Cmx)EsOajM^g<%9Fp$&_+aa)G& zYzP@-8WzI4KaQwetf=0)TwFXS>M)G(uB@r8s#}@C$PJD0q1MU#SL%oVqoU>V|76iJ z`m3vUcVZ`Mc1yH5pB+X2S^-qh(Kdh>9>Q0c7*Hgos5PE~6ROsO$!6`kMa&wWpoAx* zJtCGWUT9KSGQQ?z0McJ5VYOtO)eWh_ejc4_RpV&Ee)+^RB>>W;6w(NSQCJMlV83C+ zxAu;FB*d0uUGmnJH-XM_tD+ zW{kTIt}Y~K;RMYOMjh$jF!%yd!J@yaHW1+d%JhjTHEyTYkMxlkN?Vv0*k9DZb|;-z zTuC7LJ?U9MLMY@J&`B8sJ4i>haO*eQl8KABMO+OMGBO&MxLtsE!?c-CEGcb}7@92H z`pc5J@k+rI@TEGu;r@a;f?@EnTjE(W6omJ7+UK{PNp+W71}mY`eNVxve#=2O%+*gk zSGP;gaeD?dEf=Mf7Qm^v-C+*h;8zf0KJnC|=X@SEy&VK@K$|#k-x^*+_$+R05HpZ3 z*IXS87CYB`Kh{+icdmytDXnv9ucx9k>^EtH+wsp>0izL^a*Wru&Fkf$&UKvgCmzS^ zLZ!>W5tzj;+(%;doG2ecsHTwm9 zf%f@^zsQJEmwQlvGCS938FL77NIW13vqQ6h5z?o!wgWHM$gX0n$IDZycwT9(h;t5O ztpe_-MXn#-m6i94zex>AKqa3ooj#BG;%e=djmijMCnT@nb5<#%uz6xBwnfZxKOj0u zh^`U1ETv}3ijR-tM@3AE{$3OChL6EfluIFwUSYifz=uH*ABrwt@Go$F1_E{eT%xMXaklV<H^3X*GL_`Q89SYu0t;+yd+&**V&pj z_N?8b#FJo=DmvePN6BP3bwA$eO!d4~@vY!Ct2{McdtIWBkzwG#2(~Df-+e~R4(tlpc`HAuGY~jW=4)4Po7u<{jbGvHyqdi5 zAQst2vE3B?myrQ1R$Ru8&_0hvPh@h%aX(|0NZw)HR;h&&z+xkpVCUxioUO45)k^8j#$;uc&idYrxH+9nSl{$&Zn; z%fsuJ+RbSq!S(c0;QEyUwqV8=b$7_u$RtwlE8l4RRZIYRISu3YV5@--;k6-pY7=$wF8!C9Xu_#955=vkc9I1GX4(7J>+ek0h@;nz z2f89qRzcHQ`NpJ>afdyor&pf27;Lxm9#Ri}ZHVG1huA(+qJ7C%7ho*oQ#j zEa{q&GV2#fLulU>K-smPMZ0sX3Al+zYc#Rf)4dqrcJK07;(RzU?rHTqdHa^W)vbkk z)tYzW%Aa_w=x`s>2*#Nnvh8C8Kv)Ot`?dTe%q>j^Lwe(ILIJDqEX_%`PnAj;TDH{m zdDk>oHrHe*=a@AjFWqMH%4Ca4>)5Lss)Mrds^Vg*N8NjJ{Vw#(4@Oa|Wvo+NY(VYt z&kNe;27u426tA5$Uwpv2DfrhP>(6_XDP4~F34aiUtE#g4O6D< zwc7l!Lo}WkOJxKsvg(sWiW~?QWqMToPdtay&i6IRK5-+o@d+gh=(NLcWm~Ztu4HW9 z>Q8e6Mp#>hX-uczuZVA?MDZIJ)lo%Tw)l6PxBOZA$>?}o#w!48x(5H^tZZPJi1$Pm z-4;}F_h*qOX5McxdiS3N#WZ0B#q;95ZSeS&k+*1QKTHwOu?HF-wWXnC+|CYy0WzNOv+c} zFc>cW6_jxYn}NRl*1qq4_yykorv9S0fcw&wPvQRikG1T37czX$ck~8{^~VBkZ;QC! zm>}T7xX)I*6{U|lbz#V(f0eigb#sCi-=dDTRRum|=sHo4w)K5gkh+;6e)vxt$0XZyr9T3Ozr4k-vYyYCm2cw1mG6A!`|m27RsVgg zOSJhiB_n42_&Ajbid}vSsHKOs!MyKyBRE%?h2sXte}la8p8q?iUhqRB)sr6_BDi8c zB1f!i#Cm^CxvGDiVx56e7|0hx!0+^MXl-AaKQT&wZcLID z(z5?m%V9I76yGxzwoPa!+LG=Aq_cAvnAj#OCP`}CjA@`@3ZzZs%DW7~qyZ%+pC95E z)LvzX2r@ek&p5SsifkVqRWrH7=Q2Kq)W(U1f<2X^sdrB~`c^1SNm85bOj9IP6up+5 zJSzs(Z3xDEYe*xJV+%B1>!po--7BMPo`O9jXdM6x7a;c6mGUdQ~0oH0V+c z%!zZc`L(CQNl-!}%coP1;BX*1pTDFWbNj`scJF$$oJTA(ixJG}(bFq!_+@1?~vAOZP_ z#~TxuO^DZg6A%a44fh!rMBP&ZRp-{EEH4a233K3iJ(CPjL&dVSp$=Tkb1d|tJb ziHlix*J4qlPgLG^i41n2m;XA1*3+~C;?2HfJA}SDB(R5H#-f6+&P)@QD^{=`^iSC* zSukD_Uf?+SL=`snHrUWi1V`K~SgFlhFx1gWihfIC7}G$GU{P}NI{#vn35Lv9?4K= zu&VJ0k%Y}!A&SyqbE^0qdFN(#OCO{A-queF_SCkN|LYrV`3)fy)xIAUah5Ghe9;>p zoV9|hss0wRG1Qi6CD?|vIDBS!%>dl9?tCq+ z6mexUa_z0C^M@3XPdr6)|9yvkI6sTYR?8IN&lFbkv8XBX3H2p;ISUsXl@(7}NA;BH zwS~;1HDU@B>cr&MyMR;i*Uv?`&WJECTbV7?zpWd+93?stxR2Y{86;8>mbwEc!rZB_ zeexsc?f@W5P{HQ4fCnphJ(4w( zcoewB!dVTh3HUG|yw|BcKY2-;p7pF<3<2+%WagDw4%wYeTWSy>u)o7Uq zFD^X3Fd5=uwl~c6R6S_HluLdLNm9-Bm1LIJm;FvPU~83(%NJ_`nXY+KIQPqfx^&8;>C)4L|>AF3VP<&*OF233s~Tzim~I``liM}-xfjuTe& zg+i(ecJIwAI=y=jrkpcspFAUf3azg1ZQT}WA->^9wQ>`6^Ymi|pMhr>*MwQv|skhf_+u%^~L*qg7a zWMAQMzQ8NgCjmR0JE~rq;NF1O`|tD5*>Y- z)C3#4(_(s#*7r(W$(m{Hj2qfa+4OkT_XCgppwov;n)cpbeD;IlX@X?!u6}`DT^uX? z!!CT3LBKU%hVcu>U`oK4r4)z44ET!{QxES727`5wK={v(S^n&Aofd#IkL&L5e z=xZqcuYih?WUe=TnIaL_r-dBABSv@P(^#S zUY{d@0pqiH#J<-trwejz_+Gml6%P=t^j`u<)}DbtB(U@)vD&aCD+#s#hmDPvc3@Ujp8|L+bg-*z!$sb(j%9KvN|p6Zc|?J^c=Rq5w@eeJDd zPMM%o)C=Sf+Qll;ZkAY#BR-1uK29~1nI_Jlk3IPqUfitlzVU71?vGz|490uK>Xiw| zf_YDSwPeM$-B)FWV`FNk0fa1rMrRg&z708C<4hrj|!L7n>5s>69aokMgl`wa9Al4&DH0mh0bF zTz;K-9zPUWZP7dZru7&ek zwMUgI_NuYeBkRHNt9kDWCx@Z~_3HW)0Mi>-9>M3q?yUr^HQe%DL08ABH=J=*8{5t6 z$EFr!o|!xENSsycsKRQs;Fzb2gSg|K>H8j^k*z&o^LQVPgwZaEXBtcMrQb|s5f!bj z7fm?a!CUwhIu7|PbWeuo7F77!9QOR~;?sx4euf<*LTVWv61n%%JVSq_;Gk*wT`wz@7qxD&7A>el z49D_emMw1HAF?8tt5lFnHR6$wd!pnoBfORLb{h{r_IHe+2wa{ z4d1z+_9SRez(T4=+GBLdr3aB@rNq`1GtIpDQ}&-Kh(#99FccBz2F(48xkQbHO}Gzq0yK60-1=QqN^8xxdO zG6d z4q69%LteyZ%b4FTP`C55QYmoL;4fOiVWkAQBXux^>f5v#dX875pXo3=(W~d}nfsQ< zRrzJvM6jo?Nzz+)hvELlsRBX~w<@`-(^{K^AVw8cgb zDV#JF%Uf(x$8qt(bco8zbjGq)B3jm30%mc{T3@t&Pv49Hb2jDSN=YnWe{=$&+H8RE zG&*XkqRBGnRhi7bScT zzoAPFaAsH*BVwHTMB-}by@-tqJ{qs6kJt$R8b&nY512Q?KaVZDYA~xORJKF)%t7?F z5uc0BBPlFr|IxS#fonrwFjn5Lo?fjv-+BMNNC2seJ!ei@2WDRhGk~`FX4>@3kdZI} z3%UZ1A(X+?lpe05U0km7td%-y@OsC9z(b+_Ub5T3uNKc8k^|yins=AI-q~p|pE$5` zCp99zXg@ibzt|3Nv87L)K9mvkx=1VBQF}TOW1ok3 zed=E3us3y+aC9Y~K7QpxJ%sfWpA9I^OpwFun$VR^luLN{Zz`b2W89m1OW4aKcb2z- z)b~5kT%&_b08wAqs}<4nUcx;syGgP6f&aq9yFYH}@B1 z4f(&U%E$ZtA~@1TQV}S_q31I$V+*`V+u=oiP^%%586Y-A-Wcp^@jww5!-c85GANTQ z&dos7(sa3plv>eBV9Aqc2g6qKIWyAZS-AK)W#iY24wQ3Uwe4b&SPRC%{8}45>yw(c!I=-jGh_6%<*dMDx!!@T-Ayt?^MH-d zCPxo6@D0*D2DInzt$Y27U(gv{uBRcsim{|uPn4E9p|z{d&n6|nE9*kJi6X(bHc;N1 z!)woYVz;{o(w6zNugIASf{H`v}rNz7aKKL z^m@AY%+gNGcXa+1R4C}z=`veboCdadvToz0gITq z6qieW8oGweZG*t6zZo^`*Fr*1uo3#$Z^s?jQuEU|X0B2a5BGWyTtl%b8>&Z75skYs z-t?HPdWPnjALC31T!X370>?WLE>?dcC0WvCJiIAC5M9mr`{~OpLl?|vpUaKR*KWaY zeoZ`B*vUl>)^jkd2vHDh=RRRGhYVWM%*;)g(0RDCA zIPiFcymd4P9mf$jYi$e%$1!gDm$c~<27)EPBiVVKJiC$niFsF0!Ptqn>-JN8Tnj}6 z4qyuRz;tM6${Ie*Phxm*4VdIu(pJ9P_53M{BpBUEWirAq-s5_sq`2bS4_9Si*G~<- zDIpgTGMiPlLa$YjRlTZwYE(stE2y5HoCmyZpB{hfFF4g%!-iAs>-KD>*OVLyx!tF3 ze$X^bp@GBKt3v%!5|8rTl_9iSz^acSQVMb@O;-V zC2C$D-y~zt>|uE+ppAApmcl1^I#1p{58ivFYCdpdGxzOMjRvmBVo3OAU-Y=(=za1! zF#8NrD7H}v(s5vW!9Zgi`(p4rMz}F5-AjBOLYG>T{EFu>t7r$yVWY7kFgLgsPVHPaVxeVW7jVLvSqqef zBp3SaDMMuRT#Bw;^|EX9qJsh6v#B;0QRDRdxpQar>0Lg18taT zHN#Tk6?#?Bk2j`l9$1&Zz?3uv^D;O&JMt}i&e4rZOKt5=TwE2elf5(jd@1nmK4#jv z3gACV(a>uUd{+0LS>I?T4O>O{?0-E8;TaWM6ms zt9}mv42hsw?`m2au*liYB?-V->?l+r&z+3$m*L_+yA|?3f0pzokNWI}p00&Lr&+*o z{G~XrqKIZ3ss!ON?7)(YpY_REpyAsWh%^60|rr!@L(=lNG69%tyA-lX7*Q z3Y7?W7dYzXq?<@LOqB%12*&)PPq8=WRjMa+W zcc56ydeL8(%D(dW-IERe>MsHRE{?F=Ou zmp=?*%09s`o9UA(05u+dt^l9~lG!Ot6ct4FG^zOJu6|n4q&hW3jYAp8wNeMGtwAT7 zqJkH#0gk&x>LQEj2Sht>cqoxl**M{*23L8GQ8)PYD9LZDe>xv&%8m45{;fq7z4st9iZ2#rRW&Iud zvjEliCRZPf)clO}R)bv8r-H4;@BkJ^hgR+w+#r7eI{t&33l+5x)2-hrLv(@=AIzsS z2{dC>)*_>k^0Zy(?L-6Ei;I+*Xhh%TBU$vduTiQ+eoecgn$cUj^^_ETgevb>PG&BJ zCJ-gLNQq|7vhoqKB5XKd-$R{8gu^AE46CWAp{9ja^WHe+!cA)hj0%F)AK2uapy`#A z(VWoL(M^hV5SexTHxRO2V)>pgq=rJv4$w$?MQXl(u^$P^m&oJD^aXx?&3_4gJWR@4 zf44R~M0Yo?L;d7skccNgJR(m#gwpeA&9<{URl=|exlI*yvnhTteXyh}9rJX`Sg+*= z6zWkR0lkiz4#_I%-zvszLTy=U^#M8pM2C?07KfI;9N+Xj3z_(W4f|av%!GZVdV8yG z+_p;9)h$Y$ByIFw%8VmP5w#&<^$kbZ7WWjy5vpc=M9o4sZ1Dt;$^eX!J{h>7HI!mk zU*VRR8C@Gd2-F_hV1`=C*#9>h5I(5qN3+_${n z*YHeUzVV*LOytJ7v>|QInF=WB@U^X7wF9miEg0E7G#O4xxQEAg4ofQ3;^$bemO#24=ksYf@Ec-phJj)(Qwa)N7 zHI>!dVxMx53)7_%v$xxnU)h3MJ(kKNKKKTZ~>X;%micZFz+ z__)a>ap|d4hO59J(GlGbb;i#H$bZ0)TF{GE3u$pQ+nYXa+nLH&B%w@gY?`2Z0}3)KVj@E^lof%9Z`$9j zMHBNW&#^V0(wsviVGy<2QWKzahGqcGv@~ttizbFp6(=%AwcsQ!{+mfR>0X+v;S_rB z)3G>n*q*OOGxjJWaCxlJLusez{jXK4DXp34O}C$x>mkI(yGNjt_In$$1}n_<@8|kF zs*?8Ml=iXQ^W)OATn?Vhw;Wh`A?h+!YF*)wx~)?2iu-zLKfAR4m(|T)ceU^j4(#dN zv&8;3!u+nOdrIeC`3)39YIbkRx&2J*j%rl!KFY$0(Ss43F!!k!gBRT|d%hcWcaco& z(A|7b95*`t2gBP+fWCj{K_%bfKfM_c{!|%wxrm4Y{7!i;MC?EMAn)9GaFy3YtmiG3r-1Y!OId?ap(xR znhOquUxgV*v{iduT0C1^r~t>cgr7^RB%1NH8Agb86GJlzHy~`hUdozQCzJ-&udzUw z1BfCBam?EUQrk&NYm-E6U+~n5@xXhL&tkVPIrYxRlboPEJ8oYPb{DMcXWEtQexdN& z8D1Q#oAuVTP$gBdR@KHXU(_bY@sZAjx(fY;&FeB>J(pw!ANVzCESsbO{^WQz`=C9{8oUta@^in_^dM(u%588&TwEMw86_Q|IeZaLb1%MFjD&^m(e`-mW4wf0rq zTp21BeBZum%W1#($40R8YL!HAKo)0r~gIqf|ykOJNH4p(x; ztCwZ(bNz#ao3vq5O_BI%!?tV+T;?>Qp;r@-?rp%xU|#nP1=R=MbM=064FOLM34&kZSVkpudZM*Ex>>UjD|L4M4;w zjRS5G6VbXZx1FEI5nsY3zkd>@7d0!4Y5*B&Sxg*dMOtMTFG_lD);zka3#~#hV38D| zSIM2R=v@L$xL|)2*MI-4V;8md@4~I#bOcF4VANo7yr{bdBPoc0@A8xpocfq~dc2`l z!I-!PgHOcq`(O)tEZ;)(Ddn>mtWwUgOK_ZnUptB3&tGIrOL03{+A4zcu+o}p4gz68 z<|&IdyD8yQgx^4EKhJlHPlgX%!qg2PU7^fb6t3ij9IT{a3LSmelCRO*;NfG9kY?eX z5KBaw;>0UGdbK-NVf_KXuT*<$|yYA7~*%Uz}#R7 zEnk!j4exy~;u?71$!69|r=vTuac`gBOMJU$o;Q1zs2X+ovG@6=h=jJ2kIskrpJo;V|8M@s&Gd@o*{YW{cJV546+j=?>TuWXe+J?^nR@zQUVx8I%d z#7j&vN3x-LZ_d<_V0FDo>vQ?VCFbjE-0iKhiDv`8YnMu-CUBnj#A*EIc#URdyN8{6 zKtrQrVoYb91JgZ-xW*&<#ntTn{+EglaCDEEiEh|YHK!xhKFPiF&b`Y1eqHfocr>Ua z75mm(vp-alMkeKSe6r5`S0yP^*Q{uKNWb7eD@k{Te6s9QK2(xY`&+xYla6`hEnoN& zpZk>3utJs2jNBgzydI5OUVo_Suawx_QjdKhG=3<9k|12u6M{iF5|v=hvFq2b z>SGmP~wi=7ZK7?vY&q!q84)$Iy`_-$j^t7j;e4==1ZTj)9Qw@M$ z^D7Tlx8mI!YSF*xUgxBkqxV4S@t`YQ(-EW~ED z>Nb1U?j@XkMC#evetz=4dYEf?O@@KwRlCQ!d(QHqg+C0dhd&9Bk(r+(YZ~sWX1S`r zuuu%aVLrC?-XRTU0C#4vofD8II26dojip{M_Cark^SPbMQ--1o^j7>g6Al!qvjW`` z;S=YOlmUU-y{Yzqq{O`g?llEt-lzE+ee0yGXt!eHd^9#vRx%St3 zE?w|ZHB8?dSY)L}4-dNHE)!;Mu2!3>dZ{{D3n`gcmdsJ>W?GlUmuxmbp4ZZqR1bDn zznqE`jp7=@G$Pn2~^qh>)wkzd@my8QH^f?bVy1lHM0c3-*4|l z-iri+BKo?;l_TW0 z=KsBSpT%zU!OK^MMBJrm@aVBw`$7Ap*YcX{Ttu``jlZAjU)L|)xa?M6MD&Jo(r0qQ z>*ZvH*f=0UQ0?3?#Ec0I@YT zg}$_H3TQG85>5Y0dV*iXnEsvi#P%_AYThU66AO9&P<~?iy-3-h*@_%d4Hy9t^s7D% znD=@?!ce*Naf@qUUh(;LK=0c&{*hJXe`HVtU{vrKxdyo+4dhM9@M$6le!Jw%7Le1T z00d#i*g|=V5_!&~OGx!Z&bdNGLP>rbNR-k0DCwP_yieap#+~+iyT*e#Hh1Au@|>*@ z)QdO?d{8(%>WcirJ1^b8Lhb_28#Zf0u7DudfrLZT6G2f_%L{zM3jx9il|H^IS7y#l zrRTa8pL7js9D|oRCoT{&af-W&{7Rm6@Xea}z7&a@bpzc`S`T5l!mEqqb-|WL*5O^c zLnum)zD6tbk9KcM+Zi*2=hGoO8=#q*-8-u{{Fv3Gt+(+8h#?1sXY|;k90FL zZH>I`;d?S{(OhLrGLIN zD{;$*!KPth1CX>=ZDp@W29v*F7C}=mb!pQ}GHkF5(C1doe`FMuqFgLXW1M!VXnziO zMVAxO3;^WS-}qXUdX`oLwpG`;X;Iuhw6cjmwIJsMvF(b^8{ww$tmsWm^|z+b`)~IV z_5C8bMu*fN@mk2YL3IqX1dI~wAH;$|9pR=Hjm%5QWcmN6%o|yesP%iDH?$}``H9jS z-BX&xsUoeUY(DoUR>mo#0`5Uz?c`>GI+?v1ijsK_i_-8q(24n(eBlRYrjaHiWUkx* zsluWUToW0DGpMcHL+7@K=>?4s*$bq66b1XxF(t@<<~&Hze}XaoIUZ^n zzlpRJZ^D^ASTiFxK@qD&q%}#msV0O3-t@iLn3K$wCL(1^ph*q?$UUz;dWG5(X`xW& z(cUfT^Y>Mq_+UPhQ|2-wIXK~fQ(pWCS9OxV>ZU}9e(se2&$%u?aZmrdAkM8naFZ=b z{@$PcIrrti&p*`?kHayMa&a{;duaGVqE-VM4cl(c-PzZgP%<=mQI}{95uJ;e#TB)4 z)m3S>Fum{)o8c;T@)D4c&hcvPSER;P1klX93Y<=bvVR|J&<}lG@cH^*LvNp$fEJex|C~TjB^T*&?Y@D@=--MTkN)exY zB7z>>xGV2FYQ=!oH zGU*HM@7BlHk-eVt@Y^1ZKdo@4D4y?EFHpBvHx@G%Yt^A9WN&$~`H;ft2CR5&igUMl z&cV|<(!14aCi@GlX6-ke+Z7b;dF6~=zMAR262rR|G5WhMXZNAH3(VwIJ9b)Szw9Rd z?Mj8*BKh~|_Y>%n(}mXySH1aB)Sv+pi~si=Pm?QrZP{cJDMs_-Vi8m5)pzL7n>bF6 zQj5dTn`_*6!_G}TZv+N>i`MYRy70Lv#>M{q292SyXiy@uFeas7>YDL?8m6 zO~zVa~1N*l46k#h}yAJq2K+WyC>2O^>B8>)Si-b ztJGEE8INi-x;ot4Gwq5Jvd3RJX~gV)F;}g)FQ_azDknT}DHD~K+zh|#+x)UgCHle% z*9|JW4qSb5|HP4~Xs9%X@F>fc;i0YS<``D#*zI!!JM3g=PwZ)B*J#J^fDfA~lK|fFO8`)w8AoUOyAyOAkkI?~zw~<3bzJ6fS-v9Q8o>kPP7-49pfhyxz9t z-}wxvc-%{q5V*nh9H)6uR$O-7*6G04Yf|L5URF&MSgxeI7x`q8H2E67O{%@YE4mhU zdi5j9{P(wNggY0#2HBf5r_0un#tgR~oikF3;K0|K^D|P86N==x8tN)|fb%3Lk3crL z-Ct3YCN|zrLcmEp*Zs=c%!|(Ui6ewdGcIo>?kiUo1uWjZ7%`^58U1apdo#^CiE6ej zFZQwDa`>d<<0XWu{j8!+UaP#J$$>X?f|B^#sSev!=G`YP}1;Saub=!82TmGA>@un<62Q z92>dN{$QyiEjDDuxRoLqLSH>{oU6oM4+pds9@=j8R46YvoVaM3beK=N6lHtAx8~l2 zeqh-k`E)^gOh!p5zmBdX2;?f`AM9^h54-34DT0pj*vkS-NTs5JXmXi3;9zJ<@q;F3 zY?HX?bkR%tY}m98WR)M(_tdmOo}i7Ry=>Y|>AU;4yY>90v98b}px*sTdvsnP1rwTf zKNYz8d2#)yXlMeaP_j#5T7WvtSQRs9A<)h|l~)Ow9&?gwrLT`stKGJl=NcB3Or3JpJu?$Zq} ziEvXX=k5L>Y#iwRh2dC+A^oaiia`bVpZJtkpfpY}pK7%}4lzxWmgP7_akNN|xP}{? zv@4TKRi0dGrTXRhA|+}%R81kX#9+TP1@ElKx5uTNVH``STTA0>Cy}Jb7iQC7$Nt4| zZ6$sLj&Dn5yzJN32W^*)iwwkI5fdX#Q!64^wC3)t{m}9zcM@p542P7Rnv|SiGG+0b z=DcS>w}!Krr2!WiJ1@ST3+UZN8B4)#+xRlEc{5GB;0O?1dZnU}T+7olra(0jcdf){ zNF5F$-HYJL{c`JYDV#NhyL;y@5p%g}SWSPg72arVg%(rhQp9jQ!C-*G>8XZGh``%Np% za{XqL>>g&r%XjB2vTdLEaa7l%+mZwChNxeCOkMMK=-TPGv{{ACA!;5u&gwOJm-3UB zD%RRXL(hg!7opZ{vX^3T0|`#NWf7uyX3gw% zlZ&8P69*0h=#8%dC7TucQNC!ZKr`QW0qoU_e(rT;4C(Z0t_eO6C_`YiKB!yYR`+HTX}iAOc#9G|`tMe7oW^n-SR zCv8itv`+OT5>D$lp4}mH!eLviV)m^(#jAe`KyUQv7h};c)j9 zP-^=+aw-=nP#3xS)rwpIsEq`DX!dD;#A(__`~lYBX|BR{>uC>N=7e6-E*Atr^p>D0 zLo*h8U2Wf+lrb!zV&=ES3%2gA=94ZPEO@by2tueGBwOb;>0;kSvmgx&ovA;qr3VV% z0V_v&X-nG))DJCQVCw3sU|=-xy@>yh?798z7>F(g-WFTrO$BMi*rXK-X8a!ULxzzu zMiIJ!T7kISGMe0V@k9DQ4%3Vg(DJ|VJmj#G!HW2uPQeEj#kW0!yT9hs%D&cmhw9JD zv9QU=)kM!5K1-%C%Qi$U$Yh=ZXs+SPNUvk?bQvg@^-cwG%Q1OLCu1>25?fGo1kdfxunJZP|J7)tG*Y>yh8q$ zp9qZS>qtbMDiY}7Ujv71G7M^TpbzUiu&r-D$ezlh*Te1K_W)0_a0_-FOPay}5i0(v zr6<4e4H*6*5%~lupsh*^nka{IdW>F9)weY zWTOvRM!zA~6@S#BSD+6uW?O{YySB+)K8~&~a6ByW3$lwaA1(gO<6_~L;{(j(Sh+?8DcuRG(>D$tvfG0n60 zd+W;b2^lNYnvQd1oFp@;K!S^0HLDx0uij_ z^oQEA1o;yAU6|Rw_OMDNF6etq(;HcZZGZ!B`eXs7s~>@`<+8YG8!qF3{|}H#88~dt z_!i4^s+qVhnOclEaW9Qej-NXg^IJEze8OR)@h!jEV_C8VkG^m&G=MMWM~zXFYs4|f zp3;4>F{5jns=*t)7m?{KpFm0xcMaeg4Sq%gVa_%%EE|2Zvt{W7dyuk`c!)D%`@nfH zqQoC(%GX@R`(%y8H*`@u|Jefl-ZAYeq2Oi(?%$xnzQVWH|HBfpAMLw7G)_`Ufy8%E>wkHf=zx$s zl2mb(<8ChF+jB*&_ewXbVOg!#M)PEuk4Z#1?{rn~95xmwRISD*=YD%1Bn;@WfV>F5 zhWI_4$DL91T@sB;o0g|+nD@sY8PFez!1tka%LRuav-pCBhJKU+_uA{T)7aSgfbXWL z5rsp9d$yBvkrv$jQ679SWh&wSlAqFciR_JycH7u}mKeYV@KUZ3&*+qTCJ^DvwM@OE zVY%c@#$4qfTZkPk2;v*H2$lTaOvMJLBD0IGheZQ38jzX3Q z&cWE?@n4*L`U3&fNM2HYS*tWY!y0m(PsyMb5o$wz=0+%oKN(=j z4$+)PXt)W+l$*{cvM}L$8jF>W4S;VJ~Dr}DO7Yh3eh5d!X{z74&K)SzB*r)ODU-9by zFXGisWuhZ w6z2p?i-8p~Ls9+Z1O^gm>$+(S5kHwZ0zw@(228`mzjP``syr#O8D zg*n_2t%XIQ?EQ?(fe?e+s_>?1*pK_JVn>(YuynV#bE-b9oqWDV<8;+2RaV2<{fg-) zOt(wow{`4(ns)?Hqt%ufEUYDa+8 zaFRVI)=P%gzXC!>xO-jSt4OY-m64xn1K{&OgCf)i(ijyVh$T58pugd2341VtanQ!~&ogwh$RxMTcbcHObP!%D6WDFervb~9Mws7CAfp7z z04_+$iT5H3C{gm*jQmJTk=sP*Iu0d{q*eD+xP{O^X>slB9-9x6i+NlNUV;|D ztIz=hj54&^F4WFjesWnAY4KoaBRO{!9STi8$L*m8-;0JinRGc9Z}LWzU&zkKb+Tx2 zsP%qCsn1aBwScf&`0!AH9_}a1I3At?8K-;8CxF@JQ!$|6`O?ysndM*4{0?sZNaW=; zb=e&26$s59gNw#ST)1zd)>}dv|5)Y4Ybl`(IcLhp3%3u_0ae*MDh*S2Ctyj*lLF(x z$$U{1`R7^dr>pvj*PnsCsUqa3bp8M+1B5Ps@r_qzAgTA+BK?8v{$r9R;liV3#*iIa z9S-4gYmeyIw%miMnh#i7J&A!=2LXM>vY)^5PJPhh`PZDlpSG-B^pCD- z`yX3Sfum5yFXe8&b?EIq!hHk@AnrG+b1%v2e)k(G zCPqTw>Ype0o?p?Mx$l`HY`|2Ue^XNAr|5bAzK9%!&P!S?$&&M(%v=w2G!&e=fHJk31 zO$==GLvPO7Eif*iOsZ}scPX`y;j}aFMFedxn;_xPL;ARX2AM;WdoPlav-pVz__x{W zCyV+Cg0iJ^ZqmMaFLLC)NE=>Y!X5%MKsjKB?(;?Zr)hH?xR%qdF(c-45-#HmqzFO^ zRaxvy^%;$-(KRWjXYH%_Dir?Z2cbd3Xuj??Es6e1$N$e-Qq%V$AH&`My&x)s z`~?WbT=v@qj$)k?2u)zT&^eU-(fR+knd+zO`tJm5s5b6E+#V`Tv%r{3jdL^L_g|$* zk=BnokLPac)=%niXk&$wTe07;VWU=qK%ap|R|dh0!%nKG!NjZRH~#w4MGUzH_Heu3 zr#J0!qMp{ReP4GO>F_~kHy`Ni;xGbV(2w_(5id}A`ky<1KXX+-fxvEFd_QIeZdA5A zkB?(gmEfrp*aZ6O0L@_RIv>TBmt`K@Ll~awPcs5#o>D{2)QA=br3>hG`iGD#gyP8Y zAkCPxD54J4Z8Ga(RiVqMkKAa^7jDZbp#1n%v8t2sW?opstoRy1@Slc%d;SV5{yWq6^`f;;;M$)SR@`Mv5pjL!EiU6KvhYD|7G@pc z$qe8ZTQQx%@!yMpB0T>d!%aSu^D2(CgJ8=d%hv$O3LZHc10_#{Qxk<7C(s8WYV4U_ zExm~!`RMBW;fcm4aitv|<&Hf3CAdxONS%fZgJ==UbT6@Eoz{_gyQe#4y)>XCE_1H+ zz3SKl|e`MVw8*9t-4Q#ct1GYt3o_*?eAM{sr8hoAvUAKxYK+=#T%_+HJ-}MB4g4Uos3p5x~izC)6TVpCXz-J5=^{ zW2)YZ)Dm|ZB+)Q(2{oPYv08Dl;~*)$5PNCq(qtWexRIKO(k=7`{OL7G%h;2A*%(jH zSI;Mxh@r}TL=CWD3+Lf${HRtHbiZC1^;;iB2kMvwW;MaH7O|0V$@R!=JFKvbhd1$T z2hL8@6c>heu@y+&D#%zRP0UHY+;t8`VoGspq`9=ylaqiR`1yjBLTAt(l2T$2dp=^7 zv3jnCcAziL(Te85DXJomC>DUPWLgr9q0bv?` z`sZac!Nwkx8rA0mA)(CJAuQAIVkSgyHgGmb-Lv&_vqhPcz_@RYx}K2cP~X43OIx5_ zGz14>8}4(^TS7yj@4%)>HWOb>o%VzpCJnMo z3vR(hC!xM*lGaKd%4kha0hWi4cfJax#f4aU*zom*^qoyb757AEm4hEV$Z3-K@SeP*vs}GH%W6;JTZqkcfwlx2<_Gf8vB| zcy9r+`m1bQZ0&#Se(XF((mQt>TmcP#-%s4`?paExKGshQ;Y4cNLaoodUCifd zh)vswRmd`gQ!F=R-5px*&AR%=hJj%3AAUWqZ?u!rQ8O*ZqeKx8^KwF&XmJ?J#ly~u zGjW0lu9#~mmz|6Pt&?jr6DmjwgjJmWGLEZCBxWow8N<eow zE<#1yqRR~z%VOsa-Wb8+(kt^T zRf8=>*d4is0f-iw26owOZ^5q?I;^qru8Jcz4~1p9wt0-;ah@-)%89zr$Sp6;Ro(M< z-OY5R0T;cF-dn{St%BqfndyDBCwN>Q>U5q}`KxsWNefri>^gQD>f~F9&Eqmo7ht7Q z^W4&&W(~CBql8Mm0+XABByK&^f0YxI0wxW(9owDx12J>=u}sA?1%dg_K0|5o<=VB! zv}#<$mZ_2i($J$>o5Z2fNuFz0-lgL^dS7P{HT`(sI>Mb}GjVg+^=z2Jz{m%@sO?5; z_>i_h$)jsx5KL-3Msm-#o{XMTO?*>2xnv@DO=85sX_}EAN1-P2+#z$Md`GcUWmF^} z7?NsI7@kr&_!O-SD_PK=6192c*dZJflWcewQG_z!z~?LlCCEyRmjYV zIgV=nc-0L#_RLt-ZZgtCE(aQrIz6JYvjcjkxrZ)k5$DU_SITa!kl2GQ5zPT_s zFQIIMtYT6Bi}<40Y|kTF_#@UPGVj#px0*v$bjNw_5x?o)onIp3-x{$emTj*>B&GK0o!5((?dy&(G zsCKZPY6~;)DSE*2YWf0BumwLv873(#BLzFcPl}dynMjLRn@E52fA$B(l|KFEFBAQ` zrwN#-3~-GK#0YLcoQiZ0>M#ete%wu)-irza5{x!Jxm)<8ys>*0WZ1E3Ul(mv!K6>A z&*%pJKnXMN+)F(gV@iU#+Rt&xENBG+qZlJ7CUY)C;@;Dan(f9 z0N_Y#oQc=N#y7sqyGih}gF1f}M1UR$mC43KT|ELR9(x)CAIEUy>mk}w7QGwt+*~BtLNhQ%$8IV#aWQK5d1c*px+scKUPx%P(8)PvxreDedrM;wR2>dH`+>iSVW`*VOLw;W4Vu(@VJxE%WdB?8 z-P`jvNf!d|G@|tRNN&nY3U|fK6}HIp+dGaKtQ$q*FTEF$LmBZA!c86LFj9mxM$#!+S_ZcPuCl|Q6d6?nveBU9#7!J#l}(O$X=AFCKOBw zErrFHBtw4O>qx%RiTbXhOh;N399JUngAI6?Xg5UG0#clP|4n)Y(J^2(!N{#QHKFk6 zkV-)@8%yRKJDN56%S4j`l)`3e$Mm}?!>-WsgDkBwuZ0|k0nQ|$&83Tk^a*Dt(o6!m zc=?GXT+$XutG;x|+aas6o;m_YYLbvnL#X3L6Z>-grz#kiH{3uzLk?^JGYd!cXMT69u2_8O6)V5I9+5$!`% zM4+~f7;#>fjJd8K2F%f=a1b+)=(}=VUs?BLS6)U$ds=+B*|Z!~?EstHc>K5Vp{dGr zE+t9UZ9ORJ>Qr6Qh(zFe(aPCP*HB7Xn`F|Y6HklC4I8y zgZmZ1C4OyH26gyh3E7iiX4VL908j9N0y^L_NYxTFBja8phwy{=VT_Vc1;l+&HK}tY zfs4=7F(T3kNJXm8Ey!H42DtSDu6hBI(W2B3^VAQ4BX=CMOMs62_d4KA z{MtHyw3QeSf=egHhk2mXiCT3+Zw;|W_Sw|`jM@2Do|n2&U%72SiT{ngpH)lKLkSFdaSm%aV{^k3XD^?*IPs?Cj&`qAeb(>%A8r_n=DLa;V%J$r2xSUrjLFM)ZGgwBXXd948BT+ zrbAJHkA!1UIT{86nFe-RYjk9~7qJ3{*#%;O8t7szP;^>JLu~LoHSo37#L;5WZZ z9e5QrZKH@%0d;1`Gw6NQT;c`(A;MAsM&g<1gKj?p`dhDLc^L#^Aqa)Q#Y{(#Ut9)C z5ne(9>jtYx280&B``|ltd(oc}J0KJrDX{+YjT3L!A}wif^v>YLW}bL) iRh^4Ss zw2q6)zZWj{!E1BPfGEq5w49aD8V&O2b2LZfs#EI#FawO^0Zg6}_VjX{EKc4sP z1d~5|oEyaIz3|^4PL#;1l7ZM$!O_mnnr*!b2T1Qz@R}oT4#MvG8nsf`CQ6^vs7K(q zsY3DelAJqf?l&zLR<|)Z(!E_6UPLO(@2t~z%;&F4xzb|$3fMCys6u&~d@|5a6YUaM z3T3M94Jy;`0hRfKtr$u12W_vjM77ac3xH~x^}m1T{>N?H0I{-#V2jr%f?f};5A%-u zqfyRy-XR1SoJ(<_Ax7@Qyb>dzF-1U#A4`&_+W{J;W^Iwi3Fdoc+EgR><_#QRwdKfN z0Q;i$RxG-UJ_gqgxi7f@l5hh5F-n^A>8ESHw#XmSk^P3in9eTmv5P*s2h@Pa1SE_z zS<5_?e=H@JufH5$Pv~s!u)f=@ez9k`m%ng)ObTW-^0q(J{TpfUWS3_Is(pmKjZ^tj z=Dewq$@WCZFCZI<>~RW|0j+aKN}!nqJc4+aF&1>fXOEKRvF7+6~Q@IxdcThE*e5mVS zf%qp$x?W(n%sOMeH$~`oZh-H2nJ%~%eDCo>G;-_~nZ(a&2s7PZ^r)kReJ0!6Xu3lg zAMMwl`hBY;@e@<=`7Jg7U$=VyrcT9k4xjP@`iTb(yzvCEP$4iQX*VvOffAXdQa^$hWPtZ*&be5YUzwd_cyoE0*nicIA)8--gN z?SzU^Sb^5)kngP*-mV``_<|jMg8dh(TEh(qdUnR?DmW$&-;<9$MTRk zHcgl~9az?K!XUb@ys{j*a9*@ay!jqteW!7~;*84utANWORc)DYQ~3fnuFSK9o4wsf zywJ7fDXt6bz93c!Va#RQv**xj~+4mk8209(!ZJkk!KfcvmU$UZ}Jne-522>nE+L^5u;Xz8yR*K5!2dRe24_W08sT(0%0}PPx2t z5r1DTxq&J<0hW47+{EYoqQ`C`h$z>3FE)`8@ zA*qsTp!1{)xL)wT)F{9{)jLWf%VJQlq&{Q%fsJ9H^5tR;I(#v>SGWQE zS%AupBYW|Db4iXXaW1W7Xn)1LlhBF(I7|GZ-JCn?{^wi4*#@|c$bhf^4L7pfbSe^c zd$=9D0;f1^(w-=gNcH_dRcfzM1HDEoO*ftwdhE&|ETwX%)z-#2bWjy)1#8sV+q|!( zB&px_!G(Wi7`?YO@ zU8b&~DSK1nvBma}`nJ50ccnZF&l0Z4j5-yuSNp@f!zpSJ5Z2_`-3JP4ky?s2)mA~m zEv#Diw$;}5$xD&&m%ffSt_N?PAap)>YNYu1*IeV!soB?16ky_Wg#$6`no$F>0dl5K z1R;BVhh^KTTfraCfiudD2%;@Sd^vG~B5jN+m5Wu@5ZWZ1XZSk5x!}R?T~4Okz-_%^ z^(%w0*A|}{wUR>LBOSDwofJp-PH{m`7kTE%#KC4%4w2@d>tPFKRNybBJ9yBVM%ZQg zXQcMdpm3<`UBo0K)_F}zHU3fW5*Ok7T_+G9|$vKEDC+&Itd95 zG-7_{*fqfYm@(DZs1>%^B>6O}vSoVb5_6*JLx~!kW|qLaYFv8hq)(guV0%t9tF=h= zh}ZKX{!!zB4eVBijs2F1X{FA-W5#x@+cr0GWg$tSw>DkRZ%S>`Hn!Pv`ntx_%V9VB zjj6OI(mG#gl_@@t%%}t9FSNyxw8&t;OD_g^^2(ByGVVp^<8;CJH$LdMFfHasB*r~h zh_6LA)d=NNGWntB>eQ6WI;yta?nZ3AOtr6tmZeVjq}}Ny1>EmlCAKI6$RAHXVhS`9 ze$&W{imp)?YsEPsQDEc>PNCbkXC89dj9&Ygva@eo$~!~R3ysWyS!(PgIk(p{~4CLIej}RkHMVEcS{?(~Gb<-=sQw}kWWR^cBJon0ee4Y(q zA*-T-@6%MfJ1`(<>wAw=hnLkIY79WCHW{t{IXiZ^sO~|~>L*JRLW(@pFVadl$2Qs* z=>BwS%a!TQbS;~0MH`+a`Q{rI@ZJkoZFI=CDjkw^A8CIeAV`rt4n8-atwc&dvA>Pt z5E3{pJ#_7Lb&l8Ddl`&C`<-Sl_C?>7B8@nt8v2vXM`dbtVJ6 zjKFL$^^-)M;S-{j>r-Lw_mUf?-`{xL$CU1Q@e--yGa|1+-MD3BW0t7SzY_M)a`Oghj|VGa{1k?1Nj~ zb^4K23x$fR+3bD%VpY83Esy=CjU`=&s|Z?4o1Yf1z9bFixZQjIdPj|B3SK>{CNKHu znWYs=+)uR%$u9+_Pl_q{6uapcg=#;J%X7Bm5Z1^?Wh|{(YM(c8{4|S=aglY-IcC1Z zCU8p$wL{J(-d8(W!{(BlR7}n#PUDqiXQ?*8%0RUb-8{=r%EL!gSr@z-3At1t+|)Jw zZWIl~VUZ?b94lmZ=(Tp0z35{e@V3bKp67v*CYSnm*dJT`YT5!@++GEDlp86ooN<*O zJoezeZz3^6XTxt3%L?RdlWr4aQv?CV$`hFzTk^EG6-DG(-ORHBWZfFpk81%Tf$_v{ zJ@;r9ulSU`@NkIIwSX(vz4;qjiWVB=$QvqOPO?urwjoa=Fh}FO5u^fQS-C#?%yJ4y z&p2_jV}srgbjS$h`Z!%DFXXxS)=4eW^zK-?|$p8)gD-|cx|)c`JNY`3x^z)_{cMoDlUjy>H8s0hI6GeV!D4MN2( z@DbZ8VNQ($Zo+$jn{e+L2tDzZ1g;0g0rtjR5bLv+>3^7~y#;*n2Sf`Eqp!vb*UgRr zLxU$FRt!v#Na40Zd<%eyiYG=oH)KoB1I|<33XtZkR0WYvnrZ4w?289RlBK7);_m?X z^EMl_XnnP3z1EMWFVg%E9>`iGn}I|U04wI*))PTcm$_ha`&}}|0ZHZQ>GN-u%QXs9 z|9dJ(ATh04{G=-K7-aH_v(wimxJ9%$XK0!pQCi@S9A?4=6b88B6@)?d)x45`U65P` zmrDUaqQfYKPI$R_iZ@}3A=XV1rrQ&30Vk|iWF*3JNWS1BWHk-*>1udTPvJVIczGGFWwKQqzdg^V)~KBEFB-J zGU6W02hG-lm!%)yq&qbieiya3h5Sn)zrfo5A7dep zbi~%EiIw0@^yLfz6r+ZR&nBNaua@qghZIcTMqcs8aG|@sHf=h3H}V}3De?5v8@=Ct z?woAb&7z&Pz5&|x9v2-+S-u1QU2&uqu^G%HJg64pBPr@<0)!rYM?&@#^E-c3)~m_P z6(57QSL?O)U$1P4`n`3uG(pF*Rcv1H!o}C*$iS|qDc@VIfg`>y3A;On$lIcgxiQA& zkw^$rDWLGSXK;^8vLjh-?K5hbRmx7q{W5m4`^-lsQrp}Q@jaFLge#LxY~$U}=3sXk zJvz3UO8mtmGx?`svZeJu8R3{yeA|# zG=nmDpbDWWT%OExS$iAFwtN0zo-a4vKn&o}za&_1RWq`<^Vi9WBfR`Cnp6&po(}FxC#DD%Pu>;%? zRip14a<;%zSYmy*vQ?}OPl*ExhA!{Qd-*HHGPC>eoy&J#0Ze>qd70rW#ad{|$r>&3 zu{O$lLBUo36NcM`%*ep>MciG&?Z6Srm96pYGf;MYQ+)QCWBRe|eSDgXQB)9UG06{= zVmY_<_r?V2tL;BgnVaw?IBo;QjNd!o*G;R5YDzZR)mn8-2#6ZW<4s-o<58%7ahq7( zn~%jH-FDlYuKgX)V@f3{6E8+)m?;Jt)&9ILoetzq2ZYW+jp)G ze=>6LQB}c$=*RgU+pNmoK2u$@?EW2feO5=~R!rg1yI40yq!V>zq;`bzy?l5oUEeQ0 z^7>`AeYVvdO}WBi!_2q@T?6-+NiK2-2P*eB2I>joz059Uu`#AJF1^w}9zW`c% zr8Mj31|nLN6#o*FzuNQ+T*E$8+y+8T4DESWZJ!wt5RaEKW3Rm==-0c-y4b-TY-z3{ zLi-`w&3gUJvt;*gP4+MiVlsVPxpRau_i=h4X6>RXG#4>>M?u6{^tJ}D5VhiYnxb>l zAoiNJ1WW~>(cw-_lcYE^m=0Iq!0nTziKBQwx`=?vL8HB+kZdRem6Z@$0AA*X2++7q zIv@g%G6LNLT#a{9)0?aT+sJiL6J5NSDZUMO&A(LSfBt!=dS!9TtZxk}hc>Xogq9@X zvWy)F$^G_=VGx5yH4J{l!7bPnU6hCT@*)P}#Fkk<=xbgH^|ZQsag93Z+7Hjm^mBcG zL%*J!KyS(CrPMH2HuI+y=`XeXOD#WleE(9*|6{G?8FW43mrq{T`-2e6B2xnRG=*;R z0IxctCs_a`Fcqt;d4pmp24y!~e?jQslD1n2)yeY4EbZV1RyCoXssWD@pZETnq26qe zS1M6=YRxKX_NRt3wjpJ?z*8YER-gnK5eNK6`4d3rMFiEL@U*dBfQNKJomjvnm_Lhc ziY%w=BVI$SK9QnWn{Zch9|Bi%fa@rMip3VwOc2qS`U-QE__rNd{ECv80OJ$Z+P_ft zsMVam=9uXg;bju!)t+r9uN~y=aO>(#y(BI%bf&H0fq2*+_bY!kexd^$TDS^mzNIJZL_uo>fLB0yHO!}XLYNEnj?mE`ZYG>s3Kp892PN0IG4w!6D+&SCev!#BazU7ll^^W|(p%5@)yJVW`7kE?iA z$wr4-a&6KI4z=a;7T31s3zRC8Rc!}u3l>{EBPPZlO)IrMa!ej5#2>{BYIOfqFvK01 z^|M%H19f9l+4*WC8$@5IUzg(8>-mAM5&S=>ipNizi#(XQK+>Tn)Yg@Lk`;?9`Egu~|YRJ{9QK;`_+}GbBt0&LUxp zxu80Ek=Y3eO%X%Thl@oOwSERF1+?kc2f}WVIcha9+fOD0f%r=O8D)rn742YDe5`aw zxN#I2p}I)B1zoY9_ATTG1Z~~ND2G@s+pGV6Gss`8>5LKUlI}qsT_BoU>5mY5;Y9E? zdC+8202-r5v17f+708QNj^6FZPVPRHiz)%>>CrX1nKyc^B{bqk$P~ zz$@VEdnZo<%n}X;vy>*L=Xht*{?Baqp*emR?e^{AY{^Ak8oZBdFesh!sfrqu!PHdqtqjyaKkI?iH`^ zSt>dw)+q7q1-GIifw+zVT$@!V(wa8Qokfr}!Bav(!3-~6>vm3T#pG>8YtdH#Le-j% z2<-jiNtU=j!4HOmmS$Z64UK0OFm!9Z&+W?!Q6NuJL2-iLlTPwuk3dJ#La)_6YwQU z8TEiUGKp4@wH6&suvzEraqR?yg@v$kI5rJECP5oF&$Vx26BLT7b=JN`y`pJMxUJZ z!>4I8YmM!|T8#xjGWx^gPa0ackS0xj1DoJz4M;%~U(YGFInB!q>5p#lk_S3A|7lja>7VCq*mQ*&EkG$7=S_lvFg=0shU0;qdy42tQURXE z4I{k;29bA~j6qk8i{t2Pn5FpN??5cfhk01+Z22xT7u`r73jxT}9B1@A?dv&epwl0P zk$=uE&uL+5z{~#k(Qo#jaW`#%0Ql?3S48{c2~Ga(tNPZ@h6?0!|6Idt@Xzu%@IW0S zX6BrDT^CWThwlUtmRKEFIqFitngU?IiM|eT5`-MdSOCo1PLRzEH29BU-s{k3@6&jt*CWdfg1*Z#@`{!Me?zcPWpGJ$_oCUBi{2uaR)>E*V%3@HZO zd~WyPAWDu$_*e-TeqzUE~jNpM`)iW@TsD_$UK0hj?3` zL%gGsM3Gv{7|0kPRt@kcbaVv+TqPmFSD_z2%mb`xoJ7&?Vn#-P&~3+T!bQYa+O|kL zi3f(*3sw`^Hm3qEt&0yh;uOQSDq3x5dp$rYWKy-+!K*EoY!WFgw}fT;bV9i}K6|5G zx^B+ytT=1d$qb@RR(x}RVy>;+zM6gYj#qLlK7&e5SY`zz5dr-4QN+7pL7Uesp8NNo z8b9Iqm|5R=Bz3zG6Gn08k=6`7N6zhjF1E(UWtPFfrAPWtT9ft(%VSP50+ACGS9}~s ztPa|UiNZ6SnYuC%(iCob-GZ+6t)yP?zeA>R@XJf_DxzS;<(?Gl7|xGxb!+Y%i)HaN zE)_*(YFibaD(1M~y;rcx`=nJ|uZZ)~v8D4&a*;P3n$t-af zegm=U5UD=GXtlXR^9j>k-nk$t5qlsFaHDIR(V%k;E$_p;6JE}^0$wWGj5bEOrn)wl zNp$ualDg%18MNE;&t;NF5$BOd8OxB=Y%;oL8+)9W4%OleVQyU28Sf(RnKR^c({sL( z#6ChKQ=Z~l=v_GwW)ON9gmE%KuXOg^ZL6|lfTj&For{_h6_N2B{}fp@bh+Yh+V0zQ zYcjkq7OZyncbV_>V}BH5G-It}?o{Pr@g^-Pt1^?I;$L>y*YmvFS?)r^yx5D z{pOW7RnE`+d&FNcjG}YLJGBR=j4S3ZY(mYDb~AiKrBOJlVy>B%c$nKX)-H(k4N$@PnccxU zW>9jVQOfAT(|e=VKEM1XvsB51oDaDcMfzCnaO9p^HOMb$4k|uW+md`_cP8QTo+O

E>42ks|ERm&eu+7t=wfI5N=!u34uhL2MLpffPF@Eq^c?%L zBu%u_L16ba1`=8f;@%lj`p=>Hv z=Xqm5#R-|<_PS#`sAp{KbFAIZXkRVTUiEsw#;Qsq>3FcCMq9kQc0jyPF7vTtcJgX_ z`+PgL?4BI24J~y<*1moFTG(S z@MwTL?xkGGO8f;9a@h?J&|+6`ZyD3&iN;_bF~oZrp#5fYQ%7af7vvg1LQAA(2mJg% z>m#D;i8Me`q6lEN@UYp@Pg#~Q=u26t(*XETq|4rveo6Gk!D53jv0eW`qKVE!@PA;@ zlw{)85rPARn7xuLRKcfrap~$S*iJdupynz&;nBugH>HkS+c#VIXAaLKaAvqsYhwv3 zhNx|Gto}vvxc!n)h@4isDO{d9HrIYuV!k$S=9knz=32>|k|LR*E!6LX*a)0b z7oZctZ54W6JXwgY7k}40rDs`7Renw(G2Djb`+nQ5zw z-RE_$m14<9wic;Mt@0?oB*$=E0TEe8wcV&=MlFe0n;O!^Izj&H_tjR1P0dbNAGXc; zTmGfw#a1~sM3P>%)v#<5GuTnKg>M0xdq3TMK#~2mcea2l;1Z9y29#zuWz0oz>0h_F!8`}zg7jC-HcMXV|iUKRZ%vll#FEy;F zwxr!4PS3NhW_5>pHMon+ZuE9DYoF4O3K0$0U^*Z#9n5mH8T*Y`g_lNBCgWPz;MPs* z4;@u!VC5MBKZ=8&*G*oqC#`m7{1HPIY2aYx4L~>@sW$H+X+C8;eC|@SuZoOKBmYj$ z*zwNe80{mLPuZ#q;|f?6FL9*n?t|RAcnu$={1!GZ{}8Er^&R5AqnkS;4mi4!7C08^ zvV!habts0jj-D>mnvO@{ifa|Qsoh(i4ViDtHbJZsk8E+2%U%5J=5aJHlGE7PdLxg& z)_F_vVzyjlj$@Ij1F3-FFlWG1I;RnT=d2@u=BU<}GyYJnhZ&#lvgN0N8zTtxG=IME z`5hvt~9mCkgb5MZfVkTj7`>L-v&j%VNUQ8pS|B3$_~J1+X`wa?Jw&apyQse0@E zA{~~AS%+9hA911j*O4xm_>0#ue*~%U6SNcQg(qgq)oIhvC}Bk~1n1yDxmkL4{O^zD zvy+3vrA2lke>UC&e56@TIe)%@_EjZisxwC<3^;IGaXLO33!fL&Xdw&wK<}2Rkzzfg zv*b{Vp^VCOI1*#l-@q|bpN>PE3MlKIAKwf8WF6FDB_!0v=`SRExc%~?R=y^xVAx1* z1g9Fg(bPOg!UR->iMHqy_!2D$wCOdX3cYDUVxJA@uvyG_fiGp=W8SA4iA_PJm3Lf1 z7s+t|__UD#8i@Ku&lVGgRUP#L>>%L)Rh`M7t?JWV{vd)h>%H#JX)YvR>QP zocJ-e*Su{?C1#4g+x#YF@e2h1l|==D z)VUHYKb2%Dh*lp8X190lv?O^4DSqMD7-dbabXMWBQ|vF?s@^qBMX2 zb*CrF5lVqN^-?>~=Ifa6gE_I&V7ldb@2#p1Sv87n85~ zCV1?LI{?=|Ec7WV9Ks$&o9>I2e(ixI9wakx1FC2beIeYgkmKyIku7g7U%!!WOnY!LQ1z#ecBy9S4UVue#pV;2#J?^{1v<$ zdsd4U(SvyV&G76QjdHer0<;WQmkHIW>xte^W3e^gk+1lsQ^B2=hiaOMmYZLi^PYk^ zERWGES=Ci>(GxYRIs7eG72Jt>bw}@BdDPB1n4sl&*y-rz7kRef!!5Um&JbDd{TrKq zzb%m3$L+K)SRxdh7OQ#Kr0e=E=5MsiFW4=2`jCUYwwGz-uRl(=)xRS%_dRLxQZ#UJ- zA+PIdw}vcRvF7mWM3^DKv&ephQ$_ylYm8XKhoYiw0xpeWeS4&4dq)+KK|(5BH@zLO z3srvNx^#S4S?2`{JnO}h{EB7mN9PeKM4hZlOnQIl2~YU<$9#$Vb(l2X5Kglz5Zu zxf>1;-Y-^+tHB^yYqq(zf;<>n?%frc&RZX zd?VC~#A%54!C)j&BkOE0M!Xt8%r=C`4pg>T{Egfr?*j7f{k^hc;|@yj?Zf1V8ddU9 zS3Ad6ieC`Fz%vr|Qv0q+z3R%ANe%gUV?m5}ZA+y7x7oV#2P(5r_OC8Q;TcPve%jb^ zx>2=Qj@2KebId6;iGiK|&HsU;VT#6+ zB}erZ66KVR`m$8-a`@hdI7iiO%arY+A}G5Nmvcf4-;*8cZ`%^Mfuhx?*H!n7Az>Ch z=KF=b!LRUg)4K;-iq}ogSfpIe8FYkJQ0Bvl{BvS0S)_8prJ@xFXxCWtjl#L%VDg4< zH7c(dlG0M=2ofDm=64DNJL zvg~$;-`06(zgD{L!xpG%M@>hZ2-@qRu+>07#Kf?UP2Hto?DQTrVopDS?Z^#|sbwj+ zLhYlTT8~X)(>END@uDc9xaQN|9bfQBiU^JwWTS zx1YbC!VC8V#pjLQ{SLm*cGMVce#A@OXeEE|Wr@tSj$~?xkHJ7x-SJLCW81)2PFDBo z?5}$+4QyMo=VrbwTUPhLj~NOHOWSr_NeWPk{l#m8Gx16uK{_t+%9YrIf&6QyQ%wR6 zr4|zD;{7c(Ylkyb0pkd;-^Bkq%zbm+N0Z#QC)~*zuGxqXjtNN1ytYXzX_R*uhMMqY zJlTmB*yz9-9dz}%SqkOsAOrx)k+erxF?TlZkX(a2M3}{c6UalJCz}v8V^5c-e%tBn z+arUx@}%|L09ZGZT0c7k>D)zA+2HM0`<}Y>i#H0l)t_^gV$;@i?e|rnLw%4u64^j( zowU||{m$v`G@APeAlwIqBy{Zqkc?PTnJq1}t^xey{1k}S4OZ~XZZuy9c&t?DIOrB9 z0i4`RJReLBmSEvVW{HtRg#mDK11i9-UQ=m#FkZ6Cln5xnPaXnQgI>nuq}iP_fF^vk zC%UGXBkL}G^V1&ICgMNZ%)Pk>*t!={7pmM+BD!>_@GU$$Fw)eipNn(ruDtwCny zPLUf&-{91|v8%)?1r*ok?)yspf)pKu1lD2p|&0WFp)(^j)- zaP!Ts?Uix)NG{JTHG#6_#&5bmrt}_Zn;eNYq%XH#MP1vBe7cLXN!&j~dXHx43xGD6 z*Fi{RKUT742CyKR|D~gU>F8fN`j;IAj_C7tG`PGDA2}o>uv64jQ|r}qVfzp$&QwF7 zG=-Pa3Mbj6*}=H#V|?cFUB*IsxY*;CiZp(ew~6Kh-Gf7SU%I~Zn!ayjWINd5eE;h0 zx6qfEWY-6NZgNkyEmQOUnSXLa_N7NhHy(wPb02js(m2FPv3stP)&Wx8s&}#1TWvL%nq6$$qOs^>mNC2QAl1d0c{4cyp3V{DYqu3j9ew zwZz+qo4_89rz$-V`p2znU3a&cM^YK;xOSYz7ZiGpdj@&)o$&Vz;;_8Xp#4 zi;AP@XORWGlr*6wA%o4%kiHLRq~(v`OWuVUVx!bn6P6=8+0SofUBeXx>6mFc*5_-P(p77Z z6@aOywzJr%4QzQ)U$ez@b-_z!1WuFuY~*_+K=5#%-_e$FF^11v@nU!;BPQoa&&YP= zLeFKo3i_L(Rs~q-s_m4Wy6&K?D$Sl;AR~G zS5#QPKRtTuOn%qkn-LkM;_<&``h?}4fX{Kqmx{NY|27>vLbwn z>7Dk(2M6;lA`Fb%Y_bI7HlOPVNdK6fnkA=O_7KeTX{wy9FS9NCFsSF?=N>&!-=7CG(Eak+XHsMAAFw2~d^^Ima=xV_)+tXUm+o zf&m>Uasj3vYMqifu9RC+fdt>A*uf`@gy(ieXf~C#x)ST~OGW`Rb;2Tdk8khKyk_Jc z*#!!JUfH1VS2xEh{!ywf_4!zje(aDN2%A3@^IQT9C0qazV%)gZM zFD3n-+2g;I^e;>L)hy|RejK)hF`CGeEMQ%GQw?|U2H5j&f?=lVhFBSd{Rk^#y74AC z0~39gUMj`jQKK-p*~eKwtjuf=*Gfp|B*D2C#nuL!yM8d;!k78cbp(ekF;bpROQ7gW z?TPSqKhvX86qBHRh26wp1-mInI1kG-=eo!e61F&Ouub0&8YSHWw&g4uP&M<`ux{0U z{p^&(W~ac74=n7HwjHqES1)rXc=z>tv4^f_t5mQYHs%>*4Sf4P^@aWagJENL{=Y2R zf1f%1_ra%!EKcE9;55h{yh62=shoQ~g&D>|Q1+-%Mtr(hPu~pG2=Vbjm|}0?-tMgX zCHG41$BKxp{+r%>w|7#qeOSk^y6t#NY2%xh5A_;eBQJ3-$$dg4F;)Ad5=B!Xseo9p zf#sknSghH)u_b)C?e^GG`%IHEjislOQjFs*mgy<~5^wDsxWRT`Yk{NHida7j*M~Y! ztoLjoCgp6X-}v~ZXm~?bMZ(3Z77kV!w;Ul5AA(3Nwnmp?07!*%CG@cwFt_|1&rgMT zPvlT&bf4+l612v#Yr1=EJ8}EFvuNPP0q2+I0cwLe3Ej z(xJvPrrRCd4Brn`v}UNwCk+@3?6Y(5(AJT*IemSo)j^yG36HICMgTKX1S}6tXA$r*3SWyCSKU$JYt>^e z)@*%lAW`2f$-^m<*UfMn@X}%;uH+`g8jK}!8|?WOFvRMsg3-n+B@w zS+ZO?T>$>vAdrT98%9g$GZ+vZw#-I{O<1u3Y4$?BMR#8>s`_CbAc1}RmWFsSJ15Y% z@>-^N2fF0Ly#D_48mmIj%sTN5;KUEyqoEhfpq#uvK1%?>O;E{zMA1JCLe7ZgKFn); zg6Cy{Zhh{|rrt%M)p`KY`Y^fpZRtQP079Y3>w7if_Tja zfJ}7D-$=5!%@lcI%7xq^WyP_5@WWcgb}HaF<3E^6SLgeOcMZSW18Z@ZOUMEabw!dB z!rYf8+Q!F3Rqf0tOS|X?>HWQf#&>L+OR=J|;fHwuB>ZF#^Kiz!2*w(Aiwh89e`uWo zC9!?Nu<4MyEro$GKSd5>)O?s&sG)E(NQqg?eiDGh zpKMe%s;ocDBa<}-`vbfYx(K}wc6)5`*=Lb^zoLpyC~^q#*oBm1H@s)|M2KuDn_!D6 zI-oX2?u2^oMbdcNE32ETmI(D(ZpK1vxP}5%zxg=&8xqDFUp}1iO?%_3{XUgOG5%em z1MQ<0^$F0+xwJu>aLEW=&_YqndP%WtGBktO&6FP{8HENTYt}iftqg0p#%Sn`yhdVG zpCrZ+n^u={WhjIyI4XLoBH{NYZnifOw!Y~L|2m_PGx|?IwsY#YP9zc|4C`aWm&)Mx zK4~Bz0hr_eDbu$NgJLxMZX1rH+kDNQt z=lK!$2=zoH?`yB3E1DQ+Is=OcpguFB+7P`4PNwiv6_wkj!TI7) z#5+f<)80=m3zbbf0C#Xi+{I*?OLUL5>df|J=-aM6%w@DppD#FPvU6?JS3b6XR>diG zLOFp{EorrvGWBvMwUsViB^&AqNZ?T&z@v@R1e4krf&Sl6_QR={Of7j!Ea-8QSD7Wa z?~wEC%G{sJ?!B|^x|6_nnXYLud?*``O?rp_)RHHDMaQ)8Yo6Lucv&%pzT7}XFN7pb zPOB^KC8x2~HhE;CcNyt21!iRXQ~eR)+y zInAoPwM=^X%loNIUcZmT=sY^bUFF!|AzXF$7prZ8>tV|Zj`}{{ognWbUu)pCJIKe- zhF)5*Q2R=_-03T}4YIl|(!1|y)_A0_5|*AWa13}H(5AYv*6qyixz}y{_H2A|r1)&? z=@89lo^zP6S*G-_YEeee<-+@U`~-977DFhq2aiB!vOB#xhVkDkt5}N+=bJ zQyJ-1!O0BvDD5YEHkYZ;RGiRO+)~(xjZrWxpMDm14ih!Wj8mX02os)`O>xd8BF;|^ z2SGBVm;2B0c4oXhY4^7uHwcOyko~d4Ki>Pz?a+mW<4T)Mc%zNFnep7aN-w!uY*X&0 zzADFWf=W~uIbA(^>TXVSS{`9R97#dB)FVOF(WGk7Hqtv~&;4~N+SSVP_l{7pvL=VM zCr`boq!T&ECkyJ0Ly+rcCYS65joOoy_Hm&dU+e(n`I1k99ERsdamkzp?$28S>=w!o zNG(jPcV0xl=|w8jVvT=GazX~cP{o1vKw1o#1Y7V*d^?pG%IYq)KeR`5}#H&LBoam=99pG2~O2*Qy_6yAAoMFkIwQqB~@CyHE zx)N?F()fMLWP&sxkaq2h8^MG548kKb&n^p%Sbjn0v&nLRJh&==k6&!1D<<81D!D3@ zV)v|RGhJAeTA9)o=)bbJZ2D@^i?{^k5A%k)Kyvi8T<^`##>;=j-haj3|MaBrv!3^_ z*!%x)v3I<%qmCBFTw&0QL0nkO(syjal93Kbj=J1OLD3D1B=UUINgOOpqd3Ea=r=WM zoSnUU^qR;0A)ariw-I*PCSCW8k+J(V`q!GRu^d@z&4}9)eK))iGy**e@xM6fLW`c! z%w-@UAd)F*i%j>pxqrRULGpwHB7$4?BgCR7LZ2D+?N@n>n0FZ~glgroRo8Y*`e~y} zN)xE7vAbJ~8L@ps2a8lUS#U}Nw&vIxhqNIjI-KV@uC@6NI_^WTn?g>=!8~vK>}8J1 zK|fwskIvT2*N)Kbv{`=3Xj8i3hRVy4#F*S2y9~KX_9_03o0GD^ysdN#h1TnusXEh3 zH)Pd#P414}aO0c*`=@3h(hrjwGPIFIA*Nn!9&&zK#!3Vx%_Vs7NBqodLpJ5|{Z|Y^ zOPO8;PjwthYvSCZj?hHX{Ij{Dopvq_p=_nSLNX^ zP}hl-+bO;R?n-h)9ep`f1IgE433~L5ZX-w8djOO+>My_|yCyeODe{U;-qku6bu>g9 zJ|*pMKT+lG&M)#2?T5FQ6;Mo|u@`0OS_dC=l+on&1~agfZ;-3!3w>sCBdTOWCV)>wINka4-j<3n0gAZOT-G28#2u3^}?IwYRbY*)#r1>#A->#?@@Ks4e-0Lsr__i z1k0*1ENwFA#xC$yuBXl5Ex@2T!H0Q@{bb4_#U)8_mDjNc^2^m&?BT1Nm5iV#8y(<;o@v6}B_Sx4O|=52~ALb!1&Aykn~pYLsp*z#K(D*X|Qz#=WSGVNkvl_j4p z+ZlSf2Xi(gfthetq2C{}2+oZ*V8jzms$cfV3wzntD!ZT(2^i@i#e!BL zX~g^8zDr$087?g~24tHj@19k=#Kl2c>=~%D=vZVkp=`gu#uzsAiy5n=pE)h z5kn-v)0?^t5WGGBh^84W>o!9LWzUYd8_X5YVxn>ae>A!he|L5|+|0%g^Jej64g#K* zwTU)$9^_wHNXb{ zFcH_D`EW-k1u$33L0-syaP=*r)X#AMUBO)Kh1&u|N_{hdDlZ>+2B>TBcOjm<@J@0+ zWBOfKQ2Kdukp*L#)|ENL{MQgt=Pc^?b;NX<{sJn+N&ww5C@mbN_<>GMMZoy|l?8`y z8_h=JYQS${;buvljb=*TK9~{{B}>lW#VUZ*`NfR(S5>3V4PRBsO_O z4*{>aI^Z=Ag9`9E^uO%ozkt20!cRvu8IG?Mo85n2WyT}Okt<)1H-HP)Wove`S#IAo zQS^(Py>P3L7#>5}w_`fwO)-Cb;l5ivfJv5odW6utsnqYZjE_vnhk5(1b?uk-8aGVX zIxvl$oxo{<2PIi0x(YOD(KLsa0rCUveD>8h)*K}pgTCKv^w$IOgZnEl=}YrfPqozb zBeCSdZAH3L(tQE3D;QRC5V4Lo?4~wm(UFL?t#Q9t*XPr}y4vLMZ)PV9otg{&RvDX2 zwo12gAZ;zOdb2VK3bqR9;2qy4#)=4!s`v9eBg^zWS;gcM5un4fBSm|l|JTI$*5@XF zWIiUo&*@jOdOm91x8YhzH$Ts^*2n#CZpTI+uUm>GaHyXJ<;x}Kg`Fwl`QBd4 zXZau|Pu%{|{;%hSdyl5dqq;s)L#2HqEuhNE8c*8cC4)f%(fB1GN*4n_1d0yuAkdS?Uv>; zZ0$!ZfrMJcQ#XwIQ-)j%y@jY2@QYQ{OiKMJi}vJWX&#UjgRlN6#sByWxl>R|Z6?yK z&6UY$w_%so;=NDsY|ZOO_uKDpk?%HH?W_M!yu6{t^jo}eh4zvAx9o&|*gwvd4&4cC zl2VkSUCjQw_}hxAd@^zx zRfFf7*Ta2O3ZR(f7**AE;5`h~4KaVhy*s-uDkdN5767A#?MA*4e(g5b<)J z^`$@d-EaeFpxsyyjY-UGh^=GfMx37v`WfZ18%NMhxVW5ElIZZvp^>Kdlx3 literal 0 HcmV?d00001 diff --git a/FPGA_by_Fredi/Video/altdpram2_wave1.jpg b/FPGA_by_Fredi/Video/altdpram2_wave1.jpg new file mode 100644 index 0000000000000000000000000000000000000000..829d237506008ec048dc1e0f05655395d4f65a68 GIT binary patch literal 204342 zcmeFZ3p|wT-ZwrS6=`w~WmZY#&{T+oS!G3t$#Fu=>d25($jC6O9CKVHDaC{shcp#Z z(oD=?MRFL2qA;VJWhP8_X6ByvYOnq7XRoz<_Gi8Cv!CaE{`?6a7gI+Fk<+H=$P2J_=L-eSJSU$ zT+h65Gb=CuZb2cnsJP@&c}3;pswYpY>zJ(ihQ?oBHg&K&ySjVcyzS+1hdz899vK}Q z=YO7=ofCY4zRrJ}*CND{zlrSEiT!R~a$sJImo8nhRO;Kj7A+0~V~O0-WgE6Hm*3+g zb>ytV#vK<|DDJ(I`>=MUrlB)W>FBw3Y2{5u94-F0sr_YUe{N!z{;y{Cw~777ym}F< zmMj8`w?qzsLBKb3@)8mM^5edG9S%0H>49~;AjS`DBN~$6vx_}xsWfoNeqE-I7H=Iz z)^h!LR%%sQp8tIMp5j_Q#u-ZE{F0Z|`u&xPz$N={6BMkBJU>;vYg@EW@!+q6h-R%< z#we41gaSE%_8$C{xM&k5KG{s%k`^P17$PqcSK-=goOo7_9rx#CXiK1IW=~eUAd-?0 z`Xunj=TCBaQB!(1<>mDB?l+2bT9=XAf`(M!O*T`DB#73XH3MbG{BiZpOwO6|IOPhR zT|Et5`MX{pI%TO<>6o)*%{AAv(p#!is+1?wZJKI^FsxzK1_j-hpOdXoI*kXLM-pC{ zMyvl+=2Ll?s@GDW!+G$|F4l-@ZNM$q_4?We&Wa`-fv#R7nPW}VgQLl78T^eH zKO`JpL9R>Y;l#_~?PTr`QEe#EjQ{gOf&}q>I2m5|5G5L$gLASX1Cq(3R!j_Z{Uk-a zY+i!EVvpw0kMlBXpH3S~5Q)k#8ly1#can~3XP`D!^U*(jfC#*4*Ur%AfeJ&L@3#4$ zAz?e|n$S6&!t%CFf$HCPXsi9u)}s8Z>}Uk>|rG1p)05gDG9>7*W&k265su# z5soo8lprpj1P|GUr_Ij($!YlsZc@dIK1vYKITm?_+B1Iv^DcuoA>~Fkgq;B?xK5TKud!R1fYfC;Xl~(~{qNk}@lmDM4_W zG4TEY<}Pk> z>7vwE{HLqG=Y^j}Dx}rlLo1#%eu$Qh&Ntr|8ef2mIn!CvBXAv=By_S4Qk|*#zMj{P zkD#cdd5Lq#hthg+ybK8<4gJ@JZ#QbuWA@@wLxjlKux|NAt)9yyDQzY;{z74X*@Ryf z{U5Hn5yEMo;%~=clNg#PJe(#vSjCUJTuAWI=%@*%z9H$+A6(zHwZ?vMm!%qMcbD<{ zAg>>~<~B#WM02AG_$cO;ea1N#HT`;*Uoq|29Oqa0KIrM4#fdt99eRyXyDeHp-|g&v zTz$R#t^^T4vV*kl`1ts#_0u>lc%deXtQLhDHG5xBSaqj=toL=cI6vRtq&H+{tf#vQ zbF%uT{PBK=U~Z|{OXf1`^Nbje^kit8pfQiAy0>e(GtnjnPoJI$=zra9{%T@7{L9Ok zQ+;p5$AoD8#$gOjkki;FwwJ*vOh(eQ@F%7sGqo!Op}TfHeX4yLH|dH?l^}j^hkgqv zVh^UG1v837OAyTKni52|CD7Sd^F3>UDa6N-`T8xGc^P1^IraNUFFEMw;Qjy!LeW6v z6Qw=&cVZOhM_Jm2a`B5^^4OgI;-ZNQz1j^9ws$%QAxbgHhWEkA!S~Mo-klfkIvQQh z%`yn{`t(P?5pjSG|MXdc5bZjO`O2OUTOiBMrioV&eSwz0VoMNr82GWVKR>hfDMRf1 zl4c2l_b~xj2o@N&Wn}|qb_0hZvNy!Sm&9Z$^`Vo`?uATo0SmMFgP__LloN6KkM1}P za>|hgGZ<(@1hM*18XWS?2U<-WJ|;oz)lda~q8xlWiUv+4 zLP=?ev4AVX{K4`5SpmMvk%vqyh8g_51N9@^s0_}OUZYuLeBHANWUtB4hu?)X((%qL zSx4mM`Aimh^*+V!3rkb-{nUOK+MlJG*Aq$~`Ii>e0#+1o2}^r90;5hbJ5894=ctOxeh27;4HP!Ng)HuV__(1eUefD=S=}GGE;y_j?yI8?I{Zg9)mZvlROFo zvW{0zRb8slzB9D1%Y3^)OKE2A+~EV`M}1fIspaEU;#e+JGidn1EP<=b-M-czi@b3p z^3{QorsU&8{%if%xi8(E^L5ELkC{sCq$Rclv<;n_R}5Y?q5J9qbjtb&%W>C9sg*a6 z1s~|qscqHep1K*as-tixQO!-;p%L9gIC4&cIFb}6v&`J27B6S1MRMvOg>kXS3Cvo$ zn#eGT2|Qpbq4$7iBa5*}q%J|kH1!VE=BRZWr>PO5RH1a9_R#CH@chFN!H?LTG}P|o(4}#3SYsRr;<=3n!ipH{XvO|}Bq7;pNd7#yjF_$t` z-W(X_8y2V^rd;Lz*>)LAe$&I<4dabmfKxEaqA(6ac|t&6&Oe`WC%{sny^QhDQk_U^ zfLHNgD*qS@^){Mi79`q$K~6`lBC;FFav?!-@BQ6#7DvN!_{;RA&wFaT@`y>b^C*#K z_3P`fHe+7h2{PuacR5J!{1lp&*nW82Boo&oH#V>yHuak)1;2m&MZO?4{jSLBQAfoy zqpQ|l-n$Pxs$fsvSs8dDASh7rtabsRdmG_GWa`aRU#|8My3aq}`PttrHTRys{2sz$ zFV>gd$7P`rCF7ZC>->8>Q>hVQMLw^6h6Ur?VGpgS$%_EXL+UP zT!~Htf%*1zs>+*UJE!7;3uC4_wvGl>v*vrQ^5Ydw1UC)cJ~-I>kY-mAOkdwP6uj#E zX2r1{su{+WcIjpJVkKSI{6zOxhHD#KmDTQTSEQOTcpuGhXBt8=jpZc_Yc_9*6r-jg~vUDLw6 zk)2O(?o%4>l^{}Uobvs@TsWQ0^X1}_^rvdlwDE1m*l0oTJ^+6LSACAWic%E0^SWy& zC$8fjQKoveu20+|tXW1Xd@!tRRq@69cA%bgyD-AcT4 z-qE&c3x8NO6=jgG24xY)f6hMC?$rGGRrAh!RGrs^X4wqR_8SS#cDJvUzP{$y;J7AZ zpV_q`v~3;$^~ymh0?B~R~Q~Ui#&s( zjJ%DXe+zJV8(M+PRcXM8I5Q%lq1THG(2|gp^sqa+In_8muTm zWblGGTfyH+Pk;yRQ=Dx?j=Yi^N+J#2Wf`@G%msNL-Z!p}mOL4F59Sh!H!GeJ==fdEOf2 zwNUwxR4mD*n6!iI*U(uL*RwV5r{2lQ%|M6SM z&@1axL|=rS-+3?VbbEukJYkn3Ufa3wgvZ{B4PNV4b_izmj*OVvY;7Lfr5ifNE^eOM z(s}9hN|Tiy&s5K}*j#4u-OWr%=TXR1u9^}rZCmrhuipN%gfk4;AE}UHgv zVp#2NTGrcdkG5WUsTT`y$dx(Yn-CH!R7s37J`A!HkO9XG2=Uz08AaqeL&0<@&M zUg4LOlfhlDH?%zI2;X@g_SjU(N2hIqmhpDGvMZm

UnoWp^Os)H0cAtL+tcURWA< zZ&a;jWPcW+peK~^j^quhcFz9W9V*gp4@rmm z^D-4Xa;@o`D;?Lp9&2ZE{M_r026W|kB&L8R*r}nU$JOh)bufQ#tXW2>>oo#9W<;lc zzVch<@F$fp6w`Z%{PoKXGKUH>k6{d^wOn%nQz;v?z)bpVfx3bv2pJVvfjmXNTvTC@_N#9KE*MiRic3JlamjHJFJk?qQzR2#PN)X$D`?x_ayNMSs=9|D9NFaTC zjRK;xNKE7pKpu2Z(#Q|{R^y3gy!~eXlx)<(3$lPuNB#GB^uJc9{^02T6Y}ilX;1`c zMUnqgpa#JCtz-xotoM2cfuZ|O4FI1Qi}^@WhwOoeuNGni4OH<>F&N;EL6exHyyGlQAJ08`ekoW?Zzn4-`dUfx$UE`fG;p2{q zLt$H*wmS!mnd#&`FP~L-C6c0wlj<>Q_sJZ9jOv2KG`@*lCx)Xc3>ei9b-*2PBSmNh%gctb^%`L{JhXbIfl^_>h%s`& z+VNLs@T2!VfQlo@`d2-n%*Lyv#nAc^LT`UUTIsm`@|#jjS$j@nyjG&R#p0daA+kQf zcO8s6CaMP>{I$COzpMO;2c`ZU>;4_<{vGT79s&P5*8Rg+Ck1WcqE`?zy`j0#JCIC0 z1u63KC-qtwRqlrzbN4aTyX z2d_@=cd+w%Z}0LY@l(t-j%vN_mWCa6XR>z{Y|3(`I&Z(NZ4$5wbv zpcfovG%XZ^VDrm0a-D1`xwRo%f*{`~f0cjko{0DiP+euvSBTA+o&#CcMo^nuv9k=| zHnlJ@4Di7RyE#vtB~1*@@-D{6kfQ{_=)s6C+lapFtrCd{17GGxzD2PvzdJ}>5dPKO zK`c+%4NDLpbNH-<;zj!p%JhB!{UV@=HZXW`kp0vEFH3^(^NdV~<%6I@7+$tGT_^)<;dyZ&SZa*`P%S)K z9rW8}amUrQ?B;yTOl1&uQWrJAV%yJl>B!t{5??fK&>%9n+pxqMj?1o zmqc5*&wcBo6!{WF^48O&BST{Riwh?+3yDY^6r9(xRKbt2I!e>qAJ?1F!wT54G11;& zXMgX2Lv>hnmTg`F(9xJ^!F35D&z@%px=*Oa0kOUv7K{NQ{^s8kLJv*j*9$E^m7cQ6N=lPOfHEF#VcIzDTr$j+r$wwx98f( zc`b{1wWZ_GtL09YYrE2GhaObkE$S&M7UF%K8t&=tRUi0`Qs@6xpEIHXoR*q0kRX1@ z9Q1`ZVbU1$DxgsD$LF18EZ}Et{#er4L605`x{T`mmaD|%4Ar9EPL%`@y;lM|~v+l1098k2W z-;G`$)e&YX%~Ppck7s2u8p>pxpl8%^Oa+o*^fQxrDbyqo&K4Xd zX?MVDi8+KjbpAT~`@}SlDzjG#draah(EbZf_)nKnZvC@F{I7M#2^lnIMfyPr8mdqvq1eN(mpUorB(28^cL-U6sxLc( zC+2Y!LZI2ckn*)%*JciDnKlKdnyraBJhJO!`0ZmW_W3wpD~Pt+p7`wAE!$0f1npB3 zXLIc1@^Nwr1uRpN1?Yg`X!vM|o}p$$*wb0+S?PIm-4VwOQ*E;hZJoL`$pxFQd3g`~ zHa39T;P1o2g)*g4iYsyRf2m?OK^|0+`6GVMly>l7S%h1c$hK7E-&ToAs*cKE_0R+I z;;zG&Q(qWpA7~3vNw@Ck7_xf;VGBgt_~z_AkzCWv!+eeM)1fyuUkXC{`E-4+;r0jP z!TdHV`jqZNgoFI|??dB)(^p*d5&sXp$auv;sf^!6>$KlS1YAk`_ZlnjKB#V4i9QBF+IY)>`CA`$aS^gr|C(`8$AD8#5RHD z(7R!6a-S0WclUclS0)S~^=m?fw(lT4pRQ1{Jg{rE3IiK1=)^Gf-J_JDc$LX9o{TNq zX#KJe?G+VII__I4jFDHFV~yJI#8j;wbDMj8*(X=txy9^Nsr++O`frxSfVkrsD^v`Fm1Ji}X!oe^4`*k4RfeJ_^DQ zNam#{gv$dXgt%|P$BLvSn1&q46$X|sfpASk`Y6Z|ekqOxk(>5SzVb7mLL`3ZZSq^o z(bMCc%;tS=Zp2q)w_d88!r}OvY5dZ?ol#rI=972S`*MO3&PKhaAS$vA_q6#qsN378 z=nio#GkHwbjKi`o30&`B)`ga*-9Kintg*E;YGTRz`jO%@J zqMp3E26cC|xA56nPWFx=7buC3tQ$a{((VlHbC9Z6@eEDP4&^3P>OBpt!IZqS4I*q> z(|c13cc8SJ8lUea=kcT?*RH_-(ZOsRH9$ewnd`WtcxS$H=LS_r?Edb zj+L8-+B(;scw_E}QFT`g;QC@^0MpBQ z)BJy(+KiB6GXV)|@~@8T1%AbEJr~@DS;H;oRk2JNzSy5U9dF(lMQcx{6cjXMoaIsM zp(EVz!b?Kd*{x5x7AN0LY;#!JuhI6r6qZN!dcl{`FIq+W$tdzH`cJl+f_~>#f9J;C zk)lngiYl=@{vrkX8MXwyFMR&L@Acbu-G8SHacv}7zNQe@z~H67BWem2VEF(ngu}lv z3>fGI2^`4L)H&!Xa$SHpmmt7?t8)Jc-U}08C(#gy+3El#WCF0Qz?e!L`(4_6IOs)0 z;4)*-T~R-n7(tBEoFJ=Jl-Uf0#Z^2HcI9K@NUHqR$hQ*2pkvCNQA;Jh@8Enq7)!H3<|#1dKd*LpQYv;00|EfRzrnGl2|?dXO#j#f($7i&V#f@m=Eq8iUqPqA(g za!5OK^xKVhV-?3!2!o{#L0tEg`x9!PvU5om5QV$m#`;3n?bq|qo{*?;GJub=H;1ONP$&1D3>qk}qArGHI& z!{hT83aLXWR&}s^SEYs7v>h+(a*b2*c$7i~fAa_ne=$l5qRDI#ONMwepDF55z4(5hR$P2pFAn0vOAbD`{3jV$EB5k#g6YmO(sgNDudYI2?vf6Vt z9xRoD6{=t>WG@vO9@oV6HPSdPfFZ4>EB5X&l_krDnE;HUgxX4X5I z$RV_nXh(ObI!eK2FjCv4DskF{pIskE4J?bTZkuf`Lpwy#gf@bt4h9!@WDpx`srQgg zZqu)E;ijefY-+1<;Ck6(W+MX0EKlt?#>p+_yYd67Uu`eUFCFt-detv0DmVBnpxSJz|v$bj=cQYN256fHKjg)>4D79dEvBU5^TQ>i8NN5kA^NA^@j3esk(zNaj4zN(XRlbyW^SHZH*K$dh0 zuri4SO$9gi<}6WC@+{ESC3SJ{m3BB5=!R-ekKByI?1F!R>vHQM&#&i$=I*`DkwJUx zG#DI7_chhFQ!>3Drw})jc(9TC;Pidf?pIs1SDajHYHqC{lTjpC~~k1RUcy<5Ks0&y>5#L98I4&nw`Gd8_X5ij%mM zumG7lSgqY$l|xw#VVLgtxAb+q!q~gSfbZFKc38MTR$(uDYWBHq^HkW(d%Sn#^@i>h zmh6bo;4n<)@Vi!{SD$xIU6_reJt~+IQ>p}K1pSS--bVPiO<81O7?WSWKHVk$J6&FR-6dkNyWp&(v@=oAX@v|t)$89Z}~ z{H87wE_uWpK8O0M2G~Q_-eASYi2Fftd=^<~UdkCR5KOC(&R2r2Gbn!0jfZ3&#-6>WO5I%9e`PE&JdT1!2t0rU`m1r;+p`NDV;7v3r`OSK^onPoG%Lp zOoEWzcUJmu+qZy2@*{s;Ljt^s6RiTg1knxV>@(t{ zDzpNX{b-H^A>8_nf&o`l)p-uKkU!vVlHV)`)lsK$lyL+3vkl)@obE9Vm+)<#w(nEw zkKFPRk2FSC5uXiJ(nNY_=zGRPy6)(FkVp&vqYx$9$}ky>uYGXRsH6TR*<&T~9>`K=<+M)vIJ z(Zm^$=xl^Mcx>Cw+4bQ=?G;r|x=vf_6UYi8>?-yEG1aY2WRvfea&pCw@t{_4=Z}5b z43c>#{XKU&wVT1a$KWi68=%tsF$OOqGJ2BCs}>DhLM@*IJ$Z&7%<2Hek4N7MAP$j? zDR}c|pvlf;u)=|TpwA3+b{7zr8x6xdoy}j}%pxmqB?Zt3o{YFTa)R3Fd|nckotvoF zDnl|);`lNhv|ZXlN7Af2`iI<}Ko1KfL~JCe9Zs*uh{*F+cR%d{5 zjMJf+8}L4(V=1ym+1NcjITq^n5h?CN+=fg(hQ({K_>%C^8_Bw0{G|KGxD_Oe+zZPP zicb4}Gs1Dq7W=9Gt#C2av-@SY(E5^3h3<~(Nr<7#YR&18)Y|L90VwIHJu3c^7b3&$}l zD#T`M^J;ii%wOorB%_W{3n?GsY@op>W3RL%H9Y8_C@_t_^lN5>VB|)-hdeH=-2f^f zqyMpg2=^CP@cBE43^!9I84^U90q^?r*EN6f1XrY(5`+LWqQJ_F2|+QHwV?0v3k`tg z2djMH{7%b&WYFJAw&7l8=$x+GhtK zJ9@1E19?XU)gq%WGy+aY1^Fle-^+Ll2CtAl0M<+)oXji6fTey6JVZH}vyLZ0l=M&_ z6Gtfi1Q(N}Vrkq{QHEz;V6bFOoS=Qwv9@}pkyyIMK3+MeFui!xY^E`v5OlWW9qCX9 ztPSO;QbBROG#5&)-ze0q*~6UR-bFg3glB#6SP-Geuq`1+5>lIQ@l1 z-v$};sP$2ro%9xQJ`Kv`48$0}2er+~^FJT*jI46&GKwgjpgnri+xylleCFi`Pp>_J z%5RROsHD(#_P~ZD6fcJsc85siRx$Ci0o@uleH9MmMjw^-$_R9&msLc7;JJxYmjTUy z&h`xs3X{r~4)10&%_H(M)<5Ah4ho#$_Ib(!!Icm5(+>qcJ=YJ{&|{zA%YOaW_v{(MO)|o8&C-PTHKCDU>fT~?S5mE&l*UT3fQEN{OnfXH$=m^gq{zio5wD52e z#8%MBic9!L-Wq)>S`R?)tw9>>-3};yRpR}ane_kGe`iT@bxOp z*0<$?J=MUX{EU#X1F|)^k}-x-NCaAa)N%ua=cs3EawwNSd~+&J6+D}Z8=mt{#8$?~ zqD87?4l3cx^{jo}Ra8c*<#)uUd2dGp_b)E(6=`nZS@7a4@@T*1ax$lYhm;@;=RT8T z7zA>B7_jtu8M2DV15*0CO*Bky=Eb|e+eXvi`46`QgGnwZhGZ}JF6wLQuTzu)o$&d` zl&_`X$rk-UupIM)XC1G#XW-39D&-Bd_O;@W4Z^4!Xqn z8n&=<)icJyeQr#nAyoX&+H6ruQk?xvByiyM1V&$z; z)sSb|UbXOYUSnM7?vx!7NnTGY#-?Yzw>FIjsNTPK@BWF3tL{}-xgFiU$uENxwD02T z7z@polZWvI0BkDq)gyz&9R5>pX~N^;cGi(Cdq4H~Z@Yagtl<6q zS&Mr}c_R7x!9$0uEC(kU(gj-@WiPhuIH0v`*W1_rsT$AC{9VqUyPEQ`ps!6>k_h4c zq#P>X?k1q@CxCc4Cs7i_^>A9vgaqMjx*JY>4Qz!ezyaIx37EG0>7U$g!r#h~7ZAb#P(cF{Kmupi^bOM z6|x)8-gQ{j9#B0H46I%58|}6|7}_mC#Dm>PqG$O+FCgCB>v#~$Z;)Y+VLAv{3(Rgj zj}8=ZLDT=AcF}uic?i$6G;BwcjE9h`M}72o0OkixtzW{bwx--41xtDC*(I1gRqb9J z6nZRF;5Fgp)fZ&B(md&z-`1mjM%$}J05JSh z(eh(c+k!vl;wRR6x&;Jts8bwkT19jLI#4Z`QDHmBSis)XATX1+R5)b_a1qq-Ab`wZ ze7v}nM23t=w#e!()W@~?sRmW@&ZDuYZ!BjEKR&(&Q-r0qSkzbG+TQy2rWCw-eC}PZ zcVA=3l?tRq8Ov^X|8cir#sU^P(n)2yQguU*TNYU*B;g7oV`I_&AU;eAP9Z%Cd=H|O3vE9^=g^g!&tju+xpM1x0IIcG(*Qz%6%uJ zLjl}x^Fztd!R9SDc9ia@z{jMGWW{6DnV8uyF$ynvR)hWdgu%4MRuO~EG66_wJOtuf z9Y${2z$mFK2uof^`ktRLTYcNJ>=QMgpiwG8tYQcOfxf+lv zHKrGm$hR>6htSGdFf#p76GDDF&1l$YTI_`tb^RrF**pVM|Gx)4&-K3NtHg^u?s^8m z$~_@L@}nj&`Az8aB`%M;Ly`s_y=yrUDsZrO%o%+kgAtpU|X`AiiL)j|+ zYojz+Eo|n&mk$-3g3sjIFLC!@S-;Daot%|;?$Wu+^s~5UHs|rziTGRY*VT2KpUCWB z?M^`r+&VQ>y}wr~ zr<eg*Wmm97a8ScA35ebmaAAoW` zygg|CXY%mwzaZcv|IfkG7xDsvSXf(DEaXN2-2P*5`t2l9fO0wBOCB!!6_8sDECBGq zWfpLSb(n<=`hPqG&V#~*JEMLv@c~tf33 zpqe?pGiL>FlL>v*gU1he1)yMu7HRS|KC|~%ch7#|H?okbc>Ch|lK$}vJFko{6jkY1 zUgi{<_h|+Xe^~pJvOJuzXPblUE2d$jiIE#{SO0SFj(ydsf!5*`os;)f{Y`(eu{Wz%1g{ zZc4e2*I`fWhgYxz;4yA~do;wm=m->{V1kvk+RSp;*HRa&FY8gHt@vTcafknwrj)%FsaH0Y|51lIAI;h_)C+%1>dIECPXmF2R+jLvY)Ad2;xT8_N*|j_4rbSy^ zsmknYE)(QGo3T~ZW0ay)AoYXsw)`qq+9D#x?MZo>Qx)6XWeABRk`Gd_SrJKowA@Es zmFo64Pknq^@vJI!Ow&&z!Yd);)z80_wk(v$kL$W{N?bC`9{e)q8vQZb?8=M1XRbcJ zntb(|Pp?r20-J{+( zw6Jj>Z$@xR{PXD=Z+@@r5>6O1NNKz}sNP$nxnUle03P0YWIyD~4YvfP&dxw{xxxKG zB-JBzH%iNu4wnHC=luY{J3O%J6dXzZY8x+J+h@0<

Sample behavioral waveforms for design file altdpram2.vhd

+

The following waveforms show the behavior of altsyncram megafunction for the chosen set of parameters in design altdpram2.vhd. For the purpose of this simulation, the contents of the memory at the start of the sample waveforms is assumed to be ( F0, F1, F2, F3, ...). The design altdpram2.vhd has two read/write ports. Read/write port A has 256 words of 8 bits each and Read/write port B has 256 words of 8 bits each. The output of the read/write port A is registered by clock_a. The output of the read/write port B is registered by clock_b.

+
+

Fig. 1 : Wave showing read operation.

+

The above waveform shows the behavior of the design under normal read conditions. The read happens at the rising edge of the enabled clock cycle. The output from the RAM is undefined until after the first rising edge of the read clock. The clock enable on the read side input registers are disabled. The clock enable on the output registers are disabled.

+
+

Fig. 2 : Waveform showing write operation

+

The above waveform shows the behavior of the design under normal write conditions. The write cycle is assumed to be from the rising edge of the enabled clock in which wren is high till the rising edge of the next clock cycle. In BIDIR_DUAL_PORT mode, when the write happens at the same address as the one being read in the other port, the read output is unknown. Actual write into the RAM happens at the rising edge of the write clock. The clock enable on the write side input registers are disabled. The clock enable on the output registers are disabled. For the A port, When a write happens, the output of the port is the old data at the address. For the B port, When a write happens, the output of the port is the old data at the address.

+

+ + diff --git a/FPGA_by_Fredi/Video/lpm_bustri0.bsf b/FPGA_by_Fredi/Video/lpm_bustri0.bsf new file mode 100644 index 0000000..f65e217 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri0.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 80 40) + (text "lpm_bustri0" (rect 7 1 86 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 24 25 36)(font "Arial" )) + (port + (pt 40 40) + (input) + (text "enabledt" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "enabledt" (rect 40 -6 53 36)(font "Arial" (font_size 8))(invisible)) + (line (pt 40 40)(pt 40 28)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "data[31..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "data[31..0]" (rect -3 -27 10 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 0 24)(pt 32 24)(line_width 3)) + ) + (port + (pt 80 24) + (bidir) + (text "tridata[31..0]" (rect 0 0 70 14)(font "Arial" (font_size 8))) + (text "tridata[31..0]" (rect 84 -36 97 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 80 24)(pt 48 24)(line_width 3)) + ) + (drawing + (text "32" (rect 61 25 71 37)(font "Arial" )) + (text "32" (rect 13 25 23 37)(font "Arial" )) + (line (pt 32 16)(pt 48 24)(line_width 1)) + (line (pt 48 24)(pt 32 32)(line_width 1)) + (line (pt 32 32)(pt 32 16)(line_width 1)) + (line (pt 56 28)(pt 64 20)(line_width 1)) + (line (pt 8 28)(pt 16 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_bustri0.cmp b/FPGA_by_Fredi/Video/lpm_bustri0.cmp new file mode 100644 index 0000000..9426443 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri0.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_bustri0 + PORT + ( + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_bustri0.inc b/FPGA_by_Fredi/Video/lpm_bustri0.inc new file mode 100644 index 0000000..1b15c22 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri0.inc @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_bustri0 +( + data[31..0], + enabledt +) + +RETURNS ( + tridata[31..0] +); diff --git a/FPGA_by_Fredi/Video/lpm_bustri0.qip b/FPGA_by_Fredi/Video/lpm_bustri0.qip new file mode 100644 index 0000000..c70041d --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri0.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_BUSTRI" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_bustri0.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri0.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri0.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_bustri0.vhd b/FPGA_by_Fredi/Video/lpm_bustri0.vhd new file mode 100644 index 0000000..494b3c2 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri0.vhd @@ -0,0 +1,107 @@ +-- megafunction wizard: %LPM_BUSTRI% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_bustri + +-- ============================================================ +-- File Name: lpm_bustri0.vhd +-- Megafunction Name(s): +-- lpm_bustri +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_bustri0 IS + PORT + ( + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); +END lpm_bustri0; + + +ARCHITECTURE SYN OF lpm_bustri0 IS + + + + + COMPONENT lpm_bustri + GENERIC ( + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + enabledt : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + tridata : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + + lpm_bustri_component : lpm_bustri + GENERIC MAP ( + lpm_type => "LPM_BUSTRI", + lpm_width => 32 + ) + PORT MAP ( + enabledt => enabledt, + data => data, + tridata => tridata + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: BiDir NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "32" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_BUSTRI" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "32" +-- Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL data[31..0] +-- Retrieval info: USED_PORT: enabledt 0 0 0 0 INPUT NODEFVAL enabledt +-- Retrieval info: USED_PORT: tridata 0 0 32 0 BIDIR NODEFVAL tridata[31..0] +-- Retrieval info: CONNECT: tridata 0 0 32 0 @tridata 0 0 32 0 +-- Retrieval info: CONNECT: @data 0 0 32 0 data 0 0 32 0 +-- Retrieval info: CONNECT: @enabledt 0 0 0 0 enabledt 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri0.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri0.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri0_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_bustri1.bsf b/FPGA_by_Fredi/Video/lpm_bustri1.bsf new file mode 100644 index 0000000..058fffb --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri1.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 80 40) + (text "lpm_bustri1" (rect 7 1 86 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 24 25 36)(font "Arial" )) + (port + (pt 40 40) + (input) + (text "enabledt" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "enabledt" (rect 40 -6 53 36)(font "Arial" (font_size 8))(invisible)) + (line (pt 40 40)(pt 40 28)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "data[2..0]" (rect 0 0 53 14)(font "Arial" (font_size 8))) + (text "data[2..0]" (rect -3 -21 10 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 0 24)(pt 32 24)(line_width 3)) + ) + (port + (pt 80 24) + (bidir) + (text "tridata[2..0]" (rect 0 0 63 14)(font "Arial" (font_size 8))) + (text "tridata[2..0]" (rect 84 -30 97 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 80 24)(pt 48 24)(line_width 3)) + ) + (drawing + (text "3" (rect 63 25 68 37)(font "Arial" )) + (text "3" (rect 15 25 20 37)(font "Arial" )) + (line (pt 32 16)(pt 48 24)(line_width 1)) + (line (pt 48 24)(pt 32 32)(line_width 1)) + (line (pt 32 32)(pt 32 16)(line_width 1)) + (line (pt 58 28)(pt 66 20)(line_width 1)) + (line (pt 10 28)(pt 18 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_bustri1.cmp b/FPGA_by_Fredi/Video/lpm_bustri1.cmp new file mode 100644 index 0000000..48a33f0 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri1.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_bustri1 + PORT + ( + data : IN STD_LOGIC_VECTOR (2 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (2 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_bustri1.qip b/FPGA_by_Fredi/Video/lpm_bustri1.qip new file mode 100644 index 0000000..fd76bb2 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri1.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_BUSTRI" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_bustri1.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri1.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri1.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_bustri1.vhd b/FPGA_by_Fredi/Video/lpm_bustri1.vhd new file mode 100644 index 0000000..47db597 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri1.vhd @@ -0,0 +1,107 @@ +-- megafunction wizard: %LPM_BUSTRI% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_bustri + +-- ============================================================ +-- File Name: lpm_bustri1.vhd +-- Megafunction Name(s): +-- lpm_bustri +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_bustri1 IS + PORT + ( + data : IN STD_LOGIC_VECTOR (2 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (2 DOWNTO 0) + ); +END lpm_bustri1; + + +ARCHITECTURE SYN OF lpm_bustri1 IS + + + + + COMPONENT lpm_bustri + GENERIC ( + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + enabledt : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (2 DOWNTO 0); + tridata : INOUT STD_LOGIC_VECTOR (2 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + + lpm_bustri_component : lpm_bustri + GENERIC MAP ( + lpm_type => "LPM_BUSTRI", + lpm_width => 3 + ) + PORT MAP ( + enabledt => enabledt, + data => data, + tridata => tridata + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: BiDir NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "3" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_BUSTRI" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "3" +-- Retrieval info: USED_PORT: data 0 0 3 0 INPUT NODEFVAL data[2..0] +-- Retrieval info: USED_PORT: enabledt 0 0 0 0 INPUT NODEFVAL enabledt +-- Retrieval info: USED_PORT: tridata 0 0 3 0 BIDIR NODEFVAL tridata[2..0] +-- Retrieval info: CONNECT: tridata 0 0 3 0 @tridata 0 0 3 0 +-- Retrieval info: CONNECT: @data 0 0 3 0 data 0 0 3 0 +-- Retrieval info: CONNECT: @enabledt 0 0 0 0 enabledt 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri1.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri1.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri1.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri1.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri1_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_bustri2.bsf b/FPGA_by_Fredi/Video/lpm_bustri2.bsf new file mode 100644 index 0000000..36a4813 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri2.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 80 40) + (text "lpm_bustri2" (rect 7 1 86 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 24 25 36)(font "Arial" )) + (port + (pt 40 40) + (input) + (text "enabledt" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "enabledt" (rect 40 -6 53 36)(font "Arial" (font_size 8))(invisible)) + (line (pt 40 40)(pt 40 28)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "data[17..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "data[17..0]" (rect -3 -27 10 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 0 24)(pt 32 24)(line_width 3)) + ) + (port + (pt 80 24) + (bidir) + (text "tridata[17..0]" (rect 0 0 70 14)(font "Arial" (font_size 8))) + (text "tridata[17..0]" (rect 84 -36 97 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 80 24)(pt 48 24)(line_width 3)) + ) + (drawing + (text "18" (rect 61 25 71 37)(font "Arial" )) + (text "18" (rect 13 25 23 37)(font "Arial" )) + (line (pt 32 16)(pt 48 24)(line_width 1)) + (line (pt 48 24)(pt 32 32)(line_width 1)) + (line (pt 32 32)(pt 32 16)(line_width 1)) + (line (pt 56 28)(pt 64 20)(line_width 1)) + (line (pt 8 28)(pt 16 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_bustri2.cmp b/FPGA_by_Fredi/Video/lpm_bustri2.cmp new file mode 100644 index 0000000..e45fbdd --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri2.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_bustri2 + PORT + ( + data : IN STD_LOGIC_VECTOR (17 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (17 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_bustri2.qip b/FPGA_by_Fredi/Video/lpm_bustri2.qip new file mode 100644 index 0000000..676e430 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri2.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_BUSTRI" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_bustri2.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri2.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri2.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_bustri2.vhd b/FPGA_by_Fredi/Video/lpm_bustri2.vhd new file mode 100644 index 0000000..0966743 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri2.vhd @@ -0,0 +1,107 @@ +-- megafunction wizard: %LPM_BUSTRI% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_bustri + +-- ============================================================ +-- File Name: lpm_bustri2.vhd +-- Megafunction Name(s): +-- lpm_bustri +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_bustri2 IS + PORT + ( + data : IN STD_LOGIC_VECTOR (17 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (17 DOWNTO 0) + ); +END lpm_bustri2; + + +ARCHITECTURE SYN OF lpm_bustri2 IS + + + + + COMPONENT lpm_bustri + GENERIC ( + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + enabledt : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (17 DOWNTO 0); + tridata : INOUT STD_LOGIC_VECTOR (17 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + + lpm_bustri_component : lpm_bustri + GENERIC MAP ( + lpm_type => "LPM_BUSTRI", + lpm_width => 18 + ) + PORT MAP ( + enabledt => enabledt, + data => data, + tridata => tridata + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: BiDir NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "18" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_BUSTRI" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "18" +-- Retrieval info: USED_PORT: data 0 0 18 0 INPUT NODEFVAL data[17..0] +-- Retrieval info: USED_PORT: enabledt 0 0 0 0 INPUT NODEFVAL enabledt +-- Retrieval info: USED_PORT: tridata 0 0 18 0 BIDIR NODEFVAL tridata[17..0] +-- Retrieval info: CONNECT: tridata 0 0 18 0 @tridata 0 0 18 0 +-- Retrieval info: CONNECT: @data 0 0 18 0 data 0 0 18 0 +-- Retrieval info: CONNECT: @enabledt 0 0 0 0 enabledt 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri2.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri2.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri2.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri2.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri2_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_bustri3.bsf b/FPGA_by_Fredi/Video/lpm_bustri3.bsf new file mode 100644 index 0000000..2dde401 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri3.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 80 40) + (text "lpm_bustri3" (rect 7 1 86 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 24 25 36)(font "Arial" )) + (port + (pt 40 40) + (input) + (text "enabledt" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "enabledt" (rect 40 -6 53 36)(font "Arial" (font_size 8))(invisible)) + (line (pt 40 40)(pt 40 28)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "data[5..0]" (rect 0 0 53 14)(font "Arial" (font_size 8))) + (text "data[5..0]" (rect -3 -21 10 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 0 24)(pt 32 24)(line_width 3)) + ) + (port + (pt 80 24) + (bidir) + (text "tridata[5..0]" (rect 0 0 63 14)(font "Arial" (font_size 8))) + (text "tridata[5..0]" (rect 84 -30 97 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 80 24)(pt 48 24)(line_width 3)) + ) + (drawing + (text "6" (rect 63 25 68 37)(font "Arial" )) + (text "6" (rect 15 25 20 37)(font "Arial" )) + (line (pt 32 16)(pt 48 24)(line_width 1)) + (line (pt 48 24)(pt 32 32)(line_width 1)) + (line (pt 32 32)(pt 32 16)(line_width 1)) + (line (pt 58 28)(pt 66 20)(line_width 1)) + (line (pt 10 28)(pt 18 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_bustri3.cmp b/FPGA_by_Fredi/Video/lpm_bustri3.cmp new file mode 100644 index 0000000..f3836e3 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri3.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_bustri3 + PORT + ( + data : IN STD_LOGIC_VECTOR (5 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (5 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_bustri3.qip b/FPGA_by_Fredi/Video/lpm_bustri3.qip new file mode 100644 index 0000000..8c41556 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri3.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_BUSTRI" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_bustri3.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri3.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri3.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_bustri3.vhd b/FPGA_by_Fredi/Video/lpm_bustri3.vhd new file mode 100644 index 0000000..2344712 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri3.vhd @@ -0,0 +1,107 @@ +-- megafunction wizard: %LPM_BUSTRI% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_bustri + +-- ============================================================ +-- File Name: lpm_bustri3.vhd +-- Megafunction Name(s): +-- lpm_bustri +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_bustri3 IS + PORT + ( + data : IN STD_LOGIC_VECTOR (5 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (5 DOWNTO 0) + ); +END lpm_bustri3; + + +ARCHITECTURE SYN OF lpm_bustri3 IS + + + + + COMPONENT lpm_bustri + GENERIC ( + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + enabledt : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (5 DOWNTO 0); + tridata : INOUT STD_LOGIC_VECTOR (5 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + + lpm_bustri_component : lpm_bustri + GENERIC MAP ( + lpm_type => "LPM_BUSTRI", + lpm_width => 6 + ) + PORT MAP ( + enabledt => enabledt, + data => data, + tridata => tridata + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: BiDir NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "6" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_BUSTRI" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "6" +-- Retrieval info: USED_PORT: data 0 0 6 0 INPUT NODEFVAL data[5..0] +-- Retrieval info: USED_PORT: enabledt 0 0 0 0 INPUT NODEFVAL enabledt +-- Retrieval info: USED_PORT: tridata 0 0 6 0 BIDIR NODEFVAL tridata[5..0] +-- Retrieval info: CONNECT: tridata 0 0 6 0 @tridata 0 0 6 0 +-- Retrieval info: CONNECT: @data 0 0 6 0 data 0 0 6 0 +-- Retrieval info: CONNECT: @enabledt 0 0 0 0 enabledt 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri3.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri3.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri3.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri3.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri3_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_bustri4.bsf b/FPGA_by_Fredi/Video/lpm_bustri4.bsf new file mode 100644 index 0000000..cd9edcc --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri4.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 80 40) + (text "lpm_bustri4" (rect 7 1 86 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 24 25 36)(font "Arial" )) + (port + (pt 40 40) + (input) + (text "enabledt" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "enabledt" (rect 40 -6 53 36)(font "Arial" (font_size 8))(invisible)) + (line (pt 40 40)(pt 40 28)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "data[4..0]" (rect 0 0 53 14)(font "Arial" (font_size 8))) + (text "data[4..0]" (rect -3 -21 10 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 0 24)(pt 32 24)(line_width 3)) + ) + (port + (pt 80 24) + (bidir) + (text "tridata[4..0]" (rect 0 0 63 14)(font "Arial" (font_size 8))) + (text "tridata[4..0]" (rect 84 -30 97 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 80 24)(pt 48 24)(line_width 3)) + ) + (drawing + (text "5" (rect 63 25 68 37)(font "Arial" )) + (text "5" (rect 15 25 20 37)(font "Arial" )) + (line (pt 32 16)(pt 48 24)(line_width 1)) + (line (pt 48 24)(pt 32 32)(line_width 1)) + (line (pt 32 32)(pt 32 16)(line_width 1)) + (line (pt 58 28)(pt 66 20)(line_width 1)) + (line (pt 10 28)(pt 18 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_bustri4.cmp b/FPGA_by_Fredi/Video/lpm_bustri4.cmp new file mode 100644 index 0000000..37bee59 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri4.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_bustri4 + PORT + ( + data : IN STD_LOGIC_VECTOR (4 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (4 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_bustri4.qip b/FPGA_by_Fredi/Video/lpm_bustri4.qip new file mode 100644 index 0000000..39eb21d --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri4.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_BUSTRI" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_bustri4.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri4.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri4.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_bustri4.vhd b/FPGA_by_Fredi/Video/lpm_bustri4.vhd new file mode 100644 index 0000000..5bb209b --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri4.vhd @@ -0,0 +1,107 @@ +-- megafunction wizard: %LPM_BUSTRI% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_bustri + +-- ============================================================ +-- File Name: lpm_bustri4.vhd +-- Megafunction Name(s): +-- lpm_bustri +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_bustri4 IS + PORT + ( + data : IN STD_LOGIC_VECTOR (4 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (4 DOWNTO 0) + ); +END lpm_bustri4; + + +ARCHITECTURE SYN OF lpm_bustri4 IS + + + + + COMPONENT lpm_bustri + GENERIC ( + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + enabledt : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (4 DOWNTO 0); + tridata : INOUT STD_LOGIC_VECTOR (4 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + + lpm_bustri_component : lpm_bustri + GENERIC MAP ( + lpm_type => "LPM_BUSTRI", + lpm_width => 5 + ) + PORT MAP ( + enabledt => enabledt, + data => data, + tridata => tridata + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: BiDir NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "5" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_BUSTRI" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "5" +-- Retrieval info: USED_PORT: data 0 0 5 0 INPUT NODEFVAL data[4..0] +-- Retrieval info: USED_PORT: enabledt 0 0 0 0 INPUT NODEFVAL enabledt +-- Retrieval info: USED_PORT: tridata 0 0 5 0 BIDIR NODEFVAL tridata[4..0] +-- Retrieval info: CONNECT: tridata 0 0 5 0 @tridata 0 0 5 0 +-- Retrieval info: CONNECT: @data 0 0 5 0 data 0 0 5 0 +-- Retrieval info: CONNECT: @enabledt 0 0 0 0 enabledt 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri4.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri4.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri4.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri4.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri4_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_bustri5.bsf b/FPGA_by_Fredi/Video/lpm_bustri5.bsf new file mode 100644 index 0000000..1d9b178 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri5.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 80 40) + (text "lpm_bustri5" (rect 7 1 86 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 24 25 36)(font "Arial" )) + (port + (pt 40 40) + (input) + (text "enabledt" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "enabledt" (rect 40 -6 53 36)(font "Arial" (font_size 8))(invisible)) + (line (pt 40 40)(pt 40 28)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "data[7..0]" (rect 0 0 53 14)(font "Arial" (font_size 8))) + (text "data[7..0]" (rect -3 -21 10 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 0 24)(pt 32 24)(line_width 3)) + ) + (port + (pt 80 24) + (bidir) + (text "tridata[7..0]" (rect 0 0 63 14)(font "Arial" (font_size 8))) + (text "tridata[7..0]" (rect 84 -30 97 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 80 24)(pt 48 24)(line_width 3)) + ) + (drawing + (text "8" (rect 63 25 68 37)(font "Arial" )) + (text "8" (rect 15 25 20 37)(font "Arial" )) + (line (pt 32 16)(pt 48 24)(line_width 1)) + (line (pt 48 24)(pt 32 32)(line_width 1)) + (line (pt 32 32)(pt 32 16)(line_width 1)) + (line (pt 58 28)(pt 66 20)(line_width 1)) + (line (pt 10 28)(pt 18 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_bustri5.cmp b/FPGA_by_Fredi/Video/lpm_bustri5.cmp new file mode 100644 index 0000000..5c719c7 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri5.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_bustri5 + PORT + ( + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (7 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_bustri5.inc b/FPGA_by_Fredi/Video/lpm_bustri5.inc new file mode 100644 index 0000000..fdb4877 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri5.inc @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_bustri5 +( + data[7..0], + enabledt +) + +RETURNS ( + tridata[7..0] +); diff --git a/FPGA_by_Fredi/Video/lpm_bustri5.qip b/FPGA_by_Fredi/Video/lpm_bustri5.qip new file mode 100644 index 0000000..daa3efa --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri5.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_BUSTRI" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_bustri5.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri5.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri5.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri5.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_bustri5.vhd b/FPGA_by_Fredi/Video/lpm_bustri5.vhd new file mode 100644 index 0000000..e1973b4 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri5.vhd @@ -0,0 +1,107 @@ +-- megafunction wizard: %LPM_BUSTRI% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_bustri + +-- ============================================================ +-- File Name: lpm_bustri5.vhd +-- Megafunction Name(s): +-- lpm_bustri +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_bustri5 IS + PORT + ( + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (7 DOWNTO 0) + ); +END lpm_bustri5; + + +ARCHITECTURE SYN OF lpm_bustri5 IS + + + + + COMPONENT lpm_bustri + GENERIC ( + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + enabledt : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + tridata : INOUT STD_LOGIC_VECTOR (7 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + + lpm_bustri_component : lpm_bustri + GENERIC MAP ( + lpm_type => "LPM_BUSTRI", + lpm_width => 8 + ) + PORT MAP ( + enabledt => enabledt, + data => data, + tridata => tridata + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: BiDir NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "8" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_BUSTRI" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8" +-- Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL data[7..0] +-- Retrieval info: USED_PORT: enabledt 0 0 0 0 INPUT NODEFVAL enabledt +-- Retrieval info: USED_PORT: tridata 0 0 8 0 BIDIR NODEFVAL tridata[7..0] +-- Retrieval info: CONNECT: tridata 0 0 8 0 @tridata 0 0 8 0 +-- Retrieval info: CONNECT: @data 0 0 8 0 data 0 0 8 0 +-- Retrieval info: CONNECT: @enabledt 0 0 0 0 enabledt 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri5.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri5.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri5.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri5.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri5_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_bustri6.bsf b/FPGA_by_Fredi/Video/lpm_bustri6.bsf new file mode 100644 index 0000000..4c9344e --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri6.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 80 40) + (text "lpm_bustri6" (rect 7 1 86 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 24 25 36)(font "Arial" )) + (port + (pt 40 40) + (input) + (text "enabledt" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "enabledt" (rect 40 -6 53 36)(font "Arial" (font_size 8))(invisible)) + (line (pt 40 40)(pt 40 28)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "data[23..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "data[23..0]" (rect -3 -27 10 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 0 24)(pt 32 24)(line_width 3)) + ) + (port + (pt 80 24) + (bidir) + (text "tridata[23..0]" (rect 0 0 70 14)(font "Arial" (font_size 8))) + (text "tridata[23..0]" (rect 84 -36 97 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 80 24)(pt 48 24)(line_width 3)) + ) + (drawing + (text "24" (rect 61 25 71 37)(font "Arial" )) + (text "24" (rect 13 25 23 37)(font "Arial" )) + (line (pt 32 16)(pt 48 24)(line_width 1)) + (line (pt 48 24)(pt 32 32)(line_width 1)) + (line (pt 32 32)(pt 32 16)(line_width 1)) + (line (pt 56 28)(pt 64 20)(line_width 1)) + (line (pt 8 28)(pt 16 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_bustri6.cmp b/FPGA_by_Fredi/Video/lpm_bustri6.cmp new file mode 100644 index 0000000..67529c9 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri6.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_bustri6 + PORT + ( + data : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (23 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_bustri6.qip b/FPGA_by_Fredi/Video/lpm_bustri6.qip new file mode 100644 index 0000000..6b9f1df --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri6.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_BUSTRI" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_bustri6.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri6.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri6.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_bustri6.vhd b/FPGA_by_Fredi/Video/lpm_bustri6.vhd new file mode 100644 index 0000000..45f409f --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri6.vhd @@ -0,0 +1,107 @@ +-- megafunction wizard: %LPM_BUSTRI% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_bustri + +-- ============================================================ +-- File Name: lpm_bustri6.vhd +-- Megafunction Name(s): +-- lpm_bustri +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_bustri6 IS + PORT + ( + data : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (23 DOWNTO 0) + ); +END lpm_bustri6; + + +ARCHITECTURE SYN OF lpm_bustri6 IS + + + + + COMPONENT lpm_bustri + GENERIC ( + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + enabledt : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + tridata : INOUT STD_LOGIC_VECTOR (23 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + + lpm_bustri_component : lpm_bustri + GENERIC MAP ( + lpm_type => "LPM_BUSTRI", + lpm_width => 24 + ) + PORT MAP ( + enabledt => enabledt, + data => data, + tridata => tridata + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: BiDir NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "24" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_BUSTRI" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "24" +-- Retrieval info: USED_PORT: data 0 0 24 0 INPUT NODEFVAL data[23..0] +-- Retrieval info: USED_PORT: enabledt 0 0 0 0 INPUT NODEFVAL enabledt +-- Retrieval info: USED_PORT: tridata 0 0 24 0 BIDIR NODEFVAL tridata[23..0] +-- Retrieval info: CONNECT: tridata 0 0 24 0 @tridata 0 0 24 0 +-- Retrieval info: CONNECT: @data 0 0 24 0 data 0 0 24 0 +-- Retrieval info: CONNECT: @enabledt 0 0 0 0 enabledt 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri6.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri6.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri6.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri6.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri6_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_bustri7.bsf b/FPGA_by_Fredi/Video/lpm_bustri7.bsf new file mode 100644 index 0000000..399a828 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri7.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 80 40) + (text "lpm_bustri7" (rect 7 1 86 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 24 25 36)(font "Arial" )) + (port + (pt 40 40) + (input) + (text "enabledt" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "enabledt" (rect 40 -6 53 36)(font "Arial" (font_size 8))(invisible)) + (line (pt 40 40)(pt 40 28)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "data[3..0]" (rect 0 0 53 14)(font "Arial" (font_size 8))) + (text "data[3..0]" (rect -3 -21 10 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 0 24)(pt 32 24)(line_width 3)) + ) + (port + (pt 80 24) + (bidir) + (text "tridata[3..0]" (rect 0 0 63 14)(font "Arial" (font_size 8))) + (text "tridata[3..0]" (rect 84 -30 97 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 80 24)(pt 48 24)(line_width 3)) + ) + (drawing + (text "4" (rect 63 25 68 37)(font "Arial" )) + (text "4" (rect 15 25 20 37)(font "Arial" )) + (line (pt 32 16)(pt 48 24)(line_width 1)) + (line (pt 48 24)(pt 32 32)(line_width 1)) + (line (pt 32 32)(pt 32 16)(line_width 1)) + (line (pt 58 28)(pt 66 20)(line_width 1)) + (line (pt 10 28)(pt 18 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_bustri7.cmp b/FPGA_by_Fredi/Video/lpm_bustri7.cmp new file mode 100644 index 0000000..2d5983d --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri7.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_bustri7 + PORT + ( + data : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (3 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_bustri7.qip b/FPGA_by_Fredi/Video/lpm_bustri7.qip new file mode 100644 index 0000000..f32324c --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri7.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_BUSTRI" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_bustri7.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri7.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri7.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_bustri7.vhd b/FPGA_by_Fredi/Video/lpm_bustri7.vhd new file mode 100644 index 0000000..4bf883d --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_bustri7.vhd @@ -0,0 +1,107 @@ +-- megafunction wizard: %LPM_BUSTRI% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_bustri + +-- ============================================================ +-- File Name: lpm_bustri7.vhd +-- Megafunction Name(s): +-- lpm_bustri +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_bustri7 IS + PORT + ( + data : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (3 DOWNTO 0) + ); +END lpm_bustri7; + + +ARCHITECTURE SYN OF lpm_bustri7 IS + + + + + COMPONENT lpm_bustri + GENERIC ( + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + enabledt : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + tridata : INOUT STD_LOGIC_VECTOR (3 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + + lpm_bustri_component : lpm_bustri + GENERIC MAP ( + lpm_type => "LPM_BUSTRI", + lpm_width => 4 + ) + PORT MAP ( + enabledt => enabledt, + data => data, + tridata => tridata + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: BiDir NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "4" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_BUSTRI" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "4" +-- Retrieval info: USED_PORT: data 0 0 4 0 INPUT NODEFVAL data[3..0] +-- Retrieval info: USED_PORT: enabledt 0 0 0 0 INPUT NODEFVAL enabledt +-- Retrieval info: USED_PORT: tridata 0 0 4 0 BIDIR NODEFVAL tridata[3..0] +-- Retrieval info: CONNECT: tridata 0 0 4 0 @tridata 0 0 4 0 +-- Retrieval info: CONNECT: @data 0 0 4 0 data 0 0 4 0 +-- Retrieval info: CONNECT: @enabledt 0 0 0 0 enabledt 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri7.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri7.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri7.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri7.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri7_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_compare1.bsf b/FPGA_by_Fredi/Video/lpm_compare1.bsf new file mode 100644 index 0000000..9ec3796 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_compare1.bsf @@ -0,0 +1,54 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 128 96) + (text "lpm_compare1" (rect 22 1 122 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 80 25 92)(font "Arial" )) + (port + (pt 0 48) + (input) + (text "dataa[10..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "dataa[10..0]" (rect 20 42 77 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 3)) + ) + (port + (pt 0 64) + (input) + (text "datab[10..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "datab[10..0]" (rect 20 58 77 71)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 16 64)(line_width 3)) + ) + (port + (pt 128 56) + (output) + (text "agb" (rect 0 0 21 14)(font "Arial" (font_size 8))) + (text "agb" (rect 91 50 109 63)(font "Arial" (font_size 8))) + (line (pt 128 56)(pt 112 56)(line_width 1)) + ) + (drawing + (text "unsigned compare" (rect 36 17 112 29)(font "Arial" )) + (line (pt 16 16)(pt 112 16)(line_width 1)) + (line (pt 112 16)(pt 112 80)(line_width 1)) + (line (pt 112 80)(pt 16 80)(line_width 1)) + (line (pt 16 80)(pt 16 16)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_compare1.cmp b/FPGA_by_Fredi/Video/lpm_compare1.cmp new file mode 100644 index 0000000..9bab50e --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_compare1.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_compare1 + PORT + ( + dataa : IN STD_LOGIC_VECTOR (10 DOWNTO 0); + datab : IN STD_LOGIC_VECTOR (10 DOWNTO 0); + AgB : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_compare1.inc b/FPGA_by_Fredi/Video/lpm_compare1.inc new file mode 100644 index 0000000..bde0ab9 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_compare1.inc @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_compare1 +( + dataa[10..0], + datab[10..0] +) + +RETURNS ( + AgB +); diff --git a/FPGA_by_Fredi/Video/lpm_compare1.qip b/FPGA_by_Fredi/Video/lpm_compare1.qip new file mode 100644 index 0000000..ea93f3c --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_compare1.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_COMPARE" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_compare1.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_compare1.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_compare1.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_compare1.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_compare1.vhd b/FPGA_by_Fredi/Video/lpm_compare1.vhd new file mode 100644 index 0000000..a85e3b2 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_compare1.vhd @@ -0,0 +1,127 @@ +-- megafunction wizard: %LPM_COMPARE% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_compare + +-- ============================================================ +-- File Name: lpm_compare1.vhd +-- Megafunction Name(s): +-- lpm_compare +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_compare1 IS + PORT + ( + dataa : IN STD_LOGIC_VECTOR (10 DOWNTO 0); + datab : IN STD_LOGIC_VECTOR (10 DOWNTO 0); + AgB : OUT STD_LOGIC + ); +END lpm_compare1; + + +ARCHITECTURE SYN OF lpm_compare1 IS + + SIGNAL sub_wire0 : STD_LOGIC ; + + + + COMPONENT lpm_compare + GENERIC ( + lpm_representation : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + dataa : IN STD_LOGIC_VECTOR (10 DOWNTO 0); + datab : IN STD_LOGIC_VECTOR (10 DOWNTO 0); + AgB : OUT STD_LOGIC + ); + END COMPONENT; + +BEGIN + AgB <= sub_wire0; + + lpm_compare_component : lpm_compare + GENERIC MAP ( + lpm_representation => "UNSIGNED", + lpm_type => "LPM_COMPARE", + lpm_width => 11 + ) + PORT MAP ( + dataa => dataa, + datab => datab, + AgB => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: AeqB NUMERIC "0" +-- Retrieval info: PRIVATE: AgeB NUMERIC "0" +-- Retrieval info: PRIVATE: AgtB NUMERIC "1" +-- Retrieval info: PRIVATE: AleB NUMERIC "0" +-- Retrieval info: PRIVATE: AltB NUMERIC "0" +-- Retrieval info: PRIVATE: AneB NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: LPM_PIPELINE NUMERIC "0" +-- Retrieval info: PRIVATE: Latency NUMERIC "0" +-- Retrieval info: PRIVATE: PortBValue NUMERIC "0" +-- Retrieval info: PRIVATE: Radix NUMERIC "10" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: SignedCompare NUMERIC "0" +-- Retrieval info: PRIVATE: aclr NUMERIC "0" +-- Retrieval info: PRIVATE: clken NUMERIC "0" +-- Retrieval info: PRIVATE: isPortBConstant NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "11" +-- Retrieval info: CONSTANT: LPM_REPRESENTATION STRING "UNSIGNED" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_COMPARE" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "11" +-- Retrieval info: USED_PORT: AgB 0 0 0 0 OUTPUT NODEFVAL AgB +-- Retrieval info: USED_PORT: dataa 0 0 11 0 INPUT NODEFVAL dataa[10..0] +-- Retrieval info: USED_PORT: datab 0 0 11 0 INPUT NODEFVAL datab[10..0] +-- Retrieval info: CONNECT: AgB 0 0 0 0 @AgB 0 0 0 0 +-- Retrieval info: CONNECT: @dataa 0 0 11 0 dataa 0 0 11 0 +-- Retrieval info: CONNECT: @datab 0 0 11 0 datab 0 0 11 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_compare1.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_compare1.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_compare1.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_compare1.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_compare1_inst.vhd FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_compare1_waveforms.html TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_compare1_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_compare1_wave0.jpg b/FPGA_by_Fredi/Video/lpm_compare1_wave0.jpg new file mode 100644 index 0000000000000000000000000000000000000000..0fbc2520920965bc5935785c577e0ab2e3ee623e GIT binary patch literal 30655 zcmeFZ2~<Jq_7!V`*&(`QZl$pHeSLk%f9wh1e{VmBi0^@tDEXU1;w?X&G5Lm7}U^ z>KX=yM#d*jnwbA&VQF>7+Q!M*#nsK-!_)5<|A4?CbZ}UB#MMY#RP>FT@d=4Z$tkz* zWM${%-o2Oifb_7qg#4(qtfscEzM=8S)20q8t+T89j~6|I^r7LA(KllZCX4-UW_IrV z`~vsmr`5If&%l?BukHE)BJe-D>>myLQ@g~$cJ0`?Q(&jy*LMA|BNDs>#CPsGthZa@ zl!KsesN|93*Y+GZed~U8yO5H;BS-4Om4Uqnl?|9G+^!><2twd{X1?Eh&O z1F}!x2XOEN#32X>|E}7D6v%&_t9or4B90?;L|aU@u?izCIU_fG-^D)j8eKEhmOoRo z>GIOZwGA^=FS}f^+)9rM!=eQXk4KH_Q+LJ`XN#AF#h>U2%ktf0=~OVMBGVym*W-8x zZK-Gd)Vl7rU8A4I@FV7<5!wY!M=F!ETINdesXyaLvP@Sq$;P;rJ9HhGce?3slC7%N zu|G8{&${+PidvcBUbP3m{^Oz;jq(owC|Xm?WaFa+qC_P{7oTaOAiy^65)+yiTE_&1 zC~Y3S#>6TFF+>vH|87NGG6`v9RC!{?DJCChSy7=Bt)G4_Qp}dCowe?2iDFLQ4~$Z$ zQ(0cO@ue1Y>yjxGwEE>)DSeG_KP`&TwXO>a?xlk-^$%HkSsI)Vm~k}Zj0J?89CmVM z%jt^ju{mBafolqlM_NB}FUhI+E08~Zu^ ze3g6TZOEy(Hah*yBZ|T{Bwlu!vLV8|unnOlZT*h;GCQyh*{k1fdJ8*Z(tLwHGlu6%c6oc_QP-C?*{1+(eMyZD3)&n5Td9Jh*n^j;6|7VFy6 zcV^8_Z*XCDP))&5{-B#?%kpzLT|8|z4I(HZ!|Cc4BVsR{8Ohore>)H!y)*UYQw6&y;`S64b}g= zN^-i~+T;2{(c>>M8Yc>1TSZD@F7)X!jfnToj%3fYWygY1Ew-$;?uEY`d*$DZ?tI(- z_pv8F6!!zp@-wovrhyySwX8V%p>JVi%9Y+0gvyXukURf*Kg=Q6NN-^hF>Fw(tMxGA zX}ult>`?gUB4w{}`DcDA&GD2@@6)|Z9}+7BYhC*cNM@GPI7b_&H-+W~D%OyxH47u~ z1FxGACCE5K(-koshNYWaj}={j?;ge5?X!UGVnc<2UhkCtv(NI}=N5<6Y%s@)twdy) z3oKv9_~<8PSICJr?n%A*!ifdJPB%%8`_nW`9z~%J=*^Bl|1K< zF9R@E(z&zl&1^9@k?cqATXzj=$V}>$?r}bE`rB(4CE2nQRhnJhk`{LAFAzx32sARj5xXh zco(c~8zSnS$q)aE5H=g5G9Zv8CJ?w-Ainy1j2gA!krE_?gcB>t`6RTBqi*(Gs zA@IPA)=_VnPGfag|NbmTw~)qc<=bu{&os61CAbed#X>`+w=cJtgtOI$O5r*$nR`wP z=Yczi{38Y)8^4)GT!-V?bA)enflI${ImV<-nJV^gyg7N^vN_w zSncV^a5?Gxu$-QzA3PYLW-PV*dyebdd7n_5huGaS3bF6P9QuG%ahMqlj%puXxbPUG z*Fh(BJz1!w%`6Y5bo;VJMYGC(ep^16LZdrAnDDeMT2mrKKWMhH2TVDO?)0UI5Y8GOhaD37F<$b8T#-{VXMhruR7NtRwJ zs`GMAr~_@If0NXnaXjt87m`}T!wPz>*?(f-L7J6f$WtC(xLWqr%&^G72n@CyJyoaM zEfgW56O*K-D=rvksrMN_=vqf+TD0lz4DfBSOyY+>O%qq4`p~&FTn^ z)6$rt(DZjLO(|S?R7z8PZbyq1jWKyAFp?`tbxWSM!?v$W_LDpoh|>PU6?pagIKtT? zUU1~3B4?C_k_?_y7{ZHG0eLbhIN>h1G&kp&RMEXigX+A<=MxHbn+Lhbv{p^r4ce=~ zV7vtdJtZ5b4;iO#vdo;r>a4KfMISm-%NlKsf!>PL_@B3ScfgeF{cN?mD>Gs)3S{DQu$ zuR7<0pvc`JN{;WRi*D;hz9?1luN~~*;rrK$JqCOAJwJ6{(Dc=p3+teYT|89t)>&`( z@o@0Z^Q^DE@K*tcg3cqnRzz(>61A+hAttc|atZN2h4nOBIeeWvR`iwn5HE1<)U{~Z z);0}Am?0g$&Ydyz##N%fz}v|wl+RnN2jVvIYSty6y+bDE}LMO`IYr} zk`tg^j6fPzaRI(BrQc!b7j8)AvMsk}g(^P3VLD+|j)J#fxjuI4TB}dBC{7MdnCe}3 z7~a~ww2_ZD``jz=flD)qJ#0gJmjac%5hv&0*|NhkQJ!&qqSiK7XY4wS@=ulp9oVFK+L_2wO%R-uomG>Te%*Gw{UIhp}Q7c&;C3 z8!|mo%1q=o+yhxzQ|65$wL=lIFfYHatn3+w79E%I*C`XlxwcohhRyeN-b003rEs-p>PC6m?95~zmDgC_HstYQwBWKax8Gw>H?B9#Fne^& zP}`JM{Hm~jjG|qot@<&5aCBDa_d6G>O*9g86&yN_k+SVw)HPPw`xteFHX@xdK`Pme zCT<0erSk1htx!>tR;DbipE#?WF9boi(v8SdU4C_pTR7%KePYD?-MXu z1oT%Q@fP|@MP;)G_nFnxXSGfBjl*>-3~Bbwri5HGn%Du)^t9;4%r!d=+g^2rOCe59 zbVCKRx#WZET_4`Oz#hhM-OkkjZjXR`ufdBS_(yQTT$oTL0Pl!e#h5v0U+iy}Q<$zRHh!?df^IH9sq`5fq2V8dt|M=*ITDs0`&dH568;QJ^>JC)P6VXrZ zI^XxH(kLip4(1#=KHI^ZlgnbN4c%1Qn^9r*@P4H_39*(amFq$?Pk!uvs3aR!E1Nga zIrAk)_XKsA>L2Q&Zxaz)VwXKyoI*WUY9(nUW|N>%ay)S)&;ljssoLn^qeRAw42&bI zu?K)&R$~(E?8sFz&2znwo6APrSlz;UA3Hp}76TQ+g|Q4NiOt%9rNPjkmU_GyBECtX*j@&=9XB%e9(n<{xtHzYXl(uQl~Zpp-6@@Mo9z1VWbQM^ z(7KcasL*nf~BC3IbQyzuasM=T6| zru?6v;l#REi1%W;+YoAw(l(?J-bNp6t?xpt9%d4Gw)#l^^(_LKTEud#nZN-g{jz)r^snVz+&V5Y9F`eZ`Q`Yjr>b zRvvH3UAeJZp8Ch?Vl1)~QLo$8FE;;aLGn~+m{gi^Q)6e0EgGxRQ1|Rf#;`JaQrIim zW#8pLdJXkt)75N>&l`E!6iCfEmSBALr_eoYJRDOzKQO!^>HF-_oiZ9yq3$osZ$7^3 zDLz-3OylPGosO6BRyCsxeaNj2%tF&lSV)~drENL zP5RdS$ObXxE4wR#(&vVbUT4i}%3vd~DeF0dleQt~$WVo{GxX+zjS^)t%v)Jprs`oY-Q6E>*tEI&EHr`RKCg|&a6&bd7;tRGg_PW#s81Fp5mUR$%c-GSR#}E zbS+JK*K2-%v1J2dJhas)cPNN;ax4CPAVRQvVW@o5q_wN~(wX7)uy@#;^KIq>e>q}2 zH_y`fzkb|?@J?Ppe4&FFX8QlD2>f>1$Nag$VwItpTYGSUpjh*g4(2aysQLLNXSa-P z$Tu3xcM`9GWqss^K<_q$Gm``gJxEZofq!QTTS&c!o;~1T0r`4Kaomlgs!(Gcv|tap<+`!<-z)hVfZUHVIKx=FiL2|qbmUNbJQgc zyq@HN;3*N_FwVLbY0wSRZ5CHNHDA7ZEET48=y6@OW5>x&i<6yhw+l4RRa$g}Qdy59 zRHQVj%Sg*lRZJYxm?w-fe`8;g?FtRB@;cf+XL!XbY2&3POPzYGbT5Fn_sV>3E9P0` zmH!Txmv!Gs)>f{x`O1CA2GMMoh1`(;38*kW2pD5MGmAXe0-)GaBA(VH0CRQ-uQXkV zVToO<>jvnLeBKWL<)>PKi0P+rQQTY?;Q-!{H9K6l4cUbr^$`I`)5$zLR;-c_hmuJA zaX6gLDl~5elFQIJQ!;Q-{8>VBUSHz0EhVAVw4ScRGsQBsF;u?Z5ID>5N~5c~fnTxBFqGiW4oaK1>96VIE}<|^dg_!}Wn(>DT|R5HvjfAFOE4qF3;smyn&s6J7k zs1dL3MA>`dtt1m&loC2v&ZMMbN0(M5;1d_y z9VgGd)P|YHN(V7^*D}rI#y2IIjVV0rbiddF;UMhP)?Ju+2^eUS9RBC&?sQlrSK5-R zFj9=3RzonQfc$COiI~nN)ud+Veef>Rig_$6W&8*ysD5rQO+cxJR& zlR5X=(AxkYpW7@+=@-8}>r!MoHU~6`caD->Z^x^n1nu)F!6%|(12i;jDiJ|noC7$k zeYFS8<0$TEib06aiXFXmAJ2yC zU)Xr--QvdXQcm3XnYK@r_luA<<}6~$q}=G8rJ9~~r>$o{)l7ti=rguTUR8dW>uJIH zPLmxC9~NXek`ieb0Lb3O#54;>Ae|IE<=CovHIfNg@>-CClYBPR4oM z3mDFtk$rX2x2E~1zW82ir`y?4gXuCaIwT&E9Si*D4gL-}ueg*g`8H5!QQ-H3sLXp0 zLPI_qwP8#Eg%;B-;x^>Vmr>pI94J3_77CzWA--hxe_HB?Ze8pF7h~z30rYn&N~A0Z!H~>0 zK_DK1E;SI7THM%sayXnIg1H5Zwo^!pP3grAxuxV({P7Vtr>d4>`Pz=W3?d?#F9RHv zUp(0y$V4&->#1B~3QR?6NCHQs#))zF#?c*v6g5Xz4}_Jy=gW;MaVa-YR-+N}wjsJs z$b*1?MHSgQ#>O~qVjCiC+|{;vX&WNb#);fSY(qYMBJmGm(+Te$gl710Z|3{e1t3;3?_-&e?sQ7x~x|wM7M*F7c2(@eA9j|TI?di*ev5}X! z1oDvHScnxt1lI>2*9J#$h*0i}m_XHb+iqF(wzT?fzJ&3gW~@i~>%NVFigQXxKpe7wVN4UhqrJ`H@_06B(G!-mG7W z6v+l#MF%BH4Vbd_jx*#vRW56XRFiw31PUaz+mprF!=AuN$5KTITT8w;q4y(794qJaS z_#$$WybaLO)#i`*fQjx89the&xG<_DT$0p$S{2u}3(?+@Ei3K5n`s~VeatJro{VBcTgU(N( z-YBnmlZWfSnZC6k`@E1Fx2^W$lp|5`SPtENn4)_rLf*`B#haUuyHgHcYn&M|;knou zJw?kDYu6jDglV!+0CI%_i)7Z*X(MrBqn1VCGL_49`Frj&yPgJIiic@yaB&)sUq*4= z&)Of9r1?&8?w)D(-m6{l(}cBa<*7dR=l}-S z&3|{V1Zggr=YRXoi{qY7eII!{XAbo>R~v=`yars#Js;^EkAWWNk+7QuEuJY{1ydH3 zwx|v7>ZK8Oz+x(J34?tjqdvpUvK9D4sqGsjwb&gNWx?hY}!8=%!ro`_C^>RjFBHGwWFBNSp>+ey>VtB&OE0ZE(Os&hw0fSFh zkFl0&F5fJ^#!7L_@>6#r?hXwrG*-^PIRU#}Y^-M7t7`v{8U7_uZL|9y>DXTa1>~l! z7#Mz^#CQg?L|*sYmv#T|hEj7RyYT~0AS8MlqEeL3)tt^vs*h>>5>iJI12AkPb&EiY z{!o09=4xVe?f3bnjK<1^NTgIw_Ct4{1vh$oAO<$@{Z@Yml_L@~r4u`SLr+{f-vM=} zj@<9xx|L^pXWS_pehF1(m7iP0YaVFHYZ|5)oAiBbo>F~PL-eP;AuOM*RmhF?+p=QI zwNe+Kcs{{~EVWgmV^IFfQCq}1a(@rIU-+r6_|TdH!i&@0g^&*#9f@wcq1y(M+h5`O zHQY=0B6fjGfi4U>-MDpEiJO_S9I@z@Yx9INdh;D8F;$Y*v}BAeevf1l#C1v|f*D62 zYCnUDEFgr}mQ~lUbCKzk=3SL|MJ}QEVaj* z<=bSRwLk~dTsn7|u++w(cA%GHPNn}~j~;stz(HyN|DcBZ)%$5T(uK5mJ0g07>u(uq9tO$6_6{O6K2!#iQykg<(E;v98-`S{9W~jwg*-(sT}Yjr7#K6!nIAEB?SfD+NOiJznJu zR36g$*nII(%o(S&Vmns(#}_?xjKx1eJVueyb-ECC zJwn5pl5l{n{$jH_H77A|fkGxP>!De@>zfq?2UZLaLYUF&sZ*HyU=_jV>GXsLUWu|0 z?Mts4tHdIh4nWB`v+q8ud?Lo3jt{Kh*#WxK-ugcgQ5@$;6Twlb86(8rx;4NRT!akM zJwL9`In)kaTAPwVUp_@z)W?1H9q+mM_5jZa{@;SIA3oZbpY z&z(w{9JhX)awzs+1*~u_>AGHjZ`PyH20vGiv>d3gm(&{G?vndx`w&jU#mU)MZg0`y zE=@^9h4bf-9{l=gE=&{F;n6Cn=fJ}IUs5YQL{aSyM2tl>n03fzSS3g87Lyk|v}+$nFa{U*n zFjS!}a#|iU`bBFMn~d7oY*9YZ)*DicBT!LtanMD+(rAQw-;wHpIuSv;p@@~9$Ia|w7_Jpjrh8WyglVy~rDm@Z?^6V3YQG?$y$uQ2 z!}DW3^Nt>#8LWaCGEc$|vuIqMXCmYC(UPG3#kS1bvmv=u7z+~AZ}J4t*YRyHQj`?- z$}omCV$MdKaPDYEsIDtwPHGU{US8&u_b(lJdO+W#%DIJTP;4*aa@`5Z#APIS(`0zA z+ALhAkh#?Deywl>OEEM%`Z37Y144b=%nw#W$5wxSe>zdxPt|QVr>EHS&3XL7?_x)0d;v}9}udkfodJy`4Cz0k{4AUM%Q3rk*MqCibMv(sowG(t?uXOYpB&o&EW zVcQ8i=JS+6=fHK+)7NI24#0ixL2dYko$7iBP#II!9T>jhpF?6%er5O&BOfV?j<_~5 z3LCq$FU;B3K6xtM84-(pxNwK@<4Wkk!Wd;th)!o_N2OVuR2$XK&$YSb>CnYB`Ig8o zx%2yjHeODejYeQ7Qi}u$7-DC)YaNG@Okg5fo4Hd7qew{)0O2hc_4-0%!{EguiHUME z_nHoH>dHH(%cy#DoxXY}+>zpmksZEAxZ!FI)shh^p7nw!edh<>mCI}e-yxhN+B8b{ z>r&qVu&#n91X=Tx*jDWAfO}@3UY%ouRDOX*n)Y%ev%*Y1(uTX)AIDf4{R{csOyWOZ(wl|LlOsRCLgn z%eT{qmzIxK73SN_y{4wtfYL;cV2ZkpLt3#tUbeF@{O#>alHnh1vflnarB!HhC!Ri2 zKw44!yPxB)(+|X-bGGd7N7Gl^+rKtt`&#e&>yrubow)>E3~&QId(C#+kR%jnZ26S< zReZTX*#+ES>52imY(XmaAgxdya=^DQBNCc*ux!g{6Hqc|JQv7(TX`bQzcASCiI}aHI{w zEjga1=`Y(LXjClsCdePBK3wdHQyX}6Kjr?3j)%pvlSXl%s%wP=0?GUylSW$1A|i3a zHGT6KW^&(%AwquQ6w?l2!;OCjt?hh8jyKeth+5LFz}rTIFbNWGy@K2vEy|FBi4kKL z>VsAbPgQQ9gcnV$sF~NG0+O93pKr8E0w3tpD>v|l#h~+NG~t8gE#~4~1E|0YR{x&h zT%_NQmc4=mz*M{^gIyl9bl&GUe9r*h~z%}%e>x7%reoqwlW>i~srr+daPn#Az{DcON^4{h>82y_R@CEKZ*1dm=opVxQzjd* z>q7GhcB7VI&E)=GJ@>L<&aqyup=M9+o}U+I)-D^?G<~_GFYdO#oaJwslF;9t4_)fN z0U}-a)KY99bqZwQB6wlHt!pfGP?*>sMEHf%nk%>te`dVylQ@Sl3CvyBwnr`5L0`69 zkL35#KdqmMJqj91|EeC62GQ;z?=t6qB#*}0yK6BN3Zj#`sX4T?F#JhuAYl3Y#t?R2_g#4cTb8$Gi9 zhy7`O2Xg<3#MkS)(%*;wOiA&d1SRME*!;fS7K|--evuhI~|st~~I= z42p9jcR^3Ddq+&$bj$F|>ww2dNo$v)*4 zkSMo*$w#W60qZmH6O6^k$2bIYs-rNHdTT3x)6|8l+l7(_oV=PQ&;k=%jXw^8#jn0D z>L0C`atv09)|AVrJbZl}RsAYVCBDjVkt(*!sRfqd(=6zvKdfqk{pnSTllTeeZZmjqEdsdqQY(WW4)ye})L%YJ{h zg-I6sYvS~$PKN%w{;hxlXAo%YhH{$#f_s=33-YKoE1oj6u5n8Ob&Ux8#)pHlJE{ux z=S8gu@g3F`^Y2G1>rVsqn85toR&m?=+dR-zLQCX+1`F+5P|k00gHx;4ak~jDb6^v+ zoWy1R`OOml`@R0}VE^wv{F5U7zY!Zx&73+3b?d~EVB>Y-&NvZFuB)qYB^Qe6v}(w+tPk&OD}4%XwyhlOMlth8lHxtv|6Yxvu(#Jb|;r)Kp!aTU_yGwut+ zoYlFEju9%;$LR8_8a!KRuEWw^s#*pe=)P}fXx8J~;UgyQ)~@bi71NW(3yTUjBEF#h zJvusk1B~xh+YZIOE;>RtSlJ)cwi_-#-(>X64_$#aiOhuS`Cmz!cO>rw1wZLMN zEplv*cC}T8>s?vFJq40NFI=Ke<3I#%#o$durK72TYtiR#@uPy2=le?*X&;`X3|3bv z21@em3`Rs>8PM&}ei?^QSuQsS&@Zy?CT8Py}k3 zvU%>-!NEa0FW13U+LJt^wxNraKQ-#9-eW!}DAekDVYHkTFnHBw!}5fxI{d}a@qwc+ zh|)6#Oq1Ikq2_5y>MzW%pBSuQq|62%n13f(>S%{QMwYclPNbc$GwJ_d&D4duwnKoe zI|p9K)u8)SCqB<3$7{pFLRhg5Q|9y|oa_&`6x&2w9=)hMN<5l*Acw1)#^7vKy!$m$&n?rZ-1%^Sk)s+|Go1rQ_W(zW!{) zUeCCGxKcf*J7qZ}Fhxup7d=ihS!+!#?~W>=RtDc1*IwNi>SmU1>c$nLLXhK58&y#8 zwAtbh49cd8#@o7?ensn^fuiP&^EHhDnn@qiREJi)B-1wd(u+@!OZZy-{@5y!O`Wq| z{LXeZSYmB#Ag|#qd~DoPd*9fTYfE2@{E0vOiRihCeG4=szJwUVi=V9fyq|Z5041#I zju5_~z9$LaDbnZvtKj9kxxx2r0ssAu*?%3h|LgYZi-jW1EppwKzC&9bpv1wPZ>p(& z_N-wbyp5sT`P)KtXJ>u$9rNP(!9`SULMF)~_R*PCH2P>|IXe2nc{_R3f|2V3ue&W? zw%q=k^_c?mQxcVii!ykjGMpp5+h|gCSYg%dxUP`Ty!aw#k&%`+i2fL~u1>OPiXUGX z7=sfpDI3pUeBD!8tQ99$H@By0Xl8HRaD~0J)QuM9<&$(=lYxu-;3bXPlDQ?bV%?Az z%cWs!KR?OT=ys(fl3`a5HbD1sYZF55%*jIG62~uBCQ)rop8u?rR($hLN%dfdP0jPz zz}?(7H}@rZ3h40of6vWS|HT0Gx$QeCh5sSCuyV1C-;As>TO~Un-Cz)1^7tycBoAYI z=rW7FK9 zyzRfy=Xu?Sp4UIo(wg3Iep;Q-NYv=6Ub1 z-h9^~m-DTm-R5E{=4`=b3l4jlkX(T`Ws}xVTng93N=z;yIC=QL(FrxH*7YLxU9+G0 z`}-w$XJ5lLaCer}A5MD5=0Bej+ZRc5|T z%y3Eq7uKb?i%U+9z>3d@0VcXjsVxGaK}7_QP?$IQoM|AuvZO2G4zz;X61rSRS`Q7^ zKih^ZQ}%$1r}XYd!^~8z@CB36rA@yoa?(W#Tm^q7^GEJldN#R}A~H^zW*ea$6JgBRdx6*sO}X)PDqTEx z*V7+1yW&i0xX}1IZQG7qpJT7r6eP{L#wpF3ECgWX&n=0s@J6>n8>?S~$0HnX<>V%; z*_qQ2Vg@S$KsS|Wv>C@anJ?z>0?oYr3EwD zq0L{?G+)2GVv(>OMw<>|9RpUDVM?^o4y#=$U6;blk&fJ~9mHWW%QSen`<2FtLE|(Q>jq5}s`q~}+xVSXA8z8WrwfJGz-4cEt#akWP zP&NRq^I(ahS(iJ<(v80eJIqyL%_WFY2{(O?4Td9x5$z#5Q_tm!+N$v9!A{*Vh3oAk z?5i)d?4}I>Q0t*(*0UjAV5o2DIL7x`DVx&q#Eyvt7 zV{+q@2iGlyXI^IOx9$}cfe`m*jCsBZIw&Wa`Y_N__HDI(R*~ky>u!y^5!Z82_H}An zaCjPP@<4D7gxS@f6Wt$+Q_ZnAdZ@4!RyzMSWuQO+l(XlF1N)jJvAe@U4D?FY5wSc zKI-O+Bvld4T^>!v3$kpdq)|Tar^E?C&7qoPr@Bcz@Gu9_KE4V!h>kZdw$e=?aoU-gP~7@rXR82LWhIqD3CAY2 z)roZ@uSfbo@@+VEJ`&(YKu$Frel(t?D>69-#Eo_nIN1x@9He>f`CM9@A?UsfBuD^t z=vMhbQZCg2@EfknydEuji#3jruwv;-O}u9qr|>-3E5g8z4=7O(f>f9&MPMFw4z!|{rZ6GwHpSkf*(|IaaHE3}19UscAre>LuM&m2ne;P&>hJT4+O=HexFcNe z$#fEq(pd!OwEe0x!&%`S@sZ-LWZdZ#Vy#G{BO8k3>$wwK>kX5p+@%_{&rvQV38qbM zON$UE0R;O@YfeF&!k6e1T9XL3_3UbicU=zIsP(bdOUNZ6)?>14wtZxy0kg!ZTHja} zW~#?*LtJ?`1gJc$?WX>s``bS9?h}f_Ou5z+R6&)by?ubk-*|o0%zJC#5;N-nJ@$53ucMHRBHA?!&xU%R1|H>eW`$w$_pH?l`j? zJ5Ac8Ay+WI?lU*zfdN5meqbIhnMrN!^(k>Nmpz^C&JJ{pPzW;A$euyv=L*Fadxp=b zzv@W8=nb=oHfZUyiSUay_+>&ZHgUKAmr3tmy9WBpS)npd*^m09^gQCvb`Gt37&+YR zW*r;WaIMsW3n~;aYtMEI+-QI<0O$Qxv_yA2BwzpC!9r>Q>ht&gTwHi5`Mh!Gvemlx zbz5nUY6iAy8-fSuU66xp2FnW z#CYO?xZ`-;*ZEf1#Jr#Mx3bHE^8ymVLk33bAH8|MVU+0?Sr*J_D2>FD=kt8-k;h*| z5*{rWf4*Xl@%Qt`>}xcRj6B|n4Z$9`V|T!4!uawXTM`>!=t1GfgJ+8ZZT0rM(=+@WYxKk@;8iaC{tlHu#{oWUbj za6S=(3|+C4sb!p@`O^^^P7!)CcOC79%5$6?GK__SI(tZ6pPb0HBGI7~Pw_`{(DJ8N zpITug*u|O(9npBatERA)JvxucNp7~+zxkLO587Cj&ynpT^se*|pVg7xmDO}NI4Z$Z z%t}%N6rXD*YzW>1?mqupXrRn6C>d+RU*<+~iSgALJ7PZw+amKA9KP({sN!Z8(H0*v#Gb;EERLhG17;tTdalVx`ZFYHQUO8oR#6elP%*B9@_U168_py;T=~ z(RA*(P|AGA_Q3^n?yIN@$_*B)(QoIW+e@F+E7Mcmkmf!8L4KhgN5c|&HEc5cl6z|R z%Ekt{<|u|&*FVlKWonp{xC4bh~2XbcK4M*Y9%{O5&Me zEP@D7bS7dRc4`8rxY*saoY{p;T;}fB@D5~trlspX->{+;qNuG0o4FS^M5{SdOgCDr z+qq`CL5Lf&v8VR5-6Xav>SXjt=b~R3F&_Vx* z==+U>&)xx8>W1p|BmB+*Jd|lB$rpd$EYm8=J$mQ=lo_p40B_*Ma?bH#VQGe2o z&|oC%yQS#eCOv@ zI^F8N8lguuB;9T5pLDq6iIT24zOGmL*;WQj4O>$(%=r;4^H{dlmnY0gbUa51-0hLP zN|ZlUw%D|iyaf6VOJ2haDL_AUq(~G5Nn31oJ!cmdQyx3(EY4 zVLa&Bhe<}30;2ux{G)c7Zq=g|&3-IGSe5+qqMdad?UIJwjUZfjbM2e(wygexxUBcd zmB1Y@JIS9oErrX=#Q0U@KEMmf@8>io;7>9)F<3Dm%(5j zcbTj{&bptRRqPS=G_23%C`sc^_6ZxuQcrv5`JVl^Be*&`ItUNi`1sJ~C3$MViL<%8 z%neIjOH2^%g>F90T*LeJ4LU6swf7E}u|kIx&Kn&pK4f;LU+J@lWMr6@>-q@S+F(#Q=%r+^dXJr@o?VaK!`n8?4Xf7LUeU^D=k}f}w7HZ1k3)q{ zs-50{{Yt@{x}i*$p1osMo`ZG6pjB5>N#W%w>3ZncRUs|Z^P-cj&$b>KCS{bC$oCQw z!86is&#@9aHq)h-qpO}0{I~+_?Agq!MdMb3!FL>NM%+QX1Mq^=b~;3%RS~_vf4vi* z487Lu#X<>8@GdpJ#^$p9L4WP)O1h#Tr>iEJv}odbgSn;T{2C_9FH60CO_%f`$*sKg5yl5G{hp`SWwY5RF;$;F9C+@Z zm}GCt^RDPCGnbs)@mfdNqR7&|uq+PeMuupSzKHd!r;oZnRqaX~u9mIPJFxIN2eb4k zLm@u0XZ|vN(apmLdAgwVbvWX2`321pO7;NBoXEM zPQ7K=K%fH6XidtSD889Dl3Y2Dj(j+Y8=lH+jsY`OA-pqZ9M=Ty*2Bwh{>YODR3GBD zA#Q`sT1DC+f@}ePKcx&v`Pgg8;b%@;H@h+8fqqIS^Q0fg8Lr^`x>*Mg?pKt2A=;vv z1pkfOcw@C+0k}Fx&8zr4656sJUx{WE4~)sB%HOBnqPcGt8E^{eJPMtAUJJ2vRg$SIfx|k3n_t!@0y~Q|U-M!sfo+IG zF13NL{gk_M6V-v7&Xl(De*j?5a8&9)-^hKgxGU9m@OO@L+`(bVj*-O9A}Cim50o%Q zVKA!5U02#r&cR~O%Q#v3jf|tt^BR2_zJgGH*)g}mXkc&M;-+bbOmO+Q6TWUSE|T`e z>VRMEdGCw)(rMs{9n`yNI*Q?+g5R81*6Y`0TvZ$*1i33uMR@%M8A6L|s@;5^<8wGSY+k9=NNR2nq&T8{Jqx2vDw5E3H@`{wVw z!T7+qD4J<0rTAHYWD@uFW*G^|o^AFSg0zt3*cIJGX=v3*u6Iz;|I$oUb zkTO81(AQKjCq;QT(ZE`^Pgiw;#>`a)gy1|H=B?F*Sa|177=So6NZ?`8>hYrcYdk6`iW;uq6Xhj>~5iF=0`cavd?hYcPk zE>$`?(+$k@9Y*RaExWA->SE+uoLqL zcH>1_GHDq(e34czqC+9F6TY8YU)31K5)Ft(4wgJn| z`K3v;j@y@t&)4Log+8&h)NxTX&MP!=$I#QGU#DB0*z)c{6mn-|+5XwSm%}w#)$Se_ z!p@G0-Lzwc7N{hqsn2~m5^oY#nwk?==6m^xR`C$k>80MA=o9zc$XhuJP8%OmIyh~~ z;Ye8^klK2TGrY2%n+TE>w4%yuLujq{*jC$5qv4yePBtx@D!hY@BW=OeP1gyvK8$hi z_Sq=6W9G-3G0%L4RQLXtZgT}Z%%SUYfpW1>hqVpp2VrFWk{5bA#DH%9a&top^ac;m znB|T%U+#g@(fdB}XIw}=>Fyd?n{gV` zn@@_y6U1nhpmotzh}mBG;t^U-?2TcINtc;Vx5sCbPlQAG6G)lhXtAX5erbU6Tv3~| zobl|z{G=u)8fUZOq^Q8P=(-ULT4#`C+^3ErV-Bssq=C#t>|Jo2%oHnW2@L(+v%Lg! z&?J`s)W3`yaA47;qvwEGIkCQ@$ARSWy3)je>l}PRonBVvaJld-ESR3UUPr$&6P9wx z_BrdKk*V~ZVN!0zFXdZd>XnW~sEi!1bjmeq0C31YFusHBm-4(xiW?Q87&yMpd+|}>v6+;BOKWiAQa;~*-n{0gCYDqRO!U< zN3F^@0!uL+&9uD-*TT3(I@mp&0FvGYO)7X{CA>U4E55=qbl|Jq)NPVOkGx zhKfvDx9;iimC)k2)1O?Q3~TdsL40Q(O|L-5i4B8$CFD^;?%fzxVRYYu9m}X*Ek`zAT-&Kb&SIE2wo-|x zuZ<8)K{Qs*y8CfeZoFdK%8;ETJu4pT72Cb;>d7lj+on;6d;$9nMGj`B#Hq1L|`zAawAbku7QAD0>kk+qa1Rsf}((C1TtARgoq%A zKq7==5D>Y~0m8im;R}}`$H%tT9-Fn?zkdCGzdmpv&L9rQ z(zZRdwo<&yts+ymgS!68Ek0FuY`MR;!Lvf_;l77@okK*A@2Kz|4{o1N-OV{)9PuUn zuE)z3Zsv@0n8LK$6RYC}5pnVuPHkt~lwFy$%tDC$UW3jFVi$(Dv&K&J=8n0vw6gcf ziIwj|%`c7*jvV#uF;Xo(XGZAAWp(eftg1@0>I|tlY@mJ955vKF1ys+RdCdpvTsVm zD&w?;;WvL@SpU+lk0eS7f0y_lnrd1-dkX@1POde4bTUphN|#ScSVfmW-aKSKm=@VE zSGH(x{_fora!;tO=A4i>UuIlZ<}ebq6tVlxOIM3B)h{e2ybFD~u;A{2@IB*hKuP?e7Q^Ael3vVP?01ar`^~CrXG%Ep8tum$=FNPimm8{7rXe3cGc~iO*4U4o4MZ4Ta`_9);iC*n(&98J?{3A$tJ$OJmU33G)bYB;NBJAtb8=Ay>i#3RG znjdx>nV&h+ZLqJ3-5shSs*&@h5AlWysBh7RYf|=&OIbde1WydKsY5$qnfmELcg|hS z$R7#{|J;mReq|_RVd$%}Rlnt#+F>n+;DR%;6+u+%TN!g_9}w=G49=loXr?whrgW{{ zSE$oO)Q zJ&py|chXg@7<+QleJ$s|{4X}|(RcP*P2&5__E)>vPDa`Dw?2#6CXyCwBgSyrHTDx+ zkK`Ume>mR21js|)l6au9Ll#M|)x4q%;hNT3h)<#^ts?v&L;S;oDA&>yeYOG3uFz); zR-)*X(N#~?bzOX zu~{&0Le!u&Ks3(_7k~&9m-!4YZU-FlckvsK!{&aA130k5Pe1^Cf2~@!xH1n>-#Uhu z>~6mf34*X18&WMxN7`WQmLxFR#A)`1l&Ls# zI5JHP3_TAN(=7RKSQ)bDtI#?nZxc)R#c$%fgiTyL_%dzz^6OEMs5z%HjN)%Of)*MI z7R8Q08)m(Ik~J~>QxQY8*}GGQ-(+HcEzpV-VtHpTed z(M=|8leyh9tScTie?7(Svv@5n{`B(}B>Bxnv~nAS1h1njUZXZ~62fMNW`aBZcV{ha zv+14Y5~sO~?1RWtbOrwZVnO02b6H`ztm|A{!ka(-_ErvPCqoxiUBe^m-M7Q5z3KE} zaDb1b&k5xyh0ZCur3|!vXZ7JiLFK{F+m$`!&=91%6Kl@cdn{Vds)u}Qh8S*SS~^CXe@3Z8*2hbsI$FMN0@0;eP2mQYt6>Q{2C?eYAK@;AbU1El_SPoJbl+w+I+(j^pk z0$qHzTOaFH6s~0@u;;5ZWW{}*A0Fmj)s4|;kL`VWcF-|#UoWGSPIu%J>)En%^6XPU zuq0$)jB>KPGH&KX))z8e3oBK;4XKO`Den|Cp`ujq$E?M;n4JRP?h4gAjcH@i(&GWi z7&B6;`}XWp@IiKLDf7RfOKC zcL?#dYdg2!C38*l*in0Q0heceik28MqMfQve`psJC^^0lrpE^PW$TY?YP~QNw@WT^ zTbtBwPpvn&rR%g@xa(1|AeCz9>~AC}sC!Z}(BWpAMLa`%^uUav7*5&_m0u(#QYFx$yzcX#|%)vT)RA{9@;m+{J6ZjTx4;-{z!z1 z1MJqoZh4?eb+qU!B5;wEKMR7N#mK;G)q}@*St{3~O!9nzZj2e(?6YV`n~uW5(A^yv zk-6E4lHyMFC7IN0FW>yXToM?i1vk%PP-Vry7@I8LfbLeWVa4Et50d?^eX_ecWp7mByLsr}!1)ot||x*wd~v zS7T#q^$BI1#`{FSM@|-w*@OB9du;|j1+`DXt^a(f>PM^aAFo&ajL(+LeG!``4kX$K zY2a54B@|wt-uJ7_bu%U^K zhP)kSUb(!W@UPYNhCLvU4-=)+zwMVi7<3|E5}kcyKGl@l;nc_Js{icw`E<(z);=%m z#}Ab}wRP_1*yo*Y>e(g$nQpUwT+HFrkVYUL+LGF&T3&Yxw^W3z^D&4C;6g&^m z9TX>zedc-8Iy9ref}nWvdf={W1=h-6SU>S5e!n4A%)&w)C*GisIASA7vP%j2A}So< zzMF4w-)||&Y~e?GeV-H&=c`S`l2!=jXG67+;{0StH0FZ`Z42a#cSD9|PX+Q4A8)Dv@kx0Q_h+djJUZ{di6KPB| zNtDt6^0_1i5TIiVVa=o|O{j}{gG`$R;IN+iK}}F1{xLkd{Q59}D~;q0skVm*%ZswI zwU#0%!h$NAS+^zpd_Wp%#qKTYNausB+aI=}`bRbKv-xj9j?M%cN!YRa{1c>w1GNt~ zfvXy|@(n5Dc;Wg3=%qa1lvltYf%`D{CmSeFga(d=4@QZxo}=Qy_xAZW2YPRx|GdE7 z+vmM~evSK&W$YM56RL~I7mPL{N8r>dNh}w&JKXW}F03Aapw4ibIAyT?>($61k?04~ zI3X3+vj(&UULAZzCcn~$CWPb8{`;236W?y?k8)mSP*V!#=j<4&y{*d!x+PTgn{;bC zs-w!W;K_myZFTETPbZSiwoZ(Eyyld3w&3y$MP9i66_QIC>DjQtoe3Q69uOQ7%wYlt vAo&Z$6#<1~#YdBktnd0+9AG^!oKS0e^VsMLG5LRnLw*S?^E3LuZw&ku=0&5V literal 0 HcmV?d00001 diff --git a/FPGA_by_Fredi/Video/lpm_compare1_waveforms.html b/FPGA_by_Fredi/Video/lpm_compare1_waveforms.html new file mode 100644 index 0000000..e8242d9 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_compare1_waveforms.html @@ -0,0 +1,13 @@ + + +Sample Waveforms for lpm_compare1.vhd + + +

Sample behavioral waveforms for design file lpm_compare1.vhd

+

The following waveforms show the behavior of lpm_comparator megafunction for the chosen set of parameters in design lpm_compare1.vhd. The design lpm_compare1.vhd is 11 bit UNSIGNED comparator.

+
+

Fig. 1 : Wave showing comparator operation.

+

+

+ + diff --git a/FPGA_by_Fredi/Video/lpm_constant0.bsf b/FPGA_by_Fredi/Video/lpm_constant0.bsf new file mode 100644 index 0000000..684bbae --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant0.bsf @@ -0,0 +1,42 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 96 48) + (text "lpm_constant0" (rect 6 1 106 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 32 25 44)(font "Arial" )) + (port + (pt 96 24) + (output) + (text "result[4..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "result[4..0]" (rect 93 -25 106 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 96 24)(pt 80 24)(line_width 3)) + ) + (drawing + (text "0" (rect 75 18 80 30)(font "Arial" )) + (text "5" (rect 87 25 92 37)(font "Arial" )) + (line (pt 16 16)(pt 80 16)(line_width 1)) + (line (pt 80 16)(pt 80 32)(line_width 1)) + (line (pt 80 32)(pt 16 32)(line_width 1)) + (line (pt 16 32)(pt 16 16)(line_width 1)) + (line (pt 82 28)(pt 90 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_constant0.cmp b/FPGA_by_Fredi/Video/lpm_constant0.cmp new file mode 100644 index 0000000..7143429 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant0.cmp @@ -0,0 +1,21 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_constant0 + PORT + ( + result : OUT STD_LOGIC_VECTOR (4 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_constant0.qip b/FPGA_by_Fredi/Video/lpm_constant0.qip new file mode 100644 index 0000000..bb19c49 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant0.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_CONSTANT" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_constant0.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_constant0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_constant0.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_constant0.vhd b/FPGA_by_Fredi/Video/lpm_constant0.vhd new file mode 100644 index 0000000..63631cc --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant0.vhd @@ -0,0 +1,108 @@ +-- megafunction wizard: %LPM_CONSTANT% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_constant + +-- ============================================================ +-- File Name: lpm_constant0.vhd +-- Megafunction Name(s): +-- lpm_constant +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_constant0 IS + PORT + ( + result : OUT STD_LOGIC_VECTOR (4 DOWNTO 0) + ); +END lpm_constant0; + + +ARCHITECTURE SYN OF lpm_constant0 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (4 DOWNTO 0); + + + + COMPONENT lpm_constant + GENERIC ( + lpm_cvalue : NATURAL; + lpm_hint : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + result : OUT STD_LOGIC_VECTOR (4 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + result <= sub_wire0(4 DOWNTO 0); + + lpm_constant_component : lpm_constant + GENERIC MAP ( + lpm_cvalue => 0, + lpm_hint => "ENABLE_RUNTIME_MOD=NO", + lpm_type => "LPM_CONSTANT", + lpm_width => 5 + ) + PORT MAP ( + result => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" +-- Retrieval info: PRIVATE: JTAG_ID STRING "NONE" +-- Retrieval info: PRIVATE: Radix NUMERIC "2" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: Value NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "5" +-- Retrieval info: CONSTANT: LPM_CVALUE NUMERIC "0" +-- Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_CONSTANT" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "5" +-- Retrieval info: USED_PORT: result 0 0 5 0 OUTPUT NODEFVAL result[4..0] +-- Retrieval info: CONNECT: result 0 0 5 0 @result 0 0 5 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant0.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant0.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant0_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_constant1.bsf b/FPGA_by_Fredi/Video/lpm_constant1.bsf new file mode 100644 index 0000000..01fdb2b --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant1.bsf @@ -0,0 +1,42 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 96 48) + (text "lpm_constant1" (rect 6 1 106 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 32 25 44)(font "Arial" )) + (port + (pt 96 24) + (output) + (text "result[1..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "result[1..0]" (rect 93 -25 106 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 96 24)(pt 80 24)(line_width 3)) + ) + (drawing + (text "0" (rect 75 18 80 30)(font "Arial" )) + (text "2" (rect 87 25 92 37)(font "Arial" )) + (line (pt 16 16)(pt 80 16)(line_width 1)) + (line (pt 80 16)(pt 80 32)(line_width 1)) + (line (pt 80 32)(pt 16 32)(line_width 1)) + (line (pt 16 32)(pt 16 16)(line_width 1)) + (line (pt 82 28)(pt 90 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_constant1.cmp b/FPGA_by_Fredi/Video/lpm_constant1.cmp new file mode 100644 index 0000000..a7e275c --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant1.cmp @@ -0,0 +1,21 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_constant1 + PORT + ( + result : OUT STD_LOGIC_VECTOR (1 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_constant1.inc b/FPGA_by_Fredi/Video/lpm_constant1.inc new file mode 100644 index 0000000..9b556e7 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant1.inc @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_constant1 +( + +) + +RETURNS ( + result[1..0] +); diff --git a/FPGA_by_Fredi/Video/lpm_constant1.qip b/FPGA_by_Fredi/Video/lpm_constant1.qip new file mode 100644 index 0000000..2bc12e7 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant1.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_CONSTANT" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_constant1.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_constant1.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_constant1.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_constant1.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_constant1.vhd b/FPGA_by_Fredi/Video/lpm_constant1.vhd new file mode 100644 index 0000000..afa67ba --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant1.vhd @@ -0,0 +1,108 @@ +-- megafunction wizard: %LPM_CONSTANT% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_constant + +-- ============================================================ +-- File Name: lpm_constant1.vhd +-- Megafunction Name(s): +-- lpm_constant +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_constant1 IS + PORT + ( + result : OUT STD_LOGIC_VECTOR (1 DOWNTO 0) + ); +END lpm_constant1; + + +ARCHITECTURE SYN OF lpm_constant1 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (1 DOWNTO 0); + + + + COMPONENT lpm_constant + GENERIC ( + lpm_cvalue : NATURAL; + lpm_hint : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + result : OUT STD_LOGIC_VECTOR (1 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + result <= sub_wire0(1 DOWNTO 0); + + lpm_constant_component : lpm_constant + GENERIC MAP ( + lpm_cvalue => 0, + lpm_hint => "ENABLE_RUNTIME_MOD=NO", + lpm_type => "LPM_CONSTANT", + lpm_width => 2 + ) + PORT MAP ( + result => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" +-- Retrieval info: PRIVATE: JTAG_ID STRING "NONE" +-- Retrieval info: PRIVATE: Radix NUMERIC "2" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: Value NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "2" +-- Retrieval info: CONSTANT: LPM_CVALUE NUMERIC "0" +-- Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_CONSTANT" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "2" +-- Retrieval info: USED_PORT: result 0 0 2 0 OUTPUT NODEFVAL result[1..0] +-- Retrieval info: CONNECT: result 0 0 2 0 @result 0 0 2 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant1.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant1.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant1.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant1.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant1_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_constant2.bsf b/FPGA_by_Fredi/Video/lpm_constant2.bsf new file mode 100644 index 0000000..a4b7697 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant2.bsf @@ -0,0 +1,42 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 96 48) + (text "lpm_constant2" (rect 6 1 106 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 32 25 44)(font "Arial" )) + (port + (pt 96 24) + (output) + (text "result[7..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "result[7..0]" (rect 93 -25 106 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 96 24)(pt 80 24)(line_width 3)) + ) + (drawing + (text "0" (rect 75 18 80 30)(font "Arial" )) + (text "8" (rect 87 25 92 37)(font "Arial" )) + (line (pt 16 16)(pt 80 16)(line_width 1)) + (line (pt 80 16)(pt 80 32)(line_width 1)) + (line (pt 80 32)(pt 16 32)(line_width 1)) + (line (pt 16 32)(pt 16 16)(line_width 1)) + (line (pt 82 28)(pt 90 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_constant2.cmp b/FPGA_by_Fredi/Video/lpm_constant2.cmp new file mode 100644 index 0000000..63cc406 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant2.cmp @@ -0,0 +1,21 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_constant2 + PORT + ( + result : OUT STD_LOGIC_VECTOR (7 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_constant2.qip b/FPGA_by_Fredi/Video/lpm_constant2.qip new file mode 100644 index 0000000..ad38485 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant2.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_CONSTANT" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_constant2.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_constant2.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_constant2.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_constant2.vhd b/FPGA_by_Fredi/Video/lpm_constant2.vhd new file mode 100644 index 0000000..f25e68f --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant2.vhd @@ -0,0 +1,108 @@ +-- megafunction wizard: %LPM_CONSTANT% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_constant + +-- ============================================================ +-- File Name: lpm_constant2.vhd +-- Megafunction Name(s): +-- lpm_constant +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_constant2 IS + PORT + ( + result : OUT STD_LOGIC_VECTOR (7 DOWNTO 0) + ); +END lpm_constant2; + + +ARCHITECTURE SYN OF lpm_constant2 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (7 DOWNTO 0); + + + + COMPONENT lpm_constant + GENERIC ( + lpm_cvalue : NATURAL; + lpm_hint : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + result : OUT STD_LOGIC_VECTOR (7 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + result <= sub_wire0(7 DOWNTO 0); + + lpm_constant_component : lpm_constant + GENERIC MAP ( + lpm_cvalue => 0, + lpm_hint => "ENABLE_RUNTIME_MOD=NO", + lpm_type => "LPM_CONSTANT", + lpm_width => 8 + ) + PORT MAP ( + result => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" +-- Retrieval info: PRIVATE: JTAG_ID STRING "NONE" +-- Retrieval info: PRIVATE: Radix NUMERIC "2" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: Value NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "8" +-- Retrieval info: CONSTANT: LPM_CVALUE NUMERIC "0" +-- Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_CONSTANT" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8" +-- Retrieval info: USED_PORT: result 0 0 8 0 OUTPUT NODEFVAL result[7..0] +-- Retrieval info: CONNECT: result 0 0 8 0 @result 0 0 8 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant2.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant2.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant2.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant2.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant2_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_constant3.bsf b/FPGA_by_Fredi/Video/lpm_constant3.bsf new file mode 100644 index 0000000..7616869 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant3.bsf @@ -0,0 +1,42 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 96 48) + (text "lpm_constant3" (rect 6 1 106 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 32 25 44)(font "Arial" )) + (port + (pt 96 24) + (output) + (text "result[6..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "result[6..0]" (rect 93 -25 106 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 96 24)(pt 80 24)(line_width 3)) + ) + (drawing + (text "0" (rect 75 18 80 30)(font "Arial" )) + (text "7" (rect 87 25 92 37)(font "Arial" )) + (line (pt 16 16)(pt 80 16)(line_width 1)) + (line (pt 80 16)(pt 80 32)(line_width 1)) + (line (pt 80 32)(pt 16 32)(line_width 1)) + (line (pt 16 32)(pt 16 16)(line_width 1)) + (line (pt 82 28)(pt 90 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_constant3.cmp b/FPGA_by_Fredi/Video/lpm_constant3.cmp new file mode 100644 index 0000000..0e2f877 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant3.cmp @@ -0,0 +1,21 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_constant3 + PORT + ( + result : OUT STD_LOGIC_VECTOR (6 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_constant3.qip b/FPGA_by_Fredi/Video/lpm_constant3.qip new file mode 100644 index 0000000..615a781 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant3.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_CONSTANT" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_constant3.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_constant3.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_constant3.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_constant3.vhd b/FPGA_by_Fredi/Video/lpm_constant3.vhd new file mode 100644 index 0000000..5d47d8e --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant3.vhd @@ -0,0 +1,108 @@ +-- megafunction wizard: %LPM_CONSTANT% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_constant + +-- ============================================================ +-- File Name: lpm_constant3.vhd +-- Megafunction Name(s): +-- lpm_constant +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_constant3 IS + PORT + ( + result : OUT STD_LOGIC_VECTOR (6 DOWNTO 0) + ); +END lpm_constant3; + + +ARCHITECTURE SYN OF lpm_constant3 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (6 DOWNTO 0); + + + + COMPONENT lpm_constant + GENERIC ( + lpm_cvalue : NATURAL; + lpm_hint : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + result : OUT STD_LOGIC_VECTOR (6 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + result <= sub_wire0(6 DOWNTO 0); + + lpm_constant_component : lpm_constant + GENERIC MAP ( + lpm_cvalue => 0, + lpm_hint => "ENABLE_RUNTIME_MOD=NO", + lpm_type => "LPM_CONSTANT", + lpm_width => 7 + ) + PORT MAP ( + result => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" +-- Retrieval info: PRIVATE: JTAG_ID STRING "NONE" +-- Retrieval info: PRIVATE: Radix NUMERIC "2" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: Value NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "7" +-- Retrieval info: CONSTANT: LPM_CVALUE NUMERIC "0" +-- Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_CONSTANT" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "7" +-- Retrieval info: USED_PORT: result 0 0 7 0 OUTPUT NODEFVAL result[6..0] +-- Retrieval info: CONNECT: result 0 0 7 0 @result 0 0 7 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant3.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant3.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant3.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant3.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant3_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_constant4.bsf b/FPGA_by_Fredi/Video/lpm_constant4.bsf new file mode 100644 index 0000000..181c667 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant4.bsf @@ -0,0 +1,42 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 96 48) + (text "lpm_constant4" (rect 6 1 106 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 32 25 44)(font "Arial" )) + (port + (pt 96 24) + (output) + (text "result[10..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "result[10..0]" (rect 93 -31 106 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 96 24)(pt 80 24)(line_width 3)) + ) + (drawing + (text "2040" (rect 60 18 80 30)(font "Arial" )) + (text "11" (rect 85 25 95 37)(font "Arial" )) + (line (pt 16 16)(pt 80 16)(line_width 1)) + (line (pt 80 16)(pt 80 32)(line_width 1)) + (line (pt 80 32)(pt 16 32)(line_width 1)) + (line (pt 16 32)(pt 16 16)(line_width 1)) + (line (pt 80 28)(pt 88 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_constant4.cmp b/FPGA_by_Fredi/Video/lpm_constant4.cmp new file mode 100644 index 0000000..fd7f4cd --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant4.cmp @@ -0,0 +1,21 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_constant4 + PORT + ( + result : OUT STD_LOGIC_VECTOR (10 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_constant4.inc b/FPGA_by_Fredi/Video/lpm_constant4.inc new file mode 100644 index 0000000..a913739 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant4.inc @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_constant4 +( + +) + +RETURNS ( + result[10..0] +); diff --git a/FPGA_by_Fredi/Video/lpm_constant4.qip b/FPGA_by_Fredi/Video/lpm_constant4.qip new file mode 100644 index 0000000..44fa63f --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant4.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_CONSTANT" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_constant4.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_constant4.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_constant4.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_constant4.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_constant4.vhd b/FPGA_by_Fredi/Video/lpm_constant4.vhd new file mode 100644 index 0000000..e0fc73d --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_constant4.vhd @@ -0,0 +1,108 @@ +-- megafunction wizard: %LPM_CONSTANT% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_constant + +-- ============================================================ +-- File Name: lpm_constant4.vhd +-- Megafunction Name(s): +-- lpm_constant +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_constant4 IS + PORT + ( + result : OUT STD_LOGIC_VECTOR (10 DOWNTO 0) + ); +END lpm_constant4; + + +ARCHITECTURE SYN OF lpm_constant4 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (10 DOWNTO 0); + + + + COMPONENT lpm_constant + GENERIC ( + lpm_cvalue : NATURAL; + lpm_hint : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + result : OUT STD_LOGIC_VECTOR (10 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + result <= sub_wire0(10 DOWNTO 0); + + lpm_constant_component : lpm_constant + GENERIC MAP ( + lpm_cvalue => 2040, + lpm_hint => "ENABLE_RUNTIME_MOD=NO", + lpm_type => "LPM_CONSTANT", + lpm_width => 11 + ) + PORT MAP ( + result => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" +-- Retrieval info: PRIVATE: JTAG_ID STRING "NONE" +-- Retrieval info: PRIVATE: Radix NUMERIC "10" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: Value NUMERIC "2040" +-- Retrieval info: PRIVATE: nBit NUMERIC "11" +-- Retrieval info: CONSTANT: LPM_CVALUE NUMERIC "2040" +-- Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_CONSTANT" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "11" +-- Retrieval info: USED_PORT: result 0 0 11 0 OUTPUT NODEFVAL result[10..0] +-- Retrieval info: CONNECT: result 0 0 11 0 @result 0 0 11 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant4.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant4.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant4.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant4.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_constant4_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_ff0.bsf b/FPGA_by_Fredi/Video/lpm_ff0.bsf new file mode 100644 index 0000000..6675606 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff0.bsf @@ -0,0 +1,63 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 96) + (text "lpm_ff0" (rect 52 1 100 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 80 25 92)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data[31..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "data[31..0]" (rect 20 26 71 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 3)) + ) + (port + (pt 0 48) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 42 49 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 0 64) + (input) + (text "enable" (rect 0 0 37 14)(font "Arial" (font_size 8))) + (text "enable" (rect 20 58 53 71)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 16 64)(line_width 1)) + ) + (port + (pt 144 56) + (output) + (text "q[31..0]" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "q[31..0]" (rect 89 50 125 63)(font "Arial" (font_size 8))) + (line (pt 144 56)(pt 128 56)(line_width 3)) + ) + (drawing + (text "DFF" (rect 109 17 128 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 80)(line_width 1)) + (line (pt 128 80)(pt 16 80)(line_width 1)) + (line (pt 16 80)(pt 16 16)(line_width 1)) + (line (pt 16 42)(pt 22 48)(line_width 1)) + (line (pt 22 48)(pt 16 54)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_ff0.cmp b/FPGA_by_Fredi/Video/lpm_ff0.cmp new file mode 100644 index 0000000..0d8e769 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff0.cmp @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_ff0 + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + enable : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_ff0.qip b/FPGA_by_Fredi/Video/lpm_ff0.qip new file mode 100644 index 0000000..d33c680 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff0.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_FF" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_ff0.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff0.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_ff0.vhd b/FPGA_by_Fredi/Video/lpm_ff0.vhd new file mode 100644 index 0000000..4c17d8f --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff0.vhd @@ -0,0 +1,127 @@ +-- megafunction wizard: %LPM_FF% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_ff + +-- ============================================================ +-- File Name: lpm_ff0.vhd +-- Megafunction Name(s): +-- lpm_ff +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_ff0 IS + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + enable : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); +END lpm_ff0; + + +ARCHITECTURE SYN OF lpm_ff0 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0); + + + + COMPONENT lpm_ff + GENERIC ( + lpm_fftype : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + enable : IN STD_LOGIC ; + clock : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + q <= sub_wire0(31 DOWNTO 0); + + lpm_ff_component : lpm_ff + GENERIC MAP ( + lpm_fftype => "DFF", + lpm_type => "LPM_FF", + lpm_width => 32 + ) + PORT MAP ( + enable => enable, + clock => clock, + data => data, + q => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACLR NUMERIC "0" +-- Retrieval info: PRIVATE: ALOAD NUMERIC "0" +-- Retrieval info: PRIVATE: ASET NUMERIC "0" +-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: CLK_EN NUMERIC "1" +-- Retrieval info: PRIVATE: DFF NUMERIC "1" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SCLR NUMERIC "0" +-- Retrieval info: PRIVATE: SLOAD NUMERIC "0" +-- Retrieval info: PRIVATE: SSET NUMERIC "0" +-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: UseTFFdataPort NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "32" +-- Retrieval info: CONSTANT: LPM_FFTYPE STRING "DFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_FF" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "32" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL data[31..0] +-- Retrieval info: USED_PORT: enable 0 0 0 0 INPUT NODEFVAL enable +-- Retrieval info: USED_PORT: q 0 0 32 0 OUTPUT NODEFVAL q[31..0] +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: q 0 0 32 0 @q 0 0 32 0 +-- Retrieval info: CONNECT: @enable 0 0 0 0 enable 0 0 0 0 +-- Retrieval info: CONNECT: @data 0 0 32 0 data 0 0 32 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff0.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff0.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff0_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_ff1.bsf b/FPGA_by_Fredi/Video/lpm_ff1.bsf new file mode 100644 index 0000000..947a023 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff1.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 80) + (text "lpm_ff1" (rect 52 1 100 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data[31..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "data[31..0]" (rect 20 26 71 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 3)) + ) + (port + (pt 0 48) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 42 49 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 144 48) + (output) + (text "q[31..0]" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "q[31..0]" (rect 89 42 125 55)(font "Arial" (font_size 8))) + (line (pt 144 48)(pt 128 48)(line_width 3)) + ) + (drawing + (text "DFF" (rect 109 17 128 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 64)(line_width 1)) + (line (pt 128 64)(pt 16 64)(line_width 1)) + (line (pt 16 64)(pt 16 16)(line_width 1)) + (line (pt 16 42)(pt 22 48)(line_width 1)) + (line (pt 22 48)(pt 16 54)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_ff1.cmp b/FPGA_by_Fredi/Video/lpm_ff1.cmp new file mode 100644 index 0000000..4b25f14 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff1.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_ff1 + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_ff1.qip b/FPGA_by_Fredi/Video/lpm_ff1.qip new file mode 100644 index 0000000..94b30af --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff1.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_FF" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_ff1.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff1.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff1.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_ff1.vhd b/FPGA_by_Fredi/Video/lpm_ff1.vhd new file mode 100644 index 0000000..da02a15 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff1.vhd @@ -0,0 +1,122 @@ +-- megafunction wizard: %LPM_FF% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_ff + +-- ============================================================ +-- File Name: lpm_ff1.vhd +-- Megafunction Name(s): +-- lpm_ff +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_ff1 IS + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); +END lpm_ff1; + + +ARCHITECTURE SYN OF lpm_ff1 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0); + + + + COMPONENT lpm_ff + GENERIC ( + lpm_fftype : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + clock : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + q <= sub_wire0(31 DOWNTO 0); + + lpm_ff_component : lpm_ff + GENERIC MAP ( + lpm_fftype => "DFF", + lpm_type => "LPM_FF", + lpm_width => 32 + ) + PORT MAP ( + clock => clock, + data => data, + q => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACLR NUMERIC "0" +-- Retrieval info: PRIVATE: ALOAD NUMERIC "0" +-- Retrieval info: PRIVATE: ASET NUMERIC "0" +-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: CLK_EN NUMERIC "0" +-- Retrieval info: PRIVATE: DFF NUMERIC "1" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SCLR NUMERIC "0" +-- Retrieval info: PRIVATE: SLOAD NUMERIC "0" +-- Retrieval info: PRIVATE: SSET NUMERIC "0" +-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: UseTFFdataPort NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "32" +-- Retrieval info: CONSTANT: LPM_FFTYPE STRING "DFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_FF" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "32" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL data[31..0] +-- Retrieval info: USED_PORT: q 0 0 32 0 OUTPUT NODEFVAL q[31..0] +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: q 0 0 32 0 @q 0 0 32 0 +-- Retrieval info: CONNECT: @data 0 0 32 0 data 0 0 32 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff1.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff1.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff1.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff1.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff1_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_ff2.bsf b/FPGA_by_Fredi/Video/lpm_ff2.bsf new file mode 100644 index 0000000..b52c75b --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff2.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 80) + (text "lpm_ff2" (rect 52 1 100 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data[127..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data[127..0]" (rect 20 26 77 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 3)) + ) + (port + (pt 0 48) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 42 49 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 144 48) + (output) + (text "q[127..0]" (rect 0 0 49 14)(font "Arial" (font_size 8))) + (text "q[127..0]" (rect 83 42 125 55)(font "Arial" (font_size 8))) + (line (pt 144 48)(pt 128 48)(line_width 3)) + ) + (drawing + (text "DFF" (rect 109 17 128 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 64)(line_width 1)) + (line (pt 128 64)(pt 16 64)(line_width 1)) + (line (pt 16 64)(pt 16 16)(line_width 1)) + (line (pt 16 42)(pt 22 48)(line_width 1)) + (line (pt 22 48)(pt 16 54)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_ff2.cmp b/FPGA_by_Fredi/Video/lpm_ff2.cmp new file mode 100644 index 0000000..6b5b979 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff2.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_ff2 + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + q : OUT STD_LOGIC_VECTOR (127 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_ff2.qip b/FPGA_by_Fredi/Video/lpm_ff2.qip new file mode 100644 index 0000000..9c46273 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff2.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_FF" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_ff2.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff2.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff2.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_ff2.vhd b/FPGA_by_Fredi/Video/lpm_ff2.vhd new file mode 100644 index 0000000..27b4c3a --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff2.vhd @@ -0,0 +1,122 @@ +-- megafunction wizard: %LPM_FF% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_ff + +-- ============================================================ +-- File Name: lpm_ff2.vhd +-- Megafunction Name(s): +-- lpm_ff +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_ff2 IS + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + q : OUT STD_LOGIC_VECTOR (127 DOWNTO 0) + ); +END lpm_ff2; + + +ARCHITECTURE SYN OF lpm_ff2 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (127 DOWNTO 0); + + + + COMPONENT lpm_ff + GENERIC ( + lpm_fftype : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + clock : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (127 DOWNTO 0); + data : IN STD_LOGIC_VECTOR (127 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + q <= sub_wire0(127 DOWNTO 0); + + lpm_ff_component : lpm_ff + GENERIC MAP ( + lpm_fftype => "DFF", + lpm_type => "LPM_FF", + lpm_width => 128 + ) + PORT MAP ( + clock => clock, + data => data, + q => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACLR NUMERIC "0" +-- Retrieval info: PRIVATE: ALOAD NUMERIC "0" +-- Retrieval info: PRIVATE: ASET NUMERIC "0" +-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: CLK_EN NUMERIC "0" +-- Retrieval info: PRIVATE: DFF NUMERIC "1" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SCLR NUMERIC "0" +-- Retrieval info: PRIVATE: SLOAD NUMERIC "0" +-- Retrieval info: PRIVATE: SSET NUMERIC "0" +-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: UseTFFdataPort NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "128" +-- Retrieval info: CONSTANT: LPM_FFTYPE STRING "DFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_FF" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "128" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: data 0 0 128 0 INPUT NODEFVAL data[127..0] +-- Retrieval info: USED_PORT: q 0 0 128 0 OUTPUT NODEFVAL q[127..0] +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: q 0 0 128 0 @q 0 0 128 0 +-- Retrieval info: CONNECT: @data 0 0 128 0 data 0 0 128 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff2.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff2.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff2.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff2.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff2_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_ff3.bsf b/FPGA_by_Fredi/Video/lpm_ff3.bsf new file mode 100644 index 0000000..51248ea --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff3.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 80) + (text "lpm_ff3" (rect 52 1 100 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data[23..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "data[23..0]" (rect 20 26 71 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 3)) + ) + (port + (pt 0 48) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 42 49 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 144 48) + (output) + (text "q[23..0]" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "q[23..0]" (rect 89 42 125 55)(font "Arial" (font_size 8))) + (line (pt 144 48)(pt 128 48)(line_width 3)) + ) + (drawing + (text "DFF" (rect 109 17 128 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 64)(line_width 1)) + (line (pt 128 64)(pt 16 64)(line_width 1)) + (line (pt 16 64)(pt 16 16)(line_width 1)) + (line (pt 16 42)(pt 22 48)(line_width 1)) + (line (pt 22 48)(pt 16 54)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_ff3.cmp b/FPGA_by_Fredi/Video/lpm_ff3.cmp new file mode 100644 index 0000000..b3b5513 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff3.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_ff3 + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + q : OUT STD_LOGIC_VECTOR (23 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_ff3.qip b/FPGA_by_Fredi/Video/lpm_ff3.qip new file mode 100644 index 0000000..98d1312 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff3.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_FF" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_ff3.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff3.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff3.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_ff3.vhd b/FPGA_by_Fredi/Video/lpm_ff3.vhd new file mode 100644 index 0000000..a86b4ee --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff3.vhd @@ -0,0 +1,122 @@ +-- megafunction wizard: %LPM_FF% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_ff + +-- ============================================================ +-- File Name: lpm_ff3.vhd +-- Megafunction Name(s): +-- lpm_ff +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_ff3 IS + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + q : OUT STD_LOGIC_VECTOR (23 DOWNTO 0) + ); +END lpm_ff3; + + +ARCHITECTURE SYN OF lpm_ff3 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (23 DOWNTO 0); + + + + COMPONENT lpm_ff + GENERIC ( + lpm_fftype : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + clock : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (23 DOWNTO 0); + data : IN STD_LOGIC_VECTOR (23 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + q <= sub_wire0(23 DOWNTO 0); + + lpm_ff_component : lpm_ff + GENERIC MAP ( + lpm_fftype => "DFF", + lpm_type => "LPM_FF", + lpm_width => 24 + ) + PORT MAP ( + clock => clock, + data => data, + q => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACLR NUMERIC "0" +-- Retrieval info: PRIVATE: ALOAD NUMERIC "0" +-- Retrieval info: PRIVATE: ASET NUMERIC "0" +-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: CLK_EN NUMERIC "0" +-- Retrieval info: PRIVATE: DFF NUMERIC "1" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SCLR NUMERIC "0" +-- Retrieval info: PRIVATE: SLOAD NUMERIC "0" +-- Retrieval info: PRIVATE: SSET NUMERIC "0" +-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: UseTFFdataPort NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "24" +-- Retrieval info: CONSTANT: LPM_FFTYPE STRING "DFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_FF" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "24" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: data 0 0 24 0 INPUT NODEFVAL data[23..0] +-- Retrieval info: USED_PORT: q 0 0 24 0 OUTPUT NODEFVAL q[23..0] +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: q 0 0 24 0 @q 0 0 24 0 +-- Retrieval info: CONNECT: @data 0 0 24 0 data 0 0 24 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff3.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff3.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff3.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff3.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff3_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_ff4.bsf b/FPGA_by_Fredi/Video/lpm_ff4.bsf new file mode 100644 index 0000000..be432cb --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff4.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 80) + (text "lpm_ff4" (rect 52 1 100 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data[15..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "data[15..0]" (rect 20 26 71 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 3)) + ) + (port + (pt 0 48) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 42 49 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 144 48) + (output) + (text "q[15..0]" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "q[15..0]" (rect 89 42 125 55)(font "Arial" (font_size 8))) + (line (pt 144 48)(pt 128 48)(line_width 3)) + ) + (drawing + (text "DFF" (rect 109 17 128 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 64)(line_width 1)) + (line (pt 128 64)(pt 16 64)(line_width 1)) + (line (pt 16 64)(pt 16 16)(line_width 1)) + (line (pt 16 42)(pt 22 48)(line_width 1)) + (line (pt 22 48)(pt 16 54)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_ff4.cmp b/FPGA_by_Fredi/Video/lpm_ff4.cmp new file mode 100644 index 0000000..f3a15e2 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff4.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_ff4 + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + q : OUT STD_LOGIC_VECTOR (15 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_ff4.inc b/FPGA_by_Fredi/Video/lpm_ff4.inc new file mode 100644 index 0000000..ea243d6 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff4.inc @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_ff4 +( + clock, + data[15..0] +) + +RETURNS ( + q[15..0] +); diff --git a/FPGA_by_Fredi/Video/lpm_ff4.qip b/FPGA_by_Fredi/Video/lpm_ff4.qip new file mode 100644 index 0000000..f5a0a35 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff4.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_FF" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_ff4.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff4.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff4.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff4.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_ff4.vhd b/FPGA_by_Fredi/Video/lpm_ff4.vhd new file mode 100644 index 0000000..a738a64 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff4.vhd @@ -0,0 +1,122 @@ +-- megafunction wizard: %LPM_FF% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_ff + +-- ============================================================ +-- File Name: lpm_ff4.vhd +-- Megafunction Name(s): +-- lpm_ff +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_ff4 IS + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + q : OUT STD_LOGIC_VECTOR (15 DOWNTO 0) + ); +END lpm_ff4; + + +ARCHITECTURE SYN OF lpm_ff4 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (15 DOWNTO 0); + + + + COMPONENT lpm_ff + GENERIC ( + lpm_fftype : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + clock : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (15 DOWNTO 0); + data : IN STD_LOGIC_VECTOR (15 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + q <= sub_wire0(15 DOWNTO 0); + + lpm_ff_component : lpm_ff + GENERIC MAP ( + lpm_fftype => "DFF", + lpm_type => "LPM_FF", + lpm_width => 16 + ) + PORT MAP ( + clock => clock, + data => data, + q => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACLR NUMERIC "0" +-- Retrieval info: PRIVATE: ALOAD NUMERIC "0" +-- Retrieval info: PRIVATE: ASET NUMERIC "0" +-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: CLK_EN NUMERIC "0" +-- Retrieval info: PRIVATE: DFF NUMERIC "1" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SCLR NUMERIC "0" +-- Retrieval info: PRIVATE: SLOAD NUMERIC "0" +-- Retrieval info: PRIVATE: SSET NUMERIC "0" +-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: UseTFFdataPort NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "16" +-- Retrieval info: CONSTANT: LPM_FFTYPE STRING "DFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_FF" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "16" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: data 0 0 16 0 INPUT NODEFVAL data[15..0] +-- Retrieval info: USED_PORT: q 0 0 16 0 OUTPUT NODEFVAL q[15..0] +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: q 0 0 16 0 @q 0 0 16 0 +-- Retrieval info: CONNECT: @data 0 0 16 0 data 0 0 16 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff4.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff4.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff4.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff4.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff4_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_ff5.bsf b/FPGA_by_Fredi/Video/lpm_ff5.bsf new file mode 100644 index 0000000..a69af6e --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff5.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 80) + (text "lpm_ff5" (rect 52 1 100 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data[7..0]" (rect 0 0 53 14)(font "Arial" (font_size 8))) + (text "data[7..0]" (rect 20 26 65 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 3)) + ) + (port + (pt 0 48) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 42 49 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 144 48) + (output) + (text "q[7..0]" (rect 0 0 35 14)(font "Arial" (font_size 8))) + (text "q[7..0]" (rect 95 42 125 55)(font "Arial" (font_size 8))) + (line (pt 144 48)(pt 128 48)(line_width 3)) + ) + (drawing + (text "DFF" (rect 109 17 128 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 64)(line_width 1)) + (line (pt 128 64)(pt 16 64)(line_width 1)) + (line (pt 16 64)(pt 16 16)(line_width 1)) + (line (pt 16 42)(pt 22 48)(line_width 1)) + (line (pt 22 48)(pt 16 54)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_ff5.cmp b/FPGA_by_Fredi/Video/lpm_ff5.cmp new file mode 100644 index 0000000..6ad77c9 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff5.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_ff5 + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_ff5.inc b/FPGA_by_Fredi/Video/lpm_ff5.inc new file mode 100644 index 0000000..f65f941 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff5.inc @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_ff5 +( + clock, + data[7..0] +) + +RETURNS ( + q[7..0] +); diff --git a/FPGA_by_Fredi/Video/lpm_ff5.qip b/FPGA_by_Fredi/Video/lpm_ff5.qip new file mode 100644 index 0000000..0d13267 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff5.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_FF" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_ff5.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff5.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff5.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff5.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_ff5.vhd b/FPGA_by_Fredi/Video/lpm_ff5.vhd new file mode 100644 index 0000000..96063a2 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff5.vhd @@ -0,0 +1,122 @@ +-- megafunction wizard: %LPM_FF% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_ff + +-- ============================================================ +-- File Name: lpm_ff5.vhd +-- Megafunction Name(s): +-- lpm_ff +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_ff5 IS + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0) + ); +END lpm_ff5; + + +ARCHITECTURE SYN OF lpm_ff5 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (7 DOWNTO 0); + + + + COMPONENT lpm_ff + GENERIC ( + lpm_fftype : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + clock : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0); + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + q <= sub_wire0(7 DOWNTO 0); + + lpm_ff_component : lpm_ff + GENERIC MAP ( + lpm_fftype => "DFF", + lpm_type => "LPM_FF", + lpm_width => 8 + ) + PORT MAP ( + clock => clock, + data => data, + q => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACLR NUMERIC "0" +-- Retrieval info: PRIVATE: ALOAD NUMERIC "0" +-- Retrieval info: PRIVATE: ASET NUMERIC "0" +-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: CLK_EN NUMERIC "0" +-- Retrieval info: PRIVATE: DFF NUMERIC "1" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SCLR NUMERIC "0" +-- Retrieval info: PRIVATE: SLOAD NUMERIC "0" +-- Retrieval info: PRIVATE: SSET NUMERIC "0" +-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: UseTFFdataPort NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "8" +-- Retrieval info: CONSTANT: LPM_FFTYPE STRING "DFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_FF" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL data[7..0] +-- Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL q[7..0] +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: q 0 0 8 0 @q 0 0 8 0 +-- Retrieval info: CONNECT: @data 0 0 8 0 data 0 0 8 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff5.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff5.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff5.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff5.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff5_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_ff6.bsf b/FPGA_by_Fredi/Video/lpm_ff6.bsf new file mode 100644 index 0000000..73a2df0 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff6.bsf @@ -0,0 +1,63 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 96) + (text "lpm_ff6" (rect 52 1 100 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 80 25 92)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data[127..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data[127..0]" (rect 20 26 77 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 3)) + ) + (port + (pt 0 48) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 42 49 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 0 64) + (input) + (text "enable" (rect 0 0 37 14)(font "Arial" (font_size 8))) + (text "enable" (rect 20 58 53 71)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 16 64)(line_width 1)) + ) + (port + (pt 144 56) + (output) + (text "q[127..0]" (rect 0 0 49 14)(font "Arial" (font_size 8))) + (text "q[127..0]" (rect 83 50 125 63)(font "Arial" (font_size 8))) + (line (pt 144 56)(pt 128 56)(line_width 3)) + ) + (drawing + (text "DFF" (rect 109 17 128 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 80)(line_width 1)) + (line (pt 128 80)(pt 16 80)(line_width 1)) + (line (pt 16 80)(pt 16 16)(line_width 1)) + (line (pt 16 42)(pt 22 48)(line_width 1)) + (line (pt 22 48)(pt 16 54)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_ff6.cmp b/FPGA_by_Fredi/Video/lpm_ff6.cmp new file mode 100644 index 0000000..50df3ad --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff6.cmp @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_ff6 + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + enable : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (127 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_ff6.inc b/FPGA_by_Fredi/Video/lpm_ff6.inc new file mode 100644 index 0000000..c8a5a36 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff6.inc @@ -0,0 +1,25 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_ff6 +( + clock, + data[127..0], + enable +) + +RETURNS ( + q[127..0] +); diff --git a/FPGA_by_Fredi/Video/lpm_ff6.qip b/FPGA_by_Fredi/Video/lpm_ff6.qip new file mode 100644 index 0000000..08e02f0 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff6.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_FF" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_ff6.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff6.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff6.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_ff6.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_ff6.vhd b/FPGA_by_Fredi/Video/lpm_ff6.vhd new file mode 100644 index 0000000..5cc384d --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_ff6.vhd @@ -0,0 +1,127 @@ +-- megafunction wizard: %LPM_FF% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_ff + +-- ============================================================ +-- File Name: lpm_ff6.vhd +-- Megafunction Name(s): +-- lpm_ff +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_ff6 IS + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + enable : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (127 DOWNTO 0) + ); +END lpm_ff6; + + +ARCHITECTURE SYN OF lpm_ff6 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (127 DOWNTO 0); + + + + COMPONENT lpm_ff + GENERIC ( + lpm_fftype : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + enable : IN STD_LOGIC ; + clock : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (127 DOWNTO 0); + data : IN STD_LOGIC_VECTOR (127 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + q <= sub_wire0(127 DOWNTO 0); + + lpm_ff_component : lpm_ff + GENERIC MAP ( + lpm_fftype => "DFF", + lpm_type => "LPM_FF", + lpm_width => 128 + ) + PORT MAP ( + enable => enable, + clock => clock, + data => data, + q => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACLR NUMERIC "0" +-- Retrieval info: PRIVATE: ALOAD NUMERIC "0" +-- Retrieval info: PRIVATE: ASET NUMERIC "0" +-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: CLK_EN NUMERIC "1" +-- Retrieval info: PRIVATE: DFF NUMERIC "1" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SCLR NUMERIC "0" +-- Retrieval info: PRIVATE: SLOAD NUMERIC "0" +-- Retrieval info: PRIVATE: SSET NUMERIC "0" +-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: UseTFFdataPort NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "128" +-- Retrieval info: CONSTANT: LPM_FFTYPE STRING "DFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_FF" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "128" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: data 0 0 128 0 INPUT NODEFVAL data[127..0] +-- Retrieval info: USED_PORT: enable 0 0 0 0 INPUT NODEFVAL enable +-- Retrieval info: USED_PORT: q 0 0 128 0 OUTPUT NODEFVAL q[127..0] +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: q 0 0 128 0 @q 0 0 128 0 +-- Retrieval info: CONNECT: @enable 0 0 0 0 enable 0 0 0 0 +-- Retrieval info: CONNECT: @data 0 0 128 0 data 0 0 128 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff6.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff6.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff6.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff6.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_ff6_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_fifoDZ.bsf b/FPGA_by_Fredi/Video/lpm_fifoDZ.bsf new file mode 100644 index 0000000..1e24640 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_fifoDZ.bsf @@ -0,0 +1,79 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 160 144) + (text "lpm_fifoDZ" (rect 41 2 133 21)(font "Arial" (font_size 10))) + (text "inst" (rect 8 125 31 140)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data[127..0]" (rect 0 0 81 16)(font "Arial" (font_size 8))) + (text "data[127..0]" (rect 20 24 89 40)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 3)) + ) + (port + (pt 0 56) + (input) + (text "wrreq" (rect 0 0 36 16)(font "Arial" (font_size 8))) + (text "wrreq" (rect 20 48 51 64)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 16 56)(line_width 1)) + ) + (port + (pt 0 72) + (input) + (text "rdreq" (rect 0 0 34 16)(font "Arial" (font_size 8))) + (text "rdreq" (rect 20 64 49 80)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 16 72)(line_width 1)) + ) + (port + (pt 0 96) + (input) + (text "clock" (rect 0 0 36 16)(font "Arial" (font_size 8))) + (text "clock" (rect 26 88 57 104)(font "Arial" (font_size 8))) + (line (pt 0 96)(pt 16 96)(line_width 1)) + ) + (port + (pt 0 120) + (input) + (text "aclr" (rect 0 0 24 16)(font "Arial" (font_size 8))) + (text "aclr" (rect 20 112 41 128)(font "Arial" (font_size 8))) + (line (pt 0 120)(pt 16 120)(line_width 1)) + ) + (port + (pt 160 32) + (output) + (text "q[127..0]" (rect 0 0 60 16)(font "Arial" (font_size 8))) + (text "q[127..0]" (rect 90 24 141 40)(font "Arial" (font_size 8))) + (line (pt 160 32)(pt 144 32)(line_width 3)) + ) + (drawing + (text "(ack)" (rect 51 67 76 81)(font "Arial" )) + (text "128 bits x 128 words" (rect 31 114 134 128)(font "Arial" )) + (line (pt 16 16)(pt 144 16)(line_width 1)) + (line (pt 144 16)(pt 144 128)(line_width 1)) + (line (pt 144 128)(pt 16 128)(line_width 1)) + (line (pt 16 128)(pt 16 16)(line_width 1)) + (line (pt 16 108)(pt 144 108)(line_width 1)) + (line (pt 16 90)(pt 22 96)(line_width 1)) + (line (pt 22 96)(pt 16 102)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_fifoDZ.cmp b/FPGA_by_Fredi/Video/lpm_fifoDZ.cmp new file mode 100644 index 0000000..153e7c2 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_fifoDZ.cmp @@ -0,0 +1,26 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_fifoDZ + PORT + ( + aclr : IN STD_LOGIC ; + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + rdreq : IN STD_LOGIC ; + wrreq : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (127 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_fifoDZ.qip b/FPGA_by_Fredi/Video/lpm_fifoDZ.qip new file mode 100644 index 0000000..5444627 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_fifoDZ.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_FIFO+" +set_global_assignment -name IP_TOOL_VERSION "9.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_fifoDZ.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_fifoDZ.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_fifoDZ.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_fifoDZ.vhd b/FPGA_by_Fredi/Video/lpm_fifoDZ.vhd new file mode 100644 index 0000000..95486bb --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_fifoDZ.vhd @@ -0,0 +1,178 @@ +-- megafunction wizard: %LPM_FIFO+% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: scfifo + +-- ============================================================ +-- File Name: lpm_fifoDZ.vhd +-- Megafunction Name(s): +-- scfifo +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY lpm_fifoDZ IS + PORT + ( + aclr : IN STD_LOGIC ; + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + rdreq : IN STD_LOGIC ; + wrreq : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (127 DOWNTO 0) + ); +END lpm_fifoDZ; + + +ARCHITECTURE SYN OF lpm_fifodz IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (127 DOWNTO 0); + + + + COMPONENT scfifo + GENERIC ( + add_ram_output_register : STRING; + intended_device_family : STRING; + lpm_numwords : NATURAL; + lpm_showahead : STRING; + lpm_type : STRING; + lpm_width : NATURAL; + lpm_widthu : NATURAL; + overflow_checking : STRING; + underflow_checking : STRING; + use_eab : STRING + ); + PORT ( + rdreq : IN STD_LOGIC ; + aclr : IN STD_LOGIC ; + clock : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (127 DOWNTO 0); + wrreq : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (127 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + q <= sub_wire0(127 DOWNTO 0); + + scfifo_component : scfifo + GENERIC MAP ( + add_ram_output_register => "OFF", + intended_device_family => "Cyclone III", + lpm_numwords => 128, + lpm_showahead => "ON", + lpm_type => "scfifo", + lpm_width => 128, + lpm_widthu => 7, + overflow_checking => "OFF", + underflow_checking => "OFF", + use_eab => "ON" + ) + PORT MAP ( + rdreq => rdreq, + aclr => aclr, + clock => clock, + wrreq => wrreq, + data => data, + q => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1" +-- Retrieval info: PRIVATE: AlmostFull NUMERIC "0" +-- Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1" +-- Retrieval info: PRIVATE: CLOCKS_ARE_SYNCHRONIZED NUMERIC "1" +-- Retrieval info: PRIVATE: Clock NUMERIC "0" +-- Retrieval info: PRIVATE: Depth NUMERIC "128" +-- Retrieval info: PRIVATE: Empty NUMERIC "0" +-- Retrieval info: PRIVATE: Full NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: LE_BasedFIFO NUMERIC "0" +-- Retrieval info: PRIVATE: LegacyRREQ NUMERIC "0" +-- Retrieval info: PRIVATE: MAX_DEPTH_BY_9 NUMERIC "0" +-- Retrieval info: PRIVATE: OVERFLOW_CHECKING NUMERIC "1" +-- Retrieval info: PRIVATE: Optimize NUMERIC "2" +-- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: UNDERFLOW_CHECKING NUMERIC "1" +-- Retrieval info: PRIVATE: UsedW NUMERIC "0" +-- Retrieval info: PRIVATE: Width NUMERIC "128" +-- Retrieval info: PRIVATE: dc_aclr NUMERIC "0" +-- Retrieval info: PRIVATE: diff_widths NUMERIC "0" +-- Retrieval info: PRIVATE: msb_usedw NUMERIC "0" +-- Retrieval info: PRIVATE: output_width NUMERIC "128" +-- Retrieval info: PRIVATE: rsEmpty NUMERIC "1" +-- Retrieval info: PRIVATE: rsFull NUMERIC "0" +-- Retrieval info: PRIVATE: rsUsedW NUMERIC "0" +-- Retrieval info: PRIVATE: sc_aclr NUMERIC "1" +-- Retrieval info: PRIVATE: sc_sclr NUMERIC "0" +-- Retrieval info: PRIVATE: wsEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: wsFull NUMERIC "1" +-- Retrieval info: PRIVATE: wsUsedW NUMERIC "0" +-- Retrieval info: CONSTANT: ADD_RAM_OUTPUT_REGISTER STRING "OFF" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_NUMWORDS NUMERIC "128" +-- Retrieval info: CONSTANT: LPM_SHOWAHEAD STRING "ON" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "scfifo" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "128" +-- Retrieval info: CONSTANT: LPM_WIDTHU NUMERIC "7" +-- Retrieval info: CONSTANT: OVERFLOW_CHECKING STRING "OFF" +-- Retrieval info: CONSTANT: UNDERFLOW_CHECKING STRING "OFF" +-- Retrieval info: CONSTANT: USE_EAB STRING "ON" +-- Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT NODEFVAL aclr +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: data 0 0 128 0 INPUT NODEFVAL data[127..0] +-- Retrieval info: USED_PORT: q 0 0 128 0 OUTPUT NODEFVAL q[127..0] +-- Retrieval info: USED_PORT: rdreq 0 0 0 0 INPUT NODEFVAL rdreq +-- Retrieval info: USED_PORT: wrreq 0 0 0 0 INPUT NODEFVAL wrreq +-- Retrieval info: CONNECT: @data 0 0 128 0 data 0 0 128 0 +-- Retrieval info: CONNECT: q 0 0 128 0 @q 0 0 128 0 +-- Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0 +-- Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0 +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_fifoDZ.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_fifoDZ.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_fifoDZ.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_fifoDZ.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_fifoDZ_inst.vhd FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_fifoDZ_waveforms.html TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_fifoDZ_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/Video/lpm_fifoDZ_wave0.jpg b/FPGA_by_Fredi/Video/lpm_fifoDZ_wave0.jpg new file mode 100644 index 0000000000000000000000000000000000000000..63d8667e35986c03b7ebcb8480a483ab092ffa40 GIT binary patch literal 86257 zcmeFa2Ut_-x<48#N--k6W)$flN(YgQ1sFhr)KDZDLArAcyNWazW4jy@_TEzZ@CkY zgBGUdrjQ*wAdns4KL~deau)pUzxTC$lmFfwz`y3cf(Y(|tnIwAYsV4DPQe|!1b1+0 z5E!`5J%7J9$Dy@t)~>+HWsIOv3E$%C4Zpmxgn76cpz3oz*X$#I?S!Pk7!Y*$g`GvwNh%q{;(br zx|V1@P`p$E^|vzUpH94@^xy?i9P{!FQ!G}8C=L`dKKE0{WUB+roExip*9szT$QUb{ zydXzvQ8%K>AHVkYl*+3xo##{ju|EX3TC4h{u7BxR<)u&+yAnjGUzc#X?d`|*<+e64 zh9Pt@<*wj#o7;zlrhbkO{@Q8d*gZ2|i{-qBRRXUp!mG1BS_4Reqfmw@Bjnc>Tn-7O} z%Z|>WV1OMn+orFkn-7Zs(k85o1tPhC4 z`PQ+{uv#TtOSzC3i3#F{0Nb4lp~Y|Ahkuob*cMfnEBE0S?UC(85@eBCV<7;}Lbn+5B#=)y z`Hx8g{*x8Bb7U?g_9n0#x~`5kWs=Ju&DG;P8-cW7@8EU+4j-@2$ChU5^1QQ+G-+Ka zYi|CrGvm4+LalXbMJ;(X@^cZS9&MB zsg@?{bUf9UHs#rsIeoAYoy*X&(0Mc+x^l(HL)ra$@`Dh+-tvrrt11OP2$A~(lS=J} zO+;2&33PvJY4$Z%S$gF{;i>vQ5}b*rA1f*KEffU`Sg=>QSjo6}BR5vVs53dY;}u7R zxm3G0wN@V&Vi|snIN4C}U4H;0W-?i`*1bwZDH0{@d#2)|RoIz)KZi_7-_{uHxl+SB zB`9+hO!%WmeVNmYA~n~$;|6b72DtSAY0(3*dQ!R5hdP)wRZi{q_|+7x)!zhL)T%Ok zCaNW$CQ?0X=~i}4L%~GD3)$6WGmfycy{MC12(MNXdQ}Q&;X)DwH^0ZNbP{!ePA2g* zv#5y+N#rQ^7+J9rsVL?!6)oexA^(M~4Q;zYtn%B?i&?WWvwFFyzD&E3ce1D&<$6}{ zPFUcnno*+{^elyts~1f*G^rPe@#VK(J-<+5TQi`g^69GZ{TX=?wMymJk7|Xdgg;dF z1rVjQx}FnNI)eH8g{bUPM#io;Tc$TZKd`Wk+EF*zEkN(JePIy7(Sm_rXt7#C#k$2UE~ zM7NAfRn+FqJt09E!~>&f6xtONcCP;JJm+M2pMdU|5=x({8bV=~7>RHprzy#3;0~;Y zhYK+pS-F(h=D40tr60drDhVVCW?l*Pb2!QzoWC@qY!{10oj`7FNvU#I*o}76RC+P9i>2Z2{u$m(>zTA#4j-K3{sWd?QaRHH-s#%>W zW?{D;DsO1Nm6-U|Zc?wgk*68Q!%+qB-?Q{uRRwNP(E`{|;%xRfvj;BoiQGb%9TOYW zkoi&AB^`$9hix7BSR<2b@> z`GJrMt>$qdvK$~}9eshtlSI~Y_1Ein#=u%oGIeAUxsLfMAy9sh9cK4XGJte}6cp?D z#PLWel+c`_WE0%lHS`*C0%!&F(_2j;B=PU zYU*j748GXx93`5iDq*)H=Jwpwi&S67QmmDgHcyuyBtxv`#Zoy{52A0L!v zwixJ$KFEKNS36==JLwfZEHdSM^-``o1{a5q>$s**Y9=WKp*&UkOQNaWf{xlAcG2a{ z4xYT%?I#U0CT7}8^%bUIk7pkwu31;}s?MY!n}-Sw0Q#hrqT8_1jlfb2j&9xTW@gcE zq|Q3YfZx;xbf5<@FDFCmsv~u>Z?YZeqy7sW3xNk_vp&0_+d>UbmyNdYwTXLP&E^Pu z-=fUwv68ruLvrgsb0IT%s4FL&=EwRlScOCOC1}AjniZ)P77q(08_yd}sa)$=XjSgY zcyCKkrDl>H-+O!x(Mmn?#<<#5?e%q+=PCxVzS(_*G=|zwd?L2t2+zcJmWaxwYwQ#E zY)d8YCCm8s+O#@ee=uhe)%6f>QB-AvR>67!$oqix1Q*hR6P}e-09q~)G5&O7YVFpc zO^zhbWaIGL+DNJ9jk1!m4_jGZ7^gZ5y5AAii}QYYSzkC3P7zPU~sKK5!N zNL=~=^4^*7DF66QrJ<6X;m)V53rY~DtEN^#Y>8?4rR=nri33Yr%yj9 zu|Vb}VymuNVrR5yQ(VZqnrlvm;_t8e-?P+c?rZT-`SJME0;Bp9ohk#wgpylt{F+q- zvW8=Hta+TfNONaUU3mpgkx&!NGFz#853VP0QjBxdY-tA<(ydDx{U$2sMUXhDL*NYg zNEzQw`k54q{tIsiFP_^*=V#bIdyZFlFkqKq_tQ)BI?|PHLk5YU4ys0LD07wh^(v3p zJ!H%Q)ipvu=TnP6Fu0hj(Z zxU`Y)!-a;Kw18D2l&uU{KALm!jv*^z&6o;Bdy5%RG3?d4p}?|dOn4&cWI$wiWB~oc zp)pGW@CpBe_9&(pGs$1k2cB6n6S=jQa{|XW7u5q}ulRSys>-;ISVM0&TV(h%luR9} z2FvZ!smSuU{8EHOB&NlnFE7!-6LY=3eKa`=5gSBvjvMm#%sFO>++%jUQ**;1h;5SE zPYGNW3X5)Ui%U|!RQJ@75(-udpBk4cLN!7cIzstQ`X7jysNPNY#2af z6zrmni$Bp>7QpJThA0ovIO_N8u!c=hVhILqKM*oXc{av2dr|#jQ)jA1D_rcSl~Jqe zjzS4{Z_|y+TB`dA5!GQT!^ft?Q2W|idT~PG5uw;4n0rS*oIfVgYLg|2w9vFNKUtP* z`1#4O7H!%&6`4ErR{DV4uAA*E`>ZuOgCt5N2Z9a1*2$j8s4_6MG1T!HX!p|-LDVSn z_V|G&v79nA(z!Z>;$b1<0*FM73ew33uCGIJG6Qpa^8$r6q%UPQpaGjgUM}SR zc&i5chqRGhTu5O+_|p~-!VPme^PahF3f5#_d!1pe%3X}#+VPc)a;gSV9B*hBWbuS} z!11eVP}=LBF8!qA8=Y6GOrOKOzcMDXaT1>FztUNj@nhuZVLPXeh_c3{sBC(BhVl3Hkc-3+l@PVa% zLAwvG2J+44rsjpMyN<_y(G7!pk?LXtk9-=t;ae9TOjSESJMJ*_{EF$3(g*-+#jEXY znkxG&F@%H_tf}ecy&~*&T3Xp(=85Mx3O(!YAZ)BgmJ~)<)kX`6pP$qp?>u1y zr}k5)o=c-Hp@j8`nwh@6P4t;~g5-(vrUAOjvls)FpaP3)!Be*RLf6v<5;Un66o{VF!Z_+kmiHpfz1YXMZ5?Db52&$UV68H=mR4w>}!an-9Q zz8Xrj33|btE3z)XP`@Z5P1Ww0b7*6Up4^jIZiLrt@x&x%9)BJs{zln0<-F;En%PH_ zss=V8rEqUsyHe}7kBFJZT3FQ{tRfS~pd^Msg|O~VheJTDU z0TYi9Phk9*9(w#aQo_{9*G=iQ&e2b~J`3&D7rTXWybMtO**{*>Pd>n-`sT0^MTh2< z;cxS1Vfrnm)s{9Tac*|7#7_Cqdk4dweAUzCtu`5F62B$f^lNcfxv)V}>WguCp8F|A ze}JH(-Jik>Bv^#XnUe0>GgoYEN>w{sjGgM`$-y~{>s-jNU?^uRo4^axCf-LKLfS_-$w1cf1Zr; zj4ehB+U>b{t=P2G_mP*w`}fMHyDU_kFWRNs_$jw5zjS*ziqiEi2tqkzf%;J~4v4^D z>vtu+QEiSBnYOJk)HgC>iFlam=o{wCJ6^!cBecp92e6OrZe6w6s7zEM+HW3z@I1hn z3u(KHwPan*el(kV8OE>17GQn?k&CQcqSL7JAU3?*p9>LI=g7@wGX+q-CH>k^s4tp# zxh4U9rr#rXfz~i$LRbjcJruzc{QVwbo4>!XX$*~nK4|9CsG}oT8z66TeCPW)S^3`k zfPATMLtXX6Tb%&oz_>!5fk2HYm`{Ugj=%5b_dq5a7fyIP2I#p~126WZ76&{4d@!2r zqb*v#Q7RjZ#EG_vnPj}FAb~fky`e&B5N}&6`P!z!%8p=BD91ltY*lC9E`* z99gPw0XLw%kh!ucaI@G<;;g`$QIp5x-quS&PK$dD1z$}*{TtQe8s=iRa)D0|F{vbH zV#?@zmXKBlQ-9umNR={7>t$vgx+N>a~LO59m2V)vP*a6oDq6Si&3X<5{EJ@8r^HDiL)gbOu2p zlL{4~Ne+HJ6{k0~nJXcW5zm6x3y+<=t;K(FMW3qwiq3rgrvCQl_qvA+ObsuTn#Bei znR>=ky|lOxCl9q@wXWjimZ|594QTt6^UrFYVj6(?U|OUH0}fako!&|VeTC*AmMTYh zn5{tp%qa99xsc0aTlE}aMYfXlQg=Ogy_pNS?YbGv5h1eG#({JYb>e(+S8&a6&@k(< z)jx0{EEk)}3N!kLqE~4n-cHQ=7MM6t-CPgj2`$)V`I64AW&WfeBubg*ORpJb_2jyHo?rdcqbk5^!+|%nVW`g`_g8az3kdmbn3nG?#QeLr} zn651mV)3LKlW9xiQt#%AL@Tc>k}QMi8hmWz5Z05~Zw>e|R8JkS-tC8jhKLTRYdc?= z>J8AgOgn^01h>mjF-d{tRsY2QZzFRQC^mB9?2|3HiO9l_$E%y@TPYS#iEw|HhXm8K zs!XKgLwvXM4U5Fk5nqSL`6A}WJQ2Bmd`p->McUxQ13JP%_ug70p9pndIJ-aQcFCDN!VafQ=WnPRZ>*0ZNJGa0)IL>K ztQHuo0<{9RH!!kJH473t{!1Dbsh`)+x%wjq)=r(YHlH$WB-hj(x@h)xB=LIKGpm=1 zikFEG-SZ!ADwU1)Ds=x8Y)?15Ya4Xi(?ID=sMmm9`UO0wiEOPjeiEKk?i@Lu{ID-f z=~on;H;LZR!-3(klUqex$k(sETnL|DD`oX67a~q!hHZi@v$9eNT~dRyH{ZaS{kgam zSkcV8B0Wx>CvKIGHV(wF(zp|AOVeIWYAzz5(pad_c&bBrbXyPAeYTY> zTWYu(S<8F1ls9AHv|;FBWz6!DAQz$l%1Jlpmu1@c)|uLdb(NLC2^mwsTN{Ff z_yT7DANo7IAIJD^-czm;6loYOM+&gevsrsdS7nm2Aakfxezdb z(Di&gmZMQbqtuACELd4LqvV;U)n!;IU`LQ~G$V(k9Qw#OryMi7o}Pvnq&G0piALz+ z+JdFAJc6@XpaM~rz`x-}%Z>=BEojXP#fb!6pfR5P(pQ@D=Mzaimf;21wUvrq3P|W?VER z#J74$AjI~c(WJQ_Up>6!-!wpU$&~bSP!y+>f`LGvw6A(xNGcBGL6FjUk&59eWFFS5 zM+Ya01wC?lz|Q`qjV}pNlEA|Ey=vG^e{|jaMmHG!K5136>99C7^wYR6=|wEe_!EQA zC+ur_r?ADR#_$Y9yJK$-?`sb(KvG(H~ZGw?mg+ zz%VCe91P%qT;k1zaH2wR&7CabmJ|ha;flOG z{*uAJWbiK;{7VM^vV(uw!N2U_Us&`nEczD~{R@l!7%-4_RD zfSR?|mjScY?jH46}M-K_;& z2(A+M^-!Z@BIGj>I9(g~73ilduYn=1BQ{*fKHUl~1TGo2#R2!?qs5ww(yn$2eeWP; zW)i`LP=?{`1T*$`BlT>y@A#LE87}0G>Y&eks0x_vkaFZgic(H;xR8rn$Y*&NGum%_ zg@wnBFBEak5gi`e;W_BQ|gdu79*az$w!$;uPS1Y3li4KmlfF<^4q`4c*0sF_}cLlw$NSc;&b zXEoY`uZ-2qPRzvM6Dm}k9r>gTwI2<%(hsX-mLLu|(8XVzEG76(1SY_kIsW5UpEJ$a zs>^^WRvtW$ws#7{6uKt3za5*%Rtgh5zrgUJqPIoNWG=)V*W3VJvD}1n6euGUW-b?U z1@{1V32F6*ll(eJ zM-BqBYR#uNEpff_+p+Ql=;SgdW&=+DZmX0sdzZ}*-Ykywg$p^e1sid~ef@F|N5^Y( zA=7YpcQy2%c%o`f4O5Sn2Ar>5uD^(pA}w%d=>rNDq;t z+_GuHwjZqN-hn;*9H_d%L{5knOrrU%Hos?|b%Xu@gqH#f>*+6mOGMvco^{h(5}{~8 zARP(3#4j9gW60P#sj=1XlSXuJXCFjkk~w`~A$B(j{3c+4=R!_=zkNxjHj`;r-QCY?LUINokW8k;g{C+Ov9(y~32OoMv@lk31-9g^DL=zA?LCuyg5hVX_O7IS@2N)Ae{f@Csum(zZyRTr)v(A zKLkyr0myM?GGNIOOnYWU1O)|re)c*s1xG*08C$7o~R*t`V4&oS?Y+;2DY_lEK*?$0#NA1O%t zeSS7><6R~wR~kY%hFB|{OZ;o#kIf@)Bux^0BB1<{od@qRmDlzigDBXt-4m7 ziR9%%82RWLbc>bid8SyiR9cc4Wlz)&-!UB~ZM+6b)9G1Fi_1l)QhZMq#Y(OhT*F=V zIh^glf+gtSk{Y6_`J)aG%HQg49^vaO@i7nD^Cf*yHF~#7 z<3Lyu9>`l5Y&A;R1h$Zqj}WY#gC~qT9aJvtHy` z@527Dy``wl(6(D}IvU(cx&~ls{93nhTQJxP=n=9G_=e@p8(lTqa&g;xQ-~un%szsC z2j;hRID_DS4R3mE32pK|!Tr(ZvE07>UU&a9>^l3qef%RpYywyQCtBu@H2hie6t>`n z;EcxK4u_O=c- zF{)O}y`aV1WEQLz>API$@CQr@|E*(yBA7tJk-yUu-wtFE z#ui#az9m`Wdx^hY?4MxJhzj8yQ|SND_|Df{;JNkxnv=Z1llePd`JId-ANPJQ`^U4M z4loj6$#I0#Z!8VV?gLFbh#B{F-=@&TH;;~d0aY9bnEk*i3L(nUvSB}{-UN$4#Ee8U z6L8)jQXk$#azMnKwraho@}+_0#)kmH|KW`2EIIyrUqoB8GVUSPsE-}GY5tyle7I&I zy5ux}12LX$PGGzBuif)t9Vk~5jS}ra1xTH-jMpHU?jZbESo8nkv?sC(_X2l7y`9y# zzL2&X*G%5l*Ue~Va^&5B8=%z$1+x|lh6eVJuYW1<-L{$gx}5cq~co=Znk9q&oJlj5B%F2tj13ucIzk0n*80<>Ad0a8%KwqP&@~N zYExvQ`oiG+I!lHVvpr{z5g718Ai59>+42%+pM7k(rzoaIEYGy(E`x7b@aJvZ@ta`9 zKgXhfqK+`~|DzyC_1hA@>F@{r`R7auu`v;bAb-itUeY4^a89w1KkLAE0=AeLX?c7y87`Vyl(E?`CQRek6(A0;}lN=U06#hzxm zu^UV}hvHb@eejKfyhv{eRG(^k4#1gFJ`<_daT}^;(_R@Xh8d4YL_tZBV&|^M`AS^{ zekv)*Mf{R)mu2CzQV|tfywZw+1wy&xqkbD-%kzBMofly_b{#AL8?xX|k1x4d5!3c# z@z1TVe_VKi5)yQj9hH$5(RXMXY#x0081ZnvJwuUaN*7iGYdK}sJYGGMxJc#)Y&pa0 z(N+C+ru~ai$58^-)QB(fq&<^q2`;?;a`pi7;oKKl;c8}f%#}c_H_>+_nRBGKQX}*w zj29!-Htcfj4lK!#BE@zE>L*~lU;+1#F~5&Xa>pc*7o$NN(T!%g^X0vy00@%DMA1Hs zoh{%NN&sMIt5|^}8l=ltYW?8}LTq79$Iz;}>4;Q?B{f^pJ1H;>>&-NT3eCfypF*JV zV}<~_l&!I8G`5dfPi>T=%h$(-oH{c~HCANWyTnwaB^irh>gc+dlPwLz*!#VGYerh0 z_|oKcNtv>8pWLLYY)8OVqs0nt(l^e4rIG|ZO8gsO2`K2ECML&vDIlte8xDh{7%vrXPL!D?4kvb-1Nq^revG18|lo>!(bIf0XDX`CZ~ z`Te;s6frCx-I{kkN}h$v1N&9?&o|&&miAi5-1Uo~#9`ftP4Hy$cfi6KAn*xrrtMr> zQ`j;i;YTJ!Sw-Vx`!fVH4Y8&NRpOqzfFqUwy!p8T9G@coq zz|%B#V8Ia%2|Dl;vi?gZ>}JjKUSMd&nW-HRxwkq{+E}%Q#Ytj*nmilkpQp6exYJD) zJ=oaY0^?up76*qX^y@6)T7vyKJml(O_KC?4Cmrg0u&#Jadk3|F66?WAzB4N->3zFa zb)f)`8Zs@XS0J0~DNvn^fy&iRbW_;K?#_}SA*>+tQ#t)ZAeE!bg45FCH8FQLn@7rO zD>2b+4eJTz1=g=N)+q7p!;gULZS;>E9%dW$<&u!y(>}Z&j-PaDq9f({qUT7YoTJE>Ne$Mo_ ztH6-zTlVA(ao#WtZ9CxACzkhE>%aQw_mGu&-N?;|KiDYB_2>0_SAG&pI3cdmZV+Xa z+Wz?RJ(W+5e$Qv5bq&*g=E$?Z2RED|%+_P2Q6u@9g)n-r$bzh^gvvSi!70|&BEkn? z2F=RKx$goX-myjK9Sa|L`Cz*i&Z35}*3jtMmrx2ZxRH*JX7FBD=_T0Gw_u zg8^&ETOwU)E@CYKW+p72n^CY?QHl`xC?<{$Itpxg$#H787~5fG+>$v%r5rMY#)PQb zQ40;2AKGHCXphIC_-bBoeqqU0Ft$_?EHWVy#~>0^d)igp{U*M$0!5a{)hQ`e8NNM4 z$>S|Uu@V--Pk{(quoWyt*`V+CTo(c%LNM*eS-t{Dqf&PazYbK#rE!M4=dOD{=ht<+ z*Z-=gi?ynG&#~lI$90m7<&-_sK~`?RnP3djHnMXy;E|S(d28^5Y&|vFepxh6-Pc|qm%j?7>@<|uaY(C=* zaA@_L-fR`?MQ{=f8T8Ng%M!N0U=km33HG)S#u?niB{VvcxDcy;^5GVib*oDqp6H8& z?O%?9v9l)duC#4 zXW~qI3K=(+1vmCY@bv%M1{3a>Rvu1~;vAj@?~dDurIi0gsuW0V>k*ulSvT;eFKxvXsIA%Hls7Py4p zNMU2?MXX{YfMfO}n8?_}vGT*(Y4H*0c#hgdw)JqW)XkF9+6~BfwjP0fq<_`tG6)rg z#R^4-3uUCv+(=jkq2jEtjR|D?^)J0nvsvN4+xSeMjqE%Yg&~{v>xQW=!gERbc$GQ_3@7lWZ%T0v5uf6k%^rhH4Zdk%(`;Q4jH1*=jWYrr zi17Z9<@g}19V@G%d|||)t@*|{cu_!mc@M^2+}$ns2OzE#NMp2g)3$EdJeSlKvMj}< zQ6nhL>TuIo>x1)mPKVP2!s)#=iq8u-X+O%|G!eeA1AOuP%da)+=HI)t{-uxpA1o?D zFRE^1#~Xjgg*=s8dU&DR$zr}@AMS+f1 zxqGf#O(VK#7jw-V@F$P&69$Q$(UUj1;AA&nMhdlLL2)-!{cg3M0E#FYxsKM?XZ&?E6+bgU=6yxcMWhhO`6RTbC^d zYYJ@p#xL~iSZQ6TzuU)!AO@}+o6H?rZ(Seq4X9i?=AJb+J?4BkS1;wA^{rm>(xa0{ zOC=OaMboWxymBM7hf+>SDqM?kLKOU93eE$|P_fImr|VnkcL^n@gJWsxCBPvE3jJ1E zNR9+<9c=q4!E9%vW3yku+1 zmCaOst|!WvLI_?}Z&h!3sVDx@O*PyA2fZv|;J3(8b4VbKxHD_tGG@wcz`2G!hyqc*;eF=g>OscX+fVTr{x|GPiP!FU%K)=!n zFH1Y$V|1z%t4i*ZkL0sT^(P)$@D(Li)Cf7x%5;XxHm!nV-Wr8>teRjdWAIp`r1d1A zoZy?gP6%STf0-b@Qa{;B7SEMHp6xT1^^G#zdiW_y+4!=)%h5Tn3ug7HL{$+N!B8?(C7m=D!cADAT z{c8NcGW#$?zci(`0NIwCMPZ#8XBa2oAcNDnr?kFju4ghUH-E@nRo6ABBw1EGbRpOE zSb5(M(*`&4e`Y_Kjb@XSS6i?P%La&}OR1kl45;C6_>W30 zs1~@Z=2>=F-g{WzQ2RX9U}+|Wk$LExr)(&m1Ip%sk3cr#gN6-I%~XNLibm}P!fn> z?flo*th9Z7`Evt|LTS8hKG;$^Q|S4(d_}PiC4^>+vZ+n>OQqKeg((VAcY4vhpyfIj z1twHhFK&1L(L0%7PU;xwyu`+DmwC*-V9S8-$eSQ?-1@*?Xz+hLL6?i}1>-`p!il7` zwf<=Sws8}5l?4^ER;K0Q{YqXC~Z5Q}q?ikimR24wIVQy(H6Z!$EXK=ltb!)*1+ z*)jQ^Krr9`bRl9d-t)B5kkab;8&2rqGs9v0iPJk9_@T##IiY)@{ z!DEK0LT6QGBh09s8g1yBf^Mq74a9Rp?SmbUfizk!rR4+MITn6!{%(^uJz&ptZ_Ux? zw>D`}gJ_uV7miUn1DzDoXm+muJK&P{L||MP=O9bkwsoY7FxhE|28sh&uyd53{Z_1G zbM9kqSOCb#hZY;6dD6ou`Jp~_w5yLobEO|B zsTP%^@$E(n)?1|cgS#(mZZHI(O4TFUV=|^;G&%0@_`p)O9q)*BUmKyYzw-^~9 zN)0STl)H^O4(lT{vM%I%CfX*KX#8Yz*Xoqy`7OBzWH8|SN8arPT|B| zI7ltsO754%wi)6#7Ymj39K_{84c~09LuCaf)_DSn*O19>CVT@y$PBx?<|rGh`2}p$mzP7T2zm7)2T-oX(R4!+ z0Md#@j-FI~sSbMH7aIGFC4fUR*5~`wpJ*pl1PXHnfZr>{y+rNaxm=#O8e&Y?$T?!MZ&ha~!!6**;9A`+|5LkO z;J4DZPqcpfM2)}`RsD<(LeHbY6IBFH^wRc;X1|VXC9*Za2{2&Ektu7ta!)|xXWZAK zl0QK>Lk_~Y%Tu^j^$swalLqBN+S%FfVgKX}i7Fu1d3C?rYn=iXGp#OI$BYXQ+1~zO zKs~YzRH3#Eo z?>~Sq^A#PEG#RR&6`_7BH3MDDCvsw5;5dSy6Y~{)cQbm+a$>&OTW?9VfyFu62a#y6VdWtB>!w7X@9bn&h|F{om-L!W?Omi%M!+V?6dt9#$s4q3afw! zdd^`DARb8Sj^PO6b^&%&F%B5ct^fE}fj>8xOHs z%%g^dIS*Z(e8pVG?;{29 zXOBuY6~Rp|z6$dEZ48cs{742Jq0uj;Ji{c@pWVqr<57CbqEWp z)>vsG_(*K_d%r(h3H(pa#?$7%bH~pWu=Oijf4dBfv!I9?z>PV=g|z-e0i(ua3n2d1 zFct$$*igDPKN<}B)W{05C~;3bnU`H0>JvHN`85QltimMR-udfo#C*EL?0)sP`3SE& z0hb=S`A6NnsQb+f737~&k!c8U1JPT#xY;q|y*PR)6Er|ttGGX&X#0b-e@2TBe%srX zGTZ3cudL%>vc~Fd%$F8@SeeN!G#&OTjP>Pbk}4gXXD@s3DKj!Vnc`Cl1TYqyv;zfv zBO-?rjBG00ur|H5bGUjP|ABrZG5YQ2eKq<51>^C?ncvpU{;402NR~rn>f7S?_}Jma zn+4rU_LYhgkKR4S))f=DMeS>zV6Gm&=OXyAIF@RIKMOV8Usr6AvOOfFY;@|j?aK(i zNI?_qvWfHa?KmBB4*}}{pzqI1PN!G0e_)CxJqFyn`fXUpatIhIb>ydF`jRmxQe~ud z^Wrnoz@-;`SC+4af>UDqz`5X^zQNcXv(RShv8vRp$wb5(MoDg0Dw zT$w-kxdC#oo9;1Ai2Di8#KzT>8#ziwrws<_mr91tw`RIjin}5Nsm<0x%3T99l8D=Q z3x^VyqRt>k@0=-c&NbQY?1K0c)4)v6&-kshJns|um^UXfnD035D&xz%hl?0**NlY~A zS=MrMu5mW8WpBkg5%^(U?rp~d--fltbyL?5dX|Gm#k=!|W5^l++=+>6#vQ_>Ut|v7 z3PmT4Niw_Y>1q7_QHp&N13EHiX)dUws1TXm;|0fNXxUjv!%s!{bo|`HDcToD-0U^; z8@qXKvBapOAD|5DM6B}z>``V|Y7I;VtJ6o8HZDBIhL>ENizrx5jyj5|ZWY2*4m7A3{Lj4oYaW>!cnLi?0UgE&}}kwh3)YG@JAX;*Y@LwzI%BKqi*C_ zD0P?NbA+`p?OdU9FGo$slFrnB-3H~~3l}scD?$^R&)iChz<4TmNFhSq#Od>n>%!CX zjwKFsKRokYnh2{-t>n$?=+al75YVo*Pt z4=rINU{o!X7JgNf#ByTqJ?3nBOlt#Y1|)#mnPvdGjpEc7Rf=lczejx&+^ZBMN2CY%YZz-@4oGQ;GjPap&ksL!NjNoY8rtAI+?L zS%S$vOom|fn zIu8Ufx(@(1Ho?K|;;gh-qu|PsUyNaR+Ma%+Q*@1Z(Gjoc5r57iHi+cxwY1<(^dO|U%c^I$ilPJkq^;EsdZ8cS9;7_!yOBkPeGle#aN zBdX&fb1)wAcVHXO*>gZNo-GboDc;s5F1ab3T!LB;JQ$2pzqlX^d)^bEbDR0m#S(}T zQ1QyCkUsYa=VjkwDjqQ?hsu<;k`zxkyWdX8ytO3th*LzS>KSpx=mM2N;raGwG(8LP zD`p6dWc{`sIYS^y9F#@`T0^ruSRpLHXs_?j9o2>znntLA=u9K~^6AX$ZxD*GIO<2C zU#i57t}2MI(%a5zmK(|Q6SOvn-~W0{E!nzRC{fmMG|4g?S7Oajm9pAJ+fb+uzCqt~ zLj~+yaI1+%kY8lYnAQzfRBD^A>Dw$84^HG+-3=ur&{3`AD}aa2(w8<|a&A}21RD5W zL#I2IvP+|^KTyL69?r0`Tx|H#rY?EPqvaXKWyYb$W9V{{g_UlrDohB2mlf?}8^{lp zdxXok#fCs1F7$Vta0t4G4sOIVB~;7|DmZyxhY zlpVqkGqVDdyEQ%UO?p^}6nYm-94fu}Msv(B+&DPxH62yPqa7%7n~?0plUyj;Fx?z^ z>5|Ar+xu0|?}EcAzu)-rL88*GH>(x!cHs47Cz2zov0gM9C4rR(y*0XRdJ-e zc+L94KxN~7a`RzAiySEX0ELB%pUN`rtwrycM`>>r2XLf)vJT3id^`qL!TKJwh(>L= z-I@N&xx=)EBbI~(|J}L~JWv0T2k|cTrhh%A9te8i^nGY}ahhF^(b-b0J$Z1-iqGn|p8E)_h|YP@M2)C%BAnWoeAaftll7jDV9S6sB|$EJ}VZ z;-`f2CYEtGi1%NCFi{Lhb-o-R<-n9JowObi9jCV@T-q@>9ec|9d)9$WmhC1oQ(Ilv zyaH?a;AjK6?&(?Y`{7@$*@@4(H^n9>Ym#?Xwm-P&y;)Fn{3-8>+?mT|$h6sd&aU*yWm=;KqE|=X zSn(Y=K3)a~7UBqYsHK$nk#`M{d^gXGvh{n_zB45Cw3W}w9_}Nnp#46V#gx6)Atr>J z%SH|j?YpuH{qf)AxD9M^`X#dh6h-%~2k^D~#tK7qnfR}ui3$fj6L4|;n}Jk~+YLCd zUZ+01hmOsv-p@o*Vt6J4%>3L1O*k9 zYLD?f)j!e*&ihOKh)=zK&Z;3ER|KM9HkSv$nwdzPgT$1hPx#MilTow9W0g=(~t)G{eC2PE7#vRYZ0Q z+{YCcCnVKC|*?xCzP+uGQX>ItAJF_TN6SY~|Fy z@^=2CzA0z!Us#SI+dQrW`O6^x|IZ-r5dj09(Z28%)*~)td?Ao?ZoB7JkrSl@+uRD+ zo~N*5${x9`!v!9KE!nLl;8=wU%GX0+r$SB9S6~3QyjBlRQ~-l1p$|7RX#-AF7#e3Mfc-Wm5!<~;)@-&P{L98DsCR!Y{5Rj8s9?qcJ05YL z|M_)eZSE$xw#5b`7ZE=|yrPQ&lN&t^@{YIys;C#ng%KgwIxt*EGlBva8 z#gCc}6i2SV%pnio;78hhO>ez>ptTYCJ5s=gpx+Qtjkm}Ye{NHX$hcUlCwVPJ|HbPu zTR&w*WAYc)7a4O7n|NRgr!Fk`B+!q4xRB^K}CuHwsL<#y+;G z52lbSO1r~$o+7!VWZYGMgQEUtd*|49Hz=&y>ZG2SSH;5z0}nR!Yx)PZJ7@OT3gH#y zC0Z|}-=4AXHP^4_&6wiN_?Z618)1_#Q@Y>OT<0@b7Psxl<#H)94{_4~uP*{?#vY19KH5`|sX*g1Xvu0MqlKB%{^Oq)oUIa6PC#1+us? z;CjG)^LfjM;_!3Sco4eZV??#>BK_7-mp&#gLazK;ls34%;55H<)`bYOO5YAGBEvBj zLzPTt#z+)_y|eFDZZXTik@vDKYZVIaO#Z1Cn(t{%^q$hO;Q1F=A|F?DKAObxg8G39 z-(in|M=ZqCvm9U6okuh1^`5OcjaonjMq5wuWZdVi<^<`aI4$^*h#L*`^pp+Bi@`^U zrBF+dZJ04S;%T$_Dp%N-TL5c-R#bsoj`~+_Bv<*2V}847&6oiYUer|x>lUzisO$gq zfy}k-17#1TL=r=D5yHdVj*6WA)0P-A-Gur48CX2b?pQnwsSULX{n7G1gZyqS+y)*& z>ZRt+P7y5#!V%JS^fW9L%kP^9NhMKjS$T^*VaVYX2|}tr)E<=WO&7Vvd-32jbV)zH z7Ikm}ct5Dgg$o@5FN81!^>wSE>gAgA0C9YEWZGIU(n){yW=$}5UnDZ-Q`g&kyy>mf zy(I(=w6&wKO_GW^08TB7>Q99nd#`=}y*lzTI=?rsI(;!xsJl_yrJGqCf{V}vogYQ{ zk7k{h#9f|o^8u-k&5h?t*TH$$KXTYlzU;F5NZQ^HTAwX-d%^$BA+Wd5p!w`i*~S0+ zOZ*4t$Z-+?qJJ7c|LDxXCZGh~-KKotu3@DPPSjS;yI0u5F6Y?R1B)u*KeRC9J7;10 zmVn|ayR4Ws%M*hoR>P>r88S8HtjV!%50G@k1i)qv`G&zc$7im_FRUThH$OT)VF+>L z5kHQVBrTF9N-W1PSHM)N4cn-LAR$O$0Dk@llW^?}DrQ$dqk^_K1Gz|&oJSA#Q$xE1 z%@C~Hp^*k?oi5%{KpZi;X1k0uhW+J+uZ;e}&`H;FhxBYik^`>SC$F7fF=quXl-3*S zTx_TtRjtQ@@E#-in-Kp0)+N^FXwsvK7f|~Jg&Y8Tcdq;;I;Yn|VSLlwz!Xc~j@XV* z;{?%QQXXWl61NqP6U{YsHO&ms>?1WV{lYTW_mo?zblx|$&-l}-fg7Q}jk!wwM63X7 zFCrCjNHZTU&6;EP+(HO+9P$NOH@UxcX|}UNoZeGL8%jGecbHKWjZ}?3lEs(UcDwvN zPiL6p8suGx@D+D)B&Y8&DO+l>tS`D3Qn@)?0v80MjZ)mM4dbj*Pd8fyXfB;Qe>kX2 z!7krA$;vhpe~O@>r#)Yvvv8)_VfXIrACZ080;-+VCr9;ds}P6v(QeX5J?R_o5-8(U ziGro=lYKnc9?GY#Mmx z!T+e9l%D&ObCkcUKw>vH>}ZO#vi$+zbgw;7n>1VkxU0vfQp(>ry%b%ssj}S@Q&2XU zbwS~B%)^Ht=Kts1a!!Do`u*JwUip0>j=1+b>>&CFktP!LuOQ98b+dj#k>PyHGJEO2 z3~%~h9im87^(IDy&AHPO@-`$hC-|qcra^~Abt4z`3;`;Zq zF4iA?^hVG8rtim$41czB)NX;SAJ6Dr-CI!hW9_Pp)Eol?+TM!T8_*eLSd=*;WCT_xtWJGrbuIQs;J5F-6 z;?I#7>FE*9Uj77*48ydpVj9zRdl7R8J+}gHod{k}<;m2I!|K+d#(~~@#`RC-zjHk& z@a%eR&Q)OF_1oOy>xBe!AoY*tj+HsiDrT1094eHuk{8t4UtLgc(l6+ek?F0dnV<49 zYa!3VmGwE>Bzv!|=}>pr9UUb)s+ZJ*j{Rj)X4#_3{T zA=2({);@DZ)isU@l5fpSC#8N(c!h%HyUvltvwXT-9>*`DSa!TqO(2ZLQ^I;G7G2?D zXh+^*@WQooWlJ!6JTeawU5{Dof964^!03gM(N<|n=?8pMbu52(9K=><;IW+DYCVJm z2}^t$2Nk(!pcXs7PfHp@ee-H#ZDC%3h4=@mfjV-1}n=A275kEYB)CxS7O@1s}muZ@fA+GjyS4GScj~YnPS&H7*7AV}Ag|{{SieXJO3AKZpfE+JAaB z5ZU^>-THA&zKi!w&Y~kl@YGmuluieuFsExhMk0+w|M+4179ADKQ7=c=Eygy+MELwN zWARHj?i>vz~~=Nzki8; zpAaBie}~?`%G#~}J>(tnKjqA1{@Ymmk2djta)p0?rHVbD`IFND=K5Fo=s$rqvHxEF zngYo7-{mI%y$k#w#4HT4KRp$HrStpj*Rc+1Bu+m-lIZvzsa<5iXx~a%?GTUnemn&5 zGdZDSjnNTm)KuGUtdvTd?4se`QTM$nib5iw?l8hZ6|)-N_B(Zqs}c$EGW(Nl$Aa_y z3{R{$Z$iET1^;G@`27z44=(T@(JhV|fBMZn`xP}xP#uj>TR0Y_74er*e`x4p`1-Nw z2vyd((v>f}gjCn@sJ$!%SpuJIr0a?{>j@Kl)N;VZPUaM-pp>xYjT!y}*)@@+?nuNz zsMrzw<0b9MFq6sJe>Wx-0o%H-D7*jW75?Ai4F6p!plEN-;!iRLjG}bLu{NPf){&_$ z1Q2 zhxo&Hq}Z79?ojX`z~^e8?XFS8-e@HWkB3onxN2I0@Q=r6+1 zmkgD)Ky!+|`sajbx<-DuSkC8Kz$)zt=B(!V1kmX4IhMZ7TDKhVIZmDZ;sAuWY6!X5N zU$|GepC)Jvxi#943PLFd8O!!8_rCqIOA5V0afFGtIWGtxl8r=J@DlXyg{c^xM%7?( z$$R}ce6`_vBJbq;7VcE?TZU1MbSX=V>WARJW`m~9lN~&S8OSEa!8|7B2uDQH>`2)g zqXUy|;h}6p-ZO|`huCuHjC>l$gbhO*^a_-l(bNRcj+bPF>GF4tB;V`vu%Q(!?7~#< zgSqW>XVyKcL7{C_kP-Ump~tB0bfe z({!}@o8nJXyQBN*P7!_8stBj&8t{s-G|#*J-ZsIWuKc#*aa9T(G5e_W$wo!8=fwf=2wE`kC!@4=j zrsPe{;EAs-=XaRULLdYc?o4DCJ6esg7!!%uovM$E?f${3iR&;Qr#3$D# zmh&TYBRLP-0~ZAa+WkDqxtGRNR9p)to`~5mpX%K_E>6*(B4dxeR77?tWUGkxBtPt? zYT%%6vnX3aeq4XAVCv2+604^0_%JOG~+ty5eXfvR~QFS|8{$tj#0+YC`(WYY^l#jKZ#7E9m4$@U);s{|YB|!Tv9THYW6h0T&*DV9dHd19 zkg^u1yr{l*ytPC&!5Q_n&^)GIUKTlM$B)#@!-+Mixmi3b+3H zI(u6|%MfESLX<{OEFK%9LcS-`KcUNe-RM0zkwImtnjXvg?_why17`O7NqDE_;8*ms zb7>f%%@8W~0LPjc4o_`)2evmiKa!fBG^YcS&X!r12@YXD$B;f4`|z3u3&K9Tb-5|S za)hYjv(Ogx4GT}hDA_lUt#Z5;QAc0RV}6|1#!;*IGDIBmvXl)y(7lH$JSu&M4i-yj zav$9%@Q)Sv5}Ql*S!qe1b}T1_o-grG^-t;QdMu*c%?`7xyRc}-$Yj)i{MB=5;mMGg z!WF;b908(BUSDu<}B3U=fPkFvc?e3R^L5;zgj=E# z!|?GNUv|w5@x%q0cZ$(@C>wxs2p9tL;Bs9}M<>me&8oR~6%0W`4%DhizV0W_I|X%UQhQS!QbQ zYu&q#B~Ns}w*PqDN<$KiH*QqSO_vOeyuQcVETIW;0&fa{ZKJxAxu$FaO)Rm;q5H=m z7n$DOjsmu7hu1slJ3Xya2m_P$AX+4p_yy?n*rF5RefG4gK{q^6{Tn$w}QNlI{ zQqEXbEDHq=@SaC$O@8PQW#PNA;vC!RSyu0bsQ^NhJS4$EyNECO>13YIoe0@T>a%r@ z9=D_vjiCb9#V+dwY!c6iKABIGhW|isqzFl&-%h#~o}kTva=^Cy*o;TnW52wsg;m#D zQqyWm{ElenJQCk?`?N@o1Q74KVUgN zr72mp^A~A>YbmF9ej^wn1qx_L@$S=SHi4AIlNDw~$!S5k7wzK}v0ByL}h zkta%G3YBM}6;hFEs5@CkP|$!WX*S(cTNM*X+gqdAo>J^MV;vNYm$Tv2w$g{P179t(g)uGhrzeg+eY_G-GW}(F;1}vU;tYNH8t} zbZUEKEPht@q@MyNbCOn!%9h8a+cLT0F$9b!EbZ3Z$qehshpl6;M^*2RuObu}@MI%37T&#)k#?{8l?TTPcBs-HDkOfVN^|I2mMNQ@ zG0zHOn_Z@ZoeZp0V@f(R6gHJo5k_vECkl#6knuRUb0k7I@)Ak827~Q2KGjtM1b5;XJDPnc_mvCGU~`I@L>qX^xcKx-M_c zkJ}pz!;`RYIA*A7UnBWOZZS{o9GDSd4z7Jy${Cgc(>>X3LKAk-!*3=&p6GAp0H1z_ zS`V(;4+OGC@*N|@mHfo(8?8f!SEjVjbZQey4M97qA_9UL8IA}7)ZE`(Hr}HN-lLnA z8g65nYknr<*F#bzooa{^nuV?wt&QWF1GbmORTf*Hj0dlTNbknx z#%#Ufdy64n#$=Dv^r4gu3pHUD4A{vfarDX}@oWPGeUgA*X_5P~>&1t6Pg>bWDsV5| zonA#|Z%;1wz5BHYe&WMSIP%uOfrO5(rwg+&4zdz&Y!2ddD;G5af@w=-c6Ybe-T*i- z{)iyDe13i2k=;c9V5~QcKQLsJb;)x7gGw!3#?+BMbc&XIe5#wt(MoP#)&85^o?bRY z(Xvk3HHC}%!*4%gS#}+u4XxxC);oZ6{@#r{%y2>oZW?NJ$SoH^fRMxw#&Xk{*&9pq z6B3J1oK%h4gFxq>pIim;{-CoN;WsF# z*G`=dQ41R8SW~egJCi}Wv}h^Cyg-(4fF^ZP;SFstH^SUiiP5&Y$7;I7%`r&?BS6#v+S zsx^M-THR4MpVjC-_t*cp z{j&Tj)W3W4iCC7*32H=A;jt;+%Wlup!)dY!4)Vub#qJDT3zrgfQ@PYpPU#Eoc>8BT z)X$=S>W=T#VXL#ITw7SSH0+TG1jDKowJ0s?-qOx0h&t{xgO*X-?Sd@YLr>j`mnYHR zG1H1c$uS-?JI`-+H%f`cCcB^#LJUQ^<_|#w7xSG1f|HZO0oU>#3rB`M&aFn~-Ku}M ztgYXZTIn?7n`c#pdo{Z(akcER?-9nU7ry!-+(#KMb1&v*2E+z%uZXp?FK7FuhJR(W z)U1=+RQ=53RQivdM<*$kla+hL<14K4^6%O|VY#^>$Ex^M&FL3g>@(jFTHUy}k?U3) zaJJL?^K4m>_vR<)fxw^pio5kDom09zOI(6Q)u*po7TR=C1IHE3mOp15?F#Dhq9S%D zROxS=LQnm{p)dIZFz5(OcDiMbF^UqsX$U?Rz;1|mEj1!A+418^Ol)vNe;~1?Uoyop zS0;j6lPe?%wev2ooZUW)JbUdv3-?!@F1{!FXPkkRG=bf67kfog?pMi#sp<`S%Q;Au zM~u((kdQJCxB@`w0H^fesrO^~3B zGS9{$kS2o%3$iRe_N|kRB$vbdB0wh?49}ay(3?<1K>^C7j3Udv(v7pfgP|Q;^K*Wf#!Yvtybf}+JDmMNK0~NC= zE$cyt#TcC(C~6-q3^rotYDGU52yMAgv`)5Rk4wY+DcE%ONx(lpqSh`(Un zTUp(uek}osjH9dyvO|#w<6t`SA=>d=2MhJkjdio{oqZiWo!Lt!9AbrnuIe^^96H{0 z1S-ogrV%LluC^t)YN(#)1NLh5%kH_THk5^nxkPbG6rJt4~Iqp_+n8O z6B3KqyQ#)%YA4M3Ca?BW4-qE7kOJ52~@Z(0?%&6@M>Je;-v3x?vgra@|dd3Ki<*3j}ZU_<9CuSc*9vIuAd(CTy9Vtet@E7bZ z{dY;husw6WVR3~es#TT1#A|(XK&dN~r!$GFBvJ!Ie2P8LB-`e@lFs#PeCu1@i7&gJ z$$!~(H{;8$ms?+URoc@%+K0e)`FL~w2x)c4n06Z*H7+)G(6=d(S`7U`&Q?rOQ_(_w z(AP9mVPf#Oyi4BmrIwF*&t{WjFX=~9DtdgA?YWl>%2EcD-iQVsE0SrD*Qxkxe@zIw zB8?$R55DnY(12{8ts`(ym29D2;UXnqWB0~bEc<*)-L+5WTl!zu9klI{_-}R^g-0*uy*3(x6)45qe#p;rSAIN%@Rl9TD7Q0+4}q2b)iczpQD#EC&dVU5LB2^l(<%!Hcs69 zSdUDaSKKq|omeZ)#R8K{M>Mq4ahC zZPUVEEGyCGaL5vD=iAsm{rSam-lGn!v3#a=J3Z6oYTQ0qTJfLRR_IdkdVun?baHqlqS0{MT@+u2oJ2 zgSv`Y?oMx6NqV=$b>j3zSwm?zHq~D|e{A$Uq0&>aKT-W~KfNjO#sTbvlJ)cQ(X;@t z6a=+Q23P(LD9WJ{B;F-(;Pj!LBaqs5p~W$d2oXoeKP_WJKx4GKkYyXgw0L1nk`mT% zhrXZ5K{|+U&!?)jY2kfCza5YuKDAKlNV;2 z8GM|A#x4Z=IF<XR1Pt4nmf7wOcw79+T3byJ{$8EfP z*UtcTmZp=6MtuGSu@y1T5uP#ngJ|=l%;Pe-s~nx?+vIXAM&$XYA{TVn3#opICv}J! z$1)cImEa-;{Tmt8<&ic<&$uywpO#Ks5R8;dhHHp1wc$d#J(DK=!>XVUd*A|&m?cQHvwC>c4$4i+hg}=l!V)> zh;t0mTF@daeyiws^f`LSdMd}>lP!yOc<0tI{F-3|`ttX`LgzSgv6XV;3nOo)pgtAv z^`#o?dhyRHSVdoU!Ruq|1s$B*cmF=(0$*S7`@C2O2P_%0HLUco}ER0=FcQc1Js%dYXf& zhyw9flk}~n7jF3;ddeC#ZQ9>uvy`_uWAboWopt}+!bum67c0WPM-DHA`i1##^0gB! zE}rsxV4QdBj&==I0g8FF6T-FN-x_O@0FR-+qT{zit*6IC6 zNLgEP!*X{M~XU{fe;4CxV;CA{XAlRrDY@2~M>!VP}FP03UOIQ~=-x`h~ z+pDitwb9}}Shc|9W=2>(c3r;VI`e7(563*@eAiwdw=L;9tCZ`1GAlr~v9&&T@$kzZ zhRix|Wg~=PL=x3~=NK{8nK~~(yETj|(80amX3NdsmM{sR&2LR@6?R8_-V^LMR7Wq9 zptOeYYWb+cE%Gl=+mY?-bOVJc7#GH6Z*Rd4VV?Cz0Aix{7#s9>EJw1{CO2kpn%|_< zpKm{4B%5<~@We{LNIvamUQkIyAI8BB7rXtOYP(`pUbZT_q}wvKabq;7yx66|@ARAL zG(`5>qM>B;a{hDq{J@^TPTlLK-wY*{SC${u&ovnE8>T2z7d;bsL$MK}rEQU@GxT+U zK?t0449oNw(shEcA41GOxWb>Wry)ujU=SNtw0|*6(slB9-AJ1)>M`fre9Da_4nr@I-B+LF>9Q0D`} zgFd!m@i^rcC;a^hr-`_(P?tBjoH!^z9cmO(Bbc*cxCl7}_Ue~iKceAo;KwFnMf|Wc zGchw(S={tr<~jQsC$wN|hBkANI&ijF<(FOlHl;)^W5P!RQ zY%pvPXTa4XFxAY$@T^>EQ{112rWe2LvR$9K+u}Lkco?cFpAb`i1!o$2@v7dyh0$33 zX3EJGTjxR@4_jx0z#C=pm(f}10c&4US$v3kE-vC>nydzSlJa)*#<5$f1hK%m6GaEp zB#-r?eQSHDp4~5ySGD|%@A#S*lwPU*)jHc>=9;5(M7C!in*5i1>f7AC_2AQIEof$U zh<+9CiLL&wJ%a4hET2nFWklG{ZTGUTkOS7TO& z;`-Atc>Kofd`jbdJ)rF@W!>rXF;yXuq^VnwTJ8MDD>8?`8`!kb<=WTNu5z)(_2W>T zgZRb5D=S^r@N&z?W|&1m^GIov-UQXW^^_g+&bPgo)t(3tT{`ZVeHC-MisT$Jr5qFw z6X5$xdz>3kde#+*&f+8+3+X)`1v0_dx|GxAe*35D(;M3%FoC>YNtG%Hwz5iRF*S;wDEh;|mCy6Nl5dGB> zW%iC#6CRGP)uWE;td>v<&o0^)%`JbB))(OVEy!h6PK~)td%WyMN>v5Qwd2O09ZQ>Y zup*FumrehF9NWD?%IqFRZM$-?ua1i?np`1A?H}L7O1v@=n=3n&OYP@6c56JGeu?lMP&-Cd`wS9n5OhG95;RCB zr5^!__frf=w10)L7weNK@^Ra*YTSyt%>Z`tearc>%ZW#Jo~mb(5REmBY_%s$=o;_K zu9YJJ(Vw!B;+dF$n}F$Y+)l!8LNfed0V>`rEFe}6#5LX^M#1(D{5LfOLiEKbz zl^S*9hXmgY<)BVn7>7cF012NERIp}q6KKpO1}bf5cKZGm57`>}tyCIn zT7()Ozljp}z58;h=*XB>A%a;qM&Ov0CbzDsj=y++tMTk|=#_W2V^ss~m3RGCE^N7( zEy+kS=63I_*^B0zw?q<-UNBWR00kLd6%rFy<|$I7ev>L!FE-MYd#Pt0PQU zIb6~X@Dfn%Sswg2$tIItAn0kY&KXv>a$66~9N8$b22<7g#iXEq7J`Vw2gsUvSs@Q- zH@5@r=5Ey-y*629nqHUlq=#HYoG|}6Rw4_6k10tk()g|>D=5s_9vX7JLjCy@4!nD_ z*zs(-=v$6@EM7{v?JxLTZ_OH3!NJ|j6AtbaQL*b?MD?QuMv!k3x-a~m=@i9u;TT(7 zX}(?<2XI(dvAp=CEq$d|ya90JhMt3e4(@1Uw0Am;w{^DhS-|nu5sX z4$z|8Q3UFGGFG@vqY62v#0Z&aB&WwntYRP>AclZgj&pp#D6#y-t3_D8Ur2O5G9-Rm zYcsub32La8dWG2BK2>k1zqr^vKIZbip`|c$W@=dM-F84Bqz>;NK5F1Jm43t3g!=P<`!~ zEs=S2`moZUqLSwus{0jz1iFoF7AW~`V3by+< z{>Y*ljQ|tqc)fs+%^|mlCt#>DQ-H4&y#|@hGsRY5JX!e{KapzNOiH*NbBk;Z_c5ap z7&D6C{o414N5uTqru65LFLCpoq!|797$RvG0*tCcg)dkh+_tneq1(^jX;TlPsz7XW zH;;Lb2a^N`a2=`md5cpu6&K}R;WBj&Za;pwcHD0^Lk&>S|NI+yLRBRy@rn<^#N=!a z7QE57d#5lKAlMaP9dJ3IP@A@Xgt~XCRr2^^%BL)EC*{Vs;_v26y$Xx|?AliS%Yd+*`j zPu|CPU&{l;R6BDfq@Ae3&8H3s{4lJnbDS-cSb}u1C*^qIXU-jziKmmO_&BIWC0dP) zILHy8uJfVe*~V;4R~RIQC@4?Xf5&XV{ucoy5!sPb_GK4x=@uQ?5E`x@laPE5VuNaCczmsyygEm2IU#LswkY531oD8HlO9jm_6;TL-P zZn-_17U$+B&l{=w~IB8UGg;iFUs$rH#luyfu zun_dIrydB-_ayM(3nY2A>oc$);9V|!@le9r`YL2?NR17F*G+Q)nX#`i4p!f=$Ts60 z9^hLm3T2vNnNe?>=UEn-LZ5dY@|o*A&$NUmJg}RG0XxwF@X`0m%dBzd_ZLdoz3+4x z#_b!sTWjr*B5eNbByn1<*7U)pBSLB=Qrf%uV>>+;16+>o=!K7d?9!Z4Q9KhPR=n?= zi{fz16=IUb!-xOkgDQ+m-&YLq#&$^N4+{_zU!xq$>?$ zs;}ui^`1Cl>ce>xe^^|H8b|UULrge^tSTz}Ad-aS4Gu%K*e7|z+eZ>Tnf=Y{A9&q3 zB!3v9w4DwnInL@TTNYO4ueTzUun=21#Tf^8Hsk z+)YX7fjqyml@reDV4xp(e6XUi7WMQv z`Epq-c|3jZ+rvc=L3`>ON1^i;Da~b`#vc;&tN5%_c3HYczcb;9#Poj`9Eq ziSeVZccX+bUB=bRGN(Z~;0f@j0#0=oc`q5-Rj+quB_%tt`8sDYYlfk=Y$#+#qJ14( z>hbvy_c0BwqD^JF@!ebcB`TK5?IYeq;kK!WH{hk-r{YnAHI90cT*Rh?Z-#Xtv=zjAI(ARpXgi& zJVUW9iCLI3ZPyLAhuTX?yI~GpZMrT#RmOHxRjh{|Sb-XyXsjueGR7z1pMxQL{u_pS zC$zA;=YfZ&%i89AywP!I4#0HB;zhZ*meMMozqH5={`UEf!=PyIH^R19s* z3orQr-!MnDg-9ifCpiGZkuRupsFLMk^4_JXsq7R?E!N{D(sEIcQ?JCXU3rDHC)3V6u}Mm2o9?w=KBweSs80+;UsP1- zow;e3>Ret|(2lPQUb5X_XUid9(g{`87pM>JkajA*dD01q~zVfTIb3G z?<}u$5R&l8RZ`y9O-z!}w>_UUS(%X$;ygi?#t*ghsc4=I$KijSE5yBzxfc1qP8K3X zH#BIId^=iN+M7RqpFY&uT=dp`%u=?dn1f*HP}A2y5a`%>lP%6k{SU>oRG@ifUgQ>U zVAqC3eCL4bHK9KJNrZGGZ)_?AR@ccbu9*A09lL%{XeQv~$1xPJp8IFFk5jKedeWnk zgg#nn@BO4Sdl$t_Jv%+5Twc@%Xhlx8wp*F$q=PQTI z`xZ*sx+6?o6B%_2L5mk%n(c*R`@(g53Y)Lo`$UK(QO#Lc+TIfH1?=?v>eL);xXn+# z8!OEsG0_a4u5e2@SwFKu-f1|b5Y>w~psCPt!mk6$kSTi%51|_5XOC?fiU6>k81l+l zji>_ofdQ+H_%k;!81DU>d)SO4m&XT^7+~>Kwf<$7to=x*Ro4EEiA$P_lUSJ60YODg z;VndMw)Ehm^3gIm8~e{IEo02hEX8q2yrSy@8gn=ri0+jG_3Wjt>bDZsYCp(y{do3; z2|y+K(?8W5EpK`*qgYNEe;!qnYa#7^RrgJFulL97BWU>k5eyP?*TsE^qqKhTJz!Bc zR)+SWQRGkrJ?0vzPHl}38AQeG^S$ZkA|Im)qe|4UETvl1;x_psWNFf}{0FHNHHQ$f<>aEI`iam;@TkeEm~tNRPQkt$mjk-pIXge8^3pvi=S0}M*{k} zEF4F=zNVgSzd13nHgxa1sK{5(x6XdZLrS--=}=l+IN*xyXF<$ISLMLu&QSqW@{?zt zrMN*=o|CDJS`m8fnyE||m(zcrWbMdNXlk^0IcPo}<(G|GW%ZT<4q zJ~Su4n^Ru?Ed8@q|;<5r-%tO_KPh_0~)_+L{>vKT+epMRv`A)IsmQk&XF$^+|+Y z9!>7A`1Edim75Ho$N>|5T`R$0zp?mwTQEj=qL;DPFRn8(3|rqttFV1KSVyKQg&!NC z=%bS&zUnoo5KSz*@R#MNvrVHMxe9bBB6a-{eQ)e9tQ-X6 zO{|>RkGbBx53Z4j>76R7?|5Qc@xhqH?T~jdP#tP3 zfpuOJF`dJVCN|SaF9QiBk^(M6V>v!3i0!fLtG7+|IAki|a_O6wdd1EkzHCeOtZ7nS zk;{8J7(A)8%qmB>jPy8A?3^0ovn2&$UPov#Fbnh1nigt;XxI)k*^dsgWW$-a?obKS z^33>QqJ>a{`w%9SsiI`TGVt^AV^*wGRLo*e?BlRob3b^$(i}CA_!9vR@K611khA_8 zn@ptKXkwL{>!wsIrrbVV`o{iYnQ@kJ_I+pkhsD0;+g{#%nf~5haYb+n(JLlaxj#n1 z>>G<0KYGFMGU#dh)9X?pUNP2-qEE)#Q)DfsM=rcnWFj1D=#zJ08ke(5m#@;TPAw@8OSuDeUr$a#dP7QtV)GZCU^QaB>0 zg_S|u(Wr5hXhZt|95Ucwuxz2Hyn~F;UVj92D*>S1<1F14CUDZ_cW7TEB)0f4dvKvf z_o^{n(o7ZMxydc^-1pg^z&N8~&TdfE1Jg8M923x~14=E0D%X}eb;Q*!1HYDu4+zXTU{K_d23TgEu>5`^#6l!Q#lZAQ9B zBYm@~ke5TdO=#c!6{LgvuVS-i*S_>O1|aDVJ$5uyLkIviS_AuxN|J?RerrFB4SsTi*{ z+U{r_B>S;vX`1)oEGw7~YDaV7jp-_2OaXu1Z3v)#QaS+b(gmv6-(y#WK1%?=0@MY7 zdlBHBBr$ek&-YkX4yG6T!S6lcpXZEw{@Q)IYya)@DN4#eoTv>;Izy2U@i@#IBl?}1 zwYRagoX-#cTtjVptNDH;HHt4)%1B?YNG204B3d^5yhOoDFIB=X`7_e1L}AdnyVL9t zPEX5bt?^TJ^J4n+EQNP!goC6ZqKotyLMai3J8}=&KoIjRYrO)UZ_Il(erke9Sd9z= zD!Qtkvd5UKzBwYxE|?e9zp#%KL#MLm+$rg@Ke1YAgw=Y6u^Zw5`V*Cq2)N9Q&Kdjc zwhkFa=xRKpt{Zsj6JZh_zF|>?mDL%Q9LaID4MU~w9Nxak>(}cKqx^iT=g`KsU{qBZ zQQ#4AJNm1i_D@FZlqW|)`t1XKXiYKKARPN?Q_62pRaK+B=<38plWyHUUn><8JUZ4x zVo+(UXQT>oX9Z}I#t08aE1o_m&-}E19LGOel^Vn9uJ1?n(EbM&D!m-^DcJuliKduO>)^9Ab%;48V(fann zi_nqgu{yu|mOX=$bK7>m25r}?+m|n*RjaN?NiI7r*Xznk>OXi6QHt)mQf`qVRddwm zn3YjiU7@P8*0ZZ)bVGxkhlh08pm$%~d3X!@$w~dkIcj%_>pKsh6N4Mm>TS(&8GA&3 z)!6xf=ua0GLf7Y1-29cUqkd ziNMeYa|6qUP<}}562rJ;`qjQkzon|{l~uUb`=^@j&y7xs|J;ib#&>*$4Zq?K%ypH2 z@-`2w$n3F0vL()@Sv#D?nLi6xv~k8Qjny`ubViW05UonzUooem)G7oeKoPMj0W+?v`mX3E+a0Qzy(vxi@F&<(N)4FH!v(sxay)^ znZo!lWqmgb3i5AeVDv#$4P+Z&c0#Lw5>ND98fjp8uB|K_6kfOG*VDT1rzN(xlkre0!x(|8st(oN^BkIyO!8>YYD} zZZ5kbRkC+kM|7w#0=W~vX=Y3mM;X2ozJbi>AA%8XN{0ap&z5JKt&(OSz!4q02h~Al zu0MIfty}GIoayNGd$-Pp8hp=i?7>bq(%c88$m^0U$sWuhHK^g<=tar-@6Z)YE7m(& zMd86&w+za*d>qt1gj$7I;Bs1ilAyFeQZ`cg+_L-jZSrfTi@ZQ?*=l3UyM;z!zfC|q zFppU|76?!lX~yhca&eC#3GpP(`7>@EQ$9Hb4ZMw_!IFg$5xV2S{gLX>i%2jKIBo^b zFiMTAK)78COMTa47&cFyYzW;(B);vq`IPp0MbED9Cx)WHp*I;50WFU+f2=@gMopa8 zNfG_rY=6JjWx`5kNC_HIai!^0Wu4P-98$4BFggEuaa?>InJn|BM{rU0eBlyk3Yt;8 z9Pz|DEj@ZXN{+J+$S@#()k4LR{;pfYEd`>LthwnOuz%<9^M&$RA?r{sQb=fi5r$wDrCA z#n|?I`owmtz`o!ju2PGy)G#*G>(IR4og7 z#De|p;r~(fo*eZz4Hpz&82EeD+u7A3^rYoZ)w@#dc-owtxskvQs-n-cEqG${JD^H{ z?X!vjUDdI?9)vXK?-Hi}629GS_?w1_up@li(J-}q)Q)`U4;+{ORkW6JlNOiAz2tGs zN;g!hsM3AkxVe^?8%5n}ew=c-SlOF^oZVNJ+8T~N zP((lYQ3~A&l~Na-s;iQM)!BPq8@EZS`-~xz#4z4fyJfBs?NeoBiVd&MtlNCn$YiGx;!`;_5CDAr4nlEKL0-S z@sul11f0(um76nyj)wxqQ$U;tiYqKHHJ~r2=K&}v&)&^5C9rHrv!svT0$iZR0X2|c z<#}@RjCbt34ba&6pJPbm{xzt4jz;OF>T7x-?kt)KrKS1A<7B?;Rt(lS-DjKTWtvCh zxj4P=3(5?`XrXEg$aa~MkcP;dKDOhFwFoX?)#H8s6(?e?yjL-> z;@HsX%s}Ckl^$n9Gl@^h$tlbD+i=$2DlFdm%r(= zOv+u6MrU?{3oHLp{dn{QnnwZyME9x^9hX*&rZ91f(aW zlp?(fh+s&{4oVOreJh9*(nO31NPs|8gwV>i6i~VpB28#SI#CQnk^m)$ksd(_2{yE{ zq7auPr0z?dbMHM>yT;jje53X^_K*F;F_58zwbr|yW^Ut~ z%X5PE*W$Q3fqmTm@90o`$;Rs)lgux+!Hb!H=+oUOe`#A*;f^|2;&`z#%f^K&)a}c5 zaOtYn^LjOKvq!Dq;Qq(oy*@V|x=?b0jHz@|^t^9&b!MoO+gftH(&_5ndTM&xr$?w= zy7wNnb;~7%-I|=!Gw*wM(>ps9jreOqEL%ck3(G;DPf(6Q5)96N5qwGp4I?NL;!X}y zWL)YU5BUK$5_+_%I_21AMsts>(VMJ zj`<<)_GYQZccd5Ja!IE;*7zek?TIz-O{H+{AyPVI|n^3##o;9t{ zyBOM3{keo0-6KWNHNioas^*~{L)}!zi4!gs(QzSlw`K<0oXAS$T-|{zo1Y47r1Hyj zo;_>QG5aLKfT&%WnQD=lJP%;$pGX;=R$0Zk(T6Pv&~?`Nrds%rc?a!c8Je0yks1zY znWi-ThU!b5jB#zKBcuE^Td|ND%;}5>7tMMDY@n5?VtMNN_B}2fT zBf)kUkha7+;%DMsp^<gl551k$&fK|A^_^W0^{$3= zn`Ue}`xEu)$YWZUa!@P^wfCd<>G6FgI^zYKc$RldB)T^!Pl*r?tMS?$x)r}>uoVp3Ou6V=wg6+*Gx-3>i5^E-PZrbK4p(AiTe`VrA4LP?V+$Lh8%$G-Bkymz6o zVduVv%nVF@Xi{E>baI`vm4T_96R+hSuQ z#L0-XRO@(HYa3P4SxNvUf(`$~rs14z7Ip3a>VQod;L}9nVcib`jN1qCFO}@2*s?iu zdZW=CzNU`8bMEW;#+o^GK;Vw^pQR}+WrC_SKuB8BQk$pOn-5~=7I5N6;Vae@&T^UA z;MaMhz{se!|J0P97T_QfXi8twS4ErTNP=u&TVQJ~GQnIXP5G`$J0#PEwxrJ`H6UdE zq00Zm;eRNIE?e0c0E)*@7U}cY@UrJJ(q$64jJ&`W?}#n~UhReSzF{U>8BXIGWuQ?+ zFMi;)Mx$goqFoN~oF&P^lZ^QNaO@<9d}-9}iV0pNzSlE{iPjAtRfA=o;$QdouG z@|D^%%$!^61{(8_MvRzKk7|3*@5qhAPkZv;{3~nGOZ_eiJ1V;5%X8=!5$|la#!cG0 z=-KE!8_4@?DKZJ$!|c1huTcsvQFE(KVh%9;X6!$HDoLtL?HDLl^LkyV`^3)d#X>-@ zgZIKe%0+``KcxS+B;XncpM(6sN#CS+1nD%1aSSJ*z(3F%<2!#{qgckkZaOFaMcgB_ z7G)U$&>KN-h$02I0nip0cGZD4C51AA?k`(;`0h&wa+4bL_0H`1%wm{A6=~JSsTGuY+1w&khj*iArw(Hicy5dgYx|+oFYgUBVq{^GJ%7E~!%Lpq>Zw@nh{&## z(8*{PXQ+PxJQNDcbu_+_yW;r8e)v35n>u3=5o4BezqVDKz-HxAo@OQ$9&GJ11;hAC zZx{y&eFr1v*ATo;3@-Kf`o4^?t@ixbYue+>Kr7adSuPEgp%B#ROTA-9OjINGVFk7- zxzBfZ-P^7_l&|X-rd;ltXtvv4Iiz9Q6)aZZ<#l_rJkRfOzf_^)nO|nYt5CPST$x&Y zI7>Y;L^+?b@5Kdp=75`LMvS?=k#s^QP$JZ^k8U{;seAjm3H4=?CpRV0Mcu%2aG<<% zq`XE0$h2P{qNE5-jNZ5 zbT2tR#5}WSshoG=QH2fRoU3Z1zLjRRr|EWcU^N$^c^eomul=|7n*(-ptNv(fYW|%~ zHrHsj9aH$tvQ*;V+HVeV`sZ&}O-pHPn|@JEdLar7*Z}Goywb$YVVuH<6}87`Z1^yy z9_7TZ_^|2>ix;qdYmgI5R%!r0iakc>BKt877%p~&BJ@8celAoZ$L*t${z9YAHLF&h z|7BYGZ*2c+dG#_-sk|)p?`(p2dF|Y)q2%hH=)%9w6?8d(AWkDqn4{4m+rGtld8Y(k z90g>xE5l+VzIxp+qx&l-ENwd|4F+^(##Y9<%AUiv5=60ebX07B&&x8zqM{~=TI;Exce4U;;)v#)`^6|QG=-wz%o zx1||i90pJ-yf|Nm#lX;h@phPg7iW96c_^j)7;ab5y%B8K`rt4@#C2zO)1Mlc9#ojc zsw6V{SuV`OrD`h4`BO}U?oZj8_c!Ki5sz&?s-VgmxY(eOce0_+&i38s=t;iHdxu+o z#wX4?9g)upe4G^nOPL3F+u1xmZ%lqL5@YcGaeTmG6LsTrCuYk1COuuYAM0rFQ(=_d znf9^dSN*>(u{5}y`u~Rj(N0Xg=nqb@aL}`VU=_O@DAMPsg3RwiFf65V2@T)Abb`D zuhMSmuU3B(N&yn8CxT&*)dD{a$a#_gv;kHbECjl{mkYJTNw3Ia=`Jwa8CyB^)m_}y zgPCdoCTKf>Z{M|F*HqH=2n&CDc_5JT7c$QLmyx#OhYo}PVb+S_>a0-Su2M~ZZ>G(( z`p0hCGc$jsx9sIOtlY0_j+_HDi4E^aqIvOsQ5EU*d&;6`n3;Gh6a@$tq(M$r9srlk zI_QglU!Y8fqE8z;`#4Kd{5#MRvS?;Gvc2!6|&AakProokTT4Zmg0|1W!DlWB63>n5c+Y6OY) zR#iw)d7pq|j&I}3(9==!6@+2zqkhrO3PPnTBpNmGG|EIHUr(D|{m>!aVRzPcw&kLX z)!Mt&S*@A7C~>=LdqzYmgCfg&L=&teVOD6wB1sZ8sznx1qo9(T7K&%abY3;}qDURV z`%PvdtSf>&Ur?(?g2p8v=Ke-5R+*rAkgo8`d)A=z2)FwyZL8%>>gTeo(;@cZSr)YZ zi#bnH+ZlUq@lC?Qvy>0h{K@%z6CJnwDXaVvNA*5@uG`lbks5O(cO-S`!XtKYa)D>& zs}JUbQiPbs&)(ajd>($2q0T5!uWKQW8MeJwtb8{BHHPqlgf=&CQr#$58(-35{kR!c zeMsc1nQ>z}&F-*FEK4j?-wbu6ezr`Z_b!qo3I487e8sqG(gFPN_f5mZ(EBh28#_hu z;zy-!`^7q}hamlwz6B)#6(561xJkT3i0YSXi+BX^gc{#P;f^=S-awE=mSsVsE;PUz zN}PmqhjU-lTNWhp^BntuIPL8A@YrD8pzduH)7FwXXIIKeX7jC?rj$q>zY6Ylvy6_% zx~A_`TXqyP|G1*>bC@c^BYkwx-#7l3D)yJQd%uR77Q)H~Kkd zd3%Pw4|VQvp^}+BXCoCpTVN4n!GW%LMvitKQ40!8Mr(*L(C`&7hm)Hc*8#Eah*dAm z_-;rpCdr7X^Mtv)F{N~B`CLp%#zLy-l%OY|m1){8C<%@(edQf@clYVuD)IAAub1r< zT;Ujn2Ms!Y@#6C)$(!#+^efj& zH9+P-RTv>@|4>^oooXvXzFKAl)UHQI(p~U@_Is}d`n1^O*B*a%?`oR)zx3eBr*j_WCf?#2p1WWD@yvDS z!Ett$wjSDfEcN`T_ILOC@Ry2rWj~D7xEX#juT1&H-SmP3FV5%hG@*PK=(wkHx0Pev ztx5ah)blp-xUAQAX;ESYVB|h!wwhHc1zNRHV2>l&U%E@@F|cE!@701e20KM`&D=X1)Za(_f_ z))&b@9|3(sQ!CYd%wv!kO$BLP!9c7vl>^E61Q++4AP|7@x6qK{d$`{}cb3&WdaQCb zbp23_M7Zxh@R{pryE$7$ULehF6Kl`7?j@*kUk?G62M_+jFSHD7YjTyf#FVq(nqKum70n(795k16%0zrU_Wp_qxB zL^YmoS}2FdVXfG77_B27%;j*seKp0#omKGunK%;fst@sd`oL+pO1!d)=j z(d}HHVD+FGwyS0rdB5R=_-Lj6BDhnwvi2RoBQF9xvTS%c2I&dl$Sn|Cyz@>OxB>C> z{{HD^y-pI>il8S>ASu)NJ1{{AadZQTkq)`7Yy?FK?G0^khN&A-~2w!w)&oD>%*6Jfj>u?e%?iaY#A9KraWBW<9YEV{z_L`HG1&SeWOg0 z%H$AHEfP)VA2LFJ>pQcD=t|o1CYZ97`>+;zehlb97O982%WX59G9SNp121GMDL{8>q?;ncv)eP|jFPtjL$^;WeG~7hxn{av=u4_wL$0;krzy%y0=f@$>Cliy|hVA z2Vse_@eLMaJ6m?L(sDXdk-{?b3}ihDts zo_PPdH+Q5m>92ZsFLM6mg18MpwADuepAv7-L`oycFX<`MKtY8gC591WVYX)d#29ty z*EOk<(R{!rb4cLT!%4Fz;2fF8OtMLuf#VAqRmLoLe-k<}JSvV#xUQ%5&!kFh>C|7F zd$DK0+(iW_yty`kIdYl+jMs)P!+%z2KH+SFtq(){6Y*TS%-FcswCk7Lj=PoRv#RW5 zQ^_U77Muk+IkIwg9>=mss;mxi%gt`Am{Cm}94ab5W&imN=7rX#G==HO3jcCmn8Jly z!48ZwQ=ZoiAMUtUaYpZSi1nL7X&Gh4UZ(T=oP$}fwG`l7ci zV%<+42`FP4YJ-7K5DWYqV2*ZyUvG|Kd^9Y9&EoxTMSZ^cRaI?P)eP}tAa z#`hwZUn1pkBbA-L6WGh~{nS&QuSGU}q{hYqyf3Z(C3?Ro804#!8lI)k7oVYz^Cor@ zyp09L!JJWx7sYYq?2QHfxKKeJwP3s5TQ^EdN$T>rnqpEJxpM9S+$^6MvjniP1;q<4 zS_fk5laB#lAOFZX`bBlVbmqXZ!SwA8HSr2FHdQ->R`;mAw{r5zB;Llt z!Dj#sSwBEkVXwVejkQcNHI3O{@Mh9h-c9-{)pLIn9c8d_40pqG?ry4X4?9ZS*+-gE zDkDuOf?T6oEJPj$9lKA#uWK&5azr5wK|gO^n2XaEUx|qluk|AFD=@W-l;sW69C!oZ zcyv@+rLKALZ}20^XJXFgRR=dGWmHWIEFRvdbbm9Qdq0ahdWcjy6B8=h>d6USPRtm% zIJ#=w(QVN9rsTQfp|JHo9WlYH)!kYM?7Epn(G6`k3zh%LG1%;h!%bT+%d~sc=39fo zFA9_n=+>9mn}!_D`^l-m!m-lIG*I~sBfruy{q3z&p23fIk^HAIi_-mcNNViYH5p(l z;vPUPjO>AIy&hg{>H~0+&Aq|{V1PsyZ3R1{P7_%1Nzj@9{Wpgx^WpgAZ@THwbPB+h z%mqjX=(9NWI)Fl02(4e&OkeltLu-a)lhn}P!tXzIKkb>wlq2fH!1NH|@9?FmbTa6uKoozrp2-QY2lHRma3g-o<= z!^<8VgH-QI!9k2u>jajNb>>2=UQmwD_Fj|Bbt244UZY-%kxgB1L(BOO4ns9dMoQC~ znm3PL*YN3h3fD77Imsy1$h;o4A2fHEjq5`{`e;oSMkZgI?ax-*z)rfg-F0vK*_*^A zJ>Z(D@OYm}Y_v_IXT;Z_SgVqq5m}?lC`^($S~tllrKBLtZ18i1a+UqY>T?NK_5f4T zZC;AX==2@9e7Ot1?cxpKr7n{tV=;k+xG8G}q)tl2`y^i+AR{i4$9S_sN?v#Y9d z%%iSuIqa4x#!nxrbNseT4p37VhZT4;gDsJ4dx}xZhxdg_ya#>Ef$o|2gAbfPzh-~? zf*;+wj=b+#fHLiFAx8eTv%7aw#(|_(J?VtDw|B&P@)?!tvTL2X%9hTZ)f;WH{fPYE z;`A>7?aRdkBA3lThvW-~5G8+I)1`{}lkd$59yhJ54dB2LEHER@|H>|hqruXVHRwlp z5;uUsWT$2LAF@Q|?>_kx20okls#BZ+7NT>+s+4a?pOR<`9drN%pXF?t@kEjrIjcb+ z6XnKJ(+GF(7a4GoiIk0@ky_k^&Fmr%LV_>lB)^AqRb;AoJ&Q^xV=PBJ^!Ew9_%SYK zG|udYmIt*%H72ymNn>Dx>{^}BJ-O+T^_%BmS>L^L3@fwWQik1GU~`k|7L1^qb|$xG?xsvq0bly~${p19`*2=oa}n%T zMnpA2O3cqB?X*@kU(pXw_?V<~4cIL+%~1@?b*y-$94q)b(PL6iCJNiYZzNwc>9H7V z7n?Tp#jAOs8+>F}vLq5w$9M)Jrb+5}z7 zI=c9HB|(!XY@eNEuRmTI@;5?{XfF_WnwLmzT#$VRxYw3SIYNIqoKV01=E#cwD4<#S z$7R+Fke=@ZoRQYAeE;?0Ac*50YSb8}=fD8sSzsqH}U$BLESj}mrA+w7F<90#q z^re`paqa6Qgm>dm0v=Z$s4Lc{jpaA2=fQLQkzz z#H|Zo<7UzB9AqXC0&OhR+{1eOW3ZpLlbn62=B>Rx9g(#P9}eFN^xS$i-I{zyR#hd@ z=2fTi#ekPCAhNAfK5g`VVH^}<2i<}yX+~RlP4%%2U|Gjd4%Gm?NChc}^{W(Ud zni0!^#h&?n-S(+Ri~F7$$gk%iuH*G-o5wftl^E=VRt0FOv5Xu+AmR|IG!-7_dJH|i zjK8r7Nj6xrJHq&)YMqIaMkXv)vK4UKRQFfoCevEX4nc1^o>a_e>V9noT9x&n=9x#C zBd>yOvN!S*OJ6c+8E%4j_%j~r=C0q?4D5ywuUAZRY!9y5l|uDs6dLZ6#lTqd%u zNOTD3fHYJGTD@FAX-xhwx6oJuJuF?(>Kxz5uW8RXLGbzD(zsHLHW2NBkrPH~92t9R zjf^(ejfqU6%hQ9$j8t($K6{`>a+2wz##4IjM|h1Nf(#M;NC=P2O;oq>yCynw7!iAO za`+ma=ENn*Kkw_Dz#s^j-#5P0Us%k*v+_0GNg(_iy!?v0DK z*SbXN@x#jbitcuO`Fj<@Zq0Dtx$dPH<+Rh*Stnh1bmH9JS1lpZdy>|fm)!pGtNl8a zESgh?wGq{-(5u};fY?*0+j_iRd9&5l10qAc-8~2JYB?WF9w^TGxnRpkzXLSN|Ii47 zo;xXMC7(3K5lfP|R7m^RHM@iU7vkP(6Z3h$UmvL2Z2wid`2!}BXF+je0t-p3uLK4y1TfGO<>C};R7T;U+|UjYk8
+`aKo(Mc+=HM( zlj9jBQY45v+*uq}b_#-rkcy!GqN^{FRIogm^B7sLnOt(>N0UrV!ZwV=v|HisA$^lj z&*4s`nDYtTCmB&L11Ogn(jR(pL`pnT+@&eY_hre%VFHX0xMj@M#cCxhxO&o3?s=m;mi2VG47Q@mm^mY-xjjeAG=i=~Z=vTG}bhsmFcCi5fy(q!b~FZZ|?@XWQn2VPsPwN`9H?Y&l=SaU5KxB1kGencuCeO*ht&ClmpA?xy#qyO#%fe2~p`k*JUM{~1 ztqTRF#hcHF_fc4?ujAE$i4j8jb+9H1(vL^<)u0@z+=E6NYpxqEzL8)?seY_1Cselc zps2ZWln&2GE`+q&w6w^(K{crnzTe<{)(xPy615)jPtmW_T*V5$8(_zSJ*swIProRQ z8~JJycGwv^Cv@Ps8GBLKAe2iD;gX#(D{Shq#p;3GH8jh^r-=fD`v^z4rS%h(HB*{9 z_;j);c*2OhymUVYnmuuox2^0h-1!5vz+7?TDP5kwZ>m>~=@fWYv&l!1TNC5!ON==biUVP&czPs%G_MC<#LsfY^RTJ_fZy`*K9U4LtGAHKyI6X#$F}wL)H;#Cp{*Yh^KcwJUU3UE(#X!h5aDp zNpR58te_P!xs>qJXZt5`bT#~`qhI)qupO;*^%KYUaqsyWQq%m8z26QN)egPwt3~N> zGhc`zk*^?qVIj*%hvs1hkBP58eMBlmU0G8q#}OXr9?# zxB&(v#Z6W}<&IZE9^i%@WRhfQ1`}f~fgW%|5v&Q$qGu*K0;w1*#ta(s@yuN8)pJV) zw%mfj`*$jsk(JZA)n%8LES*?i3QKqgG$Ggb7=MqY1Z+m(SDJkCm@saM=U4i)l z=0gZ%{=|b<*Wx^f!Qp63g{qS;WR&mhq{?7#D z_m5uk>R;BF&d#bdENu4nu;sRBxfJ5%W+ba-N9}J0+$UUr!8z0~I#NE9t+@?q2V;&u zn;{H|hxdaSjy_;U%HF1k!wUlkh^SxJ+$~Q3bq#+V00Ni&3m^YsL;;rfZ~jljI~u5b zSkFy@l@cJtV++iNu~#r(kN9lLMb32qSA)<=;ljuV#^|ZxD=0^?>>ygxN2Cvfr4u=$ zMs`!srEQly(Kq~fwr_UK2z_p{EY68#d&`FBQAYqq@KNZHE2sC;KhLE*a{;ap8fUj^nY9%{E?W+VWVx7(Kb! zyZCm1im%p$Sdr;Wc>P6Df18_)0zZEDN$PN+$lTT^JZw^o zL`tX@TmT8V8rR9?1f2Cyqe5dEV1eXJBIQdnC)M=WDnGPha@lRm*pvpLIZeJ;0g(T>7>d<=l|Up*pNyMj1= zcIe}>@7&4}W~&KbQBb+^#6KXcl3*rOIxzsMFB6ESG;RTP3d$}oX5d)M!7BwqQxfC& z3P7JX+udE=TkivL{5U9!kzz&C+#4`?6^gfF!LajeT$2z;P+{jWbKnpBx41H)(mXis z`G6RA|2Ih`@Omj63)K9UYH^`bRasjqOL4bZN{`dUEM3#PuQk6fQ@vP{T9WikyB`aYFLH~pd!ApcXqe`0=Pf>1s%@y(FWcAV z(jDYNz1_!}n02Hkrr*6Oy!pRIa2VgQ95pvMQ61PZ8X{(mYNs|($aDx?C&O*hXfx4h zB`@<@1O+}`9cpw}{Bi(wY!WNW3HBXvHG8<+lum!x&|@s#LYHRyPu9o-S`mzJ>m_2T zp#Xp*&&^KYw|c|=_A99o*c7)>($!sjL8Ug6bPcn12|w4OswRAcKIqkB?9B%rCWj+i z97EB3n(;l)sU|ZYW1(z4e&XHm0?n9LX(wA!IFvbLL~bM1J3CjDr1pF_@Wyj-YiaS{ z%zV&e(#fSWCtY+poX_TGr3b-I**r~0>Id}`!2A<(dcN-qD(y1W%01}x#q=K9k2CP& zO#xZ&F0((KJB8X6sIO^Qt==i4>#WTV_`lR#$WozMfp4EFat)lvq}M5tTfd#9s}eQ* z!b+#mo1qU+tMT@|Gz`~EjiPX@^7XVTn5;Oy;(qb4ZG5pgGa+n^yWigydTlmmV0<_11p52yIwk9*?%fL1qTk_Ofc zJc741jczW~94O;o&)7(h;vv_Lyuz7{ALtbw#Bq^ow%qK`T{AAHAy_lSBrAAK=}zO^ z>kIW?zN=GGt#|0)dQ%<4D;0gzU%Fj-K}mdk${W2-aWf~i1$f}v>M_EhFYBDBOOJ-x zdpPqZx`akmSY3Y>8j7{g#%N#>m#g(_6z6J<9nx|D%Ky9G%lY@6gt$hR9!%sX-4Eil-Z5&W$}Z{a1fUtmD-^ft}!TKWuY8mCc5O4$?hs&VoC zEHtXNrMHHLC3zvZJKLZVW+#EFxjgQ6$bsfMsU9W z{F0sS7pp0_BN;t-H>kkoWvukNFc(bAy{RSnk9Rap8}+5A(c}3cTYt7HX}v@+egrJ9D~38(H^zP@(c) z(?Kxek%S|HNIpBofVQ_>+-{-G^qN1?wgm>;Ogw7_^71lPP?}-7l1LF%~+kEq|tEP%B7XG?N9?!v7xd> zjoGTp$0x*Zz(T{0^)P|xR6W+iUC}xQr}09!NBV9(REbk9%%~w?7@u(zMVg9V8C;=Z z4d#b3XymKe@of%l9CqX)7xJAq)zEcoKU;e~o*OjH`srtDHsH|v``rY)dQmR-M3x|B;l*3&Dg=KnY3?;q z>mCTucDUd;B|%aV&q$SUNoXTx)V4GY(gIc*OM@v;BJ2~3)F4oVMo(i}(|B<<0W3u= zo5+$Q>#6OZ@NyGeXv#xddozu^6UM+wx+z` zGkn5s|EWW73z3YiMNY_^fC%aU%b6c@AVzug@pXLm1T~;>rvG^eZ||+(enyvLaNM(h zbjL#Z5)5R0%@x}5aBjvyfle=ar*E)$Q(ot26-7q8MIcv8JoiJTXQ5`k-_9EchRy??1E((h-9>wE>VDdCyz1M= zJ$KGqs0=I63_}w;CND%HWiK2JSn{UpwSRDLhMOJvXH4s+oVuU`RX_UpW2I)D?hbBn zyjLU{Yjp$q>|77O;!AXzW&3QzuP3B&1KT)YuW+=V*^EM)lG}YY^YNXQz8y|*f>$Op zd%3iT8=IlkS-2syZQ12Rs%e^xnrkD!eLU}H`26Il!AOK+4CN1HH&F=nbDN%$$Ry2p z18t^;u`QIzlJVjyJw3}`xB^Vo3Jx;Sau1-$%yfEC5j565^Z*$7^eqa3Q(m#x6S%k- z2X5^7kl~b4;F~5HRuXhU?I3$goVL%BnFGVHYP(cMEL7&`;-_*c_-g@A&8aB6~j zT`&H&sr%nb7aO7_Iz#o^V}_ZyH<-5ULY;xgOMEO7_oTYB)pCJ~?L;}s zme;cJOQ+q>A+@tHq;%9VK|u8Q6{wz}smiZOj^93=&~C(|E4pVGdp;Qye=GW)zb$Wn z-nQzv`yRo9cy&G^WeF=2yv@R@q#~qmYFjSoswBv#hrn5qvP3go2f(i0)<+l5$#~P( zLrYYy&H#ZHdFg?}1?D4OZ5ChQYjCr30oo?g-_9w1kYO^Z0(um(mWrx=ebsf0H$pq`ggQX_@z=)sh;Mp9x7ED zJ5qJ8m+dOqmRD|D?CH*#;g7s|R^mPrb8Xo^FP8e}?F5`#IXsuixlxMrgp2nuEQ);CR!IZ|AZW)17Wn0u;t#zIz2ZQ@g5dBJNI&787SMSFay4b2tKqwe`YXWr$6JJd52D8x5$d$B+{$dIE&s3!mVwG*h1VX1`=Ya zZrm3Mpo_qyH)7{yTswiGK+1ly;0dxRjywQZFr&QudBWRTe;z9ndrj;zeFw)8m?ut=Qg3#7$fREfhROcOn5VRa*T<$j+=BZDpkoU>9hZa-7M87n&G zvmQuGW)CL0sqc50^Jl$KHmbl%-*H}ElF$YGh{kB$WBRhlya8a=3381smyUolg<4)O zG2Cx^O{(!i3DywumCtv*n8tGk3&5}yb*SWPJ*YuvWAGG#r6-e}Hx~uH_WD{E9Xr3Aw`xGz}Mnwf#;en=hebXC1EWGbVn##Wg^%l3-GD`782uXULn z&%o9<&333PjVTjqm{B}CzH?v^BONkwDGJ%xfIh&NZHeNNuDZ2u9-!$=ywUm|LW&HL zien^(881%WjsNCD8toK#ZbyCV{RSh!l%t`V)TU}C*f6&j$h3m~jkHo+YHPqwU5X@E zh{soo=~K5>nUt){d=3zQIOgxBq0{eBlKfo9+1<0Dz?%80;3(f%fMzTG0^K;?d$PLw z@W)&4PMLq!bx3d7Oiv8r@|`Mg2dE=&a{~(BeZ97)L3Cz4b9)elj_Si zHa~N5(8>7i^@Gw_{rn5}3r<9OHqe@m@;8&}tp)Tek;wG~PUkkWX7KD;c6wg0Ib_?} zTxDj_9qoCJB4b$Ha8QQC9L0|K_0NIDYR|se_IVr^lW3uoB-Vg|(CkCB1XPnQ-c_hR zR0 zXh|f79ynb>yr2Il%DntRh+{hLa8y&~XI{s!eUAt$*ruj0dP*A{%@QYZJo6(gG_!W4Gq zoY{LIr0`HFAzOH40Bq@u+6%c0sjkDk(5143NGv(mmtmBg0~`<~iyHVN9x&6XPakzK zs*tLJSUG3^ikpE+o*5p!%Z_CROAg2_>}c6NP=MNm!nf5WI)mCSSE8My53p z@H{lhjn9CXlT-Brg`Yb;n-YxBCc$4cH(wR=`duEh*7B_r(F!3z#%?hV+cv(V0dl5n zHfY^~8-0H>bP|!=>^({!7)|^zZ&1~ynI&d$;Q^5ozDVO3%?O!nl*fDt>`M2~`t&bl?2vx5W4Q?sQV5+sbUr7s z3cRzj1TU_tXdi6s2U#EKZ8&Hg3DGA(zpYHP<{J!WydZ~`1_^R=$R_=Wr#d1tu3n8C zhY<4#y9VcJ$ssp{>NyO2$KQ)x=Tn*CjjD8Ym%7oT!<5e%cxtPZ-=(O-%hxpR%swz` zy7zBcQ`U$p)Qn;;8H=0DPY!$YU9wMa_g$CQ+r4kNeMDCzk->UP^SjC$^~P`?BIT~M zzct}I!y$@UA+L?^Ogsu#B8Tlz{!m+>L5LcX98(JBz!xrM(o~uA087TI(*hc zQLF!Z2*b4iVZ2zZTP=M^{1U<^fVpR1(IAQUWEee+5NUCszkTJr8dm}|M4EVL@Judy z1sQmokU76FdQhB#Z3FA&2o1nYG;#R*aJ=MmI{$2zcl&W(@L)R7eK&hX&hQMUCcRtE zDw)@@DnXuGfn$Axa!htmo?2fE(OuNFUDtNA2)ncWG!7v9JblO{zBb>ryY}`u!{~Xp zt)KgrOZ|K$?|}Gu2xX`>p#jY@Rqv1( zcnDt$6vobz_^xo%is7(O4TQH>Bwkz%3G@enai#q$Tk!|qeXdE)so`SMFtX_FGoF~# zNQ6`{Nmgt~Fh2PN%1ofSO}?>Vv(Sb>cQ-DaDd>m8pN^U((`>TMn(nqi#mh?9^ytZXooB}$F~TnWwD8L({j+u{PtTw$+m=c;)002Z zco8%YNSsJyZ(w=29^6S?igsbw-X=CFUU~XnacEl|V^RmZg*wRMR$A>V!F=1lSP;$} zSAY*qT7p+dNBj%4FmJ#g<~?i-EQ5Vn7VOkHlr;YkU={|6lq#N0SgP64`K+AbdA@a< z1egkHYUHrQN_MUvv5G;X`Y{s8W5-Qpw7vO=M6?miJ^^u3Np+}WLR+E~Tz&V|jHVJ_ zHiHKs@oz*%q*tXF)sR{k;n9B%6{fM2Ks4k(?njwp$Y=PNRC$|*n~diDjhb|B$KVsM zgPEhFNOc0)=Ltk_)8lLm@lk-z-}sq;5Gx^4=jmKEK02im{`k3l+z>qDyGE}b%rtk3 zc8$8yCobzq*@H{XstzqI!CJPZ-l1f z!)U``dLz1W0+c}aM&U1l;9j%>Y-OZG@MU3SmJD#6orYm@*mbivXT$_;z1eTr)X6 zUX$>J+nH4bbJ{5zmM}7}riUn7KwQJkljbj>*YS^j$x+?#unc#1C27d=e4IsS;L%Kn zv41LyRR=Q>l2(q?+qR=FCBECTkAUuUfcc(~KT00VD>AA)bcXMudVfImZ9CBo9aY7G_+zEX#jUMpNJ1HJ*$C5v(YY zZh%(ww}m;$r?I&8>WVfV0f?<|ploI2-S}T9vYCk@ydRHrg)~Be>PZhpl9NUV7!O7# z*YJWUI0b5Q5&y#Pcv2J$NSCD?H8}5BzdnX50jhh&$W%-I_SMR}op-_U)ut^?XnRu-4{h;^`U!Bwtl?GUtQqQ=)iLL8v`N&s`cDN4o zHkdQn;?zE_291|RZJ?wqkv5DrJgzG})@K1zwp1mJMmcaM>dXaWY9rN9ix6X=(YgJv>tuPp0HBm94 zsjWh8>+KHmE7}~AmhtJeWr!l*F|9=19<5vL&p*Gm(oWJHa)~}LY1SR?U9+Ruvk={C%Q#S#U{al0RER~U zE-t`!bRL*@F&?i*@D5FqjT z7m8^7bxpUbDMt<1yLUe=l>O}|EO&~ueW6>Vc9)_c%&4XeNOfAO&K5Nyx0ny3T<}j~ z#aodFg$Kc;W2%WVI$GuA0c73gJ|pD*K8O8DOY!8ne0pEyZ7RynqBch$d-m%dex-fn zp4W88hL)1u1I6z2a>J00%LT_PlymD&(KBcu&u{V-?eOIvCxDk1%7!_IAgsv2 z6CwB_(!z{!a3I4qwbQ3B(MQHN^|p3{8!{ieqAff)zn?O7Gn!*mKs?$4=wKdj7$4!- zD{?9)IN8Ec{P4EiM9wv$29K^e;~Kx6AC(d>JzI!;NMROk?4=#!IoG!I6D4^m0Yfit ztdPstexZKU5Z9>Xjx=2P_&*gHs%qUU2+1zwhUYs9&S?-WvXA7xFwynX>tpRSRW~pn zO7v{-XCs5{Z45f((;9N(t#A16J7>R6ZpjBxy*of;o%KP!gvTZ?>b)lz?&zw0Wq_^h zx*wO$eD|nIR$|Zn2aVZEDmH{f`}^85p8rpK*BRAhx~=s%3?ga-#0Y`l*g#q=6pex0 z(J_pmL_mrJiGYHT!GORJAS9!d&^Z=BLC8U*NeLiL1OiD2V?m@BN74k5GJLV%rwN(+ zdVb!SA9L5b_x`#+$YK!)-`n9m$18%dZ&K)cTNfLYZgl_3S1#wd%sk$N9ima0*b=*;K0C6ASdk*Ug4`R@0MbO)L$z5-91n#qaZ7^5#>nE?Ayl%&$|g%7ww z!4a7woGRBk)xUG>Pdq)A@4VXaYapIW`&Z3GNLLMPIn}%j`2N zZ${(uen+&ZL{j1+d2y*S%yzkVncXx4`hQn-0d=NvksQdz%z4^0w>=y4wtTel_H6#{M@9l- zCS#L4niWYzO~P^AAe+cAg(J=m;{u@fz1)pBkd#xI!1s4KH}{V1-mmgOSJrH5g^td%E1kpo$3IKebG1hi#<(o-b!=apL2re zJ6K~1H#Qhd*^ibP9T3b6+gHERi1*e+rd8_K-><)1$vRc8F;G$J>&w9C7D!D-OP$oZ zKQJouWDT|G9O4$`;hK*IXlmDI4C`Ul^Adwe*7B$+9sf`9{Pf2<4D0Q=2WhwN_!@7x zCBEsOl2kVB>oED}sw-UhIFEk1>QeC2^(6eiV*+5-FYPmNlfQQ$2`TNI~M!y@f!dv&vX`^ujLaCx8Jro^(v@q!Lt&p<1By#TC}s40+9M!|KK#4* zf!v-We&hjbNiMnxmy6JOZa2E~KE+O#Cf|@=xi{CA=$({VC@hTbq@(1fL%wj*J($$P zFn}ERsO+mEgc1b>I1aSi-aGq>z8}uH=S%l#mQ&OES)yY@ALhZSLLlZuYBlY)l84Ig zWA4QiX^d9iI0n5&Mk71FYk%}jG1fIB{9xLlh%c{@Zt5gV6-m#a`49nJXi9tRayhbL z&ON|8YS(%@AHsg!ZEsC2H`mGRO$zDu*c>0iv70jn!5U%9!3IdJ3wOv@p3*LJQ2heB z2$d~_Uf~{}O2%i%TlF6XBGn0<5qYoMty6jadu9$i3zmj=u=#8hlh*@X%9I(wKeSWD z}#_@p3Pix_k-$s*P+OHjDjDVoRFm43}#MQ=_ zv;X{zxBXi_?d*s5YFj0z=Vm~T$fxx-XyO_6WrP^CRY5Y>t%#d*KeT7c{?o37Ywxyp zYE^pI#^Eg06ZS^d!(-%~rT_M5^+w}cZ8NIQoQp4Y-sRdCnwWz_j)sTmk{iDCbyUC3 zqZZR%Dk6lSzvjQg&H+$9pavW<8N{8@->do|Y6eqcJXi+e&O{J*+A4SAq3js^#FPn$ zJ0GYXk6cLZU)jODWlwq+MTQAX36aUe$bj$%_?$|-Bp^t&iKxfqp}_8^Ds2!-3~`YS z1E)SthN`)*Z!-n+3cL!CR=~uO;gYZMum)G@mb1wHTk%3fgcJJ%}sHesZPJ9aQb1BXgtG0DX zWKz*8#T`=j#LvbXl0hLQ<<0nQ={uhxquYTKxxv>YqvTW&aPh?N7T#k@u3i?vd4gY~ zNN07HAHk70Uo98k&%gRF21#-Chi6-J> zM{hI17<*Gd;w{sUf=sn$*U|hzYq3$w4kr=_7NWrgAC;wi3kViC2pV5P<#9G%^kyY= zf?z?4FQ|rh^sx1<@!DtRY}g3UL%v{f%|fm{4r*VH)?aD9O{s}*o3qo7CxoI%+0Mm5 z;R@1GS@x#+F$NOe6({a<;uUQev_h-~piUw`+oIgTFdndG8cxw3^@yOG#}qb(p1_GD zzH}T@YLzh0`SQ_h2^aPR+!XeF!*4Lh(<_$qCx*d8tNch|$gO<$@VN#7&|g}<{Vf%H z`tw|1j_Hy19fUjcuik8J(r~Lvo_66!5E#!nEg$Cn-{S($Bs>lu->6-5#yq#krO@0s zU1cDt9~V`fYelFh3NFy@Ph=fH+AR^nOLz`-8sE0yc@taaLO z{dq0vjNiT&&y)$L2BZ2n!EVw&R%LwX-vERkK?QGPOBW|?(xRwX!rU}FWyXatyiY6n z0rIjcqhCH2+VFd|L|(SMB~;-7{tftNj1F9ERdpO^Rzh)^R~dwQ$uHfgrTYvqL*hNV zeNpn`P4cCMp}X`wP=>E1m_eWc>phm$_^Unsx2fP$7e!hhL>hCDSFe$Pyw;qtqrJWb z>Us7hr>~~=f%Ry5Ex#-lps7D$0<)Y4tt&Of^4^rFd9J2Xy8{X=l@PyutFI0^PfEhz z+LtOVuFh;eH){!ZR=NZ`ZeJDwFBHbj9)ep5-H7q)iKY*v1>E^D$slmuy<`%~Y`7xswyqq8Xci!Cl#JzN3u5HE$FFmng zYp>cB@kQz0gTED(IeF?zIjj6lBn=DK8ED*Yq*bw#J&$-mILu1+0n38dNO?T#Osk%W zY?w6Dy;7b_9{uBae-g@%$e=n99v5M^A@M(&@tvskZp2+_> zHmV%Z53sj_tT>zfi_*nzT6iV2a&ngI*OX0SI~SZ8*fC6Rk=()7jHW8K)3NqQc?T<1 z1x&d=lh>zu2^nXAlAI0{n3@TZ)R_0mQ?a90|M#SF+74j>ohl7Qo~Q%o-bi4-Q#Dc7 zmM6%!eW~2%S3%j*`SS0?Ufzy{`Z;fe2|Tc?OMK8#@BC%&+XTmY28I@q+Iy}OC>%XQW3=-9 zD`vcK_Mv@7TCK@t=vRi>?VTJVW8m3ghPn1*8~`c zju2!GfQYCKV}|6-9w0U!Mx ztSdRp+(Kz%r)MWHHo(yy!{-LALWB5i=h3PEIxc_eA@{vzn-R%mF*KmSynyPnb6Yys z$!D5muOfQ%Uq22CC=SkBl#&w}>P-W5ivUVgEd`sAf9xp@3`1ap)=4uw(*GX`f_%@E zOUnO%IH{H&*=s@fifglZK#M$RS#{Hjt2Nj11)V8ne+zexKE@rDkosbKkIK(a82}{0 z`X0h()_i=5SvwzF-NN`bfp_hADLCO{O9PSyc(8`mSLvYZQAQ#Zxf4KFqrD@huOGWb z=@*mOS~zz-XX`o7@*_zneCk|zetU1emHNyRqIyQcKQkgEDnIh}F292>_X@*R0V!SK zHi*OB=je`=ILB_c%7P1=4LAH6%!OI{W$uYj0;26H-9to0+SCP5I@CjwU_LzJEV93$;6aWebz_GrbERaN z!u{|goqg*?d+5qT8O9Jk3j~CkCLp@GpI~&W!=i zPt`(jO~wQc4znk2qr>mRH^@4q#1Q9ND)u0HeX*0?RsM@7!A!v!aR_&O{0Z$@a}zzf zF;BZP5bwqFi!eZr)SGUu_+wQ_y#I#b?o+Odz#@XlP0t4O=9{l`1B60By8?|Cr7?3H zFTaF;ZMTvHuvwmRml24~u8C9u_;EalRsM-kp7@%lFsIBE5(O=jGo=-b!JqL6y6Y%+ zJ*QTQDple}?6v4WG{EJujtxQAdGCe#f!COlmnVH_Ws`XAkfY)U-1pV;0%CoVj9TULh$6Wrgg73zja0pJwk^KA+3r+58QkyN~G}2kpru(h&=%SvYPDi8Xh+#=%q!WXEF|>c-Co<*Z*Sho0@vZ{Rqk@4bL_E_ErouSG#in?LY#>W)fO%bjSv^n`{g&8DCIurlXMmIT|Mk4 z?!(BwtAUg8lVrt?uD0l_II1`fWueWN?yjm)2Ee;yuS`*)7wE5S@X5K&lhetdryFVU z#T>H82p$TiNIy2ogLs9}0`^9wVYt)`knL4M=K2n&zhD%e{BKYfXWYs?C+~lhH|>!H z_2s)|Z+v4lx{u&dvd;C?Wga0HZB;jxP26Dqxnzv|r`PI8!6?beco zRvjcsNZk;AUGgMnmREZrwb!L+ch1J|IJbfhJUdY9b7C*;CySqWGy{9|p`TG3lFOfp zlqU*gwVD4?T982_sLkz~RWy;p6|W1I2=MDb=a)%aJ_r8c(xA#Bq8rRM@)zYHe>(L( zIe1yM4c-N$l#DdNk>3|h@sr_o-g*aRTiGEc>gn0Aw+=|CgY6I0h0!f5+?5vay=Nal z>#OA?m7WMV#5!gG_|x#$AaYr`4c={098m2tf)bh3_yh%2wFji|xDt0}&nM2`OCjGK z*=6iqW{bkPJBIVdII8NIdiOAw42$nwPk#n=K1JKx>$M)e5j@c<*FQZwbVW~GainOC z8c%s3`PVwH$%ntY=im*Lc#hke9^HEDQuE0&KR4vZjKFnzQMeM5QXmO>u5QBGz}@HU zPkhuZf4M!$Prjde#oML>YU(sny2?ju#Muk2%01F-1l<&_sh$;SF(sCd;yy?9qu{6f z&NXtw6nSS}e1#7!K}Jn$^rE`}lVJC1v{;5;AMDM}w(g@y)DutY2==M^j3!lT!*nef z)4*$LHV=f9pm;+3rW=EvtNU%=aL zeNk|<43)ic95wrp9U? zA3CP-UbvS@OnNoe?4yVS+iCy_9qG1v{!`f~;pWhPuP=4|m12yCz%w-dX=ytX6R}Ng$ zins>m2yMx0aXOe@^yqWhax<$J{oPot5(7DY>dwzg!lCY6M6Ut6nJ;}rg$YU`Xkv1> zT^^mzm6)V2|Aeir2TR+W!-01YR9zj(c6dG$0@k-N^6`a-a^KpzkAGf|dlkHWNhbdL z28xpl1ma52`S&#hzg5_}>0pccu+Yuv%sXN4TrzyI;csqU^vf{?eRzD!cIc%&ZuMvm zzT8Xrj;(SJ(+B*Knwzh0bbY?mBHaoY3g$xgKi-058u!Y=PmNB9l>FKj zdA2w&JF+6QDd&CUxJuvqB_&s1oz+BbIa=XMW6DmJa?(e~df4kgPZ#=OD5^K5njS9Y z=qdMORJ%{g#|SSNTR41x9(~nD+Nmp*MrleH(A$Zu+Zc+Hj48L<1~a!j6ld$v(z_T2 z_4c+Sm_`M26J1;G(S!h~LbCNyQ=Och`l04PZ$3I5O6Zv?{c|ia{nPJw%0=*h4P%$U zp8tkJ*Q=ztb+-|&i1FZ}jaf6mhE&0q-5lAYekARYN;`!c$iF{t1Qi5(gKLgf)CJA) zfFb2q6aU95g~N$l5?gm}ey!yBoMWvS>QKP;ikZ-`DXLlq@5rfB#V1Yh_Z_W#O%rNP zK6lNsjF@)6D0xFX=)YylK`d=OD>I`E0iUC2OwwT?ypa(+MK5}wWBJSz;kTo6o98%BW+P0 z-~wv+oT?Z6hU{1HLIy5Im%1FJbi_;6s-_g`%Oa(#2r6Xq?gO;8bc`i<+^KeP@)K_q zX3CvFvCdU|gA6K9!`VSq(&h&x^kd*d+7_3l$8b~`W+RLc{JcZ>VV<+emppIVX*1NmMv5Y4qIbiYa#P^RMkgHv90M=q)(^zLGk0O-jyGo& zrsK1&-6x$aN>!X7ZQ75HE}5}Wrj7-)9MbxEznk|>p5#~0^|aL`-t@1(rQ~Iuf4{yZ zss0R0M-t?aS^rds*)Z#nvTt+P`^uYA=$7}v@xfoqbKgY1TX=Um>^kQt%57D{7w8Pb zSnEifzJ2M8k_xj*0Dx&wJy9TdoP^jsr6sv8h6xpcH~@YmYvO>YcagZ@#B65r?x}=e z=Tt2iLD%NE6I`fGHL#K@`O3exzy%|ep7zzq-t_Dg-$SD+W8+^U@vKiEm<=zbX?FW+ z$~{VCPBpedtVfI7eo0D9vyPAUgh|kwQ%*qmI)99}XzV!17^t0?cr0FVeK%#eJ>FUV zks8dYDtEQ^)4%5ClHcaOXSl?Q+u>OKohw4|Ao0R$#_CL-dzXKec)nlLwHbY>@VL0X y)%>aEo}GoW0SyZTGqu#@w$prn)1gamo!{PbIi?$A@>Q7a|G)m*bFli4iT?yQZa#(p literal 0 HcmV?d00001 diff --git a/FPGA_by_Fredi/Video/lpm_fifoDZ_waveforms.html b/FPGA_by_Fredi/Video/lpm_fifoDZ_waveforms.html new file mode 100644 index 0000000..467441f --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_fifoDZ_waveforms.html @@ -0,0 +1,13 @@ + + +Sample Waveforms for "lpm_fifoDZ.vhd" + + +

Sample behavioral waveforms for design file "lpm_fifoDZ.vhd"

+

The following waveforms show the behavior of scfifo megafunction for the chosen set of parameters in design "lpm_fifoDZ.vhd". The design "lpm_fifoDZ.vhd" has a depth of 128 words of 128 bits each. The fifo is in show-ahead synchronous mode. The data becomes available before 'rdreq' is asserted; 'rdreq' acts as a read acknowledge.

+
+

Fig. 1 : Wave showing read and write operation.

+

The above waveform shows the behavior of the design under normal read and write conditions with aclr .

+

+ + diff --git a/FPGA_by_Fredi/Video/lpm_fifo_dc0.bsf b/FPGA_by_Fredi/Video/lpm_fifo_dc0.bsf new file mode 100644 index 0000000..61b485b --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_fifo_dc0.bsf @@ -0,0 +1,102 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 160 168) + (text "lpm_fifo_dc0" (rect 44 1 128 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 152 25 164)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data[127..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data[127..0]" (rect 20 26 77 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 3)) + ) + (port + (pt 0 56) + (input) + (text "wrreq" (rect 0 0 35 14)(font "Arial" (font_size 8))) + (text "wrreq" (rect 20 50 45 63)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 16 56)(line_width 1)) + ) + (port + (pt 0 72) + (input) + (text "wrclk" (rect 0 0 31 14)(font "Arial" (font_size 8))) + (text "wrclk" (rect 26 66 48 79)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 16 72)(line_width 1)) + ) + (port + (pt 0 104) + (input) + (text "rdreq" (rect 0 0 30 14)(font "Arial" (font_size 8))) + (text "rdreq" (rect 20 98 44 111)(font "Arial" (font_size 8))) + (line (pt 0 104)(pt 16 104)(line_width 1)) + ) + (port + (pt 0 120) + (input) + (text "rdclk" (rect 0 0 27 14)(font "Arial" (font_size 8))) + (text "rdclk" (rect 26 114 47 127)(font "Arial" (font_size 8))) + (line (pt 0 120)(pt 16 120)(line_width 1)) + ) + (port + (pt 0 144) + (input) + (text "aclr" (rect 0 0 21 14)(font "Arial" (font_size 8))) + (text "aclr" (rect 20 138 37 151)(font "Arial" (font_size 8))) + (line (pt 0 144)(pt 16 144)(line_width 1)) + ) + (port + (pt 160 72) + (output) + (text "wrusedw[8..0]" (rect 0 0 84 14)(font "Arial" (font_size 8))) + (text "wrusedw[8..0]" (rect 69 66 132 79)(font "Arial" (font_size 8))) + (line (pt 160 72)(pt 144 72)(line_width 3)) + ) + (port + (pt 160 96) + (output) + (text "q[127..0]" (rect 0 0 49 14)(font "Arial" (font_size 8))) + (text "q[127..0]" (rect 99 90 141 103)(font "Arial" (font_size 8))) + (line (pt 160 96)(pt 144 96)(line_width 3)) + ) + (port + (pt 160 120) + (output) + (text "rdempty" (rect 0 0 46 14)(font "Arial" (font_size 8))) + (text "rdempty" (rect 102 114 140 127)(font "Arial" (font_size 8))) + (line (pt 160 120)(pt 144 120)(line_width 1)) + ) + (drawing + (text "128 bits x 512 words" (rect 58 140 144 152)(font "Arial" )) + (line (pt 16 16)(pt 144 16)(line_width 1)) + (line (pt 144 16)(pt 144 152)(line_width 1)) + (line (pt 144 152)(pt 16 152)(line_width 1)) + (line (pt 16 152)(pt 16 16)(line_width 1)) + (line (pt 16 84)(pt 144 84)(line_width 1)) + (line (pt 16 132)(pt 144 132)(line_width 1)) + (line (pt 16 66)(pt 22 72)(line_width 1)) + (line (pt 22 72)(pt 16 78)(line_width 1)) + (line (pt 16 114)(pt 22 120)(line_width 1)) + (line (pt 22 120)(pt 16 126)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_fifo_dc0.cmp b/FPGA_by_Fredi/Video/lpm_fifo_dc0.cmp new file mode 100644 index 0000000..08f6114 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_fifo_dc0.cmp @@ -0,0 +1,29 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_fifo_dc0 + PORT + ( + aclr : IN STD_LOGIC := '0'; + data : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + rdclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrclk : IN STD_LOGIC ; + wrreq : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (127 DOWNTO 0); + rdempty : OUT STD_LOGIC ; + wrusedw : OUT STD_LOGIC_VECTOR (8 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_fifo_dc0.inc b/FPGA_by_Fredi/Video/lpm_fifo_dc0.inc new file mode 100644 index 0000000..d29fb88 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_fifo_dc0.inc @@ -0,0 +1,30 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_fifo_dc0 +( + aclr, + data[127..0], + rdclk, + rdreq, + wrclk, + wrreq +) + +RETURNS ( + q[127..0], + rdempty, + wrusedw[8..0] +); diff --git a/FPGA_by_Fredi/Video/lpm_fifo_dc0.qip b/FPGA_by_Fredi/Video/lpm_fifo_dc0.qip new file mode 100644 index 0000000..e883724 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_fifo_dc0.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_FIFO+" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_fifo_dc0.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_fifo_dc0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_fifo_dc0.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_fifo_dc0.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_fifo_dc0.vhd b/FPGA_by_Fredi/Video/lpm_fifo_dc0.vhd new file mode 100644 index 0000000..8646d9c --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_fifo_dc0.vhd @@ -0,0 +1,203 @@ +-- megafunction wizard: %LPM_FIFO+% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: dcfifo + +-- ============================================================ +-- File Name: lpm_fifo_dc0.vhd +-- Megafunction Name(s): +-- dcfifo +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY lpm_fifo_dc0 IS + PORT + ( + aclr : IN STD_LOGIC := '0'; + data : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + rdclk : IN STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrclk : IN STD_LOGIC ; + wrreq : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (127 DOWNTO 0); + rdempty : OUT STD_LOGIC ; + wrusedw : OUT STD_LOGIC_VECTOR (8 DOWNTO 0) + ); +END lpm_fifo_dc0; + + +ARCHITECTURE SYN OF lpm_fifo_dc0 IS + + SIGNAL sub_wire0 : STD_LOGIC ; + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (8 DOWNTO 0); + SIGNAL sub_wire2 : STD_LOGIC_VECTOR (127 DOWNTO 0); + + + + COMPONENT dcfifo + GENERIC ( + intended_device_family : STRING; + lpm_numwords : NATURAL; + lpm_showahead : STRING; + lpm_type : STRING; + lpm_width : NATURAL; + lpm_widthu : NATURAL; + overflow_checking : STRING; + rdsync_delaypipe : NATURAL; + underflow_checking : STRING; + use_eab : STRING; + write_aclr_synch : STRING; + wrsync_delaypipe : NATURAL + ); + PORT ( + wrclk : IN STD_LOGIC ; + rdempty : OUT STD_LOGIC ; + rdreq : IN STD_LOGIC ; + wrusedw : OUT STD_LOGIC_VECTOR (8 DOWNTO 0); + aclr : IN STD_LOGIC ; + rdclk : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (127 DOWNTO 0); + wrreq : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (127 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + rdempty <= sub_wire0; + wrusedw <= sub_wire1(8 DOWNTO 0); + q <= sub_wire2(127 DOWNTO 0); + + dcfifo_component : dcfifo + GENERIC MAP ( + intended_device_family => "Cyclone III", + lpm_numwords => 512, + lpm_showahead => "OFF", + lpm_type => "dcfifo", + lpm_width => 128, + lpm_widthu => 9, + overflow_checking => "OFF", + rdsync_delaypipe => 6, + underflow_checking => "OFF", + use_eab => "ON", + write_aclr_synch => "ON", + wrsync_delaypipe => 6 + ) + PORT MAP ( + wrclk => wrclk, + rdreq => rdreq, + aclr => aclr, + rdclk => rdclk, + wrreq => wrreq, + data => data, + rdempty => sub_wire0, + wrusedw => sub_wire1, + q => sub_wire2 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1" +-- Retrieval info: PRIVATE: AlmostFull NUMERIC "0" +-- Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1" +-- Retrieval info: PRIVATE: CLOCKS_ARE_SYNCHRONIZED NUMERIC "0" +-- Retrieval info: PRIVATE: Clock NUMERIC "4" +-- Retrieval info: PRIVATE: Depth NUMERIC "512" +-- Retrieval info: PRIVATE: Empty NUMERIC "1" +-- Retrieval info: PRIVATE: Full NUMERIC "1" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: LE_BasedFIFO NUMERIC "0" +-- Retrieval info: PRIVATE: LegacyRREQ NUMERIC "1" +-- Retrieval info: PRIVATE: MAX_DEPTH_BY_9 NUMERIC "0" +-- Retrieval info: PRIVATE: OVERFLOW_CHECKING NUMERIC "1" +-- Retrieval info: PRIVATE: Optimize NUMERIC "1" +-- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: UNDERFLOW_CHECKING NUMERIC "1" +-- Retrieval info: PRIVATE: UsedW NUMERIC "1" +-- Retrieval info: PRIVATE: Width NUMERIC "128" +-- Retrieval info: PRIVATE: dc_aclr NUMERIC "1" +-- Retrieval info: PRIVATE: diff_widths NUMERIC "0" +-- Retrieval info: PRIVATE: msb_usedw NUMERIC "0" +-- Retrieval info: PRIVATE: output_width NUMERIC "128" +-- Retrieval info: PRIVATE: rsEmpty NUMERIC "1" +-- Retrieval info: PRIVATE: rsFull NUMERIC "0" +-- Retrieval info: PRIVATE: rsUsedW NUMERIC "0" +-- Retrieval info: PRIVATE: sc_aclr NUMERIC "0" +-- Retrieval info: PRIVATE: sc_sclr NUMERIC "0" +-- Retrieval info: PRIVATE: wsEmpty NUMERIC "0" +-- Retrieval info: PRIVATE: wsFull NUMERIC "0" +-- Retrieval info: PRIVATE: wsUsedW NUMERIC "1" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_NUMWORDS NUMERIC "512" +-- Retrieval info: CONSTANT: LPM_SHOWAHEAD STRING "OFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "dcfifo" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "128" +-- Retrieval info: CONSTANT: LPM_WIDTHU NUMERIC "9" +-- Retrieval info: CONSTANT: OVERFLOW_CHECKING STRING "OFF" +-- Retrieval info: CONSTANT: RDSYNC_DELAYPIPE NUMERIC "6" +-- Retrieval info: CONSTANT: UNDERFLOW_CHECKING STRING "OFF" +-- Retrieval info: CONSTANT: USE_EAB STRING "ON" +-- Retrieval info: CONSTANT: WRITE_ACLR_SYNCH STRING "ON" +-- Retrieval info: CONSTANT: WRSYNC_DELAYPIPE NUMERIC "6" +-- Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT GND aclr +-- Retrieval info: USED_PORT: data 0 0 128 0 INPUT NODEFVAL data[127..0] +-- Retrieval info: USED_PORT: q 0 0 128 0 OUTPUT NODEFVAL q[127..0] +-- Retrieval info: USED_PORT: rdclk 0 0 0 0 INPUT NODEFVAL rdclk +-- Retrieval info: USED_PORT: rdempty 0 0 0 0 OUTPUT NODEFVAL rdempty +-- Retrieval info: USED_PORT: rdreq 0 0 0 0 INPUT NODEFVAL rdreq +-- Retrieval info: USED_PORT: wrclk 0 0 0 0 INPUT NODEFVAL wrclk +-- Retrieval info: USED_PORT: wrreq 0 0 0 0 INPUT NODEFVAL wrreq +-- Retrieval info: USED_PORT: wrusedw 0 0 9 0 OUTPUT NODEFVAL wrusedw[8..0] +-- Retrieval info: CONNECT: @data 0 0 128 0 data 0 0 128 0 +-- Retrieval info: CONNECT: q 0 0 128 0 @q 0 0 128 0 +-- Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0 +-- Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0 +-- Retrieval info: CONNECT: @rdclk 0 0 0 0 rdclk 0 0 0 0 +-- Retrieval info: CONNECT: @wrclk 0 0 0 0 wrclk 0 0 0 0 +-- Retrieval info: CONNECT: rdempty 0 0 0 0 @rdempty 0 0 0 0 +-- Retrieval info: CONNECT: wrusedw 0 0 9 0 @wrusedw 0 0 9 0 +-- Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_fifo_dc0.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_fifo_dc0.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_fifo_dc0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_fifo_dc0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_fifo_dc0_inst.vhd FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_fifo_dc0_waveforms.html TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_fifo_dc0_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/Video/lpm_fifo_dc0_wave0.jpg b/FPGA_by_Fredi/Video/lpm_fifo_dc0_wave0.jpg new file mode 100644 index 0000000000000000000000000000000000000000..e5d0f4be9e3cc828ef4a4d648e0030bde4bc8eb6 GIT binary patch literal 121926 zcmeFZ2~?BWwk{gWQUpPylb)0!y@1k#fs`U3Ac=ILQz9b0h;$M#kW%T}QaYteA;bV7 z2BZ-bND;acr0)b3NFpGeB+~c`A-vyv-Z=N|sv2kSb8qc&-+QBQ5QpR^uDRA+bAI19 z=UTgOc4r`mt;{XWA$#^fAbY?+klnWsQ}AE^dtcu^|b_f(4=f3~=Y{>upwdcFN-|yScbAXrcAoxJtVaRuT_U`@e`@Q@2eg8f9 zbTs%r*R5}M?Sbt5&nf#4!+vL%5NOwT-+#aNd!BE0?fEVO{N5|{{l258_6wh} zIi_{zfaux##nr96^4fMRv8y42d`FJ!&=uI=|KMnhzc1=R~ z_wE4~Z?6yp4&gpjew+;X|I~No?P(zl&SrGoX0PpdSb)IocIqUWmF}DSqA>d@g|Z9r zbW`|5*-3iR4~xj7Y&sSsMU+R!OLE(;FBp$!i|{DqCN{y#{kNv>5CdN5a+~RtEooUq!c-n&eVykUa~dOEX1soI*7e!Jtd=-%~qXp?$r3%{8$YK(`& z$8a^fkhjfo&6JT{$Yi5&Ld$hqGqK_!QCl;JsIB{H_QWR~eNTN|-AG-b(zYAJsa5^E z&uc%9ZQu_1??NWz{0j=K#DI zdhyLAgi zqSkJjOfNdSHsC#1B2~9F1C|?&i8bY~dV61;4xwIs+!VnT^|?#^sLxK>g$T=U{_YnW8h4)f?LvNx#BpV+p`3*cZc&lXSVI>#7N)%mN%98Y z8$eUm*Edzw+G7s6v}9Cbue07oQIf)K)Y{NuwL7Ox(V{?2J6C%|XT{{pOczb?@H^)= zGUlbz*v6BZzyP<=x&td-BggMf-QLcqDYb2BT^Vf=ZmQOCv^-;LtZ>OY9 zgQSaXh&tZ!){#QK%r=ijMCvb#wgi3UbD;Umns>Vp+TOr`fbsw%9~tFUb${f>Y&@JV|r2TeSogLkmW- z@<(m?}KSx!6qxuV8zQBJ@FFzWF{ z-v9>w2nOF76<`TU3trxTTp9|TH#4Co&qa5r?lo6qXm65+} zqm=v$8)b3+?~U^JM)`ZA{L_r`_eS|Uqx_vw{>~_WL$AM~*FWbde?zaoIm+K01hdff~7$!UqnUaw%a&u#sE0o zjHHc+*H>l$Is-2<>94otbnjER;CIo*W|3cu_CJLSEc-Hp4frasY)X6qUCqFOVBp}e zXqQD-4fkebpEn9;nm0j>CGeUZ?~GFzmq?2eGP@96debGfiuD>9qEKS7Z71eB;!rdH zg_8{hvaai@9@XJQt5Y2pi^NY7?!5LLaZVKwVN%5~G^RE1maZ9hKV}5?hWd8u(3pCY zWyvCrRZ3vr$Y;FQVA9Pp?vk;mMOy@)al6aET`CY z8Q&Mgc#VJ! z$^myMJwB1lG`CJU$+~uT2$m;eNq4JOrQm4ECO^^+{t& zJ;W+H$vkrwd(d~18Kp}QPYLezO6pmfbs(f53aT{unC4JbtQCNtNfUJ6d4x=B`2lm< zbj+y}&dOP`r1V4EUOo&Zc{J_WYDfy;^^LP8(wR=OK_kD^8*X4fvsj>%_$yKie;Cyn!n|4qBv0hTaJ9~Jz zP8RMwyc`~=xYh44RA+tqvc-jw^`$b+upJ9z^Bs-rl**vMBDa8-r(gPcHq^a%{@}dE z5BC+4ru0$z%8#2zZ)Vwopy zq}eW{Fp&Rq^aH3U2gMp|!h7X7J;Sd|D&#EX`xT9^=miEvm^d!A3GOqxPd@(Pakh+! zyvXU=_wQlGsx`LHBJz{(-a=S*tFY%J)1m4mQa~PN@#jM4LEE0suY2?=iOPL`Jp$SE zQx6mEtO~M7eObPph{M@tMp;ZvONuNozY95rO4@~ZrEEs*LdJdqyev2;rlocvgD*K( zcOk9Q%exRzyY6c$VJfvZ-$3#MsOfen4_5)BeW3-QZ|g2l7{<7ZfMs;4^VA})7D;;# zw~YVvmIj(*&)Cl$9({Vfw(R(`0m`xGjV<)4#u>ct4oP*$+nP&Ord;3oo;@9p{%ph@gl;<5 zB6oatA$PKu9oISw%K+xDQwBimaU2ilHd8>YQ_gshV_&>fbY#p##FW@iY-8oqGh%NX z&71C+7HLu;yScjsxQmWHeqb1ueP_n)cFOIflKj~P9Nilj=cY}AQvab{2>AKjm~h4n zJBzixWJj`qN_NRUf=8TqO%#`$GpP8vK-HesT|hTLXvfl3&e}f6a&yJ+x$pDl!t;aa zt;~}!3q-StJYzD=o-U`_ZdZ81Ld?gYz}Vj)RnNvvFtIqXZH(X^7bWIzOExc6wJ#_> z-p0gpl3bN`ax^EVcOkBO>Djl%uxac}hWm4+c&u6wL+~D0mS~cEg2vw5$y*<1%Tdd) z$6JO@1ck#VmFPF{rEL*`biw2p74}}7-{QEQtAntMuhV_Echjc9Wv@J+m_?Sk?u5G0 z{Z#?ZWncSt^GwLR-kmtDw=7ibTg=x<`c(oZ)zX$frwvm(%D#ZJfw!-;;3nvbi?h#gp1 zTVQb%0Z+PgqW5!lMEfdV0BSsEay(Agw>15-!WGPsDaI7TckZjZ2i(hEy<%a!K!y2a z@ixCP_Cm3w*F>DIp{XFEl6feScIbvGpM9zu!tyjDY8T?rakEGZbG=Q-^k94V;#GII z>^YY@SJ4ULw1X6wSNa{>5vx<}ESl$dZ`UDVq}}x$!0u5b%k} zg2)Po5`(j_A)0dM=Lb%imi})o^_re4GWg{@+pwm&Gb|Y!H}Uk})~?GP$=xdK7}dF25(b6UdB{UrNS2BT2$605$Nl_zTwZ32y*=Euqh^N(>gfI_;B z|K#VluB<0y(fd86m4e^BedqShMrK+Q1V9J%JE`k8z-&cjMQp=&A!}Q1ZcQ z5WZX;)3*!R8i4YX-jF^7rQ(G*8e!UWH{4+?6v&?G)!JqzERR2-CT{GQ(iJxEd)_YR z4#E$H?I=pW3_5_dXCo7(w~?sEXG6a{=sDYzJT9}mmq1c74w=|7Qy&YmqDnIo@_|9X{ z9AEra|1M;&+8fe*+G$&M*PW(d_TBSbLEuZLlv66~b_qZ<9fzq`VigmRcw_=yzYTie zovAK0r9}y2?^@qfKh~r|GCLl!ptkqd`Y%Vmh*;=%ukmiHJ_>X~G|`c=`u1-;mKa_K zdNf|Ely^%+h5JZ^_8krlzGzo)buz?qT4a3diCQc>v&~x~S;AeOVlVvp9Yw3RVu0Wj zhshV<8?E~4E+UyoJi|~M_+_d4L5bAp$KfodQI*}699VJueaM5dYOn#j5cAbt=)X4_{f6lV-?Jd46K}ziGNz@-JG6eSVg>aF*vU{Q1zf-l50z`S6_Mk5u2U7f*Q z-pKbo+A1BLk?E?XN_<(YXG8;pNGjdH>SES4!jUoJuh(2QMbv4`D$Hv^pu8|6;L?s2YJ0k-9QS@X)4C;tR|xObrCvDbiH z@+&%??=5f-M5*nR{eHRAGH~x^U5*815z4Dsn`;SHF+@KLpzM*8tH+abR8q?78cIiA_15)B*~o1?9;To(Yo3CI=YRkihQo6 zv)sPt4bL0$3|pKYA}1Vr{9lC6^I;ZV6txMWMU>55Zh6=sF18Jm4BCor-UHEK7W2sP z0|Zb+9X)kPDYZ!YWcx)LTQ=%pZq96EP9Q2ywMni0jW3Fv(9L@I+RR8$$UTn7-630I zjAC9ulpMXAJFvl|{vqm>?Ly-6ndmKjTq+tky@TI{eEm9}^%pNy(?q;pHg>;WnyO)J z#Tf0XpMA!ryN{fIwsPO$44tavQ%$AWABJ4(hioWnNe%aS97M#3Htozi;Q zlpSemrzS_13r1QFXQ`u=sX|{EBcRevw9`*(#e8ykgwW7_9qf42z=0T-ZAiOW;KNI^ zi!D)5uCFuMd#u0e(G79gd!1J>>4i~Pi;g-eA`Rx4NHB6vSM3Wnh#Co&xSm%J6*3h{ zAX_!_t*efdxTc+VAR3;vOz47t6|O~YpFr18xwSlPs++1`rTtdwbLUj?8y)Nf>VQa%B`^XNj9%KbQ*_le6c9byjt>*tr+?6Vw-o^%?G~$ z0X&GOo>|_F7Ip3PYK|jX2$2RG=ebLAdo$EY_p%EsHVWQkrQ~V{n_*VlG{4H?d^5IB zxGHhM$o^|LXblrFf(@PtlEGei0KdmIX2)kU1?4_+RR%Wt4+cPai-+fj>3|KZi>80L zH;A#CG$lGlrl{9Z`1}VgWnNhQ%2IFcXl@_u{oF*0>3-toI7~6H@3I-$l!yWzoz?28 z;qwoPmn(GXlv#_FdFLQXl&CLw5YfKDEl;MyuCXTKkHw28E{(J|Jy&~O<6o=dNOxCk zJ6m_%#3{D(s>%Q+d0pA)b7@&;U6jtOL0_e4OTzy_vNiYmR4r-dRIQ)wYXwxjh=^4I z?%A5bnnSty&DcmntZmxtaf;%D(fS90k(X@RC173gK!RrLj6q(#rtJN>H!yY0jngUR z+m{e(d)(9bVuqet@?D%K*$K^;8`!74BPw@TQl5h1(q{hv^4}c;-E;p0Kx+s}A_Wn3 zs-NF}440j>F zWk1GET-_<$g>3v{BI#7^^xL$giNaC{#)nqV{Q-cp)mrnszH|vrP;78QOIryv>y=}j zU+i}t#~fMMx}bk+>M*E@;1BC>7Lh}}2xk;>;v&VGd)M`)Qge*1IpxJs#&uhcJf>uH zjK#su`N0&wdytLQP&(LaS9rZMG}SYSU}gUy&GiOCh0vE7@xqutUreSeN&7V|URt{( zHpimP*(f|zrbM^f_^FaW2BQK<4)dF9fQh+Ib>`?FRLvyt4re@%z0{bWtkxAHiTiD7 z`y6P_AbbPQ-47bmFLkSgnXwncWPX3217)wK>QE#wUo6;&gr^ucXTatV-UKg53yL=p zYKRZOiDMD0Cv}05fnay+@C1SHoAM|I~H3} z_}F?gG80i@GFFMW6bLBqaFND82K#puU#ZPk2C^$ zPg;ppx`%3A)x$go=1%UTt~`R3cC38wiDRijDhiQ0Ipo^RfNsW(A6n;N`t61>f_vIW zt1-(NdaZOnT=~1p$Vo=9GvB(e{bqK^dAkH-*PkA*Mq2LfkA+lBC_tDpr1FrA|iv z^jpocqFY?o74}0pd7?XBh#hEN&dLzGs)ERoPp&CI$koZ1ODmES+Ap?yEZI@cHuKdf zkCoVosq|fZ;KA((Gb(r*UR`RJWh~BT`#GKmgOOU#)GZkZ-I@Jv>4u#5yg6O7W zv#;NQO?a#xt_6Bhp4)Q-RMskYAuKJ>9?WnZR0bp61(i6S0m9l0tOo(p*7X9O9A+F! zo9v?bhJ9TJVnnc~SZVFrZoo@MM4T=upeHbZmRDF z?Zh4983gJMirW#JxJ~?~MJIC4B9-;DWpJmuI1Cb&#qr>7hcFy>agTUlKg{Roc)7)h!gL+%KW5S^2YN5$9{gTj0leP zV`dhVh|cGDJ1`3JEW5)`-j6+&e`&a&d|l6i?tVdvT-y460W}! z%s9BGxUa$)z?r(BufQ;Mbpu3}$DAq#f0T3lKRcvG{1HH!VX^5*=Su-}?2p|Mw9vSaRTTXT+&aYXZ|iD;U;;e)oe z0LBjdTxN%w4?WGozL_=Y{~{(+BftE;tAD+r6B#LJUVp46m~b}RYV=yMQM%5;nZCfY z1zvW6=IUidV-_C}?)Fq+3SzV>mB-urio|)$F{x(fJy;`4 zR|C35%lm9g5=v0bs4NxxLQ8W^5S9LZZK40Ltd&sUJlrp6>o|2UoPCrN4fc9dEjY)a zwa<5i(Rc8`&s>vT$Vc>3p-<$EgPdT zed%lm)qxI=CEIdDom8m(ll8iM7V@w2ny2~yI4RkkF(bE*OlHuUja1fOZRC^CX}Fpr zlwTI^V;;Z{v_>#?cs6qZOERFMi#tq>Z3!bWA3sg@NK~Jr>S_woBVs^|*|}q-U&W z-+MA&x*g0nTtC1`X*P*SUYwIG@p4$>*R`tsNJx%dvbsoIVM#2*l$3`Hoy6=~qzX-f zd=MeFp*Ce!uj;Ozd}o_|H5hY&-?PAjEwNaqOh4k$R$!JrNOsK;7fLIXVAPx-@y0o# z#1AHtr9#M(eLDUjDpq>pzgxT4!1G_Hh2hW0aQgQREQ`%)&haU}?Ff!SO~CX7niUV` zBClV-myT_vO=BWhV52L70tL9Mc;TF*?hza-DqV})%6$(;7NyO&+wZZf+qQ4q{Na4- zABn?CV>ie#y4=^UE%%<7G0t=3_f4m)LnqO6#pg4nqnxu`VfO1BIcc=`!q)L36*oA) zzfs|8{IKKj`lGP-h{a*Y>II5xkzCq!GjFCRAH|x3p{ZdILkiB~hXQ3?JmddnGXQW2Gkn|L|(vSw4q(<-xW= zk~_%?3@xQ4;-DJ$Uxs{?;2&d0$sc@RTxl~0%8j0b0)D;luNnPo%l+az*So<$Bc4QM zA7nzgH@|YDA2t88)M3eb-c_W?E}$M>2f2XTSr##oD~nka+_$J#B*nf}%)BhT3t7Pn za(LMLhwYw?g(LR^!e1ktflp(!xxVP{;Kx>xg^U-C@xBw$t}n`*2uYkY}Qz`3enTXmRw*gE5TTp&1&HZzpxIGUSY z^9~qB4+L=(T?IKO(9dw5lOQe;4g#E}S()HtV)M9m5?4fX8M-nJJiz%n+5BNvnDD-v@1!SI?<&IodpYs+tdG$oqi8Gz=9z!&k9&`KbJe>!#xhqpl*pTMf`PH zr6Mw3ir^Y%*KszSplrVh@ZXXX$@1$XC6}WG5P1C>qM>r*lM#h$lhqP8l)I}9niTh+ z>N^RfhP!6nOgTyKJJ$VijBI@{v9m8V*d@m?mR3PJ7}t(UGeo7%OX(Vl5~L6QVfE&) zZZkni&s0O^aK@9h+c(XqKuK|>; z#(4O_?3q&&MMkCNSDr1)DM3?7e7bCHVqEKBk-U(d1XkDRP2T4?)zB8DM`sSt>6-t#>65~(_rk3oY@Y_=*crPJ11$Ld z>#2VRh)MxBX1@rg51kkVmYdXzG4}1aLrvj4cQ>Sw0+^Q<*-w*joBavgy}&)ca+d%j z;yo-c_GKkDBETcm$K($5egv_Pefd(G&h-}ZWe2sP_94fzMgv2K1S*1{Qf^nS>L{-o z?!otS7Kl=^d=Aty)~lDj8goSSXr{7v3SH>)P9kPTz;)E2TD2=|$13Lv-KvI31FR!o z?J4J|5r2EKdBMm+v${7&q@!g&aDOKoWI_iNy6(d3za<-%(_1QCJ>Q)R2Gdx5u82Ah z_lV{Myn4lC9Go?Mj@l|<2|mZSMrDA&oHut=`|%9g$;$xs%npGo91z22gKpQPYs$Rxpx3cu@Q*DS*)^=rlJY4a zQ1>$2GS_D06Is_y7X3${>5S^4e?(y-D=$=ZW*ZHq@gLC_EiZvXRQwVxyrfm2K?)(}KL+I`fVl4wQHzGJj&YAnVewzwom_=Tv=BFXsYxk-ZZ0 z5?FI1vXz0^!<+L$USR(J_w3P%|$enTMuH6(rlG#r<&!Lrv6K z`t2FZBqVS~117Zd{F@WpZ2{p2@Ab(qn@*ggRMsP3IIBA5)lP=rCKa%x($P2?5}Y2V zLU0x+zy)d*?m3QOxl`=^1$~W{DOc{;#QnFE$;Ur+gI7C*1dty`CUB)fkzCJjOb3(`+_b1$`xrr- zvq0A_q`(A+_YV3U-}xOMw!^Bk=aZUzG~12Ao}MEEO)3m{g1gbZ)~GaMeADGJ%=kI# zwoltGWDn;|?MP)^p?z!1_br#lOitHTHP+yN%=qo)@I2<}Q;$47H0o)E*uqsm)sagD zG8LxNM7yk!a))fy``JcSap$c-!~)8FuE9~xn_BOBc=J7urvKUp=5JEc<3g;S8jq`3 z6{h0N2}h|nmjY!>RO4JFDvkYhRmMsX{$W!&H8H%5>Al$V-0oU%I)s_6(6?aT!KkfF zvvPVVI4>Mc8g!r>Fc}{dU&g=L#DfLy*nF2unaLxQn(zQNW%KIjx~!I_umxR0gMkmw#kDe(T(VdpPvI()XQlS-$3a2)EV(;=opOuDR9j}XC zrMYynRwY7{_fBePs)@WTiXe0BwLxg&vlqG~I~wCuO^FQ3E8F8_MFou>ELMVWEHUg% zLztNfm;DVwb0{^$lDxI^H6?{5NM1PqD0kW=4y57_=peuUonj;+rcc`$+ zKHpvFe6~~pgf0q_Gqk`6u50L} zL&eUL`B8FpQdvv3L|vmGYZvPG?4Ua>$8lb+I2v#8OvVbBbehCAR{?A9aq2TFUEo{j zI0KUAluhLFZDidyrUXj2+gxEBaJFd`05wOioqIbk!R&-w;am9KtX%S0vG52i+R9eO05B+p6}kI@{!`Qc*ortfAtu@3^)U0TkVKrEX0@d1W#opY*e zF``A<#tAv(H5`7LWP|E*`U7oypkBe3ZOEha^f#JoeX4!%nDBI>|0w$Xmv+-Q}{>Xt_tQ z#Kd5_npSt!Lq|uCn+?f>MAg9praAFgR*47hACdp1{=beSH;;qj?OzFBK*wz|X ztI3DSppU2j!g4S1qk~sV$mtGhf(J0b)(70-KwUL;9|u;@9nIYEjP#Z38rSCsZo8<>V>F0Y9|bW7U5L-kplM|H23xmif$jbMwoPeE&b$Lfa$ep4zF9n?CN7AM#4`|3p^na7qk{$6plV2d6GbI^9L1!?+wS8uU}9%DcgC7 z=xSShx0B)EH(KZ#_Kuj)HcAv%v8`y7$r{SgPEJXQi8-AV(nN*Ao;8KKzL~_pG)%}R zs0nMFNl{kAB=FAU2;qXcQ;z4!ky%tdIyJe(sJqG2ViHl{*OxW_PgON%_#XwJ=P`d- zdQl}l^r&zonw@Y^aGOzJ0+Z_V=x9tEm5g z`=9#!rA&EhsUyZ@VOmfZ`Q1mJrv;2<}Ub%X>~! z-+wK^eEf14MU>1DwGEq!MyiK&L<@1Y;yT+DGzFJ>RS z0H#_b7wifIE>!O81tp}9Sf0oJ5w|iwg4g4OH%Hj9I&&FSUsOoSbgnPP41_C~wdGk0ml@Is`&~#G*rzuvw&9k>bhTiax^;x@lg{prRYBS0 zQuQ1E7Jc>-^Ak0QMP!0#f~LvOK?S0JE!x*Su4!`2cT&I2=EyL8HHqAGkifZEHOO(J zYo@*EOJg*`sC)q?k|Q7>SeOmN467?4Y{eA8 zij9$Eg@E@EnMOPT+z>5IqZ$+r-lxz)EU8?@Qvp$0W{-9%axIn;_4f|3`*i?3VWiSm z88Bl~19Q#xt8grqO4q4+#j$R~+(8=jvK{?>>TWjVHQthfPlN*~9X~IC-$~pd4I$IB zmTGfJPh2FG`0!@`W*zpE7Z1wah+X=DCUNyG~ju8Ae{33g0QJaPz0UyGN^7z3Z1M& znuu$X3R0n99Y;BP*tZ!s?w9p4s8GLL6VV;~4Xzwkd*DRVA=o*tI&hDHOKp*0AIhCs z(9CZg^1mf-4ul6WSA}0OR>k~z>CrrN0Hva12dNw|i|SN~~)|3S+v|WT;@wQGn9!y0RJvyIkq}B6e#&F=$0o zzpc{d8rJ;TlD5<;sD{q03UPj9D|M(NZO74FFN)&mm-n`EmE)m&ZSKk~9r;w{=9cs1L&Y{BB|u7=dc`ERlY?;ZyPnhCNC36p1h8R2-(4 z@wjSL@Wdm!YK2arf6Iqc_rpKZNdpdEN#&+Ob}~~_WOeo%69W=j942tW9V*=LINrlr z2*!BOqmbh;qxwir!+`%dyP<3O+KDB zW>v$LMyvh5d#GqsQq?|)ZQ(%nSkY`-*&by;wC~t48*NLF0Al{GI$In7yK_as``=qJH_CS&VawLlMA1~fhVKf=<2r%F+MBcfR71+Lep|1 zw+B4aF*MB^@a`i>3gs{O?EK_K-MXI_FV3~*|H6IsRAd)2N|cQI*T-e9y~6}mnW`=P z7U}gpW3cUmxF0uR4GwG!o&v`B|IVm&{%K$1f#jHNt>?8$(XL=0gVUkUDDz9i+u`j1%=m_ z;0=3K98ji4J#3q6KyuA6lx-DEKd7_uum3kzw7D-C_gSYC9G%-Pq+GJh1NWh-AGe%G zhwr!sKXm%nhb8I>pVFdi3zmO#gx|EMze?To*~x04?05oIUyS}6BT60TnnmXB{NxGW zko)Ct2m2S?{%;5S+rj=2S^th;e{BT&Oi9hl-E@i#yG;R5XjVOEI+^-i*fd}k)4D_0 z$=<19Q|WUV-_ALLsN_x251+xhp%qw{7T0{sZ4LS#O$*|i#LemW7_j`oE0?`kHxFuZ z>#K=T!~~tULGe1I1MibWY}%%Z>Ccj=!BTVqPM=1;h=QF8o zi7~PmZ*`|LtoV}h$&WE6?DZCDmS8Hst?OHxnO%rTK>b!a*iAO{ekm#ns9`99(lX?K zoc^YTGbub6&26_8^aPHTgTbF;&2Q$uiRs<^hC5eMmf-c#87nzB|84z8o47i+$hR=y zIS5#hUXZ%UkG+6tMqM1R=&-v`nM4`=KIGebUDSkONe976AV(#k5w*> zQ(TGsqh$9wmu;)MiqW!JqilZ!BDCDlDzu=n^lijx!DJ`|?uF#@EfQxRD*vY7QF*7W zfv#;hlD;a1H3TB)g@PTnn1zLATFz5lW;p}Mwa}{b$r$T^VJH*JfQ-W;0 zmqBHVTZanOr=Amc!qNG7A-EqdA?n5*;ybJXP{UF~v-yh*0klWin?;bSH3Ezkj7JSHhkZEOkSw*L?sP18~V8Ww133|?nw7!(#b z#!O@a{169J1S<^}BEhhdD;9*RD_R(FH8*>jpT{%mu9e3{*nmab10WD_3zma6=aC zCL+8XTj#?6%v<&U(s=P2&u><4_CeK>c%;ZZ&+kcIfWz>tAKAX{g`9&DeIFXR#nF#-ea^EWjAI3o+}TS>?)1@56om zl<_A^6@d!?TZXhi_Qk3J*+~ydIrk%S)#$|kKsNb`P0Dh;8=5j+AbtF4A*up2IN8O zm%d%&LGNWb?Lst`l0)fvnc0>-#|q|^4EsWQW)1t0d3IU(H|#R~8ui}ZSb6t#Ym_73 zK1NDvN3rIG65AaMqc)Zt=y`RdF%sMlRp(kKL$o7XzUm8CQbB~~>g3;;_xSgC$}Z$7 zX)TnY1a_XS+6?GyXCy$6#Ow>;9?k56A6(XzmPIpi?-bYF`!$NvPUZE(iRm^Jp(TBj zC-Lzu67Cpkd(`o>pZ%1^!bk^>4(Wa^wK-@9Uc3H>i3)G#_cn{SOP3bQqBHdhO3t<% zdXQ;({6l%SN^PFy%a=O$KYC59CP4cA+f&WN} zp}D%b)`LK$Ys=B2?)D7yPvB()O+Mr)Ah#2`zeNSP1?;(EyyGimSXLz{`f8bsmI?)?Y|c55%s6#+gt71J+&&&iDr$c zT|F6oTMm3F~{2X=mzY6Qj1nz5QgM_FrnB{F(`MK|4j65^c4Qea;@8MFGQ&emt5jD_rE!&Dw)(CtP<5GZ`dQHs`NLYH^o z2~B>idHQsG7+lPZ`2<*HF`xi!|ACNr#*AEH?^OX$Qj6V*EtTjx=V{6YG?l;w*I-!#%?` zI>R>pd04V;#jWS2-Lae>h~U{}xIp;`c+pVddF%M228csiv2^7+I$3~7UIPm-#3itBhpDoza)s^cMZoCVQdju@3ef0tHK?!)Dlfh|j zav!LHv~7a>ve!Le)g+6p`77?ul=j#v)|x4J56y>lVi;R5gO|&L?H@6+fa&G2Rc@Ex zzBuCB@XPiVFIrw~tEZ94+0XH?A~Qnmk-@-tiNTvxdM?4BRjKFH!g_Ij!voH8CZ`kL8B^th3v$D$!?6wQkS9}}z{v{snN{z+jjRqSePsuP& zNhH@$+?)Liv{7|YqdqIDVLeBWU+({tX?k9q`dd}EZQIpn1u*a7EMKSAAv?e01=)sXdYP8`5#A4s z`Cl5dn96Zhk%-V%LocJD)WzYR8kv-Rd^O3lsf!i@u30|H9c7(%Hl@pj881kG3DH33 zfg$}5k?c=H{=!(-HOxa*OscnI;@t;%ao5ccRf-PzS(=AFu(PsJQ3xv?x)n9%(QYE= zJ>nVPtKE0-HH$@(ViiC1j+E0%RWsL)4KU9+)_mT)(gSrf%}h*JDl_?3KJq;{fH@xz?%LEd*y2K*klk7kbn94NO&|4B4^cYcoE~qpnwfUGK(U9CcMD?8BGcQ z`ppo3eJP(f@HoioVgJK^tp1=t_4P4VL`g)bSb>xNt(?!7VFBME!-GT&9{7%y0!cV# zul|q2pG;(Y^Sr4HNmwYWrOmc_bT(bu8OBoqCgGf1w!K@@?C82#AhHe3uL(mljD?Rz z>SQh%ImRAdkm3v}#+4gM$mG;|x(VFtUTn2~PcjvZEf-U+-I*A^XJzYWEIVu+C=l{V zZstU^DrT7|Pv;Mm7~L7u*67i?ZU!C^Ri?gYoE%XSLuF;5U+OAbntdEHX?@%h@wnM^ zsjsJ33^pYo?kAU{%=Y#0||FobM7>0fg295pL9N+0r9N@PVV@HgbzwOUw0o z_4TMJ?B~cMIRkEH^%9+fx+{Jc8OH0DF59OUIwY4_y3B@11zM9)-oh86XCwiWBhnEsjMd-V2 zSBg==m#PcT)64BrXC<~P>}&{+ZL}md6l8DTbD8xq+;&)TM&UhP%q+~Ip_Ac!rugEZVrs!hi0zmznidWK6&>`^?}J3 zo1Um0sg9r(u7&NSz&_K$Y73Q1A*UzaZU>B;q}Ilxe~a4<6*_@)7BLfx%!{&0%sW7m zG9v9tvCt-zUj)^jviH;fQKtV6t^T7-|52v@DAO0pQ~sk&Us9RQb3C}gt2g<`yBK?y zA%P4Z0iA0wX{QYLoncQU@Yl14S{qPtccBp)f34;fzheHIE&b6fS5qDxJ-M>CS;Y0QJmUW2)A(dKErr6;PD+6$EXz58gO+SHrn zp%=9Kz%#ML^Sd%E!Xu2Zi$=ll6XDy}egLcC{_BI5;9rBjD#G-&%OB|HYcL2RuFhBo z_AbH%N`6jP9?r&&L}zcjQ{*iVujzkXKX^XIwx6Qv!FhX~b5&}Id`Sm}epmTOz*2y{TDjy?(1Vwldc;k94H{H2JZWvbN8&d)(P1y`Q6Wl>>_`oAU41 zp(de+$DV0!E#{f*V?5!b+{6czhj9|(`iJ*qOW(ePs-X8psfxOz#b67YCIC_=@L*qY zbnCeasrV#^vz{@f+$eF*czpAA=)wnR=tczVdv3 zJKeA!cNj8z$Kr+$Vr?11a3LT0tsH!!#xg7>v>-j{a?mkClrTdM-7&*N$M!&@%*#m= z7Fw+h(@h9OkG^5?27ehyby6EXt5)JeRBVMdgO>$d&FFx9nTc+Yw*8d4nB*`*TYmB-5Vmx}PQ3 z{)@g?NZt(f!8jc`4{-Q`t?a=YD;vqBf_^(t-P*K#NB>L#CX=52e5Ro=m+^2BI?3dG zlYSMVI&=JGgWJc~8%|In@sb(>WxfVL!QUa*(wv>)oA|Cn%amw0Er2WH;v*5e*gA!T zU=}h?n(`w*;P3;4l2`L?PUH>ETL&8}l`$m}!f$qvuD6+}--o4pU#|3G6 zzXT78m93z^u}J_*otubUUH%^GixE%00+OA)n(!;^&_vKC#MR|WaQ*n^)Cy`PD7W8P zB?_Xr8Vd8&x_5Kun(ys+6M6n^^Tl@i$oh%5DIYv9zBfT%b1A;#IPBIjZ=)RMt?fOQ z!mT3rH*IMiNtn8kIz9NBv_L*KmW}p=c?qL#>OKHH#60VcAnL~>uxK>b1b6h)x>+CI zvBBE5QX~)6I$~Q3=B^>zW_$YhjfNON0CHK-E$9>c0zC#q_5$&t5oC?FhL%7==mnKw z6&|wyx=CQ>vej=jbCtl1&vAoDA3v`P$t{{G*G_Gg>lds8^I65r9g%Zp1FZ%!flUwgKwSSN${0X<*POL z1tetgXXrzmiUg`Y6cZ3$KDpofcD5Ah8Y+hN1AG|P(KeK%$9>xUHa z!y&H%zRKVvraF9k<|+0No!7kyLvW5AvyfdmoQnTu#F)C3kn8Q%^4*4=XTIAILi~cq zzH%M|5=$8{F*nmJ+;bVBFrAS@Wy~NB;=1jmgOYz%{prjLkA63Ekhn@>_$rTr0b0KDxC+y+ z#nljuX4m3Dc^=&V57-|-u@ao|+yZ=5TH+39lt;{?*<=Kb3l6#p)Kqi@U4YbIVg&pM z?_bqy#IusX_|4MzhUr@P_9Y7xn!QAnM0ysB=yjY-J9+so=S?x^1EVmVO>s_T4lEh_ zYSGYQi~75n2A35=v;(F`Z24kd(tJ%s6gh0euP#RX4SpB+rUj(1m)$tK0?)Afh!(?b znT4}c!XNU0aPt&cil93S*`qHCUOaE?hFsw1fM}R<;Wgc>Kvp(Wxqe(^Y%?fOZxWDZ zQdyudO+>EZ~$$+ zu3&v1R^r}EtVxfK0iM>2J-eDyqCF?K$8mQ~(o-P&~7KEb|6s;XNAi)v)Y z#4gt*z3%DG^Rj1KUW{IOAK}fG{{uVl5z*`}kIizu^Fo^Mu5l^#gc@Yj_^d zj?SRoeL6Zl`u&YivcH85jeH~xF;-nzBZ z{MDApdvbhGf5Wbw{bdO#t0|fY1bmYjDg#T*5+<@Kf+p z3s(cOA-eM}t=VICCMfcQEyz#;;C3L);_kR1IqjeuAL@5w$(azlvY$kOLQ#qE%7N%? zk9_mJx~DPkZ6O}J&m6KZeZuixQ8;{uL5cg2vyCHPyS*{v=#sCpU~^RxP6~dazv;%W z#%#;Kt^VbIHUD3s^1riR;BNVK>9)!j<(=zO=@5J|1MrhjIk01Ewrt%QH{g{v9Zp$e zfg`L6Kq&Al3tTULiUp!@>fks(4zRKr0ek!H2#U}5Mt)cs{Vx_czzso6G65`b&iHrx z)`i%L0}j0iFXVd;pjjTD^ZOeMoT31y1Lv&*ng8Y1SCcmOYte*AKA2){2kkI?DfL$# zxGLgDs2{($TnjMGfGF-uK2%5zwSa%Ne&FpJc5QOA^z?}EN4R@m5YQ~d0ggJww`OE# z1JA9NguTGd&R)#M)QYvdp56t&P?IKOiWpFZg#|3F4Q>D3clU6MJhbgJS-Ho|%(RDo z?qFYog=0T$pg>nf7jyK8?gi${b3>x;>F)2959P*@lS!Lwlg_JBwVpo6035>;wZy&l|aKrpj(CgIVlUY`p)b&1VI&(QT7nE~Jnzj@W!?XiH?UtF9E~Uo0Xvkr%wpN<*Re6!QE` zuT|1-}B*l?#BrC2~iY-62b-Cbv`vN8dA{M)sdl#H? z^Nep}p6`rmVcb6Vcj$CtP-Eaf7D4;tGdX`r=CQ0V*Q@YGB?u(gqUj8S{ZnmY z$2im&(XR`)`ex!$vT*@R$U>4g2>w62JJT}s@YDj-y zxItNQI5XUXW&fi#@f(chTUV{)17*%MXUuia!!+tS{!(LaDx!7 zTYA*oXBRPKVtl91U`BI6o|pC5+^%o8_k1zW^#4*VP1X0CAV~ViA7rN|HHtCEMKC_L z?4jsJUxrTtekY`8!^t7upAl#c=nEB_YajAL=(G2AMNLL^Usv04RQ|0%I9B7Wcq#Md zf!F$e31?UDFNG`jF19xBg^sc0Ed9hVD&`HnNQO0(NgMZIzo}=b34PBY#5a%M7d*c? z`V!v?Ds6@?oLa7|w+0^tMD7D$A=Krk+0g1NGN6h2oy+_u=)6aZeyxaJHJCr!k~$@w z8lLP<$ld&GC;4<@Q>v_m-WlAJq$AA^CYfpP8VmLdu2Q#5igW7b!*YTQ#qI#=zV=m< zxVm(8fTc9q5ZO61;Gn<`$dmXbaX@gE;ZFb$(nv+jLkVr=xc*Q?s#h=ry#p)9NhayWHHsI! z@`AI;d<({61r*@INsG9L>1ady_2Vy^`o2XnHn5X(%P^xnQ5^|^B6yH6!S*KglR*Yf z&unI>e|pxY%r9>p5FmE^gNZ{{URm3!bPzzRYCyrID+f)y2A|Eb2fK=0K%FX%1Q4w6 zd7baycHjK-c@pMPBkKk6egFu5C`SjNyJ9J&;BJ3+e`{o=zl{O~T{LiKPr)Ce!=N~F zI0P5|;xAq(An_AgFv**-OUH?G6kEn6X9F;qEl#e3KZ6Ppkv=BRgU9G}OI_4cOvKu9 zS53H)X=5zGHuR=h>8T`YIqM9biHA(644K~7G1dbmlc-uij`3Srb93e3TLoYB@)h%6 zLJvE@Hca_cjW+o8m7v0UhRV!Bkn^J099+8bt9(eICH?A5hG^;4F)4_^I`(QkV=BqF zpgIARK>Xr$<}A=wJyqnzpaikMBv2gUpH4E5C&mS^$a|S7TzlopXp|Ke`Mb+2I@p zh`q21_kD5>3usA3Koo&w$pf|VGruW^va3wh^ZV18Q7-%|Vh6(fOC+BUSeh3AOS5PC z)T@{kQYs*6wg)85UVx-o@Q%-`eEnzL_`h(YfJ3TFUwqQI8YswC8*UK8)&$des z%Ez~oIJz;-9gMDkb|=v|7F;}>dS*3uUu_*YVu@D0=z5ml{E>b%L=LFdb&mcQErh=3pEcybpS{4! zIA9n4Z8rVKFzny;I%6BZthKYu{PTIK41e*Y!ebWs`@HC{xzvvee}1}u~ zImq~`UkdtkymUkijcWRQ1C#9Dz7s)AEdUGl+XUmEpe*gV>CeG_oBj^n&BmrEt*1ps zbydB$l+R6WZmX)#J@RCSy;Xt*sZ><5^UCu5AyOPu$}-9+C|8>A+J?!{%vNgmw=IXV zX3OB)P3sD*l0t0{3`C^rRZVR+Q`b`g<>}wK$3M7omAVzN&nCt@zZ&lOuR56#cAN!5 zB>yU?3(Tj-jKKy4J86t=S&T#nPPLE1H=iI#jLqSMKqeGcggww(_PWVJgQ=eF!BG(G zIJPMN%E{U5phoK=Wa6tB;h65mksbLaLn!{EKjuC|$+(1US5n}Vv_V=qGlLvUme#&p zWK(#{(=Bl3s9XOlBdg*l$$?_jFVEh`hsf_p(<~E~OOA56wq89+wOP_THBC{g&HB;V zqj_;{?q|vNPY+3+k}Z1QfbnAH#`cV`%QwlsWN*CyQLLmz~H1J+ce%{hSFqJR@j%anuhq4D)}%`su9WNwXBS{-o_qf5x#~N+cJWH%foJG@?QBp z0+TY7AXJpJ?aOp>0pF;v1h*I8Y7)*GEjIVvzX5Uu^16`E_R*XhQ^@=-ZC+XSDFxgepdZ}6ax?P`vjbh$fbY!aAw^o>^ zy;)af$I8&@1HY7Gu)Y#E91>}Vo>hXWp6I5;t1m58M9@OfG*8FFaCJ<{rRn~l_d>CB z#uZ1)jm=&f`3ER*%YdSTTGd|4(vXD09>GOQj3_kTq6o&B9x#KGVaL$BG+Av8BwF_d z{)vGhOO8+?(u*=2;b<=?IGFYht5s*(9K*Ye&h)bS8GYK*)x{6x3?1X!dkvgEtuyZ{(+=1C zU~P^W6f9cyUS77iI%i%{->{?0i{vur)Yg{zu*3H-`M#-`YgcGf|EOsdbHt);gyVbZ zqf1^;Lv(u?cW`}N(yIP)Q-n3}FoHc8GH3It}aMn_U^!TW8@A;i) zPTi#_LyyV$^B5BoAgWR4K_|tp3o2$Sf)GE_ejd=@52HtsG6MOFYeQMM?$tOZOhd4f z1bB|Gu2ScBfp!#{eI4(O_k}#?@$8>x+=|`s91Tk-rU(;YQ3JVCyxe3td(qnvVzYWV zxh1rn++a9Nn-Gr^8E96YKA1mpxFMkkA~6ioldy;GK2<%NHtsU8G#9Hw6t&oi+ui%f z;McCyT7&)H{7F~8{#(1}-+i)Mb^ZUD>;89tRE_5c*4>Lgu7!eh+Ld0yl2ot#(DbrfGt$QWHj~`Cjf4`Hz7n~6Q|q=! zk4^2$hfFVGHyZuK&{9=DCY9LXFK4!VgplA>i%O^~hMDaw=i6p6%9k!O*u!122>EC@ z%s6$+&I48?<0R=TB+KoQRtR0_F?+mYK`Zhql~6hfYdD~Pv~U!AaHxtRin*x~3*WpfhdMpz z9v^m$5R+ljhTJ$iE)ghc!7(`nfFQ%UAjAFe>`&A4DPxs zdbke%@#AegV-yT0zv%`QOatOFO6AkKyJZ0TLGMe%e_REnPS0q3YXRrOs+>>3io$ zQS}H58`zx|(eE&U#OoRI6tALbdx@WY1X6>6Ngk&L_y){y4U?g&hofPuhsTU~TN<^v zF`)4+1nPZU7qA)`kVJU-MOHt)eU^Osk%x~}>22du+5P)VkKzH>-6YvEacc9`&Rr}O zGo=wzQju3-ALmGB3_B!Pgd^%6(ZSJ?brVwPs<`b$og+xta2>MLzi#ptH^_E*8%TO= zm$mP)l^99o$TQ7^o47TKEU-Uu4f+sb-)>>fQ)$&R7~-pFK+ZV7HuQBpKY*1yE9ezG z5e!4)?Dr<%%`>_9dDONLJi7n^2KI#07e1{!Tl?#p2VtHy&yR-m0PzyRY}x5O2+l); z=?2!c4BuLsNSGOWDsB&SolQK`zbtY=l2lm-h2#SfxLnE!J|4Bdr@G(Oz74r~zR`z~ zw9(z;o0^q36q3vF66os1JV1pv{WnyBeJb{ce(Hlpg}hhz)(7BuYTxi}A+bUr%qm>4 zQe>X8KuiJ|sWu*RqLhWDQ@7i-b-tQEVy5FDbWY z<*x&9(^tQK0;ue?i*RrZpVr;1rSg+Z`1>-100S-nLX<87Hnr12Mn-?(@3{Hh=gUBb zC72o{e0F?Gv&?MHv1p$8z#dLn-h|&)H>gGpWoUk~%GDUT!)4~`oKkpR2kC`L!K>2g zy1w2gJ!*TSd~-Jg?t90(cwm|YW?=QmJ01A%pUu%W*SI0kr>DT_V3zj@9k14VNheWT#Ont?`l@aULK>)O6=>lz-$ zSOVCXQ}5#C+=}Q~F87Vf$w_C-TlKevC+X=sDtl0%$h$soaEY>`gYCmOg;RJ=Ek{=9 zEP(;W4TDR5kdd0Is=nH4YEfCT27o$2#wCHJ>Yd;5_5w}yaPq3zH4;3WTUmROhl0$t zVIS9S;IZ?#z!)rq>RK-VG$-%uJ^%$QmO6V-E2{{#Au`+4QfHr)gSTc@kukq|pQ4cB zkyq~?*X|3xPep<8N###8oUK0pfk164*|p zXeHY_dGjGv3(Q{QH{o{AUh#25Lbkvh>vfeTI=R-AvS8~m9`upy<~tkO243m~N~{c~ zhXsiw>e|=V9&$2K9_{cC4$?Hq<9gsIHcGuVr zwmO-!{<|K;kWPP%n>0rvQD22gocH~-?ovPN#+#A8h0s$C1#ii@sDe4_`2pW1li$BM z=>0}keg_~ofR{7135ch6#>Z>xx1+Y3HN!-#B&#o(1)j~mkavJ=b2C1RB!2X&&6}x+ zlqDkykXU1U;dNS>3}HOQfXoUZNO%m^Y$oSVBx z=he$l%anqdIDhQ~cao!1Z0Wrwm&HG*66i~BzHlA1p1?f3N*DkH4ZOG+f5!fSsYJ`;@xItO1`*xOfOE z4yOqjwr0F~d%Xzcd*Wr35=7TjH-iEsQ5NfY&y-tyQsW#?A`S~@FS@ed6x7Jv?w#Tt zvu)tXjdZ&QzeYQ~ayA_K2Rdh;yyvtz%q~gk{r*X}NY1t^m5nw^%!6H~&35^-+BbcE zuF1l@-x88)b|~3C;n4(VONk3uH+M}zGf!Dr%Zel|d8u0|OS!(`YLaJMmV)Fn(a7wR z&xq-Gnjs{#26j)zLkR%2B6ngo3Q zA_w?Lo_(^uFreF-N)kw60u~y^TRMxCKu_Til)_lt44LrcCDZLWFzysrDCVu|@&d}@ zVZ^N8@0DuJo-$q4S+tBx*APOz&B~{!Amx1~kR1F007{o09z%nSx4s{tK=WtHX})W< zu%DQWv`0z=%E(}>T?TZz*UtcCw0a5FG&q0U`5jNcPY?k{ANYrv$d3zit7=$$5r?n} ztMmM{Zo58k;&~|aj88V;Nq|kjS0n^SKdobG2ztl)GvMB$W7x1&VQ^)i)^Q{NTG~$# zSPg2gf7dFXnSYO3+1d%>n$cJg4%AYXsu9KQ$Rz}W$p8L5N|0oLFQ9z>jFF67{(7+X z5J16^e9(>=0R@+AwNS!864w5(KfWaDGw=AWyB(D<{x#NvAqPJRMJRS4w@e?#gIEqK zqFIA?4TeC#xmw&IzhTW)1MKG3#-rRj&Qjn=uN zsy%0*{%nXzjJO;Gi)FvW#GGm@PqBrLx{G(Wz1rA5wsT0wBH+==wL6T2V)zc%8Qnnv zP|n|L=wEy3$??xU8lcR<10(*Nx)y71$FHqRnlg9G`_otaLI32tK_q$iDHRAy9YGKl z3QA1YvyC8LF?_-$ZI8vZN>$Lx0NUmC4LfXL+!#&<1n!tLvQ3nJ+bkBM*w8eHyBJ2XLYeMgbs-s;G_9>9TfVBeDxI=Vm+T>7f?O^?yO0 z%RckMfC3Eu2)U%e4**Al2Ae%U_6`9@@pq#LlgcjSw3Y^FlwVf(v@U0i+S|WE0p0QE zyl6Z}tP8oKy(~y;cKsJCYbR0)p@H4ZAw&j-D=@bbW%(+1hu4BeX0ZrLAT`bs#BeE~ z+Rnn$x@Gv9?5WWpYDBsn(5Y4rjv{SLj7{L`A5y0<;S1gKFxX4SxsjaA;I-kE&l%dD zFKPZ(g#Ktd{=#kkU$IV~SJcL0mSWrDb;KcdG9e#(JcUJ!3Y0+ten+gWI~kncF+Tpe zU;tF}`F^0)iH~-Z6+WEW(pxKY@xb(Lq9< zc)|*Nq|tu@y_Rn2`>{J|MBhPysH-Ci*kJ;l2*aRSkuTWv25Kz67Fn*3^!KEAhx)#h zFaC`F`-5!MtDPCq5&s8!ynD$somKwu9Mt zzaN(ktWWg`)?>G^+XnMCUT67=(NEN020}#bS$N$&ZEflDAnG@7vUnax>n{I^`iQ**vXV`H|{A zm+ueRP9;9&K=Dh{`Z`L?0GDp5jC0}1^0pkUyc6P_)ZHhtI7i}t%98{u$h*w0zQ+?9 zf@xjWj~c{l>8oM3?5SubG{8ITt#=_e&rtP4I(*v_VMK#*p_H9){Lb#4>LFK^HsmhV zMsY?`sE5Zlb}RCf`!7+TASsy-3X%)9EC6gbFL(*syU87oR_xnM)0sl8A>%aZr)knb zIq9B098^oKUJM;`S>LeG&B3&YFIyfz1vsZY{I>XH6xL6KA3Mcv8z97~FJ;c*K>_9u ziNK73^}T!bq`j=_q1)U!<1B&%ABld9#{@HW{z6)&QmnrmM#=<|EanBd*=OcPvJOP zz}0XMm{SZ=Lszkyq>O!8OVHKO`52NH<}~|3|LL5%VCeDtOQg|oG|yVKV{+VqiyM6r z9xQAxve1-npy4y$L_t<^Z+-k262icp|AJa!kNi{MH}v#B`OE*LeDl9Pf9Yfbc>48b z7qlj!QTmT9)eAM&A5b!ScCd4< z_390uj6+$Kdht8FXEm>6BzV=C?$4<@_|jgw|9srDy3jIt9j}I^`&Zh}$CO&dXSq5B z`t&pBPXR*Ooq3j3Y$(<$GjYY4qliP^LZ z5AzCrlf)9SdKUgQvquMM#zE1kfV$^&G>z^_uQ~JBQ$EkX?Dzy)b~XprtNkH|DdpE_ z!pc^prH^f8H)Y=#=?*D=g-LMho#+Xyl5Q{KI@$a@h7{r!eq~4RNz;HyL?#KvW)=4& z=>^bj=+;qEkNX={l-#`otTPhqlj@0@gf4uUtain4&BnrjG^-p_lt!9oZ1L?0CB~K1 zN>xjr$lMzgJBQ-u9Vco~3AW`gVy&{Q^Y6}@_9v-x1UX{c9sUFJEI_wl7R67wH3 ztv!92ueQv(5_bZ!Nz#qwO_%hIvF7Jx)BI<3rC-Z$;DG(As|u))x4YALbllNi?9uRv zZsFk0%#W9NFP<+jm1B)QJ*dPyT7kiYTUA|w(ydCA+LOHcq8$3N z3R&`A*5r*PBffRxIa-OKXt66xZWoI@9nWvL$s(V>Q^Gm&MA9208;(_n%a{nemF)?f zDXKpBqDU-0@pV>#o;|nU$C@BX58%}KNRH^w3?E5-6VCXfvE4P5&;qH&kNs@Oc&H@s)rGe( z_>?|R3g!U%Oj0F;ttj54%#cJ zRlmx9RrSF6mD5X;y%O6_a?A)a4{qy(iy03soU0fLOww|$h_LR_sZ(7J6LvKll=GxH zb;ZQ;j~2K2h3tIZL7tZ1-CNZZ{5|!1=Ta5NzDqjhQfHehYjY4zOa9`d4JdJIVY5Ri zDS2DOimiM*Qg!2U-LjNgmF>?&WSiQcaxx0M#}FRZpH@`g?-0&nUd8THwv}@{zoa<= zJ+<2tP)H`DbUNQ}Jq#C)DcDkWh7^;HwRQO(UenswQs;rC33mA<;iq2-4&f&j*O>aJ zrcC&%4Dh`!-UGUP3dU`skM*IM6W&&bPc>~8xFess+4s>3a6|3$fHu#UYc{FbrRCIJhp>z zV`8T3bnBVy&}Z9R_Gi5&_oXCSyL21*6#I`5+NcsJAb!utb(+awvjpVI|t029Y9kE!> zA%lmy){uOMJTr9KZDu8z81}WxFxp{kRKI5ETJW{r4u78@zr8=X9N%Lu)_A!Dy8|63 zIM~~Gh*fN1fz`PWb+?R*H^Z?C1h>k2*GdS7DtJS%nG)#&Q^b>M(%A&+pcyBJTNaEtVZ zn8ju}NUP1R#x7@Le~`wGwtE)`8(>MLd?iH0;o34sHNh*q z_+&I*6V2aka;)_=&>@ql956v znb+exa7uIXhuFH&%P3)t2eURxU#kdIVI-J-qI|Qy>ct4@jYO8k7I*>`#y8BzIJLvJ z^Ml#CvA!jOV_s}$zE*Wl^_-lp|AZ2Do#@Wo=%7nYd9>&BD{l@rNsD5~o}^+gs8{PwcUX^w7L-vHBQsxQ`WBGZK_NuuKmP8hW(qar&n4NqMGC zMQ_emGC)G+yFRPzVR-6Yt71C)oK1!6FPxDkSzK=-bto%{-)Q|JknR6;W2`brE-6!ffdqW2Xll<<_Xw98=K&0-fzV{f@P)f|` zs3o{FiCX7_hH)p10C5s-kJ}XeZQ{yRRD57dowbE>>=iSfI@emUK zF>&%}U(30oy|>&ujnAYy1u36N6!;u%@7_;8cLh_X!yK`_c-}TZH_p*>BlF<%$yQIv z5$%1JL=h{xEyZ~=?c+1$ZHZotSNa>wbo_5$vQ%7;+P)ZiEsr!O9iCj8Kkhi2VMq4# z0c%ThvV%6f1*4@O%J+4pE+;KicKQZ;2K%Z8@2a(XXS#vDV{gT=_Sud}SR8WaGC>lO zp@ov78V_-tTXUoaaNlBu!N3k~pV!ETmZbG4PGJyH{V$Lnu~o43eQA9>mL4 zL23f2k?E1;soMYH$v*csk=S)ki$}VZK+!t3>IXxY8ES z;ulV{cI9&j>A_3-CX6mOm9Sq5qYY5saYR!K<{I{`?0Mzo^eof8$f0w?a&{xX3C~3*ri-F`-q()|WHL3kCZQ*xAgG(9_fAnoQaK z>&0WbDvrwO1y*QlNju_X)QS^Bo=NOvAK}ZAGR{`I$f>G3CbW8#_onSSLZJ*~skn2V zw=(kdJDwsL7oZ_Q(l|?EZOwxxK#br5@qgCf7sWR~rz6|2MX*z^FhwM*p)8k){u)A_ zN;#7pmV`w0BfiB<(Q?*581ySCEmJKEGB?;VMgMuu-btr9FTcC=_}LX3r@@4M%-NcN zf9zMH-P2iDpKd&++2&8#sj7|!>#Qr(CDlc<2Da{#8Y*FIX!Uw#mVNX{o6gfEyM|i1 z`+R54wRFK~#x5fb@w9B0Od)+5Vva*8&<-{9|K zQTQk!Q;s=g#-i&r7yEfKVg+iB>UoSdPE{q8%GV0yjw!I8KsOF70pfQ~KWi!7`u z#u}Tu%o(^*Y@C@sFN&qAg9@aqsYvuV8Pd8{A}2@(FhfcHBFB~hh4|*XD`xA zkGVmI?s^HdpXWjk0bGZ!XA)I%mILp=ug64>bhB!R8>qBnt}<>FeL|n`;Zs8vpW|E$Eog?}NTTMhge0uIqbs7)LKWk?7hpU(>@qSSpEDd{M6(JO0h!1*dF0P#*hd3O%(zAN z-5G=uezOZE#(uzeo_`45R=lqtd!+er8h!^g`f|=F9Vdm}W+Z>TCB9fyb=HcUdBOkI z!Crb8s(8}6uoNX`chKKq(=+RA{awoUOpRr$&P&;ntO_K%-&AH@dUwfKQ7E3}rdD7V zZELTENlm+QSwTe9Wxsz?-U*u-_JFF9({gzhGK-nJsXa%o?~zTOy;L-vc}1He|KWcS z4dPBiDIAmohj6`7w+Q1*gNrvRF|zHMLXW6om|&(|HU%sB9AE^bFP`SRg0;GG3ax_& zF$5O%dZVGQCubCOW1Nv)mPB!wY3O<>kFbE-u+s{{{gF``O`cy;gJ)KnY~9qeQ65eyn0SW_kZu&4RUe)y${De;iaKwZ z5hO^CtW@9KdiIb5c2w-=K9aeZ;h}pkZ9b0SQa$D7~g46#MpQ^e+8B5t6r*^2hc{>T=g}^*gUPP!fS|mK*g9+|DK<&@cEfTiM%mwC+Wi1e zHn@iVJbL>;>lu=S-oU}zPkf7lW&#*_^FF3Sd0WO1_Vn`BH-Y62S?>>abR5i;)j8lV zvNh#vwye=Ie_Vt1nj&@c?3G)dXt}sw-al2Hls)VbxzcWJde(or;Lh2LtVSLa)n?$) zj@ZZ^BQyNAV(r+Z=pb|~{A)lmF&^i1t%>dNT_4{o*N_v;0BD{-g0Mpi6PYa7$PuX~ zcK9NM@zK{B4mWue&govkeAEuNZgomsrVDm9FB3nT1cc%!_b!gCme}dN{khQR+ClHo z{k0o%DDFOFCt3;Q<5k7Y z6)nv9`uCUo4APO6d1T{W=Gxb6+%tcnN7S9KxJ>Tmu zR-!7O_$f7mCLx@inNMgnzb>!s=A!% z$Zc;gQPj$CQm;A{WBcstZ@htRa~`F{sO9(Utsktb5XTkUT9syA@a`{gDljrsxutYM zyFw?g`%-Oo!!5Q${c)=(^Drr;cV-0}tf$_){BZTsr7IYLF7t&>L^0q5-kp9W{1ieo zN`IH{ZR?=^BWIY(=3fT_S!hJyb zv8~T?2i^UpQvaF?8x z{Y8^6voh&Ii+*3CEw`mU%~4tMlEoz>tQI-7zwLu`ZJY4J@L-qcSPk}22X$LMyKS;C zg=t{eI)oP0UO<`*`Dy#A(0`r|z_*5Rgj<}VCYhKp^m851CMy;(G~VX3i|bX?T%W<5w8hLU3z7YLcp${G`m*Y?gDJ&!rACpRSF&`MRn?C6-@4DZ-+hQNf9-H>`8|eN z;r?cYOmRD%Lx*xBqa551U=}|sgM`n%PnbBC!>(NuCENR0gA{rKgRD&f(B3UU8VNa) z4|=q-tW zf;`0W>1fvJ{~OV3Bh<$J4H>jx2N4(;)bClY8F~MZ=6c2Rv!_>w{~FV052fhR640@F zy4S&|wJ6^K3i0ENx9VxTNjI1_3I$9Mw_#N{8Zn@9yy!fnZ{)$Uz#9+h`!kw6zUQRf z$-{_RNYLfCSX}NnVP0z0g4HE`>7&0@QC_@^a~aZc8#`m33A-g&uvtkjPc=Wk_=>Wc zcm1`^YJTqWecr_$t^>iH$?6>(Ib*PpGbm8WEB7PhA2W^E{TcS4k`|?x-qyX<@nQz3P5j?$U& zrg-#;Qh@tA;;SN}6?X^uQWLKlVBD|h#}lh=A*$iN(umIO^IP|a8%nKa&O@C^yH^YB zvXAgwYHy?uc*F@>1l^_auNh>)8~~L&9SNT86kg8g$5+qbFIu&PqqJ6H%)wNXZaa19 z@~3r@RCe&%YTWnlDS*?QH7-4i+tpi2Ww>F_LH|ux3|e_8P;Cbo65tAdOUKRb$@qtS z+$;E~wSaa{ z&xlc+pZO>lv6&;(O5FhkTMS-aZVI5=A+(2?m(`8?K%jykn68X>;Q82&HYB=lzkfe(fA>v4{1L59?5$*6ag%^^i zR-(0dy2G4wX+xe_sh&T#-fx3OQHR)S#46EQ{4vdXb@05P>dN9kn#7#W{ZH$BdIir5 zZmi^ZE{n4MYGb3G@`Vo$@nz+|ASnu6{O(PC5%*oZ%L^>&gEy(aDYD2}1Gj)*kcI6b zE$oApnv5C~9?-+qZzi5@$6w$fG+8I{UbZAl#E{xV!LkDrUyiSwJ6C_i8{hDhI+!fC z@}PC~LN$CL6g{%D9ButnklXuL<2{`(Y{jNp$3gFeW0%Y3qIPIR=l3>i@RjtWVL#aa zFIMra`~TlY@hBm|&45$(H%fi+sdkO1|6aJjz9r~h0R-_}lXeuKtz?%q_W-P_RBi~7 zU55bnYfH*J(wE3X3B>U8%>3a(+HzL!ORX? zCq7xQz2_c#px0vJ81Wk@f`N|19s{XI=vX~d1upHga=3y;5Sf!!OswjXd35z+^S5j( zpKE$MT)oqT8BNG9Eb>Yo?)J0%`ZDjP#(U|9;YzC`pc`>+>a;jsg z3C}H^8>K4I{~mcikosAV^SNW|!m6z$72@7-*bkgNkhg^j69{;=IddvnwaNn2POD+x z%&c4je*HG&?AE`?H!O3;FyDpw#Wi5TCIwu|#K}EGT5vj?ooo(|{kDev@e7On6glKI}F|=X*lg-j8W)PK4vV!Uv32I`d1KOpAEqb_2B&`s! zYp5FF__ocZjU8#s0XuMrfb5-^5AE1QV!xW~;49qhU~W=tMBbS|NqYl0%LT~aha+Un zMo<~!32>Mi=)jm5C(!Iob$@(|6=TApaQoPAK@VmwbSkz4>qVI!=}6YsExDMZ*{ALI z)#H0mM2l(Zi)quKA_tA=Ck`)cSE%Yf85F+*1zj;u@YjmM&0m-mJoxZ-NYL}>oieWX z^h$qt)kU7FN%_G$%UeCUew8eB?HF#VQy^>M>ev>vZL%Uyh=-_ANr@)$N;+3BGRBKl zH3ogo2!;w)bIms_>vzw}b$m9m{Cr#sZ!WWiYCqW(V7oB6v%dTz>g@oE z9Jbk}#%*;3%%>fZH$sh=!JP;-N$~Tr+>K(0+(bba7kj?_CqZwqWmb5ZbBpxAn14n<7>fVGl5f@CN*VYV;4%;vVx)cvVa=LbAcU%Ayvi9hlMa(KDIB})hS>H>Ps zM0C~B9arf@;5KP2Y;n*azrmlL!T+`HX2uszU*3Odk^fhj!_Sw>>Zo#1ahtqqpFZ-Q zH$omtWp8o^-dh>YEvhJv6-IqT94|{JO)^xUQi&AAN zA|fJvn^HuiFQik1q?8f_gh(%K3K3&KL=+@INJ^z|Oeq3NmqLWl2oY&TNQBUoB7F}^ zNTSk9qBK8Ahp9*eeY?{dv z8>mT@^x%jm!&YN9vX>dL8F1C1ipGn*&|5KKmPs2)C~$nZ$v1GS%yIxHUVgVxjAa|V zOFd3IAkH*rIyQ4P18wAS-~4&?fi`LRM$v-BTy3edB`jCps}8G@VLw*}jz?}}lA^&Q-Y31Y35I%3WZ&g?;|FC`LYFGq&zr~^J z0BD}=5x$Gm=>P-~NSTxq#u-BZs}!!)i}tB2=(}bi4}GhsNjW*KuX( z8%}NGT}An&SW!zTFe;2$?r8@lPd!mK?GZ?jcAOjV7@fV|=*pVCi5Hr3O~ z?WT^m^7a(6t>#spXI*Y%onhNcq~u~gs25UY^*JNg4Z?};c`hhLF<4?}plNPX!u4O1Di!~Ld54q*{*q07(DomR8+E7&@e;WaEPxqpA-`Q0{H#slX9n~P-fzI+*ypGtWcI;yk- z9gvm#F4qs9Nq#ja@~zI|(2cv7i|1uc!*bhxzvbzvnCj`A*Dq`v5vDk%8hH1D!?8%~ z{e{v|dv86tbj4=;x!rT*leC~F&-3e}N1S3b+Mcybr0khKG?eXNqtRVxZC_|@*fcwM zn`{zc@0b>J+u_)Oq{!4|1s_s$$;-mm|3;F!l3N_85c8|Yk88UMZ=~HHpPXwbWOpd) zROA-9d(X*M-L8F9Q~x;QU>+$xm{!e49m3XJbEJZcUtWVQTI7klIL`?WBlzX7AU5!v-d0#D#99Oo(x;=!FK#2=UyRC5B+f=UD*=}FC=E-#9rtwtg9Jl1VW~+JX z;%*u(Z%&PGi;WDMc`IM!n{J=$?wqd~rqLss@fN~4`){?^HF|hk%ePRmueDn)YmmK+ z&&i7Mh)#*D8OnWErkq>lf&^B0VQ9HWja z>%18ZK9gGE&u(;^+OTL>5v}PpGC$ibzH{6MYtZU2pJ8gqJ=gVFWQ2H>n~@eNP^=%W zpb+CK%g1;= z>tdf-rL74-K>p*~5uM{_r7N^)$Hfj!f?J4bkFsm+|czaS)X-Lh! zTFtdA9RWE<#!knXxnmwcMcvcwcs=e?j6i*IejFXIK47LF#1@ZVn%Xq=riPO~lCTo( zjK!!zeoP~-ZkkEz{UM{ev{qyx6i>G;nXR00gUjn={;J{U$p7`wG z3T$kNIb2C*U`%V4+Jc;HhP2;RFCtG2;t{xrrhye@_^NPiQziA$V<`QL6l2nb2b{;z z$K6~?eIM3`TPDZKJGHYb2XZkz5+<&X%D3-5RMKd#)=+gS#d0@mPQcrdua@xk8HAR! zI1uNX`214JBdpT)nJGt9Os{P*0Gyg zHviFUzw-?=kvXxnh!6(`ZL966V2)i(@dQ=C;4Ju9#jo_#j2%G$3r6wPqQ|di#z}Wq zUmeg}Z1U@Tl=q!ra8Q5saRugC@iFpfN13<#Lw&r125w}8t`{ftP<#dh~IFLT-V$r@c+72!R`8{3QyKF|4KE<$gIeWAj(2EE)5N$n2{ zWF(CjrI)(D!i?wLE#~8)4^iYf)93~9peVm+|I1uW&%h^#pJ2|^HPqDKIIjEsO;);! ziN9Go2V43+-RACvE#+2m8H$YVs;%wLuS^H~a~};q{-}R2LE9pxti`DGQV-)C=YvxG z!50B8ZKvy<;`Q&8_`4jq4NM~?2MRq!w2l2@Q%#?fM7mWNqi4tRl+Rv>^=eO5!fQB| z^Jd##LT73{!mk@q64S8pKpO*cNBKdNl0di|Cp^KhOvmy$@>?wGSf64G_1h?lG`3wF z(L5>Lt7fXSwhr3gMzEcB#Z84xl!=8#1Ub^}pD6(&bAmXxG6{fD{{k(eb#CjVNb8>BV%HTm>oOj%_hmS4csY<&04vw;`PE2dv z{;=J3Po9?K4YFhC!K@;^`TD!3%Ld(J=Get9IfWaA$=DnVIB_8DWHPdn=-N=#G~`!R zV`sl+UrDkZc(?N1RhiYfjuVdu!;*7NyIHTTb;?uQ%S(}%O@)mOsS7u2UNnX$@nOYS zdh?ZrE#wDd%`8RRo-NoU^Gh9;c{=i+6}lv5d=B&nqv+uZLqlB7P)A}T;>Od5D(&;ZfxCahZclaSeX z(yuQx`_mQfXm6jjPnogTGj5MsEI7evDIM3M>>jF_(Xn9{CcXzPOyP84xZzAe!V%h#;&0-6#n1%rBK z`m9bnbenNF+<;3U;?%kDHJ<^qLvWx+6D)^A5QJdDI+U1-Mys;90=hMf4iljyhTd%q z+E-HEn71cduNAJ~jkF^keav}wzItg(AWCu{R~(FGa~@GUxG2YAoc`3(PK>KZ>g~Mm zIMn2OCb78h)_gR%DJldo@AaEa=%FQW^|&(t{(ZJXlx-BMZVXGXCl?EP2s>(0;XLah z3SKMVGv_&s91wZ7fXicd{V&$DdCg+#N_tOgNl?YYyT!s=lXJtYL*Lh5vr2NtzPil| zL&tW`9c?Ig5{sob7<%o0o@b(bBWKQER0rN}?lITB=5nKZ$msAZ)AndRp^Q-icemF+LKNoWu4wYzR+ifNnhBiK_X`>Pf{g?-fZ1(vQd&!)o*g)KKOUi18>@nV#sS$NE z4khi*%y_3~*h^vid!4;9<f7!lrE_=MhpfI23$%&W`&vf} zyYyAD5Q1rm)e>AM$kDiafc1|cq6X=(kta|NRESpSYVBL4q>UMNhU_n{3h2f!IP(Ufnr{uyvAH(s!3=xdX}a2@fkydq+==W~1m_Mo z>d$$wwrE>-4j3FfQs^FF?1+_YS=UXNl;%jj!j`rF5FyyXsko}qJ53wmA1Q{e1sz+| zS;RB^nHz`u8xKbVU*!!^N5N=cqs2yk0Vb0%Ay7{Kog;X>`eeU4@F~t0433!PDms0D zPZS;7sCy7`#px+&JSz@9V%&y%_SJW$s+DYP>^7_i)}t@hH0e=!VjFXU;uuomSbc_h z$A(gqU2;hColE{c#;|6TO*{?xP41cH0}IA>vCs8^1Z;?Ydxvrs`j8j-&gn`i?x~zG z)3p57A$@{(Yp1l&y%*|k%10l((OcB^Y-P#+Z&hv#I>-6C-Yy<&{uyl(iar_=QER{` zbkvk|ywxdHs4mrC%&2y|U|@eKI8)jpv9jKD46hdtMb=76UTyWSPjX_P=dF#NaM|BS z*;XUFwX~|t)Vl4oze!TOk+oB~h)d}kq(E9FKY~e=@d$)#R6XXBlKD|gMB-Y*>Rslu z<(}=HSUQsj2|^4uT<86=_8KqUUDpe22Gx`)X6Y@6Bn&Gpxva}GUKg1u!Z{X9MW zwhmZo;T`6q^Cor8t}i~Ab}D-0`DeYAuFCOrk8@Kp8}=vuh9U%DWU}rBDj3tyr61Re zZaz3C5fOQ8Eq+DoE~W91&iw-C;nTE<-+IW$;FWR8*>!^DWy>9gT$tHHvQ@Cy6nk>*#VhmZ|o@| zZns~*u|DYB>P$(vc9~e0R_5WffU{)++k4<<@k!`AEcqk@%~nNVli}5YIVbH}j~kRA<1&?0Ff*_(5z|Zn0LbhZnQu>IA(GCo zl)JGqe<{by1(m+Bys6C;gQ+-k7O6sjjVk4Qf$so zex{WC4DKMd>PB$&_m z(&Slz_`~b%W#`5(+@)ZNEa~65`yWHGEcXjxf#n`-+pMk2TG&SOpnarbuX#hh{8Xn- za0gzMOH9F86<~W$KS=}&)Idf6T=wYL5$~HkS ze0PwoWAM&76<9{+slM`{&>(|W6%{JAe)J0+lOb^#tng7z4?R`1#Yd65GTq{>*~#i@ zVeF(N8o?w3P2=**17uM!oH{!?uvvC;4_7=%XQkZZ13RN8q!?$^Ks-4TCbEJNd=J07 zka?8beO*afg*%T^`T76uq%;+HQVmFcs&zr!nMIB1`jR z+U;}wjurDKbDqSMYIkZ!qH)hlPwPKy)!on1Rc&|eFtbF+#^s(c_Rn~8ClV?> z#h*5Kac=rhhN?lE{|egUhOqFqyU87IChsy|T@t%Q*tJ1&siF~&b9IK}h9xkjabN@+ zAB{i`Z0=5{G?%>Uyc`}8ep#Ekw{PX#@`fyOs1Zhi&?ozYjLbDzovniJ$7<}3s1JIq z&ULfKJzJyqX?e;osy`ZNC;2I5G^DnI8YQxjJy$swUJ@M?RM4zK3im5A&eiG84JixA zk)d(2n54d_nKP*!+4gr*2>8k1^@C2lfTx|4NG_1Cgw&Jl8iKMj8uG+?@i0w;3`6?1qpA~ z{Q2r0xaBPKCE0(g{;c3{xCkvF#Z0 z8(eZ+AD^(gW)6SXaU#gnGuITfRm{Sfj23f?W{>#TGlPvz=n4!@a4l&|~*1 zj;7^B;FrMA_cY9LI^Dzj8lS2$RD zvi%LD0HFB{oiEmTO5O36wGOdlh56RkEgDZ&L^#pNim9nCVbHa35Ol17E z8u4w7BY)j5~#CyfW+nORj#U@5I-K^$JoO^dQ~ z9>}Yq)g-|##dyy0&AEo4+N;lSKS65D+$=kHq#T^e6&HE!_E+35M})_XkrrUnzW z<3!cBRElnZTX&WG7^Un|$%i-ZSNq5-W_piOFJSxEn_y@2pD9M%@sVr?_wrQ&N{g2{ zY@wmFLYzdbFRIfn*hpW#Cw1VHo1hWwS zLoOF_{OC5L$NsPd%9%=)i8#&ZD;bJBarO0FrQqTHQ=fz$aS+aAtGVUJ|I{1u@)r)P zmq{z~nvc}=9|tCTSPa0kh)Xj8w;wG6)ggg7A58;ukQcxdy3Hhy$v+uLlP=fx8x&}d zc7|{$KQ&!*8xDPiZg*86#_LdU7J-Fh-AX;Y#kO zpi9x>C#yL4e8lyvE8JRg2+RD+L>pesGdO-yDoNS%Xg^N0@IFvX{`Dmy{yx!VAgEgO z??OS<|1D3-hOk2*F{iR^&`fJzAuHSbvJDhGrL`0X+oAmccL*L|><%GLlA5~?V<(*I zxhhYBShQW`Kp0@#u^r|482IM?egbs-0*u~oRXSTc{tah|sggfcZqf26z(=EM#E=pv z_?8O!a#+th=xH;Nv83xOB7CKRy40G(M2Y#@NiDAC1P;!*e{ybICT+@FM;%s)8=*Co!1w&O;%NqE2ak- z4;;Yu^Pj?(*b|3lFFAePuq6I9L*}MiP$I{+<=1lxQDb~hh{OSX{+<>H)f!3bprx#> zHl&yLw9-U888}3eSU9VuFeQ@ImMwn)E1N`s5JrOI1|rE3B^-vZ;`%c ziv0!mRnx!hUrLqgzvdQl#!%tHp#v|rtv5a{L7BclpQV;RC--D_PFRu#In?JykJ+|! z%h6f!d(Zn~k@D98MVKaXahdRFuCyMGhqJO?J|eEVJvv1UqD#Y{*otk$r)}8ZFqxOS zNEpMyN}UQ;BE4=4zG^_)^mU`nG2=efur)fW>lyzpM ze|XS-C2;O#Defb#sT#9^6kRCr%rm4?tj3BjS+>i@aPJ_%FjN^QQ{0NDTUvH~n*C0r zymLRu%Ta0xt1tDP=BpnvMk5e|Gi-dNmGDO9)%8MCgj?Y=_2`tDL4i%<$L~3VQp##l>9vIS{T+(!S8N8e%6_4iyhLJ$ExKK3$K$ZGbGHt3LPtrTMK~d^{b93|okq z?a8+2Uen9oP-?lF; zM5_y~MurQ%@g#6d5tYlN_06*kXftqRYA>@)66*ekzeHsiO%WSTr|#jPW5c4d=Y!C! z&8t;~kb_@u&3qRaeRS##Ra^p2v|*Dpz~7lsQ0Dd;Hn}+slp6suQ~hxHa{0+~eT-*C zlO4it4hpxYHE+f+4>@F!UG;DK1EIo$E+>oAE=Y!!4ipz?Sr3$mOk{)vZ#($Fcu$dL z`u1bnRxTQ`W83=+JaTRBoH)T5#hw2FDn9C%q0;ye+qh5HFre5uLs2@u;@+%V;UP4^ zZx*pEIzZ!WoA@M@>aals^;fSRm>PSk6)Z6FFm%bj%NSipZhX7E#Q(PTlMvha&wt^X zD)mk7-~5%2J2%m=OR>e{*f{R{htR_ToD(Ep2oo(z3@%pIFk+;V#H$a%)$VM$O1U#K z)f$2P&o}6g8k`ZxfC1| z`VSw*N#RufX*&Z;PR7kEq^;U;Z9|5XU<<~oW%i!uoUn~uI2%o0+<{Cy`^|5GZ;c>* zm3s_1AKt({iw!(aVT{$DHhZ`=1@EB3E5_CG`a zzs}f~yk39)S5*AJGT*=Q*uV1F|3V%WvaI-D_~O88F$OZf2c&hH^Q5@lsezop)$2n# z)g(D=_;IfB-QbdDHesx&U)fSrETDUJSaBvOI5_CulN)OFHzwcBN&RXSq6x;^X=7m4 zx`f$fJi&}_MvXD(d3%$ARYkOw)1VRQI$)ou|BV?h$G9Q66e2UtGgEQ;zrE1@IfLOf zv^<|+MA~5|h2P!JZ%gWMrX&}}xA>|fMSY~q3(toII2FH%rJv4ex_w}sdky9O+IIX| zXWHHOA1-yg&IoBe^`P@`i~nO?TTjunw}uDaBzA0)&$F$wz+> z46Zl2jcA$X(I*h-#prZIG3`${rTEX#nF6TQaVTIwJu?a4LSPnh#6JlcEEDK@f-b~z zFl-Zo(+>gW>D_f2CX3Lkf&#onZ7bl18BHJq<2?^HY<(vOn1|gZ1EMOPHZU;ypMSR% zI))%BP{5gN6jBwzMb;B2db4?y*|(TY2rgka!0T8G)nloGdZE9H?5FZ?sy+xlUNX!!WMZ`T>!Us zbqopHjcpryl{5NaI`PsBGw`jvij|Vu`5yJoGUsNlEggMWt*p?pb z=cc%=imdIjBjDn#l))^k`?!C8^yrhn@;3ZG3zgk6zQQLP(*oOJma%gMxdT(n*lx6_ z^~b|<=X72-oB8%8Fm`FE16G$(*_I;?VJIoS`XeqS&QLx!W!J=f7Bx3yOBM6kJz}fr zDPh##)FoDb^RdqL{RJw6G$7<~?En7y=Ho}6m3VRkITd$&@;fSbB*qMtKjWGK+j_nl zu@&E+cYxDFtf4Icl9hs>k_C$=N#Xzn0jv0e`?iDtE_ZC8`Kg{=DiKKX1Ntp8?}9zHa=}Jum|#w;(TZhKVU_fp?zC! z$kTzfVYr&8g!$50g2aM0RUNa+Y8h~;uI04CC1T;D_o#Sx>3LRJ=`wjG=Y+mNK_VR~ z5tl|*I`MO9FSZ_dNQBs39!OO|$2E6{kiY4s^O=M&}_qQ(v;s>QK6orx;Rbu2bXpK-O+g>C6$zjgOKnbPCL31mV9j z%s1y|x(%9Xu&TLrDN8znUD&#gth~&k0N6KF14zCC=Typ<22%!b<+`MaHo^D(=Z%^~ zo9ix3On3#@mSG~#z;{J?|LBXetRARAj3eoh1_7k%)ofPR>4XBuT(2wQa!s`|VVY{Oh4J~OPNd=AN}~fZ6r{>}Zt3SL)HfKAO|dsT zqVK%h+Ui%#=G1&Ru|r)fm8FzyP8@j@2{oQjO`CeOK$EymNpSDl$|BTo?z$?9+;Lr% zDj9joHh8c@RWyNqHXu*tMkXeNJew63J6RH4;q88E+{0_$<9_5B)4a-%pkO6~fUFb` z-Q0qiK2*RiRqt0F_h(Ig?qo_HuT=<3FHRcQ8g%gKx6wG}^K5U$%iLSFkJ2usy?Z?o z>^gz?F-H2}(HyTFU%3|D%en3~QulJ^oNv!Lr`b;CTH9O>zx_tTcWoE8fz zo+^0Ny+#AUF7a_sL89K%9{zCxjIgW+E@ef8KimBNlsSbK>_rf1>#{Rnc+ES6zrLb* zcM_)uI*z~uukWR8LU4EUqd~WZX2stNtFGJFg}O?Deiguhl`g7)XA9CX{DU~(@GXho zG5vAXS5WIuSQc$%K(SonC!vEl@aq><+%fO^qAo3$bKYTjsS!eaeaRKPNFPhE^04S4cZ7r1Ez6ZQD4=}%=0f>WQ4@G<)S;D zz;HWSZ>EF8EMc@zSZcgFAU+Yswtdxx!=YS9s2IGQldulRn(vNe7Sfn@>l zfCDz3xTuZb^IibYv@F607-@Peetj(cb2n0wz>;l8@R=X@yaPQQuMRWcmP~nXn*hhN z6uL|g!3At&8z~!{?90!H>LeyaS}n?Qs$8LCzrFZ%W_-RPokdEP@!7^{Z_=;4rWGyj zHh4jO7moB?pT>tE9e$SR;0C=A3@maU#24DGV8jB{Voh3}q)Rij$EJee}r4_FigRy4RJ;kDhdT6Bfw z_V%si%jPJDdXhWmwZ1h=S#P}Tbx$H*8(Q-NMI~XUpbNGYuR4kV2Jx#`1S)-0Juu
f77Q{v4`WPt}?mBWCM zn1VdIu^x)QkMARh8U@FAY=5>RwW49xM+2(#pQ3CJ98i?oQ`h_1<}w;h|Fum$A(R$C zNrS6FRqR*9c*8Ni19TxaR)XkLTBaX6D_EZtQotoDa?%-PjnDta6plEXAZt=O^PV+Y%t>&t$$&h;)Zcp#oX#7)uhDrwWOWdJ)36mI|p%rwc4~(=q_=go7X~B-Zok;6 zF%LfwfEx3W=zB+Fx)WL^KHxR^A_D}bG*5UnbJcCN=d;;#76Ql$R(%pWjlB+}u3|M- zmmn`%FmE$$)s6o>YMeBIm*>Iwdm|m6nwZ{=#oIh2C$zT|>IGSri#(U;T}gV<41jPGZvkIc>RXD>yyyf_Ko~cLM!l%%=wq| zbod@@Fbl=krU`+Ghwyt?*;W!K6?jC%Ut39qwda|P@I^lfsSeXPnO*}cIwmK31Ft@*AuzWdtdqQJhPY^AI}2Zajg^xvpIm|zjVVM) zqDFnsxl#@~6gZNr$j0{;+`noOj~_zq!+rJAC-}!N#m{8|#urT3OoDH5IRl@B?(jbs z#E9V+6v0(&Hb_ZSeei2>P=@49AH$-*faw2HxAkol#sjmuhNuF=iD+MXaKb67PcrxFKO3pO-FgI?px|w`Uox9y* zGTAs?r37>G#eVyc7z{ftr$A~tZzdu+XTd^le6O?}ef zIVXC^cC=5q=@036309+#T=xU^)`rm(ds|!a`1?6&B_2&4p_n5!g&x1g_^YjWOF4LV z^u|g#{HPKRKG7POHhNF^BvcRPMq+q^e8fi}f%YS!jB0>s`J$uD>(q$eLt!s{^Q==Cyat2$y6A5mH_9=;CK(qIDyq@=wcKz zJP~JAIRem>ty(jU=49hs)`kHy zteLyka_2Qyx5CiQe#EIVn?=0N8iFey3!)U}ex}K9=)V)}n#qdUMXkF(4>x`|gfj|^ zW*s)ye9rD5R8q|dea9gyaNv;bsEwV{plhZSgo`MG^p4d-MAlLq5Jru^4>j}5Pho~l zt(u977Gc6fBNUM)W=M;Td`XdA)VXJX$y0zx5lnH3`4Git1tiOU%2f985$4Th9ow|| zdeXY&TLfgH0nTpzGHi|t-pvYj9l?ojMF@WB=@tLuX0ZC>XQgBUTF&4652XlxI4mdy zZ*oA#Y&$81w*LM8^>^xmn2$t(*mJ_inZLY2@t-y$?2r49iW0O#;7}e@Wx@pV2zkQt zj}9BDT(%&|ss+J6fCtR5nO_S2^a*|=lzxP5DB(d-+5+48NoakOdGgm=5$d1L)yGdl z-1d=<1T!#~HAN+{&MG@%`hf#&?;N z#I-!2MO-J*n0075NK+tEor;%-9UW}C&QoM}Y)BDf2+$e6KXAwW#%d%4v8?`rz`5WA zI;bEjySzuNALN6YItIS`lhE>(=p+CB$$Jk%l}QJ2T?4iiOb9)LKrX-cEpZ{32wQf9 zOMvv3#sw?*(`J}=E9e=KK=5vU3?hR0rVY2>!INck(1M*%JouITitr!T{U5x?-x6dR zjkvD7mT_me<`7?!U9Jz`$Cqxb=`&N~sIxY|E%O5&4s7*bmiWqS#ro={aVy(; zAZ&a?y7KQwM;z_1JMN!#nHEsH@VimRn2U$1mt<#2q7~vqs#J%1Vpzz%fGZ8TDGVtb zOs0f0rxg^fy#NO3^k#|SoXnpFzfWIjQg`Rp#Fa72JeMTKW?kKs*Z#QTlo){yHjq`m z7F%76b18$=J3LO~>>#a(z07y;+QTnmUaU2 zzKDzF6df|NElZVjsu^533l&U3HOP1e&%jxnm6Prnp1q%jRZRl73ey&I9eHNko+xY!Yw@gt0;wQNEVWaGW4!5nN zTjsB`mtyswvAn&`W#v|o{Y=_m!fmBE)1(QM?P0kUMDn`dE52Hv(N?wSVC!LAkZ&mz zFwASc66uoO0Z`HZgPZ1=h-4oHs4SWpqzRJ_5QuPx?~o+%+a^6`@^(Rz+;2a)R00us zZramu!47WfOONnH)xwwRad>5@VZs9VR(h7``ai7X1jiZ8zjCr4HtdY*+QS<_{3T2N zhl@1$r$qQCK=zMVq$&Jf{!wZ&ef%ji`1G;Sbw&9Q$PTnsxbPu&l}b)1-k zuH)q0H|DeJw{4e40vl9RvB^}(TQ)s~| zM>WGu2P9d+&7Pg!k}arj@!$Id)WTH<1P8D?Knj}Ff0As!aX<7)3{aq;$$Fk6>@*7u zQ+rV>0~Z4~5>Y_owEb>y#C_C%oVM1`e+*)O16x5h9A&5=X71y_`Jk(_^#lpq{s|W< zuMJqzN-z7U3}oAL@pm~5QxK1N;u1E~O<^B7uw=B0Yt_sRAnmwUJJR3%d4^wbXN@2d zYIjrw<=G!bQalwvRj8qImGjd5Ll}RGpAeEY5=Yf!U_EW(+dOF3aA8I2t&D4R84c<& z)bIE|HV&P~S&{i?ILg3PywNXQCYN`7He7^BipT5L_6oko4$s-%J+F;ZWTr;0IRlC6 z1Ct+)QYzHD^3LdATQcM7V>o%`dIBp}x=Pu(y4C za1vZR*%=CxuBB#N0n>uA%Ns>$PcOE zzRjL$l3}wD$yCKafl3-%cwxntd}PnTG57fEl3p=XVqJy`X69i#E<`A5DowBkH{A|Z2zH{{7CrAfw%es?yO)D zW{`J22~E8u1Hr|sg0k0y)ILXG#B%cHp;GmhGnYEAWn6Pv;$+>I4%PawFsHsvkNM4;aaUm z*HBhTi9ys(t|W7z!T9FJW8)I$qHg<=6;&`?%i(Y{(#z-IN?iNo*ApFjen-pAj5W(` z7K@p_3J$GDPdbLBqXIqB6>MVe%?{?2Y2t@ka?}qE-6wY;W62x98a*Up@>u52?@L4H zhI&F=K5TnzshOb}>gsJq;~{i9&fXb&dpnS>c)g{sQ^n}#-AV1IIintO+i@Jme-28O zX2qrPEINFn_oagh^x9g({VU;mMPqZYt!5!br@R^Wb%(EvjHlOihhz_d`*qTT+KvA-fldjr&_c3DI* zwP3O@XW^>-LGSp7f>_qeIu=K1X>AQ>3}zEcZSOO%Xq#lGp}kz?TZi3W&UlCj9*@5{Dyn9ht+QnDeG{uc< z)5kBWY#8nx9TTRb=cTvDYj$(7lu}Egv56#7d_@~p_mnP?M0We(sfFZP$N$%yDNXuQ z(P~lmAC!~-m}p;#vxZ`$W#g;g4m6^QaJuzyIOL?1r#94{STa6$#Q^8P!FiDB#pN~2 zRh2|1h*o6IXz`Xj2}DJfbJ6X?3Y56=;6^KSp}SW&<4;WqNvMWNNvfNa>Cfl7Ql?1C zm_)A0RQa2VM5f+V#7;dUPnZN~N6DKB6Q-8rUbT_&{ifb6STwK|Dz8Q)s2DZedh00) z+XDIdGz}Rp`kkn2?AL2D_-hdT(_{SqN$t;&VvkgNZ=$;~6l;36Kod{VY~iPh-}Rcw za(dc)WVqjO-%_{(%;7XnvS+f_6KF9y2vdZ0V+}1`Gjn0>ClAz|S`ptd(@>E!ZuvkL z=nYkr%DwoBytPxaV<4qat|6@?{b?iQff9#yjStpGC9|#Hw>Un+vapxc^W$6H z3Oin^rIcBwdQ@|;=V8hg5=kZYyK;UQjqp3DB^r|&@ZKg}<8iapf+gZC~|iY#mZO7uvsvOQp65&un5tyUhC%+3so-tUbaS2x z7hi!h-*v8c5=zx;>^!V2X+OMY7-wGKIivS_`ec{?)#CS&NpinyR;5JD91RPKt0-|K zo4JDN$dosU*a-aU&X@xEqb@TghbX=LA1F_y4pKy5yDnC>UYy*A-EI`nDW1*Ze2gl| z^FPqx$E`mfZ}z)EWW9&Gl0hVrhmcKbbD;Rd?TK^0GgP2txKV(N`lzjaW+>>vLXEZd zBFV98V5w+uK}T;=DzGz9*=8Eqf5AxfpzijYo+xA?Ce6Dg(X1gl?f2oniPEe{REMvh zO4(&#Dq)2_pOyZWHyr=#y-Bap**ep>@(}V^&&9nNtJ|3V!QoiMa1-}BQ!lp0vs@VT*rf2v*vnp(@8Pcs0w;|* z!#7LEHcH18JA-R5<8kERh~U-a!^u&_W;0G*wR!UFS5n1Yxj1{6=w>I$go5~@*T0cJ z-wa&FJUe1@zd%-9?pZPU%Dq<)?oOnix!WC`kS7j$)MnGN_9>M{KRkBbBz=da!DKq- zYOvHTgn@fUU#iC-=J|trCGCYC7cV*HI4yfHse4e+2fJQF9x+~F-(3n6hg9P0JsdnA z7U35+EDmf1foet}-+7o75f&}s>BJeKi}uJu#Gev;?DnpAr~7_qYDqIp%n$II<{Jt> zC9La^KKB}5V@*B@Wg5}JguOB z{lE-@rGy3j$)8}LAIj3pBYY59E|-2y;Pk@20f@5pe-?H(rx*gSKEOQvh658Mqe0*J zkc!wRp*LNyKfYEkpdW>>U>iGeXz&v?0tI+^s)5c1Apztp%D4_D$ zFVGAOF>9bEl$St(%-HEICGQ|c5c9m zyOh9}Wd|JrToeAO$`M2Pd%aZsIXAcnr>Q%;f?hb|qr{~{GSd##{pY7{wMpeg_h3^Khx{tHs(7kS#XoAp!V4^g;2uw-N z$f{dnF6#%mb?k8__oK9%h4f=*1nYKU#-MF zjXEC=hV0DqyK^!>TyvIqLFz4QrWc;<$jrxH?hv2y%(Wb_ zuDWI`8U#BIukI@gT!keXGsaM3sIvp`X21K<@pfPsJ%-RibpgSwMV(1mC~%-{{JMgIjteHZ zX)SMv{ov><%LgyhWjXY5g`PQ|9=Yr=vor?@`NS3m5l)~PT#4)3p{DG?PKJ}Tl8}aR5*4u$)@}IS z&dZRh7IT}LEWwqF#Snq1$_s8sZmr|1<>~hE!z(sOs~IEO_yHD8d_mAU6ojX9_f7D$ zcv?WPVpKbn_;9wC!68C!&#O?-Pkf_|+W}v3mG6b_w;i95Z0R8x{15itJF4k4-yg?u z91CJZqzf5EL_t8LLm;aTpfG@fbVx*o4n_ntKp-k5QnMC7L5PSDdPF)xB7~wKAiXIe ziGVaoMDQbo_=+s#6F9HP&?mZLI zjl8hX;VaATn7j$fOho`=rt`$o+!%aTC44Q_x;ae%DY=>6&uvXA*1*d`#D)m1KB-X_ zzByhd@K~C%AX_#En3@Z|p01tKLq#*Y_8_la2$nWK(7E-na(TEMD@ZDZ!VEv(yBuCt zg;>w4E-W2{k!|$3iw;h~A?((NSp*^8?Nj0Hg+2s0miUl8zq!>D}qnib{oO zlA$NUhkAj{Z{gQ~gV;HA>QYNpC9%ACp@lT4hHBrz&yQYi5z**4xORfHk2^`~horaC zZ45{RMVjiaUN9M?v5yjw!l##)o-E9@G0wE3`+eB7{`-X4;X34i^XjS!IbK5`;wX$z z$R^4-dhrdo@asJPJk2VQnZ%3fO-5=sinkb;PBj>c*YpMt1=S1EGj;Iay`IrZGrzyf z-pOmlr0JceGP-f4nLM}Zc>!DYm(A=Sp-`$0w?CK2W(Y&7EhCYDnF5u%m3XNeW#QcV zN^l~~uncV%g4wG&T{eNE+?nnDXt+T>x{~+^XAx=D&r>aOjOePoyu7qtapO!Lga15~ z!rPDchh8wnz+*0J9ziB8G0ONoBNN0CoE>wGG?Z3M8H(6Hig(Amho}F%x+&@AvW(U! zA52BJeYW)li$sc{J&AplrRwWvDQJl6#P;Lfw5}zt1@c8Q9^aZs#Q4L#ofwJ8lJoT` zGHcd?^9cvM)6T3A42{?w$U=^mNK8Q(a)(U>N}kLw#J9N1M(oR)pLJ&pCsVUiXa)VP z_(EOSU>O!)RP$-s<ncF9Nog;1mx4^>GMXn5$ja7*VsX;cIj~uOj1Y{OVp{ zBz|+Pimea@NH$&KUVQz*h^|#L-xQ=b7fo2kpZBSxxk9)7*OJ$gm;Ke}#Pk3dXA}dO z@RTMTD7<|UQv5cB<5Bg+rHI3y7j@Y-i&x;w+Dl!K#pOn`6wUhb@ElBp2EQh5+5XDX z&#IM2?&W%$%y=elL~jjqI*)Z&oD6I!oP3X*!_1O6_vfQh z5Br9Bt(uPUyw?In=N>Q2+(rAjs{hvV%au)> zvZjvu6Lu3UNBm3`&*RJ#OHp>L(q-+Q(~Pd~O0n~mm9oFCg=rI3+DUl#zI81{y4JN! z8XH@u+h^Sh&@+0w<>&olnVwzux}+%S)d1{9E5SDgR_<~xEuPPwR|?~jmtNXEq00R=d`>X9tu-_4-iaN6Fe!M~hJx>3xYO z&z!QdUY-fKf4eY_VyrRUL+=6lMhK%9)s(m+xV*pU1A8@+Y+f^+m9UYD9 zjIq1TEY>w3ER+KLBE0dUn$?*u=$~x+c$%EX#b&--_dfC4rwq$- z?2qlZN$J?<<(R7b2P3$P3}Hh>-jCdrYvgGu@p)~|XoL7bgf4_;)huPmv5+xRGoOq( z3g9cS?52pFcO0OqQ|YVfEEu6qzW^)fq#CST@NP_=<~y(MR4Oh7TCr8%PVkTb3H`f? zU{AT-O@I~s3vM%DQVf4(xa=^A#D5Mn`Tguu1MlaK{HW1R<5UTK5okZb-`jcv|M3`? z#NYRM>WjdU%o?K*_#eIP4?cal1&}{Z{QUHbfZ#<2ul)B@&)GY6x8EU!d2+1zqn1); zMbm(iQqH(>1nc%}Ox03SIhDW*&hy!2&oihDvM&i5H8^fy%`yS{cm%!#hhMlx@n&I! zy(8dU)fg*&xLu=Nz^gt(6`Vm&Mf*IQ1txa7oKZA~eB=EuJ##oC_AG$4L)j)zyI*_p z6?$F!RB;IYAY<C%`FfQK8`91lWFNVdWj8!K zflL@ld7KJVua}fu!kR+eTN^E}N~t!HHkv$y;+W3R?Zra_{AiIbNh{L-DHzeQ91?cr5=g zPOpyN(IX#kTlI>nbQsUM?WKnwS!gBHnK99up%f(Kkaj$rY-0xhVRi)>J6D3NT&mZj zo22r08Q2b<;V$04uvs!HLs6G{#=ONwes!)hQO_!}(Jp6Oviv6NTlUW8j@UM{Ti!N} zR%!XBGY4-BJs-@zo+X-cQOhl{wY#a8b+}L_w&7gfdHE>& zINfElt1TDD^n8V5@(+vQ@4EW9szH{%F|A9lph8sYa!OyFuzU<9m>CbhmZlI_9ISJJ za_&`-LD*UDryCmat3sx2W3RneGAXQLq)BgyhFS6X`Gp{TG=J(yY9krfvB=ndpPB{n8;>m?LsSyk5ivEAvU{zWLwe)AbOZr{1m z>I7SDA%t_LSOC2*%|h+ zIFgXN?&j^DIuSBC+xgMXjE&JPRxj1#-ww^SWFS=hW9eohF)ia4?|i5mDd$$V-YC3_ zuvJz2q_;>(kOD#{m?+wAoaKWz;RI*S6rCdNJEHmNrho9Vf!#^Y06EWl5baSH!|G(u zeM;eUymfKv@>l6n!Mew0NN1En6P(SK(c_T-+B&_OJC=`$^_A}mz{iABmMizp7KIpWtFzh&TanO_~n3f)4m}6g#`4LrEobr{;-Rs zz+bL_p1WyCGZDteUt{an>_bHAgC z)k}p?osJj#Df>bF;}d(UEuO)>lAL zUj;En3toO9ov9qwbe_>b63`&V8cN)5;_n+ogyA1St)~fWXK}|ndK986&#b`QV|pAd zSRN|W|CTRXmDb3bWSGXWZ3o=@U?M(_t#oPFh_*Q=rJkh*+!?P*nKY5MpJL&KeKQSc zJvg_#6WkKPVpAEr)>OWH|ADd~j%xIX!4ESZ@Gz$i*MLAwj!{6N@6j2l6;%+}-Tima zoqOG&D$Y~KDz4_;UfcJ%Ai0?nE-%l56w}fvA+tY)b zLptz>mNht+qm_EmsAplu)WR2Q_fDjU8f3uTSEcg-QoC}^lWr*zNWmmB^&r~3;ddpp z0ooiIiuociA~7bne76XH0L0D$oYRty4gWQOOV74=&vUVs#U6OnbFNlS5l-##T6Pd) ztM8bc7=Jso;Suf>rzul`D^|lET~lb$i$Y3`*Y;)g<3jK(7b{{k~k3Y?|7 z0daAym9utIm1Qaqu<2Fe|6c}o#+lXK_!x7jks;fWVr zd`{0$5j3t!zGgc48cwDAownU=D0IwMFg`t8Q7O^MA@%fNHx9F^Qd}!@OL9Vfm`%0tA&L&!d<6BYIX(j~?=U=#K0HXsUT^U%yJ7 z?lvFCLMQ05Q_HLQ+=1YycMr=|4^*7G(0*o(aUk%vYmGOX33E#`StHCMM`c?wcf868 z^_?Apc@6f5Aj=M3Y9yCs&k?NEz6kiQbj4&Im_jk68-uy{5!@yhd@+8A#s#@Xxmumc zyqZ1#XE4P)3sucrEL^LZ{~|D$&^yZFkQ`s~>u<9B&FmpJ*HzaM{$V`ZKsXX8oe zHZvAs$x;q%ty-~62;LH**$|w6q5uLc(x%!+0~azkah{qyc!RQJ&W04JsQ7=(E7A1# zaQVwRu5%XUA;eg=eKn`qp@odc3sw~3MH~{fn~q|;*jgFf@4!5+dqDcR+^b-42n|)Z zV)?<$=hjyJjtu&fF)f0>R$1}u23MJuiUPCCUR3S1U*wpxEcuo0RNT z>d#XL=$Cq18)aKHh^w#xe5FAmLMF@fE~kW`TZRIkc@7i1&i-F`flx++J>2;>h_@-rYfdJ{Qx+v|9}v{USh-Bv&;v4J+=g zg~>IIq?B@6=*x+{IC%;-!3k0y|KTQAfxZh%YI2++Vm^{2W_I#?ug_W$Y`7CZT`Txh z(Hn#y^D^;RZ5@d|uxRh>JUV^G*=OWsZS>Q81b&<-hAnFVlkIafu8#vqVAXty0P4~_ z_9NG?_6ngcgj?7gu^VErlq`2bgUyL0@rmM0SPZ6OZSx8APV*c(pfztTrwIAfW|rnp zqkgPew^h2*HWNyFreCaT0iqqaRV*6~#kq!00h~IS%iYb88f`_XbB(H^43#01ri-{k zk#<~IlRio0%`{wiylTL3k0W%RVOQOgVtFHN(FyD8Kyv9XPYfh)nv+Xxe_M7qqb0*} zM#s<4eOpq3Z-0ji;=s1FoK3c(w)z_^0?yD2C;H^1Y(fqepu~6MeFm7Bs@aBHxr(Bt z_adwnhsQ7t_V;BFow?SjQ22Jwom@j@cBxgv`NzAM7KfXeg%%|N3bIE#eEM6@Wy&2* z(Vks7_>lUX@4fBd!>bzj(k0BwrWqu(DG=DG03GOl+B@+)z;Yr?p3gX94onh zi8##r49W+6HabDWbJeCu{N@_5DMA>+7eirZMunQZ1J+0dF5$Q4Js&^)fGNJ<&upP8 zz@o3`$2Ogz_g*?}O|i|8&@F%aAjj%V{OyEa`mCRxxiIka#}7rfb-PMM8s3H&d){YF zcc&c46<2(AzHE;X0-<8Xt^hQ(hkO+c9} zP=bg0zjAPQIH3Q=fkW@8!~B|T{>WE6t(bTNutE|tH_|v)5-zZMDgT_87+MADx@*XH z8@W|q1cbAf0i0mU`m5p}@R<3#toc=_l-ae*2xul6X6MgHbO~{oWA+V2yaf?6& z#*{X+QnmKo5}fxPKrVfCyZQCk+E5@b*mw9>o7ot?oXI@k5_aYi|KO$h1TsJ7-W9$W zllIvQ-=xEZ@oyNagV=*cd=Z!wX^T+CUTXWhCIA%7#{Y_Rp)6GC^Y$6SEOiD2P+yK#FlCiJa$) zEEAsx31}<5Lk=jl24muDw;$4O5DFHz;aWC^sY*d^$L`uUC{t?+rw4cX8tzFu$UBkq zn}hI2KyLrv?tGwW{+lZRgy!Eb(;vO|pR#n8hX4bqU1>qk`!rO@98Bc>inv>zc>Y_C zdhq*yMT+6K0jflSg>Ds0w5F%|SJ5|sHpj0$7>47Q+6`BEF7kv?vK zK(=$Ed({NLn4i7sb_l50=DGktWHpBG2?@-DuPvrp!p zUVo|tEM9gGcRw2FI?m{2W)<;YqRY=NUxC9kh(H9kpQ`fi$Ro!0ntd*I&B(2Db-v8R zA6(tOuUwg=ke!beL6^L;xjRz+Nz*Z->YJ?(484AJbKCg-!5aO+OaCd$h9I*B35O|v zQx%{PP};v1Yv|F8|5lS^u=ZbJ;r%uzt0u+b_o!(8-CkjHGjRv@mMYMTT#~UoJ%IO6 z9Z?L^Clb<3fHwCGLp(^r3Ugg*Mx~HNidsf#a#|vflwNlV547to`4Pw`Yn*`yW*=ey z<=D52^1rfbe-mv;vHKg%(GIkteyvX8E!F(33eW5t6(&NRv(P*+0&jvzy*U-A98HYG zsZmffX_rfLoyNSy$H28Kv|-$GMS$lIqJY<0HtloYSLJSq8Bl-?G_Qot86L(4Hr>Pl z`SZM)(3rASwTN!(;nz4sk0H>Tw}qZQXuOTv`HxL39KLPk|Bj4v8JNBOYTN%?5|;m| zMf*UCN9}p?cL^D)43_b0VV;u%zvrT&{v`#6-xMOOi2b-rF4iWTfmF_dHFx0};#59x z0T;<_r(hSC@erE{mem<+cN!Yy0PYZ9G~J1dY*;PcYzq21-hka8$kG>-)Udb^K1NiOGpnRZU8}66z(l zEMgB!7QRATUOtiW3(0Ajah5;W#vR5CP$_fuw0{26F=4--Jug{YGd+HxkpYxj?zWv+n?KSd`FAxFN`qYH% zu7CT+nO{$D8uWwHoB!#W3ShrY?*0w+T^J~)A`U?(o=K$;vawg8+$lS*Oj1q$w3J;` z1RUI5(fQ8aRB6)jih-rAbGQvmqKJ$4vR?RLY`L`eg(ZpNA8&ng?mAoSDtgy<-798&xzBNfb;&34ew$Zkp#Qhhz(4beul4)CD+~Oe$|tm0#Ml)Y(Z3wN9VbI-rHXKq z2b*BgD~Xd7cGoqyWStT-KSCB8#5(wk(}p`XX3do|IbynQ`&0Zh#H4!l-| z5|r-HJ>FZ90Xv)0?ogWNQR9B9F$2-Q!7AsJ@y;l7MU-;%-$>Lk$mT&rq59`O`1P(ro6Hw}0BE|#SSe<^p?~3*f z!-F{eR~7he_QNv~hk7cA(pcZ0`|31vXVj;~Y9q2JLt`@+UAzXg2T?!1@-KQ1?xY7b zB&VLe*G+C)l{wV!qF&+JMMlWY!eyzl5FfUQr`(U&3+OOEafyVWdTS@{K>g-~A|O3* z{xwfGJghm*_&RCpQn3!&Cc$19MJ$BW2vo$3hx z9X~c%3SMn|>(JtEQH)rWe_mkIIx%$W{1aYn2JSf0`?jDbC#~tnb5%DSZuTVE zwla?u+-r| z``Oz1j^%9G^nzjRWqmXZ)ldY*3@D41_}Mz8ugWr-8RC2q>_)3dWA0Qlj1aN4|Gl4E z-+Vbm96L%!N%xg#43ldr2&b>NI`qwz)AB`N{t!+p%_xyd{Gp=2YLL1OXH075t8k-B2yTTgxD!;)R9tYOjQVof zT2_SMG*x`?upu1MezpR91lF{fl*kJ~L@9f^LS(8+R^y7 z`o5ivsg1hgP|;;?C&fYuw$iJYM-{R7oE+#LhXvb(hV<|^WVaBSSL~KemdVlXTvQ}H zR)aCWx+Y@!DuR(!zcO%|ss;Dc9GSbZDP_=6HZp*-aPn0-CQ4QWvScDvZMnFuftv|P&xMh6=Dj|ZkHsct zTrd?S_*pmOWqHUQq+Clj9PV?XF%#am6mHU#Ix_cHZ}Es5nLk1`;`3YCs*tgvq*q$< z5jh|Y6H*V%L`mMmlxUlbxXgKY|iUQ+MUlBymI z&xB4!lEcY!X`cvnx;fL|je(J5Wgpn)PWiLF%}hZ-1HIYRFupKJG^egGAR8fq8ZcDl z9pJprp}ZUW5z68$9Pj5Ha`ViG$fg4be`c||6=xtluj`TH^hylPEiAtwINP4#f{i>@ zS@yK=eC74YaLmb=t+M8(9UdP>VNtT09IbSYmg4Cj7d#_LxefZBNj! z#v314bfI>Wjz+P>%%Efaa%?c?Nv9WoBlGEBIE;ykL|)Ft>L$0#_z2dWx>N|C^s zJmIv&q`lTc?!pQCkJAztz$#RhDa0&LcTGDk=ae`q@D2>#bc8|&ooZudS@1>-WK<_t zJcK(DLua@0ly%SFYGp>m%=X*KWLRa#<#GDloMv@Sx?b$foxrj<8n@_;bpdCmSw3ev z4zO=fLU&Iy_oB+(l#VMzUuB}Vmwrw%i6UoA248Bv9q@x3vXcW1ommdX;^P8t=ig^N zsU7}7Rr=PsGQ%ITq&}`gAE6l{vQb zTK81A9DOgirfuDe8BdyNJ>9!d{7cHfa?A37eTl!ye9kSw8~c;Ie!;%6AA1jQ&_rJ|=&;-&qyPt1cXHT$sn+dd}rs^DJ%ezl#P7#gi|CuHl@%=Q76So$* zY6i&mK=X~>0q2WhhQTZraSTjO8}F=M;i;gj)~+*FmH0bV=Pl=H+t-KyV|8$2zZVFr zUqkDE^zT&a_Y!y*cTixR-G3tbQ8wJ$R{S9IUu!H zMriX8-5>|>SR<{9G|8fQhb*h`jT5W*A!Q&@L1TW$@8gehx`x1?$n{(`u#G$T;5+aS zY<*n}*Z-&1+g|-T!u@lDuE#<8zqmnntvx`#{pl5ct`b;4h@XPUyY0D#v`S|Cf(!eKWj`BsoDll@6%lLrNLG#-U!OXHBPS{|y+wLLmoL$^{ zTS6&9FY`9DD?5zKkNJ`LbR>im5E3Yb}-qQ|0d_ zj{@N88f{Jt2=t&i*YG|-Ai;AE&$&7M7uiCi-KW8?J-zuq{imV||FY?;-Gw{_|Du%# z#z#-&SO0>axw5KZ&0kN~J}1qE&pP1YBA0&x3%_RZMZhC&XnmhL>ayV46!?zPMAfyk z6Q09d6W$FT`2Q#BU`S4Z5n(nDg);|b+7sn+*W*|-f{MEzcg_A1ZIGew# z1J4KUDIaXxzX;sS+c=y@k^HJ2f(8aPUj%r`Pk`fz50ZI!5a2n!zDwSZ_F3wxLE8V_ zk1AYO_i!{oYi#wPeGx!{$EpNwrRV(sr}2nOiLVpMns(HR%*Bqp?`12@O|wGE{ZZrI zwv~={*O6Yx7+H-$oQr6GQW-OLqK~&B>zx#ls9~A-mtL(GH1nn%Kyx}ugI zz@Dt%vgAUkWZa2z;#^TaJWW+2&W8yIt&O4J9&NET2iqUdw|Pf9geB)szhclZ1x6 zKtH0+h0Jh0x3+uQVC_9l#(IX8LP1kB7v!P@e9Je>hi9eJ9GLw0a|a zSqtC43$;yrFrBIOv>bY|s)x<=m$s{xvMEkU9w&~#n1n=4hPY9%TM=|VBp4~+75YOq zyF8MdCWs6YcXBKK{k!kz!Z<2ArpY#VYU!>`5YyP2 z&JL(X`2wcXUV2`+Z=_>8gIuzf@;mCt?1$bhI8-Q zef$di-S1zT!T;k-rw}<;r_Eb?iRWEPBHjKyKzf^dTn%nz}v!q4zedWUxWz5 zH+HPTmlc3Qc((&6rvSW^Z#swNQi@!RS6uGg)=d0Z0wSS`ZJ=S=)77_e2Z=70c~6*!1zo`n|pNoass-GcXo z^9d`+-@QWmCNlp%ReZu>EPhf0c>5Lrcj?Ibm!50(A3f}R@W_6fb`rl`(p6Ou8; zfAqtB!Bgj?EgEqv2t>p&t{F?A$pC$dQx%Jod*pkNsF!_>UG1<`xY$MB0x0jRU zZ7ckY9B;pkHuN5#SQR@|Slr($>rJ&ku9ld+J2m>g=e?vbR5Y#yYsb}AZp9%%le<|;;h3#MVQEI{e zljHJWNBVju$19s~zU!V1FI#?d#vi~u9@csOvs*`C*$3QV|Hn3w*T%Vme__@B=m9*~ zartkJWhHi3;@Dv*hY1&h(k(cH@d%S`*sf=_rnn=It0I}zk6+aV)q;3KxNyOZKg2O6 z=lf`d5}Smq$F;9cmU2}}!3YW|g|lRtxf~Z#ZM4(oZ&?glE)s;Z(Gt4~DbSi$|DAq0tBn86nTyC-#n``SuBG_LtX zc9q)KDew8kHKDHM@S2TOYVj&hTC zhBf@LD}lcoauc6dUn8#7Fl8JWO?t*TAfq{t7M&hb>II}+_wi9QtXVY*%;BFPT)3N8 z!|Vq<9&>jjvWm4Gd))`->!g`3FeyVavw$Q{-3zrcn+Yuv!I)U_G}L25LCC3@w4L-b zr;2b>)o`!ZY3OrZnESXtAlV(~8s`^b1FY$M*Z?oUt(bxBnPq;8;hhRDVqjD0Bl;u0 zT86=>1C6JX^m3fF6g57~8Tn})C@4-b-C1n1(OTyDYjw#mZL1?mQfWo`+6l#`QGLh| zMZ9M!R;DSWI6}1XTwqaLiFU%J`%e)sj##x<&m<`cr%WPjt}`u*8Z#mUb4xEa*fbAx za-X!jCq?N5s=Lb*C$)6Q{lp1MGmg#kPScLz1#sLN z#*_v$-Z+_G|IqHtp=NMfpGj547|MBzFOC(z;0`2mJsVNGrTnA_F(2oDSZy&B>K|=( zUPv%J#4|?k_DKOW7%`k6r>Cu@tFbU^6iaI1i$UUe)>9#~21Cig3b+`3921Y;z&{G* zj&)*o&+vgz00uNZ%pd7FkL{`EUQeHwgkNn2<-`=cP`!{?9Z{d-{*5S0cLq%MK7T93gN{pb8*L>#xDYXZ*8itM{jSV zhFouQsFc3U%+J3U9h~FP5lua}Odns4a&{VNnEE->|0SnEcG}&@Ka}?g zD&uan?&pj1T%JJ5-0NM;)Yxpu#h{YFVOz#GqC_4;H+PhA(8mXZWsbKV2P6b(T3nS@ zXcw`fOAOjItnrkwgE2y9HgQ(%r^mE&RxlH$h@5FvYZq$zU~x04d~2xklhKS1%| z{xVdFF)uBY($o67?%Q^~6jh#hk&ADdaSc1sZCw2NE#)iDE*cIze=a=EPgAFyxXm&T zQqT>!EGE*@!7Q~o0-bcdeb#nY?g353{+H7h!QMrf_ZL6pU#BzQwUv9dkFxS=B3Mrf zEh`D#48vyEYB$*Sg?$ZE2&1^p9E)5}!yg-eskmsrNBldt$3uQJaYJ!4wT`^;YO+?R zx}vVTU+1m1YP>p`0P^Xdsn|W9!yj$T4M%*H1f}&ejxX9)mzPyml5F~RHR`WfchPURhvXJyO)^2s|x32x=htfBXD-+S}vWT&-) ziQKxHMU0AyLTa~HQ6cj&l&6TjZ?MNmQ(kl1$NYioX%>n;nsNv854N2;rId4k;?Z?N zv2*c0K^Wm-l0F%trII7*T5$eJQG}98(^-0Fj$RqPle(i=>Pfa@xmREEp;Nudre`Nv z6I&{P_rfC{7>FDr#gm}F!ex=4-`WXrMaH{getf0zsSNBd1?Hm;HYu7zyRn2%!iz7= z2P-*|fcHTa6~gb9T4+`>`|8)Ib@Vk(say42@=}Jj12;J)o7wKm*f}zNIdDx0h2#SC z%d^nGyY8+WAphEQ*KGecmb*SH|HyH-23h)nv?4mefQ-J9+e}{Jn@j-lEWT46fOfM% z^)tz`gsdV!YW<+Axr=uaMuhV|90XfJVVtqDo#zbx>grd6;;w!5m*Rf=S;qi94i1QN zsyd*O*_8ldayn7&kKRfA-4`eg9?V{af2GEtTtMP$kKvz%bA@?dsWFQQfEsfUP-Ch; zx3rR@Z!!*$yn-<;fvc)g6XW{}%{rfDvuc`+M*OV#nw`Dzs z`*;%EABuw*%9WsM4`joyE-mbw4NaI5cJP)GBanThI?M8%%WWM|$!;Ne4D(GHMT-gv zK912bWlUN;^=S7((Gq$Kir>Td4(IC5s@Iy7UJ!Z%nKg8+YMQVXc8|S)I2zxD9ztB3{XW!_vm$b5rItAsfw zFK3xLgd+@$=0=0n`rPNetBo`8gV;mds@-qxw|5D%v~OT_-E`=J^xkGG*3To@Z9y}W zuVKlDcO`JuFj}ov>^&a-*KarH(YH2!j#i!HIS1GT)Yv^7f?&)a$jmBkN;+4t)sYY- zSJtPw6=CPLYR>a`%6WZR%ItM(0mJa==H^2hCHZCp*kl-ixc203l7>pZp|cX|~e z$y4Q8B>PgZZY?BXoJke~6mqTuLGTeXwg)8#6`nHbt513|qla%=jn^lZjXAw`?0Wl> zZ}U>**n#2m!D!XK3PHd?#EawHvl$LE)SdNfIn?i=#`fk=|Cich(oZ?5k)&lGV)NLc zia~#riwc{bDTdz)ZFxwMrjxz_{-=Q;{lawVSZ39LMxy1<_j;Ba z-)|vr`!E8%))Jl2MX()3>ZZ><{!}Q@-{D;pF50f~IMBiUK-OwsraQQ9eN)Sb1C?FO zmSMZ?Qz3JRzi^dcPAbi=BUwo-zc;<@Gv|-;1zOCa)pZr`I#}M|d|)R8DW13MlRwBo zU0}d^ux*SXz^i7Sg0%UONO2_hM?(aD@p*|fOQC_Z{n!KV1y8Og%aVR79Vk*U@xn8} zQk}2L7@4uHLINimOgM*sP?Hg7n*vN9#r)i>A-jjD2BlfO3uSC2ArpGaAa!p=&)n3C zZ5^HscKp?kj7{&V;KCoxEzul6%}06`3hA|;OgVYs0e7;H`-z#G%Aq(Vv-&?8`>WH@ zA`6JUEQ1SjAsT`2Mr?Q@-cr1yhSB-quw_GQka^WT1#OYX3|<~DkiQQJ6r)f9B)+`l z)E5EmUHHb^9L(Ae5h{4rU%qG0KzhN1#$ zzr)&J1QcP=jjzp_?hs%`bH|g!dkuuAzJ1^B-+wr&#t1(2*>Y{$hXvj~V7K!C@b-wn zB1inbC#Wxs!M5yZZCmM2>?C@Janh}!;zAxW{%61$bz^P5T6cwo6q%`7>5Ah?YPZ5R z&a6-x&AN7DBb#b%3t8sqCe-1odT8$zH_`VwGNh|~C7gWsQV=((hNWLDZ8uY=#!N@Y zUlzd`ad%X(^MYuis8e~^jpm$IVEl{v;c+Q+>G9|&)^^1g`8}3I7h6f5N|+xfu@0vi z{@8P#Ye9e|6!Tz(`U+9SqJ}u&SQuG#b&4ZS_t$QT*uk|+Vx>z*Zjeg6~YedVinF@BnYfZIy5?IoxdlktV0#O%w}rSHN81PX7BA%;FWzDy5|@yj+IH!4yR+pE)?;Jzkm9glTVW11)030%#Kx>O}t9NjJ-m2ttKuBiEo{>M}N+rLT}U* z6arnqJ*;)NHYi8G6F9kxf#M0dZh5Esf;yEE08~h(|suJeLLsSr|EZq`>66?mk zZq4U&!MX=PcD>87?A=P-D17}s3JdvJxS(gm+m6~T72J$`+wf{_p`8C>l1!*gE;vW4 zP+W7T`FE||i>*5{Hh@06CXIMe-LCXSz^Mjd%smPpl2EK*E|u&D=0(UE5_e~PlD1BT zDFRYa_#$wc10TAG9%k5m5kOr+Iis#DDI#Y#mpI|%pztuQuexFQIPEJ^<}9EZCdMeY zY&|sDtNQkFX}?=(-@bU3TYd7|G!!{^=9K@X(wECp(TS|As;AdaAyyqrYr5xEBSd`g zq7`@o*PA2~u^smpj(8H!gcT0%KnE^5@&Lpf4@cWTr$Si7o!C^s$vRaC#W$yXqJ6J2 zcfP(ayNm;G#zfT`mSn08B20p_eHQs$0GnzCY8urR+BV+N0lo|#9QnrPGVTwt%&zZz zP*R|q3*#xGBS$Xh6i+)M36md?PmoN7)$r)$9B<6B>ij~b<7@M^tSNbLPw{rk)NMvy zrAm8K)j3z<>aOf&NEq&NnTe3%81$u}lld7YqQ++sy0~1_| z+r7I$@z&XZ-5&4A^I4~=kKdmpbq==a5H;CEDEhub6T&sIU41V8K<5$r_Zs$jlL&*j z!bZqKIVo)IX1YgDR#fJ$s4_&h8ol@B1b7P7Md3Q<1MEj6LXZ!5>v%BIe|XeK>Ov0rH9gEV&mPs7s&!>RJEcp${!PZ4x|?18 zf#2UcfjGLqR6n~Aev|)$kC;?4@Wffo@g5wwvO=blhRJ9SzDZfDZBn}Mi@*k`GKBiw z=rJZna`@Q?XMhk71T??qokkCRZw}2|GH2FD?62_bUJ|Vw6fxNtQ=DQ|9MxX7ZD_V# zIIhVxual}(#MO}!RXlU2o~*jM^z)T6VkOy3Fgisx!TZda!V{e@)GZXdj*jWRJo;Xa zZMd@?>vSvW%wH!YC*5M&u$~)E>}M5qZMyz4zsKGZgI{vm)L1BKw~CY|c9o4twz#6< z_e@LBX)7x696A^itre z#w;HOMduDX(}VHjNU<*MXHH%SWwySKtQk=dO7bOcgC1@vH@~DWV*wVI(v(uPV)(G~ z&6P%?1Wp6G&3dESgc9UhUbAX%L~R*tx$8>ymVQsIoKkC!o!SsHv7_BMZKmq5U|S@*liS1nbZ+c>*iFfyB|#+nIR z&OnEaJYz1^COr9+h{YXW;}xF2ICICFIT4FLyK+Ik9h%*j-+YVQLOtB~jI(Ud)l^$B z>{RM)Q;XMQ`H_@j0!Pq$L{K?Fx`pB_4nvcC_pAs2FE zSvIL|w72K!+WP~7MYtyEI>M3}A8xwXa+zbv6*D94^j5=?PY_yc`J4MQZa3P-kqq$- z$3~w8LW0c7bT*JEENl%h2d0hkV`L^}xarLp*&1yo%gALl16`v|edGctKY_6OSWs7cx}#t zRb=0t9NJ?>KmTEZ4y9G^VTcl%T?_jt7FDv7cS9XYRK?iI?8i`1szE#FR`c88%A;wV zj{o<|DC;38e>TUeE_Eo;X*=tJDL$DJbyE1)pf}>n=}<=j8Vcogg!ml}Zr6v$S-!qS}tEiq{@nO_YBI4a(@CT+S|)|_itk{=vZZkkKsoC#C7|mI-Hh*3S~)f zLQ-j^|7635bMGQPjo^P-w5Go??LUGZNsf5JsGQ=zY#Nim_^K8}Bxe5d+8x}h#ji8v zu=ikd+eIBYD}%d$c^GNQ61stEmA>zoBa0Ik`67^qh0W=x&Mkn;mZGbwqN=}=3}1@u z4nl7L>bCOynjGvEmUvRdyfs}s(vqu^{*d2`m#hGx8HT<`QI1Zk@pR*wh9w^0y!QUY z5%h)TC)Mr8jLO2x+wPZCxCLg9pm+!R_)0$D4Xj?n13U@n+PJC=L~L3q=9jT(KbUjr z&sL~~oLh^{vOjWFk_({Qc3kmz<%NhXE>`6iy@$T-HlH==6Z45L@|Xkk(S=R`Ns;>NVGBYKY5fy~fMP=9xUa_$;=p&Jk0q)I7!|Tb@}9P6 z&*P-h1P-_9kg<*0?hHv|8&Va$H`&Y86JflA(AC!-cpnT*k9NVZ#2eLB!l?nCFuHaE zwpB8&brL6<=KktsDe-82RHv`|t{le{k%O()FAw%-rR3ZJ+%w%^+^P`a1r)Ed0;9`H zRzOv*+D+)4vnV}+8Q11*8sVx2WBXT6>TzE|I6+CMzA74%TgEYo<*8xvQP|G0t^9p2 z0$D-_RCm9-2(>Yut&}~%ns!@1{G*;xy@@5L%Y6l9>`bX;eIM&BI!90U1}hs*N{ae-X$ug8#l(SaQY@?>2$_s04JA<3ZQ0ElKs;;uY7wuKmPM$lv{nv-mw2 z-sW6L)uvIBZgVxTXYyqWhC{;S?o9ngC+Rqx_oKoI%6 zNs;(>>fAt3Mr~xbei1;#A-`>2P@E~M5R=T9VQiwRPCMEpPLd0J@Pc)C@^tM5lE3CW zKMNnmG;kd0Y-#Bn-e3K+?rHTc9p&N&NvFtZKgI385^No#q}=v+$k}3_t|8j->_OXN zsWT1CI|XgYy5`pAr_(JiAoBBGcvqr_-sVV75`?SY!rBjMcYah#b zCI=yeh&Y-ghHbkuk><*_lJM#eCU3RNmNed>Qlash{Ty=pn$!BaY88%uO{BONQZXS1 zNQOB~;@4EH-gOi2^yuq$H_gdpuIc+R{pa)V=RI!?zje4JogU)wow>BO8nSU=1J9iE z+77*iuZ5jab7!k=K9vV$)8TNw62xzGQKgR^=5*cQ`H#omLdNxaFJH;jE4gfL<2W7%atojUw+gdAq%{R7tIEc9vQHP6^oql_Pe+r~*c5uU7Ive~lljJzeYsTodT;ZqQ(;-tBh~RPobEoOmrqVTbbyE^ zeM^GBlu;|Zd3y|;pXA`=4^4y^oV3AKx0S$EbI!1`37P)lHyW&R3oTAZU8=p5aWLG+ zIwWyR%OmH#OQeA^98AXbXvvSQOlYyG=z!9O9q@dUP3hbi{jHXJn>-~jJ7y1O$1ZNS z`56qWL~rD`-W{>`yDb09?jzmfa|4xfTTz(`!fUbJqyLX}r!pwZzU@Sz)K=wvv|@v~ zqjXtwmhXyXvkcOa8{LwXj};4BJJDje7YZ96#YoLu88Nwz!?2xPzFV~AG6+1o!q?N6 zKe^FIej15{+>C0q`M}LQl1X_y+wp{QH!$?ydLfGCw-x3SZcj_W2Bl_WQ1U;rezN z-{Zf%3i9|m3tB={u^Xj>vGWXv9 zL4VK}0U}B27h3OuOz}A7<1Geut)L>6pSWH7dh|d}?u-~r!>cMq`|{+;{mY?;5a|bR z1%#l`9%+{wn5?<}@;l!7M#}--$Y|{WWIS4cYzuIAk7H$%(sP?G8uv|Lg8bqnf<7c6%)q5T$~MppYsG zNEl=^U?fW|P@oWz8H5xWWHcZmQ4&%GnL}zBRAeZG5T+1i5D=P3!cZBC43R+vl7J|K zB!Ubk4_?p^oCn`FJ~T}jTn-?Pu&`+4?r(p!zW;tR))o4pC~=U_wl zp}#?-U!9pp?G?p=JrEG-bVVyJ0@4qNJ(dY149)4GFnvl0x8?X4x7`=n4~hR0Fl}Uk(ud+iSRTEAx80v>)3)?Q$U~F0r3C-xCphE3 zuIhYcRQA%c`8f^Z4c*Y5(0)C#oE3~suzix{S|@X|dY8{x*NTB04s4(zu^s1Cmvo>W zS;t)nGQL(Gz{Z@~c{`HrXx77T4ZD5rA~xcz)LAvT5qZZlpSEE`n687}K+oGl&dPab zW`I=cOAr089|J+@+NJ904-pstJf^n7_!yuATh;y%q2mFX;U6bSO)N`&i|_=`Tc!c^ zC8!CEq+e=@du;OIoq=5ZMg%=CZNN>McbDZi&HvZ>Vz;o*xv*{8Skw4`cW zA0L;V&bw0jZHY~+tECF>_(>M`c=Docr3g;16TG}t9p7gGNmwbcZ@YCwSi*7s!&1rYDG`hXgs>8qE%1wi4p(Z{5|ZEY2(O4e zsx-nx5DG0aJTX0OgQ1q%{4Nloq)8C>ZrStSr^Ai82(V*(0Fhfijw_fYU=??hIWne( zM^|Y#`~pjSG38enAiq3xUj=j z@u&I9DJGCTA}?V&mnJ=b)h4ag(11ltEQF-D$L|}iZs_~cAF z&EejA@#D)BnR!Dgk^I$W49otI4f+EC3sUX$bA6liT>|^ zn%KeMY6z2m|IBI@kVCmnh4|&D%}{$K-ekgr>d*>9eohtNK}=z6r{iy^{j$?cqZrb`t^uuF%hW!IoOOxB4BamlC{P9)28bkvKl zr)dMp74Z5$UCSGt%by&r^S*+{)Jp`ndB-7%yvR!6P{6o3JwLvK!q1(wqc2Ak7b0s} zpt^6lZ$xpSwtF>N++tn#A{uS%jVtM+zM-smK~+~O-L4bh4&l1l*#&kxS=|u_M>IV0 zEe{kyBWxR_j&*p2!n=J7U5U(@(bSR7fIC4rJC{H^82o8Xw2i!DX{B>sJJVAgoptU- zu(bkt&v1tetI4f=HaW-DnryJaIJn6(SOYj9U}TsJ~H&V=mq8|Y6u)aa0nDZ!F+ZTioLIIy*)&oyffr$5J%7M`=fjn#tZiy41+ld)P zV{S$K>+$^(GYMFF6YsX6E`Ya2PazPI2R8{V()5xS>7r`!{-W@8l<43jpT^*5flHvE z)SK!q(nO6So-qUmB~NPZ{+mYxqS;Sw=}WA)K!c~X>PiuPT~r73%NP%UF*Nz^pe0!E z=?1?g5YGhpsZ4GHXeL%(C;}|}y_O^3#8DA+NoWf$mR)9WUBQW4tMaQ$B3nc~^p(#4 zqn$Pz72?y!iFUSxSaA;jD(W_9Rj8%_!C^m1eE@#t0?Zf;to0N~z4;$Tx`p>6DD!v) z6Qq=Pmp~a1EkF_L0%|L!5bU#5h>{k`3|MNv8sC~`IZz&~u9Luen9CrG5F-+($Zv>T z&o+3s%?IE9G+s79P_3>yXwqko`nITJQVvlsI#eby6~ty@wa`@)bLv~^{M-uu+=SjX zmTF^8xj{k$6s?L`Zc`Y;Godv|>MM!j5F9~z%y|LfG%&8Mq@drJdT;mH|K8%TZtYHT zGC|i(hY-4>mEI^{1-A-0S2ho3`7q0c`AjM0!GY4leihC)JWiaxp&Cgry~x8_gg)yub1A=2u;o+>#dzi3qhfEDh$|=at5BU;8g$qFjqvpR6 zbOeu>`B2CF^7SxIq(^9Ne(*5W&alANX@+WUmtAR1uyac1b}RN6@2i7y9QSdS7K8on zjb$Fwp?1LXgS7Nn{@O1QV}$b}hk~hKPFRqKZXLvn4w14qbiLSXDhr!~>3qmkR^#M- zBheT7i76aCAgGky8qGO|^L>AsfBb!712Wl75bV2$-AX-yRjcsE40RPs=k`c;`dq}J zZTN+EIAV3=j#of96YvyDPvN5~M?+ulV2E^yD)<4$2C=LSz#bA@&V07ZDg6pNodUUj z$jJ=-iqnZkW6mVUrJr(+dK*-^j|~xu9UMz%_E;NUyxcsL!h@?@)(h^?w(xU9?r_aR z{g=OU(;@_)TZa25x@jEgbna>D+H!5}jag+bR0VD(zum4zhw4?Cv2Xm(Pq3qmrN0$z35#6Lt?lpmcxi7wl!5n?dG55pp#@ zah|)cP8(%B%sr8miDKRBnVYI>)x=P42FjKpuXp&@yAY`K#cT7o!-|03tAX%+AOZN~Sr7A93)TVx}t78gm2v>R=HmEBRKGY#6EF^6n& z>t}S%RH&LBwl+xDM(Xxn?4{j+MJF>Fij!DDu!YLTUEHYK`7PTsNWeP>nHCAmVy}^I zQ15(S+lvboVwH3|TzifTYxByds$Rm*#wLX*3R^hIt3`?RlSy=aL4V@nySNvp9=)GX zU|XtrcNAm%-QG4x@h_7jct~~30dE7LRm|gezd)E*&nK^3fgdA@%o_QYH@AyBtNf}; zEr1xt=AO(+?jc#b@{%zeCwt@}`Q%qUfsTY@bUT+9;dCnMyrbC-Q;V!@zdap~$7dZi zGWeLaq0XRId8TLC`IMOoVxOT$p=oh?uOM@$M+Qp;sn6TDW9xj=c%?^m0Dlw+r!`eJ zgjODj4t@(Zb^9bl*&vgC5}*MxDeYtP2O<6#1Qq=qOM2P=@oy~2sep~z=?|DxwMCMc z#c~Jj-0c&L_MA7o=En%ylW@_h6UKn20lP-||k^4eP&S?0$WZRXVSTnfGSvW1Xu--#qcVJ(o-0 zBY=psVn^bS^5;fnsPIEI+qM*UNYQircb(nQ!UMI_>b*@O<; z*-eOsuwEdo5;_Xi)483+Q@<_&fTqwO(|%G)E4?OOnUY%n!t&C{H2?@m< zm|YXz((8~)t|1KKpF~MSxv#Z~%hZYd!|b(}5T(8a1Lv_muds3U%k1WrG;CNJO-vRu zvZh;I#gqbnSQ7pj6vh<0!+ICR)QmQK)s@Z@3-|_Hq2hegmALPqYf0NiPZuv7U((oY zGXIND-DZo;zZ!nO?_elc8sP)I@JyL?gz(uqTB3lK!nH^gUYwtrTy+=iXYlU?Bl!2@ zAB%~Cx<#-#CZ0(LxmJcNDxa2pTmd0dxm)xrzF1^+6=H-Gc4du7y1x_-YT;Ln!x@D + +Sample Waveforms for lpm_fifo_dc0.vhd + + +

Sample behavioral waveforms for design file lpm_fifo_dc0.vhd

+

The following waveforms show the behavior of dcfifo megafunction for the chosen set of parameters in design lpm_fifo_dc0.vhd. The design lpm_fifo_dc0.vhd has a depth of 512 words of 128 bits each. The fifo is in legacy synchronous mode. The data becomes available after 'rdreq' is asserted; 'rdreq' acts as a read request.

+
+

Fig. 1 : Wave showing read and write operation.

+

The above waveform shows the behavior of the design under normal read and write conditions with aclr .

+

+ + diff --git a/FPGA_by_Fredi/Video/lpm_latch1.bsf b/FPGA_by_Fredi/Video/lpm_latch1.bsf new file mode 100644 index 0000000..7197b2f --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_latch1.bsf @@ -0,0 +1,53 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 160 80) + (text "lpm_latch1" (rect 49 1 123 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data[31..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "data[31..0]" (rect 20 26 71 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 3)) + ) + (port + (pt 0 48) + (input) + (text "gate" (rect 0 0 24 14)(font "Arial" (font_size 8))) + (text "gate" (rect 20 42 41 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 160 32) + (output) + (text "q[31..0]" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "q[31..0]" (rect 105 26 141 39)(font "Arial" (font_size 8))) + (line (pt 160 32)(pt 144 32)(line_width 3)) + ) + (drawing + (line (pt 16 16)(pt 144 16)(line_width 1)) + (line (pt 144 16)(pt 144 64)(line_width 1)) + (line (pt 144 64)(pt 16 64)(line_width 1)) + (line (pt 16 64)(pt 16 16)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_latch1.cmp b/FPGA_by_Fredi/Video/lpm_latch1.cmp new file mode 100644 index 0000000..ac4b322 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_latch1.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_latch1 + PORT + ( + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + gate : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_latch1.qip b/FPGA_by_Fredi/Video/lpm_latch1.qip new file mode 100644 index 0000000..bc53d50 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_latch1.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_LATCH" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_latch1.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_latch1.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_latch1.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_latch1.vhd b/FPGA_by_Fredi/Video/lpm_latch1.vhd new file mode 100644 index 0000000..0afc209 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_latch1.vhd @@ -0,0 +1,110 @@ +-- megafunction wizard: %LPM_LATCH% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_latch + +-- ============================================================ +-- File Name: lpm_latch1.vhd +-- Megafunction Name(s): +-- lpm_latch +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_latch1 IS + PORT + ( + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + gate : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); +END lpm_latch1; + + +ARCHITECTURE SYN OF lpm_latch1 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0); + + + + COMPONENT lpm_latch + GENERIC ( + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + gate : IN STD_LOGIC + ); + END COMPONENT; + +BEGIN + q <= sub_wire0(31 DOWNTO 0); + + lpm_latch_component : lpm_latch + GENERIC MAP ( + lpm_type => "LPM_LATCH", + lpm_width => 32 + ) + PORT MAP ( + data => data, + gate => gate, + q => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: aclr NUMERIC "0" +-- Retrieval info: PRIVATE: aset NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "32" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_LATCH" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "32" +-- Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL data[31..0] +-- Retrieval info: USED_PORT: gate 0 0 0 0 INPUT NODEFVAL gate +-- Retrieval info: USED_PORT: q 0 0 32 0 OUTPUT NODEFVAL q[31..0] +-- Retrieval info: CONNECT: @data 0 0 32 0 data 0 0 32 0 +-- Retrieval info: CONNECT: q 0 0 32 0 @q 0 0 32 0 +-- Retrieval info: CONNECT: @gate 0 0 0 0 gate 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_latch1.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_latch1.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_latch1.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_latch1.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_latch1_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_mux0.bsf b/FPGA_by_Fredi/Video/lpm_mux0.bsf new file mode 100644 index 0000000..ce1e27e --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux0.bsf @@ -0,0 +1,83 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 152 128) + (text "lpm_mux0" (rect 50 2 120 18)(font "Arial" (font_size 10))) + (text "inst" (rect 8 112 25 124)(font "Arial" )) + (port + (pt 0 40) + (input) + (text "data3x[31..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data3x[31..0]" (rect 4 27 66 40)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 72 40)(line_width 3)) + ) + (port + (pt 0 56) + (input) + (text "data2x[31..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data2x[31..0]" (rect 4 43 66 56)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 72 56)(line_width 3)) + ) + (port + (pt 0 72) + (input) + (text "data1x[31..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data1x[31..0]" (rect 4 59 66 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 72 72)(line_width 3)) + ) + (port + (pt 0 88) + (input) + (text "data0x[31..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data0x[31..0]" (rect 4 75 66 88)(font "Arial" (font_size 8))) + (line (pt 0 88)(pt 72 88)(line_width 3)) + ) + (port + (pt 0 104) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 4 91 27 104)(font "Arial" (font_size 8))) + (line (pt 0 104)(pt 72 104)(line_width 1)) + ) + (port + (pt 80 128) + (input) + (text "sel[1..0]" (rect 0 0 44 14)(font "Arial" (font_size 8))) + (text "sel[1..0]" (rect 84 115 121 128)(font "Arial" (font_size 8))) + (line (pt 80 128)(pt 80 116)(line_width 3)) + ) + (port + (pt 152 72) + (output) + (text "result[31..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "result[31..0]" (rect 92 59 147 72)(font "Arial" (font_size 8))) + (line (pt 152 72)(pt 88 72)(line_width 3)) + ) + (drawing + (line (pt 72 24)(pt 72 120)(line_width 1)) + (line (pt 88 32)(pt 88 112)(line_width 1)) + (line (pt 72 24)(pt 88 32)(line_width 1)) + (line (pt 72 120)(pt 88 112)(line_width 1)) + (line (pt 72 98)(pt 78 104)(line_width 1)) + (line (pt 78 104)(pt 72 110)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_mux0.cmp b/FPGA_by_Fredi/Video/lpm_mux0.cmp new file mode 100644 index 0000000..7b6c18f --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux0.cmp @@ -0,0 +1,27 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_mux0 + PORT + ( + clock : IN STD_LOGIC ; + data0x : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + data2x : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + data3x : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + sel : IN STD_LOGIC_VECTOR (1 DOWNTO 0); + result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_mux0.inc b/FPGA_by_Fredi/Video/lpm_mux0.inc new file mode 100644 index 0000000..b0bc2be --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux0.inc @@ -0,0 +1,28 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_mux0 +( + clock, + data0x[31..0], + data1x[31..0], + data2x[31..0], + data3x[31..0], + sel[1..0] +) + +RETURNS ( + result[31..0] +); diff --git a/FPGA_by_Fredi/Video/lpm_mux0.qip b/FPGA_by_Fredi/Video/lpm_mux0.qip new file mode 100644 index 0000000..5e8e2b6 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux0.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_MUX" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_mux0.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux0.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux0.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_mux0.vhd b/FPGA_by_Fredi/Video/lpm_mux0.vhd new file mode 100644 index 0000000..9d641a4 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux0.vhd @@ -0,0 +1,251 @@ +-- megafunction wizard: %LPM_MUX% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_mux + +-- ============================================================ +-- File Name: lpm_mux0.vhd +-- Megafunction Name(s): +-- lpm_mux +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.lpm_components.all; + +ENTITY lpm_mux0 IS + PORT + ( + clock : IN STD_LOGIC ; + data0x : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + data2x : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + data3x : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + sel : IN STD_LOGIC_VECTOR (1 DOWNTO 0); + result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); +END lpm_mux0; + + +ARCHITECTURE SYN OF lpm_mux0 IS + +-- type STD_LOGIC_2D is array (NATURAL RANGE <>, NATURAL RANGE <>) of STD_LOGIC; + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (31 DOWNTO 0); + SIGNAL sub_wire2 : STD_LOGIC_2D (3 DOWNTO 0, 31 DOWNTO 0); + SIGNAL sub_wire3 : STD_LOGIC_VECTOR (31 DOWNTO 0); + SIGNAL sub_wire4 : STD_LOGIC_VECTOR (31 DOWNTO 0); + SIGNAL sub_wire5 : STD_LOGIC_VECTOR (31 DOWNTO 0); + +BEGIN + sub_wire5 <= data0x(31 DOWNTO 0); + sub_wire4 <= data1x(31 DOWNTO 0); + sub_wire3 <= data2x(31 DOWNTO 0); + result <= sub_wire0(31 DOWNTO 0); + sub_wire1 <= data3x(31 DOWNTO 0); + sub_wire2(3, 0) <= sub_wire1(0); + sub_wire2(3, 1) <= sub_wire1(1); + sub_wire2(3, 2) <= sub_wire1(2); + sub_wire2(3, 3) <= sub_wire1(3); + sub_wire2(3, 4) <= sub_wire1(4); + sub_wire2(3, 5) <= sub_wire1(5); + sub_wire2(3, 6) <= sub_wire1(6); + sub_wire2(3, 7) <= sub_wire1(7); + sub_wire2(3, 8) <= sub_wire1(8); + sub_wire2(3, 9) <= sub_wire1(9); + sub_wire2(3, 10) <= sub_wire1(10); + sub_wire2(3, 11) <= sub_wire1(11); + sub_wire2(3, 12) <= sub_wire1(12); + sub_wire2(3, 13) <= sub_wire1(13); + sub_wire2(3, 14) <= sub_wire1(14); + sub_wire2(3, 15) <= sub_wire1(15); + sub_wire2(3, 16) <= sub_wire1(16); + sub_wire2(3, 17) <= sub_wire1(17); + sub_wire2(3, 18) <= sub_wire1(18); + sub_wire2(3, 19) <= sub_wire1(19); + sub_wire2(3, 20) <= sub_wire1(20); + sub_wire2(3, 21) <= sub_wire1(21); + sub_wire2(3, 22) <= sub_wire1(22); + sub_wire2(3, 23) <= sub_wire1(23); + sub_wire2(3, 24) <= sub_wire1(24); + sub_wire2(3, 25) <= sub_wire1(25); + sub_wire2(3, 26) <= sub_wire1(26); + sub_wire2(3, 27) <= sub_wire1(27); + sub_wire2(3, 28) <= sub_wire1(28); + sub_wire2(3, 29) <= sub_wire1(29); + sub_wire2(3, 30) <= sub_wire1(30); + sub_wire2(3, 31) <= sub_wire1(31); + sub_wire2(2, 0) <= sub_wire3(0); + sub_wire2(2, 1) <= sub_wire3(1); + sub_wire2(2, 2) <= sub_wire3(2); + sub_wire2(2, 3) <= sub_wire3(3); + sub_wire2(2, 4) <= sub_wire3(4); + sub_wire2(2, 5) <= sub_wire3(5); + sub_wire2(2, 6) <= sub_wire3(6); + sub_wire2(2, 7) <= sub_wire3(7); + sub_wire2(2, 8) <= sub_wire3(8); + sub_wire2(2, 9) <= sub_wire3(9); + sub_wire2(2, 10) <= sub_wire3(10); + sub_wire2(2, 11) <= sub_wire3(11); + sub_wire2(2, 12) <= sub_wire3(12); + sub_wire2(2, 13) <= sub_wire3(13); + sub_wire2(2, 14) <= sub_wire3(14); + sub_wire2(2, 15) <= sub_wire3(15); + sub_wire2(2, 16) <= sub_wire3(16); + sub_wire2(2, 17) <= sub_wire3(17); + sub_wire2(2, 18) <= sub_wire3(18); + sub_wire2(2, 19) <= sub_wire3(19); + sub_wire2(2, 20) <= sub_wire3(20); + sub_wire2(2, 21) <= sub_wire3(21); + sub_wire2(2, 22) <= sub_wire3(22); + sub_wire2(2, 23) <= sub_wire3(23); + sub_wire2(2, 24) <= sub_wire3(24); + sub_wire2(2, 25) <= sub_wire3(25); + sub_wire2(2, 26) <= sub_wire3(26); + sub_wire2(2, 27) <= sub_wire3(27); + sub_wire2(2, 28) <= sub_wire3(28); + sub_wire2(2, 29) <= sub_wire3(29); + sub_wire2(2, 30) <= sub_wire3(30); + sub_wire2(2, 31) <= sub_wire3(31); + sub_wire2(1, 0) <= sub_wire4(0); + sub_wire2(1, 1) <= sub_wire4(1); + sub_wire2(1, 2) <= sub_wire4(2); + sub_wire2(1, 3) <= sub_wire4(3); + sub_wire2(1, 4) <= sub_wire4(4); + sub_wire2(1, 5) <= sub_wire4(5); + sub_wire2(1, 6) <= sub_wire4(6); + sub_wire2(1, 7) <= sub_wire4(7); + sub_wire2(1, 8) <= sub_wire4(8); + sub_wire2(1, 9) <= sub_wire4(9); + sub_wire2(1, 10) <= sub_wire4(10); + sub_wire2(1, 11) <= sub_wire4(11); + sub_wire2(1, 12) <= sub_wire4(12); + sub_wire2(1, 13) <= sub_wire4(13); + sub_wire2(1, 14) <= sub_wire4(14); + sub_wire2(1, 15) <= sub_wire4(15); + sub_wire2(1, 16) <= sub_wire4(16); + sub_wire2(1, 17) <= sub_wire4(17); + sub_wire2(1, 18) <= sub_wire4(18); + sub_wire2(1, 19) <= sub_wire4(19); + sub_wire2(1, 20) <= sub_wire4(20); + sub_wire2(1, 21) <= sub_wire4(21); + sub_wire2(1, 22) <= sub_wire4(22); + sub_wire2(1, 23) <= sub_wire4(23); + sub_wire2(1, 24) <= sub_wire4(24); + sub_wire2(1, 25) <= sub_wire4(25); + sub_wire2(1, 26) <= sub_wire4(26); + sub_wire2(1, 27) <= sub_wire4(27); + sub_wire2(1, 28) <= sub_wire4(28); + sub_wire2(1, 29) <= sub_wire4(29); + sub_wire2(1, 30) <= sub_wire4(30); + sub_wire2(1, 31) <= sub_wire4(31); + sub_wire2(0, 0) <= sub_wire5(0); + sub_wire2(0, 1) <= sub_wire5(1); + sub_wire2(0, 2) <= sub_wire5(2); + sub_wire2(0, 3) <= sub_wire5(3); + sub_wire2(0, 4) <= sub_wire5(4); + sub_wire2(0, 5) <= sub_wire5(5); + sub_wire2(0, 6) <= sub_wire5(6); + sub_wire2(0, 7) <= sub_wire5(7); + sub_wire2(0, 8) <= sub_wire5(8); + sub_wire2(0, 9) <= sub_wire5(9); + sub_wire2(0, 10) <= sub_wire5(10); + sub_wire2(0, 11) <= sub_wire5(11); + sub_wire2(0, 12) <= sub_wire5(12); + sub_wire2(0, 13) <= sub_wire5(13); + sub_wire2(0, 14) <= sub_wire5(14); + sub_wire2(0, 15) <= sub_wire5(15); + sub_wire2(0, 16) <= sub_wire5(16); + sub_wire2(0, 17) <= sub_wire5(17); + sub_wire2(0, 18) <= sub_wire5(18); + sub_wire2(0, 19) <= sub_wire5(19); + sub_wire2(0, 20) <= sub_wire5(20); + sub_wire2(0, 21) <= sub_wire5(21); + sub_wire2(0, 22) <= sub_wire5(22); + sub_wire2(0, 23) <= sub_wire5(23); + sub_wire2(0, 24) <= sub_wire5(24); + sub_wire2(0, 25) <= sub_wire5(25); + sub_wire2(0, 26) <= sub_wire5(26); + sub_wire2(0, 27) <= sub_wire5(27); + sub_wire2(0, 28) <= sub_wire5(28); + sub_wire2(0, 29) <= sub_wire5(29); + sub_wire2(0, 30) <= sub_wire5(30); + sub_wire2(0, 31) <= sub_wire5(31); + + lpm_mux_component : lpm_mux + GENERIC MAP ( + lpm_pipeline => 4, + lpm_size => 4, + lpm_type => "LPM_MUX", + lpm_width => 32, + lpm_widths => 2 + ) + PORT MAP ( + sel => sel, + clock => clock, + data => sub_wire2, + result => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: CONSTANT: LPM_PIPELINE NUMERIC "4" +-- Retrieval info: CONSTANT: LPM_SIZE NUMERIC "4" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "32" +-- Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "2" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: data0x 0 0 32 0 INPUT NODEFVAL data0x[31..0] +-- Retrieval info: USED_PORT: data1x 0 0 32 0 INPUT NODEFVAL data1x[31..0] +-- Retrieval info: USED_PORT: data2x 0 0 32 0 INPUT NODEFVAL data2x[31..0] +-- Retrieval info: USED_PORT: data3x 0 0 32 0 INPUT NODEFVAL data3x[31..0] +-- Retrieval info: USED_PORT: result 0 0 32 0 OUTPUT NODEFVAL result[31..0] +-- Retrieval info: USED_PORT: sel 0 0 2 0 INPUT NODEFVAL sel[1..0] +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: result 0 0 32 0 @result 0 0 32 0 +-- Retrieval info: CONNECT: @data 1 3 32 0 data3x 0 0 32 0 +-- Retrieval info: CONNECT: @data 1 2 32 0 data2x 0 0 32 0 +-- Retrieval info: CONNECT: @data 1 1 32 0 data1x 0 0 32 0 +-- Retrieval info: CONNECT: @data 1 0 32 0 data0x 0 0 32 0 +-- Retrieval info: CONNECT: @sel 0 0 2 0 sel 0 0 2 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux0.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux0.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux0_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_mux1.bsf b/FPGA_by_Fredi/Video/lpm_mux1.bsf new file mode 100644 index 0000000..24ee953 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux1.bsf @@ -0,0 +1,111 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 152 192) + (text "lpm_mux1" (rect 50 2 120 18)(font "Arial" (font_size 10))) + (text "inst" (rect 8 176 25 188)(font "Arial" )) + (port + (pt 0 40) + (input) + (text "data7x[15..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data7x[15..0]" (rect 4 27 66 40)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 72 40)(line_width 3)) + ) + (port + (pt 0 56) + (input) + (text "data6x[15..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data6x[15..0]" (rect 4 43 66 56)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 72 56)(line_width 3)) + ) + (port + (pt 0 72) + (input) + (text "data5x[15..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data5x[15..0]" (rect 4 59 66 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 72 72)(line_width 3)) + ) + (port + (pt 0 88) + (input) + (text "data4x[15..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data4x[15..0]" (rect 4 75 66 88)(font "Arial" (font_size 8))) + (line (pt 0 88)(pt 72 88)(line_width 3)) + ) + (port + (pt 0 104) + (input) + (text "data3x[15..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data3x[15..0]" (rect 4 91 66 104)(font "Arial" (font_size 8))) + (line (pt 0 104)(pt 72 104)(line_width 3)) + ) + (port + (pt 0 120) + (input) + (text "data2x[15..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data2x[15..0]" (rect 4 107 66 120)(font "Arial" (font_size 8))) + (line (pt 0 120)(pt 72 120)(line_width 3)) + ) + (port + (pt 0 136) + (input) + (text "data1x[15..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data1x[15..0]" (rect 4 123 66 136)(font "Arial" (font_size 8))) + (line (pt 0 136)(pt 72 136)(line_width 3)) + ) + (port + (pt 0 152) + (input) + (text "data0x[15..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data0x[15..0]" (rect 4 139 66 152)(font "Arial" (font_size 8))) + (line (pt 0 152)(pt 72 152)(line_width 3)) + ) + (port + (pt 0 168) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 4 155 27 168)(font "Arial" (font_size 8))) + (line (pt 0 168)(pt 72 168)(line_width 1)) + ) + (port + (pt 80 192) + (input) + (text "sel[2..0]" (rect 0 0 44 14)(font "Arial" (font_size 8))) + (text "sel[2..0]" (rect 84 179 121 192)(font "Arial" (font_size 8))) + (line (pt 80 192)(pt 80 180)(line_width 3)) + ) + (port + (pt 152 104) + (output) + (text "result[15..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "result[15..0]" (rect 92 91 147 104)(font "Arial" (font_size 8))) + (line (pt 152 104)(pt 88 104)(line_width 3)) + ) + (drawing + (line (pt 72 24)(pt 72 184)(line_width 1)) + (line (pt 88 32)(pt 88 176)(line_width 1)) + (line (pt 72 24)(pt 88 32)(line_width 1)) + (line (pt 72 184)(pt 88 176)(line_width 1)) + (line (pt 72 162)(pt 78 168)(line_width 1)) + (line (pt 78 168)(pt 72 174)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_mux1.cmp b/FPGA_by_Fredi/Video/lpm_mux1.cmp new file mode 100644 index 0000000..cfc222a --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux1.cmp @@ -0,0 +1,31 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_mux1 + PORT + ( + clock : IN STD_LOGIC ; + data0x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + data2x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + data3x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + data4x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + data5x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + data6x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + data7x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + sel : IN STD_LOGIC_VECTOR (2 DOWNTO 0); + result : OUT STD_LOGIC_VECTOR (15 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_mux1.inc b/FPGA_by_Fredi/Video/lpm_mux1.inc new file mode 100644 index 0000000..e2f94a4 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux1.inc @@ -0,0 +1,32 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_mux1 +( + clock, + data0x[15..0], + data1x[15..0], + data2x[15..0], + data3x[15..0], + data4x[15..0], + data5x[15..0], + data6x[15..0], + data7x[15..0], + sel[2..0] +) + +RETURNS ( + result[15..0] +); diff --git a/FPGA_by_Fredi/Video/lpm_mux1.qip b/FPGA_by_Fredi/Video/lpm_mux1.qip new file mode 100644 index 0000000..8a445b2 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux1.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_MUX" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_mux1.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux1.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux1.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux1.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_mux1.vhd b/FPGA_by_Fredi/Video/lpm_mux1.vhd new file mode 100644 index 0000000..a9ad991 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux1.vhd @@ -0,0 +1,271 @@ +-- megafunction wizard: %LPM_MUX% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_mux + +-- ============================================================ +-- File Name: lpm_mux1.vhd +-- Megafunction Name(s): +-- lpm_mux +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.lpm_components.all; + +ENTITY lpm_mux1 IS + PORT + ( + clock : IN STD_LOGIC ; + data0x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + data2x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + data3x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + data4x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + data5x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + data6x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + data7x : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + sel : IN STD_LOGIC_VECTOR (2 DOWNTO 0); + result : OUT STD_LOGIC_VECTOR (15 DOWNTO 0) + ); +END lpm_mux1; + + +ARCHITECTURE SYN OF lpm_mux1 IS + +-- type STD_LOGIC_2D is array (NATURAL RANGE <>, NATURAL RANGE <>) of STD_LOGIC; + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (15 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (15 DOWNTO 0); + SIGNAL sub_wire2 : STD_LOGIC_2D (7 DOWNTO 0, 15 DOWNTO 0); + SIGNAL sub_wire3 : STD_LOGIC_VECTOR (15 DOWNTO 0); + SIGNAL sub_wire4 : STD_LOGIC_VECTOR (15 DOWNTO 0); + SIGNAL sub_wire5 : STD_LOGIC_VECTOR (15 DOWNTO 0); + SIGNAL sub_wire6 : STD_LOGIC_VECTOR (15 DOWNTO 0); + SIGNAL sub_wire7 : STD_LOGIC_VECTOR (15 DOWNTO 0); + SIGNAL sub_wire8 : STD_LOGIC_VECTOR (15 DOWNTO 0); + SIGNAL sub_wire9 : STD_LOGIC_VECTOR (15 DOWNTO 0); + +BEGIN + sub_wire9 <= data0x(15 DOWNTO 0); + sub_wire8 <= data1x(15 DOWNTO 0); + sub_wire7 <= data2x(15 DOWNTO 0); + sub_wire6 <= data3x(15 DOWNTO 0); + sub_wire5 <= data4x(15 DOWNTO 0); + sub_wire4 <= data5x(15 DOWNTO 0); + sub_wire3 <= data6x(15 DOWNTO 0); + result <= sub_wire0(15 DOWNTO 0); + sub_wire1 <= data7x(15 DOWNTO 0); + sub_wire2(7, 0) <= sub_wire1(0); + sub_wire2(7, 1) <= sub_wire1(1); + sub_wire2(7, 2) <= sub_wire1(2); + sub_wire2(7, 3) <= sub_wire1(3); + sub_wire2(7, 4) <= sub_wire1(4); + sub_wire2(7, 5) <= sub_wire1(5); + sub_wire2(7, 6) <= sub_wire1(6); + sub_wire2(7, 7) <= sub_wire1(7); + sub_wire2(7, 8) <= sub_wire1(8); + sub_wire2(7, 9) <= sub_wire1(9); + sub_wire2(7, 10) <= sub_wire1(10); + sub_wire2(7, 11) <= sub_wire1(11); + sub_wire2(7, 12) <= sub_wire1(12); + sub_wire2(7, 13) <= sub_wire1(13); + sub_wire2(7, 14) <= sub_wire1(14); + sub_wire2(7, 15) <= sub_wire1(15); + sub_wire2(6, 0) <= sub_wire3(0); + sub_wire2(6, 1) <= sub_wire3(1); + sub_wire2(6, 2) <= sub_wire3(2); + sub_wire2(6, 3) <= sub_wire3(3); + sub_wire2(6, 4) <= sub_wire3(4); + sub_wire2(6, 5) <= sub_wire3(5); + sub_wire2(6, 6) <= sub_wire3(6); + sub_wire2(6, 7) <= sub_wire3(7); + sub_wire2(6, 8) <= sub_wire3(8); + sub_wire2(6, 9) <= sub_wire3(9); + sub_wire2(6, 10) <= sub_wire3(10); + sub_wire2(6, 11) <= sub_wire3(11); + sub_wire2(6, 12) <= sub_wire3(12); + sub_wire2(6, 13) <= sub_wire3(13); + sub_wire2(6, 14) <= sub_wire3(14); + sub_wire2(6, 15) <= sub_wire3(15); + sub_wire2(5, 0) <= sub_wire4(0); + sub_wire2(5, 1) <= sub_wire4(1); + sub_wire2(5, 2) <= sub_wire4(2); + sub_wire2(5, 3) <= sub_wire4(3); + sub_wire2(5, 4) <= sub_wire4(4); + sub_wire2(5, 5) <= sub_wire4(5); + sub_wire2(5, 6) <= sub_wire4(6); + sub_wire2(5, 7) <= sub_wire4(7); + sub_wire2(5, 8) <= sub_wire4(8); + sub_wire2(5, 9) <= sub_wire4(9); + sub_wire2(5, 10) <= sub_wire4(10); + sub_wire2(5, 11) <= sub_wire4(11); + sub_wire2(5, 12) <= sub_wire4(12); + sub_wire2(5, 13) <= sub_wire4(13); + sub_wire2(5, 14) <= sub_wire4(14); + sub_wire2(5, 15) <= sub_wire4(15); + sub_wire2(4, 0) <= sub_wire5(0); + sub_wire2(4, 1) <= sub_wire5(1); + sub_wire2(4, 2) <= sub_wire5(2); + sub_wire2(4, 3) <= sub_wire5(3); + sub_wire2(4, 4) <= sub_wire5(4); + sub_wire2(4, 5) <= sub_wire5(5); + sub_wire2(4, 6) <= sub_wire5(6); + sub_wire2(4, 7) <= sub_wire5(7); + sub_wire2(4, 8) <= sub_wire5(8); + sub_wire2(4, 9) <= sub_wire5(9); + sub_wire2(4, 10) <= sub_wire5(10); + sub_wire2(4, 11) <= sub_wire5(11); + sub_wire2(4, 12) <= sub_wire5(12); + sub_wire2(4, 13) <= sub_wire5(13); + sub_wire2(4, 14) <= sub_wire5(14); + sub_wire2(4, 15) <= sub_wire5(15); + sub_wire2(3, 0) <= sub_wire6(0); + sub_wire2(3, 1) <= sub_wire6(1); + sub_wire2(3, 2) <= sub_wire6(2); + sub_wire2(3, 3) <= sub_wire6(3); + sub_wire2(3, 4) <= sub_wire6(4); + sub_wire2(3, 5) <= sub_wire6(5); + sub_wire2(3, 6) <= sub_wire6(6); + sub_wire2(3, 7) <= sub_wire6(7); + sub_wire2(3, 8) <= sub_wire6(8); + sub_wire2(3, 9) <= sub_wire6(9); + sub_wire2(3, 10) <= sub_wire6(10); + sub_wire2(3, 11) <= sub_wire6(11); + sub_wire2(3, 12) <= sub_wire6(12); + sub_wire2(3, 13) <= sub_wire6(13); + sub_wire2(3, 14) <= sub_wire6(14); + sub_wire2(3, 15) <= sub_wire6(15); + sub_wire2(2, 0) <= sub_wire7(0); + sub_wire2(2, 1) <= sub_wire7(1); + sub_wire2(2, 2) <= sub_wire7(2); + sub_wire2(2, 3) <= sub_wire7(3); + sub_wire2(2, 4) <= sub_wire7(4); + sub_wire2(2, 5) <= sub_wire7(5); + sub_wire2(2, 6) <= sub_wire7(6); + sub_wire2(2, 7) <= sub_wire7(7); + sub_wire2(2, 8) <= sub_wire7(8); + sub_wire2(2, 9) <= sub_wire7(9); + sub_wire2(2, 10) <= sub_wire7(10); + sub_wire2(2, 11) <= sub_wire7(11); + sub_wire2(2, 12) <= sub_wire7(12); + sub_wire2(2, 13) <= sub_wire7(13); + sub_wire2(2, 14) <= sub_wire7(14); + sub_wire2(2, 15) <= sub_wire7(15); + sub_wire2(1, 0) <= sub_wire8(0); + sub_wire2(1, 1) <= sub_wire8(1); + sub_wire2(1, 2) <= sub_wire8(2); + sub_wire2(1, 3) <= sub_wire8(3); + sub_wire2(1, 4) <= sub_wire8(4); + sub_wire2(1, 5) <= sub_wire8(5); + sub_wire2(1, 6) <= sub_wire8(6); + sub_wire2(1, 7) <= sub_wire8(7); + sub_wire2(1, 8) <= sub_wire8(8); + sub_wire2(1, 9) <= sub_wire8(9); + sub_wire2(1, 10) <= sub_wire8(10); + sub_wire2(1, 11) <= sub_wire8(11); + sub_wire2(1, 12) <= sub_wire8(12); + sub_wire2(1, 13) <= sub_wire8(13); + sub_wire2(1, 14) <= sub_wire8(14); + sub_wire2(1, 15) <= sub_wire8(15); + sub_wire2(0, 0) <= sub_wire9(0); + sub_wire2(0, 1) <= sub_wire9(1); + sub_wire2(0, 2) <= sub_wire9(2); + sub_wire2(0, 3) <= sub_wire9(3); + sub_wire2(0, 4) <= sub_wire9(4); + sub_wire2(0, 5) <= sub_wire9(5); + sub_wire2(0, 6) <= sub_wire9(6); + sub_wire2(0, 7) <= sub_wire9(7); + sub_wire2(0, 8) <= sub_wire9(8); + sub_wire2(0, 9) <= sub_wire9(9); + sub_wire2(0, 10) <= sub_wire9(10); + sub_wire2(0, 11) <= sub_wire9(11); + sub_wire2(0, 12) <= sub_wire9(12); + sub_wire2(0, 13) <= sub_wire9(13); + sub_wire2(0, 14) <= sub_wire9(14); + sub_wire2(0, 15) <= sub_wire9(15); + + lpm_mux_component : lpm_mux + GENERIC MAP ( + lpm_pipeline => 4, + lpm_size => 8, + lpm_type => "LPM_MUX", + lpm_width => 16, + lpm_widths => 3 + ) + PORT MAP ( + sel => sel, + clock => clock, + data => sub_wire2, + result => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: CONSTANT: LPM_PIPELINE NUMERIC "4" +-- Retrieval info: CONSTANT: LPM_SIZE NUMERIC "8" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "16" +-- Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "3" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: data0x 0 0 16 0 INPUT NODEFVAL data0x[15..0] +-- Retrieval info: USED_PORT: data1x 0 0 16 0 INPUT NODEFVAL data1x[15..0] +-- Retrieval info: USED_PORT: data2x 0 0 16 0 INPUT NODEFVAL data2x[15..0] +-- Retrieval info: USED_PORT: data3x 0 0 16 0 INPUT NODEFVAL data3x[15..0] +-- Retrieval info: USED_PORT: data4x 0 0 16 0 INPUT NODEFVAL data4x[15..0] +-- Retrieval info: USED_PORT: data5x 0 0 16 0 INPUT NODEFVAL data5x[15..0] +-- Retrieval info: USED_PORT: data6x 0 0 16 0 INPUT NODEFVAL data6x[15..0] +-- Retrieval info: USED_PORT: data7x 0 0 16 0 INPUT NODEFVAL data7x[15..0] +-- Retrieval info: USED_PORT: result 0 0 16 0 OUTPUT NODEFVAL result[15..0] +-- Retrieval info: USED_PORT: sel 0 0 3 0 INPUT NODEFVAL sel[2..0] +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: result 0 0 16 0 @result 0 0 16 0 +-- Retrieval info: CONNECT: @data 1 7 16 0 data7x 0 0 16 0 +-- Retrieval info: CONNECT: @data 1 6 16 0 data6x 0 0 16 0 +-- Retrieval info: CONNECT: @data 1 5 16 0 data5x 0 0 16 0 +-- Retrieval info: CONNECT: @data 1 4 16 0 data4x 0 0 16 0 +-- Retrieval info: CONNECT: @data 1 3 16 0 data3x 0 0 16 0 +-- Retrieval info: CONNECT: @data 1 2 16 0 data2x 0 0 16 0 +-- Retrieval info: CONNECT: @data 1 1 16 0 data1x 0 0 16 0 +-- Retrieval info: CONNECT: @data 1 0 16 0 data0x 0 0 16 0 +-- Retrieval info: CONNECT: @sel 0 0 3 0 sel 0 0 3 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux1.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux1.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux1.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux1.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux1_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_mux2.bsf b/FPGA_by_Fredi/Video/lpm_mux2.bsf new file mode 100644 index 0000000..b37c425 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux2.bsf @@ -0,0 +1,167 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 320) + (text "lpm_mux2" (rect 50 2 120 18)(font "Arial" (font_size 10))) + (text "inst" (rect 8 304 25 316)(font "Arial" )) + (port + (pt 0 40) + (input) + (text "data15x[7..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data15x[7..0]" (rect 4 27 66 40)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 72 40)(line_width 3)) + ) + (port + (pt 0 56) + (input) + (text "data14x[7..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data14x[7..0]" (rect 4 43 66 56)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 72 56)(line_width 3)) + ) + (port + (pt 0 72) + (input) + (text "data13x[7..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data13x[7..0]" (rect 4 59 66 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 72 72)(line_width 3)) + ) + (port + (pt 0 88) + (input) + (text "data12x[7..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data12x[7..0]" (rect 4 75 66 88)(font "Arial" (font_size 8))) + (line (pt 0 88)(pt 72 88)(line_width 3)) + ) + (port + (pt 0 104) + (input) + (text "data11x[7..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data11x[7..0]" (rect 4 91 66 104)(font "Arial" (font_size 8))) + (line (pt 0 104)(pt 72 104)(line_width 3)) + ) + (port + (pt 0 120) + (input) + (text "data10x[7..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data10x[7..0]" (rect 4 107 66 120)(font "Arial" (font_size 8))) + (line (pt 0 120)(pt 72 120)(line_width 3)) + ) + (port + (pt 0 136) + (input) + (text "data9x[7..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data9x[7..0]" (rect 4 123 60 136)(font "Arial" (font_size 8))) + (line (pt 0 136)(pt 72 136)(line_width 3)) + ) + (port + (pt 0 152) + (input) + (text "data8x[7..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data8x[7..0]" (rect 4 139 60 152)(font "Arial" (font_size 8))) + (line (pt 0 152)(pt 72 152)(line_width 3)) + ) + (port + (pt 0 168) + (input) + (text "data7x[7..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data7x[7..0]" (rect 4 155 60 168)(font "Arial" (font_size 8))) + (line (pt 0 168)(pt 72 168)(line_width 3)) + ) + (port + (pt 0 184) + (input) + (text "data6x[7..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data6x[7..0]" (rect 4 171 60 184)(font "Arial" (font_size 8))) + (line (pt 0 184)(pt 72 184)(line_width 3)) + ) + (port + (pt 0 200) + (input) + (text "data5x[7..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data5x[7..0]" (rect 4 187 60 200)(font "Arial" (font_size 8))) + (line (pt 0 200)(pt 72 200)(line_width 3)) + ) + (port + (pt 0 216) + (input) + (text "data4x[7..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data4x[7..0]" (rect 4 203 60 216)(font "Arial" (font_size 8))) + (line (pt 0 216)(pt 72 216)(line_width 3)) + ) + (port + (pt 0 232) + (input) + (text "data3x[7..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data3x[7..0]" (rect 4 219 60 232)(font "Arial" (font_size 8))) + (line (pt 0 232)(pt 72 232)(line_width 3)) + ) + (port + (pt 0 248) + (input) + (text "data2x[7..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data2x[7..0]" (rect 4 235 60 248)(font "Arial" (font_size 8))) + (line (pt 0 248)(pt 72 248)(line_width 3)) + ) + (port + (pt 0 264) + (input) + (text "data1x[7..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data1x[7..0]" (rect 4 251 60 264)(font "Arial" (font_size 8))) + (line (pt 0 264)(pt 72 264)(line_width 3)) + ) + (port + (pt 0 280) + (input) + (text "data0x[7..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data0x[7..0]" (rect 4 267 60 280)(font "Arial" (font_size 8))) + (line (pt 0 280)(pt 72 280)(line_width 3)) + ) + (port + (pt 0 296) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 4 283 27 296)(font "Arial" (font_size 8))) + (line (pt 0 296)(pt 72 296)(line_width 1)) + ) + (port + (pt 80 320) + (input) + (text "sel[3..0]" (rect 0 0 44 14)(font "Arial" (font_size 8))) + (text "sel[3..0]" (rect 84 307 121 320)(font "Arial" (font_size 8))) + (line (pt 80 320)(pt 80 308)(line_width 3)) + ) + (port + (pt 144 168) + (output) + (text "result[7..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "result[7..0]" (rect 90 155 139 168)(font "Arial" (font_size 8))) + (line (pt 144 168)(pt 88 168)(line_width 3)) + ) + (drawing + (line (pt 72 24)(pt 72 312)(line_width 1)) + (line (pt 88 32)(pt 88 304)(line_width 1)) + (line (pt 72 24)(pt 88 32)(line_width 1)) + (line (pt 72 312)(pt 88 304)(line_width 1)) + (line (pt 72 290)(pt 78 296)(line_width 1)) + (line (pt 78 296)(pt 72 302)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_mux2.cmp b/FPGA_by_Fredi/Video/lpm_mux2.cmp new file mode 100644 index 0000000..d94260c --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux2.cmp @@ -0,0 +1,39 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_mux2 + PORT + ( + clock : IN STD_LOGIC ; + data0x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data10x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data11x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data12x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data13x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data14x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data15x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data2x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data3x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data4x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data5x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data6x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data7x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data8x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data9x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + sel : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + result : OUT STD_LOGIC_VECTOR (7 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_mux2.inc b/FPGA_by_Fredi/Video/lpm_mux2.inc new file mode 100644 index 0000000..2334c7e --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux2.inc @@ -0,0 +1,40 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_mux2 +( + clock, + data0x[7..0], + data10x[7..0], + data11x[7..0], + data12x[7..0], + data13x[7..0], + data14x[7..0], + data15x[7..0], + data1x[7..0], + data2x[7..0], + data3x[7..0], + data4x[7..0], + data5x[7..0], + data6x[7..0], + data7x[7..0], + data8x[7..0], + data9x[7..0], + sel[3..0] +) + +RETURNS ( + result[7..0] +); diff --git a/FPGA_by_Fredi/Video/lpm_mux2.qip b/FPGA_by_Fredi/Video/lpm_mux2.qip new file mode 100644 index 0000000..7b5db74 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux2.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_MUX" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_mux2.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux2.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux2.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux2.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_mux2.vhd b/FPGA_by_Fredi/Video/lpm_mux2.vhd new file mode 100644 index 0000000..cfece2e --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux2.vhd @@ -0,0 +1,311 @@ +-- megafunction wizard: %LPM_MUX% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_mux + +-- ============================================================ +-- File Name: lpm_mux2.vhd +-- Megafunction Name(s): +-- lpm_mux +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.lpm_components.all; + +ENTITY lpm_mux2 IS + PORT + ( + clock : IN STD_LOGIC ; + data0x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data10x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data11x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data12x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data13x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data14x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data15x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data2x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data3x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data4x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data5x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data6x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data7x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data8x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + data9x : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + sel : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + result : OUT STD_LOGIC_VECTOR (7 DOWNTO 0) + ); +END lpm_mux2; + + +ARCHITECTURE SYN OF lpm_mux2 IS + +-- type STD_LOGIC_2D is array (NATURAL RANGE <>, NATURAL RANGE <>) of STD_LOGIC; + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire2 : STD_LOGIC_2D (15 DOWNTO 0, 7 DOWNTO 0); + SIGNAL sub_wire3 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire4 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire5 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire6 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire7 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire8 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire9 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire10 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire11 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire12 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire13 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire14 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire15 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire16 : STD_LOGIC_VECTOR (7 DOWNTO 0); + SIGNAL sub_wire17 : STD_LOGIC_VECTOR (7 DOWNTO 0); + +BEGIN + sub_wire17 <= data0x(7 DOWNTO 0); + sub_wire16 <= data1x(7 DOWNTO 0); + sub_wire15 <= data2x(7 DOWNTO 0); + sub_wire14 <= data3x(7 DOWNTO 0); + sub_wire13 <= data4x(7 DOWNTO 0); + sub_wire12 <= data5x(7 DOWNTO 0); + sub_wire11 <= data6x(7 DOWNTO 0); + sub_wire10 <= data7x(7 DOWNTO 0); + sub_wire9 <= data8x(7 DOWNTO 0); + sub_wire8 <= data9x(7 DOWNTO 0); + sub_wire7 <= data10x(7 DOWNTO 0); + sub_wire6 <= data11x(7 DOWNTO 0); + sub_wire5 <= data12x(7 DOWNTO 0); + sub_wire4 <= data13x(7 DOWNTO 0); + sub_wire3 <= data14x(7 DOWNTO 0); + result <= sub_wire0(7 DOWNTO 0); + sub_wire1 <= data15x(7 DOWNTO 0); + sub_wire2(15, 0) <= sub_wire1(0); + sub_wire2(15, 1) <= sub_wire1(1); + sub_wire2(15, 2) <= sub_wire1(2); + sub_wire2(15, 3) <= sub_wire1(3); + sub_wire2(15, 4) <= sub_wire1(4); + sub_wire2(15, 5) <= sub_wire1(5); + sub_wire2(15, 6) <= sub_wire1(6); + sub_wire2(15, 7) <= sub_wire1(7); + sub_wire2(14, 0) <= sub_wire3(0); + sub_wire2(14, 1) <= sub_wire3(1); + sub_wire2(14, 2) <= sub_wire3(2); + sub_wire2(14, 3) <= sub_wire3(3); + sub_wire2(14, 4) <= sub_wire3(4); + sub_wire2(14, 5) <= sub_wire3(5); + sub_wire2(14, 6) <= sub_wire3(6); + sub_wire2(14, 7) <= sub_wire3(7); + sub_wire2(13, 0) <= sub_wire4(0); + sub_wire2(13, 1) <= sub_wire4(1); + sub_wire2(13, 2) <= sub_wire4(2); + sub_wire2(13, 3) <= sub_wire4(3); + sub_wire2(13, 4) <= sub_wire4(4); + sub_wire2(13, 5) <= sub_wire4(5); + sub_wire2(13, 6) <= sub_wire4(6); + sub_wire2(13, 7) <= sub_wire4(7); + sub_wire2(12, 0) <= sub_wire5(0); + sub_wire2(12, 1) <= sub_wire5(1); + sub_wire2(12, 2) <= sub_wire5(2); + sub_wire2(12, 3) <= sub_wire5(3); + sub_wire2(12, 4) <= sub_wire5(4); + sub_wire2(12, 5) <= sub_wire5(5); + sub_wire2(12, 6) <= sub_wire5(6); + sub_wire2(12, 7) <= sub_wire5(7); + sub_wire2(11, 0) <= sub_wire6(0); + sub_wire2(11, 1) <= sub_wire6(1); + sub_wire2(11, 2) <= sub_wire6(2); + sub_wire2(11, 3) <= sub_wire6(3); + sub_wire2(11, 4) <= sub_wire6(4); + sub_wire2(11, 5) <= sub_wire6(5); + sub_wire2(11, 6) <= sub_wire6(6); + sub_wire2(11, 7) <= sub_wire6(7); + sub_wire2(10, 0) <= sub_wire7(0); + sub_wire2(10, 1) <= sub_wire7(1); + sub_wire2(10, 2) <= sub_wire7(2); + sub_wire2(10, 3) <= sub_wire7(3); + sub_wire2(10, 4) <= sub_wire7(4); + sub_wire2(10, 5) <= sub_wire7(5); + sub_wire2(10, 6) <= sub_wire7(6); + sub_wire2(10, 7) <= sub_wire7(7); + sub_wire2(9, 0) <= sub_wire8(0); + sub_wire2(9, 1) <= sub_wire8(1); + sub_wire2(9, 2) <= sub_wire8(2); + sub_wire2(9, 3) <= sub_wire8(3); + sub_wire2(9, 4) <= sub_wire8(4); + sub_wire2(9, 5) <= sub_wire8(5); + sub_wire2(9, 6) <= sub_wire8(6); + sub_wire2(9, 7) <= sub_wire8(7); + sub_wire2(8, 0) <= sub_wire9(0); + sub_wire2(8, 1) <= sub_wire9(1); + sub_wire2(8, 2) <= sub_wire9(2); + sub_wire2(8, 3) <= sub_wire9(3); + sub_wire2(8, 4) <= sub_wire9(4); + sub_wire2(8, 5) <= sub_wire9(5); + sub_wire2(8, 6) <= sub_wire9(6); + sub_wire2(8, 7) <= sub_wire9(7); + sub_wire2(7, 0) <= sub_wire10(0); + sub_wire2(7, 1) <= sub_wire10(1); + sub_wire2(7, 2) <= sub_wire10(2); + sub_wire2(7, 3) <= sub_wire10(3); + sub_wire2(7, 4) <= sub_wire10(4); + sub_wire2(7, 5) <= sub_wire10(5); + sub_wire2(7, 6) <= sub_wire10(6); + sub_wire2(7, 7) <= sub_wire10(7); + sub_wire2(6, 0) <= sub_wire11(0); + sub_wire2(6, 1) <= sub_wire11(1); + sub_wire2(6, 2) <= sub_wire11(2); + sub_wire2(6, 3) <= sub_wire11(3); + sub_wire2(6, 4) <= sub_wire11(4); + sub_wire2(6, 5) <= sub_wire11(5); + sub_wire2(6, 6) <= sub_wire11(6); + sub_wire2(6, 7) <= sub_wire11(7); + sub_wire2(5, 0) <= sub_wire12(0); + sub_wire2(5, 1) <= sub_wire12(1); + sub_wire2(5, 2) <= sub_wire12(2); + sub_wire2(5, 3) <= sub_wire12(3); + sub_wire2(5, 4) <= sub_wire12(4); + sub_wire2(5, 5) <= sub_wire12(5); + sub_wire2(5, 6) <= sub_wire12(6); + sub_wire2(5, 7) <= sub_wire12(7); + sub_wire2(4, 0) <= sub_wire13(0); + sub_wire2(4, 1) <= sub_wire13(1); + sub_wire2(4, 2) <= sub_wire13(2); + sub_wire2(4, 3) <= sub_wire13(3); + sub_wire2(4, 4) <= sub_wire13(4); + sub_wire2(4, 5) <= sub_wire13(5); + sub_wire2(4, 6) <= sub_wire13(6); + sub_wire2(4, 7) <= sub_wire13(7); + sub_wire2(3, 0) <= sub_wire14(0); + sub_wire2(3, 1) <= sub_wire14(1); + sub_wire2(3, 2) <= sub_wire14(2); + sub_wire2(3, 3) <= sub_wire14(3); + sub_wire2(3, 4) <= sub_wire14(4); + sub_wire2(3, 5) <= sub_wire14(5); + sub_wire2(3, 6) <= sub_wire14(6); + sub_wire2(3, 7) <= sub_wire14(7); + sub_wire2(2, 0) <= sub_wire15(0); + sub_wire2(2, 1) <= sub_wire15(1); + sub_wire2(2, 2) <= sub_wire15(2); + sub_wire2(2, 3) <= sub_wire15(3); + sub_wire2(2, 4) <= sub_wire15(4); + sub_wire2(2, 5) <= sub_wire15(5); + sub_wire2(2, 6) <= sub_wire15(6); + sub_wire2(2, 7) <= sub_wire15(7); + sub_wire2(1, 0) <= sub_wire16(0); + sub_wire2(1, 1) <= sub_wire16(1); + sub_wire2(1, 2) <= sub_wire16(2); + sub_wire2(1, 3) <= sub_wire16(3); + sub_wire2(1, 4) <= sub_wire16(4); + sub_wire2(1, 5) <= sub_wire16(5); + sub_wire2(1, 6) <= sub_wire16(6); + sub_wire2(1, 7) <= sub_wire16(7); + sub_wire2(0, 0) <= sub_wire17(0); + sub_wire2(0, 1) <= sub_wire17(1); + sub_wire2(0, 2) <= sub_wire17(2); + sub_wire2(0, 3) <= sub_wire17(3); + sub_wire2(0, 4) <= sub_wire17(4); + sub_wire2(0, 5) <= sub_wire17(5); + sub_wire2(0, 6) <= sub_wire17(6); + sub_wire2(0, 7) <= sub_wire17(7); + + lpm_mux_component : lpm_mux + GENERIC MAP ( + lpm_pipeline => 2, + lpm_size => 16, + lpm_type => "LPM_MUX", + lpm_width => 8, + lpm_widths => 4 + ) + PORT MAP ( + sel => sel, + clock => clock, + data => sub_wire2, + result => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: CONSTANT: LPM_PIPELINE NUMERIC "2" +-- Retrieval info: CONSTANT: LPM_SIZE NUMERIC "16" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8" +-- Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "4" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: data0x 0 0 8 0 INPUT NODEFVAL data0x[7..0] +-- Retrieval info: USED_PORT: data10x 0 0 8 0 INPUT NODEFVAL data10x[7..0] +-- Retrieval info: USED_PORT: data11x 0 0 8 0 INPUT NODEFVAL data11x[7..0] +-- Retrieval info: USED_PORT: data12x 0 0 8 0 INPUT NODEFVAL data12x[7..0] +-- Retrieval info: USED_PORT: data13x 0 0 8 0 INPUT NODEFVAL data13x[7..0] +-- Retrieval info: USED_PORT: data14x 0 0 8 0 INPUT NODEFVAL data14x[7..0] +-- Retrieval info: USED_PORT: data15x 0 0 8 0 INPUT NODEFVAL data15x[7..0] +-- Retrieval info: USED_PORT: data1x 0 0 8 0 INPUT NODEFVAL data1x[7..0] +-- Retrieval info: USED_PORT: data2x 0 0 8 0 INPUT NODEFVAL data2x[7..0] +-- Retrieval info: USED_PORT: data3x 0 0 8 0 INPUT NODEFVAL data3x[7..0] +-- Retrieval info: USED_PORT: data4x 0 0 8 0 INPUT NODEFVAL data4x[7..0] +-- Retrieval info: USED_PORT: data5x 0 0 8 0 INPUT NODEFVAL data5x[7..0] +-- Retrieval info: USED_PORT: data6x 0 0 8 0 INPUT NODEFVAL data6x[7..0] +-- Retrieval info: USED_PORT: data7x 0 0 8 0 INPUT NODEFVAL data7x[7..0] +-- Retrieval info: USED_PORT: data8x 0 0 8 0 INPUT NODEFVAL data8x[7..0] +-- Retrieval info: USED_PORT: data9x 0 0 8 0 INPUT NODEFVAL data9x[7..0] +-- Retrieval info: USED_PORT: result 0 0 8 0 OUTPUT NODEFVAL result[7..0] +-- Retrieval info: USED_PORT: sel 0 0 4 0 INPUT NODEFVAL sel[3..0] +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: result 0 0 8 0 @result 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 15 8 0 data15x 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 14 8 0 data14x 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 13 8 0 data13x 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 12 8 0 data12x 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 11 8 0 data11x 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 10 8 0 data10x 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 9 8 0 data9x 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 8 8 0 data8x 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 7 8 0 data7x 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 6 8 0 data6x 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 5 8 0 data5x 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 4 8 0 data4x 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 3 8 0 data3x 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 2 8 0 data2x 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 1 8 0 data1x 0 0 8 0 +-- Retrieval info: CONNECT: @data 1 0 8 0 data0x 0 0 8 0 +-- Retrieval info: CONNECT: @sel 0 0 4 0 sel 0 0 4 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux2.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux2.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux2.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux2.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux2_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_mux3.bsf b/FPGA_by_Fredi/Video/lpm_mux3.bsf new file mode 100644 index 0000000..c389543 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux3.bsf @@ -0,0 +1,60 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 80 80) + (text "lpm_mux3" (rect 10 2 80 18)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 40) + (input) + (text "data1" (rect 0 0 31 14)(font "Arial" (font_size 8))) + (text "data1" (rect 4 27 31 40)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 32 40)(line_width 1)) + ) + (port + (pt 0 56) + (input) + (text "data0" (rect 0 0 31 14)(font "Arial" (font_size 8))) + (text "data0" (rect 4 43 31 56)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 32 56)(line_width 1)) + ) + (port + (pt 40 80) + (input) + (text "sel" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "sel" (rect 44 67 57 80)(font "Arial" (font_size 8))) + (line (pt 40 80)(pt 40 68)(line_width 1)) + ) + (port + (pt 80 48) + (output) + (text "result" (rect 0 0 31 14)(font "Arial" (font_size 8))) + (text "result" (rect 50 35 75 48)(font "Arial" (font_size 8))) + (line (pt 80 48)(pt 48 48)(line_width 1)) + ) + (drawing + (line (pt 32 24)(pt 32 72)(line_width 1)) + (line (pt 48 32)(pt 48 64)(line_width 1)) + (line (pt 32 24)(pt 48 32)(line_width 1)) + (line (pt 32 72)(pt 48 64)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_mux3.cmp b/FPGA_by_Fredi/Video/lpm_mux3.cmp new file mode 100644 index 0000000..48f730d --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux3.cmp @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_mux3 + PORT + ( + data0 : IN STD_LOGIC ; + data1 : IN STD_LOGIC ; + sel : IN STD_LOGIC ; + result : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_mux3.qip b/FPGA_by_Fredi/Video/lpm_mux3.qip new file mode 100644 index 0000000..ca1e672 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux3.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_MUX" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_mux3.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux3.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux3.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_mux3.vhd b/FPGA_by_Fredi/Video/lpm_mux3.vhd new file mode 100644 index 0000000..b975686 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux3.vhd @@ -0,0 +1,115 @@ +-- megafunction wizard: %LPM_MUX% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_mux + +-- ============================================================ +-- File Name: lpm_mux3.vhd +-- Megafunction Name(s): +-- lpm_mux +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.lpm_components.all; + +ENTITY lpm_mux3 IS + PORT + ( + data0 : IN STD_LOGIC ; + data1 : IN STD_LOGIC ; + sel : IN STD_LOGIC ; + result : OUT STD_LOGIC + ); +END lpm_mux3; + + +ARCHITECTURE SYN OF lpm_mux3 IS + +-- type STD_LOGIC_2D is array (NATURAL RANGE <>, NATURAL RANGE <>) of STD_LOGIC; + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC ; + SIGNAL sub_wire2 : STD_LOGIC ; + SIGNAL sub_wire3 : STD_LOGIC_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire4 : STD_LOGIC ; + SIGNAL sub_wire5 : STD_LOGIC_2D (1 DOWNTO 0, 0 DOWNTO 0); + SIGNAL sub_wire6 : STD_LOGIC ; + +BEGIN + sub_wire6 <= data0; + sub_wire1 <= sub_wire0(0); + result <= sub_wire1; + sub_wire2 <= sel; + sub_wire3(0) <= sub_wire2; + sub_wire4 <= data1; + sub_wire5(1, 0) <= sub_wire4; + sub_wire5(0, 0) <= sub_wire6; + + lpm_mux_component : lpm_mux + GENERIC MAP ( + lpm_size => 2, + lpm_type => "LPM_MUX", + lpm_width => 1, + lpm_widths => 1 + ) + PORT MAP ( + sel => sub_wire3, + data => sub_wire5, + result => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: CONSTANT: LPM_SIZE NUMERIC "2" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "1" +-- Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "1" +-- Retrieval info: USED_PORT: data0 0 0 0 0 INPUT NODEFVAL data0 +-- Retrieval info: USED_PORT: data1 0 0 0 0 INPUT NODEFVAL data1 +-- Retrieval info: USED_PORT: result 0 0 0 0 OUTPUT NODEFVAL result +-- Retrieval info: USED_PORT: sel 0 0 0 0 INPUT NODEFVAL sel +-- Retrieval info: CONNECT: result 0 0 0 0 @result 0 0 1 0 +-- Retrieval info: CONNECT: @data 1 1 1 0 data1 0 0 0 0 +-- Retrieval info: CONNECT: @data 1 0 1 0 data0 0 0 0 0 +-- Retrieval info: CONNECT: @sel 0 0 1 0 sel 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux3.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux3.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux3.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux3.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux3_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_mux4.bsf b/FPGA_by_Fredi/Video/lpm_mux4.bsf new file mode 100644 index 0000000..a1c9ca0 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux4.bsf @@ -0,0 +1,60 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 136 80) + (text "lpm_mux4" (rect 42 2 112 18)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 40) + (input) + (text "data1x[6..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data1x[6..0]" (rect 4 27 60 40)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 64 40)(line_width 3)) + ) + (port + (pt 0 56) + (input) + (text "data0x[6..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "data0x[6..0]" (rect 4 43 60 56)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 64 56)(line_width 3)) + ) + (port + (pt 72 80) + (input) + (text "sel" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "sel" (rect 76 67 89 80)(font "Arial" (font_size 8))) + (line (pt 72 80)(pt 72 68)(line_width 1)) + ) + (port + (pt 136 48) + (output) + (text "result[6..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "result[6..0]" (rect 82 35 131 48)(font "Arial" (font_size 8))) + (line (pt 136 48)(pt 80 48)(line_width 3)) + ) + (drawing + (line (pt 64 24)(pt 64 72)(line_width 1)) + (line (pt 80 32)(pt 80 64)(line_width 1)) + (line (pt 64 24)(pt 80 32)(line_width 1)) + (line (pt 64 72)(pt 80 64)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_mux4.cmp b/FPGA_by_Fredi/Video/lpm_mux4.cmp new file mode 100644 index 0000000..05e7a07 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux4.cmp @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_mux4 + PORT + ( + data0x : IN STD_LOGIC_VECTOR (6 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (6 DOWNTO 0); + sel : IN STD_LOGIC ; + result : OUT STD_LOGIC_VECTOR (6 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_mux4.qip b/FPGA_by_Fredi/Video/lpm_mux4.qip new file mode 100644 index 0000000..7712e39 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux4.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_MUX" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_mux4.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux4.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux4.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_mux4.vhd b/FPGA_by_Fredi/Video/lpm_mux4.vhd new file mode 100644 index 0000000..854a491 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux4.vhd @@ -0,0 +1,125 @@ +-- megafunction wizard: %LPM_MUX% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_mux + +-- ============================================================ +-- File Name: lpm_mux4.vhd +-- Megafunction Name(s): +-- lpm_mux +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.lpm_components.all; + +ENTITY lpm_mux4 IS + PORT + ( + data0x : IN STD_LOGIC_VECTOR (6 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (6 DOWNTO 0); + sel : IN STD_LOGIC ; + result : OUT STD_LOGIC_VECTOR (6 DOWNTO 0) + ); +END lpm_mux4; + + +ARCHITECTURE SYN OF lpm_mux4 IS + +-- type STD_LOGIC_2D is array (NATURAL RANGE <>, NATURAL RANGE <>) of STD_LOGIC; + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (6 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC ; + SIGNAL sub_wire2 : STD_LOGIC_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire3 : STD_LOGIC_VECTOR (6 DOWNTO 0); + SIGNAL sub_wire4 : STD_LOGIC_2D (1 DOWNTO 0, 6 DOWNTO 0); + SIGNAL sub_wire5 : STD_LOGIC_VECTOR (6 DOWNTO 0); + +BEGIN + sub_wire5 <= data0x(6 DOWNTO 0); + result <= sub_wire0(6 DOWNTO 0); + sub_wire1 <= sel; + sub_wire2(0) <= sub_wire1; + sub_wire3 <= data1x(6 DOWNTO 0); + sub_wire4(1, 0) <= sub_wire3(0); + sub_wire4(1, 1) <= sub_wire3(1); + sub_wire4(1, 2) <= sub_wire3(2); + sub_wire4(1, 3) <= sub_wire3(3); + sub_wire4(1, 4) <= sub_wire3(4); + sub_wire4(1, 5) <= sub_wire3(5); + sub_wire4(1, 6) <= sub_wire3(6); + sub_wire4(0, 0) <= sub_wire5(0); + sub_wire4(0, 1) <= sub_wire5(1); + sub_wire4(0, 2) <= sub_wire5(2); + sub_wire4(0, 3) <= sub_wire5(3); + sub_wire4(0, 4) <= sub_wire5(4); + sub_wire4(0, 5) <= sub_wire5(5); + sub_wire4(0, 6) <= sub_wire5(6); + + lpm_mux_component : lpm_mux + GENERIC MAP ( + lpm_size => 2, + lpm_type => "LPM_MUX", + lpm_width => 7, + lpm_widths => 1 + ) + PORT MAP ( + sel => sub_wire2, + data => sub_wire4, + result => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: CONSTANT: LPM_SIZE NUMERIC "2" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "7" +-- Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "1" +-- Retrieval info: USED_PORT: data0x 0 0 7 0 INPUT NODEFVAL data0x[6..0] +-- Retrieval info: USED_PORT: data1x 0 0 7 0 INPUT NODEFVAL data1x[6..0] +-- Retrieval info: USED_PORT: result 0 0 7 0 OUTPUT NODEFVAL result[6..0] +-- Retrieval info: USED_PORT: sel 0 0 0 0 INPUT NODEFVAL sel +-- Retrieval info: CONNECT: result 0 0 7 0 @result 0 0 7 0 +-- Retrieval info: CONNECT: @data 1 1 7 0 data1x 0 0 7 0 +-- Retrieval info: CONNECT: @data 1 0 7 0 data0x 0 0 7 0 +-- Retrieval info: CONNECT: @sel 0 0 1 0 sel 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux4.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux4.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux4.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux4.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux4_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_mux5.bsf b/FPGA_by_Fredi/Video/lpm_mux5.bsf new file mode 100644 index 0000000..e63ce50 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux5.bsf @@ -0,0 +1,74 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 152 112) + (text "lpm_mux5" (rect 50 2 120 18)(font "Arial" (font_size 10))) + (text "inst" (rect 8 96 25 108)(font "Arial" )) + (port + (pt 0 40) + (input) + (text "data3x[63..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data3x[63..0]" (rect 4 27 66 40)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 72 40)(line_width 3)) + ) + (port + (pt 0 56) + (input) + (text "data2x[63..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data2x[63..0]" (rect 4 43 66 56)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 72 56)(line_width 3)) + ) + (port + (pt 0 72) + (input) + (text "data1x[63..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data1x[63..0]" (rect 4 59 66 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 72 72)(line_width 3)) + ) + (port + (pt 0 88) + (input) + (text "data0x[63..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data0x[63..0]" (rect 4 75 66 88)(font "Arial" (font_size 8))) + (line (pt 0 88)(pt 72 88)(line_width 3)) + ) + (port + (pt 80 112) + (input) + (text "sel[1..0]" (rect 0 0 44 14)(font "Arial" (font_size 8))) + (text "sel[1..0]" (rect 84 99 121 112)(font "Arial" (font_size 8))) + (line (pt 80 112)(pt 80 100)(line_width 3)) + ) + (port + (pt 152 64) + (output) + (text "result[63..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "result[63..0]" (rect 92 51 147 64)(font "Arial" (font_size 8))) + (line (pt 152 64)(pt 88 64)(line_width 3)) + ) + (drawing + (line (pt 72 24)(pt 72 104)(line_width 1)) + (line (pt 88 32)(pt 88 96)(line_width 1)) + (line (pt 72 24)(pt 88 32)(line_width 1)) + (line (pt 72 104)(pt 88 96)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_mux5.cmp b/FPGA_by_Fredi/Video/lpm_mux5.cmp new file mode 100644 index 0000000..efc712a --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux5.cmp @@ -0,0 +1,26 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_mux5 + PORT + ( + data0x : IN STD_LOGIC_VECTOR (63 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (63 DOWNTO 0); + data2x : IN STD_LOGIC_VECTOR (63 DOWNTO 0); + data3x : IN STD_LOGIC_VECTOR (63 DOWNTO 0); + sel : IN STD_LOGIC_VECTOR (1 DOWNTO 0); + result : OUT STD_LOGIC_VECTOR (63 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_mux5.inc b/FPGA_by_Fredi/Video/lpm_mux5.inc new file mode 100644 index 0000000..a063f55 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux5.inc @@ -0,0 +1,27 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_mux5 +( + data0x[63..0], + data1x[63..0], + data2x[63..0], + data3x[63..0], + sel[1..0] +) + +RETURNS ( + result[63..0] +); diff --git a/FPGA_by_Fredi/Video/lpm_mux5.qip b/FPGA_by_Fredi/Video/lpm_mux5.qip new file mode 100644 index 0000000..08b2e74 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux5.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_MUX" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_mux5.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux5.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux5.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux5.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_mux5.vhd b/FPGA_by_Fredi/Video/lpm_mux5.vhd new file mode 100644 index 0000000..1d35347 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux5.vhd @@ -0,0 +1,373 @@ +-- megafunction wizard: %LPM_MUX% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_mux + +-- ============================================================ +-- File Name: lpm_mux5.vhd +-- Megafunction Name(s): +-- lpm_mux +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.lpm_components.all; + +ENTITY lpm_mux5 IS + PORT + ( + data0x : IN STD_LOGIC_VECTOR (63 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (63 DOWNTO 0); + data2x : IN STD_LOGIC_VECTOR (63 DOWNTO 0); + data3x : IN STD_LOGIC_VECTOR (63 DOWNTO 0); + sel : IN STD_LOGIC_VECTOR (1 DOWNTO 0); + result : OUT STD_LOGIC_VECTOR (63 DOWNTO 0) + ); +END lpm_mux5; + + +ARCHITECTURE SYN OF lpm_mux5 IS + +-- type STD_LOGIC_2D is array (NATURAL RANGE <>, NATURAL RANGE <>) of STD_LOGIC; + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (63 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (63 DOWNTO 0); + SIGNAL sub_wire2 : STD_LOGIC_2D (3 DOWNTO 0, 63 DOWNTO 0); + SIGNAL sub_wire3 : STD_LOGIC_VECTOR (63 DOWNTO 0); + SIGNAL sub_wire4 : STD_LOGIC_VECTOR (63 DOWNTO 0); + SIGNAL sub_wire5 : STD_LOGIC_VECTOR (63 DOWNTO 0); + +BEGIN + sub_wire5 <= data0x(63 DOWNTO 0); + sub_wire4 <= data1x(63 DOWNTO 0); + sub_wire3 <= data2x(63 DOWNTO 0); + result <= sub_wire0(63 DOWNTO 0); + sub_wire1 <= data3x(63 DOWNTO 0); + sub_wire2(3, 0) <= sub_wire1(0); + sub_wire2(3, 1) <= sub_wire1(1); + sub_wire2(3, 2) <= sub_wire1(2); + sub_wire2(3, 3) <= sub_wire1(3); + sub_wire2(3, 4) <= sub_wire1(4); + sub_wire2(3, 5) <= sub_wire1(5); + sub_wire2(3, 6) <= sub_wire1(6); + sub_wire2(3, 7) <= sub_wire1(7); + sub_wire2(3, 8) <= sub_wire1(8); + sub_wire2(3, 9) <= sub_wire1(9); + sub_wire2(3, 10) <= sub_wire1(10); + sub_wire2(3, 11) <= sub_wire1(11); + sub_wire2(3, 12) <= sub_wire1(12); + sub_wire2(3, 13) <= sub_wire1(13); + sub_wire2(3, 14) <= sub_wire1(14); + sub_wire2(3, 15) <= sub_wire1(15); + sub_wire2(3, 16) <= sub_wire1(16); + sub_wire2(3, 17) <= sub_wire1(17); + sub_wire2(3, 18) <= sub_wire1(18); + sub_wire2(3, 19) <= sub_wire1(19); + sub_wire2(3, 20) <= sub_wire1(20); + sub_wire2(3, 21) <= sub_wire1(21); + sub_wire2(3, 22) <= sub_wire1(22); + sub_wire2(3, 23) <= sub_wire1(23); + sub_wire2(3, 24) <= sub_wire1(24); + sub_wire2(3, 25) <= sub_wire1(25); + sub_wire2(3, 26) <= sub_wire1(26); + sub_wire2(3, 27) <= sub_wire1(27); + sub_wire2(3, 28) <= sub_wire1(28); + sub_wire2(3, 29) <= sub_wire1(29); + sub_wire2(3, 30) <= sub_wire1(30); + sub_wire2(3, 31) <= sub_wire1(31); + sub_wire2(3, 32) <= sub_wire1(32); + sub_wire2(3, 33) <= sub_wire1(33); + sub_wire2(3, 34) <= sub_wire1(34); + sub_wire2(3, 35) <= sub_wire1(35); + sub_wire2(3, 36) <= sub_wire1(36); + sub_wire2(3, 37) <= sub_wire1(37); + sub_wire2(3, 38) <= sub_wire1(38); + sub_wire2(3, 39) <= sub_wire1(39); + sub_wire2(3, 40) <= sub_wire1(40); + sub_wire2(3, 41) <= sub_wire1(41); + sub_wire2(3, 42) <= sub_wire1(42); + sub_wire2(3, 43) <= sub_wire1(43); + sub_wire2(3, 44) <= sub_wire1(44); + sub_wire2(3, 45) <= sub_wire1(45); + sub_wire2(3, 46) <= sub_wire1(46); + sub_wire2(3, 47) <= sub_wire1(47); + sub_wire2(3, 48) <= sub_wire1(48); + sub_wire2(3, 49) <= sub_wire1(49); + sub_wire2(3, 50) <= sub_wire1(50); + sub_wire2(3, 51) <= sub_wire1(51); + sub_wire2(3, 52) <= sub_wire1(52); + sub_wire2(3, 53) <= sub_wire1(53); + sub_wire2(3, 54) <= sub_wire1(54); + sub_wire2(3, 55) <= sub_wire1(55); + sub_wire2(3, 56) <= sub_wire1(56); + sub_wire2(3, 57) <= sub_wire1(57); + sub_wire2(3, 58) <= sub_wire1(58); + sub_wire2(3, 59) <= sub_wire1(59); + sub_wire2(3, 60) <= sub_wire1(60); + sub_wire2(3, 61) <= sub_wire1(61); + sub_wire2(3, 62) <= sub_wire1(62); + sub_wire2(3, 63) <= sub_wire1(63); + sub_wire2(2, 0) <= sub_wire3(0); + sub_wire2(2, 1) <= sub_wire3(1); + sub_wire2(2, 2) <= sub_wire3(2); + sub_wire2(2, 3) <= sub_wire3(3); + sub_wire2(2, 4) <= sub_wire3(4); + sub_wire2(2, 5) <= sub_wire3(5); + sub_wire2(2, 6) <= sub_wire3(6); + sub_wire2(2, 7) <= sub_wire3(7); + sub_wire2(2, 8) <= sub_wire3(8); + sub_wire2(2, 9) <= sub_wire3(9); + sub_wire2(2, 10) <= sub_wire3(10); + sub_wire2(2, 11) <= sub_wire3(11); + sub_wire2(2, 12) <= sub_wire3(12); + sub_wire2(2, 13) <= sub_wire3(13); + sub_wire2(2, 14) <= sub_wire3(14); + sub_wire2(2, 15) <= sub_wire3(15); + sub_wire2(2, 16) <= sub_wire3(16); + sub_wire2(2, 17) <= sub_wire3(17); + sub_wire2(2, 18) <= sub_wire3(18); + sub_wire2(2, 19) <= sub_wire3(19); + sub_wire2(2, 20) <= sub_wire3(20); + sub_wire2(2, 21) <= sub_wire3(21); + sub_wire2(2, 22) <= sub_wire3(22); + sub_wire2(2, 23) <= sub_wire3(23); + sub_wire2(2, 24) <= sub_wire3(24); + sub_wire2(2, 25) <= sub_wire3(25); + sub_wire2(2, 26) <= sub_wire3(26); + sub_wire2(2, 27) <= sub_wire3(27); + sub_wire2(2, 28) <= sub_wire3(28); + sub_wire2(2, 29) <= sub_wire3(29); + sub_wire2(2, 30) <= sub_wire3(30); + sub_wire2(2, 31) <= sub_wire3(31); + sub_wire2(2, 32) <= sub_wire3(32); + sub_wire2(2, 33) <= sub_wire3(33); + sub_wire2(2, 34) <= sub_wire3(34); + sub_wire2(2, 35) <= sub_wire3(35); + sub_wire2(2, 36) <= sub_wire3(36); + sub_wire2(2, 37) <= sub_wire3(37); + sub_wire2(2, 38) <= sub_wire3(38); + sub_wire2(2, 39) <= sub_wire3(39); + sub_wire2(2, 40) <= sub_wire3(40); + sub_wire2(2, 41) <= sub_wire3(41); + sub_wire2(2, 42) <= sub_wire3(42); + sub_wire2(2, 43) <= sub_wire3(43); + sub_wire2(2, 44) <= sub_wire3(44); + sub_wire2(2, 45) <= sub_wire3(45); + sub_wire2(2, 46) <= sub_wire3(46); + sub_wire2(2, 47) <= sub_wire3(47); + sub_wire2(2, 48) <= sub_wire3(48); + sub_wire2(2, 49) <= sub_wire3(49); + sub_wire2(2, 50) <= sub_wire3(50); + sub_wire2(2, 51) <= sub_wire3(51); + sub_wire2(2, 52) <= sub_wire3(52); + sub_wire2(2, 53) <= sub_wire3(53); + sub_wire2(2, 54) <= sub_wire3(54); + sub_wire2(2, 55) <= sub_wire3(55); + sub_wire2(2, 56) <= sub_wire3(56); + sub_wire2(2, 57) <= sub_wire3(57); + sub_wire2(2, 58) <= sub_wire3(58); + sub_wire2(2, 59) <= sub_wire3(59); + sub_wire2(2, 60) <= sub_wire3(60); + sub_wire2(2, 61) <= sub_wire3(61); + sub_wire2(2, 62) <= sub_wire3(62); + sub_wire2(2, 63) <= sub_wire3(63); + sub_wire2(1, 0) <= sub_wire4(0); + sub_wire2(1, 1) <= sub_wire4(1); + sub_wire2(1, 2) <= sub_wire4(2); + sub_wire2(1, 3) <= sub_wire4(3); + sub_wire2(1, 4) <= sub_wire4(4); + sub_wire2(1, 5) <= sub_wire4(5); + sub_wire2(1, 6) <= sub_wire4(6); + sub_wire2(1, 7) <= sub_wire4(7); + sub_wire2(1, 8) <= sub_wire4(8); + sub_wire2(1, 9) <= sub_wire4(9); + sub_wire2(1, 10) <= sub_wire4(10); + sub_wire2(1, 11) <= sub_wire4(11); + sub_wire2(1, 12) <= sub_wire4(12); + sub_wire2(1, 13) <= sub_wire4(13); + sub_wire2(1, 14) <= sub_wire4(14); + sub_wire2(1, 15) <= sub_wire4(15); + sub_wire2(1, 16) <= sub_wire4(16); + sub_wire2(1, 17) <= sub_wire4(17); + sub_wire2(1, 18) <= sub_wire4(18); + sub_wire2(1, 19) <= sub_wire4(19); + sub_wire2(1, 20) <= sub_wire4(20); + sub_wire2(1, 21) <= sub_wire4(21); + sub_wire2(1, 22) <= sub_wire4(22); + sub_wire2(1, 23) <= sub_wire4(23); + sub_wire2(1, 24) <= sub_wire4(24); + sub_wire2(1, 25) <= sub_wire4(25); + sub_wire2(1, 26) <= sub_wire4(26); + sub_wire2(1, 27) <= sub_wire4(27); + sub_wire2(1, 28) <= sub_wire4(28); + sub_wire2(1, 29) <= sub_wire4(29); + sub_wire2(1, 30) <= sub_wire4(30); + sub_wire2(1, 31) <= sub_wire4(31); + sub_wire2(1, 32) <= sub_wire4(32); + sub_wire2(1, 33) <= sub_wire4(33); + sub_wire2(1, 34) <= sub_wire4(34); + sub_wire2(1, 35) <= sub_wire4(35); + sub_wire2(1, 36) <= sub_wire4(36); + sub_wire2(1, 37) <= sub_wire4(37); + sub_wire2(1, 38) <= sub_wire4(38); + sub_wire2(1, 39) <= sub_wire4(39); + sub_wire2(1, 40) <= sub_wire4(40); + sub_wire2(1, 41) <= sub_wire4(41); + sub_wire2(1, 42) <= sub_wire4(42); + sub_wire2(1, 43) <= sub_wire4(43); + sub_wire2(1, 44) <= sub_wire4(44); + sub_wire2(1, 45) <= sub_wire4(45); + sub_wire2(1, 46) <= sub_wire4(46); + sub_wire2(1, 47) <= sub_wire4(47); + sub_wire2(1, 48) <= sub_wire4(48); + sub_wire2(1, 49) <= sub_wire4(49); + sub_wire2(1, 50) <= sub_wire4(50); + sub_wire2(1, 51) <= sub_wire4(51); + sub_wire2(1, 52) <= sub_wire4(52); + sub_wire2(1, 53) <= sub_wire4(53); + sub_wire2(1, 54) <= sub_wire4(54); + sub_wire2(1, 55) <= sub_wire4(55); + sub_wire2(1, 56) <= sub_wire4(56); + sub_wire2(1, 57) <= sub_wire4(57); + sub_wire2(1, 58) <= sub_wire4(58); + sub_wire2(1, 59) <= sub_wire4(59); + sub_wire2(1, 60) <= sub_wire4(60); + sub_wire2(1, 61) <= sub_wire4(61); + sub_wire2(1, 62) <= sub_wire4(62); + sub_wire2(1, 63) <= sub_wire4(63); + sub_wire2(0, 0) <= sub_wire5(0); + sub_wire2(0, 1) <= sub_wire5(1); + sub_wire2(0, 2) <= sub_wire5(2); + sub_wire2(0, 3) <= sub_wire5(3); + sub_wire2(0, 4) <= sub_wire5(4); + sub_wire2(0, 5) <= sub_wire5(5); + sub_wire2(0, 6) <= sub_wire5(6); + sub_wire2(0, 7) <= sub_wire5(7); + sub_wire2(0, 8) <= sub_wire5(8); + sub_wire2(0, 9) <= sub_wire5(9); + sub_wire2(0, 10) <= sub_wire5(10); + sub_wire2(0, 11) <= sub_wire5(11); + sub_wire2(0, 12) <= sub_wire5(12); + sub_wire2(0, 13) <= sub_wire5(13); + sub_wire2(0, 14) <= sub_wire5(14); + sub_wire2(0, 15) <= sub_wire5(15); + sub_wire2(0, 16) <= sub_wire5(16); + sub_wire2(0, 17) <= sub_wire5(17); + sub_wire2(0, 18) <= sub_wire5(18); + sub_wire2(0, 19) <= sub_wire5(19); + sub_wire2(0, 20) <= sub_wire5(20); + sub_wire2(0, 21) <= sub_wire5(21); + sub_wire2(0, 22) <= sub_wire5(22); + sub_wire2(0, 23) <= sub_wire5(23); + sub_wire2(0, 24) <= sub_wire5(24); + sub_wire2(0, 25) <= sub_wire5(25); + sub_wire2(0, 26) <= sub_wire5(26); + sub_wire2(0, 27) <= sub_wire5(27); + sub_wire2(0, 28) <= sub_wire5(28); + sub_wire2(0, 29) <= sub_wire5(29); + sub_wire2(0, 30) <= sub_wire5(30); + sub_wire2(0, 31) <= sub_wire5(31); + sub_wire2(0, 32) <= sub_wire5(32); + sub_wire2(0, 33) <= sub_wire5(33); + sub_wire2(0, 34) <= sub_wire5(34); + sub_wire2(0, 35) <= sub_wire5(35); + sub_wire2(0, 36) <= sub_wire5(36); + sub_wire2(0, 37) <= sub_wire5(37); + sub_wire2(0, 38) <= sub_wire5(38); + sub_wire2(0, 39) <= sub_wire5(39); + sub_wire2(0, 40) <= sub_wire5(40); + sub_wire2(0, 41) <= sub_wire5(41); + sub_wire2(0, 42) <= sub_wire5(42); + sub_wire2(0, 43) <= sub_wire5(43); + sub_wire2(0, 44) <= sub_wire5(44); + sub_wire2(0, 45) <= sub_wire5(45); + sub_wire2(0, 46) <= sub_wire5(46); + sub_wire2(0, 47) <= sub_wire5(47); + sub_wire2(0, 48) <= sub_wire5(48); + sub_wire2(0, 49) <= sub_wire5(49); + sub_wire2(0, 50) <= sub_wire5(50); + sub_wire2(0, 51) <= sub_wire5(51); + sub_wire2(0, 52) <= sub_wire5(52); + sub_wire2(0, 53) <= sub_wire5(53); + sub_wire2(0, 54) <= sub_wire5(54); + sub_wire2(0, 55) <= sub_wire5(55); + sub_wire2(0, 56) <= sub_wire5(56); + sub_wire2(0, 57) <= sub_wire5(57); + sub_wire2(0, 58) <= sub_wire5(58); + sub_wire2(0, 59) <= sub_wire5(59); + sub_wire2(0, 60) <= sub_wire5(60); + sub_wire2(0, 61) <= sub_wire5(61); + sub_wire2(0, 62) <= sub_wire5(62); + sub_wire2(0, 63) <= sub_wire5(63); + + lpm_mux_component : lpm_mux + GENERIC MAP ( + lpm_size => 4, + lpm_type => "LPM_MUX", + lpm_width => 64, + lpm_widths => 2 + ) + PORT MAP ( + sel => sel, + data => sub_wire2, + result => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: CONSTANT: LPM_SIZE NUMERIC "4" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "64" +-- Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "2" +-- Retrieval info: USED_PORT: data0x 0 0 64 0 INPUT NODEFVAL data0x[63..0] +-- Retrieval info: USED_PORT: data1x 0 0 64 0 INPUT NODEFVAL data1x[63..0] +-- Retrieval info: USED_PORT: data2x 0 0 64 0 INPUT NODEFVAL data2x[63..0] +-- Retrieval info: USED_PORT: data3x 0 0 64 0 INPUT NODEFVAL data3x[63..0] +-- Retrieval info: USED_PORT: result 0 0 64 0 OUTPUT NODEFVAL result[63..0] +-- Retrieval info: USED_PORT: sel 0 0 2 0 INPUT NODEFVAL sel[1..0] +-- Retrieval info: CONNECT: result 0 0 64 0 @result 0 0 64 0 +-- Retrieval info: CONNECT: @data 1 3 64 0 data3x 0 0 64 0 +-- Retrieval info: CONNECT: @data 1 2 64 0 data2x 0 0 64 0 +-- Retrieval info: CONNECT: @data 1 1 64 0 data1x 0 0 64 0 +-- Retrieval info: CONNECT: @data 1 0 64 0 data0x 0 0 64 0 +-- Retrieval info: CONNECT: @sel 0 0 2 0 sel 0 0 2 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux5.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux5.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux5.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux5.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux5_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_mux6.bsf b/FPGA_by_Fredi/Video/lpm_mux6.bsf new file mode 100644 index 0000000..2196842 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux6.bsf @@ -0,0 +1,111 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 152 192) + (text "lpm_mux6" (rect 50 2 120 18)(font "Arial" (font_size 10))) + (text "inst" (rect 8 176 25 188)(font "Arial" )) + (port + (pt 0 40) + (input) + (text "data7x[23..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data7x[23..0]" (rect 4 27 66 40)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 72 40)(line_width 3)) + ) + (port + (pt 0 56) + (input) + (text "data6x[23..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data6x[23..0]" (rect 4 43 66 56)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 72 56)(line_width 3)) + ) + (port + (pt 0 72) + (input) + (text "data5x[23..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data5x[23..0]" (rect 4 59 66 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 72 72)(line_width 3)) + ) + (port + (pt 0 88) + (input) + (text "data4x[23..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data4x[23..0]" (rect 4 75 66 88)(font "Arial" (font_size 8))) + (line (pt 0 88)(pt 72 88)(line_width 3)) + ) + (port + (pt 0 104) + (input) + (text "data3x[23..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data3x[23..0]" (rect 4 91 66 104)(font "Arial" (font_size 8))) + (line (pt 0 104)(pt 72 104)(line_width 3)) + ) + (port + (pt 0 120) + (input) + (text "data2x[23..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data2x[23..0]" (rect 4 107 66 120)(font "Arial" (font_size 8))) + (line (pt 0 120)(pt 72 120)(line_width 3)) + ) + (port + (pt 0 136) + (input) + (text "data1x[23..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data1x[23..0]" (rect 4 123 66 136)(font "Arial" (font_size 8))) + (line (pt 0 136)(pt 72 136)(line_width 3)) + ) + (port + (pt 0 152) + (input) + (text "data0x[23..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "data0x[23..0]" (rect 4 139 66 152)(font "Arial" (font_size 8))) + (line (pt 0 152)(pt 72 152)(line_width 3)) + ) + (port + (pt 0 168) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 4 155 27 168)(font "Arial" (font_size 8))) + (line (pt 0 168)(pt 72 168)(line_width 1)) + ) + (port + (pt 80 192) + (input) + (text "sel[2..0]" (rect 0 0 44 14)(font "Arial" (font_size 8))) + (text "sel[2..0]" (rect 84 179 121 192)(font "Arial" (font_size 8))) + (line (pt 80 192)(pt 80 180)(line_width 3)) + ) + (port + (pt 152 104) + (output) + (text "result[23..0]" (rect 0 0 67 14)(font "Arial" (font_size 8))) + (text "result[23..0]" (rect 92 91 147 104)(font "Arial" (font_size 8))) + (line (pt 152 104)(pt 88 104)(line_width 3)) + ) + (drawing + (line (pt 72 24)(pt 72 184)(line_width 1)) + (line (pt 88 32)(pt 88 176)(line_width 1)) + (line (pt 72 24)(pt 88 32)(line_width 1)) + (line (pt 72 184)(pt 88 176)(line_width 1)) + (line (pt 72 162)(pt 78 168)(line_width 1)) + (line (pt 78 168)(pt 72 174)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_mux6.cmp b/FPGA_by_Fredi/Video/lpm_mux6.cmp new file mode 100644 index 0000000..543da1f --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux6.cmp @@ -0,0 +1,31 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_mux6 + PORT + ( + clock : IN STD_LOGIC ; + data0x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + data2x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + data3x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + data4x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + data5x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + data6x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + data7x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + sel : IN STD_LOGIC_VECTOR (2 DOWNTO 0); + result : OUT STD_LOGIC_VECTOR (23 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_mux6.inc b/FPGA_by_Fredi/Video/lpm_mux6.inc new file mode 100644 index 0000000..3cf223d --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux6.inc @@ -0,0 +1,32 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_mux6 +( + clock, + data0x[23..0], + data1x[23..0], + data2x[23..0], + data3x[23..0], + data4x[23..0], + data5x[23..0], + data6x[23..0], + data7x[23..0], + sel[2..0] +) + +RETURNS ( + result[23..0] +); diff --git a/FPGA_by_Fredi/Video/lpm_mux6.qip b/FPGA_by_Fredi/Video/lpm_mux6.qip new file mode 100644 index 0000000..051a945 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux6.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_MUX" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_mux6.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux6.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux6.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_mux6.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_mux6.vhd b/FPGA_by_Fredi/Video/lpm_mux6.vhd new file mode 100644 index 0000000..42d5aae --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_mux6.vhd @@ -0,0 +1,335 @@ +-- megafunction wizard: %LPM_MUX% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_mux + +-- ============================================================ +-- File Name: lpm_mux6.vhd +-- Megafunction Name(s): +-- lpm_mux +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.lpm_components.all; + +ENTITY lpm_mux6 IS + PORT + ( + clock : IN STD_LOGIC ; + data0x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + data2x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + data3x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + data4x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + data5x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + data6x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + data7x : IN STD_LOGIC_VECTOR (23 DOWNTO 0); + sel : IN STD_LOGIC_VECTOR (2 DOWNTO 0); + result : OUT STD_LOGIC_VECTOR (23 DOWNTO 0) + ); +END lpm_mux6; + + +ARCHITECTURE SYN OF lpm_mux6 IS + +-- type STD_LOGIC_2D is array (NATURAL RANGE <>, NATURAL RANGE <>) of STD_LOGIC; + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (23 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (23 DOWNTO 0); + SIGNAL sub_wire2 : STD_LOGIC_2D (7 DOWNTO 0, 23 DOWNTO 0); + SIGNAL sub_wire3 : STD_LOGIC_VECTOR (23 DOWNTO 0); + SIGNAL sub_wire4 : STD_LOGIC_VECTOR (23 DOWNTO 0); + SIGNAL sub_wire5 : STD_LOGIC_VECTOR (23 DOWNTO 0); + SIGNAL sub_wire6 : STD_LOGIC_VECTOR (23 DOWNTO 0); + SIGNAL sub_wire7 : STD_LOGIC_VECTOR (23 DOWNTO 0); + SIGNAL sub_wire8 : STD_LOGIC_VECTOR (23 DOWNTO 0); + SIGNAL sub_wire9 : STD_LOGIC_VECTOR (23 DOWNTO 0); + +BEGIN + sub_wire9 <= data0x(23 DOWNTO 0); + sub_wire8 <= data1x(23 DOWNTO 0); + sub_wire7 <= data2x(23 DOWNTO 0); + sub_wire6 <= data3x(23 DOWNTO 0); + sub_wire5 <= data4x(23 DOWNTO 0); + sub_wire4 <= data5x(23 DOWNTO 0); + sub_wire3 <= data6x(23 DOWNTO 0); + result <= sub_wire0(23 DOWNTO 0); + sub_wire1 <= data7x(23 DOWNTO 0); + sub_wire2(7, 0) <= sub_wire1(0); + sub_wire2(7, 1) <= sub_wire1(1); + sub_wire2(7, 2) <= sub_wire1(2); + sub_wire2(7, 3) <= sub_wire1(3); + sub_wire2(7, 4) <= sub_wire1(4); + sub_wire2(7, 5) <= sub_wire1(5); + sub_wire2(7, 6) <= sub_wire1(6); + sub_wire2(7, 7) <= sub_wire1(7); + sub_wire2(7, 8) <= sub_wire1(8); + sub_wire2(7, 9) <= sub_wire1(9); + sub_wire2(7, 10) <= sub_wire1(10); + sub_wire2(7, 11) <= sub_wire1(11); + sub_wire2(7, 12) <= sub_wire1(12); + sub_wire2(7, 13) <= sub_wire1(13); + sub_wire2(7, 14) <= sub_wire1(14); + sub_wire2(7, 15) <= sub_wire1(15); + sub_wire2(7, 16) <= sub_wire1(16); + sub_wire2(7, 17) <= sub_wire1(17); + sub_wire2(7, 18) <= sub_wire1(18); + sub_wire2(7, 19) <= sub_wire1(19); + sub_wire2(7, 20) <= sub_wire1(20); + sub_wire2(7, 21) <= sub_wire1(21); + sub_wire2(7, 22) <= sub_wire1(22); + sub_wire2(7, 23) <= sub_wire1(23); + sub_wire2(6, 0) <= sub_wire3(0); + sub_wire2(6, 1) <= sub_wire3(1); + sub_wire2(6, 2) <= sub_wire3(2); + sub_wire2(6, 3) <= sub_wire3(3); + sub_wire2(6, 4) <= sub_wire3(4); + sub_wire2(6, 5) <= sub_wire3(5); + sub_wire2(6, 6) <= sub_wire3(6); + sub_wire2(6, 7) <= sub_wire3(7); + sub_wire2(6, 8) <= sub_wire3(8); + sub_wire2(6, 9) <= sub_wire3(9); + sub_wire2(6, 10) <= sub_wire3(10); + sub_wire2(6, 11) <= sub_wire3(11); + sub_wire2(6, 12) <= sub_wire3(12); + sub_wire2(6, 13) <= sub_wire3(13); + sub_wire2(6, 14) <= sub_wire3(14); + sub_wire2(6, 15) <= sub_wire3(15); + sub_wire2(6, 16) <= sub_wire3(16); + sub_wire2(6, 17) <= sub_wire3(17); + sub_wire2(6, 18) <= sub_wire3(18); + sub_wire2(6, 19) <= sub_wire3(19); + sub_wire2(6, 20) <= sub_wire3(20); + sub_wire2(6, 21) <= sub_wire3(21); + sub_wire2(6, 22) <= sub_wire3(22); + sub_wire2(6, 23) <= sub_wire3(23); + sub_wire2(5, 0) <= sub_wire4(0); + sub_wire2(5, 1) <= sub_wire4(1); + sub_wire2(5, 2) <= sub_wire4(2); + sub_wire2(5, 3) <= sub_wire4(3); + sub_wire2(5, 4) <= sub_wire4(4); + sub_wire2(5, 5) <= sub_wire4(5); + sub_wire2(5, 6) <= sub_wire4(6); + sub_wire2(5, 7) <= sub_wire4(7); + sub_wire2(5, 8) <= sub_wire4(8); + sub_wire2(5, 9) <= sub_wire4(9); + sub_wire2(5, 10) <= sub_wire4(10); + sub_wire2(5, 11) <= sub_wire4(11); + sub_wire2(5, 12) <= sub_wire4(12); + sub_wire2(5, 13) <= sub_wire4(13); + sub_wire2(5, 14) <= sub_wire4(14); + sub_wire2(5, 15) <= sub_wire4(15); + sub_wire2(5, 16) <= sub_wire4(16); + sub_wire2(5, 17) <= sub_wire4(17); + sub_wire2(5, 18) <= sub_wire4(18); + sub_wire2(5, 19) <= sub_wire4(19); + sub_wire2(5, 20) <= sub_wire4(20); + sub_wire2(5, 21) <= sub_wire4(21); + sub_wire2(5, 22) <= sub_wire4(22); + sub_wire2(5, 23) <= sub_wire4(23); + sub_wire2(4, 0) <= sub_wire5(0); + sub_wire2(4, 1) <= sub_wire5(1); + sub_wire2(4, 2) <= sub_wire5(2); + sub_wire2(4, 3) <= sub_wire5(3); + sub_wire2(4, 4) <= sub_wire5(4); + sub_wire2(4, 5) <= sub_wire5(5); + sub_wire2(4, 6) <= sub_wire5(6); + sub_wire2(4, 7) <= sub_wire5(7); + sub_wire2(4, 8) <= sub_wire5(8); + sub_wire2(4, 9) <= sub_wire5(9); + sub_wire2(4, 10) <= sub_wire5(10); + sub_wire2(4, 11) <= sub_wire5(11); + sub_wire2(4, 12) <= sub_wire5(12); + sub_wire2(4, 13) <= sub_wire5(13); + sub_wire2(4, 14) <= sub_wire5(14); + sub_wire2(4, 15) <= sub_wire5(15); + sub_wire2(4, 16) <= sub_wire5(16); + sub_wire2(4, 17) <= sub_wire5(17); + sub_wire2(4, 18) <= sub_wire5(18); + sub_wire2(4, 19) <= sub_wire5(19); + sub_wire2(4, 20) <= sub_wire5(20); + sub_wire2(4, 21) <= sub_wire5(21); + sub_wire2(4, 22) <= sub_wire5(22); + sub_wire2(4, 23) <= sub_wire5(23); + sub_wire2(3, 0) <= sub_wire6(0); + sub_wire2(3, 1) <= sub_wire6(1); + sub_wire2(3, 2) <= sub_wire6(2); + sub_wire2(3, 3) <= sub_wire6(3); + sub_wire2(3, 4) <= sub_wire6(4); + sub_wire2(3, 5) <= sub_wire6(5); + sub_wire2(3, 6) <= sub_wire6(6); + sub_wire2(3, 7) <= sub_wire6(7); + sub_wire2(3, 8) <= sub_wire6(8); + sub_wire2(3, 9) <= sub_wire6(9); + sub_wire2(3, 10) <= sub_wire6(10); + sub_wire2(3, 11) <= sub_wire6(11); + sub_wire2(3, 12) <= sub_wire6(12); + sub_wire2(3, 13) <= sub_wire6(13); + sub_wire2(3, 14) <= sub_wire6(14); + sub_wire2(3, 15) <= sub_wire6(15); + sub_wire2(3, 16) <= sub_wire6(16); + sub_wire2(3, 17) <= sub_wire6(17); + sub_wire2(3, 18) <= sub_wire6(18); + sub_wire2(3, 19) <= sub_wire6(19); + sub_wire2(3, 20) <= sub_wire6(20); + sub_wire2(3, 21) <= sub_wire6(21); + sub_wire2(3, 22) <= sub_wire6(22); + sub_wire2(3, 23) <= sub_wire6(23); + sub_wire2(2, 0) <= sub_wire7(0); + sub_wire2(2, 1) <= sub_wire7(1); + sub_wire2(2, 2) <= sub_wire7(2); + sub_wire2(2, 3) <= sub_wire7(3); + sub_wire2(2, 4) <= sub_wire7(4); + sub_wire2(2, 5) <= sub_wire7(5); + sub_wire2(2, 6) <= sub_wire7(6); + sub_wire2(2, 7) <= sub_wire7(7); + sub_wire2(2, 8) <= sub_wire7(8); + sub_wire2(2, 9) <= sub_wire7(9); + sub_wire2(2, 10) <= sub_wire7(10); + sub_wire2(2, 11) <= sub_wire7(11); + sub_wire2(2, 12) <= sub_wire7(12); + sub_wire2(2, 13) <= sub_wire7(13); + sub_wire2(2, 14) <= sub_wire7(14); + sub_wire2(2, 15) <= sub_wire7(15); + sub_wire2(2, 16) <= sub_wire7(16); + sub_wire2(2, 17) <= sub_wire7(17); + sub_wire2(2, 18) <= sub_wire7(18); + sub_wire2(2, 19) <= sub_wire7(19); + sub_wire2(2, 20) <= sub_wire7(20); + sub_wire2(2, 21) <= sub_wire7(21); + sub_wire2(2, 22) <= sub_wire7(22); + sub_wire2(2, 23) <= sub_wire7(23); + sub_wire2(1, 0) <= sub_wire8(0); + sub_wire2(1, 1) <= sub_wire8(1); + sub_wire2(1, 2) <= sub_wire8(2); + sub_wire2(1, 3) <= sub_wire8(3); + sub_wire2(1, 4) <= sub_wire8(4); + sub_wire2(1, 5) <= sub_wire8(5); + sub_wire2(1, 6) <= sub_wire8(6); + sub_wire2(1, 7) <= sub_wire8(7); + sub_wire2(1, 8) <= sub_wire8(8); + sub_wire2(1, 9) <= sub_wire8(9); + sub_wire2(1, 10) <= sub_wire8(10); + sub_wire2(1, 11) <= sub_wire8(11); + sub_wire2(1, 12) <= sub_wire8(12); + sub_wire2(1, 13) <= sub_wire8(13); + sub_wire2(1, 14) <= sub_wire8(14); + sub_wire2(1, 15) <= sub_wire8(15); + sub_wire2(1, 16) <= sub_wire8(16); + sub_wire2(1, 17) <= sub_wire8(17); + sub_wire2(1, 18) <= sub_wire8(18); + sub_wire2(1, 19) <= sub_wire8(19); + sub_wire2(1, 20) <= sub_wire8(20); + sub_wire2(1, 21) <= sub_wire8(21); + sub_wire2(1, 22) <= sub_wire8(22); + sub_wire2(1, 23) <= sub_wire8(23); + sub_wire2(0, 0) <= sub_wire9(0); + sub_wire2(0, 1) <= sub_wire9(1); + sub_wire2(0, 2) <= sub_wire9(2); + sub_wire2(0, 3) <= sub_wire9(3); + sub_wire2(0, 4) <= sub_wire9(4); + sub_wire2(0, 5) <= sub_wire9(5); + sub_wire2(0, 6) <= sub_wire9(6); + sub_wire2(0, 7) <= sub_wire9(7); + sub_wire2(0, 8) <= sub_wire9(8); + sub_wire2(0, 9) <= sub_wire9(9); + sub_wire2(0, 10) <= sub_wire9(10); + sub_wire2(0, 11) <= sub_wire9(11); + sub_wire2(0, 12) <= sub_wire9(12); + sub_wire2(0, 13) <= sub_wire9(13); + sub_wire2(0, 14) <= sub_wire9(14); + sub_wire2(0, 15) <= sub_wire9(15); + sub_wire2(0, 16) <= sub_wire9(16); + sub_wire2(0, 17) <= sub_wire9(17); + sub_wire2(0, 18) <= sub_wire9(18); + sub_wire2(0, 19) <= sub_wire9(19); + sub_wire2(0, 20) <= sub_wire9(20); + sub_wire2(0, 21) <= sub_wire9(21); + sub_wire2(0, 22) <= sub_wire9(22); + sub_wire2(0, 23) <= sub_wire9(23); + + lpm_mux_component : lpm_mux + GENERIC MAP ( + lpm_pipeline => 2, + lpm_size => 8, + lpm_type => "LPM_MUX", + lpm_width => 24, + lpm_widths => 3 + ) + PORT MAP ( + sel => sel, + clock => clock, + data => sub_wire2, + result => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: CONSTANT: LPM_PIPELINE NUMERIC "2" +-- Retrieval info: CONSTANT: LPM_SIZE NUMERIC "8" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "24" +-- Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "3" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: data0x 0 0 24 0 INPUT NODEFVAL data0x[23..0] +-- Retrieval info: USED_PORT: data1x 0 0 24 0 INPUT NODEFVAL data1x[23..0] +-- Retrieval info: USED_PORT: data2x 0 0 24 0 INPUT NODEFVAL data2x[23..0] +-- Retrieval info: USED_PORT: data3x 0 0 24 0 INPUT NODEFVAL data3x[23..0] +-- Retrieval info: USED_PORT: data4x 0 0 24 0 INPUT NODEFVAL data4x[23..0] +-- Retrieval info: USED_PORT: data5x 0 0 24 0 INPUT NODEFVAL data5x[23..0] +-- Retrieval info: USED_PORT: data6x 0 0 24 0 INPUT NODEFVAL data6x[23..0] +-- Retrieval info: USED_PORT: data7x 0 0 24 0 INPUT NODEFVAL data7x[23..0] +-- Retrieval info: USED_PORT: result 0 0 24 0 OUTPUT NODEFVAL result[23..0] +-- Retrieval info: USED_PORT: sel 0 0 3 0 INPUT NODEFVAL sel[2..0] +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: result 0 0 24 0 @result 0 0 24 0 +-- Retrieval info: CONNECT: @data 1 7 24 0 data7x 0 0 24 0 +-- Retrieval info: CONNECT: @data 1 6 24 0 data6x 0 0 24 0 +-- Retrieval info: CONNECT: @data 1 5 24 0 data5x 0 0 24 0 +-- Retrieval info: CONNECT: @data 1 4 24 0 data4x 0 0 24 0 +-- Retrieval info: CONNECT: @data 1 3 24 0 data3x 0 0 24 0 +-- Retrieval info: CONNECT: @data 1 2 24 0 data2x 0 0 24 0 +-- Retrieval info: CONNECT: @data 1 1 24 0 data1x 0 0 24 0 +-- Retrieval info: CONNECT: @data 1 0 24 0 data0x 0 0 24 0 +-- Retrieval info: CONNECT: @sel 0 0 3 0 sel 0 0 3 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux6.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux6.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux6.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux6.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux6_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_muxDZ.bsf b/FPGA_by_Fredi/Video/lpm_muxDZ.bsf new file mode 100644 index 0000000..f4f1c7d --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_muxDZ.bsf @@ -0,0 +1,76 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 168 112) + (text "lpm_muxDZ" (rect 54 2 135 18)(font "Arial" (font_size 10))) + (text "inst" (rect 8 96 25 108)(font "Arial" )) + (port + (pt 0 40) + (input) + (text "data1x[127..0]" (rect 0 0 81 14)(font "Arial" (font_size 8))) + (text "data1x[127..0]" (rect 4 27 72 40)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 80 40)(line_width 3)) + ) + (port + (pt 0 56) + (input) + (text "data0x[127..0]" (rect 0 0 81 14)(font "Arial" (font_size 8))) + (text "data0x[127..0]" (rect 4 43 72 56)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 80 56)(line_width 3)) + ) + (port + (pt 0 72) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 4 59 27 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 80 72)(line_width 1)) + ) + (port + (pt 0 88) + (input) + (text "clken" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clken" (rect 4 75 28 88)(font "Arial" (font_size 8))) + (line (pt 0 88)(pt 80 88)(line_width 1)) + ) + (port + (pt 88 112) + (input) + (text "sel" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "sel" (rect 92 99 105 112)(font "Arial" (font_size 8))) + (line (pt 88 112)(pt 88 100)(line_width 1)) + ) + (port + (pt 168 64) + (output) + (text "result[127..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "result[127..0]" (rect 102 51 163 64)(font "Arial" (font_size 8))) + (line (pt 168 64)(pt 96 64)(line_width 3)) + ) + (drawing + (line (pt 80 24)(pt 80 104)(line_width 1)) + (line (pt 96 32)(pt 96 96)(line_width 1)) + (line (pt 80 24)(pt 96 32)(line_width 1)) + (line (pt 80 104)(pt 96 96)(line_width 1)) + (line (pt 80 66)(pt 86 72)(line_width 1)) + (line (pt 86 72)(pt 80 78)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_muxDZ.cmp b/FPGA_by_Fredi/Video/lpm_muxDZ.cmp new file mode 100644 index 0000000..f177216 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_muxDZ.cmp @@ -0,0 +1,26 @@ +--Copyright (C) 1991-2009 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_muxDZ + PORT + ( + clken : IN STD_LOGIC := '1'; + clock : IN STD_LOGIC ; + data0x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + sel : IN STD_LOGIC ; + result : OUT STD_LOGIC_VECTOR (127 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_muxDZ.qip b/FPGA_by_Fredi/Video/lpm_muxDZ.qip new file mode 100644 index 0000000..34ffc75 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_muxDZ.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_MUX" +set_global_assignment -name IP_TOOL_VERSION "9.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_muxDZ.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_muxDZ.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_muxDZ.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_muxDZ.vhd b/FPGA_by_Fredi/Video/lpm_muxDZ.vhd new file mode 100644 index 0000000..e9bd32e --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_muxDZ.vhd @@ -0,0 +1,377 @@ +-- megafunction wizard: %LPM_MUX% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_mux + +-- ============================================================ +-- File Name: lpm_muxDZ.vhd +-- Megafunction Name(s): +-- lpm_mux +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 222 10/21/2009 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2009 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.lpm_components.all; + +ENTITY lpm_muxDZ IS + PORT + ( + clken : IN STD_LOGIC := '1'; + clock : IN STD_LOGIC ; + data0x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + sel : IN STD_LOGIC ; + result : OUT STD_LOGIC_VECTOR (127 DOWNTO 0) + ); +END lpm_muxDZ; + + +ARCHITECTURE SYN OF lpm_muxdz IS + +-- type STD_LOGIC_2D is array (NATURAL RANGE <>, NATURAL RANGE <>) of STD_LOGIC; + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC ; + SIGNAL sub_wire2 : STD_LOGIC_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire3 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire4 : STD_LOGIC_2D (1 DOWNTO 0, 127 DOWNTO 0); + SIGNAL sub_wire5 : STD_LOGIC_VECTOR (127 DOWNTO 0); + +BEGIN + sub_wire5 <= data0x(127 DOWNTO 0); + result <= sub_wire0(127 DOWNTO 0); + sub_wire1 <= sel; + sub_wire2(0) <= sub_wire1; + sub_wire3 <= data1x(127 DOWNTO 0); + sub_wire4(1, 0) <= sub_wire3(0); + sub_wire4(1, 1) <= sub_wire3(1); + sub_wire4(1, 2) <= sub_wire3(2); + sub_wire4(1, 3) <= sub_wire3(3); + sub_wire4(1, 4) <= sub_wire3(4); + sub_wire4(1, 5) <= sub_wire3(5); + sub_wire4(1, 6) <= sub_wire3(6); + sub_wire4(1, 7) <= sub_wire3(7); + sub_wire4(1, 8) <= sub_wire3(8); + sub_wire4(1, 9) <= sub_wire3(9); + sub_wire4(1, 10) <= sub_wire3(10); + sub_wire4(1, 11) <= sub_wire3(11); + sub_wire4(1, 12) <= sub_wire3(12); + sub_wire4(1, 13) <= sub_wire3(13); + sub_wire4(1, 14) <= sub_wire3(14); + sub_wire4(1, 15) <= sub_wire3(15); + sub_wire4(1, 16) <= sub_wire3(16); + sub_wire4(1, 17) <= sub_wire3(17); + sub_wire4(1, 18) <= sub_wire3(18); + sub_wire4(1, 19) <= sub_wire3(19); + sub_wire4(1, 20) <= sub_wire3(20); + sub_wire4(1, 21) <= sub_wire3(21); + sub_wire4(1, 22) <= sub_wire3(22); + sub_wire4(1, 23) <= sub_wire3(23); + sub_wire4(1, 24) <= sub_wire3(24); + sub_wire4(1, 25) <= sub_wire3(25); + sub_wire4(1, 26) <= sub_wire3(26); + sub_wire4(1, 27) <= sub_wire3(27); + sub_wire4(1, 28) <= sub_wire3(28); + sub_wire4(1, 29) <= sub_wire3(29); + sub_wire4(1, 30) <= sub_wire3(30); + sub_wire4(1, 31) <= sub_wire3(31); + sub_wire4(1, 32) <= sub_wire3(32); + sub_wire4(1, 33) <= sub_wire3(33); + sub_wire4(1, 34) <= sub_wire3(34); + sub_wire4(1, 35) <= sub_wire3(35); + sub_wire4(1, 36) <= sub_wire3(36); + sub_wire4(1, 37) <= sub_wire3(37); + sub_wire4(1, 38) <= sub_wire3(38); + sub_wire4(1, 39) <= sub_wire3(39); + sub_wire4(1, 40) <= sub_wire3(40); + sub_wire4(1, 41) <= sub_wire3(41); + sub_wire4(1, 42) <= sub_wire3(42); + sub_wire4(1, 43) <= sub_wire3(43); + sub_wire4(1, 44) <= sub_wire3(44); + sub_wire4(1, 45) <= sub_wire3(45); + sub_wire4(1, 46) <= sub_wire3(46); + sub_wire4(1, 47) <= sub_wire3(47); + sub_wire4(1, 48) <= sub_wire3(48); + sub_wire4(1, 49) <= sub_wire3(49); + sub_wire4(1, 50) <= sub_wire3(50); + sub_wire4(1, 51) <= sub_wire3(51); + sub_wire4(1, 52) <= sub_wire3(52); + sub_wire4(1, 53) <= sub_wire3(53); + sub_wire4(1, 54) <= sub_wire3(54); + sub_wire4(1, 55) <= sub_wire3(55); + sub_wire4(1, 56) <= sub_wire3(56); + sub_wire4(1, 57) <= sub_wire3(57); + sub_wire4(1, 58) <= sub_wire3(58); + sub_wire4(1, 59) <= sub_wire3(59); + sub_wire4(1, 60) <= sub_wire3(60); + sub_wire4(1, 61) <= sub_wire3(61); + sub_wire4(1, 62) <= sub_wire3(62); + sub_wire4(1, 63) <= sub_wire3(63); + sub_wire4(1, 64) <= sub_wire3(64); + sub_wire4(1, 65) <= sub_wire3(65); + sub_wire4(1, 66) <= sub_wire3(66); + sub_wire4(1, 67) <= sub_wire3(67); + sub_wire4(1, 68) <= sub_wire3(68); + sub_wire4(1, 69) <= sub_wire3(69); + sub_wire4(1, 70) <= sub_wire3(70); + sub_wire4(1, 71) <= sub_wire3(71); + sub_wire4(1, 72) <= sub_wire3(72); + sub_wire4(1, 73) <= sub_wire3(73); + sub_wire4(1, 74) <= sub_wire3(74); + sub_wire4(1, 75) <= sub_wire3(75); + sub_wire4(1, 76) <= sub_wire3(76); + sub_wire4(1, 77) <= sub_wire3(77); + sub_wire4(1, 78) <= sub_wire3(78); + sub_wire4(1, 79) <= sub_wire3(79); + sub_wire4(1, 80) <= sub_wire3(80); + sub_wire4(1, 81) <= sub_wire3(81); + sub_wire4(1, 82) <= sub_wire3(82); + sub_wire4(1, 83) <= sub_wire3(83); + sub_wire4(1, 84) <= sub_wire3(84); + sub_wire4(1, 85) <= sub_wire3(85); + sub_wire4(1, 86) <= sub_wire3(86); + sub_wire4(1, 87) <= sub_wire3(87); + sub_wire4(1, 88) <= sub_wire3(88); + sub_wire4(1, 89) <= sub_wire3(89); + sub_wire4(1, 90) <= sub_wire3(90); + sub_wire4(1, 91) <= sub_wire3(91); + sub_wire4(1, 92) <= sub_wire3(92); + sub_wire4(1, 93) <= sub_wire3(93); + sub_wire4(1, 94) <= sub_wire3(94); + sub_wire4(1, 95) <= sub_wire3(95); + sub_wire4(1, 96) <= sub_wire3(96); + sub_wire4(1, 97) <= sub_wire3(97); + sub_wire4(1, 98) <= sub_wire3(98); + sub_wire4(1, 99) <= sub_wire3(99); + sub_wire4(1, 100) <= sub_wire3(100); + sub_wire4(1, 101) <= sub_wire3(101); + sub_wire4(1, 102) <= sub_wire3(102); + sub_wire4(1, 103) <= sub_wire3(103); + sub_wire4(1, 104) <= sub_wire3(104); + sub_wire4(1, 105) <= sub_wire3(105); + sub_wire4(1, 106) <= sub_wire3(106); + sub_wire4(1, 107) <= sub_wire3(107); + sub_wire4(1, 108) <= sub_wire3(108); + sub_wire4(1, 109) <= sub_wire3(109); + sub_wire4(1, 110) <= sub_wire3(110); + sub_wire4(1, 111) <= sub_wire3(111); + sub_wire4(1, 112) <= sub_wire3(112); + sub_wire4(1, 113) <= sub_wire3(113); + sub_wire4(1, 114) <= sub_wire3(114); + sub_wire4(1, 115) <= sub_wire3(115); + sub_wire4(1, 116) <= sub_wire3(116); + sub_wire4(1, 117) <= sub_wire3(117); + sub_wire4(1, 118) <= sub_wire3(118); + sub_wire4(1, 119) <= sub_wire3(119); + sub_wire4(1, 120) <= sub_wire3(120); + sub_wire4(1, 121) <= sub_wire3(121); + sub_wire4(1, 122) <= sub_wire3(122); + sub_wire4(1, 123) <= sub_wire3(123); + sub_wire4(1, 124) <= sub_wire3(124); + sub_wire4(1, 125) <= sub_wire3(125); + sub_wire4(1, 126) <= sub_wire3(126); + sub_wire4(1, 127) <= sub_wire3(127); + sub_wire4(0, 0) <= sub_wire5(0); + sub_wire4(0, 1) <= sub_wire5(1); + sub_wire4(0, 2) <= sub_wire5(2); + sub_wire4(0, 3) <= sub_wire5(3); + sub_wire4(0, 4) <= sub_wire5(4); + sub_wire4(0, 5) <= sub_wire5(5); + sub_wire4(0, 6) <= sub_wire5(6); + sub_wire4(0, 7) <= sub_wire5(7); + sub_wire4(0, 8) <= sub_wire5(8); + sub_wire4(0, 9) <= sub_wire5(9); + sub_wire4(0, 10) <= sub_wire5(10); + sub_wire4(0, 11) <= sub_wire5(11); + sub_wire4(0, 12) <= sub_wire5(12); + sub_wire4(0, 13) <= sub_wire5(13); + sub_wire4(0, 14) <= sub_wire5(14); + sub_wire4(0, 15) <= sub_wire5(15); + sub_wire4(0, 16) <= sub_wire5(16); + sub_wire4(0, 17) <= sub_wire5(17); + sub_wire4(0, 18) <= sub_wire5(18); + sub_wire4(0, 19) <= sub_wire5(19); + sub_wire4(0, 20) <= sub_wire5(20); + sub_wire4(0, 21) <= sub_wire5(21); + sub_wire4(0, 22) <= sub_wire5(22); + sub_wire4(0, 23) <= sub_wire5(23); + sub_wire4(0, 24) <= sub_wire5(24); + sub_wire4(0, 25) <= sub_wire5(25); + sub_wire4(0, 26) <= sub_wire5(26); + sub_wire4(0, 27) <= sub_wire5(27); + sub_wire4(0, 28) <= sub_wire5(28); + sub_wire4(0, 29) <= sub_wire5(29); + sub_wire4(0, 30) <= sub_wire5(30); + sub_wire4(0, 31) <= sub_wire5(31); + sub_wire4(0, 32) <= sub_wire5(32); + sub_wire4(0, 33) <= sub_wire5(33); + sub_wire4(0, 34) <= sub_wire5(34); + sub_wire4(0, 35) <= sub_wire5(35); + sub_wire4(0, 36) <= sub_wire5(36); + sub_wire4(0, 37) <= sub_wire5(37); + sub_wire4(0, 38) <= sub_wire5(38); + sub_wire4(0, 39) <= sub_wire5(39); + sub_wire4(0, 40) <= sub_wire5(40); + sub_wire4(0, 41) <= sub_wire5(41); + sub_wire4(0, 42) <= sub_wire5(42); + sub_wire4(0, 43) <= sub_wire5(43); + sub_wire4(0, 44) <= sub_wire5(44); + sub_wire4(0, 45) <= sub_wire5(45); + sub_wire4(0, 46) <= sub_wire5(46); + sub_wire4(0, 47) <= sub_wire5(47); + sub_wire4(0, 48) <= sub_wire5(48); + sub_wire4(0, 49) <= sub_wire5(49); + sub_wire4(0, 50) <= sub_wire5(50); + sub_wire4(0, 51) <= sub_wire5(51); + sub_wire4(0, 52) <= sub_wire5(52); + sub_wire4(0, 53) <= sub_wire5(53); + sub_wire4(0, 54) <= sub_wire5(54); + sub_wire4(0, 55) <= sub_wire5(55); + sub_wire4(0, 56) <= sub_wire5(56); + sub_wire4(0, 57) <= sub_wire5(57); + sub_wire4(0, 58) <= sub_wire5(58); + sub_wire4(0, 59) <= sub_wire5(59); + sub_wire4(0, 60) <= sub_wire5(60); + sub_wire4(0, 61) <= sub_wire5(61); + sub_wire4(0, 62) <= sub_wire5(62); + sub_wire4(0, 63) <= sub_wire5(63); + sub_wire4(0, 64) <= sub_wire5(64); + sub_wire4(0, 65) <= sub_wire5(65); + sub_wire4(0, 66) <= sub_wire5(66); + sub_wire4(0, 67) <= sub_wire5(67); + sub_wire4(0, 68) <= sub_wire5(68); + sub_wire4(0, 69) <= sub_wire5(69); + sub_wire4(0, 70) <= sub_wire5(70); + sub_wire4(0, 71) <= sub_wire5(71); + sub_wire4(0, 72) <= sub_wire5(72); + sub_wire4(0, 73) <= sub_wire5(73); + sub_wire4(0, 74) <= sub_wire5(74); + sub_wire4(0, 75) <= sub_wire5(75); + sub_wire4(0, 76) <= sub_wire5(76); + sub_wire4(0, 77) <= sub_wire5(77); + sub_wire4(0, 78) <= sub_wire5(78); + sub_wire4(0, 79) <= sub_wire5(79); + sub_wire4(0, 80) <= sub_wire5(80); + sub_wire4(0, 81) <= sub_wire5(81); + sub_wire4(0, 82) <= sub_wire5(82); + sub_wire4(0, 83) <= sub_wire5(83); + sub_wire4(0, 84) <= sub_wire5(84); + sub_wire4(0, 85) <= sub_wire5(85); + sub_wire4(0, 86) <= sub_wire5(86); + sub_wire4(0, 87) <= sub_wire5(87); + sub_wire4(0, 88) <= sub_wire5(88); + sub_wire4(0, 89) <= sub_wire5(89); + sub_wire4(0, 90) <= sub_wire5(90); + sub_wire4(0, 91) <= sub_wire5(91); + sub_wire4(0, 92) <= sub_wire5(92); + sub_wire4(0, 93) <= sub_wire5(93); + sub_wire4(0, 94) <= sub_wire5(94); + sub_wire4(0, 95) <= sub_wire5(95); + sub_wire4(0, 96) <= sub_wire5(96); + sub_wire4(0, 97) <= sub_wire5(97); + sub_wire4(0, 98) <= sub_wire5(98); + sub_wire4(0, 99) <= sub_wire5(99); + sub_wire4(0, 100) <= sub_wire5(100); + sub_wire4(0, 101) <= sub_wire5(101); + sub_wire4(0, 102) <= sub_wire5(102); + sub_wire4(0, 103) <= sub_wire5(103); + sub_wire4(0, 104) <= sub_wire5(104); + sub_wire4(0, 105) <= sub_wire5(105); + sub_wire4(0, 106) <= sub_wire5(106); + sub_wire4(0, 107) <= sub_wire5(107); + sub_wire4(0, 108) <= sub_wire5(108); + sub_wire4(0, 109) <= sub_wire5(109); + sub_wire4(0, 110) <= sub_wire5(110); + sub_wire4(0, 111) <= sub_wire5(111); + sub_wire4(0, 112) <= sub_wire5(112); + sub_wire4(0, 113) <= sub_wire5(113); + sub_wire4(0, 114) <= sub_wire5(114); + sub_wire4(0, 115) <= sub_wire5(115); + sub_wire4(0, 116) <= sub_wire5(116); + sub_wire4(0, 117) <= sub_wire5(117); + sub_wire4(0, 118) <= sub_wire5(118); + sub_wire4(0, 119) <= sub_wire5(119); + sub_wire4(0, 120) <= sub_wire5(120); + sub_wire4(0, 121) <= sub_wire5(121); + sub_wire4(0, 122) <= sub_wire5(122); + sub_wire4(0, 123) <= sub_wire5(123); + sub_wire4(0, 124) <= sub_wire5(124); + sub_wire4(0, 125) <= sub_wire5(125); + sub_wire4(0, 126) <= sub_wire5(126); + sub_wire4(0, 127) <= sub_wire5(127); + + lpm_mux_component : lpm_mux + GENERIC MAP ( + lpm_pipeline => 1, + lpm_size => 2, + lpm_type => "LPM_MUX", + lpm_width => 128, + lpm_widths => 1 + ) + PORT MAP ( + sel => sub_wire2, + clken => clken, + clock => clock, + data => sub_wire4, + result => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: CONSTANT: LPM_PIPELINE NUMERIC "1" +-- Retrieval info: CONSTANT: LPM_SIZE NUMERIC "2" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "128" +-- Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "1" +-- Retrieval info: USED_PORT: clken 0 0 0 0 INPUT VCC clken +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: data0x 0 0 128 0 INPUT NODEFVAL data0x[127..0] +-- Retrieval info: USED_PORT: data1x 0 0 128 0 INPUT NODEFVAL data1x[127..0] +-- Retrieval info: USED_PORT: result 0 0 128 0 OUTPUT NODEFVAL result[127..0] +-- Retrieval info: USED_PORT: sel 0 0 0 0 INPUT NODEFVAL sel +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: @clken 0 0 0 0 clken 0 0 0 0 +-- Retrieval info: CONNECT: result 0 0 128 0 @result 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 1 128 0 data1x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 0 128 0 data0x 0 0 128 0 +-- Retrieval info: CONNECT: @sel 0 0 1 0 sel 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxDZ.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxDZ.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxDZ.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxDZ.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxDZ_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_muxDZ2.bsf b/FPGA_by_Fredi/Video/lpm_muxDZ2.bsf new file mode 100644 index 0000000..b7e3184 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_muxDZ2.bsf @@ -0,0 +1,60 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 96 80) + (text "lpm_muxDZ2" (rect 10 2 99 18)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 40) + (input) + (text "data1" (rect 0 0 31 14)(font "Arial" (font_size 8))) + (text "data1" (rect 4 27 31 40)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 40 40)(line_width 1)) + ) + (port + (pt 0 56) + (input) + (text "data0" (rect 0 0 31 14)(font "Arial" (font_size 8))) + (text "data0" (rect 4 43 31 56)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 40 56)(line_width 1)) + ) + (port + (pt 48 80) + (input) + (text "sel" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "sel" (rect 52 67 65 80)(font "Arial" (font_size 8))) + (line (pt 48 80)(pt 48 68)(line_width 1)) + ) + (port + (pt 96 48) + (output) + (text "result" (rect 0 0 31 14)(font "Arial" (font_size 8))) + (text "result" (rect 66 35 91 48)(font "Arial" (font_size 8))) + (line (pt 96 48)(pt 56 48)(line_width 1)) + ) + (drawing + (line (pt 40 24)(pt 40 72)(line_width 1)) + (line (pt 56 32)(pt 56 64)(line_width 1)) + (line (pt 40 24)(pt 56 32)(line_width 1)) + (line (pt 40 72)(pt 56 64)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_muxDZ2.cmp b/FPGA_by_Fredi/Video/lpm_muxDZ2.cmp new file mode 100644 index 0000000..725acf4 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_muxDZ2.cmp @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2009 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_muxDZ2 + PORT + ( + data0 : IN STD_LOGIC ; + data1 : IN STD_LOGIC ; + sel : IN STD_LOGIC ; + result : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_muxDZ2.qip b/FPGA_by_Fredi/Video/lpm_muxDZ2.qip new file mode 100644 index 0000000..8203bc6 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_muxDZ2.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_MUX" +set_global_assignment -name IP_TOOL_VERSION "9.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_muxDZ2.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_muxDZ2.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_muxDZ2.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_muxDZ2.vhd b/FPGA_by_Fredi/Video/lpm_muxDZ2.vhd new file mode 100644 index 0000000..42e0c81 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_muxDZ2.vhd @@ -0,0 +1,115 @@ +-- megafunction wizard: %LPM_MUX% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_mux + +-- ============================================================ +-- File Name: lpm_muxDZ2.vhd +-- Megafunction Name(s): +-- lpm_mux +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 222 10/21/2009 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2009 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.lpm_components.all; + +ENTITY lpm_muxDZ2 IS + PORT + ( + data0 : IN STD_LOGIC ; + data1 : IN STD_LOGIC ; + sel : IN STD_LOGIC ; + result : OUT STD_LOGIC + ); +END lpm_muxDZ2; + + +ARCHITECTURE SYN OF lpm_muxdz2 IS + +-- type STD_LOGIC_2D is array (NATURAL RANGE <>, NATURAL RANGE <>) of STD_LOGIC; + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC ; + SIGNAL sub_wire2 : STD_LOGIC ; + SIGNAL sub_wire3 : STD_LOGIC_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire4 : STD_LOGIC ; + SIGNAL sub_wire5 : STD_LOGIC_2D (1 DOWNTO 0, 0 DOWNTO 0); + SIGNAL sub_wire6 : STD_LOGIC ; + +BEGIN + sub_wire6 <= data0; + sub_wire1 <= sub_wire0(0); + result <= sub_wire1; + sub_wire2 <= sel; + sub_wire3(0) <= sub_wire2; + sub_wire4 <= data1; + sub_wire5(1, 0) <= sub_wire4; + sub_wire5(0, 0) <= sub_wire6; + + lpm_mux_component : lpm_mux + GENERIC MAP ( + lpm_size => 2, + lpm_type => "LPM_MUX", + lpm_width => 1, + lpm_widths => 1 + ) + PORT MAP ( + sel => sub_wire3, + data => sub_wire5, + result => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: CONSTANT: LPM_SIZE NUMERIC "2" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "1" +-- Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "1" +-- Retrieval info: USED_PORT: data0 0 0 0 0 INPUT NODEFVAL data0 +-- Retrieval info: USED_PORT: data1 0 0 0 0 INPUT NODEFVAL data1 +-- Retrieval info: USED_PORT: result 0 0 0 0 OUTPUT NODEFVAL result +-- Retrieval info: USED_PORT: sel 0 0 0 0 INPUT NODEFVAL sel +-- Retrieval info: CONNECT: result 0 0 0 0 @result 0 0 1 0 +-- Retrieval info: CONNECT: @data 1 1 1 0 data1 0 0 0 0 +-- Retrieval info: CONNECT: @data 1 0 1 0 data0 0 0 0 0 +-- Retrieval info: CONNECT: @sel 0 0 1 0 sel 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxDZ2.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxDZ2.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxDZ2.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxDZ2.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxDZ2_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_muxVDM.bsf b/FPGA_by_Fredi/Video/lpm_muxVDM.bsf new file mode 100644 index 0000000..42d235c --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_muxVDM.bsf @@ -0,0 +1,158 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 168 304) + (text "lpm_muxVDM" (rect 47 2 143 18)(font "Arial" (font_size 10))) + (text "inst" (rect 8 288 25 300)(font "Arial" )) + (port + (pt 0 40) + (input) + (text "data15x[127..0]" (rect 0 0 88 14)(font "Arial" (font_size 8))) + (text "data15x[127..0]" (rect 4 27 78 40)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 80 40)(line_width 3)) + ) + (port + (pt 0 56) + (input) + (text "data14x[127..0]" (rect 0 0 88 14)(font "Arial" (font_size 8))) + (text "data14x[127..0]" (rect 4 43 78 56)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 80 56)(line_width 3)) + ) + (port + (pt 0 72) + (input) + (text "data13x[127..0]" (rect 0 0 88 14)(font "Arial" (font_size 8))) + (text "data13x[127..0]" (rect 4 59 78 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 80 72)(line_width 3)) + ) + (port + (pt 0 88) + (input) + (text "data12x[127..0]" (rect 0 0 88 14)(font "Arial" (font_size 8))) + (text "data12x[127..0]" (rect 4 75 78 88)(font "Arial" (font_size 8))) + (line (pt 0 88)(pt 80 88)(line_width 3)) + ) + (port + (pt 0 104) + (input) + (text "data11x[127..0]" (rect 0 0 88 14)(font "Arial" (font_size 8))) + (text "data11x[127..0]" (rect 4 91 78 104)(font "Arial" (font_size 8))) + (line (pt 0 104)(pt 80 104)(line_width 3)) + ) + (port + (pt 0 120) + (input) + (text "data10x[127..0]" (rect 0 0 88 14)(font "Arial" (font_size 8))) + (text "data10x[127..0]" (rect 4 107 78 120)(font "Arial" (font_size 8))) + (line (pt 0 120)(pt 80 120)(line_width 3)) + ) + (port + (pt 0 136) + (input) + (text "data9x[127..0]" (rect 0 0 81 14)(font "Arial" (font_size 8))) + (text "data9x[127..0]" (rect 4 123 72 136)(font "Arial" (font_size 8))) + (line (pt 0 136)(pt 80 136)(line_width 3)) + ) + (port + (pt 0 152) + (input) + (text "data8x[127..0]" (rect 0 0 81 14)(font "Arial" (font_size 8))) + (text "data8x[127..0]" (rect 4 139 72 152)(font "Arial" (font_size 8))) + (line (pt 0 152)(pt 80 152)(line_width 3)) + ) + (port + (pt 0 168) + (input) + (text "data7x[127..0]" (rect 0 0 81 14)(font "Arial" (font_size 8))) + (text "data7x[127..0]" (rect 4 155 72 168)(font "Arial" (font_size 8))) + (line (pt 0 168)(pt 80 168)(line_width 3)) + ) + (port + (pt 0 184) + (input) + (text "data6x[127..0]" (rect 0 0 81 14)(font "Arial" (font_size 8))) + (text "data6x[127..0]" (rect 4 171 72 184)(font "Arial" (font_size 8))) + (line (pt 0 184)(pt 80 184)(line_width 3)) + ) + (port + (pt 0 200) + (input) + (text "data5x[127..0]" (rect 0 0 81 14)(font "Arial" (font_size 8))) + (text "data5x[127..0]" (rect 4 187 72 200)(font "Arial" (font_size 8))) + (line (pt 0 200)(pt 80 200)(line_width 3)) + ) + (port + (pt 0 216) + (input) + (text "data4x[127..0]" (rect 0 0 81 14)(font "Arial" (font_size 8))) + (text "data4x[127..0]" (rect 4 203 72 216)(font "Arial" (font_size 8))) + (line (pt 0 216)(pt 80 216)(line_width 3)) + ) + (port + (pt 0 232) + (input) + (text "data3x[127..0]" (rect 0 0 81 14)(font "Arial" (font_size 8))) + (text "data3x[127..0]" (rect 4 219 72 232)(font "Arial" (font_size 8))) + (line (pt 0 232)(pt 80 232)(line_width 3)) + ) + (port + (pt 0 248) + (input) + (text "data2x[127..0]" (rect 0 0 81 14)(font "Arial" (font_size 8))) + (text "data2x[127..0]" (rect 4 235 72 248)(font "Arial" (font_size 8))) + (line (pt 0 248)(pt 80 248)(line_width 3)) + ) + (port + (pt 0 264) + (input) + (text "data1x[127..0]" (rect 0 0 81 14)(font "Arial" (font_size 8))) + (text "data1x[127..0]" (rect 4 251 72 264)(font "Arial" (font_size 8))) + (line (pt 0 264)(pt 80 264)(line_width 3)) + ) + (port + (pt 0 280) + (input) + (text "data0x[127..0]" (rect 0 0 81 14)(font "Arial" (font_size 8))) + (text "data0x[127..0]" (rect 4 267 72 280)(font "Arial" (font_size 8))) + (line (pt 0 280)(pt 80 280)(line_width 3)) + ) + (port + (pt 88 304) + (input) + (text "sel[3..0]" (rect 0 0 44 14)(font "Arial" (font_size 8))) + (text "sel[3..0]" (rect 92 291 129 304)(font "Arial" (font_size 8))) + (line (pt 88 304)(pt 88 292)(line_width 3)) + ) + (port + (pt 168 160) + (output) + (text "result[127..0]" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "result[127..0]" (rect 102 147 163 160)(font "Arial" (font_size 8))) + (line (pt 168 160)(pt 96 160)(line_width 3)) + ) + (drawing + (line (pt 80 24)(pt 80 296)(line_width 1)) + (line (pt 96 32)(pt 96 288)(line_width 1)) + (line (pt 80 24)(pt 96 32)(line_width 1)) + (line (pt 80 296)(pt 96 288)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_muxVDM.cmp b/FPGA_by_Fredi/Video/lpm_muxVDM.cmp new file mode 100644 index 0000000..867776d --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_muxVDM.cmp @@ -0,0 +1,38 @@ +--Copyright (C) 1991-2009 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_muxVDM + PORT + ( + data0x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data10x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data11x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data12x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data13x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data14x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data15x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data2x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data3x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data4x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data5x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data6x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data7x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data8x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data9x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + sel : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + result : OUT STD_LOGIC_VECTOR (127 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_muxVDM.qip b/FPGA_by_Fredi/Video/lpm_muxVDM.qip new file mode 100644 index 0000000..08a824e --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_muxVDM.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_MUX" +set_global_assignment -name IP_TOOL_VERSION "9.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_muxVDM.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_muxVDM.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_muxVDM.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_muxVDM.vhd b/FPGA_by_Fredi/Video/lpm_muxVDM.vhd new file mode 100644 index 0000000..662c8be --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_muxVDM.vhd @@ -0,0 +1,2225 @@ +-- megafunction wizard: %LPM_MUX% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_mux + +-- ============================================================ +-- File Name: lpm_muxVDM.vhd +-- Megafunction Name(s): +-- lpm_mux +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 222 10/21/2009 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2009 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.lpm_components.all; + +ENTITY lpm_muxVDM IS + PORT + ( + data0x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data10x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data11x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data12x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data13x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data14x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data15x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data1x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data2x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data3x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data4x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data5x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data6x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data7x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data8x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + data9x : IN STD_LOGIC_VECTOR (127 DOWNTO 0); + sel : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + result : OUT STD_LOGIC_VECTOR (127 DOWNTO 0) + ); +END lpm_muxVDM; + + +ARCHITECTURE SYN OF lpm_muxvdm IS + +-- type STD_LOGIC_2D is array (NATURAL RANGE <>, NATURAL RANGE <>) of STD_LOGIC; + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire2 : STD_LOGIC_2D (15 DOWNTO 0, 127 DOWNTO 0); + SIGNAL sub_wire3 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire4 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire5 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire6 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire7 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire8 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire9 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire10 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire11 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire12 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire13 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire14 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire15 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire16 : STD_LOGIC_VECTOR (127 DOWNTO 0); + SIGNAL sub_wire17 : STD_LOGIC_VECTOR (127 DOWNTO 0); + +BEGIN + sub_wire17 <= data0x(127 DOWNTO 0); + sub_wire16 <= data1x(127 DOWNTO 0); + sub_wire15 <= data2x(127 DOWNTO 0); + sub_wire14 <= data3x(127 DOWNTO 0); + sub_wire13 <= data4x(127 DOWNTO 0); + sub_wire12 <= data5x(127 DOWNTO 0); + sub_wire11 <= data6x(127 DOWNTO 0); + sub_wire10 <= data7x(127 DOWNTO 0); + sub_wire9 <= data8x(127 DOWNTO 0); + sub_wire8 <= data9x(127 DOWNTO 0); + sub_wire7 <= data10x(127 DOWNTO 0); + sub_wire6 <= data11x(127 DOWNTO 0); + sub_wire5 <= data12x(127 DOWNTO 0); + sub_wire4 <= data13x(127 DOWNTO 0); + sub_wire3 <= data14x(127 DOWNTO 0); + result <= sub_wire0(127 DOWNTO 0); + sub_wire1 <= data15x(127 DOWNTO 0); + sub_wire2(15, 0) <= sub_wire1(0); + sub_wire2(15, 1) <= sub_wire1(1); + sub_wire2(15, 2) <= sub_wire1(2); + sub_wire2(15, 3) <= sub_wire1(3); + sub_wire2(15, 4) <= sub_wire1(4); + sub_wire2(15, 5) <= sub_wire1(5); + sub_wire2(15, 6) <= sub_wire1(6); + sub_wire2(15, 7) <= sub_wire1(7); + sub_wire2(15, 8) <= sub_wire1(8); + sub_wire2(15, 9) <= sub_wire1(9); + sub_wire2(15, 10) <= sub_wire1(10); + sub_wire2(15, 11) <= sub_wire1(11); + sub_wire2(15, 12) <= sub_wire1(12); + sub_wire2(15, 13) <= sub_wire1(13); + sub_wire2(15, 14) <= sub_wire1(14); + sub_wire2(15, 15) <= sub_wire1(15); + sub_wire2(15, 16) <= sub_wire1(16); + sub_wire2(15, 17) <= sub_wire1(17); + sub_wire2(15, 18) <= sub_wire1(18); + sub_wire2(15, 19) <= sub_wire1(19); + sub_wire2(15, 20) <= sub_wire1(20); + sub_wire2(15, 21) <= sub_wire1(21); + sub_wire2(15, 22) <= sub_wire1(22); + sub_wire2(15, 23) <= sub_wire1(23); + sub_wire2(15, 24) <= sub_wire1(24); + sub_wire2(15, 25) <= sub_wire1(25); + sub_wire2(15, 26) <= sub_wire1(26); + sub_wire2(15, 27) <= sub_wire1(27); + sub_wire2(15, 28) <= sub_wire1(28); + sub_wire2(15, 29) <= sub_wire1(29); + sub_wire2(15, 30) <= sub_wire1(30); + sub_wire2(15, 31) <= sub_wire1(31); + sub_wire2(15, 32) <= sub_wire1(32); + sub_wire2(15, 33) <= sub_wire1(33); + sub_wire2(15, 34) <= sub_wire1(34); + sub_wire2(15, 35) <= sub_wire1(35); + sub_wire2(15, 36) <= sub_wire1(36); + sub_wire2(15, 37) <= sub_wire1(37); + sub_wire2(15, 38) <= sub_wire1(38); + sub_wire2(15, 39) <= sub_wire1(39); + sub_wire2(15, 40) <= sub_wire1(40); + sub_wire2(15, 41) <= sub_wire1(41); + sub_wire2(15, 42) <= sub_wire1(42); + sub_wire2(15, 43) <= sub_wire1(43); + sub_wire2(15, 44) <= sub_wire1(44); + sub_wire2(15, 45) <= sub_wire1(45); + sub_wire2(15, 46) <= sub_wire1(46); + sub_wire2(15, 47) <= sub_wire1(47); + sub_wire2(15, 48) <= sub_wire1(48); + sub_wire2(15, 49) <= sub_wire1(49); + sub_wire2(15, 50) <= sub_wire1(50); + sub_wire2(15, 51) <= sub_wire1(51); + sub_wire2(15, 52) <= sub_wire1(52); + sub_wire2(15, 53) <= sub_wire1(53); + sub_wire2(15, 54) <= sub_wire1(54); + sub_wire2(15, 55) <= sub_wire1(55); + sub_wire2(15, 56) <= sub_wire1(56); + sub_wire2(15, 57) <= sub_wire1(57); + sub_wire2(15, 58) <= sub_wire1(58); + sub_wire2(15, 59) <= sub_wire1(59); + sub_wire2(15, 60) <= sub_wire1(60); + sub_wire2(15, 61) <= sub_wire1(61); + sub_wire2(15, 62) <= sub_wire1(62); + sub_wire2(15, 63) <= sub_wire1(63); + sub_wire2(15, 64) <= sub_wire1(64); + sub_wire2(15, 65) <= sub_wire1(65); + sub_wire2(15, 66) <= sub_wire1(66); + sub_wire2(15, 67) <= sub_wire1(67); + sub_wire2(15, 68) <= sub_wire1(68); + sub_wire2(15, 69) <= sub_wire1(69); + sub_wire2(15, 70) <= sub_wire1(70); + sub_wire2(15, 71) <= sub_wire1(71); + sub_wire2(15, 72) <= sub_wire1(72); + sub_wire2(15, 73) <= sub_wire1(73); + sub_wire2(15, 74) <= sub_wire1(74); + sub_wire2(15, 75) <= sub_wire1(75); + sub_wire2(15, 76) <= sub_wire1(76); + sub_wire2(15, 77) <= sub_wire1(77); + sub_wire2(15, 78) <= sub_wire1(78); + sub_wire2(15, 79) <= sub_wire1(79); + sub_wire2(15, 80) <= sub_wire1(80); + sub_wire2(15, 81) <= sub_wire1(81); + sub_wire2(15, 82) <= sub_wire1(82); + sub_wire2(15, 83) <= sub_wire1(83); + sub_wire2(15, 84) <= sub_wire1(84); + sub_wire2(15, 85) <= sub_wire1(85); + sub_wire2(15, 86) <= sub_wire1(86); + sub_wire2(15, 87) <= sub_wire1(87); + sub_wire2(15, 88) <= sub_wire1(88); + sub_wire2(15, 89) <= sub_wire1(89); + sub_wire2(15, 90) <= sub_wire1(90); + sub_wire2(15, 91) <= sub_wire1(91); + sub_wire2(15, 92) <= sub_wire1(92); + sub_wire2(15, 93) <= sub_wire1(93); + sub_wire2(15, 94) <= sub_wire1(94); + sub_wire2(15, 95) <= sub_wire1(95); + sub_wire2(15, 96) <= sub_wire1(96); + sub_wire2(15, 97) <= sub_wire1(97); + sub_wire2(15, 98) <= sub_wire1(98); + sub_wire2(15, 99) <= sub_wire1(99); + sub_wire2(15, 100) <= sub_wire1(100); + sub_wire2(15, 101) <= sub_wire1(101); + sub_wire2(15, 102) <= sub_wire1(102); + sub_wire2(15, 103) <= sub_wire1(103); + sub_wire2(15, 104) <= sub_wire1(104); + sub_wire2(15, 105) <= sub_wire1(105); + sub_wire2(15, 106) <= sub_wire1(106); + sub_wire2(15, 107) <= sub_wire1(107); + sub_wire2(15, 108) <= sub_wire1(108); + sub_wire2(15, 109) <= sub_wire1(109); + sub_wire2(15, 110) <= sub_wire1(110); + sub_wire2(15, 111) <= sub_wire1(111); + sub_wire2(15, 112) <= sub_wire1(112); + sub_wire2(15, 113) <= sub_wire1(113); + sub_wire2(15, 114) <= sub_wire1(114); + sub_wire2(15, 115) <= sub_wire1(115); + sub_wire2(15, 116) <= sub_wire1(116); + sub_wire2(15, 117) <= sub_wire1(117); + sub_wire2(15, 118) <= sub_wire1(118); + sub_wire2(15, 119) <= sub_wire1(119); + sub_wire2(15, 120) <= sub_wire1(120); + sub_wire2(15, 121) <= sub_wire1(121); + sub_wire2(15, 122) <= sub_wire1(122); + sub_wire2(15, 123) <= sub_wire1(123); + sub_wire2(15, 124) <= sub_wire1(124); + sub_wire2(15, 125) <= sub_wire1(125); + sub_wire2(15, 126) <= sub_wire1(126); + sub_wire2(15, 127) <= sub_wire1(127); + sub_wire2(14, 0) <= sub_wire3(0); + sub_wire2(14, 1) <= sub_wire3(1); + sub_wire2(14, 2) <= sub_wire3(2); + sub_wire2(14, 3) <= sub_wire3(3); + sub_wire2(14, 4) <= sub_wire3(4); + sub_wire2(14, 5) <= sub_wire3(5); + sub_wire2(14, 6) <= sub_wire3(6); + sub_wire2(14, 7) <= sub_wire3(7); + sub_wire2(14, 8) <= sub_wire3(8); + sub_wire2(14, 9) <= sub_wire3(9); + sub_wire2(14, 10) <= sub_wire3(10); + sub_wire2(14, 11) <= sub_wire3(11); + sub_wire2(14, 12) <= sub_wire3(12); + sub_wire2(14, 13) <= sub_wire3(13); + sub_wire2(14, 14) <= sub_wire3(14); + sub_wire2(14, 15) <= sub_wire3(15); + sub_wire2(14, 16) <= sub_wire3(16); + sub_wire2(14, 17) <= sub_wire3(17); + sub_wire2(14, 18) <= sub_wire3(18); + sub_wire2(14, 19) <= sub_wire3(19); + sub_wire2(14, 20) <= sub_wire3(20); + sub_wire2(14, 21) <= sub_wire3(21); + sub_wire2(14, 22) <= sub_wire3(22); + sub_wire2(14, 23) <= sub_wire3(23); + sub_wire2(14, 24) <= sub_wire3(24); + sub_wire2(14, 25) <= sub_wire3(25); + sub_wire2(14, 26) <= sub_wire3(26); + sub_wire2(14, 27) <= sub_wire3(27); + sub_wire2(14, 28) <= sub_wire3(28); + sub_wire2(14, 29) <= sub_wire3(29); + sub_wire2(14, 30) <= sub_wire3(30); + sub_wire2(14, 31) <= sub_wire3(31); + sub_wire2(14, 32) <= sub_wire3(32); + sub_wire2(14, 33) <= sub_wire3(33); + sub_wire2(14, 34) <= sub_wire3(34); + sub_wire2(14, 35) <= sub_wire3(35); + sub_wire2(14, 36) <= sub_wire3(36); + sub_wire2(14, 37) <= sub_wire3(37); + sub_wire2(14, 38) <= sub_wire3(38); + sub_wire2(14, 39) <= sub_wire3(39); + sub_wire2(14, 40) <= sub_wire3(40); + sub_wire2(14, 41) <= sub_wire3(41); + sub_wire2(14, 42) <= sub_wire3(42); + sub_wire2(14, 43) <= sub_wire3(43); + sub_wire2(14, 44) <= sub_wire3(44); + sub_wire2(14, 45) <= sub_wire3(45); + sub_wire2(14, 46) <= sub_wire3(46); + sub_wire2(14, 47) <= sub_wire3(47); + sub_wire2(14, 48) <= sub_wire3(48); + sub_wire2(14, 49) <= sub_wire3(49); + sub_wire2(14, 50) <= sub_wire3(50); + sub_wire2(14, 51) <= sub_wire3(51); + sub_wire2(14, 52) <= sub_wire3(52); + sub_wire2(14, 53) <= sub_wire3(53); + sub_wire2(14, 54) <= sub_wire3(54); + sub_wire2(14, 55) <= sub_wire3(55); + sub_wire2(14, 56) <= sub_wire3(56); + sub_wire2(14, 57) <= sub_wire3(57); + sub_wire2(14, 58) <= sub_wire3(58); + sub_wire2(14, 59) <= sub_wire3(59); + sub_wire2(14, 60) <= sub_wire3(60); + sub_wire2(14, 61) <= sub_wire3(61); + sub_wire2(14, 62) <= sub_wire3(62); + sub_wire2(14, 63) <= sub_wire3(63); + sub_wire2(14, 64) <= sub_wire3(64); + sub_wire2(14, 65) <= sub_wire3(65); + sub_wire2(14, 66) <= sub_wire3(66); + sub_wire2(14, 67) <= sub_wire3(67); + sub_wire2(14, 68) <= sub_wire3(68); + sub_wire2(14, 69) <= sub_wire3(69); + sub_wire2(14, 70) <= sub_wire3(70); + sub_wire2(14, 71) <= sub_wire3(71); + sub_wire2(14, 72) <= sub_wire3(72); + sub_wire2(14, 73) <= sub_wire3(73); + sub_wire2(14, 74) <= sub_wire3(74); + sub_wire2(14, 75) <= sub_wire3(75); + sub_wire2(14, 76) <= sub_wire3(76); + sub_wire2(14, 77) <= sub_wire3(77); + sub_wire2(14, 78) <= sub_wire3(78); + sub_wire2(14, 79) <= sub_wire3(79); + sub_wire2(14, 80) <= sub_wire3(80); + sub_wire2(14, 81) <= sub_wire3(81); + sub_wire2(14, 82) <= sub_wire3(82); + sub_wire2(14, 83) <= sub_wire3(83); + sub_wire2(14, 84) <= sub_wire3(84); + sub_wire2(14, 85) <= sub_wire3(85); + sub_wire2(14, 86) <= sub_wire3(86); + sub_wire2(14, 87) <= sub_wire3(87); + sub_wire2(14, 88) <= sub_wire3(88); + sub_wire2(14, 89) <= sub_wire3(89); + sub_wire2(14, 90) <= sub_wire3(90); + sub_wire2(14, 91) <= sub_wire3(91); + sub_wire2(14, 92) <= sub_wire3(92); + sub_wire2(14, 93) <= sub_wire3(93); + sub_wire2(14, 94) <= sub_wire3(94); + sub_wire2(14, 95) <= sub_wire3(95); + sub_wire2(14, 96) <= sub_wire3(96); + sub_wire2(14, 97) <= sub_wire3(97); + sub_wire2(14, 98) <= sub_wire3(98); + sub_wire2(14, 99) <= sub_wire3(99); + sub_wire2(14, 100) <= sub_wire3(100); + sub_wire2(14, 101) <= sub_wire3(101); + sub_wire2(14, 102) <= sub_wire3(102); + sub_wire2(14, 103) <= sub_wire3(103); + sub_wire2(14, 104) <= sub_wire3(104); + sub_wire2(14, 105) <= sub_wire3(105); + sub_wire2(14, 106) <= sub_wire3(106); + sub_wire2(14, 107) <= sub_wire3(107); + sub_wire2(14, 108) <= sub_wire3(108); + sub_wire2(14, 109) <= sub_wire3(109); + sub_wire2(14, 110) <= sub_wire3(110); + sub_wire2(14, 111) <= sub_wire3(111); + sub_wire2(14, 112) <= sub_wire3(112); + sub_wire2(14, 113) <= sub_wire3(113); + sub_wire2(14, 114) <= sub_wire3(114); + sub_wire2(14, 115) <= sub_wire3(115); + sub_wire2(14, 116) <= sub_wire3(116); + sub_wire2(14, 117) <= sub_wire3(117); + sub_wire2(14, 118) <= sub_wire3(118); + sub_wire2(14, 119) <= sub_wire3(119); + sub_wire2(14, 120) <= sub_wire3(120); + sub_wire2(14, 121) <= sub_wire3(121); + sub_wire2(14, 122) <= sub_wire3(122); + sub_wire2(14, 123) <= sub_wire3(123); + sub_wire2(14, 124) <= sub_wire3(124); + sub_wire2(14, 125) <= sub_wire3(125); + sub_wire2(14, 126) <= sub_wire3(126); + sub_wire2(14, 127) <= sub_wire3(127); + sub_wire2(13, 0) <= sub_wire4(0); + sub_wire2(13, 1) <= sub_wire4(1); + sub_wire2(13, 2) <= sub_wire4(2); + sub_wire2(13, 3) <= sub_wire4(3); + sub_wire2(13, 4) <= sub_wire4(4); + sub_wire2(13, 5) <= sub_wire4(5); + sub_wire2(13, 6) <= sub_wire4(6); + sub_wire2(13, 7) <= sub_wire4(7); + sub_wire2(13, 8) <= sub_wire4(8); + sub_wire2(13, 9) <= sub_wire4(9); + sub_wire2(13, 10) <= sub_wire4(10); + sub_wire2(13, 11) <= sub_wire4(11); + sub_wire2(13, 12) <= sub_wire4(12); + sub_wire2(13, 13) <= sub_wire4(13); + sub_wire2(13, 14) <= sub_wire4(14); + sub_wire2(13, 15) <= sub_wire4(15); + sub_wire2(13, 16) <= sub_wire4(16); + sub_wire2(13, 17) <= sub_wire4(17); + sub_wire2(13, 18) <= sub_wire4(18); + sub_wire2(13, 19) <= sub_wire4(19); + sub_wire2(13, 20) <= sub_wire4(20); + sub_wire2(13, 21) <= sub_wire4(21); + sub_wire2(13, 22) <= sub_wire4(22); + sub_wire2(13, 23) <= sub_wire4(23); + sub_wire2(13, 24) <= sub_wire4(24); + sub_wire2(13, 25) <= sub_wire4(25); + sub_wire2(13, 26) <= sub_wire4(26); + sub_wire2(13, 27) <= sub_wire4(27); + sub_wire2(13, 28) <= sub_wire4(28); + sub_wire2(13, 29) <= sub_wire4(29); + sub_wire2(13, 30) <= sub_wire4(30); + sub_wire2(13, 31) <= sub_wire4(31); + sub_wire2(13, 32) <= sub_wire4(32); + sub_wire2(13, 33) <= sub_wire4(33); + sub_wire2(13, 34) <= sub_wire4(34); + sub_wire2(13, 35) <= sub_wire4(35); + sub_wire2(13, 36) <= sub_wire4(36); + sub_wire2(13, 37) <= sub_wire4(37); + sub_wire2(13, 38) <= sub_wire4(38); + sub_wire2(13, 39) <= sub_wire4(39); + sub_wire2(13, 40) <= sub_wire4(40); + sub_wire2(13, 41) <= sub_wire4(41); + sub_wire2(13, 42) <= sub_wire4(42); + sub_wire2(13, 43) <= sub_wire4(43); + sub_wire2(13, 44) <= sub_wire4(44); + sub_wire2(13, 45) <= sub_wire4(45); + sub_wire2(13, 46) <= sub_wire4(46); + sub_wire2(13, 47) <= sub_wire4(47); + sub_wire2(13, 48) <= sub_wire4(48); + sub_wire2(13, 49) <= sub_wire4(49); + sub_wire2(13, 50) <= sub_wire4(50); + sub_wire2(13, 51) <= sub_wire4(51); + sub_wire2(13, 52) <= sub_wire4(52); + sub_wire2(13, 53) <= sub_wire4(53); + sub_wire2(13, 54) <= sub_wire4(54); + sub_wire2(13, 55) <= sub_wire4(55); + sub_wire2(13, 56) <= sub_wire4(56); + sub_wire2(13, 57) <= sub_wire4(57); + sub_wire2(13, 58) <= sub_wire4(58); + sub_wire2(13, 59) <= sub_wire4(59); + sub_wire2(13, 60) <= sub_wire4(60); + sub_wire2(13, 61) <= sub_wire4(61); + sub_wire2(13, 62) <= sub_wire4(62); + sub_wire2(13, 63) <= sub_wire4(63); + sub_wire2(13, 64) <= sub_wire4(64); + sub_wire2(13, 65) <= sub_wire4(65); + sub_wire2(13, 66) <= sub_wire4(66); + sub_wire2(13, 67) <= sub_wire4(67); + sub_wire2(13, 68) <= sub_wire4(68); + sub_wire2(13, 69) <= sub_wire4(69); + sub_wire2(13, 70) <= sub_wire4(70); + sub_wire2(13, 71) <= sub_wire4(71); + sub_wire2(13, 72) <= sub_wire4(72); + sub_wire2(13, 73) <= sub_wire4(73); + sub_wire2(13, 74) <= sub_wire4(74); + sub_wire2(13, 75) <= sub_wire4(75); + sub_wire2(13, 76) <= sub_wire4(76); + sub_wire2(13, 77) <= sub_wire4(77); + sub_wire2(13, 78) <= sub_wire4(78); + sub_wire2(13, 79) <= sub_wire4(79); + sub_wire2(13, 80) <= sub_wire4(80); + sub_wire2(13, 81) <= sub_wire4(81); + sub_wire2(13, 82) <= sub_wire4(82); + sub_wire2(13, 83) <= sub_wire4(83); + sub_wire2(13, 84) <= sub_wire4(84); + sub_wire2(13, 85) <= sub_wire4(85); + sub_wire2(13, 86) <= sub_wire4(86); + sub_wire2(13, 87) <= sub_wire4(87); + sub_wire2(13, 88) <= sub_wire4(88); + sub_wire2(13, 89) <= sub_wire4(89); + sub_wire2(13, 90) <= sub_wire4(90); + sub_wire2(13, 91) <= sub_wire4(91); + sub_wire2(13, 92) <= sub_wire4(92); + sub_wire2(13, 93) <= sub_wire4(93); + sub_wire2(13, 94) <= sub_wire4(94); + sub_wire2(13, 95) <= sub_wire4(95); + sub_wire2(13, 96) <= sub_wire4(96); + sub_wire2(13, 97) <= sub_wire4(97); + sub_wire2(13, 98) <= sub_wire4(98); + sub_wire2(13, 99) <= sub_wire4(99); + sub_wire2(13, 100) <= sub_wire4(100); + sub_wire2(13, 101) <= sub_wire4(101); + sub_wire2(13, 102) <= sub_wire4(102); + sub_wire2(13, 103) <= sub_wire4(103); + sub_wire2(13, 104) <= sub_wire4(104); + sub_wire2(13, 105) <= sub_wire4(105); + sub_wire2(13, 106) <= sub_wire4(106); + sub_wire2(13, 107) <= sub_wire4(107); + sub_wire2(13, 108) <= sub_wire4(108); + sub_wire2(13, 109) <= sub_wire4(109); + sub_wire2(13, 110) <= sub_wire4(110); + sub_wire2(13, 111) <= sub_wire4(111); + sub_wire2(13, 112) <= sub_wire4(112); + sub_wire2(13, 113) <= sub_wire4(113); + sub_wire2(13, 114) <= sub_wire4(114); + sub_wire2(13, 115) <= sub_wire4(115); + sub_wire2(13, 116) <= sub_wire4(116); + sub_wire2(13, 117) <= sub_wire4(117); + sub_wire2(13, 118) <= sub_wire4(118); + sub_wire2(13, 119) <= sub_wire4(119); + sub_wire2(13, 120) <= sub_wire4(120); + sub_wire2(13, 121) <= sub_wire4(121); + sub_wire2(13, 122) <= sub_wire4(122); + sub_wire2(13, 123) <= sub_wire4(123); + sub_wire2(13, 124) <= sub_wire4(124); + sub_wire2(13, 125) <= sub_wire4(125); + sub_wire2(13, 126) <= sub_wire4(126); + sub_wire2(13, 127) <= sub_wire4(127); + sub_wire2(12, 0) <= sub_wire5(0); + sub_wire2(12, 1) <= sub_wire5(1); + sub_wire2(12, 2) <= sub_wire5(2); + sub_wire2(12, 3) <= sub_wire5(3); + sub_wire2(12, 4) <= sub_wire5(4); + sub_wire2(12, 5) <= sub_wire5(5); + sub_wire2(12, 6) <= sub_wire5(6); + sub_wire2(12, 7) <= sub_wire5(7); + sub_wire2(12, 8) <= sub_wire5(8); + sub_wire2(12, 9) <= sub_wire5(9); + sub_wire2(12, 10) <= sub_wire5(10); + sub_wire2(12, 11) <= sub_wire5(11); + sub_wire2(12, 12) <= sub_wire5(12); + sub_wire2(12, 13) <= sub_wire5(13); + sub_wire2(12, 14) <= sub_wire5(14); + sub_wire2(12, 15) <= sub_wire5(15); + sub_wire2(12, 16) <= sub_wire5(16); + sub_wire2(12, 17) <= sub_wire5(17); + sub_wire2(12, 18) <= sub_wire5(18); + sub_wire2(12, 19) <= sub_wire5(19); + sub_wire2(12, 20) <= sub_wire5(20); + sub_wire2(12, 21) <= sub_wire5(21); + sub_wire2(12, 22) <= sub_wire5(22); + sub_wire2(12, 23) <= sub_wire5(23); + sub_wire2(12, 24) <= sub_wire5(24); + sub_wire2(12, 25) <= sub_wire5(25); + sub_wire2(12, 26) <= sub_wire5(26); + sub_wire2(12, 27) <= sub_wire5(27); + sub_wire2(12, 28) <= sub_wire5(28); + sub_wire2(12, 29) <= sub_wire5(29); + sub_wire2(12, 30) <= sub_wire5(30); + sub_wire2(12, 31) <= sub_wire5(31); + sub_wire2(12, 32) <= sub_wire5(32); + sub_wire2(12, 33) <= sub_wire5(33); + sub_wire2(12, 34) <= sub_wire5(34); + sub_wire2(12, 35) <= sub_wire5(35); + sub_wire2(12, 36) <= sub_wire5(36); + sub_wire2(12, 37) <= sub_wire5(37); + sub_wire2(12, 38) <= sub_wire5(38); + sub_wire2(12, 39) <= sub_wire5(39); + sub_wire2(12, 40) <= sub_wire5(40); + sub_wire2(12, 41) <= sub_wire5(41); + sub_wire2(12, 42) <= sub_wire5(42); + sub_wire2(12, 43) <= sub_wire5(43); + sub_wire2(12, 44) <= sub_wire5(44); + sub_wire2(12, 45) <= sub_wire5(45); + sub_wire2(12, 46) <= sub_wire5(46); + sub_wire2(12, 47) <= sub_wire5(47); + sub_wire2(12, 48) <= sub_wire5(48); + sub_wire2(12, 49) <= sub_wire5(49); + sub_wire2(12, 50) <= sub_wire5(50); + sub_wire2(12, 51) <= sub_wire5(51); + sub_wire2(12, 52) <= sub_wire5(52); + sub_wire2(12, 53) <= sub_wire5(53); + sub_wire2(12, 54) <= sub_wire5(54); + sub_wire2(12, 55) <= sub_wire5(55); + sub_wire2(12, 56) <= sub_wire5(56); + sub_wire2(12, 57) <= sub_wire5(57); + sub_wire2(12, 58) <= sub_wire5(58); + sub_wire2(12, 59) <= sub_wire5(59); + sub_wire2(12, 60) <= sub_wire5(60); + sub_wire2(12, 61) <= sub_wire5(61); + sub_wire2(12, 62) <= sub_wire5(62); + sub_wire2(12, 63) <= sub_wire5(63); + sub_wire2(12, 64) <= sub_wire5(64); + sub_wire2(12, 65) <= sub_wire5(65); + sub_wire2(12, 66) <= sub_wire5(66); + sub_wire2(12, 67) <= sub_wire5(67); + sub_wire2(12, 68) <= sub_wire5(68); + sub_wire2(12, 69) <= sub_wire5(69); + sub_wire2(12, 70) <= sub_wire5(70); + sub_wire2(12, 71) <= sub_wire5(71); + sub_wire2(12, 72) <= sub_wire5(72); + sub_wire2(12, 73) <= sub_wire5(73); + sub_wire2(12, 74) <= sub_wire5(74); + sub_wire2(12, 75) <= sub_wire5(75); + sub_wire2(12, 76) <= sub_wire5(76); + sub_wire2(12, 77) <= sub_wire5(77); + sub_wire2(12, 78) <= sub_wire5(78); + sub_wire2(12, 79) <= sub_wire5(79); + sub_wire2(12, 80) <= sub_wire5(80); + sub_wire2(12, 81) <= sub_wire5(81); + sub_wire2(12, 82) <= sub_wire5(82); + sub_wire2(12, 83) <= sub_wire5(83); + sub_wire2(12, 84) <= sub_wire5(84); + sub_wire2(12, 85) <= sub_wire5(85); + sub_wire2(12, 86) <= sub_wire5(86); + sub_wire2(12, 87) <= sub_wire5(87); + sub_wire2(12, 88) <= sub_wire5(88); + sub_wire2(12, 89) <= sub_wire5(89); + sub_wire2(12, 90) <= sub_wire5(90); + sub_wire2(12, 91) <= sub_wire5(91); + sub_wire2(12, 92) <= sub_wire5(92); + sub_wire2(12, 93) <= sub_wire5(93); + sub_wire2(12, 94) <= sub_wire5(94); + sub_wire2(12, 95) <= sub_wire5(95); + sub_wire2(12, 96) <= sub_wire5(96); + sub_wire2(12, 97) <= sub_wire5(97); + sub_wire2(12, 98) <= sub_wire5(98); + sub_wire2(12, 99) <= sub_wire5(99); + sub_wire2(12, 100) <= sub_wire5(100); + sub_wire2(12, 101) <= sub_wire5(101); + sub_wire2(12, 102) <= sub_wire5(102); + sub_wire2(12, 103) <= sub_wire5(103); + sub_wire2(12, 104) <= sub_wire5(104); + sub_wire2(12, 105) <= sub_wire5(105); + sub_wire2(12, 106) <= sub_wire5(106); + sub_wire2(12, 107) <= sub_wire5(107); + sub_wire2(12, 108) <= sub_wire5(108); + sub_wire2(12, 109) <= sub_wire5(109); + sub_wire2(12, 110) <= sub_wire5(110); + sub_wire2(12, 111) <= sub_wire5(111); + sub_wire2(12, 112) <= sub_wire5(112); + sub_wire2(12, 113) <= sub_wire5(113); + sub_wire2(12, 114) <= sub_wire5(114); + sub_wire2(12, 115) <= sub_wire5(115); + sub_wire2(12, 116) <= sub_wire5(116); + sub_wire2(12, 117) <= sub_wire5(117); + sub_wire2(12, 118) <= sub_wire5(118); + sub_wire2(12, 119) <= sub_wire5(119); + sub_wire2(12, 120) <= sub_wire5(120); + sub_wire2(12, 121) <= sub_wire5(121); + sub_wire2(12, 122) <= sub_wire5(122); + sub_wire2(12, 123) <= sub_wire5(123); + sub_wire2(12, 124) <= sub_wire5(124); + sub_wire2(12, 125) <= sub_wire5(125); + sub_wire2(12, 126) <= sub_wire5(126); + sub_wire2(12, 127) <= sub_wire5(127); + sub_wire2(11, 0) <= sub_wire6(0); + sub_wire2(11, 1) <= sub_wire6(1); + sub_wire2(11, 2) <= sub_wire6(2); + sub_wire2(11, 3) <= sub_wire6(3); + sub_wire2(11, 4) <= sub_wire6(4); + sub_wire2(11, 5) <= sub_wire6(5); + sub_wire2(11, 6) <= sub_wire6(6); + sub_wire2(11, 7) <= sub_wire6(7); + sub_wire2(11, 8) <= sub_wire6(8); + sub_wire2(11, 9) <= sub_wire6(9); + sub_wire2(11, 10) <= sub_wire6(10); + sub_wire2(11, 11) <= sub_wire6(11); + sub_wire2(11, 12) <= sub_wire6(12); + sub_wire2(11, 13) <= sub_wire6(13); + sub_wire2(11, 14) <= sub_wire6(14); + sub_wire2(11, 15) <= sub_wire6(15); + sub_wire2(11, 16) <= sub_wire6(16); + sub_wire2(11, 17) <= sub_wire6(17); + sub_wire2(11, 18) <= sub_wire6(18); + sub_wire2(11, 19) <= sub_wire6(19); + sub_wire2(11, 20) <= sub_wire6(20); + sub_wire2(11, 21) <= sub_wire6(21); + sub_wire2(11, 22) <= sub_wire6(22); + sub_wire2(11, 23) <= sub_wire6(23); + sub_wire2(11, 24) <= sub_wire6(24); + sub_wire2(11, 25) <= sub_wire6(25); + sub_wire2(11, 26) <= sub_wire6(26); + sub_wire2(11, 27) <= sub_wire6(27); + sub_wire2(11, 28) <= sub_wire6(28); + sub_wire2(11, 29) <= sub_wire6(29); + sub_wire2(11, 30) <= sub_wire6(30); + sub_wire2(11, 31) <= sub_wire6(31); + sub_wire2(11, 32) <= sub_wire6(32); + sub_wire2(11, 33) <= sub_wire6(33); + sub_wire2(11, 34) <= sub_wire6(34); + sub_wire2(11, 35) <= sub_wire6(35); + sub_wire2(11, 36) <= sub_wire6(36); + sub_wire2(11, 37) <= sub_wire6(37); + sub_wire2(11, 38) <= sub_wire6(38); + sub_wire2(11, 39) <= sub_wire6(39); + sub_wire2(11, 40) <= sub_wire6(40); + sub_wire2(11, 41) <= sub_wire6(41); + sub_wire2(11, 42) <= sub_wire6(42); + sub_wire2(11, 43) <= sub_wire6(43); + sub_wire2(11, 44) <= sub_wire6(44); + sub_wire2(11, 45) <= sub_wire6(45); + sub_wire2(11, 46) <= sub_wire6(46); + sub_wire2(11, 47) <= sub_wire6(47); + sub_wire2(11, 48) <= sub_wire6(48); + sub_wire2(11, 49) <= sub_wire6(49); + sub_wire2(11, 50) <= sub_wire6(50); + sub_wire2(11, 51) <= sub_wire6(51); + sub_wire2(11, 52) <= sub_wire6(52); + sub_wire2(11, 53) <= sub_wire6(53); + sub_wire2(11, 54) <= sub_wire6(54); + sub_wire2(11, 55) <= sub_wire6(55); + sub_wire2(11, 56) <= sub_wire6(56); + sub_wire2(11, 57) <= sub_wire6(57); + sub_wire2(11, 58) <= sub_wire6(58); + sub_wire2(11, 59) <= sub_wire6(59); + sub_wire2(11, 60) <= sub_wire6(60); + sub_wire2(11, 61) <= sub_wire6(61); + sub_wire2(11, 62) <= sub_wire6(62); + sub_wire2(11, 63) <= sub_wire6(63); + sub_wire2(11, 64) <= sub_wire6(64); + sub_wire2(11, 65) <= sub_wire6(65); + sub_wire2(11, 66) <= sub_wire6(66); + sub_wire2(11, 67) <= sub_wire6(67); + sub_wire2(11, 68) <= sub_wire6(68); + sub_wire2(11, 69) <= sub_wire6(69); + sub_wire2(11, 70) <= sub_wire6(70); + sub_wire2(11, 71) <= sub_wire6(71); + sub_wire2(11, 72) <= sub_wire6(72); + sub_wire2(11, 73) <= sub_wire6(73); + sub_wire2(11, 74) <= sub_wire6(74); + sub_wire2(11, 75) <= sub_wire6(75); + sub_wire2(11, 76) <= sub_wire6(76); + sub_wire2(11, 77) <= sub_wire6(77); + sub_wire2(11, 78) <= sub_wire6(78); + sub_wire2(11, 79) <= sub_wire6(79); + sub_wire2(11, 80) <= sub_wire6(80); + sub_wire2(11, 81) <= sub_wire6(81); + sub_wire2(11, 82) <= sub_wire6(82); + sub_wire2(11, 83) <= sub_wire6(83); + sub_wire2(11, 84) <= sub_wire6(84); + sub_wire2(11, 85) <= sub_wire6(85); + sub_wire2(11, 86) <= sub_wire6(86); + sub_wire2(11, 87) <= sub_wire6(87); + sub_wire2(11, 88) <= sub_wire6(88); + sub_wire2(11, 89) <= sub_wire6(89); + sub_wire2(11, 90) <= sub_wire6(90); + sub_wire2(11, 91) <= sub_wire6(91); + sub_wire2(11, 92) <= sub_wire6(92); + sub_wire2(11, 93) <= sub_wire6(93); + sub_wire2(11, 94) <= sub_wire6(94); + sub_wire2(11, 95) <= sub_wire6(95); + sub_wire2(11, 96) <= sub_wire6(96); + sub_wire2(11, 97) <= sub_wire6(97); + sub_wire2(11, 98) <= sub_wire6(98); + sub_wire2(11, 99) <= sub_wire6(99); + sub_wire2(11, 100) <= sub_wire6(100); + sub_wire2(11, 101) <= sub_wire6(101); + sub_wire2(11, 102) <= sub_wire6(102); + sub_wire2(11, 103) <= sub_wire6(103); + sub_wire2(11, 104) <= sub_wire6(104); + sub_wire2(11, 105) <= sub_wire6(105); + sub_wire2(11, 106) <= sub_wire6(106); + sub_wire2(11, 107) <= sub_wire6(107); + sub_wire2(11, 108) <= sub_wire6(108); + sub_wire2(11, 109) <= sub_wire6(109); + sub_wire2(11, 110) <= sub_wire6(110); + sub_wire2(11, 111) <= sub_wire6(111); + sub_wire2(11, 112) <= sub_wire6(112); + sub_wire2(11, 113) <= sub_wire6(113); + sub_wire2(11, 114) <= sub_wire6(114); + sub_wire2(11, 115) <= sub_wire6(115); + sub_wire2(11, 116) <= sub_wire6(116); + sub_wire2(11, 117) <= sub_wire6(117); + sub_wire2(11, 118) <= sub_wire6(118); + sub_wire2(11, 119) <= sub_wire6(119); + sub_wire2(11, 120) <= sub_wire6(120); + sub_wire2(11, 121) <= sub_wire6(121); + sub_wire2(11, 122) <= sub_wire6(122); + sub_wire2(11, 123) <= sub_wire6(123); + sub_wire2(11, 124) <= sub_wire6(124); + sub_wire2(11, 125) <= sub_wire6(125); + sub_wire2(11, 126) <= sub_wire6(126); + sub_wire2(11, 127) <= sub_wire6(127); + sub_wire2(10, 0) <= sub_wire7(0); + sub_wire2(10, 1) <= sub_wire7(1); + sub_wire2(10, 2) <= sub_wire7(2); + sub_wire2(10, 3) <= sub_wire7(3); + sub_wire2(10, 4) <= sub_wire7(4); + sub_wire2(10, 5) <= sub_wire7(5); + sub_wire2(10, 6) <= sub_wire7(6); + sub_wire2(10, 7) <= sub_wire7(7); + sub_wire2(10, 8) <= sub_wire7(8); + sub_wire2(10, 9) <= sub_wire7(9); + sub_wire2(10, 10) <= sub_wire7(10); + sub_wire2(10, 11) <= sub_wire7(11); + sub_wire2(10, 12) <= sub_wire7(12); + sub_wire2(10, 13) <= sub_wire7(13); + sub_wire2(10, 14) <= sub_wire7(14); + sub_wire2(10, 15) <= sub_wire7(15); + sub_wire2(10, 16) <= sub_wire7(16); + sub_wire2(10, 17) <= sub_wire7(17); + sub_wire2(10, 18) <= sub_wire7(18); + sub_wire2(10, 19) <= sub_wire7(19); + sub_wire2(10, 20) <= sub_wire7(20); + sub_wire2(10, 21) <= sub_wire7(21); + sub_wire2(10, 22) <= sub_wire7(22); + sub_wire2(10, 23) <= sub_wire7(23); + sub_wire2(10, 24) <= sub_wire7(24); + sub_wire2(10, 25) <= sub_wire7(25); + sub_wire2(10, 26) <= sub_wire7(26); + sub_wire2(10, 27) <= sub_wire7(27); + sub_wire2(10, 28) <= sub_wire7(28); + sub_wire2(10, 29) <= sub_wire7(29); + sub_wire2(10, 30) <= sub_wire7(30); + sub_wire2(10, 31) <= sub_wire7(31); + sub_wire2(10, 32) <= sub_wire7(32); + sub_wire2(10, 33) <= sub_wire7(33); + sub_wire2(10, 34) <= sub_wire7(34); + sub_wire2(10, 35) <= sub_wire7(35); + sub_wire2(10, 36) <= sub_wire7(36); + sub_wire2(10, 37) <= sub_wire7(37); + sub_wire2(10, 38) <= sub_wire7(38); + sub_wire2(10, 39) <= sub_wire7(39); + sub_wire2(10, 40) <= sub_wire7(40); + sub_wire2(10, 41) <= sub_wire7(41); + sub_wire2(10, 42) <= sub_wire7(42); + sub_wire2(10, 43) <= sub_wire7(43); + sub_wire2(10, 44) <= sub_wire7(44); + sub_wire2(10, 45) <= sub_wire7(45); + sub_wire2(10, 46) <= sub_wire7(46); + sub_wire2(10, 47) <= sub_wire7(47); + sub_wire2(10, 48) <= sub_wire7(48); + sub_wire2(10, 49) <= sub_wire7(49); + sub_wire2(10, 50) <= sub_wire7(50); + sub_wire2(10, 51) <= sub_wire7(51); + sub_wire2(10, 52) <= sub_wire7(52); + sub_wire2(10, 53) <= sub_wire7(53); + sub_wire2(10, 54) <= sub_wire7(54); + sub_wire2(10, 55) <= sub_wire7(55); + sub_wire2(10, 56) <= sub_wire7(56); + sub_wire2(10, 57) <= sub_wire7(57); + sub_wire2(10, 58) <= sub_wire7(58); + sub_wire2(10, 59) <= sub_wire7(59); + sub_wire2(10, 60) <= sub_wire7(60); + sub_wire2(10, 61) <= sub_wire7(61); + sub_wire2(10, 62) <= sub_wire7(62); + sub_wire2(10, 63) <= sub_wire7(63); + sub_wire2(10, 64) <= sub_wire7(64); + sub_wire2(10, 65) <= sub_wire7(65); + sub_wire2(10, 66) <= sub_wire7(66); + sub_wire2(10, 67) <= sub_wire7(67); + sub_wire2(10, 68) <= sub_wire7(68); + sub_wire2(10, 69) <= sub_wire7(69); + sub_wire2(10, 70) <= sub_wire7(70); + sub_wire2(10, 71) <= sub_wire7(71); + sub_wire2(10, 72) <= sub_wire7(72); + sub_wire2(10, 73) <= sub_wire7(73); + sub_wire2(10, 74) <= sub_wire7(74); + sub_wire2(10, 75) <= sub_wire7(75); + sub_wire2(10, 76) <= sub_wire7(76); + sub_wire2(10, 77) <= sub_wire7(77); + sub_wire2(10, 78) <= sub_wire7(78); + sub_wire2(10, 79) <= sub_wire7(79); + sub_wire2(10, 80) <= sub_wire7(80); + sub_wire2(10, 81) <= sub_wire7(81); + sub_wire2(10, 82) <= sub_wire7(82); + sub_wire2(10, 83) <= sub_wire7(83); + sub_wire2(10, 84) <= sub_wire7(84); + sub_wire2(10, 85) <= sub_wire7(85); + sub_wire2(10, 86) <= sub_wire7(86); + sub_wire2(10, 87) <= sub_wire7(87); + sub_wire2(10, 88) <= sub_wire7(88); + sub_wire2(10, 89) <= sub_wire7(89); + sub_wire2(10, 90) <= sub_wire7(90); + sub_wire2(10, 91) <= sub_wire7(91); + sub_wire2(10, 92) <= sub_wire7(92); + sub_wire2(10, 93) <= sub_wire7(93); + sub_wire2(10, 94) <= sub_wire7(94); + sub_wire2(10, 95) <= sub_wire7(95); + sub_wire2(10, 96) <= sub_wire7(96); + sub_wire2(10, 97) <= sub_wire7(97); + sub_wire2(10, 98) <= sub_wire7(98); + sub_wire2(10, 99) <= sub_wire7(99); + sub_wire2(10, 100) <= sub_wire7(100); + sub_wire2(10, 101) <= sub_wire7(101); + sub_wire2(10, 102) <= sub_wire7(102); + sub_wire2(10, 103) <= sub_wire7(103); + sub_wire2(10, 104) <= sub_wire7(104); + sub_wire2(10, 105) <= sub_wire7(105); + sub_wire2(10, 106) <= sub_wire7(106); + sub_wire2(10, 107) <= sub_wire7(107); + sub_wire2(10, 108) <= sub_wire7(108); + sub_wire2(10, 109) <= sub_wire7(109); + sub_wire2(10, 110) <= sub_wire7(110); + sub_wire2(10, 111) <= sub_wire7(111); + sub_wire2(10, 112) <= sub_wire7(112); + sub_wire2(10, 113) <= sub_wire7(113); + sub_wire2(10, 114) <= sub_wire7(114); + sub_wire2(10, 115) <= sub_wire7(115); + sub_wire2(10, 116) <= sub_wire7(116); + sub_wire2(10, 117) <= sub_wire7(117); + sub_wire2(10, 118) <= sub_wire7(118); + sub_wire2(10, 119) <= sub_wire7(119); + sub_wire2(10, 120) <= sub_wire7(120); + sub_wire2(10, 121) <= sub_wire7(121); + sub_wire2(10, 122) <= sub_wire7(122); + sub_wire2(10, 123) <= sub_wire7(123); + sub_wire2(10, 124) <= sub_wire7(124); + sub_wire2(10, 125) <= sub_wire7(125); + sub_wire2(10, 126) <= sub_wire7(126); + sub_wire2(10, 127) <= sub_wire7(127); + sub_wire2(9, 0) <= sub_wire8(0); + sub_wire2(9, 1) <= sub_wire8(1); + sub_wire2(9, 2) <= sub_wire8(2); + sub_wire2(9, 3) <= sub_wire8(3); + sub_wire2(9, 4) <= sub_wire8(4); + sub_wire2(9, 5) <= sub_wire8(5); + sub_wire2(9, 6) <= sub_wire8(6); + sub_wire2(9, 7) <= sub_wire8(7); + sub_wire2(9, 8) <= sub_wire8(8); + sub_wire2(9, 9) <= sub_wire8(9); + sub_wire2(9, 10) <= sub_wire8(10); + sub_wire2(9, 11) <= sub_wire8(11); + sub_wire2(9, 12) <= sub_wire8(12); + sub_wire2(9, 13) <= sub_wire8(13); + sub_wire2(9, 14) <= sub_wire8(14); + sub_wire2(9, 15) <= sub_wire8(15); + sub_wire2(9, 16) <= sub_wire8(16); + sub_wire2(9, 17) <= sub_wire8(17); + sub_wire2(9, 18) <= sub_wire8(18); + sub_wire2(9, 19) <= sub_wire8(19); + sub_wire2(9, 20) <= sub_wire8(20); + sub_wire2(9, 21) <= sub_wire8(21); + sub_wire2(9, 22) <= sub_wire8(22); + sub_wire2(9, 23) <= sub_wire8(23); + sub_wire2(9, 24) <= sub_wire8(24); + sub_wire2(9, 25) <= sub_wire8(25); + sub_wire2(9, 26) <= sub_wire8(26); + sub_wire2(9, 27) <= sub_wire8(27); + sub_wire2(9, 28) <= sub_wire8(28); + sub_wire2(9, 29) <= sub_wire8(29); + sub_wire2(9, 30) <= sub_wire8(30); + sub_wire2(9, 31) <= sub_wire8(31); + sub_wire2(9, 32) <= sub_wire8(32); + sub_wire2(9, 33) <= sub_wire8(33); + sub_wire2(9, 34) <= sub_wire8(34); + sub_wire2(9, 35) <= sub_wire8(35); + sub_wire2(9, 36) <= sub_wire8(36); + sub_wire2(9, 37) <= sub_wire8(37); + sub_wire2(9, 38) <= sub_wire8(38); + sub_wire2(9, 39) <= sub_wire8(39); + sub_wire2(9, 40) <= sub_wire8(40); + sub_wire2(9, 41) <= sub_wire8(41); + sub_wire2(9, 42) <= sub_wire8(42); + sub_wire2(9, 43) <= sub_wire8(43); + sub_wire2(9, 44) <= sub_wire8(44); + sub_wire2(9, 45) <= sub_wire8(45); + sub_wire2(9, 46) <= sub_wire8(46); + sub_wire2(9, 47) <= sub_wire8(47); + sub_wire2(9, 48) <= sub_wire8(48); + sub_wire2(9, 49) <= sub_wire8(49); + sub_wire2(9, 50) <= sub_wire8(50); + sub_wire2(9, 51) <= sub_wire8(51); + sub_wire2(9, 52) <= sub_wire8(52); + sub_wire2(9, 53) <= sub_wire8(53); + sub_wire2(9, 54) <= sub_wire8(54); + sub_wire2(9, 55) <= sub_wire8(55); + sub_wire2(9, 56) <= sub_wire8(56); + sub_wire2(9, 57) <= sub_wire8(57); + sub_wire2(9, 58) <= sub_wire8(58); + sub_wire2(9, 59) <= sub_wire8(59); + sub_wire2(9, 60) <= sub_wire8(60); + sub_wire2(9, 61) <= sub_wire8(61); + sub_wire2(9, 62) <= sub_wire8(62); + sub_wire2(9, 63) <= sub_wire8(63); + sub_wire2(9, 64) <= sub_wire8(64); + sub_wire2(9, 65) <= sub_wire8(65); + sub_wire2(9, 66) <= sub_wire8(66); + sub_wire2(9, 67) <= sub_wire8(67); + sub_wire2(9, 68) <= sub_wire8(68); + sub_wire2(9, 69) <= sub_wire8(69); + sub_wire2(9, 70) <= sub_wire8(70); + sub_wire2(9, 71) <= sub_wire8(71); + sub_wire2(9, 72) <= sub_wire8(72); + sub_wire2(9, 73) <= sub_wire8(73); + sub_wire2(9, 74) <= sub_wire8(74); + sub_wire2(9, 75) <= sub_wire8(75); + sub_wire2(9, 76) <= sub_wire8(76); + sub_wire2(9, 77) <= sub_wire8(77); + sub_wire2(9, 78) <= sub_wire8(78); + sub_wire2(9, 79) <= sub_wire8(79); + sub_wire2(9, 80) <= sub_wire8(80); + sub_wire2(9, 81) <= sub_wire8(81); + sub_wire2(9, 82) <= sub_wire8(82); + sub_wire2(9, 83) <= sub_wire8(83); + sub_wire2(9, 84) <= sub_wire8(84); + sub_wire2(9, 85) <= sub_wire8(85); + sub_wire2(9, 86) <= sub_wire8(86); + sub_wire2(9, 87) <= sub_wire8(87); + sub_wire2(9, 88) <= sub_wire8(88); + sub_wire2(9, 89) <= sub_wire8(89); + sub_wire2(9, 90) <= sub_wire8(90); + sub_wire2(9, 91) <= sub_wire8(91); + sub_wire2(9, 92) <= sub_wire8(92); + sub_wire2(9, 93) <= sub_wire8(93); + sub_wire2(9, 94) <= sub_wire8(94); + sub_wire2(9, 95) <= sub_wire8(95); + sub_wire2(9, 96) <= sub_wire8(96); + sub_wire2(9, 97) <= sub_wire8(97); + sub_wire2(9, 98) <= sub_wire8(98); + sub_wire2(9, 99) <= sub_wire8(99); + sub_wire2(9, 100) <= sub_wire8(100); + sub_wire2(9, 101) <= sub_wire8(101); + sub_wire2(9, 102) <= sub_wire8(102); + sub_wire2(9, 103) <= sub_wire8(103); + sub_wire2(9, 104) <= sub_wire8(104); + sub_wire2(9, 105) <= sub_wire8(105); + sub_wire2(9, 106) <= sub_wire8(106); + sub_wire2(9, 107) <= sub_wire8(107); + sub_wire2(9, 108) <= sub_wire8(108); + sub_wire2(9, 109) <= sub_wire8(109); + sub_wire2(9, 110) <= sub_wire8(110); + sub_wire2(9, 111) <= sub_wire8(111); + sub_wire2(9, 112) <= sub_wire8(112); + sub_wire2(9, 113) <= sub_wire8(113); + sub_wire2(9, 114) <= sub_wire8(114); + sub_wire2(9, 115) <= sub_wire8(115); + sub_wire2(9, 116) <= sub_wire8(116); + sub_wire2(9, 117) <= sub_wire8(117); + sub_wire2(9, 118) <= sub_wire8(118); + sub_wire2(9, 119) <= sub_wire8(119); + sub_wire2(9, 120) <= sub_wire8(120); + sub_wire2(9, 121) <= sub_wire8(121); + sub_wire2(9, 122) <= sub_wire8(122); + sub_wire2(9, 123) <= sub_wire8(123); + sub_wire2(9, 124) <= sub_wire8(124); + sub_wire2(9, 125) <= sub_wire8(125); + sub_wire2(9, 126) <= sub_wire8(126); + sub_wire2(9, 127) <= sub_wire8(127); + sub_wire2(8, 0) <= sub_wire9(0); + sub_wire2(8, 1) <= sub_wire9(1); + sub_wire2(8, 2) <= sub_wire9(2); + sub_wire2(8, 3) <= sub_wire9(3); + sub_wire2(8, 4) <= sub_wire9(4); + sub_wire2(8, 5) <= sub_wire9(5); + sub_wire2(8, 6) <= sub_wire9(6); + sub_wire2(8, 7) <= sub_wire9(7); + sub_wire2(8, 8) <= sub_wire9(8); + sub_wire2(8, 9) <= sub_wire9(9); + sub_wire2(8, 10) <= sub_wire9(10); + sub_wire2(8, 11) <= sub_wire9(11); + sub_wire2(8, 12) <= sub_wire9(12); + sub_wire2(8, 13) <= sub_wire9(13); + sub_wire2(8, 14) <= sub_wire9(14); + sub_wire2(8, 15) <= sub_wire9(15); + sub_wire2(8, 16) <= sub_wire9(16); + sub_wire2(8, 17) <= sub_wire9(17); + sub_wire2(8, 18) <= sub_wire9(18); + sub_wire2(8, 19) <= sub_wire9(19); + sub_wire2(8, 20) <= sub_wire9(20); + sub_wire2(8, 21) <= sub_wire9(21); + sub_wire2(8, 22) <= sub_wire9(22); + sub_wire2(8, 23) <= sub_wire9(23); + sub_wire2(8, 24) <= sub_wire9(24); + sub_wire2(8, 25) <= sub_wire9(25); + sub_wire2(8, 26) <= sub_wire9(26); + sub_wire2(8, 27) <= sub_wire9(27); + sub_wire2(8, 28) <= sub_wire9(28); + sub_wire2(8, 29) <= sub_wire9(29); + sub_wire2(8, 30) <= sub_wire9(30); + sub_wire2(8, 31) <= sub_wire9(31); + sub_wire2(8, 32) <= sub_wire9(32); + sub_wire2(8, 33) <= sub_wire9(33); + sub_wire2(8, 34) <= sub_wire9(34); + sub_wire2(8, 35) <= sub_wire9(35); + sub_wire2(8, 36) <= sub_wire9(36); + sub_wire2(8, 37) <= sub_wire9(37); + sub_wire2(8, 38) <= sub_wire9(38); + sub_wire2(8, 39) <= sub_wire9(39); + sub_wire2(8, 40) <= sub_wire9(40); + sub_wire2(8, 41) <= sub_wire9(41); + sub_wire2(8, 42) <= sub_wire9(42); + sub_wire2(8, 43) <= sub_wire9(43); + sub_wire2(8, 44) <= sub_wire9(44); + sub_wire2(8, 45) <= sub_wire9(45); + sub_wire2(8, 46) <= sub_wire9(46); + sub_wire2(8, 47) <= sub_wire9(47); + sub_wire2(8, 48) <= sub_wire9(48); + sub_wire2(8, 49) <= sub_wire9(49); + sub_wire2(8, 50) <= sub_wire9(50); + sub_wire2(8, 51) <= sub_wire9(51); + sub_wire2(8, 52) <= sub_wire9(52); + sub_wire2(8, 53) <= sub_wire9(53); + sub_wire2(8, 54) <= sub_wire9(54); + sub_wire2(8, 55) <= sub_wire9(55); + sub_wire2(8, 56) <= sub_wire9(56); + sub_wire2(8, 57) <= sub_wire9(57); + sub_wire2(8, 58) <= sub_wire9(58); + sub_wire2(8, 59) <= sub_wire9(59); + sub_wire2(8, 60) <= sub_wire9(60); + sub_wire2(8, 61) <= sub_wire9(61); + sub_wire2(8, 62) <= sub_wire9(62); + sub_wire2(8, 63) <= sub_wire9(63); + sub_wire2(8, 64) <= sub_wire9(64); + sub_wire2(8, 65) <= sub_wire9(65); + sub_wire2(8, 66) <= sub_wire9(66); + sub_wire2(8, 67) <= sub_wire9(67); + sub_wire2(8, 68) <= sub_wire9(68); + sub_wire2(8, 69) <= sub_wire9(69); + sub_wire2(8, 70) <= sub_wire9(70); + sub_wire2(8, 71) <= sub_wire9(71); + sub_wire2(8, 72) <= sub_wire9(72); + sub_wire2(8, 73) <= sub_wire9(73); + sub_wire2(8, 74) <= sub_wire9(74); + sub_wire2(8, 75) <= sub_wire9(75); + sub_wire2(8, 76) <= sub_wire9(76); + sub_wire2(8, 77) <= sub_wire9(77); + sub_wire2(8, 78) <= sub_wire9(78); + sub_wire2(8, 79) <= sub_wire9(79); + sub_wire2(8, 80) <= sub_wire9(80); + sub_wire2(8, 81) <= sub_wire9(81); + sub_wire2(8, 82) <= sub_wire9(82); + sub_wire2(8, 83) <= sub_wire9(83); + sub_wire2(8, 84) <= sub_wire9(84); + sub_wire2(8, 85) <= sub_wire9(85); + sub_wire2(8, 86) <= sub_wire9(86); + sub_wire2(8, 87) <= sub_wire9(87); + sub_wire2(8, 88) <= sub_wire9(88); + sub_wire2(8, 89) <= sub_wire9(89); + sub_wire2(8, 90) <= sub_wire9(90); + sub_wire2(8, 91) <= sub_wire9(91); + sub_wire2(8, 92) <= sub_wire9(92); + sub_wire2(8, 93) <= sub_wire9(93); + sub_wire2(8, 94) <= sub_wire9(94); + sub_wire2(8, 95) <= sub_wire9(95); + sub_wire2(8, 96) <= sub_wire9(96); + sub_wire2(8, 97) <= sub_wire9(97); + sub_wire2(8, 98) <= sub_wire9(98); + sub_wire2(8, 99) <= sub_wire9(99); + sub_wire2(8, 100) <= sub_wire9(100); + sub_wire2(8, 101) <= sub_wire9(101); + sub_wire2(8, 102) <= sub_wire9(102); + sub_wire2(8, 103) <= sub_wire9(103); + sub_wire2(8, 104) <= sub_wire9(104); + sub_wire2(8, 105) <= sub_wire9(105); + sub_wire2(8, 106) <= sub_wire9(106); + sub_wire2(8, 107) <= sub_wire9(107); + sub_wire2(8, 108) <= sub_wire9(108); + sub_wire2(8, 109) <= sub_wire9(109); + sub_wire2(8, 110) <= sub_wire9(110); + sub_wire2(8, 111) <= sub_wire9(111); + sub_wire2(8, 112) <= sub_wire9(112); + sub_wire2(8, 113) <= sub_wire9(113); + sub_wire2(8, 114) <= sub_wire9(114); + sub_wire2(8, 115) <= sub_wire9(115); + sub_wire2(8, 116) <= sub_wire9(116); + sub_wire2(8, 117) <= sub_wire9(117); + sub_wire2(8, 118) <= sub_wire9(118); + sub_wire2(8, 119) <= sub_wire9(119); + sub_wire2(8, 120) <= sub_wire9(120); + sub_wire2(8, 121) <= sub_wire9(121); + sub_wire2(8, 122) <= sub_wire9(122); + sub_wire2(8, 123) <= sub_wire9(123); + sub_wire2(8, 124) <= sub_wire9(124); + sub_wire2(8, 125) <= sub_wire9(125); + sub_wire2(8, 126) <= sub_wire9(126); + sub_wire2(8, 127) <= sub_wire9(127); + sub_wire2(7, 0) <= sub_wire10(0); + sub_wire2(7, 1) <= sub_wire10(1); + sub_wire2(7, 2) <= sub_wire10(2); + sub_wire2(7, 3) <= sub_wire10(3); + sub_wire2(7, 4) <= sub_wire10(4); + sub_wire2(7, 5) <= sub_wire10(5); + sub_wire2(7, 6) <= sub_wire10(6); + sub_wire2(7, 7) <= sub_wire10(7); + sub_wire2(7, 8) <= sub_wire10(8); + sub_wire2(7, 9) <= sub_wire10(9); + sub_wire2(7, 10) <= sub_wire10(10); + sub_wire2(7, 11) <= sub_wire10(11); + sub_wire2(7, 12) <= sub_wire10(12); + sub_wire2(7, 13) <= sub_wire10(13); + sub_wire2(7, 14) <= sub_wire10(14); + sub_wire2(7, 15) <= sub_wire10(15); + sub_wire2(7, 16) <= sub_wire10(16); + sub_wire2(7, 17) <= sub_wire10(17); + sub_wire2(7, 18) <= sub_wire10(18); + sub_wire2(7, 19) <= sub_wire10(19); + sub_wire2(7, 20) <= sub_wire10(20); + sub_wire2(7, 21) <= sub_wire10(21); + sub_wire2(7, 22) <= sub_wire10(22); + sub_wire2(7, 23) <= sub_wire10(23); + sub_wire2(7, 24) <= sub_wire10(24); + sub_wire2(7, 25) <= sub_wire10(25); + sub_wire2(7, 26) <= sub_wire10(26); + sub_wire2(7, 27) <= sub_wire10(27); + sub_wire2(7, 28) <= sub_wire10(28); + sub_wire2(7, 29) <= sub_wire10(29); + sub_wire2(7, 30) <= sub_wire10(30); + sub_wire2(7, 31) <= sub_wire10(31); + sub_wire2(7, 32) <= sub_wire10(32); + sub_wire2(7, 33) <= sub_wire10(33); + sub_wire2(7, 34) <= sub_wire10(34); + sub_wire2(7, 35) <= sub_wire10(35); + sub_wire2(7, 36) <= sub_wire10(36); + sub_wire2(7, 37) <= sub_wire10(37); + sub_wire2(7, 38) <= sub_wire10(38); + sub_wire2(7, 39) <= sub_wire10(39); + sub_wire2(7, 40) <= sub_wire10(40); + sub_wire2(7, 41) <= sub_wire10(41); + sub_wire2(7, 42) <= sub_wire10(42); + sub_wire2(7, 43) <= sub_wire10(43); + sub_wire2(7, 44) <= sub_wire10(44); + sub_wire2(7, 45) <= sub_wire10(45); + sub_wire2(7, 46) <= sub_wire10(46); + sub_wire2(7, 47) <= sub_wire10(47); + sub_wire2(7, 48) <= sub_wire10(48); + sub_wire2(7, 49) <= sub_wire10(49); + sub_wire2(7, 50) <= sub_wire10(50); + sub_wire2(7, 51) <= sub_wire10(51); + sub_wire2(7, 52) <= sub_wire10(52); + sub_wire2(7, 53) <= sub_wire10(53); + sub_wire2(7, 54) <= sub_wire10(54); + sub_wire2(7, 55) <= sub_wire10(55); + sub_wire2(7, 56) <= sub_wire10(56); + sub_wire2(7, 57) <= sub_wire10(57); + sub_wire2(7, 58) <= sub_wire10(58); + sub_wire2(7, 59) <= sub_wire10(59); + sub_wire2(7, 60) <= sub_wire10(60); + sub_wire2(7, 61) <= sub_wire10(61); + sub_wire2(7, 62) <= sub_wire10(62); + sub_wire2(7, 63) <= sub_wire10(63); + sub_wire2(7, 64) <= sub_wire10(64); + sub_wire2(7, 65) <= sub_wire10(65); + sub_wire2(7, 66) <= sub_wire10(66); + sub_wire2(7, 67) <= sub_wire10(67); + sub_wire2(7, 68) <= sub_wire10(68); + sub_wire2(7, 69) <= sub_wire10(69); + sub_wire2(7, 70) <= sub_wire10(70); + sub_wire2(7, 71) <= sub_wire10(71); + sub_wire2(7, 72) <= sub_wire10(72); + sub_wire2(7, 73) <= sub_wire10(73); + sub_wire2(7, 74) <= sub_wire10(74); + sub_wire2(7, 75) <= sub_wire10(75); + sub_wire2(7, 76) <= sub_wire10(76); + sub_wire2(7, 77) <= sub_wire10(77); + sub_wire2(7, 78) <= sub_wire10(78); + sub_wire2(7, 79) <= sub_wire10(79); + sub_wire2(7, 80) <= sub_wire10(80); + sub_wire2(7, 81) <= sub_wire10(81); + sub_wire2(7, 82) <= sub_wire10(82); + sub_wire2(7, 83) <= sub_wire10(83); + sub_wire2(7, 84) <= sub_wire10(84); + sub_wire2(7, 85) <= sub_wire10(85); + sub_wire2(7, 86) <= sub_wire10(86); + sub_wire2(7, 87) <= sub_wire10(87); + sub_wire2(7, 88) <= sub_wire10(88); + sub_wire2(7, 89) <= sub_wire10(89); + sub_wire2(7, 90) <= sub_wire10(90); + sub_wire2(7, 91) <= sub_wire10(91); + sub_wire2(7, 92) <= sub_wire10(92); + sub_wire2(7, 93) <= sub_wire10(93); + sub_wire2(7, 94) <= sub_wire10(94); + sub_wire2(7, 95) <= sub_wire10(95); + sub_wire2(7, 96) <= sub_wire10(96); + sub_wire2(7, 97) <= sub_wire10(97); + sub_wire2(7, 98) <= sub_wire10(98); + sub_wire2(7, 99) <= sub_wire10(99); + sub_wire2(7, 100) <= sub_wire10(100); + sub_wire2(7, 101) <= sub_wire10(101); + sub_wire2(7, 102) <= sub_wire10(102); + sub_wire2(7, 103) <= sub_wire10(103); + sub_wire2(7, 104) <= sub_wire10(104); + sub_wire2(7, 105) <= sub_wire10(105); + sub_wire2(7, 106) <= sub_wire10(106); + sub_wire2(7, 107) <= sub_wire10(107); + sub_wire2(7, 108) <= sub_wire10(108); + sub_wire2(7, 109) <= sub_wire10(109); + sub_wire2(7, 110) <= sub_wire10(110); + sub_wire2(7, 111) <= sub_wire10(111); + sub_wire2(7, 112) <= sub_wire10(112); + sub_wire2(7, 113) <= sub_wire10(113); + sub_wire2(7, 114) <= sub_wire10(114); + sub_wire2(7, 115) <= sub_wire10(115); + sub_wire2(7, 116) <= sub_wire10(116); + sub_wire2(7, 117) <= sub_wire10(117); + sub_wire2(7, 118) <= sub_wire10(118); + sub_wire2(7, 119) <= sub_wire10(119); + sub_wire2(7, 120) <= sub_wire10(120); + sub_wire2(7, 121) <= sub_wire10(121); + sub_wire2(7, 122) <= sub_wire10(122); + sub_wire2(7, 123) <= sub_wire10(123); + sub_wire2(7, 124) <= sub_wire10(124); + sub_wire2(7, 125) <= sub_wire10(125); + sub_wire2(7, 126) <= sub_wire10(126); + sub_wire2(7, 127) <= sub_wire10(127); + sub_wire2(6, 0) <= sub_wire11(0); + sub_wire2(6, 1) <= sub_wire11(1); + sub_wire2(6, 2) <= sub_wire11(2); + sub_wire2(6, 3) <= sub_wire11(3); + sub_wire2(6, 4) <= sub_wire11(4); + sub_wire2(6, 5) <= sub_wire11(5); + sub_wire2(6, 6) <= sub_wire11(6); + sub_wire2(6, 7) <= sub_wire11(7); + sub_wire2(6, 8) <= sub_wire11(8); + sub_wire2(6, 9) <= sub_wire11(9); + sub_wire2(6, 10) <= sub_wire11(10); + sub_wire2(6, 11) <= sub_wire11(11); + sub_wire2(6, 12) <= sub_wire11(12); + sub_wire2(6, 13) <= sub_wire11(13); + sub_wire2(6, 14) <= sub_wire11(14); + sub_wire2(6, 15) <= sub_wire11(15); + sub_wire2(6, 16) <= sub_wire11(16); + sub_wire2(6, 17) <= sub_wire11(17); + sub_wire2(6, 18) <= sub_wire11(18); + sub_wire2(6, 19) <= sub_wire11(19); + sub_wire2(6, 20) <= sub_wire11(20); + sub_wire2(6, 21) <= sub_wire11(21); + sub_wire2(6, 22) <= sub_wire11(22); + sub_wire2(6, 23) <= sub_wire11(23); + sub_wire2(6, 24) <= sub_wire11(24); + sub_wire2(6, 25) <= sub_wire11(25); + sub_wire2(6, 26) <= sub_wire11(26); + sub_wire2(6, 27) <= sub_wire11(27); + sub_wire2(6, 28) <= sub_wire11(28); + sub_wire2(6, 29) <= sub_wire11(29); + sub_wire2(6, 30) <= sub_wire11(30); + sub_wire2(6, 31) <= sub_wire11(31); + sub_wire2(6, 32) <= sub_wire11(32); + sub_wire2(6, 33) <= sub_wire11(33); + sub_wire2(6, 34) <= sub_wire11(34); + sub_wire2(6, 35) <= sub_wire11(35); + sub_wire2(6, 36) <= sub_wire11(36); + sub_wire2(6, 37) <= sub_wire11(37); + sub_wire2(6, 38) <= sub_wire11(38); + sub_wire2(6, 39) <= sub_wire11(39); + sub_wire2(6, 40) <= sub_wire11(40); + sub_wire2(6, 41) <= sub_wire11(41); + sub_wire2(6, 42) <= sub_wire11(42); + sub_wire2(6, 43) <= sub_wire11(43); + sub_wire2(6, 44) <= sub_wire11(44); + sub_wire2(6, 45) <= sub_wire11(45); + sub_wire2(6, 46) <= sub_wire11(46); + sub_wire2(6, 47) <= sub_wire11(47); + sub_wire2(6, 48) <= sub_wire11(48); + sub_wire2(6, 49) <= sub_wire11(49); + sub_wire2(6, 50) <= sub_wire11(50); + sub_wire2(6, 51) <= sub_wire11(51); + sub_wire2(6, 52) <= sub_wire11(52); + sub_wire2(6, 53) <= sub_wire11(53); + sub_wire2(6, 54) <= sub_wire11(54); + sub_wire2(6, 55) <= sub_wire11(55); + sub_wire2(6, 56) <= sub_wire11(56); + sub_wire2(6, 57) <= sub_wire11(57); + sub_wire2(6, 58) <= sub_wire11(58); + sub_wire2(6, 59) <= sub_wire11(59); + sub_wire2(6, 60) <= sub_wire11(60); + sub_wire2(6, 61) <= sub_wire11(61); + sub_wire2(6, 62) <= sub_wire11(62); + sub_wire2(6, 63) <= sub_wire11(63); + sub_wire2(6, 64) <= sub_wire11(64); + sub_wire2(6, 65) <= sub_wire11(65); + sub_wire2(6, 66) <= sub_wire11(66); + sub_wire2(6, 67) <= sub_wire11(67); + sub_wire2(6, 68) <= sub_wire11(68); + sub_wire2(6, 69) <= sub_wire11(69); + sub_wire2(6, 70) <= sub_wire11(70); + sub_wire2(6, 71) <= sub_wire11(71); + sub_wire2(6, 72) <= sub_wire11(72); + sub_wire2(6, 73) <= sub_wire11(73); + sub_wire2(6, 74) <= sub_wire11(74); + sub_wire2(6, 75) <= sub_wire11(75); + sub_wire2(6, 76) <= sub_wire11(76); + sub_wire2(6, 77) <= sub_wire11(77); + sub_wire2(6, 78) <= sub_wire11(78); + sub_wire2(6, 79) <= sub_wire11(79); + sub_wire2(6, 80) <= sub_wire11(80); + sub_wire2(6, 81) <= sub_wire11(81); + sub_wire2(6, 82) <= sub_wire11(82); + sub_wire2(6, 83) <= sub_wire11(83); + sub_wire2(6, 84) <= sub_wire11(84); + sub_wire2(6, 85) <= sub_wire11(85); + sub_wire2(6, 86) <= sub_wire11(86); + sub_wire2(6, 87) <= sub_wire11(87); + sub_wire2(6, 88) <= sub_wire11(88); + sub_wire2(6, 89) <= sub_wire11(89); + sub_wire2(6, 90) <= sub_wire11(90); + sub_wire2(6, 91) <= sub_wire11(91); + sub_wire2(6, 92) <= sub_wire11(92); + sub_wire2(6, 93) <= sub_wire11(93); + sub_wire2(6, 94) <= sub_wire11(94); + sub_wire2(6, 95) <= sub_wire11(95); + sub_wire2(6, 96) <= sub_wire11(96); + sub_wire2(6, 97) <= sub_wire11(97); + sub_wire2(6, 98) <= sub_wire11(98); + sub_wire2(6, 99) <= sub_wire11(99); + sub_wire2(6, 100) <= sub_wire11(100); + sub_wire2(6, 101) <= sub_wire11(101); + sub_wire2(6, 102) <= sub_wire11(102); + sub_wire2(6, 103) <= sub_wire11(103); + sub_wire2(6, 104) <= sub_wire11(104); + sub_wire2(6, 105) <= sub_wire11(105); + sub_wire2(6, 106) <= sub_wire11(106); + sub_wire2(6, 107) <= sub_wire11(107); + sub_wire2(6, 108) <= sub_wire11(108); + sub_wire2(6, 109) <= sub_wire11(109); + sub_wire2(6, 110) <= sub_wire11(110); + sub_wire2(6, 111) <= sub_wire11(111); + sub_wire2(6, 112) <= sub_wire11(112); + sub_wire2(6, 113) <= sub_wire11(113); + sub_wire2(6, 114) <= sub_wire11(114); + sub_wire2(6, 115) <= sub_wire11(115); + sub_wire2(6, 116) <= sub_wire11(116); + sub_wire2(6, 117) <= sub_wire11(117); + sub_wire2(6, 118) <= sub_wire11(118); + sub_wire2(6, 119) <= sub_wire11(119); + sub_wire2(6, 120) <= sub_wire11(120); + sub_wire2(6, 121) <= sub_wire11(121); + sub_wire2(6, 122) <= sub_wire11(122); + sub_wire2(6, 123) <= sub_wire11(123); + sub_wire2(6, 124) <= sub_wire11(124); + sub_wire2(6, 125) <= sub_wire11(125); + sub_wire2(6, 126) <= sub_wire11(126); + sub_wire2(6, 127) <= sub_wire11(127); + sub_wire2(5, 0) <= sub_wire12(0); + sub_wire2(5, 1) <= sub_wire12(1); + sub_wire2(5, 2) <= sub_wire12(2); + sub_wire2(5, 3) <= sub_wire12(3); + sub_wire2(5, 4) <= sub_wire12(4); + sub_wire2(5, 5) <= sub_wire12(5); + sub_wire2(5, 6) <= sub_wire12(6); + sub_wire2(5, 7) <= sub_wire12(7); + sub_wire2(5, 8) <= sub_wire12(8); + sub_wire2(5, 9) <= sub_wire12(9); + sub_wire2(5, 10) <= sub_wire12(10); + sub_wire2(5, 11) <= sub_wire12(11); + sub_wire2(5, 12) <= sub_wire12(12); + sub_wire2(5, 13) <= sub_wire12(13); + sub_wire2(5, 14) <= sub_wire12(14); + sub_wire2(5, 15) <= sub_wire12(15); + sub_wire2(5, 16) <= sub_wire12(16); + sub_wire2(5, 17) <= sub_wire12(17); + sub_wire2(5, 18) <= sub_wire12(18); + sub_wire2(5, 19) <= sub_wire12(19); + sub_wire2(5, 20) <= sub_wire12(20); + sub_wire2(5, 21) <= sub_wire12(21); + sub_wire2(5, 22) <= sub_wire12(22); + sub_wire2(5, 23) <= sub_wire12(23); + sub_wire2(5, 24) <= sub_wire12(24); + sub_wire2(5, 25) <= sub_wire12(25); + sub_wire2(5, 26) <= sub_wire12(26); + sub_wire2(5, 27) <= sub_wire12(27); + sub_wire2(5, 28) <= sub_wire12(28); + sub_wire2(5, 29) <= sub_wire12(29); + sub_wire2(5, 30) <= sub_wire12(30); + sub_wire2(5, 31) <= sub_wire12(31); + sub_wire2(5, 32) <= sub_wire12(32); + sub_wire2(5, 33) <= sub_wire12(33); + sub_wire2(5, 34) <= sub_wire12(34); + sub_wire2(5, 35) <= sub_wire12(35); + sub_wire2(5, 36) <= sub_wire12(36); + sub_wire2(5, 37) <= sub_wire12(37); + sub_wire2(5, 38) <= sub_wire12(38); + sub_wire2(5, 39) <= sub_wire12(39); + sub_wire2(5, 40) <= sub_wire12(40); + sub_wire2(5, 41) <= sub_wire12(41); + sub_wire2(5, 42) <= sub_wire12(42); + sub_wire2(5, 43) <= sub_wire12(43); + sub_wire2(5, 44) <= sub_wire12(44); + sub_wire2(5, 45) <= sub_wire12(45); + sub_wire2(5, 46) <= sub_wire12(46); + sub_wire2(5, 47) <= sub_wire12(47); + sub_wire2(5, 48) <= sub_wire12(48); + sub_wire2(5, 49) <= sub_wire12(49); + sub_wire2(5, 50) <= sub_wire12(50); + sub_wire2(5, 51) <= sub_wire12(51); + sub_wire2(5, 52) <= sub_wire12(52); + sub_wire2(5, 53) <= sub_wire12(53); + sub_wire2(5, 54) <= sub_wire12(54); + sub_wire2(5, 55) <= sub_wire12(55); + sub_wire2(5, 56) <= sub_wire12(56); + sub_wire2(5, 57) <= sub_wire12(57); + sub_wire2(5, 58) <= sub_wire12(58); + sub_wire2(5, 59) <= sub_wire12(59); + sub_wire2(5, 60) <= sub_wire12(60); + sub_wire2(5, 61) <= sub_wire12(61); + sub_wire2(5, 62) <= sub_wire12(62); + sub_wire2(5, 63) <= sub_wire12(63); + sub_wire2(5, 64) <= sub_wire12(64); + sub_wire2(5, 65) <= sub_wire12(65); + sub_wire2(5, 66) <= sub_wire12(66); + sub_wire2(5, 67) <= sub_wire12(67); + sub_wire2(5, 68) <= sub_wire12(68); + sub_wire2(5, 69) <= sub_wire12(69); + sub_wire2(5, 70) <= sub_wire12(70); + sub_wire2(5, 71) <= sub_wire12(71); + sub_wire2(5, 72) <= sub_wire12(72); + sub_wire2(5, 73) <= sub_wire12(73); + sub_wire2(5, 74) <= sub_wire12(74); + sub_wire2(5, 75) <= sub_wire12(75); + sub_wire2(5, 76) <= sub_wire12(76); + sub_wire2(5, 77) <= sub_wire12(77); + sub_wire2(5, 78) <= sub_wire12(78); + sub_wire2(5, 79) <= sub_wire12(79); + sub_wire2(5, 80) <= sub_wire12(80); + sub_wire2(5, 81) <= sub_wire12(81); + sub_wire2(5, 82) <= sub_wire12(82); + sub_wire2(5, 83) <= sub_wire12(83); + sub_wire2(5, 84) <= sub_wire12(84); + sub_wire2(5, 85) <= sub_wire12(85); + sub_wire2(5, 86) <= sub_wire12(86); + sub_wire2(5, 87) <= sub_wire12(87); + sub_wire2(5, 88) <= sub_wire12(88); + sub_wire2(5, 89) <= sub_wire12(89); + sub_wire2(5, 90) <= sub_wire12(90); + sub_wire2(5, 91) <= sub_wire12(91); + sub_wire2(5, 92) <= sub_wire12(92); + sub_wire2(5, 93) <= sub_wire12(93); + sub_wire2(5, 94) <= sub_wire12(94); + sub_wire2(5, 95) <= sub_wire12(95); + sub_wire2(5, 96) <= sub_wire12(96); + sub_wire2(5, 97) <= sub_wire12(97); + sub_wire2(5, 98) <= sub_wire12(98); + sub_wire2(5, 99) <= sub_wire12(99); + sub_wire2(5, 100) <= sub_wire12(100); + sub_wire2(5, 101) <= sub_wire12(101); + sub_wire2(5, 102) <= sub_wire12(102); + sub_wire2(5, 103) <= sub_wire12(103); + sub_wire2(5, 104) <= sub_wire12(104); + sub_wire2(5, 105) <= sub_wire12(105); + sub_wire2(5, 106) <= sub_wire12(106); + sub_wire2(5, 107) <= sub_wire12(107); + sub_wire2(5, 108) <= sub_wire12(108); + sub_wire2(5, 109) <= sub_wire12(109); + sub_wire2(5, 110) <= sub_wire12(110); + sub_wire2(5, 111) <= sub_wire12(111); + sub_wire2(5, 112) <= sub_wire12(112); + sub_wire2(5, 113) <= sub_wire12(113); + sub_wire2(5, 114) <= sub_wire12(114); + sub_wire2(5, 115) <= sub_wire12(115); + sub_wire2(5, 116) <= sub_wire12(116); + sub_wire2(5, 117) <= sub_wire12(117); + sub_wire2(5, 118) <= sub_wire12(118); + sub_wire2(5, 119) <= sub_wire12(119); + sub_wire2(5, 120) <= sub_wire12(120); + sub_wire2(5, 121) <= sub_wire12(121); + sub_wire2(5, 122) <= sub_wire12(122); + sub_wire2(5, 123) <= sub_wire12(123); + sub_wire2(5, 124) <= sub_wire12(124); + sub_wire2(5, 125) <= sub_wire12(125); + sub_wire2(5, 126) <= sub_wire12(126); + sub_wire2(5, 127) <= sub_wire12(127); + sub_wire2(4, 0) <= sub_wire13(0); + sub_wire2(4, 1) <= sub_wire13(1); + sub_wire2(4, 2) <= sub_wire13(2); + sub_wire2(4, 3) <= sub_wire13(3); + sub_wire2(4, 4) <= sub_wire13(4); + sub_wire2(4, 5) <= sub_wire13(5); + sub_wire2(4, 6) <= sub_wire13(6); + sub_wire2(4, 7) <= sub_wire13(7); + sub_wire2(4, 8) <= sub_wire13(8); + sub_wire2(4, 9) <= sub_wire13(9); + sub_wire2(4, 10) <= sub_wire13(10); + sub_wire2(4, 11) <= sub_wire13(11); + sub_wire2(4, 12) <= sub_wire13(12); + sub_wire2(4, 13) <= sub_wire13(13); + sub_wire2(4, 14) <= sub_wire13(14); + sub_wire2(4, 15) <= sub_wire13(15); + sub_wire2(4, 16) <= sub_wire13(16); + sub_wire2(4, 17) <= sub_wire13(17); + sub_wire2(4, 18) <= sub_wire13(18); + sub_wire2(4, 19) <= sub_wire13(19); + sub_wire2(4, 20) <= sub_wire13(20); + sub_wire2(4, 21) <= sub_wire13(21); + sub_wire2(4, 22) <= sub_wire13(22); + sub_wire2(4, 23) <= sub_wire13(23); + sub_wire2(4, 24) <= sub_wire13(24); + sub_wire2(4, 25) <= sub_wire13(25); + sub_wire2(4, 26) <= sub_wire13(26); + sub_wire2(4, 27) <= sub_wire13(27); + sub_wire2(4, 28) <= sub_wire13(28); + sub_wire2(4, 29) <= sub_wire13(29); + sub_wire2(4, 30) <= sub_wire13(30); + sub_wire2(4, 31) <= sub_wire13(31); + sub_wire2(4, 32) <= sub_wire13(32); + sub_wire2(4, 33) <= sub_wire13(33); + sub_wire2(4, 34) <= sub_wire13(34); + sub_wire2(4, 35) <= sub_wire13(35); + sub_wire2(4, 36) <= sub_wire13(36); + sub_wire2(4, 37) <= sub_wire13(37); + sub_wire2(4, 38) <= sub_wire13(38); + sub_wire2(4, 39) <= sub_wire13(39); + sub_wire2(4, 40) <= sub_wire13(40); + sub_wire2(4, 41) <= sub_wire13(41); + sub_wire2(4, 42) <= sub_wire13(42); + sub_wire2(4, 43) <= sub_wire13(43); + sub_wire2(4, 44) <= sub_wire13(44); + sub_wire2(4, 45) <= sub_wire13(45); + sub_wire2(4, 46) <= sub_wire13(46); + sub_wire2(4, 47) <= sub_wire13(47); + sub_wire2(4, 48) <= sub_wire13(48); + sub_wire2(4, 49) <= sub_wire13(49); + sub_wire2(4, 50) <= sub_wire13(50); + sub_wire2(4, 51) <= sub_wire13(51); + sub_wire2(4, 52) <= sub_wire13(52); + sub_wire2(4, 53) <= sub_wire13(53); + sub_wire2(4, 54) <= sub_wire13(54); + sub_wire2(4, 55) <= sub_wire13(55); + sub_wire2(4, 56) <= sub_wire13(56); + sub_wire2(4, 57) <= sub_wire13(57); + sub_wire2(4, 58) <= sub_wire13(58); + sub_wire2(4, 59) <= sub_wire13(59); + sub_wire2(4, 60) <= sub_wire13(60); + sub_wire2(4, 61) <= sub_wire13(61); + sub_wire2(4, 62) <= sub_wire13(62); + sub_wire2(4, 63) <= sub_wire13(63); + sub_wire2(4, 64) <= sub_wire13(64); + sub_wire2(4, 65) <= sub_wire13(65); + sub_wire2(4, 66) <= sub_wire13(66); + sub_wire2(4, 67) <= sub_wire13(67); + sub_wire2(4, 68) <= sub_wire13(68); + sub_wire2(4, 69) <= sub_wire13(69); + sub_wire2(4, 70) <= sub_wire13(70); + sub_wire2(4, 71) <= sub_wire13(71); + sub_wire2(4, 72) <= sub_wire13(72); + sub_wire2(4, 73) <= sub_wire13(73); + sub_wire2(4, 74) <= sub_wire13(74); + sub_wire2(4, 75) <= sub_wire13(75); + sub_wire2(4, 76) <= sub_wire13(76); + sub_wire2(4, 77) <= sub_wire13(77); + sub_wire2(4, 78) <= sub_wire13(78); + sub_wire2(4, 79) <= sub_wire13(79); + sub_wire2(4, 80) <= sub_wire13(80); + sub_wire2(4, 81) <= sub_wire13(81); + sub_wire2(4, 82) <= sub_wire13(82); + sub_wire2(4, 83) <= sub_wire13(83); + sub_wire2(4, 84) <= sub_wire13(84); + sub_wire2(4, 85) <= sub_wire13(85); + sub_wire2(4, 86) <= sub_wire13(86); + sub_wire2(4, 87) <= sub_wire13(87); + sub_wire2(4, 88) <= sub_wire13(88); + sub_wire2(4, 89) <= sub_wire13(89); + sub_wire2(4, 90) <= sub_wire13(90); + sub_wire2(4, 91) <= sub_wire13(91); + sub_wire2(4, 92) <= sub_wire13(92); + sub_wire2(4, 93) <= sub_wire13(93); + sub_wire2(4, 94) <= sub_wire13(94); + sub_wire2(4, 95) <= sub_wire13(95); + sub_wire2(4, 96) <= sub_wire13(96); + sub_wire2(4, 97) <= sub_wire13(97); + sub_wire2(4, 98) <= sub_wire13(98); + sub_wire2(4, 99) <= sub_wire13(99); + sub_wire2(4, 100) <= sub_wire13(100); + sub_wire2(4, 101) <= sub_wire13(101); + sub_wire2(4, 102) <= sub_wire13(102); + sub_wire2(4, 103) <= sub_wire13(103); + sub_wire2(4, 104) <= sub_wire13(104); + sub_wire2(4, 105) <= sub_wire13(105); + sub_wire2(4, 106) <= sub_wire13(106); + sub_wire2(4, 107) <= sub_wire13(107); + sub_wire2(4, 108) <= sub_wire13(108); + sub_wire2(4, 109) <= sub_wire13(109); + sub_wire2(4, 110) <= sub_wire13(110); + sub_wire2(4, 111) <= sub_wire13(111); + sub_wire2(4, 112) <= sub_wire13(112); + sub_wire2(4, 113) <= sub_wire13(113); + sub_wire2(4, 114) <= sub_wire13(114); + sub_wire2(4, 115) <= sub_wire13(115); + sub_wire2(4, 116) <= sub_wire13(116); + sub_wire2(4, 117) <= sub_wire13(117); + sub_wire2(4, 118) <= sub_wire13(118); + sub_wire2(4, 119) <= sub_wire13(119); + sub_wire2(4, 120) <= sub_wire13(120); + sub_wire2(4, 121) <= sub_wire13(121); + sub_wire2(4, 122) <= sub_wire13(122); + sub_wire2(4, 123) <= sub_wire13(123); + sub_wire2(4, 124) <= sub_wire13(124); + sub_wire2(4, 125) <= sub_wire13(125); + sub_wire2(4, 126) <= sub_wire13(126); + sub_wire2(4, 127) <= sub_wire13(127); + sub_wire2(3, 0) <= sub_wire14(0); + sub_wire2(3, 1) <= sub_wire14(1); + sub_wire2(3, 2) <= sub_wire14(2); + sub_wire2(3, 3) <= sub_wire14(3); + sub_wire2(3, 4) <= sub_wire14(4); + sub_wire2(3, 5) <= sub_wire14(5); + sub_wire2(3, 6) <= sub_wire14(6); + sub_wire2(3, 7) <= sub_wire14(7); + sub_wire2(3, 8) <= sub_wire14(8); + sub_wire2(3, 9) <= sub_wire14(9); + sub_wire2(3, 10) <= sub_wire14(10); + sub_wire2(3, 11) <= sub_wire14(11); + sub_wire2(3, 12) <= sub_wire14(12); + sub_wire2(3, 13) <= sub_wire14(13); + sub_wire2(3, 14) <= sub_wire14(14); + sub_wire2(3, 15) <= sub_wire14(15); + sub_wire2(3, 16) <= sub_wire14(16); + sub_wire2(3, 17) <= sub_wire14(17); + sub_wire2(3, 18) <= sub_wire14(18); + sub_wire2(3, 19) <= sub_wire14(19); + sub_wire2(3, 20) <= sub_wire14(20); + sub_wire2(3, 21) <= sub_wire14(21); + sub_wire2(3, 22) <= sub_wire14(22); + sub_wire2(3, 23) <= sub_wire14(23); + sub_wire2(3, 24) <= sub_wire14(24); + sub_wire2(3, 25) <= sub_wire14(25); + sub_wire2(3, 26) <= sub_wire14(26); + sub_wire2(3, 27) <= sub_wire14(27); + sub_wire2(3, 28) <= sub_wire14(28); + sub_wire2(3, 29) <= sub_wire14(29); + sub_wire2(3, 30) <= sub_wire14(30); + sub_wire2(3, 31) <= sub_wire14(31); + sub_wire2(3, 32) <= sub_wire14(32); + sub_wire2(3, 33) <= sub_wire14(33); + sub_wire2(3, 34) <= sub_wire14(34); + sub_wire2(3, 35) <= sub_wire14(35); + sub_wire2(3, 36) <= sub_wire14(36); + sub_wire2(3, 37) <= sub_wire14(37); + sub_wire2(3, 38) <= sub_wire14(38); + sub_wire2(3, 39) <= sub_wire14(39); + sub_wire2(3, 40) <= sub_wire14(40); + sub_wire2(3, 41) <= sub_wire14(41); + sub_wire2(3, 42) <= sub_wire14(42); + sub_wire2(3, 43) <= sub_wire14(43); + sub_wire2(3, 44) <= sub_wire14(44); + sub_wire2(3, 45) <= sub_wire14(45); + sub_wire2(3, 46) <= sub_wire14(46); + sub_wire2(3, 47) <= sub_wire14(47); + sub_wire2(3, 48) <= sub_wire14(48); + sub_wire2(3, 49) <= sub_wire14(49); + sub_wire2(3, 50) <= sub_wire14(50); + sub_wire2(3, 51) <= sub_wire14(51); + sub_wire2(3, 52) <= sub_wire14(52); + sub_wire2(3, 53) <= sub_wire14(53); + sub_wire2(3, 54) <= sub_wire14(54); + sub_wire2(3, 55) <= sub_wire14(55); + sub_wire2(3, 56) <= sub_wire14(56); + sub_wire2(3, 57) <= sub_wire14(57); + sub_wire2(3, 58) <= sub_wire14(58); + sub_wire2(3, 59) <= sub_wire14(59); + sub_wire2(3, 60) <= sub_wire14(60); + sub_wire2(3, 61) <= sub_wire14(61); + sub_wire2(3, 62) <= sub_wire14(62); + sub_wire2(3, 63) <= sub_wire14(63); + sub_wire2(3, 64) <= sub_wire14(64); + sub_wire2(3, 65) <= sub_wire14(65); + sub_wire2(3, 66) <= sub_wire14(66); + sub_wire2(3, 67) <= sub_wire14(67); + sub_wire2(3, 68) <= sub_wire14(68); + sub_wire2(3, 69) <= sub_wire14(69); + sub_wire2(3, 70) <= sub_wire14(70); + sub_wire2(3, 71) <= sub_wire14(71); + sub_wire2(3, 72) <= sub_wire14(72); + sub_wire2(3, 73) <= sub_wire14(73); + sub_wire2(3, 74) <= sub_wire14(74); + sub_wire2(3, 75) <= sub_wire14(75); + sub_wire2(3, 76) <= sub_wire14(76); + sub_wire2(3, 77) <= sub_wire14(77); + sub_wire2(3, 78) <= sub_wire14(78); + sub_wire2(3, 79) <= sub_wire14(79); + sub_wire2(3, 80) <= sub_wire14(80); + sub_wire2(3, 81) <= sub_wire14(81); + sub_wire2(3, 82) <= sub_wire14(82); + sub_wire2(3, 83) <= sub_wire14(83); + sub_wire2(3, 84) <= sub_wire14(84); + sub_wire2(3, 85) <= sub_wire14(85); + sub_wire2(3, 86) <= sub_wire14(86); + sub_wire2(3, 87) <= sub_wire14(87); + sub_wire2(3, 88) <= sub_wire14(88); + sub_wire2(3, 89) <= sub_wire14(89); + sub_wire2(3, 90) <= sub_wire14(90); + sub_wire2(3, 91) <= sub_wire14(91); + sub_wire2(3, 92) <= sub_wire14(92); + sub_wire2(3, 93) <= sub_wire14(93); + sub_wire2(3, 94) <= sub_wire14(94); + sub_wire2(3, 95) <= sub_wire14(95); + sub_wire2(3, 96) <= sub_wire14(96); + sub_wire2(3, 97) <= sub_wire14(97); + sub_wire2(3, 98) <= sub_wire14(98); + sub_wire2(3, 99) <= sub_wire14(99); + sub_wire2(3, 100) <= sub_wire14(100); + sub_wire2(3, 101) <= sub_wire14(101); + sub_wire2(3, 102) <= sub_wire14(102); + sub_wire2(3, 103) <= sub_wire14(103); + sub_wire2(3, 104) <= sub_wire14(104); + sub_wire2(3, 105) <= sub_wire14(105); + sub_wire2(3, 106) <= sub_wire14(106); + sub_wire2(3, 107) <= sub_wire14(107); + sub_wire2(3, 108) <= sub_wire14(108); + sub_wire2(3, 109) <= sub_wire14(109); + sub_wire2(3, 110) <= sub_wire14(110); + sub_wire2(3, 111) <= sub_wire14(111); + sub_wire2(3, 112) <= sub_wire14(112); + sub_wire2(3, 113) <= sub_wire14(113); + sub_wire2(3, 114) <= sub_wire14(114); + sub_wire2(3, 115) <= sub_wire14(115); + sub_wire2(3, 116) <= sub_wire14(116); + sub_wire2(3, 117) <= sub_wire14(117); + sub_wire2(3, 118) <= sub_wire14(118); + sub_wire2(3, 119) <= sub_wire14(119); + sub_wire2(3, 120) <= sub_wire14(120); + sub_wire2(3, 121) <= sub_wire14(121); + sub_wire2(3, 122) <= sub_wire14(122); + sub_wire2(3, 123) <= sub_wire14(123); + sub_wire2(3, 124) <= sub_wire14(124); + sub_wire2(3, 125) <= sub_wire14(125); + sub_wire2(3, 126) <= sub_wire14(126); + sub_wire2(3, 127) <= sub_wire14(127); + sub_wire2(2, 0) <= sub_wire15(0); + sub_wire2(2, 1) <= sub_wire15(1); + sub_wire2(2, 2) <= sub_wire15(2); + sub_wire2(2, 3) <= sub_wire15(3); + sub_wire2(2, 4) <= sub_wire15(4); + sub_wire2(2, 5) <= sub_wire15(5); + sub_wire2(2, 6) <= sub_wire15(6); + sub_wire2(2, 7) <= sub_wire15(7); + sub_wire2(2, 8) <= sub_wire15(8); + sub_wire2(2, 9) <= sub_wire15(9); + sub_wire2(2, 10) <= sub_wire15(10); + sub_wire2(2, 11) <= sub_wire15(11); + sub_wire2(2, 12) <= sub_wire15(12); + sub_wire2(2, 13) <= sub_wire15(13); + sub_wire2(2, 14) <= sub_wire15(14); + sub_wire2(2, 15) <= sub_wire15(15); + sub_wire2(2, 16) <= sub_wire15(16); + sub_wire2(2, 17) <= sub_wire15(17); + sub_wire2(2, 18) <= sub_wire15(18); + sub_wire2(2, 19) <= sub_wire15(19); + sub_wire2(2, 20) <= sub_wire15(20); + sub_wire2(2, 21) <= sub_wire15(21); + sub_wire2(2, 22) <= sub_wire15(22); + sub_wire2(2, 23) <= sub_wire15(23); + sub_wire2(2, 24) <= sub_wire15(24); + sub_wire2(2, 25) <= sub_wire15(25); + sub_wire2(2, 26) <= sub_wire15(26); + sub_wire2(2, 27) <= sub_wire15(27); + sub_wire2(2, 28) <= sub_wire15(28); + sub_wire2(2, 29) <= sub_wire15(29); + sub_wire2(2, 30) <= sub_wire15(30); + sub_wire2(2, 31) <= sub_wire15(31); + sub_wire2(2, 32) <= sub_wire15(32); + sub_wire2(2, 33) <= sub_wire15(33); + sub_wire2(2, 34) <= sub_wire15(34); + sub_wire2(2, 35) <= sub_wire15(35); + sub_wire2(2, 36) <= sub_wire15(36); + sub_wire2(2, 37) <= sub_wire15(37); + sub_wire2(2, 38) <= sub_wire15(38); + sub_wire2(2, 39) <= sub_wire15(39); + sub_wire2(2, 40) <= sub_wire15(40); + sub_wire2(2, 41) <= sub_wire15(41); + sub_wire2(2, 42) <= sub_wire15(42); + sub_wire2(2, 43) <= sub_wire15(43); + sub_wire2(2, 44) <= sub_wire15(44); + sub_wire2(2, 45) <= sub_wire15(45); + sub_wire2(2, 46) <= sub_wire15(46); + sub_wire2(2, 47) <= sub_wire15(47); + sub_wire2(2, 48) <= sub_wire15(48); + sub_wire2(2, 49) <= sub_wire15(49); + sub_wire2(2, 50) <= sub_wire15(50); + sub_wire2(2, 51) <= sub_wire15(51); + sub_wire2(2, 52) <= sub_wire15(52); + sub_wire2(2, 53) <= sub_wire15(53); + sub_wire2(2, 54) <= sub_wire15(54); + sub_wire2(2, 55) <= sub_wire15(55); + sub_wire2(2, 56) <= sub_wire15(56); + sub_wire2(2, 57) <= sub_wire15(57); + sub_wire2(2, 58) <= sub_wire15(58); + sub_wire2(2, 59) <= sub_wire15(59); + sub_wire2(2, 60) <= sub_wire15(60); + sub_wire2(2, 61) <= sub_wire15(61); + sub_wire2(2, 62) <= sub_wire15(62); + sub_wire2(2, 63) <= sub_wire15(63); + sub_wire2(2, 64) <= sub_wire15(64); + sub_wire2(2, 65) <= sub_wire15(65); + sub_wire2(2, 66) <= sub_wire15(66); + sub_wire2(2, 67) <= sub_wire15(67); + sub_wire2(2, 68) <= sub_wire15(68); + sub_wire2(2, 69) <= sub_wire15(69); + sub_wire2(2, 70) <= sub_wire15(70); + sub_wire2(2, 71) <= sub_wire15(71); + sub_wire2(2, 72) <= sub_wire15(72); + sub_wire2(2, 73) <= sub_wire15(73); + sub_wire2(2, 74) <= sub_wire15(74); + sub_wire2(2, 75) <= sub_wire15(75); + sub_wire2(2, 76) <= sub_wire15(76); + sub_wire2(2, 77) <= sub_wire15(77); + sub_wire2(2, 78) <= sub_wire15(78); + sub_wire2(2, 79) <= sub_wire15(79); + sub_wire2(2, 80) <= sub_wire15(80); + sub_wire2(2, 81) <= sub_wire15(81); + sub_wire2(2, 82) <= sub_wire15(82); + sub_wire2(2, 83) <= sub_wire15(83); + sub_wire2(2, 84) <= sub_wire15(84); + sub_wire2(2, 85) <= sub_wire15(85); + sub_wire2(2, 86) <= sub_wire15(86); + sub_wire2(2, 87) <= sub_wire15(87); + sub_wire2(2, 88) <= sub_wire15(88); + sub_wire2(2, 89) <= sub_wire15(89); + sub_wire2(2, 90) <= sub_wire15(90); + sub_wire2(2, 91) <= sub_wire15(91); + sub_wire2(2, 92) <= sub_wire15(92); + sub_wire2(2, 93) <= sub_wire15(93); + sub_wire2(2, 94) <= sub_wire15(94); + sub_wire2(2, 95) <= sub_wire15(95); + sub_wire2(2, 96) <= sub_wire15(96); + sub_wire2(2, 97) <= sub_wire15(97); + sub_wire2(2, 98) <= sub_wire15(98); + sub_wire2(2, 99) <= sub_wire15(99); + sub_wire2(2, 100) <= sub_wire15(100); + sub_wire2(2, 101) <= sub_wire15(101); + sub_wire2(2, 102) <= sub_wire15(102); + sub_wire2(2, 103) <= sub_wire15(103); + sub_wire2(2, 104) <= sub_wire15(104); + sub_wire2(2, 105) <= sub_wire15(105); + sub_wire2(2, 106) <= sub_wire15(106); + sub_wire2(2, 107) <= sub_wire15(107); + sub_wire2(2, 108) <= sub_wire15(108); + sub_wire2(2, 109) <= sub_wire15(109); + sub_wire2(2, 110) <= sub_wire15(110); + sub_wire2(2, 111) <= sub_wire15(111); + sub_wire2(2, 112) <= sub_wire15(112); + sub_wire2(2, 113) <= sub_wire15(113); + sub_wire2(2, 114) <= sub_wire15(114); + sub_wire2(2, 115) <= sub_wire15(115); + sub_wire2(2, 116) <= sub_wire15(116); + sub_wire2(2, 117) <= sub_wire15(117); + sub_wire2(2, 118) <= sub_wire15(118); + sub_wire2(2, 119) <= sub_wire15(119); + sub_wire2(2, 120) <= sub_wire15(120); + sub_wire2(2, 121) <= sub_wire15(121); + sub_wire2(2, 122) <= sub_wire15(122); + sub_wire2(2, 123) <= sub_wire15(123); + sub_wire2(2, 124) <= sub_wire15(124); + sub_wire2(2, 125) <= sub_wire15(125); + sub_wire2(2, 126) <= sub_wire15(126); + sub_wire2(2, 127) <= sub_wire15(127); + sub_wire2(1, 0) <= sub_wire16(0); + sub_wire2(1, 1) <= sub_wire16(1); + sub_wire2(1, 2) <= sub_wire16(2); + sub_wire2(1, 3) <= sub_wire16(3); + sub_wire2(1, 4) <= sub_wire16(4); + sub_wire2(1, 5) <= sub_wire16(5); + sub_wire2(1, 6) <= sub_wire16(6); + sub_wire2(1, 7) <= sub_wire16(7); + sub_wire2(1, 8) <= sub_wire16(8); + sub_wire2(1, 9) <= sub_wire16(9); + sub_wire2(1, 10) <= sub_wire16(10); + sub_wire2(1, 11) <= sub_wire16(11); + sub_wire2(1, 12) <= sub_wire16(12); + sub_wire2(1, 13) <= sub_wire16(13); + sub_wire2(1, 14) <= sub_wire16(14); + sub_wire2(1, 15) <= sub_wire16(15); + sub_wire2(1, 16) <= sub_wire16(16); + sub_wire2(1, 17) <= sub_wire16(17); + sub_wire2(1, 18) <= sub_wire16(18); + sub_wire2(1, 19) <= sub_wire16(19); + sub_wire2(1, 20) <= sub_wire16(20); + sub_wire2(1, 21) <= sub_wire16(21); + sub_wire2(1, 22) <= sub_wire16(22); + sub_wire2(1, 23) <= sub_wire16(23); + sub_wire2(1, 24) <= sub_wire16(24); + sub_wire2(1, 25) <= sub_wire16(25); + sub_wire2(1, 26) <= sub_wire16(26); + sub_wire2(1, 27) <= sub_wire16(27); + sub_wire2(1, 28) <= sub_wire16(28); + sub_wire2(1, 29) <= sub_wire16(29); + sub_wire2(1, 30) <= sub_wire16(30); + sub_wire2(1, 31) <= sub_wire16(31); + sub_wire2(1, 32) <= sub_wire16(32); + sub_wire2(1, 33) <= sub_wire16(33); + sub_wire2(1, 34) <= sub_wire16(34); + sub_wire2(1, 35) <= sub_wire16(35); + sub_wire2(1, 36) <= sub_wire16(36); + sub_wire2(1, 37) <= sub_wire16(37); + sub_wire2(1, 38) <= sub_wire16(38); + sub_wire2(1, 39) <= sub_wire16(39); + sub_wire2(1, 40) <= sub_wire16(40); + sub_wire2(1, 41) <= sub_wire16(41); + sub_wire2(1, 42) <= sub_wire16(42); + sub_wire2(1, 43) <= sub_wire16(43); + sub_wire2(1, 44) <= sub_wire16(44); + sub_wire2(1, 45) <= sub_wire16(45); + sub_wire2(1, 46) <= sub_wire16(46); + sub_wire2(1, 47) <= sub_wire16(47); + sub_wire2(1, 48) <= sub_wire16(48); + sub_wire2(1, 49) <= sub_wire16(49); + sub_wire2(1, 50) <= sub_wire16(50); + sub_wire2(1, 51) <= sub_wire16(51); + sub_wire2(1, 52) <= sub_wire16(52); + sub_wire2(1, 53) <= sub_wire16(53); + sub_wire2(1, 54) <= sub_wire16(54); + sub_wire2(1, 55) <= sub_wire16(55); + sub_wire2(1, 56) <= sub_wire16(56); + sub_wire2(1, 57) <= sub_wire16(57); + sub_wire2(1, 58) <= sub_wire16(58); + sub_wire2(1, 59) <= sub_wire16(59); + sub_wire2(1, 60) <= sub_wire16(60); + sub_wire2(1, 61) <= sub_wire16(61); + sub_wire2(1, 62) <= sub_wire16(62); + sub_wire2(1, 63) <= sub_wire16(63); + sub_wire2(1, 64) <= sub_wire16(64); + sub_wire2(1, 65) <= sub_wire16(65); + sub_wire2(1, 66) <= sub_wire16(66); + sub_wire2(1, 67) <= sub_wire16(67); + sub_wire2(1, 68) <= sub_wire16(68); + sub_wire2(1, 69) <= sub_wire16(69); + sub_wire2(1, 70) <= sub_wire16(70); + sub_wire2(1, 71) <= sub_wire16(71); + sub_wire2(1, 72) <= sub_wire16(72); + sub_wire2(1, 73) <= sub_wire16(73); + sub_wire2(1, 74) <= sub_wire16(74); + sub_wire2(1, 75) <= sub_wire16(75); + sub_wire2(1, 76) <= sub_wire16(76); + sub_wire2(1, 77) <= sub_wire16(77); + sub_wire2(1, 78) <= sub_wire16(78); + sub_wire2(1, 79) <= sub_wire16(79); + sub_wire2(1, 80) <= sub_wire16(80); + sub_wire2(1, 81) <= sub_wire16(81); + sub_wire2(1, 82) <= sub_wire16(82); + sub_wire2(1, 83) <= sub_wire16(83); + sub_wire2(1, 84) <= sub_wire16(84); + sub_wire2(1, 85) <= sub_wire16(85); + sub_wire2(1, 86) <= sub_wire16(86); + sub_wire2(1, 87) <= sub_wire16(87); + sub_wire2(1, 88) <= sub_wire16(88); + sub_wire2(1, 89) <= sub_wire16(89); + sub_wire2(1, 90) <= sub_wire16(90); + sub_wire2(1, 91) <= sub_wire16(91); + sub_wire2(1, 92) <= sub_wire16(92); + sub_wire2(1, 93) <= sub_wire16(93); + sub_wire2(1, 94) <= sub_wire16(94); + sub_wire2(1, 95) <= sub_wire16(95); + sub_wire2(1, 96) <= sub_wire16(96); + sub_wire2(1, 97) <= sub_wire16(97); + sub_wire2(1, 98) <= sub_wire16(98); + sub_wire2(1, 99) <= sub_wire16(99); + sub_wire2(1, 100) <= sub_wire16(100); + sub_wire2(1, 101) <= sub_wire16(101); + sub_wire2(1, 102) <= sub_wire16(102); + sub_wire2(1, 103) <= sub_wire16(103); + sub_wire2(1, 104) <= sub_wire16(104); + sub_wire2(1, 105) <= sub_wire16(105); + sub_wire2(1, 106) <= sub_wire16(106); + sub_wire2(1, 107) <= sub_wire16(107); + sub_wire2(1, 108) <= sub_wire16(108); + sub_wire2(1, 109) <= sub_wire16(109); + sub_wire2(1, 110) <= sub_wire16(110); + sub_wire2(1, 111) <= sub_wire16(111); + sub_wire2(1, 112) <= sub_wire16(112); + sub_wire2(1, 113) <= sub_wire16(113); + sub_wire2(1, 114) <= sub_wire16(114); + sub_wire2(1, 115) <= sub_wire16(115); + sub_wire2(1, 116) <= sub_wire16(116); + sub_wire2(1, 117) <= sub_wire16(117); + sub_wire2(1, 118) <= sub_wire16(118); + sub_wire2(1, 119) <= sub_wire16(119); + sub_wire2(1, 120) <= sub_wire16(120); + sub_wire2(1, 121) <= sub_wire16(121); + sub_wire2(1, 122) <= sub_wire16(122); + sub_wire2(1, 123) <= sub_wire16(123); + sub_wire2(1, 124) <= sub_wire16(124); + sub_wire2(1, 125) <= sub_wire16(125); + sub_wire2(1, 126) <= sub_wire16(126); + sub_wire2(1, 127) <= sub_wire16(127); + sub_wire2(0, 0) <= sub_wire17(0); + sub_wire2(0, 1) <= sub_wire17(1); + sub_wire2(0, 2) <= sub_wire17(2); + sub_wire2(0, 3) <= sub_wire17(3); + sub_wire2(0, 4) <= sub_wire17(4); + sub_wire2(0, 5) <= sub_wire17(5); + sub_wire2(0, 6) <= sub_wire17(6); + sub_wire2(0, 7) <= sub_wire17(7); + sub_wire2(0, 8) <= sub_wire17(8); + sub_wire2(0, 9) <= sub_wire17(9); + sub_wire2(0, 10) <= sub_wire17(10); + sub_wire2(0, 11) <= sub_wire17(11); + sub_wire2(0, 12) <= sub_wire17(12); + sub_wire2(0, 13) <= sub_wire17(13); + sub_wire2(0, 14) <= sub_wire17(14); + sub_wire2(0, 15) <= sub_wire17(15); + sub_wire2(0, 16) <= sub_wire17(16); + sub_wire2(0, 17) <= sub_wire17(17); + sub_wire2(0, 18) <= sub_wire17(18); + sub_wire2(0, 19) <= sub_wire17(19); + sub_wire2(0, 20) <= sub_wire17(20); + sub_wire2(0, 21) <= sub_wire17(21); + sub_wire2(0, 22) <= sub_wire17(22); + sub_wire2(0, 23) <= sub_wire17(23); + sub_wire2(0, 24) <= sub_wire17(24); + sub_wire2(0, 25) <= sub_wire17(25); + sub_wire2(0, 26) <= sub_wire17(26); + sub_wire2(0, 27) <= sub_wire17(27); + sub_wire2(0, 28) <= sub_wire17(28); + sub_wire2(0, 29) <= sub_wire17(29); + sub_wire2(0, 30) <= sub_wire17(30); + sub_wire2(0, 31) <= sub_wire17(31); + sub_wire2(0, 32) <= sub_wire17(32); + sub_wire2(0, 33) <= sub_wire17(33); + sub_wire2(0, 34) <= sub_wire17(34); + sub_wire2(0, 35) <= sub_wire17(35); + sub_wire2(0, 36) <= sub_wire17(36); + sub_wire2(0, 37) <= sub_wire17(37); + sub_wire2(0, 38) <= sub_wire17(38); + sub_wire2(0, 39) <= sub_wire17(39); + sub_wire2(0, 40) <= sub_wire17(40); + sub_wire2(0, 41) <= sub_wire17(41); + sub_wire2(0, 42) <= sub_wire17(42); + sub_wire2(0, 43) <= sub_wire17(43); + sub_wire2(0, 44) <= sub_wire17(44); + sub_wire2(0, 45) <= sub_wire17(45); + sub_wire2(0, 46) <= sub_wire17(46); + sub_wire2(0, 47) <= sub_wire17(47); + sub_wire2(0, 48) <= sub_wire17(48); + sub_wire2(0, 49) <= sub_wire17(49); + sub_wire2(0, 50) <= sub_wire17(50); + sub_wire2(0, 51) <= sub_wire17(51); + sub_wire2(0, 52) <= sub_wire17(52); + sub_wire2(0, 53) <= sub_wire17(53); + sub_wire2(0, 54) <= sub_wire17(54); + sub_wire2(0, 55) <= sub_wire17(55); + sub_wire2(0, 56) <= sub_wire17(56); + sub_wire2(0, 57) <= sub_wire17(57); + sub_wire2(0, 58) <= sub_wire17(58); + sub_wire2(0, 59) <= sub_wire17(59); + sub_wire2(0, 60) <= sub_wire17(60); + sub_wire2(0, 61) <= sub_wire17(61); + sub_wire2(0, 62) <= sub_wire17(62); + sub_wire2(0, 63) <= sub_wire17(63); + sub_wire2(0, 64) <= sub_wire17(64); + sub_wire2(0, 65) <= sub_wire17(65); + sub_wire2(0, 66) <= sub_wire17(66); + sub_wire2(0, 67) <= sub_wire17(67); + sub_wire2(0, 68) <= sub_wire17(68); + sub_wire2(0, 69) <= sub_wire17(69); + sub_wire2(0, 70) <= sub_wire17(70); + sub_wire2(0, 71) <= sub_wire17(71); + sub_wire2(0, 72) <= sub_wire17(72); + sub_wire2(0, 73) <= sub_wire17(73); + sub_wire2(0, 74) <= sub_wire17(74); + sub_wire2(0, 75) <= sub_wire17(75); + sub_wire2(0, 76) <= sub_wire17(76); + sub_wire2(0, 77) <= sub_wire17(77); + sub_wire2(0, 78) <= sub_wire17(78); + sub_wire2(0, 79) <= sub_wire17(79); + sub_wire2(0, 80) <= sub_wire17(80); + sub_wire2(0, 81) <= sub_wire17(81); + sub_wire2(0, 82) <= sub_wire17(82); + sub_wire2(0, 83) <= sub_wire17(83); + sub_wire2(0, 84) <= sub_wire17(84); + sub_wire2(0, 85) <= sub_wire17(85); + sub_wire2(0, 86) <= sub_wire17(86); + sub_wire2(0, 87) <= sub_wire17(87); + sub_wire2(0, 88) <= sub_wire17(88); + sub_wire2(0, 89) <= sub_wire17(89); + sub_wire2(0, 90) <= sub_wire17(90); + sub_wire2(0, 91) <= sub_wire17(91); + sub_wire2(0, 92) <= sub_wire17(92); + sub_wire2(0, 93) <= sub_wire17(93); + sub_wire2(0, 94) <= sub_wire17(94); + sub_wire2(0, 95) <= sub_wire17(95); + sub_wire2(0, 96) <= sub_wire17(96); + sub_wire2(0, 97) <= sub_wire17(97); + sub_wire2(0, 98) <= sub_wire17(98); + sub_wire2(0, 99) <= sub_wire17(99); + sub_wire2(0, 100) <= sub_wire17(100); + sub_wire2(0, 101) <= sub_wire17(101); + sub_wire2(0, 102) <= sub_wire17(102); + sub_wire2(0, 103) <= sub_wire17(103); + sub_wire2(0, 104) <= sub_wire17(104); + sub_wire2(0, 105) <= sub_wire17(105); + sub_wire2(0, 106) <= sub_wire17(106); + sub_wire2(0, 107) <= sub_wire17(107); + sub_wire2(0, 108) <= sub_wire17(108); + sub_wire2(0, 109) <= sub_wire17(109); + sub_wire2(0, 110) <= sub_wire17(110); + sub_wire2(0, 111) <= sub_wire17(111); + sub_wire2(0, 112) <= sub_wire17(112); + sub_wire2(0, 113) <= sub_wire17(113); + sub_wire2(0, 114) <= sub_wire17(114); + sub_wire2(0, 115) <= sub_wire17(115); + sub_wire2(0, 116) <= sub_wire17(116); + sub_wire2(0, 117) <= sub_wire17(117); + sub_wire2(0, 118) <= sub_wire17(118); + sub_wire2(0, 119) <= sub_wire17(119); + sub_wire2(0, 120) <= sub_wire17(120); + sub_wire2(0, 121) <= sub_wire17(121); + sub_wire2(0, 122) <= sub_wire17(122); + sub_wire2(0, 123) <= sub_wire17(123); + sub_wire2(0, 124) <= sub_wire17(124); + sub_wire2(0, 125) <= sub_wire17(125); + sub_wire2(0, 126) <= sub_wire17(126); + sub_wire2(0, 127) <= sub_wire17(127); + + lpm_mux_component : lpm_mux + GENERIC MAP ( + lpm_size => 16, + lpm_type => "LPM_MUX", + lpm_width => 128, + lpm_widths => 4 + ) + PORT MAP ( + sel => sel, + data => sub_wire2, + result => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: CONSTANT: LPM_SIZE NUMERIC "16" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "128" +-- Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "4" +-- Retrieval info: USED_PORT: data0x 0 0 128 0 INPUT NODEFVAL data0x[127..0] +-- Retrieval info: USED_PORT: data10x 0 0 128 0 INPUT NODEFVAL data10x[127..0] +-- Retrieval info: USED_PORT: data11x 0 0 128 0 INPUT NODEFVAL data11x[127..0] +-- Retrieval info: USED_PORT: data12x 0 0 128 0 INPUT NODEFVAL data12x[127..0] +-- Retrieval info: USED_PORT: data13x 0 0 128 0 INPUT NODEFVAL data13x[127..0] +-- Retrieval info: USED_PORT: data14x 0 0 128 0 INPUT NODEFVAL data14x[127..0] +-- Retrieval info: USED_PORT: data15x 0 0 128 0 INPUT NODEFVAL data15x[127..0] +-- Retrieval info: USED_PORT: data1x 0 0 128 0 INPUT NODEFVAL data1x[127..0] +-- Retrieval info: USED_PORT: data2x 0 0 128 0 INPUT NODEFVAL data2x[127..0] +-- Retrieval info: USED_PORT: data3x 0 0 128 0 INPUT NODEFVAL data3x[127..0] +-- Retrieval info: USED_PORT: data4x 0 0 128 0 INPUT NODEFVAL data4x[127..0] +-- Retrieval info: USED_PORT: data5x 0 0 128 0 INPUT NODEFVAL data5x[127..0] +-- Retrieval info: USED_PORT: data6x 0 0 128 0 INPUT NODEFVAL data6x[127..0] +-- Retrieval info: USED_PORT: data7x 0 0 128 0 INPUT NODEFVAL data7x[127..0] +-- Retrieval info: USED_PORT: data8x 0 0 128 0 INPUT NODEFVAL data8x[127..0] +-- Retrieval info: USED_PORT: data9x 0 0 128 0 INPUT NODEFVAL data9x[127..0] +-- Retrieval info: USED_PORT: result 0 0 128 0 OUTPUT NODEFVAL result[127..0] +-- Retrieval info: USED_PORT: sel 0 0 4 0 INPUT NODEFVAL sel[3..0] +-- Retrieval info: CONNECT: result 0 0 128 0 @result 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 15 128 0 data15x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 14 128 0 data14x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 13 128 0 data13x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 12 128 0 data12x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 11 128 0 data11x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 10 128 0 data10x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 9 128 0 data9x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 8 128 0 data8x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 7 128 0 data7x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 6 128 0 data6x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 5 128 0 data5x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 4 128 0 data4x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 3 128 0 data3x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 2 128 0 data2x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 1 128 0 data1x 0 0 128 0 +-- Retrieval info: CONNECT: @data 1 0 128 0 data0x 0 0 128 0 +-- Retrieval info: CONNECT: @sel 0 0 4 0 sel 0 0 4 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxVDM.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxVDM.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxVDM.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxVDM.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxVDM_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg0.bsf b/FPGA_by_Fredi/Video/lpm_shiftreg0.bsf new file mode 100644 index 0000000..fb70a4b --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg0.bsf @@ -0,0 +1,70 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 128) + (text "lpm_shiftreg0" (rect 34 1 124 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 112 25 124)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "load" (rect 0 0 23 14)(font "Arial" (font_size 8))) + (text "load" (rect 20 26 41 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 48) + (input) + (text "data[15..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "data[15..0]" (rect 20 42 71 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 3)) + ) + (port + (pt 0 80) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 74 49 87)(font "Arial" (font_size 8))) + (line (pt 0 80)(pt 16 80)(line_width 1)) + ) + (port + (pt 0 96) + (input) + (text "shiftin" (rect 0 0 34 14)(font "Arial" (font_size 8))) + (text "shiftin" (rect 20 90 48 103)(font "Arial" (font_size 8))) + (line (pt 0 96)(pt 16 96)(line_width 1)) + ) + (port + (pt 144 72) + (output) + (text "shiftout" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "shiftout" (rect 89 66 123 79)(font "Arial" (font_size 8))) + (line (pt 144 72)(pt 128 72)(line_width 1)) + ) + (drawing + (text "left shift" (rect 92 17 128 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 112)(line_width 1)) + (line (pt 128 112)(pt 16 112)(line_width 1)) + (line (pt 16 112)(pt 16 16)(line_width 1)) + (line (pt 16 74)(pt 22 80)(line_width 1)) + (line (pt 22 80)(pt 16 86)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg0.cmp b/FPGA_by_Fredi/Video/lpm_shiftreg0.cmp new file mode 100644 index 0000000..c0613d5 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg0.cmp @@ -0,0 +1,25 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_shiftreg0 + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + load : IN STD_LOGIC ; + shiftin : IN STD_LOGIC ; + shiftout : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg0.inc b/FPGA_by_Fredi/Video/lpm_shiftreg0.inc new file mode 100644 index 0000000..1c0c4a2 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg0.inc @@ -0,0 +1,26 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_shiftreg0 +( + clock, + data[15..0], + load, + shiftin +) + +RETURNS ( + shiftout +); diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg0.qip b/FPGA_by_Fredi/Video/lpm_shiftreg0.qip new file mode 100644 index 0000000..a233319 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg0.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_SHIFTREG" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_shiftreg0.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg0.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg0.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg0.vhd b/FPGA_by_Fredi/Video/lpm_shiftreg0.vhd new file mode 100644 index 0000000..6e5d954 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg0.vhd @@ -0,0 +1,135 @@ +-- megafunction wizard: %LPM_SHIFTREG% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_shiftreg + +-- ============================================================ +-- File Name: lpm_shiftreg0.vhd +-- Megafunction Name(s): +-- lpm_shiftreg +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_shiftreg0 IS + PORT + ( + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + load : IN STD_LOGIC ; + shiftin : IN STD_LOGIC ; + shiftout : OUT STD_LOGIC + ); +END lpm_shiftreg0; + + +ARCHITECTURE SYN OF lpm_shiftreg0 IS + + SIGNAL sub_wire0 : STD_LOGIC ; + + + + COMPONENT lpm_shiftreg + GENERIC ( + lpm_direction : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + load : IN STD_LOGIC ; + clock : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + shiftout : OUT STD_LOGIC ; + shiftin : IN STD_LOGIC + ); + END COMPONENT; + +BEGIN + shiftout <= sub_wire0; + + lpm_shiftreg_component : lpm_shiftreg + GENERIC MAP ( + lpm_direction => "LEFT", + lpm_type => "LPM_SHIFTREG", + lpm_width => 16 + ) + PORT MAP ( + load => load, + clock => clock, + data => data, + shiftin => shiftin, + shiftout => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACLR NUMERIC "0" +-- Retrieval info: PRIVATE: ALOAD NUMERIC "0" +-- Retrieval info: PRIVATE: ASET NUMERIC "0" +-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: CLK_EN NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: LeftShift NUMERIC "1" +-- Retrieval info: PRIVATE: ParallelDataInput NUMERIC "1" +-- Retrieval info: PRIVATE: Q_OUT NUMERIC "0" +-- Retrieval info: PRIVATE: SCLR NUMERIC "0" +-- Retrieval info: PRIVATE: SLOAD NUMERIC "1" +-- Retrieval info: PRIVATE: SSET NUMERIC "0" +-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: SerialShiftInput NUMERIC "1" +-- Retrieval info: PRIVATE: SerialShiftOutput NUMERIC "1" +-- Retrieval info: PRIVATE: nBit NUMERIC "16" +-- Retrieval info: CONSTANT: LPM_DIRECTION STRING "LEFT" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_SHIFTREG" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "16" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: data 0 0 16 0 INPUT NODEFVAL data[15..0] +-- Retrieval info: USED_PORT: load 0 0 0 0 INPUT NODEFVAL load +-- Retrieval info: USED_PORT: shiftin 0 0 0 0 INPUT NODEFVAL shiftin +-- Retrieval info: USED_PORT: shiftout 0 0 0 0 OUTPUT NODEFVAL shiftout +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: @shiftin 0 0 0 0 shiftin 0 0 0 0 +-- Retrieval info: CONNECT: shiftout 0 0 0 0 @shiftout 0 0 0 0 +-- Retrieval info: CONNECT: @load 0 0 0 0 load 0 0 0 0 +-- Retrieval info: CONNECT: @data 0 0 16 0 data 0 0 16 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg0.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg0.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg0_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg1.bsf b/FPGA_by_Fredi/Video/lpm_shiftreg1.bsf new file mode 100644 index 0000000..aa20405 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg1.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 80) + (text "lpm_shiftreg1" (rect 34 1 124 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 26 49 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 48) + (input) + (text "shiftin" (rect 0 0 34 14)(font "Arial" (font_size 8))) + (text "shiftin" (rect 20 42 48 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 144 48) + (output) + (text "q[1..0]" (rect 0 0 35 14)(font "Arial" (font_size 8))) + (text "q[1..0]" (rect 95 42 125 55)(font "Arial" (font_size 8))) + (line (pt 144 48)(pt 128 48)(line_width 3)) + ) + (drawing + (text "left shift" (rect 92 17 128 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 64)(line_width 1)) + (line (pt 128 64)(pt 16 64)(line_width 1)) + (line (pt 16 64)(pt 16 16)(line_width 1)) + (line (pt 16 26)(pt 22 32)(line_width 1)) + (line (pt 22 32)(pt 16 38)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg1.cmp b/FPGA_by_Fredi/Video/lpm_shiftreg1.cmp new file mode 100644 index 0000000..1a7ae1c --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg1.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_shiftreg1 + PORT + ( + clock : IN STD_LOGIC ; + shiftin : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (1 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg1.qip b/FPGA_by_Fredi/Video/lpm_shiftreg1.qip new file mode 100644 index 0000000..8a8e8a5 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg1.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_SHIFTREG" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_shiftreg1.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg1.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg1.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg1.vhd b/FPGA_by_Fredi/Video/lpm_shiftreg1.vhd new file mode 100644 index 0000000..781fe1b --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg1.vhd @@ -0,0 +1,125 @@ +-- megafunction wizard: %LPM_SHIFTREG% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_shiftreg + +-- ============================================================ +-- File Name: lpm_shiftreg1.vhd +-- Megafunction Name(s): +-- lpm_shiftreg +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_shiftreg1 IS + PORT + ( + clock : IN STD_LOGIC ; + shiftin : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (1 DOWNTO 0) + ); +END lpm_shiftreg1; + + +ARCHITECTURE SYN OF lpm_shiftreg1 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (1 DOWNTO 0); + + + + COMPONENT lpm_shiftreg + GENERIC ( + lpm_direction : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + clock : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (1 DOWNTO 0); + shiftin : IN STD_LOGIC + ); + END COMPONENT; + +BEGIN + q <= sub_wire0(1 DOWNTO 0); + + lpm_shiftreg_component : lpm_shiftreg + GENERIC MAP ( + lpm_direction => "LEFT", + lpm_type => "LPM_SHIFTREG", + lpm_width => 2 + ) + PORT MAP ( + clock => clock, + shiftin => shiftin, + q => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACLR NUMERIC "0" +-- Retrieval info: PRIVATE: ALOAD NUMERIC "0" +-- Retrieval info: PRIVATE: ASET NUMERIC "0" +-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: CLK_EN NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: LeftShift NUMERIC "1" +-- Retrieval info: PRIVATE: ParallelDataInput NUMERIC "0" +-- Retrieval info: PRIVATE: Q_OUT NUMERIC "1" +-- Retrieval info: PRIVATE: SCLR NUMERIC "0" +-- Retrieval info: PRIVATE: SLOAD NUMERIC "0" +-- Retrieval info: PRIVATE: SSET NUMERIC "0" +-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: SerialShiftInput NUMERIC "1" +-- Retrieval info: PRIVATE: SerialShiftOutput NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "2" +-- Retrieval info: CONSTANT: LPM_DIRECTION STRING "LEFT" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_SHIFTREG" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "2" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: q 0 0 2 0 OUTPUT NODEFVAL q[1..0] +-- Retrieval info: USED_PORT: shiftin 0 0 0 0 INPUT NODEFVAL shiftin +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: q 0 0 2 0 @q 0 0 2 0 +-- Retrieval info: CONNECT: @shiftin 0 0 0 0 shiftin 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg1.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg1.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg1.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg1.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg1_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg2.bsf b/FPGA_by_Fredi/Video/lpm_shiftreg2.bsf new file mode 100644 index 0000000..0caa084 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg2.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 80) + (text "lpm_shiftreg2" (rect 34 1 124 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 26 49 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 48) + (input) + (text "shiftin" (rect 0 0 34 14)(font "Arial" (font_size 8))) + (text "shiftin" (rect 20 42 48 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 144 48) + (output) + (text "shiftout" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "shiftout" (rect 89 42 123 55)(font "Arial" (font_size 8))) + (line (pt 144 48)(pt 128 48)(line_width 1)) + ) + (drawing + (text "right shift" (rect 88 17 128 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 64)(line_width 1)) + (line (pt 128 64)(pt 16 64)(line_width 1)) + (line (pt 16 64)(pt 16 16)(line_width 1)) + (line (pt 16 26)(pt 22 32)(line_width 1)) + (line (pt 22 32)(pt 16 38)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg2.cmp b/FPGA_by_Fredi/Video/lpm_shiftreg2.cmp new file mode 100644 index 0000000..e7c1030 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg2.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_shiftreg2 + PORT + ( + clock : IN STD_LOGIC ; + shiftin : IN STD_LOGIC ; + shiftout : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg2.qip b/FPGA_by_Fredi/Video/lpm_shiftreg2.qip new file mode 100644 index 0000000..3c5305b --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg2.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_SHIFTREG" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_shiftreg2.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg2.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg2.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg2.vhd b/FPGA_by_Fredi/Video/lpm_shiftreg2.vhd new file mode 100644 index 0000000..ca02c26 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg2.vhd @@ -0,0 +1,125 @@ +-- megafunction wizard: %LPM_SHIFTREG% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_shiftreg + +-- ============================================================ +-- File Name: lpm_shiftreg2.vhd +-- Megafunction Name(s): +-- lpm_shiftreg +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_shiftreg2 IS + PORT + ( + clock : IN STD_LOGIC ; + shiftin : IN STD_LOGIC ; + shiftout : OUT STD_LOGIC + ); +END lpm_shiftreg2; + + +ARCHITECTURE SYN OF lpm_shiftreg2 IS + + SIGNAL sub_wire0 : STD_LOGIC ; + + + + COMPONENT lpm_shiftreg + GENERIC ( + lpm_direction : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + clock : IN STD_LOGIC ; + shiftout : OUT STD_LOGIC ; + shiftin : IN STD_LOGIC + ); + END COMPONENT; + +BEGIN + shiftout <= sub_wire0; + + lpm_shiftreg_component : lpm_shiftreg + GENERIC MAP ( + lpm_direction => "RIGHT", + lpm_type => "LPM_SHIFTREG", + lpm_width => 4 + ) + PORT MAP ( + clock => clock, + shiftin => shiftin, + shiftout => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACLR NUMERIC "0" +-- Retrieval info: PRIVATE: ALOAD NUMERIC "0" +-- Retrieval info: PRIVATE: ASET NUMERIC "0" +-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: CLK_EN NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: LeftShift NUMERIC "0" +-- Retrieval info: PRIVATE: ParallelDataInput NUMERIC "0" +-- Retrieval info: PRIVATE: Q_OUT NUMERIC "0" +-- Retrieval info: PRIVATE: SCLR NUMERIC "0" +-- Retrieval info: PRIVATE: SLOAD NUMERIC "0" +-- Retrieval info: PRIVATE: SSET NUMERIC "0" +-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: SerialShiftInput NUMERIC "1" +-- Retrieval info: PRIVATE: SerialShiftOutput NUMERIC "1" +-- Retrieval info: PRIVATE: nBit NUMERIC "4" +-- Retrieval info: CONSTANT: LPM_DIRECTION STRING "RIGHT" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_SHIFTREG" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "4" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: shiftin 0 0 0 0 INPUT NODEFVAL shiftin +-- Retrieval info: USED_PORT: shiftout 0 0 0 0 OUTPUT NODEFVAL shiftout +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: @shiftin 0 0 0 0 shiftin 0 0 0 0 +-- Retrieval info: CONNECT: shiftout 0 0 0 0 @shiftout 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg2.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg2.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg2.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg2.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg2_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg3.bsf b/FPGA_by_Fredi/Video/lpm_shiftreg3.bsf new file mode 100644 index 0000000..d18b388 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg3.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 80) + (text "lpm_shiftreg3" (rect 34 1 124 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 26 49 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 48) + (input) + (text "shiftin" (rect 0 0 34 14)(font "Arial" (font_size 8))) + (text "shiftin" (rect 20 42 48 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 144 48) + (output) + (text "shiftout" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "shiftout" (rect 89 42 123 55)(font "Arial" (font_size 8))) + (line (pt 144 48)(pt 128 48)(line_width 1)) + ) + (drawing + (text "right shift" (rect 88 17 128 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 64)(line_width 1)) + (line (pt 128 64)(pt 16 64)(line_width 1)) + (line (pt 16 64)(pt 16 16)(line_width 1)) + (line (pt 16 26)(pt 22 32)(line_width 1)) + (line (pt 22 32)(pt 16 38)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg3.cmp b/FPGA_by_Fredi/Video/lpm_shiftreg3.cmp new file mode 100644 index 0000000..4cc6db7 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg3.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_shiftreg3 + PORT + ( + clock : IN STD_LOGIC ; + shiftin : IN STD_LOGIC ; + shiftout : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg3.inc b/FPGA_by_Fredi/Video/lpm_shiftreg3.inc new file mode 100644 index 0000000..4f70ce5 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg3.inc @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_shiftreg3 +( + clock, + shiftin +) + +RETURNS ( + shiftout +); diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg3.qip b/FPGA_by_Fredi/Video/lpm_shiftreg3.qip new file mode 100644 index 0000000..783fdea --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg3.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_SHIFTREG" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_shiftreg3.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg3.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg3.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg3.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg3.vhd b/FPGA_by_Fredi/Video/lpm_shiftreg3.vhd new file mode 100644 index 0000000..b87c221 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg3.vhd @@ -0,0 +1,125 @@ +-- megafunction wizard: %LPM_SHIFTREG% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_shiftreg + +-- ============================================================ +-- File Name: lpm_shiftreg3.vhd +-- Megafunction Name(s): +-- lpm_shiftreg +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_shiftreg3 IS + PORT + ( + clock : IN STD_LOGIC ; + shiftin : IN STD_LOGIC ; + shiftout : OUT STD_LOGIC + ); +END lpm_shiftreg3; + + +ARCHITECTURE SYN OF lpm_shiftreg3 IS + + SIGNAL sub_wire0 : STD_LOGIC ; + + + + COMPONENT lpm_shiftreg + GENERIC ( + lpm_direction : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + clock : IN STD_LOGIC ; + shiftout : OUT STD_LOGIC ; + shiftin : IN STD_LOGIC + ); + END COMPONENT; + +BEGIN + shiftout <= sub_wire0; + + lpm_shiftreg_component : lpm_shiftreg + GENERIC MAP ( + lpm_direction => "RIGHT", + lpm_type => "LPM_SHIFTREG", + lpm_width => 2 + ) + PORT MAP ( + clock => clock, + shiftin => shiftin, + shiftout => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACLR NUMERIC "0" +-- Retrieval info: PRIVATE: ALOAD NUMERIC "0" +-- Retrieval info: PRIVATE: ASET NUMERIC "0" +-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: CLK_EN NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: LeftShift NUMERIC "0" +-- Retrieval info: PRIVATE: ParallelDataInput NUMERIC "0" +-- Retrieval info: PRIVATE: Q_OUT NUMERIC "0" +-- Retrieval info: PRIVATE: SCLR NUMERIC "0" +-- Retrieval info: PRIVATE: SLOAD NUMERIC "0" +-- Retrieval info: PRIVATE: SSET NUMERIC "0" +-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: SerialShiftInput NUMERIC "1" +-- Retrieval info: PRIVATE: SerialShiftOutput NUMERIC "1" +-- Retrieval info: PRIVATE: nBit NUMERIC "2" +-- Retrieval info: CONSTANT: LPM_DIRECTION STRING "RIGHT" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_SHIFTREG" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "2" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: shiftin 0 0 0 0 INPUT NODEFVAL shiftin +-- Retrieval info: USED_PORT: shiftout 0 0 0 0 OUTPUT NODEFVAL shiftout +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: @shiftin 0 0 0 0 shiftin 0 0 0 0 +-- Retrieval info: CONNECT: shiftout 0 0 0 0 @shiftout 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg3.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg3.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg3.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg3.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg3_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg4.bsf b/FPGA_by_Fredi/Video/lpm_shiftreg4.bsf new file mode 100644 index 0000000..658958d --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg4.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 80) + (text "lpm_shiftreg4" (rect 34 1 124 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 26 49 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 48) + (input) + (text "shiftin" (rect 0 0 34 14)(font "Arial" (font_size 8))) + (text "shiftin" (rect 20 42 48 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 144 48) + (output) + (text "shiftout" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "shiftout" (rect 89 42 123 55)(font "Arial" (font_size 8))) + (line (pt 144 48)(pt 128 48)(line_width 1)) + ) + (drawing + (text "right shift" (rect 88 17 128 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 64)(line_width 1)) + (line (pt 128 64)(pt 16 64)(line_width 1)) + (line (pt 16 64)(pt 16 16)(line_width 1)) + (line (pt 16 26)(pt 22 32)(line_width 1)) + (line (pt 22 32)(pt 16 38)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg4.cmp b/FPGA_by_Fredi/Video/lpm_shiftreg4.cmp new file mode 100644 index 0000000..83fb9e5 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg4.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_shiftreg4 + PORT + ( + clock : IN STD_LOGIC ; + shiftin : IN STD_LOGIC ; + shiftout : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg4.inc b/FPGA_by_Fredi/Video/lpm_shiftreg4.inc new file mode 100644 index 0000000..322863a --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg4.inc @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_shiftreg4 +( + clock, + shiftin +) + +RETURNS ( + shiftout +); diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg4.qip b/FPGA_by_Fredi/Video/lpm_shiftreg4.qip new file mode 100644 index 0000000..363cd59 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg4.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_SHIFTREG" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_shiftreg4.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg4.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg4.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg4.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg4.vhd b/FPGA_by_Fredi/Video/lpm_shiftreg4.vhd new file mode 100644 index 0000000..3d8f5d1 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg4.vhd @@ -0,0 +1,125 @@ +-- megafunction wizard: %LPM_SHIFTREG% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_shiftreg + +-- ============================================================ +-- File Name: lpm_shiftreg4.vhd +-- Megafunction Name(s): +-- lpm_shiftreg +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_shiftreg4 IS + PORT + ( + clock : IN STD_LOGIC ; + shiftin : IN STD_LOGIC ; + shiftout : OUT STD_LOGIC + ); +END lpm_shiftreg4; + + +ARCHITECTURE SYN OF lpm_shiftreg4 IS + + SIGNAL sub_wire0 : STD_LOGIC ; + + + + COMPONENT lpm_shiftreg + GENERIC ( + lpm_direction : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + clock : IN STD_LOGIC ; + shiftout : OUT STD_LOGIC ; + shiftin : IN STD_LOGIC + ); + END COMPONENT; + +BEGIN + shiftout <= sub_wire0; + + lpm_shiftreg_component : lpm_shiftreg + GENERIC MAP ( + lpm_direction => "RIGHT", + lpm_type => "LPM_SHIFTREG", + lpm_width => 5 + ) + PORT MAP ( + clock => clock, + shiftin => shiftin, + shiftout => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACLR NUMERIC "0" +-- Retrieval info: PRIVATE: ALOAD NUMERIC "0" +-- Retrieval info: PRIVATE: ASET NUMERIC "0" +-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: CLK_EN NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: LeftShift NUMERIC "0" +-- Retrieval info: PRIVATE: ParallelDataInput NUMERIC "0" +-- Retrieval info: PRIVATE: Q_OUT NUMERIC "0" +-- Retrieval info: PRIVATE: SCLR NUMERIC "0" +-- Retrieval info: PRIVATE: SLOAD NUMERIC "0" +-- Retrieval info: PRIVATE: SSET NUMERIC "0" +-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: SerialShiftInput NUMERIC "1" +-- Retrieval info: PRIVATE: SerialShiftOutput NUMERIC "1" +-- Retrieval info: PRIVATE: nBit NUMERIC "5" +-- Retrieval info: CONSTANT: LPM_DIRECTION STRING "RIGHT" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_SHIFTREG" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "5" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: shiftin 0 0 0 0 INPUT NODEFVAL shiftin +-- Retrieval info: USED_PORT: shiftout 0 0 0 0 OUTPUT NODEFVAL shiftout +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: @shiftin 0 0 0 0 shiftin 0 0 0 0 +-- Retrieval info: CONNECT: shiftout 0 0 0 0 @shiftout 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg4.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg4.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg4.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg4.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg4_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg5.bsf b/FPGA_by_Fredi/Video/lpm_shiftreg5.bsf new file mode 100644 index 0000000..a528c96 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg5.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 80) + (text "lpm_shiftreg5" (rect 34 1 124 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 26 49 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 48) + (input) + (text "shiftin" (rect 0 0 34 14)(font "Arial" (font_size 8))) + (text "shiftin" (rect 20 42 48 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 144 48) + (output) + (text "q[4..0]" (rect 0 0 35 14)(font "Arial" (font_size 8))) + (text "q[4..0]" (rect 95 42 125 55)(font "Arial" (font_size 8))) + (line (pt 144 48)(pt 128 48)(line_width 3)) + ) + (drawing + (text "right shift" (rect 88 17 128 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 64)(line_width 1)) + (line (pt 128 64)(pt 16 64)(line_width 1)) + (line (pt 16 64)(pt 16 16)(line_width 1)) + (line (pt 16 26)(pt 22 32)(line_width 1)) + (line (pt 22 32)(pt 16 38)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg5.cmp b/FPGA_by_Fredi/Video/lpm_shiftreg5.cmp new file mode 100644 index 0000000..638f12e --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg5.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_shiftreg5 + PORT + ( + clock : IN STD_LOGIC ; + shiftin : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (4 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg5.inc b/FPGA_by_Fredi/Video/lpm_shiftreg5.inc new file mode 100644 index 0000000..431ed2c --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg5.inc @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_shiftreg5 +( + clock, + shiftin +) + +RETURNS ( + q[4..0] +); diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg5.qip b/FPGA_by_Fredi/Video/lpm_shiftreg5.qip new file mode 100644 index 0000000..9b71f4b --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg5.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_SHIFTREG" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_shiftreg5.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg5.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg5.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg5.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg5.vhd b/FPGA_by_Fredi/Video/lpm_shiftreg5.vhd new file mode 100644 index 0000000..71a1232 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg5.vhd @@ -0,0 +1,125 @@ +-- megafunction wizard: %LPM_SHIFTREG% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_shiftreg + +-- ============================================================ +-- File Name: lpm_shiftreg5.vhd +-- Megafunction Name(s): +-- lpm_shiftreg +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_shiftreg5 IS + PORT + ( + clock : IN STD_LOGIC ; + shiftin : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (4 DOWNTO 0) + ); +END lpm_shiftreg5; + + +ARCHITECTURE SYN OF lpm_shiftreg5 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (4 DOWNTO 0); + + + + COMPONENT lpm_shiftreg + GENERIC ( + lpm_direction : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + clock : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (4 DOWNTO 0); + shiftin : IN STD_LOGIC + ); + END COMPONENT; + +BEGIN + q <= sub_wire0(4 DOWNTO 0); + + lpm_shiftreg_component : lpm_shiftreg + GENERIC MAP ( + lpm_direction => "RIGHT", + lpm_type => "LPM_SHIFTREG", + lpm_width => 5 + ) + PORT MAP ( + clock => clock, + shiftin => shiftin, + q => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACLR NUMERIC "0" +-- Retrieval info: PRIVATE: ALOAD NUMERIC "0" +-- Retrieval info: PRIVATE: ASET NUMERIC "0" +-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: CLK_EN NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: LeftShift NUMERIC "0" +-- Retrieval info: PRIVATE: ParallelDataInput NUMERIC "0" +-- Retrieval info: PRIVATE: Q_OUT NUMERIC "1" +-- Retrieval info: PRIVATE: SCLR NUMERIC "0" +-- Retrieval info: PRIVATE: SLOAD NUMERIC "0" +-- Retrieval info: PRIVATE: SSET NUMERIC "0" +-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: SerialShiftInput NUMERIC "1" +-- Retrieval info: PRIVATE: SerialShiftOutput NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "5" +-- Retrieval info: CONSTANT: LPM_DIRECTION STRING "RIGHT" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_SHIFTREG" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "5" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: q 0 0 5 0 OUTPUT NODEFVAL q[4..0] +-- Retrieval info: USED_PORT: shiftin 0 0 0 0 INPUT NODEFVAL shiftin +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: q 0 0 5 0 @q 0 0 5 0 +-- Retrieval info: CONNECT: @shiftin 0 0 0 0 shiftin 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg5.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg5.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg5.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg5.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg5_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg6.bsf b/FPGA_by_Fredi/Video/lpm_shiftreg6.bsf new file mode 100644 index 0000000..aa0296b --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg6.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 80) + (text "lpm_shiftreg6" (rect 34 1 124 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 26 49 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 48) + (input) + (text "shiftin" (rect 0 0 34 14)(font "Arial" (font_size 8))) + (text "shiftin" (rect 20 42 48 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 144 48) + (output) + (text "q[4..0]" (rect 0 0 35 14)(font "Arial" (font_size 8))) + (text "q[4..0]" (rect 95 42 125 55)(font "Arial" (font_size 8))) + (line (pt 144 48)(pt 128 48)(line_width 3)) + ) + (drawing + (text "right shift" (rect 88 17 128 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 64)(line_width 1)) + (line (pt 128 64)(pt 16 64)(line_width 1)) + (line (pt 16 64)(pt 16 16)(line_width 1)) + (line (pt 16 26)(pt 22 32)(line_width 1)) + (line (pt 22 32)(pt 16 38)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg6.cmp b/FPGA_by_Fredi/Video/lpm_shiftreg6.cmp new file mode 100644 index 0000000..c9f7a9b --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg6.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_shiftreg6 + PORT + ( + clock : IN STD_LOGIC ; + shiftin : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (4 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg6.inc b/FPGA_by_Fredi/Video/lpm_shiftreg6.inc new file mode 100644 index 0000000..7767c57 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg6.inc @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_shiftreg6 +( + clock, + shiftin +) + +RETURNS ( + q[4..0] +); diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg6.qip b/FPGA_by_Fredi/Video/lpm_shiftreg6.qip new file mode 100644 index 0000000..adb4909 --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg6.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_SHIFTREG" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_shiftreg6.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg6.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg6.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_shiftreg6.cmp"] diff --git a/FPGA_by_Fredi/Video/lpm_shiftreg6.vhd b/FPGA_by_Fredi/Video/lpm_shiftreg6.vhd new file mode 100644 index 0000000..773243e --- /dev/null +++ b/FPGA_by_Fredi/Video/lpm_shiftreg6.vhd @@ -0,0 +1,125 @@ +-- megafunction wizard: %LPM_SHIFTREG% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_shiftreg + +-- ============================================================ +-- File Name: lpm_shiftreg6.vhd +-- Megafunction Name(s): +-- lpm_shiftreg +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_shiftreg6 IS + PORT + ( + clock : IN STD_LOGIC ; + shiftin : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (4 DOWNTO 0) + ); +END lpm_shiftreg6; + + +ARCHITECTURE SYN OF lpm_shiftreg6 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (4 DOWNTO 0); + + + + COMPONENT lpm_shiftreg + GENERIC ( + lpm_direction : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + clock : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (4 DOWNTO 0); + shiftin : IN STD_LOGIC + ); + END COMPONENT; + +BEGIN + q <= sub_wire0(4 DOWNTO 0); + + lpm_shiftreg_component : lpm_shiftreg + GENERIC MAP ( + lpm_direction => "RIGHT", + lpm_type => "LPM_SHIFTREG", + lpm_width => 5 + ) + PORT MAP ( + clock => clock, + shiftin => shiftin, + q => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACLR NUMERIC "0" +-- Retrieval info: PRIVATE: ALOAD NUMERIC "0" +-- Retrieval info: PRIVATE: ASET NUMERIC "0" +-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: CLK_EN NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: LeftShift NUMERIC "0" +-- Retrieval info: PRIVATE: ParallelDataInput NUMERIC "0" +-- Retrieval info: PRIVATE: Q_OUT NUMERIC "1" +-- Retrieval info: PRIVATE: SCLR NUMERIC "0" +-- Retrieval info: PRIVATE: SLOAD NUMERIC "0" +-- Retrieval info: PRIVATE: SSET NUMERIC "0" +-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: SerialShiftInput NUMERIC "1" +-- Retrieval info: PRIVATE: SerialShiftOutput NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "5" +-- Retrieval info: CONSTANT: LPM_DIRECTION STRING "RIGHT" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_SHIFTREG" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "5" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: q 0 0 5 0 OUTPUT NODEFVAL q[4..0] +-- Retrieval info: USED_PORT: shiftin 0 0 0 0 INPUT NODEFVAL shiftin +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: q 0 0 5 0 @q 0 0 5 0 +-- Retrieval info: CONNECT: @shiftin 0 0 0 0 shiftin 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg6.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg6.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg6.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg6.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_shiftreg6_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/altddio_out0.bsf b/FPGA_by_Fredi/altddio_out0.bsf new file mode 100644 index 0000000..9889d79 --- /dev/null +++ b/FPGA_by_Fredi/altddio_out0.bsf @@ -0,0 +1,64 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 232 120) + (text "altddio_out0" (rect 81 1 163 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 104 25 116)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "datain_h" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "datain_h" (rect 4 11 46 24)(font "Arial" (font_size 8))) + (line (pt 0 24)(pt 88 24)(line_width 1)) + ) + (port + (pt 0 40) + (input) + (text "datain_l" (rect 0 0 43 14)(font "Arial" (font_size 8))) + (text "datain_l" (rect 4 27 43 40)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 88 40)(line_width 1)) + ) + (port + (pt 0 56) + (input) + (text "outclock" (rect 0 0 47 14)(font "Arial" (font_size 8))) + (text "outclock" (rect 4 43 42 56)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 88 56)(line_width 1)) + ) + (port + (pt 232 24) + (output) + (text "dataout" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "dataout" (rect 193 11 229 24)(font "Arial" (font_size 8))) + (line (pt 232 24)(pt 152 24)(line_width 1)) + ) + (drawing + (text "ddio" (rect 110 27 131 40)(font "Arial" (font_size 8))) + (text "output" (rect 105 42 135 55)(font "Arial" (font_size 8))) + (text "power up" (rect 92 74 129 86)(font "Arial" )) + (text "low" (rect 92 84 105 96)(font "Arial" )) + (line (pt 88 16)(pt 152 16)(line_width 1)) + (line (pt 152 16)(pt 152 96)(line_width 1)) + (line (pt 152 96)(pt 88 96)(line_width 1)) + (line (pt 88 96)(pt 88 16)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/altddio_out0.cmp b/FPGA_by_Fredi/altddio_out0.cmp new file mode 100644 index 0000000..6e98c39 --- /dev/null +++ b/FPGA_by_Fredi/altddio_out0.cmp @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component altddio_out0 + PORT + ( + datain_h : IN STD_LOGIC ; + datain_l : IN STD_LOGIC ; + outclock : IN STD_LOGIC ; + dataout : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/altddio_out0.inc b/FPGA_by_Fredi/altddio_out0.inc new file mode 100644 index 0000000..030b327 --- /dev/null +++ b/FPGA_by_Fredi/altddio_out0.inc @@ -0,0 +1,25 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION altddio_out0 +( + datain_h, + datain_l, + outclock +) + +RETURNS ( + dataout +); diff --git a/FPGA_by_Fredi/altddio_out0.ppf b/FPGA_by_Fredi/altddio_out0.ppf new file mode 100644 index 0000000..4379977 --- /dev/null +++ b/FPGA_by_Fredi/altddio_out0.ppf @@ -0,0 +1,11 @@ + + + + + + + + + + + diff --git a/FPGA_by_Fredi/altddio_out0.qip b/FPGA_by_Fredi/altddio_out0.qip new file mode 100644 index 0000000..8193856 --- /dev/null +++ b/FPGA_by_Fredi/altddio_out0.qip @@ -0,0 +1,7 @@ +set_global_assignment -name IP_TOOL_NAME "ALTDDIO_OUT" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "altddio_out0.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out0.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out0.cmp"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out0.ppf"] diff --git a/FPGA_by_Fredi/altddio_out0.vhd b/FPGA_by_Fredi/altddio_out0.vhd new file mode 100644 index 0000000..ea6d708 --- /dev/null +++ b/FPGA_by_Fredi/altddio_out0.vhd @@ -0,0 +1,146 @@ +-- megafunction wizard: %ALTDDIO_OUT% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altddio_out + +-- ============================================================ +-- File Name: altddio_out0.vhd +-- Megafunction Name(s): +-- altddio_out +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY altddio_out0 IS + PORT + ( + datain_h : IN STD_LOGIC ; + datain_l : IN STD_LOGIC ; + outclock : IN STD_LOGIC ; + dataout : OUT STD_LOGIC + ); +END altddio_out0; + + +ARCHITECTURE SYN OF altddio_out0 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC ; + SIGNAL sub_wire2 : STD_LOGIC ; + SIGNAL sub_wire3 : STD_LOGIC_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire4 : STD_LOGIC ; + SIGNAL sub_wire5 : STD_LOGIC_VECTOR (0 DOWNTO 0); + + + + COMPONENT altddio_out + GENERIC ( + extend_oe_disable : STRING; + intended_device_family : STRING; + invert_output : STRING; + lpm_type : STRING; + oe_reg : STRING; + power_up_high : STRING; + width : NATURAL + ); + PORT ( + dataout : OUT STD_LOGIC_VECTOR (0 DOWNTO 0); + outclock : IN STD_LOGIC ; + datain_h : IN STD_LOGIC_VECTOR (0 DOWNTO 0); + datain_l : IN STD_LOGIC_VECTOR (0 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + sub_wire1 <= sub_wire0(0); + dataout <= sub_wire1; + sub_wire2 <= datain_h; + sub_wire3(0) <= sub_wire2; + sub_wire4 <= datain_l; + sub_wire5(0) <= sub_wire4; + + altddio_out_component : altddio_out + GENERIC MAP ( + extend_oe_disable => "UNUSED", + intended_device_family => "Cyclone III", + invert_output => "OFF", + lpm_type => "altddio_out", + oe_reg => "UNUSED", + power_up_high => "OFF", + width => 1 + ) + PORT MAP ( + outclock => outclock, + datain_h => sub_wire3, + datain_l => sub_wire5, + dataout => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ARESET_MODE NUMERIC "2" +-- Retrieval info: PRIVATE: CLKEN NUMERIC "0" +-- Retrieval info: PRIVATE: EXTEND_OE_DISABLE NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: OE NUMERIC "0" +-- Retrieval info: PRIVATE: OE_REG NUMERIC "0" +-- Retrieval info: PRIVATE: POWER_UP_HIGH NUMERIC "0" +-- Retrieval info: PRIVATE: SRESET_MODE NUMERIC "2" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: WIDTH NUMERIC "1" +-- Retrieval info: CONSTANT: EXTEND_OE_DISABLE STRING "UNUSED" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: INVERT_OUTPUT STRING "OFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altddio_out" +-- Retrieval info: CONSTANT: OE_REG STRING "UNUSED" +-- Retrieval info: CONSTANT: POWER_UP_HIGH STRING "OFF" +-- Retrieval info: CONSTANT: WIDTH NUMERIC "1" +-- Retrieval info: USED_PORT: datain_h 0 0 0 0 INPUT NODEFVAL datain_h +-- Retrieval info: USED_PORT: datain_l 0 0 0 0 INPUT NODEFVAL datain_l +-- Retrieval info: USED_PORT: dataout 0 0 0 0 OUTPUT NODEFVAL dataout +-- Retrieval info: USED_PORT: outclock 0 0 0 0 INPUT_CLK_EXT NODEFVAL outclock +-- Retrieval info: CONNECT: @datain_h 0 0 1 0 datain_h 0 0 0 0 +-- Retrieval info: CONNECT: @datain_l 0 0 1 0 datain_l 0 0 0 0 +-- Retrieval info: CONNECT: dataout 0 0 0 0 @dataout 0 0 1 0 +-- Retrieval info: CONNECT: @outclock 0 0 0 0 outclock 0 0 0 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out0.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out0.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out0.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out0_inst.vhd FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/altddio_out3.bsf b/FPGA_by_Fredi/altddio_out3.bsf new file mode 100644 index 0000000..ba8c153 --- /dev/null +++ b/FPGA_by_Fredi/altddio_out3.bsf @@ -0,0 +1,64 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 232 120) + (text "altddio_out3" (rect 81 1 163 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 104 25 116)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "datain_h" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "datain_h" (rect 4 11 46 24)(font "Arial" (font_size 8))) + (line (pt 0 24)(pt 88 24)(line_width 1)) + ) + (port + (pt 0 40) + (input) + (text "datain_l" (rect 0 0 43 14)(font "Arial" (font_size 8))) + (text "datain_l" (rect 4 27 43 40)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 88 40)(line_width 1)) + ) + (port + (pt 0 56) + (input) + (text "outclock" (rect 0 0 47 14)(font "Arial" (font_size 8))) + (text "outclock" (rect 4 43 42 56)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 88 56)(line_width 1)) + ) + (port + (pt 232 24) + (output) + (text "dataout" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "dataout" (rect 193 11 229 24)(font "Arial" (font_size 8))) + (line (pt 232 24)(pt 152 24)(line_width 1)) + ) + (drawing + (text "ddio" (rect 110 27 131 40)(font "Arial" (font_size 8))) + (text "output" (rect 105 42 135 55)(font "Arial" (font_size 8))) + (text "power up" (rect 92 74 129 86)(font "Arial" )) + (text "low" (rect 92 84 105 96)(font "Arial" )) + (line (pt 88 16)(pt 152 16)(line_width 1)) + (line (pt 152 16)(pt 152 96)(line_width 1)) + (line (pt 152 96)(pt 88 96)(line_width 1)) + (line (pt 88 96)(pt 88 16)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/altddio_out3.cmp b/FPGA_by_Fredi/altddio_out3.cmp new file mode 100644 index 0000000..ce5862c --- /dev/null +++ b/FPGA_by_Fredi/altddio_out3.cmp @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component altddio_out3 + PORT + ( + datain_h : IN STD_LOGIC ; + datain_l : IN STD_LOGIC ; + outclock : IN STD_LOGIC ; + dataout : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/altddio_out3.inc b/FPGA_by_Fredi/altddio_out3.inc new file mode 100644 index 0000000..f6b4097 --- /dev/null +++ b/FPGA_by_Fredi/altddio_out3.inc @@ -0,0 +1,25 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION altddio_out3 +( + datain_h, + datain_l, + outclock +) + +RETURNS ( + dataout +); diff --git a/FPGA_by_Fredi/altddio_out3.ppf b/FPGA_by_Fredi/altddio_out3.ppf new file mode 100644 index 0000000..e914df8 --- /dev/null +++ b/FPGA_by_Fredi/altddio_out3.ppf @@ -0,0 +1,11 @@ + + + + + + + + + + + diff --git a/FPGA_by_Fredi/altddio_out3.qip b/FPGA_by_Fredi/altddio_out3.qip new file mode 100644 index 0000000..8f94ee3 --- /dev/null +++ b/FPGA_by_Fredi/altddio_out3.qip @@ -0,0 +1,7 @@ +set_global_assignment -name IP_TOOL_NAME "ALTDDIO_OUT" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "altddio_out3.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out3.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out3.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out3.cmp"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altddio_out3.ppf"] diff --git a/FPGA_by_Fredi/altddio_out3.vhd b/FPGA_by_Fredi/altddio_out3.vhd new file mode 100644 index 0000000..e55160f --- /dev/null +++ b/FPGA_by_Fredi/altddio_out3.vhd @@ -0,0 +1,146 @@ +-- megafunction wizard: %ALTDDIO_OUT% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altddio_out + +-- ============================================================ +-- File Name: altddio_out3.vhd +-- Megafunction Name(s): +-- altddio_out +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY altddio_out3 IS + PORT + ( + datain_h : IN STD_LOGIC ; + datain_l : IN STD_LOGIC ; + outclock : IN STD_LOGIC ; + dataout : OUT STD_LOGIC + ); +END altddio_out3; + + +ARCHITECTURE SYN OF altddio_out3 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC ; + SIGNAL sub_wire2 : STD_LOGIC ; + SIGNAL sub_wire3 : STD_LOGIC_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire4 : STD_LOGIC ; + SIGNAL sub_wire5 : STD_LOGIC_VECTOR (0 DOWNTO 0); + + + + COMPONENT altddio_out + GENERIC ( + extend_oe_disable : STRING; + intended_device_family : STRING; + invert_output : STRING; + lpm_type : STRING; + oe_reg : STRING; + power_up_high : STRING; + width : NATURAL + ); + PORT ( + dataout : OUT STD_LOGIC_VECTOR (0 DOWNTO 0); + outclock : IN STD_LOGIC ; + datain_h : IN STD_LOGIC_VECTOR (0 DOWNTO 0); + datain_l : IN STD_LOGIC_VECTOR (0 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + sub_wire1 <= sub_wire0(0); + dataout <= sub_wire1; + sub_wire2 <= datain_h; + sub_wire3(0) <= sub_wire2; + sub_wire4 <= datain_l; + sub_wire5(0) <= sub_wire4; + + altddio_out_component : altddio_out + GENERIC MAP ( + extend_oe_disable => "UNUSED", + intended_device_family => "Cyclone III", + invert_output => "OFF", + lpm_type => "altddio_out", + oe_reg => "UNUSED", + power_up_high => "OFF", + width => 1 + ) + PORT MAP ( + outclock => outclock, + datain_h => sub_wire3, + datain_l => sub_wire5, + dataout => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ARESET_MODE NUMERIC "2" +-- Retrieval info: PRIVATE: CLKEN NUMERIC "0" +-- Retrieval info: PRIVATE: EXTEND_OE_DISABLE NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: OE NUMERIC "0" +-- Retrieval info: PRIVATE: OE_REG NUMERIC "0" +-- Retrieval info: PRIVATE: POWER_UP_HIGH NUMERIC "0" +-- Retrieval info: PRIVATE: SRESET_MODE NUMERIC "2" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: WIDTH NUMERIC "1" +-- Retrieval info: CONSTANT: EXTEND_OE_DISABLE STRING "UNUSED" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: INVERT_OUTPUT STRING "OFF" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altddio_out" +-- Retrieval info: CONSTANT: OE_REG STRING "UNUSED" +-- Retrieval info: CONSTANT: POWER_UP_HIGH STRING "OFF" +-- Retrieval info: CONSTANT: WIDTH NUMERIC "1" +-- Retrieval info: USED_PORT: datain_h 0 0 0 0 INPUT NODEFVAL datain_h +-- Retrieval info: USED_PORT: datain_l 0 0 0 0 INPUT NODEFVAL datain_l +-- Retrieval info: USED_PORT: dataout 0 0 0 0 OUTPUT NODEFVAL dataout +-- Retrieval info: USED_PORT: outclock 0 0 0 0 INPUT_CLK_EXT NODEFVAL outclock +-- Retrieval info: CONNECT: @datain_h 0 0 1 0 datain_h 0 0 0 0 +-- Retrieval info: CONNECT: @datain_l 0 0 1 0 datain_l 0 0 0 0 +-- Retrieval info: CONNECT: dataout 0 0 0 0 @dataout 0 0 1 0 +-- Retrieval info: CONNECT: @outclock 0 0 0 0 outclock 0 0 0 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out3.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out3.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out3.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out3.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out3.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altddio_out3_inst.vhd FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/altpll0.bsf b/FPGA_by_Fredi/altpll0.bsf new file mode 100644 index 0000000..b9a2853 --- /dev/null +++ b/FPGA_by_Fredi/altpll0.bsf @@ -0,0 +1,117 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 280 248) + (text "altpll0" (rect 120 1 167 20)(font "Arial" (font_size 10))) + (text "inst" (rect 8 229 31 244)(font "Arial" )) + (port + (pt 0 72) + (input) + (text "inclk0" (rect 0 0 40 16)(font "Arial" (font_size 8))) + (text "inclk0" (rect 4 56 38 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 48 72)(line_width 1)) + ) + (port + (pt 280 72) + (output) + (text "c0" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c0" (rect 263 56 277 72)(font "Arial" (font_size 8))) + (line (pt 280 72)(pt 248 72)(line_width 1)) + ) + (port + (pt 280 96) + (output) + (text "c1" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c1" (rect 263 80 277 96)(font "Arial" (font_size 8))) + (line (pt 280 96)(pt 248 96)(line_width 1)) + ) + (port + (pt 280 120) + (output) + (text "c2" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c2" (rect 263 104 277 120)(font "Arial" (font_size 8))) + (line (pt 280 120)(pt 248 120)(line_width 1)) + ) + (port + (pt 280 144) + (output) + (text "c3" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c3" (rect 263 128 277 144)(font "Arial" (font_size 8))) + (line (pt 280 144)(pt 248 144)(line_width 1)) + ) + (port + (pt 280 168) + (output) + (text "c4" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c4" (rect 263 152 277 168)(font "Arial" (font_size 8))) + (line (pt 280 168)(pt 248 168)(line_width 1)) + ) + (drawing + (text "Cyclone III" (rect 205 230 253 244)(font "Arial" )) + (text "inclk0 frequency: 33.000 MHz" (rect 58 67 201 81)(font "Arial" )) + (text "Operation Mode: Normal" (rect 58 84 173 98)(font "Arial" )) + (text "Clk " (rect 59 111 76 125)(font "Arial" )) + (text "Ratio" (rect 90 111 114 125)(font "Arial" )) + (text "Ph (dg)" (rect 128 111 163 125)(font "Arial" )) + (text "DC (%)" (rect 173 111 208 125)(font "Arial" )) + (text "c0" (rect 63 129 75 143)(font "Arial" )) + (text "16/11" (rect 89 129 116 143)(font "Arial" )) + (text "0.00" (rect 136 129 157 143)(font "Arial" )) + (text "50.00" (rect 178 129 205 143)(font "Arial" )) + (text "c1" (rect 63 147 75 161)(font "Arial" )) + (text "50/11" (rect 89 147 116 161)(font "Arial" )) + (text "0.00" (rect 136 147 157 161)(font "Arial" )) + (text "50.00" (rect 178 147 205 161)(font "Arial" )) + (text "c2" (rect 63 165 75 179)(font "Arial" )) + (text "40/11" (rect 89 165 116 179)(font "Arial" )) + (text "0.00" (rect 136 165 157 179)(font "Arial" )) + (text "50.00" (rect 178 165 205 179)(font "Arial" )) + (text "c3" (rect 63 183 75 197)(font "Arial" )) + (text "109/33" (rect 85 183 118 197)(font "Arial" )) + (text "0.00" (rect 136 183 157 197)(font "Arial" )) + (text "50.00" (rect 178 183 205 197)(font "Arial" )) + (text "c4" (rect 63 201 75 215)(font "Arial" )) + (text "109/39" (rect 85 201 118 215)(font "Arial" )) + (text "0.00" (rect 136 201 157 215)(font "Arial" )) + (text "50.00" (rect 178 201 205 215)(font "Arial" )) + (line (pt 0 0)(pt 281 0)(line_width 1)) + (line (pt 281 0)(pt 281 249)(line_width 1)) + (line (pt 0 249)(pt 281 249)(line_width 1)) + (line (pt 0 0)(pt 0 249)(line_width 1)) + (line (pt 56 108)(pt 215 108)(line_width 1)) + (line (pt 56 125)(pt 215 125)(line_width 1)) + (line (pt 56 143)(pt 215 143)(line_width 1)) + (line (pt 56 161)(pt 215 161)(line_width 1)) + (line (pt 56 179)(pt 215 179)(line_width 1)) + (line (pt 56 197)(pt 215 197)(line_width 1)) + (line (pt 56 215)(pt 215 215)(line_width 1)) + (line (pt 56 108)(pt 56 215)(line_width 1)) + (line (pt 82 108)(pt 82 215)(line_width 3)) + (line (pt 125 108)(pt 125 215)(line_width 3)) + (line (pt 170 108)(pt 170 215)(line_width 3)) + (line (pt 214 108)(pt 214 215)(line_width 1)) + (line (pt 48 56)(pt 248 56)(line_width 1)) + (line (pt 248 56)(pt 248 232)(line_width 1)) + (line (pt 48 232)(pt 248 232)(line_width 1)) + (line (pt 48 56)(pt 48 232)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/altpll0.cmp b/FPGA_by_Fredi/altpll0.cmp new file mode 100644 index 0000000..5097275 --- /dev/null +++ b/FPGA_by_Fredi/altpll0.cmp @@ -0,0 +1,26 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component altpll0 + PORT + ( + inclk0 : IN STD_LOGIC := '0'; + c0 : OUT STD_LOGIC ; + c1 : OUT STD_LOGIC ; + c2 : OUT STD_LOGIC ; + c3 : OUT STD_LOGIC ; + c4 : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/altpll0.inc b/FPGA_by_Fredi/altpll0.inc new file mode 100644 index 0000000..933af49 --- /dev/null +++ b/FPGA_by_Fredi/altpll0.inc @@ -0,0 +1,27 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION altpll0 +( + inclk0 +) + +RETURNS ( + c0, + c1, + c2, + c3, + c4 +); diff --git a/FPGA_by_Fredi/altpll0.ppf b/FPGA_by_Fredi/altpll0.ppf new file mode 100644 index 0000000..521a742 --- /dev/null +++ b/FPGA_by_Fredi/altpll0.ppf @@ -0,0 +1,13 @@ + + + + + + + + + + + + + diff --git a/FPGA_by_Fredi/altpll0.qip b/FPGA_by_Fredi/altpll0.qip new file mode 100644 index 0000000..1b4cd11 --- /dev/null +++ b/FPGA_by_Fredi/altpll0.qip @@ -0,0 +1,7 @@ +set_global_assignment -name IP_TOOL_NAME "ALTPLL" +set_global_assignment -name IP_TOOL_VERSION "9.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "altpll0.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll0.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll0.cmp"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll0.ppf"] diff --git a/FPGA_by_Fredi/altpll0.vhd b/FPGA_by_Fredi/altpll0.vhd new file mode 100644 index 0000000..b035bf5 --- /dev/null +++ b/FPGA_by_Fredi/altpll0.vhd @@ -0,0 +1,477 @@ +-- megafunction wizard: %ALTPLL% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altpll + +-- ============================================================ +-- File Name: altpll0.vhd +-- Megafunction Name(s): +-- altpll +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY altpll0 IS + PORT + ( + inclk0 : IN STD_LOGIC := '0'; + c0 : OUT STD_LOGIC ; + c1 : OUT STD_LOGIC ; + c2 : OUT STD_LOGIC ; + c3 : OUT STD_LOGIC ; + c4 : OUT STD_LOGIC + ); +END altpll0; + + +ARCHITECTURE SYN OF altpll0 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (4 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC ; + SIGNAL sub_wire2 : STD_LOGIC ; + SIGNAL sub_wire3 : STD_LOGIC ; + SIGNAL sub_wire4 : STD_LOGIC ; + SIGNAL sub_wire5 : STD_LOGIC ; + SIGNAL sub_wire6 : STD_LOGIC ; + SIGNAL sub_wire7 : STD_LOGIC_VECTOR (1 DOWNTO 0); + SIGNAL sub_wire8_bv : BIT_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire8 : STD_LOGIC_VECTOR (0 DOWNTO 0); + + + + COMPONENT altpll + GENERIC ( + bandwidth_type : STRING; + clk0_divide_by : NATURAL; + clk0_duty_cycle : NATURAL; + clk0_multiply_by : NATURAL; + clk0_phase_shift : STRING; + clk1_divide_by : NATURAL; + clk1_duty_cycle : NATURAL; + clk1_multiply_by : NATURAL; + clk1_phase_shift : STRING; + clk2_divide_by : NATURAL; + clk2_duty_cycle : NATURAL; + clk2_multiply_by : NATURAL; + clk2_phase_shift : STRING; + clk3_divide_by : NATURAL; + clk3_duty_cycle : NATURAL; + clk3_multiply_by : NATURAL; + clk3_phase_shift : STRING; + clk4_divide_by : NATURAL; + clk4_duty_cycle : NATURAL; + clk4_multiply_by : NATURAL; + clk4_phase_shift : STRING; + compensate_clock : STRING; + inclk0_input_frequency : NATURAL; + intended_device_family : STRING; + lpm_type : STRING; + operation_mode : STRING; + pll_type : STRING; + port_activeclock : STRING; + port_areset : STRING; + port_clkbad0 : STRING; + port_clkbad1 : STRING; + port_clkloss : STRING; + port_clkswitch : STRING; + port_configupdate : STRING; + port_fbin : STRING; + port_inclk0 : STRING; + port_inclk1 : STRING; + port_locked : STRING; + port_pfdena : STRING; + port_phasecounterselect : STRING; + port_phasedone : STRING; + port_phasestep : STRING; + port_phaseupdown : STRING; + port_pllena : STRING; + port_scanaclr : STRING; + port_scanclk : STRING; + port_scanclkena : STRING; + port_scandata : STRING; + port_scandataout : STRING; + port_scandone : STRING; + port_scanread : STRING; + port_scanwrite : STRING; + port_clk0 : STRING; + port_clk1 : STRING; + port_clk2 : STRING; + port_clk3 : STRING; + port_clk4 : STRING; + port_clk5 : STRING; + port_clkena0 : STRING; + port_clkena1 : STRING; + port_clkena2 : STRING; + port_clkena3 : STRING; + port_clkena4 : STRING; + port_clkena5 : STRING; + port_extclk0 : STRING; + port_extclk1 : STRING; + port_extclk2 : STRING; + port_extclk3 : STRING; + width_clock : NATURAL + ); + PORT ( + inclk : IN STD_LOGIC_VECTOR (1 DOWNTO 0); + clk : OUT STD_LOGIC_VECTOR (4 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + sub_wire8_bv(0 DOWNTO 0) <= "0"; + sub_wire8 <= To_stdlogicvector(sub_wire8_bv); + sub_wire5 <= sub_wire0(4); + sub_wire4 <= sub_wire0(3); + sub_wire3 <= sub_wire0(2); + sub_wire2 <= sub_wire0(1); + sub_wire1 <= sub_wire0(0); + c0 <= sub_wire1; + c1 <= sub_wire2; + c2 <= sub_wire3; + c3 <= sub_wire4; + c4 <= sub_wire5; + sub_wire6 <= inclk0; + sub_wire7 <= sub_wire8(0 DOWNTO 0) & sub_wire6; + + altpll_component : altpll + GENERIC MAP ( + bandwidth_type => "AUTO", + clk0_divide_by => 11, + clk0_duty_cycle => 50, + clk0_multiply_by => 16, + clk0_phase_shift => "0", + clk1_divide_by => 11, + clk1_duty_cycle => 50, + clk1_multiply_by => 50, + clk1_phase_shift => "0", + clk2_divide_by => 11, + clk2_duty_cycle => 50, + clk2_multiply_by => 40, + clk2_phase_shift => "0", + clk3_divide_by => 33, + clk3_duty_cycle => 50, + clk3_multiply_by => 109, + clk3_phase_shift => "0", + clk4_divide_by => 39, + clk4_duty_cycle => 50, + clk4_multiply_by => 109, + clk4_phase_shift => "0", + compensate_clock => "CLK0", + inclk0_input_frequency => 30303, + intended_device_family => "Cyclone III", + lpm_type => "altpll", + operation_mode => "NORMAL", + pll_type => "AUTO", + port_activeclock => "PORT_UNUSED", + port_areset => "PORT_UNUSED", + port_clkbad0 => "PORT_UNUSED", + port_clkbad1 => "PORT_UNUSED", + port_clkloss => "PORT_UNUSED", + port_clkswitch => "PORT_UNUSED", + port_configupdate => "PORT_UNUSED", + port_fbin => "PORT_UNUSED", + port_inclk0 => "PORT_USED", + port_inclk1 => "PORT_UNUSED", + port_locked => "PORT_UNUSED", + port_pfdena => "PORT_UNUSED", + port_phasecounterselect => "PORT_UNUSED", + port_phasedone => "PORT_UNUSED", + port_phasestep => "PORT_UNUSED", + port_phaseupdown => "PORT_UNUSED", + port_pllena => "PORT_UNUSED", + port_scanaclr => "PORT_UNUSED", + port_scanclk => "PORT_UNUSED", + port_scanclkena => "PORT_UNUSED", + port_scandata => "PORT_UNUSED", + port_scandataout => "PORT_UNUSED", + port_scandone => "PORT_UNUSED", + port_scanread => "PORT_UNUSED", + port_scanwrite => "PORT_UNUSED", + port_clk0 => "PORT_USED", + port_clk1 => "PORT_USED", + port_clk2 => "PORT_USED", + port_clk3 => "PORT_USED", + port_clk4 => "PORT_USED", + port_clk5 => "PORT_UNUSED", + port_clkena0 => "PORT_UNUSED", + port_clkena1 => "PORT_UNUSED", + port_clkena2 => "PORT_UNUSED", + port_clkena3 => "PORT_UNUSED", + port_clkena4 => "PORT_UNUSED", + port_clkena5 => "PORT_UNUSED", + port_extclk0 => "PORT_UNUSED", + port_extclk1 => "PORT_UNUSED", + port_extclk2 => "PORT_UNUSED", + port_extclk3 => "PORT_UNUSED", + width_clock => 5 + ) + PORT MAP ( + inclk => sub_wire7, + clk => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0" +-- Retrieval info: PRIVATE: BANDWIDTH STRING "1.000" +-- Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz" +-- Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0" +-- Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0" +-- Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0" +-- Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0" +-- Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0" +-- Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0" +-- Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "e0" +-- Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" +-- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "75" +-- Retrieval info: PRIVATE: DIV_FACTOR1 NUMERIC "33" +-- Retrieval info: PRIVATE: DIV_FACTOR2 NUMERIC "36" +-- Retrieval info: PRIVATE: DIV_FACTOR3 NUMERIC "39" +-- Retrieval info: PRIVATE: DIV_FACTOR4 NUMERIC "39" +-- Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE1 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE2 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE3 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE4 STRING "50.00000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "48.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE1 STRING "150.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE2 STRING "120.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE3 STRING "109.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE4 STRING "92.230766" +-- Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" +-- Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0" +-- Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575" +-- Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1" +-- Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "33.000" +-- Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "0" +-- Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "330.000" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT1 STRING "ps" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT2 STRING "ps" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT3 STRING "ps" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT4 STRING "ps" +-- Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any" +-- Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK1 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK2 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK3 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK4 STRING "0" +-- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "109" +-- Retrieval info: PRIVATE: MULT_FACTOR1 NUMERIC "109" +-- Retrieval info: PRIVATE: MULT_FACTOR2 NUMERIC "109" +-- Retrieval info: PRIVATE: MULT_FACTOR3 NUMERIC "109" +-- Retrieval info: PRIVATE: MULT_FACTOR4 NUMERIC "109" +-- Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "48.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING "150.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ2 STRING "120.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ3 STRING "109.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ4 STRING "92.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE1 STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE2 STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE3 STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE4 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT1 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT2 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT3 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT4 STRING "MHz" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT1 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT2 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT3 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT4 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT1 STRING "ps" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT2 STRING "ps" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT3 STRING "ps" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT4 STRING "ps" +-- Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1" +-- Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0" +-- Retrieval info: PRIVATE: RECONFIG_FILE STRING "altpll0.mif" +-- Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0" +-- Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000" +-- Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz" +-- Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500" +-- Retrieval info: PRIVATE: SPREAD_USE STRING "0" +-- Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0" +-- Retrieval info: PRIVATE: STICKY_CLK0 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK1 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK2 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK3 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK4 STRING "1" +-- Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1" +-- Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_CLK0 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK1 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK2 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK3 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK4 STRING "1" +-- Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA1 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA2 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA3 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA4 STRING "0" +-- Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" +-- Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0" +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "11" +-- Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "16" +-- Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK1_DIVIDE_BY NUMERIC "11" +-- Retrieval info: CONSTANT: CLK1_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC "50" +-- Retrieval info: CONSTANT: CLK1_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK2_DIVIDE_BY NUMERIC "11" +-- Retrieval info: CONSTANT: CLK2_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK2_MULTIPLY_BY NUMERIC "40" +-- Retrieval info: CONSTANT: CLK2_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK3_DIVIDE_BY NUMERIC "33" +-- Retrieval info: CONSTANT: CLK3_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK3_MULTIPLY_BY NUMERIC "109" +-- Retrieval info: CONSTANT: CLK3_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK4_DIVIDE_BY NUMERIC "39" +-- Retrieval info: CONSTANT: CLK4_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK4_MULTIPLY_BY NUMERIC "109" +-- Retrieval info: CONSTANT: CLK4_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0" +-- Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "30303" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altpll" +-- Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL" +-- Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5" +-- Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]" +-- Retrieval info: USED_PORT: @inclk 0 0 2 0 INPUT_CLK_EXT VCC "@inclk[1..0]" +-- Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0" +-- Retrieval info: USED_PORT: c1 0 0 0 0 OUTPUT_CLK_EXT VCC "c1" +-- Retrieval info: USED_PORT: c2 0 0 0 0 OUTPUT_CLK_EXT VCC "c2" +-- Retrieval info: USED_PORT: c3 0 0 0 0 OUTPUT_CLK_EXT VCC "c3" +-- Retrieval info: USED_PORT: c4 0 0 0 0 OUTPUT_CLK_EXT VCC "c4" +-- Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0" +-- Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0 +-- Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0 +-- Retrieval info: CONNECT: c1 0 0 0 0 @clk 0 0 1 1 +-- Retrieval info: CONNECT: c3 0 0 0 0 @clk 0 0 1 3 +-- Retrieval info: CONNECT: c2 0 0 0 0 @clk 0 0 1 2 +-- Retrieval info: CONNECT: c4 0 0 0 0 @clk 0 0 1 4 +-- Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0 +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll0.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll0.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll0.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll0_inst.vhd FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll0_waveforms.html TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll0_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/altpll0_waveforms.html b/FPGA_by_Fredi/altpll0_waveforms.html new file mode 100644 index 0000000..80e236a --- /dev/null +++ b/FPGA_by_Fredi/altpll0_waveforms.html @@ -0,0 +1,10 @@ + + +Sample Waveforms for "altpll0.vhd" + + +

Sample behavioral waveforms for design file "altpll0.vhd"

+

+

+ + diff --git a/FPGA_by_Fredi/altpll1.bsf b/FPGA_by_Fredi/altpll1.bsf new file mode 100644 index 0000000..d1e4a9e --- /dev/null +++ b/FPGA_by_Fredi/altpll1.bsf @@ -0,0 +1,100 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 328 216) + (text "altpll1" (rect 144 1 191 20)(font "Arial" (font_size 10))) + (text "inst" (rect 8 197 31 212)(font "Arial" )) + (port + (pt 0 72) + (input) + (text "inclk0" (rect 0 0 40 16)(font "Arial" (font_size 8))) + (text "inclk0" (rect 4 56 38 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 48 72)(line_width 1)) + ) + (port + (pt 328 72) + (output) + (text "c0" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c0" (rect 311 56 325 72)(font "Arial" (font_size 8))) + (line (pt 328 72)(pt 272 72)(line_width 1)) + ) + (port + (pt 328 96) + (output) + (text "c1" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c1" (rect 311 80 325 96)(font "Arial" (font_size 8))) + (line (pt 328 96)(pt 272 96)(line_width 1)) + ) + (port + (pt 328 120) + (output) + (text "c2" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c2" (rect 311 104 325 120)(font "Arial" (font_size 8))) + (line (pt 328 120)(pt 272 120)(line_width 1)) + ) + (port + (pt 328 144) + (output) + (text "locked" (rect 0 0 44 16)(font "Arial" (font_size 8))) + (text "locked" (rect 287 128 325 144)(font "Arial" (font_size 8))) + (line (pt 328 144)(pt 272 144)(line_width 1)) + ) + (drawing + (text "Cyclone III" (rect 253 198 301 212)(font "Arial" )) + (text "inclk0 frequency: 33.000 MHz" (rect 58 67 201 81)(font "Arial" )) + (text "Operation Mode: Src Sync Comp" (rect 58 84 215 98)(font "Arial" )) + (text "Clk " (rect 59 111 76 125)(font "Arial" )) + (text "Ratio" (rect 90 111 114 125)(font "Arial" )) + (text "Ph (dg)" (rect 128 111 163 125)(font "Arial" )) + (text "DC (%)" (rect 173 111 208 125)(font "Arial" )) + (text "c0" (rect 63 129 75 143)(font "Arial" )) + (text "1/66" (rect 92 129 113 143)(font "Arial" )) + (text "0.00" (rect 136 129 157 143)(font "Arial" )) + (text "50.00" (rect 178 129 205 143)(font "Arial" )) + (text "c1" (rect 63 147 75 161)(font "Arial" )) + (text "67/900" (rect 85 147 118 161)(font "Arial" )) + (text "0.00" (rect 136 147 157 161)(font "Arial" )) + (text "50.00" (rect 178 147 205 161)(font "Arial" )) + (text "c2" (rect 63 165 75 179)(font "Arial" )) + (text "67/90" (rect 89 165 116 179)(font "Arial" )) + (text "0.00" (rect 136 165 157 179)(font "Arial" )) + (text "50.00" (rect 178 165 205 179)(font "Arial" )) + (line (pt 0 0)(pt 329 0)(line_width 1)) + (line (pt 329 0)(pt 329 217)(line_width 1)) + (line (pt 0 217)(pt 329 217)(line_width 1)) + (line (pt 0 0)(pt 0 217)(line_width 1)) + (line (pt 56 108)(pt 215 108)(line_width 1)) + (line (pt 56 125)(pt 215 125)(line_width 1)) + (line (pt 56 143)(pt 215 143)(line_width 1)) + (line (pt 56 161)(pt 215 161)(line_width 1)) + (line (pt 56 179)(pt 215 179)(line_width 1)) + (line (pt 56 108)(pt 56 179)(line_width 1)) + (line (pt 82 108)(pt 82 179)(line_width 3)) + (line (pt 125 108)(pt 125 179)(line_width 3)) + (line (pt 170 108)(pt 170 179)(line_width 3)) + (line (pt 214 108)(pt 214 179)(line_width 1)) + (line (pt 48 56)(pt 272 56)(line_width 1)) + (line (pt 272 56)(pt 272 200)(line_width 1)) + (line (pt 48 200)(pt 272 200)(line_width 1)) + (line (pt 48 56)(pt 48 200)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/altpll1.cmp b/FPGA_by_Fredi/altpll1.cmp new file mode 100644 index 0000000..300576d --- /dev/null +++ b/FPGA_by_Fredi/altpll1.cmp @@ -0,0 +1,25 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component altpll1 + PORT + ( + inclk0 : IN STD_LOGIC := '0'; + c0 : OUT STD_LOGIC ; + c1 : OUT STD_LOGIC ; + c2 : OUT STD_LOGIC ; + locked : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/altpll1.inc b/FPGA_by_Fredi/altpll1.inc new file mode 100644 index 0000000..0923ad2 --- /dev/null +++ b/FPGA_by_Fredi/altpll1.inc @@ -0,0 +1,26 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION altpll1 +( + inclk0 +) + +RETURNS ( + c0, + c1, + c2, + locked +); diff --git a/FPGA_by_Fredi/altpll1.ppf b/FPGA_by_Fredi/altpll1.ppf new file mode 100644 index 0000000..0f38a28 --- /dev/null +++ b/FPGA_by_Fredi/altpll1.ppf @@ -0,0 +1,12 @@ + + + + + + + + + + + + diff --git a/FPGA_by_Fredi/altpll1.qip b/FPGA_by_Fredi/altpll1.qip new file mode 100644 index 0000000..ec03f05 --- /dev/null +++ b/FPGA_by_Fredi/altpll1.qip @@ -0,0 +1,7 @@ +set_global_assignment -name IP_TOOL_NAME "ALTPLL" +set_global_assignment -name IP_TOOL_VERSION "9.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "altpll1.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll1.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll1.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll1.cmp"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll1.ppf"] diff --git a/FPGA_by_Fredi/altpll1.vhd b/FPGA_by_Fredi/altpll1.vhd new file mode 100644 index 0000000..ab9bfaf --- /dev/null +++ b/FPGA_by_Fredi/altpll1.vhd @@ -0,0 +1,423 @@ +-- megafunction wizard: %ALTPLL% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altpll + +-- ============================================================ +-- File Name: altpll1.vhd +-- Megafunction Name(s): +-- altpll +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY altpll1 IS + PORT + ( + inclk0 : IN STD_LOGIC := '0'; + c0 : OUT STD_LOGIC ; + c1 : OUT STD_LOGIC ; + c2 : OUT STD_LOGIC ; + locked : OUT STD_LOGIC + ); +END altpll1; + + +ARCHITECTURE SYN OF altpll1 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (4 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC ; + SIGNAL sub_wire2 : STD_LOGIC ; + SIGNAL sub_wire3 : STD_LOGIC ; + SIGNAL sub_wire4 : STD_LOGIC ; + SIGNAL sub_wire5 : STD_LOGIC ; + SIGNAL sub_wire6 : STD_LOGIC_VECTOR (1 DOWNTO 0); + SIGNAL sub_wire7_bv : BIT_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire7 : STD_LOGIC_VECTOR (0 DOWNTO 0); + + + + COMPONENT altpll + GENERIC ( + bandwidth_type : STRING; + clk0_divide_by : NATURAL; + clk0_duty_cycle : NATURAL; + clk0_multiply_by : NATURAL; + clk0_phase_shift : STRING; + clk1_divide_by : NATURAL; + clk1_duty_cycle : NATURAL; + clk1_multiply_by : NATURAL; + clk1_phase_shift : STRING; + clk2_divide_by : NATURAL; + clk2_duty_cycle : NATURAL; + clk2_multiply_by : NATURAL; + clk2_phase_shift : STRING; + compensate_clock : STRING; + inclk0_input_frequency : NATURAL; + intended_device_family : STRING; + lpm_type : STRING; + operation_mode : STRING; + pll_type : STRING; + port_activeclock : STRING; + port_areset : STRING; + port_clkbad0 : STRING; + port_clkbad1 : STRING; + port_clkloss : STRING; + port_clkswitch : STRING; + port_configupdate : STRING; + port_fbin : STRING; + port_inclk0 : STRING; + port_inclk1 : STRING; + port_locked : STRING; + port_pfdena : STRING; + port_phasecounterselect : STRING; + port_phasedone : STRING; + port_phasestep : STRING; + port_phaseupdown : STRING; + port_pllena : STRING; + port_scanaclr : STRING; + port_scanclk : STRING; + port_scanclkena : STRING; + port_scandata : STRING; + port_scandataout : STRING; + port_scandone : STRING; + port_scanread : STRING; + port_scanwrite : STRING; + port_clk0 : STRING; + port_clk1 : STRING; + port_clk2 : STRING; + port_clk3 : STRING; + port_clk4 : STRING; + port_clk5 : STRING; + port_clkena0 : STRING; + port_clkena1 : STRING; + port_clkena2 : STRING; + port_clkena3 : STRING; + port_clkena4 : STRING; + port_clkena5 : STRING; + port_extclk0 : STRING; + port_extclk1 : STRING; + port_extclk2 : STRING; + port_extclk3 : STRING; + self_reset_on_loss_lock : STRING; + width_clock : NATURAL + ); + PORT ( + inclk : IN STD_LOGIC_VECTOR (1 DOWNTO 0); + locked : OUT STD_LOGIC ; + clk : OUT STD_LOGIC_VECTOR (4 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + sub_wire7_bv(0 DOWNTO 0) <= "0"; + sub_wire7 <= To_stdlogicvector(sub_wire7_bv); + sub_wire3 <= sub_wire0(2); + sub_wire2 <= sub_wire0(1); + sub_wire1 <= sub_wire0(0); + c0 <= sub_wire1; + c1 <= sub_wire2; + c2 <= sub_wire3; + locked <= sub_wire4; + sub_wire5 <= inclk0; + sub_wire6 <= sub_wire7(0 DOWNTO 0) & sub_wire5; + + altpll_component : altpll + GENERIC MAP ( + bandwidth_type => "AUTO", + clk0_divide_by => 66, + clk0_duty_cycle => 50, + clk0_multiply_by => 1, + clk0_phase_shift => "0", + clk1_divide_by => 900, + clk1_duty_cycle => 50, + clk1_multiply_by => 67, + clk1_phase_shift => "0", + clk2_divide_by => 90, + clk2_duty_cycle => 50, + clk2_multiply_by => 67, + clk2_phase_shift => "0", + compensate_clock => "CLK0", + inclk0_input_frequency => 30303, + intended_device_family => "Cyclone III", + lpm_type => "altpll", + operation_mode => "SOURCE_SYNCHRONOUS", + pll_type => "AUTO", + port_activeclock => "PORT_UNUSED", + port_areset => "PORT_UNUSED", + port_clkbad0 => "PORT_UNUSED", + port_clkbad1 => "PORT_UNUSED", + port_clkloss => "PORT_UNUSED", + port_clkswitch => "PORT_UNUSED", + port_configupdate => "PORT_UNUSED", + port_fbin => "PORT_UNUSED", + port_inclk0 => "PORT_USED", + port_inclk1 => "PORT_UNUSED", + port_locked => "PORT_USED", + port_pfdena => "PORT_UNUSED", + port_phasecounterselect => "PORT_UNUSED", + port_phasedone => "PORT_UNUSED", + port_phasestep => "PORT_UNUSED", + port_phaseupdown => "PORT_UNUSED", + port_pllena => "PORT_UNUSED", + port_scanaclr => "PORT_UNUSED", + port_scanclk => "PORT_UNUSED", + port_scanclkena => "PORT_UNUSED", + port_scandata => "PORT_UNUSED", + port_scandataout => "PORT_UNUSED", + port_scandone => "PORT_UNUSED", + port_scanread => "PORT_UNUSED", + port_scanwrite => "PORT_UNUSED", + port_clk0 => "PORT_USED", + port_clk1 => "PORT_USED", + port_clk2 => "PORT_USED", + port_clk3 => "PORT_UNUSED", + port_clk4 => "PORT_UNUSED", + port_clk5 => "PORT_UNUSED", + port_clkena0 => "PORT_UNUSED", + port_clkena1 => "PORT_UNUSED", + port_clkena2 => "PORT_UNUSED", + port_clkena3 => "PORT_UNUSED", + port_clkena4 => "PORT_UNUSED", + port_clkena5 => "PORT_UNUSED", + port_extclk0 => "PORT_UNUSED", + port_extclk1 => "PORT_UNUSED", + port_extclk2 => "PORT_UNUSED", + port_extclk3 => "PORT_UNUSED", + self_reset_on_loss_lock => "OFF", + width_clock => 5 + ) + PORT MAP ( + inclk => sub_wire6, + clk => sub_wire0, + locked => sub_wire4 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0" +-- Retrieval info: PRIVATE: BANDWIDTH STRING "1.000" +-- Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz" +-- Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0" +-- Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0" +-- Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0" +-- Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0" +-- Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0" +-- Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0" +-- Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "e0" +-- Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" +-- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "90" +-- Retrieval info: PRIVATE: DIV_FACTOR1 NUMERIC "900" +-- Retrieval info: PRIVATE: DIV_FACTOR2 NUMERIC "90" +-- Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE1 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE2 STRING "50.00000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "0.500000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE1 STRING "2.456667" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE2 STRING "24.566668" +-- Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" +-- Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0" +-- Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575" +-- Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1" +-- Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "33.000" +-- Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "1" +-- Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "330.000" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT1 STRING "deg" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT2 STRING "deg" +-- Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any" +-- Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK1 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK2 STRING "0" +-- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "67" +-- Retrieval info: PRIVATE: MULT_FACTOR1 NUMERIC "67" +-- Retrieval info: PRIVATE: MULT_FACTOR2 NUMERIC "67" +-- Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "0.50000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING "2.45760000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ2 STRING "24.57600000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE1 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE2 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT1 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT2 STRING "MHz" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT1 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT2 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT1 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT2 STRING "deg" +-- Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1" +-- Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0" +-- Retrieval info: PRIVATE: RECONFIG_FILE STRING "altpll1.mif" +-- Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0" +-- Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000" +-- Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz" +-- Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500" +-- Retrieval info: PRIVATE: SPREAD_USE STRING "0" +-- Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK0 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK1 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK2 STRING "1" +-- Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1" +-- Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_CLK0 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK1 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK2 STRING "1" +-- Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA1 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA2 STRING "0" +-- Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" +-- Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0" +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "66" +-- Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "1" +-- Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK1_DIVIDE_BY NUMERIC "900" +-- Retrieval info: CONSTANT: CLK1_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC "67" +-- Retrieval info: CONSTANT: CLK1_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK2_DIVIDE_BY NUMERIC "90" +-- Retrieval info: CONSTANT: CLK2_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK2_MULTIPLY_BY NUMERIC "67" +-- Retrieval info: CONSTANT: CLK2_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0" +-- Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "30303" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altpll" +-- Retrieval info: CONSTANT: OPERATION_MODE STRING "SOURCE_SYNCHRONOUS" +-- Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: SELF_RESET_ON_LOSS_LOCK STRING "OFF" +-- Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5" +-- Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]" +-- Retrieval info: USED_PORT: @inclk 0 0 2 0 INPUT_CLK_EXT VCC "@inclk[1..0]" +-- Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0" +-- Retrieval info: USED_PORT: c1 0 0 0 0 OUTPUT_CLK_EXT VCC "c1" +-- Retrieval info: USED_PORT: c2 0 0 0 0 OUTPUT_CLK_EXT VCC "c2" +-- Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0" +-- Retrieval info: USED_PORT: locked 0 0 0 0 OUTPUT GND "locked" +-- Retrieval info: CONNECT: locked 0 0 0 0 @locked 0 0 0 0 +-- Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0 +-- Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0 +-- Retrieval info: CONNECT: c1 0 0 0 0 @clk 0 0 1 1 +-- Retrieval info: CONNECT: c2 0 0 0 0 @clk 0 0 1 2 +-- Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0 +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll1.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll1.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll1.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll1.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll1.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll1_inst.vhd FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll1_waveforms.html TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll1_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/altpll1_waveforms.html b/FPGA_by_Fredi/altpll1_waveforms.html new file mode 100644 index 0000000..1382a12 --- /dev/null +++ b/FPGA_by_Fredi/altpll1_waveforms.html @@ -0,0 +1,10 @@ + + +Sample Waveforms for "altpll1.vhd" + + +

Sample behavioral waveforms for design file "altpll1.vhd"

+

+

+ + diff --git a/FPGA_by_Fredi/altpll2.bsf b/FPGA_by_Fredi/altpll2.bsf new file mode 100644 index 0000000..79679d7 --- /dev/null +++ b/FPGA_by_Fredi/altpll2.bsf @@ -0,0 +1,117 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 304 248) + (text "altpll2" (rect 132 1 179 20)(font "Arial" (font_size 10))) + (text "inst" (rect 8 229 31 244)(font "Arial" )) + (port + (pt 0 72) + (input) + (text "inclk0" (rect 0 0 40 16)(font "Arial" (font_size 8))) + (text "inclk0" (rect 4 56 38 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 48 72)(line_width 1)) + ) + (port + (pt 304 72) + (output) + (text "c0" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c0" (rect 287 56 301 72)(font "Arial" (font_size 8))) + (line (pt 304 72)(pt 272 72)(line_width 1)) + ) + (port + (pt 304 96) + (output) + (text "c1" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c1" (rect 287 80 301 96)(font "Arial" (font_size 8))) + (line (pt 304 96)(pt 272 96)(line_width 1)) + ) + (port + (pt 304 120) + (output) + (text "c2" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c2" (rect 287 104 301 120)(font "Arial" (font_size 8))) + (line (pt 304 120)(pt 272 120)(line_width 1)) + ) + (port + (pt 304 144) + (output) + (text "c3" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c3" (rect 287 128 301 144)(font "Arial" (font_size 8))) + (line (pt 304 144)(pt 272 144)(line_width 1)) + ) + (port + (pt 304 168) + (output) + (text "c4" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c4" (rect 287 152 301 168)(font "Arial" (font_size 8))) + (line (pt 304 168)(pt 272 168)(line_width 1)) + ) + (drawing + (text "Cyclone III" (rect 229 230 277 244)(font "Arial" )) + (text "inclk0 frequency: 33.000 MHz" (rect 58 67 201 81)(font "Arial" )) + (text "Operation Mode: Src Sync Comp" (rect 58 84 215 98)(font "Arial" )) + (text "Clk " (rect 59 111 76 125)(font "Arial" )) + (text "Ratio" (rect 85 111 109 125)(font "Arial" )) + (text "Ph (dg)" (rect 119 111 154 125)(font "Arial" )) + (text "DC (%)" (rect 164 111 199 125)(font "Arial" )) + (text "c0" (rect 63 129 75 143)(font "Arial" )) + (text "4/1" (rect 91 129 106 143)(font "Arial" )) + (text "240.00" (rect 120 129 153 143)(font "Arial" )) + (text "50.00" (rect 169 129 196 143)(font "Arial" )) + (text "c1" (rect 63 147 75 161)(font "Arial" )) + (text "4/1" (rect 91 147 106 161)(font "Arial" )) + (text "0.00" (rect 127 147 148 161)(font "Arial" )) + (text "50.00" (rect 169 147 196 161)(font "Arial" )) + (text "c2" (rect 63 165 75 179)(font "Arial" )) + (text "4/1" (rect 91 165 106 179)(font "Arial" )) + (text "180.00" (rect 120 165 153 179)(font "Arial" )) + (text "50.00" (rect 169 165 196 179)(font "Arial" )) + (text "c3" (rect 63 183 75 197)(font "Arial" )) + (text "4/1" (rect 91 183 106 197)(font "Arial" )) + (text "105.00" (rect 120 183 153 197)(font "Arial" )) + (text "50.00" (rect 169 183 196 197)(font "Arial" )) + (text "c4" (rect 63 201 75 215)(font "Arial" )) + (text "2/1" (rect 91 201 106 215)(font "Arial" )) + (text "270.00" (rect 120 201 153 215)(font "Arial" )) + (text "50.00" (rect 169 201 196 215)(font "Arial" )) + (line (pt 0 0)(pt 305 0)(line_width 1)) + (line (pt 305 0)(pt 305 249)(line_width 1)) + (line (pt 0 249)(pt 305 249)(line_width 1)) + (line (pt 0 0)(pt 0 249)(line_width 1)) + (line (pt 56 108)(pt 206 108)(line_width 1)) + (line (pt 56 125)(pt 206 125)(line_width 1)) + (line (pt 56 143)(pt 206 143)(line_width 1)) + (line (pt 56 161)(pt 206 161)(line_width 1)) + (line (pt 56 179)(pt 206 179)(line_width 1)) + (line (pt 56 197)(pt 206 197)(line_width 1)) + (line (pt 56 215)(pt 206 215)(line_width 1)) + (line (pt 56 108)(pt 56 215)(line_width 1)) + (line (pt 82 108)(pt 82 215)(line_width 3)) + (line (pt 116 108)(pt 116 215)(line_width 3)) + (line (pt 161 108)(pt 161 215)(line_width 3)) + (line (pt 205 108)(pt 205 215)(line_width 1)) + (line (pt 48 56)(pt 272 56)(line_width 1)) + (line (pt 272 56)(pt 272 232)(line_width 1)) + (line (pt 48 232)(pt 272 232)(line_width 1)) + (line (pt 48 56)(pt 48 232)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/altpll2.cmp b/FPGA_by_Fredi/altpll2.cmp new file mode 100644 index 0000000..c6fe758 --- /dev/null +++ b/FPGA_by_Fredi/altpll2.cmp @@ -0,0 +1,26 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component altpll2 + PORT + ( + inclk0 : IN STD_LOGIC := '0'; + c0 : OUT STD_LOGIC ; + c1 : OUT STD_LOGIC ; + c2 : OUT STD_LOGIC ; + c3 : OUT STD_LOGIC ; + c4 : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/altpll2.inc b/FPGA_by_Fredi/altpll2.inc new file mode 100644 index 0000000..e75913b --- /dev/null +++ b/FPGA_by_Fredi/altpll2.inc @@ -0,0 +1,27 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION altpll2 +( + inclk0 +) + +RETURNS ( + c0, + c1, + c2, + c3, + c4 +); diff --git a/FPGA_by_Fredi/altpll2.ppf b/FPGA_by_Fredi/altpll2.ppf new file mode 100644 index 0000000..b1c71cc --- /dev/null +++ b/FPGA_by_Fredi/altpll2.ppf @@ -0,0 +1,13 @@ + + + + + + + + + + + + + diff --git a/FPGA_by_Fredi/altpll2.qip b/FPGA_by_Fredi/altpll2.qip new file mode 100644 index 0000000..74cc641 --- /dev/null +++ b/FPGA_by_Fredi/altpll2.qip @@ -0,0 +1,7 @@ +set_global_assignment -name IP_TOOL_NAME "ALTPLL" +set_global_assignment -name IP_TOOL_VERSION "9.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "altpll2.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll2.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll2.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll2.cmp"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll2.ppf"] diff --git a/FPGA_by_Fredi/altpll2.vhd b/FPGA_by_Fredi/altpll2.vhd new file mode 100644 index 0000000..2c55f08 --- /dev/null +++ b/FPGA_by_Fredi/altpll2.vhd @@ -0,0 +1,477 @@ +-- megafunction wizard: %ALTPLL% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altpll + +-- ============================================================ +-- File Name: altpll2.vhd +-- Megafunction Name(s): +-- altpll +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY altpll2 IS + PORT + ( + inclk0 : IN STD_LOGIC := '0'; + c0 : OUT STD_LOGIC ; + c1 : OUT STD_LOGIC ; + c2 : OUT STD_LOGIC ; + c3 : OUT STD_LOGIC ; + c4 : OUT STD_LOGIC + ); +END altpll2; + + +ARCHITECTURE SYN OF altpll2 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (4 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC ; + SIGNAL sub_wire2 : STD_LOGIC ; + SIGNAL sub_wire3 : STD_LOGIC ; + SIGNAL sub_wire4 : STD_LOGIC ; + SIGNAL sub_wire5 : STD_LOGIC ; + SIGNAL sub_wire6 : STD_LOGIC ; + SIGNAL sub_wire7 : STD_LOGIC_VECTOR (1 DOWNTO 0); + SIGNAL sub_wire8_bv : BIT_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire8 : STD_LOGIC_VECTOR (0 DOWNTO 0); + + + + COMPONENT altpll + GENERIC ( + bandwidth_type : STRING; + clk0_divide_by : NATURAL; + clk0_duty_cycle : NATURAL; + clk0_multiply_by : NATURAL; + clk0_phase_shift : STRING; + clk1_divide_by : NATURAL; + clk1_duty_cycle : NATURAL; + clk1_multiply_by : NATURAL; + clk1_phase_shift : STRING; + clk2_divide_by : NATURAL; + clk2_duty_cycle : NATURAL; + clk2_multiply_by : NATURAL; + clk2_phase_shift : STRING; + clk3_divide_by : NATURAL; + clk3_duty_cycle : NATURAL; + clk3_multiply_by : NATURAL; + clk3_phase_shift : STRING; + clk4_divide_by : NATURAL; + clk4_duty_cycle : NATURAL; + clk4_multiply_by : NATURAL; + clk4_phase_shift : STRING; + compensate_clock : STRING; + inclk0_input_frequency : NATURAL; + intended_device_family : STRING; + lpm_type : STRING; + operation_mode : STRING; + pll_type : STRING; + port_activeclock : STRING; + port_areset : STRING; + port_clkbad0 : STRING; + port_clkbad1 : STRING; + port_clkloss : STRING; + port_clkswitch : STRING; + port_configupdate : STRING; + port_fbin : STRING; + port_inclk0 : STRING; + port_inclk1 : STRING; + port_locked : STRING; + port_pfdena : STRING; + port_phasecounterselect : STRING; + port_phasedone : STRING; + port_phasestep : STRING; + port_phaseupdown : STRING; + port_pllena : STRING; + port_scanaclr : STRING; + port_scanclk : STRING; + port_scanclkena : STRING; + port_scandata : STRING; + port_scandataout : STRING; + port_scandone : STRING; + port_scanread : STRING; + port_scanwrite : STRING; + port_clk0 : STRING; + port_clk1 : STRING; + port_clk2 : STRING; + port_clk3 : STRING; + port_clk4 : STRING; + port_clk5 : STRING; + port_clkena0 : STRING; + port_clkena1 : STRING; + port_clkena2 : STRING; + port_clkena3 : STRING; + port_clkena4 : STRING; + port_clkena5 : STRING; + port_extclk0 : STRING; + port_extclk1 : STRING; + port_extclk2 : STRING; + port_extclk3 : STRING; + width_clock : NATURAL + ); + PORT ( + inclk : IN STD_LOGIC_VECTOR (1 DOWNTO 0); + clk : OUT STD_LOGIC_VECTOR (4 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + sub_wire8_bv(0 DOWNTO 0) <= "0"; + sub_wire8 <= To_stdlogicvector(sub_wire8_bv); + sub_wire5 <= sub_wire0(4); + sub_wire4 <= sub_wire0(3); + sub_wire3 <= sub_wire0(2); + sub_wire2 <= sub_wire0(1); + sub_wire1 <= sub_wire0(0); + c0 <= sub_wire1; + c1 <= sub_wire2; + c2 <= sub_wire3; + c3 <= sub_wire4; + c4 <= sub_wire5; + sub_wire6 <= inclk0; + sub_wire7 <= sub_wire8(0 DOWNTO 0) & sub_wire6; + + altpll_component : altpll + GENERIC MAP ( + bandwidth_type => "AUTO", + clk0_divide_by => 1, + clk0_duty_cycle => 50, + clk0_multiply_by => 4, + clk0_phase_shift => "5051", + clk1_divide_by => 1, + clk1_duty_cycle => 50, + clk1_multiply_by => 4, + clk1_phase_shift => "0", + clk2_divide_by => 1, + clk2_duty_cycle => 50, + clk2_multiply_by => 4, + clk2_phase_shift => "3788", + clk3_divide_by => 1, + clk3_duty_cycle => 50, + clk3_multiply_by => 4, + clk3_phase_shift => "2210", + clk4_divide_by => 1, + clk4_duty_cycle => 50, + clk4_multiply_by => 2, + clk4_phase_shift => "11364", + compensate_clock => "CLK0", + inclk0_input_frequency => 30303, + intended_device_family => "Cyclone III", + lpm_type => "altpll", + operation_mode => "SOURCE_SYNCHRONOUS", + pll_type => "AUTO", + port_activeclock => "PORT_UNUSED", + port_areset => "PORT_UNUSED", + port_clkbad0 => "PORT_UNUSED", + port_clkbad1 => "PORT_UNUSED", + port_clkloss => "PORT_UNUSED", + port_clkswitch => "PORT_UNUSED", + port_configupdate => "PORT_UNUSED", + port_fbin => "PORT_UNUSED", + port_inclk0 => "PORT_USED", + port_inclk1 => "PORT_UNUSED", + port_locked => "PORT_UNUSED", + port_pfdena => "PORT_UNUSED", + port_phasecounterselect => "PORT_UNUSED", + port_phasedone => "PORT_UNUSED", + port_phasestep => "PORT_UNUSED", + port_phaseupdown => "PORT_UNUSED", + port_pllena => "PORT_UNUSED", + port_scanaclr => "PORT_UNUSED", + port_scanclk => "PORT_UNUSED", + port_scanclkena => "PORT_UNUSED", + port_scandata => "PORT_UNUSED", + port_scandataout => "PORT_UNUSED", + port_scandone => "PORT_UNUSED", + port_scanread => "PORT_UNUSED", + port_scanwrite => "PORT_UNUSED", + port_clk0 => "PORT_USED", + port_clk1 => "PORT_USED", + port_clk2 => "PORT_USED", + port_clk3 => "PORT_USED", + port_clk4 => "PORT_USED", + port_clk5 => "PORT_UNUSED", + port_clkena0 => "PORT_UNUSED", + port_clkena1 => "PORT_UNUSED", + port_clkena2 => "PORT_UNUSED", + port_clkena3 => "PORT_UNUSED", + port_clkena4 => "PORT_UNUSED", + port_clkena5 => "PORT_UNUSED", + port_extclk0 => "PORT_UNUSED", + port_extclk1 => "PORT_UNUSED", + port_extclk2 => "PORT_UNUSED", + port_extclk3 => "PORT_UNUSED", + width_clock => 5 + ) + PORT MAP ( + inclk => sub_wire7, + clk => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0" +-- Retrieval info: PRIVATE: BANDWIDTH STRING "1.000" +-- Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz" +-- Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0" +-- Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0" +-- Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0" +-- Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0" +-- Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0" +-- Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0" +-- Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0" +-- Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" +-- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "1" +-- Retrieval info: PRIVATE: DIV_FACTOR1 NUMERIC "1" +-- Retrieval info: PRIVATE: DIV_FACTOR2 NUMERIC "1" +-- Retrieval info: PRIVATE: DIV_FACTOR3 NUMERIC "1" +-- Retrieval info: PRIVATE: DIV_FACTOR4 NUMERIC "1" +-- Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE1 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE2 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE3 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE4 STRING "50.00000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "132.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE1 STRING "132.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE2 STRING "132.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE3 STRING "132.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE4 STRING "66.000000" +-- Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" +-- Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0" +-- Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575" +-- Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1" +-- Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "33.000" +-- Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "0" +-- Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "330.000" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT1 STRING "deg" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT2 STRING "deg" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT3 STRING "ps" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT4 STRING "ps" +-- Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any" +-- Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK1 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK2 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK3 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK4 STRING "0" +-- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "4" +-- Retrieval info: PRIVATE: MULT_FACTOR1 NUMERIC "4" +-- Retrieval info: PRIVATE: MULT_FACTOR2 NUMERIC "4" +-- Retrieval info: PRIVATE: MULT_FACTOR3 NUMERIC "4" +-- Retrieval info: PRIVATE: MULT_FACTOR4 NUMERIC "2" +-- Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "133.33333000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING "133.33330000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ2 STRING "133.33330000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ3 STRING "133.33330000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ4 STRING "100.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE1 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE2 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE3 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE4 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT1 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT2 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT3 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT4 STRING "MHz" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "240.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT1 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT2 STRING "180.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT3 STRING "105.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT4 STRING "270.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT1 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT2 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT3 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT4 STRING "deg" +-- Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1" +-- Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0" +-- Retrieval info: PRIVATE: RECONFIG_FILE STRING "altpll2.mif" +-- Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0" +-- Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000" +-- Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz" +-- Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500" +-- Retrieval info: PRIVATE: SPREAD_USE STRING "0" +-- Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK0 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK1 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK2 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK3 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK4 STRING "1" +-- Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1" +-- Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_CLK0 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK1 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK2 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK3 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK4 STRING "1" +-- Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA1 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA2 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA3 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA4 STRING "0" +-- Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" +-- Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0" +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "1" +-- Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "4" +-- Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "5051" +-- Retrieval info: CONSTANT: CLK1_DIVIDE_BY NUMERIC "1" +-- Retrieval info: CONSTANT: CLK1_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC "4" +-- Retrieval info: CONSTANT: CLK1_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK2_DIVIDE_BY NUMERIC "1" +-- Retrieval info: CONSTANT: CLK2_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK2_MULTIPLY_BY NUMERIC "4" +-- Retrieval info: CONSTANT: CLK2_PHASE_SHIFT STRING "3788" +-- Retrieval info: CONSTANT: CLK3_DIVIDE_BY NUMERIC "1" +-- Retrieval info: CONSTANT: CLK3_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK3_MULTIPLY_BY NUMERIC "4" +-- Retrieval info: CONSTANT: CLK3_PHASE_SHIFT STRING "2210" +-- Retrieval info: CONSTANT: CLK4_DIVIDE_BY NUMERIC "1" +-- Retrieval info: CONSTANT: CLK4_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK4_MULTIPLY_BY NUMERIC "2" +-- Retrieval info: CONSTANT: CLK4_PHASE_SHIFT STRING "11364" +-- Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0" +-- Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "30303" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altpll" +-- Retrieval info: CONSTANT: OPERATION_MODE STRING "SOURCE_SYNCHRONOUS" +-- Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5" +-- Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]" +-- Retrieval info: USED_PORT: @inclk 0 0 2 0 INPUT_CLK_EXT VCC "@inclk[1..0]" +-- Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0" +-- Retrieval info: USED_PORT: c1 0 0 0 0 OUTPUT_CLK_EXT VCC "c1" +-- Retrieval info: USED_PORT: c2 0 0 0 0 OUTPUT_CLK_EXT VCC "c2" +-- Retrieval info: USED_PORT: c3 0 0 0 0 OUTPUT_CLK_EXT VCC "c3" +-- Retrieval info: USED_PORT: c4 0 0 0 0 OUTPUT_CLK_EXT VCC "c4" +-- Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0" +-- Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0 +-- Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0 +-- Retrieval info: CONNECT: c1 0 0 0 0 @clk 0 0 1 1 +-- Retrieval info: CONNECT: c3 0 0 0 0 @clk 0 0 1 3 +-- Retrieval info: CONNECT: c2 0 0 0 0 @clk 0 0 1 2 +-- Retrieval info: CONNECT: c4 0 0 0 0 @clk 0 0 1 4 +-- Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0 +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll2.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll2.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll2.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll2.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll2.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll2_inst.vhd FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll2_waveforms.html TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll2_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/altpll2_waveforms.html b/FPGA_by_Fredi/altpll2_waveforms.html new file mode 100644 index 0000000..1932527 --- /dev/null +++ b/FPGA_by_Fredi/altpll2_waveforms.html @@ -0,0 +1,10 @@ + + +Sample Waveforms for "altpll2.vhd" + + +

Sample behavioral waveforms for design file "altpll2.vhd"

+

+

+ + diff --git a/FPGA_by_Fredi/altpll3.bsf b/FPGA_by_Fredi/altpll3.bsf new file mode 100644 index 0000000..da30b0c --- /dev/null +++ b/FPGA_by_Fredi/altpll3.bsf @@ -0,0 +1,105 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 304 232) + (text "altpll3" (rect 132 1 179 20)(font "Arial" (font_size 10))) + (text "inst" (rect 8 213 31 228)(font "Arial" )) + (port + (pt 0 72) + (input) + (text "inclk0" (rect 0 0 40 16)(font "Arial" (font_size 8))) + (text "inclk0" (rect 4 56 38 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 48 72)(line_width 1)) + ) + (port + (pt 304 72) + (output) + (text "c0" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c0" (rect 287 56 301 72)(font "Arial" (font_size 8))) + (line (pt 304 72)(pt 272 72)(line_width 1)) + ) + (port + (pt 304 96) + (output) + (text "c1" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c1" (rect 287 80 301 96)(font "Arial" (font_size 8))) + (line (pt 304 96)(pt 272 96)(line_width 1)) + ) + (port + (pt 304 120) + (output) + (text "c2" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c2" (rect 287 104 301 120)(font "Arial" (font_size 8))) + (line (pt 304 120)(pt 272 120)(line_width 1)) + ) + (port + (pt 304 144) + (output) + (text "c3" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c3" (rect 287 128 301 144)(font "Arial" (font_size 8))) + (line (pt 304 144)(pt 272 144)(line_width 1)) + ) + (drawing + (text "Cyclone III" (rect 229 214 277 228)(font "Arial" )) + (text "inclk0 frequency: 33.000 MHz" (rect 58 67 201 81)(font "Arial" )) + (text "Operation Mode: Src Sync Comp" (rect 58 84 215 98)(font "Arial" )) + (text "Clk " (rect 59 111 76 125)(font "Arial" )) + (text "Ratio" (rect 86 111 110 125)(font "Arial" )) + (text "Ph (dg)" (rect 121 111 156 125)(font "Arial" )) + (text "DC (%)" (rect 166 111 201 125)(font "Arial" )) + (text "c0" (rect 63 129 75 143)(font "Arial" )) + (text "2/33" (rect 88 129 109 143)(font "Arial" )) + (text "0.00" (rect 129 129 150 143)(font "Arial" )) + (text "50.00" (rect 171 129 198 143)(font "Arial" )) + (text "c1" (rect 63 147 75 161)(font "Arial" )) + (text "16/33" (rect 85 147 112 161)(font "Arial" )) + (text "0.00" (rect 129 147 150 161)(font "Arial" )) + (text "50.00" (rect 171 147 198 161)(font "Arial" )) + (text "c2" (rect 63 165 75 179)(font "Arial" )) + (text "25/33" (rect 85 165 112 179)(font "Arial" )) + (text "0.00" (rect 129 165 150 179)(font "Arial" )) + (text "50.00" (rect 171 165 198 179)(font "Arial" )) + (text "c3" (rect 63 183 75 197)(font "Arial" )) + (text "16/11" (rect 85 183 112 197)(font "Arial" )) + (text "0.00" (rect 129 183 150 197)(font "Arial" )) + (text "50.00" (rect 171 183 198 197)(font "Arial" )) + (line (pt 0 0)(pt 305 0)(line_width 1)) + (line (pt 305 0)(pt 305 233)(line_width 1)) + (line (pt 0 233)(pt 305 233)(line_width 1)) + (line (pt 0 0)(pt 0 233)(line_width 1)) + (line (pt 56 108)(pt 208 108)(line_width 1)) + (line (pt 56 125)(pt 208 125)(line_width 1)) + (line (pt 56 143)(pt 208 143)(line_width 1)) + (line (pt 56 161)(pt 208 161)(line_width 1)) + (line (pt 56 179)(pt 208 179)(line_width 1)) + (line (pt 56 197)(pt 208 197)(line_width 1)) + (line (pt 56 108)(pt 56 197)(line_width 1)) + (line (pt 82 108)(pt 82 197)(line_width 3)) + (line (pt 118 108)(pt 118 197)(line_width 3)) + (line (pt 163 108)(pt 163 197)(line_width 3)) + (line (pt 207 108)(pt 207 197)(line_width 1)) + (line (pt 48 56)(pt 272 56)(line_width 1)) + (line (pt 272 56)(pt 272 216)(line_width 1)) + (line (pt 48 216)(pt 272 216)(line_width 1)) + (line (pt 48 56)(pt 48 216)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/altpll3.cmp b/FPGA_by_Fredi/altpll3.cmp new file mode 100644 index 0000000..44b3f2e --- /dev/null +++ b/FPGA_by_Fredi/altpll3.cmp @@ -0,0 +1,25 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component altpll3 + PORT + ( + inclk0 : IN STD_LOGIC := '0'; + c0 : OUT STD_LOGIC ; + c1 : OUT STD_LOGIC ; + c2 : OUT STD_LOGIC ; + c3 : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/altpll3.inc b/FPGA_by_Fredi/altpll3.inc new file mode 100644 index 0000000..160ecad --- /dev/null +++ b/FPGA_by_Fredi/altpll3.inc @@ -0,0 +1,26 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION altpll3 +( + inclk0 +) + +RETURNS ( + c0, + c1, + c2, + c3 +); diff --git a/FPGA_by_Fredi/altpll3.ppf b/FPGA_by_Fredi/altpll3.ppf new file mode 100644 index 0000000..2a7b695 --- /dev/null +++ b/FPGA_by_Fredi/altpll3.ppf @@ -0,0 +1,12 @@ + + + + + + + + + + + + diff --git a/FPGA_by_Fredi/altpll3.qip b/FPGA_by_Fredi/altpll3.qip new file mode 100644 index 0000000..8dd2955 --- /dev/null +++ b/FPGA_by_Fredi/altpll3.qip @@ -0,0 +1,7 @@ +set_global_assignment -name IP_TOOL_NAME "ALTPLL" +set_global_assignment -name IP_TOOL_VERSION "9.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "altpll3.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll3.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll3.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll3.cmp"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll3.ppf"] diff --git a/FPGA_by_Fredi/altpll3.vhd b/FPGA_by_Fredi/altpll3.vhd new file mode 100644 index 0000000..6ead1f5 --- /dev/null +++ b/FPGA_by_Fredi/altpll3.vhd @@ -0,0 +1,445 @@ +-- megafunction wizard: %ALTPLL% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altpll + +-- ============================================================ +-- File Name: altpll3.vhd +-- Megafunction Name(s): +-- altpll +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY altera_mf; +USE altera_mf.all; + +ENTITY altpll3 IS + PORT + ( + inclk0 : IN STD_LOGIC := '0'; + c0 : OUT STD_LOGIC ; + c1 : OUT STD_LOGIC ; + c2 : OUT STD_LOGIC ; + c3 : OUT STD_LOGIC + ); +END altpll3; + + +ARCHITECTURE SYN OF altpll3 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (4 DOWNTO 0); + SIGNAL sub_wire1 : STD_LOGIC ; + SIGNAL sub_wire2 : STD_LOGIC ; + SIGNAL sub_wire3 : STD_LOGIC ; + SIGNAL sub_wire4 : STD_LOGIC ; + SIGNAL sub_wire5 : STD_LOGIC ; + SIGNAL sub_wire6 : STD_LOGIC_VECTOR (1 DOWNTO 0); + SIGNAL sub_wire7_bv : BIT_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire7 : STD_LOGIC_VECTOR (0 DOWNTO 0); + + + + COMPONENT altpll + GENERIC ( + bandwidth_type : STRING; + clk0_divide_by : NATURAL; + clk0_duty_cycle : NATURAL; + clk0_multiply_by : NATURAL; + clk0_phase_shift : STRING; + clk1_divide_by : NATURAL; + clk1_duty_cycle : NATURAL; + clk1_multiply_by : NATURAL; + clk1_phase_shift : STRING; + clk2_divide_by : NATURAL; + clk2_duty_cycle : NATURAL; + clk2_multiply_by : NATURAL; + clk2_phase_shift : STRING; + clk3_divide_by : NATURAL; + clk3_duty_cycle : NATURAL; + clk3_multiply_by : NATURAL; + clk3_phase_shift : STRING; + compensate_clock : STRING; + inclk0_input_frequency : NATURAL; + intended_device_family : STRING; + lpm_type : STRING; + operation_mode : STRING; + pll_type : STRING; + port_activeclock : STRING; + port_areset : STRING; + port_clkbad0 : STRING; + port_clkbad1 : STRING; + port_clkloss : STRING; + port_clkswitch : STRING; + port_configupdate : STRING; + port_fbin : STRING; + port_inclk0 : STRING; + port_inclk1 : STRING; + port_locked : STRING; + port_pfdena : STRING; + port_phasecounterselect : STRING; + port_phasedone : STRING; + port_phasestep : STRING; + port_phaseupdown : STRING; + port_pllena : STRING; + port_scanaclr : STRING; + port_scanclk : STRING; + port_scanclkena : STRING; + port_scandata : STRING; + port_scandataout : STRING; + port_scandone : STRING; + port_scanread : STRING; + port_scanwrite : STRING; + port_clk0 : STRING; + port_clk1 : STRING; + port_clk2 : STRING; + port_clk3 : STRING; + port_clk4 : STRING; + port_clk5 : STRING; + port_clkena0 : STRING; + port_clkena1 : STRING; + port_clkena2 : STRING; + port_clkena3 : STRING; + port_clkena4 : STRING; + port_clkena5 : STRING; + port_extclk0 : STRING; + port_extclk1 : STRING; + port_extclk2 : STRING; + port_extclk3 : STRING; + width_clock : NATURAL + ); + PORT ( + inclk : IN STD_LOGIC_VECTOR (1 DOWNTO 0); + clk : OUT STD_LOGIC_VECTOR (4 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + sub_wire7_bv(0 DOWNTO 0) <= "0"; + sub_wire7 <= To_stdlogicvector(sub_wire7_bv); + sub_wire4 <= sub_wire0(3); + sub_wire3 <= sub_wire0(2); + sub_wire2 <= sub_wire0(1); + sub_wire1 <= sub_wire0(0); + c0 <= sub_wire1; + c1 <= sub_wire2; + c2 <= sub_wire3; + c3 <= sub_wire4; + sub_wire5 <= inclk0; + sub_wire6 <= sub_wire7(0 DOWNTO 0) & sub_wire5; + + altpll_component : altpll + GENERIC MAP ( + bandwidth_type => "AUTO", + clk0_divide_by => 33, + clk0_duty_cycle => 50, + clk0_multiply_by => 2, + clk0_phase_shift => "0", + clk1_divide_by => 33, + clk1_duty_cycle => 50, + clk1_multiply_by => 16, + clk1_phase_shift => "0", + clk2_divide_by => 33, + clk2_duty_cycle => 50, + clk2_multiply_by => 25, + clk2_phase_shift => "0", + clk3_divide_by => 11, + clk3_duty_cycle => 50, + clk3_multiply_by => 16, + clk3_phase_shift => "0", + compensate_clock => "CLK1", + inclk0_input_frequency => 30303, + intended_device_family => "Cyclone III", + lpm_type => "altpll", + operation_mode => "SOURCE_SYNCHRONOUS", + pll_type => "AUTO", + port_activeclock => "PORT_UNUSED", + port_areset => "PORT_UNUSED", + port_clkbad0 => "PORT_UNUSED", + port_clkbad1 => "PORT_UNUSED", + port_clkloss => "PORT_UNUSED", + port_clkswitch => "PORT_UNUSED", + port_configupdate => "PORT_UNUSED", + port_fbin => "PORT_UNUSED", + port_inclk0 => "PORT_USED", + port_inclk1 => "PORT_UNUSED", + port_locked => "PORT_UNUSED", + port_pfdena => "PORT_UNUSED", + port_phasecounterselect => "PORT_UNUSED", + port_phasedone => "PORT_UNUSED", + port_phasestep => "PORT_UNUSED", + port_phaseupdown => "PORT_UNUSED", + port_pllena => "PORT_UNUSED", + port_scanaclr => "PORT_UNUSED", + port_scanclk => "PORT_UNUSED", + port_scanclkena => "PORT_UNUSED", + port_scandata => "PORT_UNUSED", + port_scandataout => "PORT_UNUSED", + port_scandone => "PORT_UNUSED", + port_scanread => "PORT_UNUSED", + port_scanwrite => "PORT_UNUSED", + port_clk0 => "PORT_USED", + port_clk1 => "PORT_USED", + port_clk2 => "PORT_USED", + port_clk3 => "PORT_USED", + port_clk4 => "PORT_UNUSED", + port_clk5 => "PORT_UNUSED", + port_clkena0 => "PORT_UNUSED", + port_clkena1 => "PORT_UNUSED", + port_clkena2 => "PORT_UNUSED", + port_clkena3 => "PORT_UNUSED", + port_clkena4 => "PORT_UNUSED", + port_clkena5 => "PORT_UNUSED", + port_extclk0 => "PORT_UNUSED", + port_extclk1 => "PORT_UNUSED", + port_extclk2 => "PORT_UNUSED", + port_extclk3 => "PORT_UNUSED", + width_clock => 5 + ) + PORT MAP ( + inclk => sub_wire6, + clk => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0" +-- Retrieval info: PRIVATE: BANDWIDTH STRING "1.000" +-- Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz" +-- Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0" +-- Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0" +-- Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0" +-- Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0" +-- Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0" +-- Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c1" +-- Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "e0" +-- Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" +-- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "33" +-- Retrieval info: PRIVATE: DIV_FACTOR1 NUMERIC "33" +-- Retrieval info: PRIVATE: DIV_FACTOR2 NUMERIC "33" +-- Retrieval info: PRIVATE: DIV_FACTOR3 NUMERIC "33" +-- Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE1 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE2 STRING "50.00000000" +-- Retrieval info: PRIVATE: DUTY_CYCLE3 STRING "50.00000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "2.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE1 STRING "16.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE2 STRING "25.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE3 STRING "48.000000" +-- Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" +-- Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0" +-- Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575" +-- Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1" +-- Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "33.000" +-- Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "0" +-- Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "330.000" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT1 STRING "deg" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT2 STRING "deg" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT3 STRING "ps" +-- Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any" +-- Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK1 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK2 STRING "0" +-- Retrieval info: PRIVATE: MIRROR_CLK3 STRING "0" +-- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "2" +-- Retrieval info: PRIVATE: MULT_FACTOR1 NUMERIC "16" +-- Retrieval info: PRIVATE: MULT_FACTOR2 NUMERIC "25" +-- Retrieval info: PRIVATE: MULT_FACTOR3 NUMERIC "48" +-- Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "2.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING "16.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ2 STRING "25.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ3 STRING "160.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE1 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE2 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE3 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT1 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT2 STRING "MHz" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT3 STRING "MHz" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT1 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT2 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT3 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT1 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT2 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT3 STRING "ps" +-- Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1" +-- Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0" +-- Retrieval info: PRIVATE: RECONFIG_FILE STRING "altpll3.mif" +-- Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0" +-- Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000" +-- Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz" +-- Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500" +-- Retrieval info: PRIVATE: SPREAD_USE STRING "0" +-- Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK0 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK1 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK2 STRING "1" +-- Retrieval info: PRIVATE: STICKY_CLK3 STRING "1" +-- Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1" +-- Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_CLK0 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK1 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK2 STRING "1" +-- Retrieval info: PRIVATE: USE_CLK3 STRING "1" +-- Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA1 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA2 STRING "0" +-- Retrieval info: PRIVATE: USE_CLKENA3 STRING "0" +-- Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" +-- Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0" +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "33" +-- Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "2" +-- Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK1_DIVIDE_BY NUMERIC "33" +-- Retrieval info: CONSTANT: CLK1_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC "16" +-- Retrieval info: CONSTANT: CLK1_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK2_DIVIDE_BY NUMERIC "33" +-- Retrieval info: CONSTANT: CLK2_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK2_MULTIPLY_BY NUMERIC "25" +-- Retrieval info: CONSTANT: CLK2_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: CLK3_DIVIDE_BY NUMERIC "11" +-- Retrieval info: CONSTANT: CLK3_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK3_MULTIPLY_BY NUMERIC "16" +-- Retrieval info: CONSTANT: CLK3_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK1" +-- Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "30303" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altpll" +-- Retrieval info: CONSTANT: OPERATION_MODE STRING "SOURCE_SYNCHRONOUS" +-- Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5" +-- Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]" +-- Retrieval info: USED_PORT: @inclk 0 0 2 0 INPUT_CLK_EXT VCC "@inclk[1..0]" +-- Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0" +-- Retrieval info: USED_PORT: c1 0 0 0 0 OUTPUT_CLK_EXT VCC "c1" +-- Retrieval info: USED_PORT: c2 0 0 0 0 OUTPUT_CLK_EXT VCC "c2" +-- Retrieval info: USED_PORT: c3 0 0 0 0 OUTPUT_CLK_EXT VCC "c3" +-- Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0" +-- Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0 +-- Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0 +-- Retrieval info: CONNECT: c1 0 0 0 0 @clk 0 0 1 1 +-- Retrieval info: CONNECT: c3 0 0 0 0 @clk 0 0 1 3 +-- Retrieval info: CONNECT: c2 0 0 0 0 @clk 0 0 1 2 +-- Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0 +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll3.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll3.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll3.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll3.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll3.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll3_inst.vhd FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll3_waveforms.html TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll3_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/altpll3_waveforms.html b/FPGA_by_Fredi/altpll3_waveforms.html new file mode 100644 index 0000000..3f6367c --- /dev/null +++ b/FPGA_by_Fredi/altpll3_waveforms.html @@ -0,0 +1,10 @@ + + +Sample Waveforms for "altpll3.vhd" + + +

Sample behavioral waveforms for design file "altpll3.vhd"

+

+

+ + diff --git a/FPGA_by_Fredi/altpll4.bsf b/FPGA_by_Fredi/altpll4.bsf new file mode 100644 index 0000000..e071d43 --- /dev/null +++ b/FPGA_by_Fredi/altpll4.bsf @@ -0,0 +1,125 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 376 232) + (text "altpll4" (rect 168 1 215 20)(font "Arial" (font_size 10))) + (text "inst" (rect 8 213 31 228)(font "Arial" )) + (port + (pt 0 72) + (input) + (text "inclk0" (rect 0 0 40 16)(font "Arial" (font_size 8))) + (text "inclk0" (rect 4 56 38 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 88 72)(line_width 1)) + ) + (port + (pt 0 96) + (input) + (text "areset" (rect 0 0 42 16)(font "Arial" (font_size 8))) + (text "areset" (rect 4 80 40 96)(font "Arial" (font_size 8))) + (line (pt 0 96)(pt 88 96)(line_width 1)) + ) + (port + (pt 0 120) + (input) + (text "scanclk" (rect 0 0 53 16)(font "Arial" (font_size 8))) + (text "scanclk" (rect 4 104 49 120)(font "Arial" (font_size 8))) + (line (pt 0 120)(pt 88 120)(line_width 1)) + ) + (port + (pt 0 144) + (input) + (text "scandata" (rect 0 0 62 16)(font "Arial" (font_size 8))) + (text "scandata" (rect 4 128 57 144)(font "Arial" (font_size 8))) + (line (pt 0 144)(pt 88 144)(line_width 1)) + ) + (port + (pt 0 168) + (input) + (text "scanclkena" (rect 0 0 77 16)(font "Arial" (font_size 8))) + (text "scanclkena" (rect 4 152 70 168)(font "Arial" (font_size 8))) + (line (pt 0 168)(pt 88 168)(line_width 1)) + ) + (port + (pt 0 192) + (input) + (text "configupdate" (rect 0 0 86 16)(font "Arial" (font_size 8))) + (text "configupdate" (rect 4 176 77 192)(font "Arial" (font_size 8))) + (line (pt 0 192)(pt 88 192)(line_width 1)) + ) + (port + (pt 376 72) + (output) + (text "c0" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c0" (rect 359 56 373 72)(font "Arial" (font_size 8))) + (line (pt 376 72)(pt 288 72)(line_width 1)) + ) + (port + (pt 376 96) + (output) + (text "scandataout" (rect 0 0 83 16)(font "Arial" (font_size 8))) + (text "scandataout" (rect 302 80 373 96)(font "Arial" (font_size 8))) + (line (pt 376 96)(pt 288 96)(line_width 1)) + ) + (port + (pt 376 120) + (output) + (text "scandone" (rect 0 0 66 16)(font "Arial" (font_size 8))) + (text "scandone" (rect 317 104 373 120)(font "Arial" (font_size 8))) + (line (pt 376 120)(pt 288 120)(line_width 1)) + ) + (port + (pt 376 144) + (output) + (text "locked" (rect 0 0 44 16)(font "Arial" (font_size 8))) + (text "locked" (rect 335 128 373 144)(font "Arial" (font_size 8))) + (line (pt 376 144)(pt 288 144)(line_width 1)) + ) + (drawing + (text "Cyclone III" (rect 301 214 349 228)(font "Arial" )) + (text "inclk0 frequency: 48.000 MHz" (rect 98 123 241 137)(font "Arial" )) + (text "Operation Mode: Normal" (rect 98 140 213 154)(font "Arial" )) + (text "Clk " (rect 99 167 116 181)(font "Arial" )) + (text "Ratio" (rect 125 167 149 181)(font "Arial" )) + (text "Ph (dg)" (rect 159 167 194 181)(font "Arial" )) + (text "DC (%)" (rect 204 167 239 181)(font "Arial" )) + (text "c0" (rect 103 185 115 199)(font "Arial" )) + (text "2/1" (rect 131 185 146 199)(font "Arial" )) + (text "0.00" (rect 167 185 188 199)(font "Arial" )) + (text "50.00" (rect 209 185 236 199)(font "Arial" )) + (line (pt 0 0)(pt 377 0)(line_width 1)) + (line (pt 377 0)(pt 377 233)(line_width 1)) + (line (pt 0 233)(pt 377 233)(line_width 1)) + (line (pt 0 0)(pt 0 233)(line_width 1)) + (line (pt 96 164)(pt 246 164)(line_width 1)) + (line (pt 96 181)(pt 246 181)(line_width 1)) + (line (pt 96 199)(pt 246 199)(line_width 1)) + (line (pt 96 164)(pt 96 199)(line_width 1)) + (line (pt 122 164)(pt 122 199)(line_width 3)) + (line (pt 156 164)(pt 156 199)(line_width 3)) + (line (pt 201 164)(pt 201 199)(line_width 3)) + (line (pt 245 164)(pt 245 199)(line_width 1)) + (line (pt 88 56)(pt 288 56)(line_width 1)) + (line (pt 288 56)(pt 288 216)(line_width 1)) + (line (pt 88 216)(pt 288 216)(line_width 1)) + (line (pt 88 56)(pt 88 216)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/altpll4.cmp b/FPGA_by_Fredi/altpll4.cmp new file mode 100644 index 0000000..83b3c1e --- /dev/null +++ b/FPGA_by_Fredi/altpll4.cmp @@ -0,0 +1,30 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component altpll4 + PORT + ( + areset : IN STD_LOGIC := '0'; + configupdate : IN STD_LOGIC := '0'; + inclk0 : IN STD_LOGIC := '0'; + scanclk : IN STD_LOGIC := '1'; + scanclkena : IN STD_LOGIC := '0'; + scandata : IN STD_LOGIC := '0'; + c0 : OUT STD_LOGIC ; + locked : OUT STD_LOGIC ; + scandataout : OUT STD_LOGIC ; + scandone : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/altpll4.inc b/FPGA_by_Fredi/altpll4.inc new file mode 100644 index 0000000..39f54c9 --- /dev/null +++ b/FPGA_by_Fredi/altpll4.inc @@ -0,0 +1,31 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION altpll4 +( + areset, + configupdate, + inclk0, + scanclk, + scanclkena, + scandata +) + +RETURNS ( + c0, + locked, + scandataout, + scandone +); diff --git a/FPGA_by_Fredi/altpll4.mif b/FPGA_by_Fredi/altpll4.mif new file mode 100644 index 0000000..e50eda2 --- /dev/null +++ b/FPGA_by_Fredi/altpll4.mif @@ -0,0 +1,174 @@ +-- Copyright (C) 1991-2010 Altera Corporation +-- Your use of Altera Corporation's design tools, logic functions +-- and other software and tools, and its AMPP partner logic +-- functions, and any output files from any of the foregoing +-- (including device programming or simulation files), and any +-- associated documentation or information are expressly subject +-- to the terms and conditions of the Altera Program License +-- Subscription Agreement, Altera MegaCore Function License +-- Agreement, or other applicable license agreement, including, +-- without limitation, that your use is for the sole purpose of +-- programming logic devices manufactured by Altera and sold by +-- Altera or its authorized distributors. Please refer to the +-- applicable agreement for further details. + +-- MIF file representing initial state of PLL Scan Chain +-- Device Family: Cyclone III +-- Device Part: - +-- Device Speed Grade: 8 +-- PLL Scan Chain: Fast PLL (144 bits) +-- File Name: C:\FireBee\FPGA\altpll4.mif +-- Generated: Mon Dec 06 01:47:24 2010 + +WIDTH=1; +DEPTH=144; + +ADDRESS_RADIX=UNS; +DATA_RADIX=UNS; + +CONTENT BEGIN + 0 : 0; -- Reserved Bits = 0 (1 bit(s)) + 1 : 0; -- Reserved Bits = 0 (1 bit(s)) + 2 : 0; -- Loop Filter Capacitance = 0 (2 bit(s)) (Setting 0) + 3 : 0; + 4 : 1; -- Loop Filter Resistance = 27 (5 bit(s)) (Setting 27) + 5 : 1; + 6 : 0; + 7 : 1; + 8 : 1; + 9 : 0; -- VCO Post Scale = 0 (1 bit(s)) (VCO post-scale divider counter value = 2) + 10 : 0; -- Reserved Bits = 0 (5 bit(s)) + 11 : 0; + 12 : 0; + 13 : 0; + 14 : 0; + 15 : 0; -- Charge Pump Current = 1 (3 bit(s)) (Setting 1) + 16 : 0; + 17 : 1; + 18 : 1; -- N counter: Bypass = 1 (1 bit(s)) + 19 : 0; -- N counter: High Count = 0 (8 bit(s)) + 20 : 0; + 21 : 0; + 22 : 0; + 23 : 0; + 24 : 0; + 25 : 0; + 26 : 0; + 27 : 0; -- N counter: Odd Division = 0 (1 bit(s)) + 28 : 0; -- N counter: Low Count = 0 (8 bit(s)) + 29 : 0; + 30 : 0; + 31 : 0; + 32 : 0; + 33 : 0; + 34 : 0; + 35 : 0; + 36 : 0; -- M counter: Bypass = 0 (1 bit(s)) + 37 : 0; -- M counter: High Count = 6 (8 bit(s)) + 38 : 0; + 39 : 0; + 40 : 0; + 41 : 0; + 42 : 1; + 43 : 1; + 44 : 0; + 45 : 0; -- M counter: Odd Division = 0 (1 bit(s)) + 46 : 0; -- M counter: Low Count = 6 (8 bit(s)) + 47 : 0; + 48 : 0; + 49 : 0; + 50 : 0; + 51 : 1; + 52 : 1; + 53 : 0; + 54 : 0; -- clk0 counter: Bypass = 0 (1 bit(s)) + 55 : 0; -- clk0 counter: High Count = 3 (8 bit(s)) + 56 : 0; + 57 : 0; + 58 : 0; + 59 : 0; + 60 : 0; + 61 : 1; + 62 : 1; + 63 : 0; -- clk0 counter: Odd Division = 0 (1 bit(s)) + 64 : 0; -- clk0 counter: Low Count = 3 (8 bit(s)) + 65 : 0; + 66 : 0; + 67 : 0; + 68 : 0; + 69 : 0; + 70 : 1; + 71 : 1; + 72 : 1; -- clk1 counter: Bypass = 1 (1 bit(s)) + 73 : 0; -- clk1 counter: High Count = 0 (8 bit(s)) + 74 : 0; + 75 : 0; + 76 : 0; + 77 : 0; + 78 : 0; + 79 : 0; + 80 : 0; + 81 : 0; -- clk1 counter: Odd Division = 0 (1 bit(s)) + 82 : 0; -- clk1 counter: Low Count = 0 (8 bit(s)) + 83 : 0; + 84 : 0; + 85 : 0; + 86 : 0; + 87 : 0; + 88 : 0; + 89 : 0; + 90 : 1; -- clk2 counter: Bypass = 1 (1 bit(s)) + 91 : 0; -- clk2 counter: High Count = 0 (8 bit(s)) + 92 : 0; + 93 : 0; + 94 : 0; + 95 : 0; + 96 : 0; + 97 : 0; + 98 : 0; + 99 : 0; -- clk2 counter: Odd Division = 0 (1 bit(s)) + 100 : 0; -- clk2 counter: Low Count = 0 (8 bit(s)) + 101 : 0; + 102 : 0; + 103 : 0; + 104 : 0; + 105 : 0; + 106 : 0; + 107 : 0; + 108 : 1; -- clk3 counter: Bypass = 1 (1 bit(s)) + 109 : 0; -- clk3 counter: High Count = 0 (8 bit(s)) + 110 : 0; + 111 : 0; + 112 : 0; + 113 : 0; + 114 : 0; + 115 : 0; + 116 : 0; + 117 : 0; -- clk3 counter: Odd Division = 0 (1 bit(s)) + 118 : 0; -- clk3 counter: Low Count = 0 (8 bit(s)) + 119 : 0; + 120 : 0; + 121 : 0; + 122 : 0; + 123 : 0; + 124 : 0; + 125 : 0; + 126 : 1; -- clk4 counter: Bypass = 1 (1 bit(s)) + 127 : 0; -- clk4 counter: High Count = 0 (8 bit(s)) + 128 : 0; + 129 : 0; + 130 : 0; + 131 : 0; + 132 : 0; + 133 : 0; + 134 : 0; + 135 : 0; -- clk4 counter: Odd Division = 0 (1 bit(s)) + 136 : 0; -- clk4 counter: Low Count = 0 (8 bit(s)) + 137 : 0; + 138 : 0; + 139 : 0; + 140 : 0; + 141 : 0; + 142 : 0; + 143 : 0; +END; diff --git a/FPGA_by_Fredi/altpll4.ppf b/FPGA_by_Fredi/altpll4.ppf new file mode 100644 index 0000000..541ce91 --- /dev/null +++ b/FPGA_by_Fredi/altpll4.ppf @@ -0,0 +1,17 @@ + + + + + + + + + + + + + + + + + diff --git a/FPGA_by_Fredi/altpll4.qip b/FPGA_by_Fredi/altpll4.qip new file mode 100644 index 0000000..f44acdc --- /dev/null +++ b/FPGA_by_Fredi/altpll4.qip @@ -0,0 +1,7 @@ +set_global_assignment -name IP_TOOL_NAME "ALTPLL" +set_global_assignment -name IP_TOOL_VERSION "9.1" +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll4.tdf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll4.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll4.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll4.cmp"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll4.ppf"] diff --git a/FPGA_by_Fredi/altpll4.tdf b/FPGA_by_Fredi/altpll4.tdf new file mode 100644 index 0000000..3ec77d4 --- /dev/null +++ b/FPGA_by_Fredi/altpll4.tdf @@ -0,0 +1,298 @@ +-- megafunction wizard: %ALTPLL% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altpll + +-- ============================================================ +-- File Name: altpll4.tdf +-- Megafunction Name(s): +-- altpll +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + +INCLUDE "altpll.inc"; + + + +SUBDESIGN altpll4 +( + areset : INPUT = GND; + configupdate : INPUT = GND; + inclk0 : INPUT = GND; + scanclk : INPUT = VCC; + scanclkena : INPUT = GND; + scandata : INPUT = GND; + c0 : OUTPUT; + locked : OUTPUT; + scandataout : OUTPUT; + scandone : OUTPUT; +) + +VARIABLE + + altpll_component : altpll WITH ( + BANDWIDTH_TYPE = "AUTO", + CLK0_DIVIDE_BY = 1, + CLK0_DUTY_CYCLE = 50, + CLK0_MULTIPLY_BY = 2, + CLK0_PHASE_SHIFT = "0", + COMPENSATE_CLOCK = "CLK0", + INCLK0_INPUT_FREQUENCY = 20833, + INTENDED_DEVICE_FAMILY = "Cyclone III", + LPM_TYPE = "altpll", + OPERATION_MODE = "NORMAL", + PLL_TYPE = "AUTO", + PORT_ACTIVECLOCK = "PORT_UNUSED", + PORT_ARESET = "PORT_USED", + PORT_CLKBAD0 = "PORT_UNUSED", + PORT_CLKBAD1 = "PORT_UNUSED", + PORT_CLKLOSS = "PORT_UNUSED", + PORT_CLKSWITCH = "PORT_UNUSED", + PORT_CONFIGUPDATE = "PORT_USED", + PORT_FBIN = "PORT_UNUSED", + PORT_INCLK0 = "PORT_USED", + PORT_INCLK1 = "PORT_UNUSED", + PORT_LOCKED = "PORT_USED", + PORT_PFDENA = "PORT_UNUSED", + PORT_PHASECOUNTERSELECT = "PORT_UNUSED", + PORT_PHASEDONE = "PORT_UNUSED", + PORT_PHASESTEP = "PORT_UNUSED", + PORT_PHASEUPDOWN = "PORT_UNUSED", + PORT_PLLENA = "PORT_UNUSED", + PORT_SCANACLR = "PORT_UNUSED", + PORT_SCANCLK = "PORT_USED", + PORT_SCANCLKENA = "PORT_USED", + PORT_SCANDATA = "PORT_USED", + PORT_SCANDATAOUT = "PORT_USED", + PORT_SCANDONE = "PORT_USED", + PORT_SCANREAD = "PORT_UNUSED", + PORT_SCANWRITE = "PORT_UNUSED", + PORT_clk0 = "PORT_USED", + PORT_clk1 = "PORT_UNUSED", + PORT_clk2 = "PORT_UNUSED", + PORT_clk3 = "PORT_UNUSED", + PORT_clk4 = "PORT_UNUSED", + PORT_clk5 = "PORT_UNUSED", + PORT_clkena0 = "PORT_UNUSED", + PORT_clkena1 = "PORT_UNUSED", + PORT_clkena2 = "PORT_UNUSED", + PORT_clkena3 = "PORT_UNUSED", + PORT_clkena4 = "PORT_UNUSED", + PORT_clkena5 = "PORT_UNUSED", + PORT_extclk0 = "PORT_UNUSED", + PORT_extclk1 = "PORT_UNUSED", + PORT_extclk2 = "PORT_UNUSED", + PORT_extclk3 = "PORT_UNUSED", + SELF_RESET_ON_LOSS_LOCK = "OFF", + WIDTH_CLOCK = 5, + scan_chain_mif_file = "altpll4.mif" + ); + +BEGIN + + c0 = altpll_component.clk[0..0]; + scandone = altpll_component.scandone; + scandataout = altpll_component.scandataout; + locked = altpll_component.locked; + altpll_component.scanclkena = scanclkena; + altpll_component.inclk[0..0] = inclk0; + altpll_component.inclk[1..1] = GND; + altpll_component.scandata = scandata; + altpll_component.areset = areset; + altpll_component.scanclk = scanclk; + altpll_component.configupdate = configupdate; +END; + + + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0" +-- Retrieval info: PRIVATE: BANDWIDTH STRING "1.000" +-- Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz" +-- Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1" +-- Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0" +-- Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0" +-- Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0" +-- Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0" +-- Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0" +-- Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0" +-- Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0" +-- Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "e0" +-- Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" +-- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "1" +-- Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "96.000000" +-- Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" +-- Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0" +-- Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575" +-- Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1" +-- Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "48.000" +-- Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000" +-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1" +-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "1" +-- Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "336.000" +-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any" +-- Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0" +-- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "2" +-- Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "144.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000" +-- Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "1" +-- Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1" +-- Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0" +-- Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0" +-- Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0" +-- Retrieval info: PRIVATE: RECONFIG_FILE STRING "altpll4.mif" +-- Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "1" +-- Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0" +-- Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0" +-- Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000" +-- Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz" +-- Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500" +-- Retrieval info: PRIVATE: SPREAD_USE STRING "0" +-- Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0" +-- Retrieval info: PRIVATE: STICKY_CLK0 STRING "1" +-- Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1" +-- Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_CLK0 STRING "1" +-- Retrieval info: PRIVATE: USE_CLKENA0 STRING "0" +-- Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0" +-- Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0" +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "1" +-- Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" +-- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "2" +-- Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0" +-- Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0" +-- Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "20833" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altpll" +-- Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL" +-- Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO" +-- Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED" +-- Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: SELF_RESET_ON_LOSS_LOCK STRING "OFF" +-- Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5" +-- Retrieval info: CONSTANT: scan_chain_mif_file STRING "altpll4.mif" +-- Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]" +-- Retrieval info: USED_PORT: areset 0 0 0 0 INPUT GND "areset" +-- Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0" +-- Retrieval info: USED_PORT: configupdate 0 0 0 0 INPUT GND "configupdate" +-- Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0" +-- Retrieval info: USED_PORT: locked 0 0 0 0 OUTPUT GND "locked" +-- Retrieval info: USED_PORT: scanclk 0 0 0 0 INPUT_CLK_EXT VCC "scanclk" +-- Retrieval info: USED_PORT: scanclkena 0 0 0 0 INPUT GND "scanclkena" +-- Retrieval info: USED_PORT: scandata 0 0 0 0 INPUT GND "scandata" +-- Retrieval info: USED_PORT: scandataout 0 0 0 0 OUTPUT VCC "scandataout" +-- Retrieval info: USED_PORT: scandone 0 0 0 0 OUTPUT VCC "scandone" +-- Retrieval info: CONNECT: locked 0 0 0 0 @locked 0 0 0 0 +-- Retrieval info: CONNECT: scandone 0 0 0 0 @scandone 0 0 0 0 +-- Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0 +-- Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0 +-- Retrieval info: CONNECT: @scandata 0 0 0 0 scandata 0 0 0 0 +-- Retrieval info: CONNECT: @scanclkena 0 0 0 0 scanclkena 0 0 0 0 +-- Retrieval info: CONNECT: @configupdate 0 0 0 0 configupdate 0 0 0 0 +-- Retrieval info: CONNECT: scandataout 0 0 0 0 @scandataout 0 0 0 0 +-- Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0 +-- Retrieval info: CONNECT: @scanclk 0 0 0 0 scanclk 0 0 0 0 +-- Retrieval info: CONNECT: @areset 0 0 0 0 areset 0 0 0 0 +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll4.tdf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll4.ppf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll4.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll4.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll4.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll4_inst.tdf FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll4.mif TRUE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/altpll_reconfig0.bsf b/FPGA_by_Fredi/altpll_reconfig0.bsf new file mode 100644 index 0000000..452f320 --- /dev/null +++ b/FPGA_by_Fredi/altpll_reconfig0.bsf @@ -0,0 +1,162 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 216 296) + (text "altpll_reconfig0" (rect 54 1 182 20)(font "Arial" (font_size 10))) + (text "inst" (rect 8 277 31 292)(font "Arial" )) + (port + (pt 0 40) + (input) + (text "reconfig" (rect 0 0 53 16)(font "Arial" (font_size 8))) + (text "reconfig" (rect 20 32 65 48)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 16 40)(line_width 1)) + ) + (port + (pt 0 56) + (input) + (text "read_param" (rect 0 0 80 16)(font "Arial" (font_size 8))) + (text "read_param" (rect 20 48 88 64)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 16 56)(line_width 1)) + ) + (port + (pt 0 72) + (input) + (text "write_param" (rect 0 0 82 16)(font "Arial" (font_size 8))) + (text "write_param" (rect 20 64 90 80)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 16 72)(line_width 1)) + ) + (port + (pt 0 96) + (input) + (text "data_in[8..0]" (rect 0 0 84 16)(font "Arial" (font_size 8))) + (text "data_in[8..0]" (rect 20 88 92 104)(font "Arial" (font_size 8))) + (line (pt 0 96)(pt 16 96)(line_width 3)) + ) + (port + (pt 0 112) + (input) + (text "counter_type[3..0]" (rect 0 0 123 16)(font "Arial" (font_size 8))) + (text "counter_type[3..0]" (rect 20 104 125 120)(font "Arial" (font_size 8))) + (line (pt 0 112)(pt 16 112)(line_width 3)) + ) + (port + (pt 0 128) + (input) + (text "counter_param[2..0]" (rect 0 0 136 16)(font "Arial" (font_size 8))) + (text "counter_param[2..0]" (rect 20 120 136 136)(font "Arial" (font_size 8))) + (line (pt 0 128)(pt 16 128)(line_width 3)) + ) + (port + (pt 0 168) + (input) + (text "pll_scandataout" (rect 0 0 107 16)(font "Arial" (font_size 8))) + (text "pll_scandataout" (rect 20 160 111 176)(font "Arial" (font_size 8))) + (line (pt 0 168)(pt 16 168)(line_width 1)) + ) + (port + (pt 0 184) + (input) + (text "pll_scandone" (rect 0 0 89 16)(font "Arial" (font_size 8))) + (text "pll_scandone" (rect 20 176 96 192)(font "Arial" (font_size 8))) + (line (pt 0 184)(pt 16 184)(line_width 1)) + ) + (port + (pt 0 208) + (input) + (text "clock" (rect 0 0 36 16)(font "Arial" (font_size 8))) + (text "clock" (rect 20 200 51 216)(font "Arial" (font_size 8))) + (line (pt 0 208)(pt 16 208)(line_width 1)) + ) + (port + (pt 0 224) + (input) + (text "reset" (rect 0 0 34 16)(font "Arial" (font_size 8))) + (text "reset" (rect 20 216 49 232)(font "Arial" (font_size 8))) + (line (pt 0 224)(pt 16 224)(line_width 1)) + ) + (port + (pt 0 248) + (input) + (text "pll_areset_in" (rect 0 0 86 16)(font "Arial" (font_size 8))) + (text "pll_areset_in" (rect 20 240 93 256)(font "Arial" (font_size 8))) + (line (pt 0 248)(pt 16 248)(line_width 1)) + ) + (port + (pt 216 40) + (output) + (text "busy" (rect 0 0 33 16)(font "Arial" (font_size 8))) + (text "busy" (rect 169 32 197 48)(font "Arial" (font_size 8))) + (line (pt 216 40)(pt 200 40)(line_width 1)) + ) + (port + (pt 216 96) + (output) + (text "data_out[8..0]" (rect 0 0 94 16)(font "Arial" (font_size 8))) + (text "data_out[8..0]" (rect 117 88 197 104)(font "Arial" (font_size 8))) + (line (pt 216 96)(pt 200 96)(line_width 3)) + ) + (port + (pt 216 152) + (output) + (text "pll_scandata" (rect 0 0 86 16)(font "Arial" (font_size 8))) + (text "pll_scandata" (rect 124 144 197 160)(font "Arial" (font_size 8))) + (line (pt 216 152)(pt 200 152)(line_width 1)) + ) + (port + (pt 216 168) + (output) + (text "pll_scanclk" (rect 0 0 76 16)(font "Arial" (font_size 8))) + (text "pll_scanclk" (rect 132 160 197 176)(font "Arial" (font_size 8))) + (line (pt 216 168)(pt 200 168)(line_width 1)) + ) + (port + (pt 216 200) + (output) + (text "pll_scanclkena" (rect 0 0 101 16)(font "Arial" (font_size 8))) + (text "pll_scanclkena" (rect 111 192 197 208)(font "Arial" (font_size 8))) + (line (pt 216 200)(pt 200 200)(line_width 1)) + ) + (port + (pt 216 216) + (output) + (text "pll_configupdate" (rect 0 0 109 16)(font "Arial" (font_size 8))) + (text "pll_configupdate" (rect 104 208 197 224)(font "Arial" (font_size 8))) + (line (pt 216 216)(pt 200 216)(line_width 1)) + ) + (port + (pt 216 248) + (output) + (text "pll_areset" (rect 0 0 66 16)(font "Arial" (font_size 8))) + (text "pll_areset" (rect 141 240 197 256)(font "Arial" (font_size 8))) + (line (pt 216 248)(pt 200 248)(line_width 1)) + ) + (drawing + (line (pt 0 0)(pt 217 0)(line_width 1)) + (line (pt 217 0)(pt 217 297)(line_width 1)) + (line (pt 0 297)(pt 217 297)(line_width 1)) + (line (pt 0 0)(pt 0 297)(line_width 1)) + (line (pt 16 24)(pt 201 24)(line_width 1)) + (line (pt 201 24)(pt 201 273)(line_width 1)) + (line (pt 16 273)(pt 201 273)(line_width 1)) + (line (pt 16 24)(pt 16 273)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/altpll_reconfig0.qip b/FPGA_by_Fredi/altpll_reconfig0.qip new file mode 100644 index 0000000..3194459 --- /dev/null +++ b/FPGA_by_Fredi/altpll_reconfig0.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "ALTPLL_RECONFIG" +set_global_assignment -name IP_TOOL_VERSION "9.1" +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll_reconfig0.tdf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll_reconfig0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll_reconfig0.cmp"] diff --git a/FPGA_by_Fredi/altpll_reconfig1.bsf b/FPGA_by_Fredi/altpll_reconfig1.bsf new file mode 100644 index 0000000..f896607 --- /dev/null +++ b/FPGA_by_Fredi/altpll_reconfig1.bsf @@ -0,0 +1,162 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 216 296) + (text "altpll_reconfig1" (rect 54 1 182 20)(font "Arial" (font_size 10))) + (text "inst" (rect 8 277 31 292)(font "Arial" )) + (port + (pt 0 40) + (input) + (text "reconfig" (rect 0 0 53 16)(font "Arial" (font_size 8))) + (text "reconfig" (rect 20 32 65 48)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 16 40)(line_width 1)) + ) + (port + (pt 0 56) + (input) + (text "read_param" (rect 0 0 80 16)(font "Arial" (font_size 8))) + (text "read_param" (rect 20 48 88 64)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 16 56)(line_width 1)) + ) + (port + (pt 0 72) + (input) + (text "write_param" (rect 0 0 82 16)(font "Arial" (font_size 8))) + (text "write_param" (rect 20 64 90 80)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 16 72)(line_width 1)) + ) + (port + (pt 0 96) + (input) + (text "data_in[8..0]" (rect 0 0 84 16)(font "Arial" (font_size 8))) + (text "data_in[8..0]" (rect 20 88 92 104)(font "Arial" (font_size 8))) + (line (pt 0 96)(pt 16 96)(line_width 3)) + ) + (port + (pt 0 112) + (input) + (text "counter_type[3..0]" (rect 0 0 123 16)(font "Arial" (font_size 8))) + (text "counter_type[3..0]" (rect 20 104 125 120)(font "Arial" (font_size 8))) + (line (pt 0 112)(pt 16 112)(line_width 3)) + ) + (port + (pt 0 128) + (input) + (text "counter_param[2..0]" (rect 0 0 136 16)(font "Arial" (font_size 8))) + (text "counter_param[2..0]" (rect 20 120 136 136)(font "Arial" (font_size 8))) + (line (pt 0 128)(pt 16 128)(line_width 3)) + ) + (port + (pt 0 168) + (input) + (text "pll_scandataout" (rect 0 0 107 16)(font "Arial" (font_size 8))) + (text "pll_scandataout" (rect 20 160 111 176)(font "Arial" (font_size 8))) + (line (pt 0 168)(pt 16 168)(line_width 1)) + ) + (port + (pt 0 184) + (input) + (text "pll_scandone" (rect 0 0 89 16)(font "Arial" (font_size 8))) + (text "pll_scandone" (rect 20 176 96 192)(font "Arial" (font_size 8))) + (line (pt 0 184)(pt 16 184)(line_width 1)) + ) + (port + (pt 0 208) + (input) + (text "clock" (rect 0 0 36 16)(font "Arial" (font_size 8))) + (text "clock" (rect 20 200 51 216)(font "Arial" (font_size 8))) + (line (pt 0 208)(pt 16 208)(line_width 1)) + ) + (port + (pt 0 224) + (input) + (text "reset" (rect 0 0 34 16)(font "Arial" (font_size 8))) + (text "reset" (rect 20 216 49 232)(font "Arial" (font_size 8))) + (line (pt 0 224)(pt 16 224)(line_width 1)) + ) + (port + (pt 0 248) + (input) + (text "pll_areset_in" (rect 0 0 86 16)(font "Arial" (font_size 8))) + (text "pll_areset_in" (rect 20 240 93 256)(font "Arial" (font_size 8))) + (line (pt 0 248)(pt 16 248)(line_width 1)) + ) + (port + (pt 216 40) + (output) + (text "busy" (rect 0 0 33 16)(font "Arial" (font_size 8))) + (text "busy" (rect 169 32 197 48)(font "Arial" (font_size 8))) + (line (pt 216 40)(pt 200 40)(line_width 1)) + ) + (port + (pt 216 96) + (output) + (text "data_out[8..0]" (rect 0 0 94 16)(font "Arial" (font_size 8))) + (text "data_out[8..0]" (rect 117 88 197 104)(font "Arial" (font_size 8))) + (line (pt 216 96)(pt 200 96)(line_width 3)) + ) + (port + (pt 216 152) + (output) + (text "pll_scandata" (rect 0 0 86 16)(font "Arial" (font_size 8))) + (text "pll_scandata" (rect 124 144 197 160)(font "Arial" (font_size 8))) + (line (pt 216 152)(pt 200 152)(line_width 1)) + ) + (port + (pt 216 168) + (output) + (text "pll_scanclk" (rect 0 0 76 16)(font "Arial" (font_size 8))) + (text "pll_scanclk" (rect 132 160 197 176)(font "Arial" (font_size 8))) + (line (pt 216 168)(pt 200 168)(line_width 1)) + ) + (port + (pt 216 200) + (output) + (text "pll_scanclkena" (rect 0 0 101 16)(font "Arial" (font_size 8))) + (text "pll_scanclkena" (rect 111 192 197 208)(font "Arial" (font_size 8))) + (line (pt 216 200)(pt 200 200)(line_width 1)) + ) + (port + (pt 216 216) + (output) + (text "pll_configupdate" (rect 0 0 109 16)(font "Arial" (font_size 8))) + (text "pll_configupdate" (rect 104 208 197 224)(font "Arial" (font_size 8))) + (line (pt 216 216)(pt 200 216)(line_width 1)) + ) + (port + (pt 216 248) + (output) + (text "pll_areset" (rect 0 0 66 16)(font "Arial" (font_size 8))) + (text "pll_areset" (rect 141 240 197 256)(font "Arial" (font_size 8))) + (line (pt 216 248)(pt 200 248)(line_width 1)) + ) + (drawing + (line (pt 0 0)(pt 217 0)(line_width 1)) + (line (pt 217 0)(pt 217 297)(line_width 1)) + (line (pt 0 297)(pt 217 297)(line_width 1)) + (line (pt 0 0)(pt 0 297)(line_width 1)) + (line (pt 16 24)(pt 201 24)(line_width 1)) + (line (pt 201 24)(pt 201 273)(line_width 1)) + (line (pt 16 273)(pt 201 273)(line_width 1)) + (line (pt 16 24)(pt 16 273)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/altpll_reconfig1.cmp b/FPGA_by_Fredi/altpll_reconfig1.cmp new file mode 100644 index 0000000..7d409d0 --- /dev/null +++ b/FPGA_by_Fredi/altpll_reconfig1.cmp @@ -0,0 +1,38 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component altpll_reconfig1 + PORT + ( + clock : IN STD_LOGIC ; + counter_param : IN STD_LOGIC_VECTOR (2 DOWNTO 0); + counter_type : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + data_in : IN STD_LOGIC_VECTOR (8 DOWNTO 0); + pll_areset_in : IN STD_LOGIC := '0'; + pll_scandataout : IN STD_LOGIC ; + pll_scandone : IN STD_LOGIC ; + read_param : IN STD_LOGIC ; + reconfig : IN STD_LOGIC ; + reset : IN STD_LOGIC ; + write_param : IN STD_LOGIC ; + busy : OUT STD_LOGIC ; + data_out : OUT STD_LOGIC_VECTOR (8 DOWNTO 0); + pll_areset : OUT STD_LOGIC ; + pll_configupdate : OUT STD_LOGIC ; + pll_scanclk : OUT STD_LOGIC ; + pll_scanclkena : OUT STD_LOGIC ; + pll_scandata : OUT STD_LOGIC + ); +end component; diff --git a/FPGA_by_Fredi/altpll_reconfig1.inc b/FPGA_by_Fredi/altpll_reconfig1.inc new file mode 100644 index 0000000..c1a6e65 --- /dev/null +++ b/FPGA_by_Fredi/altpll_reconfig1.inc @@ -0,0 +1,39 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION altpll_reconfig1 +( + clock, + counter_param[2..0], + counter_type[3..0], + data_in[8..0], + pll_areset_in, + pll_scandataout, + pll_scandone, + read_param, + reconfig, + reset, + write_param +) + +RETURNS ( + busy, + data_out[8..0], + pll_areset, + pll_configupdate, + pll_scanclk, + pll_scanclkena, + pll_scandata +); diff --git a/FPGA_by_Fredi/altpll_reconfig1.qip b/FPGA_by_Fredi/altpll_reconfig1.qip new file mode 100644 index 0000000..713a3c3 --- /dev/null +++ b/FPGA_by_Fredi/altpll_reconfig1.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "ALTPLL_RECONFIG" +set_global_assignment -name IP_TOOL_VERSION "9.1" +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll_reconfig1.tdf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll_reconfig1.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll_reconfig1.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altpll_reconfig1.cmp"] diff --git a/FPGA_by_Fredi/altpll_reconfig1.tdf b/FPGA_by_Fredi/altpll_reconfig1.tdf new file mode 100644 index 0000000..82ad4ff --- /dev/null +++ b/FPGA_by_Fredi/altpll_reconfig1.tdf @@ -0,0 +1,144 @@ +-- megafunction wizard: %ALTPLL_RECONFIG% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altpll_reconfig + +-- ============================================================ +-- File Name: altpll_reconfig1.tdf +-- Megafunction Name(s): +-- altpll_reconfig +-- +-- Simulation Library Files(s): +-- altera_mf;cycloneiii;lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + +-- Clearbox generated function header +FUNCTION altpll_reconfig1_pllrcfg_t4q (clock, counter_param[2..0], counter_type[3..0], data_in[8..0], pll_areset_in, pll_scandataout, pll_scandone, read_param, reconfig, reset, write_param) +RETURNS ( busy, data_out[8..0], pll_areset, pll_configupdate, pll_scanclk, pll_scanclkena, pll_scandata); + + + + +SUBDESIGN altpll_reconfig1 +( + clock : INPUT; + counter_param[2..0] : INPUT; + counter_type[3..0] : INPUT; + data_in[8..0] : INPUT; + pll_areset_in : INPUT = GND; + pll_scandataout : INPUT; + pll_scandone : INPUT; + read_param : INPUT; + reconfig : INPUT; + reset : INPUT; + write_param : INPUT; + busy : OUTPUT; + data_out[8..0] : OUTPUT; + pll_areset : OUTPUT; + pll_configupdate : OUTPUT; + pll_scanclk : OUTPUT; + pll_scanclkena : OUTPUT; + pll_scandata : OUTPUT; +) + +VARIABLE + + altpll_reconfig1_pllrcfg_t4q_component : altpll_reconfig1_pllrcfg_t4q; + +BEGIN + + pll_areset = altpll_reconfig1_pllrcfg_t4q_component.pll_areset; + pll_scanclkena = altpll_reconfig1_pllrcfg_t4q_component.pll_scanclkena; + pll_scanclk = altpll_reconfig1_pllrcfg_t4q_component.pll_scanclk; + busy = altpll_reconfig1_pllrcfg_t4q_component.busy; + data_out[8..0] = altpll_reconfig1_pllrcfg_t4q_component.data_out[8..0]; + pll_scandata = altpll_reconfig1_pllrcfg_t4q_component.pll_scandata; + pll_configupdate = altpll_reconfig1_pllrcfg_t4q_component.pll_configupdate; + altpll_reconfig1_pllrcfg_t4q_component.reconfig = reconfig; + altpll_reconfig1_pllrcfg_t4q_component.counter_type[3..0] = counter_type[3..0]; + altpll_reconfig1_pllrcfg_t4q_component.pll_scandone = pll_scandone; + altpll_reconfig1_pllrcfg_t4q_component.pll_scandataout = pll_scandataout; + altpll_reconfig1_pllrcfg_t4q_component.pll_areset_in = pll_areset_in; + altpll_reconfig1_pllrcfg_t4q_component.read_param = read_param; + altpll_reconfig1_pllrcfg_t4q_component.reset = reset; + altpll_reconfig1_pllrcfg_t4q_component.data_in[8..0] = data_in[8..0]; + altpll_reconfig1_pllrcfg_t4q_component.clock = clock; + altpll_reconfig1_pllrcfg_t4q_component.counter_param[2..0] = counter_param[2..0]; + altpll_reconfig1_pllrcfg_t4q_component.write_param = write_param; +END; + + + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: CHAIN_TYPE NUMERIC "0" +-- Retrieval info: PRIVATE: INIT_FILE_NAME STRING "./altpll4.mif" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_INIT_FILE STRING "0" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: USED_PORT: busy 0 0 0 0 OUTPUT NODEFVAL "busy" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock" +-- Retrieval info: USED_PORT: counter_param 0 0 3 0 INPUT NODEFVAL "counter_param[2..0]" +-- Retrieval info: USED_PORT: counter_type 0 0 4 0 INPUT NODEFVAL "counter_type[3..0]" +-- Retrieval info: USED_PORT: data_in 0 0 9 0 INPUT NODEFVAL "data_in[8..0]" +-- Retrieval info: USED_PORT: data_out 0 0 9 0 OUTPUT NODEFVAL "data_out[8..0]" +-- Retrieval info: USED_PORT: pll_areset 0 0 0 0 OUTPUT NODEFVAL "pll_areset" +-- Retrieval info: USED_PORT: pll_areset_in 0 0 0 0 INPUT GND "pll_areset_in" +-- Retrieval info: USED_PORT: pll_configupdate 0 0 0 0 OUTPUT NODEFVAL "pll_configupdate" +-- Retrieval info: USED_PORT: pll_scanclk 0 0 0 0 OUTPUT NODEFVAL "pll_scanclk" +-- Retrieval info: USED_PORT: pll_scanclkena 0 0 0 0 OUTPUT NODEFVAL "pll_scanclkena" +-- Retrieval info: USED_PORT: pll_scandata 0 0 0 0 OUTPUT NODEFVAL "pll_scandata" +-- Retrieval info: USED_PORT: pll_scandataout 0 0 0 0 INPUT NODEFVAL "pll_scandataout" +-- Retrieval info: USED_PORT: pll_scandone 0 0 0 0 INPUT NODEFVAL "pll_scandone" +-- Retrieval info: USED_PORT: read_param 0 0 0 0 INPUT NODEFVAL "read_param" +-- Retrieval info: USED_PORT: reconfig 0 0 0 0 INPUT NODEFVAL "reconfig" +-- Retrieval info: USED_PORT: reset 0 0 0 0 INPUT NODEFVAL "reset" +-- Retrieval info: USED_PORT: write_param 0 0 0 0 INPUT NODEFVAL "write_param" +-- Retrieval info: CONNECT: @data_in 0 0 9 0 data_in 0 0 9 0 +-- Retrieval info: CONNECT: @reset 0 0 0 0 reset 0 0 0 0 +-- Retrieval info: CONNECT: @pll_scandone 0 0 0 0 pll_scandone 0 0 0 0 +-- Retrieval info: CONNECT: @read_param 0 0 0 0 read_param 0 0 0 0 +-- Retrieval info: CONNECT: @counter_type 0 0 4 0 counter_type 0 0 4 0 +-- Retrieval info: CONNECT: @pll_areset_in 0 0 0 0 pll_areset_in 0 0 0 0 +-- Retrieval info: CONNECT: @pll_scandataout 0 0 0 0 pll_scandataout 0 0 0 0 +-- Retrieval info: CONNECT: @write_param 0 0 0 0 write_param 0 0 0 0 +-- Retrieval info: CONNECT: pll_areset 0 0 0 0 @pll_areset 0 0 0 0 +-- Retrieval info: CONNECT: pll_configupdate 0 0 0 0 @pll_configupdate 0 0 0 0 +-- Retrieval info: CONNECT: data_out 0 0 9 0 @data_out 0 0 9 0 +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: pll_scanclkena 0 0 0 0 @pll_scanclkena 0 0 0 0 +-- Retrieval info: CONNECT: busy 0 0 0 0 @busy 0 0 0 0 +-- Retrieval info: CONNECT: @counter_param 0 0 3 0 counter_param 0 0 3 0 +-- Retrieval info: CONNECT: @reconfig 0 0 0 0 reconfig 0 0 0 0 +-- Retrieval info: CONNECT: pll_scandata 0 0 0 0 @pll_scandata 0 0 0 0 +-- Retrieval info: CONNECT: pll_scanclk 0 0 0 0 @pll_scanclk 0 0 0 0 +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll_reconfig1.tdf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll_reconfig1.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll_reconfig1.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll_reconfig1.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altpll_reconfig1_inst.tdf FALSE +-- Retrieval info: LIB_FILE: altera_mf +-- Retrieval info: LIB_FILE: cycloneiii +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/altpll_reconfig1_pllrcfg_bju.tdf b/FPGA_by_Fredi/altpll_reconfig1_pllrcfg_bju.tdf new file mode 100644 index 0000000..81695ae --- /dev/null +++ b/FPGA_by_Fredi/altpll_reconfig1_pllrcfg_bju.tdf @@ -0,0 +1,583 @@ +--altpll_reconfig CBX_AUTO_BLACKBOX="ALL" device_family="Cyclone III" init_from_rom="NO" scan_init_file="./altpll4.mif" busy clock counter_param counter_type data_in data_out pll_areset pll_areset_in pll_configupdate pll_scanclk pll_scanclkena pll_scandata pll_scandataout pll_scandone read_param reconfig reset write_param +--VERSION_BEGIN 9.1SP2 cbx_altpll_reconfig 2010:03:24:20:43:42:SJ cbx_altsyncram 2010:03:24:20:43:42:SJ cbx_cycloneii 2010:03:24:20:43:43:SJ cbx_lpm_add_sub 2010:03:24:20:43:43:SJ cbx_lpm_compare 2010:03:24:20:43:43:SJ cbx_lpm_counter 2010:03:24:20:43:43:SJ cbx_lpm_decode 2010:03:24:20:43:43:SJ cbx_lpm_mux 2010:03:24:20:43:43:SJ cbx_mgl 2010:03:24:21:01:05:SJ cbx_stratix 2010:03:24:20:43:43:SJ cbx_stratixii 2010:03:24:20:43:43:SJ cbx_stratixiii 2010:03:24:20:43:43:SJ cbx_util_mgl 2010:03:24:20:43:43:SJ VERSION_END + + +-- Copyright (C) 1991-2010 Altera Corporation +-- Your use of Altera Corporation's design tools, logic functions +-- and other software and tools, and its AMPP partner logic +-- functions, and any output files from any of the foregoing +-- (including device programming or simulation files), and any +-- associated documentation or information are expressly subject +-- to the terms and conditions of the Altera Program License +-- Subscription Agreement, Altera MegaCore Function License +-- Agreement, or other applicable license agreement, including, +-- without limitation, that your use is for the sole purpose of +-- programming logic devices manufactured by Altera and sold by +-- Altera or its authorized distributors. Please refer to the +-- applicable agreement for further details. + + +include "altsyncram.inc"; +FUNCTION cycloneiii_lcell_comb (cin, dataa, datab, datac, datad) +WITH ( DONT_TOUCH, LUT_MASK, SUM_LUTC_INPUT) +RETURNS ( combout, cout); +FUNCTION lpm_add_sub (aclr, add_sub, cin, clken, clock, dataa[LPM_WIDTH-1..0], datab[LPM_WIDTH-1..0]) +WITH ( CARRY_CHAIN, CARRY_CHAIN_LENGTH, LPM_DIRECTION, LPM_PIPELINE, LPM_REPRESENTATION, LPM_WIDTH, ONE_INPUT_IS_CONSTANT, REGISTERED_AT_END, USE_WYS) +RETURNS ( cout, overflow, result[LPM_WIDTH-1..0]); +FUNCTION lpm_compare (aclr, clken, clock, dataa[LPM_WIDTH-1..0], datab[LPM_WIDTH-1..0]) +WITH ( LPM_PIPELINE, LPM_REPRESENTATION, LPM_WIDTH, ONE_INPUT_IS_CONSTANT) +RETURNS ( aeb, agb, ageb, alb, aleb, aneb); +FUNCTION lpm_counter (aclr, aload, aset, cin, clk_en, clock, cnt_en, data[LPM_WIDTH-1..0], sclr, sload, sset, updown) +WITH ( lpm_avalue, lpm_direction, lpm_modulus, lpm_port_updown, lpm_pvalue, lpm_svalue, lpm_width) +RETURNS ( cout, eq[15..0], q[LPM_WIDTH-1..0]); +FUNCTION lpm_decode (aclr, clken, clock, data[LPM_WIDTH-1..0], enable) +WITH ( CASCADE_CHAIN, IGNORE_CASCADE_BUFFERS, LPM_DECODES, LPM_PIPELINE, LPM_WIDTH) +RETURNS ( eq[LPM_DECODES-1..0]); + +--synthesis_resources = altsyncram 1 lpm_add_sub 2 lpm_compare 1 lpm_counter 7 lpm_decode 1 lut 3 reg 80 +OPTIONS ALTERA_INTERNAL_OPTION = "ADV_NETLIST_OPT_ALLOWED=""NEVER_ALLOW"";suppress_da_rule_internal=C106;{-to le_comb10} PLL_SCAN_RECONFIG_COUNTER_REMAP_LCELL=2;{-to le_comb8} PLL_SCAN_RECONFIG_COUNTER_REMAP_LCELL=0;{-to le_comb9} PLL_SCAN_RECONFIG_COUNTER_REMAP_LCELL=1;{-to idle_state} POWER_UP_LEVEL=LOW;{-to read_data_nominal_state} POWER_UP_LEVEL=LOW;{-to read_data_state} POWER_UP_LEVEL=LOW;{-to read_first_nominal_state} POWER_UP_LEVEL=LOW;{-to read_first_state} POWER_UP_LEVEL=LOW;{-to read_init_nominal_state} POWER_UP_LEVEL=LOW;{-to read_init_state} POWER_UP_LEVEL=LOW;{-to read_last_nominal_state} POWER_UP_LEVEL=LOW;{-to read_last_state} POWER_UP_LEVEL=LOW;{-to reconfig_counter_state} POWER_UP_LEVEL=LOW;{-to reconfig_init_state} POWER_UP_LEVEL=LOW;{-to reconfig_post_state} POWER_UP_LEVEL=LOW;{-to reconfig_seq_data_state} POWER_UP_LEVEL=LOW;{-to reconfig_seq_ena_state} POWER_UP_LEVEL=LOW;{-to reconfig_wait_state} POWER_UP_LEVEL=LOW;{-to reset_state} POWER_UP_LEVEL=HIGH;{-to write_data_state} POWER_UP_LEVEL=LOW;{-to write_init_nominal_state} POWER_UP_LEVEL=LOW;{-to write_init_state} POWER_UP_LEVEL=LOW;{-to write_nominal_state} POWER_UP_LEVEL=LOW"; + +SUBDESIGN altpll_reconfig1_pllrcfg_bju +( + busy : output; + clock : input; + counter_param[2..0] : input; + counter_type[3..0] : input; + data_in[8..0] : input; + data_out[8..0] : output; + pll_areset : output; + pll_areset_in : input; + pll_configupdate : output; + pll_scanclk : output; + pll_scanclkena : output; + pll_scandata : output; + pll_scandataout : input; + pll_scandone : input; + read_param : input; + reconfig : input; + reset : input; + write_param : input; +) +VARIABLE + altsyncram4 : altsyncram + WITH ( + INIT_FILE = "./altpll4.mif", + NUMWORDS_A = 144, + OPERATION_MODE = "SINGLE_PORT", + WIDTH_A = 1, + WIDTH_BYTEENA_A = 1, + WIDTHAD_A = 8 + ); + le_comb10 : cycloneiii_lcell_comb + WITH ( + DONT_TOUCH = "on", + LUT_MASK = "F0F0", + SUM_LUTC_INPUT = "datac" + ); + le_comb8 : cycloneiii_lcell_comb + WITH ( + DONT_TOUCH = "on", + LUT_MASK = "AAAA", + SUM_LUTC_INPUT = "datac" + ); + le_comb9 : cycloneiii_lcell_comb + WITH ( + DONT_TOUCH = "on", + LUT_MASK = "CCCC", + SUM_LUTC_INPUT = "datac" + ); + areset_init_state_1 : dffe; + areset_state : dffe; + C0_data_state : dffe; + C0_ena_state : dffe; + C1_data_state : dffe; + C1_ena_state : dffe; + C2_data_state : dffe; + C2_ena_state : dffe; + C3_data_state : dffe; + C3_ena_state : dffe; + C4_data_state : dffe; + C4_ena_state : dffe; + configupdate2_state : dffe; + configupdate3_state : dffe; + configupdate_state : dffe; + counter_param_latch_reg[2..0] : dffe; + counter_type_latch_reg[3..0] : dffe; + idle_state : dffe + WITH ( + power_up = "low" + ); + nominal_data[17..0] : dffe; + read_data_nominal_state : dffe + WITH ( + power_up = "low" + ); + read_data_state : dffe + WITH ( + power_up = "low" + ); + read_first_nominal_state : dffe + WITH ( + power_up = "low" + ); + read_first_state : dffe + WITH ( + power_up = "low" + ); + read_init_nominal_state : dffe + WITH ( + power_up = "low" + ); + read_init_state : dffe + WITH ( + power_up = "low" + ); + read_last_nominal_state : dffe + WITH ( + power_up = "low" + ); + read_last_state : dffe + WITH ( + power_up = "low" + ); + reconfig_counter_state : dffe + WITH ( + power_up = "low" + ); + reconfig_init_state : dffe + WITH ( + power_up = "low" + ); + reconfig_post_state : dffe + WITH ( + power_up = "low" + ); + reconfig_seq_data_state : dffe + WITH ( + power_up = "low" + ); + reconfig_seq_ena_state : dffe + WITH ( + power_up = "low" + ); + reconfig_wait_state : dffe + WITH ( + power_up = "low" + ); + reset_state : dffe + WITH ( + power_up = "high" + ); + shift_reg[17..0] : dffeas; + tmp_nominal_data_out_state : dffe; + tmp_seq_ena_state : dffe; + write_data_state : dffe + WITH ( + power_up = "low" + ); + write_init_nominal_state : dffe + WITH ( + power_up = "low" + ); + write_init_state : dffe + WITH ( + power_up = "low" + ); + write_nominal_state : dffe + WITH ( + power_up = "low" + ); + add_sub5 : lpm_add_sub + WITH ( + LPM_WIDTH = 9 + ); + add_sub6 : lpm_add_sub + WITH ( + LPM_WIDTH = 8 + ); + cmpr7 : lpm_compare + WITH ( + LPM_WIDTH = 8 + ); + cntr1 : lpm_counter + WITH ( + lpm_direction = "DOWN", + lpm_modulus = 144, + lpm_port_updown = "PORT_UNUSED", + lpm_width = 8 + ); + cntr12 : lpm_counter + WITH ( + lpm_direction = "DOWN", + lpm_modulus = 144, + lpm_port_updown = "PORT_UNUSED", + lpm_width = 8 + ); + cntr13 : lpm_counter + WITH ( + lpm_direction = "DOWN", + lpm_port_updown = "PORT_UNUSED", + lpm_width = 6 + ); + cntr14 : lpm_counter + WITH ( + lpm_direction = "DOWN", + lpm_port_updown = "PORT_UNUSED", + lpm_width = 5 + ); + cntr15 : lpm_counter + WITH ( + lpm_direction = "DOWN", + lpm_modulus = 144, + lpm_port_updown = "PORT_UNUSED", + lpm_width = 8 + ); + cntr2 : lpm_counter + WITH ( + lpm_direction = "UP", + lpm_port_updown = "PORT_UNUSED", + lpm_width = 8 + ); + cntr3 : lpm_counter + WITH ( + lpm_direction = "DOWN", + lpm_port_updown = "PORT_UNUSED", + lpm_width = 5 + ); + decode11 : lpm_decode + WITH ( + LPM_DECODES = 5, + LPM_WIDTH = 3 + ); + addr_counter_enable : WIRE; + addr_counter_out[7..0] : WIRE; + addr_counter_sload : WIRE; + addr_counter_sload_value[7..0] : WIRE; + addr_decoder_out[7..0] : WIRE; + c0_wire[7..0] : WIRE; + c1_wire[7..0] : WIRE; + c2_wire[7..0] : WIRE; + c3_wire[7..0] : WIRE; + c4_wire[7..0] : WIRE; + counter_param_latch[2..0] : WIRE; + counter_type_latch[3..0] : WIRE; + cuda_combout_wire[2..0] : WIRE; + dummy_scandataout : WIRE; + encode_out[2..0] : WIRE; + input_latch_enable : WIRE; + power_up : WIRE; + read_addr_counter_enable : WIRE; + read_addr_counter_out[7..0] : WIRE; + read_addr_counter_sload : WIRE; + read_addr_counter_sload_value[7..0] : WIRE; + read_addr_decoder_out[7..0] : WIRE; + read_nominal_out : WIRE; + reconfig_addr_counter_enable : WIRE; + reconfig_addr_counter_out[7..0] : WIRE; + reconfig_addr_counter_sload : WIRE; + reconfig_addr_counter_sload_value[7..0] : WIRE; + reconfig_done : WIRE; + reconfig_post_done : WIRE; + reconfig_width_counter_done : WIRE; + reconfig_width_counter_enable : WIRE; + reconfig_width_counter_sload : WIRE; + reconfig_width_counter_sload_value[5..0] : WIRE; + rotate_addr_counter_enable : WIRE; + rotate_addr_counter_out[7..0] : WIRE; + rotate_addr_counter_sload : WIRE; + rotate_addr_counter_sload_value[7..0] : WIRE; + rotate_decoder_wires[4..0] : WIRE; + rotate_width_counter_done : WIRE; + rotate_width_counter_enable : WIRE; + rotate_width_counter_sload : WIRE; + rotate_width_counter_sload_value[4..0] : WIRE; + scan_cache_address[7..0] : WIRE; + scan_cache_in : WIRE; + scan_cache_out : WIRE; + scan_cache_write_enable : WIRE; + sel_param_bypass_LF_unused : WIRE; + sel_param_c : WIRE; + sel_param_high_i_postscale : WIRE; + sel_param_low_r : WIRE; + sel_param_nominal_count : WIRE; + sel_param_odd_CP_unused : WIRE; + sel_type_c0 : WIRE; + sel_type_c1 : WIRE; + sel_type_c2 : WIRE; + sel_type_c3 : WIRE; + sel_type_c4 : WIRE; + sel_type_cplf : WIRE; + sel_type_m : WIRE; + sel_type_n : WIRE; + sel_type_vco : WIRE; + seq_addr_wire[7..0] : WIRE; + seq_sload_value[5..0] : WIRE; + shift_reg_clear : WIRE; + shift_reg_load_enable : WIRE; + shift_reg_load_nominal_enable : WIRE; + shift_reg_serial_in : WIRE; + shift_reg_serial_out : WIRE; + shift_reg_shift_enable : WIRE; + shift_reg_shift_nominal_enable : WIRE; + shift_reg_width_select[7..0] : WIRE; + w1565w : WIRE; + w1592w : WIRE; + w64w : WIRE; + width_counter_done : WIRE; + width_counter_enable : WIRE; + width_counter_sload : WIRE; + width_counter_sload_value[4..0] : WIRE; + width_decoder_out[4..0] : WIRE; + width_decoder_select[7..0] : WIRE; + write_from_rom : NODE; + +BEGIN + altsyncram4.address_a[] = scan_cache_address[]; + altsyncram4.clock0 = clock; + altsyncram4.data_a[] = ( scan_cache_in); + altsyncram4.wren_a = scan_cache_write_enable; + le_comb10.dataa = encode_out[0..0]; + le_comb10.datab = encode_out[1..1]; + le_comb10.datac = encode_out[2..2]; + le_comb8.dataa = encode_out[0..0]; + le_comb8.datab = encode_out[1..1]; + le_comb8.datac = encode_out[2..2]; + le_comb9.dataa = encode_out[0..0]; + le_comb9.datab = encode_out[1..1]; + le_comb9.datac = encode_out[2..2]; + areset_init_state_1.clk = clock; + areset_init_state_1.d = pll_scandone; + areset_state.clk = clock; + areset_state.d = (areset_init_state_1.q & (! reset)); + C0_data_state.clk = clock; + C0_data_state.d = (C0_ena_state.q # (C0_data_state.q & (! rotate_width_counter_done))); + C0_ena_state.clk = clock; + C0_ena_state.d = (C1_data_state.q & rotate_width_counter_done); + C1_data_state.clk = clock; + C1_data_state.d = (C1_ena_state.q # (C1_data_state.q & (! rotate_width_counter_done))); + C1_ena_state.clk = clock; + C1_ena_state.d = (C2_data_state.q & rotate_width_counter_done); + C2_data_state.clk = clock; + C2_data_state.d = (C2_ena_state.q # (C2_data_state.q & (! rotate_width_counter_done))); + C2_ena_state.clk = clock; + C2_ena_state.d = (C3_data_state.q & rotate_width_counter_done); + C3_data_state.clk = clock; + C3_data_state.d = (C3_ena_state.q # (C3_data_state.q & (! rotate_width_counter_done))); + C3_ena_state.clk = clock; + C3_ena_state.d = (C4_data_state.q & rotate_width_counter_done); + C4_data_state.clk = clock; + C4_data_state.d = (C4_ena_state.q # (C4_data_state.q & (! rotate_width_counter_done))); + C4_ena_state.clk = clock; + C4_ena_state.d = reconfig_init_state.q; + configupdate2_state.clk = clock; + configupdate2_state.d = configupdate_state.q; + configupdate3_state.clk = (! clock); + configupdate3_state.d = configupdate2_state.q; + configupdate_state.clk = clock; + configupdate_state.d = reconfig_post_state.q; + counter_param_latch_reg[].clk = clock; + counter_param_latch_reg[].clrn = (! reset); + counter_param_latch_reg[].d = counter_param[]; + counter_param_latch_reg[].ena = input_latch_enable; + counter_type_latch_reg[].clk = clock; + counter_type_latch_reg[].clrn = (! reset); + counter_type_latch_reg[].d = counter_type[]; + counter_type_latch_reg[].ena = input_latch_enable; + idle_state.clk = clock; + idle_state.clrn = (! reset); + idle_state.d = ((((((((((idle_state.q & (! read_param)) & (! write_param)) & (! reconfig)) & (! write_from_rom)) # read_last_state.q) # (write_data_state.q & width_counter_done)) # (write_nominal_state.q & width_counter_done)) # read_last_nominal_state.q) # (reconfig_wait_state.q & reconfig_done)) # reset_state.q); + nominal_data[].clk = clock; + nominal_data[].clrn = (! reset); + nominal_data[].d = ( cmpr7.aeb, data_in[8..0], add_sub6.result[7..0]); + read_data_nominal_state.clk = clock; + read_data_nominal_state.clrn = (! reset); + read_data_nominal_state.d = ((read_first_nominal_state.q & (! width_counter_done)) # (read_data_nominal_state.q & (! width_counter_done))); + read_data_state.clk = clock; + read_data_state.clrn = (! reset); + read_data_state.d = ((read_first_state.q & (! width_counter_done)) # (read_data_state.q & (! width_counter_done))); + read_first_nominal_state.clk = clock; + read_first_nominal_state.clrn = (! reset); + read_first_nominal_state.d = read_init_nominal_state.q; + read_first_state.clk = clock; + read_first_state.clrn = (! reset); + read_first_state.d = read_init_state.q; + read_init_nominal_state.clk = clock; + read_init_nominal_state.clrn = (! reset); + read_init_nominal_state.d = ((idle_state.q & read_param) & ((((((! counter_type[3..3]) & (! counter_type[2..2])) & (! counter_type[1..1])) & counter_param[2..2]) & counter_param[1..1]) & counter_param[0..0])); + read_init_state.clk = clock; + read_init_state.clrn = (! reset); + read_init_state.d = ((idle_state.q & read_param) & (! ((((((! counter_type[3..3]) & (! counter_type[2..2])) & (! counter_type[1..1])) & counter_param[2..2]) & counter_param[1..1]) & counter_param[0..0]))); + read_last_nominal_state.clk = clock; + read_last_nominal_state.clrn = (! reset); + read_last_nominal_state.d = ((read_first_nominal_state.q & width_counter_done) # (read_data_nominal_state.q & width_counter_done)); + read_last_state.clk = clock; + read_last_state.clrn = (! reset); + read_last_state.d = ((read_first_state.q & width_counter_done) # (read_data_state.q & width_counter_done)); + reconfig_counter_state.clk = clock; + reconfig_counter_state.clrn = (! reset); + reconfig_counter_state.d = ((((((((((reconfig_init_state.q # C0_data_state.q) # C1_data_state.q) # C2_data_state.q) # C3_data_state.q) # C4_data_state.q) # C0_ena_state.q) # C1_ena_state.q) # C2_ena_state.q) # C3_ena_state.q) # C4_ena_state.q); + reconfig_init_state.clk = clock; + reconfig_init_state.clrn = (! reset); + reconfig_init_state.d = (idle_state.q & reconfig); + reconfig_post_state.clk = clock; + reconfig_post_state.clrn = (! reset); + reconfig_post_state.d = ((reconfig_seq_data_state.q & reconfig_width_counter_done) # (reconfig_post_state.q & (! reconfig_post_done))); + reconfig_seq_data_state.clk = clock; + reconfig_seq_data_state.clrn = (! reset); + reconfig_seq_data_state.d = (reconfig_seq_ena_state.q # (reconfig_seq_data_state.q & (! reconfig_width_counter_done))); + reconfig_seq_ena_state.clk = clock; + reconfig_seq_ena_state.clrn = (! reset); + reconfig_seq_ena_state.d = tmp_seq_ena_state.q; + reconfig_wait_state.clk = clock; + reconfig_wait_state.clrn = (! reset); + reconfig_wait_state.d = ((reconfig_post_state.q & reconfig_post_done) # (reconfig_wait_state.q & (! reconfig_done))); + reset_state.clk = clock; + reset_state.d = power_up; + reset_state.prn = (! reset); + shift_reg[].clk = clock; + shift_reg[].clrn = (! reset); + shift_reg[].d = ( ((((shift_reg_load_nominal_enable & nominal_data[0].q) # (shift_reg_load_enable & data_in[0..0])) # (shift_reg_shift_enable & shift_reg[16].q)) # (shift_reg_shift_nominal_enable & shift_reg[16].q)), ((((shift_reg_load_nominal_enable & nominal_data[1].q) # (shift_reg_load_enable & data_in[1..1])) # (shift_reg_shift_enable & shift_reg[15].q)) # (shift_reg_shift_nominal_enable & shift_reg[15].q)), ((((shift_reg_load_nominal_enable & nominal_data[2].q) # (shift_reg_load_enable & data_in[2..2])) # (shift_reg_shift_enable & shift_reg[14].q)) # (shift_reg_shift_nominal_enable & shift_reg[14].q)), ((((shift_reg_load_nominal_enable & nominal_data[3].q) # (shift_reg_load_enable & data_in[3..3])) # (shift_reg_shift_enable & shift_reg[13].q)) # (shift_reg_shift_nominal_enable & shift_reg[13].q)), ((((shift_reg_load_nominal_enable & nominal_data[4].q) # (shift_reg_load_enable & data_in[4..4])) # (shift_reg_shift_enable & shift_reg[12].q)) # (shift_reg_shift_nominal_enable & shift_reg[12].q)), ((((shift_reg_load_nominal_enable & nominal_data[5].q) # (shift_reg_load_enable & data_in[5..5])) # (shift_reg_shift_enable & shift_reg[11].q)) # (shift_reg_shift_nominal_enable & shift_reg[11].q)), ((((shift_reg_load_nominal_enable & nominal_data[6].q) # (shift_reg_load_enable & data_in[6..6])) # (shift_reg_shift_enable & shift_reg[10].q)) # (shift_reg_shift_nominal_enable & shift_reg[10].q)), ((((shift_reg_load_nominal_enable & nominal_data[7].q) # (shift_reg_load_enable & data_in[7..7])) # (shift_reg_shift_enable & shift_reg[9].q)) # (shift_reg_shift_nominal_enable & shift_reg[9].q)), ((((shift_reg_load_nominal_enable & nominal_data[8].q) # (shift_reg_load_enable & data_in[8..8])) # (shift_reg_shift_enable & shift_reg[8].q)) # (shift_reg_shift_nominal_enable & shift_reg[8].q)), ((((shift_reg_load_nominal_enable & nominal_data[9].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[7].q)) # (shift_reg_shift_nominal_enable & shift_reg[7].q)), ((((shift_reg_load_nominal_enable & nominal_data[10].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[6].q)) # (shift_reg_shift_nominal_enable & shift_reg[6].q)), ((((shift_reg_load_nominal_enable & nominal_data[11].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[5].q)) # (shift_reg_shift_nominal_enable & shift_reg[5].q)), ((((shift_reg_load_nominal_enable & nominal_data[12].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[4].q)) # (shift_reg_shift_nominal_enable & shift_reg[4].q)), ((((shift_reg_load_nominal_enable & nominal_data[13].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[3].q)) # (shift_reg_shift_nominal_enable & shift_reg[3].q)), ((((shift_reg_load_nominal_enable & nominal_data[14].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[2].q)) # (shift_reg_shift_nominal_enable & shift_reg[2].q)), ((((shift_reg_load_nominal_enable & nominal_data[15].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[1].q)) # (shift_reg_shift_nominal_enable & shift_reg[1].q)), ((((shift_reg_load_nominal_enable & nominal_data[16].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[0].q)) # (shift_reg_shift_nominal_enable & shift_reg[0].q)), ((((shift_reg_load_nominal_enable & nominal_data[17].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg_serial_in)) # (shift_reg_shift_nominal_enable & shift_reg_serial_in))); + shift_reg[].ena = ((((shift_reg_load_enable # shift_reg_shift_enable) # shift_reg_load_nominal_enable) # shift_reg_shift_nominal_enable) # shift_reg_clear); + shift_reg[].sclr = shift_reg_clear; + tmp_nominal_data_out_state.clk = clock; + tmp_nominal_data_out_state.d = ((read_last_nominal_state.q & (! idle_state.q)) # (tmp_nominal_data_out_state.q & idle_state.q)); + tmp_seq_ena_state.clk = clock; + tmp_seq_ena_state.d = (reconfig_counter_state.q & (C0_data_state.q & rotate_width_counter_done)); + write_data_state.clk = clock; + write_data_state.clrn = (! reset); + write_data_state.d = (write_init_state.q # (write_data_state.q & (! width_counter_done))); + write_init_nominal_state.clk = clock; + write_init_nominal_state.clrn = (! reset); + write_init_nominal_state.d = ((idle_state.q & write_param) & ((((((! counter_type[3..3]) & (! counter_type[2..2])) & (! counter_type[1..1])) & counter_param[2..2]) & counter_param[1..1]) & counter_param[0..0])); + write_init_state.clk = clock; + write_init_state.clrn = (! reset); + write_init_state.d = ((idle_state.q & write_param) & (! ((((((! counter_type[3..3]) & (! counter_type[2..2])) & (! counter_type[1..1])) & counter_param[2..2]) & counter_param[1..1]) & counter_param[0..0]))); + write_nominal_state.clk = clock; + write_nominal_state.clrn = (! reset); + write_nominal_state.d = (write_init_nominal_state.q # (write_nominal_state.q & (! width_counter_done))); + add_sub5.cin = B"0"; + add_sub5.dataa[] = ( B"0", shift_reg[8..1].q); + add_sub5.datab[] = ( B"0", shift_reg[17..10].q); + add_sub6.cin = data_in[0..0]; + add_sub6.dataa[] = ( data_in[8..1]); + cmpr7.dataa[] = ( data_in[7..0]); + cmpr7.datab[] = B"00000001"; + cntr1.clock = clock; + cntr1.cnt_en = addr_counter_enable; + cntr1.data[] = addr_counter_sload_value[]; + cntr1.sload = addr_counter_sload; + cntr12.clock = clock; + cntr12.cnt_en = reconfig_addr_counter_enable; + cntr12.data[] = reconfig_addr_counter_sload_value[]; + cntr12.sload = reconfig_addr_counter_sload; + cntr13.clock = clock; + cntr13.cnt_en = reconfig_width_counter_enable; + cntr13.data[] = reconfig_width_counter_sload_value[]; + cntr13.sload = reconfig_width_counter_sload; + cntr14.clock = clock; + cntr14.cnt_en = rotate_width_counter_enable; + cntr14.data[] = rotate_width_counter_sload_value[]; + cntr14.sload = rotate_width_counter_sload; + cntr15.clock = clock; + cntr15.cnt_en = rotate_addr_counter_enable; + cntr15.data[] = rotate_addr_counter_sload_value[]; + cntr15.sload = rotate_addr_counter_sload; + cntr2.clock = clock; + cntr2.cnt_en = read_addr_counter_enable; + cntr2.data[] = read_addr_counter_sload_value[]; + cntr2.sload = read_addr_counter_sload; + cntr3.clock = clock; + cntr3.cnt_en = width_counter_enable; + cntr3.data[] = width_counter_sload_value[]; + cntr3.sload = width_counter_sload; + decode11.data[] = cuda_combout_wire[]; + addr_counter_enable = (write_data_state.q # write_nominal_state.q); + addr_counter_out[] = cntr1.q[]; + addr_counter_sload = (write_init_state.q # write_init_nominal_state.q); + addr_counter_sload_value[] = (addr_decoder_out[] & (write_init_state.q # write_init_nominal_state.q)); + addr_decoder_out[] = (((((((((((((((((((((((((((((((((((( B"0", B"0", B"0", B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_bypass_LF_unused)) # ( B"0", B"0", B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_c), (sel_type_cplf & sel_param_c))) # ( B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_low_r), B"0", B"0", B"0")) # ( B"0", B"0", B"0", B"0", (sel_type_vco & sel_param_high_i_postscale), B"0", B"0", (sel_type_vco & sel_param_high_i_postscale))) # ( B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_odd_CP_unused), (sel_type_cplf & sel_param_odd_CP_unused), (sel_type_cplf & sel_param_odd_CP_unused), B"0")) # ( B"0", B"0", B"0", (sel_type_cplf & sel_param_high_i_postscale), B"0", B"0", B"0", (sel_type_cplf & sel_param_high_i_postscale))) # ( B"0", B"0", B"0", (sel_type_n & sel_param_bypass_LF_unused), B"0", B"0", (sel_type_n & sel_param_bypass_LF_unused), B"0")) # ( B"0", B"0", B"0", (sel_type_n & sel_param_high_i_postscale), (sel_type_n & sel_param_high_i_postscale), B"0", (sel_type_n & sel_param_high_i_postscale), B"0")) # ( B"0", B"0", B"0", (sel_type_n & sel_param_odd_CP_unused), (sel_type_n & sel_param_odd_CP_unused), B"0", (sel_type_n & sel_param_odd_CP_unused), (sel_type_n & sel_param_odd_CP_unused))) # ( B"0", B"0", (sel_type_n & sel_param_low_r), B"0", B"0", B"0", (sel_type_n & sel_param_low_r), (sel_type_n & sel_param_low_r))) # ( B"0", B"0", (sel_type_n & sel_param_nominal_count), B"0", B"0", B"0", (sel_type_n & sel_param_nominal_count), (sel_type_n & sel_param_nominal_count))) # ( B"0", B"0", (sel_type_m & sel_param_bypass_LF_unused), B"0", B"0", (sel_type_m & sel_param_bypass_LF_unused), B"0", B"0")) # ( B"0", B"0", (sel_type_m & sel_param_high_i_postscale), B"0", (sel_type_m & sel_param_high_i_postscale), (sel_type_m & sel_param_high_i_postscale), B"0", B"0")) # ( B"0", B"0", (sel_type_m & sel_param_odd_CP_unused), B"0", (sel_type_m & sel_param_odd_CP_unused), (sel_type_m & sel_param_odd_CP_unused), B"0", (sel_type_m & sel_param_odd_CP_unused))) # ( B"0", B"0", (sel_type_m & sel_param_low_r), (sel_type_m & sel_param_low_r), B"0", (sel_type_m & sel_param_low_r), B"0", (sel_type_m & sel_param_low_r))) # ( B"0", B"0", (sel_type_m & sel_param_nominal_count), (sel_type_m & sel_param_nominal_count), B"0", (sel_type_m & sel_param_nominal_count), B"0", (sel_type_m & sel_param_nominal_count))) # ( B"0", B"0", (sel_type_c0 & sel_param_bypass_LF_unused), (sel_type_c0 & sel_param_bypass_LF_unused), B"0", (sel_type_c0 & sel_param_bypass_LF_unused), (sel_type_c0 & sel_param_bypass_LF_unused), B"0")) # ( B"0", B"0", (sel_type_c0 & sel_param_high_i_postscale), (sel_type_c0 & sel_param_high_i_postscale), (sel_type_c0 & sel_param_high_i_postscale), (sel_type_c0 & sel_param_high_i_postscale), (sel_type_c0 & sel_param_high_i_postscale), B"0")) # ( B"0", B"0", (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c0 & sel_param_low_r), B"0", B"0", B"0", (sel_type_c0 & sel_param_low_r), (sel_type_c0 & sel_param_low_r), (sel_type_c0 & sel_param_low_r))) # ( B"0", (sel_type_c1 & sel_param_bypass_LF_unused), B"0", B"0", (sel_type_c1 & sel_param_bypass_LF_unused), B"0", B"0", B"0")) # ( B"0", (sel_type_c1 & sel_param_high_i_postscale), B"0", (sel_type_c1 & sel_param_high_i_postscale), B"0", B"0", B"0", B"0")) # ( B"0", (sel_type_c1 & sel_param_odd_CP_unused), B"0", (sel_type_c1 & sel_param_odd_CP_unused), B"0", B"0", B"0", (sel_type_c1 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c1 & sel_param_low_r), B"0", (sel_type_c1 & sel_param_low_r), (sel_type_c1 & sel_param_low_r), B"0", B"0", (sel_type_c1 & sel_param_low_r))) # ( B"0", (sel_type_c2 & sel_param_bypass_LF_unused), B"0", (sel_type_c2 & sel_param_bypass_LF_unused), (sel_type_c2 & sel_param_bypass_LF_unused), B"0", (sel_type_c2 & sel_param_bypass_LF_unused), B"0")) # ( B"0", (sel_type_c2 & sel_param_high_i_postscale), (sel_type_c2 & sel_param_high_i_postscale), B"0", B"0", B"0", (sel_type_c2 & sel_param_high_i_postscale), B"0")) # ( B"0", (sel_type_c2 & sel_param_odd_CP_unused), (sel_type_c2 & sel_param_odd_CP_unused), B"0", B"0", B"0", (sel_type_c2 & sel_param_odd_CP_unused), (sel_type_c2 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c2 & sel_param_low_r), (sel_type_c2 & sel_param_low_r), B"0", (sel_type_c2 & sel_param_low_r), B"0", (sel_type_c2 & sel_param_low_r), (sel_type_c2 & sel_param_low_r))) # ( B"0", (sel_type_c3 & sel_param_bypass_LF_unused), (sel_type_c3 & sel_param_bypass_LF_unused), B"0", (sel_type_c3 & sel_param_bypass_LF_unused), (sel_type_c3 & sel_param_bypass_LF_unused), B"0", B"0")) # ( B"0", (sel_type_c3 & sel_param_high_i_postscale), (sel_type_c3 & sel_param_high_i_postscale), (sel_type_c3 & sel_param_high_i_postscale), B"0", (sel_type_c3 & sel_param_high_i_postscale), B"0", B"0")) # ( B"0", (sel_type_c3 & sel_param_odd_CP_unused), (sel_type_c3 & sel_param_odd_CP_unused), (sel_type_c3 & sel_param_odd_CP_unused), B"0", (sel_type_c3 & sel_param_odd_CP_unused), B"0", (sel_type_c3 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c3 & sel_param_low_r), (sel_type_c3 & sel_param_low_r), (sel_type_c3 & sel_param_low_r), (sel_type_c3 & sel_param_low_r), (sel_type_c3 & sel_param_low_r), B"0", (sel_type_c3 & sel_param_low_r))) # ( B"0", (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), B"0")) # ( (sel_type_c4 & sel_param_high_i_postscale), B"0", B"0", B"0", B"0", (sel_type_c4 & sel_param_high_i_postscale), (sel_type_c4 & sel_param_high_i_postscale), B"0")) # ( (sel_type_c4 & sel_param_odd_CP_unused), B"0", B"0", B"0", B"0", (sel_type_c4 & sel_param_odd_CP_unused), (sel_type_c4 & sel_param_odd_CP_unused), (sel_type_c4 & sel_param_odd_CP_unused))) # ( (sel_type_c4 & sel_param_low_r), B"0", B"0", B"0", (sel_type_c4 & sel_param_low_r), (sel_type_c4 & sel_param_low_r), (sel_type_c4 & sel_param_low_r), (sel_type_c4 & sel_param_low_r))); + busy = ((! idle_state.q) # areset_state.q); + c0_wire[] = B"01000111"; + c1_wire[] = B"01011001"; + c2_wire[] = B"01101011"; + c3_wire[] = B"01111101"; + c4_wire[] = B"10001111"; + counter_param_latch[] = counter_param_latch_reg[].q; + counter_type_latch[] = counter_type_latch_reg[].q; + cuda_combout_wire[] = ( le_comb10.combout, le_comb9.combout, le_comb8.combout); + data_out[] = ( ((shift_reg[8].q & (! read_nominal_out)) # (add_sub5.result[8..8] & read_nominal_out)), ((shift_reg[7].q & (! read_nominal_out)) # (add_sub5.result[7..7] & read_nominal_out)), ((shift_reg[6].q & (! read_nominal_out)) # (add_sub5.result[6..6] & read_nominal_out)), ((shift_reg[5].q & (! read_nominal_out)) # (add_sub5.result[5..5] & read_nominal_out)), ((shift_reg[4].q & (! read_nominal_out)) # (add_sub5.result[4..4] & read_nominal_out)), ((shift_reg[3].q & (! read_nominal_out)) # (add_sub5.result[3..3] & read_nominal_out)), ((shift_reg[2].q & (! read_nominal_out)) # (add_sub5.result[2..2] & read_nominal_out)), ((shift_reg[1].q & (! read_nominal_out)) # (add_sub5.result[1..1] & read_nominal_out)), ((shift_reg[0].q & (! read_nominal_out)) # (add_sub5.result[0..0] & read_nominal_out))); + dummy_scandataout = pll_scandataout; + encode_out[] = ( C4_ena_state.q, (C2_ena_state.q # C3_ena_state.q), (C1_ena_state.q # C3_ena_state.q)); + input_latch_enable = (idle_state.q & (write_param # read_param)); + pll_areset = (pll_areset_in # (areset_state.q & reconfig_wait_state.q)); + pll_configupdate = (configupdate_state.q & (! configupdate3_state.q)); + pll_scanclk = clock; + pll_scanclkena = ((rotate_width_counter_enable & (! rotate_width_counter_done)) # reconfig_seq_data_state.q); + pll_scandata = (scan_cache_out & ((rotate_width_counter_enable # reconfig_seq_data_state.q) # reconfig_post_state.q)); + power_up = ((((((((((((((((((((! reset_state.q) & (! idle_state.q)) & (! read_init_state.q)) & (! read_first_state.q)) & (! read_data_state.q)) & (! read_last_state.q)) & (! read_init_nominal_state.q)) & (! read_first_nominal_state.q)) & (! read_data_nominal_state.q)) & (! read_last_nominal_state.q)) & (! write_init_state.q)) & (! write_data_state.q)) & (! write_init_nominal_state.q)) & (! write_nominal_state.q)) & (! reconfig_init_state.q)) & (! reconfig_counter_state.q)) & (! reconfig_seq_ena_state.q)) & (! reconfig_seq_data_state.q)) & (! reconfig_post_state.q)) & (! reconfig_wait_state.q)); + read_addr_counter_enable = (((read_first_state.q # read_data_state.q) # read_first_nominal_state.q) # read_data_nominal_state.q); + read_addr_counter_out[] = cntr2.q[]; + read_addr_counter_sload = (read_init_state.q # read_init_nominal_state.q); + read_addr_counter_sload_value[] = (read_addr_decoder_out[] & (read_init_state.q # read_init_nominal_state.q)); + read_addr_decoder_out[] = (((((((((((((((((((((((((((((((((((( B"0", B"0", B"0", B"0", B"0", B"0", B"0", B"0") # ( B"0", B"0", B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_c), B"0")) # ( B"0", B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_low_r), B"0", B"0")) # ( B"0", B"0", B"0", B"0", (sel_type_vco & sel_param_high_i_postscale), B"0", B"0", (sel_type_vco & sel_param_high_i_postscale))) # ( B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_odd_CP_unused), B"0", (sel_type_cplf & sel_param_odd_CP_unused), B"0")) # ( B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_high_i_postscale), (sel_type_cplf & sel_param_high_i_postscale), (sel_type_cplf & sel_param_high_i_postscale), (sel_type_cplf & sel_param_high_i_postscale))) # ( B"0", B"0", B"0", (sel_type_n & sel_param_bypass_LF_unused), B"0", B"0", (sel_type_n & sel_param_bypass_LF_unused), B"0")) # ( B"0", B"0", B"0", (sel_type_n & sel_param_high_i_postscale), B"0", B"0", (sel_type_n & sel_param_high_i_postscale), (sel_type_n & sel_param_high_i_postscale))) # ( B"0", B"0", B"0", (sel_type_n & sel_param_odd_CP_unused), (sel_type_n & sel_param_odd_CP_unused), B"0", (sel_type_n & sel_param_odd_CP_unused), (sel_type_n & sel_param_odd_CP_unused))) # ( B"0", B"0", B"0", (sel_type_n & sel_param_low_r), (sel_type_n & sel_param_low_r), (sel_type_n & sel_param_low_r), B"0", B"0")) # ( B"0", B"0", B"0", (sel_type_n & sel_param_nominal_count), B"0", B"0", (sel_type_n & sel_param_nominal_count), B"0")) # ( B"0", B"0", (sel_type_m & sel_param_bypass_LF_unused), B"0", B"0", (sel_type_m & sel_param_bypass_LF_unused), B"0", B"0")) # ( B"0", B"0", (sel_type_m & sel_param_high_i_postscale), B"0", B"0", (sel_type_m & sel_param_high_i_postscale), B"0", (sel_type_m & sel_param_high_i_postscale))) # ( B"0", B"0", (sel_type_m & sel_param_odd_CP_unused), B"0", (sel_type_m & sel_param_odd_CP_unused), (sel_type_m & sel_param_odd_CP_unused), B"0", (sel_type_m & sel_param_odd_CP_unused))) # ( B"0", B"0", (sel_type_m & sel_param_low_r), B"0", (sel_type_m & sel_param_low_r), (sel_type_m & sel_param_low_r), (sel_type_m & sel_param_low_r), B"0")) # ( B"0", B"0", (sel_type_m & sel_param_nominal_count), B"0", B"0", (sel_type_m & sel_param_nominal_count), B"0", B"0")) # ( B"0", B"0", (sel_type_c0 & sel_param_bypass_LF_unused), (sel_type_c0 & sel_param_bypass_LF_unused), B"0", (sel_type_c0 & sel_param_bypass_LF_unused), (sel_type_c0 & sel_param_bypass_LF_unused), B"0")) # ( B"0", B"0", (sel_type_c0 & sel_param_high_i_postscale), (sel_type_c0 & sel_param_high_i_postscale), B"0", (sel_type_c0 & sel_param_high_i_postscale), (sel_type_c0 & sel_param_high_i_postscale), (sel_type_c0 & sel_param_high_i_postscale))) # ( B"0", B"0", (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c0 & sel_param_low_r), B"0", B"0", B"0", B"0", B"0", B"0")) # ( B"0", (sel_type_c1 & sel_param_bypass_LF_unused), B"0", B"0", (sel_type_c1 & sel_param_bypass_LF_unused), B"0", B"0", B"0")) # ( B"0", (sel_type_c1 & sel_param_high_i_postscale), B"0", B"0", (sel_type_c1 & sel_param_high_i_postscale), B"0", B"0", (sel_type_c1 & sel_param_high_i_postscale))) # ( B"0", (sel_type_c1 & sel_param_odd_CP_unused), B"0", (sel_type_c1 & sel_param_odd_CP_unused), B"0", B"0", B"0", (sel_type_c1 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c1 & sel_param_low_r), B"0", (sel_type_c1 & sel_param_low_r), B"0", B"0", (sel_type_c1 & sel_param_low_r), B"0")) # ( B"0", (sel_type_c2 & sel_param_bypass_LF_unused), B"0", (sel_type_c2 & sel_param_bypass_LF_unused), (sel_type_c2 & sel_param_bypass_LF_unused), B"0", (sel_type_c2 & sel_param_bypass_LF_unused), B"0")) # ( B"0", (sel_type_c2 & sel_param_high_i_postscale), B"0", (sel_type_c2 & sel_param_high_i_postscale), (sel_type_c2 & sel_param_high_i_postscale), B"0", (sel_type_c2 & sel_param_high_i_postscale), (sel_type_c2 & sel_param_high_i_postscale))) # ( B"0", (sel_type_c2 & sel_param_odd_CP_unused), (sel_type_c2 & sel_param_odd_CP_unused), B"0", B"0", B"0", (sel_type_c2 & sel_param_odd_CP_unused), (sel_type_c2 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c2 & sel_param_low_r), (sel_type_c2 & sel_param_low_r), B"0", B"0", (sel_type_c2 & sel_param_low_r), B"0", B"0")) # ( B"0", (sel_type_c3 & sel_param_bypass_LF_unused), (sel_type_c3 & sel_param_bypass_LF_unused), B"0", (sel_type_c3 & sel_param_bypass_LF_unused), (sel_type_c3 & sel_param_bypass_LF_unused), B"0", B"0")) # ( B"0", (sel_type_c3 & sel_param_high_i_postscale), (sel_type_c3 & sel_param_high_i_postscale), B"0", (sel_type_c3 & sel_param_high_i_postscale), (sel_type_c3 & sel_param_high_i_postscale), B"0", (sel_type_c3 & sel_param_high_i_postscale))) # ( B"0", (sel_type_c3 & sel_param_odd_CP_unused), (sel_type_c3 & sel_param_odd_CP_unused), (sel_type_c3 & sel_param_odd_CP_unused), B"0", (sel_type_c3 & sel_param_odd_CP_unused), B"0", (sel_type_c3 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c3 & sel_param_low_r), (sel_type_c3 & sel_param_low_r), (sel_type_c3 & sel_param_low_r), B"0", (sel_type_c3 & sel_param_low_r), (sel_type_c3 & sel_param_low_r), B"0")) # ( B"0", (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), B"0")) # ( B"0", (sel_type_c4 & sel_param_high_i_postscale), (sel_type_c4 & sel_param_high_i_postscale), (sel_type_c4 & sel_param_high_i_postscale), (sel_type_c4 & sel_param_high_i_postscale), (sel_type_c4 & sel_param_high_i_postscale), (sel_type_c4 & sel_param_high_i_postscale), (sel_type_c4 & sel_param_high_i_postscale))) # ( (sel_type_c4 & sel_param_odd_CP_unused), B"0", B"0", B"0", B"0", (sel_type_c4 & sel_param_odd_CP_unused), (sel_type_c4 & sel_param_odd_CP_unused), (sel_type_c4 & sel_param_odd_CP_unused))) # ( (sel_type_c4 & sel_param_low_r), B"0", B"0", B"0", (sel_type_c4 & sel_param_low_r), B"0", B"0", B"0")); + read_nominal_out = tmp_nominal_data_out_state.q; + reconfig_addr_counter_enable = reconfig_seq_data_state.q; + reconfig_addr_counter_out[] = cntr12.q[]; + reconfig_addr_counter_sload = reconfig_seq_ena_state.q; + reconfig_addr_counter_sload_value[] = (reconfig_seq_ena_state.q & seq_addr_wire[]); + reconfig_done = ((! pll_scandone) & (dummy_scandataout # (! dummy_scandataout))); + reconfig_post_done = pll_scandone; + reconfig_width_counter_done = ((((((! cntr13.q[0..0]) & (! cntr13.q[1..1])) & (! cntr13.q[2..2])) & (! cntr13.q[3..3])) & (! cntr13.q[4..4])) & (! cntr13.q[5..5])); + reconfig_width_counter_enable = reconfig_seq_data_state.q; + reconfig_width_counter_sload = reconfig_seq_ena_state.q; + reconfig_width_counter_sload_value[] = (reconfig_seq_ena_state.q & seq_sload_value[]); + rotate_addr_counter_enable = ((((C0_data_state.q # C1_data_state.q) # C2_data_state.q) # C3_data_state.q) # C4_data_state.q); + rotate_addr_counter_out[] = cntr15.q[]; + rotate_addr_counter_sload = ((((C0_ena_state.q # C1_ena_state.q) # C2_ena_state.q) # C3_ena_state.q) # C4_ena_state.q); + rotate_addr_counter_sload_value[] = (((((c0_wire[] & rotate_decoder_wires[0..0]) # (c1_wire[] & rotate_decoder_wires[1..1])) # (c2_wire[] & rotate_decoder_wires[2..2])) # (c3_wire[] & rotate_decoder_wires[3..3])) # (c4_wire[] & rotate_decoder_wires[4..4])); + rotate_decoder_wires[] = decode11.eq[]; + rotate_width_counter_done = (((((! cntr14.q[0..0]) & (! cntr14.q[1..1])) & (! cntr14.q[2..2])) & (! cntr14.q[3..3])) & (! cntr14.q[4..4])); + rotate_width_counter_enable = ((((C0_data_state.q # C1_data_state.q) # C2_data_state.q) # C3_data_state.q) # C4_data_state.q); + rotate_width_counter_sload = ((((C0_ena_state.q # C1_ena_state.q) # C2_ena_state.q) # C3_ena_state.q) # C4_ena_state.q); + rotate_width_counter_sload_value[] = B"10010"; + scan_cache_address[] = ((((addr_counter_out[] & addr_counter_enable) # (read_addr_counter_out[] & read_addr_counter_enable)) # (rotate_addr_counter_out[] & rotate_addr_counter_enable)) # (reconfig_addr_counter_out[] & reconfig_addr_counter_enable)); + scan_cache_in = shift_reg_serial_out; + scan_cache_out = altsyncram4.q_a[0..0]; + scan_cache_write_enable = (write_data_state.q # write_nominal_state.q); + sel_param_bypass_LF_unused = (((! counter_param_latch[0..0]) & (! counter_param_latch[1..1])) & counter_param_latch[2..2]); + sel_param_c = (((! counter_param_latch[0..0]) & counter_param_latch[1..1]) & (! counter_param_latch[2..2])); + sel_param_high_i_postscale = (((! counter_param_latch[0..0]) & (! counter_param_latch[1..1])) & (! counter_param_latch[2..2])); + sel_param_low_r = ((counter_param_latch[0..0] & (! counter_param_latch[1..1])) & (! counter_param_latch[2..2])); + sel_param_nominal_count = ((counter_param_latch[0..0] & counter_param_latch[1..1]) & counter_param_latch[2..2]); + sel_param_odd_CP_unused = ((counter_param_latch[0..0] & (! counter_param_latch[1..1])) & counter_param_latch[2..2]); + sel_type_c0 = ((((! counter_type_latch[0..0]) & (! counter_type_latch[1..1])) & counter_type_latch[2..2]) & (! counter_type_latch[3..3])); + sel_type_c1 = (((counter_type_latch[0..0] & (! counter_type_latch[1..1])) & counter_type_latch[2..2]) & (! counter_type_latch[3..3])); + sel_type_c2 = ((((! counter_type_latch[0..0]) & counter_type_latch[1..1]) & counter_type_latch[2..2]) & (! counter_type_latch[3..3])); + sel_type_c3 = (((counter_type_latch[0..0] & counter_type_latch[1..1]) & counter_type_latch[2..2]) & (! counter_type_latch[3..3])); + sel_type_c4 = ((((! counter_type_latch[0..0]) & (! counter_type_latch[1..1])) & (! counter_type_latch[2..2])) & counter_type_latch[3..3]); + sel_type_cplf = ((((! counter_type_latch[0..0]) & counter_type_latch[1..1]) & (! counter_type_latch[2..2])) & (! counter_type_latch[3..3])); + sel_type_m = (((counter_type_latch[0..0] & (! counter_type_latch[1..1])) & (! counter_type_latch[2..2])) & (! counter_type_latch[3..3])); + sel_type_n = ((((! counter_type_latch[0..0]) & (! counter_type_latch[1..1])) & (! counter_type_latch[2..2])) & (! counter_type_latch[3..3])); + sel_type_vco = (((counter_type_latch[0..0] & counter_type_latch[1..1]) & (! counter_type_latch[2..2])) & (! counter_type_latch[3..3])); + seq_addr_wire[] = B"00110101"; + seq_sload_value[] = B"110110"; + shift_reg_clear = (read_init_state.q # read_init_nominal_state.q); + shift_reg_load_enable = ((idle_state.q & write_param) & (! ((((((! counter_type[3..3]) & (! counter_type[2..2])) & (! counter_type[1..1])) & counter_param[2..2]) & counter_param[1..1]) & counter_param[0..0]))); + shift_reg_load_nominal_enable = ((idle_state.q & write_param) & ((((((! counter_type[3..3]) & (! counter_type[2..2])) & (! counter_type[1..1])) & counter_param[2..2]) & counter_param[1..1]) & counter_param[0..0])); + shift_reg_serial_in = scan_cache_out; + shift_reg_serial_out = ((((((((shift_reg[17].q & shift_reg_width_select[0..0]) # (shift_reg[17].q & shift_reg_width_select[1..1])) # (shift_reg[17].q & shift_reg_width_select[2..2])) # (shift_reg[17].q & shift_reg_width_select[3..3])) # (shift_reg[17].q & shift_reg_width_select[4..4])) # (shift_reg[17].q & shift_reg_width_select[5..5])) # (shift_reg[17].q & shift_reg_width_select[6..6])) # (shift_reg[17].q & shift_reg_width_select[7..7])); + shift_reg_shift_enable = ((read_data_state.q # read_last_state.q) # write_data_state.q); + shift_reg_shift_nominal_enable = ((read_data_nominal_state.q # read_last_nominal_state.q) # write_nominal_state.q); + shift_reg_width_select[] = width_decoder_select[]; + w1565w = B"0"; + w1592w = B"0"; + w64w = B"0"; + width_counter_done = (((((! cntr3.q[0..0]) & (! cntr3.q[1..1])) & (! cntr3.q[2..2])) & (! cntr3.q[3..3])) & (! cntr3.q[4..4])); + width_counter_enable = ((((read_first_state.q # read_data_state.q) # write_data_state.q) # read_data_nominal_state.q) # write_nominal_state.q); + width_counter_sload = (((read_init_state.q # write_init_state.q) # read_init_nominal_state.q) # write_init_nominal_state.q); + width_counter_sload_value[] = width_decoder_out[]; + width_decoder_out[] = (((((( B"0", B"0", B"0", B"0", B"0") # ( width_decoder_select[2..2], B"0", B"0", B"0", width_decoder_select[2..2])) # ( B"0", B"0", B"0", B"0", width_decoder_select[3..3])) # ( B"0", B"0", width_decoder_select[5..5], width_decoder_select[5..5], width_decoder_select[5..5])) # ( B"0", B"0", B"0", width_decoder_select[6..6], B"0")) # ( B"0", B"0", width_decoder_select[7..7], B"0", B"0")); + width_decoder_select[] = ( ((sel_type_cplf & sel_param_low_r) # (sel_type_cplf & sel_param_odd_CP_unused)), (sel_type_cplf & sel_param_high_i_postscale), ((((((((((((((sel_type_n & sel_param_high_i_postscale) # (sel_type_n & sel_param_low_r)) # (sel_type_m & sel_param_high_i_postscale)) # (sel_type_m & sel_param_low_r)) # (sel_type_c0 & sel_param_high_i_postscale)) # (sel_type_c0 & sel_param_low_r)) # (sel_type_c1 & sel_param_high_i_postscale)) # (sel_type_c1 & sel_param_low_r)) # (sel_type_c2 & sel_param_high_i_postscale)) # (sel_type_c2 & sel_param_low_r)) # (sel_type_c3 & sel_param_high_i_postscale)) # (sel_type_c3 & sel_param_low_r)) # (sel_type_c4 & sel_param_high_i_postscale)) # (sel_type_c4 & sel_param_low_r)), w1592w, ((sel_type_cplf & sel_param_bypass_LF_unused) # (sel_type_cplf & sel_param_c)), ((sel_type_n & sel_param_nominal_count) # (sel_type_m & sel_param_nominal_count)), w1565w, (((((((((((((((sel_type_vco & sel_param_high_i_postscale) # (sel_type_n & sel_param_bypass_LF_unused)) # (sel_type_n & sel_param_odd_CP_unused)) # (sel_type_m & sel_param_bypass_LF_unused)) # (sel_type_m & sel_param_odd_CP_unused)) # (sel_type_c0 & sel_param_bypass_LF_unused)) # (sel_type_c0 & sel_param_odd_CP_unused)) # (sel_type_c1 & sel_param_bypass_LF_unused)) # (sel_type_c1 & sel_param_odd_CP_unused)) # (sel_type_c2 & sel_param_bypass_LF_unused)) # (sel_type_c2 & sel_param_odd_CP_unused)) # (sel_type_c3 & sel_param_bypass_LF_unused)) # (sel_type_c3 & sel_param_odd_CP_unused)) # (sel_type_c4 & sel_param_bypass_LF_unused)) # (sel_type_c4 & sel_param_odd_CP_unused))); + write_from_rom = GND; +END; +--VALID FILE diff --git a/FPGA_by_Fredi/altpll_reconfig1_pllrcfg_t4q.tdf b/FPGA_by_Fredi/altpll_reconfig1_pllrcfg_t4q.tdf new file mode 100644 index 0000000..fae939f --- /dev/null +++ b/FPGA_by_Fredi/altpll_reconfig1_pllrcfg_t4q.tdf @@ -0,0 +1,582 @@ +--altpll_reconfig CBX_AUTO_BLACKBOX="ALL" device_family="Cyclone III" busy clock counter_param counter_type data_in data_out pll_areset pll_areset_in pll_configupdate pll_scanclk pll_scanclkena pll_scandata pll_scandataout pll_scandone read_param reconfig reset write_param +--VERSION_BEGIN 9.1SP2 cbx_altpll_reconfig 2010:03:24:20:43:42:SJ cbx_altsyncram 2010:03:24:20:43:42:SJ cbx_cycloneii 2010:03:24:20:43:43:SJ cbx_lpm_add_sub 2010:03:24:20:43:43:SJ cbx_lpm_compare 2010:03:24:20:43:43:SJ cbx_lpm_counter 2010:03:24:20:43:43:SJ cbx_lpm_decode 2010:03:24:20:43:43:SJ cbx_lpm_mux 2010:03:24:20:43:43:SJ cbx_mgl 2010:03:24:21:01:05:SJ cbx_stratix 2010:03:24:20:43:43:SJ cbx_stratixii 2010:03:24:20:43:43:SJ cbx_stratixiii 2010:03:24:20:43:43:SJ cbx_util_mgl 2010:03:24:20:43:43:SJ VERSION_END + + +-- Copyright (C) 1991-2010 Altera Corporation +-- Your use of Altera Corporation's design tools, logic functions +-- and other software and tools, and its AMPP partner logic +-- functions, and any output files from any of the foregoing +-- (including device programming or simulation files), and any +-- associated documentation or information are expressly subject +-- to the terms and conditions of the Altera Program License +-- Subscription Agreement, Altera MegaCore Function License +-- Agreement, or other applicable license agreement, including, +-- without limitation, that your use is for the sole purpose of +-- programming logic devices manufactured by Altera and sold by +-- Altera or its authorized distributors. Please refer to the +-- applicable agreement for further details. + + +include "altsyncram.inc"; +FUNCTION cycloneiii_lcell_comb (cin, dataa, datab, datac, datad) +WITH ( DONT_TOUCH, LUT_MASK, SUM_LUTC_INPUT) +RETURNS ( combout, cout); +FUNCTION lpm_add_sub (aclr, add_sub, cin, clken, clock, dataa[LPM_WIDTH-1..0], datab[LPM_WIDTH-1..0]) +WITH ( CARRY_CHAIN, CARRY_CHAIN_LENGTH, LPM_DIRECTION, LPM_PIPELINE, LPM_REPRESENTATION, LPM_WIDTH, ONE_INPUT_IS_CONSTANT, REGISTERED_AT_END, USE_WYS) +RETURNS ( cout, overflow, result[LPM_WIDTH-1..0]); +FUNCTION lpm_compare (aclr, clken, clock, dataa[LPM_WIDTH-1..0], datab[LPM_WIDTH-1..0]) +WITH ( LPM_PIPELINE, LPM_REPRESENTATION, LPM_WIDTH, ONE_INPUT_IS_CONSTANT) +RETURNS ( aeb, agb, ageb, alb, aleb, aneb); +FUNCTION lpm_counter (aclr, aload, aset, cin, clk_en, clock, cnt_en, data[LPM_WIDTH-1..0], sclr, sload, sset, updown) +WITH ( lpm_avalue, lpm_direction, lpm_modulus, lpm_port_updown, lpm_pvalue, lpm_svalue, lpm_width) +RETURNS ( cout, eq[15..0], q[LPM_WIDTH-1..0]); +FUNCTION lpm_decode (aclr, clken, clock, data[LPM_WIDTH-1..0], enable) +WITH ( CASCADE_CHAIN, IGNORE_CASCADE_BUFFERS, LPM_DECODES, LPM_PIPELINE, LPM_WIDTH) +RETURNS ( eq[LPM_DECODES-1..0]); + +--synthesis_resources = altsyncram 1 lpm_add_sub 2 lpm_compare 1 lpm_counter 7 lpm_decode 1 lut 3 reg 80 +OPTIONS ALTERA_INTERNAL_OPTION = "ADV_NETLIST_OPT_ALLOWED=""NEVER_ALLOW"";suppress_da_rule_internal=C106;{-to le_comb10} PLL_SCAN_RECONFIG_COUNTER_REMAP_LCELL=2;{-to le_comb8} PLL_SCAN_RECONFIG_COUNTER_REMAP_LCELL=0;{-to le_comb9} PLL_SCAN_RECONFIG_COUNTER_REMAP_LCELL=1;{-to idle_state} POWER_UP_LEVEL=LOW;{-to read_data_nominal_state} POWER_UP_LEVEL=LOW;{-to read_data_state} POWER_UP_LEVEL=LOW;{-to read_first_nominal_state} POWER_UP_LEVEL=LOW;{-to read_first_state} POWER_UP_LEVEL=LOW;{-to read_init_nominal_state} POWER_UP_LEVEL=LOW;{-to read_init_state} POWER_UP_LEVEL=LOW;{-to read_last_nominal_state} POWER_UP_LEVEL=LOW;{-to read_last_state} POWER_UP_LEVEL=LOW;{-to reconfig_counter_state} POWER_UP_LEVEL=LOW;{-to reconfig_init_state} POWER_UP_LEVEL=LOW;{-to reconfig_post_state} POWER_UP_LEVEL=LOW;{-to reconfig_seq_data_state} POWER_UP_LEVEL=LOW;{-to reconfig_seq_ena_state} POWER_UP_LEVEL=LOW;{-to reconfig_wait_state} POWER_UP_LEVEL=LOW;{-to reset_state} POWER_UP_LEVEL=HIGH;{-to write_data_state} POWER_UP_LEVEL=LOW;{-to write_init_nominal_state} POWER_UP_LEVEL=LOW;{-to write_init_state} POWER_UP_LEVEL=LOW;{-to write_nominal_state} POWER_UP_LEVEL=LOW"; + +SUBDESIGN altpll_reconfig1_pllrcfg_t4q +( + busy : output; + clock : input; + counter_param[2..0] : input; + counter_type[3..0] : input; + data_in[8..0] : input; + data_out[8..0] : output; + pll_areset : output; + pll_areset_in : input; + pll_configupdate : output; + pll_scanclk : output; + pll_scanclkena : output; + pll_scandata : output; + pll_scandataout : input; + pll_scandone : input; + read_param : input; + reconfig : input; + reset : input; + write_param : input; +) +VARIABLE + altsyncram4 : altsyncram + WITH ( + NUMWORDS_A = 144, + OPERATION_MODE = "SINGLE_PORT", + WIDTH_A = 1, + WIDTH_BYTEENA_A = 1, + WIDTHAD_A = 8 + ); + le_comb10 : cycloneiii_lcell_comb + WITH ( + DONT_TOUCH = "on", + LUT_MASK = "F0F0", + SUM_LUTC_INPUT = "datac" + ); + le_comb8 : cycloneiii_lcell_comb + WITH ( + DONT_TOUCH = "on", + LUT_MASK = "AAAA", + SUM_LUTC_INPUT = "datac" + ); + le_comb9 : cycloneiii_lcell_comb + WITH ( + DONT_TOUCH = "on", + LUT_MASK = "CCCC", + SUM_LUTC_INPUT = "datac" + ); + areset_init_state_1 : dffe; + areset_state : dffe; + C0_data_state : dffe; + C0_ena_state : dffe; + C1_data_state : dffe; + C1_ena_state : dffe; + C2_data_state : dffe; + C2_ena_state : dffe; + C3_data_state : dffe; + C3_ena_state : dffe; + C4_data_state : dffe; + C4_ena_state : dffe; + configupdate2_state : dffe; + configupdate3_state : dffe; + configupdate_state : dffe; + counter_param_latch_reg[2..0] : dffe; + counter_type_latch_reg[3..0] : dffe; + idle_state : dffe + WITH ( + power_up = "low" + ); + nominal_data[17..0] : dffe; + read_data_nominal_state : dffe + WITH ( + power_up = "low" + ); + read_data_state : dffe + WITH ( + power_up = "low" + ); + read_first_nominal_state : dffe + WITH ( + power_up = "low" + ); + read_first_state : dffe + WITH ( + power_up = "low" + ); + read_init_nominal_state : dffe + WITH ( + power_up = "low" + ); + read_init_state : dffe + WITH ( + power_up = "low" + ); + read_last_nominal_state : dffe + WITH ( + power_up = "low" + ); + read_last_state : dffe + WITH ( + power_up = "low" + ); + reconfig_counter_state : dffe + WITH ( + power_up = "low" + ); + reconfig_init_state : dffe + WITH ( + power_up = "low" + ); + reconfig_post_state : dffe + WITH ( + power_up = "low" + ); + reconfig_seq_data_state : dffe + WITH ( + power_up = "low" + ); + reconfig_seq_ena_state : dffe + WITH ( + power_up = "low" + ); + reconfig_wait_state : dffe + WITH ( + power_up = "low" + ); + reset_state : dffe + WITH ( + power_up = "high" + ); + shift_reg[17..0] : dffeas; + tmp_nominal_data_out_state : dffe; + tmp_seq_ena_state : dffe; + write_data_state : dffe + WITH ( + power_up = "low" + ); + write_init_nominal_state : dffe + WITH ( + power_up = "low" + ); + write_init_state : dffe + WITH ( + power_up = "low" + ); + write_nominal_state : dffe + WITH ( + power_up = "low" + ); + add_sub5 : lpm_add_sub + WITH ( + LPM_WIDTH = 9 + ); + add_sub6 : lpm_add_sub + WITH ( + LPM_WIDTH = 8 + ); + cmpr7 : lpm_compare + WITH ( + LPM_WIDTH = 8 + ); + cntr1 : lpm_counter + WITH ( + lpm_direction = "DOWN", + lpm_modulus = 144, + lpm_port_updown = "PORT_UNUSED", + lpm_width = 8 + ); + cntr12 : lpm_counter + WITH ( + lpm_direction = "DOWN", + lpm_modulus = 144, + lpm_port_updown = "PORT_UNUSED", + lpm_width = 8 + ); + cntr13 : lpm_counter + WITH ( + lpm_direction = "DOWN", + lpm_port_updown = "PORT_UNUSED", + lpm_width = 6 + ); + cntr14 : lpm_counter + WITH ( + lpm_direction = "DOWN", + lpm_port_updown = "PORT_UNUSED", + lpm_width = 5 + ); + cntr15 : lpm_counter + WITH ( + lpm_direction = "DOWN", + lpm_modulus = 144, + lpm_port_updown = "PORT_UNUSED", + lpm_width = 8 + ); + cntr2 : lpm_counter + WITH ( + lpm_direction = "UP", + lpm_port_updown = "PORT_UNUSED", + lpm_width = 8 + ); + cntr3 : lpm_counter + WITH ( + lpm_direction = "DOWN", + lpm_port_updown = "PORT_UNUSED", + lpm_width = 5 + ); + decode11 : lpm_decode + WITH ( + LPM_DECODES = 5, + LPM_WIDTH = 3 + ); + addr_counter_enable : WIRE; + addr_counter_out[7..0] : WIRE; + addr_counter_sload : WIRE; + addr_counter_sload_value[7..0] : WIRE; + addr_decoder_out[7..0] : WIRE; + c0_wire[7..0] : WIRE; + c1_wire[7..0] : WIRE; + c2_wire[7..0] : WIRE; + c3_wire[7..0] : WIRE; + c4_wire[7..0] : WIRE; + counter_param_latch[2..0] : WIRE; + counter_type_latch[3..0] : WIRE; + cuda_combout_wire[2..0] : WIRE; + dummy_scandataout : WIRE; + encode_out[2..0] : WIRE; + input_latch_enable : WIRE; + power_up : WIRE; + read_addr_counter_enable : WIRE; + read_addr_counter_out[7..0] : WIRE; + read_addr_counter_sload : WIRE; + read_addr_counter_sload_value[7..0] : WIRE; + read_addr_decoder_out[7..0] : WIRE; + read_nominal_out : WIRE; + reconfig_addr_counter_enable : WIRE; + reconfig_addr_counter_out[7..0] : WIRE; + reconfig_addr_counter_sload : WIRE; + reconfig_addr_counter_sload_value[7..0] : WIRE; + reconfig_done : WIRE; + reconfig_post_done : WIRE; + reconfig_width_counter_done : WIRE; + reconfig_width_counter_enable : WIRE; + reconfig_width_counter_sload : WIRE; + reconfig_width_counter_sload_value[5..0] : WIRE; + rotate_addr_counter_enable : WIRE; + rotate_addr_counter_out[7..0] : WIRE; + rotate_addr_counter_sload : WIRE; + rotate_addr_counter_sload_value[7..0] : WIRE; + rotate_decoder_wires[4..0] : WIRE; + rotate_width_counter_done : WIRE; + rotate_width_counter_enable : WIRE; + rotate_width_counter_sload : WIRE; + rotate_width_counter_sload_value[4..0] : WIRE; + scan_cache_address[7..0] : WIRE; + scan_cache_in : WIRE; + scan_cache_out : WIRE; + scan_cache_write_enable : WIRE; + sel_param_bypass_LF_unused : WIRE; + sel_param_c : WIRE; + sel_param_high_i_postscale : WIRE; + sel_param_low_r : WIRE; + sel_param_nominal_count : WIRE; + sel_param_odd_CP_unused : WIRE; + sel_type_c0 : WIRE; + sel_type_c1 : WIRE; + sel_type_c2 : WIRE; + sel_type_c3 : WIRE; + sel_type_c4 : WIRE; + sel_type_cplf : WIRE; + sel_type_m : WIRE; + sel_type_n : WIRE; + sel_type_vco : WIRE; + seq_addr_wire[7..0] : WIRE; + seq_sload_value[5..0] : WIRE; + shift_reg_clear : WIRE; + shift_reg_load_enable : WIRE; + shift_reg_load_nominal_enable : WIRE; + shift_reg_serial_in : WIRE; + shift_reg_serial_out : WIRE; + shift_reg_shift_enable : WIRE; + shift_reg_shift_nominal_enable : WIRE; + shift_reg_width_select[7..0] : WIRE; + w1565w : WIRE; + w1592w : WIRE; + w64w : WIRE; + width_counter_done : WIRE; + width_counter_enable : WIRE; + width_counter_sload : WIRE; + width_counter_sload_value[4..0] : WIRE; + width_decoder_out[4..0] : WIRE; + width_decoder_select[7..0] : WIRE; + write_from_rom : NODE; + +BEGIN + altsyncram4.address_a[] = scan_cache_address[]; + altsyncram4.clock0 = clock; + altsyncram4.data_a[] = ( scan_cache_in); + altsyncram4.wren_a = scan_cache_write_enable; + le_comb10.dataa = encode_out[0..0]; + le_comb10.datab = encode_out[1..1]; + le_comb10.datac = encode_out[2..2]; + le_comb8.dataa = encode_out[0..0]; + le_comb8.datab = encode_out[1..1]; + le_comb8.datac = encode_out[2..2]; + le_comb9.dataa = encode_out[0..0]; + le_comb9.datab = encode_out[1..1]; + le_comb9.datac = encode_out[2..2]; + areset_init_state_1.clk = clock; + areset_init_state_1.d = pll_scandone; + areset_state.clk = clock; + areset_state.d = (areset_init_state_1.q & (! reset)); + C0_data_state.clk = clock; + C0_data_state.d = (C0_ena_state.q # (C0_data_state.q & (! rotate_width_counter_done))); + C0_ena_state.clk = clock; + C0_ena_state.d = (C1_data_state.q & rotate_width_counter_done); + C1_data_state.clk = clock; + C1_data_state.d = (C1_ena_state.q # (C1_data_state.q & (! rotate_width_counter_done))); + C1_ena_state.clk = clock; + C1_ena_state.d = (C2_data_state.q & rotate_width_counter_done); + C2_data_state.clk = clock; + C2_data_state.d = (C2_ena_state.q # (C2_data_state.q & (! rotate_width_counter_done))); + C2_ena_state.clk = clock; + C2_ena_state.d = (C3_data_state.q & rotate_width_counter_done); + C3_data_state.clk = clock; + C3_data_state.d = (C3_ena_state.q # (C3_data_state.q & (! rotate_width_counter_done))); + C3_ena_state.clk = clock; + C3_ena_state.d = (C4_data_state.q & rotate_width_counter_done); + C4_data_state.clk = clock; + C4_data_state.d = (C4_ena_state.q # (C4_data_state.q & (! rotate_width_counter_done))); + C4_ena_state.clk = clock; + C4_ena_state.d = reconfig_init_state.q; + configupdate2_state.clk = clock; + configupdate2_state.d = configupdate_state.q; + configupdate3_state.clk = (! clock); + configupdate3_state.d = configupdate2_state.q; + configupdate_state.clk = clock; + configupdate_state.d = reconfig_post_state.q; + counter_param_latch_reg[].clk = clock; + counter_param_latch_reg[].clrn = (! reset); + counter_param_latch_reg[].d = counter_param[]; + counter_param_latch_reg[].ena = input_latch_enable; + counter_type_latch_reg[].clk = clock; + counter_type_latch_reg[].clrn = (! reset); + counter_type_latch_reg[].d = counter_type[]; + counter_type_latch_reg[].ena = input_latch_enable; + idle_state.clk = clock; + idle_state.clrn = (! reset); + idle_state.d = ((((((((((idle_state.q & (! read_param)) & (! write_param)) & (! reconfig)) & (! write_from_rom)) # read_last_state.q) # (write_data_state.q & width_counter_done)) # (write_nominal_state.q & width_counter_done)) # read_last_nominal_state.q) # (reconfig_wait_state.q & reconfig_done)) # reset_state.q); + nominal_data[].clk = clock; + nominal_data[].clrn = (! reset); + nominal_data[].d = ( cmpr7.aeb, data_in[8..0], add_sub6.result[7..0]); + read_data_nominal_state.clk = clock; + read_data_nominal_state.clrn = (! reset); + read_data_nominal_state.d = ((read_first_nominal_state.q & (! width_counter_done)) # (read_data_nominal_state.q & (! width_counter_done))); + read_data_state.clk = clock; + read_data_state.clrn = (! reset); + read_data_state.d = ((read_first_state.q & (! width_counter_done)) # (read_data_state.q & (! width_counter_done))); + read_first_nominal_state.clk = clock; + read_first_nominal_state.clrn = (! reset); + read_first_nominal_state.d = read_init_nominal_state.q; + read_first_state.clk = clock; + read_first_state.clrn = (! reset); + read_first_state.d = read_init_state.q; + read_init_nominal_state.clk = clock; + read_init_nominal_state.clrn = (! reset); + read_init_nominal_state.d = ((idle_state.q & read_param) & ((((((! counter_type[3..3]) & (! counter_type[2..2])) & (! counter_type[1..1])) & counter_param[2..2]) & counter_param[1..1]) & counter_param[0..0])); + read_init_state.clk = clock; + read_init_state.clrn = (! reset); + read_init_state.d = ((idle_state.q & read_param) & (! ((((((! counter_type[3..3]) & (! counter_type[2..2])) & (! counter_type[1..1])) & counter_param[2..2]) & counter_param[1..1]) & counter_param[0..0]))); + read_last_nominal_state.clk = clock; + read_last_nominal_state.clrn = (! reset); + read_last_nominal_state.d = ((read_first_nominal_state.q & width_counter_done) # (read_data_nominal_state.q & width_counter_done)); + read_last_state.clk = clock; + read_last_state.clrn = (! reset); + read_last_state.d = ((read_first_state.q & width_counter_done) # (read_data_state.q & width_counter_done)); + reconfig_counter_state.clk = clock; + reconfig_counter_state.clrn = (! reset); + reconfig_counter_state.d = ((((((((((reconfig_init_state.q # C0_data_state.q) # C1_data_state.q) # C2_data_state.q) # C3_data_state.q) # C4_data_state.q) # C0_ena_state.q) # C1_ena_state.q) # C2_ena_state.q) # C3_ena_state.q) # C4_ena_state.q); + reconfig_init_state.clk = clock; + reconfig_init_state.clrn = (! reset); + reconfig_init_state.d = (idle_state.q & reconfig); + reconfig_post_state.clk = clock; + reconfig_post_state.clrn = (! reset); + reconfig_post_state.d = ((reconfig_seq_data_state.q & reconfig_width_counter_done) # (reconfig_post_state.q & (! reconfig_post_done))); + reconfig_seq_data_state.clk = clock; + reconfig_seq_data_state.clrn = (! reset); + reconfig_seq_data_state.d = (reconfig_seq_ena_state.q # (reconfig_seq_data_state.q & (! reconfig_width_counter_done))); + reconfig_seq_ena_state.clk = clock; + reconfig_seq_ena_state.clrn = (! reset); + reconfig_seq_ena_state.d = tmp_seq_ena_state.q; + reconfig_wait_state.clk = clock; + reconfig_wait_state.clrn = (! reset); + reconfig_wait_state.d = ((reconfig_post_state.q & reconfig_post_done) # (reconfig_wait_state.q & (! reconfig_done))); + reset_state.clk = clock; + reset_state.d = power_up; + reset_state.prn = (! reset); + shift_reg[].clk = clock; + shift_reg[].clrn = (! reset); + shift_reg[].d = ( ((((shift_reg_load_nominal_enable & nominal_data[0].q) # (shift_reg_load_enable & data_in[0..0])) # (shift_reg_shift_enable & shift_reg[16].q)) # (shift_reg_shift_nominal_enable & shift_reg[16].q)), ((((shift_reg_load_nominal_enable & nominal_data[1].q) # (shift_reg_load_enable & data_in[1..1])) # (shift_reg_shift_enable & shift_reg[15].q)) # (shift_reg_shift_nominal_enable & shift_reg[15].q)), ((((shift_reg_load_nominal_enable & nominal_data[2].q) # (shift_reg_load_enable & data_in[2..2])) # (shift_reg_shift_enable & shift_reg[14].q)) # (shift_reg_shift_nominal_enable & shift_reg[14].q)), ((((shift_reg_load_nominal_enable & nominal_data[3].q) # (shift_reg_load_enable & data_in[3..3])) # (shift_reg_shift_enable & shift_reg[13].q)) # (shift_reg_shift_nominal_enable & shift_reg[13].q)), ((((shift_reg_load_nominal_enable & nominal_data[4].q) # (shift_reg_load_enable & data_in[4..4])) # (shift_reg_shift_enable & shift_reg[12].q)) # (shift_reg_shift_nominal_enable & shift_reg[12].q)), ((((shift_reg_load_nominal_enable & nominal_data[5].q) # (shift_reg_load_enable & data_in[5..5])) # (shift_reg_shift_enable & shift_reg[11].q)) # (shift_reg_shift_nominal_enable & shift_reg[11].q)), ((((shift_reg_load_nominal_enable & nominal_data[6].q) # (shift_reg_load_enable & data_in[6..6])) # (shift_reg_shift_enable & shift_reg[10].q)) # (shift_reg_shift_nominal_enable & shift_reg[10].q)), ((((shift_reg_load_nominal_enable & nominal_data[7].q) # (shift_reg_load_enable & data_in[7..7])) # (shift_reg_shift_enable & shift_reg[9].q)) # (shift_reg_shift_nominal_enable & shift_reg[9].q)), ((((shift_reg_load_nominal_enable & nominal_data[8].q) # (shift_reg_load_enable & data_in[8..8])) # (shift_reg_shift_enable & shift_reg[8].q)) # (shift_reg_shift_nominal_enable & shift_reg[8].q)), ((((shift_reg_load_nominal_enable & nominal_data[9].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[7].q)) # (shift_reg_shift_nominal_enable & shift_reg[7].q)), ((((shift_reg_load_nominal_enable & nominal_data[10].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[6].q)) # (shift_reg_shift_nominal_enable & shift_reg[6].q)), ((((shift_reg_load_nominal_enable & nominal_data[11].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[5].q)) # (shift_reg_shift_nominal_enable & shift_reg[5].q)), ((((shift_reg_load_nominal_enable & nominal_data[12].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[4].q)) # (shift_reg_shift_nominal_enable & shift_reg[4].q)), ((((shift_reg_load_nominal_enable & nominal_data[13].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[3].q)) # (shift_reg_shift_nominal_enable & shift_reg[3].q)), ((((shift_reg_load_nominal_enable & nominal_data[14].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[2].q)) # (shift_reg_shift_nominal_enable & shift_reg[2].q)), ((((shift_reg_load_nominal_enable & nominal_data[15].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[1].q)) # (shift_reg_shift_nominal_enable & shift_reg[1].q)), ((((shift_reg_load_nominal_enable & nominal_data[16].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg[0].q)) # (shift_reg_shift_nominal_enable & shift_reg[0].q)), ((((shift_reg_load_nominal_enable & nominal_data[17].q) # (shift_reg_load_enable & w64w)) # (shift_reg_shift_enable & shift_reg_serial_in)) # (shift_reg_shift_nominal_enable & shift_reg_serial_in))); + shift_reg[].ena = ((((shift_reg_load_enable # shift_reg_shift_enable) # shift_reg_load_nominal_enable) # shift_reg_shift_nominal_enable) # shift_reg_clear); + shift_reg[].sclr = shift_reg_clear; + tmp_nominal_data_out_state.clk = clock; + tmp_nominal_data_out_state.d = ((read_last_nominal_state.q & (! idle_state.q)) # (tmp_nominal_data_out_state.q & idle_state.q)); + tmp_seq_ena_state.clk = clock; + tmp_seq_ena_state.d = (reconfig_counter_state.q & (C0_data_state.q & rotate_width_counter_done)); + write_data_state.clk = clock; + write_data_state.clrn = (! reset); + write_data_state.d = (write_init_state.q # (write_data_state.q & (! width_counter_done))); + write_init_nominal_state.clk = clock; + write_init_nominal_state.clrn = (! reset); + write_init_nominal_state.d = ((idle_state.q & write_param) & ((((((! counter_type[3..3]) & (! counter_type[2..2])) & (! counter_type[1..1])) & counter_param[2..2]) & counter_param[1..1]) & counter_param[0..0])); + write_init_state.clk = clock; + write_init_state.clrn = (! reset); + write_init_state.d = ((idle_state.q & write_param) & (! ((((((! counter_type[3..3]) & (! counter_type[2..2])) & (! counter_type[1..1])) & counter_param[2..2]) & counter_param[1..1]) & counter_param[0..0]))); + write_nominal_state.clk = clock; + write_nominal_state.clrn = (! reset); + write_nominal_state.d = (write_init_nominal_state.q # (write_nominal_state.q & (! width_counter_done))); + add_sub5.cin = B"0"; + add_sub5.dataa[] = ( B"0", shift_reg[8..1].q); + add_sub5.datab[] = ( B"0", shift_reg[17..10].q); + add_sub6.cin = data_in[0..0]; + add_sub6.dataa[] = ( data_in[8..1]); + cmpr7.dataa[] = ( data_in[7..0]); + cmpr7.datab[] = B"00000001"; + cntr1.clock = clock; + cntr1.cnt_en = addr_counter_enable; + cntr1.data[] = addr_counter_sload_value[]; + cntr1.sload = addr_counter_sload; + cntr12.clock = clock; + cntr12.cnt_en = reconfig_addr_counter_enable; + cntr12.data[] = reconfig_addr_counter_sload_value[]; + cntr12.sload = reconfig_addr_counter_sload; + cntr13.clock = clock; + cntr13.cnt_en = reconfig_width_counter_enable; + cntr13.data[] = reconfig_width_counter_sload_value[]; + cntr13.sload = reconfig_width_counter_sload; + cntr14.clock = clock; + cntr14.cnt_en = rotate_width_counter_enable; + cntr14.data[] = rotate_width_counter_sload_value[]; + cntr14.sload = rotate_width_counter_sload; + cntr15.clock = clock; + cntr15.cnt_en = rotate_addr_counter_enable; + cntr15.data[] = rotate_addr_counter_sload_value[]; + cntr15.sload = rotate_addr_counter_sload; + cntr2.clock = clock; + cntr2.cnt_en = read_addr_counter_enable; + cntr2.data[] = read_addr_counter_sload_value[]; + cntr2.sload = read_addr_counter_sload; + cntr3.clock = clock; + cntr3.cnt_en = width_counter_enable; + cntr3.data[] = width_counter_sload_value[]; + cntr3.sload = width_counter_sload; + decode11.data[] = cuda_combout_wire[]; + addr_counter_enable = (write_data_state.q # write_nominal_state.q); + addr_counter_out[] = cntr1.q[]; + addr_counter_sload = (write_init_state.q # write_init_nominal_state.q); + addr_counter_sload_value[] = (addr_decoder_out[] & (write_init_state.q # write_init_nominal_state.q)); + addr_decoder_out[] = (((((((((((((((((((((((((((((((((((( B"0", B"0", B"0", B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_bypass_LF_unused)) # ( B"0", B"0", B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_c), (sel_type_cplf & sel_param_c))) # ( B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_low_r), B"0", B"0", B"0")) # ( B"0", B"0", B"0", B"0", (sel_type_vco & sel_param_high_i_postscale), B"0", B"0", (sel_type_vco & sel_param_high_i_postscale))) # ( B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_odd_CP_unused), (sel_type_cplf & sel_param_odd_CP_unused), (sel_type_cplf & sel_param_odd_CP_unused), B"0")) # ( B"0", B"0", B"0", (sel_type_cplf & sel_param_high_i_postscale), B"0", B"0", B"0", (sel_type_cplf & sel_param_high_i_postscale))) # ( B"0", B"0", B"0", (sel_type_n & sel_param_bypass_LF_unused), B"0", B"0", (sel_type_n & sel_param_bypass_LF_unused), B"0")) # ( B"0", B"0", B"0", (sel_type_n & sel_param_high_i_postscale), (sel_type_n & sel_param_high_i_postscale), B"0", (sel_type_n & sel_param_high_i_postscale), B"0")) # ( B"0", B"0", B"0", (sel_type_n & sel_param_odd_CP_unused), (sel_type_n & sel_param_odd_CP_unused), B"0", (sel_type_n & sel_param_odd_CP_unused), (sel_type_n & sel_param_odd_CP_unused))) # ( B"0", B"0", (sel_type_n & sel_param_low_r), B"0", B"0", B"0", (sel_type_n & sel_param_low_r), (sel_type_n & sel_param_low_r))) # ( B"0", B"0", (sel_type_n & sel_param_nominal_count), B"0", B"0", B"0", (sel_type_n & sel_param_nominal_count), (sel_type_n & sel_param_nominal_count))) # ( B"0", B"0", (sel_type_m & sel_param_bypass_LF_unused), B"0", B"0", (sel_type_m & sel_param_bypass_LF_unused), B"0", B"0")) # ( B"0", B"0", (sel_type_m & sel_param_high_i_postscale), B"0", (sel_type_m & sel_param_high_i_postscale), (sel_type_m & sel_param_high_i_postscale), B"0", B"0")) # ( B"0", B"0", (sel_type_m & sel_param_odd_CP_unused), B"0", (sel_type_m & sel_param_odd_CP_unused), (sel_type_m & sel_param_odd_CP_unused), B"0", (sel_type_m & sel_param_odd_CP_unused))) # ( B"0", B"0", (sel_type_m & sel_param_low_r), (sel_type_m & sel_param_low_r), B"0", (sel_type_m & sel_param_low_r), B"0", (sel_type_m & sel_param_low_r))) # ( B"0", B"0", (sel_type_m & sel_param_nominal_count), (sel_type_m & sel_param_nominal_count), B"0", (sel_type_m & sel_param_nominal_count), B"0", (sel_type_m & sel_param_nominal_count))) # ( B"0", B"0", (sel_type_c0 & sel_param_bypass_LF_unused), (sel_type_c0 & sel_param_bypass_LF_unused), B"0", (sel_type_c0 & sel_param_bypass_LF_unused), (sel_type_c0 & sel_param_bypass_LF_unused), B"0")) # ( B"0", B"0", (sel_type_c0 & sel_param_high_i_postscale), (sel_type_c0 & sel_param_high_i_postscale), (sel_type_c0 & sel_param_high_i_postscale), (sel_type_c0 & sel_param_high_i_postscale), (sel_type_c0 & sel_param_high_i_postscale), B"0")) # ( B"0", B"0", (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c0 & sel_param_low_r), B"0", B"0", B"0", (sel_type_c0 & sel_param_low_r), (sel_type_c0 & sel_param_low_r), (sel_type_c0 & sel_param_low_r))) # ( B"0", (sel_type_c1 & sel_param_bypass_LF_unused), B"0", B"0", (sel_type_c1 & sel_param_bypass_LF_unused), B"0", B"0", B"0")) # ( B"0", (sel_type_c1 & sel_param_high_i_postscale), B"0", (sel_type_c1 & sel_param_high_i_postscale), B"0", B"0", B"0", B"0")) # ( B"0", (sel_type_c1 & sel_param_odd_CP_unused), B"0", (sel_type_c1 & sel_param_odd_CP_unused), B"0", B"0", B"0", (sel_type_c1 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c1 & sel_param_low_r), B"0", (sel_type_c1 & sel_param_low_r), (sel_type_c1 & sel_param_low_r), B"0", B"0", (sel_type_c1 & sel_param_low_r))) # ( B"0", (sel_type_c2 & sel_param_bypass_LF_unused), B"0", (sel_type_c2 & sel_param_bypass_LF_unused), (sel_type_c2 & sel_param_bypass_LF_unused), B"0", (sel_type_c2 & sel_param_bypass_LF_unused), B"0")) # ( B"0", (sel_type_c2 & sel_param_high_i_postscale), (sel_type_c2 & sel_param_high_i_postscale), B"0", B"0", B"0", (sel_type_c2 & sel_param_high_i_postscale), B"0")) # ( B"0", (sel_type_c2 & sel_param_odd_CP_unused), (sel_type_c2 & sel_param_odd_CP_unused), B"0", B"0", B"0", (sel_type_c2 & sel_param_odd_CP_unused), (sel_type_c2 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c2 & sel_param_low_r), (sel_type_c2 & sel_param_low_r), B"0", (sel_type_c2 & sel_param_low_r), B"0", (sel_type_c2 & sel_param_low_r), (sel_type_c2 & sel_param_low_r))) # ( B"0", (sel_type_c3 & sel_param_bypass_LF_unused), (sel_type_c3 & sel_param_bypass_LF_unused), B"0", (sel_type_c3 & sel_param_bypass_LF_unused), (sel_type_c3 & sel_param_bypass_LF_unused), B"0", B"0")) # ( B"0", (sel_type_c3 & sel_param_high_i_postscale), (sel_type_c3 & sel_param_high_i_postscale), (sel_type_c3 & sel_param_high_i_postscale), B"0", (sel_type_c3 & sel_param_high_i_postscale), B"0", B"0")) # ( B"0", (sel_type_c3 & sel_param_odd_CP_unused), (sel_type_c3 & sel_param_odd_CP_unused), (sel_type_c3 & sel_param_odd_CP_unused), B"0", (sel_type_c3 & sel_param_odd_CP_unused), B"0", (sel_type_c3 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c3 & sel_param_low_r), (sel_type_c3 & sel_param_low_r), (sel_type_c3 & sel_param_low_r), (sel_type_c3 & sel_param_low_r), (sel_type_c3 & sel_param_low_r), B"0", (sel_type_c3 & sel_param_low_r))) # ( B"0", (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), B"0")) # ( (sel_type_c4 & sel_param_high_i_postscale), B"0", B"0", B"0", B"0", (sel_type_c4 & sel_param_high_i_postscale), (sel_type_c4 & sel_param_high_i_postscale), B"0")) # ( (sel_type_c4 & sel_param_odd_CP_unused), B"0", B"0", B"0", B"0", (sel_type_c4 & sel_param_odd_CP_unused), (sel_type_c4 & sel_param_odd_CP_unused), (sel_type_c4 & sel_param_odd_CP_unused))) # ( (sel_type_c4 & sel_param_low_r), B"0", B"0", B"0", (sel_type_c4 & sel_param_low_r), (sel_type_c4 & sel_param_low_r), (sel_type_c4 & sel_param_low_r), (sel_type_c4 & sel_param_low_r))); + busy = ((! idle_state.q) # areset_state.q); + c0_wire[] = B"01000111"; + c1_wire[] = B"01011001"; + c2_wire[] = B"01101011"; + c3_wire[] = B"01111101"; + c4_wire[] = B"10001111"; + counter_param_latch[] = counter_param_latch_reg[].q; + counter_type_latch[] = counter_type_latch_reg[].q; + cuda_combout_wire[] = ( le_comb10.combout, le_comb9.combout, le_comb8.combout); + data_out[] = ( ((shift_reg[8].q & (! read_nominal_out)) # (add_sub5.result[8..8] & read_nominal_out)), ((shift_reg[7].q & (! read_nominal_out)) # (add_sub5.result[7..7] & read_nominal_out)), ((shift_reg[6].q & (! read_nominal_out)) # (add_sub5.result[6..6] & read_nominal_out)), ((shift_reg[5].q & (! read_nominal_out)) # (add_sub5.result[5..5] & read_nominal_out)), ((shift_reg[4].q & (! read_nominal_out)) # (add_sub5.result[4..4] & read_nominal_out)), ((shift_reg[3].q & (! read_nominal_out)) # (add_sub5.result[3..3] & read_nominal_out)), ((shift_reg[2].q & (! read_nominal_out)) # (add_sub5.result[2..2] & read_nominal_out)), ((shift_reg[1].q & (! read_nominal_out)) # (add_sub5.result[1..1] & read_nominal_out)), ((shift_reg[0].q & (! read_nominal_out)) # (add_sub5.result[0..0] & read_nominal_out))); + dummy_scandataout = pll_scandataout; + encode_out[] = ( C4_ena_state.q, (C2_ena_state.q # C3_ena_state.q), (C1_ena_state.q # C3_ena_state.q)); + input_latch_enable = (idle_state.q & (write_param # read_param)); + pll_areset = (pll_areset_in # (areset_state.q & reconfig_wait_state.q)); + pll_configupdate = (configupdate_state.q & (! configupdate3_state.q)); + pll_scanclk = clock; + pll_scanclkena = ((rotate_width_counter_enable & (! rotate_width_counter_done)) # reconfig_seq_data_state.q); + pll_scandata = (scan_cache_out & ((rotate_width_counter_enable # reconfig_seq_data_state.q) # reconfig_post_state.q)); + power_up = ((((((((((((((((((((! reset_state.q) & (! idle_state.q)) & (! read_init_state.q)) & (! read_first_state.q)) & (! read_data_state.q)) & (! read_last_state.q)) & (! read_init_nominal_state.q)) & (! read_first_nominal_state.q)) & (! read_data_nominal_state.q)) & (! read_last_nominal_state.q)) & (! write_init_state.q)) & (! write_data_state.q)) & (! write_init_nominal_state.q)) & (! write_nominal_state.q)) & (! reconfig_init_state.q)) & (! reconfig_counter_state.q)) & (! reconfig_seq_ena_state.q)) & (! reconfig_seq_data_state.q)) & (! reconfig_post_state.q)) & (! reconfig_wait_state.q)); + read_addr_counter_enable = (((read_first_state.q # read_data_state.q) # read_first_nominal_state.q) # read_data_nominal_state.q); + read_addr_counter_out[] = cntr2.q[]; + read_addr_counter_sload = (read_init_state.q # read_init_nominal_state.q); + read_addr_counter_sload_value[] = (read_addr_decoder_out[] & (read_init_state.q # read_init_nominal_state.q)); + read_addr_decoder_out[] = (((((((((((((((((((((((((((((((((((( B"0", B"0", B"0", B"0", B"0", B"0", B"0", B"0") # ( B"0", B"0", B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_c), B"0")) # ( B"0", B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_low_r), B"0", B"0")) # ( B"0", B"0", B"0", B"0", (sel_type_vco & sel_param_high_i_postscale), B"0", B"0", (sel_type_vco & sel_param_high_i_postscale))) # ( B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_odd_CP_unused), B"0", (sel_type_cplf & sel_param_odd_CP_unused), B"0")) # ( B"0", B"0", B"0", B"0", (sel_type_cplf & sel_param_high_i_postscale), (sel_type_cplf & sel_param_high_i_postscale), (sel_type_cplf & sel_param_high_i_postscale), (sel_type_cplf & sel_param_high_i_postscale))) # ( B"0", B"0", B"0", (sel_type_n & sel_param_bypass_LF_unused), B"0", B"0", (sel_type_n & sel_param_bypass_LF_unused), B"0")) # ( B"0", B"0", B"0", (sel_type_n & sel_param_high_i_postscale), B"0", B"0", (sel_type_n & sel_param_high_i_postscale), (sel_type_n & sel_param_high_i_postscale))) # ( B"0", B"0", B"0", (sel_type_n & sel_param_odd_CP_unused), (sel_type_n & sel_param_odd_CP_unused), B"0", (sel_type_n & sel_param_odd_CP_unused), (sel_type_n & sel_param_odd_CP_unused))) # ( B"0", B"0", B"0", (sel_type_n & sel_param_low_r), (sel_type_n & sel_param_low_r), (sel_type_n & sel_param_low_r), B"0", B"0")) # ( B"0", B"0", B"0", (sel_type_n & sel_param_nominal_count), B"0", B"0", (sel_type_n & sel_param_nominal_count), B"0")) # ( B"0", B"0", (sel_type_m & sel_param_bypass_LF_unused), B"0", B"0", (sel_type_m & sel_param_bypass_LF_unused), B"0", B"0")) # ( B"0", B"0", (sel_type_m & sel_param_high_i_postscale), B"0", B"0", (sel_type_m & sel_param_high_i_postscale), B"0", (sel_type_m & sel_param_high_i_postscale))) # ( B"0", B"0", (sel_type_m & sel_param_odd_CP_unused), B"0", (sel_type_m & sel_param_odd_CP_unused), (sel_type_m & sel_param_odd_CP_unused), B"0", (sel_type_m & sel_param_odd_CP_unused))) # ( B"0", B"0", (sel_type_m & sel_param_low_r), B"0", (sel_type_m & sel_param_low_r), (sel_type_m & sel_param_low_r), (sel_type_m & sel_param_low_r), B"0")) # ( B"0", B"0", (sel_type_m & sel_param_nominal_count), B"0", B"0", (sel_type_m & sel_param_nominal_count), B"0", B"0")) # ( B"0", B"0", (sel_type_c0 & sel_param_bypass_LF_unused), (sel_type_c0 & sel_param_bypass_LF_unused), B"0", (sel_type_c0 & sel_param_bypass_LF_unused), (sel_type_c0 & sel_param_bypass_LF_unused), B"0")) # ( B"0", B"0", (sel_type_c0 & sel_param_high_i_postscale), (sel_type_c0 & sel_param_high_i_postscale), B"0", (sel_type_c0 & sel_param_high_i_postscale), (sel_type_c0 & sel_param_high_i_postscale), (sel_type_c0 & sel_param_high_i_postscale))) # ( B"0", B"0", (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused), (sel_type_c0 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c0 & sel_param_low_r), B"0", B"0", B"0", B"0", B"0", B"0")) # ( B"0", (sel_type_c1 & sel_param_bypass_LF_unused), B"0", B"0", (sel_type_c1 & sel_param_bypass_LF_unused), B"0", B"0", B"0")) # ( B"0", (sel_type_c1 & sel_param_high_i_postscale), B"0", B"0", (sel_type_c1 & sel_param_high_i_postscale), B"0", B"0", (sel_type_c1 & sel_param_high_i_postscale))) # ( B"0", (sel_type_c1 & sel_param_odd_CP_unused), B"0", (sel_type_c1 & sel_param_odd_CP_unused), B"0", B"0", B"0", (sel_type_c1 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c1 & sel_param_low_r), B"0", (sel_type_c1 & sel_param_low_r), B"0", B"0", (sel_type_c1 & sel_param_low_r), B"0")) # ( B"0", (sel_type_c2 & sel_param_bypass_LF_unused), B"0", (sel_type_c2 & sel_param_bypass_LF_unused), (sel_type_c2 & sel_param_bypass_LF_unused), B"0", (sel_type_c2 & sel_param_bypass_LF_unused), B"0")) # ( B"0", (sel_type_c2 & sel_param_high_i_postscale), B"0", (sel_type_c2 & sel_param_high_i_postscale), (sel_type_c2 & sel_param_high_i_postscale), B"0", (sel_type_c2 & sel_param_high_i_postscale), (sel_type_c2 & sel_param_high_i_postscale))) # ( B"0", (sel_type_c2 & sel_param_odd_CP_unused), (sel_type_c2 & sel_param_odd_CP_unused), B"0", B"0", B"0", (sel_type_c2 & sel_param_odd_CP_unused), (sel_type_c2 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c2 & sel_param_low_r), (sel_type_c2 & sel_param_low_r), B"0", B"0", (sel_type_c2 & sel_param_low_r), B"0", B"0")) # ( B"0", (sel_type_c3 & sel_param_bypass_LF_unused), (sel_type_c3 & sel_param_bypass_LF_unused), B"0", (sel_type_c3 & sel_param_bypass_LF_unused), (sel_type_c3 & sel_param_bypass_LF_unused), B"0", B"0")) # ( B"0", (sel_type_c3 & sel_param_high_i_postscale), (sel_type_c3 & sel_param_high_i_postscale), B"0", (sel_type_c3 & sel_param_high_i_postscale), (sel_type_c3 & sel_param_high_i_postscale), B"0", (sel_type_c3 & sel_param_high_i_postscale))) # ( B"0", (sel_type_c3 & sel_param_odd_CP_unused), (sel_type_c3 & sel_param_odd_CP_unused), (sel_type_c3 & sel_param_odd_CP_unused), B"0", (sel_type_c3 & sel_param_odd_CP_unused), B"0", (sel_type_c3 & sel_param_odd_CP_unused))) # ( B"0", (sel_type_c3 & sel_param_low_r), (sel_type_c3 & sel_param_low_r), (sel_type_c3 & sel_param_low_r), B"0", (sel_type_c3 & sel_param_low_r), (sel_type_c3 & sel_param_low_r), B"0")) # ( B"0", (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), (sel_type_c4 & sel_param_bypass_LF_unused), B"0")) # ( B"0", (sel_type_c4 & sel_param_high_i_postscale), (sel_type_c4 & sel_param_high_i_postscale), (sel_type_c4 & sel_param_high_i_postscale), (sel_type_c4 & sel_param_high_i_postscale), (sel_type_c4 & sel_param_high_i_postscale), (sel_type_c4 & sel_param_high_i_postscale), (sel_type_c4 & sel_param_high_i_postscale))) # ( (sel_type_c4 & sel_param_odd_CP_unused), B"0", B"0", B"0", B"0", (sel_type_c4 & sel_param_odd_CP_unused), (sel_type_c4 & sel_param_odd_CP_unused), (sel_type_c4 & sel_param_odd_CP_unused))) # ( (sel_type_c4 & sel_param_low_r), B"0", B"0", B"0", (sel_type_c4 & sel_param_low_r), B"0", B"0", B"0")); + read_nominal_out = tmp_nominal_data_out_state.q; + reconfig_addr_counter_enable = reconfig_seq_data_state.q; + reconfig_addr_counter_out[] = cntr12.q[]; + reconfig_addr_counter_sload = reconfig_seq_ena_state.q; + reconfig_addr_counter_sload_value[] = (reconfig_seq_ena_state.q & seq_addr_wire[]); + reconfig_done = ((! pll_scandone) & (dummy_scandataout # (! dummy_scandataout))); + reconfig_post_done = pll_scandone; + reconfig_width_counter_done = ((((((! cntr13.q[0..0]) & (! cntr13.q[1..1])) & (! cntr13.q[2..2])) & (! cntr13.q[3..3])) & (! cntr13.q[4..4])) & (! cntr13.q[5..5])); + reconfig_width_counter_enable = reconfig_seq_data_state.q; + reconfig_width_counter_sload = reconfig_seq_ena_state.q; + reconfig_width_counter_sload_value[] = (reconfig_seq_ena_state.q & seq_sload_value[]); + rotate_addr_counter_enable = ((((C0_data_state.q # C1_data_state.q) # C2_data_state.q) # C3_data_state.q) # C4_data_state.q); + rotate_addr_counter_out[] = cntr15.q[]; + rotate_addr_counter_sload = ((((C0_ena_state.q # C1_ena_state.q) # C2_ena_state.q) # C3_ena_state.q) # C4_ena_state.q); + rotate_addr_counter_sload_value[] = (((((c0_wire[] & rotate_decoder_wires[0..0]) # (c1_wire[] & rotate_decoder_wires[1..1])) # (c2_wire[] & rotate_decoder_wires[2..2])) # (c3_wire[] & rotate_decoder_wires[3..3])) # (c4_wire[] & rotate_decoder_wires[4..4])); + rotate_decoder_wires[] = decode11.eq[]; + rotate_width_counter_done = (((((! cntr14.q[0..0]) & (! cntr14.q[1..1])) & (! cntr14.q[2..2])) & (! cntr14.q[3..3])) & (! cntr14.q[4..4])); + rotate_width_counter_enable = ((((C0_data_state.q # C1_data_state.q) # C2_data_state.q) # C3_data_state.q) # C4_data_state.q); + rotate_width_counter_sload = ((((C0_ena_state.q # C1_ena_state.q) # C2_ena_state.q) # C3_ena_state.q) # C4_ena_state.q); + rotate_width_counter_sload_value[] = B"10010"; + scan_cache_address[] = ((((addr_counter_out[] & addr_counter_enable) # (read_addr_counter_out[] & read_addr_counter_enable)) # (rotate_addr_counter_out[] & rotate_addr_counter_enable)) # (reconfig_addr_counter_out[] & reconfig_addr_counter_enable)); + scan_cache_in = shift_reg_serial_out; + scan_cache_out = altsyncram4.q_a[0..0]; + scan_cache_write_enable = (write_data_state.q # write_nominal_state.q); + sel_param_bypass_LF_unused = (((! counter_param_latch[0..0]) & (! counter_param_latch[1..1])) & counter_param_latch[2..2]); + sel_param_c = (((! counter_param_latch[0..0]) & counter_param_latch[1..1]) & (! counter_param_latch[2..2])); + sel_param_high_i_postscale = (((! counter_param_latch[0..0]) & (! counter_param_latch[1..1])) & (! counter_param_latch[2..2])); + sel_param_low_r = ((counter_param_latch[0..0] & (! counter_param_latch[1..1])) & (! counter_param_latch[2..2])); + sel_param_nominal_count = ((counter_param_latch[0..0] & counter_param_latch[1..1]) & counter_param_latch[2..2]); + sel_param_odd_CP_unused = ((counter_param_latch[0..0] & (! counter_param_latch[1..1])) & counter_param_latch[2..2]); + sel_type_c0 = ((((! counter_type_latch[0..0]) & (! counter_type_latch[1..1])) & counter_type_latch[2..2]) & (! counter_type_latch[3..3])); + sel_type_c1 = (((counter_type_latch[0..0] & (! counter_type_latch[1..1])) & counter_type_latch[2..2]) & (! counter_type_latch[3..3])); + sel_type_c2 = ((((! counter_type_latch[0..0]) & counter_type_latch[1..1]) & counter_type_latch[2..2]) & (! counter_type_latch[3..3])); + sel_type_c3 = (((counter_type_latch[0..0] & counter_type_latch[1..1]) & counter_type_latch[2..2]) & (! counter_type_latch[3..3])); + sel_type_c4 = ((((! counter_type_latch[0..0]) & (! counter_type_latch[1..1])) & (! counter_type_latch[2..2])) & counter_type_latch[3..3]); + sel_type_cplf = ((((! counter_type_latch[0..0]) & counter_type_latch[1..1]) & (! counter_type_latch[2..2])) & (! counter_type_latch[3..3])); + sel_type_m = (((counter_type_latch[0..0] & (! counter_type_latch[1..1])) & (! counter_type_latch[2..2])) & (! counter_type_latch[3..3])); + sel_type_n = ((((! counter_type_latch[0..0]) & (! counter_type_latch[1..1])) & (! counter_type_latch[2..2])) & (! counter_type_latch[3..3])); + sel_type_vco = (((counter_type_latch[0..0] & counter_type_latch[1..1]) & (! counter_type_latch[2..2])) & (! counter_type_latch[3..3])); + seq_addr_wire[] = B"00110101"; + seq_sload_value[] = B"110110"; + shift_reg_clear = (read_init_state.q # read_init_nominal_state.q); + shift_reg_load_enable = ((idle_state.q & write_param) & (! ((((((! counter_type[3..3]) & (! counter_type[2..2])) & (! counter_type[1..1])) & counter_param[2..2]) & counter_param[1..1]) & counter_param[0..0]))); + shift_reg_load_nominal_enable = ((idle_state.q & write_param) & ((((((! counter_type[3..3]) & (! counter_type[2..2])) & (! counter_type[1..1])) & counter_param[2..2]) & counter_param[1..1]) & counter_param[0..0])); + shift_reg_serial_in = scan_cache_out; + shift_reg_serial_out = ((((((((shift_reg[17].q & shift_reg_width_select[0..0]) # (shift_reg[17].q & shift_reg_width_select[1..1])) # (shift_reg[17].q & shift_reg_width_select[2..2])) # (shift_reg[17].q & shift_reg_width_select[3..3])) # (shift_reg[17].q & shift_reg_width_select[4..4])) # (shift_reg[17].q & shift_reg_width_select[5..5])) # (shift_reg[17].q & shift_reg_width_select[6..6])) # (shift_reg[17].q & shift_reg_width_select[7..7])); + shift_reg_shift_enable = ((read_data_state.q # read_last_state.q) # write_data_state.q); + shift_reg_shift_nominal_enable = ((read_data_nominal_state.q # read_last_nominal_state.q) # write_nominal_state.q); + shift_reg_width_select[] = width_decoder_select[]; + w1565w = B"0"; + w1592w = B"0"; + w64w = B"0"; + width_counter_done = (((((! cntr3.q[0..0]) & (! cntr3.q[1..1])) & (! cntr3.q[2..2])) & (! cntr3.q[3..3])) & (! cntr3.q[4..4])); + width_counter_enable = ((((read_first_state.q # read_data_state.q) # write_data_state.q) # read_data_nominal_state.q) # write_nominal_state.q); + width_counter_sload = (((read_init_state.q # write_init_state.q) # read_init_nominal_state.q) # write_init_nominal_state.q); + width_counter_sload_value[] = width_decoder_out[]; + width_decoder_out[] = (((((( B"0", B"0", B"0", B"0", B"0") # ( width_decoder_select[2..2], B"0", B"0", B"0", width_decoder_select[2..2])) # ( B"0", B"0", B"0", B"0", width_decoder_select[3..3])) # ( B"0", B"0", width_decoder_select[5..5], width_decoder_select[5..5], width_decoder_select[5..5])) # ( B"0", B"0", B"0", width_decoder_select[6..6], B"0")) # ( B"0", B"0", width_decoder_select[7..7], B"0", B"0")); + width_decoder_select[] = ( ((sel_type_cplf & sel_param_low_r) # (sel_type_cplf & sel_param_odd_CP_unused)), (sel_type_cplf & sel_param_high_i_postscale), ((((((((((((((sel_type_n & sel_param_high_i_postscale) # (sel_type_n & sel_param_low_r)) # (sel_type_m & sel_param_high_i_postscale)) # (sel_type_m & sel_param_low_r)) # (sel_type_c0 & sel_param_high_i_postscale)) # (sel_type_c0 & sel_param_low_r)) # (sel_type_c1 & sel_param_high_i_postscale)) # (sel_type_c1 & sel_param_low_r)) # (sel_type_c2 & sel_param_high_i_postscale)) # (sel_type_c2 & sel_param_low_r)) # (sel_type_c3 & sel_param_high_i_postscale)) # (sel_type_c3 & sel_param_low_r)) # (sel_type_c4 & sel_param_high_i_postscale)) # (sel_type_c4 & sel_param_low_r)), w1592w, ((sel_type_cplf & sel_param_bypass_LF_unused) # (sel_type_cplf & sel_param_c)), ((sel_type_n & sel_param_nominal_count) # (sel_type_m & sel_param_nominal_count)), w1565w, (((((((((((((((sel_type_vco & sel_param_high_i_postscale) # (sel_type_n & sel_param_bypass_LF_unused)) # (sel_type_n & sel_param_odd_CP_unused)) # (sel_type_m & sel_param_bypass_LF_unused)) # (sel_type_m & sel_param_odd_CP_unused)) # (sel_type_c0 & sel_param_bypass_LF_unused)) # (sel_type_c0 & sel_param_odd_CP_unused)) # (sel_type_c1 & sel_param_bypass_LF_unused)) # (sel_type_c1 & sel_param_odd_CP_unused)) # (sel_type_c2 & sel_param_bypass_LF_unused)) # (sel_type_c2 & sel_param_odd_CP_unused)) # (sel_type_c3 & sel_param_bypass_LF_unused)) # (sel_type_c3 & sel_param_odd_CP_unused)) # (sel_type_c4 & sel_param_bypass_LF_unused)) # (sel_type_c4 & sel_param_odd_CP_unused))); + write_from_rom = GND; +END; +--VALID FILE diff --git a/FPGA_by_Fredi/firebee1.asm.rpt b/FPGA_by_Fredi/firebee1.asm.rpt new file mode 100644 index 0000000..7ffb13e --- /dev/null +++ b/FPGA_by_Fredi/firebee1.asm.rpt @@ -0,0 +1,128 @@ +Assembler report for firebee1 +Wed Dec 15 02:25:13 2010 +Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Assembler Summary + 3. Assembler Settings + 4. Assembler Generated Files + 5. Assembler Device Options: C:/FireBee/FPGA/firebee1.sof + 6. Assembler Device Options: C:/FireBee/FPGA/firebee1.rbf + 7. Assembler Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++---------------------------------------------------------------+ +; Assembler Summary ; ++-----------------------+---------------------------------------+ +; Assembler Status ; Successful - Wed Dec 15 02:25:13 2010 ; +; Revision Name ; firebee1 ; +; Top-level Entity Name ; firebee1 ; +; Family ; Cyclone III ; +; Device ; EP3C40F484C6 ; ++-----------------------+---------------------------------------+ + + ++----------------------------------------------------------------------------------------------------------+ +; Assembler Settings ; ++-----------------------------------------------------------------------------+------------+---------------+ +; Option ; Setting ; Default Value ; ++-----------------------------------------------------------------------------+------------+---------------+ +; Generate Raw Binary File (.rbf) For Target Device ; On ; Off ; +; Hexadecimal Output File start address ; 0XE0700000 ; 0 ; +; Use smart compilation ; Off ; Off ; +; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ; +; Enable compact report table ; Off ; Off ; +; Generate compressed bitstreams ; On ; On ; +; Compression mode ; Off ; Off ; +; Clock source for configuration device ; Internal ; Internal ; +; Clock frequency of the configuration device ; 10 MHZ ; 10 MHz ; +; Divide clock frequency by ; 1 ; 1 ; +; Auto user code ; Off ; Off ; +; Use configuration device ; Off ; Off ; +; Configuration device ; Auto ; Auto ; +; Configuration device auto user code ; Off ; Off ; +; Generate Tabular Text File (.ttf) For Target Device ; Off ; Off ; +; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off ; Off ; +; Hexadecimal Output File count direction ; Up ; Up ; +; Release clears before tri-states ; Off ; Off ; +; Auto-restart configuration after error ; On ; On ; +; Enable OCT_DONE ; Off ; Off ; +; Generate Serial Vector Format File (.svf) for Target Device ; Off ; Off ; +; Generate a JEDEC STAPL Format File (.jam) for Target Device ; Off ; Off ; +; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off ; Off ; +; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On ; On ; ++-----------------------------------------------------------------------------+------------+---------------+ + + ++------------------------------+ +; Assembler Generated Files ; ++------------------------------+ +; File Name ; ++------------------------------+ +; C:/FireBee/FPGA/firebee1.sof ; +; C:/FireBee/FPGA/firebee1.rbf ; ++------------------------------+ + + ++--------------------------------------------------------+ +; Assembler Device Options: C:/FireBee/FPGA/firebee1.sof ; ++----------------+---------------------------------------+ +; Option ; Setting ; ++----------------+---------------------------------------+ +; Device ; EP3C40F484C6 ; +; JTAG usercode ; 0xFFFFFFFF ; +; Checksum ; 0x0085E8C6 ; ++----------------+---------------------------------------+ + + ++--------------------------------------------------------+ +; Assembler Device Options: C:/FireBee/FPGA/firebee1.rbf ; ++---------------------+----------------------------------+ +; Option ; Setting ; ++---------------------+----------------------------------+ +; Raw Binary File ; ; +; Compression Ratio ; 2 ; ++---------------------+----------------------------------+ + + ++--------------------+ +; Assembler Messages ; ++--------------------+ +Info: ******************************************************************* +Info: Running Quartus II Assembler + Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition + Info: Processing started: Wed Dec 15 02:25:08 2010 +Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off firebeei1 -c firebee1 +Info: Writing out detailed assembly data for power analysis +Info: Assembler is generating device programming files +Info: Quartus II Assembler was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 291 megabytes + Info: Processing ended: Wed Dec 15 02:25:13 2010 + Info: Elapsed time: 00:00:05 + Info: Total CPU time (on all processors): 00:00:05 + + diff --git a/FPGA_by_Fredi/firebee1.bdf b/FPGA_by_Fredi/firebee1.bdf new file mode 100644 index 0000000..46507a2 --- /dev/null +++ b/FPGA_by_Fredi/firebee1.bdf @@ -0,0 +1,5837 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +//#pragma file_not_in_maxplusii_format +(header "graphic" (version "1.3")) +(properties + (page_setup "header_footer\nDate: %D\n%f\nProject: %j\n\nPage %p of %P\nRevision: %a\nmargin\n1\n1\n1\n1\norientation\n1\npaper_size\n9\npaper_source\n15\nfit_page_wide\n1\nfit_page_tall\n1\n") +) +(pin + (input) + (rect 208 1392 376 1408) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "FB_ALE" (rect 9 0 60 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 136 1408 192 1424)) +) +(pin + (input) + (rect 992 936 1160 952) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nFB_WR" (rect 9 0 66 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 944 952 1000 968)) +) +(pin + (input) + (rect 168 296 336 312) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "CLK33M" (rect 9 0 64 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 104 312 176 328)) +) +(pin + (input) + (rect 992 960 1160 976) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nFB_CS1" (rect 5 0 67 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 944 976 1000 992)) +) +(pin + (input) + (rect 992 984 1160 1000) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nFB_CS2" (rect 5 0 67 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 944 1000 1000 1016)) +) +(pin + (input) + (rect 1008 360 1176 376) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nFB_CS3" (rect 5 0 67 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 952 376 1008 392)) +) +(pin + (input) + (rect 992 1008 1160 1024) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "FB_SIZE0" (rect 5 0 69 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 944 1024 1000 1040)) +) +(pin + (input) + (rect 992 1032 1160 1048) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "FB_SIZE1" (rect 5 0 69 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 944 1048 1000 1064)) +) +(pin + (input) + (rect 992 1056 1160 1072) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nFB_BURST" (rect 5 0 87 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 944 1072 1000 1088)) +) +(pin + (input) + (rect 936 1168 1104 1184) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "LP_BUSY" (rect 5 0 68 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 888 1184 952 1200)) +) +(pin + (input) + (rect 856 1200 1024 1216) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nACSI_DRQ" (rect 5 0 85 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 808 1216 864 1232)) +) +(pin + (input) + (rect 856 1224 1024 1240) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nACSI_INT" (rect 5 0 75 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 808 1240 864 1256)) +) +(pin + (input) + (rect 936 1392 1104 1408) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "RxD" (rect 5 0 32 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1408 944 1424)) +) +(pin + (input) + (rect 936 1416 1104 1432) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "CTS" (rect 5 0 33 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1432 944 1448)) +) +(pin + (input) + (rect 936 1440 1104 1456) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "RI" (rect 5 0 19 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1456 944 1472)) +) +(pin + (input) + (rect 936 1464 1104 1480) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "DCD" (rect 5 0 36 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1480 944 1496)) +) +(pin + (input) + (rect 608 1488 776 1504) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "AMKB_RX" (rect 5 0 69 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 560 1504 616 1520)) +) +(pin + (input) + (rect 608 1512 776 1528) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "PIC_AMKB_RX" (rect 5 0 101 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 560 1528 616 1544)) +) +(pin + (input) + (rect 936 1544 1104 1560) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "IDE_RDY" (rect 5 0 66 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 888 1560 944 1576)) +) +(pin + (input) + (rect 936 1568 1104 1584) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "IDE_INT" (rect 5 0 59 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1584 944 1600)) +) +(pin + (input) + (rect 936 1592 1104 1608) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "WP_CF_CARD" (rect 5 0 102 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 888 1608 944 1624)) +) +(pin + (input) + (rect 872 1672 1040 1688) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "TRACK00" (rect 5 0 68 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 816 1688 880 1704)) +) +(pin + (input) + (rect 872 1696 1040 1712) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nWP" (rect 5 0 35 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 816 1712 880 1728)) +) +(pin + (input) + (rect 872 1744 1040 1760) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nDCHG" (rect 5 0 55 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 816 1760 880 1776)) +) +(pin + (input) + (rect 936 1776 1104 1792) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "SD_DATA0" (rect 5 0 76 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1792 944 1808)) +) +(pin + (input) + (rect 936 1800 1104 1816) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "SD_DATA1" (rect 5 0 76 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1816 944 1832)) +) +(pin + (input) + (rect 936 1824 1104 1840) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "SD_DATA2" (rect 5 0 76 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1840 944 1856)) +) +(pin + (input) + (rect 936 1848 1128 1864) + (text "INPUT" (rect 157 0 193 13)(font "Arial" (font_size 6))) + (text "SD_CARD_DEDECT" (rect 5 0 140 15)(font "Arial" )) + (pt 192 8) + (drawing + (line (pt 116 12)(pt 141 12)(line_width 1)) + (line (pt 116 4)(pt 141 4)(line_width 1)) + (line (pt 145 8)(pt 192 8)(line_width 1)) + (line (pt 116 12)(pt 116 4)(line_width 1)) + (line (pt 141 4)(pt 145 8)(line_width 1)) + (line (pt 141 12)(pt 145 8)(line_width 1)) + ) + (text "VCC" (rect 160 7 184 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1864 952 1880)) +) +(pin + (input) + (rect 872 1360 1040 1376) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "MIDI_IN" (rect 5 0 55 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 816 1376 880 1392)) +) +(pin + (input) + (rect 936 1256 1104 1272) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nSCSI_DRQ" (rect 5 0 86 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 888 1272 944 1288)) +) +(pin + (input) + (rect 936 1872 1104 1888) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "SD_WP" (rect 5 0 55 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1888 952 1904)) +) +(pin + (input) + (rect 872 1720 1040 1736) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nRD_DATA" (rect 5 0 78 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 816 1736 880 1752)) +) +(pin + (input) + (rect 936 1280 1104 1296) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nSCSI_C_D" (rect 5 0 84 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 888 1296 944 1312)) +) +(pin + (input) + (rect 936 1304 1104 1320) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nSCSI_I_O" (rect 5 0 76 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 888 1320 944 1336)) +) +(pin + (input) + (rect 936 1328 1104 1344) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nSCSI_MSG" (rect 5 0 85 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 888 1344 944 1360)) +) +(pin + (input) + (rect 992 1104 1160 1120) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nDACK0" (rect 5 0 60 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 936 1120 1000 1136)) +) +(pin + (input) + (rect 984 2592 1152 2608) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "PIC_INT" (rect 5 0 59 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 928 2608 1000 2624)) +) +(pin + (input) + (rect 992 912 1160 928) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nFB_OE" (rect 5 0 59 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 944 928 1000 944)) +) +(pin + (input) + (rect 360 2616 528 2632) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "TOUT0" (rect 5 0 51 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 304 2632 368 2648)) +) +(pin + (input) + (rect 360 2504 528 2520) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nMASTER" (rect 5 0 69 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 304 2520 368 2536)) +) +(pin + (input) + (rect 984 2640 1152 2656) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "DVI_INT" (rect 5 0 58 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 928 2656 992 2672)) +) +(pin + (input) + (rect 360 2408 528 2424) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nDACK1" (rect 5 0 60 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 304 2424 368 2440)) +) +(pin + (input) + (rect 984 2664 1152 2680) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nPCI_INTD" (rect 5 0 78 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 936 2680 992 2696)) +) +(pin + (input) + (rect 984 2688 1152 2704) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nPCI_INTC" (rect 5 0 78 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 936 2704 992 2720)) +) +(pin + (input) + (rect 984 2712 1152 2728) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nPCI_INTB" (rect 5 0 76 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 936 2728 992 2744)) +) +(pin + (input) + (rect 984 2736 1152 2752) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nPCI_INTA" (rect 5 0 75 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 928 2752 1000 2768)) +) +(pin + (input) + (rect 984 2616 1152 2632) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "E0_INT" (rect 5 0 53 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 928 2632 992 2648)) +) +(pin + (input) + (rect 872 1648 1040 1664) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "nINDEX" (rect 5 0 55 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 816 1664 880 1680)) +) +(pin + (input) + (rect 872 1624 1040 1640) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "HD_DD" (rect 5 0 55 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 808 1632 872 1648)) +) +(pin + (input) + (rect 96 -288 264 -272) + (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) + (text "MAIN_CLK" (rect 9 0 78 15)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 56 -304 120 -288)) +) +(pin + (input) + (rect 664 440 840 456) + (text "INPUT" (rect 141 0 177 13)(font "Arial" (font_size 6))) + (text "nRSTO_MCF" (rect 5 0 89 15)(font "Arial" )) + (pt 176 8) + (drawing + (line (pt 100 12)(pt 125 12)(line_width 1)) + (line (pt 100 4)(pt 125 4)(line_width 1)) + (line (pt 129 8)(pt 176 8)(line_width 1)) + (line (pt 100 12)(pt 100 4)(line_width 1)) + (line (pt 125 4)(pt 129 8)(line_width 1)) + (line (pt 125 12)(pt 129 8)(line_width 1)) + ) + (text "VCC" (rect 144 7 168 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 600 448 664 464)) +) +(pin + (output) + (rect 864 288 1040 304) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "CLK24M576" (rect 90 0 170 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 1040 304 1112 320)) +) +(pin + (output) + (rect 1832 832 2008 848) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "LP_STR" (rect 90 0 144 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2008 840 2064 856)) +) +(pin + (output) + (rect 1832 936 2008 952) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nACSI_ACK" (rect 90 0 166 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2008 952 2072 968)) +) +(pin + (output) + (rect 1832 960 2008 976) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nACSI_RESET" (rect 90 0 185 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2008 976 2072 992)) +) +(pin + (output) + (rect 1832 984 2008 1000) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nACSI_CS" (rect 90 0 158 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2008 1000 2072 1016)) +) +(pin + (output) + (rect 1832 1008 2008 1024) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "ACSI_DIR" (rect 90 0 154 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2008 1024 2064 1040)) +) +(pin + (output) + (rect 1832 1032 2008 1048) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "ACSI_A1" (rect 90 0 146 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2008 1048 2072 1064)) +) +(pin + (output) + (rect 1840 1112 2016 1128) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nSCSI_ACK" (rect 90 0 167 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2016 1128 2072 1144)) +) +(pin + (output) + (rect 1840 1136 2016 1152) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nSCSI_ATN" (rect 90 0 166 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2016 1152 2080 1168)) +) +(pin + (output) + (rect 1840 1160 2016 1176) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "SCSI_DIR" (rect 90 0 156 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2016 1176 2072 1192)) +) +(pin + (output) + (rect 1920 1264 2096 1280) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "MIDI_OLR" (rect 90 0 156 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2096 1280 2152 1296)) +) +(pin + (output) + (rect 1920 1288 2096 1304) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "MIDI_TLR" (rect 90 0 153 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2096 1304 2152 1320)) +) +(pin + (output) + (rect 1840 1320 2016 1336) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "TxD" (rect 90 0 114 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2016 1336 2080 1352)) +) +(pin + (output) + (rect 1840 1344 2016 1360) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "RTS" (rect 90 0 118 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2016 1360 2080 1376)) +) +(pin + (output) + (rect 1848 1368 2024 1384) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "DTR" (rect 90 0 119 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2024 1384 2088 1400)) +) +(pin + (output) + (rect 2112 1400 2288 1416) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "AMKB_TX" (rect 90 0 152 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2288 1416 2392 1448)) +) +(pin + (output) + (rect 1848 1432 2024 1448) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "IDE_RES" (rect 90 0 151 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2024 1448 2088 1464)) +) +(pin + (output) + (rect 1848 1456 2024 1472) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nIDE_CS0" (rect 90 0 158 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2024 1472 2080 1488)) +) +(pin + (output) + (rect 1856 1480 2032 1496) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nIDE_CS1" (rect 90 0 158 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2032 1496 2088 1512)) +) +(pin + (output) + (rect 1848 1504 2024 1520) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nIDE_WR" (rect 90 0 153 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2024 1520 2080 1536)) +) +(pin + (output) + (rect 1848 1528 2024 1544) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nIDE_RD" (rect 90 0 151 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2024 1544 2080 1560)) +) +(pin + (output) + (rect 1848 1552 2024 1568) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nCF_CS0" (rect 90 0 153 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2024 1568 2088 1584)) +) +(pin + (output) + (rect 1848 1576 2024 1592) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nCF_CS1" (rect 90 0 153 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2024 1592 2088 1608)) +) +(pin + (output) + (rect 1920 1608 2096 1624) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nROM3" (rect 90 0 138 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2096 1624 2152 1640)) +) +(pin + (output) + (rect 1920 1632 2096 1648) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nROM4" (rect 90 0 138 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2096 1648 2152 1664)) +) +(pin + (output) + (rect 1920 1656 2096 1672) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nRP_UDS" (rect 90 0 157 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2096 1672 2152 1688)) +) +(pin + (output) + (rect 1920 1680 2096 1696) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nRP_LDS" (rect 90 0 154 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2096 1696 2152 1712)) +) +(pin + (output) + (rect 1856 1856 2032 1872) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nSDSEL" (rect 90 0 145 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2032 1872 2096 1888)) +) +(pin + (output) + (rect 2136 1832 2312 1848) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nWR_GATE" (rect 90 0 166 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2312 1848 2376 1864)) +) +(pin + (output) + (rect 2136 1808 2312 1824) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nWR" (rect 90 0 121 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2312 1824 2376 1840)) +) +(pin + (output) + (rect 1928 1912 2104 1928) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "YM_QA" (rect 90 0 136 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2104 1928 2168 1944)) +) +(pin + (output) + (rect 1928 1936 2104 1952) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "YM_QB" (rect 90 0 137 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2104 1952 2168 1968)) +) +(pin + (output) + (rect 1928 1960 2104 1976) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "YM_QC" (rect 90 0 138 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2104 1976 2168 1992)) +) +(pin + (output) + (rect 1856 2040 2032 2056) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "SD_CLK" (rect 90 0 146 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2032 2056 2096 2072)) +) +(pin + (output) + (rect 1856 1712 2032 1728) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "DSA_D" (rect 90 0 137 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2032 1728 2096 1744)) +) +(pin + (output) + (rect 2080 72 2256 88) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "VR[7..0]" (rect 90 0 139 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2256 88 2344 232)) +) +(pin + (output) + (rect 2000 96 2176 112) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "VG[7..0]" (rect 90 0 139 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2176 112 2264 256)) +) +(pin + (output) + (rect 1912 120 2088 136) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "VB[7..0]" (rect 90 0 138 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2088 136 2176 280)) +) +(pin + (output) + (rect 2528 320 2704 336) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "VA[12..0]" (rect 90 0 145 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2704 336 2776 560)) +) +(pin + (output) + (rect 2400 344 2576 360) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nVWE" (rect 90 0 128 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2576 360 2640 392)) +) +(pin + (output) + (rect 2304 368 2480 384) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nVCAS" (rect 90 0 134 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2480 384 2552 416)) +) +(pin + (output) + (rect 2208 392 2384 408) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nVRAS" (rect 90 0 134 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2384 408 2456 440)) +) +(pin + (output) + (rect 2040 416 2216 432) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nVCS" (rect 90 0 126 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2216 432 2280 464)) +) +(pin + (output) + (rect 1944 560 2120 576) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "VDM[3..0]" (rect 90 0 150 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2120 576 2192 656)) +) +(pin + (output) + (rect 1832 264 2008 280) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nPD_VGA" (rect 90 0 153 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2008 280 2064 296)) +) +(pin + (output) + (rect 1832 2416 2008 2432) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nIRQ[7..2]" (rect 90 0 153 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2008 2432 2112 2576)) +) +(pin + (output) + (rect 864 24 1040 40) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "CLK25M" (rect 90 0 145 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 1040 40 1096 56)) +) +(pin + (output) + (rect 1832 2632 2008 2648) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "TIN0" (rect 90 0 120 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2008 2648 2064 2664)) +) +(pin + (output) + (rect 1824 3280 2000 3296) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nSRCS" (rect 90 0 138 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2000 3296 2056 3312)) +) +(pin + (output) + (rect 1824 3304 2000 3320) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nSRBLE" (rect 90 0 145 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2000 3320 2056 3336)) +) +(pin + (output) + (rect 1824 3328 2000 3344) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nSRBHE" (rect 90 0 147 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2000 3344 2056 3360)) +) +(pin + (output) + (rect 1824 3352 2000 3368) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nSRWE" (rect 90 0 140 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2000 3368 2056 3384)) +) +(pin + (output) + (rect 616 2408 792 2424) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nDREQ1" (rect 90 0 147 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 792 2424 856 2440)) +) +(pin + (output) + (rect 608 2128 784 2144) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "LED_FPGA_OK" (rect 90 0 191 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 784 2144 848 2176)) +) +(pin + (output) + (rect 1824 3376 2000 3392) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nSROE" (rect 90 0 138 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2000 3392 2064 3408)) +) +(pin + (output) + (rect 1944 440 2120 456) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "VCKE" (rect 90 0 127 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2120 456 2184 488)) +) +(pin + (output) + (rect 2056 728 2232 744) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nFB_TA" (rect 90 0 140 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2232 744 2288 760)) +) +(pin + (output) + (rect 2712 880 2888 896) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nDDR_CLK" (rect 90 0 166 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2888 896 2960 928)) +) +(pin + (output) + (rect 2536 752 2712 768) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "DDR_CLK" (rect 90 0 158 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2712 768 2784 800)) +) +(pin + (output) + (rect 1832 464 2008 480) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "BA[1..0]" (rect 90 0 138 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2008 480 2080 528)) +) +(pin + (output) + (rect 2136 -72 2312 -56) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "VSYNC_PAD" (rect 90 0 173 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2312 -56 2400 -24)) +) +(pin + (output) + (rect 2712 -88 2888 -72) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "HSYNC_PAD" (rect 90 0 176 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2888 -72 2976 -40)) +) +(pin + (output) + (rect 2712 32 2888 48) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nBLANK_PAD" (rect 90 0 180 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2888 48 2976 80)) +) +(pin + (output) + (rect 2712 160 2891 176) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "PIXEL_CLK_PAD" (rect 90 0 202 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2888 176 2976 208)) +) +(pin + (output) + (rect 1832 216 2008 232) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nSYNC" (rect 90 0 137 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2008 232 2112 264)) +) +(pin + (output) + (rect 2136 1736 2312 1752) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nMOT_ON" (rect 90 0 157 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2312 1752 2376 1768)) +) +(pin + (output) + (rect 2136 1760 2312 1776) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nSTEP_DIR" (rect 90 0 167 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2312 1776 2376 1792)) +) +(pin + (output) + (rect 2136 1784 2312 1800) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "nSTEP" (rect 90 0 134 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2312 1800 2376 1816)) +) +(pin + (output) + (rect 840 48 1016 64) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "CLKUSB" (rect 90 0 147 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 1000 64 1056 80)) +) +(pin + (output) + (rect 1832 856 2008 872) + (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) + (text "LPDIR" (rect 90 0 132 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2008 864 2064 880)) +) +(pin + (bidir) + (rect 1840 1088 2016 1104) + (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) + (text "SCSI_PAR" (rect 90 0 159 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 56 4)(pt 78 4)(line_width 1)) + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 56 12)(pt 78 12)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + (line (pt 56 4)(pt 52 8)(line_width 1)) + (line (pt 52 8)(pt 56 12)(line_width 1)) + ) + (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2016 1104 2080 1120)) +) +(pin + (bidir) + (rect 1840 1184 2016 1200) + (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) + (text "nSCSI_RST" (rect 90 0 167 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 56 4)(pt 78 4)(line_width 1)) + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 56 12)(pt 78 12)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + (line (pt 56 4)(pt 52 8)(line_width 1)) + (line (pt 52 8)(pt 56 12)(line_width 1)) + ) + (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2016 1200 2072 1216)) +) +(pin + (bidir) + (rect 1840 1208 2016 1224) + (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) + (text "nSCSI_SEL" (rect 90 0 166 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 56 4)(pt 78 4)(line_width 1)) + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 56 12)(pt 78 12)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + (line (pt 56 4)(pt 52 8)(line_width 1)) + (line (pt 52 8)(pt 56 12)(line_width 1)) + ) + (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2016 1224 2080 1240)) +) +(pin + (bidir) + (rect 1840 1232 2016 1248) + (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) + (text "nSCSI_BUSY" (rect 90 0 177 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 56 4)(pt 78 4)(line_width 1)) + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 56 12)(pt 78 12)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + (line (pt 56 4)(pt 52 8)(line_width 1)) + (line (pt 52 8)(pt 56 12)(line_width 1)) + ) + (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2016 1248 2072 1264)) +) +(pin + (bidir) + (rect 1856 1992 2032 2008) + (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) + (text "SD_CD_DATA3" (rect 90 0 191 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 56 4)(pt 78 4)(line_width 1)) + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 56 12)(pt 78 12)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + (line (pt 56 4)(pt 52 8)(line_width 1)) + (line (pt 52 8)(pt 56 12)(line_width 1)) + ) + (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2032 2008 2096 2024)) +) +(pin + (bidir) + (rect 1856 2016 2032 2032) + (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) + (text "SD_CMD_D1" (rect 90 0 177 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 56 4)(pt 78 4)(line_width 1)) + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 56 12)(pt 78 12)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + (line (pt 56 4)(pt 52 8)(line_width 1)) + (line (pt 52 8)(pt 56 12)(line_width 1)) + ) + (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2032 2032 2096 2048)) +) +(pin + (bidir) + (rect 1936 1064 2112 1080) + (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) + (text "SCSI_D[7..0]" (rect 90 0 172 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 56 4)(pt 78 4)(line_width 1)) + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 56 12)(pt 78 12)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + (line (pt 56 4)(pt 52 8)(line_width 1)) + (line (pt 52 8)(pt 56 12)(line_width 1)) + ) + (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2112 1080 2176 1208)) +) +(pin + (bidir) + (rect 1904 888 2080 904) + (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) + (text "ACSI_D[7..0]" (rect 90 0 171 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 56 4)(pt 78 4)(line_width 1)) + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 56 12)(pt 78 12)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + (line (pt 56 4)(pt 52 8)(line_width 1)) + (line (pt 52 8)(pt 56 12)(line_width 1)) + ) + (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2080 904 2144 1032)) +) +(pin + (bidir) + (rect 1960 808 2136 824) + (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) + (text "LP_D[7..0]" (rect 90 0 157 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 56 4)(pt 78 4)(line_width 1)) + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 56 12)(pt 78 12)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + (line (pt 56 4)(pt 52 8)(line_width 1)) + (line (pt 52 8)(pt 56 12)(line_width 1)) + ) + (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2136 824 2200 952)) +) +(pin + (bidir) + (rect 176 1360 352 1376) + (text "BIDIR" (rect 151 0 182 13)(font "Arial" (font_size 6))) + (text "FB_AD[31..0]" (rect 5 0 88 15)(font "Arial" )) + (pt 176 8) + (drawing + (line (pt 120 4)(pt 98 4)(line_width 1)) + (line (pt 176 8)(pt 124 8)(line_width 1)) + (line (pt 120 12)(pt 98 12)(line_width 1)) + (line (pt 98 4)(pt 94 8)(line_width 1)) + (line (pt 98 12)(pt 94 8)(line_width 1)) + (line (pt 120 4)(pt 124 8)(line_width 1)) + (line (pt 124 8)(pt 120 12)(line_width 1)) + ) + (flipy) + (text "VCC" (rect 152 7 176 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 96 840 168 1352)) +) +(pin + (bidir) + (rect 2104 3232 2280 3248) + (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) + (text "IO[17..0]" (rect 90 0 143 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 56 4)(pt 78 4)(line_width 1)) + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 56 12)(pt 78 12)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + (line (pt 56 4)(pt 52 8)(line_width 1)) + (line (pt 52 8)(pt 56 12)(line_width 1)) + ) + (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2280 3248 2344 3536)) +) +(pin + (bidir) + (rect 1944 3256 2120 3272) + (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) + (text "SRD[15..0]" (rect 90 0 159 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 56 4)(pt 78 4)(line_width 1)) + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 56 12)(pt 78 12)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + (line (pt 56 4)(pt 52 8)(line_width 1)) + (line (pt 52 8)(pt 56 12)(line_width 1)) + ) + (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2120 3272 2184 3528)) +) +(pin + (bidir) + (rect 2040 536 2216 552) + (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) + (text "VDQS[3..0]" (rect 90 0 159 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 56 4)(pt 78 4)(line_width 1)) + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 56 12)(pt 78 12)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + (line (pt 56 4)(pt 52 8)(line_width 1)) + (line (pt 52 8)(pt 56 12)(line_width 1)) + ) + (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2216 552 2288 632)) +) +(pin + (bidir) + (rect 2648 296 2824 312) + (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) + (text "VD[31..0]" (rect 90 0 147 15)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 56 4)(pt 78 4)(line_width 1)) + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 56 12)(pt 78 12)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + (line (pt 56 4)(pt 52 8)(line_width 1)) + (line (pt 52 8)(pt 56 12)(line_width 1)) + ) + (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2824 312 2896 840)) +) +(symbol + (rect 544 2024 688 2088) + (text "lpm_counter0" (rect 33 1 148 20)(font "Arial" (font_size 10))) + (text "inst18" (rect 8 48 48 63)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "clock" (rect 0 0 36 16)(font "Arial" (font_size 8))) + (text "clock" (rect 26 26 62 42)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 144 40) + (output) + (text "q[17..0]" (rect 0 0 51 16)(font "Arial" (font_size 8))) + (text "q[17..0]" (rect 89 34 140 50)(font "Arial" (font_size 8))) + (line (pt 144 40)(pt 128 40)(line_width 3)) + ) + (drawing + (text "up counter" (rect 84 17 152 32)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 48)(line_width 1)) + (line (pt 128 48)(pt 16 48)(line_width 1)) + (line (pt 16 48)(pt 16 16)(line_width 1)) + (line (pt 16 26)(pt 22 32)(line_width 1)) + (line (pt 22 32)(pt 16 38)(line_width 1)) + ) +) +(symbol + (rect 440 2120 488 2152) + (text "WIRE" (rect 1 0 31 13)(font "Arial" (font_size 6))) + (text "inst3" (rect 3 21 34 36)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 48 16) + (output) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (line (pt 32 16)(pt 48 16)(line_width 1)) + ) + (drawing + (line (pt 14 7)(pt 32 16)(line_width 1)) + (line (pt 14 25)(pt 14 7)(line_width 1)) + (line (pt 14 25)(pt 32 16)(line_width 1)) + ) +) +(symbol + (rect 464 1336 608 1432) + (text "lpm_ff0" (rect 52 1 114 20)(font "Arial" (font_size 10))) + (text "inst1" (rect 8 80 39 95)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data[31..0]" (rect 0 0 73 16)(font "Arial" (font_size 8))) + (text "data[31..0]" (rect 20 26 93 42)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 3)) + ) + (port + (pt 0 48) + (input) + (text "clock" (rect 0 0 36 16)(font "Arial" (font_size 8))) + (text "clock" (rect 26 42 62 58)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 0 64) + (input) + (text "enable" (rect 0 0 44 16)(font "Arial" (font_size 8))) + (text "enable" (rect 20 58 64 74)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 16 64)(line_width 1)) + ) + (port + (pt 144 56) + (output) + (text "q[31..0]" (rect 0 0 51 16)(font "Arial" (font_size 8))) + (text "q[31..0]" (rect 89 50 140 66)(font "Arial" (font_size 8))) + (line (pt 144 56)(pt 128 56)(line_width 3)) + ) + (drawing + (text "DFF" (rect 109 17 136 32)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 80)(line_width 1)) + (line (pt 128 80)(pt 16 80)(line_width 1)) + (line (pt 16 80)(pt 16 16)(line_width 1)) + (line (pt 16 42)(pt 22 48)(line_width 1)) + (line (pt 22 48)(pt 16 54)(line_width 1)) + ) +) +(symbol + (rect 1880 696 1944 776) + (text "NOR4" (rect 1 0 34 13)(font "Arial" (font_size 6))) + (text "inst2" (rect 3 69 34 84)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 26 23)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 26 23)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 48) + (input) + (text "IN3" (rect 2 39 26 55)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 39 26 55)(font "Courier New" (bold))(invisible)) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 26 39)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 26 39)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 64) + (input) + (text "IN4" (rect 2 55 26 71)(font "Courier New" (bold))(invisible)) + (text "IN4" (rect 2 55 26 71)(font "Courier New" (bold))(invisible)) + (line (pt 0 64)(pt 14 64)(line_width 1)) + ) + (port + (pt 64 40) + (output) + (text "OUT" (rect 48 31 72 47)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 31 72 47)(font "Courier New" (bold))(invisible)) + (line (pt 56 40)(pt 64 40)(line_width 1)) + ) + (drawing + (line (pt 14 29)(pt 25 29)(line_width 1)) + (line (pt 14 52)(pt 25 52)(line_width 1)) + (line (pt 14 29)(pt 14 13)(line_width 1)) + (line (pt 14 67)(pt 14 51)(line_width 1)) + (arc (pt 25 51)(pt 48 40)(rect -4 -7 55 52)(line_width 1)) + (arc (pt 48 40)(pt 25 29)(rect -4 29 55 88)(line_width 1)) + (arc (pt 8 45)(pt 8 35)(rect -13 24 20 57)(line_width 1)) + (circle (rect 48 36 56 44)(line_width 1)) + ) +) +(symbol + (rect 2632 872 2680 904) + (text "NOT" (rect 1 0 26 13)(font "Arial" (font_size 6))) + (text "inst4" (rect 3 21 34 36)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 13 16)(line_width 1)) + ) + (port + (pt 48 16) + (output) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (line (pt 39 16)(pt 48 16)(line_width 1)) + ) + (drawing + (line (pt 13 25)(pt 13 7)(line_width 1)) + (line (pt 13 7)(pt 31 16)(line_width 1)) + (line (pt 13 25)(pt 31 16)(line_width 1)) + (circle (rect 31 12 39 20)(line_width 1)) + ) +) +(symbol + (rect 1896 -88 2128 32) + (text "altddio_out3" (rect 81 1 183 20)(font "Arial" (font_size 10))) + (text "inst5" (rect 8 104 39 119)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "datain_h" (rect 0 0 57 16)(font "Arial" (font_size 8))) + (text "datain_h" (rect 4 11 61 27)(font "Arial" (font_size 8))) + (line (pt 0 24)(pt 88 24)(line_width 1)) + ) + (port + (pt 0 40) + (input) + (text "datain_l" (rect 0 0 53 16)(font "Arial" (font_size 8))) + (text "datain_l" (rect 4 27 57 43)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 88 40)(line_width 1)) + ) + (port + (pt 0 56) + (input) + (text "outclock" (rect 0 0 57 16)(font "Arial" (font_size 8))) + (text "outclock" (rect 4 43 61 59)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 88 56)(line_width 1)) + ) + (port + (pt 232 24) + (output) + (text "dataout" (rect 0 0 50 16)(font "Arial" (font_size 8))) + (text "dataout" (rect 193 11 243 27)(font "Arial" (font_size 8))) + (line (pt 232 24)(pt 152 24)(line_width 1)) + ) + (drawing + (text "ddio" (rect 110 27 138 43)(font "Arial" (font_size 8))) + (text "output" (rect 105 42 147 58)(font "Arial" (font_size 8))) + (text "power up" (rect 92 74 152 89)(font "Arial" )) + (text "low" (rect 92 84 114 99)(font "Arial" )) + (line (pt 88 16)(pt 152 16)(line_width 1)) + (line (pt 152 16)(pt 152 96)(line_width 1)) + (line (pt 152 96)(pt 88 96)(line_width 1)) + (line (pt 88 96)(pt 88 16)(line_width 1)) + ) +) +(symbol + (rect 2464 -104 2696 16) + (text "altddio_out3" (rect 81 1 183 20)(font "Arial" (font_size 10))) + (text "inst6" (rect 8 104 39 119)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "datain_h" (rect 0 0 57 16)(font "Arial" (font_size 8))) + (text "datain_h" (rect 4 11 61 27)(font "Arial" (font_size 8))) + (line (pt 0 24)(pt 88 24)(line_width 1)) + ) + (port + (pt 0 40) + (input) + (text "datain_l" (rect 0 0 53 16)(font "Arial" (font_size 8))) + (text "datain_l" (rect 4 27 57 43)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 88 40)(line_width 1)) + ) + (port + (pt 0 56) + (input) + (text "outclock" (rect 0 0 57 16)(font "Arial" (font_size 8))) + (text "outclock" (rect 4 43 61 59)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 88 56)(line_width 1)) + ) + (port + (pt 232 24) + (output) + (text "dataout" (rect 0 0 50 16)(font "Arial" (font_size 8))) + (text "dataout" (rect 193 11 243 27)(font "Arial" (font_size 8))) + (line (pt 232 24)(pt 152 24)(line_width 1)) + ) + (drawing + (text "ddio" (rect 110 27 138 43)(font "Arial" (font_size 8))) + (text "output" (rect 105 42 147 58)(font "Arial" (font_size 8))) + (text "power up" (rect 92 74 152 89)(font "Arial" )) + (text "low" (rect 92 84 114 99)(font "Arial" )) + (line (pt 88 16)(pt 152 16)(line_width 1)) + (line (pt 152 16)(pt 152 96)(line_width 1)) + (line (pt 152 96)(pt 88 96)(line_width 1)) + (line (pt 88 96)(pt 88 16)(line_width 1)) + ) +) +(symbol + (rect 2464 16 2696 136) + (text "altddio_out3" (rect 81 1 183 20)(font "Arial" (font_size 10))) + (text "inst8" (rect 8 104 39 119)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "datain_h" (rect 0 0 57 16)(font "Arial" (font_size 8))) + (text "datain_h" (rect 4 11 61 27)(font "Arial" (font_size 8))) + (line (pt 0 24)(pt 88 24)(line_width 1)) + ) + (port + (pt 0 40) + (input) + (text "datain_l" (rect 0 0 53 16)(font "Arial" (font_size 8))) + (text "datain_l" (rect 4 27 57 43)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 88 40)(line_width 1)) + ) + (port + (pt 0 56) + (input) + (text "outclock" (rect 0 0 57 16)(font "Arial" (font_size 8))) + (text "outclock" (rect 4 43 61 59)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 88 56)(line_width 1)) + ) + (port + (pt 232 24) + (output) + (text "dataout" (rect 0 0 50 16)(font "Arial" (font_size 8))) + (text "dataout" (rect 193 11 243 27)(font "Arial" (font_size 8))) + (line (pt 232 24)(pt 152 24)(line_width 1)) + ) + (drawing + (text "ddio" (rect 110 27 138 43)(font "Arial" (font_size 8))) + (text "output" (rect 105 42 147 58)(font "Arial" (font_size 8))) + (text "power up" (rect 92 74 152 89)(font "Arial" )) + (text "low" (rect 92 84 114 99)(font "Arial" )) + (line (pt 88 16)(pt 152 16)(line_width 1)) + (line (pt 152 16)(pt 152 96)(line_width 1)) + (line (pt 152 96)(pt 88 96)(line_width 1)) + (line (pt 88 96)(pt 88 16)(line_width 1)) + ) +) +(symbol + (rect 2464 144 2696 264) + (text "altddio_out3" (rect 81 1 183 20)(font "Arial" (font_size 10))) + (text "inst9" (rect 8 104 39 119)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "datain_h" (rect 0 0 57 16)(font "Arial" (font_size 8))) + (text "datain_h" (rect 4 11 61 27)(font "Arial" (font_size 8))) + (line (pt 0 24)(pt 88 24)(line_width 1)) + ) + (port + (pt 0 40) + (input) + (text "datain_l" (rect 0 0 53 16)(font "Arial" (font_size 8))) + (text "datain_l" (rect 4 27 57 43)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 88 40)(line_width 1)) + ) + (port + (pt 0 56) + (input) + (text "outclock" (rect 0 0 57 16)(font "Arial" (font_size 8))) + (text "outclock" (rect 4 43 61 59)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 88 56)(line_width 1)) + ) + (port + (pt 232 24) + (output) + (text "dataout" (rect 0 0 50 16)(font "Arial" (font_size 8))) + (text "dataout" (rect 193 11 243 27)(font "Arial" (font_size 8))) + (line (pt 232 24)(pt 152 24)(line_width 1)) + ) + (drawing + (text "ddio" (rect 110 27 138 43)(font "Arial" (font_size 8))) + (text "output" (rect 105 42 147 58)(font "Arial" (font_size 8))) + (text "power up" (rect 92 74 152 89)(font "Arial" )) + (text "low" (rect 92 84 114 99)(font "Arial" )) + (line (pt 88 16)(pt 152 16)(line_width 1)) + (line (pt 152 16)(pt 152 96)(line_width 1)) + (line (pt 152 96)(pt 88 96)(line_width 1)) + (line (pt 88 96)(pt 88 16)(line_width 1)) + ) +) +(symbol + (rect 2368 120 2400 152) + (text "GND" (rect 6 8 19 33)(font "Arial" (font_size 6))(vertical)) + (text "inst10" (rect -1 3 14 43)(font "Arial" )(vertical)(invisible)) + (port + (pt 32 16) + (output) + (text "1" (rect 18 0 26 16)(font "Courier New" (bold))(invisible)) + (text "1" (rect 20 18 36 26)(font "Courier New" (bold))(vertical)(invisible)) + (line (pt 24 16)(pt 32 16)(line_width 1)) + ) + (drawing + (line (pt 24 8)(pt 16 16)(line_width 1)) + (line (pt 16 16)(pt 24 24)(line_width 1)) + (line (pt 24 8)(pt 24 24)(line_width 1)) + ) + (rotate270) +) +(symbol + (rect 2408 144 2424 176) + (text "VCC" (rect 0 7 13 31)(font "Arial" (font_size 6))(vertical)) + (text "inst11" (rect 5 3 20 43)(font "Arial" )(vertical)(invisible)) + (port + (pt 16 16) + (output) + (text "1" (rect 19 7 27 23)(font "Courier New" (bold))(invisible)) + (text "1" (rect 7 19 23 27)(font "Courier New" (bold))(vertical)(invisible)) + (line (pt 16 16)(pt 8 16)(line_width 1)) + ) + (drawing + (line (pt 8 8)(pt 8 24)(line_width 1)) + ) + (flipy_rotate90) +) +(symbol + (rect 1800 1728 1848 1760) + (text "NOT" (rect 1 0 26 13)(font "Arial" (font_size 6))) + (text "inst14" (rect 3 21 43 36)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 13 16)(line_width 1)) + ) + (port + (pt 48 16) + (output) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (line (pt 39 16)(pt 48 16)(line_width 1)) + ) + (drawing + (line (pt 13 25)(pt 13 7)(line_width 1)) + (line (pt 13 7)(pt 31 16)(line_width 1)) + (line (pt 13 25)(pt 31 16)(line_width 1)) + (circle (rect 31 12 39 20)(line_width 1)) + ) +) +(symbol + (rect 1856 1752 1904 1784) + (text "NOT" (rect 1 0 26 13)(font "Arial" (font_size 6))) + (text "inst15" (rect 3 21 43 36)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 13 16)(line_width 1)) + ) + (port + (pt 48 16) + (output) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (line (pt 39 16)(pt 48 16)(line_width 1)) + ) + (drawing + (line (pt 13 25)(pt 13 7)(line_width 1)) + (line (pt 13 7)(pt 31 16)(line_width 1)) + (line (pt 13 25)(pt 31 16)(line_width 1)) + (circle (rect 31 12 39 20)(line_width 1)) + ) +) +(symbol + (rect 1800 1776 1848 1808) + (text "NOT" (rect 1 0 26 13)(font "Arial" (font_size 6))) + (text "inst16" (rect 3 21 43 36)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 13 16)(line_width 1)) + ) + (port + (pt 48 16) + (output) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (line (pt 39 16)(pt 48 16)(line_width 1)) + ) + (drawing + (line (pt 13 25)(pt 13 7)(line_width 1)) + (line (pt 13 7)(pt 31 16)(line_width 1)) + (line (pt 13 25)(pt 31 16)(line_width 1)) + (circle (rect 31 12 39 20)(line_width 1)) + ) +) +(symbol + (rect 1856 1800 1904 1832) + (text "NOT" (rect 1 0 26 13)(font "Arial" (font_size 6))) + (text "inst17" (rect 3 21 43 36)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 13 16)(line_width 1)) + ) + (port + (pt 48 16) + (output) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (line (pt 39 16)(pt 48 16)(line_width 1)) + ) + (drawing + (line (pt 13 25)(pt 13 7)(line_width 1)) + (line (pt 13 7)(pt 31 16)(line_width 1)) + (line (pt 13 25)(pt 31 16)(line_width 1)) + (circle (rect 31 12 39 20)(line_width 1)) + ) +) +(symbol + (rect 1800 1824 1848 1856) + (text "NOT" (rect 1 0 26 13)(font "Arial" (font_size 6))) + (text "inst19" (rect 3 21 43 36)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 13 16)(line_width 1)) + ) + (port + (pt 48 16) + (output) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (line (pt 39 16)(pt 48 16)(line_width 1)) + ) + (drawing + (line (pt 13 25)(pt 13 7)(line_width 1)) + (line (pt 13 7)(pt 31 16)(line_width 1)) + (line (pt 13 25)(pt 31 16)(line_width 1)) + (circle (rect 31 12 39 20)(line_width 1)) + ) +) +(symbol + (rect 448 -352 752 -104) + (text "altpll2" (rect 132 1 179 20)(font "Arial" (font_size 10))) + (text "inst12" (rect 8 229 48 244)(font "Arial" )) + (port + (pt 0 72) + (input) + (text "inclk0" (rect 0 0 40 16)(font "Arial" (font_size 8))) + (text "inclk0" (rect 4 56 44 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 48 72)(line_width 1)) + ) + (port + (pt 304 72) + (output) + (text "c0" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c0" (rect 287 56 303 72)(font "Arial" (font_size 8))) + (line (pt 304 72)(pt 272 72)(line_width 1)) + ) + (port + (pt 304 96) + (output) + (text "c1" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c1" (rect 287 80 303 96)(font "Arial" (font_size 8))) + (line (pt 304 96)(pt 272 96)(line_width 1)) + ) + (port + (pt 304 120) + (output) + (text "c2" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c2" (rect 287 104 303 120)(font "Arial" (font_size 8))) + (line (pt 304 120)(pt 272 120)(line_width 1)) + ) + (port + (pt 304 144) + (output) + (text "c3" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c3" (rect 287 128 303 144)(font "Arial" (font_size 8))) + (line (pt 304 144)(pt 272 144)(line_width 1)) + ) + (port + (pt 304 168) + (output) + (text "c4" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c4" (rect 287 152 303 168)(font "Arial" (font_size 8))) + (line (pt 304 168)(pt 272 168)(line_width 1)) + ) + (drawing + (text "Cyclone III" (rect 229 230 295 245)(font "Arial" )) + (text "inclk0 frequency: 33.000 MHz" (rect 58 67 244 82)(font "Arial" )) + (text "Operation Mode: Src Sync Comp" (rect 58 84 266 99)(font "Arial" )) + (text "Clk " (rect 59 111 83 126)(font "Arial" )) + (text "Ratio" (rect 85 111 119 126)(font "Arial" )) + (text "Ph (dg)" (rect 119 111 166 126)(font "Arial" )) + (text "DC (%)" (rect 164 111 211 126)(font "Arial" )) + (text "c0" (rect 63 129 78 144)(font "Arial" )) + (text "4/1" (rect 91 129 111 144)(font "Arial" )) + (text "240.00" (rect 120 129 164 144)(font "Arial" )) + (text "50.00" (rect 169 129 205 144)(font "Arial" )) + (text "c1" (rect 63 147 78 162)(font "Arial" )) + (text "4/1" (rect 91 147 111 162)(font "Arial" )) + (text "0.00" (rect 127 147 155 162)(font "Arial" )) + (text "50.00" (rect 169 147 205 162)(font "Arial" )) + (text "c2" (rect 63 165 78 180)(font "Arial" )) + (text "4/1" (rect 91 165 111 180)(font "Arial" )) + (text "180.00" (rect 120 165 164 180)(font "Arial" )) + (text "50.00" (rect 169 165 205 180)(font "Arial" )) + (text "c3" (rect 63 183 78 198)(font "Arial" )) + (text "4/1" (rect 91 183 111 198)(font "Arial" )) + (text "105.00" (rect 120 183 164 198)(font "Arial" )) + (text "50.00" (rect 169 183 205 198)(font "Arial" )) + (text "c4" (rect 63 201 78 216)(font "Arial" )) + (text "2/1" (rect 91 201 111 216)(font "Arial" )) + (text "270.00" (rect 120 201 164 216)(font "Arial" )) + (text "50.00" (rect 169 201 205 216)(font "Arial" )) + (line (pt 0 0)(pt 305 0)(line_width 1)) + (line (pt 305 0)(pt 305 249)(line_width 1)) + (line (pt 0 249)(pt 305 249)(line_width 1)) + (line (pt 0 0)(pt 0 249)(line_width 1)) + (line (pt 56 108)(pt 206 108)(line_width 1)) + (line (pt 56 125)(pt 206 125)(line_width 1)) + (line (pt 56 143)(pt 206 143)(line_width 1)) + (line (pt 56 161)(pt 206 161)(line_width 1)) + (line (pt 56 179)(pt 206 179)(line_width 1)) + (line (pt 56 197)(pt 206 197)(line_width 1)) + (line (pt 56 215)(pt 206 215)(line_width 1)) + (line (pt 56 108)(pt 56 215)(line_width 1)) + (line (pt 82 108)(pt 82 215)(line_width 3)) + (line (pt 116 108)(pt 116 215)(line_width 3)) + (line (pt 161 108)(pt 161 215)(line_width 3)) + (line (pt 205 108)(pt 205 215)(line_width 1)) + (line (pt 48 56)(pt 272 56)(line_width 1)) + (line (pt 272 56)(pt 272 232)(line_width 1)) + (line (pt 48 232)(pt 272 232)(line_width 1)) + (line (pt 48 56)(pt 48 232)(line_width 1)) + ) +) +(symbol + (rect -16 680 32 712) + (text "NOT" (rect 1 0 26 13)(font "Arial" (font_size 6))) + (text "inst23" (rect 3 21 43 36)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 13 16)(line_width 1)) + ) + (port + (pt 48 16) + (output) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (line (pt 39 16)(pt 48 16)(line_width 1)) + ) + (drawing + (line (pt 13 25)(pt 13 7)(line_width 1)) + (line (pt 13 7)(pt 31 16)(line_width 1)) + (line (pt 13 25)(pt 31 16)(line_width 1)) + (circle (rect 31 12 39 20)(line_width 1)) + ) +) +(symbol + (rect 192 472 408 768) + (text "altpll_reconfig1" (rect 54 1 182 20)(font "Arial" (font_size 10))) + (text "inst7" (rect 8 277 39 292)(font "Arial" )) + (port + (pt 0 40) + (input) + (text "reconfig" (rect 0 0 53 16)(font "Arial" (font_size 8))) + (text "reconfig" (rect 20 32 73 48)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 16 40)(line_width 1)) + ) + (port + (pt 0 56) + (input) + (text "read_param" (rect 0 0 80 16)(font "Arial" (font_size 8))) + (text "read_param" (rect 20 48 100 64)(font "Arial" (font_size 8))) + (line (pt 0 56)(pt 16 56)(line_width 1)) + ) + (port + (pt 0 72) + (input) + (text "write_param" (rect 0 0 82 16)(font "Arial" (font_size 8))) + (text "write_param" (rect 20 64 102 80)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 16 72)(line_width 1)) + ) + (port + (pt 0 96) + (input) + (text "data_in[8..0]" (rect 0 0 84 16)(font "Arial" (font_size 8))) + (text "data_in[8..0]" (rect 20 88 104 104)(font "Arial" (font_size 8))) + (line (pt 0 96)(pt 16 96)(line_width 3)) + ) + (port + (pt 0 112) + (input) + (text "counter_type[3..0]" (rect 0 0 123 16)(font "Arial" (font_size 8))) + (text "counter_type[3..0]" (rect 20 104 143 120)(font "Arial" (font_size 8))) + (line (pt 0 112)(pt 16 112)(line_width 3)) + ) + (port + (pt 0 128) + (input) + (text "counter_param[2..0]" (rect 0 0 136 16)(font "Arial" (font_size 8))) + (text "counter_param[2..0]" (rect 20 120 156 136)(font "Arial" (font_size 8))) + (line (pt 0 128)(pt 16 128)(line_width 3)) + ) + (port + (pt 0 168) + (input) + (text "pll_scandataout" (rect 0 0 107 16)(font "Arial" (font_size 8))) + (text "pll_scandataout" (rect 20 160 127 176)(font "Arial" (font_size 8))) + (line (pt 0 168)(pt 16 168)(line_width 1)) + ) + (port + (pt 0 184) + (input) + (text "pll_scandone" (rect 0 0 89 16)(font "Arial" (font_size 8))) + (text "pll_scandone" (rect 20 176 109 192)(font "Arial" (font_size 8))) + (line (pt 0 184)(pt 16 184)(line_width 1)) + ) + (port + (pt 0 208) + (input) + (text "clock" (rect 0 0 36 16)(font "Arial" (font_size 8))) + (text "clock" (rect 20 200 56 216)(font "Arial" (font_size 8))) + (line (pt 0 208)(pt 16 208)(line_width 1)) + ) + (port + (pt 0 224) + (input) + (text "reset" (rect 0 0 34 16)(font "Arial" (font_size 8))) + (text "reset" (rect 20 216 54 232)(font "Arial" (font_size 8))) + (line (pt 0 224)(pt 16 224)(line_width 1)) + ) + (port + (pt 0 248) + (input) + (text "pll_areset_in" (rect 0 0 86 16)(font "Arial" (font_size 8))) + (text "pll_areset_in" (rect 20 240 106 256)(font "Arial" (font_size 8))) + (line (pt 0 248)(pt 16 248)(line_width 1)) + ) + (port + (pt 216 40) + (output) + (text "busy" (rect 0 0 33 16)(font "Arial" (font_size 8))) + (text "busy" (rect 169 32 202 48)(font "Arial" (font_size 8))) + (line (pt 216 40)(pt 200 40)(line_width 1)) + ) + (port + (pt 216 96) + (output) + (text "data_out[8..0]" (rect 0 0 94 16)(font "Arial" (font_size 8))) + (text "data_out[8..0]" (rect 117 88 211 104)(font "Arial" (font_size 8))) + (line (pt 216 96)(pt 200 96)(line_width 3)) + ) + (port + (pt 216 152) + (output) + (text "pll_scandata" (rect 0 0 86 16)(font "Arial" (font_size 8))) + (text "pll_scandata" (rect 124 144 210 160)(font "Arial" (font_size 8))) + (line (pt 216 152)(pt 200 152)(line_width 1)) + ) + (port + (pt 216 168) + (output) + (text "pll_scanclk" (rect 0 0 76 16)(font "Arial" (font_size 8))) + (text "pll_scanclk" (rect 132 160 208 176)(font "Arial" (font_size 8))) + (line (pt 216 168)(pt 200 168)(line_width 1)) + ) + (port + (pt 216 200) + (output) + (text "pll_scanclkena" (rect 0 0 101 16)(font "Arial" (font_size 8))) + (text "pll_scanclkena" (rect 111 192 212 208)(font "Arial" (font_size 8))) + (line (pt 216 200)(pt 200 200)(line_width 1)) + ) + (port + (pt 216 216) + (output) + (text "pll_configupdate" (rect 0 0 109 16)(font "Arial" (font_size 8))) + (text "pll_configupdate" (rect 104 208 213 224)(font "Arial" (font_size 8))) + (line (pt 216 216)(pt 200 216)(line_width 1)) + ) + (port + (pt 216 248) + (output) + (text "pll_areset" (rect 0 0 66 16)(font "Arial" (font_size 8))) + (text "pll_areset" (rect 141 240 207 256)(font "Arial" (font_size 8))) + (line (pt 216 248)(pt 200 248)(line_width 1)) + ) + (drawing + (line (pt 0 0)(pt 217 0)(line_width 1)) + (line (pt 217 0)(pt 217 297)(line_width 1)) + (line (pt 0 297)(pt 217 297)(line_width 1)) + (line (pt 0 0)(pt 0 297)(line_width 1)) + (line (pt 16 24)(pt 201 24)(line_width 1)) + (line (pt 201 24)(pt 201 273)(line_width 1)) + (line (pt 16 273)(pt 201 273)(line_width 1)) + (line (pt 16 24)(pt 16 273)(line_width 1)) + ) +) +(symbol + (rect 608 496 984 728) + (text "altpll4" (rect 168 1 215 20)(font "Arial" (font_size 10))) + (text "inst22" (rect 8 213 48 228)(font "Arial" )) + (port + (pt 0 72) + (input) + (text "inclk0" (rect 0 0 40 16)(font "Arial" (font_size 8))) + (text "inclk0" (rect 4 56 44 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 88 72)(line_width 1)) + ) + (port + (pt 0 96) + (input) + (text "areset" (rect 0 0 42 16)(font "Arial" (font_size 8))) + (text "areset" (rect 4 80 46 96)(font "Arial" (font_size 8))) + (line (pt 0 96)(pt 88 96)(line_width 1)) + ) + (port + (pt 0 120) + (input) + (text "scanclk" (rect 0 0 53 16)(font "Arial" (font_size 8))) + (text "scanclk" (rect 4 104 57 120)(font "Arial" (font_size 8))) + (line (pt 0 120)(pt 88 120)(line_width 1)) + ) + (port + (pt 0 144) + (input) + (text "scandata" (rect 0 0 62 16)(font "Arial" (font_size 8))) + (text "scandata" (rect 4 128 66 144)(font "Arial" (font_size 8))) + (line (pt 0 144)(pt 88 144)(line_width 1)) + ) + (port + (pt 0 168) + (input) + (text "scanclkena" (rect 0 0 77 16)(font "Arial" (font_size 8))) + (text "scanclkena" (rect 4 152 81 168)(font "Arial" (font_size 8))) + (line (pt 0 168)(pt 88 168)(line_width 1)) + ) + (port + (pt 0 192) + (input) + (text "configupdate" (rect 0 0 86 16)(font "Arial" (font_size 8))) + (text "configupdate" (rect 4 176 90 192)(font "Arial" (font_size 8))) + (line (pt 0 192)(pt 88 192)(line_width 1)) + ) + (port + (pt 376 72) + (output) + (text "c0" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c0" (rect 359 56 375 72)(font "Arial" (font_size 8))) + (line (pt 376 72)(pt 288 72)(line_width 1)) + ) + (port + (pt 376 96) + (output) + (text "scandataout" (rect 0 0 83 16)(font "Arial" (font_size 8))) + (text "scandataout" (rect 302 80 385 96)(font "Arial" (font_size 8))) + (line (pt 376 96)(pt 288 96)(line_width 1)) + ) + (port + (pt 376 120) + (output) + (text "scandone" (rect 0 0 66 16)(font "Arial" (font_size 8))) + (text "scandone" (rect 317 104 383 120)(font "Arial" (font_size 8))) + (line (pt 376 120)(pt 288 120)(line_width 1)) + ) + (port + (pt 376 144) + (output) + (text "locked" (rect 0 0 44 16)(font "Arial" (font_size 8))) + (text "locked" (rect 335 128 379 144)(font "Arial" (font_size 8))) + (line (pt 376 144)(pt 288 144)(line_width 1)) + ) + (drawing + (text "Cyclone III" (rect 301 214 367 229)(font "Arial" )) + (text "inclk0 frequency: 48.000 MHz" (rect 98 123 284 138)(font "Arial" )) + (text "Operation Mode: Normal" (rect 98 140 256 155)(font "Arial" )) + (text "Clk " (rect 99 167 123 182)(font "Arial" )) + (text "Ratio" (rect 125 167 159 182)(font "Arial" )) + (text "Ph (dg)" (rect 159 167 206 182)(font "Arial" )) + (text "DC (%)" (rect 204 167 251 182)(font "Arial" )) + (text "c0" (rect 103 185 118 200)(font "Arial" )) + (text "2/1" (rect 131 185 151 200)(font "Arial" )) + (text "0.00" (rect 167 185 195 200)(font "Arial" )) + (text "50.00" (rect 209 185 245 200)(font "Arial" )) + (line (pt 0 0)(pt 377 0)(line_width 1)) + (line (pt 377 0)(pt 377 233)(line_width 1)) + (line (pt 0 233)(pt 377 233)(line_width 1)) + (line (pt 0 0)(pt 0 233)(line_width 1)) + (line (pt 96 164)(pt 246 164)(line_width 1)) + (line (pt 96 181)(pt 246 181)(line_width 1)) + (line (pt 96 199)(pt 246 199)(line_width 1)) + (line (pt 96 164)(pt 96 199)(line_width 1)) + (line (pt 122 164)(pt 122 199)(line_width 3)) + (line (pt 156 164)(pt 156 199)(line_width 3)) + (line (pt 201 164)(pt 201 199)(line_width 3)) + (line (pt 245 164)(pt 245 199)(line_width 1)) + (line (pt 88 56)(pt 288 56)(line_width 1)) + (line (pt 288 56)(pt 288 216)(line_width 1)) + (line (pt 88 216)(pt 288 216)(line_width 1)) + (line (pt 88 56)(pt 88 216)(line_width 1)) + ) +) +(symbol + (rect 440 -88 744 144) + (text "altpll3" (rect 132 1 179 20)(font "Arial" (font_size 10))) + (text "inst13" (rect 8 213 48 228)(font "Arial" )) + (port + (pt 0 72) + (input) + (text "inclk0" (rect 0 0 40 16)(font "Arial" (font_size 8))) + (text "inclk0" (rect 4 56 44 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 48 72)(line_width 1)) + ) + (port + (pt 304 72) + (output) + (text "c0" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c0" (rect 287 56 303 72)(font "Arial" (font_size 8))) + (line (pt 304 72)(pt 272 72)(line_width 1)) + ) + (port + (pt 304 96) + (output) + (text "c1" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c1" (rect 287 80 303 96)(font "Arial" (font_size 8))) + (line (pt 304 96)(pt 272 96)(line_width 1)) + ) + (port + (pt 304 120) + (output) + (text "c2" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c2" (rect 287 104 303 120)(font "Arial" (font_size 8))) + (line (pt 304 120)(pt 272 120)(line_width 1)) + ) + (port + (pt 304 144) + (output) + (text "c3" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c3" (rect 287 128 303 144)(font "Arial" (font_size 8))) + (line (pt 304 144)(pt 272 144)(line_width 1)) + ) + (drawing + (text "Cyclone III" (rect 229 214 295 229)(font "Arial" )) + (text "inclk0 frequency: 33.000 MHz" (rect 58 67 244 82)(font "Arial" )) + (text "Operation Mode: Src Sync Comp" (rect 58 84 266 99)(font "Arial" )) + (text "Clk " (rect 59 111 83 126)(font "Arial" )) + (text "Ratio" (rect 86 111 120 126)(font "Arial" )) + (text "Ph (dg)" (rect 121 111 168 126)(font "Arial" )) + (text "DC (%)" (rect 166 111 213 126)(font "Arial" )) + (text "c0" (rect 63 129 78 144)(font "Arial" )) + (text "2/33" (rect 88 129 116 144)(font "Arial" )) + (text "0.00" (rect 129 129 157 144)(font "Arial" )) + (text "50.00" (rect 171 129 207 144)(font "Arial" )) + (text "c1" (rect 63 147 78 162)(font "Arial" )) + (text "16/33" (rect 85 147 121 162)(font "Arial" )) + (text "0.00" (rect 129 147 157 162)(font "Arial" )) + (text "50.00" (rect 171 147 207 162)(font "Arial" )) + (text "c2" (rect 63 165 78 180)(font "Arial" )) + (text "25/33" (rect 85 165 121 180)(font "Arial" )) + (text "0.00" (rect 129 165 157 180)(font "Arial" )) + (text "50.00" (rect 171 165 207 180)(font "Arial" )) + (text "c3" (rect 63 183 78 198)(font "Arial" )) + (text "16/11" (rect 85 183 121 198)(font "Arial" )) + (text "0.00" (rect 129 183 157 198)(font "Arial" )) + (text "50.00" (rect 171 183 207 198)(font "Arial" )) + (line (pt 0 0)(pt 305 0)(line_width 1)) + (line (pt 305 0)(pt 305 233)(line_width 1)) + (line (pt 0 233)(pt 305 233)(line_width 1)) + (line (pt 0 0)(pt 0 233)(line_width 1)) + (line (pt 56 108)(pt 208 108)(line_width 1)) + (line (pt 56 125)(pt 208 125)(line_width 1)) + (line (pt 56 143)(pt 208 143)(line_width 1)) + (line (pt 56 161)(pt 208 161)(line_width 1)) + (line (pt 56 179)(pt 208 179)(line_width 1)) + (line (pt 56 197)(pt 208 197)(line_width 1)) + (line (pt 56 108)(pt 56 197)(line_width 1)) + (line (pt 82 108)(pt 82 197)(line_width 3)) + (line (pt 118 108)(pt 118 197)(line_width 3)) + (line (pt 163 108)(pt 163 197)(line_width 3)) + (line (pt 207 108)(pt 207 197)(line_width 1)) + (line (pt 48 56)(pt 272 56)(line_width 1)) + (line (pt 272 56)(pt 272 216)(line_width 1)) + (line (pt 48 216)(pt 272 216)(line_width 1)) + (line (pt 48 56)(pt 48 216)(line_width 1)) + ) +) +(symbol + (rect 440 176 768 392) + (text "altpll1" (rect 144 1 191 20)(font "Arial" (font_size 10))) + (text "inst" (rect 8 197 31 212)(font "Arial" )) + (port + (pt 0 72) + (input) + (text "inclk0" (rect 0 0 40 16)(font "Arial" (font_size 8))) + (text "inclk0" (rect 4 56 44 72)(font "Arial" (font_size 8))) + (line (pt 0 72)(pt 48 72)(line_width 1)) + ) + (port + (pt 328 72) + (output) + (text "c0" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c0" (rect 311 56 327 72)(font "Arial" (font_size 8))) + (line (pt 328 72)(pt 272 72)(line_width 1)) + ) + (port + (pt 328 96) + (output) + (text "c1" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c1" (rect 311 80 327 96)(font "Arial" (font_size 8))) + (line (pt 328 96)(pt 272 96)(line_width 1)) + ) + (port + (pt 328 120) + (output) + (text "c2" (rect 0 0 16 16)(font "Arial" (font_size 8))) + (text "c2" (rect 311 104 327 120)(font "Arial" (font_size 8))) + (line (pt 328 120)(pt 272 120)(line_width 1)) + ) + (port + (pt 328 144) + (output) + (text "locked" (rect 0 0 44 16)(font "Arial" (font_size 8))) + (text "locked" (rect 287 128 331 144)(font "Arial" (font_size 8))) + (line (pt 328 144)(pt 272 144)(line_width 1)) + ) + (drawing + (text "Cyclone III" (rect 253 198 319 213)(font "Arial" )) + (text "inclk0 frequency: 33.000 MHz" (rect 58 67 244 82)(font "Arial" )) + (text "Operation Mode: Src Sync Comp" (rect 58 84 266 99)(font "Arial" )) + (text "Clk " (rect 59 111 83 126)(font "Arial" )) + (text "Ratio" (rect 90 111 124 126)(font "Arial" )) + (text "Ph (dg)" (rect 128 111 175 126)(font "Arial" )) + (text "DC (%)" (rect 173 111 220 126)(font "Arial" )) + (text "c0" (rect 63 129 78 144)(font "Arial" )) + (text "1/66" (rect 92 129 120 144)(font "Arial" )) + (text "0.00" (rect 136 129 164 144)(font "Arial" )) + (text "50.00" (rect 178 129 214 144)(font "Arial" )) + (text "c1" (rect 63 147 78 162)(font "Arial" )) + (text "67/900" (rect 85 147 129 162)(font "Arial" )) + (text "0.00" (rect 136 147 164 162)(font "Arial" )) + (text "50.00" (rect 178 147 214 162)(font "Arial" )) + (text "c2" (rect 63 165 78 180)(font "Arial" )) + (text "67/90" (rect 89 165 125 180)(font "Arial" )) + (text "0.00" (rect 136 165 164 180)(font "Arial" )) + (text "50.00" (rect 178 165 214 180)(font "Arial" )) + (line (pt 0 0)(pt 329 0)(line_width 1)) + (line (pt 329 0)(pt 329 217)(line_width 1)) + (line (pt 0 217)(pt 329 217)(line_width 1)) + (line (pt 0 0)(pt 0 217)(line_width 1)) + (line (pt 56 108)(pt 215 108)(line_width 1)) + (line (pt 56 125)(pt 215 125)(line_width 1)) + (line (pt 56 143)(pt 215 143)(line_width 1)) + (line (pt 56 161)(pt 215 161)(line_width 1)) + (line (pt 56 179)(pt 215 179)(line_width 1)) + (line (pt 56 108)(pt 56 179)(line_width 1)) + (line (pt 82 108)(pt 82 179)(line_width 3)) + (line (pt 125 108)(pt 125 179)(line_width 3)) + (line (pt 170 108)(pt 170 179)(line_width 3)) + (line (pt 214 108)(pt 214 179)(line_width 1)) + (line (pt 48 56)(pt 272 56)(line_width 1)) + (line (pt 272 56)(pt 272 200)(line_width 1)) + (line (pt 48 200)(pt 272 200)(line_width 1)) + (line (pt 48 56)(pt 48 200)(line_width 1)) + ) +) +(symbol + (rect 944 416 1008 464) + (text "AND2" (rect 1 0 32 13)(font "Arial" (font_size 6))) + (text "inst25" (rect 3 37 43 52)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 26 23)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 26 23)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 26 39)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 26 39)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 72 31)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 72 31)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(block + (rect 1264 2944 1672 3560) + (text "DSP" (rect 5 5 36 21)(font "Arial" (font_size 8))) (text "Mathias_Alles" (rect 5 602 95 617)(font "Arial" )) (block_io "CLK33M" (input)) + (block_io "MAIN_CLK" (input)) + (block_io "nFB_OE" (input)) + (block_io "nFB_WR" (input)) + (block_io "nFB_CS1" (input)) + (block_io "nFB_CS2" (input)) + (block_io "FB_SIZE0" (input)) + (block_io "FB_SIZE1" (input)) + (block_io "nFB_BURST" (input)) + (block_io "FB_ADR[31..0]" (input)) + (block_io "nRSTO" (input)) + (block_io "nFB_CS3" (input)) + (block_io "nSRCS" (output)) + (block_io "nSRBLE" (output)) + (block_io "nSRBHE" (output)) + (block_io "nSRWE" (output)) + (block_io "nSROE" (output)) + (block_io "DSP_INT" (output)) + (block_io "DSP_TA" (output)) + (block_io "FB_AD[31..0]" (bidir)) + (block_io "IO[17..0]" (bidir)) + (block_io "SRD[15..0]" (bidir)) + (mapper + (pt 408 416) + (bidir) + ) + (mapper + (pt 408 392) + (bidir) + ) + (mapper + (pt 408 368) + (bidir) + ) + (mapper + (pt 408 320) + (bidir) + ) + (mapper + (pt 408 440) + (bidir) + ) + (mapper + (pt 408 344) + (bidir) + ) + (mapper + (pt 408 296) + (bidir) + ) + (mapper + (pt 408 40) + (bidir) + ) + (mapper + (pt 0 56) + (bidir) + ) + (mapper + (pt 0 80) + (bidir) + ) + (mapper + (pt 0 104) + (bidir) + ) + (mapper + (pt 0 128) + (bidir) + ) + (mapper + (pt 0 152) + (bidir) + ) + (mapper + (pt 0 176) + (bidir) + ) + (mapper + (pt 0 248) + (bidir) + ) + (mapper + (pt 0 224) + (bidir) + ) + (mapper + (pt 0 272) + (bidir) + ) + (mapper + (pt 0 296) + (bidir) + ) + (mapper + (pt 408 72) + (bidir) + ) + (mapper + (pt 408 576) + (bidir) + ) + (mapper + (pt 0 320) + (bidir) + ) + (mapper + (pt 0 200) + (bidir) + ) +) +(block + (rect 1264 2344 1672 2904) + (text "interrupt_handler" (rect 5 5 118 21)(font "Arial" (font_size 8))) (text "nobody" (rect 5 546 52 561)(font "Arial" )) (block_io "MAIN_CLK" (input)) + (block_io "nFB_WR" (input)) + (block_io "nFB_CS1" (input)) + (block_io "nFB_CS2" (input)) + (block_io "FB_SIZE0" (input)) + (block_io "FB_SIZE1" (input)) + (block_io "FB_ADR[31..0]" (input)) + (block_io "PIC_INT" (input)) + (block_io "E0_INT" (input)) + (block_io "DVI_INT" (input)) + (block_io "nPCI_INTA" (input)) + (block_io "nPCI_INTB" (input)) + (block_io "nPCI_INTC" (input)) + (block_io "nPCI_INTD" (input)) + (block_io "nMFP_INT" (input)) + (block_io "nFB_OE" (input)) + (block_io "DSP_INT" (input)) + (block_io "VSYNC" (input)) + (block_io "HSYNC" (input)) + (block_io "DMA_DRQ" (input)) + (block_io "nIRQ[7..2]" (output)) + (block_io "INT_HANDLER_TA" (output)) + (block_io "ACP_CONF[31..0]" (output)) + (block_io "TIN0" (output)) + (block_io "FB_AD[31..0]" (bidir)) + (mapper + (pt 0 136) + (bidir) + ) + (mapper + (pt 0 160) + (bidir) + ) + (mapper + (pt 0 184) + (bidir) + ) + (mapper + (pt 0 88) + (bidir) + ) + (mapper + (pt 0 112) + (bidir) + ) + (mapper + (pt 0 40) + (bidir) + ) + (mapper + (pt 408 56) + (bidir) + ) + (mapper + (pt 408 80) + (bidir) + ) + (mapper + (pt 0 256) + (bidir) + ) + (mapper + (pt 0 280) + (bidir) + ) + (mapper + (pt 0 304) + (bidir) + ) + (mapper + (pt 0 208) + (bidir) + ) + (mapper + (pt 0 64) + (bidir) + ) + (mapper + (pt 0 376) + (bidir) + ) + (mapper + (pt 0 400) + (bidir) + ) + (mapper + (pt 0 328) + (bidir) + ) + (mapper + (pt 0 352) + (bidir) + ) + (mapper + (pt 0 432) + (bidir) + ) + (mapper + (pt 0 456) + (bidir) + ) + (mapper + (pt 0 480) + (bidir) + ) + (mapper + (pt 0 504) + (bidir) + ) + (mapper + (pt 408 504) + (bidir) + ) + (mapper + (pt 0 528) + (bidir) + ) + (mapper + (pt 408 240) + (bidir) + ) + (mapper + (pt 408 296) + (bidir) + ) +) +(block + (rect 1264 744 1672 2264) + (text "FalconIO_SDCard_IDE_CF" (rect 5 5 189 21)(font "Arial" (font_size 8))) (text "Wolfgang_Foerster_and_Fredi_Aschwanden" (rect 5 1506 295 1521)(font "Arial" )) (block_io "CLK33M" (input)) + (block_io "MAIN_CLK" (input)) + (block_io "CLK2M" (input)) + (block_io "CLK500k" (input)) + (block_io "nFB_CS1" (input)) + (block_io "FB_SIZE0" (input)) + (block_io "FB_SIZE1" (input)) + (block_io "nFB_BURST" (input)) + (block_io "FB_ADR[31..0]" (input)) + (block_io "LP_BUSY" (input)) + (block_io "nACSI_DRQ" (input)) + (block_io "nACSI_INT" (input)) + (block_io "nSCSI_DRQ" (input)) + (block_io "nSCSI_MSG" (input)) + (block_io "MIDI_IN" (input)) + (block_io "RxD" (input)) + (block_io "CTS" (input)) + (block_io "RI" (input)) + (block_io "DCD" (input)) + (block_io "AMKB_RX" (input)) + (block_io "PIC_AMKB_RX" (input)) + (block_io "IDE_RDY" (input)) + (block_io "IDE_INT" (input)) + (block_io "WP_CS_CARD" (input)) + (block_io "nINDEX" (input)) + (block_io "TRACK00" (input)) + (block_io "nRD_DATA" (input)) + (block_io "nDCHG" (input)) + (block_io "SD_DATA0" (input)) + (block_io "SD_DATA1" (input)) + (block_io "SD_DATA2" (input)) + (block_io "SD_CARD_DEDECT" (input)) + (block_io "SD_WP" (input)) + (block_io "nDACK0" (input)) + (block_io "nFB_WR" (input)) + (block_io "WP_CF_CARD" (input)) + (block_io "nWP" (input)) + (block_io "nFB_CS2" (input)) + (block_io "nRSTO" (input)) + (block_io "nSCSI_C_D" (input)) + (block_io "nSCSI_I_O" (input)) + (block_io "CLK2M4576" (input)) + (block_io "nFB_OE" (input)) + (block_io "VSYNC" (input)) + (block_io "HSYNC" (input)) + (block_io "DSP_INT" (input)) + (block_io "nBLANK" (input)) + (block_io "FDC_CLK" (input)) + (block_io "FB_ALE" (input)) + (block_io "ACP_CONF[31..24]" (input)) + (block_io "HD_DD" (input)) + (block_io "nIDE_CS1" (output)) + (block_io "nIDE_CS0" (output)) + (block_io "LP_STR" (output)) + (block_io "LP_DIR" (output)) + (block_io "nACSI_ACK" (output)) + (block_io "nACSI_RESET" (output)) + (block_io "nACSI_CS" (output)) + (block_io "ACSI_DIR" (output)) + (block_io "ACSI_A1" (output)) + (block_io "nSCSI_ACK" (output)) + (block_io "nSCSI_ATN" (output)) + (block_io "SCSI_DIR" (output)) + (block_io "SD_CLK" (output)) + (block_io "YM_QA" (output)) + (block_io "YM_QC" (output)) + (block_io "YM_QB" (output)) + (block_io "nSDSEL" (output)) + (block_io "STEP" (output)) + (block_io "MOT_ON" (output)) + (block_io "nRP_LDS" (output)) + (block_io "nRP_UDS" (output)) + (block_io "nROM4" (output)) + (block_io "nROM3" (output)) + (block_io "nCF_CS1" (output)) + (block_io "nCF_CS0" (output)) + (block_io "nIDE_RD" (output)) + (block_io "nIDE_WR" (output)) + (block_io "AMKB_TX" (output)) + (block_io "IDE_RES" (output)) + (block_io "DTR" (output)) + (block_io "RTS" (output)) + (block_io "TxD" (output)) + (block_io "MIDI_OLR" (output)) + (block_io "MIDI_TLR" (output)) + (block_io "nDREQ0" (output)) + (block_io "DSA_D" (output)) + (block_io "nMFP_INT" (output)) + (block_io "FALCON_IO_TA" (output)) + (block_io "STEP_DIR" (output)) + (block_io "WR_DATA" (output)) + (block_io "WR_GATE" (output)) + (block_io "DMA_DRQ" (output)) + (block_io "FB_AD[31..0]" (bidir)) + (block_io "LP_D[7..0]" (bidir)) + (block_io "ACSI_D[7..0]" (bidir)) + (block_io "SCSI_D[7..0]" (bidir)) + (block_io "SCSI_PAR" (bidir)) + (block_io "nSCSI_SEL" (bidir)) + (block_io "nSCSI_BUSY" (bidir)) + (block_io "nSCSI_RST" (bidir)) + (block_io "SD_CD_DATA3" (bidir)) + (block_io "SD_CDM_D1" (bidir)) + (mapper + (pt 0 128) + (bidir) + ) + (mapper + (pt 0 104) + (bidir) + ) + (mapper + (pt 0 56) + (bidir) + ) + (mapper + (pt 0 80) + (bidir) + ) + (mapper + (pt 0 224) + (bidir) + ) + (mapper + (pt 0 248) + (bidir) + ) + (mapper + (pt 0 272) + (bidir) + ) + (mapper + (pt 408 96) + (bidir) + ) + (mapper + (pt 408 120) + (bidir) + ) + (mapper + (pt 408 72) + (bidir) + ) + (mapper + (pt 408 152) + (bidir) + ) + (mapper + (pt 408 200) + (bidir) + ) + (mapper + (pt 408 224) + (bidir) + ) + (mapper + (pt 408 248) + (bidir) + ) + (mapper + (pt 408 272) + (bidir) + ) + (mapper + (pt 408 296) + (bidir) + ) + (mapper + (pt 408 424) + (bidir) + ) + (mapper + (pt 408 352) + (bidir) + ) + (mapper + (pt 408 328) + (bidir) + ) + (mapper + (pt 408 448) + (bidir) + ) + (mapper + (pt 408 400) + (bidir) + ) + (mapper + (pt 408 376) + (bidir) + ) + (mapper + (pt 408 472) + (bidir) + ) + (mapper + (pt 408 496) + (bidir) + ) + (mapper + (pt 408 608) + (bidir) + ) + (mapper + (pt 408 632) + (bidir) + ) + (mapper + (pt 408 528) + (bidir) + ) + (mapper + (pt 408 552) + (bidir) + ) + (mapper + (pt 408 584) + (bidir) + ) + (mapper + (pt 0 624) + (bidir) + ) + (mapper + (pt 0 656) + (bidir) + ) + (mapper + (pt 0 680) + (bidir) + ) + (mapper + (pt 0 704) + (bidir) + ) + (mapper + (pt 0 728) + (bidir) + ) + (mapper + (pt 0 752) + (bidir) + ) + (mapper + (pt 0 776) + (bidir) + ) + (mapper + (pt 408 664) + (bidir) + ) + (mapper + (pt 0 808) + (bidir) + ) + (mapper + (pt 0 832) + (bidir) + ) + (mapper + (pt 408 696) + (bidir) + ) + (mapper + (pt 408 720) + (bidir) + ) + (mapper + (pt 408 744) + (bidir) + ) + (mapper + (pt 408 768) + (bidir) + ) + (mapper + (pt 408 792) + (bidir) + ) + (mapper + (pt 408 816) + (bidir) + ) + (mapper + (pt 408 840) + (bidir) + ) + (mapper + (pt 0 856) + (bidir) + ) + (mapper + (pt 408 872) + (bidir) + ) + (mapper + (pt 408 896) + (bidir) + ) + (mapper + (pt 408 920) + (bidir) + ) + (mapper + (pt 408 944) + (bidir) + ) + (mapper + (pt 0 912) + (bidir) + ) + (mapper + (pt 0 936) + (bidir) + ) + (mapper + (pt 0 960) + (bidir) + ) + (mapper + (pt 0 984) + (bidir) + ) + (mapper + (pt 0 1008) + (bidir) + ) + (mapper + (pt 408 976) + (bidir) + ) + (mapper + (pt 408 1000) + (bidir) + ) + (mapper + (pt 408 1072) + (bidir) + ) + (mapper + (pt 408 1096) + (bidir) + ) + (mapper + (pt 408 1176) + (bidir) + ) + (mapper + (pt 0 296) + (bidir) + ) + (mapper + (pt 408 1256) + (bidir) + ) + (mapper + (pt 0 1040) + (bidir) + ) + (mapper + (pt 0 1064) + (bidir) + ) + (mapper + (pt 0 1088) + (bidir) + ) + (mapper + (pt 0 1112) + (bidir) + ) + (mapper + (pt 0 1136) + (bidir) + ) + (mapper + (pt 0 432) + (bidir) + ) + (mapper + (pt 0 464) + (bidir) + ) + (mapper + (pt 0 488) + (bidir) + ) + (mapper + (pt 0 520) + (bidir) + ) + (mapper + (pt 0 544) + (bidir) + ) + (mapper + (pt 0 568) + (bidir) + ) + (mapper + (pt 0 592) + (bidir) + ) + (mapper + (pt 408 1424) + (bidir) + ) + (mapper + (pt 0 320) + (bidir) + ) + (mapper + (pt 0 200) + (bidir) + ) + (mapper + (pt 0 344) + (bidir) + ) + (mapper + (pt 0 1168) + (bidir) + ) + (mapper + (pt 0 1192) + (bidir) + ) + (mapper + (pt 0 368) + (bidir) + ) + (mapper + (pt 0 392) + (bidir) + ) + (mapper + (pt 0 176) + (bidir) + ) + (mapper + (pt 0 1216) + (bidir) + ) + (mapper + (pt 408 48) + (bidir) + ) + (mapper + (pt 408 16) + (bidir) + ) + (mapper + (pt 0 1240) + (bidir) + ) + (mapper + (pt 408 1304) + (bidir) + ) + (mapper + (pt 408 1200) + (bidir) + ) + (mapper + (pt 408 1344) + (bidir) + ) + (mapper + (pt 408 1280) + (bidir) + ) + (mapper + (pt 408 1224) + (bidir) + ) + (mapper + (pt 408 1120) + (bidir) + ) + (mapper + (pt 408 1048) + (bidir) + ) + (mapper + (pt 408 1024) + (bidir) + ) + (mapper + (pt 0 32) + (bidir) + ) + (mapper + (pt 0 152) + (bidir) + ) + (mapper + (pt 408 1368) + (bidir) + ) + (mapper + (pt 0 1264) + (bidir) + ) + (mapper + (pt 0 1336) + (bidir) + ) + (mapper + (pt 0 888) + (bidir) + ) +) +(block + (rect 1264 -48 1672 728) + (text "Video" (rect 5 5 43 21)(font "Arial" (font_size 8))) (text "Fredi_Aschwanden" (rect 5 762 130 777)(font "Arial" )) (block_io "FB_ADR[31..0]" (input)) + (block_io "MAIN_CLK" (input)) + (block_io "nFB_CS1" (input)) + (block_io "nFB_CS2" (input)) + (block_io "nFB_CS3" (input)) + (block_io "nFB_WR" (input)) + (block_io "FB_SIZE0" (input)) + (block_io "FB_SIZE1" (input)) + (block_io "nRSTO" (input)) + (block_io "nFB_OE" (input)) + (block_io "FB_ALE" (input)) + (block_io "DDRCLK[3..0]" (input)) + (block_io "DDR_SYNC_66M" (input)) + (block_io "CLK33M" (input)) + (block_io "CLK25M" (input)) + (block_io "CLK_VIDEO" (input)) + (block_io "VR_D[8..0]" (input)) + (block_io "VR_BUSY" (input)) + (block_io "VR_RD" (output)) + (block_io "VG[7..0]" (output)) + (block_io "VB[7..0]" (output)) + (block_io "VR[7..0]" (output)) + (block_io "nBLANK" (output)) + (block_io "VA[12..0]" (output)) + (block_io "nVWE" (output)) + (block_io "nVCAS" (output)) + (block_io "nVRAS" (output)) + (block_io "nVCS" (output)) + (block_io "VDM[3..0]" (output)) + (block_io "nPD_VGA" (output)) + (block_io "VCKE" (output)) + (block_io "VSYNC" (output)) + (block_io "HSYNC" (output)) + (block_io "nSYNC" (output)) + (block_io "VIDEO_TA" (output)) + (block_io "PIXEL_CLK" (output)) + (block_io "BA[1..0]" (output)) + (block_io "VIDEO_RECONFIG" (output)) + (block_io "VR_WR" (output)) + (block_io "VDQS[3..0]" (bidir)) + (block_io "FB_AD[31..0]" (bidir)) + (block_io "VD[31..0]" (bidir)) + (mapper + (pt 408 448) + (bidir) + ) + (mapper + (pt 408 496) + (bidir) + ) + (mapper + (pt 408 592) + (bidir) + ) + (mapper + (pt 408 352) + (bidir) + ) + (mapper + (pt 408 760) + (bidir) + ) + (mapper + (pt 408 72) + (bidir) + ) + (mapper + (pt 0 392) + (bidir) + ) + (mapper + (pt 0 248) + (bidir) + ) + (mapper + (pt 0 272) + (bidir) + ) + (mapper + (pt 0 320) + (bidir) + ) + (mapper + (pt 0 344) + (bidir) + ) + (mapper + (pt 0 152) + (bidir) + ) + (mapper + (pt 0 104) + (bidir) + ) + (mapper + (pt 0 296) + (bidir) + ) + (mapper + (pt 408 128) + (bidir) + ) + (mapper + (pt 408 152) + (bidir) + ) + (mapper + (pt 408 176) + (bidir) + ) + (mapper + (pt 408 200) + (bidir) + ) + (mapper + (pt 408 224) + (bidir) + ) + (mapper + (pt 408 248) + (bidir) + ) + (mapper + (pt 408 272) + (bidir) + ) + (mapper + (pt 408 296) + (bidir) + ) + (mapper + (pt 0 416) + (bidir) + ) + (mapper + (pt 408 320) + (bidir) + ) + (mapper + (pt 408 472) + (bidir) + ) + (mapper + (pt 408 424) + (bidir) + ) + (mapper + (pt 408 400) + (bidir) + ) + (mapper + (pt 408 376) + (bidir) + ) + (mapper + (pt 0 224) + (bidir) + ) + (mapper + (pt 0 368) + (bidir) + ) + (mapper + (pt 0 200) + (bidir) + ) + (mapper + (pt 0 176) + (bidir) + ) + (mapper + (pt 408 568) + (bidir) + ) + (mapper + (pt 408 520) + (bidir) + ) + (mapper + (pt 0 648) + (bidir) + ) + (mapper + (pt 0 672) + (bidir) + ) + (mapper + (pt 0 616) + (bidir) + ) + (mapper + (pt 0 528) + (bidir) + ) + (mapper + (pt 408 656) + (bidir) + ) + (mapper + (pt 408 640) + (bidir) + ) + (mapper + (pt 408 624) + (bidir) + ) + (mapper + (pt 0 512) + (bidir) + ) +) +(connector + (text "FB_AD[31..0]" (rect 1682 776 1765 791)(font "Arial" )) + (pt 1832 792) + (pt 1672 792) + (bus) +) +(connector + (text "FB_ADR[31..0]" (rect 1146 1072 1240 1087)(font "Arial" )) + (pt 1112 1088) + (pt 1264 1088) + (bus) +) +(connector + (text "MAIN_CLK" (rect 1162 784 1231 799)(font "Arial" )) + (pt 1152 800) + (pt 1264 800) +) +(connector + (text "CLK33M" (rect 1210 760 1265 775)(font "Arial" )) + (pt 1200 776) + (pt 1264 776) +) +(connector + (text "CLK2M" (rect 1202 808 1249 823)(font "Arial" )) + (pt 1192 824) + (pt 1264 824) +) +(connector + (text "CLK500k" (rect 1202 832 1262 847)(font "Arial" )) + (pt 1192 848) + (pt 1264 848) +) +(connector + (text "LP_DIR" (rect 1682 848 1732 863)(font "Arial" )) + (pt 1672 864) + (pt 1832 864) +) +(connector + (text "LP_STR" (rect 1682 824 1736 839)(font "Arial" )) + (pt 1672 840) + (pt 1832 840) +) +(connector + (text "nACSI_ACK" (rect 1682 928 1758 943)(font "Arial" )) + (pt 1672 944) + (pt 1832 944) +) +(connector + (text "nACSI_RESET" (rect 1682 952 1777 967)(font "Arial" )) + (pt 1672 968) + (pt 1832 968) +) +(connector + (text "nACSI_CS" (rect 1682 976 1750 991)(font "Arial" )) + (pt 1672 992) + (pt 1832 992) +) +(connector + (text "ACSI_DIR" (rect 1682 1000 1746 1015)(font "Arial" )) + (pt 1672 1016) + (pt 1832 1016) +) +(connector + (text "ACSI_A1" (rect 1682 1024 1738 1039)(font "Arial" )) + (pt 1672 1040) + (pt 1832 1040) +) +(connector + (text "nSCSI_ATN" (rect 1682 1128 1758 1143)(font "Arial" )) + (pt 1672 1144) + (pt 1840 1144) +) +(connector + (text "SCSI_DIR" (rect 1682 1152 1748 1167)(font "Arial" )) + (pt 1672 1168) + (pt 1840 1168) +) +(connector + (text "nSCSI_DRQ" (rect 1114 1248 1195 1263)(font "Arial" )) + (pt 1264 1264) + (pt 1104 1264) +) +(connector + (text "nSCSI_MSG" (rect 1114 1320 1194 1335)(font "Arial" )) + (pt 1104 1336) + (pt 1264 1336) +) +(connector + (text "nSCSI_RST" (rect 1682 1176 1759 1191)(font "Arial" )) + (pt 1672 1192) + (pt 1840 1192) +) +(connector + (text "nSCSI_SEL" (rect 1680 1200 1756 1215)(font "Arial" )) + (pt 1672 1216) + (pt 1840 1216) +) +(connector + (text "nSCSI_BUSY" (rect 1682 1224 1769 1239)(font "Arial" )) + (pt 1672 1240) + (pt 1840 1240) +) +(connector + (text "TxD" (rect 1682 1312 1706 1327)(font "Arial" )) + (pt 1672 1328) + (pt 1840 1328) +) +(connector + (text "RTS" (rect 1682 1336 1710 1351)(font "Arial" )) + (pt 1672 1352) + (pt 1840 1352) +) +(connector + (text "DTR" (rect 1680 1360 1709 1375)(font "Arial" )) + (pt 1672 1376) + (pt 1848 1376) +) +(connector + (text "CTS" (rect 1114 1408 1142 1423)(font "Arial" )) + (pt 1104 1424) + (pt 1264 1424) +) +(connector + (text "RI" (rect 1114 1432 1128 1447)(font "Arial" )) + (pt 1104 1448) + (pt 1264 1448) +) +(connector + (text "DCD" (rect 1114 1456 1145 1471)(font "Arial" )) + (pt 1104 1472) + (pt 1264 1472) +) +(connector + (text "IDE_RDY" (rect 1114 1536 1175 1551)(font "Arial" )) + (pt 1264 1552) + (pt 1104 1552) +) +(connector + (text "IDE_INT" (rect 1114 1560 1168 1575)(font "Arial" )) + (pt 1104 1576) + (pt 1264 1576) +) +(connector + (text "IDE_RES" (rect 1682 1424 1743 1439)(font "Arial" )) + (pt 1672 1440) + (pt 1848 1440) +) +(connector + (text "nIDE_CS0" (rect 1682 1448 1750 1463)(font "Arial" )) + (pt 1672 1464) + (pt 1848 1464) +) +(connector + (text "nIDE_CS1" (rect 1682 1472 1750 1487)(font "Arial" )) + (pt 1672 1488) + (pt 1856 1488) +) +(connector + (text "nIDE_WR" (rect 1682 1496 1745 1511)(font "Arial" )) + (pt 1672 1512) + (pt 1848 1512) +) +(connector + (text "nIDE_RD" (rect 1682 1520 1743 1535)(font "Arial" )) + (pt 1672 1536) + (pt 1848 1536) +) +(connector + (text "nCF_CS0" (rect 1682 1544 1745 1559)(font "Arial" )) + (pt 1672 1560) + (pt 1848 1560) +) +(connector + (text "nCF_CS1" (rect 1682 1568 1745 1583)(font "Arial" )) + (pt 1672 1584) + (pt 1848 1584) +) +(connector + (text "WP_CF_CARD" (rect 1112 1584 1209 1599)(font "Arial" )) + (pt 1104 1600) + (pt 1264 1600) +) +(connector + (text "nSDSEL" (rect 1682 1848 1737 1863)(font "Arial" )) + (pt 1672 1864) + (pt 1856 1864) +) +(connector + (text "nDREQ0" (rect 1682 2152 1739 2167)(font "Arial" )) + (pt 1672 2168) + (pt 1856 2168) +) +(connector + (text "SD_CLK" (rect 1682 2032 1738 2047)(font "Arial" )) + (pt 1856 2048) + (pt 1672 2048) +) +(connector + (text "SD_DATA0" (rect 1114 1768 1185 1783)(font "Arial" )) + (pt 1104 1784) + (pt 1264 1784) +) +(connector + (text "SD_DATA1" (rect 1114 1792 1185 1807)(font "Arial" )) + (pt 1104 1808) + (pt 1264 1808) +) +(connector + (text "SD_DATA2" (rect 1114 1816 1185 1831)(font "Arial" )) + (pt 1104 1832) + (pt 1264 1832) +) +(connector + (text "SD_WP" (rect 1114 1864 1164 1879)(font "Arial" )) + (pt 1104 1880) + (pt 1264 1880) +) +(connector + (text "FB_ADR[31..0]" (rect 1146 2536 1240 2551)(font "Arial" )) + (pt 1112 2552) + (pt 1264 2552) + (bus) +) +(connector + (text "nFB_WR" (rect 1162 2416 1219 2431)(font "Arial" )) + (pt 1152 2432) + (pt 1264 2432) +) +(connector + (text "nFB_CS1" (rect 1154 2440 1216 2455)(font "Arial" )) + (pt 1152 2456) + (pt 1264 2456) +) +(connector + (text "FB_SIZE0" (rect 1154 2488 1218 2503)(font "Arial" )) + (pt 1152 2504) + (pt 1264 2504) +) +(connector + (text "FB_SIZE1" (rect 1154 2512 1218 2527)(font "Arial" )) + (pt 1152 2528) + (pt 1264 2528) +) +(connector + (text "MAIN_CLK" (rect 1162 2368 1231 2383)(font "Arial" )) + (pt 1152 2384) + (pt 1264 2384) +) +(connector + (text "nFB_CS2" (rect 1162 2464 1224 2479)(font "Arial" )) + (pt 1152 2480) + (pt 1264 2480) +) +(connector + (text "FB_AD[31..0]" (rect 1682 2384 1765 2399)(font "Arial" )) + (pt 1832 2400) + (pt 1672 2400) + (bus) +) +(connector + (text "nSCSI_ACK" (rect 1682 1104 1759 1119)(font "Arial" )) + (pt 1672 1120) + (pt 1840 1120) +) +(connector + (text "SCSI_PAR" (rect 1682 1080 1751 1095)(font "Arial" )) + (pt 1672 1096) + (pt 1840 1096) +) +(connector + (text "MIDI_OLR" (rect 1762 1256 1828 1271)(font "Arial" )) + (pt 1672 1272) + (pt 1920 1272) +) +(connector + (text "MIDI_TLR" (rect 1770 1280 1833 1295)(font "Arial" )) + (pt 1672 1296) + (pt 1920 1296) +) +(connector + (text "nROM3" (rect 1754 1600 1802 1615)(font "Arial" )) + (pt 1672 1616) + (pt 1920 1616) +) +(connector + (text "nROM4" (rect 1754 1624 1802 1639)(font "Arial" )) + (pt 1672 1640) + (pt 1920 1640) +) +(connector + (text "nRP_UDS" (rect 1744 1648 1811 1663)(font "Arial" )) + (pt 1672 1664) + (pt 1920 1664) +) +(connector + (text "nRP_LDS" (rect 1746 1672 1810 1687)(font "Arial" )) + (pt 1672 1688) + (pt 1920 1688) +) +(connector + (text "YM_QA" (rect 1762 1904 1808 1919)(font "Arial" )) + (pt 1672 1920) + (pt 1928 1920) +) +(connector + (text "YM_QB" (rect 1762 1928 1809 1943)(font "Arial" )) + (pt 1672 1944) + (pt 1928 1944) +) +(connector + (text "YM_QC" (rect 1762 1952 1810 1967)(font "Arial" )) + (pt 1672 1968) + (pt 1928 1968) +) +(connector + (text "LP_BUSY" (rect 1114 1160 1177 1175)(font "Arial" )) + (pt 1264 1176) + (pt 1104 1176) +) +(connector + (text "nACSI_DRQ" (rect 1034 1192 1114 1207)(font "Arial" )) + (pt 1024 1208) + (pt 1264 1208) +) +(connector + (text "nACSI_INT" (rect 1034 1216 1104 1231)(font "Arial" )) + (pt 1024 1232) + (pt 1264 1232) +) +(connector + (text "MIDI_IN" (rect 1050 1352 1100 1367)(font "Arial" )) + (pt 1040 1368) + (pt 1264 1368) +) +(connector + (text "RxD" (rect 1114 1384 1141 1399)(font "Arial" )) + (pt 1264 1400) + (pt 1104 1400) +) +(connector + (text "nINDEX" (rect 1050 1640 1100 1655)(font "Arial" )) + (pt 1040 1656) + (pt 1264 1656) +) +(connector + (text "TRACK00" (rect 1050 1664 1113 1679)(font "Arial" )) + (pt 1040 1680) + (pt 1264 1680) +) +(connector + (text "nWP" (rect 1050 1688 1080 1703)(font "Arial" )) + (pt 1040 1704) + (pt 1264 1704) +) +(connector + (text "nRD_DATA" (rect 1050 1712 1123 1727)(font "Arial" )) + (pt 1040 1728) + (pt 1264 1728) +) +(connector + (text "nDCHG" (rect 1050 1736 1100 1751)(font "Arial" )) + (pt 1040 1752) + (pt 1264 1752) +) +(connector + (text "SD_CARD_DEDECT" (rect 1138 1840 1273 1855)(font "Arial" )) + (pt 1264 1856) + (pt 1128 1856) +) +(connector + (text "SD_CD_DATA3" (rect 1682 1984 1783 1999)(font "Arial" )) + (pt 1672 2000) + (pt 1856 2000) +) +(connector + (text "SD_CDM_D1" (rect 1682 2008 1769 2023)(font "Arial" )) + (pt 1672 2024) + (pt 1856 2024) +) +(connector + (text "nSCSI_C_D" (rect 1114 1272 1193 1287)(font "Arial" )) + (pt 1104 1288) + (pt 1264 1288) +) +(connector + (text "nSCSI_I_O" (rect 1114 1296 1185 1311)(font "Arial" )) + (pt 1104 1312) + (pt 1264 1312) +) +(connector + (text "DSA_D" (rect 1682 1704 1729 1719)(font "Arial" )) + (pt 1672 1720) + (pt 1856 1720) +) +(connector + (text "FB_AD[31..0]" (rect 1682 8 1765 23)(font "Arial" )) + (pt 1832 24) + (pt 1672 24) + (bus) +) +(connector + (text "FB_ADR[31..0]" (rect 1146 328 1240 343)(font "Arial" )) + (pt 1112 344) + (pt 1264 344) + (bus) +) +(connector + (text "nFB_WR" (rect 1162 184 1219 199)(font "Arial" )) + (pt 1152 200) + (pt 1264 200) +) +(connector + (text "nFB_CS1" (rect 1154 208 1216 223)(font "Arial" )) + (pt 1152 224) + (pt 1264 224) +) +(connector + (text "FB_SIZE0" (rect 1154 256 1218 271)(font "Arial" )) + (pt 1152 272) + (pt 1264 272) +) +(connector + (text "FB_SIZE1" (rect 1154 280 1218 295)(font "Arial" )) + (pt 1152 296) + (pt 1264 296) +) +(connector + (text "nFB_CS2" (rect 1162 232 1224 247)(font "Arial" )) + (pt 1152 248) + (pt 1264 248) +) +(connector + (text "nBLANK" (rect 1682 184 1736 199)(font "Arial" )) + (pt 1672 200) + (pt 1832 200) +) +(connector + (text "nSYNC" (rect 1682 208 1729 223)(font "Arial" )) + (pt 1672 224) + (pt 1832 224) +) +(connector + (text "nFB_CS3" (rect 1186 352 1248 367)(font "Arial" )) + (pt 1264 368) + (pt 1176 368) +) +(connector + (text "nFB_WR" (rect 1170 928 1227 943)(font "Arial" )) + (pt 1264 944) + (pt 1160 944) +) +(connector + (text "nFB_CS1" (rect 1162 952 1224 967)(font "Arial" )) + (pt 1264 968) + (pt 1160 968) +) +(connector + (text "nFB_CS2" (rect 1170 976 1232 991)(font "Arial" )) + (pt 1264 992) + (pt 1160 992) +) +(connector + (text "FB_SIZE0" (rect 1162 1000 1226 1015)(font "Arial" )) + (pt 1264 1016) + (pt 1160 1016) +) +(connector + (text "FB_SIZE1" (rect 1162 1024 1226 1039)(font "Arial" )) + (pt 1264 1040) + (pt 1160 1040) +) +(connector + (text "nFB_BURST" (rect 1162 1048 1244 1063)(font "Arial" )) + (pt 1264 1064) + (pt 1160 1064) +) +(connector + (text "nDACK0" (rect 1250 1096 1305 1111)(font "Arial" )) + (pt 1264 1112) + (pt 1160 1112) +) +(connector + (text "nRSTO" (rect 1170 1120 1217 1135)(font "Arial" )) + (pt 1264 1136) + (pt 1160 1136) +) +(connector + (text "nPD_VGA" (rect 1682 256 1745 271)(font "Arial" )) + (pt 1672 272) + (pt 1832 272) +) +(connector + (text "PIC_INT" (rect 1162 2584 1216 2599)(font "Arial" )) + (pt 1152 2600) + (pt 1264 2600) +) +(connector + (text "nIRQ[7..2]" (rect 1682 2408 1745 2423)(font "Arial" )) + (pt 1672 2424) + (pt 1832 2424) + (bus) +) +(connector + (text "CLK2M4576" (rect 1202 856 1282 871)(font "Arial" )) + (pt 1192 872) + (pt 1264 872) +) +(connector + (text "nFB_OE" (rect 1170 904 1224 919)(font "Arial" )) + (pt 1264 920) + (pt 1160 920) +) +(connector + (text "nFB_OE" (rect 1170 160 1224 175)(font "Arial" )) + (pt 1264 176) + (pt 1160 176) +) +(connector + (text "nFB_OE" (rect 1170 2392 1224 2407)(font "Arial" )) + (pt 1264 2408) + (pt 1160 2408) +) +(connector + (text "DVI_INT" (rect 1162 2632 1215 2647)(font "Arial" )) + (pt 1152 2648) + (pt 1264 2648) +) +(connector + (text "nPCI_INTA" (rect 1162 2728 1232 2743)(font "Arial" )) + (pt 1152 2744) + (pt 1264 2744) +) +(connector + (text "nPCI_INTB" (rect 1162 2704 1233 2719)(font "Arial" )) + (pt 1152 2720) + (pt 1264 2720) +) +(connector + (text "nPCI_INTC" (rect 1162 2680 1235 2695)(font "Arial" )) + (pt 1152 2696) + (pt 1264 2696) +) +(connector + (text "nPCI_INTD" (rect 1162 2656 1235 2671)(font "Arial" )) + (pt 1152 2672) + (pt 1264 2672) +) +(connector + (text "nMFP_INT" (rect 1162 2760 1229 2775)(font "Arial" )) + (pt 1152 2776) + (pt 1264 2776) +) +(connector + (text "nMFP_INT" (rect 1682 2072 1749 2087)(font "Arial" )) + (pt 1672 2088) + (pt 1784 2088) +) +(connector + (text "E0_INT" (rect 1162 2608 1210 2623)(font "Arial" )) + (pt 1152 2624) + (pt 1264 2624) +) +(connector + (text "FB_AD[31..0]" (rect 1682 2968 1765 2983)(font "Arial" )) + (pt 1832 2984) + (pt 1672 2984) + (bus) +) +(connector + (text "FB_ADR[31..0]" (rect 1146 3224 1240 3239)(font "Arial" )) + (pt 1112 3240) + (pt 1264 3240) + (bus) +) +(connector + (text "MAIN_CLK" (rect 1162 3008 1231 3023)(font "Arial" )) + (pt 1152 3024) + (pt 1264 3024) +) +(connector + (text "CLK33M" (rect 1210 2984 1265 2999)(font "Arial" )) + (pt 1200 3000) + (pt 1264 3000) +) +(connector + (text "nFB_WR" (rect 1170 3056 1227 3071)(font "Arial" )) + (pt 1264 3072) + (pt 1160 3072) +) +(connector + (text "nFB_CS1" (rect 1162 3080 1224 3095)(font "Arial" )) + (pt 1264 3096) + (pt 1160 3096) +) +(connector + (text "nFB_CS2" (rect 1170 3104 1232 3119)(font "Arial" )) + (pt 1264 3120) + (pt 1160 3120) +) +(connector + (text "FB_SIZE0" (rect 1162 3152 1226 3167)(font "Arial" )) + (pt 1264 3168) + (pt 1160 3168) +) +(connector + (text "FB_SIZE1" (rect 1162 3176 1226 3191)(font "Arial" )) + (pt 1264 3192) + (pt 1160 3192) +) +(connector + (text "nFB_BURST" (rect 1162 3200 1244 3215)(font "Arial" )) + (pt 1264 3216) + (pt 1160 3216) +) +(connector + (text "nRSTO" (rect 1170 3248 1217 3263)(font "Arial" )) + (pt 1264 3264) + (pt 1160 3264) +) +(connector + (text "nFB_OE" (rect 1170 3032 1224 3047)(font "Arial" )) + (pt 1264 3048) + (pt 1160 3048) +) +(connector + (text "nSRCS" (rect 1682 3272 1730 3287)(font "Arial" )) + (pt 1824 3288) + (pt 1672 3288) +) +(connector + (text "nSRBLE" (rect 1682 3296 1737 3311)(font "Arial" )) + (pt 1824 3312) + (pt 1672 3312) +) +(connector + (text "nSRBHE" (rect 1682 3320 1739 3335)(font "Arial" )) + (pt 1824 3336) + (pt 1672 3336) +) +(connector + (text "nSRWE" (rect 1682 3344 1732 3359)(font "Arial" )) + (pt 1824 3360) + (pt 1672 3360) +) +(connector + (text "nSROE" (rect 1682 3368 1730 3383)(font "Arial" )) + (pt 1824 3384) + (pt 1672 3384) +) +(connector + (text "DSP_INT" (rect 1130 2832 1190 2847)(font "Arial" )) + (pt 1264 2848) + (pt 1120 2848) +) +(connector + (text "DSP_INT" (rect 1682 3000 1742 3015)(font "Arial" )) + (pt 1816 3016) + (pt 1672 3016) +) +(connector + (text "CLK500k" (rect 482 2040 542 2055)(font "Arial" )) + (pt 472 2056) + (pt 544 2056) +) +(connector + (pt 528 2416) + (pt 616 2416) +) +(connector + (text "FB_ALE" (rect 1194 304 1245 319)(font "Arial" )) + (pt 1264 320) + (pt 1184 320) +) +(connector + (text "DDRCLK[3..0]" (rect 1162 136 1252 151)(font "Arial" )) + (pt 1152 152) + (pt 1264 152) + (bus) +) +(connector + (text "DDR_SYNC_66M" (rect 1178 112 1292 127)(font "Arial" )) + (pt 1168 128) + (pt 1264 128) +) +(connector + (text "VD[31..0]" (rect 1682 288 1739 303)(font "Arial" )) + (pt 1672 304) + (pt 2648 304) + (bus) +) +(connector + (text "VA[12..0]" (rect 1682 312 1737 327)(font "Arial" )) + (pt 1672 328) + (pt 2528 328) + (bus) +) +(connector + (text "nVWE" (rect 1682 336 1720 351)(font "Arial" )) + (pt 1672 352) + (pt 2400 352) +) +(connector + (text "nVCAS" (rect 1690 360 1734 375)(font "Arial" )) + (pt 1672 376) + (pt 2304 376) +) +(connector + (text "nVRAS" (rect 1690 384 1734 399)(font "Arial" )) + (pt 1672 400) + (pt 2208 400) +) +(connector + (text "nVCS" (rect 1690 408 1726 423)(font "Arial" )) + (pt 1672 424) + (pt 2040 424) +) +(connector + (text "VCKE" (rect 1690 432 1727 447)(font "Arial" )) + (pt 1672 448) + (pt 1944 448) +) +(connector + (text "VSYNC" (rect 1682 136 1729 151)(font "Arial" )) + (pt 1672 152) + (pt 1832 152) +) +(connector + (text "HSYNC" (rect 1682 160 1731 175)(font "Arial" )) + (pt 1672 176) + (pt 1832 176) +) +(connector + (text "VB[7..0]" (rect 1754 112 1802 127)(font "Arial" )) + (pt 1672 128) + (pt 1912 128) + (bus) +) +(connector + (text "VG[7..0]" (rect 1842 88 1891 103)(font "Arial" )) + (pt 1672 104) + (pt 2000 104) + (bus) +) +(connector + (text "VR[7..0]" (rect 1922 64 1971 79)(font "Arial" )) + (pt 1672 80) + (pt 2080 80) + (bus) +) +(connector + (text "IO[17..0]" (rect 1962 3224 2015 3239)(font "Arial" )) + (pt 1672 3240) + (pt 2104 3240) + (bus) +) +(connector + (text "SRD[15..0]" (rect 1802 3248 1871 3263)(font "Arial" )) + (pt 1672 3264) + (pt 1944 3264) + (bus) +) +(connector + (text "SCSI_D[7..0]" (rect 1786 1056 1868 1071)(font "Arial" )) + (pt 1672 1072) + (pt 1936 1072) + (bus) +) +(connector + (text "ACSI_D[7..0]" (rect 1754 880 1835 895)(font "Arial" )) + (pt 1672 896) + (pt 1904 896) + (bus) +) +(connector + (text "LP_D[7..0]" (rect 1810 800 1877 815)(font "Arial" )) + (pt 1672 816) + (pt 1960 816) + (bus) +) +(connector + (text "AMKB_RX" (rect 786 1480 850 1495)(font "Arial" )) + (pt 776 1496) + (pt 1264 1496) +) +(connector + (text "CLK33M" (rect 346 288 401 303)(font "Arial" )) + (pt 336 304) + (pt 400 304) +) +(connector + (text "CLK25M" (rect 1202 608 1257 623)(font "Arial" )) + (pt 1192 624) + (pt 1264 624) +) +(connector + (text "TIMEBASE[17]" (rect 354 2120 446 2135)(font "Arial" )) + (pt 440 2136) + (pt 344 2136) +) +(connector + (text "TIMEBASE[17..0]" (rect 706 2048 813 2063)(font "Arial" )) + (pt 688 2064) + (pt 808 2064) + (bus) +) +(connector + (text "HSYNC" (rect 1130 2784 1179 2799)(font "Arial" )) + (pt 1264 2800) + (pt 1120 2800) +) +(connector + (text "VSYNC" (rect 1130 2808 1177 2823)(font "Arial" )) + (pt 1264 2824) + (pt 1120 2824) +) +(connector + (text "VSYNC" (rect 1130 1920 1177 1935)(font "Arial" )) + (pt 1264 1936) + (pt 1120 1936) +) +(connector + (text "HSYNC" (rect 1130 1896 1179 1911)(font "Arial" )) + (pt 1264 1912) + (pt 1120 1912) +) +(connector + (pt 488 2136) + (pt 608 2136) +) +(connector + (text "nFB_TA" (rect 1946 720 1996 735)(font "Arial" )) + (pt 1944 736) + (pt 2056 736) +) +(connector + (text "INT_HANDLER_TA" (rect 1682 2832 1805 2847)(font "Arial" )) + (pt 1672 2848) + (pt 1808 2848) +) +(connector + (text "DSP_TA" (rect 1682 3504 1736 3519)(font "Arial" )) + (pt 1672 3520) + (pt 1792 3520) +) +(connector + (text "Video_TA" (rect 1682 696 1743 711)(font "Arial" )) + (pt 1672 712) + (pt 1880 712) +) +(connector + (text "FALCON_IO_TA" (rect 1682 744 1785 759)(font "Arial" )) + (pt 1672 760) + (pt 1880 760) +) +(connector + (text "INT_HANDLER_TA" (rect 1810 728 1933 743)(font "Arial" )) + (pt 1880 744) + (pt 1800 744) +) +(connector + (text "DSP_TA" (rect 1810 712 1864 727)(font "Arial" )) + (pt 1880 728) + (pt 1800 728) +) +(connector + (pt 2680 888) + (pt 2712 888) +) +(connector + (pt 2632 888) + (pt 2504 888) +) +(connector + (pt 2504 888) + (pt 2504 760) +) +(connector + (text "DDRCLK[0]" (rect 2450 744 2525 759)(font "Arial" )) + (pt 2440 760) + (pt 2504 760) +) +(connector + (pt 2504 760) + (pt 2536 760) +) +(connector + (text "MAIN_CLK" (rect 1186 88 1255 103)(font "Arial" )) + (pt 1184 104) + (pt 1264 104) +) +(connector + (text "nRSTO" (rect 1194 40 1241 55)(font "Arial" )) + (pt 1184 56) + (pt 1264 56) +) +(connector + (text "BA[1..0]" (rect 1682 456 1730 471)(font "Arial" )) + (pt 1672 472) + (pt 1832 472) + (bus) +) +(connector + (text "PIXEL_CLK" (rect 2394 -64 2469 -49)(font "Arial" )) + (pt 2384 -48) + (pt 2464 -48) +) +(connector + (text "PIXEL_CLK" (rect 2394 56 2469 71)(font "Arial" )) + (pt 2384 72) + (pt 2464 72) +) +(connector + (text "nBLANK" (rect 2394 24 2448 39)(font "Arial" )) + (pt 2464 40) + (pt 2384 40) +) +(connector + (text "nBLANK" (rect 2394 40 2448 55)(font "Arial" )) + (pt 2464 56) + (pt 2384 56) +) +(connector + (pt 2696 -80) + (pt 2712 -80) +) +(connector + (pt 2696 40) + (pt 2712 40) +) +(connector + (text "PIXEL_CLK" (rect 1826 -48 1901 -33)(font "Arial" )) + (pt 1816 -32) + (pt 1896 -32) +) +(connector + (pt 2128 -64) + (pt 2136 -64) +) +(connector + (text "PIXEL_CLK" (rect 1682 232 1757 247)(font "Arial" )) + (pt 1744 248) + (pt 1672 248) +) +(connector + (text "PIXEL_CLK" (rect 2394 184 2469 199)(font "Arial" )) + (pt 2384 200) + (pt 2464 200) +) +(connector + (pt 2456 168) + (pt 2456 136) +) +(connector + (pt 2464 168) + (pt 2456 168) +) +(connector + (pt 2456 136) + (pt 2400 136) +) +(connector + (pt 2464 184) + (pt 2440 184) +) +(connector + (pt 2712 168) + (pt 2696 168) +) +(connector + (pt 2440 160) + (pt 2424 160) +) +(connector + (pt 2440 184) + (pt 2440 160) +) +(connector + (text "nFB_CS3" (rect 1170 3128 1232 3143)(font "Arial" )) + (pt 1264 3144) + (pt 1160 3144) +) +(connector + (text "nBLANK" (rect 1154 1968 1208 1983)(font "Arial" )) + (pt 1264 1984) + (pt 1144 1984) +) +(connector + (text "DSP_INT" (rect 1154 1944 1214 1959)(font "Arial" )) + (pt 1264 1960) + (pt 1144 1960) +) +(connector + (text "STEP_DIR" (rect 1682 1752 1751 1767)(font "Arial" )) + (pt 1672 1768) + (pt 1856 1768) +) +(connector + (pt 1904 1768) + (pt 2136 1768) +) +(connector + (pt 1904 1816) + (pt 2136 1816) +) +(connector + (text "WR_DATA" (rect 1682 1800 1749 1815)(font "Arial" )) + (pt 1672 1816) + (pt 1856 1816) +) +(connector + (text "DMA_DRQ" (rect 1130 2856 1199 2871)(font "Arial" )) + (pt 1264 2872) + (pt 1120 2872) +) +(connector + (text "DMA_DRQ" (rect 1682 2096 1751 2111)(font "Arial" )) + (pt 1784 2112) + (pt 1672 2112) +) +(connector + (text "FDC_CLK" (rect 1202 880 1268 895)(font "Arial" )) + (pt 1192 896) + (pt 1264 896) +) +(connector + (text "MOT_ON" (rect 1626 1728 1685 1743)(font "Arial" )) + (pt 1672 1744) + (pt 1800 1744) +) +(connector + (pt 1848 1744) + (pt 2136 1744) +) +(connector + (text "STEP" (rect 1626 1776 1662 1791)(font "Arial" )) + (pt 1672 1792) + (pt 1800 1792) +) +(connector + (pt 1848 1792) + (pt 2136 1792) +) +(connector + (text "WR_GATE" (rect 1690 1824 1758 1839)(font "Arial" )) + (pt 1672 1840) + (pt 1800 1840) +) +(connector + (pt 1848 1840) + (pt 2136 1840) +) +(connector + (text "FB_ALE" (rect 1186 1992 1237 2007)(font "Arial" )) + (pt 1144 2008) + (pt 1264 2008) +) +(connector + (text "AMKB_TX" (rect 1946 1392 2008 1407)(font "Arial" )) + (pt 1672 1408) + (pt 2112 1408) +) +(connector + (text "PIC_AMKB_RX" (rect 786 1504 882 1519)(font "Arial" )) + (pt 776 1520) + (pt 1264 1520) +) +(connector + (pt 400 -16) + (pt 440 -16) +) +(connector + (pt 440 248) + (pt 400 248) +) +(connector + (pt 400 -16) + (pt 400 248) +) +(connector + (pt 400 248) + (pt 400 304) +) +(connector + (text "CLK2M" (rect 754 -32 801 -17)(font "Arial" )) + (pt 744 -16) + (pt 816 -16) +) +(connector + (text "FDC_CLK" (rect 754 -8 820 7)(font "Arial" )) + (pt 744 8) + (pt 816 8) +) +(connector + (text "FB_AD[31..0]" (rect 370 1352 453 1367)(font "Arial" )) + (pt 352 1368) + (pt 464 1368) + (bus) +) +(connector + (text "FB_ADR[31..0]" (rect 642 1376 736 1391)(font "Arial" )) + (pt 608 1392) + (pt 760 1392) + (bus) +) +(connector + (text "DDR_SYNC_66M" (rect 378 1368 492 1383)(font "Arial" )) + (pt 368 1384) + (pt 464 1384) +) +(connector + (text "FB_ALE" (rect 386 1384 437 1399)(font "Arial" )) + (pt 376 1400) + (pt 464 1400) +) +(connector + (text "ACP_CONF[31..0]" (rect 1682 2568 1797 2583)(font "Arial" )) + (pt 1672 2584) + (pt 1832 2584) + (bus) +) +(connector + (text "ACP_CONF[31..24]" (rect 1146 2064 1269 2079)(font "Arial" )) + (pt 1136 2080) + (pt 1264 2080) + (bus) +) +(connector + (text "TIN0" (rect 1682 2624 1712 2639)(font "Arial" )) + (pt 1832 2640) + (pt 1672 2640) +) +(connector + (pt 1896 -48) + (pt 1856 -48) +) +(connector + (pt 1856 -48) + (pt 1856 -64) +) +(connector + (pt 1856 -64) + (pt 1896 -64) +) +(connector + (pt 2464 -64) + (pt 2424 -64) +) +(connector + (pt 2424 -80) + (pt 2424 -64) +) +(connector + (text "HD_DD" (rect 1050 1616 1100 1631)(font "Arial" )) + (pt 1040 1632) + (pt 1264 1632) +) +(connector + (text "CLK48M" (rect 754 40 809 55)(font "Arial" )) + (pt 744 56) + (pt 840 56) +) +(connector + (text "CLK25M" (rect 754 16 809 31)(font "Arial" )) + (pt 744 32) + (pt 864 32) +) +(connector + (text "DDRCLK[0]" (rect 762 -296 837 -281)(font "Arial" )) + (pt 752 -280) + (pt 848 -280) +) +(connector + (text "DDRCLK[1]" (rect 762 -272 837 -257)(font "Arial" )) + (pt 752 -256) + (pt 848 -256) +) +(connector + (text "DDRCLK[2]" (rect 762 -248 837 -233)(font "Arial" )) + (pt 752 -232) + (pt 848 -232) +) +(connector + (text "DDRCLK[3]" (rect 762 -224 837 -209)(font "Arial" )) + (pt 752 -208) + (pt 848 -208) +) +(connector + (text "DDR_SYNC_66M" (rect 762 -200 876 -185)(font "Arial" )) + (pt 752 -184) + (pt 848 -184) +) +(connector + (pt 408 672) + (pt 472 672) +) +(connector + (text "VIDEO_RECONFIG" (rect 74 496 199 511)(font "Arial" )) + (pt 192 512) + (pt 64 512) +) +(connector + (text "MAIN_CLK" (rect 330 -296 399 -281)(font "Arial" )) + (pt 264 -280) + (pt 448 -280) +) +(connector + (pt 408 640) + (pt 472 640) +) +(connector + (pt 408 624) + (pt 512 624) +) +(connector + (text "VR_D[8..0]" (rect 418 552 486 567)(font "Arial" )) + (pt 496 568) + (pt 408 568) + (bus) +) +(connector + (text "MAIN_CLK" (rect 122 664 191 679)(font "Arial" )) + (pt 112 680) + (pt 192 680) +) +(connector + (pt 536 720) + (pt 408 720) +) +(connector + (pt 1064 808) + (pt 1064 616) +) +(connector + (pt 1072 816) + (pt 1072 592) +) +(connector + (pt 472 672) + (pt 472 664) +) +(connector + (pt 472 640) + (pt 472 616) +) +(connector + (pt 512 624) + (pt 512 640) +) +(connector + (pt 536 720) + (pt 536 592) +) +(connector + (pt 536 592) + (pt 608 592) +) +(connector + (pt 472 616) + (pt 608 616) +) +(connector + (pt 512 640) + (pt 608 640) +) +(connector + (pt 472 664) + (pt 608 664) +) +(connector + (pt 408 688) + (pt 608 688) +) +(connector + (pt 984 592) + (pt 1072 592) +) +(connector + (pt 984 616) + (pt 1064 616) +) +(connector + (text "FB_ADR[5..2]" (rect 82 568 168 583)(font "Arial" )) + (pt 192 584) + (pt 72 584) + (bus) +) +(connector + (pt 1064 808) + (pt 80 808) +) +(connector + (pt 192 656) + (pt 80 656) +) +(connector + (pt 80 656) + (pt 80 808) +) +(connector + (pt 1072 816) + (pt 72 816) +) +(connector + (pt 192 640) + (pt 72 640) +) +(connector + (pt 72 640) + (pt 72 816) +) +(connector + (text "FB_ADR[8..6]" (rect 82 584 168 599)(font "Arial" )) + (pt 192 600) + (pt 72 600) + (bus) +) +(connector + (text "VR_RD" (rect 98 512 146 527)(font "Arial" )) + (pt 64 528) + (pt 192 528) +) +(connector + (text "VR_WR" (rect 98 528 148 543)(font "Arial" )) + (pt 64 544) + (pt 192 544) +) +(connector + (text "VR_D[8..0]" (rect 1170 464 1238 479)(font "Arial" )) + (pt 1144 480) + (pt 1264 480) + (bus) +) +(connector + (text "VDQS[3..0]" (rect 1674 504 1743 519)(font "Arial" )) + (pt 2040 544) + (pt 1960 544) + (bus) +) +(connector + (pt 1672 544) + (pt 1888 544) + (bus) +) +(connector + (pt 1888 544) + (pt 1888 568) + (bus) +) +(connector + (text "VDM[3..0]" (rect 1682 528 1742 543)(font "Arial" )) + (pt 1944 568) + (pt 1888 568) + (bus) +) +(connector + (pt 1672 520) + (pt 1960 520) + (bus) +) +(connector + (pt 1960 544) + (pt 1960 520) + (bus) +) +(connector + (text "VIDEO_RECONFIG" (rect 1674 560 1799 575)(font "Arial" )) + (pt 1672 576) + (pt 1792 576) +) +(connector + (text "VR_WR" (rect 1698 592 1748 607)(font "Arial" )) + (pt 1672 608) + (pt 1792 608) +) +(connector + (text "VR_BUSY" (rect 418 496 482 511)(font "Arial" )) + (pt 408 512) + (pt 480 512) +) +(connector + (text "VR_BUSY" (rect 1170 448 1234 463)(font "Arial" )) + (pt 1144 464) + (pt 1264 464) +) +(connector + (text "VR_RD" (rect 1698 576 1746 591)(font "Arial" )) + (pt 1792 592) + (pt 1672 592) +) +(connector + (text "nRSTO" (rect -86 680 -39 695)(font "Arial" )) + (pt -96 696) + (pt -16 696) +) +(connector + (pt 32 696) + (pt 192 696) +) +(connector + (text "FB_AD[24..16]" (rect 82 552 174 567)(font "Arial" )) + (pt 72 568) + (pt 192 568) + (bus) +) +(connector + (text "CLK48M" (rect 538 552 593 567)(font "Arial" )) + (pt 528 568) + (pt 608 568) +) +(connector + (text "CLK_VIDEO" (rect 1162 552 1241 567)(font "Arial" )) + (pt 984 568) + (pt 1264 568) +) +(connector + (text "CLK33M" (rect 1202 584 1257 599)(font "Arial" )) + (pt 1264 600) + (pt 1192 600) +) +(connector + (text "CLK500k" (rect 802 232 862 247)(font "Arial" )) + (pt 768 248) + (pt 864 248) +) +(connector + (text "CLK2M4576" (rect 802 256 882 271)(font "Arial" )) + (pt 768 272) + (pt 864 272) +) +(connector + (text "CLK24M576" (rect 802 280 882 295)(font "Arial" )) + (pt 768 296) + (pt 864 296) +) +(connector + (text "nRSTO" (rect 1018 424 1065 439)(font "Arial" )) + (pt 1008 440) + (pt 1096 440) +) +(connector + (pt 768 320) + (pt 872 320) +) +(connector + (pt 872 432) + (pt 944 432) +) +(connector + (pt 840 448) + (pt 944 448) +) +(connector + (pt 872 320) + (pt 872 432) +) +(connector + (text "HSYNC" (rect 2314 -96 2363 -81)(font "Arial" )) + (pt 2304 -80) + (pt 2424 -80) +) +(connector + (pt 2424 -80) + (pt 2464 -80) +) +(connector + (text "VSYNC" (rect 1746 -80 1793 -65)(font "Arial" )) + (pt 1736 -64) + (pt 1856 -64) +) +(junction (pt 2504 760)) +(junction (pt 400 248)) +(junction (pt 1856 -64)) +(junction (pt 2424 -80)) diff --git a/FPGA_by_Fredi/firebee1.done b/FPGA_by_Fredi/firebee1.done new file mode 100644 index 0000000..1674c93 --- /dev/null +++ b/FPGA_by_Fredi/firebee1.done @@ -0,0 +1 @@ +Wed Dec 15 02:25:24 2010 diff --git a/FPGA_by_Fredi/firebee1.dpf b/FPGA_by_Fredi/firebee1.dpf new file mode 100644 index 0000000..f0b3ecc --- /dev/null +++ b/FPGA_by_Fredi/firebee1.dpf @@ -0,0 +1,12 @@ + + + + + + + + + + + + diff --git a/FPGA_by_Fredi/firebee1.fit.rpt b/FPGA_by_Fredi/firebee1.fit.rpt new file mode 100644 index 0000000..e3df129 --- /dev/null +++ b/FPGA_by_Fredi/firebee1.fit.rpt @@ -0,0 +1,6866 @@ +Fitter report for firebee1 +Wed Dec 15 02:25:03 2010 +Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Fitter Summary + 3. Fitter Settings + 4. Parallel Compilation + 5. I/O Assignment Warnings + 6. Fitter Netlist Optimizations + 7. Ignored Assignments + 8. Incremental Compilation Preservation Summary + 9. Incremental Compilation Partition Settings + 10. Incremental Compilation Placement Preservation + 11. Pin-Out File + 12. Fitter Resource Usage Summary + 13. Input Pins + 14. Output Pins + 15. Bidir Pins + 16. Dual Purpose and Dedicated Pins + 17. I/O Bank Usage + 18. All Package Pins + 19. PLL Summary + 20. PLL Usage + 21. Output Pin Default Load For Reported TCO + 22. Fitter Resource Utilization by Entity + 23. Delay Chain Summary + 24. Pad To Core Delay Chain Fanout + 25. Control Signals + 26. Global & Other Fast Signals + 27. Non-Global High Fan-Out Signals + 28. Fitter RAM Summary + 29. Fitter DSP Block Usage Summary + 30. DSP Block Details + 31. Interconnect Usage Summary + 32. LAB Logic Elements + 33. LAB-wide Signals + 34. LAB Signals Sourced + 35. LAB Signals Sourced Out + 36. LAB Distinct Inputs + 37. I/O Rules Summary + 38. I/O Rules Details + 39. I/O Rules Matrix + 40. Fitter Device Options + 41. Operating Settings and Conditions + 42. Estimated Delay Added for Hold Timing + 43. Fitter Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Fitter Summary ; ++------------------------------------+----------------------------------------------+ +; Fitter Status ; Successful - Wed Dec 15 02:25:02 2010 ; +; Quartus II Version ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ; +; Revision Name ; firebee1 ; +; Top-level Entity Name ; firebee1 ; +; Family ; Cyclone III ; +; Device ; EP3C40F484C6 ; +; Timing Models ; Final ; +; Total logic elements ; 9,526 / 39,600 ( 24 % ) ; +; Total combinational functions ; 8,061 / 39,600 ( 20 % ) ; +; Dedicated logic registers ; 4,563 / 39,600 ( 12 % ) ; +; Total registers ; 4749 ; +; Total pins ; 295 / 332 ( 89 % ) ; +; Total virtual pins ; 0 ; +; Total memory bits ; 109,344 / 1,161,216 ( 9 % ) ; +; Embedded Multiplier 9-bit elements ; 6 / 252 ( 2 % ) ; +; Total PLLs ; 4 / 4 ( 100 % ) ; ++------------------------------------+----------------------------------------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Fitter Settings ; ++----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+ +; Option ; Setting ; Default Value ; ++----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+ +; Device ; EP3C40F484C6 ; ; +; Use TimeQuest Timing Analyzer ; Off ; On ; +; Nominal Core Supply Voltage ; 1.2V ; ; +; Minimum Core Junction Temperature ; 0 ; ; +; Maximum Core Junction Temperature ; 85 ; ; +; Fit Attempts to Skip ; 0 ; 0.0 ; +; Device I/O Standard ; 3.3-V LVTTL ; ; +; Perform Physical Synthesis for Combinational Logic for Fitting ; On ; Off ; +; Perform Physical Synthesis for Combinational Logic for Performance ; On ; Off ; +; Perform Register Duplication for Performance ; On ; Off ; +; Physical Synthesis Effort Level ; Fast ; Normal ; +; Use smart compilation ; Off ; Off ; +; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ; +; Enable compact report table ; Off ; Off ; +; Router Timing Optimization Level ; Normal ; Normal ; +; Placement Effort Multiplier ; 1.0 ; 1.0 ; +; Router Effort Multiplier ; 1.0 ; 1.0 ; +; Optimize Hold Timing ; All Paths ; All Paths ; +; Optimize Multi-Corner Timing ; Off ; Off ; +; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ; +; SSN Optimization ; Off ; Off ; +; Optimize Timing ; Normal compilation ; Normal compilation ; +; Optimize Timing for ECOs ; Off ; Off ; +; Regenerate full fit report during ECO compiles ; Off ; Off ; +; Optimize IOC Register Placement for Timing ; On ; On ; +; Limit to One Fitting Attempt ; Off ; Off ; +; Final Placement Optimizations ; Automatically ; Automatically ; +; Fitter Aggressive Routability Optimizations ; Automatically ; Automatically ; +; Fitter Initial Placement Seed ; 1 ; 1 ; +; PCI I/O ; Off ; Off ; +; Weak Pull-Up Resistor ; Off ; Off ; +; Enable Bus-Hold Circuitry ; Off ; Off ; +; Auto Packed Registers ; Auto ; Auto ; +; Auto Delay Chains ; On ; On ; +; Allow Single-ended Buffer for Differential-XSTL Input ; Off ; Off ; +; Treat Bidirectional Pin as Output Pin ; Off ; Off ; +; Auto Merge PLLs ; On ; On ; +; Perform Logic to Memory Mapping for Fitting ; Off ; Off ; +; Perform Register Retiming for Performance ; Off ; Off ; +; Perform Asynchronous Signal Pipelining ; Off ; Off ; +; Fitter Effort ; Auto Fit ; Auto Fit ; +; Logic Cell Insertion - Logic Duplication ; Auto ; Auto ; +; Auto Register Duplication ; Auto ; Auto ; +; Auto Global Clock ; On ; On ; +; Auto Global Register Control Signals ; On ; On ; +; Reserve all unused pins ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ; +; Stop After Congestion Map Generation ; Off ; Off ; +; Save Intermediate Fitting Results ; Off ; Off ; +; Synchronizer Identification ; Off ; Off ; +; Enable Beneficial Skew Optimization ; On ; On ; +; Optimize Design for Metastability ; On ; On ; +; Force Fitter to Avoid Periphery Placement Warnings ; Off ; Off ; +; Use Best Effort Settings for Compilation ; Off ; Off ; ++----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+ + + +Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time. ++-------------------------------------+ +; Parallel Compilation ; ++----------------------------+--------+ +; Processors ; Number ; ++----------------------------+--------+ +; Number detected on machine ; 4 ; +; Maximum allowed ; 1 ; ++----------------------------+--------+ + + ++------------------------------------------------------+ +; I/O Assignment Warnings ; ++---------------+--------------------------------------+ +; Pin Name ; Reason ; ++---------------+--------------------------------------+ +; LP_STR ; Missing drive strength ; +; nACSI_ACK ; Missing drive strength ; +; nACSI_RESET ; Missing drive strength ; +; nACSI_CS ; Missing drive strength ; +; ACSI_DIR ; Missing drive strength ; +; ACSI_A1 ; Missing drive strength ; +; nSCSI_ACK ; Missing drive strength ; +; nSCSI_ATN ; Missing drive strength ; +; SCSI_DIR ; Missing drive strength ; +; MIDI_OLR ; Missing drive strength ; +; MIDI_TLR ; Missing drive strength ; +; TxD ; Missing drive strength ; +; RTS ; Missing drive strength ; +; DTR ; Missing drive strength ; +; IDE_RES ; Missing drive strength ; +; nIDE_CS0 ; Missing drive strength ; +; nIDE_CS1 ; Missing drive strength ; +; nIDE_WR ; Missing drive strength ; +; nIDE_RD ; Missing drive strength ; +; nCF_CS0 ; Missing drive strength ; +; nCF_CS1 ; Missing drive strength ; +; nROM3 ; Missing drive strength ; +; nROM4 ; Missing drive strength ; +; nRP_UDS ; Missing drive strength ; +; nRP_LDS ; Missing drive strength ; +; nSDSEL ; Missing drive strength ; +; nWR_GATE ; Missing drive strength ; +; nWR ; Missing drive strength ; +; YM_QA ; Missing drive strength ; +; YM_QB ; Missing drive strength ; +; YM_QC ; Missing drive strength ; +; SD_CLK ; Missing drive strength ; +; DSA_D ; Missing drive strength ; +; nVWE ; Missing slew rate ; +; nVCAS ; Missing slew rate ; +; nVRAS ; Missing slew rate ; +; nVCS ; Missing slew rate ; +; TIN0 ; Missing drive strength ; +; nDREQ1 ; Missing drive strength ; +; LED_FPGA_OK ; Missing slew rate ; +; VCKE ; Missing slew rate ; +; nFB_TA ; Missing drive strength ; +; nDDR_CLK ; Missing slew rate ; +; DDR_CLK ; Missing slew rate ; +; VSYNC_PAD ; Missing slew rate ; +; HSYNC_PAD ; Missing slew rate ; +; nBLANK_PAD ; Missing slew rate ; +; PIXEL_CLK_PAD ; Missing slew rate ; +; nSYNC ; Missing slew rate ; +; nMOT_ON ; Missing drive strength ; +; nSTEP_DIR ; Missing drive strength ; +; nSTEP ; Missing drive strength ; +; LPDIR ; Missing drive strength ; +; BA[1] ; Missing slew rate ; +; BA[0] ; Missing slew rate ; +; nIRQ[7] ; Missing drive strength ; +; nIRQ[6] ; Missing drive strength ; +; nIRQ[5] ; Missing drive strength ; +; nIRQ[4] ; Missing drive strength and slew rate ; +; nIRQ[3] ; Missing drive strength and slew rate ; +; nIRQ[2] ; Missing drive strength and slew rate ; +; VA[12] ; Missing slew rate ; +; VA[11] ; Missing slew rate ; +; VA[10] ; Missing slew rate ; +; VA[9] ; Missing slew rate ; +; VA[8] ; Missing slew rate ; +; VA[7] ; Missing slew rate ; +; VA[6] ; Missing slew rate ; +; VA[5] ; Missing slew rate ; +; VA[4] ; Missing slew rate ; +; VA[3] ; Missing slew rate ; +; VA[2] ; Missing slew rate ; +; VA[1] ; Missing slew rate ; +; VA[0] ; Missing slew rate ; +; VB[7] ; Missing slew rate ; +; VB[6] ; Missing slew rate ; +; VB[5] ; Missing slew rate ; +; VB[4] ; Missing slew rate ; +; VB[3] ; Missing slew rate ; +; VB[2] ; Missing slew rate ; +; VB[1] ; Missing slew rate ; +; VB[0] ; Missing slew rate ; +; VDM[3] ; Missing slew rate ; +; VDM[2] ; Missing slew rate ; +; VDM[1] ; Missing slew rate ; +; VDM[0] ; Missing slew rate ; +; VG[7] ; Missing slew rate ; +; VG[6] ; Missing slew rate ; +; VG[5] ; Missing slew rate ; +; VG[4] ; Missing slew rate ; +; VG[3] ; Missing slew rate ; +; VG[2] ; Missing slew rate ; +; VG[1] ; Missing slew rate ; +; VG[0] ; Missing slew rate ; +; VR[7] ; Missing slew rate ; +; VR[6] ; Missing slew rate ; +; VR[5] ; Missing slew rate ; +; VR[4] ; Missing slew rate ; +; VR[3] ; Missing slew rate ; +; VR[2] ; Missing slew rate ; +; VR[1] ; Missing slew rate ; +; VR[0] ; Missing slew rate ; +; VD[31] ; Missing slew rate ; +; VD[30] ; Missing slew rate ; +; VD[29] ; Missing slew rate ; +; VD[28] ; Missing slew rate ; +; VD[27] ; Missing slew rate ; +; VD[26] ; Missing slew rate ; +; VD[25] ; Missing slew rate ; +; VD[24] ; Missing slew rate ; +; VD[23] ; Missing slew rate ; +; VD[22] ; Missing slew rate ; +; VD[21] ; Missing slew rate ; +; VD[20] ; Missing slew rate ; +; VD[19] ; Missing slew rate ; +; VD[18] ; Missing slew rate ; +; VD[17] ; Missing slew rate ; +; VD[16] ; Missing slew rate ; +; VD[15] ; Missing slew rate ; +; VD[14] ; Missing slew rate ; +; VD[13] ; Missing slew rate ; +; VD[12] ; Missing slew rate ; +; VD[11] ; Missing slew rate ; +; VD[10] ; Missing slew rate ; +; VD[9] ; Missing slew rate ; +; VD[8] ; Missing slew rate ; +; VD[7] ; Missing slew rate ; +; VD[6] ; Missing slew rate ; +; VD[5] ; Missing slew rate ; +; VD[4] ; Missing slew rate ; +; VD[3] ; Missing slew rate ; +; VD[2] ; Missing slew rate ; +; VD[1] ; Missing slew rate ; +; VD[0] ; Missing slew rate ; +; VDQS[3] ; Missing slew rate ; +; VDQS[2] ; Missing slew rate ; +; VDQS[1] ; Missing slew rate ; +; VDQS[0] ; Missing slew rate ; +; SCSI_PAR ; Missing drive strength ; +; nSCSI_SEL ; Missing drive strength ; +; nSCSI_BUSY ; Missing drive strength ; +; nSCSI_RST ; Missing drive strength ; +; SD_CD_DATA3 ; Missing drive strength ; +; SD_CMD_D1 ; Missing drive strength ; +; ACSI_D[7] ; Missing drive strength ; +; ACSI_D[6] ; Missing drive strength ; +; ACSI_D[5] ; Missing drive strength ; +; ACSI_D[4] ; Missing drive strength ; +; ACSI_D[3] ; Missing drive strength ; +; ACSI_D[2] ; Missing drive strength ; +; ACSI_D[1] ; Missing drive strength ; +; ACSI_D[0] ; Missing drive strength ; +; LP_D[7] ; Missing drive strength ; +; LP_D[6] ; Missing drive strength ; +; LP_D[5] ; Missing drive strength ; +; LP_D[4] ; Missing drive strength ; +; LP_D[3] ; Missing drive strength ; +; LP_D[2] ; Missing drive strength ; +; LP_D[1] ; Missing drive strength ; +; LP_D[0] ; Missing drive strength ; +; SCSI_D[7] ; Missing drive strength ; +; SCSI_D[6] ; Missing drive strength ; +; SCSI_D[5] ; Missing drive strength ; +; SCSI_D[4] ; Missing drive strength ; +; SCSI_D[3] ; Missing drive strength ; +; SCSI_D[2] ; Missing drive strength ; +; SCSI_D[1] ; Missing drive strength ; +; SCSI_D[0] ; Missing drive strength ; ++---------------+--------------------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Fitter Netlist Optimizations ; ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+-----------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+ +; Node ; Action ; Operation ; Reason ; Node Port ; Node Port Name ; Destination Node ; Destination Port ; Destination Port Name ; ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+-----------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+ +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DIR ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DIR~_Duplicate_1 ; Q ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DIR ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nSTEP_DIR~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DIR ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO~_Duplicate_1 ; Q ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nMOT_ON~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|STEP ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nSTEP~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|STEP ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1 ; Q ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nWR_GATE~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In ; Packed Register ; Register Packing ; PLL Source Synchronous assignment ; Q ; ; nRD_DATA~input ; O ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_In ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nWR~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[0] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nSDSEL~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[1] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; DSA_D~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[3] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; RTS~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[4] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; DTR~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[5] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_STR~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6] ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; Q ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LPDIR~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[0] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[0]~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[1] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[1]~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[2] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[2]~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[3] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[3]~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[4] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[4]~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[5] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[5]~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[6] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[6]~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[7] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[7]~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|BSY_OUTn ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nSCSI_BUSY~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nIDE_RD~reg0 ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nIDE_RD~reg0_Duplicate_1 ; Q ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nIDE_RD~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nIDE_RD~output ; I ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nIDE_RD~reg0SLOAD_MUX ; Created ; Register Packing ; Timing optimization ; COMBOUT ; ; ; ; ; +; Video:Fredi_Aschwanden|inst90 ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; Q ; ; +; Video:Fredi_Aschwanden|inst90 ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; VDQS[3]~output ; OE ; ; +; Video:Fredi_Aschwanden|inst90 ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; +; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; Video:Fredi_Aschwanden|inst90~_Duplicate_2 ; Q ; ; +; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; VDQS[2]~output ; OE ; ; +; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; +; Video:Fredi_Aschwanden|inst90~_Duplicate_2 ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; Q ; ; +; Video:Fredi_Aschwanden|inst90~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; VDQS[1]~output ; OE ; ; +; Video:Fredi_Aschwanden|inst90~_Duplicate_2 ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; +; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Q ; ; +; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; VDQS[0]~output ; OE ; ; +; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; +; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[28] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[28]~input ; O ; ; +; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[29] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[29]~input ; O ; ; +; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[30] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[30]~input ; O ; ; +; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[31] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[31]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[0]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[1]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[2]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[3]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[4]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[5]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[6]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[7]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[8]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[9] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[9]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[10] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[10]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[11]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[12]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[13]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[14]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[15] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[15]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[16]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[17]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[18]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[19]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[20]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[21]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[22]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[23]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[24] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[24]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[25] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[25]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[26] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[26]~input ; O ; ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[27] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[27]~input ; O ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_DATEN_CS~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_DATEN_CS~0_RESYN24_BDD25 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~53 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~54 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~54_RESYN0_BDD1 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~168 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~177 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~178 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~180 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~180_RESYN2_BDD3 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~180_RESYN4_BDD5 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~180_RESYN6_BDD7 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[28]~368 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[28]~369 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[28]~369_RESYN18_BDD19 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~358 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359_RESYN10_BDD11 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359_RESYN12_BDD13 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359_RESYN14_BDD15 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359_RESYN14_RESYN50_BDD51 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359_RESYN16_BDD17 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~0 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN20_BDD21 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN22_BDD23 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SNDCS ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SNDCS_RESYN56_BDD57 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Add0~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Add0~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Add7~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Add8~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CNT~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DELCNT~54 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DELCNT~55 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Selector96~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|Add2~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|Add3~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|Add3~30 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|Add3~31 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add0~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~2 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~30 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTOR_REG[0]~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|Add1~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|Add1~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|Add1~16 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_01_STRB~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_10_STRB~2 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add1~12 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add3~12 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add5~12 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add8~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add8~4 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add8~17 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add8~18 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add10~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add11~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_CLK~16 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LessThan6~14 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LessThan7~14 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LessThan8~14 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Mux84~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Mux92~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Mux100~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|VOL_ENV[0]~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\MUSICGENERATOR:CNT_CH_A[11]~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\MUSICGENERATOR:CNT_CH_B[11]~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\MUSICGENERATOR:CNT_CH_C[11]~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|Add2~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|Add2~16 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|Add0~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|Add0~15 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|Add2~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|Add2~12 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|Add0~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|Add0~15 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DATA_OUT[3]~162 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DATA_OUT[3]~163 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DATA_OUT[3]~163_RESYN8_BDD9 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add0~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add0~2 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add1~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add1~2 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add2~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add2~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add3~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add3~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add4~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add4~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add5~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add5~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add6~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add6~2 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add7~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add7~2 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Mux88~0 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Mux88~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Mux88~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Mux98~0 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Mux98~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Mux98~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE~0 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE~2 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE~3 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~4 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~4 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[0]~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[0]~2 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_A:PRESCALE[3]~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_B:PRESCALE[3]~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_C:PRESCALE[3]~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_D:PRESCALE[3]~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|STRB_LOCK~0 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\CLKDIV:STRB_LOCK~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|SHIFT_REG[6]~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|SHIFT_REG~13 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|STRB_LOCK~0 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|\CLKDIV:STRB_LOCK~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ~0_RESYN30_BDD31 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~5 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~5_RESYN26_BDD27 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~5_RESYN28_BDD29 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VCAS~2 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VCAS~2_RESYN52_BDD53 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VCAS~2_RESYN54_BDD55 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_START~5 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDIS_END[10] ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDIS_START[1]~19 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDIS_START[10]~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~28 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~28_RESYN32_BDD33 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_7~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_7~29 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_7~32 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_8~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_8~17 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_9~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_9~29 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_9~32 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_15~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_17~15 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_17~43 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_26~22 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_27~22 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_28~20 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_30~20 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_31~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|_~472 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|_~478 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|_~479 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|_~481 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|_~482 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|lpm_bustri_BYT:$00000|lpm_bustri:lpm_bustri_component|dout[5]~10 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|lpm_bustri_BYT:$00000|lpm_bustri:lpm_bustri_component|dout[5]~11 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~15 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~15_RESYN42_BDD43 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~15_RESYN44_BDD45 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~15_RESYN46_BDD47 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~15_RESYN48_BDD49 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[1]~13 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[1]~13_RESYN34_BDD35 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[1]~13_RESYN36_BDD37 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[1]~13_RESYN38_BDD39 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; +; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[1]~13_RESYN40_BDD41 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+-----------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------+ +; Ignored Assignments ; ++-----------------------------+----------------+--------------+----------------------------+------------------------+----------------------------+ +; Name ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ; ++-----------------------------+----------------+--------------+----------------------------+------------------------+----------------------------+ +; DDIO_INPUT_REGISTER ; altddio_bidir ; ; input_cell_H ; HIGH ; Compiler or HDL Assignment ; +; DDIO_INPUT_REGISTER ; altddio_bidir ; ; input_cell_L ; LOW ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_0hh1 ; ; rdemp_eq_comp_lsb_aeb ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_0hh1 ; ; rdemp_eq_comp_msb_aeb ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_0hh1 ; ; rs_dgwp_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_0hh1 ; ; wrfull_eq_comp_lsb_mux_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_0hh1 ; ; wrfull_eq_comp_msb_mux_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_0hh1 ; ; ws_dgrp_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_3fh1 ; ; rdemp_eq_comp_lsb_aeb ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_3fh1 ; ; rdemp_eq_comp_msb_aeb ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_3fh1 ; ; rs_dgwp_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_3fh1 ; ; wrfull_eq_comp_lsb_mux_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_3fh1 ; ; wrfull_eq_comp_msb_mux_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_3fh1 ; ; ws_dgrp_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_8fi1 ; ; rdemp_eq_comp_lsb_aeb ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_8fi1 ; ; rdemp_eq_comp_msb_aeb ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_8fi1 ; ; rs_dgwp_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_8fi1 ; ; wrfull_eq_comp_lsb_mux_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_8fi1 ; ; wrfull_eq_comp_msb_mux_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; +; Synchronizer Identification ; dcfifo_8fi1 ; ; ws_dgrp_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; ++-----------------------------+----------------+--------------+----------------------------+------------------------+----------------------------+ + + ++------------------------------------------------+ +; Incremental Compilation Preservation Summary ; ++-------------------------+----------------------+ +; Type ; Value ; ++-------------------------+----------------------+ +; Netlist ; ; +; -- Requested ; 0 / 0 ( 0.00 % ) ; +; -- Achieved ; 0 / 0 ( 0.00 % ) ; +; ; ; +; Placement ; ; +; -- Requested ; 0 / 13829 ( 0.00 % ) ; +; -- Achieved ; 0 / 13829 ( 0.00 % ) ; +; ; ; +; Routing (by Connection) ; ; +; -- Requested ; 0 / 0 ( 0.00 % ) ; +; -- Achieved ; 0 / 0 ( 0.00 % ) ; ++-------------------------+----------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------+ +; Incremental Compilation Partition Settings ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ +; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ +; Top ; User-created ; Source File ; N/A ; Source File ; N/A ; ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ + + ++--------------------------------------------------------------------------------------------+ +; Incremental Compilation Placement Preservation ; ++----------------+---------+-------------------+-------------------------+-------------------+ +; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ; ++----------------+---------+-------------------+-------------------------+-------------------+ +; Top ; 13829 ; 0 ; N/A ; Source File ; ++----------------+---------+-------------------+-------------------------+-------------------+ + + ++--------------+ +; Pin-Out File ; ++--------------+ +The pin-out file can be found in C:/FireBee/FPGA/firebee1.pin. + + ++----------------------------------------------------------------------------+ +; Fitter Resource Usage Summary ; ++---------------------------------------------+------------------------------+ +; Resource ; Usage ; ++---------------------------------------------+------------------------------+ +; Total logic elements ; 9,526 / 39,600 ( 24 % ) ; +; -- Combinational with no register ; 4963 ; +; -- Register only ; 1465 ; +; -- Combinational with a register ; 3098 ; +; ; ; +; Logic element usage by number of LUT inputs ; ; +; -- 4 input functions ; 4959 ; +; -- 3 input functions ; 1861 ; +; -- <=2 input functions ; 1241 ; +; -- Register only ; 1465 ; +; ; ; +; Logic elements by mode ; ; +; -- normal mode ; 7262 ; +; -- arithmetic mode ; 799 ; +; ; ; +; Total registers* ; 4,749 / 41,185 ( 12 % ) ; +; -- Dedicated logic registers ; 4,563 / 39,600 ( 12 % ) ; +; -- I/O registers ; 186 / 1,585 ( 12 % ) ; +; ; ; +; Total LABs: partially or completely used ; 756 / 2,475 ( 31 % ) ; +; User inserted logic elements ; 0 ; +; Virtual pins ; 0 ; +; I/O pins ; 295 / 332 ( 89 % ) ; +; -- Clock pins ; 7 / 8 ( 88 % ) ; +; -- Dedicated input pins ; 0 / 9 ( 0 % ) ; +; Global signals ; 20 ; +; M9Ks ; 23 / 126 ( 18 % ) ; +; Total block memory bits ; 109,344 / 1,161,216 ( 9 % ) ; +; Total block memory implementation bits ; 211,968 / 1,161,216 ( 18 % ) ; +; Embedded Multiplier 9-bit elements ; 6 / 252 ( 2 % ) ; +; PLLs ; 4 / 4 ( 100 % ) ; +; Global clocks ; 20 / 20 ( 100 % ) ; +; JTAGs ; 0 / 1 ( 0 % ) ; +; CRC blocks ; 0 / 1 ( 0 % ) ; +; ASMI blocks ; 0 / 1 ( 0 % ) ; +; Impedance control blocks ; 0 / 4 ( 0 % ) ; +; Average interconnect usage (total/H/V) ; 15% / 14% / 16% ; +; Peak interconnect usage (total/H/V) ; 59% / 54% / 65% ; +; Maximum fan-out node ; MAIN_CLK~input ; +; Maximum fan-out ; 2272 ; +; Highest non-global fan-out signal ; MAIN_CLK~input ; +; Highest non-global fan-out ; 2272 ; +; Total fan-out ; 44654 ; +; Average fan-out ; 3.02 ; ++---------------------------------------------+------------------------------+ +* Register count does not include registers inside RAM blocks or DSP blocks. + + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Input Pins ; ++----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+ +; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; ++----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+ +; AMKB_RX ; Y2 ; 2 ; 0 ; 10 ; 21 ; 10 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; CLK33M ; AB12 ; 4 ; 36 ; 0 ; 0 ; 16 ; 0 ; yes ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; CTS ; H14 ; 7 ; 61 ; 43 ; 7 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; DCD ; A19 ; 7 ; 56 ; 43 ; 21 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; DVI_INT ; A11 ; 8 ; 34 ; 43 ; 14 ; 2 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; E0_INT ; G21 ; 6 ; 67 ; 22 ; 0 ; 2 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; FB_ALE ; R7 ; 2 ; 0 ; 2 ; 0 ; 33 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; FB_SIZE0 ; U8 ; 3 ; 3 ; 0 ; 21 ; 24 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; FB_SIZE1 ; Y4 ; 3 ; 3 ; 0 ; 14 ; 24 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; HD_DD ; F16 ; 7 ; 65 ; 43 ; 21 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; IDE_INT ; G22 ; 6 ; 67 ; 22 ; 7 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; IDE_RDY ; Y1 ; 2 ; 0 ; 9 ; 0 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; LP_BUSY ; G7 ; 8 ; 3 ; 43 ; 28 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; MAIN_CLK ; G2 ; 1 ; 0 ; 21 ; 0 ; 2272 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; MIDI_IN ; E12 ; 7 ; 36 ; 43 ; 7 ; 1 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; PIC_AMKB_RX ; L7 ; 2 ; 0 ; 18 ; 7 ; 1 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; PIC_INT ; AA2 ; 2 ; 0 ; 7 ; 21 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; RI ; B19 ; 7 ; 56 ; 43 ; 14 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; RxD ; H15 ; 7 ; 61 ; 43 ; 0 ; 4 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; SD_CARD_DEDECT ; M20 ; 5 ; 67 ; 19 ; 21 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; SD_DATA0 ; B16 ; 7 ; 50 ; 43 ; 14 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; SD_DATA1 ; A16 ; 7 ; 50 ; 43 ; 7 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; SD_DATA2 ; B17 ; 7 ; 50 ; 43 ; 0 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; SD_WP ; M19 ; 5 ; 67 ; 19 ; 14 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; TOUT0 ; T22 ; 5 ; 67 ; 22 ; 21 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; TRACK00 ; C19 ; 7 ; 61 ; 43 ; 28 ; 11 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; WP_CF_CARD ; T1 ; 2 ; 0 ; 21 ; 21 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nACSI_DRQ ; K7 ; 1 ; 0 ; 30 ; 14 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nACSI_INT ; J4 ; 1 ; 0 ; 29 ; 14 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nDACK0 ; B12 ; 7 ; 34 ; 43 ; 7 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nDACK1 ; A12 ; 7 ; 34 ; 43 ; 0 ; 1 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nDCHG ; C17 ; 7 ; 56 ; 43 ; 7 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nFB_BURST ; T3 ; 2 ; 0 ; 7 ; 0 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nFB_CS1 ; T8 ; 3 ; 14 ; 0 ; 28 ; 59 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nFB_CS2 ; T9 ; 3 ; 14 ; 0 ; 21 ; 95 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nFB_CS3 ; V6 ; 3 ; 1 ; 0 ; 28 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nFB_OE ; R6 ; 2 ; 0 ; 3 ; 0 ; 101 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nFB_WR ; T5 ; 2 ; 0 ; 4 ; 0 ; 235 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nINDEX ; E16 ; 7 ; 65 ; 43 ; 28 ; 14 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nMASTER ; T21 ; 5 ; 67 ; 22 ; 14 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nPCI_INTA ; AA1 ; 2 ; 0 ; 6 ; 0 ; 2 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nPCI_INTB ; V4 ; 2 ; 0 ; 5 ; 0 ; 2 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nPCI_INTC ; V3 ; 2 ; 0 ; 5 ; 7 ; 2 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nPCI_INTD ; P6 ; 2 ; 0 ; 5 ; 14 ; 2 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nRD_DATA ; A20 ; 7 ; 59 ; 43 ; 7 ; 0 ; 2 ; no ; yes ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nRSTO_MCF ; B11 ; 8 ; 34 ; 43 ; 21 ; 27 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nSCSI_C_D ; H1 ; 1 ; 0 ; 28 ; 0 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nSCSI_DRQ ; U1 ; 2 ; 0 ; 15 ; 21 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nSCSI_I_O ; J3 ; 1 ; 0 ; 28 ; 7 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nSCSI_MSG ; H2 ; 1 ; 0 ; 29 ; 21 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; +; nWP ; D19 ; 7 ; 59 ; 43 ; 0 ; 4 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; ++----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Output Pins ; ++---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+ +; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ; ++---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+ +; ACSI_A1 ; M6 ; 2 ; 0 ; 20 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; ACSI_DIR ; L6 ; 2 ; 0 ; 20 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; AMKB_TX ; N1 ; 2 ; 0 ; 19 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVCMOS ; 2mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; BA[0] ; W19 ; 5 ; 67 ; 5 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; BA[1] ; AA19 ; 4 ; 56 ; 0 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; CLK24M576 ; AB10 ; 3 ; 34 ; 0 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; CLK25M ; T4 ; 2 ; 0 ; 4 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; CLKUSB ; J1 ; 1 ; 0 ; 28 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; DDR_CLK ; AB17 ; 4 ; 54 ; 0 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; DSA_D ; F15 ; 7 ; 63 ; 43 ; 0 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; DTR ; D15 ; 7 ; 54 ; 43 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; HSYNC_PAD ; K21 ; 6 ; 67 ; 27 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; IDE_RES ; M5 ; 2 ; 0 ; 18 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; LED_FPGA_OK ; N19 ; 5 ; 67 ; 15 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 4mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; LPDIR ; E5 ; 8 ; 1 ; 43 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; LP_STR ; E6 ; 8 ; 1 ; 43 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; MIDI_OLR ; H5 ; 1 ; 0 ; 31 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; MIDI_TLR ; B2 ; 1 ; 0 ; 41 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; PIXEL_CLK_PAD ; F19 ; 6 ; 67 ; 37 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; RTS ; B18 ; 7 ; 54 ; 43 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; SCSI_DIR ; J7 ; 1 ; 0 ; 30 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; SD_CLK ; C15 ; 7 ; 50 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; TIN0 ; R5 ; 2 ; 0 ; 4 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; TxD ; A18 ; 7 ; 54 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VA[0] ; W20 ; 5 ; 67 ; 3 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VA[10] ; V21 ; 5 ; 67 ; 10 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VA[11] ; U19 ; 5 ; 67 ; 7 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VA[12] ; AA18 ; 4 ; 54 ; 0 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VA[1] ; W22 ; 5 ; 67 ; 7 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VA[2] ; W21 ; 5 ; 67 ; 8 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VA[3] ; Y22 ; 5 ; 67 ; 6 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VA[4] ; AA22 ; 5 ; 67 ; 2 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VA[5] ; Y21 ; 5 ; 67 ; 7 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VA[6] ; AA21 ; 5 ; 67 ; 2 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VA[7] ; AA20 ; 4 ; 61 ; 0 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VA[8] ; AB20 ; 4 ; 61 ; 0 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VA[9] ; AB19 ; 4 ; 59 ; 0 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VB[0] ; G18 ; 6 ; 67 ; 37 ; 0 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VB[1] ; H17 ; 6 ; 67 ; 38 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VB[2] ; C22 ; 6 ; 67 ; 38 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VB[3] ; C21 ; 6 ; 67 ; 38 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VB[4] ; B22 ; 6 ; 67 ; 39 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VB[5] ; B21 ; 6 ; 67 ; 39 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VB[6] ; C20 ; 6 ; 67 ; 39 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VB[7] ; D20 ; 6 ; 67 ; 40 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VCKE ; U15 ; 4 ; 50 ; 0 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VDM[0] ; AA16 ; 4 ; 45 ; 0 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VDM[1] ; V16 ; 4 ; 61 ; 0 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VDM[2] ; U20 ; 5 ; 67 ; 7 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VDM[3] ; T17 ; 5 ; 67 ; 3 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VG[0] ; H19 ; 6 ; 67 ; 34 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VG[1] ; E22 ; 6 ; 67 ; 34 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VG[2] ; E21 ; 6 ; 67 ; 34 ; 0 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VG[3] ; H18 ; 6 ; 67 ; 35 ; 0 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VG[4] ; J17 ; 6 ; 67 ; 36 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VG[5] ; H16 ; 6 ; 67 ; 36 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VG[6] ; D22 ; 6 ; 67 ; 36 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VG[7] ; D21 ; 6 ; 67 ; 36 ; 0 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VR[0] ; J22 ; 6 ; 67 ; 28 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VR[1] ; J21 ; 6 ; 67 ; 28 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VR[2] ; H22 ; 6 ; 67 ; 28 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VR[3] ; H21 ; 6 ; 67 ; 28 ; 0 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VR[4] ; K17 ; 6 ; 67 ; 29 ; 0 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VR[5] ; K18 ; 6 ; 67 ; 30 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VR[6] ; J18 ; 6 ; 67 ; 31 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VR[7] ; F22 ; 6 ; 67 ; 31 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; VSYNC_PAD ; K19 ; 6 ; 67 ; 26 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; YM_QA ; A17 ; 7 ; 52 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; YM_QB ; G13 ; 7 ; 52 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; YM_QC ; E15 ; 7 ; 54 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nACSI_ACK ; M4 ; 2 ; 0 ; 19 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nACSI_CS ; M2 ; 2 ; 0 ; 20 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nACSI_RESET ; M1 ; 2 ; 0 ; 20 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nBLANK_PAD ; G17 ; 6 ; 67 ; 41 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nCF_CS0 ; W2 ; 2 ; 0 ; 10 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nCF_CS1 ; W1 ; 2 ; 0 ; 10 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nDDR_CLK ; AA17 ; 4 ; 54 ; 0 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nDREQ1 ; E11 ; 7 ; 36 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nFB_TA ; T7 ; 2 ; 0 ; 2 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nIDE_CS0 ; R2 ; 2 ; 0 ; 16 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nIDE_CS1 ; R1 ; 2 ; 0 ; 16 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nIDE_RD ; P1 ; 2 ; 0 ; 17 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nIDE_WR ; P2 ; 2 ; 0 ; 17 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nIRQ[2] ; F21 ; 6 ; 67 ; 31 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVCMOS ; Default ; Series 50 Ohm without Calibration ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nIRQ[3] ; H20 ; 6 ; 67 ; 34 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVCMOS ; Default ; Series 50 Ohm without Calibration ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nIRQ[4] ; F20 ; 6 ; 67 ; 37 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVCMOS ; Default ; Series 50 Ohm without Calibration ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nIRQ[5] ; P5 ; 2 ; 0 ; 12 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nIRQ[6] ; P7 ; 2 ; 0 ; 7 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nIRQ[7] ; N7 ; 2 ; 0 ; 7 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nMOT_ON ; G16 ; 7 ; 63 ; 43 ; 7 ; yes ; no ; yes ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nPD_VGA ; V1 ; 2 ; 0 ; 13 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nROM3 ; P3 ; 2 ; 0 ; 15 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nROM4 ; U2 ; 2 ; 0 ; 15 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nRP_LDS ; N5 ; 2 ; 0 ; 16 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nRP_UDS ; P4 ; 2 ; 0 ; 16 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nSCSI_ACK ; N2 ; 2 ; 0 ; 19 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nSCSI_ATN ; M3 ; 2 ; 0 ; 19 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nSDSEL ; B20 ; 7 ; 59 ; 43 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nSRBHE ; B4 ; 8 ; 7 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nSRBLE ; A4 ; 8 ; 9 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nSRCS ; B8 ; 8 ; 25 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nSROE ; F11 ; 7 ; 36 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nSRWE ; F8 ; 8 ; 7 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nSTEP ; F14 ; 7 ; 63 ; 43 ; 28 ; yes ; no ; yes ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nSTEP_DIR ; G15 ; 7 ; 63 ; 43 ; 21 ; yes ; no ; yes ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nSYNC ; F17 ; 6 ; 67 ; 41 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVCMOS ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nVCAS ; AB18 ; 4 ; 52 ; 0 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nVCS ; T18 ; 5 ; 67 ; 3 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nVRAS ; W17 ; 4 ; 59 ; 0 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nVWE ; Y17 ; 4 ; 61 ; 0 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nWR ; G14 ; 7 ; 54 ; 43 ; 28 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; +; nWR_GATE ; D17 ; 7 ; 61 ; 43 ; 14 ; yes ; no ; yes ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; ++---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Bidir Pins ; ++-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------------+---------------------+ +; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ; ++-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------------+---------------------+ +; ACSI_D[0] ; B1 ; 1 ; 0 ; 40 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; ACSI_D[1] ; G5 ; 1 ; 0 ; 40 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; ACSI_D[2] ; E3 ; 1 ; 0 ; 39 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; ACSI_D[3] ; C2 ; 1 ; 0 ; 38 ; 14 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; ACSI_D[4] ; C1 ; 1 ; 0 ; 38 ; 21 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; ACSI_D[5] ; D2 ; 1 ; 0 ; 37 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; ACSI_D[6] ; H7 ; 1 ; 0 ; 37 ; 14 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; ACSI_D[7] ; H6 ; 1 ; 0 ; 37 ; 21 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; FB_AD[0] ; Y3 ; 3 ; 3 ; 0 ; 7 ; 21 ; 25 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; FB_AD[10] ; W7 ; 3 ; 14 ; 0 ; 14 ; 19 ; 27 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; FB_AD[11] ; Y7 ; 3 ; 14 ; 0 ; 7 ; 19 ; 14 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; FB_AD[12] ; U9 ; 3 ; 16 ; 0 ; 21 ; 21 ; 8 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; FB_AD[13] ; V8 ; 3 ; 16 ; 0 ; 14 ; 21 ; 13 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; FB_AD[14] ; W8 ; 3 ; 16 ; 0 ; 7 ; 20 ; 13 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; FB_AD[15] ; AA7 ; 3 ; 16 ; 0 ; 0 ; 19 ; 11 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; FB_AD[16] ; AB7 ; 3 ; 18 ; 0 ; 21 ; 142 ; 10 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~78 (inverted) ; - ; +; FB_AD[17] ; Y8 ; 3 ; 18 ; 0 ; 14 ; 144 ; 9 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~78 (inverted) ; - ; +; FB_AD[18] ; V9 ; 3 ; 20 ; 0 ; 21 ; 144 ; 9 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~183 (inverted) ; - ; +; FB_AD[19] ; V10 ; 3 ; 20 ; 0 ; 14 ; 142 ; 5 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~259 (inverted) ; - ; +; FB_AD[1] ; Y6 ; 3 ; 5 ; 0 ; 14 ; 20 ; 158 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; FB_AD[20] ; T10 ; 3 ; 18 ; 0 ; 7 ; 143 ; 3 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~183 (inverted) ; - ; +; FB_AD[21] ; U10 ; 3 ; 22 ; 0 ; 14 ; 142 ; 3 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~183 (inverted) ; - ; +; FB_AD[22] ; AA8 ; 3 ; 22 ; 0 ; 7 ; 139 ; 3 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~183 (inverted) ; - ; +; FB_AD[23] ; AB8 ; 3 ; 22 ; 0 ; 0 ; 136 ; 2 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~259 (inverted) ; - ; +; FB_AD[24] ; T11 ; 3 ; 18 ; 0 ; 0 ; 62 ; 3 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~224 (inverted) ; - ; +; FB_AD[25] ; AA9 ; 3 ; 27 ; 0 ; 7 ; 58 ; 3 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~224 (inverted) ; - ; +; FB_AD[26] ; AB9 ; 3 ; 27 ; 0 ; 0 ; 56 ; 11 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~203 (inverted) ; - ; +; FB_AD[27] ; U11 ; 3 ; 29 ; 0 ; 28 ; 47 ; 5 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~141 (inverted) ; - ; +; FB_AD[28] ; V11 ; 3 ; 34 ; 0 ; 28 ; 36 ; 1 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~141 (inverted) ; - ; +; FB_AD[29] ; W10 ; 3 ; 34 ; 0 ; 21 ; 32 ; 1 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~141 (inverted) ; - ; +; FB_AD[2] ; AA3 ; 3 ; 7 ; 0 ; 28 ; 20 ; 120 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; FB_AD[30] ; Y10 ; 3 ; 34 ; 0 ; 14 ; 36 ; 1 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~141 (inverted) ; - ; +; FB_AD[31] ; AA10 ; 3 ; 34 ; 0 ; 7 ; 35 ; 1 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~141 (inverted) ; - ; +; FB_AD[3] ; AB3 ; 3 ; 7 ; 0 ; 21 ; 20 ; 97 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; FB_AD[4] ; W6 ; 3 ; 7 ; 0 ; 14 ; 20 ; 83 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; FB_AD[5] ; V7 ; 3 ; 7 ; 0 ; 7 ; 20 ; 161 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; FB_AD[6] ; AA4 ; 3 ; 9 ; 0 ; 28 ; 19 ; 27 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; FB_AD[7] ; AB4 ; 3 ; 9 ; 0 ; 21 ; 18 ; 26 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; FB_AD[8] ; AA5 ; 3 ; 9 ; 0 ; 14 ; 20 ; 34 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; FB_AD[9] ; AB5 ; 3 ; 9 ; 0 ; 7 ; 20 ; 22 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; +; IO[0] ; A8 ; 8 ; 25 ; 43 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[10] ; B15 ; 7 ; 45 ; 43 ; 14 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[11] ; C13 ; 7 ; 45 ; 43 ; 21 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[12] ; D13 ; 7 ; 45 ; 43 ; 28 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[13] ; E13 ; 7 ; 41 ; 43 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[14] ; A14 ; 7 ; 41 ; 43 ; 14 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[15] ; B14 ; 7 ; 38 ; 43 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[16] ; A13 ; 7 ; 38 ; 43 ; 21 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[17] ; B13 ; 7 ; 38 ; 43 ; 28 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[1] ; A7 ; 8 ; 25 ; 43 ; 14 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[2] ; B7 ; 8 ; 25 ; 43 ; 21 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[3] ; A6 ; 8 ; 25 ; 43 ; 28 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[4] ; B6 ; 8 ; 22 ; 43 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[5] ; E9 ; 8 ; 22 ; 43 ; 28 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[6] ; C8 ; 8 ; 20 ; 43 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[7] ; C7 ; 8 ; 20 ; 43 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[8] ; G10 ; 8 ; 11 ; 43 ; 28 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; IO[9] ; A15 ; 7 ; 45 ; 43 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; LP_D[0] ; F7 ; 8 ; 3 ; 43 ; 21 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; +; LP_D[1] ; C4 ; 8 ; 3 ; 43 ; 0 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; +; LP_D[2] ; C3 ; 8 ; 5 ; 43 ; 28 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; +; LP_D[3] ; E7 ; 8 ; 5 ; 43 ; 21 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; +; LP_D[4] ; D6 ; 8 ; 5 ; 43 ; 14 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; +; LP_D[5] ; B3 ; 8 ; 5 ; 43 ; 7 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; +; LP_D[6] ; A3 ; 8 ; 5 ; 43 ; 0 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; +; LP_D[7] ; G8 ; 8 ; 7 ; 43 ; 21 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; +; SCSI_D[0] ; J6 ; 1 ; 0 ; 36 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; SCSI_D[1] ; E1 ; 1 ; 0 ; 36 ; 14 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; SCSI_D[2] ; F2 ; 1 ; 0 ; 35 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; SCSI_D[3] ; F1 ; 1 ; 0 ; 35 ; 14 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; SCSI_D[4] ; G4 ; 1 ; 0 ; 41 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; SCSI_D[5] ; G3 ; 1 ; 0 ; 41 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; SCSI_D[6] ; L8 ; 1 ; 0 ; 31 ; 21 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; SCSI_D[7] ; K8 ; 1 ; 0 ; 30 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; SCSI_PAR ; M7 ; 2 ; 0 ; 11 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; SD_CD_DATA3 ; F13 ; 7 ; 45 ; 43 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; SD_CMD_D1 ; E14 ; 7 ; 48 ; 43 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; SRD[0] ; B5 ; 8 ; 11 ; 43 ; 14 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; SRD[10] ; A9 ; 8 ; 32 ; 43 ; 28 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; SRD[11] ; B10 ; 8 ; 32 ; 43 ; 21 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; SRD[12] ; D10 ; 8 ; 32 ; 43 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; SRD[13] ; F10 ; 8 ; 9 ; 43 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; SRD[14] ; G9 ; 8 ; 1 ; 43 ; 28 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; SRD[15] ; H10 ; 8 ; 18 ; 43 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; SRD[1] ; A5 ; 8 ; 14 ; 43 ; 14 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; SRD[2] ; C6 ; 8 ; 9 ; 43 ; 7 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; SRD[3] ; G11 ; 8 ; 27 ; 43 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; SRD[4] ; C10 ; 8 ; 29 ; 43 ; 21 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; SRD[5] ; F9 ; 8 ; 1 ; 43 ; 7 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; SRD[6] ; E10 ; 8 ; 32 ; 43 ; 7 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; SRD[7] ; H11 ; 8 ; 20 ; 43 ; 28 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; SRD[8] ; B9 ; 8 ; 29 ; 43 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; SRD[9] ; A10 ; 8 ; 32 ; 43 ; 14 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; +; VDQS[0] ; AA15 ; 4 ; 43 ; 0 ; 14 ; 0 ; 0 ; no ; no ; no ; yes ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; - ; +; VDQS[1] ; W15 ; 4 ; 52 ; 0 ; 21 ; 0 ; 0 ; no ; no ; no ; yes ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst90~_Duplicate_2 ; - ; +; VDQS[2] ; U22 ; 5 ; 67 ; 11 ; 7 ; 0 ; 0 ; no ; no ; no ; yes ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; - ; +; VDQS[3] ; T16 ; 4 ; 63 ; 0 ; 7 ; 0 ; 0 ; no ; no ; no ; yes ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst90 ; - ; +; VD[0] ; M22 ; 5 ; 67 ; 18 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[10] ; P17 ; 5 ; 67 ; 10 ; 14 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[11] ; R21 ; 5 ; 67 ; 13 ; 0 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[12] ; N17 ; 5 ; 67 ; 17 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[13] ; P20 ; 5 ; 67 ; 14 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[14] ; R22 ; 5 ; 67 ; 13 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[15] ; N20 ; 5 ; 67 ; 15 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[16] ; T12 ; 4 ; 45 ; 0 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[17] ; Y13 ; 4 ; 43 ; 0 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[18] ; AA13 ; 4 ; 38 ; 0 ; 28 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[19] ; V14 ; 4 ; 50 ; 0 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[1] ; M21 ; 5 ; 67 ; 18 ; 0 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[20] ; U13 ; 4 ; 50 ; 0 ; 28 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[21] ; V15 ; 4 ; 50 ; 0 ; 0 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[22] ; W14 ; 4 ; 48 ; 0 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[23] ; AB16 ; 4 ; 45 ; 0 ; 14 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[24] ; AB15 ; 4 ; 43 ; 0 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[25] ; AA14 ; 4 ; 38 ; 0 ; 14 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[26] ; AB14 ; 4 ; 38 ; 0 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[27] ; V13 ; 4 ; 48 ; 0 ; 28 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[28] ; W13 ; 4 ; 43 ; 0 ; 28 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[29] ; AB13 ; 4 ; 38 ; 0 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[2] ; P22 ; 5 ; 67 ; 14 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[30] ; V12 ; 4 ; 41 ; 0 ; 28 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[31] ; U12 ; 4 ; 43 ; 0 ; 0 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[3] ; R20 ; 5 ; 67 ; 11 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[4] ; P21 ; 5 ; 67 ; 14 ; 0 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[5] ; R17 ; 5 ; 67 ; 10 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[6] ; R19 ; 5 ; 67 ; 12 ; 14 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[7] ; U21 ; 5 ; 67 ; 11 ; 0 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[8] ; V22 ; 5 ; 67 ; 10 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; VD[9] ; R18 ; 5 ; 67 ; 12 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; +; nSCSI_BUSY ; N8 ; 2 ; 0 ; 11 ; 14 ; 0 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; nSCSI_RST ; N6 ; 2 ; 0 ; 12 ; 21 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; +; nSCSI_SEL ; M8 ; 2 ; 0 ; 11 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; ++-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------------+---------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------+ +; Dual Purpose and Dedicated Pins ; ++----------+------------------------------------------+--------------------------------+-------------------------+---------------------------+ +; Location ; Pin Name ; Reserved As ; User Signal Name ; Pin Type ; ++----------+------------------------------------------+--------------------------------+-------------------------+---------------------------+ +; D1 ; DIFFIO_L8n, DATA1, ASDO ; As input tri-stated ; ~ALTERA_ASDO_DATA1~ ; Dual Purpose Pin ; +; E2 ; DIFFIO_L10p, FLASH_nCE, nCSO ; As input tri-stated ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin ; +; K6 ; nSTATUS ; - ; - ; Dedicated Programming Pin ; +; K2 ; DCLK ; As input tri-stated ; ~ALTERA_DCLK~ ; Dual Purpose Pin ; +; K1 ; DATA0 ; As input tri-stated ; ~ALTERA_DATA0~ ; Dual Purpose Pin ; +; K5 ; nCONFIG ; - ; - ; Dedicated Programming Pin ; +; L3 ; nCE ; - ; - ; Dedicated Programming Pin ; +; N22 ; DIFFIO_R32n, DEV_OE ; Reserved as secondary function ; ~ALTERA_DEV_OE~ ; Dual Purpose Pin ; +; N21 ; DIFFIO_R32p, DEV_CLRn ; Reserved as secondary function ; ~ALTERA_DEV_CLRn~ ; Dual Purpose Pin ; +; M18 ; CONF_DONE ; - ; - ; Dedicated Programming Pin ; +; M17 ; MSEL0 ; - ; - ; Dedicated Programming Pin ; +; L18 ; MSEL1 ; - ; - ; Dedicated Programming Pin ; +; L17 ; MSEL2 ; - ; - ; Dedicated Programming Pin ; +; K20 ; MSEL3 ; - ; - ; Dedicated Programming Pin ; +; K22 ; DIFFIO_R24n, nCEO ; Use as programming pin ; ~ALTERA_nCEO~ ; Dual Purpose Pin ; +; K21 ; DIFFIO_R24p, CLKUSR ; Use as general purpose IO ; HSYNC_PAD ; Dual Purpose Pin ; +; E22 ; DIFFIO_R12n, nWE ; Use as regular IO ; VG[1] ; Dual Purpose Pin ; +; E21 ; DIFFIO_R12p, nOE ; Use as regular IO ; VG[2] ; Dual Purpose Pin ; +; F20 ; DIFFIO_R8n, nAVD ; Use as regular IO ; nIRQ[4] ; Dual Purpose Pin ; +; F19 ; DIFFIO_R8n, nAVD ; - ; PIXEL_CLK_PAD ; Dual Purpose Pin ; +; G18 ; DIFFIO_R7n, PADD23 ; Use as regular IO ; VB[0] ; Dual Purpose Pin ; +; B22 ; DIFFIO_R5n, PADD22 ; Use as regular IO ; VB[4] ; Dual Purpose Pin ; +; B21 ; DIFFIO_R5p, PADD21 ; Use as regular IO ; VB[5] ; Dual Purpose Pin ; +; C20 ; DIFFIO_R4n, PADD20, DQS2R/CQ3R,CDPCLK5 ; Use as regular IO ; VB[6] ; Dual Purpose Pin ; +; B18 ; DIFFIO_T45p, PADD0 ; Use as regular IO ; RTS ; Dual Purpose Pin ; +; A17 ; DIFFIO_T41n, PADD1 ; Use as regular IO ; YM_QA ; Dual Purpose Pin ; +; B17 ; DIFFIO_T41p, PADD2 ; Use as regular IO ; SD_DATA2 ; Dual Purpose Pin ; +; E14 ; DIFFIO_T38n, PADD3 ; Use as regular IO ; SD_CMD_D1 ; Dual Purpose Pin ; +; F13 ; DIFFIO_T37p, PADD4, DQS2T/CQ3T,DPCLK8 ; Use as regular IO ; SD_CD_DATA3 ; Dual Purpose Pin ; +; A15 ; DIFFIO_T36n, PADD5 ; Use as regular IO ; IO[9] ; Dual Purpose Pin ; +; B15 ; DIFFIO_T36p, PADD6 ; Use as regular IO ; IO[10] ; Dual Purpose Pin ; +; C13 ; DIFFIO_T35n, PADD7 ; Use as regular IO ; IO[11] ; Dual Purpose Pin ; +; D13 ; DIFFIO_T35p, PADD8 ; Use as regular IO ; IO[12] ; Dual Purpose Pin ; +; A14 ; DIFFIO_T31n, PADD9 ; Use as regular IO ; IO[14] ; Dual Purpose Pin ; +; B14 ; DIFFIO_T31p, PADD10 ; Use as regular IO ; IO[15] ; Dual Purpose Pin ; +; A13 ; DIFFIO_T29n, PADD11 ; Use as regular IO ; IO[16] ; Dual Purpose Pin ; +; B13 ; DIFFIO_T29p, PADD12, DQS4T/CQ5T,DPCLK9 ; Use as regular IO ; IO[17] ; Dual Purpose Pin ; +; E11 ; DIFFIO_T27n, PADD13 ; Use as regular IO ; nDREQ1 ; Dual Purpose Pin ; +; F11 ; DIFFIO_T27p, PADD14 ; Use as regular IO ; nSROE ; Dual Purpose Pin ; +; B10 ; DIFFIO_T25p, PADD15 ; Use as regular IO ; SRD[11] ; Dual Purpose Pin ; +; A9 ; DIFFIO_T24n, PADD16 ; Use as regular IO ; SRD[10] ; Dual Purpose Pin ; +; B9 ; DIFFIO_T24p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO ; SRD[8] ; Dual Purpose Pin ; +; A8 ; DIFFIO_T20n, DATA2 ; Use as regular IO ; IO[0] ; Dual Purpose Pin ; +; B8 ; DIFFIO_T20p, DATA3 ; Use as regular IO ; nSRCS ; Dual Purpose Pin ; +; A7 ; DIFFIO_T19n, PADD18 ; Use as regular IO ; IO[1] ; Dual Purpose Pin ; +; B7 ; DIFFIO_T19p, DATA4 ; Use as regular IO ; IO[2] ; Dual Purpose Pin ; +; A6 ; DIFFIO_T18n, PADD19 ; Use as regular IO ; IO[3] ; Dual Purpose Pin ; +; B6 ; DIFFIO_T18p, DATA15 ; Use as regular IO ; IO[4] ; Dual Purpose Pin ; +; C8 ; DIFFIO_T16n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO ; IO[6] ; Dual Purpose Pin ; +; C7 ; DIFFIO_T16p, DATA13 ; Use as regular IO ; IO[7] ; Dual Purpose Pin ; +; A5 ; DIFFIO_T11p, DATA5 ; Use as regular IO ; SRD[1] ; Dual Purpose Pin ; +; F10 ; DIFFIO_T8p, DATA6 ; Use as regular IO ; SRD[13] ; Dual Purpose Pin ; +; C6 ; DIFFIO_T7n, DATA7 ; Use as regular IO ; SRD[2] ; Dual Purpose Pin ; +; B4 ; DIFFIO_T6p, DATA8 ; Use as regular IO ; nSRBHE ; Dual Purpose Pin ; +; F8 ; DIFFIO_T5n, DATA9 ; Use as regular IO ; nSRWE ; Dual Purpose Pin ; +; A3 ; DIFFIO_T4n, DATA10 ; Use as regular IO ; LP_D[6] ; Dual Purpose Pin ; +; B3 ; DIFFIO_T4p, DATA11 ; Use as regular IO ; LP_D[5] ; Dual Purpose Pin ; +; C4 ; DIFFIO_T3p, DATA12, DQS1T/CQ1T#,CDPCLK7 ; Use as regular IO ; LP_D[1] ; Dual Purpose Pin ; ++----------+------------------------------------------+--------------------------------+-------------------------+---------------------------+ + + ++-------------------------------------------------------------+ +; I/O Bank Usage ; ++----------+-------------------+---------------+--------------+ +; I/O Bank ; Usage ; VCCIO Voltage ; VREF Voltage ; ++----------+-------------------+---------------+--------------+ +; 1 ; 30 / 36 ( 83 % ) ; 3.3V ; -- ; +; 2 ; 44 / 46 ( 96 % ) ; 3.3V ; -- ; +; 3 ; 38 / 42 ( 90 % ) ; 3.3V ; -- ; +; 4 ; 33 / 43 ( 77 % ) ; 2.5V ; -- ; +; 5 ; 37 / 42 ( 88 % ) ; 2.5V ; -- ; +; 6 ; 35 / 37 ( 95 % ) ; 3.0V ; -- ; +; 7 ; 43 / 43 ( 100 % ) ; 3.3V ; -- ; +; 8 ; 42 / 43 ( 98 % ) ; 3.3V ; -- ; ++----------+-------------------+---------------+--------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; All Package Pins ; ++----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir. ; I/O Standard ; Voltage ; I/O Type ; User Assignment ; Bus Hold ; Weak Pull Up ; ++----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +; A1 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; A2 ; ; 8 ; VCCIO8 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; A3 ; 534 ; 8 ; LP_D[6] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A4 ; 529 ; 8 ; nSRBLE ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A5 ; 518 ; 8 ; SRD[1] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A6 ; 501 ; 8 ; IO[3] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A7 ; 499 ; 8 ; IO[1] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A8 ; 497 ; 8 ; IO[0] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A9 ; 487 ; 8 ; SRD[10] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A10 ; 485 ; 8 ; SRD[9] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A11 ; 481 ; 8 ; DVI_INT ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A12 ; 479 ; 7 ; nDACK1 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A13 ; 473 ; 7 ; IO[16] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A14 ; 469 ; 7 ; IO[14] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A15 ; 458 ; 7 ; IO[9] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A16 ; 448 ; 7 ; SD_DATA1 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A17 ; 446 ; 7 ; YM_QA ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A18 ; 437 ; 7 ; TxD ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A19 ; 435 ; 7 ; DCD ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A20 ; 430 ; 7 ; nRD_DATA ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; A21 ; ; 7 ; VCCIO7 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; A22 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; AA1 ; 125 ; 2 ; nPCI_INTA ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; AA2 ; 124 ; 2 ; PIC_INT ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; AA3 ; 154 ; 3 ; FB_AD[2] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; AA4 ; 158 ; 3 ; FB_AD[6] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; AA5 ; 160 ; 3 ; FB_AD[8] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; AA6 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; AA7 ; 173 ; 3 ; FB_AD[15] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; AA8 ; 183 ; 3 ; FB_AD[22] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; AA9 ; 189 ; 3 ; FB_AD[25] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; AA10 ; 202 ; 3 ; FB_AD[31] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; AA11 ; 204 ; 3 ; GND+ ; ; ; ; Column I/O ; ; -- ; -- ; +; AA12 ; 206 ; 4 ; GND+ ; ; ; ; Column I/O ; ; -- ; -- ; +; AA13 ; 208 ; 4 ; VD[18] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AA14 ; 210 ; 4 ; VD[25] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AA15 ; 220 ; 4 ; VDQS[0] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AA16 ; 224 ; 4 ; VDM[0] ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AA17 ; 243 ; 4 ; nDDR_CLK ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AA18 ; 245 ; 4 ; VA[12] ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AA19 ; 252 ; 4 ; BA[1] ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AA20 ; 259 ; 4 ; VA[7] ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AA21 ; 274 ; 5 ; VA[6] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; AA22 ; 273 ; 5 ; VA[4] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; AB1 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; AB2 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; AB3 ; 155 ; 3 ; FB_AD[3] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; AB4 ; 159 ; 3 ; FB_AD[7] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; AB5 ; 161 ; 3 ; FB_AD[9] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; AB6 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; AB7 ; 174 ; 3 ; FB_AD[16] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; AB8 ; 184 ; 3 ; FB_AD[23] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; AB9 ; 190 ; 3 ; FB_AD[26] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; AB10 ; 203 ; 3 ; CLK24M576 ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; AB11 ; 205 ; 3 ; GND+ ; ; ; ; Column I/O ; ; -- ; -- ; +; AB12 ; 207 ; 4 ; CLK33M ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; AB13 ; 209 ; 4 ; VD[29] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AB14 ; 211 ; 4 ; VD[26] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AB15 ; 221 ; 4 ; VD[24] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AB16 ; 225 ; 4 ; VD[23] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AB17 ; 244 ; 4 ; DDR_CLK ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AB18 ; 242 ; 4 ; nVCAS ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AB19 ; 253 ; 4 ; VA[9] ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AB20 ; 260 ; 4 ; VA[8] ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; AB21 ; ; 4 ; VCCIO4 ; power ; ; 2.5V ; -- ; ; -- ; -- ; +; AB22 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; B1 ; 4 ; 1 ; ACSI_D[0] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; B2 ; 3 ; 1 ; MIDI_TLR ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; B3 ; 535 ; 8 ; LP_D[5] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B4 ; 530 ; 8 ; nSRBHE ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B5 ; 523 ; 8 ; SRD[0] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B6 ; 502 ; 8 ; IO[4] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B7 ; 500 ; 8 ; IO[2] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B8 ; 498 ; 8 ; nSRCS ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B9 ; 488 ; 8 ; SRD[8] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B10 ; 486 ; 8 ; SRD[11] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B11 ; 482 ; 8 ; nRSTO_MCF ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B12 ; 480 ; 7 ; nDACK0 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B13 ; 474 ; 7 ; IO[17] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B14 ; 470 ; 7 ; IO[15] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B15 ; 459 ; 7 ; IO[10] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B16 ; 449 ; 7 ; SD_DATA0 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B17 ; 447 ; 7 ; SD_DATA2 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B18 ; 438 ; 7 ; RTS ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B19 ; 434 ; 7 ; RI ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B20 ; 431 ; 7 ; nSDSEL ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; B21 ; 404 ; 6 ; VB[5] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; B22 ; 403 ; 6 ; VB[4] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; C1 ; 15 ; 1 ; ACSI_D[4] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; C2 ; 14 ; 1 ; ACSI_D[3] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; C3 ; 538 ; 8 ; LP_D[2] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; C4 ; 539 ; 8 ; LP_D[1] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; C5 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; C6 ; 526 ; 8 ; SRD[2] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; C7 ; 508 ; 8 ; IO[7] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; C8 ; 507 ; 8 ; IO[6] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; C9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; C10 ; 491 ; 8 ; SRD[4] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; C11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; C12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; C13 ; 460 ; 7 ; IO[11] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; C14 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; C15 ; 450 ; 7 ; SD_CLK ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; C16 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; C17 ; 433 ; 7 ; nDCHG ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; C18 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; C19 ; 428 ; 7 ; TRACK00 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; C20 ; 405 ; 6 ; VB[6] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; C21 ; 401 ; 6 ; VB[3] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; C22 ; 400 ; 6 ; VB[2] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; D1 ; 17 ; 1 ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; D2 ; 16 ; 1 ; ACSI_D[5] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; D3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; D4 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; D5 ; ; 8 ; VCCIO8 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; D6 ; 536 ; 8 ; LP_D[4] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; D7 ; 527 ; 8 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; +; D8 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; D9 ; ; 8 ; VCCIO8 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; D10 ; 483 ; 8 ; SRD[12] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; D11 ; ; 8 ; VCCIO8 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; D12 ; ; 7 ; VCCIO7 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; D13 ; 461 ; 7 ; IO[12] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; D14 ; ; 7 ; VCCIO7 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; D15 ; 439 ; 7 ; DTR ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; D16 ; ; 7 ; VCCIO7 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; D17 ; 426 ; 7 ; nWR_GATE ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; D18 ; ; 7 ; VCCIO7 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; D19 ; 429 ; 7 ; nWP ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; D20 ; 407 ; 6 ; VB[7] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; D21 ; 395 ; 6 ; VG[7] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; D22 ; 394 ; 6 ; VG[6] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; E1 ; 22 ; 1 ; SCSI_D[1] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; E2 ; 21 ; 1 ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; E3 ; 9 ; 1 ; ACSI_D[2] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; E4 ; 8 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; +; E5 ; 546 ; 8 ; LPDIR ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; E6 ; 545 ; 8 ; LP_STR ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; E7 ; 537 ; 8 ; LP_D[3] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; E8 ; ; 8 ; VCCIO8 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; E9 ; 506 ; 8 ; IO[5] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; E10 ; 484 ; 8 ; SRD[6] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; E11 ; 477 ; 7 ; nDREQ1 ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; E12 ; 476 ; 7 ; MIDI_IN ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; E13 ; 468 ; 7 ; IO[13] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; E14 ; 453 ; 7 ; SD_CMD_D1 ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; E15 ; 440 ; 7 ; YM_QC ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; E16 ; 418 ; 7 ; nINDEX ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; E17 ; ; ; VCCD_PLL2 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; E18 ; ; ; GNDA2 ; gnd ; ; ; -- ; ; -- ; -- ; +; E19 ; ; 6 ; VCCIO6 ; power ; ; 3.0V ; -- ; ; -- ; -- ; +; E20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; E21 ; 388 ; 6 ; VG[2] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; E22 ; 387 ; 6 ; VG[1] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; F1 ; 26 ; 1 ; SCSI_D[3] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; F2 ; 25 ; 1 ; SCSI_D[2] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; F3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; F4 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; F5 ; ; ; GNDA3 ; gnd ; ; ; -- ; ; -- ; -- ; +; F6 ; ; ; VCCD_PLL3 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; F7 ; 542 ; 8 ; LP_D[0] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; F8 ; 531 ; 8 ; nSRWE ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; F9 ; 544 ; 8 ; SRD[5] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; F10 ; 525 ; 8 ; SRD[13] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; F11 ; 478 ; 7 ; nSROE ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; F12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; F13 ; 457 ; 7 ; SD_CD_DATA3 ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; F14 ; 423 ; 7 ; nSTEP ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; F15 ; 419 ; 7 ; DSA_D ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; F16 ; 417 ; 7 ; HD_DD ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; F17 ; 410 ; 6 ; nSYNC ; output ; 3.0-V LVCMOS ; ; Row I/O ; Y ; no ; Off ; +; F18 ; ; -- ; VCCA2 ; power ; ; 2.5V ; -- ; ; -- ; -- ; +; F19 ; 397 ; 6 ; PIXEL_CLK_PAD ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; F20 ; 396 ; 6 ; nIRQ[4] ; output ; 3.0-V LVCMOS ; ; Row I/O ; Y ; no ; Off ; +; F21 ; 376 ; 6 ; nIRQ[2] ; output ; 3.0-V LVCMOS ; ; Row I/O ; Y ; no ; Off ; +; F22 ; 375 ; 6 ; VR[7] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; G1 ; 67 ; 1 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; G2 ; 66 ; 1 ; MAIN_CLK ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; G3 ; 1 ; 1 ; SCSI_D[5] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; G4 ; 0 ; 1 ; SCSI_D[4] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; G5 ; 5 ; 1 ; ACSI_D[1] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; G6 ; ; -- ; VCCA3 ; power ; ; 2.5V ; -- ; ; -- ; -- ; +; G7 ; 543 ; 8 ; LP_BUSY ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; G8 ; 532 ; 8 ; LP_D[7] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; G9 ; 547 ; 8 ; SRD[14] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; G10 ; 524 ; 8 ; IO[8] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; G11 ; 492 ; 8 ; SRD[3] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; G12 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; G13 ; 444 ; 7 ; YM_QB ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; G14 ; 441 ; 7 ; nWR ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; G15 ; 422 ; 7 ; nSTEP_DIR ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; G16 ; 420 ; 7 ; nMOT_ON ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; G17 ; 411 ; 6 ; nBLANK_PAD ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; G18 ; 398 ; 6 ; VB[0] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; G19 ; ; 6 ; VCCIO6 ; power ; ; 3.0V ; -- ; ; -- ; -- ; +; G20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; G21 ; 345 ; 6 ; E0_INT ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; G22 ; 344 ; 6 ; IDE_INT ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; H1 ; 52 ; 1 ; nSCSI_C_D ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; H2 ; 51 ; 1 ; nSCSI_MSG ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; H3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; H4 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; H5 ; 42 ; 1 ; MIDI_OLR ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; H6 ; 19 ; 1 ; ACSI_D[7] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; H7 ; 18 ; 1 ; ACSI_D[6] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; H8 ; 29 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; +; H9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; H10 ; 512 ; 8 ; SRD[15] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; H11 ; 511 ; 8 ; SRD[7] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; H12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; H13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; H14 ; 425 ; 7 ; CTS ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; H15 ; 424 ; 7 ; RxD ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; H16 ; 393 ; 6 ; VG[5] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; H17 ; 399 ; 6 ; VB[1] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; H18 ; 391 ; 6 ; VG[3] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; H19 ; 386 ; 6 ; VG[0] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; H20 ; 385 ; 6 ; nIRQ[3] ; output ; 3.0-V LVCMOS ; ; Row I/O ; Y ; no ; Off ; +; H21 ; 365 ; 6 ; VR[3] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; H22 ; 364 ; 6 ; VR[2] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; J1 ; 55 ; 1 ; CLKUSB ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; J2 ; 54 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; +; J3 ; 53 ; 1 ; nSCSI_I_O ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; J4 ; 50 ; 1 ; nACSI_INT ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; J5 ; 38 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; +; J6 ; 20 ; 1 ; SCSI_D[0] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; J7 ; 45 ; 1 ; SCSI_DIR ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; J8 ; 30 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; +; J9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; J10 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; J11 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; J12 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; J13 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; J14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; J15 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; J16 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; J17 ; 392 ; 6 ; VG[4] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; J18 ; 374 ; 6 ; VR[6] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; J19 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; J20 ; ; 6 ; VCCIO6 ; power ; ; 3.0V ; -- ; ; -- ; -- ; +; J21 ; 363 ; 6 ; VR[1] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; J22 ; 362 ; 6 ; VR[0] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; K1 ; 59 ; 1 ; ~ALTERA_DATA0~ / RESERVED_INPUT ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; K2 ; 58 ; 1 ; ~ALTERA_DCLK~ / RESERVED_INPUT ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; K3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; K4 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; K5 ; 60 ; 1 ; ^nCONFIG ; ; ; ; -- ; ; -- ; -- ; +; K6 ; 41 ; 1 ; ^nSTATUS ; ; ; ; -- ; ; -- ; -- ; +; K7 ; 46 ; 1 ; nACSI_DRQ ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; K8 ; 44 ; 1 ; SCSI_D[7] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; K9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; K10 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; K11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; K12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; K13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; K14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; K15 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; K16 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; K17 ; 369 ; 6 ; VR[4] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; K18 ; 370 ; 6 ; VR[5] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; K19 ; 357 ; 6 ; VSYNC_PAD ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; K20 ; 350 ; 6 ; ^MSEL3 ; ; ; ; -- ; ; -- ; -- ; +; K21 ; 361 ; 6 ; HSYNC_PAD ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; K22 ; 360 ; 6 ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN ; output ; 3.0-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; L1 ; 63 ; 1 ; #TMS ; input ; ; ; -- ; ; -- ; -- ; +; L2 ; 62 ; 1 ; #TCK ; input ; ; ; -- ; ; -- ; -- ; +; L3 ; 65 ; 1 ; ^nCE ; ; ; ; -- ; ; -- ; -- ; +; L4 ; 64 ; 1 ; #TDO ; output ; ; ; -- ; ; -- ; -- ; +; L5 ; 61 ; 1 ; #TDI ; input ; ; ; -- ; ; -- ; -- ; +; L6 ; 70 ; 2 ; ACSI_DIR ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; L7 ; 79 ; 2 ; PIC_AMKB_RX ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; L8 ; 43 ; 1 ; SCSI_D[6] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; L9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; L10 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; L11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; L12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; L13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; L14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; L15 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; L16 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; L17 ; 349 ; 6 ; ^MSEL2 ; ; ; ; -- ; ; -- ; -- ; +; L18 ; 348 ; 6 ; ^MSEL1 ; ; ; ; -- ; ; -- ; -- ; +; L19 ; ; 6 ; VCCIO6 ; power ; ; 3.0V ; -- ; ; -- ; -- ; +; L20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; L21 ; 354 ; 6 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; +; L22 ; 353 ; 6 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; +; M1 ; 73 ; 2 ; nACSI_RESET ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; M2 ; 72 ; 2 ; nACSI_CS ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; M3 ; 75 ; 2 ; nSCSI_ATN ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; M4 ; 74 ; 2 ; nACSI_ACK ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; M5 ; 80 ; 2 ; IDE_RES ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; M6 ; 71 ; 2 ; ACSI_A1 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; M7 ; 105 ; 2 ; SCSI_PAR ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; M8 ; 106 ; 2 ; nSCSI_SEL ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; M9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; M10 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; M11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; M12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; M13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; M14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; M15 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; M16 ; 337 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; +; M17 ; 347 ; 6 ; ^MSEL0 ; ; ; ; -- ; ; -- ; -- ; +; M18 ; 346 ; 6 ; ^CONF_DONE ; ; ; ; -- ; ; -- ; -- ; +; M19 ; 336 ; 5 ; SD_WP ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; M20 ; 335 ; 5 ; SD_CARD_DEDECT ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; M21 ; 334 ; 5 ; VD[1] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; M22 ; 333 ; 5 ; VD[0] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; N1 ; 77 ; 2 ; AMKB_TX ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; no ; Off ; +; N2 ; 76 ; 2 ; nSCSI_ACK ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; N3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; N4 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; N5 ; 87 ; 2 ; nRP_LDS ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; N6 ; 104 ; 2 ; nSCSI_RST ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; N7 ; 122 ; 2 ; nIRQ[7] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; N8 ; 107 ; 2 ; nSCSI_BUSY ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; N9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; N10 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; N11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; N12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; N13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; N14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; N15 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; N16 ; 314 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; +; N17 ; 329 ; 5 ; VD[12] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; N18 ; 330 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; +; N19 ; 324 ; 5 ; LED_FPGA_OK ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; N20 ; 323 ; 5 ; VD[15] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; N21 ; 332 ; 5 ; ~ALTERA_DEV_CLRn~ / RESERVED_INPUT ; input ; 2.5 V ; ; Row I/O ; N ; no ; Off ; +; N22 ; 331 ; 5 ; ~ALTERA_DEV_OE~ / RESERVED_INPUT ; input ; 2.5 V ; ; Row I/O ; N ; no ; Off ; +; P1 ; 84 ; 2 ; nIDE_RD ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; P2 ; 83 ; 2 ; nIDE_WR ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; P3 ; 89 ; 2 ; nROM3 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; P4 ; 88 ; 2 ; nRP_UDS ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; P5 ; 103 ; 2 ; nIRQ[5] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; P6 ; 131 ; 2 ; nPCI_INTD ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; P7 ; 123 ; 2 ; nIRQ[6] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; P8 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; P9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; P10 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; P11 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; P12 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; P13 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; P14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; P15 ; 298 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; +; P16 ; 299 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; +; P17 ; 302 ; 5 ; VD[10] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; P18 ; ; 5 ; VCCIO5 ; power ; ; 2.5V ; -- ; ; -- ; -- ; +; P19 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; P20 ; 317 ; 5 ; VD[13] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; P21 ; 320 ; 5 ; VD[4] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; P22 ; 319 ; 5 ; VD[2] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; R1 ; 86 ; 2 ; nIDE_CS1 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; R2 ; 85 ; 2 ; nIDE_CS0 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; R3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; R4 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; R5 ; 135 ; 2 ; TIN0 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; R6 ; 136 ; 2 ; nFB_OE ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; R7 ; 137 ; 2 ; FB_ALE ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; R8 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; R9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; R10 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; R11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; R12 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; R13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; R14 ; 268 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; +; R15 ; 269 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; +; R16 ; 267 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; +; R17 ; 301 ; 5 ; VD[5] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; R18 ; 309 ; 5 ; VD[9] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; R19 ; 310 ; 5 ; VD[6] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; R20 ; 305 ; 5 ; VD[3] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; R21 ; 316 ; 5 ; VD[11] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; R22 ; 315 ; 5 ; VD[14] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; T1 ; 69 ; 2 ; WP_CF_CARD ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; T2 ; 68 ; 2 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; T3 ; 121 ; 2 ; nFB_BURST ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; T4 ; 134 ; 2 ; CLK25M ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; T5 ; 133 ; 2 ; nFB_WR ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; T6 ; ; -- ; VCCA1 ; power ; ; 2.5V ; -- ; ; -- ; -- ; +; T7 ; 138 ; 2 ; nFB_TA ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; T8 ; 166 ; 3 ; nFB_CS1 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; T9 ; 167 ; 3 ; nFB_CS2 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; T10 ; 176 ; 3 ; FB_AD[20] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; T11 ; 177 ; 3 ; FB_AD[24] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; T12 ; 226 ; 4 ; VD[16] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; T13 ; 227 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; +; T14 ; 240 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; +; T15 ; 241 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; +; T16 ; 266 ; 4 ; VDQS[3] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; T17 ; 277 ; 5 ; VDM[3] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; T18 ; 278 ; 5 ; nVCS ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; T19 ; ; 5 ; VCCIO5 ; power ; ; 2.5V ; -- ; ; -- ; -- ; +; T20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; T21 ; 343 ; 5 ; nMASTER ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; T22 ; 342 ; 5 ; TOUT0 ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; U1 ; 92 ; 2 ; nSCSI_DRQ ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; U2 ; 91 ; 2 ; nROM4 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; U3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; U4 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; U5 ; ; ; GNDA1 ; gnd ; ; ; -- ; ; -- ; -- ; +; U6 ; ; ; VCCD_PLL1 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; U7 ; 145 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; +; U8 ; 146 ; 3 ; FB_SIZE0 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; U9 ; 170 ; 3 ; FB_AD[12] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; U10 ; 182 ; 3 ; FB_AD[21] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; U11 ; 191 ; 3 ; FB_AD[27] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; U12 ; 222 ; 4 ; VD[31] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; U13 ; 233 ; 4 ; VD[20] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; U14 ; 235 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; +; U15 ; 236 ; 4 ; VCKE ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; U16 ; 262 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; +; U17 ; 263 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; +; U18 ; ; -- ; VCCA4 ; power ; ; 2.5V ; -- ; ; -- ; -- ; +; U19 ; 291 ; 5 ; VA[11] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; U20 ; 290 ; 5 ; VDM[2] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; U21 ; 308 ; 5 ; VD[7] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; U22 ; 307 ; 5 ; VDQS[2] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; V1 ; 98 ; 2 ; nPD_VGA ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; V2 ; 97 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; +; V3 ; 130 ; 2 ; nPCI_INTC ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; V4 ; 129 ; 2 ; nPCI_INTB ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; V5 ; 142 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; +; V6 ; 141 ; 3 ; nFB_CS3 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; V7 ; 157 ; 3 ; FB_AD[5] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; V8 ; 171 ; 3 ; FB_AD[13] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; V9 ; 178 ; 3 ; FB_AD[18] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; V10 ; 179 ; 3 ; FB_AD[19] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; V11 ; 199 ; 3 ; FB_AD[28] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; V12 ; 213 ; 4 ; VD[30] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; V13 ; 228 ; 4 ; VD[27] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; V14 ; 234 ; 4 ; VD[19] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; V15 ; 237 ; 4 ; VD[21] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; V16 ; 261 ; 4 ; VDM[1] ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; V17 ; ; ; VCCD_PLL4 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; V18 ; ; ; GNDA4 ; gnd ; ; ; -- ; ; -- ; -- ; +; V19 ; ; 5 ; VCCIO5 ; power ; ; 2.5V ; -- ; ; -- ; -- ; +; V20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; V21 ; 304 ; 5 ; VA[10] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; V22 ; 303 ; 5 ; VD[8] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; W1 ; 111 ; 2 ; nCF_CS1 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; W2 ; 110 ; 2 ; nCF_CS0 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; W3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; W4 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; W5 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; W6 ; 156 ; 3 ; FB_AD[4] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; W7 ; 168 ; 3 ; FB_AD[10] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; W8 ; 172 ; 3 ; FB_AD[14] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; W9 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; W10 ; 200 ; 3 ; FB_AD[29] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; W11 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; W12 ; ; 4 ; VCCIO4 ; power ; ; 2.5V ; -- ; ; -- ; -- ; +; W13 ; 218 ; 4 ; VD[28] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; W14 ; 229 ; 4 ; VD[22] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; W15 ; 239 ; 4 ; VDQS[1] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; W16 ; ; 4 ; VCCIO4 ; power ; ; 2.5V ; -- ; ; -- ; -- ; +; W17 ; 257 ; 4 ; nVRAS ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; W18 ; ; 4 ; VCCIO4 ; power ; ; 2.5V ; -- ; ; -- ; -- ; +; W19 ; 285 ; 5 ; BA[0] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; W20 ; 280 ; 5 ; VA[0] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; W21 ; 293 ; 5 ; VA[2] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; W22 ; 292 ; 5 ; VA[1] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; Y1 ; 113 ; 2 ; IDE_RDY ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; Y2 ; 112 ; 2 ; AMKB_RX ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; +; Y3 ; 148 ; 3 ; FB_AD[0] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; Y4 ; 147 ; 3 ; FB_SIZE1 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; Y5 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; Y6 ; 152 ; 3 ; FB_AD[1] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; Y7 ; 169 ; 3 ; FB_AD[11] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; Y8 ; 175 ; 3 ; FB_AD[17] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; Y9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; Y10 ; 201 ; 3 ; FB_AD[30] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; +; Y11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; Y12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; Y13 ; 219 ; 4 ; VD[17] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; Y14 ; ; 4 ; VCCIO4 ; power ; ; 2.5V ; -- ; ; -- ; -- ; +; Y15 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; Y16 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; Y17 ; 258 ; 4 ; nVWE ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; +; Y18 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; Y19 ; ; 5 ; VCCIO5 ; power ; ; 2.5V ; -- ; ; -- ; -- ; +; Y20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; Y21 ; 289 ; 5 ; VA[5] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; +; Y22 ; 288 ; 5 ; VA[3] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; ++----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +Note: Pin directions (input, output or bidir) are based on device operating in user mode. + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; PLL Summary ; ++-------------------------------+----------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+ +; Name ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1 ; ++-------------------------------+----------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+ +; SDC pin name ; inst|altpll_component|auto_generated|pll1 ; inst13|altpll_component|auto_generated|pll1 ; inst12|altpll_component|auto_generated|pll1 ; inst22|altpll_component|auto_generated|pll1 ; +; PLL mode ; Source Synchronous ; Source Synchronous ; Source Synchronous ; Normal ; +; Compensate clock ; clock0 ; clock1 ; clock0 ; clock0 ; +; Compensated input/output pins ; -- ; nRD_DATA ; MAIN_CLK ; -- ; +; Switchover type ; -- ; -- ; -- ; -- ; +; Input frequency 0 ; 33.0 MHz ; 33.0 MHz ; 33.0 MHz ; 48.0 MHz ; +; Input frequency 1 ; -- ; -- ; -- ; -- ; +; Nominal PFD frequency ; 5.5 MHz ; 11.0 MHz ; 33.0 MHz ; 48.0 MHz ; +; Nominal VCO frequency ; 368.5 MHz ; 1199.0 MHz ; 396.0 MHz ; 576.0 MHz ; +; VCO post scale ; 2 ; -- ; 2 ; 2 ; +; VCO frequency control ; Auto ; Auto ; Auto ; Auto ; +; VCO phase shift step ; 339 ps ; 104 ps ; 315 ps ; 217 ps ; +; VCO multiply ; -- ; -- ; -- ; -- ; +; VCO divide ; -- ; -- ; -- ; -- ; +; Freq min lock ; 32.4 MHz ; 16.8 MHz ; 25.0 MHz ; 25.0 MHz ; +; Freq max lock ; 58.23 MHz ; 35.79 MHz ; 54.18 MHz ; 54.18 MHz ; +; M VCO Tap ; 0 ; 0 ; 0 ; 0 ; +; M Initial ; 1 ; 1 ; 1 ; 1 ; +; M value ; 67 ; 109 ; 12 ; 12 ; +; N value ; 6 ; 3 ; 1 ; 1 ; +; Charge pump current ; setting 1 ; setting 1 ; setting 1 ; setting 1 ; +; Loop filter resistance ; setting 16 ; setting 19 ; setting 27 ; setting 27 ; +; Loop filter capacitance ; setting 0 ; setting 0 ; setting 0 ; setting 0 ; +; Bandwidth ; 340 kHz to 540 kHz ; 450 kHz to 560 kHz ; 680 kHz to 980 kHz ; 680 kHz to 980 kHz ; +; Real time reconfigurable ; Off ; Off ; Off ; On ; +; Scan chain MIF file ; -- ; -- ; -- ; altpll4.mif ; +; Preserve PLL counter order ; Off ; Off ; Off ; Off ; +; PLL location ; PLL_3 ; PLL_4 ; PLL_1 ; PLL_2 ; +; Inclk0 signal ; CLK33M ; CLK33M ; MAIN_CLK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] ; +; Inclk1 signal ; -- ; -- ; -- ; -- ; +; Inclk0 signal type ; Global Clock ; Dedicated Pin ; Dedicated Pin ; Global Clock ; +; Inclk1 signal type ; -- ; -- ; -- ; -- ; ++-------------------------------+----------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; PLL Usage ; ++-------------------------------------------------------------------------------------+--------------+------+------+------------------+----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+ +; Name ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name ; ++-------------------------------------------------------------------------------------+--------------+------+------+------------------+----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+ +; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; clock0 ; 1 ; 66 ; 0.5 MHz ; 0 (0 ps) ; 0.67 (339 ps) ; 50/50 ; C1 ; 67 ; 34/33 Odd ; C0 ; 1 ; 0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; +; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[1] ; clock1 ; 67 ; 900 ; 2.46 MHz ; 0 (0 ps) ; 0.30 (339 ps) ; 50/50 ; C2 ; 150 ; 75/75 Even ; -- ; 1 ; 0 ; inst|altpll_component|auto_generated|pll1|clk[1] ; +; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[2] ; clock2 ; 67 ; 90 ; 24.57 MHz ; 0 (0 ps) ; 3.00 (339 ps) ; 50/50 ; C3 ; 15 ; 8/7 Odd ; -- ; 1 ; 0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; +; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]~cascade_in ; -- ; -- ; -- ; -- ; -- ; -- ; -- ; C0 ; 11 ; 5/6 Odd ; -- ; 1 ; 0 ; ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; clock0 ; 109 ; 1800 ; 2.0 MHz ; 0 (0 ps) ; 0.15 (104 ps) ; 50/50 ; C1 ; 300 ; 150/150 Even ; C0 ; 1 ; 0 ; inst13|altpll_component|auto_generated|pll1|clk[0] ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; clock1 ; 109 ; 225 ; 15.99 MHz ; 0 (0 ps) ; 0.60 (104 ps) ; 50/50 ; C2 ; 75 ; 38/37 Odd ; -- ; 1 ; 0 ; inst13|altpll_component|auto_generated|pll1|clk[1] ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; clock2 ; 109 ; 144 ; 24.98 MHz ; 0 (0 ps) ; 0.94 (104 ps) ; 50/50 ; C3 ; 48 ; 24/24 Even ; -- ; 1 ; 0 ; inst13|altpll_component|auto_generated|pll1|clk[2] ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] ; clock3 ; 109 ; 75 ; 47.96 MHz ; 0 (0 ps) ; 1.80 (104 ps) ; 50/50 ; C4 ; 25 ; 13/12 Odd ; -- ; 1 ; 0 ; inst13|altpll_component|auto_generated|pll1|clk[3] ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]~cascade_in ; -- ; -- ; -- ; -- ; -- ; -- ; -- ; C0 ; 2 ; 1/1 Even ; -- ; 1 ; 0 ; ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; clock0 ; 4 ; 1 ; 132.0 MHz ; 240 (5051 ps) ; 15.00 (315 ps) ; 50/50 ; C0 ; 3 ; 2/1 Odd ; -- ; 3 ; 0 ; inst12|altpll_component|auto_generated|pll1|clk[0] ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; clock1 ; 4 ; 1 ; 132.0 MHz ; 0 (0 ps) ; 15.00 (315 ps) ; 50/50 ; C3 ; 3 ; 2/1 Odd ; -- ; 1 ; 0 ; inst12|altpll_component|auto_generated|pll1|clk[1] ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; clock2 ; 4 ; 1 ; 132.0 MHz ; 180 (3788 ps) ; 15.00 (315 ps) ; 50/50 ; C2 ; 3 ; 2/1 Odd ; -- ; 2 ; 4 ; inst12|altpll_component|auto_generated|pll1|clk[2] ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; clock3 ; 4 ; 1 ; 132.0 MHz ; 105 (2210 ps) ; 15.00 (315 ps) ; 50/50 ; C4 ; 3 ; 2/1 Odd ; -- ; 1 ; 7 ; inst12|altpll_component|auto_generated|pll1|clk[3] ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; clock4 ; 2 ; 1 ; 66.0 MHz ; 270 (11364 ps) ; 7.50 (315 ps) ; 50/50 ; C1 ; 6 ; 3/3 Even ; -- ; 5 ; 4 ; inst12|altpll_component|auto_generated|pll1|clk[4] ; +; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; clock0 ; 2 ; 1 ; 96.0 MHz ; 0 (0 ps) ; 7.50 (217 ps) ; 50/50 ; C0 ; 6 ; 3/3 Even ; -- ; 1 ; 0 ; inst22|altpll_component|auto_generated|pll1|clk[0] ; ++-------------------------------------------------------------------------------------+--------------+------+------+------------------+----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+ + + ++-------------------------------------------------------------------------------+ +; Output Pin Default Load For Reported TCO ; ++----------------------------------+-------+------------------------------------+ +; I/O Standard ; Load ; Termination Resistance ; ++----------------------------------+-------+------------------------------------+ +; 3.0-V LVTTL ; 0 pF ; Not Available ; +; 3.3-V LVTTL ; 0 pF ; Not Available ; +; 3.0-V LVCMOS ; 0 pF ; Not Available ; +; 3.3-V LVCMOS ; 0 pF ; Not Available ; +; 3.0-V PCI ; 10 pF ; Not Available ; +; 3.0-V PCI-X ; 10 pF ; Not Available ; +; 2.5 V ; 0 pF ; Not Available ; +; 1.8 V ; 0 pF ; Not Available ; +; 1.5 V ; 0 pF ; Not Available ; +; 1.2 V ; 0 pF ; Not Available ; +; SSTL-2 Class I ; 0 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ; +; Differential 2.5-V SSTL Class I ; 0 pF ; (See SSTL-2) ; +; SSTL-2 Class II ; 0 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ; +; Differential 2.5-V SSTL Class II ; 0 pF ; (See SSTL-2 Class II) ; +; SSTL-18 Class I ; 0 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ; +; Differential 1.8-V SSTL Class I ; 0 pF ; (See 1.8-V SSTL Class I) ; +; SSTL-18 Class II ; 0 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ; +; Differential 1.8-V SSTL Class II ; 0 pF ; (See 1.8-V SSTL Class II) ; +; 1.8-V HSTL Class I ; 0 pF ; 50 Ohm (Parallel) ; +; Differential 1.8-V HSTL Class I ; 0 pF ; (See 1.8-V HSTL Class I) ; +; 1.8-V HSTL Class II ; 0 pF ; 25 Ohm (Parallel) ; +; Differential 1.8-V HSTL Class II ; 0 pF ; (See 1.8-V HSTL Class II) ; +; 1.5-V HSTL Class I ; 0 pF ; 50 Ohm (Parallel) ; +; Differential 1.5-V HSTL Class I ; 0 pF ; (See 1.5-V HSTL Class I) ; +; 1.5-V HSTL Class II ; 0 pF ; 25 Ohm (Parallel) ; +; Differential 1.5-V HSTL Class II ; 0 pF ; (See 1.5-V HSTL Class II) ; +; 1.2-V HSTL Class I ; 0 pF ; Not Available ; +; Differential 1.2-V HSTL Class I ; 0 pF ; Not Available ; +; 1.2-V HSTL Class II ; 0 pF ; Not Available ; +; Differential 1.2-V HSTL Class II ; 0 pF ; Not Available ; +; Differential LVPECL ; 0 pF ; 100 Ohm (Differential) ; +; LVDS ; 0 pF ; 100 Ohm (Differential) ; +; LVDS_E_3R ; 0 pF ; Not Available ; +; RSDS ; 0 pF ; 100 Ohm (Differential) ; +; RSDS_E_1R ; 0 pF ; Not Available ; +; RSDS_E_3R ; 0 pF ; Not Available ; +; mini-LVDS ; 0 pF ; 100 Ohm (Differential) ; +; mini-LVDS_E_3R ; 0 pF ; Not Available ; +; PPDS ; 0 pF ; Not Available ; +; PPDS_E_3R ; 0 pF ; Not Available ; +; Bus LVDS ; 0 pF ; Not Available ; ++----------------------------------+-------+------------------------------------+ +Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables. + + ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Fitter Resource Utilization by Entity ; ++-----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+ +; Compilation Hierarchy Node ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name ; Library Name ; ++-----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+ +; |firebee1 ; 9526 (10) ; 4563 (0) ; 186 (186) ; 109344 ; 23 ; 6 ; 0 ; 3 ; 295 ; 0 ; 4963 (10) ; 1465 (0) ; 3098 (0) ; |firebee1 ; work ; +; |DSP:Mathias_Alles| ; 10 (10) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 10 (10) ; 0 (0) ; 0 (0) ; |firebee1|DSP:Mathias_Alles ; ; +; |FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden| ; 4093 (640) ; 1616 (114) ; 0 (0) ; 16384 ; 2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2414 (465) ; 291 (10) ; 1388 (177) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden ; ; +; |WF1772IP_TOP_SOC:I_FDC| ; 976 (17) ; 403 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 565 (9) ; 33 (0) ; 378 (15) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC ; ; +; |WF1772IP_AM_DETECTOR:I_AM_DETECTOR| ; 40 (40) ; 27 (27) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 13 (13) ; 1 (1) ; 26 (26) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR ; ; +; |WF1772IP_CONTROL:I_CONTROL| ; 545 (545) ; 196 (196) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 344 (344) ; 12 (12) ; 189 (189) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL ; ; +; |WF1772IP_CRC_LOGIC:I_CRC_LOGIC| ; 51 (51) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 35 (35) ; 11 (11) ; 5 (5) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC ; ; +; |WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL| ; 103 (103) ; 37 (37) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 66 (66) ; 0 (0) ; 37 (37) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL ; ; +; |WF1772IP_REGISTERS:I_REGISTERS| ; 105 (105) ; 48 (48) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 57 (57) ; 7 (7) ; 41 (41) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS ; ; +; |WF1772IP_TRANSCEIVER:I_TRANSCEIVER| ; 120 (120) ; 79 (79) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 41 (41) ; 2 (2) ; 77 (77) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER ; ; +; |WF2149IP_TOP_SOC:I_SOUND| ; 490 (36) ; 197 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 293 (20) ; 37 (2) ; 160 (18) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND ; ; +; |WF2149IP_WAVE:I_PSG_WAVE| ; 461 (461) ; 181 (181) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 273 (273) ; 35 (35) ; 153 (153) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE ; ; +; |WF5380_TOP_SOC:I_SCSI| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI ; ; +; |WF5380_CONTROL:I_CONTROL| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL ; ; +; |WF6850IP_TOP_SOC:I_ACIA_KEYBOARD| ; 208 (1) ; 97 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 106 (1) ; 1 (0) ; 101 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD ; ; +; |WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS| ; 21 (21) ; 11 (11) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 10 (10) ; 1 (1) ; 10 (10) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS ; ; +; |WF6850IP_RECEIVE:I_UART_RECEIVE| ; 101 (101) ; 47 (47) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 54 (54) ; 0 (0) ; 47 (47) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE ; ; +; |WF6850IP_TRANSMIT:I_UART_TRANSMIT| ; 87 (87) ; 39 (39) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 41 (41) ; 0 (0) ; 46 (46) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT ; ; +; |WF6850IP_TOP_SOC:I_ACIA_MIDI| ; 218 (2) ; 97 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 116 (2) ; 10 (0) ; 92 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI ; ; +; |WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS| ; 27 (27) ; 11 (11) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 12 (12) ; 6 (6) ; 9 (9) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS ; ; +; |WF6850IP_RECEIVE:I_UART_RECEIVE| ; 101 (101) ; 47 (47) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 53 (53) ; 3 (3) ; 45 (45) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE ; ; +; |WF6850IP_TRANSMIT:I_UART_TRANSMIT| ; 88 (88) ; 39 (39) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 49 (49) ; 1 (1) ; 38 (38) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT ; ; +; |WF68901IP_TOP_SOC:I_MFP| ; 1261 (110) ; 460 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 797 (107) ; 70 (0) ; 394 (71) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP ; ; +; |WF68901IP_GPIO:I_GPIO| ; 49 (49) ; 24 (24) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 23 (23) ; 9 (9) ; 17 (17) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO ; ; +; |WF68901IP_INTERRUPTS:I_INTERRUPTS| ; 290 (290) ; 128 (128) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 159 (159) ; 5 (5) ; 126 (126) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS ; ; +; |WF68901IP_TIMERS:I_TIMERS| ; 501 (501) ; 166 (166) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 332 (332) ; 44 (44) ; 125 (125) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS ; ; +; |WF68901IP_USART_TOP:I_USART| ; 316 (3) ; 140 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 176 (3) ; 12 (0) ; 128 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART ; ; +; |WF68901IP_USART_CTRL:I_USART_CTRL| ; 77 (77) ; 49 (49) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 28 (28) ; 9 (9) ; 40 (40) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL ; ; +; |WF68901IP_USART_RX:I_USART_RECEIVE| ; 160 (160) ; 56 (56) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 100 (100) ; 2 (2) ; 58 (58) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE ; ; +; |WF68901IP_USART_TX:I_USART_TRANSMIT| ; 87 (87) ; 35 (35) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 45 (45) ; 1 (1) ; 41 (41) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT ; ; +; |dcfifo0:RDF| ; 156 (0) ; 124 (0) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 30 (0) ; 60 (0) ; 66 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF ; ; +; |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 156 (0) ; 124 (0) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 30 (0) ; 60 (0) ; 66 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ; ; +; |dcfifo_0hh1:auto_generated| ; 156 (55) ; 124 (42) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 30 (4) ; 60 (27) ; 66 (13) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated ; ; +; |a_gray2bin_lfb:wrptr_g_gray2bin| ; 7 (7) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 7 (7) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_gray2bin_lfb:wrptr_g_gray2bin ; ; +; |a_gray2bin_lfb:ws_dgrp_gray2bin| ; 8 (8) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 3 (3) ; 0 (0) ; 5 (5) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_gray2bin_lfb:ws_dgrp_gray2bin ; ; +; |a_graycounter_fic:wrptr_g1p| ; 17 (17) ; 13 (13) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 3 (3) ; 1 (1) ; 13 (13) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p ; ; +; |a_graycounter_k47:rdptr_g1p| ; 18 (18) ; 13 (13) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 5 (5) ; 1 (1) ; 12 (12) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p ; ; +; |alt_synch_pipe_ikd:rs_dgwp| ; 18 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 14 (0) ; 4 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ; ; +; |dffpipe_hd9:dffpipe12| ; 18 (18) ; 18 (18) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 14 (14) ; 4 (4) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12 ; ; +; |alt_synch_pipe_jkd:ws_dgrp| ; 18 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 17 (0) ; 1 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ; ; +; |dffpipe_id9:dffpipe17| ; 18 (18) ; 18 (18) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 17 (17) ; 1 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17 ; ; +; |altsyncram_bi31:fifo_ram| ; 0 (0) ; 0 (0) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram ; ; +; |cmpr_156:rdempty_eq_comp1_msb| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 1 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cmpr_156:rdempty_eq_comp1_msb ; ; +; |cmpr_156:wrfull_eq_comp1_msb| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cmpr_156:wrfull_eq_comp1_msb ; ; +; |cntr_t2e:cntr_b| ; 3 (3) ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 2 (2) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cntr_t2e:cntr_b ; ; +; |dffpipe_gd9:ws_brp| ; 8 (8) ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 8 (8) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_gd9:ws_brp ; ; +; |dffpipe_pe9:ws_bwp| ; 10 (10) ; 10 (10) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 10 (10) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_pe9:ws_bwp ; ; +; |mux_a18:rdemp_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 3 (3) ; 0 (0) ; 4 (4) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux ; ; +; |mux_a18:rdemp_eq_comp_msb_mux| ; 5 (5) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 5 (5) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux ; ; +; |mux_a18:wrfull_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 6 (6) ; 0 (0) ; 1 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux ; ; +; |mux_a18:wrfull_eq_comp_msb_mux| ; 5 (5) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (4) ; 0 (0) ; 1 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux ; ; +; |dcfifo1:WRF| ; 166 (0) ; 124 (0) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 42 (0) ; 70 (0) ; 54 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF ; ; +; |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 166 (0) ; 124 (0) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 42 (0) ; 70 (0) ; 54 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ; ; +; |dcfifo_3fh1:auto_generated| ; 166 (58) ; 124 (42) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 42 (6) ; 70 (34) ; 54 (12) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated ; ; +; |a_gray2bin_lfb:rdptr_g_gray2bin| ; 8 (8) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 3 (3) ; 0 (0) ; 5 (5) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin ; ; +; |a_gray2bin_lfb:rs_dgwp_gray2bin| ; 8 (8) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (4) ; 0 (0) ; 4 (4) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_gray2bin_lfb:rs_dgwp_gray2bin ; ; +; |a_graycounter_gic:wrptr_g1p| ; 17 (17) ; 13 (13) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (4) ; 1 (1) ; 12 (12) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_gic:wrptr_g1p ; ; +; |a_graycounter_j47:rdptr_g1p| ; 17 (17) ; 13 (13) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (4) ; 1 (1) ; 12 (12) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p ; ; +; |alt_synch_pipe_kkd:rs_dgwp| ; 18 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 15 (0) ; 3 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ; ; +; |dffpipe_jd9:dffpipe12| ; 18 (18) ; 18 (18) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 15 (15) ; 3 (3) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ; ; +; |alt_synch_pipe_lkd:ws_dgrp| ; 18 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 16 (0) ; 2 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ; ; +; |dffpipe_kd9:dffpipe15| ; 18 (18) ; 18 (18) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 16 (16) ; 2 (2) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ; ; +; |altsyncram_ci31:fifo_ram| ; 0 (0) ; 0 (0) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram ; ; +; |cmpr_156:rdempty_eq_comp1_msb| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 1 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|cmpr_156:rdempty_eq_comp1_msb ; ; +; |cntr_t2e:cntr_b| ; 4 (4) ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 2 (2) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|cntr_t2e:cntr_b ; ; +; |dffpipe_gd9:rs_bwp| ; 8 (8) ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 2 (2) ; 6 (6) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp ; ; +; |dffpipe_pe9:rs_brp| ; 10 (10) ; 10 (10) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 9 (9) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_pe9:rs_brp ; ; +; |mux_a18:rdemp_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 6 (6) ; 0 (0) ; 1 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux ; ; +; |mux_a18:rdemp_eq_comp_msb_mux| ; 5 (5) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 3 (3) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux ; ; +; |mux_a18:wrfull_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 5 (5) ; 0 (0) ; 2 (2) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux ; ; +; |mux_a18:wrfull_eq_comp_msb_mux| ; 6 (6) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 6 (6) ; 0 (0) ; 0 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux ; ; +; |Video:Fredi_Aschwanden| ; 4088 (14) ; 2168 (4) ; 0 (0) ; 92816 ; 20 ; 6 ; 0 ; 3 ; 0 ; 0 ; 1920 (10) ; 916 (4) ; 1252 (0) ; |firebee1|Video:Fredi_Aschwanden ; ; +; |DDR_CTR:DDR_CTR| ; 374 (342) ; 158 (158) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 211 (180) ; 20 (20) ; 143 (140) ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR ; ; +; |lpm_bustri_BYT:$00002| ; 3 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 3 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002 ; ; +; |lpm_bustri:lpm_bustri_component| ; 3 (3) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 3 (3) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component ; ; +; |lpm_bustri_BYT:$00004| ; 31 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 28 (0) ; 0 (0) ; 3 (0) ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004 ; ; +; |lpm_bustri:lpm_bustri_component| ; 31 (31) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 28 (28) ; 0 (0) ; 3 (3) ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component ; ; +; |VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR| ; 1420 (1292) ; 529 (529) ; 0 (0) ; 0 ; 0 ; 6 ; 0 ; 3 ; 0 ; 0 ; 891 (763) ; 158 (158) ; 371 (252) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR ; ; +; |lpm_bustri_WORD:$00000| ; 187 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 112 (0) ; 0 (0) ; 75 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000 ; ; +; |lpm_bustri:lpm_bustri_component| ; 187 (187) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 112 (112) ; 0 (0) ; 75 (75) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component ; ; +; |lpm_bustri_WORD:$00002| ; 60 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 16 (0) ; 0 (0) ; 44 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00002 ; ; +; |lpm_bustri:lpm_bustri_component| ; 60 (60) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 16 (16) ; 0 (0) ; 44 (44) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00002|lpm_bustri:lpm_bustri_component ; ; +; |lpm_mult:op_12| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12 ; ; +; |mult_aat:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12|mult_aat:auto_generated ; ; +; |lpm_mult:op_14| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14 ; ; +; |mult_cat:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14|mult_cat:auto_generated ; ; +; |lpm_mult:op_6| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6 ; ; +; |mult_aat:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6|mult_aat:auto_generated ; ; +; |altddio_bidir0:inst1| ; 96 (0) ; 96 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 96 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_bidir0:inst1 ; ; +; |altddio_bidir:altddio_bidir_component| ; 96 (0) ; 96 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 96 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component ; ; +; |ddio_bidir_3jl:auto_generated| ; 96 (96) ; 96 (96) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 96 (96) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated ; ; +; |altddio_out0:inst2| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_out0:inst2 ; ; +; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component ; ; +; |ddio_out_are:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated ; ; +; |altddio_out2:inst5| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_out2:inst5 ; ; +; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component ; ; +; |ddio_out_o2f:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component|ddio_out_o2f:auto_generated ; ; +; |altdpram0:ST_CLUT_BLUE| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component ; ; +; |altsyncram_rb92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; ; +; |altdpram0:ST_CLUT_GREEN| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component ; ; +; |altsyncram_rb92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; ; +; |altdpram0:ST_CLUT_RED| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component ; ; +; |altsyncram_rb92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; ; +; |altdpram1:FALCON_CLUT_BLUE| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component ; ; +; |altsyncram_lf92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; ; +; |altdpram1:FALCON_CLUT_GREEN| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component ; ; +; |altsyncram_lf92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; ; +; |altdpram1:FALCON_CLUT_RED| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component ; ; +; |altsyncram_lf92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; ; +; |altdpram2:ACP_CLUT_RAM54| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54 ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component ; ; +; |altsyncram_pf92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; ; +; |altdpram2:ACP_CLUT_RAM55| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55 ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component ; ; +; |altsyncram_pf92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; ; +; |altdpram2:ACP_CLUT_RAM| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component ; ; +; |altsyncram_pf92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; ; +; |lpm_bustri_LONG:inst119| ; 5 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 5 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_bustri_LONG:inst119 ; ; +; |lpm_bustri:lpm_bustri_component| ; 5 (5) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 5 (5) ; |firebee1|Video:Fredi_Aschwanden|lpm_bustri_LONG:inst119|lpm_bustri:lpm_bustri_component ; ; +; |lpm_ff0:inst13| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 9 (0) ; 23 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst13 ; ; +; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 9 (9) ; 23 (23) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component ; ; +; |lpm_ff0:inst14| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (0) ; 31 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst14 ; ; +; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 31 (31) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component ; ; +; |lpm_ff0:inst15| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 25 (0) ; 7 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst15 ; ; +; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 25 (25) ; 7 (7) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component ; ; +; |lpm_ff0:inst16| ; 28 (0) ; 28 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 26 (0) ; 2 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst16 ; ; +; |lpm_ff:lpm_ff_component| ; 28 (28) ; 28 (28) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 26 (26) ; 2 (2) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component ; ; +; |lpm_ff0:inst17| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 31 (0) ; 1 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst17 ; ; +; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 31 (31) ; 1 (1) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component ; ; +; |lpm_ff0:inst18| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 2 (0) ; 30 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst18 ; ; +; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 2 (2) ; 30 (30) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst18|lpm_ff:lpm_ff_component ; ; +; |lpm_ff0:inst19| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 32 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst19 ; ; +; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 32 (32) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component ; ; +; |lpm_ff1:inst12| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 30 (0) ; 2 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst12 ; ; +; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 30 (30) ; 2 (2) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component ; ; +; |lpm_ff1:inst20| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 28 (0) ; 4 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst20 ; ; +; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 28 (28) ; 4 (4) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component ; ; +; |lpm_ff1:inst3| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 32 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst3 ; ; +; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 32 (32) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component ; ; +; |lpm_ff1:inst4| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 26 (0) ; 6 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst4 ; ; +; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 26 (26) ; 6 (6) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component ; ; +; |lpm_ff1:inst9| ; 24 (0) ; 24 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 12 (0) ; 12 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst9 ; ; +; |lpm_ff:lpm_ff_component| ; 24 (24) ; 24 (24) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 12 (12) ; 12 (12) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component ; ; +; |lpm_ff3:inst46| ; 18 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 18 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst46 ; ; +; |lpm_ff:lpm_ff_component| ; 18 (18) ; 18 (18) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 18 (18) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component ; ; +; |lpm_ff3:inst47| ; 18 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 18 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst47 ; ; +; |lpm_ff:lpm_ff_component| ; 18 (18) ; 18 (18) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 18 (18) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component ; ; +; |lpm_ff3:inst49| ; 9 (0) ; 9 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 9 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst49 ; ; +; |lpm_ff:lpm_ff_component| ; 9 (9) ; 9 (9) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 9 (9) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component ; ; +; |lpm_ff3:inst52| ; 9 (0) ; 9 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 9 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst52 ; ; +; |lpm_ff:lpm_ff_component| ; 9 (9) ; 9 (9) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 9 (9) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component ; ; +; |lpm_ff4:inst10| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 12 (0) ; 4 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff4:inst10 ; ; +; |lpm_ff:lpm_ff_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 12 (12) ; 4 (4) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component ; ; +; |lpm_ff5:inst11| ; 8 (0) ; 8 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 8 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst11 ; ; +; |lpm_ff:lpm_ff_component| ; 8 (8) ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 8 (8) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst11|lpm_ff:lpm_ff_component ; ; +; |lpm_ff5:inst97| ; 5 (0) ; 5 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 5 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst97 ; ; +; |lpm_ff:lpm_ff_component| ; 5 (5) ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 5 (5) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component ; ; +; |lpm_ff6:inst71| ; 128 (0) ; 128 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 87 (0) ; 41 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst71 ; ; +; |lpm_ff:lpm_ff_component| ; 128 (128) ; 128 (128) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 87 (87) ; 41 (41) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component ; ; +; |lpm_ff6:inst94| ; 128 (0) ; 128 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 85 (0) ; 43 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst94 ; ; +; |lpm_ff:lpm_ff_component| ; 128 (128) ; 128 (128) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 85 (85) ; 43 (43) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component ; ; +; |lpm_fifoDZ:inst63| ; 22 (0) ; 21 (0) ; 0 (0) ; 16384 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 21 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63 ; ; +; |scfifo:scfifo_component| ; 22 (0) ; 21 (0) ; 0 (0) ; 16384 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 21 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component ; ; +; |scfifo_lk21:auto_generated| ; 22 (0) ; 21 (0) ; 0 (0) ; 16384 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 21 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated ; ; +; |a_dpfifo_oq21:dpfifo| ; 22 (9) ; 21 (8) ; 0 (0) ; 16384 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 21 (8) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo ; ; +; |altsyncram_gj81:FIFOram| ; 0 (0) ; 0 (0) ; 0 (0) ; 16384 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram ; ; +; |cntr_omb:rd_ptr_msb| ; 6 (6) ; 6 (6) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 6 (6) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb ; ; +; |cntr_pmb:wr_ptr| ; 7 (7) ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 7 (7) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr ; ; +; |lpm_fifo_dc0:inst| ; 118 (0) ; 98 (0) ; 0 (0) ; 65536 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 20 (0) ; 51 (0) ; 47 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst ; ; +; |dcfifo:dcfifo_component| ; 118 (0) ; 98 (0) ; 0 (0) ; 65536 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 20 (0) ; 51 (0) ; 47 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component ; ; +; |dcfifo_8fi1:auto_generated| ; 118 (31) ; 98 (20) ; 0 (0) ; 65536 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 20 (2) ; 51 (16) ; 47 (10) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated ; ; +; |a_gray2bin_tgb:wrptr_g_gray2bin| ; 9 (9) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 6 (6) ; 0 (0) ; 3 (3) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin ; ; +; |a_gray2bin_tgb:ws_dgrp_gray2bin| ; 9 (9) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 3 (3) ; 0 (0) ; 6 (6) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin ; ; +; |a_graycounter_njc:wrptr_gp| ; 18 (18) ; 14 (14) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (4) ; 1 (1) ; 13 (13) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp ; ; +; |a_graycounter_s57:rdptr_g1p| ; 20 (20) ; 14 (14) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 5 (5) ; 1 (1) ; 14 (14) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p ; ; +; |alt_synch_pipe_sld:ws_dgrp| ; 30 (0) ; 30 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 30 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp ; ; +; |dffpipe_re9:dffpipe22| ; 30 (30) ; 30 (30) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 30 (30) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22 ; ; +; |altsyncram_tl31:fifo_ram| ; 0 (0) ; 0 (0) ; 0 (0) ; 65536 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram ; ; +; |dffpipe_9d9:wraclr| ; 2 (2) ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 1 (1) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr ; ; +; |dffpipe_oe9:ws_brp| ; 9 (9) ; 9 (9) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 9 (9) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp ; ; +; |dffpipe_oe9:ws_bwp| ; 9 (9) ; 9 (9) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 2 (2) ; 7 (7) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp ; ; +; |lpm_latch0:inst27| ; 32 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 31 (0) ; 0 (0) ; 1 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_latch0:inst27 ; ; +; |lpm_latch:lpm_latch_component| ; 32 (32) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 31 (31) ; 0 (0) ; 1 (1) ; |firebee1|Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component ; ; +; |lpm_mux0:inst21| ; 120 (0) ; 96 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 22 (0) ; 71 (0) ; 27 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux0:inst21 ; ; +; |lpm_mux:lpm_mux_component| ; 120 (0) ; 96 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 22 (0) ; 71 (0) ; 27 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component ; ; +; |mux_gpe:auto_generated| ; 120 (120) ; 96 (96) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 22 (22) ; 71 (71) ; 27 (27) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated ; ; +; |lpm_mux1:inst24| ; 113 (0) ; 81 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 32 (0) ; 33 (0) ; 48 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux1:inst24 ; ; +; |lpm_mux:lpm_mux_component| ; 113 (0) ; 81 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 32 (0) ; 33 (0) ; 48 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component ; ; +; |mux_npe:auto_generated| ; 113 (113) ; 81 (81) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 32 (32) ; 33 (33) ; 48 (48) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated ; ; +; |lpm_mux2:inst25| ; 81 (0) ; 41 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 40 (0) ; 1 (0) ; 40 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux2:inst25 ; ; +; |lpm_mux:lpm_mux_component| ; 81 (0) ; 41 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 40 (0) ; 1 (0) ; 40 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component ; ; +; |mux_mpe:auto_generated| ; 81 (81) ; 41 (41) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 40 (40) ; 1 (1) ; 40 (40) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated ; ; +; |lpm_mux3:inst102| ; 1 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 1 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux3:inst102 ; ; +; |lpm_mux:lpm_mux_component| ; 1 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 1 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux3:inst102|lpm_mux:lpm_mux_component ; ; +; |mux_96e:auto_generated| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 1 (1) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux3:inst102|lpm_mux:lpm_mux_component|mux_96e:auto_generated ; ; +; |lpm_mux4:inst81| ; 7 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 7 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux4:inst81 ; ; +; |lpm_mux:lpm_mux_component| ; 7 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 7 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux4:inst81|lpm_mux:lpm_mux_component ; ; +; |mux_f6e:auto_generated| ; 7 (7) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 7 (7) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux4:inst81|lpm_mux:lpm_mux_component|mux_f6e:auto_generated ; ; +; |lpm_mux5:inst22| ; 64 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (0) ; 0 (0) ; 60 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux5:inst22 ; ; +; |lpm_mux:lpm_mux_component| ; 64 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (0) ; 0 (0) ; 60 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux5:inst22|lpm_mux:lpm_mux_component ; ; +; |mux_58e:auto_generated| ; 64 (64) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (4) ; 0 (0) ; 60 (60) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux5:inst22|lpm_mux:lpm_mux_component|mux_58e:auto_generated ; ; +; |lpm_mux6:inst7| ; 91 (0) ; 67 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 8 (0) ; 1 (0) ; 82 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux6:inst7 ; ; +; |lpm_mux:lpm_mux_component| ; 91 (0) ; 67 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 8 (0) ; 1 (0) ; 82 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component ; ; +; |mux_kpe:auto_generated| ; 91 (91) ; 67 (67) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 8 (8) ; 1 (1) ; 82 (82) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated ; ; +; |lpm_muxDZ:inst62| ; 128 (0) ; 128 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 128 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_muxDZ:inst62 ; ; +; |lpm_mux:lpm_mux_component| ; 128 (0) ; 128 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 128 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component ; ; +; |mux_dcf:auto_generated| ; 128 (128) ; 128 (128) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 128 (128) ; |firebee1|Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated ; ; +; |lpm_muxVDM:inst100| ; 736 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 640 (0) ; 0 (0) ; 96 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_muxVDM:inst100 ; ; +; |lpm_mux:lpm_mux_component| ; 736 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 640 (0) ; 0 (0) ; 96 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_muxVDM:inst100|lpm_mux:lpm_mux_component ; ; +; |mux_bbe:auto_generated| ; 736 (736) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 640 (640) ; 0 (0) ; 96 (96) ; |firebee1|Video:Fredi_Aschwanden|lpm_muxVDM:inst100|lpm_mux:lpm_mux_component|mux_bbe:auto_generated ; ; +; |lpm_shiftreg0:sr0| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (0) ; 15 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr0 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 15 (15) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg0:sr1| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (0) ; 15 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr1 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 15 (15) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg0:sr2| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (0) ; 15 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr2 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 15 (15) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg0:sr3| ; 17 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 2 (0) ; 15 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr3 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 17 (17) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 2 (2) ; 15 (15) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg0:sr4| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (0) ; 15 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr4 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 15 (15) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg0:sr5| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (0) ; 15 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr5 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 15 (15) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg0:sr6| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 16 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr6 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 16 (16) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg0:sr7| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 16 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr7 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 16 (16) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg4:inst26| ; 5 (0) ; 5 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 5 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg4:inst26 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 5 (5) ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 5 (5) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg6:inst92| ; 5 (0) ; 5 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 4 (0) ; 1 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg6:inst92 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 5 (5) ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 4 (4) ; 1 (1) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component ; ; +; |mux41:inst40| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|mux41:inst40 ; ; +; |mux41:inst41| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|mux41:inst41 ; ; +; |mux41:inst42| ; 2 (2) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|mux41:inst42 ; ; +; |mux41:inst43| ; 2 (2) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|mux41:inst43 ; ; +; |mux41:inst44| ; 2 (2) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|mux41:inst44 ; ; +; |mux41:inst45| ; 2 (2) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|mux41:inst45 ; ; +; |altddio_out3:inst5| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst5 ; ; +; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst5|altddio_out:altddio_out_component ; ; +; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ; +; |altddio_out3:inst6| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst6 ; ; +; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst6|altddio_out:altddio_out_component ; ; +; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst6|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ; +; |altddio_out3:inst8| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst8 ; ; +; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst8|altddio_out:altddio_out_component ; ; +; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst8|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ; +; |altddio_out3:inst9| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst9 ; work ; +; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst9|altddio_out:altddio_out_component ; work ; +; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst9|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; work ; +; |altpll1:inst| ; 1 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll1:inst ; ; +; |altpll:altpll_component| ; 1 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll1:inst|altpll:altpll_component ; ; +; |altpll_pul2:auto_generated| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |firebee1|altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated ; ; +; |altpll2:inst12| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll2:inst12 ; ; +; |altpll:altpll_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll2:inst12|altpll:altpll_component ; ; +; |altpll_isv2:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated ; ; +; |altpll3:inst13| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll3:inst13 ; ; +; |altpll:altpll_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll3:inst13|altpll:altpll_component ; ; +; |altpll_41p2:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated ; ; +; |altpll4:inst22| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll4:inst22 ; ; +; |altpll:altpll_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll4:inst22|altpll:altpll_component ; ; +; |altpll_c6j2:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated ; ; +; |altpll_reconfig1:inst7| ; 334 (0) ; 128 (0) ; 0 (0) ; 144 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 206 (0) ; 22 (0) ; 106 (0) ; |firebee1|altpll_reconfig1:inst7 ; ; +; |altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component| ; 334 (237) ; 128 (80) ; 0 (0) ; 144 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 206 (157) ; 22 (22) ; 106 (57) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component ; ; +; |altsyncram:altsyncram4| ; 0 (0) ; 0 (0) ; 0 (0) ; 144 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4 ; ; +; |altsyncram_46r:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 144 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4|altsyncram_46r:auto_generated ; ; +; |lpm_compare:cmpr7| ; 3 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (0) ; 0 (0) ; 1 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7 ; ; +; |cmpr_tnd:auto_generated| ; 3 (3) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 1 (1) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated ; ; +; |lpm_counter:cntr12| ; 10 (0) ; 8 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (0) ; 0 (0) ; 8 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12 ; ; +; |cntr_30l:auto_generated| ; 10 (10) ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 8 (8) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated ; ; +; |lpm_counter:cntr13| ; 7 (0) ; 6 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 6 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13 ; ; +; |cntr_qij:auto_generated| ; 7 (7) ; 6 (6) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 6 (6) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated ; ; +; |lpm_counter:cntr14| ; 5 (0) ; 5 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 5 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14 ; ; +; |cntr_pij:auto_generated| ; 5 (5) ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 5 (5) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated ; ; +; |lpm_counter:cntr15| ; 18 (0) ; 8 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 10 (0) ; 0 (0) ; 8 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15 ; ; +; |cntr_30l:auto_generated| ; 18 (18) ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 10 (10) ; 0 (0) ; 8 (8) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated ; ; +; |lpm_counter:cntr1| ; 41 (0) ; 8 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 33 (0) ; 0 (0) ; 8 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1 ; ; +; |cntr_30l:auto_generated| ; 41 (41) ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 33 (33) ; 0 (0) ; 8 (8) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated ; ; +; |lpm_counter:cntr2| ; 9 (0) ; 8 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 8 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2 ; ; +; |cntr_9cj:auto_generated| ; 9 (9) ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 8 (8) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated ; ; +; |lpm_counter:cntr3| ; 5 (0) ; 5 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 5 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3 ; ; +; |cntr_pij:auto_generated| ; 5 (5) ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 5 (5) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3|cntr_pij:auto_generated ; ; +; |interrupt_handler:nobody| ; 1037 (999) ; 633 (633) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 401 (363) ; 235 (235) ; 401 (355) ; |firebee1|interrupt_handler:nobody ; ; +; |lpm_bustri_BYT:$00000| ; 14 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 5 (0) ; 0 (0) ; 9 (0) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00000 ; ; +; |lpm_bustri:lpm_bustri_component| ; 14 (14) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 5 (5) ; 0 (0) ; 9 (9) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00000|lpm_bustri:lpm_bustri_component ; ; +; |lpm_bustri_BYT:$00002| ; 24 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 16 (0) ; 0 (0) ; 8 (0) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00002 ; ; +; |lpm_bustri:lpm_bustri_component| ; 24 (24) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 16 (16) ; 0 (0) ; 8 (8) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component ; ; +; |lpm_bustri_BYT:$00004| ; 24 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 10 (0) ; 0 (0) ; 14 (0) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00004 ; ; +; |lpm_bustri:lpm_bustri_component| ; 24 (24) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 10 (10) ; 0 (0) ; 14 (14) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component ; ; +; |lpm_bustri_BYT:$00006| ; 22 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 7 (0) ; 0 (0) ; 15 (0) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00006 ; ; +; |lpm_bustri:lpm_bustri_component| ; 22 (22) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 7 (7) ; 0 (0) ; 15 (15) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component ; ; +; |lpm_counter0:inst18| ; 19 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 1 (0) ; 17 (0) ; |firebee1|lpm_counter0:inst18 ; ; +; |lpm_counter:lpm_counter_component| ; 19 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 1 (0) ; 17 (0) ; |firebee1|lpm_counter0:inst18|lpm_counter:lpm_counter_component ; ; +; |cntr_mph:auto_generated| ; 19 (19) ; 18 (18) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 1 (1) ; 17 (17) ; |firebee1|lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated ; ; +; |lpm_ff0:inst1| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|lpm_ff0:inst1 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|lpm_ff0:inst1|lpm_ff:lpm_ff_component ; ; ++-----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+ +Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. + + ++---------------------------------------------------------------------------------------------------------+ +; Delay Chain Summary ; ++----------------+----------+---------------+---------------+-----------------------+----------+----------+ +; Name ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ; ++----------------+----------+---------------+---------------+-----------------------+----------+----------+ +; CLK24M576 ; Output ; -- ; -- ; -- ; -- ; -- ; +; LP_STR ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; nFB_BURST ; Input ; -- ; -- ; -- ; -- ; -- ; +; nACSI_DRQ ; Input ; -- ; -- ; -- ; -- ; -- ; +; nACSI_INT ; Input ; -- ; -- ; -- ; -- ; -- ; +; nSCSI_DRQ ; Input ; -- ; -- ; -- ; -- ; -- ; +; nSCSI_MSG ; Input ; -- ; -- ; -- ; -- ; -- ; +; nDCHG ; Input ; -- ; -- ; -- ; -- ; -- ; +; SD_DATA0 ; Input ; -- ; -- ; -- ; -- ; -- ; +; SD_DATA1 ; Input ; -- ; -- ; -- ; -- ; -- ; +; SD_DATA2 ; Input ; -- ; -- ; -- ; -- ; -- ; +; SD_CARD_DEDECT ; Input ; -- ; -- ; -- ; -- ; -- ; +; SD_WP ; Input ; -- ; -- ; -- ; -- ; -- ; +; nDACK0 ; Input ; -- ; -- ; -- ; -- ; -- ; +; WP_CF_CARD ; Input ; -- ; -- ; -- ; -- ; -- ; +; nSCSI_C_D ; Input ; -- ; -- ; -- ; -- ; -- ; +; nSCSI_I_O ; Input ; -- ; -- ; -- ; -- ; -- ; +; nFB_CS3 ; Input ; -- ; -- ; -- ; -- ; -- ; +; CLK25M ; Output ; -- ; -- ; -- ; -- ; -- ; +; nACSI_ACK ; Output ; -- ; -- ; -- ; -- ; -- ; +; nACSI_RESET ; Output ; -- ; -- ; -- ; -- ; -- ; +; nACSI_CS ; Output ; -- ; -- ; -- ; -- ; -- ; +; ACSI_DIR ; Output ; -- ; -- ; -- ; -- ; -- ; +; ACSI_A1 ; Output ; -- ; -- ; -- ; -- ; -- ; +; nSCSI_ACK ; Output ; -- ; -- ; -- ; -- ; -- ; +; nSCSI_ATN ; Output ; -- ; -- ; -- ; -- ; -- ; +; SCSI_DIR ; Output ; -- ; -- ; -- ; -- ; -- ; +; MIDI_OLR ; Output ; -- ; -- ; -- ; -- ; -- ; +; MIDI_TLR ; Output ; -- ; -- ; -- ; -- ; -- ; +; TxD ; Output ; -- ; -- ; -- ; -- ; -- ; +; RTS ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; DTR ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; AMKB_TX ; Output ; -- ; -- ; -- ; -- ; -- ; +; IDE_RES ; Output ; -- ; -- ; -- ; -- ; -- ; +; nIDE_CS0 ; Output ; -- ; -- ; -- ; -- ; -- ; +; nIDE_CS1 ; Output ; -- ; -- ; -- ; -- ; -- ; +; nIDE_WR ; Output ; -- ; -- ; -- ; -- ; -- ; +; nIDE_RD ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; nCF_CS0 ; Output ; -- ; -- ; -- ; -- ; -- ; +; nCF_CS1 ; Output ; -- ; -- ; -- ; -- ; -- ; +; nROM3 ; Output ; -- ; -- ; -- ; -- ; -- ; +; nROM4 ; Output ; -- ; -- ; -- ; -- ; -- ; +; nRP_UDS ; Output ; -- ; -- ; -- ; -- ; -- ; +; nRP_LDS ; Output ; -- ; -- ; -- ; -- ; -- ; +; nSDSEL ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; nWR_GATE ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; nWR ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; YM_QA ; Output ; -- ; -- ; -- ; -- ; -- ; +; YM_QB ; Output ; -- ; -- ; -- ; -- ; -- ; +; YM_QC ; Output ; -- ; -- ; -- ; -- ; -- ; +; SD_CLK ; Output ; -- ; -- ; -- ; -- ; -- ; +; DSA_D ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; nVWE ; Output ; -- ; -- ; -- ; -- ; -- ; +; nVCAS ; Output ; -- ; -- ; -- ; -- ; -- ; +; nVRAS ; Output ; -- ; -- ; -- ; -- ; -- ; +; nVCS ; Output ; -- ; -- ; -- ; -- ; -- ; +; nPD_VGA ; Output ; -- ; -- ; -- ; -- ; -- ; +; TIN0 ; Output ; -- ; -- ; -- ; -- ; -- ; +; nSRCS ; Output ; -- ; -- ; -- ; -- ; -- ; +; nSRBLE ; Output ; -- ; -- ; -- ; -- ; -- ; +; nSRBHE ; Output ; -- ; -- ; -- ; -- ; -- ; +; nSRWE ; Output ; -- ; -- ; -- ; -- ; -- ; +; nDREQ1 ; Output ; -- ; -- ; -- ; -- ; -- ; +; LED_FPGA_OK ; Output ; -- ; -- ; -- ; -- ; -- ; +; nSROE ; Output ; -- ; -- ; -- ; -- ; -- ; +; VCKE ; Output ; -- ; -- ; -- ; -- ; -- ; +; nFB_TA ; Output ; -- ; -- ; -- ; -- ; -- ; +; nDDR_CLK ; Output ; -- ; -- ; -- ; -- ; -- ; +; DDR_CLK ; Output ; -- ; -- ; -- ; -- ; -- ; +; VSYNC_PAD ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; HSYNC_PAD ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; nBLANK_PAD ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; PIXEL_CLK_PAD ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; nSYNC ; Output ; -- ; -- ; -- ; -- ; -- ; +; nMOT_ON ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; nSTEP_DIR ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; nSTEP ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; CLKUSB ; Output ; -- ; -- ; -- ; -- ; -- ; +; LPDIR ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; BA[1] ; Output ; -- ; -- ; -- ; -- ; -- ; +; BA[0] ; Output ; -- ; -- ; -- ; -- ; -- ; +; nIRQ[7] ; Output ; -- ; -- ; -- ; -- ; -- ; +; nIRQ[6] ; Output ; -- ; -- ; -- ; -- ; -- ; +; nIRQ[5] ; Output ; -- ; -- ; -- ; -- ; -- ; +; nIRQ[4] ; Output ; -- ; -- ; -- ; -- ; -- ; +; nIRQ[3] ; Output ; -- ; -- ; -- ; -- ; -- ; +; nIRQ[2] ; Output ; -- ; -- ; -- ; -- ; -- ; +; VA[12] ; Output ; -- ; -- ; -- ; -- ; -- ; +; VA[11] ; Output ; -- ; -- ; -- ; -- ; -- ; +; VA[10] ; Output ; -- ; -- ; -- ; -- ; -- ; +; VA[9] ; Output ; -- ; -- ; -- ; -- ; -- ; +; VA[8] ; Output ; -- ; -- ; -- ; -- ; -- ; +; VA[7] ; Output ; -- ; -- ; -- ; -- ; -- ; +; VA[6] ; Output ; -- ; -- ; -- ; -- ; -- ; +; VA[5] ; Output ; -- ; -- ; -- ; -- ; -- ; +; VA[4] ; Output ; -- ; -- ; -- ; -- ; -- ; +; VA[3] ; Output ; -- ; -- ; -- ; -- ; -- ; +; VA[2] ; Output ; -- ; -- ; -- ; -- ; -- ; +; VA[1] ; Output ; -- ; -- ; -- ; -- ; -- ; +; VA[0] ; Output ; -- ; -- ; -- ; -- ; -- ; +; VB[7] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VB[6] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VB[5] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VB[4] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VB[3] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VB[2] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VB[1] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VB[0] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VDM[3] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VDM[2] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VDM[1] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VDM[0] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VG[7] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VG[6] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VG[5] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VG[4] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VG[3] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VG[2] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VG[1] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VG[0] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VR[7] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VR[6] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VR[5] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VR[4] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VR[3] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VR[2] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VR[1] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; VR[0] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; TOUT0 ; Input ; -- ; -- ; -- ; -- ; -- ; +; nMASTER ; Input ; -- ; -- ; -- ; -- ; -- ; +; FB_AD[31] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[30] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[29] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[28] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[27] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[26] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[25] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[24] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[23] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[22] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[21] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[20] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[19] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[18] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[17] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[16] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[15] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[14] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[13] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[12] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[11] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[10] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[9] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[8] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[7] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[6] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[5] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[4] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[3] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[2] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[1] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; FB_AD[0] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; +; VD[31] ; Bidir ; (1) 634 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; VD[30] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; +; VD[29] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; +; VD[28] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; +; VD[27] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; +; VD[26] ; Bidir ; -- ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; VD[25] ; Bidir ; (1) 634 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; VD[24] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; +; VD[23] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; +; VD[22] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; +; VD[21] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; +; VD[20] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; +; VD[19] ; Bidir ; (1) 634 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; VD[18] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; +; VD[17] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; +; VD[16] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; +; VD[15] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; VD[14] ; Bidir ; -- ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; VD[13] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; VD[12] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; VD[11] ; Bidir ; (0) 0 ps ; (2) 952 ps ; -- ; (0) 0 ps ; -- ; +; VD[10] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; VD[9] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; VD[8] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; +; VD[7] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; +; VD[6] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; VD[5] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; +; VD[4] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; +; VD[3] ; Bidir ; (0) 0 ps ; (2) 952 ps ; -- ; (0) 0 ps ; -- ; +; VD[2] ; Bidir ; (0) 0 ps ; (2) 952 ps ; -- ; (0) 0 ps ; -- ; +; VD[1] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; VD[0] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; VDQS[3] ; Bidir ; -- ; -- ; -- ; -- ; (0) 0 ps ; +; VDQS[2] ; Bidir ; -- ; -- ; -- ; -- ; (0) 0 ps ; +; VDQS[1] ; Bidir ; -- ; -- ; -- ; -- ; (0) 0 ps ; +; VDQS[0] ; Bidir ; -- ; -- ; -- ; -- ; (0) 0 ps ; +; IO[17] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[16] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[15] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[14] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[13] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[12] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[11] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[10] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[9] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[8] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[7] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[6] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[5] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[4] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[3] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[2] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[1] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; IO[0] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; SRD[15] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; +; SRD[14] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; +; SRD[13] ; Bidir ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; SRD[12] ; Bidir ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; SRD[11] ; Bidir ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; SRD[10] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; +; SRD[9] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; +; SRD[8] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; +; SRD[7] ; Bidir ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; SRD[6] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; +; SRD[5] ; Bidir ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; SRD[4] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; +; SRD[3] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; +; SRD[2] ; Bidir ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; SRD[1] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; +; SRD[0] ; Bidir ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; SCSI_PAR ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; nSCSI_SEL ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; nSCSI_BUSY ; Bidir ; -- ; -- ; -- ; (0) 0 ps ; -- ; +; nSCSI_RST ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; SD_CD_DATA3 ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; SD_CMD_D1 ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; ACSI_D[7] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; ACSI_D[6] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; ACSI_D[5] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; ACSI_D[4] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; ACSI_D[3] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; ACSI_D[2] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; ACSI_D[1] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; ACSI_D[0] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; LP_D[7] ; Bidir ; -- ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; LP_D[6] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; +; LP_D[5] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; +; LP_D[4] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; +; LP_D[3] ; Bidir ; -- ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; LP_D[2] ; Bidir ; -- ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; +; LP_D[1] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; +; LP_D[0] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; +; SCSI_D[7] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; SCSI_D[6] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; SCSI_D[5] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; SCSI_D[4] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; SCSI_D[3] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; SCSI_D[2] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; SCSI_D[1] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; SCSI_D[0] ; Bidir ; -- ; -- ; -- ; -- ; -- ; +; nRSTO_MCF ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; nFB_WR ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; +; nFB_CS1 ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; +; FB_SIZE1 ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; +; FB_SIZE0 ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; +; FB_ALE ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; +; nFB_CS2 ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; MAIN_CLK ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; nDACK1 ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; nFB_OE ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; +; IDE_RDY ; Input ; -- ; (0) 0 ps ; -- ; -- ; -- ; +; CLK33M ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; HD_DD ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; +; nINDEX ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; RxD ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; nWP ; Input ; -- ; (0) 0 ps ; -- ; -- ; -- ; +; LP_BUSY ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; DCD ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; CTS ; Input ; -- ; (0) 0 ps ; -- ; -- ; -- ; +; TRACK00 ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; IDE_INT ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; RI ; Input ; -- ; (0) 0 ps ; -- ; -- ; -- ; +; nPCI_INTD ; Input ; (6) 2223 ps ; (0) 0 ps ; -- ; -- ; -- ; +; nPCI_INTC ; Input ; (0) 0 ps ; (6) 2223 ps ; -- ; -- ; -- ; +; nPCI_INTB ; Input ; (6) 2223 ps ; (0) 0 ps ; -- ; -- ; -- ; +; nPCI_INTA ; Input ; (0) 0 ps ; (6) 2223 ps ; -- ; -- ; -- ; +; DVI_INT ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; E0_INT ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; +; PIC_INT ; Input ; (0) 0 ps ; (6) 2223 ps ; -- ; -- ; -- ; +; PIC_AMKB_RX ; Input ; (1) 663 ps ; -- ; -- ; -- ; -- ; +; MIDI_IN ; Input ; -- ; (1) 634 ps ; -- ; -- ; -- ; +; nRD_DATA ; Input ; -- ; -- ; (0) 0 ps ; -- ; -- ; +; AMKB_RX ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; ++----------------+----------+---------------+---------------+-----------------------+----------+----------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Pad To Core Delay Chain Fanout ; ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+ +; Source Pin / Fanout ; Pad To Core Index ; Setting ; ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+ +; nFB_BURST ; ; ; +; nACSI_DRQ ; ; ; +; nACSI_INT ; ; ; +; nSCSI_DRQ ; ; ; +; nSCSI_MSG ; ; ; +; nDCHG ; ; ; +; SD_DATA0 ; ; ; +; SD_DATA1 ; ; ; +; SD_DATA2 ; ; ; +; SD_CARD_DEDECT ; ; ; +; SD_WP ; ; ; +; nDACK0 ; ; ; +; WP_CF_CARD ; ; ; +; nSCSI_C_D ; ; ; +; nSCSI_I_O ; ; ; +; nFB_CS3 ; ; ; +; TOUT0 ; ; ; +; nMASTER ; ; ; +; FB_AD[31] ; ; ; +; - SRD[15]~output ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[7] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[31] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_SEL ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADDRESSLATCH~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[31]~32 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[15] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[31] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[31] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[15] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[31] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[31] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[15] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~3 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~3 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[31] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN20 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~5_RESYN28 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[7]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[31]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[15]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[31]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[7]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[31]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[31]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[30] ; ; ; +; - SRD[14]~output ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[30] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_SEL ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~5 ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[30] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADDRESSLATCH~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[30]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[14] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[14] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[30] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[30] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[14] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[30] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[30] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~7 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~6 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~5 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[30] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[30] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN22 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~5_RESYN28 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[30]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[14]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[30]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[6]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[6]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[29] ; ; ; +; - SRD[13]~output ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[5] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[29] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[29] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADDRESSLATCH~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[29]~2 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[13] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[13] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[29] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[29] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[13] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[29] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[29] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~6 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~9 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~8 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN20 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[5]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[29]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[13]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[29]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[5]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[29]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[29]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[28] ; ; ; +; - SRD[12]~output ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_A[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_B[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[4] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[28] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_FREQ[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADDRESSLATCH~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[28]~3 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~4 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[12] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[12] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[28] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[28] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[28] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[28] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[12] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~6 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[28] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[28] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN20 ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[28]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[4]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[4]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[12]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[28]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[28]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[28]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[27] ; ; ; +; - SRD[11]~output ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_A[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_B[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[11] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_FREQ[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_SHAPE[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[11] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[27]~4 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[11] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[27] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[27] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[27] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[11] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[11] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[11] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[11] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[11] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[11] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[27] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[27] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[27] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~8 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~9 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[27] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[27] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN20 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[11]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[3]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[3]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[11]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[27]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[11]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[11]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[27]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[27]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[26] ; ; ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - SRD[10]~output ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_A[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_B[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[2] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[26] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[12]~53 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_FREQ[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_SHAPE[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[10] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[10] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[26]~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~3 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[2] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[26] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[26] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[26] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[26] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[10] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~7 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~7 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~3 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[26] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[26] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[26] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[2]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[10]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[26]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[26]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[26]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[10]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[10]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[10]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[2]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[10]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[10]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[26]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; FB_AD[25] ; ; ; +; - SRD[9]~output ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_A[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_B[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[11]~55 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_FREQ[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_SHAPE[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[9] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[9] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[25]~6 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~2 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WDC_BSL[1] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[25] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[25] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[25] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[25] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_SHIFT_MODE[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~2 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~2 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~3 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[25] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[25]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[25]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[9]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[9]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[1]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[9]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[25]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[9]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[25]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[9]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[25]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[9]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[25]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; FB_AD[24] ; ; ; +; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[7]~22 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; - SRD[8]~output ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_A[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_B[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[10]~58 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[8] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_FREQ[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_SHAPE[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[8] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[24]~7 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[0] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[24] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[24] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[24] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_SHIFT_MODE[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~3 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[24] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[24] ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[9]~29 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[8]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[8]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[8]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[24]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[24]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[24]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[0]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WDC_BSL[0]~feeder ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[16]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[24]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[8]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[8]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[8]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[24]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[24]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[24]~feeder ; 1 ; 0 ; +; FB_AD[23] ; ; ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[6]~20 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|TRACK_REG[7]~0 ; 1 ; 0 ; +; - SRD[7]~output ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[9]~60 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VR[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~4 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~10 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[23]~8 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[16]~15 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[23] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[23] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[23] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[23] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[7] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[23] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[23] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][1] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][3] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][5] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][6] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][9] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][10] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][14] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][16] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][18] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][20] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][21] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][23] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][26] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][28] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][29] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][30] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][32] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][31] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][34] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][36] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][35] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][37] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][39] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][42] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][44] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][46] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][45] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][48] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][50] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][52] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][54] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][56] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][58] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][57] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][59] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][61] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][63] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[7] ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0]~0 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][0]~73 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][2]~74 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][4]~75 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[7]~6 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[7]~4 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[7]~10 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[23] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[7] ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[10]~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~24 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~24 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[7]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[23]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[7]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[7]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[7]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[7]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[23]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[7]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[23]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[7]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][60]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][43]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][53]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][62]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][38]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][25]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][11]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][22]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][41]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][27]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][33]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][40]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][24]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][17]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][7]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][55]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][51]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][19]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][12]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][47]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][15]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[23]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][49]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][8]~feeder ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[15]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[7]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[23]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[22] ; ; ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[5]~18 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[6]~0 ; 1 ; 0 ; +; - SRD[6]~output ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[8]~62 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VR[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~2 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~8 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[22]~9 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[15]~16 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~2 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~2 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[22] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[22] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[22] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[22] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[6] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[22] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[22] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][1] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][3] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][5] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][7] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][6] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][9] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][11] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][13] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][16] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][17] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][19] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][21] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][23] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][25] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][28] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][29] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][31] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][33] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][36] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][38] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][39] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][41] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][44] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][46] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][48] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][47] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][50] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][52] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][53] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][55] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][58] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][57] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][59] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][61] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][62] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[6] ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0]~0 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][0]~78 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][2]~79 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][4]~80 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[6]~7 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[6]~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[6]~12 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[22] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[6] ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[11]~9 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~30 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~30 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[6]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][51]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][14]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][43]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][60]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][63]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][42]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][40]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][8]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][24]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][32]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][35]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][30]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][15]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][27]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][26]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][37]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][34]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][49]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][45]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][20]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][54]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][56]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][12]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][22]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[6][18]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[22]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[6]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[6]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[6]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[6]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[6]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[22]~feeder ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[14]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[6]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[5]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[6]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[22]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[6]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[6]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[22]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[22]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[21] ; ; ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[4]~16 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[5]~1 ; 1 ; 0 ; +; - SRD[5]~output ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[7]~64 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VR[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~6 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~14 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[21]~10 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[14]~17 ; 1 ; 0 ; +; - interrupt_handler:nobody|RTC_ADR[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~3 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~3 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[21] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[21] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[21] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[21] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[5] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[21] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[21] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[21] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][18] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][30] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][17] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][29] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][16] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][28] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][19] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][31] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][36] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][39] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][40] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][43] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][32] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][35] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][44] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][47] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][1] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][13] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][6] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][14] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][12] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][7] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][3] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][15] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][58] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][56] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][59] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][52] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][55] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][48] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][51] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][60] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][63] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[5] ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[5]~3 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][2]~82 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][4]~83 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][0]~85 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[5]~6 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[5]~15 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[21] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[21] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[5] ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[12]~12 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~36 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~36 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[5]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[21]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[5]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[5]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[5]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[5]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][41]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][8]~feeder ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[13]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][9]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][20]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[5]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][42]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][45]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[5]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR[5]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][57]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][62]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][37]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][46]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][53]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][38]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][5]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[5]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][33]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][34]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][49]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][10]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][50]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][27]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][54]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][24]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][11]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][26]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][25]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][21]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][22]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][23]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[21]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[4]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[5]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[5][61]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[21]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[20] ; ; ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[3]~14 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[4]~2 ; 1 ; 0 ; +; - SRD[4]~output ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[6]~66 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VR[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~8 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~12 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[20]~11 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[13]~18 ; 1 ; 0 ; +; - interrupt_handler:nobody|RTC_ADR[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~4 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~4 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[20] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[20] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[4] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[20] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[20] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[20] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][36] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][39] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][40] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][43] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][32] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][35] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][44] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][47] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][18] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][30] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][17] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][29] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][16] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][28] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][19] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][31] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][9] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][1] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][13] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][6] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][14] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][12] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][7] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][3] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][15] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][56] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][59] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][52] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][55] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][48] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][51] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][60] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][63] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[4] ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[4]~4 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][2]~86 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][4]~87 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][0]~89 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[4]~7 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[4]~18 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[20] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~42 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~42 ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[12] ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[13]~27 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[4] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][62]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][58]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[4]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[4]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[4]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[4]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][11]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][5]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][20]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][41]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][22]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[4]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][50]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[3]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[20]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[4]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[20]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[4]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[20]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[4]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[20]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][27]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][61]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][38]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][42]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][54]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][57]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][34]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][49]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][53]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][45]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][46]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][10]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][23]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][24]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][37]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][33]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][26]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[4]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][8]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][25]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[4][21]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[20]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[4]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[20]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[19] ; ; ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[2]~12 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[3]~3 ; 1 ; 0 ; +; - SRD[3]~output ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[5]~68 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VR[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~10 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~16 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[19]~12 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[12]~19 ; 1 ; 0 ; +; - interrupt_handler:nobody|RTC_ADR[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~7 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[19] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[19] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[19] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[19] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[19] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][18] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][30] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][17] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][29] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][16] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][28] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][19] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][31] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][36] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][39] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][40] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][43] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][32] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][35] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][44] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][47] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][1] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][13] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][10] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][6] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][14] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][8] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][12] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][7] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][3] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][15] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][56] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][59] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][52] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][55] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][48] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][51] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][60] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][63] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[3] ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0]~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[3]~21 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][2]~90 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][4]~91 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][0]~93 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[3]~8 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[3]~8 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[19] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[19] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~47 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~47 ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[14]~24 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[19]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[19]~feeder ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[11]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[3]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[3]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[19]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[19]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[3]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[19]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[3]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][38]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][45]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][61]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][53]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][62]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][58]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][27]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][54]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][42]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][57]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][34]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][49]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][26]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][25]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][21]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][37]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][33]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][46]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][23]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][24]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][11]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][22]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][41]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][20]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][5]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][9]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[3][50]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[3]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[3]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[3]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[3]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[18] ; ; ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[1]~10 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[2]~4 ; 1 ; 0 ; +; - SRD[2]~output ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VRAS~4 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[4]~70 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[18] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~4 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~12 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[18]~13 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[11]~20 ; 1 ; 0 ; +; - interrupt_handler:nobody|RTC_ADR[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[18] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[18] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[18] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][1] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][3] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][5] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][9] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][12] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][13] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][16] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][18] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][19] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][21] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][24] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][26] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][27] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][28] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][29] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][32] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][31] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][33] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][35] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][37] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][39] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][41] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][44] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][46] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][48] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][50] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][49] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][51] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][54] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][56] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][57] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][59] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][61] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][63] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[18] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[18] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[18] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[18] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~8 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~6 ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0]~1 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][0]~69 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][2]~70 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][4]~71 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[2]~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2]~3 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[2]~9 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[18] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[18] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~18 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~18 ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[15]~21 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[18]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[2]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][60]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][45]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][47]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][17]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][30]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][62]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][15]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][40]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][43]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[2]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][53]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][55]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][58]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][38]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][10]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][14]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][34]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][25]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][6]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][7]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][23]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][8]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][36]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][42]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][52]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][20]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[2][22]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[2]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[2]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[2]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[2]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[18]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[2]~feeder ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[10]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[2]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[2]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[2]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[18]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[17] ; ; ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[0]~8 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[1]~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[1] ; 1 ; 0 ; +; - SRD[1]~output ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VCAS~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[3]~72 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|RSR[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~2 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~14 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[17]~14 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[10]~21 ; 1 ; 0 ; +; - interrupt_handler:nobody|RTC_ADR[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[17] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[17] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[17] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[1] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[17] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[17] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[17] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][1] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][3] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][5] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][6] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][9] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][12] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][13] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][16] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][15] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][18] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][19] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][21] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][23] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][26] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][27] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][28] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][29] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][31] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][34] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][36] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][37] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][40] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][42] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][43] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][46] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][47] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][49] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][51] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][53] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][55] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][58] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][60] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][61] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][62] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~6 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~7 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~3 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][0]~65 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][2]~66 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][4]~67 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[1]~2 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1]~2 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[1]~6 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~12 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~12 ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[16]~18 ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[17]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[1]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR[1]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][59]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][50]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][48]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][25]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][8]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][30]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[1]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][20]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][22]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[1]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[1]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[1]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[1]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][56]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][45]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][63]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][44]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][54]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][7]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][17]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][52]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][38]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][10]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][14]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][41]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][57]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][32]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][35]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][24]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][39]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[1][33]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[1]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[17]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[17]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[1]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[17]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[1]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[1]~feeder ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[9]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[17]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[16] ; ; ; +; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[0]~8 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[0]~6 ; 1 ; 0 ; +; - SRD[0]~output ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VWE ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[16] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[2]~74 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~6 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~16 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[16]~15 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[9]~22 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|RSR[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[16] ; 1 ; 0 ; +; - interrupt_handler:nobody|RTC_ADR[0] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[16] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][1] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][3] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][5] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][6] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][9] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][10] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][14] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][16] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][18] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][20] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][22] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][24] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][26] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][27] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][28] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][30] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][32] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][34] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][36] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][38] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][40] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][42] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][44] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][46] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][48] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][50] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][52] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][54] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][56] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][58] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][60] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][61] ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][63] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[16] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[16] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~8 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[0]~2 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~4 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][0]~0 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][2]~3 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][4]~6 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][13]~12 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[0]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[0]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~6 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~6 ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[17]~15 ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[8] ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[16]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[16]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[0]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][59]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][12]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][51]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][17]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][7]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][37]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][25]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][29]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][41]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][35]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][15]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[16]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][31]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][57]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][43]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][47]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][23]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][39]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][49]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][33]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][45]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][62]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][53]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][55]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[0]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[0]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[16]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[16]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[0]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[0]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[16]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[0]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[0]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][21]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][8]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][19]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[0]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[0]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[0]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[0]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[0]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[0]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[0]~feeder ; 1 ; 0 ; +; FB_AD[15] ; ; ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[1]~76 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[15]~16 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[15] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[15] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[15] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[15] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[15] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~4 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[7]~6 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[15] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[15]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[15]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[15]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[15]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[15]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[14] ; ; ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[0]~78 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[1]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[14]~17 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[14] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[14] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[14] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[14] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[14] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[14] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~4 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[6]~7 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[14]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[14]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[14]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[14]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[14]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[13] ; ; ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~4 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA[1]~9 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[0]~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[13]~18 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[13] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[13] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[13] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[13] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[13] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[13] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[13] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~4 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[5]~3 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[13]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[13]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[13]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[13]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[12] ; ; ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~4 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA[0]~11 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[12]~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[12]~19 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[12] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[12] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[12] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[12] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[12] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[12] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[12] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[4]~4 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[12]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[12]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[12]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[12]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[11] ; ; ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[11]~2 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[11]~20 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[11] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[11] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[11] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[11] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[11] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[11] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[11] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[3]~8 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[11]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[11]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[11]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[11]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[10] ; ; ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~4 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[10]~21 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[10] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[10] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[10] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[2]~5 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[10]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[10]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[10]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[10]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[9] ; ; ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9]~8 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[9]~22 ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[9]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[9] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[9] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[9] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[1]~2 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[9]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[9]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[9]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[9]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; FB_AD[8] ; ; ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8]~13 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[8]~23 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[8] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[8]~1 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[8] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[8] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[8] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~6 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[0]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[8] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[8]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[8]~feeder ; 1 ; 0 ; +; FB_AD[7] ; ; ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[7]~16 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[7]~24 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[7] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[7] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[7] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~6 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[7]~4 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[7]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[7]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[7]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; FB_AD[6] ; ; ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[6]~23 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[6]~25 ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[6]~2 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[6] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[6] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[6] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~6 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[6]~5 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[6]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[6]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[6]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; FB_AD[5] ; ; ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[5]~26 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[5]~26 ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[5] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[5]~3 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[5] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[5] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[5] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~6 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[5]~6 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[5]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[5]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[5]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; FB_AD[4] ; ; ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[4]~29 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[4]~27 ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[4]~4 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[4] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[4] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[4] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~8 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[4]~7 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[4]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[4]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[4]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; FB_AD[3] ; ; ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[3]~32 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[3]~28 ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[3]~5 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[3] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[3] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[3] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~8 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[3]~8 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[3]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[3]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[3]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; FB_AD[2] ; ; ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[2]~35 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[2]~29 ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[2] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[2]~6 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[2] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[2] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[2] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~9 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2]~3 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[2]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[2]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; FB_AD[1] ; ; ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[1]~41 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[1]~30 ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[1] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[1]~7 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[1] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[1] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[1] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~9 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1]~2 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[1]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[1]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[1]~feeder ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; FB_AD[0] ; ; ; +; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[0]~43 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[0]~31 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[0]~8 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[0] ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[0] ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~9 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[0]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7]~5 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[0]~feeder ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[0]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[0]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[0]~feeder ; 1 ; 0 ; +; VD[31] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[31] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[31]~feeder ; 0 ; 1 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[31]~feeder ; 0 ; 1 ; +; VD[30] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[30] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[30]~feeder ; 1 ; 1 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[30]~feeder ; 1 ; 1 ; +; VD[29] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[29] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[29]~feeder ; 1 ; 1 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[29]~feeder ; 1 ; 1 ; +; VD[28] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[28] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[28]~feeder ; 1 ; 1 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[28]~feeder ; 1 ; 1 ; +; VD[27] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[27] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[27]~feeder ; 1 ; 1 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[27]~feeder ; 1 ; 1 ; +; VD[26] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[26] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[26]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[26]~feeder ; 1 ; 0 ; +; VD[25] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[25] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[25]~feeder ; 0 ; 1 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[25]~feeder ; 0 ; 1 ; +; VD[24] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[24] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[24]~feeder ; 1 ; 1 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[24]~feeder ; 1 ; 1 ; +; VD[23] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[23] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[23]~feeder ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[23]~feeder ; 0 ; 0 ; +; VD[22] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[22] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[22]~feeder ; 1 ; 1 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[22]~feeder ; 1 ; 1 ; +; VD[21] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[21] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[21]~feeder ; 1 ; 1 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[21]~feeder ; 1 ; 1 ; +; VD[20] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[20] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[20]~feeder ; 1 ; 1 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[20]~feeder ; 1 ; 1 ; +; VD[19] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[19] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[19]~feeder ; 0 ; 1 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[19]~feeder ; 0 ; 1 ; +; VD[18] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[18] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[18]~feeder ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[18]~feeder ; 0 ; 0 ; +; VD[17] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[17] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[17]~feeder ; 1 ; 1 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[17]~feeder ; 1 ; 1 ; +; VD[16] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[16] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[16]~feeder ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[16]~feeder ; 0 ; 0 ; +; VD[15] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[15] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[15]~feeder ; 0 ; 2 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[15]~feeder ; 0 ; 2 ; +; VD[14] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[14] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[14]~feeder ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[14]~feeder ; 1 ; 0 ; +; VD[13] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[13] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[13]~feeder ; 0 ; 2 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[13]~feeder ; 0 ; 2 ; +; VD[12] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[12] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[12]~feeder ; 0 ; 2 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[12]~feeder ; 0 ; 2 ; +; VD[11] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[11] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[11]~feeder ; 1 ; 2 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[11]~feeder ; 1 ; 2 ; +; VD[10] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[10] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[10]~feeder ; 0 ; 2 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[10]~feeder ; 0 ; 2 ; +; VD[9] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[9] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[9]~feeder ; 0 ; 2 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[9]~feeder ; 0 ; 2 ; +; VD[8] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[8] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[8]~feeder ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[8]~feeder ; 0 ; 0 ; +; VD[7] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[7] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[7]~feeder ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[7]~feeder ; 0 ; 0 ; +; VD[6] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[6] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[6]~feeder ; 0 ; 2 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6]~feeder ; 0 ; 2 ; +; VD[5] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[5] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[5]~feeder ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[5]~feeder ; 0 ; 0 ; +; VD[4] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[4] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[4]~feeder ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[4]~feeder ; 0 ; 0 ; +; VD[3] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[3] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[3]~feeder ; 1 ; 2 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[3]~feeder ; 1 ; 2 ; +; VD[2] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[2] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[2]~feeder ; 1 ; 2 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2]~feeder ; 1 ; 2 ; +; VD[1] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[1] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[1]~feeder ; 0 ; 2 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[1]~feeder ; 0 ; 2 ; +; VD[0] ; ; ; +; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[0]~feeder ; 0 ; 2 ; +; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[0]~feeder ; 0 ; 2 ; +; VDQS[3] ; ; ; +; VDQS[2] ; ; ; +; VDQS[1] ; ; ; +; VDQS[0] ; ; ; +; IO[17] ; ; ; +; IO[16] ; ; ; +; IO[15] ; ; ; +; IO[14] ; ; ; +; IO[13] ; ; ; +; IO[12] ; ; ; +; IO[11] ; ; ; +; IO[10] ; ; ; +; IO[9] ; ; ; +; IO[8] ; ; ; +; IO[7] ; ; ; +; IO[6] ; ; ; +; IO[5] ; ; ; +; IO[4] ; ; ; +; IO[3] ; ; ; +; IO[2] ; ; ; +; IO[1] ; ; ; +; IO[0] ; ; ; +; SRD[15] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~156 ; 1 ; 0 ; +; SRD[14] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[30]~131 ; 1 ; 0 ; +; SRD[13] ; ; ; +; - DSP:Mathias_Alles|FB_AD[29]~3 ; 0 ; 0 ; +; SRD[12] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[28]~369 ; 0 ; 0 ; +; SRD[11] ; ; ; +; - DSP:Mathias_Alles|FB_AD[27]~4 ; 0 ; 0 ; +; SRD[10] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~197 ; 1 ; 0 ; +; SRD[9] ; ; ; +; - DSP:Mathias_Alles|FB_AD[25]~0 ; 1 ; 0 ; +; SRD[8] ; ; ; +; - DSP:Mathias_Alles|FB_AD[24]~1 ; 1 ; 0 ; +; SRD[7] ; ; ; +; - DSP:Mathias_Alles|FB_AD[23]~2 ; 0 ; 0 ; +; SRD[6] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[22]~269 ; 1 ; 0 ; +; SRD[5] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[21]~285 ; 0 ; 0 ; +; SRD[4] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[20]~301 ; 1 ; 0 ; +; SRD[3] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[19]~319 ; 1 ; 0 ; +; SRD[2] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~172 ; 0 ; 0 ; +; SRD[1] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[17]~86 ; 1 ; 0 ; +; SRD[0] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~54 ; 0 ; 0 ; +; SCSI_PAR ; ; ; +; nSCSI_SEL ; ; ; +; nSCSI_BUSY ; ; ; +; nSCSI_RST ; ; ; +; SD_CD_DATA3 ; ; ; +; SD_CMD_D1 ; ; ; +; ACSI_D[7] ; ; ; +; ACSI_D[6] ; ; ; +; ACSI_D[5] ; ; ; +; ACSI_D[4] ; ; ; +; ACSI_D[3] ; ; ; +; ACSI_D[2] ; ; ; +; ACSI_D[1] ; ; ; +; ACSI_D[0] ; ; ; +; LP_D[7] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~142 ; 1 ; 0 ; +; LP_D[6] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[30]~112 ; 0 ; 0 ; +; LP_D[5] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~339 ; 0 ; 0 ; +; LP_D[4] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[28]~378 ; 0 ; 0 ; +; LP_D[3] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[27]~383 ; 1 ; 0 ; +; LP_D[2] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~186 ; 1 ; 0 ; +; LP_D[1] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[25]~206 ; 0 ; 0 ; +; LP_D[0] ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[24]~227 ; 0 ; 0 ; +; SCSI_D[7] ; ; ; +; SCSI_D[6] ; ; ; +; SCSI_D[5] ; ; ; +; SCSI_D[4] ; ; ; +; SCSI_D[3] ; ; ; +; SCSI_D[2] ; ; ; +; SCSI_D[1] ; ; ; +; SCSI_D[0] ; ; ; +; nRSTO_MCF ; ; ; +; nFB_WR ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|ROM_CS ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SUB_BUS~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VRAS~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~3 ; 1 ; 0 ; +; - interrupt_handler:nobody|TIN0~0 ; 1 ; 0 ; +; - DSP:Mathias_Alles|nSRWE~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|DIG_PORTS~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_8~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPIO_REGISTERS~0 ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[31]~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|Selector1~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|Selector0~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|P_CTRL_REG~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_A[4]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_B[4]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[4]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~11 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[7]~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[7]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTORREG~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[0]~1 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[31]~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|Selector1~4 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~1 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[0]~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~1 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[0]~0 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[7]~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[7]~19 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADDRESSLATCH~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_8~1 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[31]~1 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WDC_BSL[0]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATAREG~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CONTROL~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|TDRE~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATAREG~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[11]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[7]~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_FREQ[4]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_SHAPE[2]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_RESET~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[11]~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[7]~1 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[11]~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[7]~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR_READ~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~11 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~15 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|DATA_OUT_EN~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|DATA_OUT~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR_READ~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR_READ~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|RSR_READ~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ~1 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[7]~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_EN~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|Mux1~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~2 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~3 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DATA_EN~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|DATA_EN~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|DATA_EN~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[15]~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|TRACKREG~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[0]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[0]~0 ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[9]~0 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[8]~1 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[6]~2 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[5]~3 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[4]~4 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[3]~5 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[2]~6 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[1]~7 ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR[0]~8 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~4 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~6 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|DA_OUT~5 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~9 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~10 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~14 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~15 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~17 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[25]~218 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~42 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[24]~238 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|DATA_OUT~1 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~35 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~37 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~40 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~350 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|DATA_OUT[3]~1 ; 0 ; 0 ; +; - DSP:Mathias_Alles|nSRWE~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[2]~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[7]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|valid_rdreq~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nFDC_WR~0 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[23]~1 ; 1 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[23]~1 ; 1 ; 0 ; +; - interrupt_handler:nobody|RTC_ADR[5]~0 ; 0 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[23]~1 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~491 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[0][0]~1 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][1]~2 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~492 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][3]~5 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~496 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][5]~9 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~503 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~504 ; 1 ; 0 ; +; - interrupt_handler:nobody|_~505 ; 1 ; 0 ; +; - interrupt_handler:nobody|_~506 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][10]~10 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][12]~11 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][13]~13 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][14]~15 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][15]~16 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][16]~17 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][17]~18 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][18]~19 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][19]~20 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][20]~21 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][21]~22 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][22]~23 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][23]~24 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][24]~25 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][25]~26 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][26]~27 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][27]~28 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][28]~29 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][29]~30 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][30]~31 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][31]~32 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][32]~33 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][33]~34 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][34]~35 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][35]~36 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][36]~37 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][37]~38 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][38]~39 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][39]~40 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][40]~41 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][41]~42 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][42]~43 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][43]~44 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][44]~45 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][45]~46 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][46]~47 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][47]~48 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][48]~49 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][49]~50 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][50]~51 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][51]~52 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][52]~53 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][53]~54 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][54]~55 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][55]~56 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][56]~57 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][57]~58 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][58]~59 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][59]~60 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][60]~61 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][61]~62 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][62]~63 ; 0 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][63]~64 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_11~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[0]~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[0]~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[0]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[0]~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[0]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[0]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[0]~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[0]~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[23]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[23]~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[23]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[23]~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[3]~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[7]~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[7]~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[7]~2 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[7]~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[6]~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[15]~1 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[15]~1 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[15]~1 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15]~1 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[10]~2 ; 0 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[15]~2 ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[15]~3 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_10~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_CLUT_WR[0] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[31]~2 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31]~2 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[31]~2 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[31]~2 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[15]~3 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[15]~1 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[31]~3 ; 0 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|_~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7]~4 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7]~6 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[6]~7 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[7]~3 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[2]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_CLUT_WR[0]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[10]~1 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_WR~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_SHIFT_MODE[1]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[8]~1 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VIDEO_RECONFIG~0 ; 1 ; 0 ; +; - interrupt_handler:nobody|WERTE[7][11]~77 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[7]~3 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[7]~3 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[7]~3 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[7]~3 ; 1 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[7]~4 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[7]~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_2~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[3] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[1]~2 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[2]~3 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[0]~4 ; 0 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_init_nominal_state~2 ; 1 ; 0 ; +; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_init_state~0 ; 1 ; 0 ; +; nFB_CS1 ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|ROM_CS ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|IDE_CF_CS ; 0 ; 0 ; +; - interrupt_handler:nobody|TIN0~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE_CS ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VIDEO_MOD_TA~2 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE_CS~1 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT_CS~2 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF_CS ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW_CS~0 ; 0 ; 0 ; +; - interrupt_handler:nobody|UHR_DS~3 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|MFP_CS~1 ; 1 ; 0 ; +; - interrupt_handler:nobody|_~3 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|NEXT_CMD_STATE.T1~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|Selector2~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~28 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~31 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~32 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~7 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_CNT_M ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_CNT_H ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~6 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~8 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~36 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~37 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[7]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~38 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~39 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~27 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~40 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~41 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[9]~81 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~43 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~38 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~44 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~45 ; 1 ; 0 ; +; - interrupt_handler:nobody|TIN0~1 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_CNT_L ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~46 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~47 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~48 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~49 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~50 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~51 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~52 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~53 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~54 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~55 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[7]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[7]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[7]~1 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[6]~7 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[10]~3 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_SHIFT_MODE[1]~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~34 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[1]~35 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~59 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[2]~36 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_DATEN_CS~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SNDCS ; 1 ; 0 ; +; FB_SIZE1 ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nRP_UDS~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nRP_LDS~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VRAS~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~3 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_B1 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_CS~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_8~0 ; 1 ; 0 ; +; - interrupt_handler:nobody|FB_B[0]~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FB_B[1]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FB_B[3]~1 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2~0 ; 1 ; 0 ; +; - interrupt_handler:nobody|_~22 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~20 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WDC_BSL[0]~0 ; 1 ; 0 ; +; - interrupt_handler:nobody|UHR_AS~0 ; 0 ; 0 ; +; - interrupt_handler:nobody|UHR_DS~6 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~194 ; 1 ; 0 ; +; - interrupt_handler:nobody|FB_B[2]~1 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FB_B[2] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_B[0] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3]~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~491 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN22 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ~0 ; 1 ; 0 ; +; FB_SIZE0 ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nRP_UDS~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nRP_LDS~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VRAS~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~3 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_B1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_CS~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_8~0 ; 1 ; 0 ; +; - interrupt_handler:nobody|FB_B[0]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FB_B[1]~0 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FB_B[3]~1 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2~0 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~22 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~20 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WDC_BSL[0]~0 ; 1 ; 0 ; +; - interrupt_handler:nobody|UHR_AS~0 ; 1 ; 0 ; +; - interrupt_handler:nobody|UHR_DS~6 ; 1 ; 0 ; +; - interrupt_handler:nobody|_~194 ; 1 ; 0 ; +; - interrupt_handler:nobody|FB_B[2]~1 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FB_B[2] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_B[0] ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~491 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN22 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ~0 ; 0 ; 0 ; +; FB_ALE ; ; ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[15] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[10] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[9] ; 1 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; 1 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; 1 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; 1 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; 1 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_SEL ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~5 ; 1 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; 1 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; 1 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; 1 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; 1 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[26] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[25] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[24] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[27] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; 0 ; 0 ; +; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~5 ; 1 ; 0 ; +; nFB_CS2 ; ; ; +; - DSP:Mathias_Alles|nSRCS~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VIDEO_MOD_TA~4 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VIDEO_PLL_RECONFIG_CS~0 ; 0 ; 0 ; +; - inst2~3 ; 0 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[31]~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[23]~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[5]~1 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VIDEO_PLL_CONFIG_CS~0 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_ENA_CS ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_CTR_CS ; 0 ; 0 ; +; - interrupt_handler:nobody|_~23 ; 0 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF_CS ; 0 ; 0 ; +; - interrupt_handler:nobody|_~25 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH_CS ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH_CS ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL_CS ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL_CS ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~2 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~3 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR_CS ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~13 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~14 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~147 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~148 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR_CS ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~19 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~20 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_CLEAR_CS ; 0 ; 0 ; +; - interrupt_handler:nobody|_~195 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~196 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~198 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~199 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[31]~2 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~200 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~201 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~24 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~25 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~246 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~247 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~35 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~41 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~42 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~248 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~46 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~47 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~295 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~53 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~54 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~338 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~339 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~60 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~61 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~382 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~383 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~67 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~68 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~426 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~427 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~470 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~471 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~473 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~474 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~71 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~475 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~476 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~73 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~74 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~477 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~75 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~76 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~480 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~77 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~78 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~79 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~80 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~483 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~484 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~485 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~486 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~487 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~488 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~489 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~490 ; 0 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[23]~1 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[23]~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[15]~1 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[15]~3 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_CTR[15]~2 ; 0 ; 0 ; +; - interrupt_handler:nobody|INT_ENA[15]~2 ; 0 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[15]~3 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[7]~2 ; 0 ; 0 ; +; - interrupt_handler:nobody|ACP_CONF[7]~4 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~508 ; 0 ; 0 ; +; - interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[1]~13_RESYN34 ; 0 ; 0 ; +; - interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~15_RESYN42 ; 0 ; 0 ; +; MAIN_CLK ; ; ; +; nDACK1 ; ; ; +; nFB_OE ; ; ; +; - DSP:Mathias_Alles|nSROE~0 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~31 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~39 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~40 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~43 ; 0 ; 0 ; +; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[0]~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~45 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~47 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~48 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_CLUT_RD ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_CLUT_RD ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~51 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_VDOE[3]~2 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_VDOE[0]~3 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~55 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~56 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_VDOE[1]~4 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_VDOE[2]~5 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~59 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~60 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~61 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~65 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~10 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~67 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~70 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~72 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~77 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[3]~28 ; 1 ; 0 ; +; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[1]~3 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[17]~85 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[17]~89 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~94 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~19 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~20 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~111 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~124 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~127 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[30]~129 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_CLUT_RDH ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[14]~34 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[15]~40 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~154 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~160 ; 1 ; 0 ; +; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[2]~6 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_CLUT_RDL~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~170 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~175 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~176 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~179 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~181 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~182 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~193 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~195 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~211 ; 0 ; 0 ; +; - DSP:Mathias_Alles|FB_AD[25]~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[25]~215 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[25]~220 ; 0 ; 0 ; +; - DSP:Mathias_Alles|FB_AD[24]~1 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[24]~235 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[24]~240 ; 0 ; 0 ; +; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[7]~9 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[23]~250 ; 0 ; 0 ; +; - DSP:Mathias_Alles|FB_AD[23]~2 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[23]~255 ; 0 ; 0 ; +; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[6]~12 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[22]~267 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[22]~272 ; 0 ; 0 ; +; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[5]~15 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[21]~283 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[21]~288 ; 0 ; 0 ; +; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[4]~18 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[20]~299 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[20]~304 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[19]~308 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[19]~312 ; 0 ; 0 ; +; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[3]~21 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[19]~317 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[15]~327 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~352 ; 0 ; 0 ; +; - DSP:Mathias_Alles|FB_AD[29]~3 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~356 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[13]~173 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[28]~366 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[28]~375 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[27]~388 ; 1 ; 0 ; +; - DSP:Mathias_Alles|FB_AD[27]~4 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[27]~392 ; 1 ; 0 ; +; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[11]~186 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[9]~411 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[9]~415 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[8]~420 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[8]~424 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[7]~432 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[6]~437 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[5]~445 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[4]~453 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[3]~461 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[2]~469 ; 0 ; 0 ; +; - interrupt_handler:nobody|_~508 ; 0 ; 0 ; +; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~59 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~490 ; 1 ; 0 ; +; IDE_RDY ; ; ; +; - inst2~1 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|Selector1~0 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|IDE_CF_TA~0 ; 1 ; 0 ; +; CLK33M ; ; ; +; HD_DD ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|HD_DD_OUT~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~62 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|PHASE_DECODER~0 ; 1 ; 0 ; +; nINDEX ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MOTORSWITCH~1 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MOTORSWITCH~2 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~78 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|LOCK~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INDEX_MARK~1 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~113 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~173 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INDEX_COUNTER~2 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ~4 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~205 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\INDEX_COUNTER:LOCK~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DRQ_IPn~0 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_INDEX_MARK:LOCK~0 ; 0 ; 0 ; +; - nINDEX~_wirecell ; 0 ; 0 ; +; RxD ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|SDATA_IN_I~1 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|SDATA_IN_I~2 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|P_SAMPLE~6 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|P_START_BIT~0 ; 0 ; 0 ; +; nWP ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~85 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~168 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~176 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WR_PR~0 ; 1 ; 0 ; +; LP_BUSY ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DATA_OUT[0]~20 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|EDGE_ENA~15 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|LOCK~15 ; 0 ; 0 ; +; DCD ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DATA_OUT[1]~43 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|EDGE_ENA~10 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|LOCK~10 ; 0 ; 0 ; +; CTS ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DATA_OUT[2]~63 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|EDGE_ENA~9 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|LOCK~9 ; 1 ; 0 ; +; TRACK00 ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|TR_CLR ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~18 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~20 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~22 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~24 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~26 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~28 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~103 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|LOST_DATA_TR00~2 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|LOST_DATA_TR00~3 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~30 ; 0 ; 0 ; +; IDE_INT ; ; ; +; RI ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|EDGE_ENA~11 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DATA_OUT~104 ; 1 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|LOCK~11 ; 1 ; 0 ; +; nPCI_INTD ; ; ; +; - interrupt_handler:nobody|INT_LATCH[6]~11 ; 0 ; 6 ; +; - interrupt_handler:nobody|_~484 ; 1 ; 0 ; +; nPCI_INTC ; ; ; +; - interrupt_handler:nobody|INT_LATCH[5]~12 ; 1 ; 6 ; +; - interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component|dout[5]~5 ; 0 ; 0 ; +; nPCI_INTB ; ; ; +; - interrupt_handler:nobody|INT_LATCH[4]~13 ; 0 ; 6 ; +; - interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component|dout[4]~8 ; 1 ; 0 ; +; nPCI_INTA ; ; ; +; - interrupt_handler:nobody|INT_LATCH[3]~14 ; 1 ; 6 ; +; - interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component|dout[3]~11 ; 0 ; 0 ; +; DVI_INT ; ; ; +; E0_INT ; ; ; +; PIC_INT ; ; ; +; - interrupt_handler:nobody|INT_LATCH[0]~17 ; 1 ; 6 ; +; - interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component|dout[0]~20 ; 0 ; 0 ; +; - interrupt_handler:nobody|PIC_INT_SYNC[0] ; 0 ; 0 ; +; PIC_AMKB_RX ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|KEYB_RxD ; 0 ; 1 ; +; MIDI_IN ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|RXDATA_I~feeder ; 1 ; 1 ; +; nRD_DATA ; ; ; +; AMKB_RX ; ; ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3]~11 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]~14 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2]~9 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1]~7 ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; 0 ; 0 ; +; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3]~13 ; 1 ; 0 ; ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+ + + ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Control Signals ; ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+ +; Name ; Location ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+ +; CLK33M ; PIN_AB12 ; 12 ; Clock ; yes ; Global Clock ; GCLK15 ; -- ; +; CLK33M ; PIN_AB12 ; 5 ; Clock ; no ; -- ; -- ; -- ; +; DSP:Mathias_Alles|nSRWE~1 ; LCCOMB_X23_Y8_N20 ; 16 ; Output enable ; no ; -- ; -- ; -- ; +; FB_ALE ; PIN_R7 ; 33 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3]~13 ; LCCOMB_X1_Y10_N14 ; 5 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|CLR_FIFO ; LCCOMB_X26_Y22_N16 ; 250 ; Async. clear ; yes ; Global Clock ; GCLK7 ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[31]~1 ; LCCOMB_X18_Y17_N18 ; 32 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[0]~1 ; LCCOMB_X22_Y14_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[0]~1 ; LCCOMB_X22_Y14_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[1]~0 ; LCCOMB_X16_Y14_N24 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[8]~1 ; LCCOMB_X16_Y14_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 ; LCCOMB_X21_Y12_N8 ; 16 ; Output enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~78 ; LCCOMB_X22_Y13_N12 ; 2 ; Output enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~183 ; LCCOMB_X22_Y13_N30 ; 4 ; Output enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~259 ; LCCOMB_X22_Y13_N4 ; 2 ; Output enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~203 ; LCCOMB_X22_Y13_N16 ; 1 ; Output enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~224 ; LCCOMB_X22_Y13_N10 ; 2 ; Output enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~141 ; LCCOMB_X33_Y1_N4 ; 5 ; Output enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|Selector4~1 ; LCCOMB_X23_Y18_N0 ; 20 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WDC_BSL[0]~1 ; LCCOMB_X22_Y13_N2 ; 2 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|Equal0~4 ; LCCOMB_X22_Y28_N30 ; 7 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[4]~1 ; LCCOMB_X21_Y28_N6 ; 16 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|\MFM_SYNCLOCK:TMP[4]~3 ; LCCOMB_X21_Y28_N12 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_LOAD_SHFT ; FF_X34_Y29_N7 ; 26 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SHFT_LOAD_ND~0 ; LCCOMB_X28_Y27_N8 ; 4 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Selector68~47 ; LCCOMB_X35_Y25_N2 ; 88 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Selector78~0 ; LCCOMB_X32_Y25_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WideNor2~5 ; LCCOMB_X36_Y28_N0 ; 33 ; Sync. clear ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WideNor8 ; LCCOMB_X28_Y27_N6 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\RESTORE_TRAP:STEP_CNT[2]~1 ; LCCOMB_X32_Y27_N4 ; 8 ; Sync. clear ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[5]~37 ; LCCOMB_X27_Y26_N22 ; 2 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|PER_CNT~27 ; LCCOMB_X30_Y30_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_PULSE ; FF_X30_Y32_N13 ; 18 ; Clock enable, Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\PHASE_DECODER:PHASE_AMOUNT[1]~1 ; LCCOMB_X27_Y32_N24 ; 2 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[7] ; FF_X32_Y25_N31 ; 20 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[7]~1 ; LCCOMB_X32_Y25_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Equal3~2 ; LCCOMB_X27_Y25_N14 ; 7 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTORREG~1 ; LCCOMB_X29_Y25_N2 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[6]~9 ; LCCOMB_X28_Y27_N26 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG~8 ; LCCOMB_X30_Y28_N22 ; 4 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|TRACKREG~1 ; LCCOMB_X30_Y26_N20 ; 9 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|TRACK_REG[6]~3 ; LCCOMB_X30_Y26_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT~1 ; LCCOMB_X28_Y30_N28 ; 31 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT~12 ; LCCOMB_X36_Y29_N10 ; 4 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:LOCK~0 ; LCCOMB_X25_Y29_N26 ; 1 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[0]~0 ; LCCOMB_X25_Y27_N6 ; 23 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADDRESSLATCH~1 ; LCCOMB_X18_Y19_N22 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|DIG_PORTS~0 ; LCCOMB_X15_Y14_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; FF_X4_Y41_N5 ; 8 ; Output enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[7]~0 ; LCCOMB_X7_Y39_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|P_CTRL_REG~0 ; LCCOMB_X19_Y23_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WAV_STRB ; FF_X9_Y21_N23 ; 10 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[7]~0 ; LCCOMB_X17_Y22_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_RESET ; FF_X18_Y22_N21 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_RESET~0 ; LCCOMB_X18_Y22_N20 ; 9 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_SHAPE[2]~0 ; LCCOMB_X18_Y24_N0 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_STRB~1 ; LCCOMB_X18_Y23_N8 ; 19 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Equal14~3 ; LCCOMB_X20_Y21_N28 ; 13 ; Sync. clear ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Equal16~3 ; LCCOMB_X19_Y24_N20 ; 13 ; Sync. clear ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Equal18~3 ; LCCOMB_X18_Y20_N28 ; 13 ; Sync. clear ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[11]~0 ; LCCOMB_X15_Y14_N28 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[7]~1 ; LCCOMB_X20_Y23_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[11]~0 ; LCCOMB_X19_Y24_N30 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[7]~1 ; LCCOMB_X20_Y20_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[11]~0 ; LCCOMB_X18_Y20_N2 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[7]~1 ; LCCOMB_X17_Y18_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_A[4]~0 ; LCCOMB_X17_Y25_N18 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_B[4]~0 ; LCCOMB_X20_Y22_N6 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[4]~0 ; LCCOMB_X21_Y27_N0 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_FREQ[4]~0 ; LCCOMB_X17_Y19_N26 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|OSC_A_OUT~1 ; LCCOMB_X17_Y25_N24 ; 39 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|VOL_ENV[3]~12 ; LCCOMB_X18_Y25_N10 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:CLK_DIV[0]~0 ; LCCOMB_X16_Y24_N28 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:CNT_NOISE[0]~0 ; LCCOMB_X16_Y24_N6 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:N_SHFT[16]~2 ; LCCOMB_X16_Y24_N24 ; 17 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG[7]~0 ; LCCOMB_X6_Y18_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|BITCNT~1 ; LCCOMB_X4_Y19_N12 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|DATA_REG[0]~1 ; LCCOMB_X5_Y18_N16 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_NEXT_STATE~0 ; LCCOMB_X2_Y21_N28 ; 7 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|SHIFT_REG[4]~1 ; LCCOMB_X5_Y17_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|\CLKDIV:CLK_DIVCNT[5]~1 ; LCCOMB_X1_Y18_N16 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|BITCNT~1 ; LCCOMB_X1_Y19_N30 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG[2]~1 ; LCCOMB_X3_Y19_N4 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|SHIFT_REG[6]~1 ; LCCOMB_X2_Y19_N2 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TR_STATE.IDLE ; FF_X1_Y20_N15 ; 13 ; Sync. clear ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|\CLKDIV:CLK_DIVCNT[4]~3 ; LCCOMB_X1_Y20_N26 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG[2]~1 ; LCCOMB_X7_Y18_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|BITCNT~1 ; LCCOMB_X4_Y19_N18 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|DATA_REG[2]~1 ; LCCOMB_X5_Y16_N14 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_NEXT_STATE~0 ; LCCOMB_X3_Y17_N26 ; 6 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|SHIFT_REG[0]~1 ; LCCOMB_X4_Y17_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|\CLKDIV:CLK_DIVCNT[4]~1 ; LCCOMB_X3_Y17_N22 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|BITCNT~1 ; LCCOMB_X5_Y20_N0 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG[0]~1 ; LCCOMB_X4_Y21_N6 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|SHIFT_REG[4]~1 ; LCCOMB_X5_Y21_N16 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TR_STATE.IDLE ; FF_X6_Y19_N27 ; 12 ; Sync. clear ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|\CLKDIV:CLK_DIVCNT[2]~1 ; LCCOMB_X6_Y19_N28 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[0]~0 ; LCCOMB_X14_Y18_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[0]~0 ; LCCOMB_X14_Y14_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[0]~0 ; LCCOMB_X14_Y15_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[0]~0 ; LCCOMB_X14_Y16_N4 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[0]~0 ; LCCOMB_X14_Y16_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[0]~0 ; LCCOMB_X16_Y19_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[0]~0 ; LCCOMB_X16_Y19_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_PASS[9]~5 ; LCCOMB_X17_Y21_N4 ; 10 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_STATE.REQUEST ; FF_X16_Y17_N3 ; 23 ; Sync. clear ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VECT_NUMBER[0]~7 ; LCCOMB_X17_Y17_N28 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VR[7]~0 ; LCCOMB_X16_Y16_N4 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE_A~0 ; LCCOMB_X6_Y20_N18 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE_B~0 ; LCCOMB_X6_Y20_N8 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE_C~0 ; LCCOMB_X3_Y20_N0 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE_D~0 ; LCCOMB_X9_Y17_N6 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[0]~0 ; LCCOMB_X12_Y16_N22 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[0]~0 ; LCCOMB_X8_Y20_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[0]~0 ; LCCOMB_X10_Y18_N30 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[0]~0 ; LCCOMB_X7_Y17_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[0]~0 ; LCCOMB_X12_Y18_N10 ; 6 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[0]~0 ; LCCOMB_X10_Y15_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[3]~0 ; LCCOMB_X4_Y15_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMERC~1 ; LCCOMB_X10_Y15_N2 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMERD~1 ; LCCOMB_X3_Y15_N4 ; 9 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_A[0]~0 ; LCCOMB_X10_Y18_N16 ; 10 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_B[0]~3 ; LCCOMB_X12_Y17_N4 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_C[0]~1 ; LCCOMB_X11_Y18_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_D[0]~1 ; LCCOMB_X11_Y18_N16 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|XTAL_STRB ; FF_X3_Y20_N7 ; 44 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|RSR[1]~0 ; LCCOMB_X14_Y19_N26 ; 2 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[0]~0 ; LCCOMB_X14_Y22_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR[0]~1 ; LCCOMB_X14_Y19_N24 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[3]~0 ; LCCOMB_X12_Y16_N8 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[7] ; FF_X14_Y20_N1 ; 19 ; Sync. clear, Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[7]~3 ; LCCOMB_X11_Y19_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|BITCNT[0]~2 ; LCCOMB_X10_Y24_N14 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|SHIFT_REG[6]~1 ; LCCOMB_X10_Y22_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\CLKDIV:CLK_DIVCNT[0]~0 ; LCCOMB_X3_Y27_N20 ; 5 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|BITCNT~1 ; LCCOMB_X14_Y23_N6 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|CLK_STRB ; FF_X2_Y27_N7 ; 15 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|SHIFTREG~0 ; LCCOMB_X12_Y21_N12 ; 7 ; Sync. load ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|SHIFT_REG[1]~8 ; LCCOMB_X12_Y23_N4 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|TX_END ; FF_X12_Y23_N17 ; 17 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|_~0 ; LCCOMB_X21_Y9_N28 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|valid_rdreq~1 ; LCCOMB_X23_Y7_N18 ; 20 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|valid_wrreq~1 ; LCCOMB_X18_Y18_N20 ; 18 ; Clock enable, Write enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|_~0 ; LCCOMB_X22_Y22_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|valid_rdreq~1 ; LCCOMB_X22_Y22_N4 ; 15 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|valid_wrreq~0 ; LCCOMB_X26_Y24_N4 ; 22 ; Clock enable, Write enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_10~0 ; LCCOMB_X20_Y16_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_11~0 ; LCCOMB_X20_Y16_N28 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_8~2 ; LCCOMB_X26_Y22_N14 ; 32 ; Async. clear ; yes ; Global Clock ; GCLK5 ; -- ; +; MAIN_CLK ; PIN_G2 ; 2272 ; Clock ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CLEAR_FIFO_CNT ; FF_X23_Y12_N17 ; 26 ; Sync. load ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[3]~1 ; LCCOMB_X27_Y6_N0 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[0]~4 ; LCCOMB_X22_Y2_N22 ; 32 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[1]~2 ; LCCOMB_X34_Y2_N8 ; 32 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[2]~3 ; LCCOMB_X21_Y4_N10 ; 32 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[3] ; LCCOMB_X34_Y2_N24 ; 32 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_ADR_CNT[22]~40 ; LCCOMB_X26_Y8_N24 ; 23 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[7]~0 ; LCCOMB_X26_Y11_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[7]~0 ; LCCOMB_X26_Y11_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[7]~0 ; LCCOMB_X25_Y11_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[2]~0 ; LCCOMB_X23_Y11_N24 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_CLUT_WR[1] ; LCCOMB_X25_Y16_N22 ; 1 ; Write enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_CLUT_WR[2] ; LCCOMB_X25_Y14_N26 ; 1 ; Write enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_CLUT_WR[3] ; LCCOMB_X25_Y16_N0 ; 1 ; Write enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[15]~3 ; LCCOMB_X22_Y19_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[23]~0 ; LCCOMB_X23_Y12_N4 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[31]~2 ; LCCOMB_X27_Y17_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[5]~1 ; LCCOMB_X23_Y18_N22 ; 6 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7]~6 ; LCCOMB_X28_Y18_N22 ; 2 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[15]~1 ; LCCOMB_X21_Y19_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[23]~0 ; LCCOMB_X29_Y14_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[31]~2 ; LCCOMB_X23_Y14_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[7]~3 ; LCCOMB_X23_Y14_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15]~1 ; LCCOMB_X23_Y19_N24 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[23]~0 ; LCCOMB_X28_Y15_N4 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[31]~2 ; LCCOMB_X25_Y17_N16 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[7]~3 ; LCCOMB_X22_Y17_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[15]~1 ; LCCOMB_X21_Y19_N28 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[23]~0 ; LCCOMB_X28_Y15_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31]~2 ; LCCOMB_X28_Y17_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[7]~3 ; LCCOMB_X28_Y17_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[15]~1 ; LCCOMB_X23_Y19_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[23]~0 ; LCCOMB_X29_Y12_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[31]~2 ; LCCOMB_X25_Y17_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[7]~3 ; LCCOMB_X25_Y17_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[15]~1 ; LCCOMB_X22_Y18_N16 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[23]~0 ; LCCOMB_X29_Y18_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[7]~2 ; LCCOMB_X23_Y18_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; FF_X33_Y18_N13 ; 54 ; Sync. load ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; FF_X33_Y18_N15 ; 54 ; Sync. clear ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLR_FIFO ; FF_X29_Y21_N3 ; 34 ; Async. clear ; yes ; Global Clock ; GCLK11 ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DOP_FIFO_CLR ; FF_X36_Y17_N25 ; 21 ; Async. clear ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_CLUT_WR[0] ; LCCOMB_X23_Y16_N24 ; 1 ; Write enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_CLUT_WR[1] ; LCCOMB_X23_Y16_N8 ; 1 ; Write enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_CLUT_WR[3] ; LCCOMB_X23_Y16_N18 ; 1 ; Write enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[10]~3 ; LCCOMB_X28_Y16_N22 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[7]~1 ; LCCOMB_X28_Y16_N16 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; FF_X37_Y20_N27 ; 141 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; FF_X33_Y12_N25 ; 30 ; Clock enable, Sync. clear ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK ; LCCOMB_X26_Y18_N4 ; 3 ; Clock ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK ; LCCOMB_X26_Y18_N4 ; 850 ; Clock ; yes ; Global Clock ; GCLK6 ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_CLUT_WR[0] ; LCCOMB_X26_Y13_N18 ; 1 ; Write enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_CLUT_WR[1] ; LCCOMB_X21_Y13_N14 ; 1 ; Write enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_SHIFT_MODE[1]~0 ; LCCOMB_X29_Y17_N18 ; 2 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[6]~7 ; LCCOMB_X35_Y17_N16 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYNC_PIX ; FF_X34_Y14_N13 ; 10 ; Sync. clear ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[6]~0 ; LCCOMB_X26_Y16_N6 ; 6 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[11]~1 ; LCCOMB_X30_Y13_N14 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[7]~0 ; LCCOMB_X30_Y13_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[11]~1 ; LCCOMB_X30_Y10_N2 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[7]~0 ; LCCOMB_X29_Y10_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[11]~1 ; LCCOMB_X30_Y10_N12 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[7]~0 ; LCCOMB_X29_Y10_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[11]~1 ; LCCOMB_X33_Y13_N12 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[7]~0 ; LCCOMB_X33_Y13_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[11]~1 ; LCCOMB_X30_Y12_N28 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[7]~0 ; LCCOMB_X30_Y12_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[11]~1 ; LCCOMB_X29_Y14_N22 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[7]~0 ; LCCOMB_X26_Y12_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[15]~1 ; LCCOMB_X26_Y17_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[7]~0 ; LCCOMB_X27_Y15_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[15]~3 ; LCCOMB_X26_Y17_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[7]~2 ; LCCOMB_X26_Y15_N16 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[10]~1 ; LCCOMB_X30_Y15_N4 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[7]~0 ; LCCOMB_X29_Y15_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[10]~1 ; LCCOMB_X25_Y13_N18 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[7]~0 ; LCCOMB_X30_Y13_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[7]~0 ; LCCOMB_X26_Y18_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[8]~1 ; LCCOMB_X26_Y13_N20 ; 1 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[10]~1 ; LCCOMB_X29_Y14_N20 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[7]~0 ; LCCOMB_X29_Y13_N4 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[10]~1 ; LCCOMB_X30_Y15_N30 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[7]~0 ; LCCOMB_X29_Y16_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[10]~1 ; LCCOMB_X26_Y14_N6 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[7]~0 ; LCCOMB_X27_Y16_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[3]~0 ; LCCOMB_X25_Y18_N26 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[10]~1 ; LCCOMB_X27_Y18_N20 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[7]~0 ; LCCOMB_X26_Y16_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[7]~3 ; LCCOMB_X27_Y18_N6 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~92 ; LCCOMB_X28_Y20_N4 ; 10 ; Sync. clear ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|inst37 ; LCCOMB_X66_Y4_N2 ; 32 ; Output enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|inst65~0 ; LCCOMB_X37_Y20_N28 ; 34 ; Clock enable, Write enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|inst67 ; LCCOMB_X37_Y17_N12 ; 1 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|inst90 ; DDIOOECELL_X63_Y0_N12 ; 1 ; Output enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; DDIOOECELL_X67_Y11_N12 ; 1 ; Output enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|inst90~_Duplicate_2 ; DDIOOECELL_X52_Y0_N26 ; 1 ; Output enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; DDIOOECELL_X43_Y0_N19 ; 1 ; Output enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|inst95 ; FF_X39_Y18_N21 ; 128 ; Sync. load ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|_~0 ; LCCOMB_X36_Y20_N2 ; 6 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr|dffe20a[0] ; FF_X57_Y17_N21 ; 72 ; Async. clear ; yes ; Global Clock ; GCLK9 ; -- ; +; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|valid_wrreq~0 ; LCCOMB_X57_Y17_N14 ; 14 ; Clock enable, Write enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; FF_X45_Y15_N1 ; 258 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; FF_X18_Y13_N29 ; 64 ; Clock enable ; no ; -- ; -- ; -- ; +; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; FF_X18_Y13_N3 ; 33 ; Clock enable ; no ; -- ; -- ; -- ; +; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; PLL_3 ; 52 ; Clock ; yes ; Global Clock ; GCLK14 ; -- ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; PLL_1 ; 691 ; Clock ; yes ; Global Clock ; GCLK3 ; -- ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; PLL_1 ; 96 ; Clock ; yes ; Global Clock ; GCLK1 ; -- ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; PLL_1 ; 5 ; Clock ; yes ; Global Clock ; GCLK0 ; -- ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; PLL_1 ; 41 ; Clock ; yes ; Global Clock ; GCLK2 ; -- ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; PLL_1 ; 189 ; Clock, Latch enable ; yes ; Global Clock ; GCLK4 ; -- ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; PLL_4 ; 7 ; Clock ; yes ; Global Clock ; GCLK16 ; -- ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; PLL_4 ; 585 ; Clock ; yes ; Global Clock ; GCLK17 ; -- ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; PLL_4 ; 4 ; Clock ; yes ; Global Clock ; GCLK18 ; -- ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] ; PLL_4 ; 2 ; Clock ; yes ; Global Clock ; GCLK19 ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|_~1 ; LCCOMB_X23_Y26_N8 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|busy ; LCCOMB_X22_Y25_N2 ; 15 ; Clock enable ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|input_latch_enable~0 ; LCCOMB_X22_Y26_N10 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[7]~0 ; LCCOMB_X14_Y25_N0 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated|_~0 ; LCCOMB_X19_Y28_N4 ; 14 ; Clock enable ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[7]~0 ; LCCOMB_X21_Y29_N18 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|_~9 ; LCCOMB_X21_Y27_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[7]~0 ; LCCOMB_X18_Y29_N18 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|_~0 ; LCCOMB_X21_Y26_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|power_up~4 ; LCCOMB_X21_Y26_N10 ; 6 ; Clock enable ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|power_up~5 ; LCCOMB_X21_Y27_N12 ; 5 ; Sync. load ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_counter_state~0 ; LCCOMB_X21_Y29_N6 ; 16 ; Sync. load ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_counter_state~1 ; LCCOMB_X18_Y29_N24 ; 13 ; Clock enable ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_seq_ena_state ; FF_X22_Y29_N31 ; 13 ; Sync. load ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|scan_cache_write_enable~0 ; LCCOMB_X20_Y26_N4 ; 3 ; Write enable ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[17]~3 ; LCCOMB_X22_Y23_N2 ; 18 ; Clock enable ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg_clear~0 ; LCCOMB_X22_Y27_N28 ; 35 ; Sync. clear, Sync. load ; no ; -- ; -- ; -- ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|tmp_nominal_data_out_state ; FF_X21_Y25_N29 ; 10 ; Sync. load ; no ; -- ; -- ; -- ; +; inst25 ; LCCOMB_X15_Y23_N20 ; 1027 ; Async. clear, Async. load ; yes ; Global Clock ; GCLK10 ; -- ; +; inst25 ; LCCOMB_X15_Y23_N20 ; 119 ; Clock enable, Sync. clear, Sync. load ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|ACHTELSEKUNDEN[2]~0 ; LCCOMB_X1_Y13_N6 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|ACP_CONF[15]~3 ; LCCOMB_X16_Y11_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|ACP_CONF[23]~1 ; LCCOMB_X11_Y13_N28 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|ACP_CONF[31]~0 ; LCCOMB_X16_Y11_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|ACP_CONF[7]~4 ; LCCOMB_X15_Y11_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_CLEAR[0] ; FF_X17_Y10_N9 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_CLEAR[1] ; FF_X17_Y10_N31 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_CLEAR[2] ; FF_X17_Y10_N1 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_CLEAR[3] ; FF_X17_Y10_N23 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_CLEAR[4] ; FF_X17_Y10_N21 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_CLEAR[5] ; FF_X17_Y10_N11 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_CLEAR[6] ; FF_X17_Y10_N25 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_CLEAR[8] ; FF_X17_Y10_N15 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_CLEAR[9] ; FF_X17_Y10_N29 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_CTR[15]~2 ; LCCOMB_X15_Y15_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_CTR[23]~1 ; LCCOMB_X12_Y11_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_CTR[31]~3 ; LCCOMB_X18_Y12_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_CTR[7]~0 ; LCCOMB_X15_Y13_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_ENA[15]~2 ; LCCOMB_X15_Y15_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_ENA[23]~1 ; LCCOMB_X12_Y13_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_ENA[31]~0 ; LCCOMB_X16_Y13_N24 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_ENA[7]~3 ; LCCOMB_X15_Y13_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_LATCH[0]~26 ; LCCOMB_X14_Y13_N30 ; 1 ; Clock ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_LATCH[1]~25 ; LCCOMB_X15_Y11_N22 ; 1 ; Clock ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_LATCH[2]~24 ; LCCOMB_X15_Y11_N6 ; 1 ; Clock ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_LATCH[3]~23 ; LCCOMB_X15_Y10_N6 ; 1 ; Clock ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_LATCH[4]~22 ; LCCOMB_X14_Y13_N20 ; 1 ; Clock ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_LATCH[5]~21 ; LCCOMB_X15_Y11_N0 ; 1 ; Clock ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_LATCH[6]~20 ; LCCOMB_X15_Y12_N26 ; 1 ; Clock ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_LATCH[8]~19 ; LCCOMB_X15_Y15_N6 ; 1 ; Clock ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|INT_LATCH[9]~18 ; LCCOMB_X15_Y15_N16 ; 1 ; Clock ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|RTC_ADR[5]~0 ; LCCOMB_X8_Y12_N24 ; 6 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[0][0]~1 ; LCCOMB_X6_Y15_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[0][13]~14 ; LCCOMB_X4_Y14_N22 ; 1 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[0][2]~4 ; LCCOMB_X7_Y15_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][10]~10 ; LCCOMB_X7_Y14_N4 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][11]~77 ; LCCOMB_X1_Y13_N26 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][12]~11 ; LCCOMB_X8_Y13_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][13]~13 ; LCCOMB_X6_Y14_N18 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][14]~15 ; LCCOMB_X7_Y14_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][15]~16 ; LCCOMB_X11_Y13_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][16]~17 ; LCCOMB_X4_Y13_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][17]~18 ; LCCOMB_X3_Y11_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][18]~19 ; LCCOMB_X2_Y14_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][19]~20 ; LCCOMB_X2_Y13_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][1]~2 ; LCCOMB_X7_Y13_N28 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][20]~21 ; LCCOMB_X2_Y13_N16 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][21]~22 ; LCCOMB_X3_Y14_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][22]~23 ; LCCOMB_X2_Y14_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][23]~24 ; LCCOMB_X3_Y10_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][24]~25 ; LCCOMB_X3_Y10_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][25]~26 ; LCCOMB_X2_Y12_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][26]~27 ; LCCOMB_X2_Y12_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][27]~28 ; LCCOMB_X4_Y9_N24 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][28]~29 ; LCCOMB_X4_Y13_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][29]~30 ; LCCOMB_X3_Y11_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][30]~31 ; LCCOMB_X3_Y12_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][31]~32 ; LCCOMB_X5_Y12_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][32]~33 ; LCCOMB_X4_Y10_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][33]~34 ; LCCOMB_X8_Y10_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][34]~35 ; LCCOMB_X8_Y10_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][35]~36 ; LCCOMB_X4_Y10_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][36]~37 ; LCCOMB_X2_Y10_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][37]~38 ; LCCOMB_X2_Y10_N24 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][38]~39 ; LCCOMB_X7_Y10_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][39]~40 ; LCCOMB_X4_Y10_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][3]~5 ; LCCOMB_X6_Y13_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][40]~41 ; LCCOMB_X6_Y9_N24 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][41]~42 ; LCCOMB_X5_Y13_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][42]~43 ; LCCOMB_X6_Y9_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][43]~44 ; LCCOMB_X9_Y11_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][44]~45 ; LCCOMB_X10_Y11_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][45]~46 ; LCCOMB_X10_Y10_N28 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][46]~47 ; LCCOMB_X10_Y10_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][47]~48 ; LCCOMB_X9_Y13_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][48]~49 ; LCCOMB_X9_Y13_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][49]~50 ; LCCOMB_X9_Y10_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][50]~51 ; LCCOMB_X9_Y10_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][51]~52 ; LCCOMB_X8_Y9_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][52]~53 ; LCCOMB_X7_Y9_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][53]~54 ; LCCOMB_X11_Y9_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][54]~55 ; LCCOMB_X10_Y9_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][55]~56 ; LCCOMB_X10_Y11_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][56]~57 ; LCCOMB_X10_Y9_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][57]~58 ; LCCOMB_X8_Y12_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][58]~59 ; LCCOMB_X8_Y12_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][59]~60 ; LCCOMB_X9_Y12_N24 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][5]~9 ; LCCOMB_X6_Y14_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][60]~61 ; LCCOMB_X5_Y12_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][61]~62 ; LCCOMB_X5_Y12_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][62]~63 ; LCCOMB_X12_Y12_N16 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|WERTE[7][63]~64 ; LCCOMB_X11_Y12_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|_~503 ; LCCOMB_X6_Y11_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|_~504 ; LCCOMB_X5_Y11_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|_~505 ; LCCOMB_X4_Y14_N28 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; +; interrupt_handler:nobody|_~506 ; LCCOMB_X7_Y13_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Global & Other Fast Signals ; ++---------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+ +; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; ++---------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+ +; CLK33M ; PIN_AB12 ; 12 ; 0 ; Global Clock ; GCLK15 ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|CLR_FIFO ; LCCOMB_X26_Y22_N16 ; 250 ; 0 ; Global Clock ; GCLK7 ; -- ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_8~2 ; LCCOMB_X26_Y22_N14 ; 32 ; 0 ; Global Clock ; GCLK5 ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLR_FIFO ; FF_X29_Y21_N3 ; 34 ; 0 ; Global Clock ; GCLK11 ; -- ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK ; LCCOMB_X26_Y18_N4 ; 850 ; 0 ; Global Clock ; GCLK6 ; -- ; +; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr|dffe20a[0] ; FF_X57_Y17_N21 ; 72 ; 0 ; Global Clock ; GCLK9 ; -- ; +; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; PLL_3 ; 52 ; 0 ; Global Clock ; GCLK14 ; -- ; +; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[1] ; PLL_3 ; 1 ; 0 ; Global Clock ; GCLK12 ; -- ; +; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[2] ; PLL_3 ; 1 ; 0 ; Global Clock ; GCLK13 ; -- ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; PLL_1 ; 691 ; 0 ; Global Clock ; GCLK3 ; -- ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; PLL_1 ; 96 ; 0 ; Global Clock ; GCLK1 ; -- ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; PLL_1 ; 5 ; 0 ; Global Clock ; GCLK0 ; -- ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; PLL_1 ; 41 ; 0 ; Global Clock ; GCLK2 ; -- ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; PLL_1 ; 189 ; 0 ; Global Clock ; GCLK4 ; -- ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; PLL_4 ; 7 ; 0 ; Global Clock ; GCLK16 ; -- ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; PLL_4 ; 585 ; 0 ; Global Clock ; GCLK17 ; -- ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; PLL_4 ; 4 ; 0 ; Global Clock ; GCLK18 ; -- ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] ; PLL_4 ; 2 ; 0 ; Global Clock ; GCLK19 ; -- ; +; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; PLL_2 ; 1 ; 0 ; Global Clock ; GCLK8 ; -- ; +; inst25 ; LCCOMB_X15_Y23_N20 ; 1027 ; 0 ; Global Clock ; GCLK10 ; -- ; ++---------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------+ +; Non-Global High Fan-Out Signals ; ++-----------------------------------------------------------------------------------------------------------------------------------+---------+ +; Name ; Fan-Out ; ++-----------------------------------------------------------------------------------------------------------------------------------+---------+ +; MAIN_CLK~input ; 2272 ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; 385 ; +; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; 258 ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; 257 ; +; nFB_WR~input ; 235 ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; 225 ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; 208 ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; 161 ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; 158 ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[26] ; 156 ; +; FB_AD[17]~input ; 145 ; +; FB_AD[18]~input ; 145 ; +; FB_AD[20]~input ; 144 ; +; FB_AD[16]~input ; 143 ; +; FB_AD[19]~input ; 143 ; +; FB_AD[21]~input ; 143 ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; 141 ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; 141 ; +; FB_AD[22]~input ; 140 ; +; FB_AD[23]~input ; 137 ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[0] ; 132 ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; 132 ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; 129 ; +; Video:Fredi_Aschwanden|inst95 ; 128 ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; 120 ; +; inst25 ; 118 ; +; nFB_OE~input ; 101 ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; 97 ; +; nFB_CS2~input ; 95 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Selector68~47 ; 88 ; +; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; 83 ; +; interrupt_handler:nobody|RTC_ADR[4] ; 80 ; +; interrupt_handler:nobody|RTC_ADR[5] ; 79 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|ROLL_OVER ; 78 ; +; interrupt_handler:nobody|UHR_DS~5 ; 71 ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE_CS~1 ; 68 ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2] ; 66 ; +; interrupt_handler:nobody|UHR_DS~6 ; 66 ; +; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; 65 ; +; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; 64 ; +; FB_AD[24]~input ; 63 ; +; interrupt_handler:nobody|RTC_ADR[3] ; 62 ; +; interrupt_handler:nobody|RTC_ADR[2] ; 62 ; +; interrupt_handler:nobody|RTC_ADR[1] ; 62 ; +; interrupt_handler:nobody|RTC_ADR[0] ; 62 ; +; ~GND ; 61 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|DEC_STATE ; 60 ; +; nFB_CS1~input ; 59 ; +; FB_AD[25]~input ; 59 ; +; FB_AD[26]~input ; 57 ; ++-----------------------------------------------------------------------------------------------------------------------------------+---------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Fitter RAM Summary ; ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------+ +; Name ; Type ; Mode ; Clock Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF ; Location ; ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------+ +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024 ; 8 ; 256 ; 32 ; yes ; no ; yes ; yes ; 8192 ; 1024 ; 8 ; 256 ; 32 ; 8192 ; 1 ; None ; M9K_X24_Y11_N0 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 256 ; 32 ; 1024 ; 8 ; yes ; no ; yes ; yes ; 8192 ; 256 ; 32 ; 1024 ; 8 ; 8192 ; 1 ; None ; M9K_X24_Y21_N0 ; +; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 16 ; 3 ; 16 ; 3 ; yes ; yes ; yes ; yes ; 48 ; 16 ; 3 ; 16 ; 3 ; 48 ; 1 ; None ; M9K_X24_Y15_N0 ; +; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 16 ; 3 ; 16 ; 3 ; yes ; yes ; yes ; yes ; 48 ; 16 ; 3 ; 16 ; 3 ; 48 ; 1 ; None ; M9K_X24_Y15_N0 ; +; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 16 ; 3 ; 16 ; 3 ; yes ; yes ; yes ; yes ; 48 ; 16 ; 3 ; 16 ; 3 ; 48 ; 1 ; None ; M9K_X24_Y13_N0 ; +; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256 ; 6 ; 256 ; 6 ; yes ; yes ; yes ; yes ; 1536 ; 256 ; 6 ; 256 ; 6 ; 1536 ; 1 ; None ; M9K_X24_Y20_N0 ; +; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256 ; 6 ; 256 ; 6 ; yes ; yes ; yes ; yes ; 1536 ; 256 ; 6 ; 256 ; 6 ; 1536 ; 1 ; None ; M9K_X24_Y19_N0 ; +; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256 ; 6 ; 256 ; 6 ; yes ; yes ; yes ; yes ; 1536 ; 256 ; 6 ; 256 ; 6 ; 1536 ; 1 ; None ; M9K_X24_Y17_N0 ; +; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256 ; 8 ; 256 ; 8 ; yes ; yes ; yes ; yes ; 2048 ; 256 ; 8 ; 256 ; 8 ; 2048 ; 1 ; None ; M9K_X24_Y14_N0 ; +; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256 ; 8 ; 256 ; 8 ; yes ; yes ; yes ; yes ; 2048 ; 256 ; 8 ; 256 ; 8 ; 2048 ; 1 ; None ; M9K_X24_Y16_N0 ; +; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256 ; 8 ; 256 ; 8 ; yes ; yes ; yes ; yes ; 2048 ; 256 ; 8 ; 256 ; 8 ; 2048 ; 1 ; None ; M9K_X24_Y18_N0 ; +; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 128 ; 128 ; 128 ; 128 ; yes ; no ; yes ; no ; 16384 ; 128 ; 128 ; 128 ; 128 ; 16384 ; 4 ; None ; M9K_X40_Y19_N0, M9K_X40_Y20_N0, M9K_X40_Y21_N0, M9K_X40_Y22_N0 ; +; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 512 ; 128 ; 512 ; 128 ; yes ; no ; yes ; yes ; 65536 ; 512 ; 128 ; 512 ; 128 ; 65536 ; 8 ; None ; M9K_X40_Y16_N0, M9K_X40_Y15_N0, M9K_X58_Y16_N0, M9K_X58_Y17_N0, M9K_X40_Y17_N0, M9K_X40_Y14_N0, M9K_X40_Y13_N0, M9K_X40_Y18_N0 ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4|altsyncram_46r:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 144 ; 1 ; -- ; -- ; yes ; no ; -- ; -- ; 144 ; 144 ; 1 ; -- ; -- ; 144 ; 1 ; None ; M9K_X24_Y25_N0 ; ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------+ +Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section. + + ++-----------------------------------------------------------------------------------------------+ +; Fitter DSP Block Usage Summary ; ++---------------------------------------+-------------+---------------------+-------------------+ +; Statistic ; Number Used ; Available per Block ; Maximum Available ; ++---------------------------------------+-------------+---------------------+-------------------+ +; Simple Multipliers (9-bit) ; 0 ; 2 ; 252 ; +; Simple Multipliers (18-bit) ; 3 ; 1 ; 126 ; +; Embedded Multiplier Blocks ; 3 ; -- ; 126 ; +; Embedded Multiplier 9-bit elements ; 6 ; 2 ; 252 ; +; Signed Embedded Multipliers ; 0 ; -- ; -- ; +; Unsigned Embedded Multipliers ; 3 ; -- ; -- ; +; Mixed Sign Embedded Multipliers ; 0 ; -- ; -- ; +; Variable Sign Embedded Multipliers ; 0 ; -- ; -- ; +; Dedicated Input Shift Register Chains ; 0 ; -- ; -- ; ++---------------------------------------+-------------+---------------------+-------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; DSP Block Details ; ++------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+ +; Name ; Mode ; Location ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ; ++------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+ +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14|mult_cat:auto_generated|mac_out2 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y14_N2 ; ; No ; ; ; ; no ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14|mult_cat:auto_generated|mac_mult1 ; ; DSPMULT_X31_Y14_N0 ; Unsigned ; ; no ; no ; no ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6|mult_aat:auto_generated|mac_out2 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y10_N2 ; ; No ; ; ; ; no ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6|mult_aat:auto_generated|mac_mult1 ; ; DSPMULT_X31_Y10_N0 ; Unsigned ; ; no ; no ; no ; ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12|mult_aat:auto_generated|mac_out2 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y12_N2 ; ; No ; ; ; ; no ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12|mult_aat:auto_generated|mac_mult1 ; ; DSPMULT_X31_Y12_N0 ; Unsigned ; ; no ; no ; no ; ; ++------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+ + + ++--------------------------------------------------------+ +; Interconnect Usage Summary ; ++----------------------------+---------------------------+ +; Interconnect Resource Type ; Usage ; ++----------------------------+---------------------------+ +; Block interconnects ; 16,358 / 116,715 ( 14 % ) ; +; C16 interconnects ; 749 / 3,886 ( 19 % ) ; +; C4 interconnects ; 10,626 / 73,752 ( 14 % ) ; +; Direct links ; 2,046 / 116,715 ( 2 % ) ; +; Global clocks ; 20 / 20 ( 100 % ) ; +; Local interconnects ; 4,734 / 39,600 ( 12 % ) ; +; R24 interconnects ; 882 / 3,777 ( 23 % ) ; +; R4 interconnects ; 11,442 / 99,858 ( 11 % ) ; ++----------------------------+---------------------------+ + + ++-----------------------------------------------------------------------------+ +; LAB Logic Elements ; ++---------------------------------------------+-------------------------------+ +; Number of Logic Elements (Average = 12.60) ; Number of LABs (Total = 756) ; ++---------------------------------------------+-------------------------------+ +; 1 ; 41 ; +; 2 ; 20 ; +; 3 ; 22 ; +; 4 ; 11 ; +; 5 ; 13 ; +; 6 ; 12 ; +; 7 ; 15 ; +; 8 ; 13 ; +; 9 ; 13 ; +; 10 ; 30 ; +; 11 ; 23 ; +; 12 ; 32 ; +; 13 ; 29 ; +; 14 ; 47 ; +; 15 ; 59 ; +; 16 ; 376 ; ++---------------------------------------------+-------------------------------+ + + ++--------------------------------------------------------------------+ +; LAB-wide Signals ; ++------------------------------------+-------------------------------+ +; LAB-wide Signals (Average = 1.78) ; Number of LABs (Total = 756) ; ++------------------------------------+-------------------------------+ +; 1 Async. clear ; 239 ; +; 1 Clock ; 631 ; +; 1 Clock enable ; 289 ; +; 1 Sync. clear ; 20 ; +; 1 Sync. load ; 26 ; +; 2 Async. clears ; 12 ; +; 2 Clock enables ; 84 ; +; 2 Clocks ; 41 ; ++------------------------------------+-------------------------------+ + + ++------------------------------------------------------------------------------+ +; LAB Signals Sourced ; ++----------------------------------------------+-------------------------------+ +; Number of Signals Sourced (Average = 18.19) ; Number of LABs (Total = 756) ; ++----------------------------------------------+-------------------------------+ +; 0 ; 0 ; +; 1 ; 19 ; +; 2 ; 26 ; +; 3 ; 12 ; +; 4 ; 16 ; +; 5 ; 8 ; +; 6 ; 14 ; +; 7 ; 5 ; +; 8 ; 11 ; +; 9 ; 8 ; +; 10 ; 14 ; +; 11 ; 9 ; +; 12 ; 20 ; +; 13 ; 17 ; +; 14 ; 15 ; +; 15 ; 30 ; +; 16 ; 49 ; +; 17 ; 41 ; +; 18 ; 43 ; +; 19 ; 30 ; +; 20 ; 42 ; +; 21 ; 35 ; +; 22 ; 49 ; +; 23 ; 45 ; +; 24 ; 31 ; +; 25 ; 31 ; +; 26 ; 27 ; +; 27 ; 28 ; +; 28 ; 20 ; +; 29 ; 17 ; +; 30 ; 18 ; +; 31 ; 10 ; +; 32 ; 16 ; ++----------------------------------------------+-------------------------------+ + + ++---------------------------------------------------------------------------------+ +; LAB Signals Sourced Out ; ++-------------------------------------------------+-------------------------------+ +; Number of Signals Sourced Out (Average = 8.27) ; Number of LABs (Total = 756) ; ++-------------------------------------------------+-------------------------------+ +; 0 ; 1 ; +; 1 ; 61 ; +; 2 ; 48 ; +; 3 ; 47 ; +; 4 ; 43 ; +; 5 ; 40 ; +; 6 ; 51 ; +; 7 ; 50 ; +; 8 ; 53 ; +; 9 ; 71 ; +; 10 ; 46 ; +; 11 ; 45 ; +; 12 ; 51 ; +; 13 ; 46 ; +; 14 ; 26 ; +; 15 ; 25 ; +; 16 ; 19 ; +; 17 ; 5 ; +; 18 ; 9 ; +; 19 ; 6 ; +; 20 ; 4 ; +; 21 ; 1 ; +; 22 ; 2 ; +; 23 ; 0 ; +; 24 ; 3 ; +; 25 ; 2 ; +; 26 ; 0 ; +; 27 ; 1 ; ++-------------------------------------------------+-------------------------------+ + + ++------------------------------------------------------------------------------+ +; LAB Distinct Inputs ; ++----------------------------------------------+-------------------------------+ +; Number of Distinct Inputs (Average = 18.51) ; Number of LABs (Total = 756) ; ++----------------------------------------------+-------------------------------+ +; 0 ; 0 ; +; 1 ; 1 ; +; 2 ; 22 ; +; 3 ; 24 ; +; 4 ; 30 ; +; 5 ; 15 ; +; 6 ; 15 ; +; 7 ; 23 ; +; 8 ; 16 ; +; 9 ; 20 ; +; 10 ; 17 ; +; 11 ; 19 ; +; 12 ; 16 ; +; 13 ; 20 ; +; 14 ; 18 ; +; 15 ; 17 ; +; 16 ; 19 ; +; 17 ; 34 ; +; 18 ; 26 ; +; 19 ; 19 ; +; 20 ; 27 ; +; 21 ; 33 ; +; 22 ; 35 ; +; 23 ; 33 ; +; 24 ; 33 ; +; 25 ; 30 ; +; 26 ; 30 ; +; 27 ; 21 ; +; 28 ; 15 ; +; 29 ; 16 ; +; 30 ; 26 ; +; 31 ; 28 ; +; 32 ; 29 ; +; 33 ; 25 ; +; 34 ; 4 ; ++----------------------------------------------+-------------------------------+ + + ++------------------------------------------+ +; I/O Rules Summary ; ++----------------------------------+-------+ +; I/O Rules Statistic ; Total ; ++----------------------------------+-------+ +; Total I/O Rules ; 30 ; +; Number of I/O Rules Passed ; 17 ; +; Number of I/O Rules Failed ; 0 ; +; Number of I/O Rules Unchecked ; 0 ; +; Number of I/O Rules Inapplicable ; 13 ; ++----------------------------------+-------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; I/O Rules Details ; ++--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+ +; Status ; ID ; Category ; Rule Description ; Severity ; Information ; Area ; Extra Information ; ++--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+ +; Pass ; IO_000001 ; Capacity Checks ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found. ; I/O ; ; +; Pass ; IO_000002 ; Capacity Checks ; Number of clocks in an I/O bank should not exceed the number of clocks available. ; Critical ; 0 such failures found. ; I/O ; ; +; Pass ; IO_000003 ; Capacity Checks ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found. ; I/O ; ; +; Inapplicable ; IO_000004 ; Voltage Compatibility Checks ; The I/O bank should support the requested VCCIO. ; Critical ; No IOBANK_VCCIO assignments found. ; I/O ; ; +; Inapplicable ; IO_000005 ; Voltage Compatibility Checks ; The I/O bank should not have competing VREF values. ; Critical ; No VREF I/O Standard assignments found. ; I/O ; ; +; Pass ; IO_000006 ; Voltage Compatibility Checks ; The I/O bank should not have competing VCCIO values. ; Critical ; 0 such failures found. ; I/O ; ; +; Pass ; IO_000007 ; Valid Location Checks ; Checks for unavailable locations. ; Critical ; 0 such failures found. ; I/O ; ; +; Inapplicable ; IO_000008 ; Valid Location Checks ; Checks for reserved locations. ; Critical ; No reserved LogicLock region found. ; I/O ; ; +; Pass ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard. ; Critical ; 0 such failures found. ; I/O ; ; +; Pass ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction. ; Critical ; 0 such failures found. ; I/O ; ; +; Pass ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength. ; Critical ; 0 such failures found. ; I/O ; ; +; Pass ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value. ; Critical ; 0 such failures found. ; I/O ; ; +; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value. ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O ; ; +; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value. ; Critical ; No Weak Pull-Up Resistor assignments found. ; I/O ; ; +; Pass ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode. ; Critical ; 0 such failures found. ; I/O ; ; +; Pass ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength. ; Critical ; 0 such failures found. ; I/O ; ; +; Pass ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value. ; Critical ; 0 such failures found. ; I/O ; ; +; Pass ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode. ; Critical ; 0 such failures found. ; I/O ; ; +; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value. ; Critical ; No Weak Pull-Up Resistor assignments found. ; I/O ; ; +; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value. ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O ; ; +; Pass ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value. ; Critical ; 0 such failures found. ; I/O ; ; +; Pass ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value. ; Critical ; 0 such failures found. ; I/O ; ; +; Pass ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time. ; Critical ; 0 such failures found. ; I/O ; ; +; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time. ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O ; ; +; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value. ; Critical ; No Slew Rate assignments found. ; I/O ; ; +; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value. ; Critical ; No Slew Rate assignments found. ; I/O ; ; +; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time. ; Critical ; No Slew Rate assignments found. ; I/O ; ; +; Pass ; IO_000033 ; Electromigration Checks ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found. ; I/O ; ; +; Inapplicable ; IO_000034 ; SI Related Distance Checks ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O. ; High ; No Differential I/O Standard assignments found. ; I/O ; ; +; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks ; No more than 20 outputs are allowed in a VREF group when VREF is being read from. ; High ; No VREF I/O Standard assignments found. ; I/O ; ; +; ---- ; ---- ; Disclaimer ; OCT rules are checked but not reported. ; None ; ---- ; On Chip Termination ; ; ++--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; I/O Rules Matrix ; ++--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+ +; Pin/Rules ; IO_000001 ; IO_000002 ; IO_000003 ; IO_000004 ; IO_000005 ; IO_000006 ; IO_000007 ; IO_000008 ; IO_000009 ; IO_000010 ; IO_000011 ; IO_000012 ; IO_000013 ; IO_000014 ; IO_000015 ; IO_000018 ; IO_000019 ; IO_000020 ; IO_000021 ; IO_000022 ; IO_000023 ; IO_000024 ; IO_000026 ; IO_000027 ; IO_000045 ; IO_000046 ; IO_000047 ; IO_000033 ; IO_000034 ; IO_000042 ; ++--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+ +; Total Pass ; 295 ; 121 ; 295 ; 0 ; 0 ; 295 ; 295 ; 0 ; 295 ; 295 ; 168 ; 3 ; 0 ; 0 ; 183 ; 168 ; 3 ; 183 ; 0 ; 0 ; 11 ; 3 ; 171 ; 0 ; 0 ; 0 ; 0 ; 295 ; 0 ; 0 ; +; Total Unchecked ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; +; Total Inapplicable ; 0 ; 174 ; 0 ; 295 ; 295 ; 0 ; 0 ; 295 ; 0 ; 0 ; 127 ; 292 ; 295 ; 295 ; 112 ; 127 ; 292 ; 112 ; 295 ; 295 ; 284 ; 292 ; 124 ; 295 ; 295 ; 295 ; 295 ; 0 ; 295 ; 295 ; +; Total Fail ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; +; CLK24M576 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; LP_STR ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nFB_BURST ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nACSI_DRQ ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nACSI_INT ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSCSI_DRQ ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSCSI_MSG ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nDCHG ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SD_DATA0 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SD_DATA1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SD_DATA2 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SD_CARD_DEDECT ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SD_WP ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nDACK0 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; WP_CF_CARD ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSCSI_C_D ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSCSI_I_O ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nFB_CS3 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; CLK25M ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nACSI_ACK ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nACSI_RESET ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nACSI_CS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; ACSI_DIR ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; ACSI_A1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSCSI_ACK ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSCSI_ATN ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SCSI_DIR ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; MIDI_OLR ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; MIDI_TLR ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; TxD ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; RTS ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; DTR ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; AMKB_TX ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IDE_RES ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nIDE_CS0 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nIDE_CS1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nIDE_WR ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nIDE_RD ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nCF_CS0 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nCF_CS1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nROM3 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nROM4 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nRP_UDS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nRP_LDS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSDSEL ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nWR_GATE ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nWR ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; YM_QA ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; YM_QB ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; YM_QC ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SD_CLK ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; DSA_D ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nVWE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nVCAS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nVRAS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nVCS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nPD_VGA ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; TIN0 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSRCS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSRBLE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSRBHE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSRWE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nDREQ1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; LED_FPGA_OK ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSROE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VCKE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nFB_TA ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nDDR_CLK ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; DDR_CLK ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VSYNC_PAD ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; HSYNC_PAD ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nBLANK_PAD ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; PIXEL_CLK_PAD ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSYNC ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nMOT_ON ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSTEP_DIR ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSTEP ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; CLKUSB ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; LPDIR ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; BA[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; BA[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nIRQ[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nIRQ[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nIRQ[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nIRQ[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nIRQ[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nIRQ[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VA[12] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VA[11] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VA[10] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VA[9] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VA[8] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VA[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VA[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VA[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VA[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VA[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VA[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VA[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VA[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VB[7] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VB[6] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VB[5] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VB[4] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VB[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VB[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VB[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VB[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VDM[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VDM[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VDM[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VDM[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VG[7] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VG[6] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VG[5] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VG[4] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VG[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VG[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VG[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VG[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VR[7] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VR[6] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VR[5] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VR[4] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VR[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VR[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VR[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VR[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; TOUT0 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nMASTER ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[31] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[30] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[29] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[28] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[27] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[26] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[25] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[24] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[23] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[22] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[21] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[20] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[19] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[18] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[17] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[16] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[15] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[14] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[13] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[12] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[11] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[10] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[9] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[8] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[7] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[6] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[5] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[4] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_AD[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[31] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[30] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[29] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[28] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[27] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[26] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[25] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[24] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[23] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[22] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[21] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[20] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[19] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[18] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[17] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[16] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[15] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[14] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[13] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[12] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[11] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[10] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[9] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[8] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[7] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[6] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[5] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[4] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VD[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VDQS[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VDQS[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VDQS[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; VDQS[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[17] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[16] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[15] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[14] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[13] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[12] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[11] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[10] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[9] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[8] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IO[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[15] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[14] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[13] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[12] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[11] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[10] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[9] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[8] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SRD[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SCSI_PAR ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSCSI_SEL ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSCSI_BUSY ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nSCSI_RST ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SD_CD_DATA3 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SD_CMD_D1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; ACSI_D[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; ACSI_D[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; ACSI_D[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; ACSI_D[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; ACSI_D[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; ACSI_D[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; ACSI_D[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; ACSI_D[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; LP_D[7] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; LP_D[6] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; LP_D[5] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; LP_D[4] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; LP_D[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; LP_D[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; LP_D[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; LP_D[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SCSI_D[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SCSI_D[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SCSI_D[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SCSI_D[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SCSI_D[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SCSI_D[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SCSI_D[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; SCSI_D[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nRSTO_MCF ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nFB_WR ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nFB_CS1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_SIZE1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_SIZE0 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; FB_ALE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nFB_CS2 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; MAIN_CLK ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nDACK1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nFB_OE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IDE_RDY ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; CLK33M ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; HD_DD ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nINDEX ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; RxD ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nWP ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; LP_BUSY ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; DCD ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; CTS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; TRACK00 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; IDE_INT ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; RI ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nPCI_INTD ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nPCI_INTC ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nPCI_INTB ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nPCI_INTA ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; DVI_INT ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; E0_INT ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; PIC_INT ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; PIC_AMKB_RX ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; MIDI_IN ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; nRD_DATA ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; +; AMKB_RX ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; ++--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+ + + ++-------------------------------------------------------------------------+ +; Fitter Device Options ; ++----------------------------------------------+--------------------------+ +; Option ; Setting ; ++----------------------------------------------+--------------------------+ +; Enable user-supplied start-up clock (CLKUSR) ; Off ; +; Enable device-wide reset (DEV_CLRn) ; On ; +; Enable device-wide output enable (DEV_OE) ; On ; +; Enable INIT_DONE output ; Off ; +; Configuration scheme ; Passive Serial ; +; Error detection CRC ; Off ; +; Enable Open Drain on CRC Error pin ; Off ; +; Configuration Voltage Level ; Auto ; +; Force Configuration Voltage Level ; On ; +; nCEO ; As output driving ground ; +; Data[0] ; As input tri-stated ; +; Data[1]/ASDO ; As input tri-stated ; +; Data[7..2] ; Unreserved ; +; FLASH_nCE/nCSO ; As input tri-stated ; +; Other Active Parallel pins ; Unreserved ; +; DCLK ; As input tri-stated ; +; Base pin-out file on sameframe device ; Off ; ++----------------------------------------------+--------------------------+ + + ++------------------------------------+ +; Operating Settings and Conditions ; ++---------------------------+--------+ +; Setting ; Value ; ++---------------------------+--------+ +; Nominal Core Voltage ; 1.20 V ; +; Low Junction Temperature ; 0 °C ; +; High Junction Temperature ; 85 °C ; ++---------------------------+--------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Estimated Delay Added for Hold Timing ; ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+ +; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ; ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+ +; I/O ; MAIN_CLK ; 245.886 ; +; MAIN_CLK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2],altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0],CLK33M,MAIN_CLK ; 444.109 ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2],altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0],CLK33M,MAIN_CLK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2],altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0],CLK33M,MAIN_CLK ; 1092.93 ; ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+ +Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off. +This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer. + + ++-----------------+ +; Fitter Messages ; ++-----------------+ +Info: ******************************************************************* +Info: Running Quartus II Fitter + Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition + Info: Processing started: Wed Dec 15 02:21:57 2010 +Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off firebeei1 -c firebee1 +Info: Selected device EP3C40F484C6 for design "firebee1" +Info: Core supply voltage is 1.2V +Info: Low junction temperature is 0 degrees C +Info: High junction temperature is 85 degrees C +Info: Implemented PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1" as Cyclone III PLL type + Info: Implementing clock multiplication of 1, clock division of 66, and phase shift of 0 degrees (0 ps) for altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] port + Info: Implementing clock multiplication of 67, clock division of 900, and phase shift of 0 degrees (0 ps) for altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[1] port + Info: Implementing clock multiplication of 67, clock division of 90, and phase shift of 0 degrees (0 ps) for altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[2] port +Info: None of the inputs fed by the compensated output clock of PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1" in Source Synchronous mode are set as the compensated input + Info: Input "nRD_DATA" that is fed by the compensated output clock of PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input +Warning: Implemented PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1" as Cyclone III PLL type, but with warnings + Warning: Can't achieve requested value multiplication of 16 for clock output altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] of parameter multiplication factor -- achieved value of multiplication of 109 + Warning: Can't achieve requested value division of 11 for clock output altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] of parameter division factor -- achieved value of division of 75 + Info: Implementing clock multiplication of 109, clock division of 1800, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] port + Info: Implementing clock multiplication of 109, clock division of 225, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] port + Info: Implementing clock multiplication of 109, clock division of 144, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] port + Info: Implementing clock multiplication of 109, clock division of 75, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] port +Info: None of the inputs fed by the compensated output clock of PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" in Source Synchronous mode are set as the compensated input + Info: Input "MAIN_CLK" that is fed by the compensated output clock of PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input +Info: Implemented PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" as Cyclone III PLL type + Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 240 degrees (5051 ps) for altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] port + Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] port + Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 180 degrees (3788 ps) for altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] port + Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 105 degrees (2210 ps) for altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] port + Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 270 degrees (11364 ps) for altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] port +Info: Implemented PLL "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1" as Cyclone III PLL type + Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] port +Critical Warning: The input clock frequency specification of PLL "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1" is different from the output clock frequency specification of the source PLLs that are driving it + Critical Warning: Input port inclk[0] of PLL "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1" and its source clk[3] (the output port of PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1") have different specified frequencies, 48.0 MHz and 48.0 MHz respectively +Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time +Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature. +Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices + Info: Device EP3C16F484C6 is compatible + Info: Device EP3C55F484C6 is compatible + Info: Device EP3C80F484C6 is compatible +Info: Fitter converted 7 user pins into dedicated programming pins + Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1 + Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2 + Info: Pin ~ALTERA_DCLK~ is reserved at location K2 + Info: Pin ~ALTERA_DATA0~ is reserved at location K1 + Info: Pin ~ALTERA_DEV_OE~ is reserved at location N22 + Info: Pin ~ALTERA_DEV_CLRn~ is reserved at location N21 + Info: Pin ~ALTERA_nCEO~ is reserved at location K22 +Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details +Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements. +Warning: The parameters of the PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 and the PLL altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged + Info: The values of the parameter "M" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 + Info: The value of the parameter "M" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 67 + Info: The value of the parameter "M" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 109 + Info: The values of the parameter "N" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 + Info: The value of the parameter "N" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 6 + Info: The value of the parameter "N" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 3 + Info: The values of the parameter "LOOP FILTER R" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 + Info: The value of the parameter "LOOP FILTER R" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 12000 + Info: The value of the parameter "LOOP FILTER R" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 10000 + Info: The values of the parameter "VCO POST SCALE" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 + Info: The value of the parameter "VCO POST SCALE" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 2 + Info: The value of the parameter "VCO POST SCALE" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 1 + Info: The values of the parameter "Min VCO Period" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 + Info: The value of the parameter "Min VCO Period" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 1538 + Info: The value of the parameter "Min VCO Period" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 769 + Info: The values of the parameter "Max VCO Period" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 + Info: The value of the parameter "Max VCO Period" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 3333 + Info: The value of the parameter "Max VCO Period" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 1666 + Info: The values of the parameter "Center VCO Period" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 + Info: The value of the parameter "Center VCO Period" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 1538 + Info: The value of the parameter "Center VCO Period" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 769 + Info: The values of the parameter "Min Lock Period" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 + Info: The value of the parameter "Min Lock Period" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 17174 + Info: The value of the parameter "Min Lock Period" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 27940 + Info: The values of the parameter "Max Lock Period" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 + Info: The value of the parameter "Max Lock Period" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 30864 + Info: The value of the parameter "Max Lock Period" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 59523 + Info: The values of the parameter "Compensate Clock" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 + Info: The value of the parameter "Compensate Clock" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is clock0 + Info: The value of the parameter "Compensate Clock" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is clock1 +Warning: The input ports of the PLL altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1 and the PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 are mismatched, preventing the PLLs to be merged + Warning: Input clock frequency of PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 differs from input clock frequency of PLL altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1 +Warning: Implemented PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1" as Cyclone III PLL type, but with warnings + Warning: Can't achieve requested value multiplication of 16 for clock output altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] of parameter multiplication factor -- achieved value of multiplication of 109 + Warning: Can't achieve requested value division of 11 for clock output altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] of parameter division factor -- achieved value of division of 75 + Info: Implementing clock multiplication of 109, clock division of 1800, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] port + Info: Implementing clock multiplication of 109, clock division of 225, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] port + Info: Implementing clock multiplication of 109, clock division of 144, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] port + Info: Implementing clock multiplication of 109, clock division of 75, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] port +Info: Implemented PLL "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1" as Cyclone III PLL type + Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] port +Critical Warning: Input pin "CLK33M" feeds inclk port of PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1" by global clock - I/O timing will be affected +Info: Timing-driven compilation is using the Classic Timing Analyzer +Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements +Info: Automatically promoted node altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] (placed in counter C1 of PLL_3) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14 +Info: Automatically promoted node altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[1] (placed in counter C2 of PLL_3) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12 +Info: Automatically promoted node altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[2] (placed in counter C3 of PLL_3) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13 +Info: Automatically promoted node altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] (placed in counter C0 of PLL_1) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3 +Info: Automatically promoted node altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] (placed in counter C3 of PLL_1) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1 +Info: Automatically promoted node altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] (placed in counter C2 of PLL_1) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0 +Info: Automatically promoted node altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] (placed in counter C4 of PLL_1) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2 +Info: Automatically promoted node altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] (placed in counter C1 of PLL_1) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4 +Info: Automatically promoted node altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] (placed in counter C1 of PLL_4) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16 +Info: Automatically promoted node altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] (placed in counter C2 of PLL_4) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17 +Info: Automatically promoted node altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] (placed in counter C3 of PLL_4) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18 +Info: Automatically promoted node altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] (placed in counter C4 of PLL_4) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19 +Info: Automatically promoted node altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] (placed in counter C0 of PLL_2) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8 +Info: Automatically promoted node CLK33M~input (placed in PIN AB12 (CLK12, DIFFCLK_7n)) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15 + Info: Following destination nodes may be non-global or may not use global or regional clocks + Info: Destination node Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~0 + Info: Destination node Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~3 + Info: Destination node Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLK17M +Info: Automatically promoted node Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK + Info: Automatically promoted destinations to use location or clock signal Global Clock + Info: Following destination nodes may be non-global or may not use global or regional clocks + Info: Destination node Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC + Info: Destination node Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC +Info: Automatically promoted node inst25 + Info: Automatically promoted destinations to use location or clock signal Global Clock + Info: Following destination nodes may be non-global or may not use global or regional clocks + Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nIDE_WR~reg0 + Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nIDE_RD~reg0 + Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_In + Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DTACK_OUTn + Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|TDRE + Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_PASS[10] + Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_PASS[14] + Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_PASS[15] + Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_PASS[12] + Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_PASS[13] + Info: Non-global destination nodes limited to 10 nodes +Info: Automatically promoted node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|CLR_FIFO + Info: Automatically promoted destinations to use location or clock signal Global Clock +Info: Automatically promoted node Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLR_FIFO + Info: Automatically promoted destinations to use location or clock signal Global Clock + Info: Following destination nodes may be non-global or may not use global or regional clocks + Info: Destination node Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CLR_FIFO_SYNC +Info: Automatically promoted node Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr|dffe20a[0] + Info: Automatically promoted destinations to use location or clock signal Global Clock + Info: Following destination nodes may be non-global or may not use global or regional clocks + Info: Destination node Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|_~0 + Info: Destination node Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|valid_wrreq~0 +Info: Automatically promoted node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_8~2 + Info: Automatically promoted destinations to use location or clock signal Global Clock +Info: Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[31]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[31]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[31]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing + Info: Node "VD[31]~input" is constrained to location IOIBUF_X43_Y0_N1 to improve DDIO timing + Info: Node "VD[31]" is constrained to location PIN U12 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[30]" is constrained to location LAB_X41_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[30]" is constrained to location LAB_X41_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[30]" is constrained to location LAB_X41_Y1_N0 to improve DDIO timing + Info: Node "VD[30]~input" is constrained to location IOIBUF_X41_Y0_N29 to improve DDIO timing + Info: Node "VD[30]" is constrained to location PIN V12 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[29]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[29]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[29]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing + Info: Node "VD[29]~input" is constrained to location IOIBUF_X38_Y0_N22 to improve DDIO timing + Info: Node "VD[29]" is constrained to location PIN AB13 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[28]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[28]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[28]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing + Info: Node "VD[28]~input" is constrained to location IOIBUF_X43_Y0_N29 to improve DDIO timing + Info: Node "VD[28]" is constrained to location PIN W13 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[27]" is constrained to location LAB_X48_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[27]" is constrained to location LAB_X48_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[27]" is constrained to location LAB_X48_Y1_N0 to improve DDIO timing + Info: Node "VD[27]~input" is constrained to location IOIBUF_X48_Y0_N29 to improve DDIO timing + Info: Node "VD[27]" is constrained to location PIN V13 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[26]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[26]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[26]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing + Info: Node "VD[26]~input" is constrained to location IOIBUF_X38_Y0_N8 to improve DDIO timing + Info: Node "VD[26]" is constrained to location PIN AB14 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[25]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[25]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[25]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing + Info: Node "VD[25]~input" is constrained to location IOIBUF_X38_Y0_N15 to improve DDIO timing + Info: Node "VD[25]" is constrained to location PIN AA14 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[24]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[24]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[24]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing + Info: Node "VD[24]~input" is constrained to location IOIBUF_X43_Y0_N8 to improve DDIO timing + Info: Node "VD[24]" is constrained to location PIN AB15 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[23]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[23]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[23]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing + Info: Node "VD[23]~input" is constrained to location IOIBUF_X45_Y0_N15 to improve DDIO timing + Info: Node "VD[23]" is constrained to location PIN AB16 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[22]" is constrained to location LAB_X48_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[22]" is constrained to location LAB_X48_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[22]" is constrained to location LAB_X48_Y1_N0 to improve DDIO timing + Info: Node "VD[22]~input" is constrained to location IOIBUF_X48_Y0_N22 to improve DDIO timing + Info: Node "VD[22]" is constrained to location PIN W14 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[21]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[21]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[21]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing + Info: Node "VD[21]~input" is constrained to location IOIBUF_X50_Y0_N1 to improve DDIO timing + Info: Node "VD[21]" is constrained to location PIN V15 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[20]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[20]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[20]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing + Info: Node "VD[20]~input" is constrained to location IOIBUF_X50_Y0_N29 to improve DDIO timing + Info: Node "VD[20]" is constrained to location PIN U13 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[19]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[19]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[19]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing + Info: Node "VD[19]~input" is constrained to location IOIBUF_X50_Y0_N22 to improve DDIO timing + Info: Node "VD[19]" is constrained to location PIN V14 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[18]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[18]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[18]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing + Info: Node "VD[18]~input" is constrained to location IOIBUF_X38_Y0_N29 to improve DDIO timing + Info: Node "VD[18]" is constrained to location PIN AA13 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[17]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[17]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[17]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing + Info: Node "VD[17]~input" is constrained to location IOIBUF_X43_Y0_N22 to improve DDIO timing + Info: Node "VD[17]" is constrained to location PIN Y13 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[16]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[16]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[16]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing + Info: Node "VD[16]~input" is constrained to location IOIBUF_X45_Y0_N8 to improve DDIO timing + Info: Node "VD[16]" is constrained to location PIN T12 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[15]" is constrained to location LAB_X66_Y15_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[15]" is constrained to location LAB_X66_Y15_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[15]" is constrained to location LAB_X66_Y15_N0 to improve DDIO timing + Info: Node "VD[15]~input" is constrained to location IOIBUF_X67_Y15_N8 to improve DDIO timing + Info: Node "VD[15]" is constrained to location PIN N20 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[14]" is constrained to location LAB_X66_Y13_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[14]" is constrained to location LAB_X66_Y13_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[14]" is constrained to location LAB_X66_Y13_N0 to improve DDIO timing + Info: Node "VD[14]~input" is constrained to location IOIBUF_X67_Y13_N8 to improve DDIO timing + Info: Node "VD[14]" is constrained to location PIN R22 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[13]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[13]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[13]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing + Info: Node "VD[13]~input" is constrained to location IOIBUF_X67_Y14_N22 to improve DDIO timing + Info: Node "VD[13]" is constrained to location PIN P20 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[12]" is constrained to location LAB_X66_Y17_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[12]" is constrained to location LAB_X66_Y17_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[12]" is constrained to location LAB_X66_Y17_N0 to improve DDIO timing + Info: Node "VD[12]~input" is constrained to location IOIBUF_X67_Y17_N22 to improve DDIO timing + Info: Node "VD[12]" is constrained to location PIN N17 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[11]" is constrained to location LAB_X66_Y13_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[11]" is constrained to location LAB_X66_Y13_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[11]" is constrained to location LAB_X66_Y13_N0 to improve DDIO timing + Info: Node "VD[11]~input" is constrained to location IOIBUF_X67_Y13_N1 to improve DDIO timing + Info: Node "VD[11]" is constrained to location PIN R21 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[10]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[10]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[10]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing + Info: Node "VD[10]~input" is constrained to location IOIBUF_X67_Y10_N15 to improve DDIO timing + Info: Node "VD[10]" is constrained to location PIN P17 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[9]" is constrained to location LAB_X66_Y12_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[9]" is constrained to location LAB_X66_Y12_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[9]" is constrained to location LAB_X66_Y12_N0 to improve DDIO timing + Info: Node "VD[9]~input" is constrained to location IOIBUF_X67_Y12_N22 to improve DDIO timing + Info: Node "VD[9]" is constrained to location PIN R18 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[8]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[8]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[8]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing + Info: Node "VD[8]~input" is constrained to location IOIBUF_X67_Y10_N8 to improve DDIO timing + Info: Node "VD[8]" is constrained to location PIN V22 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[7]" is constrained to location LAB_X66_Y11_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[7]" is constrained to location LAB_X66_Y11_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[7]" is constrained to location LAB_X66_Y11_N0 to improve DDIO timing + Info: Node "VD[7]~input" is constrained to location IOIBUF_X67_Y11_N1 to improve DDIO timing + Info: Node "VD[7]" is constrained to location PIN U21 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[6]" is constrained to location LAB_X66_Y12_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6]" is constrained to location LAB_X66_Y12_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6]" is constrained to location LAB_X66_Y12_N0 to improve DDIO timing + Info: Node "VD[6]~input" is constrained to location IOIBUF_X67_Y12_N15 to improve DDIO timing + Info: Node "VD[6]" is constrained to location PIN R19 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[5]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[5]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[5]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing + Info: Node "VD[5]~input" is constrained to location IOIBUF_X67_Y10_N22 to improve DDIO timing + Info: Node "VD[5]" is constrained to location PIN R17 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[4]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[4]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[4]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing + Info: Node "VD[4]~input" is constrained to location IOIBUF_X67_Y14_N1 to improve DDIO timing + Info: Node "VD[4]" is constrained to location PIN P21 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[3]" is constrained to location LAB_X66_Y11_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[3]" is constrained to location LAB_X66_Y11_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[3]" is constrained to location LAB_X66_Y11_N0 to improve DDIO timing + Info: Node "VD[3]~input" is constrained to location IOIBUF_X67_Y11_N22 to improve DDIO timing + Info: Node "VD[3]" is constrained to location PIN R20 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[2]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing + Info: Node "VD[2]~input" is constrained to location IOIBUF_X67_Y14_N8 to improve DDIO timing + Info: Node "VD[2]" is constrained to location PIN P22 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[1]" is constrained to location LAB_X66_Y18_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[1]" is constrained to location LAB_X66_Y18_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[1]" is constrained to location LAB_X66_Y18_N0 to improve DDIO timing + Info: Node "VD[1]~input" is constrained to location IOIBUF_X67_Y18_N1 to improve DDIO timing + Info: Node "VD[1]" is constrained to location PIN M21 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[0]" is constrained to location LAB_X66_Y18_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[0]" is constrained to location LAB_X66_Y18_N0 to improve DDIO timing + Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[0]" is constrained to location LAB_X66_Y18_N0 to improve DDIO timing + Info: Node "VD[0]~input" is constrained to location IOIBUF_X67_Y18_N8 to improve DDIO timing + Info: Node "VD[0]" is constrained to location PIN M22 to improve DDIO timing +Info: Starting register packing +Extra Info: Performing register packing on registers with non-logic cell location assignments +Extra Info: Completed register packing on registers with non-logic cell location assignments +Extra Info: Started Fast Input/Output/OE register processing +Warning: Can't pack node Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|MCS[0] to I/O pin + Warning: Can't pack node Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|MCS[0] and I/O node MAIN_CLK -- I/O node is a dedicated I/O pin +Extra Info: Finished Fast Input/Output/OE register processing +Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density +Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks +Info: Finished register packing + Extra Info: Packed 33 registers into blocks of type I/O Input Buffer + Extra Info: Packed 25 registers into blocks of type I/O Output Buffer + Extra Info: Created 9 register duplicates +Warning: PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1" in Source Synchronous mode with compensated output clock set to clk[0] is not fully compensated because it does not feed an I/O input register +Warning: PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input + Info: Input port INCLK[0] of node "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1" is driven by CLK33M~inputclkctrl which is OUTCLK output port of Clock control block type node CLK33M~inputclkctrl +Warning: PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1" output port clk[2] feeds output pin "CLK24M576~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance +Warning: PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1" output port clk[2] feeds output pin "CLK25M~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance +Warning: PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1" output port clk[3] feeds output pin "CLKUSB~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance +Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" output port clk[0] feeds output pin "VDQS[3]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance +Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" output port clk[0] feeds output pin "VDQS[2]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance +Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" output port clk[0] feeds output pin "VDQS[1]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance +Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" output port clk[0] feeds output pin "VDQS[0]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance +Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" output port clk[0] feeds output pin "nDDR_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance +Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" output port clk[0] feeds output pin "DDR_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance +Warning: PLL "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input + Info: Input port INCLK[0] of node "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1" is driven by altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3]~clkctrl which is OUTCLK output port of Clock control block type node altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3]~clkctrl +Info: Starting physical synthesis optimizations for speed +Info: Starting physical synthesis algorithm combinational resynthesis using boolean division +Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 2208 ps +Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:23 +Info: Fitter preparation operations ending: elapsed time is 00:00:47 +Info: Fitter placement preparation operations beginning +Info: Fitter placement preparation operations ending: elapsed time is 00:00:18 +Info: Fitter placement operations beginning +Info: Fitter placement was successful +Info: Fitter placement operations ending: elapsed time is 00:01:10 +Info: Starting physical synthesis optimizations for speed +Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:05 +Info: Estimated most critical path is register to pin delay of 5.130 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y12_N0; Fanout = 3; REG Node = 'interrupt_handler:nobody|INT_LATCH[9]' + Info: 2: + IC(0.161 ns) + CELL(0.369 ns) = 0.530 ns; Loc. = LAB_X16_Y12_N0; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359_RESYN14_BDD15' + Info: 3: + IC(0.528 ns) + CELL(0.243 ns) = 1.301 ns; Loc. = LAB_X17_Y13_N0; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359' + Info: 4: + IC(0.172 ns) + CELL(0.130 ns) = 1.603 ns; Loc. = LAB_X17_Y13_N0; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~360' + Info: 5: + IC(1.521 ns) + CELL(2.006 ns) = 5.130 ns; Loc. = IOOBUF_X34_Y0_N23; Fanout = 1; COMB Node = 'FB_AD[29]~output' + Info: 6: + IC(0.000 ns) + CELL(0.000 ns) = 5.130 ns; Loc. = PIN_W10; Fanout = 0; PIN Node = 'FB_AD[29]' + Info: Total cell delay = 2.748 ns ( 53.57 % ) + Info: Total interconnect delay = 2.382 ns ( 46.43 % ) +Info: Fitter routing operations beginning +Info: 2 (of 32134) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks. +Info: Average interconnect usage is 13% of the available device resources + Info: Peak interconnect usage is 51% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21 +Info: Fitter routing operations ending: elapsed time is 00:01:18 +Info: The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time. + Info: Optimizations that may affect the design's routability were skipped +Info: Started post-fitting delay annotation +Info: Delay annotation completed successfully +Info: Auto delay chain can't change the delay chain setting on I/O pin nRD_DATA since it's a PLL compensated pin +Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" in Source Synchronous mode with compensated output clock set to clk[0] is not fully compensated because it does not feed an I/O input register +Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information. +Warning: Total number of single-ended output or bi-directional pins in bank 4 have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists. Refer to the pad placement and DC guidelines section in the Cyclone III Device I/O Features chapter of the Cyclone III Device Handbook for details on this condition. + Info: There are 32 output pin(s) with I/O standard 2.5 V and current strength 12mA + Info: Location AA13 (pad PAD_208): Pin VD[18] of type bi-directional uses 2.5 V I/O standard + Info: Location AB13 (pad PAD_209): Pin VD[29] of type bi-directional uses 2.5 V I/O standard + Info: Location AA14 (pad PAD_210): Pin VD[25] of type bi-directional uses 2.5 V I/O standard + Info: Location AB14 (pad PAD_211): Pin VD[26] of type bi-directional uses 2.5 V I/O standard + Info: Location V12 (pad PAD_213): Pin VD[30] of type bi-directional uses 2.5 V I/O standard + Info: Location W13 (pad PAD_218): Pin VD[28] of type bi-directional uses 2.5 V I/O standard + Info: Location Y13 (pad PAD_219): Pin VD[17] of type bi-directional uses 2.5 V I/O standard + Info: Location AA15 (pad PAD_220): Pin VDQS[0] of type bi-directional uses 2.5 V I/O standard + Info: Location AB15 (pad PAD_221): Pin VD[24] of type bi-directional uses 2.5 V I/O standard + Info: Location U12 (pad PAD_222): Pin VD[31] of type bi-directional uses 2.5 V I/O standard + Info: Location AA16 (pad PAD_224): Pin VDM[0] of type output uses 2.5 V I/O standard + Info: Location AB16 (pad PAD_225): Pin VD[23] of type bi-directional uses 2.5 V I/O standard + Info: Location T12 (pad PAD_226): Pin VD[16] of type bi-directional uses 2.5 V I/O standard + Info: Location V13 (pad PAD_228): Pin VD[27] of type bi-directional uses 2.5 V I/O standard + Info: Location W14 (pad PAD_229): Pin VD[22] of type bi-directional uses 2.5 V I/O standard + Info: Location U13 (pad PAD_233): Pin VD[20] of type bi-directional uses 2.5 V I/O standard + Info: Location V14 (pad PAD_234): Pin VD[19] of type bi-directional uses 2.5 V I/O standard + Info: Location U15 (pad PAD_236): Pin VCKE of type output uses 2.5 V I/O standard + Info: Location V15 (pad PAD_237): Pin VD[21] of type bi-directional uses 2.5 V I/O standard + Info: Location W15 (pad PAD_239): Pin VDQS[1] of type bi-directional uses 2.5 V I/O standard + Info: Location AB18 (pad PAD_242): Pin nVCAS of type output uses 2.5 V I/O standard + Info: Location AA17 (pad PAD_243): Pin nDDR_CLK of type output uses 2.5 V I/O standard + Info: Location AB17 (pad PAD_244): Pin DDR_CLK of type output uses 2.5 V I/O standard + Info: Location AA18 (pad PAD_245): Pin VA[12] of type output uses 2.5 V I/O standard + Info: Location AA19 (pad PAD_252): Pin BA[1] of type output uses 2.5 V I/O standard + Info: Location AB19 (pad PAD_253): Pin VA[9] of type output uses 2.5 V I/O standard + Info: Location W17 (pad PAD_257): Pin nVRAS of type output uses 2.5 V I/O standard + Info: Location Y17 (pad PAD_258): Pin nVWE of type output uses 2.5 V I/O standard + Info: Location AA20 (pad PAD_259): Pin VA[7] of type output uses 2.5 V I/O standard + Info: Location AB20 (pad PAD_260): Pin VA[8] of type output uses 2.5 V I/O standard + Info: Location V16 (pad PAD_261): Pin VDM[1] of type output uses 2.5 V I/O standard + Info: Location T16 (pad PAD_266): Pin VDQS[3] of type bi-directional uses 2.5 V I/O standard +Warning: Total number of single-ended output or bi-directional pins in bank 5 have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists. Refer to the pad placement and DC guidelines section in the Cyclone III Device I/O Features chapter of the Cyclone III Device Handbook for details on this condition. + Info: There are 30 output pin(s) with I/O standard 2.5 V and current strength 12mA + Info: Location AA22 (pad PAD_273): Pin VA[4] of type output uses 2.5 V I/O standard + Info: Location AA21 (pad PAD_274): Pin VA[6] of type output uses 2.5 V I/O standard + Info: Location T17 (pad PAD_277): Pin VDM[3] of type output uses 2.5 V I/O standard + Info: Location T18 (pad PAD_278): Pin nVCS of type output uses 2.5 V I/O standard + Info: Location W20 (pad PAD_280): Pin VA[0] of type output uses 2.5 V I/O standard + Info: Location W19 (pad PAD_285): Pin BA[0] of type output uses 2.5 V I/O standard + Info: Location Y22 (pad PAD_288): Pin VA[3] of type output uses 2.5 V I/O standard + Info: Location Y21 (pad PAD_289): Pin VA[5] of type output uses 2.5 V I/O standard + Info: Location U20 (pad PAD_290): Pin VDM[2] of type output uses 2.5 V I/O standard + Info: Location U19 (pad PAD_291): Pin VA[11] of type output uses 2.5 V I/O standard + Info: Location W22 (pad PAD_292): Pin VA[1] of type output uses 2.5 V I/O standard + Info: Location W21 (pad PAD_293): Pin VA[2] of type output uses 2.5 V I/O standard + Info: Location R17 (pad PAD_301): Pin VD[5] of type bi-directional uses 2.5 V I/O standard + Info: Location P17 (pad PAD_302): Pin VD[10] of type bi-directional uses 2.5 V I/O standard + Info: Location V22 (pad PAD_303): Pin VD[8] of type bi-directional uses 2.5 V I/O standard + Info: Location V21 (pad PAD_304): Pin VA[10] of type output uses 2.5 V I/O standard + Info: Location R20 (pad PAD_305): Pin VD[3] of type bi-directional uses 2.5 V I/O standard + Info: Location U22 (pad PAD_307): Pin VDQS[2] of type bi-directional uses 2.5 V I/O standard + Info: Location U21 (pad PAD_308): Pin VD[7] of type bi-directional uses 2.5 V I/O standard + Info: Location R18 (pad PAD_309): Pin VD[9] of type bi-directional uses 2.5 V I/O standard + Info: Location R19 (pad PAD_310): Pin VD[6] of type bi-directional uses 2.5 V I/O standard + Info: Location R22 (pad PAD_315): Pin VD[14] of type bi-directional uses 2.5 V I/O standard + Info: Location R21 (pad PAD_316): Pin VD[11] of type bi-directional uses 2.5 V I/O standard + Info: Location P20 (pad PAD_317): Pin VD[13] of type bi-directional uses 2.5 V I/O standard + Info: Location P22 (pad PAD_319): Pin VD[2] of type bi-directional uses 2.5 V I/O standard + Info: Location P21 (pad PAD_320): Pin VD[4] of type bi-directional uses 2.5 V I/O standard + Info: Location N20 (pad PAD_323): Pin VD[15] of type bi-directional uses 2.5 V I/O standard + Info: Location N17 (pad PAD_329): Pin VD[12] of type bi-directional uses 2.5 V I/O standard + Info: Location M22 (pad PAD_333): Pin VD[0] of type bi-directional uses 2.5 V I/O standard + Info: Location M21 (pad PAD_334): Pin VD[1] of type bi-directional uses 2.5 V I/O standard +Warning: 145 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems). + Info: Pin nFB_BURST uses I/O standard 3.3-V LVTTL at T3 + Info: Pin nACSI_DRQ uses I/O standard 3.3-V LVTTL at K7 + Info: Pin nACSI_INT uses I/O standard 3.3-V LVTTL at J4 + Info: Pin nSCSI_DRQ uses I/O standard 3.3-V LVTTL at U1 + Info: Pin nSCSI_MSG uses I/O standard 3.3-V LVTTL at H2 + Info: Pin nDCHG uses I/O standard 3.3-V LVTTL at C17 + Info: Pin SD_DATA0 uses I/O standard 3.3-V LVTTL at B16 + Info: Pin SD_DATA1 uses I/O standard 3.3-V LVTTL at A16 + Info: Pin SD_DATA2 uses I/O standard 3.3-V LVTTL at B17 + Info: Pin SD_CARD_DEDECT uses I/O standard 3.3-V LVTTL at M20 + Info: Pin SD_WP uses I/O standard 3.3-V LVTTL at M19 + Info: Pin nDACK0 uses I/O standard 3.3-V LVTTL at B12 + Info: Pin WP_CF_CARD uses I/O standard 3.3-V LVTTL at T1 + Info: Pin nSCSI_C_D uses I/O standard 3.3-V LVTTL at H1 + Info: Pin nSCSI_I_O uses I/O standard 3.3-V LVTTL at J3 + Info: Pin nFB_CS3 uses I/O standard 3.3-V LVTTL at V6 + Info: Pin TOUT0 uses I/O standard 3.3-V LVTTL at T22 + Info: Pin nMASTER uses I/O standard 3.3-V LVTTL at T21 + Info: Pin FB_AD[31] uses I/O standard 3.3-V LVTTL at AA10 + Info: Pin FB_AD[30] uses I/O standard 3.3-V LVTTL at Y10 + Info: Pin FB_AD[29] uses I/O standard 3.3-V LVTTL at W10 + Info: Pin FB_AD[28] uses I/O standard 3.3-V LVTTL at V11 + Info: Pin FB_AD[27] uses I/O standard 3.3-V LVTTL at U11 + Info: Pin FB_AD[26] uses I/O standard 3.3-V LVTTL at AB9 + Info: Pin FB_AD[25] uses I/O standard 3.3-V LVTTL at AA9 + Info: Pin FB_AD[24] uses I/O standard 3.3-V LVTTL at T11 + Info: Pin FB_AD[23] uses I/O standard 3.3-V LVTTL at AB8 + Info: Pin FB_AD[22] uses I/O standard 3.3-V LVTTL at AA8 + Info: Pin FB_AD[21] uses I/O standard 3.3-V LVTTL at U10 + Info: Pin FB_AD[20] uses I/O standard 3.3-V LVTTL at T10 + Info: Pin FB_AD[19] uses I/O standard 3.3-V LVTTL at V10 + Info: Pin FB_AD[18] uses I/O standard 3.3-V LVTTL at V9 + Info: Pin FB_AD[17] uses I/O standard 3.3-V LVTTL at Y8 + Info: Pin FB_AD[16] uses I/O standard 3.3-V LVTTL at AB7 + Info: Pin FB_AD[15] uses I/O standard 3.3-V LVTTL at AA7 + Info: Pin FB_AD[14] uses I/O standard 3.3-V LVTTL at W8 + Info: Pin FB_AD[13] uses I/O standard 3.3-V LVTTL at V8 + Info: Pin FB_AD[12] uses I/O standard 3.3-V LVTTL at U9 + Info: Pin FB_AD[11] uses I/O standard 3.3-V LVTTL at Y7 + Info: Pin FB_AD[10] uses I/O standard 3.3-V LVTTL at W7 + Info: Pin FB_AD[9] uses I/O standard 3.3-V LVTTL at AB5 + Info: Pin FB_AD[8] uses I/O standard 3.3-V LVTTL at AA5 + Info: Pin FB_AD[7] uses I/O standard 3.3-V LVTTL at AB4 + Info: Pin FB_AD[6] uses I/O standard 3.3-V LVTTL at AA4 + Info: Pin FB_AD[5] uses I/O standard 3.3-V LVTTL at V7 + Info: Pin FB_AD[4] uses I/O standard 3.3-V LVTTL at W6 + Info: Pin FB_AD[3] uses I/O standard 3.3-V LVTTL at AB3 + Info: Pin FB_AD[2] uses I/O standard 3.3-V LVTTL at AA3 + Info: Pin FB_AD[1] uses I/O standard 3.3-V LVTTL at Y6 + Info: Pin FB_AD[0] uses I/O standard 3.3-V LVTTL at Y3 + Info: Pin IO[17] uses I/O standard 3.3-V LVTTL at B13 + Info: Pin IO[16] uses I/O standard 3.3-V LVTTL at A13 + Info: Pin IO[15] uses I/O standard 3.3-V LVTTL at B14 + Info: Pin IO[14] uses I/O standard 3.3-V LVTTL at A14 + Info: Pin IO[13] uses I/O standard 3.3-V LVTTL at E13 + Info: Pin IO[12] uses I/O standard 3.3-V LVTTL at D13 + Info: Pin IO[11] uses I/O standard 3.3-V LVTTL at C13 + Info: Pin IO[10] uses I/O standard 3.3-V LVTTL at B15 + Info: Pin IO[9] uses I/O standard 3.3-V LVTTL at A15 + Info: Pin IO[8] uses I/O standard 3.3-V LVTTL at G10 + Info: Pin IO[7] uses I/O standard 3.3-V LVTTL at C7 + Info: Pin IO[6] uses I/O standard 3.3-V LVTTL at C8 + Info: Pin IO[5] uses I/O standard 3.3-V LVTTL at E9 + Info: Pin IO[4] uses I/O standard 3.3-V LVTTL at B6 + Info: Pin IO[3] uses I/O standard 3.3-V LVTTL at A6 + Info: Pin IO[2] uses I/O standard 3.3-V LVTTL at B7 + Info: Pin IO[1] uses I/O standard 3.3-V LVTTL at A7 + Info: Pin IO[0] uses I/O standard 3.3-V LVTTL at A8 + Info: Pin SRD[15] uses I/O standard 3.3-V LVTTL at H10 + Info: Pin SRD[14] uses I/O standard 3.3-V LVTTL at G9 + Info: Pin SRD[13] uses I/O standard 3.3-V LVTTL at F10 + Info: Pin SRD[12] uses I/O standard 3.3-V LVTTL at D10 + Info: Pin SRD[11] uses I/O standard 3.3-V LVTTL at B10 + Info: Pin SRD[10] uses I/O standard 3.3-V LVTTL at A9 + Info: Pin SRD[9] uses I/O standard 3.3-V LVTTL at A10 + Info: Pin SRD[8] uses I/O standard 3.3-V LVTTL at B9 + Info: Pin SRD[7] uses I/O standard 3.3-V LVTTL at H11 + Info: Pin SRD[6] uses I/O standard 3.3-V LVTTL at E10 + Info: Pin SRD[5] uses I/O standard 3.3-V LVTTL at F9 + Info: Pin SRD[4] uses I/O standard 3.3-V LVTTL at C10 + Info: Pin SRD[3] uses I/O standard 3.3-V LVTTL at G11 + Info: Pin SRD[2] uses I/O standard 3.3-V LVTTL at C6 + Info: Pin SRD[1] uses I/O standard 3.3-V LVTTL at A5 + Info: Pin SRD[0] uses I/O standard 3.3-V LVTTL at B5 + Info: Pin SCSI_PAR uses I/O standard 3.3-V LVTTL at M7 + Info: Pin nSCSI_SEL uses I/O standard 3.3-V LVTTL at M8 + Info: Pin nSCSI_BUSY uses I/O standard 3.3-V LVTTL at N8 + Info: Pin nSCSI_RST uses I/O standard 3.3-V LVTTL at N6 + Info: Pin SD_CD_DATA3 uses I/O standard 3.3-V LVTTL at F13 + Info: Pin SD_CMD_D1 uses I/O standard 3.3-V LVTTL at E14 + Info: Pin ACSI_D[7] uses I/O standard 3.3-V LVTTL at H6 + Info: Pin ACSI_D[6] uses I/O standard 3.3-V LVTTL at H7 + Info: Pin ACSI_D[5] uses I/O standard 3.3-V LVTTL at D2 + Info: Pin ACSI_D[4] uses I/O standard 3.3-V LVTTL at C1 + Info: Pin ACSI_D[3] uses I/O standard 3.3-V LVTTL at C2 + Info: Pin ACSI_D[2] uses I/O standard 3.3-V LVTTL at E3 + Info: Pin ACSI_D[1] uses I/O standard 3.3-V LVTTL at G5 + Info: Pin ACSI_D[0] uses I/O standard 3.3-V LVTTL at B1 + Info: Pin LP_D[7] uses I/O standard 3.3-V LVTTL at G8 + Info: Pin LP_D[6] uses I/O standard 3.3-V LVTTL at A3 + Info: Pin LP_D[5] uses I/O standard 3.3-V LVTTL at B3 + Info: Pin LP_D[4] uses I/O standard 3.3-V LVTTL at D6 + Info: Pin LP_D[3] uses I/O standard 3.3-V LVTTL at E7 + Info: Pin LP_D[2] uses I/O standard 3.3-V LVTTL at C3 + Info: Pin LP_D[1] uses I/O standard 3.3-V LVTTL at C4 + Info: Pin LP_D[0] uses I/O standard 3.3-V LVTTL at F7 + Info: Pin SCSI_D[7] uses I/O standard 3.3-V LVTTL at K8 + Info: Pin SCSI_D[6] uses I/O standard 3.3-V LVTTL at L8 + Info: Pin SCSI_D[5] uses I/O standard 3.3-V LVTTL at G3 + Info: Pin SCSI_D[4] uses I/O standard 3.3-V LVTTL at G4 + Info: Pin SCSI_D[3] uses I/O standard 3.3-V LVTTL at F1 + Info: Pin SCSI_D[2] uses I/O standard 3.3-V LVTTL at F2 + Info: Pin SCSI_D[1] uses I/O standard 3.3-V LVTTL at E1 + Info: Pin SCSI_D[0] uses I/O standard 3.3-V LVTTL at J6 + Info: Pin nRSTO_MCF uses I/O standard 3.3-V LVTTL at B11 + Info: Pin nFB_WR uses I/O standard 3.3-V LVTTL at T5 + Info: Pin nFB_CS1 uses I/O standard 3.3-V LVTTL at T8 + Info: Pin FB_SIZE1 uses I/O standard 3.3-V LVTTL at Y4 + Info: Pin FB_SIZE0 uses I/O standard 3.3-V LVTTL at U8 + Info: Pin FB_ALE uses I/O standard 3.3-V LVTTL at R7 + Info: Pin nFB_CS2 uses I/O standard 3.3-V LVTTL at T9 + Info: Pin MAIN_CLK uses I/O standard 3.3-V LVTTL at G2 + Info: Pin nDACK1 uses I/O standard 3.3-V LVTTL at A12 + Info: Pin nFB_OE uses I/O standard 3.3-V LVTTL at R6 + Info: Pin IDE_RDY uses I/O standard 3.3-V LVTTL at Y1 + Info: Pin CLK33M uses I/O standard 3.3-V LVTTL at AB12 + Info: Pin HD_DD uses I/O standard 3.3-V LVTTL at F16 + Info: Pin nINDEX uses I/O standard 3.3-V LVTTL at E16 + Info: Pin RxD uses I/O standard 3.3-V LVTTL at H15 + Info: Pin nWP uses I/O standard 3.3-V LVTTL at D19 + Info: Pin LP_BUSY uses I/O standard 3.3-V LVTTL at G7 + Info: Pin DCD uses I/O standard 3.3-V LVTTL at A19 + Info: Pin CTS uses I/O standard 3.3-V LVTTL at H14 + Info: Pin TRACK00 uses I/O standard 3.3-V LVTTL at C19 + Info: Pin RI uses I/O standard 3.3-V LVTTL at B19 + Info: Pin nPCI_INTD uses I/O standard 3.3-V LVTTL at P6 + Info: Pin nPCI_INTC uses I/O standard 3.3-V LVTTL at V3 + Info: Pin nPCI_INTB uses I/O standard 3.3-V LVTTL at V4 + Info: Pin nPCI_INTA uses I/O standard 3.3-V LVTTL at AA1 + Info: Pin DVI_INT uses I/O standard 3.3-V LVTTL at A11 + Info: Pin PIC_INT uses I/O standard 3.3-V LVTTL at AA2 + Info: Pin PIC_AMKB_RX uses I/O standard 3.3-V LVTTL at L7 + Info: Pin MIDI_IN uses I/O standard 3.3-V LVTTL at E12 + Info: Pin nRD_DATA uses I/O standard 3.3-V LVTTL at A20 + Info: Pin AMKB_RX uses I/O standard 3.3-V LVTTL at Y2 +Warning: Following 40 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results + Info: Pin IO[17] has a permanently enabled output enable + Info: Pin IO[16] has a permanently enabled output enable + Info: Pin IO[15] has a permanently enabled output enable + Info: Pin IO[14] has a permanently enabled output enable + Info: Pin IO[13] has a permanently enabled output enable + Info: Pin IO[12] has a permanently enabled output enable + Info: Pin IO[11] has a permanently enabled output enable + Info: Pin IO[10] has a permanently enabled output enable + Info: Pin IO[9] has a permanently enabled output enable + Info: Pin IO[8] has a permanently enabled output enable + Info: Pin IO[7] has a permanently enabled output enable + Info: Pin IO[6] has a permanently enabled output enable + Info: Pin IO[5] has a permanently enabled output enable + Info: Pin IO[4] has a permanently enabled output enable + Info: Pin IO[3] has a permanently enabled output enable + Info: Pin IO[2] has a permanently enabled output enable + Info: Pin IO[1] has a permanently enabled output enable + Info: Pin IO[0] has a permanently enabled output enable + Info: Pin SCSI_PAR has a permanently disabled output enable + Info: Pin nSCSI_SEL has a permanently enabled output enable + Info: Pin nSCSI_BUSY has a permanently enabled output enable + Info: Pin nSCSI_RST has a permanently disabled output enable + Info: Pin SD_CD_DATA3 has a permanently disabled output enable + Info: Pin SD_CMD_D1 has a permanently disabled output enable + Info: Pin ACSI_D[7] has a permanently disabled output enable + Info: Pin ACSI_D[6] has a permanently disabled output enable + Info: Pin ACSI_D[5] has a permanently disabled output enable + Info: Pin ACSI_D[4] has a permanently disabled output enable + Info: Pin ACSI_D[3] has a permanently disabled output enable + Info: Pin ACSI_D[2] has a permanently disabled output enable + Info: Pin ACSI_D[1] has a permanently disabled output enable + Info: Pin ACSI_D[0] has a permanently disabled output enable + Info: Pin SCSI_D[7] has a permanently disabled output enable + Info: Pin SCSI_D[6] has a permanently disabled output enable + Info: Pin SCSI_D[5] has a permanently disabled output enable + Info: Pin SCSI_D[4] has a permanently disabled output enable + Info: Pin SCSI_D[3] has a permanently disabled output enable + Info: Pin SCSI_D[2] has a permanently disabled output enable + Info: Pin SCSI_D[1] has a permanently disabled output enable + Info: Pin SCSI_D[0] has a permanently disabled output enable +Info: Quartus II Fitter was successful. 0 errors, 34 warnings + Info: Peak virtual memory: 334 megabytes + Info: Processing ended: Wed Dec 15 02:25:07 2010 + Info: Elapsed time: 00:03:10 + Info: Total CPU time (on all processors): 00:03:11 + + diff --git a/FPGA_by_Fredi/firebee1.fit.summary b/FPGA_by_Fredi/firebee1.fit.summary new file mode 100644 index 0000000..f177099 --- /dev/null +++ b/FPGA_by_Fredi/firebee1.fit.summary @@ -0,0 +1,16 @@ +Fitter Status : Successful - Wed Dec 15 02:25:02 2010 +Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition +Revision Name : firebee1 +Top-level Entity Name : firebee1 +Family : Cyclone III +Device : EP3C40F484C6 +Timing Models : Final +Total logic elements : 9,526 / 39,600 ( 24 % ) + Total combinational functions : 8,061 / 39,600 ( 20 % ) + Dedicated logic registers : 4,563 / 39,600 ( 12 % ) +Total registers : 4749 +Total pins : 295 / 332 ( 89 % ) +Total virtual pins : 0 +Total memory bits : 109,344 / 1,161,216 ( 9 % ) +Embedded Multiplier 9-bit elements : 6 / 252 ( 2 % ) +Total PLLs : 4 / 4 ( 100 % ) diff --git a/FPGA_by_Fredi/firebee1.flow.rpt b/FPGA_by_Fredi/firebee1.flow.rpt new file mode 100644 index 0000000..297d7a0 --- /dev/null +++ b/FPGA_by_Fredi/firebee1.flow.rpt @@ -0,0 +1,380 @@ +Flow report for firebee1 +Wed Dec 15 02:25:22 2010 +Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Flow Summary + 3. Flow Settings + 4. Flow Non-Default Global Settings + 5. Flow Elapsed Time + 6. Flow OS Summary + 7. Flow Log + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Flow Summary ; ++------------------------------------+----------------------------------------------+ +; Flow Status ; Successful - Wed Dec 15 02:25:21 2010 ; +; Quartus II Version ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ; +; Revision Name ; firebee1 ; +; Top-level Entity Name ; firebee1 ; +; Family ; Cyclone III ; +; Device ; EP3C40F484C6 ; +; Timing Models ; Final ; +; Met timing requirements ; No ; +; Total logic elements ; 9,526 / 39,600 ( 24 % ) ; +; Total combinational functions ; 8,061 / 39,600 ( 20 % ) ; +; Dedicated logic registers ; 4,563 / 39,600 ( 12 % ) ; +; Total registers ; 4749 ; +; Total pins ; 295 / 332 ( 89 % ) ; +; Total virtual pins ; 0 ; +; Total memory bits ; 109,344 / 1,161,216 ( 9 % ) ; +; Embedded Multiplier 9-bit elements ; 6 / 252 ( 2 % ) ; +; Total PLLs ; 4 / 4 ( 100 % ) ; ++------------------------------------+----------------------------------------------+ + + ++-----------------------------------------+ +; Flow Settings ; ++-------------------+---------------------+ +; Option ; Setting ; ++-------------------+---------------------+ +; Start date & time ; 12/15/2010 02:20:37 ; +; Main task ; Compilation ; +; Revision Name ; firebee1 ; ++-------------------+---------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Flow Non-Default Global Settings ; ++-----------------------------------------+------------------------------------+---------------+-------------+----------------+ +; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ; ++-----------------------------------------+------------------------------------+---------------+-------------+----------------+ +; COMPILER_SIGNATURE_ID ; 150661768621.129237603704664 ; -- ; -- ; -- ; +; CYCLONEII_OPTIMIZATION_TECHNIQUE ; Speed ; Balanced ; -- ; -- ; +; FMAX_REQUIREMENT ; 30 ns ; -- ; -- ; -- ; +; IP_TOOL_NAME ; ALTPLL ; -- ; -- ; -- ; +; IP_TOOL_NAME ; ALTPLL ; -- ; -- ; -- ; +; IP_TOOL_NAME ; ALTPLL ; -- ; -- ; -- ; +; IP_TOOL_NAME ; ALTPLL ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_COUNTER ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_SHIFTREG ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_RAM_DP+ ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_BUSTRI ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_RAM_DP+ ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_BUSTRI ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_BUSTRI ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_CONSTANT ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_CONSTANT ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_CONSTANT ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_RAM_DP+ ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_BUSTRI ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_CONSTANT ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_SHIFTREG ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_LATCH ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_CONSTANT ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_SHIFTREG ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_COMPARE ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_BUSTRI ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_BUSTRI ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_BUSTRI ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_FF ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_FF ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_FF ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_SHIFTREG ; -- ; -- ; -- ; +; IP_TOOL_NAME ; ALTDDIO_BIDIR ; -- ; -- ; -- ; +; IP_TOOL_NAME ; ALTDDIO_OUT ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_SHIFTREG ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_SHIFTREG ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_SHIFTREG ; -- ; -- ; -- ; +; IP_TOOL_NAME ; ALTDDIO_OUT ; -- ; -- ; -- ; +; IP_TOOL_NAME ; ALTDDIO_OUT ; -- ; -- ; -- ; +; IP_TOOL_NAME ; ALTDDIO_OUT ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_FIFO+ ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_FIFO+ ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; +; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; +; IP_TOOL_NAME ; ALTPLL_RECONFIG ; -- ; -- ; -- ; +; IP_TOOL_NAME ; ALTPLL ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; +; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; +; MAX_CORE_JUNCTION_TEMP ; 85 ; -- ; -- ; -- ; +; MIN_CORE_JUNCTION_TEMP ; 0 ; -- ; -- ; -- ; +; MISC_FILE ; C:/firebee/FPGA/firebee1.dpf ; -- ; -- ; -- ; +; MISC_FILE ; altpll1.bsf ; -- ; -- ; -- ; +; MISC_FILE ; altpll1.inc ; -- ; -- ; -- ; +; MISC_FILE ; altpll1.cmp ; -- ; -- ; -- ; +; MISC_FILE ; altpll1.ppf ; -- ; -- ; -- ; +; MISC_FILE ; altpll2.bsf ; -- ; -- ; -- ; +; MISC_FILE ; altpll2.inc ; -- ; -- ; -- ; +; MISC_FILE ; altpll2.cmp ; -- ; -- ; -- ; +; MISC_FILE ; altpll2.ppf ; -- ; -- ; -- ; +; MISC_FILE ; altpll3.bsf ; -- ; -- ; -- ; +; MISC_FILE ; altpll3.inc ; -- ; -- ; -- ; +; MISC_FILE ; altpll3.cmp ; -- ; -- ; -- ; +; MISC_FILE ; altpll3.ppf ; -- ; -- ; -- ; +; MISC_FILE ; altpll0.bsf ; -- ; -- ; -- ; +; MISC_FILE ; altpll0.inc ; -- ; -- ; -- ; +; MISC_FILE ; altpll0.cmp ; -- ; -- ; -- ; +; MISC_FILE ; altpll0.ppf ; -- ; -- ; -- ; +; MISC_FILE ; lpm_counter0.bsf ; -- ; -- ; -- ; +; MISC_FILE ; lpm_counter0.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg0.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg0.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg0.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/altdpram0.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/altdpram0.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/altdpram0.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_bustri1.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_bustri1.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/altdpram1.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/altdpram1.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/altdpram1.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_bustri2.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_bustri2.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_bustri4.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_bustri4.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_constant0.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_constant0.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_constant1.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_constant1.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_constant1.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux0.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux0.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux0.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux1.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux1.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux1.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux2.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux2.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux2.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_constant2.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_constant2.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/altdpram2.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/altdpram2.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/altdpram2.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_bustri6.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_bustri6.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux3.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux3.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux4.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux4.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_constant3.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_constant3.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg1.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg1.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_latch1.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_latch1.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_constant4.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_constant4.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_constant4.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg2.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg2.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_compare1.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_compare1.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_compare1.cmp ; -- ; -- ; -- ; +; MISC_FILE ; lpm_bustri_LONG.bsf ; -- ; -- ; -- ; +; MISC_FILE ; lpm_bustri_LONG.inc ; -- ; -- ; -- ; +; MISC_FILE ; lpm_bustri_LONG.cmp ; -- ; -- ; -- ; +; MISC_FILE ; lpm_bustri_BYT.bsf ; -- ; -- ; -- ; +; MISC_FILE ; lpm_bustri_BYT.inc ; -- ; -- ; -- ; +; MISC_FILE ; lpm_bustri_BYT.cmp ; -- ; -- ; -- ; +; MISC_FILE ; lpm_bustri_WORD.bsf ; -- ; -- ; -- ; +; MISC_FILE ; lpm_bustri_WORD.inc ; -- ; -- ; -- ; +; MISC_FILE ; lpm_bustri_WORD.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_ff4.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_ff4.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_ff4.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_ff5.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_ff5.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_ff5.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_ff6.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_ff6.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_ff6.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg3.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg3.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg3.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_bidir0.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_bidir0.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_bidir0.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_bidir0.ppf ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_out0.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_out0.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_out0.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_out0.ppf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux5.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux5.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux5.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg5.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg5.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg5.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg6.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg6.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg6.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg4.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg4.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_shiftreg4.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_out1.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_out1.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_out1.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_out1.ppf ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_out2.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_out2.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_out2.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/altddio_out2.ppf ; -- ; -- ; -- ; +; MISC_FILE ; altddio_out3.bsf ; -- ; -- ; -- ; +; MISC_FILE ; altddio_out3.inc ; -- ; -- ; -- ; +; MISC_FILE ; altddio_out3.cmp ; -- ; -- ; -- ; +; MISC_FILE ; altddio_out3.ppf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux6.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux6.inc ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_mux6.cmp ; -- ; -- ; -- ; +; MISC_FILE ; FalconIO_SDCard_IDE_CF/dcfifo0.bsf ; -- ; -- ; -- ; +; MISC_FILE ; FalconIO_SDCard_IDE_CF/dcfifo0.cmp ; -- ; -- ; -- ; +; MISC_FILE ; FalconIO_SDCard_IDE_CF/dcfifo1.bsf ; -- ; -- ; -- ; +; MISC_FILE ; FalconIO_SDCard_IDE_CF/dcfifo1.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_muxDZ.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_muxDZ.cmp ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_muxVDM.bsf ; -- ; -- ; -- ; +; MISC_FILE ; Video/lpm_muxVDM.cmp ; -- ; -- ; -- ; +; MISC_FILE ; C:/FireBee/FPGA/firebee1.dpf ; -- ; -- ; -- ; +; MISC_FILE ; altpll_reconfig1.tdf ; -- ; -- ; -- ; +; MISC_FILE ; altpll_reconfig1.bsf ; -- ; -- ; -- ; +; MISC_FILE ; altpll_reconfig1.inc ; -- ; -- ; -- ; +; MISC_FILE ; altpll_reconfig1.cmp ; -- ; -- ; -- ; +; MISC_FILE ; altpll4.tdf ; -- ; -- ; -- ; +; MISC_FILE ; altpll4.bsf ; -- ; -- ; -- ; +; MISC_FILE ; altpll4.inc ; -- ; -- ; -- ; +; MISC_FILE ; altpll4.cmp ; -- ; -- ; -- ; +; MISC_FILE ; altpll4.ppf ; -- ; -- ; -- ; +; NOMINAL_CORE_SUPPLY_VOLTAGE ; 1.2V ; -- ; -- ; -- ; +; PARTITION_COLOR ; 16764057 ; -- ; -- ; Top ; +; PARTITION_NETLIST_TYPE ; SOURCE ; -- ; -- ; Top ; +; PHYSICAL_SYNTHESIS_COMBO_LOGIC ; On ; Off ; -- ; -- ; +; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ; On ; Off ; -- ; -- ; +; PHYSICAL_SYNTHESIS_EFFORT ; Fast ; Normal ; -- ; -- ; +; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; On ; Off ; -- ; -- ; +; STATE_MACHINE_PROCESSING ; One-Hot ; Auto ; -- ; -- ; +; TCO_REQUIREMENT ; 1 ns ; -- ; -- ; -- ; +; TH_REQUIREMENT ; 1 ns ; -- ; -- ; -- ; +; TPD_REQUIREMENT ; 1 ns ; -- ; -- ; -- ; +; TSU_REQUIREMENT ; 1 ns ; -- ; -- ; -- ; +; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off ; -- ; -- ; eda_blast_fpga ; +; USE_TIMEQUEST_TIMING_ANALYZER ; Off ; On ; -- ; -- ; ++-----------------------------------------+------------------------------------+---------------+-------------+----------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Flow Elapsed Time ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ +; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ +; Analysis & Synthesis ; 00:01:16 ; 1.0 ; 347 MB ; 00:01:17 ; +; Fitter ; 00:03:05 ; 1.0 ; 334 MB ; 00:03:07 ; +; Assembler ; 00:00:05 ; 1.0 ; 291 MB ; 00:00:04 ; +; Classic Timing Analyzer ; 00:00:07 ; 1.0 ; 227 MB ; 00:00:09 ; +; Total ; 00:04:33 ; -- ; -- ; 00:04:37 ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ + + ++------------------------------------------------------------------------------------------+ +; Flow OS Summary ; ++-------------------------+------------------+---------------+------------+----------------+ +; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ; ++-------------------------+------------------+---------------+------------+----------------+ +; Analysis & Synthesis ; envy15 ; Windows Vista ; 6.1 ; x86_64 ; +; Fitter ; envy15 ; Windows Vista ; 6.1 ; x86_64 ; +; Assembler ; envy15 ; Windows Vista ; 6.1 ; x86_64 ; +; Classic Timing Analyzer ; envy15 ; Windows Vista ; 6.1 ; x86_64 ; ++-------------------------+------------------+---------------+------------+----------------+ + + +------------ +; Flow Log ; +------------ +quartus_map --read_settings_files=on --write_settings_files=off firebeei1 -c firebee1 +quartus_fit --read_settings_files=off --write_settings_files=off firebeei1 -c firebee1 +quartus_asm --read_settings_files=off --write_settings_files=off firebeei1 -c firebee1 +quartus_tan --read_settings_files=off --write_settings_files=off firebeei1 -c firebee1 --timing_analysis_only + + + diff --git a/FPGA_by_Fredi/firebee1.map.rpt b/FPGA_by_Fredi/firebee1.map.rpt new file mode 100644 index 0000000..11a1ac1 --- /dev/null +++ b/FPGA_by_Fredi/firebee1.map.rpt @@ -0,0 +1,8590 @@ +Analysis & Synthesis report for firebee1 +Wed Dec 15 02:21:56 2010 +Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Analysis & Synthesis Summary + 3. Analysis & Synthesis Settings + 4. Parallel Compilation + 5. Analysis & Synthesis Source Files Read + 6. Analysis & Synthesis Resource Usage Summary + 7. Analysis & Synthesis Resource Utilization by Entity + 8. Analysis & Synthesis RAM Summary + 9. Analysis & Synthesis DSP Block Usage Summary + 10. State Machine - |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_REGDDR + 11. State Machine - |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_SM + 12. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE + 13. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|CMD_STATE + 14. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_STATE + 15. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|TR_STATE + 16. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|RCV_STATE + 17. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TR_STATE + 18. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_STATE + 19. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TR_STATE + 20. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_STATE + 21. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE + 22. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE + 23. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|PRECOMP + 24. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE + 25. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE + 26. Registers Protected by Synthesis + 27. User-Specified and Inferred Latches + 28. Registers Removed During Synthesis + 29. Removed Registers Triggering Further Register Optimizations + 30. General Register Statistics + 31. Inverted Register Statistics + 32. Multiplexer Restructuring Statistics (Restructuring Performed) + 33. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated + 34. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p + 35. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p + 36. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram + 37. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp + 38. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12 + 39. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_gd9:ws_brp + 40. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_pe9:ws_bwp + 41. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp + 42. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17 + 43. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated + 44. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p + 45. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_gic:wrptr_g1p + 46. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram + 47. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_pe9:rs_brp + 48. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp + 49. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp + 50. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 + 51. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp + 52. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 + 53. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component + 54. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated + 55. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p + 56. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_ojc:wrptr_g1p + 57. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp + 58. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram + 59. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_rld:rs_dgwp + 60. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe15 + 61. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr + 62. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp + 63. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp + 64. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp + 65. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22 + 66. Source assignments for Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component + 67. Source assignments for Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated + 68. Source assignments for Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated + 69. Source assignments for Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram + 70. Source assignments for Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated + 71. Source assignments for Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated + 72. Source assignments for Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated + 73. Source assignments for Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated + 74. Source assignments for Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated + 75. Source assignments for Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated + 76. Source assignments for Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated + 77. Source assignments for Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated + 78. Source assignments for Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component + 79. Source assignments for Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component|ddio_out_o2f:auto_generated + 80. Source assignments for Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component + 81. Source assignments for Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated + 82. Source assignments for altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated + 83. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component + 84. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4|altsyncram_46r:auto_generated + 85. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1 + 86. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12 + 87. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13 + 88. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14 + 89. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15 + 90. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2 + 91. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3 + 92. Source assignments for lpm_counter0:inst18|lpm_counter:lpm_counter_component + 93. Source assignments for altddio_out3:inst5|altddio_out:altddio_out_component + 94. Source assignments for altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated + 95. Source assignments for altddio_out3:inst6|altddio_out:altddio_out_component + 96. Source assignments for altddio_out3:inst6|altddio_out:altddio_out_component|ddio_out_31f:auto_generated + 97. Source assignments for altddio_out3:inst8|altddio_out:altddio_out_component + 98. Source assignments for altddio_out3:inst8|altddio_out:altddio_out_component|ddio_out_31f:auto_generated + 99. Source assignments for altddio_out3:inst9|altddio_out:altddio_out_component +100. Source assignments for altddio_out3:inst9|altddio_out:altddio_out_component|ddio_out_31f:auto_generated +101. Parameter Settings for User Entity Instance: altpll1:inst|altpll:altpll_component +102. Parameter Settings for User Entity Instance: FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component +103. Parameter Settings for User Entity Instance: FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component +104. Parameter Settings for User Entity Instance: FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL +105. Parameter Settings for User Entity Instance: altpll3:inst13|altpll:altpll_component +106. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component +107. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00002|lpm_bustri:lpm_bustri_component +108. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg6:inst89|lpm_shiftreg:lpm_shiftreg_component +109. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component +110. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component +111. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component +112. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component +113. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_muxVDM:inst100|LPM_MUX:lpm_mux_component +114. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component +115. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component +116. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component +117. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component +118. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component +119. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux5:inst22|LPM_MUX:lpm_mux_component +120. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component +121. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component +122. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component +123. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component +124. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component +125. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component +126. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff6:inst36|lpm_ff:lpm_ff_component +127. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst108|lpm_bustri:lpm_bustri_component +128. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component +129. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst119|lpm_bustri:lpm_bustri_component +130. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component +131. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component +132. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst110|lpm_bustri:lpm_bustri_component +133. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst18|lpm_ff:lpm_ff_component +134. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst109|lpm_bustri:lpm_bustri_component +135. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component +136. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri3:inst66|lpm_bustri:lpm_bustri_component +137. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component +138. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component +139. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component +140. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component +141. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component +142. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component +143. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_muxDZ:inst62|LPM_MUX:lpm_mux_component +144. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component +145. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component +146. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component +147. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component +148. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri3:inst70|lpm_bustri:lpm_bustri_component +149. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component +150. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri3:inst74|lpm_bustri:lpm_bustri_component +151. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component +152. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri1:inst51|lpm_bustri:lpm_bustri_component +153. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component +154. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri1:inst56|lpm_bustri:lpm_bustri_component +155. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component +156. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri1:inst61|lpm_bustri:lpm_bustri_component +157. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component +158. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_BYT:inst58|lpm_bustri:lpm_bustri_component +159. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component +160. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux3:inst102|LPM_MUX:lpm_mux_component +161. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff5:inst11|lpm_ff:lpm_ff_component +162. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux2:inst25|LPM_MUX:lpm_mux_component +163. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux4:inst81|LPM_MUX:lpm_mux_component +164. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant3:inst82|lpm_constant:lpm_constant_component +165. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_BYT:inst57|lpm_bustri:lpm_bustri_component +166. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component +167. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_BYT:inst53|lpm_bustri:lpm_bustri_component +168. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component +169. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component +170. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux6:inst7|LPM_MUX:lpm_mux_component +171. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component +172. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component +173. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant0:inst59|lpm_constant:lpm_constant_component +174. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant0:inst54|lpm_constant:lpm_constant_component +175. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant0:inst64|lpm_constant:lpm_constant_component +176. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component +177. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component +178. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant1:inst77|lpm_constant:lpm_constant_component +179. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant1:inst80|lpm_constant:lpm_constant_component +180. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant1:inst83|lpm_constant:lpm_constant_component +181. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component +182. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux1:inst24|LPM_MUX:lpm_mux_component +183. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant2:inst23|lpm_constant:lpm_constant_component +184. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component +185. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux0:inst21|LPM_MUX:lpm_mux_component +186. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component +187. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component +188. Parameter Settings for User Entity Instance: altpll2:inst12|altpll:altpll_component +189. Parameter Settings for User Entity Instance: altpll4:inst22|altpll:altpll_component +190. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component +191. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4 +192. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub5 +193. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub6 +194. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7 +195. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1 +196. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12 +197. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13 +198. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14 +199. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15 +200. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2 +201. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3 +202. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_decode:decode11 +203. Parameter Settings for User Entity Instance: lpm_ff0:inst1|lpm_ff:lpm_ff_component +204. Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00000|lpm_bustri:lpm_bustri_component +205. Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component +206. Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component +207. Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component +208. Parameter Settings for User Entity Instance: lpm_counter0:inst18|lpm_counter:lpm_counter_component +209. Parameter Settings for User Entity Instance: altddio_out3:inst5|altddio_out:altddio_out_component +210. Parameter Settings for User Entity Instance: altddio_out3:inst6|altddio_out:altddio_out_component +211. Parameter Settings for User Entity Instance: altddio_out3:inst8|altddio_out:altddio_out_component +212. Parameter Settings for User Entity Instance: altddio_out3:inst9|altddio_out:altddio_out_component +213. Parameter Settings for Inferred Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14 +214. Parameter Settings for Inferred Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6 +215. Parameter Settings for Inferred Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12 +216. altpll Parameter Settings by Entity Instance +217. lpm_shiftreg Parameter Settings by Entity Instance +218. dcfifo Parameter Settings by Entity Instance +219. scfifo Parameter Settings by Entity Instance +220. altsyncram Parameter Settings by Entity Instance +221. lpm_mult Parameter Settings by Entity Instance +222. Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND" +223. Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP" +224. Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI" +225. Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD" +226. Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS" +227. Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI" +228. Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC" +229. Analysis & Synthesis Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Analysis & Synthesis Summary ; ++------------------------------------+----------------------------------------------+ +; Analysis & Synthesis Status ; Successful - Wed Dec 15 02:21:55 2010 ; +; Quartus II Version ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ; +; Revision Name ; firebee1 ; +; Top-level Entity Name ; firebee1 ; +; Family ; Cyclone III ; +; Total logic elements ; 10,706 ; +; Total combinational functions ; 8,060 ; +; Dedicated logic registers ; 4,612 ; +; Total registers ; 4740 ; +; Total pins ; 295 ; +; Total virtual pins ; 0 ; +; Total memory bits ; 109,344 ; +; Embedded Multiplier 9-bit elements ; 6 ; +; Total PLLs ; 4 ; ++------------------------------------+----------------------------------------------+ + + ++----------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Settings ; ++----------------------------------------------------------------------------+--------------------+--------------------+ +; Option ; Setting ; Default Value ; ++----------------------------------------------------------------------------+--------------------+--------------------+ +; Device ; EP3C40F484C6 ; ; +; Top-level entity name ; firebee1 ; firebee1 ; +; Family name ; Cyclone III ; Stratix II ; +; State Machine Processing ; One-Hot ; Auto ; +; Optimization Technique ; Speed ; Balanced ; +; Use Generated Physical Constraints File ; Off ; ; +; Use smart compilation ; Off ; Off ; +; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ; +; Enable compact report table ; Off ; Off ; +; Restructure Multiplexers ; Auto ; Auto ; +; Create Debugging Nodes for IP Cores ; Off ; Off ; +; Preserve fewer node names ; On ; On ; +; Disable OpenCore Plus hardware evaluation ; Off ; Off ; +; Verilog Version ; Verilog_2001 ; Verilog_2001 ; +; VHDL Version ; VHDL_1993 ; VHDL_1993 ; +; Safe State Machine ; Off ; Off ; +; Extract Verilog State Machines ; On ; On ; +; Extract VHDL State Machines ; On ; On ; +; Ignore Verilog initial constructs ; Off ; Off ; +; Iteration limit for constant Verilog loops ; 5000 ; 5000 ; +; Iteration limit for non-constant Verilog loops ; 250 ; 250 ; +; Add Pass-Through Logic to Inferred RAMs ; On ; On ; +; Parallel Synthesis ; On ; On ; +; DSP Block Balancing ; Auto ; Auto ; +; NOT Gate Push-Back ; On ; On ; +; Power-Up Don't Care ; On ; On ; +; Remove Redundant Logic Cells ; Off ; Off ; +; Remove Duplicate Registers ; On ; On ; +; Ignore CARRY Buffers ; Off ; Off ; +; Ignore CASCADE Buffers ; Off ; Off ; +; Ignore GLOBAL Buffers ; Off ; Off ; +; Ignore ROW GLOBAL Buffers ; Off ; Off ; +; Ignore LCELL Buffers ; Off ; Off ; +; Ignore SOFT Buffers ; On ; On ; +; Limit AHDL Integers to 32 Bits ; Off ; Off ; +; Carry Chain Length ; 70 ; 70 ; +; Auto Carry Chains ; On ; On ; +; Auto Open-Drain Pins ; On ; On ; +; Perform WYSIWYG Primitive Resynthesis ; Off ; Off ; +; Auto ROM Replacement ; On ; On ; +; Auto RAM Replacement ; On ; On ; +; Auto DSP Block Replacement ; On ; On ; +; Auto Shift Register Replacement ; Auto ; Auto ; +; Auto Clock Enable Replacement ; On ; On ; +; Strict RAM Replacement ; Off ; Off ; +; Allow Synchronous Control Signals ; On ; On ; +; Force Use of Synchronous Clear Signals ; Off ; Off ; +; Auto RAM Block Balancing ; On ; On ; +; Auto RAM to Logic Cell Conversion ; Off ; Off ; +; Auto Resource Sharing ; Off ; Off ; +; Allow Any RAM Size For Recognition ; Off ; Off ; +; Allow Any ROM Size For Recognition ; Off ; Off ; +; Allow Any Shift Register Size For Recognition ; Off ; Off ; +; Use LogicLock Constraints during Resource Balancing ; On ; On ; +; Ignore translate_off and synthesis_off directives ; Off ; Off ; +; Timing-Driven Synthesis ; On ; On ; +; Show Parameter Settings Tables in Synthesis Report ; On ; On ; +; Ignore Maximum Fan-Out Assignments ; Off ; Off ; +; Synchronization Register Chain Length ; 2 ; 2 ; +; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ; +; HDL message level ; Level2 ; Level2 ; +; Suppress Register Optimization Related Messages ; Off ; Off ; +; Number of Removed Registers Reported in Synthesis Report ; 5000 ; 5000 ; +; Number of Inverted Registers Reported in Synthesis Report ; 100 ; 100 ; +; Clock MUX Protection ; On ; On ; +; Auto Gated Clock Conversion ; Off ; Off ; +; Block Design Naming ; Auto ; Auto ; +; SDC constraint protection ; Off ; Off ; +; Synthesis Effort ; Auto ; Auto ; +; Shift Register Replacement - Allow Asynchronous Clear Signal ; On ; On ; +; Analysis & Synthesis Message Level ; Medium ; Medium ; +; Disable Register Merging Across Hierarchies ; Auto ; Auto ; +; Resource Aware Inference For Block RAM ; On ; On ; ++----------------------------------------------------------------------------+--------------------+--------------------+ + + +Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time. ++-------------------------------------+ +; Parallel Compilation ; ++----------------------------+--------+ +; Processors ; Number ; ++----------------------------+--------+ +; Number detected on machine ; 4 ; +; Maximum allowed ; 1 ; ++----------------------------+--------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Source Files Read ; ++----------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+ +; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; ++----------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+ +; FalconIO_SDCard_IDE_CF/WF5380/wf5380_control.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF5380/wf5380_control.vhd ; +; FalconIO_SDCard_IDE_CF/WF5380/wf5380_pkg.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF5380/wf5380_pkg.vhd ; +; FalconIO_SDCard_IDE_CF/WF5380/wf5380_registers.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF5380/wf5380_registers.vhd ; +; FalconIO_SDCard_IDE_CF/WF5380/wf5380_soc_top.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF5380/wf5380_soc_top.vhd ; +; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_am_detector.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_am_detector.vhd ; +; FalconIO_SDCard_IDE_CF/dcfifo0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/dcfifo0.vhd ; +; Video/DDR_CTR.tdf ; yes ; User AHDL File ; C:/FireBee/FPGA/Video/DDR_CTR.tdf ; +; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_control.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_control.vhd ; +; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_crc_logic.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_crc_logic.vhd ; +; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_digital_pll.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_digital_pll.vhd ; +; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_pkg.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_pkg.vhd ; +; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_registers.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_registers.vhd ; +; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top_soc.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top_soc.vhd ; +; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_transceiver.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_transceiver.vhd ; +; FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd ; +; FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd ; +; FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top_soc.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top_soc.vhd ; +; FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd ; +; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_gpio.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_gpio.vhd ; +; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_interrupts.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_interrupts.vhd ; +; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_pkg.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_pkg.vhd ; +; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_timers.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_timers.vhd ; +; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top_soc.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top_soc.vhd ; +; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_ctrl.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_ctrl.vhd ; +; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_rx.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_rx.vhd ; +; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_top.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_top.vhd ; +; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_tx.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_tx.vhd ; +; FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_pkg.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_pkg.vhd ; +; FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd ; +; FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_wave.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_wave.vhd ; +; lpm_latch0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/lpm_latch0.vhd ; +; altpll1.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/altpll1.vhd ; +; Video/lpm_fifoDZ.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_fifoDZ.vhd ; +; altpll2.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/altpll2.vhd ; +; altpll3.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/altpll3.vhd ; +; Video/altdpram0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/altdpram0.vhd ; +; Video/lpm_muxDZ.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_muxDZ.vhd ; +; Video/lpm_bustri3.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_bustri3.vhd ; +; Video/lpm_ff0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_ff0.vhd ; +; Video/lpm_ff1.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_ff1.vhd ; +; Video/lpm_ff3.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_ff3.vhd ; +; Video/VIDEO_MOD_MUX_CLUTCTR.tdf ; yes ; User AHDL File ; C:/FireBee/FPGA/Video/VIDEO_MOD_MUX_CLUTCTR.tdf ; +; Video/lpm_fifo_dc0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_fifo_dc0.vhd ; +; Video/Video.bdf ; yes ; User Block Diagram/Schematic File ; C:/FireBee/FPGA/Video/Video.bdf ; +; firebee1.bdf ; yes ; User Block Diagram/Schematic File ; C:/FireBee/FPGA/firebee1.bdf ; +; lpm_counter0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/lpm_counter0.vhd ; +; FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd ; +; DSP/DSP.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/DSP/DSP.vhd ; +; Video/lpm_shiftreg0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_shiftreg0.vhd ; +; Video/lpm_bustri1.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_bustri1.vhd ; +; Video/altdpram1.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/altdpram1.vhd ; +; Video/lpm_constant0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_constant0.vhd ; +; Video/lpm_constant1.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_constant1.vhd ; +; Video/lpm_mux0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_mux0.vhd ; +; Video/lpm_mux1.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_mux1.vhd ; +; Video/lpm_mux2.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_mux2.vhd ; +; Video/lpm_constant2.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_constant2.vhd ; +; Video/altdpram2.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/altdpram2.vhd ; +; Video/lpm_mux3.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_mux3.vhd ; +; Video/lpm_mux4.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_mux4.vhd ; +; Video/lpm_constant3.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_constant3.vhd ; +; Interrupt_Handler/interrupt_handler.tdf ; yes ; User AHDL File ; C:/FireBee/FPGA/Interrupt_Handler/interrupt_handler.tdf ; +; lpm_bustri_LONG.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/lpm_bustri_LONG.vhd ; +; lpm_bustri_BYT.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/lpm_bustri_BYT.vhd ; +; lpm_bustri_WORD.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/lpm_bustri_WORD.vhd ; +; Video/lpm_ff4.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_ff4.vhd ; +; Video/lpm_ff5.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_ff5.vhd ; +; Video/lpm_ff6.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_ff6.vhd ; +; Video/altddio_bidir0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/altddio_bidir0.vhd ; +; Video/altddio_out0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/altddio_out0.vhd ; +; Video/lpm_mux5.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_mux5.vhd ; +; Video/BLITTER/BLITTER.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/Video/BLITTER/BLITTER.vhd ; +; Video/lpm_shiftreg6.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_shiftreg6.vhd ; +; Video/lpm_shiftreg4.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_shiftreg4.vhd ; +; Video/altddio_out2.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/altddio_out2.vhd ; +; altddio_out3.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/altddio_out3.vhd ; +; Video/lpm_mux6.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_mux6.vhd ; +; FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF_pgk.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF_pgk.vhd ; +; FalconIO_SDCard_IDE_CF/dcfifo1.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/dcfifo1.vhd ; +; Video/lpm_muxVDM.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_muxVDM.vhd ; +; lpm_bustri_byt.inc ; yes ; Auto-Found AHDL File ; C:/FireBee/FPGA/lpm_bustri_byt.inc ; +; lpm_bustri_word.inc ; yes ; Auto-Found AHDL File ; C:/FireBee/FPGA/lpm_bustri_word.inc ; +; lpm_bustri_long.inc ; yes ; Auto-Found AHDL File ; C:/FireBee/FPGA/lpm_bustri_long.inc ; +; altpll.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf ; +; db/altpll_pul2.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altpll_pul2.tdf ; +; dcfifo_mixed_widths.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf ; +; db/dcfifo_0hh1.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dcfifo_0hh1.tdf ; +; db/a_gray2bin_lfb.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_gray2bin_lfb.tdf ; +; db/a_graycounter_k47.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_graycounter_k47.tdf ; +; db/a_graycounter_fic.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_graycounter_fic.tdf ; +; db/altsyncram_bi31.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_bi31.tdf ; +; db/alt_synch_pipe_ikd.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/alt_synch_pipe_ikd.tdf ; +; db/dffpipe_hd9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_hd9.tdf ; +; db/dffpipe_gd9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_gd9.tdf ; +; db/dffpipe_pe9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_pe9.tdf ; +; db/alt_synch_pipe_jkd.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/alt_synch_pipe_jkd.tdf ; +; db/dffpipe_id9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_id9.tdf ; +; db/cmpr_256.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cmpr_256.tdf ; +; db/cmpr_156.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cmpr_156.tdf ; +; db/cntr_t2e.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_t2e.tdf ; +; db/mux_a18.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_a18.tdf ; +; db/dcfifo_3fh1.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dcfifo_3fh1.tdf ; +; db/a_graycounter_j47.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_graycounter_j47.tdf ; +; db/a_graycounter_gic.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_graycounter_gic.tdf ; +; db/altsyncram_ci31.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_ci31.tdf ; +; db/alt_synch_pipe_kkd.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/alt_synch_pipe_kkd.tdf ; +; db/dffpipe_jd9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_jd9.tdf ; +; db/alt_synch_pipe_lkd.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/alt_synch_pipe_lkd.tdf ; +; db/dffpipe_kd9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_kd9.tdf ; +; db/altpll_41p2.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altpll_41p2.tdf ; +; lpm_bustri.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf ; +; lpm_shiftreg.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf ; +; dcfifo.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf ; +; db/dcfifo_8fi1.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dcfifo_8fi1.tdf ; +; db/a_gray2bin_tgb.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_gray2bin_tgb.tdf ; +; db/a_graycounter_s57.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_graycounter_s57.tdf ; +; db/a_graycounter_ojc.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_graycounter_ojc.tdf ; +; db/a_graycounter_njc.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_graycounter_njc.tdf ; +; db/altsyncram_tl31.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_tl31.tdf ; +; db/alt_synch_pipe_rld.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/alt_synch_pipe_rld.tdf ; +; db/dffpipe_qe9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_qe9.tdf ; +; db/dffpipe_9d9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_9d9.tdf ; +; db/dffpipe_oe9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_oe9.tdf ; +; db/alt_synch_pipe_sld.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/alt_synch_pipe_sld.tdf ; +; db/dffpipe_re9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_re9.tdf ; +; lpm_mux.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf ; +; db/mux_bbe.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_bbe.tdf ; +; lpm_ff.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf ; +; altddio_bidir.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/altddio_bidir.tdf ; +; db/ddio_bidir_3jl.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/ddio_bidir_3jl.tdf ; +; db/mux_58e.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_58e.tdf ; +; lpm_latch.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_latch.tdf ; +; altsyncram.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf ; +; db/altsyncram_lf92.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_lf92.tdf ; +; mux41.bdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/others/maxplus2/mux41.bdf ; +; db/mux_dcf.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_dcf.tdf ; +; scfifo.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/scfifo.tdf ; +; db/scfifo_lk21.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/scfifo_lk21.tdf ; +; db/a_dpfifo_oq21.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_dpfifo_oq21.tdf ; +; db/altsyncram_gj81.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_gj81.tdf ; +; db/cmpr_br8.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cmpr_br8.tdf ; +; db/cntr_omb.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_omb.tdf ; +; db/cntr_5n7.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_5n7.tdf ; +; db/cntr_pmb.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_pmb.tdf ; +; db/altsyncram_rb92.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_rb92.tdf ; +; db/altsyncram_pf92.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_pf92.tdf ; +; db/mux_96e.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_96e.tdf ; +; db/mux_mpe.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_mpe.tdf ; +; db/mux_f6e.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_f6e.tdf ; +; lpm_constant.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf ; +; altddio_out.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/altddio_out.tdf ; +; db/ddio_out_o2f.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/ddio_out_o2f.tdf ; +; db/mux_kpe.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_kpe.tdf ; +; db/mux_npe.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_npe.tdf ; +; db/mux_gpe.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_gpe.tdf ; +; db/ddio_out_are.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/ddio_out_are.tdf ; +; db/altpll_isv2.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altpll_isv2.tdf ; +; altpll4.tdf ; yes ; Auto-Found Wizard-Generated File ; C:/FireBee/FPGA/altpll4.tdf ; +; altpll.inc ; yes ; Auto-Found AHDL File ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.inc ; +; db/altpll_c6j2.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altpll_c6j2.tdf ; +; altpll_reconfig1.tdf ; yes ; Auto-Found Wizard-Generated File ; C:/FireBee/FPGA/altpll_reconfig1.tdf ; +; altpll_reconfig1_pllrcfg_t4q.tdf ; yes ; Auto-Found AHDL File ; C:/FireBee/FPGA/altpll_reconfig1_pllrcfg_t4q.tdf ; +; altsyncram.inc ; yes ; Auto-Found AHDL File ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.inc ; +; db/altsyncram_46r.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_46r.tdf ; +; lpm_add_sub.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf ; +; db/add_sub_hpa.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/add_sub_hpa.tdf ; +; db/add_sub_k8a.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/add_sub_k8a.tdf ; +; lpm_compare.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf ; +; db/cmpr_tnd.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cmpr_tnd.tdf ; +; lpm_counter.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf ; +; db/cntr_30l.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_30l.tdf ; +; db/cntr_qij.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_qij.tdf ; +; db/cntr_pij.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_pij.tdf ; +; db/cntr_9cj.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_9cj.tdf ; +; lpm_decode.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_decode.tdf ; +; db/decode_2af.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/decode_2af.tdf ; +; db/cntr_mph.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_mph.tdf ; +; db/ddio_out_31f.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/ddio_out_31f.tdf ; +; lpm_mult.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf ; +; db/mult_cat.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mult_cat.tdf ; +; db/mult_aat.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mult_aat.tdf ; ++----------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------+ +; Analysis & Synthesis Resource Usage Summary ; ++---------------------------------------------+----------------+ +; Resource ; Usage ; ++---------------------------------------------+----------------+ +; Estimated Total logic elements ; 10,706 ; +; ; ; +; Total combinational functions ; 8060 ; +; Logic element usage by number of LUT inputs ; ; +; -- 4 input functions ; 4947 ; +; -- 3 input functions ; 1867 ; +; -- <=2 input functions ; 1246 ; +; ; ; +; Logic elements by mode ; ; +; -- normal mode ; 7261 ; +; -- arithmetic mode ; 799 ; +; ; ; +; Total registers ; 4740 ; +; -- Dedicated logic registers ; 4612 ; +; -- I/O registers ; 256 ; +; ; ; +; I/O pins ; 295 ; +; Total memory bits ; 109344 ; +; Embedded Multiplier 9-bit elements ; 6 ; +; Total PLLs ; 4 ; +; Maximum fan-out node ; MAIN_CLK~input ; +; Maximum fan-out ; 2327 ; +; Total fan-out ; 49317 ; +; Average fan-out ; 3.57 ; ++---------------------------------------------+----------------+ + + ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Resource Utilization by Entity ; ++-----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+ +; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ; ++-----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+ +; |firebee1 ; 8060 (10) ; 4612 (0) ; 109344 ; 6 ; 0 ; 3 ; 295 ; 0 ; |firebee1 ; work ; +; |DSP:Mathias_Alles| ; 10 (10) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|DSP:Mathias_Alles ; ; +; |FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden| ; 3814 (634) ; 1633 (114) ; 16384 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden ; ; +; |WF1772IP_TOP_SOC:I_FDC| ; 944 (24) ; 406 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC ; ; +; |WF1772IP_AM_DETECTOR:I_AM_DETECTOR| ; 39 (39) ; 27 (27) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR ; ; +; |WF1772IP_CONTROL:I_CONTROL| ; 533 (533) ; 197 (197) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL ; ; +; |WF1772IP_CRC_LOGIC:I_CRC_LOGIC| ; 40 (40) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC ; ; +; |WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL| ; 104 (104) ; 38 (38) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL ; ; +; |WF1772IP_REGISTERS:I_REGISTERS| ; 86 (86) ; 48 (48) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS ; ; +; |WF1772IP_TRANSCEIVER:I_TRANSCEIVER| ; 118 (118) ; 80 (80) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER ; ; +; |WF2149IP_TOP_SOC:I_SOUND| ; 445 (32) ; 210 (29) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND ; ; +; |WF2149IP_WAVE:I_PSG_WAVE| ; 413 (413) ; 181 (181) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE ; ; +; |WF5380_TOP_SOC:I_SCSI| ; 0 (0) ; 1 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI ; ; +; |WF5380_CONTROL:I_CONTROL| ; 0 (0) ; 1 (1) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL ; ; +; |WF6850IP_TOP_SOC:I_ACIA_KEYBOARD| ; 199 (2) ; 97 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD ; ; +; |WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS| ; 16 (16) ; 11 (11) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS ; ; +; |WF6850IP_RECEIVE:I_UART_RECEIVE| ; 94 (94) ; 47 (47) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE ; ; +; |WF6850IP_TRANSMIT:I_UART_TRANSMIT| ; 87 (87) ; 39 (39) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT ; ; +; |WF6850IP_TOP_SOC:I_ACIA_MIDI| ; 203 (2) ; 97 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI ; ; +; |WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS| ; 20 (20) ; 11 (11) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS ; ; +; |WF6850IP_RECEIVE:I_UART_RECEIVE| ; 94 (94) ; 47 (47) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE ; ; +; |WF6850IP_TRANSMIT:I_UART_TRANSMIT| ; 87 (87) ; 39 (39) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT ; ; +; |WF68901IP_TOP_SOC:I_MFP| ; 1199 (178) ; 460 (2) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP ; ; +; |WF68901IP_GPIO:I_GPIO| ; 25 (25) ; 24 (24) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO ; ; +; |WF68901IP_INTERRUPTS:I_INTERRUPTS| ; 273 (273) ; 128 (128) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS ; ; +; |WF68901IP_TIMERS:I_TIMERS| ; 434 (434) ; 166 (166) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS ; ; +; |WF68901IP_USART_TOP:I_USART| ; 289 (4) ; 140 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART ; ; +; |WF68901IP_USART_CTRL:I_USART_CTRL| ; 38 (38) ; 49 (49) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL ; ; +; |WF68901IP_USART_RX:I_USART_RECEIVE| ; 159 (159) ; 56 (56) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE ; ; +; |WF68901IP_USART_TX:I_USART_TRANSMIT| ; 88 (88) ; 35 (35) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT ; ; +; |dcfifo0:RDF| ; 94 (0) ; 124 (0) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF ; ; +; |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 94 (0) ; 124 (0) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ; ; +; |dcfifo_0hh1:auto_generated| ; 94 (17) ; 124 (42) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated ; ; +; |a_gray2bin_lfb:wrptr_g_gray2bin| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_gray2bin_lfb:wrptr_g_gray2bin ; ; +; |a_gray2bin_lfb:ws_dgrp_gray2bin| ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_gray2bin_lfb:ws_dgrp_gray2bin ; ; +; |a_graycounter_fic:wrptr_g1p| ; 16 (16) ; 13 (13) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p ; ; +; |a_graycounter_k47:rdptr_g1p| ; 17 (17) ; 13 (13) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p ; ; +; |alt_synch_pipe_ikd:rs_dgwp| ; 0 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ; ; +; |dffpipe_hd9:dffpipe12| ; 0 (0) ; 18 (18) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12 ; ; +; |alt_synch_pipe_jkd:ws_dgrp| ; 0 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ; ; +; |dffpipe_id9:dffpipe17| ; 0 (0) ; 18 (18) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17 ; ; +; |altsyncram_bi31:fifo_ram| ; 0 (0) ; 0 (0) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram ; ; +; |cmpr_156:rdempty_eq_comp1_msb| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cmpr_156:rdempty_eq_comp1_msb ; ; +; |cmpr_156:wrfull_eq_comp1_msb| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cmpr_156:wrfull_eq_comp1_msb ; ; +; |cntr_t2e:cntr_b| ; 3 (3) ; 2 (2) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cntr_t2e:cntr_b ; ; +; |dffpipe_gd9:ws_brp| ; 0 (0) ; 8 (8) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_gd9:ws_brp ; ; +; |dffpipe_pe9:ws_bwp| ; 0 (0) ; 10 (10) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_pe9:ws_bwp ; ; +; |mux_a18:rdemp_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux ; ; +; |mux_a18:rdemp_eq_comp_msb_mux| ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux ; ; +; |mux_a18:wrfull_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux ; ; +; |mux_a18:wrfull_eq_comp_msb_mux| ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux ; ; +; |dcfifo1:WRF| ; 96 (0) ; 124 (0) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF ; ; +; |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 96 (0) ; 124 (0) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ; ; +; |dcfifo_3fh1:auto_generated| ; 96 (18) ; 124 (42) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated ; ; +; |a_gray2bin_lfb:rdptr_g_gray2bin| ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin ; ; +; |a_gray2bin_lfb:rs_dgwp_gray2bin| ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_gray2bin_lfb:rs_dgwp_gray2bin ; ; +; |a_graycounter_gic:wrptr_g1p| ; 16 (16) ; 13 (13) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_gic:wrptr_g1p ; ; +; |a_graycounter_j47:rdptr_g1p| ; 16 (16) ; 13 (13) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p ; ; +; |alt_synch_pipe_kkd:rs_dgwp| ; 0 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ; ; +; |dffpipe_jd9:dffpipe12| ; 0 (0) ; 18 (18) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ; ; +; |alt_synch_pipe_lkd:ws_dgrp| ; 0 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ; ; +; |dffpipe_kd9:dffpipe15| ; 0 (0) ; 18 (18) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ; ; +; |altsyncram_ci31:fifo_ram| ; 0 (0) ; 0 (0) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram ; ; +; |cmpr_156:rdempty_eq_comp1_msb| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|cmpr_156:rdempty_eq_comp1_msb ; ; +; |cntr_t2e:cntr_b| ; 4 (4) ; 2 (2) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|cntr_t2e:cntr_b ; ; +; |dffpipe_gd9:rs_bwp| ; 0 (0) ; 8 (8) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp ; ; +; |dffpipe_pe9:rs_brp| ; 0 (0) ; 10 (10) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_pe9:rs_brp ; ; +; |mux_a18:rdemp_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux ; ; +; |mux_a18:rdemp_eq_comp_msb_mux| ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux ; ; +; |mux_a18:wrfull_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux ; ; +; |mux_a18:wrfull_eq_comp_msb_mux| ; 6 (6) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux ; ; +; |Video:Fredi_Aschwanden| ; 3109 (10) ; 2172 (4) ; 92816 ; 6 ; 0 ; 3 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden ; ; +; |DDR_CTR:DDR_CTR| ; 348 (314) ; 158 (158) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR ; ; +; |lpm_bustri_BYT:$00002| ; 3 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002 ; ; +; |lpm_bustri:lpm_bustri_component| ; 3 (3) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component ; ; +; |lpm_bustri_BYT:$00004| ; 31 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004 ; ; +; |lpm_bustri:lpm_bustri_component| ; 31 (31) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component ; ; +; |VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR| ; 1260 (1013) ; 529 (529) ; 0 ; 6 ; 0 ; 3 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR ; ; +; |lpm_bustri_WORD:$00000| ; 187 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000 ; ; +; |lpm_bustri:lpm_bustri_component| ; 187 (187) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component ; ; +; |lpm_bustri_WORD:$00002| ; 60 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00002 ; ; +; |lpm_bustri:lpm_bustri_component| ; 60 (60) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00002|lpm_bustri:lpm_bustri_component ; ; +; |lpm_mult:op_12| ; 0 (0) ; 0 (0) ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12 ; ; +; |mult_aat:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12|mult_aat:auto_generated ; ; +; |lpm_mult:op_14| ; 0 (0) ; 0 (0) ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14 ; ; +; |mult_cat:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14|mult_cat:auto_generated ; ; +; |lpm_mult:op_6| ; 0 (0) ; 0 (0) ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6 ; ; +; |mult_aat:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6|mult_aat:auto_generated ; ; +; |altddio_bidir0:inst1| ; 0 (0) ; 96 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_bidir0:inst1 ; ; +; |altddio_bidir:altddio_bidir_component| ; 0 (0) ; 96 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component ; ; +; |ddio_bidir_3jl:auto_generated| ; 0 (0) ; 96 (96) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated ; ; +; |altddio_out0:inst2| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_out0:inst2 ; ; +; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component ; ; +; |ddio_out_are:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated ; ; +; |altddio_out2:inst5| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_out2:inst5 ; ; +; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component ; ; +; |ddio_out_o2f:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component|ddio_out_o2f:auto_generated ; ; +; |altdpram0:ST_CLUT_BLUE| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component ; ; +; |altsyncram_rb92:auto_generated| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; ; +; |altdpram0:ST_CLUT_GREEN| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component ; ; +; |altsyncram_rb92:auto_generated| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; ; +; |altdpram0:ST_CLUT_RED| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component ; ; +; |altsyncram_rb92:auto_generated| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; ; +; |altdpram1:FALCON_CLUT_BLUE| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component ; ; +; |altsyncram_lf92:auto_generated| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; ; +; |altdpram1:FALCON_CLUT_GREEN| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component ; ; +; |altsyncram_lf92:auto_generated| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; ; +; |altdpram1:FALCON_CLUT_RED| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component ; ; +; |altsyncram_lf92:auto_generated| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; ; +; |altdpram2:ACP_CLUT_RAM54| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54 ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component ; ; +; |altsyncram_pf92:auto_generated| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; ; +; |altdpram2:ACP_CLUT_RAM55| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55 ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component ; ; +; |altsyncram_pf92:auto_generated| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; ; +; |altdpram2:ACP_CLUT_RAM| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM ; ; +; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component ; ; +; |altsyncram_pf92:auto_generated| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; ; +; |lpm_bustri_LONG:inst119| ; 5 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_bustri_LONG:inst119 ; ; +; |lpm_bustri:lpm_bustri_component| ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_bustri_LONG:inst119|lpm_bustri:lpm_bustri_component ; ; +; |lpm_ff0:inst13| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst13 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component ; ; +; |lpm_ff0:inst14| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst14 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component ; ; +; |lpm_ff0:inst15| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst15 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component ; ; +; |lpm_ff0:inst16| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst16 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component ; ; +; |lpm_ff0:inst17| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst17 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component ; ; +; |lpm_ff0:inst18| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst18 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst18|lpm_ff:lpm_ff_component ; ; +; |lpm_ff0:inst19| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst19 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component ; ; +; |lpm_ff1:inst12| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst12 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component ; ; +; |lpm_ff1:inst20| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst20 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component ; ; +; |lpm_ff1:inst3| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst3 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component ; ; +; |lpm_ff1:inst4| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst4 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component ; ; +; |lpm_ff1:inst9| ; 0 (0) ; 24 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst9 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 24 (24) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component ; ; +; |lpm_ff3:inst46| ; 0 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst46 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 18 (18) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component ; ; +; |lpm_ff3:inst47| ; 0 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst47 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 18 (18) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component ; ; +; |lpm_ff3:inst49| ; 0 (0) ; 9 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst49 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 9 (9) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component ; ; +; |lpm_ff3:inst52| ; 0 (0) ; 9 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst52 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 9 (9) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component ; ; +; |lpm_ff4:inst10| ; 0 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff4:inst10 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component ; ; +; |lpm_ff5:inst11| ; 0 (0) ; 8 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst11 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 8 (8) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst11|lpm_ff:lpm_ff_component ; ; +; |lpm_ff5:inst97| ; 0 (0) ; 5 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst97 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 5 (5) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component ; ; +; |lpm_ff6:inst71| ; 0 (0) ; 128 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst71 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 128 (128) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component ; ; +; |lpm_ff6:inst94| ; 0 (0) ; 128 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst94 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 128 (128) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component ; ; +; |lpm_fifoDZ:inst63| ; 22 (0) ; 21 (0) ; 16384 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63 ; ; +; |scfifo:scfifo_component| ; 22 (0) ; 21 (0) ; 16384 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component ; ; +; |scfifo_lk21:auto_generated| ; 22 (0) ; 21 (0) ; 16384 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated ; ; +; |a_dpfifo_oq21:dpfifo| ; 22 (9) ; 21 (8) ; 16384 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo ; ; +; |altsyncram_gj81:FIFOram| ; 0 (0) ; 0 (0) ; 16384 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram ; ; +; |cntr_omb:rd_ptr_msb| ; 6 (6) ; 6 (6) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb ; ; +; |cntr_pmb:wr_ptr| ; 7 (7) ; 7 (7) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr ; ; +; |lpm_fifo_dc0:inst| ; 66 (0) ; 98 (0) ; 65536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst ; ; +; |dcfifo:dcfifo_component| ; 66 (0) ; 98 (0) ; 65536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component ; ; +; |dcfifo_8fi1:auto_generated| ; 66 (12) ; 98 (20) ; 65536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated ; ; +; |a_gray2bin_tgb:wrptr_g_gray2bin| ; 9 (9) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin ; ; +; |a_gray2bin_tgb:ws_dgrp_gray2bin| ; 9 (9) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin ; ; +; |a_graycounter_njc:wrptr_gp| ; 17 (17) ; 14 (14) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp ; ; +; |a_graycounter_s57:rdptr_g1p| ; 19 (19) ; 14 (14) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p ; ; +; |alt_synch_pipe_sld:ws_dgrp| ; 0 (0) ; 30 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp ; ; +; |dffpipe_re9:dffpipe22| ; 0 (0) ; 30 (30) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22 ; ; +; |altsyncram_tl31:fifo_ram| ; 0 (0) ; 0 (0) ; 65536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram ; ; +; |dffpipe_9d9:wraclr| ; 0 (0) ; 2 (2) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr ; ; +; |dffpipe_oe9:ws_brp| ; 0 (0) ; 9 (9) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp ; ; +; |dffpipe_oe9:ws_bwp| ; 0 (0) ; 9 (9) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp ; ; +; |lpm_latch0:inst27| ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_latch0:inst27 ; ; +; |lpm_latch:lpm_latch_component| ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component ; ; +; |lpm_mux0:inst21| ; 48 (0) ; 96 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux0:inst21 ; ; +; |lpm_mux:lpm_mux_component| ; 48 (0) ; 96 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component ; ; +; |mux_gpe:auto_generated| ; 48 (48) ; 96 (96) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated ; ; +; |lpm_mux1:inst24| ; 80 (0) ; 81 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux1:inst24 ; ; +; |lpm_mux:lpm_mux_component| ; 80 (0) ; 81 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component ; ; +; |mux_npe:auto_generated| ; 80 (80) ; 81 (81) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated ; ; +; |lpm_mux2:inst25| ; 80 (0) ; 41 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux2:inst25 ; ; +; |lpm_mux:lpm_mux_component| ; 80 (0) ; 41 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component ; ; +; |mux_mpe:auto_generated| ; 80 (80) ; 41 (41) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated ; ; +; |lpm_mux3:inst102| ; 1 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux3:inst102 ; ; +; |lpm_mux:lpm_mux_component| ; 1 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux3:inst102|lpm_mux:lpm_mux_component ; ; +; |mux_96e:auto_generated| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux3:inst102|lpm_mux:lpm_mux_component|mux_96e:auto_generated ; ; +; |lpm_mux4:inst81| ; 7 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux4:inst81 ; ; +; |lpm_mux:lpm_mux_component| ; 7 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux4:inst81|lpm_mux:lpm_mux_component ; ; +; |mux_f6e:auto_generated| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux4:inst81|lpm_mux:lpm_mux_component|mux_f6e:auto_generated ; ; +; |lpm_mux5:inst22| ; 64 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux5:inst22 ; ; +; |lpm_mux:lpm_mux_component| ; 64 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux5:inst22|lpm_mux:lpm_mux_component ; ; +; |mux_58e:auto_generated| ; 64 (64) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux5:inst22|lpm_mux:lpm_mux_component|mux_58e:auto_generated ; ; +; |lpm_mux6:inst7| ; 90 (0) ; 67 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux6:inst7 ; ; +; |lpm_mux:lpm_mux_component| ; 90 (0) ; 67 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component ; ; +; |mux_kpe:auto_generated| ; 90 (90) ; 67 (67) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated ; ; +; |lpm_muxDZ:inst62| ; 128 (0) ; 128 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_muxDZ:inst62 ; ; +; |lpm_mux:lpm_mux_component| ; 128 (0) ; 128 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component ; ; +; |mux_dcf:auto_generated| ; 128 (128) ; 128 (128) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated ; ; +; |lpm_muxVDM:inst100| ; 736 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_muxVDM:inst100 ; ; +; |lpm_mux:lpm_mux_component| ; 736 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_muxVDM:inst100|lpm_mux:lpm_mux_component ; ; +; |mux_bbe:auto_generated| ; 736 (736) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_muxVDM:inst100|lpm_mux:lpm_mux_component|mux_bbe:auto_generated ; ; +; |lpm_shiftreg0:sr0| ; 15 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr0 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 15 (15) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg0:sr1| ; 15 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr1 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 15 (15) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg0:sr2| ; 15 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr2 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 15 (15) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg0:sr3| ; 15 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr3 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 15 (15) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg0:sr4| ; 15 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr4 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 15 (15) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg0:sr5| ; 15 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr5 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 15 (15) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg0:sr6| ; 16 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr6 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg0:sr7| ; 16 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr7 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg4:inst26| ; 0 (0) ; 5 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg4:inst26 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 0 (0) ; 5 (5) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component ; ; +; |lpm_shiftreg6:inst92| ; 0 (0) ; 5 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg6:inst92 ; ; +; |lpm_shiftreg:lpm_shiftreg_component| ; 0 (0) ; 5 (5) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component ; ; +; |mux41:inst40| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|mux41:inst40 ; ; +; |mux41:inst41| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|mux41:inst41 ; ; +; |mux41:inst42| ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|mux41:inst42 ; ; +; |mux41:inst43| ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|mux41:inst43 ; ; +; |mux41:inst44| ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|mux41:inst44 ; ; +; |mux41:inst45| ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|mux41:inst45 ; ; +; |altddio_out3:inst5| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst5 ; ; +; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst5|altddio_out:altddio_out_component ; ; +; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ; +; |altddio_out3:inst6| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst6 ; ; +; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst6|altddio_out:altddio_out_component ; ; +; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst6|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ; +; |altddio_out3:inst8| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst8 ; ; +; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst8|altddio_out:altddio_out_component ; ; +; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst8|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ; +; |altddio_out3:inst9| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst9 ; work ; +; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst9|altddio_out:altddio_out_component ; work ; +; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst9|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; work ; +; |altpll1:inst| ; 1 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll1:inst ; ; +; |altpll:altpll_component| ; 1 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll1:inst|altpll:altpll_component ; ; +; |altpll_pul2:auto_generated| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated ; ; +; |altpll2:inst12| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll2:inst12 ; ; +; |altpll:altpll_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll2:inst12|altpll:altpll_component ; ; +; |altpll_isv2:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated ; ; +; |altpll3:inst13| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll3:inst13 ; ; +; |altpll:altpll_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll3:inst13|altpll:altpll_component ; ; +; |altpll_41p2:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated ; ; +; |altpll4:inst22| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll4:inst22 ; ; +; |altpll:altpll_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll4:inst22|altpll:altpll_component ; ; +; |altpll_c6j2:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated ; ; +; |altpll_reconfig1:inst7| ; 309 (0) ; 128 (0) ; 144 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7 ; ; +; |altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component| ; 309 (211) ; 128 (80) ; 144 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component ; ; +; |altsyncram:altsyncram4| ; 0 (0) ; 0 (0) ; 144 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4 ; ; +; |altsyncram_46r:auto_generated| ; 0 (0) ; 0 (0) ; 144 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4|altsyncram_46r:auto_generated ; ; +; |lpm_compare:cmpr7| ; 3 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7 ; ; +; |cmpr_tnd:auto_generated| ; 3 (3) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated ; ; +; |lpm_counter:cntr12| ; 10 (0) ; 8 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12 ; ; +; |cntr_30l:auto_generated| ; 10 (10) ; 8 (8) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated ; ; +; |lpm_counter:cntr13| ; 7 (0) ; 6 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13 ; ; +; |cntr_qij:auto_generated| ; 7 (7) ; 6 (6) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated ; ; +; |lpm_counter:cntr14| ; 5 (0) ; 5 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14 ; ; +; |cntr_pij:auto_generated| ; 5 (5) ; 5 (5) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated ; ; +; |lpm_counter:cntr15| ; 18 (0) ; 8 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15 ; ; +; |cntr_30l:auto_generated| ; 18 (18) ; 8 (8) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated ; ; +; |lpm_counter:cntr1| ; 41 (0) ; 8 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1 ; ; +; |cntr_30l:auto_generated| ; 41 (41) ; 8 (8) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated ; ; +; |lpm_counter:cntr2| ; 9 (0) ; 8 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2 ; ; +; |cntr_9cj:auto_generated| ; 9 (9) ; 8 (8) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated ; ; +; |lpm_counter:cntr3| ; 5 (0) ; 5 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3 ; ; +; |cntr_pij:auto_generated| ; 5 (5) ; 5 (5) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3|cntr_pij:auto_generated ; ; +; |interrupt_handler:nobody| ; 789 (711) ; 633 (633) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody ; ; +; |lpm_bustri_BYT:$00000| ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00000 ; ; +; |lpm_bustri:lpm_bustri_component| ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00000|lpm_bustri:lpm_bustri_component ; ; +; |lpm_bustri_BYT:$00002| ; 24 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00002 ; ; +; |lpm_bustri:lpm_bustri_component| ; 24 (24) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component ; ; +; |lpm_bustri_BYT:$00004| ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00004 ; ; +; |lpm_bustri:lpm_bustri_component| ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component ; ; +; |lpm_bustri_BYT:$00006| ; 22 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00006 ; ; +; |lpm_bustri:lpm_bustri_component| ; 22 (22) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component ; ; +; |lpm_counter0:inst18| ; 18 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|lpm_counter0:inst18 ; ; +; |lpm_counter:lpm_counter_component| ; 18 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|lpm_counter0:inst18|lpm_counter:lpm_counter_component ; ; +; |cntr_mph:auto_generated| ; 18 (18) ; 18 (18) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated ; ; +; |lpm_ff0:inst1| ; 0 (0) ; 28 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|lpm_ff0:inst1 ; ; +; |lpm_ff:lpm_ff_component| ; 0 (0) ; 28 (28) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|lpm_ff0:inst1|lpm_ff:lpm_ff_component ; ; ++-----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+ +Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis RAM Summary ; ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+ +; Name ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF ; ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+ +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024 ; 8 ; 256 ; 32 ; 8192 ; None ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256 ; 32 ; 1024 ; 8 ; 8192 ; None ; +; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 16 ; 3 ; 16 ; 3 ; 48 ; None ; +; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 16 ; 3 ; 16 ; 3 ; 48 ; None ; +; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 16 ; 3 ; 16 ; 3 ; 48 ; None ; +; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256 ; 6 ; 256 ; 6 ; 1536 ; None ; +; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256 ; 6 ; 256 ; 6 ; 1536 ; None ; +; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256 ; 6 ; 256 ; 6 ; 1536 ; None ; +; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256 ; 8 ; 256 ; 8 ; 2048 ; None ; +; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256 ; 8 ; 256 ; 8 ; 2048 ; None ; +; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256 ; 8 ; 256 ; 8 ; 2048 ; None ; +; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128 ; 128 ; 128 ; 128 ; 16384 ; None ; +; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512 ; 128 ; 512 ; 128 ; 65536 ; None ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4|altsyncram_46r:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 144 ; 1 ; -- ; -- ; 144 ; None ; ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+ + + ++-----------------------------------------------------+ +; Analysis & Synthesis DSP Block Usage Summary ; ++---------------------------------------+-------------+ +; Statistic ; Number Used ; ++---------------------------------------+-------------+ +; Simple Multipliers (9-bit) ; 0 ; +; Simple Multipliers (18-bit) ; 3 ; +; Embedded Multiplier Blocks ; -- ; +; Embedded Multiplier 9-bit elements ; 6 ; +; Signed Embedded Multipliers ; 0 ; +; Unsigned Embedded Multipliers ; 3 ; +; Mixed Sign Embedded Multipliers ; 0 ; +; Variable Sign Embedded Multipliers ; 0 ; +; Dedicated Input Shift Register Chains ; 0 ; ++---------------------------------------+-------------+ +Note: number of Embedded Multiplier Blocks used is only available after a successful fit. + + +Encoding Type: One-Hot ++----------------------------------------------------------------------------+ +; State Machine - |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_REGDDR ; ++---------+-------+-------+-------+-------+----------------------------------+ +; Name ; FR_S3 ; FR_S2 ; FR_S1 ; FR_S0 ; FR_WAIT ; ++---------+-------+-------+-------+-------+----------------------------------+ +; FR_WAIT ; 0 ; 0 ; 0 ; 0 ; 0 ; +; FR_S0 ; 0 ; 0 ; 0 ; 1 ; 1 ; +; FR_S1 ; 0 ; 0 ; 1 ; 0 ; 1 ; +; FR_S2 ; 0 ; 1 ; 0 ; 0 ; 1 ; +; FR_S3 ; 1 ; 0 ; 0 ; 0 ; 1 ; ++---------+-------+-------+-------+-------+----------------------------------+ + + +Encoding Type: One-Hot ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; State Machine - |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_SM ; ++---------+-------+-------+-------+-------+-------+--------+--------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+--------+--------+-------+ +; Name ; DS_R6 ; DS_R5 ; DS_R4 ; DS_R3 ; DS_R2 ; DS_CB8 ; DS_CB6 ; DS_T10F ; DS_T9F ; DS_T8F ; DS_T7F ; DS_T6F ; DS_T5F ; DS_T4F ; DS_T9W ; DS_T8W ; DS_T7W ; DS_T6W ; DS_T5W ; DS_T4W ; DS_T5R ; DS_T4R ; DS_C7 ; DS_C6 ; DS_C5 ; DS_C4 ; DS_C3 ; DS_C2 ; DS_N8 ; DS_N7 ; DS_N6 ; DS_N5 ; DS_T3 ; DS_T2B ; DS_T2A ; DS_T1 ; ++---------+-------+-------+-------+-------+-------+--------+--------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+--------+--------+-------+ +; DS_T1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; +; DS_T2A ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; +; DS_T2B ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; +; DS_T3 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; +; DS_N5 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; +; DS_N6 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_N7 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_N8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_C2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_C3 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_C4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_C5 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_C6 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_C7 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_T4R ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_T5R ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_T4W ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_T5W ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_T6W ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_T7W ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_T8W ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_T9W ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_T4F ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_T5F ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_T6F ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_T7F ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_T8F ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_T9F ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_T10F ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_CB6 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_CB8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_R2 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_R3 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_R4 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_R5 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; DS_R6 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; ++---------+-------+-------+-------+-------+-------+--------+--------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+--------+--------+-------+ + + +Encoding Type: One-Hot ++-----------------------------------------------------------------------------------------------------------------------------------------------------------+ +; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE ; ++--------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+ +; Name ; FCF_STATE.FCF_T7 ; FCF_STATE.FCF_T6 ; FCF_STATE.FCF_T3 ; FCF_STATE.FCF_T2 ; FCF_STATE.FCF_T1 ; FCF_STATE.FCF_T0 ; FCF_STATE.FCF_IDLE ; ++--------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+ +; FCF_STATE.FCF_IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; +; FCF_STATE.FCF_T0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; +; FCF_STATE.FCF_T1 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; +; FCF_STATE.FCF_T2 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; +; FCF_STATE.FCF_T3 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; +; FCF_STATE.FCF_T6 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; FCF_STATE.FCF_T7 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; ++--------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+ + + +Encoding Type: One-Hot ++---------------------------------------------------------------------------------------------------+ +; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|CMD_STATE ; ++----------------+--------------+--------------+--------------+-------------------------------------+ +; Name ; CMD_STATE.T7 ; CMD_STATE.T6 ; CMD_STATE.T1 ; CMD_STATE.IDLE ; ++----------------+--------------+--------------+--------------+-------------------------------------+ +; CMD_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; +; CMD_STATE.T1 ; 0 ; 0 ; 1 ; 1 ; +; CMD_STATE.T6 ; 0 ; 1 ; 0 ; 1 ; +; CMD_STATE.T7 ; 1 ; 0 ; 0 ; 1 ; ++----------------+--------------+--------------+--------------+-------------------------------------+ + + +Encoding Type: One-Hot ++-------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_STATE ; ++----------------------+----------------------+-------------------+-------------------------------------------------------------------------------------------+ +; Name ; INT_STATE.VECTOR_OUT ; INT_STATE.REQUEST ; INT_STATE.SCAN ; ++----------------------+----------------------+-------------------+-------------------------------------------------------------------------------------------+ +; INT_STATE.SCAN ; 0 ; 0 ; 0 ; +; INT_STATE.REQUEST ; 0 ; 1 ; 1 ; +; INT_STATE.VECTOR_OUT ; 1 ; 0 ; 1 ; ++----------------------+----------------------+-------------------+-------------------------------------------------------------------------------------------+ + + +Encoding Type: One-Hot ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|TR_STATE ; ++----------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+----------------------+------------------------------+ +; Name ; TR_STATE.STOP2 ; TR_STATE.STOP1 ; TR_STATE.PARITY ; TR_STATE.SHIFTOUT ; TR_STATE.START ; TR_STATE.LOAD_SHFT ; TR_STATE.CHECK_BREAK ; TR_STATE.IDLE ; ++----------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+----------------------+------------------------------+ +; TR_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; +; TR_STATE.CHECK_BREAK ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; +; TR_STATE.LOAD_SHFT ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; +; TR_STATE.START ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; +; TR_STATE.SHIFTOUT ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; +; TR_STATE.PARITY ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; TR_STATE.STOP1 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; TR_STATE.STOP2 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; ++----------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+----------------------+------------------------------+ + + +Encoding Type: One-Hot ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|RCV_STATE ; ++----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+-------------------------------------------------+ +; Name ; RCV_STATE.SYNC ; RCV_STATE.STOP2 ; RCV_STATE.STOP1 ; RCV_STATE.PARITY ; RCV_STATE.SAMPLE ; RCV_STATE.WAIT_START ; RCV_STATE.IDLE ; ++----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+-------------------------------------------------+ +; RCV_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; +; RCV_STATE.WAIT_START ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; +; RCV_STATE.SAMPLE ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; +; RCV_STATE.PARITY ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; +; RCV_STATE.STOP1 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; +; RCV_STATE.STOP2 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; RCV_STATE.SYNC ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; ++----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+-------------------------------------------------+ + + +Encoding Type: One-Hot ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TR_STATE ; ++--------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+------------------------------+ +; Name ; TR_STATE.STOP2 ; TR_STATE.STOP1 ; TR_STATE.PARITY ; TR_STATE.SHIFTOUT ; TR_STATE.START ; TR_STATE.LOAD_SHFT ; TR_STATE.IDLE ; ++--------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+------------------------------+ +; TR_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; +; TR_STATE.LOAD_SHFT ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; +; TR_STATE.START ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; +; TR_STATE.SHIFTOUT ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; +; TR_STATE.PARITY ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; +; TR_STATE.STOP1 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; TR_STATE.STOP2 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; ++--------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+------------------------------+ + + +Encoding Type: One-Hot ++----------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_STATE ; ++----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+-----------------------+ +; Name ; RCV_STATE.SYNC ; RCV_STATE.STOP2 ; RCV_STATE.STOP1 ; RCV_STATE.PARITY ; RCV_STATE.SAMPLE ; RCV_STATE.WAIT_START ; RCV_STATE.IDLE ; ++----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+-----------------------+ +; RCV_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; +; RCV_STATE.WAIT_START ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; +; RCV_STATE.SAMPLE ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; +; RCV_STATE.PARITY ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; +; RCV_STATE.STOP1 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; +; RCV_STATE.STOP2 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; RCV_STATE.SYNC ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; ++----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+-----------------------+ + + +Encoding Type: One-Hot ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TR_STATE ; ++--------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+----------------------------------+ +; Name ; TR_STATE.STOP2 ; TR_STATE.STOP1 ; TR_STATE.PARITY ; TR_STATE.SHIFTOUT ; TR_STATE.START ; TR_STATE.LOAD_SHFT ; TR_STATE.IDLE ; ++--------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+----------------------------------+ +; TR_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; +; TR_STATE.LOAD_SHFT ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; +; TR_STATE.START ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; +; TR_STATE.SHIFTOUT ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; +; TR_STATE.PARITY ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; +; TR_STATE.STOP1 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; TR_STATE.STOP2 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; ++--------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+----------------------------------+ + + +Encoding Type: One-Hot ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_STATE ; ++----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+---------------------------+ +; Name ; RCV_STATE.SYNC ; RCV_STATE.STOP2 ; RCV_STATE.STOP1 ; RCV_STATE.PARITY ; RCV_STATE.SAMPLE ; RCV_STATE.WAIT_START ; RCV_STATE.IDLE ; ++----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+---------------------------+ +; RCV_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; +; RCV_STATE.WAIT_START ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; +; RCV_STATE.SAMPLE ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; +; RCV_STATE.PARITY ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; +; RCV_STATE.STOP1 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; +; RCV_STATE.STOP2 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; RCV_STATE.SYNC ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; ++----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+---------------------------+ + + +Encoding Type: One-Hot ++--------------------------------------------------------------------------------------------------------------------------------------------------+ +; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE ; ++----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------------+ +; Name ; DMA_STATE.DMA_STEP_4 ; DMA_STATE.DMA_STEP_3 ; DMA_STATE.DMA_STEP_2 ; DMA_STATE.DMA_STEP_1 ; DMA_STATE.IDLE ; ++----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------------+ +; DMA_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; +; DMA_STATE.DMA_STEP_1 ; 0 ; 0 ; 0 ; 1 ; 1 ; +; DMA_STATE.DMA_STEP_2 ; 0 ; 0 ; 1 ; 0 ; 1 ; +; DMA_STATE.DMA_STEP_3 ; 0 ; 1 ; 0 ; 0 ; 1 ; +; DMA_STATE.DMA_STEP_4 ; 1 ; 0 ; 0 ; 0 ; 1 ; ++----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------------+ + + +Encoding Type: One-Hot ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE ; ++-------------------------+-------------------------+-------------------------+---------------------+------------------------+-----------------------+-----------------+ +; Name ; CTRL_STATE.DMA_INIT_RCV ; CTRL_STATE.DMA_TARG_RCV ; CTRL_STATE.DMA_SEND ; CTRL_STATE.WAIT_2200ns ; CTRL_STATE.WAIT_800ns ; CTRL_STATE.IDLE ; ++-------------------------+-------------------------+-------------------------+---------------------+------------------------+-----------------------+-----------------+ +; CTRL_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; +; CTRL_STATE.WAIT_800ns ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; +; CTRL_STATE.WAIT_2200ns ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; +; CTRL_STATE.DMA_SEND ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; +; CTRL_STATE.DMA_TARG_RCV ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; +; CTRL_STATE.DMA_INIT_RCV ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; ++-------------------------+-------------------------+-------------------------+---------------------+------------------------+-----------------------+-----------------+ + + +Encoding Type: One-Hot ++-----------------------------------------------------------------------------------------------------------------------------------------------------------+ +; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|PRECOMP ; ++-----------------+--------------+---------------+----------------------------------------------------------------------------------------------------------+ +; Name ; PRECOMP.LATE ; PRECOMP.EARLY ; PRECOMP.NOMINAL ; ++-----------------+--------------+---------------+----------------------------------------------------------------------------------------------------------+ +; PRECOMP.NOMINAL ; 0 ; 0 ; 0 ; +; PRECOMP.EARLY ; 0 ; 1 ; 1 ; +; PRECOMP.LATE ; 1 ; 0 ; 1 ; ++-----------------+--------------+---------------+----------------------------------------------------------------------------------------------------------+ + + +Encoding Type: One-Hot ++-------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE ; ++----------------+----------------+----------------+----------------------------------------------------------------------------------------------------------+ +; Name ; MFM_STATE.C_10 ; MFM_STATE.B_01 ; MFM_STATE.A_00 ; ++----------------+----------------+----------------+----------------------------------------------------------------------------------------------------------+ +; MFM_STATE.A_00 ; 0 ; 0 ; 0 ; +; MFM_STATE.B_01 ; 0 ; 1 ; 1 ; +; MFM_STATE.C_10 ; 1 ; 0 ; 1 ; ++----------------+----------------+----------------+----------------------------------------------------------------------------------------------------------+ + + +Encoding Type: One-Hot ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE ; ++----------------------------+-------------------------+----------------------+-----------------------+------------------------+--------------------------+------------------------+------------------------+---------------------+------------------------+--------------------------+-----------------------+-------------------------+------------------------+----------------------------+--------------------+-----------------------+-----------------------+----------------------------+----------------------+------------------------+----------------------------+-------------------------+-----------------------+-----------------+--------------------+---------------------+---------------------+-----------------------+---------------------------+----------------------+------------------------+--------------------+------------------------+------------------------+-------------------------+-----------------------+---------------------------+-----------------------+----------------------+-----------------------+------------------------+---------------------------+---------------------+---------------------------+-----------------------+------------------------+------------------------+------------------------+---------------------------+-----------------------+------------------------+-------------------------+-------------------+-------------------------+-------------------------+---------------------------+-----------------------+-------------------------+-----------------------+-------------------------+-------------------+-------------------+------------------------+------------------------+--------------------------+------------------------+-----------------------+---------------------------+------------------+----------------------+------------------+----------------+----------------+ +; Name ; CMD_STATE.T3_VERIFY_CRC ; CMD_STATE.T3_LOAD_SR ; CMD_STATE.T3_CHECK_RD ; CMD_STATE.T3_SET_DRQ_2 ; CMD_STATE.T3_LOAD_DATA_2 ; CMD_STATE.T3_SHIFT_ADR ; CMD_STATE.T3_VERIFY_AM ; CMD_STATE.T3_RD_ADR ; CMD_STATE.T3_SET_DRQ_1 ; CMD_STATE.T3_LOAD_DATA_1 ; CMD_STATE.T3_CHECK_DR ; CMD_STATE.T3_CHECK_BYTE ; CMD_STATE.T3_DETECT_AM ; CMD_STATE.T3_CHECK_INDEX_3 ; CMD_STATE.T3_SHIFT ; CMD_STATE.T3_RD_TRACK ; CMD_STATE.T3_DATALOST ; CMD_STATE.T3_CHECK_INDEX_2 ; CMD_STATE.T3_WR_DATA ; CMD_STATE.T3_LOAD_SHFT ; CMD_STATE.T3_CHECK_INDEX_1 ; CMD_STATE.T3_VERIFY_DRQ ; CMD_STATE.T3_DELAY_B3 ; CMD_STATE.T3_WR ; CMD_STATE.T2_WR_FF ; CMD_STATE.T2_WR_CRC ; CMD_STATE.T2_WRSTAT ; CMD_STATE.T2_DATALOST ; CMD_STATE.T2_VERIFY_DRQ_3 ; CMD_STATE.T2_WR_BYTE ; CMD_STATE.T2_LOAD_SHFT ; CMD_STATE.T2_WR_AM ; CMD_STATE.T2_WR_LEADIN ; CMD_STATE.T2_DELAY_B11 ; CMD_STATE.T2_CHECK_MODE ; CMD_STATE.T2_DELAY_B1 ; CMD_STATE.T2_VERIFY_DRQ_2 ; CMD_STATE.T2_DELAY_B8 ; CMD_STATE.T2_SET_DRQ ; CMD_STATE.T2_DELAY_B2 ; CMD_STATE.T2_MULTISECT ; CMD_STATE.T2_VERIFY_CRC_2 ; CMD_STATE.T2_RDSTAT ; CMD_STATE.T2_VERIFY_DRQ_1 ; CMD_STATE.T2_NEXTBYTE ; CMD_STATE.T2_LOAD_DATA ; CMD_STATE.T2_FIRSTBYTE ; CMD_STATE.T2_VERIFY_AM ; CMD_STATE.T2_VERIFY_CRC_1 ; CMD_STATE.T2_SCAN_LEN ; CMD_STATE.T2_SCAN_SECT ; CMD_STATE.T2_SCAN_TRACK ; CMD_STATE.T2_INIT ; CMD_STATE.T2_RD_WR_SECT ; CMD_STATE.T1_VERIFY_CRC ; CMD_STATE.T1_VERIFY_DELAY ; CMD_STATE.T1_SCAN_CRC ; CMD_STATE.T1_SCAN_TRACK ; CMD_STATE.T1_SPINDOWN ; CMD_STATE.T1_STEP_DELAY ; CMD_STATE.T1_TRAP ; CMD_STATE.T1_STEP ; CMD_STATE.T1_HEAD_CTRL ; CMD_STATE.T1_CHECK_DIR ; CMD_STATE.T1_COMP_TR_DSR ; CMD_STATE.T1_LOAD_SHFT ; CMD_STATE.T1_STEPPING ; CMD_STATE.T1_SEEK_RESTORE ; CMD_STATE.DECODE ; CMD_STATE.DELAY_15MS ; CMD_STATE.SPINUP ; CMD_STATE.INIT ; CMD_STATE.IDLE ; ++----------------------------+-------------------------+----------------------+-----------------------+------------------------+--------------------------+------------------------+------------------------+---------------------+------------------------+--------------------------+-----------------------+-------------------------+------------------------+----------------------------+--------------------+-----------------------+-----------------------+----------------------------+----------------------+------------------------+----------------------------+-------------------------+-----------------------+-----------------+--------------------+---------------------+---------------------+-----------------------+---------------------------+----------------------+------------------------+--------------------+------------------------+------------------------+-------------------------+-----------------------+---------------------------+-----------------------+----------------------+-----------------------+------------------------+---------------------------+---------------------+---------------------------+-----------------------+------------------------+------------------------+------------------------+---------------------------+-----------------------+------------------------+-------------------------+-------------------+-------------------------+-------------------------+---------------------------+-----------------------+-------------------------+-----------------------+-------------------------+-------------------+-------------------+------------------------+------------------------+--------------------------+------------------------+-----------------------+---------------------------+------------------+----------------------+------------------+----------------+----------------+ +; CMD_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; +; CMD_STATE.INIT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; +; CMD_STATE.SPINUP ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; +; CMD_STATE.DELAY_15MS ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; +; CMD_STATE.DECODE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T1_SEEK_RESTORE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T1_STEPPING ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T1_LOAD_SHFT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T1_COMP_TR_DSR ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T1_CHECK_DIR ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T1_HEAD_CTRL ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T1_STEP ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T1_TRAP ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T1_STEP_DELAY ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T1_SPINDOWN ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T1_SCAN_TRACK ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T1_SCAN_CRC ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T1_VERIFY_DELAY ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T1_VERIFY_CRC ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_RD_WR_SECT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_INIT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_SCAN_TRACK ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_SCAN_SECT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_SCAN_LEN ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_VERIFY_CRC_1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_VERIFY_AM ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_FIRSTBYTE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_LOAD_DATA ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_NEXTBYTE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_VERIFY_DRQ_1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_RDSTAT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_VERIFY_CRC_2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_MULTISECT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_DELAY_B2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_SET_DRQ ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_DELAY_B8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_VERIFY_DRQ_2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_DELAY_B1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_CHECK_MODE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_DELAY_B11 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_WR_LEADIN ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_WR_AM ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_LOAD_SHFT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_WR_BYTE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_VERIFY_DRQ_3 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_DATALOST ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_WRSTAT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_WR_CRC ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T2_WR_FF ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_WR ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_DELAY_B3 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_VERIFY_DRQ ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_CHECK_INDEX_1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_LOAD_SHFT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_WR_DATA ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_CHECK_INDEX_2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_DATALOST ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_RD_TRACK ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_SHIFT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_CHECK_INDEX_3 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_DETECT_AM ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_CHECK_BYTE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_CHECK_DR ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_LOAD_DATA_1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_SET_DRQ_1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_RD_ADR ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_VERIFY_AM ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_SHIFT_ADR ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_LOAD_DATA_2 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_SET_DRQ_2 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_CHECK_RD ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_LOAD_SR ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; +; CMD_STATE.T3_VERIFY_CRC ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; ++----------------------------+-------------------------+----------------------+-----------------------+------------------------+--------------------------+------------------------+------------------------+---------------------+------------------------+--------------------------+-----------------------+-------------------------+------------------------+----------------------------+--------------------+-----------------------+-----------------------+----------------------------+----------------------+------------------------+----------------------------+-------------------------+-----------------------+-----------------+--------------------+---------------------+---------------------+-----------------------+---------------------------+----------------------+------------------------+--------------------+------------------------+------------------------+-------------------------+-----------------------+---------------------------+-----------------------+----------------------+-----------------------+------------------------+---------------------------+---------------------+---------------------------+-----------------------+------------------------+------------------------+------------------------+---------------------------+-----------------------+------------------------+-------------------------+-------------------+-------------------------+-------------------------+---------------------------+-----------------------+-------------------------+-----------------------+-------------------------+-------------------+-------------------+------------------------+------------------------+--------------------------+------------------------+-----------------------+---------------------------+------------------+----------------------+------------------+----------------+----------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Registers Protected by Synthesis ; ++----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+ +; Register Name ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ; ++----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+ +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|areset_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[16] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[16] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[1] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[10] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[0] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|tmp_nominal_data_out_state ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[31] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[31] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|areset_init_state_1 ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[4] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[3] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[2] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[1] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[0] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|write_data_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|write_nominal_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_wait_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_last_nominal_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_last_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reset_state ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[30] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[30] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[13] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[13] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[12] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[12] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[17] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[17] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[2] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[11] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[18] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[18] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[3] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[12] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C0_data_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C1_data_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C2_data_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C3_data_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C4_data_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_post_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_seq_data_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated|counter_reg_bit[4] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated|counter_reg_bit[3] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated|counter_reg_bit[2] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated|counter_reg_bit[1] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated|counter_reg_bit[0] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|configupdate3_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|configupdate_state ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[26] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[26] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[25] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[25] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[24] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[24] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[8] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[17] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[7] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[16] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[6] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[15] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[5] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[14] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[4] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[13] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[23] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[23] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[22] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[22] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[21] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[21] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[20] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[20] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[19] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[19] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[15] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[15] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[14] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[14] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[29] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[29] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[28] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[28] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[27] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[27] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[11] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[11] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[10] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[10] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[9] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[9] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[8] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[8] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[7] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[7] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[6] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[5] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[5] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[4] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[4] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[3] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[3] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[2] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[1] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[1] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[0] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[0] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[16] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[16] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_data_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_data_nominal_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_init_nominal_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_init_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[7] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[9] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[17] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[31] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|counter_param_latch_reg[2] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|counter_param_latch_reg[1] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|counter_param_latch_reg[0] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|counter_type_latch_reg[3] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|counter_type_latch_reg[2] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|counter_type_latch_reg[1] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|write_init_nominal_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|write_init_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_first_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|counter_type_latch_reg[0] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_first_nominal_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_counter_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_init_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_seq_ena_state ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[30] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[13] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[12] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[17] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[15] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[6] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[18] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[14] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[5] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C0_ena_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C1_ena_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C2_ena_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C3_ena_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C4_ena_state ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[5] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[4] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[3] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[2] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[1] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[0] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[0] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[0] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[0] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[0] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[1] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[1] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[1] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[1] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[2] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[2] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[2] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[2] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[3] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[3] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[3] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[3] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[4] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[4] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[4] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[4] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[5] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[5] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[5] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[5] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[6] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[6] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[6] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[6] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[7] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[7] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[7] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[7] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|configupdate2_state ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[26] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[25] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[24] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[9] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[0] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[10] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[1] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[11] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[2] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[12] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[3] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[13] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[4] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[23] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[22] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[21] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[20] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[19] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[15] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[14] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[29] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[28] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[27] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[11] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[10] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[9] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[8] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[7] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[5] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[4] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[3] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[1] ; no ; yes ; +; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[0] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[8] ; no ; yes ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|tmp_seq_ena_state ; no ; yes ; ++----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+ + + ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; User-Specified and Inferred Latches ; ++------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+ +; Latch Name ; Latch Enable Signal ; Free of Timing Hazards ; ++------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+ +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[13] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[26] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[25] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[29] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[28] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; +; Number of user-specified and inferred latches = 32 ; ; ; ++------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+ +Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations. + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Registers Removed During Synthesis ; ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Register name ; Reason for Removal ; ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; interrupt_handler:nobody|INT_LATCH[31] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[31] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[30] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[30] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[29] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[29] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[28] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[28] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[27] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[27] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[26] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[26] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[25] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[25] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[24] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[24] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[23] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[23] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[22] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[22] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[21] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[21] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[20] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[20] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[19] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[19] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[18] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[18] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[17] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[17] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[16] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[16] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[15] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[15] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[14] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[14] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[13] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[13] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[12] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[12] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[11] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[11] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[10] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[10] ; Lost fanout ; +; interrupt_handler:nobody|INT_LATCH[7] ; Stuck at GND due to stuck port clock ; +; interrupt_handler:nobody|INT_CLEAR[7] ; Lost fanout ; +; interrupt_handler:nobody|WERTE[7][13] ; Stuck at VCC due to stuck port data_in ; +; interrupt_handler:nobody|WERTE[6][10] ; Stuck at GND due to stuck port clear ; +; interrupt_handler:nobody|WERTE[2][11] ; Stuck at VCC due to stuck port data_in ; +; interrupt_handler:nobody|WERTE[1][11] ; Stuck at VCC due to stuck port data_in ; +; interrupt_handler:nobody|WERTE[0][11] ; Stuck at VCC due to stuck port data_in ; +; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[0..1,8..9,16..17] ; Stuck at GND due to stuck port data_in ; +; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[0..1,8..9,16..17] ; Stuck at GND due to stuck port data_in ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[0..4,8..12,16..20] ; Stuck at GND due to stuck port data_in ; +; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[0..4,8..12,16..20] ; Stuck at GND due to stuck port data_in ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BLITTER_REQ ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DCD_In ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTS_In ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DCD_In ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTS_In ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|FM_In ; Lost fanout ; +; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[0..6] ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|\P_WAVSTRB:TMP ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|\P_IRQ:DCD_TRANS ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|\P_IRQ:DCD_TRANS ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|AIP ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|LA ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|BSY_ERR ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|TCR[3] ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[0..5] ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|\PARITY:LOCK ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[0..7] ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ICR[6] ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|MR2[0,2..5,7] ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|TCR[0..2] ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|SER[0..7] ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|SPER ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|BUS_FREE ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|\REGISTERS:BSY_LOCK ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|\P_BUSFREE:TMP[0..2] ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[6..7] ; Lost fanout ; +; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9] ; Lost fanout ; +; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9] ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp|dffe15a[8] ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_pe9:rs_brp|dffe16a[10] ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_pe9:ws_bwp|dffe16a[10] ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_gd9:ws_brp|dffe15a[8] ; Lost fanout ; +; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe1a[2] ; Merged with Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_OUT ; Merged with FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:N_SHFT[16] ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|OE ; Merged with FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\OVERRUN:FIRST_READ ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|OVR ; Merged with FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|\OVERRUN:FIRST_READ ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|OVR ; Merged with FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|\OVERRUN:FIRST_READ ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|MR2[6] ; Merged with FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ICR[7] ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ICR[0..3] ; Merged with FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ICR[4] ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DCD_FLAGn ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DCD_FLAGn ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|\P_DRQ:LOCK ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_ACTIVE_I ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ICR[4,7] ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|MR2[1] ; Stuck at GND due to stuck port data_in ; +; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe18 ; Stuck at GND due to stuck port data_in ; +; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe2 ; Stuck at GND due to stuck port data_in ; +; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe20 ; Stuck at GND due to stuck port data_in ; +; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe34 ; Stuck at GND due to stuck port data_in ; +; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe36 ; Stuck at GND due to stuck port data_in ; +; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe4 ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|INT ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DRQ ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ODR[0..7] ; Stuck at GND due to stuck port data_in ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDRWR_D_SEL ; Merged with Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[0..2] ; Merged with Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3] ; +; Video:Fredi_Aschwanden|inst88 ; Merged with Video:Fredi_Aschwanden|inst90 ; +; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[0..2] ; Merged with Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; +; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BLITTER_AC ; Stuck at GND due to stuck port data_in ; +; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[2] ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.IDLE ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_1 ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_2 ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_3 ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_4 ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.IDLE ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.DMA_SEND ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.DMA_TARG_RCV ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.DMA_INIT_RCV ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.WAIT_2200ns ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE.A_00 ; Lost fanout ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.WAIT_800ns ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DATA_EN ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DELAY_800ns ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|\DELAY_800:TMP[0..3] ; Stuck at GND due to stuck port data_in ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[0] ; Merged with FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE.B_01 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\ADDER:ADDER_DATA[12] ; Lost fanout ; +; Total Number of Removed Registers = 223 ; ; ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Removed Registers Triggering Further Register Optimizations ; ++-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Register name ; Reason for Removal ; Registers Removed due to This Register ; ++-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+ +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.WAIT_800ns ; Stuck at GND ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DATA_EN, ; +; ; due to stuck port data_in ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|\DELAY_800:TMP[2] ; +; interrupt_handler:nobody|INT_LATCH[30] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[30] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[29] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[29] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[28] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[28] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[27] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[27] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[26] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[26] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[25] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[25] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[24] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[24] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[23] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[23] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[22] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[22] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[21] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[21] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[20] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[20] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[19] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[19] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[18] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[18] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[17] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[17] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[16] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[16] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[15] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[15] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[14] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[14] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[13] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[13] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[12] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[12] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[11] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[11] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[10] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[10] ; +; ; due to stuck port clock ; ; +; interrupt_handler:nobody|INT_LATCH[7] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[7] ; +; ; due to stuck port clock ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[17] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[17] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[16] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[16] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[9] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[9] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[8] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[8] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[1] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[1] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[0] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[0] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[20] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[20] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[19] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[19] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[18] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[18] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[17] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[17] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[16] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[16] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[12] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[12] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[11] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[11] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[10] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[10] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[9] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[9] ; +; ; due to stuck port data_in ; ; +; interrupt_handler:nobody|INT_LATCH[31] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[31] ; +; ; due to stuck port clock ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[4] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[4] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[3] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[3] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[2] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[2] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[1] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[1] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[0] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[0] ; +; ; due to stuck port data_in ; ; +; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[8] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[8] ; +; ; due to stuck port data_in ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTS_In ; Stuck at GND ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|TCR[3] ; +; ; due to stuck port data_in ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DCD_In ; Stuck at GND ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|\P_IRQ:DCD_TRANS ; +; ; due to stuck port data_in ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|MR2[2] ; Stuck at GND ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ICR[4] ; +; ; due to stuck port data_in ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|MR2[0] ; Stuck at GND ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|BUS_FREE ; +; ; due to stuck port data_in ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DCD_FLAGn ; Stuck at GND ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ODR[2] ; +; ; due to stuck port data_in ; ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DCD_In ; Stuck at GND ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|\P_IRQ:DCD_TRANS ; +; ; due to stuck port data_in ; ; ++-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+ + + ++------------------------------------------------------+ +; General Register Statistics ; ++----------------------------------------------+-------+ +; Statistic ; Value ; ++----------------------------------------------+-------+ +; Total registers ; 4612 ; +; Number of registers using Synchronous Clear ; 156 ; +; Number of registers using Synchronous Load ; 204 ; +; Number of registers using Asynchronous Clear ; 1431 ; +; Number of registers using Asynchronous Load ; 0 ; +; Number of registers using Clock Enable ; 2735 ; +; Number of registers using Preset ; 0 ; ++----------------------------------------------+-------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Inverted Register Statistics ; ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+ +; Inverted Register ; Fan out ; ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+ +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT[3] ; 4 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT[2] ; 5 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT[1] ; 5 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT[0] ; 4 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|PER_CNT[7] ; 7 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TDRE ; 7 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TDRE ; 7 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|IRQ_ACIAn ; 2 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdemp_eq_comp_lsb_aeb ; 1 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdemp_eq_comp_msb_aeb ; 1 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a0 ; 8 ; +; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reset_state ; 2 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rdemp_eq_comp_lsb_aeb ; 1 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rdemp_eq_comp_msb_aeb ; 1 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|parity6 ; 4 ; +; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0 ; 1 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_gic:wrptr_g1p|counter8a0 ; 8 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_gic:wrptr_g1p|parity9 ; 4 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|sub_parity6a0 ; 1 ; +; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a0 ; 1 ; +; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; 7 ; +; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6 ; 3 ; +; Total number of inverted registers = 22 ; ; ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Multiplexer Restructuring Statistics (Restructuring Performed) ; ++--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ; ++--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; 3:1 ; 8 bits ; 16 LEs ; 16 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTOR_REG[7] ; +; 3:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:CLK_DIV[0] ; +; 3:1 ; 2 bits ; 4 LEs ; 4 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\P_SAMPLE:HI_FLT[0] ; +; 3:1 ; 8 bits ; 16 LEs ; 8 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|SHIFT_REG[6] ; +; 3:1 ; 8 bits ; 16 LEs ; 8 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG[2] ; +; 3:1 ; 2 bits ; 4 LEs ; 0 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|\P_SAMPLE:FLT_TMP[0] ; +; 3:1 ; 8 bits ; 16 LEs ; 8 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|SHIFT_REG[0] ; +; 3:1 ; 8 bits ; 16 LEs ; 8 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG[7] ; +; 3:1 ; 2 bits ; 4 LEs ; 0 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|\P_SAMPLE:FLT_TMP[0] ; +; 3:1 ; 8 bits ; 16 LEs ; 8 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|SHIFT_REG[4] ; +; 3:1 ; 8 bits ; 16 LEs ; 0 LEs ; 16 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[7] ; +; 3:1 ; 16 bits ; 32 LEs ; 16 LEs ; 16 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[4] ; +; 3:1 ; 5 bits ; 10 LEs ; 5 LEs ; 5 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|\MFM_SYNCLOCK:TMP[4] ; +; 3:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_D:PRESCALE[4] ; +; 3:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_C:PRESCALE[4] ; +; 3:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_B:PRESCALE[7] ; +; 3:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_A:PRESCALE[6] ; +; 3:1 ; 2 bits ; 4 LEs ; 0 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[3] ; +; 3:1 ; 8 bits ; 16 LEs ; 8 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\RESTORE_TRAP:STEP_CNT[2] ; +; 4:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[3] ; +; 4:1 ; 4 bits ; 8 LEs ; 8 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[6] ; +; 4:1 ; 7 bits ; 14 LEs ; 14 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|SHIFT_REG[4] ; +; 3:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|BITCNT[2] ; +; 3:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|BITCNT[0] ; +; 4:1 ; 7 bits ; 14 LEs ; 14 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|SHIFT_REG[6] ; +; 3:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|BITCNT[0] ; +; 4:1 ; 5 bits ; 10 LEs ; 5 LEs ; 5 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|\CLKDIV:CLK_DIVCNT[0] ; +; 4:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\P_START_BIT:TMP[0] ; +; 4:1 ; 2 bits ; 4 LEs ; 2 LEs ; 2 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\P_SAMPLE:LOW_FLT[0] ; +; 4:1 ; 5 bits ; 10 LEs ; 10 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\CLKDIV:CLK_DIVCNT[3] ; +; 3:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|BITCNT[0] ; +; 3:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|BITCNT[1] ; +; 4:1 ; 7 bits ; 14 LEs ; 7 LEs ; 7 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG[0] ; +; 4:1 ; 7 bits ; 14 LEs ; 7 LEs ; 7 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG[2] ; +; 4:1 ; 7 bits ; 14 LEs ; 14 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|DATA_REG[0] ; +; 4:1 ; 7 bits ; 14 LEs ; 14 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|DATA_REG[2] ; +; 4:1 ; 5 bits ; 10 LEs ; 10 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; +; 4:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|BITCNT[0] ; +; 3:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[7] ; +; 5:1 ; 21 bits ; 63 LEs ; 42 LEs ; 21 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[7] ; +; 5:1 ; 2 bits ; 6 LEs ; 4 LEs ; 2 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[19] ; +; 5:1 ; 5 bits ; 15 LEs ; 10 LEs ; 5 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|SHIFT_REG[1] ; +; 5:1 ; 5 bits ; 15 LEs ; 10 LEs ; 5 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:CNT_NOISE[0] ; +; 4:1 ; 31 bits ; 62 LEs ; 62 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[26] ; +; 5:1 ; 3 bits ; 9 LEs ; 6 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\P_SAMPLE:TIMER[1] ; +; 5:1 ; 8 bits ; 24 LEs ; 16 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[4] ; +; 10:1 ; 4 bits ; 24 LEs ; 24 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_A:PRESCALE[5] ; +; 10:1 ; 4 bits ; 24 LEs ; 24 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_D:PRESCALE[2] ; +; 10:1 ; 4 bits ; 24 LEs ; 24 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_B:PRESCALE[1] ; +; 10:1 ; 4 bits ; 24 LEs ; 24 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_C:PRESCALE[5] ; +; 5:1 ; 8 bits ; 24 LEs ; 16 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[3] ; +; 5:1 ; 8 bits ; 24 LEs ; 16 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[0] ; +; 7:1 ; 7 bits ; 28 LEs ; 14 LEs ; 14 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|\CLKDIV:CLK_DIVCNT[2] ; +; 7:1 ; 7 bits ; 28 LEs ; 21 LEs ; 7 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|\CLKDIV:CLK_DIVCNT[4] ; +; 7:1 ; 7 bits ; 28 LEs ; 14 LEs ; 14 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|\CLKDIV:CLK_DIVCNT[4] ; +; 7:1 ; 7 bits ; 28 LEs ; 21 LEs ; 7 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|\CLKDIV:CLK_DIVCNT[5] ; +; 6:1 ; 8 bits ; 32 LEs ; 16 LEs ; 16 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|TRACK_REG[6] ; +; 7:1 ; 2 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nIDE_RD~reg0 ; +; 7:1 ; 13 bits ; 52 LEs ; 52 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[10] ; +; 6:1 ; 20 bits ; 80 LEs ; 20 LEs ; 60 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; +; 11:1 ; 2 bits ; 14 LEs ; 10 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\PHASE_DECODER:PHASE_AMOUNT[1] ; +; 8:1 ; 5 bits ; 25 LEs ; 20 LEs ; 5 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[0] ; +; 9:1 ; 2 bits ; 12 LEs ; 8 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[5] ; +; 14:1 ; 5 bits ; 45 LEs ; 10 LEs ; 35 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|VOL_ENV[3] ; +; 11:1 ; 8 bits ; 56 LEs ; 16 LEs ; 40 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B[1] ; +; 11:1 ; 8 bits ; 56 LEs ; 16 LEs ; 40 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A[1] ; +; 17:1 ; 4 bits ; 44 LEs ; 40 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VECT_NUMBER[2] ; +; 17:1 ; 4 bits ; 44 LEs ; 0 LEs ; 44 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VECT_NUMBER[7] ; +; 3:1 ; 8 bits ; 16 LEs ; 16 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[1] ; +; 3:1 ; 8 bits ; 16 LEs ; 16 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[5] ; +; 3:1 ; 24 bits ; 48 LEs ; 48 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[1] ; +; 3:1 ; 8 bits ; 16 LEs ; 16 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[16] ; +; 3:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT[0] ; +; 3:1 ; 2 bits ; 4 LEs ; 2 LEs ; 2 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE ; +; 3:1 ; 2 bits ; 4 LEs ; 4 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|RCV_NEXT_STATE ; +; 3:1 ; 5 bits ; 10 LEs ; 10 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE ; +; 3:1 ; 4 bits ; 8 LEs ; 8 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INDEXCNT ; +; 3:1 ; 8 bits ; 16 LEs ; 16 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[21] ; +; 3:1 ; 6 bits ; 12 LEs ; 12 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|DATA_OUT[4] ; +; 3:1 ; 6 bits ; 12 LEs ; 12 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|DATA_OUT[1] ; +; 3:1 ; 8 bits ; 16 LEs ; 16 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CNT ; +; 3:1 ; 2 bits ; 4 LEs ; 4 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_NEXT_STATE ; +; 3:1 ; 2 bits ; 4 LEs ; 4 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_NEXT_STATE ; +; 3:1 ; 2 bits ; 4 LEs ; 2 LEs ; 2 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|NEXT_CMD_STATE ; +; 3:1 ; 4 bits ; 8 LEs ; 8 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|AMPLITUDE_A[1] ; +; 3:1 ; 4 bits ; 8 LEs ; 8 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|AMPLITUDE_B[2] ; +; 3:1 ; 4 bits ; 8 LEs ; 8 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|AMPLITUDE_C[1] ; +; 16:1 ; 8 bits ; 80 LEs ; 24 LEs ; 56 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|DATA_OUT[2] ; +; 4:1 ; 8 bits ; 16 LEs ; 16 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|ADDER_IN[1] ; +; 64:1 ; 3 bits ; 126 LEs ; 126 LEs ; 0 LEs ; No ; |firebee1|interrupt_handler:nobody|_ ; +; 17:1 ; 3 bits ; 33 LEs ; 18 LEs ; 15 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|DA_OUT[7] ; +; 18:1 ; 4 bits ; 48 LEs ; 44 LEs ; 4 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|DA_OUT[2] ; ++--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated ; ++---------------------------------------+-------------------------------------------------------------------------------------+-----------------+-------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------------+-------------------------------------------------------------------------------------+-----------------+-------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; +; REMOVE_DUPLICATE_REGISTERS ; OFF ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; d101 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; d102 ; - ; - ; +; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; +; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3 ; - ; - ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rdemp_eq_comp_lsb_aeb ; +; POWER_UP_LEVEL ; HIGH ; - ; rdemp_eq_comp_lsb_aeb ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rdemp_eq_comp_msb_aeb ; +; POWER_UP_LEVEL ; HIGH ; - ; rdemp_eq_comp_msb_aeb ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rs_dgwp_reg ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; wrfull_eq_comp_lsb_mux_reg ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; wrfull_eq_comp_msb_mux_reg ; +; SUPPRESS_DA_RULE_INTERNAL ; S102 ; - ; wrptr_g ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; ws_dgrp_reg ; +; CUT ; ON ; rdptr_g ; ws_dgrp|dffpipe17|dffe18a ; +; SDC_STATEMENT ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe17|dffe18a* ; - ; - ; +; CUT ; ON ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a ; +; SDC_STATEMENT ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a* ; - ; - ; ++---------------------------------------+-------------------------------------------------------------------------------------+-----------------+-------------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p ; ++----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; POWER_UP_LEVEL ; HIGH ; - ; counter5a0 ; +; POWER_UP_LEVEL ; HIGH ; - ; parity6 ; ++----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p ; ++---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; SUPPRESS_DA_RULE_INTERNAL ; S102 ; - ; - ; +; POWER_UP_LEVEL ; HIGH ; - ; sub_parity9a0 ; +; POWER_UP_LEVEL ; LOW ; - ; parity8 ; ++---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram ; ++---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+ + + ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ; ++-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ +; X_ON_VIOLATION_OPTION ; OFF ; - ; - ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; - ; ++-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12 ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_gd9:ws_brp ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_pe9:ws_bwp ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ + + ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ; ++-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ +; X_ON_VIOLATION_OPTION ; OFF ; - ; - ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; - ; ++-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17 ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated ; ++---------------------------------------+-------------------------------------------------------------------------------------+-----------------+-------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------------+-------------------------------------------------------------------------------------+-----------------+-------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; +; REMOVE_DUPLICATE_REGISTERS ; OFF ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; d101 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; d102 ; - ; - ; +; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; +; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3 ; - ; - ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rdemp_eq_comp_lsb_aeb ; +; POWER_UP_LEVEL ; HIGH ; - ; rdemp_eq_comp_lsb_aeb ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rdemp_eq_comp_msb_aeb ; +; POWER_UP_LEVEL ; HIGH ; - ; rdemp_eq_comp_msb_aeb ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rs_dgwp_reg ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; wrfull_eq_comp_lsb_mux_reg ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; wrfull_eq_comp_msb_mux_reg ; +; SUPPRESS_DA_RULE_INTERNAL ; S102 ; - ; wrptr_g ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; ws_dgrp_reg ; +; CUT ; ON ; rdptr_g ; ws_dgrp|dffpipe15|dffe16a ; +; SDC_STATEMENT ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* ; - ; - ; +; CUT ; ON ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a ; +; SDC_STATEMENT ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* ; - ; - ; ++---------------------------------------+-------------------------------------------------------------------------------------+-----------------+-------------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p ; ++----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; POWER_UP_LEVEL ; HIGH ; - ; sub_parity6a0 ; +; POWER_UP_LEVEL ; LOW ; - ; parity5 ; ++----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_gic:wrptr_g1p ; ++---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; SUPPRESS_DA_RULE_INTERNAL ; S102 ; - ; - ; +; POWER_UP_LEVEL ; HIGH ; - ; counter8a0 ; +; POWER_UP_LEVEL ; HIGH ; - ; parity9 ; ++---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram ; ++---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_pe9:rs_brp ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ + + ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ; ++-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ +; X_ON_VIOLATION_OPTION ; OFF ; - ; - ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; - ; ++-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ + + ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ; ++-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ +; X_ON_VIOLATION_OPTION ; OFF ; - ; - ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; - ; ++-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; ++---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component ; ++---------------------------------+-------+------+----------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+-------+------+----------------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; ++---------------------------------+-------+------+----------------------------------------+ + + ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated ; ++---------------------------------------+-------------------------------------------------------------------------------------+-----------------+----------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------------+-------------------------------------------------------------------------------------+-----------------+----------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; +; REMOVE_DUPLICATE_REGISTERS ; OFF ; - ; - ; +; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; +; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 4 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; d101 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; d102 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; R105 ; - ; - ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rdemp_eq_comp_lsb_aeb ; +; POWER_UP_LEVEL ; HIGH ; - ; rdemp_eq_comp_lsb_aeb ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rdemp_eq_comp_msb_aeb ; +; POWER_UP_LEVEL ; HIGH ; - ; rdemp_eq_comp_msb_aeb ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rs_dgwp_reg ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; wrfull_eq_comp_lsb_mux_reg ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; wrfull_eq_comp_msb_mux_reg ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; ws_dgrp_reg ; +; CUT ; ON ; rdptr_g ; ws_dgrp|dffpipe22|dffe23a ; +; SDC_STATEMENT ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe22|dffe23a* ; - ; - ; +; CUT ; ON ; delayed_wrptr_g ; rs_dgwp|dffpipe15|dffe16a ; +; SDC_STATEMENT ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a* ; - ; - ; ++---------------------------------------+-------------------------------------------------------------------------------------+-----------------+----------------------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p ; ++----------------+-------+------+----------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++----------------+-------+------+----------------------------------------------------------------------------------------------------------------+ +; POWER_UP_LEVEL ; HIGH ; - ; counter5a0 ; +; POWER_UP_LEVEL ; HIGH ; - ; parity6 ; ++----------------+-------+------+----------------------------------------------------------------------------------------------------------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_ojc:wrptr_g1p ; ++---------------------------+-------+------+-----------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------+------+-----------------------------------------------------------------------------------------------------+ +; SUPPRESS_DA_RULE_INTERNAL ; S102 ; - ; - ; +; POWER_UP_LEVEL ; HIGH ; - ; counter8a0 ; +; POWER_UP_LEVEL ; HIGH ; - ; parity9 ; ++---------------------------+-------+------+-----------------------------------------------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp ; ++---------------------------+-------+------+----------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------+------+----------------------------------------------------------------------------------------------------+ +; SUPPRESS_DA_RULE_INTERNAL ; S102 ; - ; - ; +; POWER_UP_LEVEL ; HIGH ; - ; sub_parity12a0 ; +; POWER_UP_LEVEL ; LOW ; - ; parity11 ; ++---------------------------+-------+------+----------------------------------------------------------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram ; ++---------------------------------+--------------------+------+-------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+-------------------------------------------------------------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+-------------------------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_rld:rs_dgwp ; ++-----------------------------+------------------------+------+---------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++-----------------------------+------------------------+------+---------------------------------------------------------------------------------+ +; X_ON_VIOLATION_OPTION ; OFF ; - ; - ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; - ; ++-----------------------------+------------------------+------+---------------------------------------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe15 ; ++---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; ++---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr ; ++---------------------------------+-------+------+--------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+-------+------+--------------------------------------------------------------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; ++---------------------------------+-------+------+--------------------------------------------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp ; ++---------------------------------+-------+------+--------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+-------+------+--------------------------------------------------------------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; ++---------------------------------+-------+------+--------------------------------------------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp ; ++---------------------------------+-------+------+--------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+-------+------+--------------------------------------------------------------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; ++---------------------------------+-------+------+--------------------------------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp ; ++-----------------------------+------------------------+------+---------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++-----------------------------+------------------------+------+---------------------------------------------------------------------------------+ +; X_ON_VIOLATION_OPTION ; OFF ; - ; - ; +; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; - ; ++-----------------------------+------------------------+------+---------------------------------------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22 ; ++---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+ +; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; ++---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+ + + ++----------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component ; ++---------------------------+-------------+------+---------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------------+------+---------------------------------------------------------+ +; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; +; PRESERVE_REGISTER ; ON ; - ; output_cell_L ; +; DDIO_OUTPUT_REGISTER ; LOW ; - ; output_cell_L ; +; DDIO_OUTPUT_REGISTER ; HIGH ; - ; mux ; +; DDIO_INPUT_REGISTER ; LOW ; - ; input_cell_L ; +; DDIO_INPUT_REGISTER ; HIGH ; - ; input_cell_H ; +; SUPPRESS_DA_RULE_INTERNAL ; D101 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; D103 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; D102 ; - ; - ; ++---------------------------+-------------+------+---------------------------------------------------------+ + + ++----------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated ; ++-----------------------------+-------+------+-------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++-----------------------------+-------+------+-------------------------------------------------------------------------------------------+ +; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; +; DDIO_INPUT_REGISTER ; HIGH ; - ; input_cell_h ; +; DDIO_INPUT_REGISTER ; LOW ; - ; input_cell_l ; +; MEGAFUNCTION_GENERATED_TRI ; ON ; - ; tri_buf1a ; ++-----------------------------+-------+------+-------------------------------------------------------------------------------------------+ + + ++----------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; ++---------------------------------+--------------------+------+--------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+--------------------------------------------------------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+--------------------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram ; ++---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; ++---------------------------------+--------------------+------+----------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+----------------------------------------------------------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+----------------------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; ++---------------------------------+--------------------+------+---------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+---------------------------------------------------------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+---------------------------------------------------------------------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; ++---------------------------------+--------------------+------+----------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+----------------------------------------------------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+----------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; ++---------------------------------+--------------------+------+------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+------------------------------------------------------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+------------------------------------------------------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; ++---------------------------------+--------------------+------+-----------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+-----------------------------------------------------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+-----------------------------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; ++---------------------------------+--------------------+------+-------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+-------------------------------------------------------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+-------------------------------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; ++---------------------------------+--------------------+------+-------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+-------------------------------------------------------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+-------------------------------------------------------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; ++---------------------------------+--------------------+------+-----------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+-----------------------------------------------------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+-----------------------------------------------------------------------+ + + ++----------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component ; ++---------------------------+-------------+------+---------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------------+------+---------------------------------------------------+ +; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; +; PRESERVE_REGISTER ; ON ; - ; output_cell_L ; +; DDIO_OUTPUT_REGISTER ; LOW ; - ; output_cell_L ; +; DDIO_OUTPUT_REGISTER ; HIGH ; - ; mux ; +; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; ++---------------------------+-------------+------+---------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component|ddio_out_o2f:auto_generated ; ++-----------------------------+-------+------+-----------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++-----------------------------+-------+------+-----------------------------------------------------------------------------------+ +; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; ++-----------------------------+-------+------+-----------------------------------------------------------------------------------+ + + ++----------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component ; ++---------------------------+-------------+------+---------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------------+------+---------------------------------------------------+ +; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; +; PRESERVE_REGISTER ; ON ; - ; output_cell_L ; +; DDIO_OUTPUT_REGISTER ; LOW ; - ; output_cell_L ; +; DDIO_OUTPUT_REGISTER ; HIGH ; - ; mux ; +; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; ++---------------------------+-------------+------+---------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated ; ++-----------------------------+-------+------+-----------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++-----------------------------+-------+------+-----------------------------------------------------------------------------------+ +; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; ++-----------------------------+-------+------+-----------------------------------------------------------------------------------+ + + ++------------------------------------------------------------------------------------------+ +; Source assignments for altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated ; ++---------------------------+-------+------+-----------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------+------+-----------------------------------------------+ +; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; ++---------------------------+-------+------+-----------------------------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------+ +; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component ; ++---------------------------------------+-------------+------+------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------------+-------------+------+------------------------------------------------------+ +; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; +; PLL_SCAN_RECONFIG_COUNTER_REMAP_LCELL ; 2 ; - ; le_comb10 ; +; PLL_SCAN_RECONFIG_COUNTER_REMAP_LCELL ; 0 ; - ; le_comb8 ; +; PLL_SCAN_RECONFIG_COUNTER_REMAP_LCELL ; 1 ; - ; le_comb9 ; +; POWER_UP_LEVEL ; LOW ; - ; idle_state ; +; POWER_UP_LEVEL ; LOW ; - ; read_data_nominal_state ; +; POWER_UP_LEVEL ; LOW ; - ; read_data_state ; +; POWER_UP_LEVEL ; LOW ; - ; read_first_nominal_state ; +; POWER_UP_LEVEL ; LOW ; - ; read_first_state ; +; POWER_UP_LEVEL ; LOW ; - ; read_init_nominal_state ; +; POWER_UP_LEVEL ; LOW ; - ; read_init_state ; +; POWER_UP_LEVEL ; LOW ; - ; read_last_nominal_state ; +; POWER_UP_LEVEL ; LOW ; - ; read_last_state ; +; POWER_UP_LEVEL ; LOW ; - ; reconfig_counter_state ; +; POWER_UP_LEVEL ; LOW ; - ; reconfig_init_state ; +; POWER_UP_LEVEL ; LOW ; - ; reconfig_post_state ; +; POWER_UP_LEVEL ; LOW ; - ; reconfig_seq_data_state ; +; POWER_UP_LEVEL ; LOW ; - ; reconfig_seq_ena_state ; +; POWER_UP_LEVEL ; LOW ; - ; reconfig_wait_state ; +; POWER_UP_LEVEL ; HIGH ; - ; reset_state ; +; POWER_UP_LEVEL ; LOW ; - ; write_data_state ; +; POWER_UP_LEVEL ; LOW ; - ; write_init_nominal_state ; +; POWER_UP_LEVEL ; LOW ; - ; write_init_state ; +; POWER_UP_LEVEL ; LOW ; - ; write_nominal_state ; ++---------------------------------------+-------------+------+------------------------------------------------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4|altsyncram_46r:auto_generated ; ++---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+ +; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; ++---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1 ; ++---------------------------+-------+------+------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------+------+------------------------------------------------------------------------------------------+ +; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; ++---------------------------+-------+------+------------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12 ; ++---------------------------+-------+------+-------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------+------+-------------------------------------------------------------------------------------------+ +; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; ++---------------------------+-------+------+-------------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13 ; ++---------------------------+-------+------+-------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------+------+-------------------------------------------------------------------------------------------+ +; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; ++---------------------------+-------+------+-------------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14 ; ++---------------------------+-------+------+-------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------+------+-------------------------------------------------------------------------------------------+ +; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; ++---------------------------+-------+------+-------------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15 ; ++---------------------------+-------+------+-------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------+------+-------------------------------------------------------------------------------------------+ +; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; ++---------------------------+-------+------+-------------------------------------------------------------------------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2 ; ++---------------------------+-------+------+------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------+------+------------------------------------------------------------------------------------------+ +; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; ++---------------------------+-------+------+------------------------------------------------------------------------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------+ +; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3 ; ++---------------------------+-------+------+------------------------------------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------+------+------------------------------------------------------------------------------------------+ +; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; ++---------------------------+-------+------+------------------------------------------------------------------------------------------+ + + ++------------------------------------------------------------------------------+ +; Source assignments for lpm_counter0:inst18|lpm_counter:lpm_counter_component ; ++---------------------------+-------+------+-----------------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------+------+-----------------------------------+ +; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; ++---------------------------+-------+------+-----------------------------------+ + + ++-----------------------------------------------------------------------------+ +; Source assignments for altddio_out3:inst5|altddio_out:altddio_out_component ; ++---------------------------+-------------+------+----------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------------+------+----------------------------+ +; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; +; PRESERVE_REGISTER ; ON ; - ; output_cell_L ; +; DDIO_OUTPUT_REGISTER ; LOW ; - ; output_cell_L ; +; DDIO_OUTPUT_REGISTER ; HIGH ; - ; mux ; +; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; ++---------------------------+-------------+------+----------------------------+ + + ++---------------------------------------------------------------------------------------------------------+ +; Source assignments for altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ++-----------------------------+-------+------+------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++-----------------------------+-------+------+------------------------------------------------------------+ +; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; ++-----------------------------+-------+------+------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------+ +; Source assignments for altddio_out3:inst6|altddio_out:altddio_out_component ; ++---------------------------+-------------+------+----------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------------+------+----------------------------+ +; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; +; PRESERVE_REGISTER ; ON ; - ; output_cell_L ; +; DDIO_OUTPUT_REGISTER ; LOW ; - ; output_cell_L ; +; DDIO_OUTPUT_REGISTER ; HIGH ; - ; mux ; +; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; ++---------------------------+-------------+------+----------------------------+ + + ++---------------------------------------------------------------------------------------------------------+ +; Source assignments for altddio_out3:inst6|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ++-----------------------------+-------+------+------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++-----------------------------+-------+------+------------------------------------------------------------+ +; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; ++-----------------------------+-------+------+------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------+ +; Source assignments for altddio_out3:inst8|altddio_out:altddio_out_component ; ++---------------------------+-------------+------+----------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------------+------+----------------------------+ +; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; +; PRESERVE_REGISTER ; ON ; - ; output_cell_L ; +; DDIO_OUTPUT_REGISTER ; LOW ; - ; output_cell_L ; +; DDIO_OUTPUT_REGISTER ; HIGH ; - ; mux ; +; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; ++---------------------------+-------------+------+----------------------------+ + + ++---------------------------------------------------------------------------------------------------------+ +; Source assignments for altddio_out3:inst8|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ++-----------------------------+-------+------+------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++-----------------------------+-------+------+------------------------------------------------------------+ +; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; ++-----------------------------+-------+------+------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------+ +; Source assignments for altddio_out3:inst9|altddio_out:altddio_out_component ; ++---------------------------+-------------+------+----------------------------+ +; Assignment ; Value ; From ; To ; ++---------------------------+-------------+------+----------------------------+ +; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; +; PRESERVE_REGISTER ; ON ; - ; output_cell_L ; +; DDIO_OUTPUT_REGISTER ; LOW ; - ; output_cell_L ; +; DDIO_OUTPUT_REGISTER ; HIGH ; - ; mux ; +; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; +; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; ++---------------------------+-------------+------+----------------------------+ + + ++---------------------------------------------------------------------------------------------------------+ +; Source assignments for altddio_out3:inst9|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ++-----------------------------+-------+------+------------------------------------------------------------+ +; Assignment ; Value ; From ; To ; ++-----------------------------+-------+------+------------------------------------------------------------+ +; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; ++-----------------------------+-------+------+------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll1:inst|altpll:altpll_component ; ++-------------------------------+--------------------+------------------------------+ +; Parameter Name ; Value ; Type ; ++-------------------------------+--------------------+------------------------------+ +; OPERATION_MODE ; SOURCE_SYNCHRONOUS ; Untyped ; +; PLL_TYPE ; AUTO ; Untyped ; +; QUALIFY_CONF_DONE ; OFF ; Untyped ; +; COMPENSATE_CLOCK ; CLK0 ; Untyped ; +; SCAN_CHAIN ; LONG ; Untyped ; +; PRIMARY_CLOCK ; INCLK0 ; Untyped ; +; INCLK0_INPUT_FREQUENCY ; 30303 ; Signed Integer ; +; INCLK1_INPUT_FREQUENCY ; 0 ; Untyped ; +; GATE_LOCK_SIGNAL ; NO ; Untyped ; +; GATE_LOCK_COUNTER ; 0 ; Untyped ; +; LOCK_HIGH ; 1 ; Untyped ; +; LOCK_LOW ; 1 ; Untyped ; +; VALID_LOCK_MULTIPLIER ; 1 ; Untyped ; +; INVALID_LOCK_MULTIPLIER ; 5 ; Untyped ; +; SWITCH_OVER_ON_LOSSCLK ; OFF ; Untyped ; +; SWITCH_OVER_ON_GATED_LOCK ; OFF ; Untyped ; +; ENABLE_SWITCH_OVER_COUNTER ; OFF ; Untyped ; +; SKIP_VCO ; OFF ; Untyped ; +; SWITCH_OVER_COUNTER ; 0 ; Untyped ; +; SWITCH_OVER_TYPE ; AUTO ; Untyped ; +; FEEDBACK_SOURCE ; EXTCLK0 ; Untyped ; +; BANDWIDTH ; 0 ; Untyped ; +; BANDWIDTH_TYPE ; AUTO ; Untyped ; +; SPREAD_FREQUENCY ; 0 ; Untyped ; +; DOWN_SPREAD ; 0 ; Untyped ; +; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF ; Untyped ; +; SELF_RESET_ON_LOSS_LOCK ; OFF ; Untyped ; +; CLK9_MULTIPLY_BY ; 0 ; Untyped ; +; CLK8_MULTIPLY_BY ; 0 ; Untyped ; +; CLK7_MULTIPLY_BY ; 0 ; Untyped ; +; CLK6_MULTIPLY_BY ; 0 ; Untyped ; +; CLK5_MULTIPLY_BY ; 1 ; Untyped ; +; CLK4_MULTIPLY_BY ; 1 ; Untyped ; +; CLK3_MULTIPLY_BY ; 1 ; Untyped ; +; CLK2_MULTIPLY_BY ; 67 ; Signed Integer ; +; CLK1_MULTIPLY_BY ; 67 ; Signed Integer ; +; CLK0_MULTIPLY_BY ; 1 ; Signed Integer ; +; CLK9_DIVIDE_BY ; 0 ; Untyped ; +; CLK8_DIVIDE_BY ; 0 ; Untyped ; +; CLK7_DIVIDE_BY ; 0 ; Untyped ; +; CLK6_DIVIDE_BY ; 0 ; Untyped ; +; CLK5_DIVIDE_BY ; 1 ; Untyped ; +; CLK4_DIVIDE_BY ; 1 ; Untyped ; +; CLK3_DIVIDE_BY ; 1 ; Untyped ; +; CLK2_DIVIDE_BY ; 90 ; Signed Integer ; +; CLK1_DIVIDE_BY ; 900 ; Signed Integer ; +; CLK0_DIVIDE_BY ; 66 ; Signed Integer ; +; CLK9_PHASE_SHIFT ; 0 ; Untyped ; +; CLK8_PHASE_SHIFT ; 0 ; Untyped ; +; CLK7_PHASE_SHIFT ; 0 ; Untyped ; +; CLK6_PHASE_SHIFT ; 0 ; Untyped ; +; CLK5_PHASE_SHIFT ; 0 ; Untyped ; +; CLK4_PHASE_SHIFT ; 0 ; Untyped ; +; CLK3_PHASE_SHIFT ; 0 ; Untyped ; +; CLK2_PHASE_SHIFT ; 0 ; Untyped ; +; CLK1_PHASE_SHIFT ; 0 ; Untyped ; +; CLK0_PHASE_SHIFT ; 0 ; Untyped ; +; CLK5_TIME_DELAY ; 0 ; Untyped ; +; CLK4_TIME_DELAY ; 0 ; Untyped ; +; CLK3_TIME_DELAY ; 0 ; Untyped ; +; CLK2_TIME_DELAY ; 0 ; Untyped ; +; CLK1_TIME_DELAY ; 0 ; Untyped ; +; CLK0_TIME_DELAY ; 0 ; Untyped ; +; CLK9_DUTY_CYCLE ; 50 ; Untyped ; +; CLK8_DUTY_CYCLE ; 50 ; Untyped ; +; CLK7_DUTY_CYCLE ; 50 ; Untyped ; +; CLK6_DUTY_CYCLE ; 50 ; Untyped ; +; CLK5_DUTY_CYCLE ; 50 ; Untyped ; +; CLK4_DUTY_CYCLE ; 50 ; Untyped ; +; CLK3_DUTY_CYCLE ; 50 ; Untyped ; +; CLK2_DUTY_CYCLE ; 50 ; Signed Integer ; +; CLK1_DUTY_CYCLE ; 50 ; Signed Integer ; +; CLK0_DUTY_CYCLE ; 50 ; Signed Integer ; +; CLK9_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK8_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK7_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK6_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK5_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK4_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK3_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK2_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK1_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK0_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK9_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK8_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK7_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK6_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK5_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK4_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK3_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK2_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK1_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK0_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; LOCK_WINDOW_UI ; 0.05 ; Untyped ; +; LOCK_WINDOW_UI_BITS ; UNUSED ; Untyped ; +; VCO_RANGE_DETECTOR_LOW_BITS ; UNUSED ; Untyped ; +; VCO_RANGE_DETECTOR_HIGH_BITS ; UNUSED ; Untyped ; +; DPA_MULTIPLY_BY ; 0 ; Untyped ; +; DPA_DIVIDE_BY ; 1 ; Untyped ; +; DPA_DIVIDER ; 0 ; Untyped ; +; EXTCLK3_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK2_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK1_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK0_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK3_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK2_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK1_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK0_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK3_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK2_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK1_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK0_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK3_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK2_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK1_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK0_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK3_DUTY_CYCLE ; 50 ; Untyped ; +; EXTCLK2_DUTY_CYCLE ; 50 ; Untyped ; +; EXTCLK1_DUTY_CYCLE ; 50 ; Untyped ; +; EXTCLK0_DUTY_CYCLE ; 50 ; Untyped ; +; VCO_MULTIPLY_BY ; 0 ; Untyped ; +; VCO_DIVIDE_BY ; 0 ; Untyped ; +; SCLKOUT0_PHASE_SHIFT ; 0 ; Untyped ; +; SCLKOUT1_PHASE_SHIFT ; 0 ; Untyped ; +; VCO_MIN ; 0 ; Untyped ; +; VCO_MAX ; 0 ; Untyped ; +; VCO_CENTER ; 0 ; Untyped ; +; PFD_MIN ; 0 ; Untyped ; +; PFD_MAX ; 0 ; Untyped ; +; M_INITIAL ; 0 ; Untyped ; +; M ; 0 ; Untyped ; +; N ; 1 ; Untyped ; +; M2 ; 1 ; Untyped ; +; N2 ; 1 ; Untyped ; +; SS ; 1 ; Untyped ; +; C0_HIGH ; 0 ; Untyped ; +; C1_HIGH ; 0 ; Untyped ; +; C2_HIGH ; 0 ; Untyped ; +; C3_HIGH ; 0 ; Untyped ; +; C4_HIGH ; 0 ; Untyped ; +; C5_HIGH ; 0 ; Untyped ; +; C6_HIGH ; 0 ; Untyped ; +; C7_HIGH ; 0 ; Untyped ; +; C8_HIGH ; 0 ; Untyped ; +; C9_HIGH ; 0 ; Untyped ; +; C0_LOW ; 0 ; Untyped ; +; C1_LOW ; 0 ; Untyped ; +; C2_LOW ; 0 ; Untyped ; +; C3_LOW ; 0 ; Untyped ; +; C4_LOW ; 0 ; Untyped ; +; C5_LOW ; 0 ; Untyped ; +; C6_LOW ; 0 ; Untyped ; +; C7_LOW ; 0 ; Untyped ; +; C8_LOW ; 0 ; Untyped ; +; C9_LOW ; 0 ; Untyped ; +; C0_INITIAL ; 0 ; Untyped ; +; C1_INITIAL ; 0 ; Untyped ; +; C2_INITIAL ; 0 ; Untyped ; +; C3_INITIAL ; 0 ; Untyped ; +; C4_INITIAL ; 0 ; Untyped ; +; C5_INITIAL ; 0 ; Untyped ; +; C6_INITIAL ; 0 ; Untyped ; +; C7_INITIAL ; 0 ; Untyped ; +; C8_INITIAL ; 0 ; Untyped ; +; C9_INITIAL ; 0 ; Untyped ; +; C0_MODE ; BYPASS ; Untyped ; +; C1_MODE ; BYPASS ; Untyped ; +; C2_MODE ; BYPASS ; Untyped ; +; C3_MODE ; BYPASS ; Untyped ; +; C4_MODE ; BYPASS ; Untyped ; +; C5_MODE ; BYPASS ; Untyped ; +; C6_MODE ; BYPASS ; Untyped ; +; C7_MODE ; BYPASS ; Untyped ; +; C8_MODE ; BYPASS ; Untyped ; +; C9_MODE ; BYPASS ; Untyped ; +; C0_PH ; 0 ; Untyped ; +; C1_PH ; 0 ; Untyped ; +; C2_PH ; 0 ; Untyped ; +; C3_PH ; 0 ; Untyped ; +; C4_PH ; 0 ; Untyped ; +; C5_PH ; 0 ; Untyped ; +; C6_PH ; 0 ; Untyped ; +; C7_PH ; 0 ; Untyped ; +; C8_PH ; 0 ; Untyped ; +; C9_PH ; 0 ; Untyped ; +; L0_HIGH ; 1 ; Untyped ; +; L1_HIGH ; 1 ; Untyped ; +; G0_HIGH ; 1 ; Untyped ; +; G1_HIGH ; 1 ; Untyped ; +; G2_HIGH ; 1 ; Untyped ; +; G3_HIGH ; 1 ; Untyped ; +; E0_HIGH ; 1 ; Untyped ; +; E1_HIGH ; 1 ; Untyped ; +; E2_HIGH ; 1 ; Untyped ; +; E3_HIGH ; 1 ; Untyped ; +; L0_LOW ; 1 ; Untyped ; +; L1_LOW ; 1 ; Untyped ; +; G0_LOW ; 1 ; Untyped ; +; G1_LOW ; 1 ; Untyped ; +; G2_LOW ; 1 ; Untyped ; +; G3_LOW ; 1 ; Untyped ; +; E0_LOW ; 1 ; Untyped ; +; E1_LOW ; 1 ; Untyped ; +; E2_LOW ; 1 ; Untyped ; +; E3_LOW ; 1 ; Untyped ; +; L0_INITIAL ; 1 ; Untyped ; +; L1_INITIAL ; 1 ; Untyped ; +; G0_INITIAL ; 1 ; Untyped ; +; G1_INITIAL ; 1 ; Untyped ; +; G2_INITIAL ; 1 ; Untyped ; +; G3_INITIAL ; 1 ; Untyped ; +; E0_INITIAL ; 1 ; Untyped ; +; E1_INITIAL ; 1 ; Untyped ; +; E2_INITIAL ; 1 ; Untyped ; +; E3_INITIAL ; 1 ; Untyped ; +; L0_MODE ; BYPASS ; Untyped ; +; L1_MODE ; BYPASS ; Untyped ; +; G0_MODE ; BYPASS ; Untyped ; +; G1_MODE ; BYPASS ; Untyped ; +; G2_MODE ; BYPASS ; Untyped ; +; G3_MODE ; BYPASS ; Untyped ; +; E0_MODE ; BYPASS ; Untyped ; +; E1_MODE ; BYPASS ; Untyped ; +; E2_MODE ; BYPASS ; Untyped ; +; E3_MODE ; BYPASS ; Untyped ; +; L0_PH ; 0 ; Untyped ; +; L1_PH ; 0 ; Untyped ; +; G0_PH ; 0 ; Untyped ; +; G1_PH ; 0 ; Untyped ; +; G2_PH ; 0 ; Untyped ; +; G3_PH ; 0 ; Untyped ; +; E0_PH ; 0 ; Untyped ; +; E1_PH ; 0 ; Untyped ; +; E2_PH ; 0 ; Untyped ; +; E3_PH ; 0 ; Untyped ; +; M_PH ; 0 ; Untyped ; +; C1_USE_CASC_IN ; OFF ; Untyped ; +; C2_USE_CASC_IN ; OFF ; Untyped ; +; C3_USE_CASC_IN ; OFF ; Untyped ; +; C4_USE_CASC_IN ; OFF ; Untyped ; +; C5_USE_CASC_IN ; OFF ; Untyped ; +; C6_USE_CASC_IN ; OFF ; Untyped ; +; C7_USE_CASC_IN ; OFF ; Untyped ; +; C8_USE_CASC_IN ; OFF ; Untyped ; +; C9_USE_CASC_IN ; OFF ; Untyped ; +; CLK0_COUNTER ; G0 ; Untyped ; +; CLK1_COUNTER ; G0 ; Untyped ; +; CLK2_COUNTER ; G0 ; Untyped ; +; CLK3_COUNTER ; G0 ; Untyped ; +; CLK4_COUNTER ; G0 ; Untyped ; +; CLK5_COUNTER ; G0 ; Untyped ; +; CLK6_COUNTER ; E0 ; Untyped ; +; CLK7_COUNTER ; E1 ; Untyped ; +; CLK8_COUNTER ; E2 ; Untyped ; +; CLK9_COUNTER ; E3 ; Untyped ; +; L0_TIME_DELAY ; 0 ; Untyped ; +; L1_TIME_DELAY ; 0 ; Untyped ; +; G0_TIME_DELAY ; 0 ; Untyped ; +; G1_TIME_DELAY ; 0 ; Untyped ; +; G2_TIME_DELAY ; 0 ; Untyped ; +; G3_TIME_DELAY ; 0 ; Untyped ; +; E0_TIME_DELAY ; 0 ; Untyped ; +; E1_TIME_DELAY ; 0 ; Untyped ; +; E2_TIME_DELAY ; 0 ; Untyped ; +; E3_TIME_DELAY ; 0 ; Untyped ; +; M_TIME_DELAY ; 0 ; Untyped ; +; N_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK3_COUNTER ; E3 ; Untyped ; +; EXTCLK2_COUNTER ; E2 ; Untyped ; +; EXTCLK1_COUNTER ; E1 ; Untyped ; +; EXTCLK0_COUNTER ; E0 ; Untyped ; +; ENABLE0_COUNTER ; L0 ; Untyped ; +; ENABLE1_COUNTER ; L0 ; Untyped ; +; CHARGE_PUMP_CURRENT ; 2 ; Untyped ; +; LOOP_FILTER_R ; 1.000000 ; Untyped ; +; LOOP_FILTER_C ; 5 ; Untyped ; +; CHARGE_PUMP_CURRENT_BITS ; 9999 ; Untyped ; +; LOOP_FILTER_R_BITS ; 9999 ; Untyped ; +; LOOP_FILTER_C_BITS ; 9999 ; Untyped ; +; VCO_POST_SCALE ; 0 ; Untyped ; +; CLK2_OUTPUT_FREQUENCY ; 0 ; Untyped ; +; CLK1_OUTPUT_FREQUENCY ; 0 ; Untyped ; +; CLK0_OUTPUT_FREQUENCY ; 0 ; Untyped ; +; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; +; PORT_CLKENA0 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA1 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA2 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA3 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA4 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA5 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLKENA0 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLKENA1 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLKENA2 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLKENA3 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLK0 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLK1 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLK2 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLK3 ; PORT_UNUSED ; Untyped ; +; PORT_CLKBAD0 ; PORT_UNUSED ; Untyped ; +; PORT_CLKBAD1 ; PORT_UNUSED ; Untyped ; +; PORT_CLK0 ; PORT_USED ; Untyped ; +; PORT_CLK1 ; PORT_USED ; Untyped ; +; PORT_CLK2 ; PORT_USED ; Untyped ; +; PORT_CLK3 ; PORT_UNUSED ; Untyped ; +; PORT_CLK4 ; PORT_UNUSED ; Untyped ; +; PORT_CLK5 ; PORT_UNUSED ; Untyped ; +; PORT_CLK6 ; PORT_UNUSED ; Untyped ; +; PORT_CLK7 ; PORT_UNUSED ; Untyped ; +; PORT_CLK8 ; PORT_UNUSED ; Untyped ; +; PORT_CLK9 ; PORT_UNUSED ; Untyped ; +; PORT_SCANDATA ; PORT_UNUSED ; Untyped ; +; PORT_SCANDATAOUT ; PORT_UNUSED ; Untyped ; +; PORT_SCANDONE ; PORT_UNUSED ; Untyped ; +; PORT_SCLKOUT1 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_SCLKOUT0 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_ACTIVECLOCK ; PORT_UNUSED ; Untyped ; +; PORT_CLKLOSS ; PORT_UNUSED ; Untyped ; +; PORT_INCLK1 ; PORT_UNUSED ; Untyped ; +; PORT_INCLK0 ; PORT_USED ; Untyped ; +; PORT_FBIN ; PORT_UNUSED ; Untyped ; +; PORT_PLLENA ; PORT_UNUSED ; Untyped ; +; PORT_CLKSWITCH ; PORT_UNUSED ; Untyped ; +; PORT_ARESET ; PORT_UNUSED ; Untyped ; +; PORT_PFDENA ; PORT_UNUSED ; Untyped ; +; PORT_SCANCLK ; PORT_UNUSED ; Untyped ; +; PORT_SCANACLR ; PORT_UNUSED ; Untyped ; +; PORT_SCANREAD ; PORT_UNUSED ; Untyped ; +; PORT_SCANWRITE ; PORT_UNUSED ; Untyped ; +; PORT_ENABLE0 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_ENABLE1 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_LOCKED ; PORT_USED ; Untyped ; +; PORT_CONFIGUPDATE ; PORT_UNUSED ; Untyped ; +; PORT_FBOUT ; PORT_CONNECTIVITY ; Untyped ; +; PORT_PHASEDONE ; PORT_UNUSED ; Untyped ; +; PORT_PHASESTEP ; PORT_UNUSED ; Untyped ; +; PORT_PHASEUPDOWN ; PORT_UNUSED ; Untyped ; +; PORT_SCANCLKENA ; PORT_UNUSED ; Untyped ; +; PORT_PHASECOUNTERSELECT ; PORT_UNUSED ; Untyped ; +; PORT_VCOOVERRANGE ; PORT_CONNECTIVITY ; Untyped ; +; PORT_VCOUNDERRANGE ; PORT_CONNECTIVITY ; Untyped ; +; M_TEST_SOURCE ; 5 ; Untyped ; +; C0_TEST_SOURCE ; 5 ; Untyped ; +; C1_TEST_SOURCE ; 5 ; Untyped ; +; C2_TEST_SOURCE ; 5 ; Untyped ; +; C3_TEST_SOURCE ; 5 ; Untyped ; +; C4_TEST_SOURCE ; 5 ; Untyped ; +; C5_TEST_SOURCE ; 5 ; Untyped ; +; C6_TEST_SOURCE ; 5 ; Untyped ; +; C7_TEST_SOURCE ; 5 ; Untyped ; +; C8_TEST_SOURCE ; 5 ; Untyped ; +; C9_TEST_SOURCE ; 5 ; Untyped ; +; CBXI_PARAMETER ; altpll_pul2 ; Untyped ; +; VCO_FREQUENCY_CONTROL ; AUTO ; Untyped ; +; VCO_PHASE_SHIFT_STEP ; 0 ; Untyped ; +; WIDTH_CLOCK ; 5 ; Signed Integer ; +; WIDTH_PHASECOUNTERSELECT ; 4 ; Untyped ; +; USING_FBMIMICBIDIR_PORT ; OFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; SCAN_CHAIN_MIF_FILE ; UNUSED ; Untyped ; +; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++-------------------------------+--------------------+------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ; ++--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+ +; ACF_DISABLE_MLAB_RAM_USE ; FALSE ; Untyped ; +; ADD_RAM_OUTPUT_REGISTER ; OFF ; Untyped ; +; ADD_USEDW_MSB_BIT ; OFF ; Untyped ; +; CLOCKS_ARE_SYNCHRONIZED ; FALSE ; Untyped ; +; DELAY_RDUSEDW ; 1 ; Untyped ; +; DELAY_WRUSEDW ; 1 ; Untyped ; +; LPM_NUMWORDS ; 1024 ; Signed Integer ; +; LPM_SHOWAHEAD ; OFF ; Untyped ; +; LPM_WIDTH ; 8 ; Signed Integer ; +; LPM_WIDTH_R ; 32 ; Signed Integer ; +; LPM_WIDTHU ; 10 ; Signed Integer ; +; LPM_WIDTHU_R ; 8 ; Signed Integer ; +; MAXIMIZE_SPEED ; 5 ; Untyped ; +; OVERFLOW_CHECKING ; ON ; Untyped ; +; RAM_BLOCK_TYPE ; AUTO ; Untyped ; +; RDSYNC_DELAYPIPE ; 5 ; Signed Integer ; +; UNDERFLOW_CHECKING ; ON ; Untyped ; +; USE_EAB ; ON ; Untyped ; +; WRITE_ACLR_SYNCH ; OFF ; Untyped ; +; WRSYNC_DELAYPIPE ; 5 ; Signed Integer ; +; CBXI_PARAMETER ; dcfifo_0hh1 ; Untyped ; ++--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ; ++--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+ +; ACF_DISABLE_MLAB_RAM_USE ; FALSE ; Untyped ; +; ADD_RAM_OUTPUT_REGISTER ; OFF ; Untyped ; +; ADD_USEDW_MSB_BIT ; OFF ; Untyped ; +; CLOCKS_ARE_SYNCHRONIZED ; FALSE ; Untyped ; +; DELAY_RDUSEDW ; 1 ; Untyped ; +; DELAY_WRUSEDW ; 1 ; Untyped ; +; LPM_NUMWORDS ; 256 ; Signed Integer ; +; LPM_SHOWAHEAD ; OFF ; Untyped ; +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_WIDTH_R ; 8 ; Signed Integer ; +; LPM_WIDTHU ; 8 ; Signed Integer ; +; LPM_WIDTHU_R ; 10 ; Signed Integer ; +; MAXIMIZE_SPEED ; 5 ; Untyped ; +; OVERFLOW_CHECKING ; ON ; Untyped ; +; RAM_BLOCK_TYPE ; AUTO ; Untyped ; +; RDSYNC_DELAYPIPE ; 5 ; Signed Integer ; +; UNDERFLOW_CHECKING ; ON ; Untyped ; +; USE_EAB ; ON ; Untyped ; +; WRITE_ACLR_SYNCH ; OFF ; Untyped ; +; WRSYNC_DELAYPIPE ; 5 ; Signed Integer ; +; CBXI_PARAMETER ; dcfifo_3fh1 ; Untyped ; ++--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL ; ++----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+ +; TOP ; 152 ; Signed Integer ; +; BOTTOM ; 104 ; Signed Integer ; +; PHASE_CORR ; 75 ; Signed Integer ; ++----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll3:inst13|altpll:altpll_component ; ++-------------------------------+--------------------+--------------------------------+ +; Parameter Name ; Value ; Type ; ++-------------------------------+--------------------+--------------------------------+ +; OPERATION_MODE ; SOURCE_SYNCHRONOUS ; Untyped ; +; PLL_TYPE ; AUTO ; Untyped ; +; QUALIFY_CONF_DONE ; OFF ; Untyped ; +; COMPENSATE_CLOCK ; CLK1 ; Untyped ; +; SCAN_CHAIN ; LONG ; Untyped ; +; PRIMARY_CLOCK ; INCLK0 ; Untyped ; +; INCLK0_INPUT_FREQUENCY ; 30303 ; Signed Integer ; +; INCLK1_INPUT_FREQUENCY ; 0 ; Untyped ; +; GATE_LOCK_SIGNAL ; NO ; Untyped ; +; GATE_LOCK_COUNTER ; 0 ; Untyped ; +; LOCK_HIGH ; 1 ; Untyped ; +; LOCK_LOW ; 1 ; Untyped ; +; VALID_LOCK_MULTIPLIER ; 1 ; Untyped ; +; INVALID_LOCK_MULTIPLIER ; 5 ; Untyped ; +; SWITCH_OVER_ON_LOSSCLK ; OFF ; Untyped ; +; SWITCH_OVER_ON_GATED_LOCK ; OFF ; Untyped ; +; ENABLE_SWITCH_OVER_COUNTER ; OFF ; Untyped ; +; SKIP_VCO ; OFF ; Untyped ; +; SWITCH_OVER_COUNTER ; 0 ; Untyped ; +; SWITCH_OVER_TYPE ; AUTO ; Untyped ; +; FEEDBACK_SOURCE ; EXTCLK0 ; Untyped ; +; BANDWIDTH ; 0 ; Untyped ; +; BANDWIDTH_TYPE ; AUTO ; Untyped ; +; SPREAD_FREQUENCY ; 0 ; Untyped ; +; DOWN_SPREAD ; 0 ; Untyped ; +; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF ; Untyped ; +; SELF_RESET_ON_LOSS_LOCK ; OFF ; Untyped ; +; CLK9_MULTIPLY_BY ; 0 ; Untyped ; +; CLK8_MULTIPLY_BY ; 0 ; Untyped ; +; CLK7_MULTIPLY_BY ; 0 ; Untyped ; +; CLK6_MULTIPLY_BY ; 0 ; Untyped ; +; CLK5_MULTIPLY_BY ; 1 ; Untyped ; +; CLK4_MULTIPLY_BY ; 1 ; Untyped ; +; CLK3_MULTIPLY_BY ; 16 ; Signed Integer ; +; CLK2_MULTIPLY_BY ; 25 ; Signed Integer ; +; CLK1_MULTIPLY_BY ; 16 ; Signed Integer ; +; CLK0_MULTIPLY_BY ; 2 ; Signed Integer ; +; CLK9_DIVIDE_BY ; 0 ; Untyped ; +; CLK8_DIVIDE_BY ; 0 ; Untyped ; +; CLK7_DIVIDE_BY ; 0 ; Untyped ; +; CLK6_DIVIDE_BY ; 0 ; Untyped ; +; CLK5_DIVIDE_BY ; 1 ; Untyped ; +; CLK4_DIVIDE_BY ; 1 ; Untyped ; +; CLK3_DIVIDE_BY ; 11 ; Signed Integer ; +; CLK2_DIVIDE_BY ; 33 ; Signed Integer ; +; CLK1_DIVIDE_BY ; 33 ; Signed Integer ; +; CLK0_DIVIDE_BY ; 33 ; Signed Integer ; +; CLK9_PHASE_SHIFT ; 0 ; Untyped ; +; CLK8_PHASE_SHIFT ; 0 ; Untyped ; +; CLK7_PHASE_SHIFT ; 0 ; Untyped ; +; CLK6_PHASE_SHIFT ; 0 ; Untyped ; +; CLK5_PHASE_SHIFT ; 0 ; Untyped ; +; CLK4_PHASE_SHIFT ; 0 ; Untyped ; +; CLK3_PHASE_SHIFT ; 0 ; Untyped ; +; CLK2_PHASE_SHIFT ; 0 ; Untyped ; +; CLK1_PHASE_SHIFT ; 0 ; Untyped ; +; CLK0_PHASE_SHIFT ; 0 ; Untyped ; +; CLK5_TIME_DELAY ; 0 ; Untyped ; +; CLK4_TIME_DELAY ; 0 ; Untyped ; +; CLK3_TIME_DELAY ; 0 ; Untyped ; +; CLK2_TIME_DELAY ; 0 ; Untyped ; +; CLK1_TIME_DELAY ; 0 ; Untyped ; +; CLK0_TIME_DELAY ; 0 ; Untyped ; +; CLK9_DUTY_CYCLE ; 50 ; Untyped ; +; CLK8_DUTY_CYCLE ; 50 ; Untyped ; +; CLK7_DUTY_CYCLE ; 50 ; Untyped ; +; CLK6_DUTY_CYCLE ; 50 ; Untyped ; +; CLK5_DUTY_CYCLE ; 50 ; Untyped ; +; CLK4_DUTY_CYCLE ; 50 ; Untyped ; +; CLK3_DUTY_CYCLE ; 50 ; Signed Integer ; +; CLK2_DUTY_CYCLE ; 50 ; Signed Integer ; +; CLK1_DUTY_CYCLE ; 50 ; Signed Integer ; +; CLK0_DUTY_CYCLE ; 50 ; Signed Integer ; +; CLK9_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK8_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK7_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK6_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK5_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK4_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK3_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK2_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK1_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK0_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK9_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK8_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK7_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK6_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK5_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK4_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK3_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK2_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK1_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK0_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; LOCK_WINDOW_UI ; 0.05 ; Untyped ; +; LOCK_WINDOW_UI_BITS ; UNUSED ; Untyped ; +; VCO_RANGE_DETECTOR_LOW_BITS ; UNUSED ; Untyped ; +; VCO_RANGE_DETECTOR_HIGH_BITS ; UNUSED ; Untyped ; +; DPA_MULTIPLY_BY ; 0 ; Untyped ; +; DPA_DIVIDE_BY ; 1 ; Untyped ; +; DPA_DIVIDER ; 0 ; Untyped ; +; EXTCLK3_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK2_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK1_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK0_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK3_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK2_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK1_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK0_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK3_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK2_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK1_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK0_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK3_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK2_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK1_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK0_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK3_DUTY_CYCLE ; 50 ; Untyped ; +; EXTCLK2_DUTY_CYCLE ; 50 ; Untyped ; +; EXTCLK1_DUTY_CYCLE ; 50 ; Untyped ; +; EXTCLK0_DUTY_CYCLE ; 50 ; Untyped ; +; VCO_MULTIPLY_BY ; 0 ; Untyped ; +; VCO_DIVIDE_BY ; 0 ; Untyped ; +; SCLKOUT0_PHASE_SHIFT ; 0 ; Untyped ; +; SCLKOUT1_PHASE_SHIFT ; 0 ; Untyped ; +; VCO_MIN ; 0 ; Untyped ; +; VCO_MAX ; 0 ; Untyped ; +; VCO_CENTER ; 0 ; Untyped ; +; PFD_MIN ; 0 ; Untyped ; +; PFD_MAX ; 0 ; Untyped ; +; M_INITIAL ; 0 ; Untyped ; +; M ; 0 ; Untyped ; +; N ; 1 ; Untyped ; +; M2 ; 1 ; Untyped ; +; N2 ; 1 ; Untyped ; +; SS ; 1 ; Untyped ; +; C0_HIGH ; 0 ; Untyped ; +; C1_HIGH ; 0 ; Untyped ; +; C2_HIGH ; 0 ; Untyped ; +; C3_HIGH ; 0 ; Untyped ; +; C4_HIGH ; 0 ; Untyped ; +; C5_HIGH ; 0 ; Untyped ; +; C6_HIGH ; 0 ; Untyped ; +; C7_HIGH ; 0 ; Untyped ; +; C8_HIGH ; 0 ; Untyped ; +; C9_HIGH ; 0 ; Untyped ; +; C0_LOW ; 0 ; Untyped ; +; C1_LOW ; 0 ; Untyped ; +; C2_LOW ; 0 ; Untyped ; +; C3_LOW ; 0 ; Untyped ; +; C4_LOW ; 0 ; Untyped ; +; C5_LOW ; 0 ; Untyped ; +; C6_LOW ; 0 ; Untyped ; +; C7_LOW ; 0 ; Untyped ; +; C8_LOW ; 0 ; Untyped ; +; C9_LOW ; 0 ; Untyped ; +; C0_INITIAL ; 0 ; Untyped ; +; C1_INITIAL ; 0 ; Untyped ; +; C2_INITIAL ; 0 ; Untyped ; +; C3_INITIAL ; 0 ; Untyped ; +; C4_INITIAL ; 0 ; Untyped ; +; C5_INITIAL ; 0 ; Untyped ; +; C6_INITIAL ; 0 ; Untyped ; +; C7_INITIAL ; 0 ; Untyped ; +; C8_INITIAL ; 0 ; Untyped ; +; C9_INITIAL ; 0 ; Untyped ; +; C0_MODE ; BYPASS ; Untyped ; +; C1_MODE ; BYPASS ; Untyped ; +; C2_MODE ; BYPASS ; Untyped ; +; C3_MODE ; BYPASS ; Untyped ; +; C4_MODE ; BYPASS ; Untyped ; +; C5_MODE ; BYPASS ; Untyped ; +; C6_MODE ; BYPASS ; Untyped ; +; C7_MODE ; BYPASS ; Untyped ; +; C8_MODE ; BYPASS ; Untyped ; +; C9_MODE ; BYPASS ; Untyped ; +; C0_PH ; 0 ; Untyped ; +; C1_PH ; 0 ; Untyped ; +; C2_PH ; 0 ; Untyped ; +; C3_PH ; 0 ; Untyped ; +; C4_PH ; 0 ; Untyped ; +; C5_PH ; 0 ; Untyped ; +; C6_PH ; 0 ; Untyped ; +; C7_PH ; 0 ; Untyped ; +; C8_PH ; 0 ; Untyped ; +; C9_PH ; 0 ; Untyped ; +; L0_HIGH ; 1 ; Untyped ; +; L1_HIGH ; 1 ; Untyped ; +; G0_HIGH ; 1 ; Untyped ; +; G1_HIGH ; 1 ; Untyped ; +; G2_HIGH ; 1 ; Untyped ; +; G3_HIGH ; 1 ; Untyped ; +; E0_HIGH ; 1 ; Untyped ; +; E1_HIGH ; 1 ; Untyped ; +; E2_HIGH ; 1 ; Untyped ; +; E3_HIGH ; 1 ; Untyped ; +; L0_LOW ; 1 ; Untyped ; +; L1_LOW ; 1 ; Untyped ; +; G0_LOW ; 1 ; Untyped ; +; G1_LOW ; 1 ; Untyped ; +; G2_LOW ; 1 ; Untyped ; +; G3_LOW ; 1 ; Untyped ; +; E0_LOW ; 1 ; Untyped ; +; E1_LOW ; 1 ; Untyped ; +; E2_LOW ; 1 ; Untyped ; +; E3_LOW ; 1 ; Untyped ; +; L0_INITIAL ; 1 ; Untyped ; +; L1_INITIAL ; 1 ; Untyped ; +; G0_INITIAL ; 1 ; Untyped ; +; G1_INITIAL ; 1 ; Untyped ; +; G2_INITIAL ; 1 ; Untyped ; +; G3_INITIAL ; 1 ; Untyped ; +; E0_INITIAL ; 1 ; Untyped ; +; E1_INITIAL ; 1 ; Untyped ; +; E2_INITIAL ; 1 ; Untyped ; +; E3_INITIAL ; 1 ; Untyped ; +; L0_MODE ; BYPASS ; Untyped ; +; L1_MODE ; BYPASS ; Untyped ; +; G0_MODE ; BYPASS ; Untyped ; +; G1_MODE ; BYPASS ; Untyped ; +; G2_MODE ; BYPASS ; Untyped ; +; G3_MODE ; BYPASS ; Untyped ; +; E0_MODE ; BYPASS ; Untyped ; +; E1_MODE ; BYPASS ; Untyped ; +; E2_MODE ; BYPASS ; Untyped ; +; E3_MODE ; BYPASS ; Untyped ; +; L0_PH ; 0 ; Untyped ; +; L1_PH ; 0 ; Untyped ; +; G0_PH ; 0 ; Untyped ; +; G1_PH ; 0 ; Untyped ; +; G2_PH ; 0 ; Untyped ; +; G3_PH ; 0 ; Untyped ; +; E0_PH ; 0 ; Untyped ; +; E1_PH ; 0 ; Untyped ; +; E2_PH ; 0 ; Untyped ; +; E3_PH ; 0 ; Untyped ; +; M_PH ; 0 ; Untyped ; +; C1_USE_CASC_IN ; OFF ; Untyped ; +; C2_USE_CASC_IN ; OFF ; Untyped ; +; C3_USE_CASC_IN ; OFF ; Untyped ; +; C4_USE_CASC_IN ; OFF ; Untyped ; +; C5_USE_CASC_IN ; OFF ; Untyped ; +; C6_USE_CASC_IN ; OFF ; Untyped ; +; C7_USE_CASC_IN ; OFF ; Untyped ; +; C8_USE_CASC_IN ; OFF ; Untyped ; +; C9_USE_CASC_IN ; OFF ; Untyped ; +; CLK0_COUNTER ; G0 ; Untyped ; +; CLK1_COUNTER ; G0 ; Untyped ; +; CLK2_COUNTER ; G0 ; Untyped ; +; CLK3_COUNTER ; G0 ; Untyped ; +; CLK4_COUNTER ; G0 ; Untyped ; +; CLK5_COUNTER ; G0 ; Untyped ; +; CLK6_COUNTER ; E0 ; Untyped ; +; CLK7_COUNTER ; E1 ; Untyped ; +; CLK8_COUNTER ; E2 ; Untyped ; +; CLK9_COUNTER ; E3 ; Untyped ; +; L0_TIME_DELAY ; 0 ; Untyped ; +; L1_TIME_DELAY ; 0 ; Untyped ; +; G0_TIME_DELAY ; 0 ; Untyped ; +; G1_TIME_DELAY ; 0 ; Untyped ; +; G2_TIME_DELAY ; 0 ; Untyped ; +; G3_TIME_DELAY ; 0 ; Untyped ; +; E0_TIME_DELAY ; 0 ; Untyped ; +; E1_TIME_DELAY ; 0 ; Untyped ; +; E2_TIME_DELAY ; 0 ; Untyped ; +; E3_TIME_DELAY ; 0 ; Untyped ; +; M_TIME_DELAY ; 0 ; Untyped ; +; N_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK3_COUNTER ; E3 ; Untyped ; +; EXTCLK2_COUNTER ; E2 ; Untyped ; +; EXTCLK1_COUNTER ; E1 ; Untyped ; +; EXTCLK0_COUNTER ; E0 ; Untyped ; +; ENABLE0_COUNTER ; L0 ; Untyped ; +; ENABLE1_COUNTER ; L0 ; Untyped ; +; CHARGE_PUMP_CURRENT ; 2 ; Untyped ; +; LOOP_FILTER_R ; 1.000000 ; Untyped ; +; LOOP_FILTER_C ; 5 ; Untyped ; +; CHARGE_PUMP_CURRENT_BITS ; 9999 ; Untyped ; +; LOOP_FILTER_R_BITS ; 9999 ; Untyped ; +; LOOP_FILTER_C_BITS ; 9999 ; Untyped ; +; VCO_POST_SCALE ; 0 ; Untyped ; +; CLK2_OUTPUT_FREQUENCY ; 0 ; Untyped ; +; CLK1_OUTPUT_FREQUENCY ; 0 ; Untyped ; +; CLK0_OUTPUT_FREQUENCY ; 0 ; Untyped ; +; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; +; PORT_CLKENA0 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA1 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA2 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA3 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA4 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA5 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLKENA0 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLKENA1 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLKENA2 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLKENA3 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLK0 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLK1 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLK2 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLK3 ; PORT_UNUSED ; Untyped ; +; PORT_CLKBAD0 ; PORT_UNUSED ; Untyped ; +; PORT_CLKBAD1 ; PORT_UNUSED ; Untyped ; +; PORT_CLK0 ; PORT_USED ; Untyped ; +; PORT_CLK1 ; PORT_USED ; Untyped ; +; PORT_CLK2 ; PORT_USED ; Untyped ; +; PORT_CLK3 ; PORT_USED ; Untyped ; +; PORT_CLK4 ; PORT_UNUSED ; Untyped ; +; PORT_CLK5 ; PORT_UNUSED ; Untyped ; +; PORT_CLK6 ; PORT_UNUSED ; Untyped ; +; PORT_CLK7 ; PORT_UNUSED ; Untyped ; +; PORT_CLK8 ; PORT_UNUSED ; Untyped ; +; PORT_CLK9 ; PORT_UNUSED ; Untyped ; +; PORT_SCANDATA ; PORT_UNUSED ; Untyped ; +; PORT_SCANDATAOUT ; PORT_UNUSED ; Untyped ; +; PORT_SCANDONE ; PORT_UNUSED ; Untyped ; +; PORT_SCLKOUT1 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_SCLKOUT0 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_ACTIVECLOCK ; PORT_UNUSED ; Untyped ; +; PORT_CLKLOSS ; PORT_UNUSED ; Untyped ; +; PORT_INCLK1 ; PORT_UNUSED ; Untyped ; +; PORT_INCLK0 ; PORT_USED ; Untyped ; +; PORT_FBIN ; PORT_UNUSED ; Untyped ; +; PORT_PLLENA ; PORT_UNUSED ; Untyped ; +; PORT_CLKSWITCH ; PORT_UNUSED ; Untyped ; +; PORT_ARESET ; PORT_UNUSED ; Untyped ; +; PORT_PFDENA ; PORT_UNUSED ; Untyped ; +; PORT_SCANCLK ; PORT_UNUSED ; Untyped ; +; PORT_SCANACLR ; PORT_UNUSED ; Untyped ; +; PORT_SCANREAD ; PORT_UNUSED ; Untyped ; +; PORT_SCANWRITE ; PORT_UNUSED ; Untyped ; +; PORT_ENABLE0 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_ENABLE1 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_LOCKED ; PORT_UNUSED ; Untyped ; +; PORT_CONFIGUPDATE ; PORT_UNUSED ; Untyped ; +; PORT_FBOUT ; PORT_CONNECTIVITY ; Untyped ; +; PORT_PHASEDONE ; PORT_UNUSED ; Untyped ; +; PORT_PHASESTEP ; PORT_UNUSED ; Untyped ; +; PORT_PHASEUPDOWN ; PORT_UNUSED ; Untyped ; +; PORT_SCANCLKENA ; PORT_UNUSED ; Untyped ; +; PORT_PHASECOUNTERSELECT ; PORT_UNUSED ; Untyped ; +; PORT_VCOOVERRANGE ; PORT_CONNECTIVITY ; Untyped ; +; PORT_VCOUNDERRANGE ; PORT_CONNECTIVITY ; Untyped ; +; M_TEST_SOURCE ; 5 ; Untyped ; +; C0_TEST_SOURCE ; 5 ; Untyped ; +; C1_TEST_SOURCE ; 5 ; Untyped ; +; C2_TEST_SOURCE ; 5 ; Untyped ; +; C3_TEST_SOURCE ; 5 ; Untyped ; +; C4_TEST_SOURCE ; 5 ; Untyped ; +; C5_TEST_SOURCE ; 5 ; Untyped ; +; C6_TEST_SOURCE ; 5 ; Untyped ; +; C7_TEST_SOURCE ; 5 ; Untyped ; +; C8_TEST_SOURCE ; 5 ; Untyped ; +; C9_TEST_SOURCE ; 5 ; Untyped ; +; CBXI_PARAMETER ; altpll_41p2 ; Untyped ; +; VCO_FREQUENCY_CONTROL ; AUTO ; Untyped ; +; VCO_PHASE_SHIFT_STEP ; 0 ; Untyped ; +; WIDTH_CLOCK ; 5 ; Signed Integer ; +; WIDTH_PHASECOUNTERSELECT ; 4 ; Untyped ; +; USING_FBMIMICBIDIR_PORT ; OFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; SCAN_CHAIN_MIF_FILE ; UNUSED ; Untyped ; +; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++-------------------------------+--------------------+--------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component ; ++----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 16 ; Signed Integer ; ++----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00002|lpm_bustri:lpm_bustri_component ; ++----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 16 ; Signed Integer ; ++----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg6:inst89|lpm_shiftreg:lpm_shiftreg_component ; ++------------------------+-------------+---------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 5 ; Signed Integer ; +; LPM_DIRECTION ; RIGHT ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component ; ++----------------+-------+------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+------------------------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 8 ; Signed Integer ; ++----------------+-------+------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component ; ++----------------+-------+------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+------------------------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 8 ; Signed Integer ; ++----------------+-------+------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component ; ++-------------------------+-------------+-----------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++-------------------------+-------------+-----------------------------------------------------------------------+ +; WIDTH_BYTEENA ; 1 ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 128 ; Signed Integer ; +; LPM_NUMWORDS ; 512 ; Signed Integer ; +; LPM_WIDTHU ; 9 ; Signed Integer ; +; LPM_SHOWAHEAD ; OFF ; Untyped ; +; UNDERFLOW_CHECKING ; OFF ; Untyped ; +; OVERFLOW_CHECKING ; OFF ; Untyped ; +; USE_EAB ; ON ; Untyped ; +; ADD_RAM_OUTPUT_REGISTER ; OFF ; Untyped ; +; DELAY_RDUSEDW ; 1 ; Untyped ; +; DELAY_WRUSEDW ; 1 ; Untyped ; +; RDSYNC_DELAYPIPE ; 6 ; Signed Integer ; +; WRSYNC_DELAYPIPE ; 6 ; Signed Integer ; +; CLOCKS_ARE_SYNCHRONIZED ; FALSE ; Untyped ; +; MAXIMIZE_SPEED ; 5 ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; ADD_USEDW_MSB_BIT ; OFF ; Untyped ; +; WRITE_ACLR_SYNCH ; ON ; Untyped ; +; CBXI_PARAMETER ; dcfifo_8fi1 ; Untyped ; ++-------------------------+-------------+-----------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component ; ++------------------------+-------------+---------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 5 ; Signed Integer ; +; LPM_DIRECTION ; RIGHT ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_muxVDM:inst100|LPM_MUX:lpm_mux_component ; ++------------------------+-------------+---------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 128 ; Signed Integer ; +; LPM_SIZE ; 16 ; Signed Integer ; +; LPM_WIDTHS ; 4 ; Signed Integer ; +; LPM_PIPELINE ; 0 ; Signed Integer ; +; CBXI_PARAMETER ; mux_bbe ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; ++------------------------+-------------+---------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 128 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 128 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component ; ++------------------------+-------------+--------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+--------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+--------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component ; ++------------------------+-------------+--------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+--------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+--------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++--------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component ; ++--------------------------+----------------+------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++--------------------------+----------------+------------------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH ; 32 ; Signed Integer ; +; POWER_UP_HIGH ; OFF ; Untyped ; +; OE_REG ; UNUSED ; Untyped ; +; extend_oe_disable ; UNUSED ; Untyped ; +; IMPLEMENT_INPUT_IN_LCELL ; ON ; Untyped ; +; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; ddio_bidir_3jl ; Untyped ; ++--------------------------+----------------+------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux5:inst22|LPM_MUX:lpm_mux_component ; ++------------------------+-------------+------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 64 ; Signed Integer ; +; LPM_SIZE ; 4 ; Signed Integer ; +; LPM_WIDTHS ; 2 ; Signed Integer ; +; LPM_PIPELINE ; 0 ; Signed Integer ; +; CBXI_PARAMETER ; mux_58e ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; ++------------------------+-------------+------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff6:inst36|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 128 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst108|lpm_bustri:lpm_bustri_component ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component ; ++----------------+--------+-------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+--------+-------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; ++----------------+--------+-------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst119|lpm_bustri:lpm_bustri_component ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component ; ++------------------------+-------------+---------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 5 ; Signed Integer ; +; LPM_DIRECTION ; RIGHT ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst110|lpm_bustri:lpm_bustri_component ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst18|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst109|lpm_bustri:lpm_bustri_component ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri3:inst66|lpm_bustri:lpm_bustri_component ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 6 ; Signed Integer ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component ; ++------------------------------------+-----------------+------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------------------+-----------------+------------------------------------------------------------------------+ +; BYTE_SIZE_BLOCK ; 8 ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH_BYTEENA ; 1 ; Untyped ; +; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; +; WIDTH_A ; 6 ; Signed Integer ; +; WIDTHAD_A ; 8 ; Signed Integer ; +; NUMWORDS_A ; 256 ; Signed Integer ; +; OUTDATA_REG_A ; CLOCK0 ; Untyped ; +; ADDRESS_ACLR_A ; NONE ; Untyped ; +; OUTDATA_ACLR_A ; NONE ; Untyped ; +; WRCONTROL_ACLR_A ; NONE ; Untyped ; +; INDATA_ACLR_A ; NONE ; Untyped ; +; BYTEENA_ACLR_A ; NONE ; Untyped ; +; WIDTH_B ; 6 ; Signed Integer ; +; WIDTHAD_B ; 8 ; Signed Integer ; +; NUMWORDS_B ; 256 ; Signed Integer ; +; INDATA_REG_B ; CLOCK1 ; Untyped ; +; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; +; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; +; ADDRESS_REG_B ; CLOCK1 ; Untyped ; +; OUTDATA_REG_B ; CLOCK1 ; Untyped ; +; BYTEENA_REG_B ; CLOCK1 ; Untyped ; +; INDATA_ACLR_B ; NONE ; Untyped ; +; WRCONTROL_ACLR_B ; NONE ; Untyped ; +; ADDRESS_ACLR_B ; NONE ; Untyped ; +; OUTDATA_ACLR_B ; NONE ; Untyped ; +; RDCONTROL_ACLR_B ; NONE ; Untyped ; +; BYTEENA_ACLR_B ; NONE ; Untyped ; +; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; +; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; +; RAM_BLOCK_TYPE ; AUTO ; Untyped ; +; BYTE_SIZE ; 8 ; Untyped ; +; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; +; INIT_FILE ; UNUSED ; Untyped ; +; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; +; MAXIMUM_DEPTH ; 0 ; Untyped ; +; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; +; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; +; ENABLE_ECC ; FALSE ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; altsyncram_lf92 ; Untyped ; ++------------------------------------+-----------------+------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 16 ; Signed Integer ; +; LPM_DIRECTION ; LEFT ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 16 ; Signed Integer ; +; LPM_DIRECTION ; LEFT ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 16 ; Signed Integer ; +; LPM_DIRECTION ; LEFT ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 16 ; Signed Integer ; +; LPM_DIRECTION ; LEFT ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 16 ; Signed Integer ; +; LPM_DIRECTION ; LEFT ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++----------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_muxDZ:inst62|LPM_MUX:lpm_mux_component ; ++------------------------+-------------+-------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+-------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 128 ; Signed Integer ; +; LPM_SIZE ; 2 ; Signed Integer ; +; LPM_WIDTHS ; 1 ; Signed Integer ; +; LPM_PIPELINE ; 1 ; Signed Integer ; +; CBXI_PARAMETER ; mux_dcf ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; ++------------------------+-------------+-------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component ; ++-------------------------+-------------+-----------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++-------------------------+-------------+-----------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; lpm_width ; 128 ; Signed Integer ; +; LPM_NUMWORDS ; 128 ; Signed Integer ; +; LPM_WIDTHU ; 7 ; Signed Integer ; +; LPM_SHOWAHEAD ; ON ; Untyped ; +; UNDERFLOW_CHECKING ; OFF ; Untyped ; +; OVERFLOW_CHECKING ; OFF ; Untyped ; +; ALLOW_RWCYCLE_WHEN_FULL ; OFF ; Untyped ; +; ADD_RAM_OUTPUT_REGISTER ; OFF ; Untyped ; +; ALMOST_FULL_VALUE ; 0 ; Untyped ; +; ALMOST_EMPTY_VALUE ; 0 ; Untyped ; +; USE_EAB ; ON ; Untyped ; +; MAXIMIZE_SPEED ; 5 ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; OPTIMIZE_FOR_SPEED ; 9 ; Untyped ; +; CBXI_PARAMETER ; scfifo_lk21 ; Untyped ; ++-------------------------+-------------+-----------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 16 ; Signed Integer ; +; LPM_DIRECTION ; LEFT ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 16 ; Signed Integer ; +; LPM_DIRECTION ; LEFT ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 16 ; Signed Integer ; +; LPM_DIRECTION ; LEFT ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri3:inst70|lpm_bustri:lpm_bustri_component ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 6 ; Signed Integer ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component ; ++------------------------------------+-----------------+--------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------------------+-----------------+--------------------------------------------------------------------------+ +; BYTE_SIZE_BLOCK ; 8 ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH_BYTEENA ; 1 ; Untyped ; +; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; +; WIDTH_A ; 6 ; Signed Integer ; +; WIDTHAD_A ; 8 ; Signed Integer ; +; NUMWORDS_A ; 256 ; Signed Integer ; +; OUTDATA_REG_A ; CLOCK0 ; Untyped ; +; ADDRESS_ACLR_A ; NONE ; Untyped ; +; OUTDATA_ACLR_A ; NONE ; Untyped ; +; WRCONTROL_ACLR_A ; NONE ; Untyped ; +; INDATA_ACLR_A ; NONE ; Untyped ; +; BYTEENA_ACLR_A ; NONE ; Untyped ; +; WIDTH_B ; 6 ; Signed Integer ; +; WIDTHAD_B ; 8 ; Signed Integer ; +; NUMWORDS_B ; 256 ; Signed Integer ; +; INDATA_REG_B ; CLOCK1 ; Untyped ; +; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; +; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; +; ADDRESS_REG_B ; CLOCK1 ; Untyped ; +; OUTDATA_REG_B ; CLOCK1 ; Untyped ; +; BYTEENA_REG_B ; CLOCK1 ; Untyped ; +; INDATA_ACLR_B ; NONE ; Untyped ; +; WRCONTROL_ACLR_B ; NONE ; Untyped ; +; ADDRESS_ACLR_B ; NONE ; Untyped ; +; OUTDATA_ACLR_B ; NONE ; Untyped ; +; RDCONTROL_ACLR_B ; NONE ; Untyped ; +; BYTEENA_ACLR_B ; NONE ; Untyped ; +; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; +; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; +; RAM_BLOCK_TYPE ; AUTO ; Untyped ; +; BYTE_SIZE ; 8 ; Untyped ; +; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; +; INIT_FILE ; UNUSED ; Untyped ; +; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; +; MAXIMUM_DEPTH ; 0 ; Untyped ; +; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; +; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; +; ENABLE_ECC ; FALSE ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; altsyncram_lf92 ; Untyped ; ++------------------------------------+-----------------+--------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri3:inst74|lpm_bustri:lpm_bustri_component ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 6 ; Signed Integer ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++--------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component ; ++------------------------------------+-----------------+-------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------------------+-----------------+-------------------------------------------------------------------------+ +; BYTE_SIZE_BLOCK ; 8 ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH_BYTEENA ; 1 ; Untyped ; +; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; +; WIDTH_A ; 6 ; Signed Integer ; +; WIDTHAD_A ; 8 ; Signed Integer ; +; NUMWORDS_A ; 256 ; Signed Integer ; +; OUTDATA_REG_A ; CLOCK0 ; Untyped ; +; ADDRESS_ACLR_A ; NONE ; Untyped ; +; OUTDATA_ACLR_A ; NONE ; Untyped ; +; WRCONTROL_ACLR_A ; NONE ; Untyped ; +; INDATA_ACLR_A ; NONE ; Untyped ; +; BYTEENA_ACLR_A ; NONE ; Untyped ; +; WIDTH_B ; 6 ; Signed Integer ; +; WIDTHAD_B ; 8 ; Signed Integer ; +; NUMWORDS_B ; 256 ; Signed Integer ; +; INDATA_REG_B ; CLOCK1 ; Untyped ; +; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; +; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; +; ADDRESS_REG_B ; CLOCK1 ; Untyped ; +; OUTDATA_REG_B ; CLOCK1 ; Untyped ; +; BYTEENA_REG_B ; CLOCK1 ; Untyped ; +; INDATA_ACLR_B ; NONE ; Untyped ; +; WRCONTROL_ACLR_B ; NONE ; Untyped ; +; ADDRESS_ACLR_B ; NONE ; Untyped ; +; OUTDATA_ACLR_B ; NONE ; Untyped ; +; RDCONTROL_ACLR_B ; NONE ; Untyped ; +; BYTEENA_ACLR_B ; NONE ; Untyped ; +; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; +; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; +; RAM_BLOCK_TYPE ; AUTO ; Untyped ; +; BYTE_SIZE ; 8 ; Untyped ; +; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; +; INIT_FILE ; UNUSED ; Untyped ; +; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; +; MAXIMUM_DEPTH ; 0 ; Untyped ; +; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; +; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; +; ENABLE_ECC ; FALSE ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; altsyncram_lf92 ; Untyped ; ++------------------------------------+-----------------+-------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri1:inst51|lpm_bustri:lpm_bustri_component ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 3 ; Signed Integer ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component ; ++------------------------------------+-----------------+--------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------------------+-----------------+--------------------------------------------------------------------+ +; BYTE_SIZE_BLOCK ; 8 ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH_BYTEENA ; 1 ; Untyped ; +; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; +; WIDTH_A ; 3 ; Signed Integer ; +; WIDTHAD_A ; 4 ; Signed Integer ; +; NUMWORDS_A ; 16 ; Signed Integer ; +; OUTDATA_REG_A ; CLOCK0 ; Untyped ; +; ADDRESS_ACLR_A ; NONE ; Untyped ; +; OUTDATA_ACLR_A ; NONE ; Untyped ; +; WRCONTROL_ACLR_A ; NONE ; Untyped ; +; INDATA_ACLR_A ; NONE ; Untyped ; +; BYTEENA_ACLR_A ; NONE ; Untyped ; +; WIDTH_B ; 3 ; Signed Integer ; +; WIDTHAD_B ; 4 ; Signed Integer ; +; NUMWORDS_B ; 16 ; Signed Integer ; +; INDATA_REG_B ; CLOCK1 ; Untyped ; +; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; +; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; +; ADDRESS_REG_B ; CLOCK1 ; Untyped ; +; OUTDATA_REG_B ; CLOCK1 ; Untyped ; +; BYTEENA_REG_B ; CLOCK1 ; Untyped ; +; INDATA_ACLR_B ; NONE ; Untyped ; +; WRCONTROL_ACLR_B ; NONE ; Untyped ; +; ADDRESS_ACLR_B ; NONE ; Untyped ; +; OUTDATA_ACLR_B ; NONE ; Untyped ; +; RDCONTROL_ACLR_B ; NONE ; Untyped ; +; BYTEENA_ACLR_B ; NONE ; Untyped ; +; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; +; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; +; RAM_BLOCK_TYPE ; AUTO ; Untyped ; +; BYTE_SIZE ; 8 ; Untyped ; +; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; +; INIT_FILE ; UNUSED ; Untyped ; +; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; +; MAXIMUM_DEPTH ; 0 ; Untyped ; +; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; +; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; +; ENABLE_ECC ; FALSE ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; altsyncram_rb92 ; Untyped ; ++------------------------------------+-----------------+--------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri1:inst56|lpm_bustri:lpm_bustri_component ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 3 ; Signed Integer ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component ; ++------------------------------------+-----------------+----------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------------------+-----------------+----------------------------------------------------------------------+ +; BYTE_SIZE_BLOCK ; 8 ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH_BYTEENA ; 1 ; Untyped ; +; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; +; WIDTH_A ; 3 ; Signed Integer ; +; WIDTHAD_A ; 4 ; Signed Integer ; +; NUMWORDS_A ; 16 ; Signed Integer ; +; OUTDATA_REG_A ; CLOCK0 ; Untyped ; +; ADDRESS_ACLR_A ; NONE ; Untyped ; +; OUTDATA_ACLR_A ; NONE ; Untyped ; +; WRCONTROL_ACLR_A ; NONE ; Untyped ; +; INDATA_ACLR_A ; NONE ; Untyped ; +; BYTEENA_ACLR_A ; NONE ; Untyped ; +; WIDTH_B ; 3 ; Signed Integer ; +; WIDTHAD_B ; 4 ; Signed Integer ; +; NUMWORDS_B ; 16 ; Signed Integer ; +; INDATA_REG_B ; CLOCK1 ; Untyped ; +; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; +; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; +; ADDRESS_REG_B ; CLOCK1 ; Untyped ; +; OUTDATA_REG_B ; CLOCK1 ; Untyped ; +; BYTEENA_REG_B ; CLOCK1 ; Untyped ; +; INDATA_ACLR_B ; NONE ; Untyped ; +; WRCONTROL_ACLR_B ; NONE ; Untyped ; +; ADDRESS_ACLR_B ; NONE ; Untyped ; +; OUTDATA_ACLR_B ; NONE ; Untyped ; +; RDCONTROL_ACLR_B ; NONE ; Untyped ; +; BYTEENA_ACLR_B ; NONE ; Untyped ; +; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; +; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; +; RAM_BLOCK_TYPE ; AUTO ; Untyped ; +; BYTE_SIZE ; 8 ; Untyped ; +; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; +; INIT_FILE ; UNUSED ; Untyped ; +; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; +; MAXIMUM_DEPTH ; 0 ; Untyped ; +; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; +; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; +; ENABLE_ECC ; FALSE ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; altsyncram_rb92 ; Untyped ; ++------------------------------------+-----------------+----------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri1:inst61|lpm_bustri:lpm_bustri_component ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 3 ; Signed Integer ; ++----------------+-------+-----------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++----------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component ; ++------------------------------------+-----------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------------------+-----------------+---------------------------------------------------------------------+ +; BYTE_SIZE_BLOCK ; 8 ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH_BYTEENA ; 1 ; Untyped ; +; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; +; WIDTH_A ; 3 ; Signed Integer ; +; WIDTHAD_A ; 4 ; Signed Integer ; +; NUMWORDS_A ; 16 ; Signed Integer ; +; OUTDATA_REG_A ; CLOCK0 ; Untyped ; +; ADDRESS_ACLR_A ; NONE ; Untyped ; +; OUTDATA_ACLR_A ; NONE ; Untyped ; +; WRCONTROL_ACLR_A ; NONE ; Untyped ; +; INDATA_ACLR_A ; NONE ; Untyped ; +; BYTEENA_ACLR_A ; NONE ; Untyped ; +; WIDTH_B ; 3 ; Signed Integer ; +; WIDTHAD_B ; 4 ; Signed Integer ; +; NUMWORDS_B ; 16 ; Signed Integer ; +; INDATA_REG_B ; CLOCK1 ; Untyped ; +; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; +; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; +; ADDRESS_REG_B ; CLOCK1 ; Untyped ; +; OUTDATA_REG_B ; CLOCK1 ; Untyped ; +; BYTEENA_REG_B ; CLOCK1 ; Untyped ; +; INDATA_ACLR_B ; NONE ; Untyped ; +; WRCONTROL_ACLR_B ; NONE ; Untyped ; +; ADDRESS_ACLR_B ; NONE ; Untyped ; +; OUTDATA_ACLR_B ; NONE ; Untyped ; +; RDCONTROL_ACLR_B ; NONE ; Untyped ; +; BYTEENA_ACLR_B ; NONE ; Untyped ; +; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; +; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; +; RAM_BLOCK_TYPE ; AUTO ; Untyped ; +; BYTE_SIZE ; 8 ; Untyped ; +; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; +; INIT_FILE ; UNUSED ; Untyped ; +; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; +; MAXIMUM_DEPTH ; 0 ; Untyped ; +; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; +; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; +; ENABLE_ECC ; FALSE ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; altsyncram_rb92 ; Untyped ; ++------------------------------------+-----------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_BYT:inst58|lpm_bustri:lpm_bustri_component ; ++----------------+-------+--------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+--------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 8 ; Signed Integer ; ++----------------+-------+--------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component ; ++------------------------------------+-----------------+-----------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------------------+-----------------+-----------------------------------------------------------------------+ +; BYTE_SIZE_BLOCK ; 8 ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH_BYTEENA ; 1 ; Untyped ; +; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; +; WIDTH_A ; 8 ; Signed Integer ; +; WIDTHAD_A ; 8 ; Signed Integer ; +; NUMWORDS_A ; 256 ; Signed Integer ; +; OUTDATA_REG_A ; CLOCK0 ; Untyped ; +; ADDRESS_ACLR_A ; NONE ; Untyped ; +; OUTDATA_ACLR_A ; NONE ; Untyped ; +; WRCONTROL_ACLR_A ; NONE ; Untyped ; +; INDATA_ACLR_A ; NONE ; Untyped ; +; BYTEENA_ACLR_A ; NONE ; Untyped ; +; WIDTH_B ; 8 ; Signed Integer ; +; WIDTHAD_B ; 8 ; Signed Integer ; +; NUMWORDS_B ; 256 ; Signed Integer ; +; INDATA_REG_B ; CLOCK1 ; Untyped ; +; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; +; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; +; ADDRESS_REG_B ; CLOCK1 ; Untyped ; +; OUTDATA_REG_B ; CLOCK1 ; Untyped ; +; BYTEENA_REG_B ; CLOCK1 ; Untyped ; +; INDATA_ACLR_B ; NONE ; Untyped ; +; WRCONTROL_ACLR_B ; NONE ; Untyped ; +; ADDRESS_ACLR_B ; NONE ; Untyped ; +; OUTDATA_ACLR_B ; NONE ; Untyped ; +; RDCONTROL_ACLR_B ; NONE ; Untyped ; +; BYTEENA_ACLR_B ; NONE ; Untyped ; +; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; +; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; +; RAM_BLOCK_TYPE ; AUTO ; Untyped ; +; BYTE_SIZE ; 8 ; Untyped ; +; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; +; INIT_FILE ; UNUSED ; Untyped ; +; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; +; MAXIMUM_DEPTH ; 0 ; Untyped ; +; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; +; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; +; ENABLE_ECC ; FALSE ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; altsyncram_pf92 ; Untyped ; ++------------------------------------+-----------------+-----------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++----------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux3:inst102|LPM_MUX:lpm_mux_component ; ++------------------------+-------------+-------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+-------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 1 ; Signed Integer ; +; LPM_SIZE ; 2 ; Signed Integer ; +; LPM_WIDTHS ; 1 ; Signed Integer ; +; LPM_PIPELINE ; 0 ; Signed Integer ; +; CBXI_PARAMETER ; mux_96e ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; ++------------------------+-------------+-------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff5:inst11|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 8 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux2:inst25|LPM_MUX:lpm_mux_component ; ++------------------------+-------------+------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 8 ; Signed Integer ; +; LPM_SIZE ; 16 ; Signed Integer ; +; LPM_WIDTHS ; 4 ; Signed Integer ; +; LPM_PIPELINE ; 2 ; Signed Integer ; +; CBXI_PARAMETER ; mux_mpe ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; ++------------------------+-------------+------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux4:inst81|LPM_MUX:lpm_mux_component ; ++------------------------+-------------+------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 7 ; Signed Integer ; +; LPM_SIZE ; 2 ; Signed Integer ; +; LPM_WIDTHS ; 1 ; Signed Integer ; +; LPM_PIPELINE ; 0 ; Signed Integer ; +; CBXI_PARAMETER ; mux_f6e ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; ++------------------------+-------------+------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant3:inst82|lpm_constant:lpm_constant_component ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 7 ; Signed Integer ; +; LPM_CVALUE ; 0 ; Signed Integer ; +; ENABLE_RUNTIME_MOD ; NO ; Untyped ; +; CBXI_PARAMETER ; lpm_constant_pf6 ; Untyped ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_BYT:inst57|lpm_bustri:lpm_bustri_component ; ++----------------+-------+--------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+--------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 8 ; Signed Integer ; ++----------------+-------+--------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component ; ++------------------------------------+-----------------+-----------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------------------+-----------------+-----------------------------------------------------------------------+ +; BYTE_SIZE_BLOCK ; 8 ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH_BYTEENA ; 1 ; Untyped ; +; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; +; WIDTH_A ; 8 ; Signed Integer ; +; WIDTHAD_A ; 8 ; Signed Integer ; +; NUMWORDS_A ; 256 ; Signed Integer ; +; OUTDATA_REG_A ; CLOCK0 ; Untyped ; +; ADDRESS_ACLR_A ; NONE ; Untyped ; +; OUTDATA_ACLR_A ; NONE ; Untyped ; +; WRCONTROL_ACLR_A ; NONE ; Untyped ; +; INDATA_ACLR_A ; NONE ; Untyped ; +; BYTEENA_ACLR_A ; NONE ; Untyped ; +; WIDTH_B ; 8 ; Signed Integer ; +; WIDTHAD_B ; 8 ; Signed Integer ; +; NUMWORDS_B ; 256 ; Signed Integer ; +; INDATA_REG_B ; CLOCK1 ; Untyped ; +; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; +; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; +; ADDRESS_REG_B ; CLOCK1 ; Untyped ; +; OUTDATA_REG_B ; CLOCK1 ; Untyped ; +; BYTEENA_REG_B ; CLOCK1 ; Untyped ; +; INDATA_ACLR_B ; NONE ; Untyped ; +; WRCONTROL_ACLR_B ; NONE ; Untyped ; +; ADDRESS_ACLR_B ; NONE ; Untyped ; +; OUTDATA_ACLR_B ; NONE ; Untyped ; +; RDCONTROL_ACLR_B ; NONE ; Untyped ; +; BYTEENA_ACLR_B ; NONE ; Untyped ; +; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; +; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; +; RAM_BLOCK_TYPE ; AUTO ; Untyped ; +; BYTE_SIZE ; 8 ; Untyped ; +; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; +; INIT_FILE ; UNUSED ; Untyped ; +; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; +; MAXIMUM_DEPTH ; 0 ; Untyped ; +; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; +; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; +; ENABLE_ECC ; FALSE ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; altsyncram_pf92 ; Untyped ; ++------------------------------------+-----------------+-----------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_BYT:inst53|lpm_bustri:lpm_bustri_component ; ++----------------+-------+--------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+--------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 8 ; Signed Integer ; ++----------------+-------+--------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++----------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component ; ++------------------------------------+-----------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------------------+-----------------+---------------------------------------------------------------------+ +; BYTE_SIZE_BLOCK ; 8 ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH_BYTEENA ; 1 ; Untyped ; +; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; +; WIDTH_A ; 8 ; Signed Integer ; +; WIDTHAD_A ; 8 ; Signed Integer ; +; NUMWORDS_A ; 256 ; Signed Integer ; +; OUTDATA_REG_A ; CLOCK0 ; Untyped ; +; ADDRESS_ACLR_A ; NONE ; Untyped ; +; OUTDATA_ACLR_A ; NONE ; Untyped ; +; WRCONTROL_ACLR_A ; NONE ; Untyped ; +; INDATA_ACLR_A ; NONE ; Untyped ; +; BYTEENA_ACLR_A ; NONE ; Untyped ; +; WIDTH_B ; 8 ; Signed Integer ; +; WIDTHAD_B ; 8 ; Signed Integer ; +; NUMWORDS_B ; 256 ; Signed Integer ; +; INDATA_REG_B ; CLOCK1 ; Untyped ; +; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; +; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; +; ADDRESS_REG_B ; CLOCK1 ; Untyped ; +; OUTDATA_REG_B ; CLOCK1 ; Untyped ; +; BYTEENA_REG_B ; CLOCK1 ; Untyped ; +; INDATA_ACLR_B ; NONE ; Untyped ; +; WRCONTROL_ACLR_B ; NONE ; Untyped ; +; ADDRESS_ACLR_B ; NONE ; Untyped ; +; OUTDATA_ACLR_B ; NONE ; Untyped ; +; RDCONTROL_ACLR_B ; NONE ; Untyped ; +; BYTEENA_ACLR_B ; NONE ; Untyped ; +; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; +; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; +; RAM_BLOCK_TYPE ; AUTO ; Untyped ; +; BYTE_SIZE ; 8 ; Untyped ; +; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; +; INIT_FILE ; UNUSED ; Untyped ; +; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; +; MAXIMUM_DEPTH ; 0 ; Untyped ; +; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; +; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; +; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; +; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; +; ENABLE_ECC ; FALSE ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; altsyncram_pf92 ; Untyped ; ++------------------------------------+-----------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++--------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component ; ++------------------------+--------------+----------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+--------------+----------------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH ; 24 ; Signed Integer ; +; POWER_UP_HIGH ; OFF ; Untyped ; +; OE_REG ; UNUSED ; Untyped ; +; extend_oe_disable ; UNUSED ; Untyped ; +; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; ddio_out_o2f ; Untyped ; ++------------------------+--------------+----------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++--------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux6:inst7|LPM_MUX:lpm_mux_component ; ++------------------------+-------------+-----------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+-----------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 24 ; Signed Integer ; +; LPM_SIZE ; 8 ; Signed Integer ; +; LPM_WIDTHS ; 3 ; Signed Integer ; +; LPM_PIPELINE ; 2 ; Signed Integer ; +; CBXI_PARAMETER ; mux_kpe ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; ++------------------------+-------------+-----------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 24 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 24 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant0:inst59|lpm_constant:lpm_constant_component ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 5 ; Signed Integer ; +; LPM_CVALUE ; 0 ; Signed Integer ; +; ENABLE_RUNTIME_MOD ; NO ; Untyped ; +; CBXI_PARAMETER ; lpm_constant_nf6 ; Untyped ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant0:inst54|lpm_constant:lpm_constant_component ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 5 ; Signed Integer ; +; LPM_CVALUE ; 0 ; Signed Integer ; +; ENABLE_RUNTIME_MOD ; NO ; Untyped ; +; CBXI_PARAMETER ; lpm_constant_nf6 ; Untyped ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant0:inst64|lpm_constant:lpm_constant_component ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 5 ; Signed Integer ; +; LPM_CVALUE ; 0 ; Signed Integer ; +; ENABLE_RUNTIME_MOD ; NO ; Untyped ; +; CBXI_PARAMETER ; lpm_constant_nf6 ; Untyped ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 24 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 24 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant1:inst77|lpm_constant:lpm_constant_component ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 2 ; Signed Integer ; +; LPM_CVALUE ; 0 ; Signed Integer ; +; ENABLE_RUNTIME_MOD ; NO ; Untyped ; +; CBXI_PARAMETER ; lpm_constant_4e6 ; Untyped ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant1:inst80|lpm_constant:lpm_constant_component ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 2 ; Signed Integer ; +; LPM_CVALUE ; 0 ; Signed Integer ; +; ENABLE_RUNTIME_MOD ; NO ; Untyped ; +; CBXI_PARAMETER ; lpm_constant_4e6 ; Untyped ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant1:inst83|lpm_constant:lpm_constant_component ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 2 ; Signed Integer ; +; LPM_CVALUE ; 0 ; Signed Integer ; +; ENABLE_RUNTIME_MOD ; NO ; Untyped ; +; CBXI_PARAMETER ; lpm_constant_4e6 ; Untyped ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 16 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux1:inst24|LPM_MUX:lpm_mux_component ; ++------------------------+-------------+------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 16 ; Signed Integer ; +; LPM_SIZE ; 8 ; Signed Integer ; +; LPM_WIDTHS ; 3 ; Signed Integer ; +; LPM_PIPELINE ; 4 ; Signed Integer ; +; CBXI_PARAMETER ; mux_npe ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; ++------------------------+-------------+------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant2:inst23|lpm_constant:lpm_constant_component ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 8 ; Signed Integer ; +; LPM_CVALUE ; 0 ; Signed Integer ; +; ENABLE_RUNTIME_MOD ; NO ; Untyped ; +; CBXI_PARAMETER ; lpm_constant_qf6 ; Untyped ; ++--------------------+------------------+--------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component ; ++------------------------+-------------+--------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+--------------------------------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+--------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux0:inst21|LPM_MUX:lpm_mux_component ; ++------------------------+-------------+------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_SIZE ; 4 ; Signed Integer ; +; LPM_WIDTHS ; 2 ; Signed Integer ; +; LPM_PIPELINE ; 4 ; Signed Integer ; +; CBXI_PARAMETER ; mux_gpe ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; ++------------------------+-------------+------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++--------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component ; ++------------------------+--------------+----------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+--------------+----------------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH ; 4 ; Signed Integer ; +; POWER_UP_HIGH ; ON ; Untyped ; +; OE_REG ; UNUSED ; Untyped ; +; extend_oe_disable ; UNUSED ; Untyped ; +; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; ddio_out_are ; Untyped ; ++------------------------+--------------+----------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------+ +; LPM_WIDTH ; 8 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll2:inst12|altpll:altpll_component ; ++-------------------------------+--------------------+--------------------------------+ +; Parameter Name ; Value ; Type ; ++-------------------------------+--------------------+--------------------------------+ +; OPERATION_MODE ; SOURCE_SYNCHRONOUS ; Untyped ; +; PLL_TYPE ; AUTO ; Untyped ; +; QUALIFY_CONF_DONE ; OFF ; Untyped ; +; COMPENSATE_CLOCK ; CLK0 ; Untyped ; +; SCAN_CHAIN ; LONG ; Untyped ; +; PRIMARY_CLOCK ; INCLK0 ; Untyped ; +; INCLK0_INPUT_FREQUENCY ; 30303 ; Signed Integer ; +; INCLK1_INPUT_FREQUENCY ; 0 ; Untyped ; +; GATE_LOCK_SIGNAL ; NO ; Untyped ; +; GATE_LOCK_COUNTER ; 0 ; Untyped ; +; LOCK_HIGH ; 1 ; Untyped ; +; LOCK_LOW ; 1 ; Untyped ; +; VALID_LOCK_MULTIPLIER ; 1 ; Untyped ; +; INVALID_LOCK_MULTIPLIER ; 5 ; Untyped ; +; SWITCH_OVER_ON_LOSSCLK ; OFF ; Untyped ; +; SWITCH_OVER_ON_GATED_LOCK ; OFF ; Untyped ; +; ENABLE_SWITCH_OVER_COUNTER ; OFF ; Untyped ; +; SKIP_VCO ; OFF ; Untyped ; +; SWITCH_OVER_COUNTER ; 0 ; Untyped ; +; SWITCH_OVER_TYPE ; AUTO ; Untyped ; +; FEEDBACK_SOURCE ; EXTCLK0 ; Untyped ; +; BANDWIDTH ; 0 ; Untyped ; +; BANDWIDTH_TYPE ; AUTO ; Untyped ; +; SPREAD_FREQUENCY ; 0 ; Untyped ; +; DOWN_SPREAD ; 0 ; Untyped ; +; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF ; Untyped ; +; SELF_RESET_ON_LOSS_LOCK ; OFF ; Untyped ; +; CLK9_MULTIPLY_BY ; 0 ; Untyped ; +; CLK8_MULTIPLY_BY ; 0 ; Untyped ; +; CLK7_MULTIPLY_BY ; 0 ; Untyped ; +; CLK6_MULTIPLY_BY ; 0 ; Untyped ; +; CLK5_MULTIPLY_BY ; 1 ; Untyped ; +; CLK4_MULTIPLY_BY ; 2 ; Signed Integer ; +; CLK3_MULTIPLY_BY ; 4 ; Signed Integer ; +; CLK2_MULTIPLY_BY ; 4 ; Signed Integer ; +; CLK1_MULTIPLY_BY ; 4 ; Signed Integer ; +; CLK0_MULTIPLY_BY ; 4 ; Signed Integer ; +; CLK9_DIVIDE_BY ; 0 ; Untyped ; +; CLK8_DIVIDE_BY ; 0 ; Untyped ; +; CLK7_DIVIDE_BY ; 0 ; Untyped ; +; CLK6_DIVIDE_BY ; 0 ; Untyped ; +; CLK5_DIVIDE_BY ; 1 ; Untyped ; +; CLK4_DIVIDE_BY ; 1 ; Signed Integer ; +; CLK3_DIVIDE_BY ; 1 ; Signed Integer ; +; CLK2_DIVIDE_BY ; 1 ; Signed Integer ; +; CLK1_DIVIDE_BY ; 1 ; Signed Integer ; +; CLK0_DIVIDE_BY ; 1 ; Signed Integer ; +; CLK9_PHASE_SHIFT ; 0 ; Untyped ; +; CLK8_PHASE_SHIFT ; 0 ; Untyped ; +; CLK7_PHASE_SHIFT ; 0 ; Untyped ; +; CLK6_PHASE_SHIFT ; 0 ; Untyped ; +; CLK5_PHASE_SHIFT ; 0 ; Untyped ; +; CLK4_PHASE_SHIFT ; 11364 ; Untyped ; +; CLK3_PHASE_SHIFT ; 2210 ; Untyped ; +; CLK2_PHASE_SHIFT ; 3788 ; Untyped ; +; CLK1_PHASE_SHIFT ; 0 ; Untyped ; +; CLK0_PHASE_SHIFT ; 5051 ; Untyped ; +; CLK5_TIME_DELAY ; 0 ; Untyped ; +; CLK4_TIME_DELAY ; 0 ; Untyped ; +; CLK3_TIME_DELAY ; 0 ; Untyped ; +; CLK2_TIME_DELAY ; 0 ; Untyped ; +; CLK1_TIME_DELAY ; 0 ; Untyped ; +; CLK0_TIME_DELAY ; 0 ; Untyped ; +; CLK9_DUTY_CYCLE ; 50 ; Untyped ; +; CLK8_DUTY_CYCLE ; 50 ; Untyped ; +; CLK7_DUTY_CYCLE ; 50 ; Untyped ; +; CLK6_DUTY_CYCLE ; 50 ; Untyped ; +; CLK5_DUTY_CYCLE ; 50 ; Untyped ; +; CLK4_DUTY_CYCLE ; 50 ; Signed Integer ; +; CLK3_DUTY_CYCLE ; 50 ; Signed Integer ; +; CLK2_DUTY_CYCLE ; 50 ; Signed Integer ; +; CLK1_DUTY_CYCLE ; 50 ; Signed Integer ; +; CLK0_DUTY_CYCLE ; 50 ; Signed Integer ; +; CLK9_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK8_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK7_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK6_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK5_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK4_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK3_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK2_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK1_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK0_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK9_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK8_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK7_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK6_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK5_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK4_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK3_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK2_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK1_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK0_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; LOCK_WINDOW_UI ; 0.05 ; Untyped ; +; LOCK_WINDOW_UI_BITS ; UNUSED ; Untyped ; +; VCO_RANGE_DETECTOR_LOW_BITS ; UNUSED ; Untyped ; +; VCO_RANGE_DETECTOR_HIGH_BITS ; UNUSED ; Untyped ; +; DPA_MULTIPLY_BY ; 0 ; Untyped ; +; DPA_DIVIDE_BY ; 1 ; Untyped ; +; DPA_DIVIDER ; 0 ; Untyped ; +; EXTCLK3_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK2_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK1_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK0_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK3_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK2_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK1_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK0_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK3_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK2_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK1_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK0_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK3_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK2_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK1_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK0_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK3_DUTY_CYCLE ; 50 ; Untyped ; +; EXTCLK2_DUTY_CYCLE ; 50 ; Untyped ; +; EXTCLK1_DUTY_CYCLE ; 50 ; Untyped ; +; EXTCLK0_DUTY_CYCLE ; 50 ; Untyped ; +; VCO_MULTIPLY_BY ; 0 ; Untyped ; +; VCO_DIVIDE_BY ; 0 ; Untyped ; +; SCLKOUT0_PHASE_SHIFT ; 0 ; Untyped ; +; SCLKOUT1_PHASE_SHIFT ; 0 ; Untyped ; +; VCO_MIN ; 0 ; Untyped ; +; VCO_MAX ; 0 ; Untyped ; +; VCO_CENTER ; 0 ; Untyped ; +; PFD_MIN ; 0 ; Untyped ; +; PFD_MAX ; 0 ; Untyped ; +; M_INITIAL ; 0 ; Untyped ; +; M ; 0 ; Untyped ; +; N ; 1 ; Untyped ; +; M2 ; 1 ; Untyped ; +; N2 ; 1 ; Untyped ; +; SS ; 1 ; Untyped ; +; C0_HIGH ; 0 ; Untyped ; +; C1_HIGH ; 0 ; Untyped ; +; C2_HIGH ; 0 ; Untyped ; +; C3_HIGH ; 0 ; Untyped ; +; C4_HIGH ; 0 ; Untyped ; +; C5_HIGH ; 0 ; Untyped ; +; C6_HIGH ; 0 ; Untyped ; +; C7_HIGH ; 0 ; Untyped ; +; C8_HIGH ; 0 ; Untyped ; +; C9_HIGH ; 0 ; Untyped ; +; C0_LOW ; 0 ; Untyped ; +; C1_LOW ; 0 ; Untyped ; +; C2_LOW ; 0 ; Untyped ; +; C3_LOW ; 0 ; Untyped ; +; C4_LOW ; 0 ; Untyped ; +; C5_LOW ; 0 ; Untyped ; +; C6_LOW ; 0 ; Untyped ; +; C7_LOW ; 0 ; Untyped ; +; C8_LOW ; 0 ; Untyped ; +; C9_LOW ; 0 ; Untyped ; +; C0_INITIAL ; 0 ; Untyped ; +; C1_INITIAL ; 0 ; Untyped ; +; C2_INITIAL ; 0 ; Untyped ; +; C3_INITIAL ; 0 ; Untyped ; +; C4_INITIAL ; 0 ; Untyped ; +; C5_INITIAL ; 0 ; Untyped ; +; C6_INITIAL ; 0 ; Untyped ; +; C7_INITIAL ; 0 ; Untyped ; +; C8_INITIAL ; 0 ; Untyped ; +; C9_INITIAL ; 0 ; Untyped ; +; C0_MODE ; BYPASS ; Untyped ; +; C1_MODE ; BYPASS ; Untyped ; +; C2_MODE ; BYPASS ; Untyped ; +; C3_MODE ; BYPASS ; Untyped ; +; C4_MODE ; BYPASS ; Untyped ; +; C5_MODE ; BYPASS ; Untyped ; +; C6_MODE ; BYPASS ; Untyped ; +; C7_MODE ; BYPASS ; Untyped ; +; C8_MODE ; BYPASS ; Untyped ; +; C9_MODE ; BYPASS ; Untyped ; +; C0_PH ; 0 ; Untyped ; +; C1_PH ; 0 ; Untyped ; +; C2_PH ; 0 ; Untyped ; +; C3_PH ; 0 ; Untyped ; +; C4_PH ; 0 ; Untyped ; +; C5_PH ; 0 ; Untyped ; +; C6_PH ; 0 ; Untyped ; +; C7_PH ; 0 ; Untyped ; +; C8_PH ; 0 ; Untyped ; +; C9_PH ; 0 ; Untyped ; +; L0_HIGH ; 1 ; Untyped ; +; L1_HIGH ; 1 ; Untyped ; +; G0_HIGH ; 1 ; Untyped ; +; G1_HIGH ; 1 ; Untyped ; +; G2_HIGH ; 1 ; Untyped ; +; G3_HIGH ; 1 ; Untyped ; +; E0_HIGH ; 1 ; Untyped ; +; E1_HIGH ; 1 ; Untyped ; +; E2_HIGH ; 1 ; Untyped ; +; E3_HIGH ; 1 ; Untyped ; +; L0_LOW ; 1 ; Untyped ; +; L1_LOW ; 1 ; Untyped ; +; G0_LOW ; 1 ; Untyped ; +; G1_LOW ; 1 ; Untyped ; +; G2_LOW ; 1 ; Untyped ; +; G3_LOW ; 1 ; Untyped ; +; E0_LOW ; 1 ; Untyped ; +; E1_LOW ; 1 ; Untyped ; +; E2_LOW ; 1 ; Untyped ; +; E3_LOW ; 1 ; Untyped ; +; L0_INITIAL ; 1 ; Untyped ; +; L1_INITIAL ; 1 ; Untyped ; +; G0_INITIAL ; 1 ; Untyped ; +; G1_INITIAL ; 1 ; Untyped ; +; G2_INITIAL ; 1 ; Untyped ; +; G3_INITIAL ; 1 ; Untyped ; +; E0_INITIAL ; 1 ; Untyped ; +; E1_INITIAL ; 1 ; Untyped ; +; E2_INITIAL ; 1 ; Untyped ; +; E3_INITIAL ; 1 ; Untyped ; +; L0_MODE ; BYPASS ; Untyped ; +; L1_MODE ; BYPASS ; Untyped ; +; G0_MODE ; BYPASS ; Untyped ; +; G1_MODE ; BYPASS ; Untyped ; +; G2_MODE ; BYPASS ; Untyped ; +; G3_MODE ; BYPASS ; Untyped ; +; E0_MODE ; BYPASS ; Untyped ; +; E1_MODE ; BYPASS ; Untyped ; +; E2_MODE ; BYPASS ; Untyped ; +; E3_MODE ; BYPASS ; Untyped ; +; L0_PH ; 0 ; Untyped ; +; L1_PH ; 0 ; Untyped ; +; G0_PH ; 0 ; Untyped ; +; G1_PH ; 0 ; Untyped ; +; G2_PH ; 0 ; Untyped ; +; G3_PH ; 0 ; Untyped ; +; E0_PH ; 0 ; Untyped ; +; E1_PH ; 0 ; Untyped ; +; E2_PH ; 0 ; Untyped ; +; E3_PH ; 0 ; Untyped ; +; M_PH ; 0 ; Untyped ; +; C1_USE_CASC_IN ; OFF ; Untyped ; +; C2_USE_CASC_IN ; OFF ; Untyped ; +; C3_USE_CASC_IN ; OFF ; Untyped ; +; C4_USE_CASC_IN ; OFF ; Untyped ; +; C5_USE_CASC_IN ; OFF ; Untyped ; +; C6_USE_CASC_IN ; OFF ; Untyped ; +; C7_USE_CASC_IN ; OFF ; Untyped ; +; C8_USE_CASC_IN ; OFF ; Untyped ; +; C9_USE_CASC_IN ; OFF ; Untyped ; +; CLK0_COUNTER ; G0 ; Untyped ; +; CLK1_COUNTER ; G0 ; Untyped ; +; CLK2_COUNTER ; G0 ; Untyped ; +; CLK3_COUNTER ; G0 ; Untyped ; +; CLK4_COUNTER ; G0 ; Untyped ; +; CLK5_COUNTER ; G0 ; Untyped ; +; CLK6_COUNTER ; E0 ; Untyped ; +; CLK7_COUNTER ; E1 ; Untyped ; +; CLK8_COUNTER ; E2 ; Untyped ; +; CLK9_COUNTER ; E3 ; Untyped ; +; L0_TIME_DELAY ; 0 ; Untyped ; +; L1_TIME_DELAY ; 0 ; Untyped ; +; G0_TIME_DELAY ; 0 ; Untyped ; +; G1_TIME_DELAY ; 0 ; Untyped ; +; G2_TIME_DELAY ; 0 ; Untyped ; +; G3_TIME_DELAY ; 0 ; Untyped ; +; E0_TIME_DELAY ; 0 ; Untyped ; +; E1_TIME_DELAY ; 0 ; Untyped ; +; E2_TIME_DELAY ; 0 ; Untyped ; +; E3_TIME_DELAY ; 0 ; Untyped ; +; M_TIME_DELAY ; 0 ; Untyped ; +; N_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK3_COUNTER ; E3 ; Untyped ; +; EXTCLK2_COUNTER ; E2 ; Untyped ; +; EXTCLK1_COUNTER ; E1 ; Untyped ; +; EXTCLK0_COUNTER ; E0 ; Untyped ; +; ENABLE0_COUNTER ; L0 ; Untyped ; +; ENABLE1_COUNTER ; L0 ; Untyped ; +; CHARGE_PUMP_CURRENT ; 2 ; Untyped ; +; LOOP_FILTER_R ; 1.000000 ; Untyped ; +; LOOP_FILTER_C ; 5 ; Untyped ; +; CHARGE_PUMP_CURRENT_BITS ; 9999 ; Untyped ; +; LOOP_FILTER_R_BITS ; 9999 ; Untyped ; +; LOOP_FILTER_C_BITS ; 9999 ; Untyped ; +; VCO_POST_SCALE ; 0 ; Untyped ; +; CLK2_OUTPUT_FREQUENCY ; 0 ; Untyped ; +; CLK1_OUTPUT_FREQUENCY ; 0 ; Untyped ; +; CLK0_OUTPUT_FREQUENCY ; 0 ; Untyped ; +; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; +; PORT_CLKENA0 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA1 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA2 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA3 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA4 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA5 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLKENA0 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLKENA1 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLKENA2 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLKENA3 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLK0 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLK1 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLK2 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLK3 ; PORT_UNUSED ; Untyped ; +; PORT_CLKBAD0 ; PORT_UNUSED ; Untyped ; +; PORT_CLKBAD1 ; PORT_UNUSED ; Untyped ; +; PORT_CLK0 ; PORT_USED ; Untyped ; +; PORT_CLK1 ; PORT_USED ; Untyped ; +; PORT_CLK2 ; PORT_USED ; Untyped ; +; PORT_CLK3 ; PORT_USED ; Untyped ; +; PORT_CLK4 ; PORT_USED ; Untyped ; +; PORT_CLK5 ; PORT_UNUSED ; Untyped ; +; PORT_CLK6 ; PORT_UNUSED ; Untyped ; +; PORT_CLK7 ; PORT_UNUSED ; Untyped ; +; PORT_CLK8 ; PORT_UNUSED ; Untyped ; +; PORT_CLK9 ; PORT_UNUSED ; Untyped ; +; PORT_SCANDATA ; PORT_UNUSED ; Untyped ; +; PORT_SCANDATAOUT ; PORT_UNUSED ; Untyped ; +; PORT_SCANDONE ; PORT_UNUSED ; Untyped ; +; PORT_SCLKOUT1 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_SCLKOUT0 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_ACTIVECLOCK ; PORT_UNUSED ; Untyped ; +; PORT_CLKLOSS ; PORT_UNUSED ; Untyped ; +; PORT_INCLK1 ; PORT_UNUSED ; Untyped ; +; PORT_INCLK0 ; PORT_USED ; Untyped ; +; PORT_FBIN ; PORT_UNUSED ; Untyped ; +; PORT_PLLENA ; PORT_UNUSED ; Untyped ; +; PORT_CLKSWITCH ; PORT_UNUSED ; Untyped ; +; PORT_ARESET ; PORT_UNUSED ; Untyped ; +; PORT_PFDENA ; PORT_UNUSED ; Untyped ; +; PORT_SCANCLK ; PORT_UNUSED ; Untyped ; +; PORT_SCANACLR ; PORT_UNUSED ; Untyped ; +; PORT_SCANREAD ; PORT_UNUSED ; Untyped ; +; PORT_SCANWRITE ; PORT_UNUSED ; Untyped ; +; PORT_ENABLE0 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_ENABLE1 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_LOCKED ; PORT_UNUSED ; Untyped ; +; PORT_CONFIGUPDATE ; PORT_UNUSED ; Untyped ; +; PORT_FBOUT ; PORT_CONNECTIVITY ; Untyped ; +; PORT_PHASEDONE ; PORT_UNUSED ; Untyped ; +; PORT_PHASESTEP ; PORT_UNUSED ; Untyped ; +; PORT_PHASEUPDOWN ; PORT_UNUSED ; Untyped ; +; PORT_SCANCLKENA ; PORT_UNUSED ; Untyped ; +; PORT_PHASECOUNTERSELECT ; PORT_UNUSED ; Untyped ; +; PORT_VCOOVERRANGE ; PORT_CONNECTIVITY ; Untyped ; +; PORT_VCOUNDERRANGE ; PORT_CONNECTIVITY ; Untyped ; +; M_TEST_SOURCE ; 5 ; Untyped ; +; C0_TEST_SOURCE ; 5 ; Untyped ; +; C1_TEST_SOURCE ; 5 ; Untyped ; +; C2_TEST_SOURCE ; 5 ; Untyped ; +; C3_TEST_SOURCE ; 5 ; Untyped ; +; C4_TEST_SOURCE ; 5 ; Untyped ; +; C5_TEST_SOURCE ; 5 ; Untyped ; +; C6_TEST_SOURCE ; 5 ; Untyped ; +; C7_TEST_SOURCE ; 5 ; Untyped ; +; C8_TEST_SOURCE ; 5 ; Untyped ; +; C9_TEST_SOURCE ; 5 ; Untyped ; +; CBXI_PARAMETER ; altpll_isv2 ; Untyped ; +; VCO_FREQUENCY_CONTROL ; AUTO ; Untyped ; +; VCO_PHASE_SHIFT_STEP ; 0 ; Untyped ; +; WIDTH_CLOCK ; 5 ; Signed Integer ; +; WIDTH_PHASECOUNTERSELECT ; 4 ; Untyped ; +; USING_FBMIMICBIDIR_PORT ; OFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; SCAN_CHAIN_MIF_FILE ; UNUSED ; Untyped ; +; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++-------------------------------+--------------------+--------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll4:inst22|altpll:altpll_component ; ++-------------------------------+-------------------+---------------------------------+ +; Parameter Name ; Value ; Type ; ++-------------------------------+-------------------+---------------------------------+ +; OPERATION_MODE ; NORMAL ; Untyped ; +; PLL_TYPE ; AUTO ; Untyped ; +; QUALIFY_CONF_DONE ; OFF ; Untyped ; +; COMPENSATE_CLOCK ; CLK0 ; Untyped ; +; SCAN_CHAIN ; LONG ; Untyped ; +; PRIMARY_CLOCK ; INCLK0 ; Untyped ; +; INCLK0_INPUT_FREQUENCY ; 20833 ; Untyped ; +; INCLK1_INPUT_FREQUENCY ; 0 ; Untyped ; +; GATE_LOCK_SIGNAL ; NO ; Untyped ; +; GATE_LOCK_COUNTER ; 0 ; Untyped ; +; LOCK_HIGH ; 1 ; Untyped ; +; LOCK_LOW ; 1 ; Untyped ; +; VALID_LOCK_MULTIPLIER ; 1 ; Untyped ; +; INVALID_LOCK_MULTIPLIER ; 5 ; Untyped ; +; SWITCH_OVER_ON_LOSSCLK ; OFF ; Untyped ; +; SWITCH_OVER_ON_GATED_LOCK ; OFF ; Untyped ; +; ENABLE_SWITCH_OVER_COUNTER ; OFF ; Untyped ; +; SKIP_VCO ; OFF ; Untyped ; +; SWITCH_OVER_COUNTER ; 0 ; Untyped ; +; SWITCH_OVER_TYPE ; AUTO ; Untyped ; +; FEEDBACK_SOURCE ; EXTCLK0 ; Untyped ; +; BANDWIDTH ; 0 ; Untyped ; +; BANDWIDTH_TYPE ; AUTO ; Untyped ; +; SPREAD_FREQUENCY ; 0 ; Untyped ; +; DOWN_SPREAD ; 0 ; Untyped ; +; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF ; Untyped ; +; SELF_RESET_ON_LOSS_LOCK ; OFF ; Untyped ; +; CLK9_MULTIPLY_BY ; 0 ; Untyped ; +; CLK8_MULTIPLY_BY ; 0 ; Untyped ; +; CLK7_MULTIPLY_BY ; 0 ; Untyped ; +; CLK6_MULTIPLY_BY ; 0 ; Untyped ; +; CLK5_MULTIPLY_BY ; 1 ; Untyped ; +; CLK4_MULTIPLY_BY ; 1 ; Untyped ; +; CLK3_MULTIPLY_BY ; 1 ; Untyped ; +; CLK2_MULTIPLY_BY ; 1 ; Untyped ; +; CLK1_MULTIPLY_BY ; 1 ; Untyped ; +; CLK0_MULTIPLY_BY ; 2 ; Untyped ; +; CLK9_DIVIDE_BY ; 0 ; Untyped ; +; CLK8_DIVIDE_BY ; 0 ; Untyped ; +; CLK7_DIVIDE_BY ; 0 ; Untyped ; +; CLK6_DIVIDE_BY ; 0 ; Untyped ; +; CLK5_DIVIDE_BY ; 1 ; Untyped ; +; CLK4_DIVIDE_BY ; 1 ; Untyped ; +; CLK3_DIVIDE_BY ; 1 ; Untyped ; +; CLK2_DIVIDE_BY ; 1 ; Untyped ; +; CLK1_DIVIDE_BY ; 1 ; Untyped ; +; CLK0_DIVIDE_BY ; 1 ; Untyped ; +; CLK9_PHASE_SHIFT ; 0 ; Untyped ; +; CLK8_PHASE_SHIFT ; 0 ; Untyped ; +; CLK7_PHASE_SHIFT ; 0 ; Untyped ; +; CLK6_PHASE_SHIFT ; 0 ; Untyped ; +; CLK5_PHASE_SHIFT ; 0 ; Untyped ; +; CLK4_PHASE_SHIFT ; 0 ; Untyped ; +; CLK3_PHASE_SHIFT ; 0 ; Untyped ; +; CLK2_PHASE_SHIFT ; 0 ; Untyped ; +; CLK1_PHASE_SHIFT ; 0 ; Untyped ; +; CLK0_PHASE_SHIFT ; 0 ; Untyped ; +; CLK5_TIME_DELAY ; 0 ; Untyped ; +; CLK4_TIME_DELAY ; 0 ; Untyped ; +; CLK3_TIME_DELAY ; 0 ; Untyped ; +; CLK2_TIME_DELAY ; 0 ; Untyped ; +; CLK1_TIME_DELAY ; 0 ; Untyped ; +; CLK0_TIME_DELAY ; 0 ; Untyped ; +; CLK9_DUTY_CYCLE ; 50 ; Untyped ; +; CLK8_DUTY_CYCLE ; 50 ; Untyped ; +; CLK7_DUTY_CYCLE ; 50 ; Untyped ; +; CLK6_DUTY_CYCLE ; 50 ; Untyped ; +; CLK5_DUTY_CYCLE ; 50 ; Untyped ; +; CLK4_DUTY_CYCLE ; 50 ; Untyped ; +; CLK3_DUTY_CYCLE ; 50 ; Untyped ; +; CLK2_DUTY_CYCLE ; 50 ; Untyped ; +; CLK1_DUTY_CYCLE ; 50 ; Untyped ; +; CLK0_DUTY_CYCLE ; 50 ; Untyped ; +; CLK9_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK8_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK7_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK6_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK5_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK4_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK3_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK2_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK1_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK0_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; +; CLK9_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK8_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK7_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK6_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK5_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK4_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK3_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK2_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK1_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; CLK0_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; +; LOCK_WINDOW_UI ; 0.05 ; Untyped ; +; LOCK_WINDOW_UI_BITS ; UNUSED ; Untyped ; +; VCO_RANGE_DETECTOR_LOW_BITS ; UNUSED ; Untyped ; +; VCO_RANGE_DETECTOR_HIGH_BITS ; UNUSED ; Untyped ; +; DPA_MULTIPLY_BY ; 0 ; Untyped ; +; DPA_DIVIDE_BY ; 1 ; Untyped ; +; DPA_DIVIDER ; 0 ; Untyped ; +; EXTCLK3_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK2_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK1_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK0_MULTIPLY_BY ; 1 ; Untyped ; +; EXTCLK3_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK2_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK1_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK0_DIVIDE_BY ; 1 ; Untyped ; +; EXTCLK3_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK2_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK1_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK0_PHASE_SHIFT ; 0 ; Untyped ; +; EXTCLK3_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK2_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK1_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK0_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK3_DUTY_CYCLE ; 50 ; Untyped ; +; EXTCLK2_DUTY_CYCLE ; 50 ; Untyped ; +; EXTCLK1_DUTY_CYCLE ; 50 ; Untyped ; +; EXTCLK0_DUTY_CYCLE ; 50 ; Untyped ; +; VCO_MULTIPLY_BY ; 0 ; Untyped ; +; VCO_DIVIDE_BY ; 0 ; Untyped ; +; SCLKOUT0_PHASE_SHIFT ; 0 ; Untyped ; +; SCLKOUT1_PHASE_SHIFT ; 0 ; Untyped ; +; VCO_MIN ; 0 ; Untyped ; +; VCO_MAX ; 0 ; Untyped ; +; VCO_CENTER ; 0 ; Untyped ; +; PFD_MIN ; 0 ; Untyped ; +; PFD_MAX ; 0 ; Untyped ; +; M_INITIAL ; 0 ; Untyped ; +; M ; 0 ; Untyped ; +; N ; 1 ; Untyped ; +; M2 ; 1 ; Untyped ; +; N2 ; 1 ; Untyped ; +; SS ; 1 ; Untyped ; +; C0_HIGH ; 0 ; Untyped ; +; C1_HIGH ; 0 ; Untyped ; +; C2_HIGH ; 0 ; Untyped ; +; C3_HIGH ; 0 ; Untyped ; +; C4_HIGH ; 0 ; Untyped ; +; C5_HIGH ; 0 ; Untyped ; +; C6_HIGH ; 0 ; Untyped ; +; C7_HIGH ; 0 ; Untyped ; +; C8_HIGH ; 0 ; Untyped ; +; C9_HIGH ; 0 ; Untyped ; +; C0_LOW ; 0 ; Untyped ; +; C1_LOW ; 0 ; Untyped ; +; C2_LOW ; 0 ; Untyped ; +; C3_LOW ; 0 ; Untyped ; +; C4_LOW ; 0 ; Untyped ; +; C5_LOW ; 0 ; Untyped ; +; C6_LOW ; 0 ; Untyped ; +; C7_LOW ; 0 ; Untyped ; +; C8_LOW ; 0 ; Untyped ; +; C9_LOW ; 0 ; Untyped ; +; C0_INITIAL ; 0 ; Untyped ; +; C1_INITIAL ; 0 ; Untyped ; +; C2_INITIAL ; 0 ; Untyped ; +; C3_INITIAL ; 0 ; Untyped ; +; C4_INITIAL ; 0 ; Untyped ; +; C5_INITIAL ; 0 ; Untyped ; +; C6_INITIAL ; 0 ; Untyped ; +; C7_INITIAL ; 0 ; Untyped ; +; C8_INITIAL ; 0 ; Untyped ; +; C9_INITIAL ; 0 ; Untyped ; +; C0_MODE ; BYPASS ; Untyped ; +; C1_MODE ; BYPASS ; Untyped ; +; C2_MODE ; BYPASS ; Untyped ; +; C3_MODE ; BYPASS ; Untyped ; +; C4_MODE ; BYPASS ; Untyped ; +; C5_MODE ; BYPASS ; Untyped ; +; C6_MODE ; BYPASS ; Untyped ; +; C7_MODE ; BYPASS ; Untyped ; +; C8_MODE ; BYPASS ; Untyped ; +; C9_MODE ; BYPASS ; Untyped ; +; C0_PH ; 0 ; Untyped ; +; C1_PH ; 0 ; Untyped ; +; C2_PH ; 0 ; Untyped ; +; C3_PH ; 0 ; Untyped ; +; C4_PH ; 0 ; Untyped ; +; C5_PH ; 0 ; Untyped ; +; C6_PH ; 0 ; Untyped ; +; C7_PH ; 0 ; Untyped ; +; C8_PH ; 0 ; Untyped ; +; C9_PH ; 0 ; Untyped ; +; L0_HIGH ; 1 ; Untyped ; +; L1_HIGH ; 1 ; Untyped ; +; G0_HIGH ; 1 ; Untyped ; +; G1_HIGH ; 1 ; Untyped ; +; G2_HIGH ; 1 ; Untyped ; +; G3_HIGH ; 1 ; Untyped ; +; E0_HIGH ; 1 ; Untyped ; +; E1_HIGH ; 1 ; Untyped ; +; E2_HIGH ; 1 ; Untyped ; +; E3_HIGH ; 1 ; Untyped ; +; L0_LOW ; 1 ; Untyped ; +; L1_LOW ; 1 ; Untyped ; +; G0_LOW ; 1 ; Untyped ; +; G1_LOW ; 1 ; Untyped ; +; G2_LOW ; 1 ; Untyped ; +; G3_LOW ; 1 ; Untyped ; +; E0_LOW ; 1 ; Untyped ; +; E1_LOW ; 1 ; Untyped ; +; E2_LOW ; 1 ; Untyped ; +; E3_LOW ; 1 ; Untyped ; +; L0_INITIAL ; 1 ; Untyped ; +; L1_INITIAL ; 1 ; Untyped ; +; G0_INITIAL ; 1 ; Untyped ; +; G1_INITIAL ; 1 ; Untyped ; +; G2_INITIAL ; 1 ; Untyped ; +; G3_INITIAL ; 1 ; Untyped ; +; E0_INITIAL ; 1 ; Untyped ; +; E1_INITIAL ; 1 ; Untyped ; +; E2_INITIAL ; 1 ; Untyped ; +; E3_INITIAL ; 1 ; Untyped ; +; L0_MODE ; BYPASS ; Untyped ; +; L1_MODE ; BYPASS ; Untyped ; +; G0_MODE ; BYPASS ; Untyped ; +; G1_MODE ; BYPASS ; Untyped ; +; G2_MODE ; BYPASS ; Untyped ; +; G3_MODE ; BYPASS ; Untyped ; +; E0_MODE ; BYPASS ; Untyped ; +; E1_MODE ; BYPASS ; Untyped ; +; E2_MODE ; BYPASS ; Untyped ; +; E3_MODE ; BYPASS ; Untyped ; +; L0_PH ; 0 ; Untyped ; +; L1_PH ; 0 ; Untyped ; +; G0_PH ; 0 ; Untyped ; +; G1_PH ; 0 ; Untyped ; +; G2_PH ; 0 ; Untyped ; +; G3_PH ; 0 ; Untyped ; +; E0_PH ; 0 ; Untyped ; +; E1_PH ; 0 ; Untyped ; +; E2_PH ; 0 ; Untyped ; +; E3_PH ; 0 ; Untyped ; +; M_PH ; 0 ; Untyped ; +; C1_USE_CASC_IN ; OFF ; Untyped ; +; C2_USE_CASC_IN ; OFF ; Untyped ; +; C3_USE_CASC_IN ; OFF ; Untyped ; +; C4_USE_CASC_IN ; OFF ; Untyped ; +; C5_USE_CASC_IN ; OFF ; Untyped ; +; C6_USE_CASC_IN ; OFF ; Untyped ; +; C7_USE_CASC_IN ; OFF ; Untyped ; +; C8_USE_CASC_IN ; OFF ; Untyped ; +; C9_USE_CASC_IN ; OFF ; Untyped ; +; CLK0_COUNTER ; G0 ; Untyped ; +; CLK1_COUNTER ; G0 ; Untyped ; +; CLK2_COUNTER ; G0 ; Untyped ; +; CLK3_COUNTER ; G0 ; Untyped ; +; CLK4_COUNTER ; G0 ; Untyped ; +; CLK5_COUNTER ; G0 ; Untyped ; +; CLK6_COUNTER ; E0 ; Untyped ; +; CLK7_COUNTER ; E1 ; Untyped ; +; CLK8_COUNTER ; E2 ; Untyped ; +; CLK9_COUNTER ; E3 ; Untyped ; +; L0_TIME_DELAY ; 0 ; Untyped ; +; L1_TIME_DELAY ; 0 ; Untyped ; +; G0_TIME_DELAY ; 0 ; Untyped ; +; G1_TIME_DELAY ; 0 ; Untyped ; +; G2_TIME_DELAY ; 0 ; Untyped ; +; G3_TIME_DELAY ; 0 ; Untyped ; +; E0_TIME_DELAY ; 0 ; Untyped ; +; E1_TIME_DELAY ; 0 ; Untyped ; +; E2_TIME_DELAY ; 0 ; Untyped ; +; E3_TIME_DELAY ; 0 ; Untyped ; +; M_TIME_DELAY ; 0 ; Untyped ; +; N_TIME_DELAY ; 0 ; Untyped ; +; EXTCLK3_COUNTER ; E3 ; Untyped ; +; EXTCLK2_COUNTER ; E2 ; Untyped ; +; EXTCLK1_COUNTER ; E1 ; Untyped ; +; EXTCLK0_COUNTER ; E0 ; Untyped ; +; ENABLE0_COUNTER ; L0 ; Untyped ; +; ENABLE1_COUNTER ; L0 ; Untyped ; +; CHARGE_PUMP_CURRENT ; 2 ; Untyped ; +; LOOP_FILTER_R ; 1.000000 ; Untyped ; +; LOOP_FILTER_C ; 5 ; Untyped ; +; CHARGE_PUMP_CURRENT_BITS ; 9999 ; Untyped ; +; LOOP_FILTER_R_BITS ; 9999 ; Untyped ; +; LOOP_FILTER_C_BITS ; 9999 ; Untyped ; +; VCO_POST_SCALE ; 0 ; Untyped ; +; CLK2_OUTPUT_FREQUENCY ; 0 ; Untyped ; +; CLK1_OUTPUT_FREQUENCY ; 0 ; Untyped ; +; CLK0_OUTPUT_FREQUENCY ; 0 ; Untyped ; +; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; +; PORT_CLKENA0 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA1 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA2 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA3 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA4 ; PORT_UNUSED ; Untyped ; +; PORT_CLKENA5 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLKENA0 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLKENA1 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLKENA2 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLKENA3 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_EXTCLK0 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLK1 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLK2 ; PORT_UNUSED ; Untyped ; +; PORT_EXTCLK3 ; PORT_UNUSED ; Untyped ; +; PORT_CLKBAD0 ; PORT_UNUSED ; Untyped ; +; PORT_CLKBAD1 ; PORT_UNUSED ; Untyped ; +; PORT_CLK0 ; PORT_USED ; Untyped ; +; PORT_CLK1 ; PORT_UNUSED ; Untyped ; +; PORT_CLK2 ; PORT_UNUSED ; Untyped ; +; PORT_CLK3 ; PORT_UNUSED ; Untyped ; +; PORT_CLK4 ; PORT_UNUSED ; Untyped ; +; PORT_CLK5 ; PORT_UNUSED ; Untyped ; +; PORT_CLK6 ; PORT_UNUSED ; Untyped ; +; PORT_CLK7 ; PORT_UNUSED ; Untyped ; +; PORT_CLK8 ; PORT_UNUSED ; Untyped ; +; PORT_CLK9 ; PORT_UNUSED ; Untyped ; +; PORT_SCANDATA ; PORT_USED ; Untyped ; +; PORT_SCANDATAOUT ; PORT_USED ; Untyped ; +; PORT_SCANDONE ; PORT_USED ; Untyped ; +; PORT_SCLKOUT1 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_SCLKOUT0 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_ACTIVECLOCK ; PORT_UNUSED ; Untyped ; +; PORT_CLKLOSS ; PORT_UNUSED ; Untyped ; +; PORT_INCLK1 ; PORT_UNUSED ; Untyped ; +; PORT_INCLK0 ; PORT_USED ; Untyped ; +; PORT_FBIN ; PORT_UNUSED ; Untyped ; +; PORT_PLLENA ; PORT_UNUSED ; Untyped ; +; PORT_CLKSWITCH ; PORT_UNUSED ; Untyped ; +; PORT_ARESET ; PORT_USED ; Untyped ; +; PORT_PFDENA ; PORT_UNUSED ; Untyped ; +; PORT_SCANCLK ; PORT_USED ; Untyped ; +; PORT_SCANACLR ; PORT_UNUSED ; Untyped ; +; PORT_SCANREAD ; PORT_UNUSED ; Untyped ; +; PORT_SCANWRITE ; PORT_UNUSED ; Untyped ; +; PORT_ENABLE0 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_ENABLE1 ; PORT_CONNECTIVITY ; Untyped ; +; PORT_LOCKED ; PORT_USED ; Untyped ; +; PORT_CONFIGUPDATE ; PORT_USED ; Untyped ; +; PORT_FBOUT ; PORT_CONNECTIVITY ; Untyped ; +; PORT_PHASEDONE ; PORT_UNUSED ; Untyped ; +; PORT_PHASESTEP ; PORT_UNUSED ; Untyped ; +; PORT_PHASEUPDOWN ; PORT_UNUSED ; Untyped ; +; PORT_SCANCLKENA ; PORT_USED ; Untyped ; +; PORT_PHASECOUNTERSELECT ; PORT_UNUSED ; Untyped ; +; PORT_VCOOVERRANGE ; PORT_CONNECTIVITY ; Untyped ; +; PORT_VCOUNDERRANGE ; PORT_CONNECTIVITY ; Untyped ; +; M_TEST_SOURCE ; 5 ; Untyped ; +; C0_TEST_SOURCE ; 5 ; Untyped ; +; C1_TEST_SOURCE ; 5 ; Untyped ; +; C2_TEST_SOURCE ; 5 ; Untyped ; +; C3_TEST_SOURCE ; 5 ; Untyped ; +; C4_TEST_SOURCE ; 5 ; Untyped ; +; C5_TEST_SOURCE ; 5 ; Untyped ; +; C6_TEST_SOURCE ; 5 ; Untyped ; +; C7_TEST_SOURCE ; 5 ; Untyped ; +; C8_TEST_SOURCE ; 5 ; Untyped ; +; C9_TEST_SOURCE ; 5 ; Untyped ; +; CBXI_PARAMETER ; altpll_c6j2 ; Untyped ; +; VCO_FREQUENCY_CONTROL ; AUTO ; Untyped ; +; VCO_PHASE_SHIFT_STEP ; 0 ; Untyped ; +; WIDTH_CLOCK ; 5 ; Untyped ; +; WIDTH_PHASECOUNTERSELECT ; 4 ; Untyped ; +; USING_FBMIMICBIDIR_PORT ; OFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; SCAN_CHAIN_MIF_FILE ; altpll4.mif ; Untyped ; +; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++-------------------------------+-------------------+---------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component ; ++-----------------+-------+---------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++-----------------+-------+---------------------------------------------------------------------------------------------------------------+ +; WIDTH_BYTEENA_A ; 1 ; Untyped ; +; WIDTH_BYTEENA_B ; 1 ; Untyped ; ++-----------------+-------+---------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++----------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4 ; ++------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+ +; BYTE_SIZE_BLOCK ; 8 ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH_BYTEENA ; 1 ; Untyped ; +; OPERATION_MODE ; SINGLE_PORT ; Untyped ; +; WIDTH_A ; 1 ; Untyped ; +; WIDTHAD_A ; 8 ; Untyped ; +; NUMWORDS_A ; 144 ; Untyped ; +; OUTDATA_REG_A ; UNREGISTERED ; Untyped ; +; ADDRESS_ACLR_A ; NONE ; Untyped ; +; OUTDATA_ACLR_A ; NONE ; Untyped ; +; WRCONTROL_ACLR_A ; NONE ; Untyped ; +; INDATA_ACLR_A ; NONE ; Untyped ; +; BYTEENA_ACLR_A ; NONE ; Untyped ; +; WIDTH_B ; 1 ; Untyped ; +; WIDTHAD_B ; 1 ; Untyped ; +; NUMWORDS_B ; 1 ; Untyped ; +; INDATA_REG_B ; CLOCK1 ; Untyped ; +; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; +; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; +; ADDRESS_REG_B ; CLOCK1 ; Untyped ; +; OUTDATA_REG_B ; UNREGISTERED ; Untyped ; +; BYTEENA_REG_B ; CLOCK1 ; Untyped ; +; INDATA_ACLR_B ; NONE ; Untyped ; +; WRCONTROL_ACLR_B ; NONE ; Untyped ; +; ADDRESS_ACLR_B ; NONE ; Untyped ; +; OUTDATA_ACLR_B ; NONE ; Untyped ; +; RDCONTROL_ACLR_B ; NONE ; Untyped ; +; BYTEENA_ACLR_B ; NONE ; Untyped ; +; WIDTH_BYTEENA_A ; 1 ; Untyped ; +; WIDTH_BYTEENA_B ; 1 ; Untyped ; +; RAM_BLOCK_TYPE ; AUTO ; Untyped ; +; BYTE_SIZE ; 8 ; Untyped ; +; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_A ; NEW_DATA_NO_NBE_READ ; Untyped ; +; READ_DURING_WRITE_MODE_PORT_B ; NEW_DATA_NO_NBE_READ ; Untyped ; +; INIT_FILE ; UNUSED ; Untyped ; +; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; +; MAXIMUM_DEPTH ; 0 ; Untyped ; +; CLOCK_ENABLE_INPUT_A ; NORMAL ; Untyped ; +; CLOCK_ENABLE_INPUT_B ; NORMAL ; Untyped ; +; CLOCK_ENABLE_OUTPUT_A ; NORMAL ; Untyped ; +; CLOCK_ENABLE_OUTPUT_B ; NORMAL ; Untyped ; +; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; +; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; +; ENABLE_ECC ; FALSE ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; altsyncram_46r ; Untyped ; ++------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub5 ; ++------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 9 ; Untyped ; +; LPM_REPRESENTATION ; SIGNED ; Untyped ; +; LPM_DIRECTION ; DEFAULT ; Untyped ; +; ONE_INPUT_IS_CONSTANT ; NO ; Untyped ; +; LPM_PIPELINE ; 0 ; Untyped ; +; MAXIMIZE_SPEED ; 5 ; Untyped ; +; REGISTERED_AT_END ; 0 ; Untyped ; +; OPTIMIZE_FOR_SPEED ; 9 ; Untyped ; +; USE_CS_BUFFERS ; 1 ; Untyped ; +; CARRY_CHAIN ; MANUAL ; Untyped ; +; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; USE_WYS ; OFF ; Untyped ; +; STYLE ; FAST ; Untyped ; +; CBXI_PARAMETER ; add_sub_hpa ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub6 ; ++------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 8 ; Untyped ; +; LPM_REPRESENTATION ; SIGNED ; Untyped ; +; LPM_DIRECTION ; DEFAULT ; Untyped ; +; ONE_INPUT_IS_CONSTANT ; NO ; Untyped ; +; LPM_PIPELINE ; 0 ; Untyped ; +; MAXIMIZE_SPEED ; 5 ; Untyped ; +; REGISTERED_AT_END ; 0 ; Untyped ; +; OPTIMIZE_FOR_SPEED ; 9 ; Untyped ; +; USE_CS_BUFFERS ; 1 ; Untyped ; +; CARRY_CHAIN ; MANUAL ; Untyped ; +; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; USE_WYS ; OFF ; Untyped ; +; STYLE ; FAST ; Untyped ; +; CBXI_PARAMETER ; add_sub_k8a ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7 ; ++------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ +; lpm_width ; 8 ; Untyped ; +; LPM_REPRESENTATION ; UNSIGNED ; Untyped ; +; LPM_PIPELINE ; 0 ; Untyped ; +; CHAIN_SIZE ; 8 ; Untyped ; +; ONE_INPUT_IS_CONSTANT ; NO ; Untyped ; +; CARRY_CHAIN ; MANUAL ; Untyped ; +; CASCADE_CHAIN ; MANUAL ; Untyped ; +; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; +; CASCADE_CHAIN_LENGTH ; 2 ; CASCADE_CHAIN_LENGTH ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; cmpr_tnd ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1 ; ++------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 8 ; Untyped ; +; LPM_DIRECTION ; DOWN ; Untyped ; +; LPM_MODULUS ; 144 ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CARRY_CHAIN ; MANUAL ; Untyped ; +; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; +; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; +; CARRY_CNT_EN ; SMART ; Untyped ; +; LABWIDE_SCLR ; ON ; Untyped ; +; USE_NEW_VERSION ; TRUE ; Untyped ; +; CBXI_PARAMETER ; cntr_30l ; Untyped ; ++------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12 ; ++------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 8 ; Untyped ; +; LPM_DIRECTION ; DOWN ; Untyped ; +; LPM_MODULUS ; 144 ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CARRY_CHAIN ; MANUAL ; Untyped ; +; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; +; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; +; CARRY_CNT_EN ; SMART ; Untyped ; +; LABWIDE_SCLR ; ON ; Untyped ; +; USE_NEW_VERSION ; TRUE ; Untyped ; +; CBXI_PARAMETER ; cntr_30l ; Untyped ; ++------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13 ; ++------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 6 ; Untyped ; +; LPM_DIRECTION ; DOWN ; Untyped ; +; LPM_MODULUS ; 0 ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CARRY_CHAIN ; MANUAL ; Untyped ; +; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; +; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; +; CARRY_CNT_EN ; SMART ; Untyped ; +; LABWIDE_SCLR ; ON ; Untyped ; +; USE_NEW_VERSION ; TRUE ; Untyped ; +; CBXI_PARAMETER ; cntr_qij ; Untyped ; ++------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14 ; ++------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 5 ; Untyped ; +; LPM_DIRECTION ; DOWN ; Untyped ; +; LPM_MODULUS ; 0 ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CARRY_CHAIN ; MANUAL ; Untyped ; +; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; +; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; +; CARRY_CNT_EN ; SMART ; Untyped ; +; LABWIDE_SCLR ; ON ; Untyped ; +; USE_NEW_VERSION ; TRUE ; Untyped ; +; CBXI_PARAMETER ; cntr_pij ; Untyped ; ++------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15 ; ++------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 8 ; Untyped ; +; LPM_DIRECTION ; DOWN ; Untyped ; +; LPM_MODULUS ; 144 ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CARRY_CHAIN ; MANUAL ; Untyped ; +; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; +; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; +; CARRY_CNT_EN ; SMART ; Untyped ; +; LABWIDE_SCLR ; ON ; Untyped ; +; USE_NEW_VERSION ; TRUE ; Untyped ; +; CBXI_PARAMETER ; cntr_30l ; Untyped ; ++------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2 ; ++------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 8 ; Untyped ; +; LPM_DIRECTION ; UP ; Untyped ; +; LPM_MODULUS ; 0 ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CARRY_CHAIN ; MANUAL ; Untyped ; +; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; +; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; +; CARRY_CNT_EN ; SMART ; Untyped ; +; LABWIDE_SCLR ; ON ; Untyped ; +; USE_NEW_VERSION ; TRUE ; Untyped ; +; CBXI_PARAMETER ; cntr_9cj ; Untyped ; ++------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3 ; ++------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 5 ; Untyped ; +; LPM_DIRECTION ; DOWN ; Untyped ; +; LPM_MODULUS ; 0 ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CARRY_CHAIN ; MANUAL ; Untyped ; +; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; +; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; +; CARRY_CNT_EN ; SMART ; Untyped ; +; LABWIDE_SCLR ; ON ; Untyped ; +; USE_NEW_VERSION ; TRUE ; Untyped ; +; CBXI_PARAMETER ; cntr_pij ; Untyped ; ++------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_decode:decode11 ; ++------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 3 ; Untyped ; +; LPM_DECODES ; 5 ; Untyped ; +; LPM_PIPELINE ; 0 ; Untyped ; +; CASCADE_CHAIN ; MANUAL ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; decode_2af ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: lpm_ff0:inst1|lpm_ff:lpm_ff_component ; ++------------------------+-------------+---------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+---------------------------------------------+ +; LPM_WIDTH ; 32 ; Signed Integer ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_FFTYPE ; DFF ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; NOTHING ; Untyped ; +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; ++------------------------+-------------+---------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00000|lpm_bustri:lpm_bustri_component ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 8 ; Signed Integer ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 8 ; Signed Integer ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 8 ; Signed Integer ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +; LPM_WIDTH ; 8 ; Signed Integer ; ++----------------+-------+----------------------------------------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++----------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: lpm_counter0:inst18|lpm_counter:lpm_counter_component ; ++------------------------+-------------+-------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+-------------+-------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTH ; 18 ; Signed Integer ; +; LPM_DIRECTION ; UP ; Untyped ; +; LPM_MODULUS ; 0 ; Untyped ; +; LPM_AVALUE ; UNUSED ; Untyped ; +; LPM_SVALUE ; UNUSED ; Untyped ; +; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CARRY_CHAIN ; MANUAL ; Untyped ; +; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; +; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; +; CARRY_CNT_EN ; SMART ; Untyped ; +; LABWIDE_SCLR ; ON ; Untyped ; +; USE_NEW_VERSION ; TRUE ; Untyped ; +; CBXI_PARAMETER ; cntr_mph ; Untyped ; ++------------------------+-------------+-------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altddio_out3:inst5|altddio_out:altddio_out_component ; ++------------------------+--------------+-----------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+--------------+-----------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH ; 1 ; Signed Integer ; +; POWER_UP_HIGH ; OFF ; Untyped ; +; OE_REG ; UNUSED ; Untyped ; +; extend_oe_disable ; UNUSED ; Untyped ; +; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; ddio_out_31f ; Untyped ; ++------------------------+--------------+-----------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altddio_out3:inst6|altddio_out:altddio_out_component ; ++------------------------+--------------+-----------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+--------------+-----------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH ; 1 ; Signed Integer ; +; POWER_UP_HIGH ; OFF ; Untyped ; +; OE_REG ; UNUSED ; Untyped ; +; extend_oe_disable ; UNUSED ; Untyped ; +; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; ddio_out_31f ; Untyped ; ++------------------------+--------------+-----------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altddio_out3:inst8|altddio_out:altddio_out_component ; ++------------------------+--------------+-----------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+--------------+-----------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH ; 1 ; Signed Integer ; +; POWER_UP_HIGH ; OFF ; Untyped ; +; OE_REG ; UNUSED ; Untyped ; +; extend_oe_disable ; UNUSED ; Untyped ; +; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; ddio_out_31f ; Untyped ; ++------------------------+--------------+-----------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++---------------------------------------------------------------------------------------------------+ +; Parameter Settings for User Entity Instance: altddio_out3:inst9|altddio_out:altddio_out_component ; ++------------------------+--------------+-----------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------+--------------+-----------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; WIDTH ; 1 ; Signed Integer ; +; POWER_UP_HIGH ; OFF ; Untyped ; +; OE_REG ; UNUSED ; Untyped ; +; extend_oe_disable ; UNUSED ; Untyped ; +; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CBXI_PARAMETER ; ddio_out_31f ; Untyped ; ++------------------------+--------------+-----------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for Inferred Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14 ; ++------------------------------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------------------------------+-------------+---------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTHA ; 12 ; Untyped ; +; LPM_WIDTHB ; 6 ; Untyped ; +; LPM_WIDTHP ; 18 ; Untyped ; +; LPM_WIDTHR ; 18 ; Untyped ; +; LPM_WIDTHS ; 1 ; Untyped ; +; LPM_REPRESENTATION ; UNSIGNED ; Untyped ; +; LPM_PIPELINE ; 0 ; Untyped ; +; LATENCY ; 0 ; Untyped ; +; INPUT_A_IS_CONSTANT ; NO ; Untyped ; +; INPUT_B_IS_CONSTANT ; NO ; Untyped ; +; USE_EAB ; OFF ; Untyped ; +; MAXIMIZE_SPEED ; 5 ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CARRY_CHAIN ; MANUAL ; Untyped ; +; APEX20K_TECHNOLOGY_MAPPER ; LUT ; TECH_MAPPER_APEX20K ; +; DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO ; Untyped ; +; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO ; 0 ; Untyped ; +; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0 ; Untyped ; +; CBXI_PARAMETER ; mult_cat ; Untyped ; +; INPUT_A_FIXED_VALUE ; Bx ; Untyped ; +; INPUT_B_FIXED_VALUE ; Bx ; Untyped ; +; USE_AHDL_IMPLEMENTATION ; OFF ; Untyped ; ++------------------------------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++-----------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for Inferred Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6 ; ++------------------------------------------------+-------------+--------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------------------------------+-------------+--------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTHA ; 12 ; Untyped ; +; LPM_WIDTHB ; 5 ; Untyped ; +; LPM_WIDTHP ; 17 ; Untyped ; +; LPM_WIDTHR ; 17 ; Untyped ; +; LPM_WIDTHS ; 1 ; Untyped ; +; LPM_REPRESENTATION ; UNSIGNED ; Untyped ; +; LPM_PIPELINE ; 0 ; Untyped ; +; LATENCY ; 0 ; Untyped ; +; INPUT_A_IS_CONSTANT ; NO ; Untyped ; +; INPUT_B_IS_CONSTANT ; NO ; Untyped ; +; USE_EAB ; OFF ; Untyped ; +; MAXIMIZE_SPEED ; 5 ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CARRY_CHAIN ; MANUAL ; Untyped ; +; APEX20K_TECHNOLOGY_MAPPER ; LUT ; TECH_MAPPER_APEX20K ; +; DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO ; Untyped ; +; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO ; 0 ; Untyped ; +; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0 ; Untyped ; +; CBXI_PARAMETER ; mult_aat ; Untyped ; +; INPUT_A_FIXED_VALUE ; Bx ; Untyped ; +; INPUT_B_FIXED_VALUE ; Bx ; Untyped ; +; USE_AHDL_IMPLEMENTATION ; OFF ; Untyped ; ++------------------------------------------------+-------------+--------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------------------------------------------------------------------+ +; Parameter Settings for Inferred Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12 ; ++------------------------------------------------+-------------+---------------------------------------------------------------------+ +; Parameter Name ; Value ; Type ; ++------------------------------------------------+-------------+---------------------------------------------------------------------+ +; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; +; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; +; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; +; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; +; LPM_WIDTHA ; 12 ; Untyped ; +; LPM_WIDTHB ; 5 ; Untyped ; +; LPM_WIDTHP ; 17 ; Untyped ; +; LPM_WIDTHR ; 17 ; Untyped ; +; LPM_WIDTHS ; 1 ; Untyped ; +; LPM_REPRESENTATION ; UNSIGNED ; Untyped ; +; LPM_PIPELINE ; 0 ; Untyped ; +; LATENCY ; 0 ; Untyped ; +; INPUT_A_IS_CONSTANT ; NO ; Untyped ; +; INPUT_B_IS_CONSTANT ; NO ; Untyped ; +; USE_EAB ; OFF ; Untyped ; +; MAXIMIZE_SPEED ; 5 ; Untyped ; +; DEVICE_FAMILY ; Cyclone III ; Untyped ; +; CARRY_CHAIN ; MANUAL ; Untyped ; +; APEX20K_TECHNOLOGY_MAPPER ; LUT ; TECH_MAPPER_APEX20K ; +; DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO ; Untyped ; +; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO ; 0 ; Untyped ; +; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0 ; Untyped ; +; CBXI_PARAMETER ; mult_aat ; Untyped ; +; INPUT_A_FIXED_VALUE ; Bx ; Untyped ; +; INPUT_B_FIXED_VALUE ; Bx ; Untyped ; +; USE_AHDL_IMPLEMENTATION ; OFF ; Untyped ; ++------------------------------------------------+-------------+---------------------------------------------------------------------+ +Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". + + ++------------------------------------------------------------------------+ +; altpll Parameter Settings by Entity Instance ; ++-------------------------------+----------------------------------------+ +; Name ; Value ; ++-------------------------------+----------------------------------------+ +; Number of entity instances ; 4 ; +; Entity Instance ; altpll1:inst|altpll:altpll_component ; +; -- OPERATION_MODE ; SOURCE_SYNCHRONOUS ; +; -- PLL_TYPE ; AUTO ; +; -- PRIMARY_CLOCK ; INCLK0 ; +; -- INCLK0_INPUT_FREQUENCY ; 30303 ; +; -- INCLK1_INPUT_FREQUENCY ; 0 ; +; -- VCO_MULTIPLY_BY ; 0 ; +; -- VCO_DIVIDE_BY ; 0 ; +; Entity Instance ; altpll3:inst13|altpll:altpll_component ; +; -- OPERATION_MODE ; SOURCE_SYNCHRONOUS ; +; -- PLL_TYPE ; AUTO ; +; -- PRIMARY_CLOCK ; INCLK0 ; +; -- INCLK0_INPUT_FREQUENCY ; 30303 ; +; -- INCLK1_INPUT_FREQUENCY ; 0 ; +; -- VCO_MULTIPLY_BY ; 0 ; +; -- VCO_DIVIDE_BY ; 0 ; +; Entity Instance ; altpll2:inst12|altpll:altpll_component ; +; -- OPERATION_MODE ; SOURCE_SYNCHRONOUS ; +; -- PLL_TYPE ; AUTO ; +; -- PRIMARY_CLOCK ; INCLK0 ; +; -- INCLK0_INPUT_FREQUENCY ; 30303 ; +; -- INCLK1_INPUT_FREQUENCY ; 0 ; +; -- VCO_MULTIPLY_BY ; 0 ; +; -- VCO_DIVIDE_BY ; 0 ; +; Entity Instance ; altpll4:inst22|altpll:altpll_component ; +; -- OPERATION_MODE ; NORMAL ; +; -- PLL_TYPE ; AUTO ; +; -- PRIMARY_CLOCK ; INCLK0 ; +; -- INCLK0_INPUT_FREQUENCY ; 20833 ; +; -- INCLK1_INPUT_FREQUENCY ; 0 ; +; -- VCO_MULTIPLY_BY ; 0 ; +; -- VCO_DIVIDE_BY ; 0 ; ++-------------------------------+----------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------+ +; lpm_shiftreg Parameter Settings by Entity Instance ; ++----------------------------+---------------------------------------------------------------------------------+ +; Name ; Value ; ++----------------------------+---------------------------------------------------------------------------------+ +; Number of entity instances ; 11 ; +; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst89|lpm_shiftreg:lpm_shiftreg_component ; +; -- LPM_WIDTH ; 5 ; +; -- LPM_DIRECTION ; RIGHT ; +; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component ; +; -- LPM_WIDTH ; 5 ; +; -- LPM_DIRECTION ; RIGHT ; +; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component ; +; -- LPM_WIDTH ; 5 ; +; -- LPM_DIRECTION ; RIGHT ; +; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component ; +; -- LPM_WIDTH ; 16 ; +; -- LPM_DIRECTION ; LEFT ; +; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component ; +; -- LPM_WIDTH ; 16 ; +; -- LPM_DIRECTION ; LEFT ; +; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component ; +; -- LPM_WIDTH ; 16 ; +; -- LPM_DIRECTION ; LEFT ; +; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component ; +; -- LPM_WIDTH ; 16 ; +; -- LPM_DIRECTION ; LEFT ; +; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component ; +; -- LPM_WIDTH ; 16 ; +; -- LPM_DIRECTION ; LEFT ; +; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component ; +; -- LPM_WIDTH ; 16 ; +; -- LPM_DIRECTION ; LEFT ; +; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component ; +; -- LPM_WIDTH ; 16 ; +; -- LPM_DIRECTION ; LEFT ; +; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component ; +; -- LPM_WIDTH ; 16 ; +; -- LPM_DIRECTION ; LEFT ; ++----------------------------+---------------------------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------------------------+ +; dcfifo Parameter Settings by Entity Instance ; ++----------------------------+------------------------------------------------------------------+ +; Name ; Value ; ++----------------------------+------------------------------------------------------------------+ +; Number of entity instances ; 1 ; +; Entity Instance ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component ; +; -- FIFO Type ; Dual Clock ; +; -- LPM_WIDTH ; 128 ; +; -- LPM_NUMWORDS ; 512 ; +; -- LPM_SHOWAHEAD ; OFF ; +; -- USE_EAB ; ON ; ++----------------------------+------------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------------------------+ +; scfifo Parameter Settings by Entity Instance ; ++----------------------------+------------------------------------------------------------------+ +; Name ; Value ; ++----------------------------+------------------------------------------------------------------+ +; Number of entity instances ; 1 ; +; Entity Instance ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component ; +; -- FIFO Type ; Single Clock ; +; -- lpm_width ; 128 ; +; -- LPM_NUMWORDS ; 128 ; +; -- LPM_SHOWAHEAD ; ON ; +; -- USE_EAB ; ON ; ++----------------------------+------------------------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; altsyncram Parameter Settings by Entity Instance ; ++-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+ +; Name ; Value ; ++-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+ +; Number of entity instances ; 10 ; +; Entity Instance ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component ; +; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; +; -- WIDTH_A ; 6 ; +; -- NUMWORDS_A ; 256 ; +; -- OUTDATA_REG_A ; CLOCK0 ; +; -- WIDTH_B ; 6 ; +; -- NUMWORDS_B ; 256 ; +; -- ADDRESS_REG_B ; CLOCK1 ; +; -- OUTDATA_REG_B ; CLOCK1 ; +; -- RAM_BLOCK_TYPE ; AUTO ; +; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; +; Entity Instance ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component ; +; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; +; -- WIDTH_A ; 6 ; +; -- NUMWORDS_A ; 256 ; +; -- OUTDATA_REG_A ; CLOCK0 ; +; -- WIDTH_B ; 6 ; +; -- NUMWORDS_B ; 256 ; +; -- ADDRESS_REG_B ; CLOCK1 ; +; -- OUTDATA_REG_B ; CLOCK1 ; +; -- RAM_BLOCK_TYPE ; AUTO ; +; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; +; Entity Instance ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component ; +; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; +; -- WIDTH_A ; 6 ; +; -- NUMWORDS_A ; 256 ; +; -- OUTDATA_REG_A ; CLOCK0 ; +; -- WIDTH_B ; 6 ; +; -- NUMWORDS_B ; 256 ; +; -- ADDRESS_REG_B ; CLOCK1 ; +; -- OUTDATA_REG_B ; CLOCK1 ; +; -- RAM_BLOCK_TYPE ; AUTO ; +; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; +; Entity Instance ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component ; +; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; +; -- WIDTH_A ; 3 ; +; -- NUMWORDS_A ; 16 ; +; -- OUTDATA_REG_A ; CLOCK0 ; +; -- WIDTH_B ; 3 ; +; -- NUMWORDS_B ; 16 ; +; -- ADDRESS_REG_B ; CLOCK1 ; +; -- OUTDATA_REG_B ; CLOCK1 ; +; -- RAM_BLOCK_TYPE ; AUTO ; +; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; +; Entity Instance ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component ; +; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; +; -- WIDTH_A ; 3 ; +; -- NUMWORDS_A ; 16 ; +; -- OUTDATA_REG_A ; CLOCK0 ; +; -- WIDTH_B ; 3 ; +; -- NUMWORDS_B ; 16 ; +; -- ADDRESS_REG_B ; CLOCK1 ; +; -- OUTDATA_REG_B ; CLOCK1 ; +; -- RAM_BLOCK_TYPE ; AUTO ; +; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; +; Entity Instance ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component ; +; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; +; -- WIDTH_A ; 3 ; +; -- NUMWORDS_A ; 16 ; +; -- OUTDATA_REG_A ; CLOCK0 ; +; -- WIDTH_B ; 3 ; +; -- NUMWORDS_B ; 16 ; +; -- ADDRESS_REG_B ; CLOCK1 ; +; -- OUTDATA_REG_B ; CLOCK1 ; +; -- RAM_BLOCK_TYPE ; AUTO ; +; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; +; Entity Instance ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component ; +; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; +; -- WIDTH_A ; 8 ; +; -- NUMWORDS_A ; 256 ; +; -- OUTDATA_REG_A ; CLOCK0 ; +; -- WIDTH_B ; 8 ; +; -- NUMWORDS_B ; 256 ; +; -- ADDRESS_REG_B ; CLOCK1 ; +; -- OUTDATA_REG_B ; CLOCK1 ; +; -- RAM_BLOCK_TYPE ; AUTO ; +; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; +; Entity Instance ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component ; +; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; +; -- WIDTH_A ; 8 ; +; -- NUMWORDS_A ; 256 ; +; -- OUTDATA_REG_A ; CLOCK0 ; +; -- WIDTH_B ; 8 ; +; -- NUMWORDS_B ; 256 ; +; -- ADDRESS_REG_B ; CLOCK1 ; +; -- OUTDATA_REG_B ; CLOCK1 ; +; -- RAM_BLOCK_TYPE ; AUTO ; +; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; +; Entity Instance ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component ; +; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; +; -- WIDTH_A ; 8 ; +; -- NUMWORDS_A ; 256 ; +; -- OUTDATA_REG_A ; CLOCK0 ; +; -- WIDTH_B ; 8 ; +; -- NUMWORDS_B ; 256 ; +; -- ADDRESS_REG_B ; CLOCK1 ; +; -- OUTDATA_REG_B ; CLOCK1 ; +; -- RAM_BLOCK_TYPE ; AUTO ; +; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; +; Entity Instance ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4 ; +; -- OPERATION_MODE ; SINGLE_PORT ; +; -- WIDTH_A ; 1 ; +; -- NUMWORDS_A ; 144 ; +; -- OUTDATA_REG_A ; UNREGISTERED ; +; -- WIDTH_B ; 1 ; +; -- NUMWORDS_B ; 1 ; +; -- ADDRESS_REG_B ; CLOCK1 ; +; -- OUTDATA_REG_B ; UNREGISTERED ; +; -- RAM_BLOCK_TYPE ; AUTO ; +; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; ++-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------+ +; lpm_mult Parameter Settings by Entity Instance ; ++---------------------------------------+-----------------------------------------------------------------------------------+ +; Name ; Value ; ++---------------------------------------+-----------------------------------------------------------------------------------+ +; Number of entity instances ; 3 ; +; Entity Instance ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14 ; +; -- LPM_WIDTHA ; 12 ; +; -- LPM_WIDTHB ; 6 ; +; -- LPM_WIDTHP ; 18 ; +; -- LPM_REPRESENTATION ; UNSIGNED ; +; -- INPUT_A_IS_CONSTANT ; NO ; +; -- INPUT_B_IS_CONSTANT ; NO ; +; -- USE_EAB ; OFF ; +; -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO ; +; -- INPUT_A_FIXED_VALUE ; Bx ; +; -- INPUT_B_FIXED_VALUE ; Bx ; +; Entity Instance ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6 ; +; -- LPM_WIDTHA ; 12 ; +; -- LPM_WIDTHB ; 5 ; +; -- LPM_WIDTHP ; 17 ; +; -- LPM_REPRESENTATION ; UNSIGNED ; +; -- INPUT_A_IS_CONSTANT ; NO ; +; -- INPUT_B_IS_CONSTANT ; NO ; +; -- USE_EAB ; OFF ; +; -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO ; +; -- INPUT_A_FIXED_VALUE ; Bx ; +; -- INPUT_B_FIXED_VALUE ; Bx ; +; Entity Instance ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12 ; +; -- LPM_WIDTHA ; 12 ; +; -- LPM_WIDTHB ; 5 ; +; -- LPM_WIDTHP ; 17 ; +; -- LPM_REPRESENTATION ; UNSIGNED ; +; -- INPUT_A_IS_CONSTANT ; NO ; +; -- INPUT_B_IS_CONSTANT ; NO ; +; -- USE_EAB ; OFF ; +; -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO ; +; -- INPUT_A_FIXED_VALUE ; Bx ; +; -- INPUT_B_FIXED_VALUE ; Bx ; ++---------------------------------------+-----------------------------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------+ +; Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND" ; ++-------------+--------+----------+-------------------------------------------------------------------------------------+ +; Port ; Type ; Severity ; Details ; ++-------------+--------+----------+-------------------------------------------------------------------------------------+ +; seln ; Input ; Info ; Stuck at VCC ; +; bc2 ; Input ; Info ; Stuck at VCC ; +; a9n ; Input ; Info ; Stuck at GND ; +; a8 ; Input ; Info ; Stuck at VCC ; +; da_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; io_a_in ; Input ; Info ; Stuck at GND ; +; io_a_out[2] ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; io_a_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; io_b_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; ++-------------+--------+----------+-------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------+ +; Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP" ; ++----------+--------+----------+-------------------------------------------------------------------------------------+ +; Port ; Type ; Severity ; Details ; ++----------+--------+----------+-------------------------------------------------------------------------------------+ +; data_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; gpip_out ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; gpip_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; iein ; Input ; Info ; Stuck at GND ; +; ieon ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; tai ; Input ; Info ; Stuck at GND ; +; tao ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; tbo ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; tco ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; so_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; rrn ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; trn ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; ++----------+--------+----------+-------------------------------------------------------------------------------------+ + + ++------------------------------------------------------------------------------------------------------------------------+ +; Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI" ; ++---------+--------+----------+------------------------------------------------------------------------------------------+ +; Port ; Type ; Severity ; Details ; ++---------+--------+----------+------------------------------------------------------------------------------------------+ +; cs2n ; Input ; Info ; Stuck at GND ; +; data_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; ctsn ; Input ; Info ; Stuck at GND ; +; dcdn ; Input ; Info ; Stuck at GND ; +; rtsn ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; ++---------+--------+----------+------------------------------------------------------------------------------------------+ + + ++----------------------------------------------------------------------------------------------------------------------------+ +; Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD" ; ++---------+--------+----------+----------------------------------------------------------------------------------------------+ +; Port ; Type ; Severity ; Details ; ++---------+--------+----------+----------------------------------------------------------------------------------------------+ +; cs1 ; Input ; Info ; Stuck at VCC ; +; data_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; ctsn ; Input ; Info ; Stuck at GND ; +; dcdn ; Input ; Info ; Stuck at GND ; +; rtsn ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; ++---------+--------+----------+----------------------------------------------------------------------------------------------+ + + ++----------------------------------------------------------------------------------------------------------------------------------------------+ +; Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS" ; ++------------+--------+----------+-------------------------------------------------------------------------------------------------------------+ +; Port ; Type ; Severity ; Details ; ++------------+--------+----------+-------------------------------------------------------------------------------------------------------------+ +; icr_out[7] ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; icr_out[5] ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; ++------------+--------+----------+-------------------------------------------------------------------------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------+ +; Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI" ; ++----------+--------+----------+-------------------------------------------------------------------------------------+ +; Port ; Type ; Severity ; Details ; ++----------+--------+----------+-------------------------------------------------------------------------------------+ +; data_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; csn ; Input ; Info ; Stuck at VCC ; +; eopn ; Input ; Info ; Stuck at VCC ; +; ready ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; ack_inn ; Input ; Info ; Stuck at VCC ; +; ack_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; atn_inn ; Input ; Info ; Stuck at VCC ; +; atn_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; req_outn ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; req_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; ion_out ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; io_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; cdn_out ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; cd_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; msg_outn ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; msg_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; ++----------+--------+----------+-------------------------------------------------------------------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------+ +; Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC" ; ++---------+--------+----------+-------------------------------------------------------------------------------------+ +; Port ; Type ; Severity ; Details ; ++---------+--------+----------+-------------------------------------------------------------------------------------+ +; data_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; +; dden ; Input ; Info ; Stuck at GND ; ++---------+--------+----------+-------------------------------------------------------------------------------------+ + + ++-------------------------------+ +; Analysis & Synthesis Messages ; ++-------------------------------+ +Info: ******************************************************************* +Info: Running Quartus II Analysis & Synthesis + Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition + Info: Processing started: Wed Dec 15 02:20:37 2010 +Info: Command: quartus_map --read_settings_files=on --write_settings_files=off firebeei1 -c firebee1 +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf5380/wf5380_control.vhd + Info: Found design unit 1: WF5380_CONTROL-BEHAVIOUR + Info: Found entity 1: WF5380_CONTROL +Info: Found 1 design units, including 0 entities, in source file falconio_sdcard_ide_cf/wf5380/wf5380_pkg.vhd + Info: Found design unit 1: WF5380_PKG +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf5380/wf5380_registers.vhd + Info: Found design unit 1: WF5380_REGISTERS-BEHAVIOUR + Info: Found entity 1: WF5380_REGISTERS +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf5380/wf5380_soc_top.vhd + Info: Found design unit 1: WF5380_TOP_SOC-STRUCTURE + Info: Found entity 1: WF5380_TOP_SOC +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf5380/wf5380_top.vhd + Info: Found design unit 1: WF5380_TOP-STRUCTURE + Info: Found entity 1: WF5380_TOP +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_am_detector.vhd + Info: Found design unit 1: WF1772IP_AM_DETECTOR-BEHAVIOR + Info: Found entity 1: WF1772IP_AM_DETECTOR +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/dcfifo0.vhd + Info: Found design unit 1: dcfifo0-SYN + Info: Found entity 1: dcfifo0 +Info: Found 1 design units, including 1 entities, in source file video/ddr_ctr.tdf + Info: Found entity 1: DDR_CTR +Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri0.vhd + Info: Found design unit 1: lpm_bustri0-SYN + Info: Found entity 1: lpm_bustri0 +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_control.vhd + Info: Found design unit 1: WF1772IP_CONTROL-BEHAVIOR + Info: Found entity 1: WF1772IP_CONTROL +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_crc_logic.vhd + Info: Found design unit 1: WF1772IP_CRC_LOGIC-BEHAVIOR + Info: Found entity 1: WF1772IP_CRC_LOGIC +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_digital_pll.vhd + Info: Found design unit 1: WF1772IP_DIGITAL_PLL-BEHAVIOR + Info: Found entity 1: WF1772IP_DIGITAL_PLL +Info: Found 1 design units, including 0 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_pkg.vhd + Info: Found design unit 1: WF1772IP_PKG +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_registers.vhd + Info: Found design unit 1: WF1772IP_REGISTERS-BEHAVIOR + Info: Found entity 1: WF1772IP_REGISTERS +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_top.vhd + Info: Found design unit 1: WF1772IP_TOP-STRUCTURE + Info: Found entity 1: WF1772IP_TOP +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_top_soc.vhd + Info: Found design unit 1: WF1772IP_TOP_SOC-STRUCTURE + Info: Found entity 1: WF1772IP_TOP_SOC +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_transceiver.vhd + Info: Found design unit 1: WF1772IP_TRANSCEIVER-BEHAVIOR + Info: Found entity 1: WF1772IP_TRANSCEIVER +Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri5.vhd + Info: Found design unit 1: lpm_bustri5-SYN + Info: Found entity 1: lpm_bustri5 +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_uart6850_ip/wf6850ip_ctrl_status.vhd + Info: Found design unit 1: WF6850IP_CTRL_STATUS-BEHAVIOR + Info: Found entity 1: WF6850IP_CTRL_STATUS +Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri7.vhd + Info: Found design unit 1: lpm_bustri7-SYN + Info: Found entity 1: lpm_bustri7 +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_uart6850_ip/wf6850ip_receive.vhd + Info: Found design unit 1: WF6850IP_RECEIVE-BEHAVIOR + Info: Found entity 1: WF6850IP_RECEIVE +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_uart6850_ip/wf6850ip_top.vhd + Info: Found design unit 1: WF6850IP_TOP-STRUCTURE + Info: Found entity 1: WF6850IP_TOP +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_uart6850_ip/wf6850ip_top_soc.vhd + Info: Found design unit 1: WF6850IP_TOP_SOC-STRUCTURE + Info: Found entity 1: WF6850IP_TOP_SOC +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_uart6850_ip/wf6850ip_transmit.vhd + Info: Found design unit 1: WF6850IP_TRANSMIT-BEHAVIOR + Info: Found entity 1: WF6850IP_TRANSMIT +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_gpio.vhd + Info: Found design unit 1: WF68901IP_GPIO-BEHAVIOR + Info: Found entity 1: WF68901IP_GPIO +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_interrupts.vhd + Info: Found design unit 1: WF68901IP_INTERRUPTS-BEHAVIOR + Info: Found entity 1: WF68901IP_INTERRUPTS +Info: Found 1 design units, including 0 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_pkg.vhd + Info: Found design unit 1: WF68901IP_PKG +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_timers.vhd + Info: Found design unit 1: WF68901IP_TIMERS-BEHAVIOR + Info: Found entity 1: WF68901IP_TIMERS +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_top.vhd + Info: Found design unit 1: WF68901IP_TOP-STRUCTURE + Info: Found entity 1: WF68901IP_TOP +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_top_soc.vhd + Info: Found design unit 1: WF68901IP_TOP_SOC-STRUCTURE + Info: Found entity 1: WF68901IP_TOP_SOC +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_usart_ctrl.vhd + Info: Found design unit 1: WF68901IP_USART_CTRL-BEHAVIOR + Info: Found entity 1: WF68901IP_USART_CTRL +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_usart_rx.vhd + Info: Found design unit 1: WF68901IP_USART_RX-BEHAVIOR + Info: Found entity 1: WF68901IP_USART_RX +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_usart_top.vhd + Info: Found design unit 1: WF68901IP_USART_TOP-STRUCTURE + Info: Found entity 1: WF68901IP_USART_TOP +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_usart_tx.vhd + Info: Found design unit 1: WF68901IP_USART_TX-BEHAVIOR + Info: Found entity 1: WF68901IP_USART_TX +Info: Found 1 design units, including 0 entities, in source file falconio_sdcard_ide_cf/wf_snd2149_ip/wf2149ip_pkg.vhd + Info: Found design unit 1: WF2149IP_PKG +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_snd2149_ip/wf2149ip_top.vhd + Info: Found design unit 1: WF2149IP_TOP-STRUCTURE + Info: Found entity 1: WF2149IP_TOP +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_snd2149_ip/wf2149ip_top_soc.vhd + Info: Found design unit 1: WF2149IP_TOP_SOC-STRUCTURE + Info: Found entity 1: WF2149IP_TOP_SOC +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_snd2149_ip/wf2149ip_wave.vhd + Info: Found design unit 1: WF2149IP_WAVE-BEHAVIOR + Info: Found entity 1: WF2149IP_WAVE +Info: Found 2 design units, including 1 entities, in source file lpm_latch0.vhd + Info: Found design unit 1: lpm_latch0-SYN + Info: Found entity 1: lpm_latch0 +Info: Found 2 design units, including 1 entities, in source file altpll1.vhd + Info: Found design unit 1: altpll1-SYN + Info: Found entity 1: altpll1 +Info: Found 2 design units, including 1 entities, in source file video/lpm_fifodz.vhd + Info: Found design unit 1: lpm_fifodz-SYN + Info: Found entity 1: lpm_fifoDZ +Info: Found 2 design units, including 1 entities, in source file altpll2.vhd + Info: Found design unit 1: altpll2-SYN + Info: Found entity 1: altpll2 +Info: Found 2 design units, including 1 entities, in source file altpll3.vhd + Info: Found design unit 1: altpll3-SYN + Info: Found entity 1: altpll3 +Info: Found 2 design units, including 1 entities, in source file video/altdpram0.vhd + Info: Found design unit 1: altdpram0-SYN + Info: Found entity 1: altdpram0 +Info: Found 2 design units, including 1 entities, in source file video/lpm_muxdz2.vhd + Info: Found design unit 1: lpm_muxdz2-SYN + Info: Found entity 1: lpm_muxDZ2 +Info: Found 2 design units, including 1 entities, in source file video/lpm_muxdz.vhd + Info: Found design unit 1: lpm_muxdz-SYN + Info: Found entity 1: lpm_muxDZ +Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri3.vhd + Info: Found design unit 1: lpm_bustri3-SYN + Info: Found entity 1: lpm_bustri3 +Info: Found 2 design units, including 1 entities, in source file video/lpm_ff0.vhd + Info: Found design unit 1: lpm_ff0-SYN + Info: Found entity 1: lpm_ff0 +Info: Found 2 design units, including 1 entities, in source file video/lpm_ff1.vhd + Info: Found design unit 1: lpm_ff1-SYN + Info: Found entity 1: lpm_ff1 +Info: Found 2 design units, including 1 entities, in source file video/lpm_ff3.vhd + Info: Found design unit 1: lpm_ff3-SYN + Info: Found entity 1: lpm_ff3 +Info: Found 1 design units, including 1 entities, in source file video/video_mod_mux_clutctr.tdf + Info: Found entity 1: VIDEO_MOD_MUX_CLUTCTR +Info: Found 2 design units, including 1 entities, in source file video/lpm_ff2.vhd + Info: Found design unit 1: lpm_ff2-SYN + Info: Found entity 1: lpm_ff2 +Info: Found 2 design units, including 1 entities, in source file video/lpm_fifo_dc0.vhd + Info: Found design unit 1: lpm_fifo_dc0-SYN + Info: Found entity 1: lpm_fifo_dc0 +Info: Found 1 design units, including 1 entities, in source file video/video.bdf + Info: Found entity 1: Video +Info: Found 1 design units, including 1 entities, in source file firebee1.bdf + Info: Found entity 1: firebee1 +Info: Found 2 design units, including 1 entities, in source file altpll0.vhd + Info: Found design unit 1: altpll0-SYN + Info: Found entity 1: altpll0 +Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd + Info: Found design unit 1: lpm_counter0-SYN + Info: Found entity 1: lpm_counter0 +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/falconio_sdcard_ide_cf.vhd + Info: Found design unit 1: FalconIO_SDCard_IDE_CF-FalconIO_SDCard_IDE_CF_architecture + Info: Found entity 1: FalconIO_SDCard_IDE_CF +Info: Found 2 design units, including 1 entities, in source file dsp/dsp.vhd + Info: Found design unit 1: DSP-DSP_architecture + Info: Found entity 1: DSP +Info: Found 2 design units, including 1 entities, in source file video/lpm_shiftreg0.vhd + Info: Found design unit 1: lpm_shiftreg0-SYN + Info: Found entity 1: lpm_shiftreg0 +Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri1.vhd + Info: Found design unit 1: lpm_bustri1-SYN + Info: Found entity 1: lpm_bustri1 +Info: Found 2 design units, including 1 entities, in source file video/altdpram1.vhd + Info: Found design unit 1: altdpram1-SYN + Info: Found entity 1: altdpram1 +Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri2.vhd + Info: Found design unit 1: lpm_bustri2-SYN + Info: Found entity 1: lpm_bustri2 +Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri4.vhd + Info: Found design unit 1: lpm_bustri4-SYN + Info: Found entity 1: lpm_bustri4 +Info: Found 2 design units, including 1 entities, in source file video/lpm_constant0.vhd + Info: Found design unit 1: lpm_constant0-SYN + Info: Found entity 1: lpm_constant0 +Info: Found 2 design units, including 1 entities, in source file video/lpm_constant1.vhd + Info: Found design unit 1: lpm_constant1-SYN + Info: Found entity 1: lpm_constant1 +Info: Found 2 design units, including 1 entities, in source file video/lpm_mux0.vhd + Info: Found design unit 1: lpm_mux0-SYN + Info: Found entity 1: lpm_mux0 +Info: Found 2 design units, including 1 entities, in source file video/lpm_mux1.vhd + Info: Found design unit 1: lpm_mux1-SYN + Info: Found entity 1: lpm_mux1 +Info: Found 2 design units, including 1 entities, in source file video/lpm_mux2.vhd + Info: Found design unit 1: lpm_mux2-SYN + Info: Found entity 1: lpm_mux2 +Info: Found 2 design units, including 1 entities, in source file video/lpm_constant2.vhd + Info: Found design unit 1: lpm_constant2-SYN + Info: Found entity 1: lpm_constant2 +Info: Found 2 design units, including 1 entities, in source file video/altdpram2.vhd + Info: Found design unit 1: altdpram2-SYN + Info: Found entity 1: altdpram2 +Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri6.vhd + Info: Found design unit 1: lpm_bustri6-SYN + Info: Found entity 1: lpm_bustri6 +Info: Found 2 design units, including 1 entities, in source file video/lpm_mux3.vhd + Info: Found design unit 1: lpm_mux3-SYN + Info: Found entity 1: lpm_mux3 +Info: Found 2 design units, including 1 entities, in source file video/lpm_mux4.vhd + Info: Found design unit 1: lpm_mux4-SYN + Info: Found entity 1: lpm_mux4 +Info: Found 2 design units, including 1 entities, in source file video/lpm_constant3.vhd + Info: Found design unit 1: lpm_constant3-SYN + Info: Found entity 1: lpm_constant3 +Info: Found 2 design units, including 1 entities, in source file video/lpm_shiftreg1.vhd + Info: Found design unit 1: lpm_shiftreg1-SYN + Info: Found entity 1: lpm_shiftreg1 +Info: Found 2 design units, including 1 entities, in source file video/lpm_latch1.vhd + Info: Found design unit 1: lpm_latch1-SYN + Info: Found entity 1: lpm_latch1 +Info: Found 2 design units, including 1 entities, in source file video/lpm_constant4.vhd + Info: Found design unit 1: lpm_constant4-SYN + Info: Found entity 1: lpm_constant4 +Info: Found 2 design units, including 1 entities, in source file video/lpm_shiftreg2.vhd + Info: Found design unit 1: lpm_shiftreg2-SYN + Info: Found entity 1: lpm_shiftreg2 +Info: Found 2 design units, including 1 entities, in source file video/lpm_compare1.vhd + Info: Found design unit 1: lpm_compare1-SYN + Info: Found entity 1: lpm_compare1 +Info: Found 1 design units, including 1 entities, in source file interrupt_handler/interrupt_handler.tdf + Info: Found entity 1: interrupt_handler +Info: Found 2 design units, including 1 entities, in source file lpm_bustri_long.vhd + Info: Found design unit 1: lpm_bustri_long-SYN + Info: Found entity 1: lpm_bustri_LONG +Info: Found 2 design units, including 1 entities, in source file lpm_bustri_byt.vhd + Info: Found design unit 1: lpm_bustri_byt-SYN + Info: Found entity 1: lpm_bustri_BYT +Info: Found 2 design units, including 1 entities, in source file lpm_bustri_word.vhd + Info: Found design unit 1: lpm_bustri_word-SYN + Info: Found entity 1: lpm_bustri_WORD +Info: Found 2 design units, including 1 entities, in source file video/lpm_ff4.vhd + Info: Found design unit 1: lpm_ff4-SYN + Info: Found entity 1: lpm_ff4 +Info: Found 2 design units, including 1 entities, in source file video/lpm_ff5.vhd + Info: Found design unit 1: lpm_ff5-SYN + Info: Found entity 1: lpm_ff5 +Info: Found 2 design units, including 1 entities, in source file video/lpm_ff6.vhd + Info: Found design unit 1: lpm_ff6-SYN + Info: Found entity 1: lpm_ff6 +Info: Found 2 design units, including 1 entities, in source file video/lpm_shiftreg3.vhd + Info: Found design unit 1: lpm_shiftreg3-SYN + Info: Found entity 1: lpm_shiftreg3 +Info: Found 2 design units, including 1 entities, in source file video/altddio_bidir0.vhd + Info: Found design unit 1: altddio_bidir0-SYN + Info: Found entity 1: altddio_bidir0 +Info: Found 2 design units, including 1 entities, in source file video/altddio_out0.vhd + Info: Found design unit 1: altddio_out0-SYN + Info: Found entity 1: altddio_out0 +Info: Found 2 design units, including 1 entities, in source file video/lpm_mux5.vhd + Info: Found design unit 1: lpm_mux5-SYN + Info: Found entity 1: lpm_mux5 +Info: Found 2 design units, including 1 entities, in source file video/blitter/blitter.vhd + Info: Found design unit 1: BLITTER-BLITTER_architecture + Info: Found entity 1: BLITTER +Info: Found 2 design units, including 1 entities, in source file video/lpm_shiftreg5.vhd + Info: Found design unit 1: lpm_shiftreg5-SYN + Info: Found entity 1: lpm_shiftreg5 +Info: Found 2 design units, including 1 entities, in source file video/lpm_shiftreg6.vhd + Info: Found design unit 1: lpm_shiftreg6-SYN + Info: Found entity 1: lpm_shiftreg6 +Info: Found 2 design units, including 1 entities, in source file video/lpm_shiftreg4.vhd + Info: Found design unit 1: lpm_shiftreg4-SYN + Info: Found entity 1: lpm_shiftreg4 +Info: Found 2 design units, including 1 entities, in source file video/altddio_out1.vhd + Info: Found design unit 1: altddio_out1-SYN + Info: Found entity 1: altddio_out1 +Info: Found 2 design units, including 1 entities, in source file video/altddio_out2.vhd + Info: Found design unit 1: altddio_out2-SYN + Info: Found entity 1: altddio_out2 +Info: Found 2 design units, including 1 entities, in source file altddio_out3.vhd + Info: Found design unit 1: altddio_out3-SYN + Info: Found entity 1: altddio_out3 +Info: Found 2 design units, including 1 entities, in source file video/lpm_mux6.vhd + Info: Found design unit 1: lpm_mux6-SYN + Info: Found entity 1: lpm_mux6 +Info: Found 1 design units, including 0 entities, in source file falconio_sdcard_ide_cf/falconio_sdcard_ide_cf_pgk.vhd + Info: Found design unit 1: FalconIO_SDCard_IDE_CF_PKG +Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/dcfifo1.vhd + Info: Found design unit 1: dcfifo1-SYN + Info: Found entity 1: dcfifo1 +Info: Found 2 design units, including 1 entities, in source file video/lpm_muxvdm.vhd + Info: Found design unit 1: lpm_muxvdm-SYN + Info: Found entity 1: lpm_muxVDM +Info: Elaborating entity "firebee1" for the top level hierarchy +Warning: Pin "TOUT0" not connected +Warning: Pin "nMASTER" not connected +Info: Elaborating entity "altpll1" for hierarchy "altpll1:inst" +Info: Elaborating entity "altpll" for hierarchy "altpll1:inst|altpll:altpll_component" +Info: Elaborated megafunction instantiation "altpll1:inst|altpll:altpll_component" +Info: Instantiated megafunction "altpll1:inst|altpll:altpll_component" with the following parameter: + Info: Parameter "bandwidth_type" = "AUTO" + Info: Parameter "clk0_divide_by" = "66" + Info: Parameter "clk0_duty_cycle" = "50" + Info: Parameter "clk0_multiply_by" = "1" + Info: Parameter "clk0_phase_shift" = "0" + Info: Parameter "clk1_divide_by" = "900" + Info: Parameter "clk1_duty_cycle" = "50" + Info: Parameter "clk1_multiply_by" = "67" + Info: Parameter "clk1_phase_shift" = "0" + Info: Parameter "clk2_divide_by" = "90" + Info: Parameter "clk2_duty_cycle" = "50" + Info: Parameter "clk2_multiply_by" = "67" + Info: Parameter "clk2_phase_shift" = "0" + Info: Parameter "compensate_clock" = "CLK0" + Info: Parameter "inclk0_input_frequency" = "30303" + Info: Parameter "intended_device_family" = "Cyclone III" + Info: Parameter "lpm_type" = "altpll" + Info: Parameter "operation_mode" = "SOURCE_SYNCHRONOUS" + Info: Parameter "pll_type" = "AUTO" + Info: Parameter "port_activeclock" = "PORT_UNUSED" + Info: Parameter "port_areset" = "PORT_UNUSED" + Info: Parameter "port_clkbad0" = "PORT_UNUSED" + Info: Parameter "port_clkbad1" = "PORT_UNUSED" + Info: Parameter "port_clkloss" = "PORT_UNUSED" + Info: Parameter "port_clkswitch" = "PORT_UNUSED" + Info: Parameter "port_configupdate" = "PORT_UNUSED" + Info: Parameter "port_fbin" = "PORT_UNUSED" + Info: Parameter "port_inclk0" = "PORT_USED" + Info: Parameter "port_inclk1" = "PORT_UNUSED" + Info: Parameter "port_locked" = "PORT_USED" + Info: Parameter "port_pfdena" = "PORT_UNUSED" + Info: Parameter "port_phasecounterselect" = "PORT_UNUSED" + Info: Parameter "port_phasedone" = "PORT_UNUSED" + Info: Parameter "port_phasestep" = "PORT_UNUSED" + Info: Parameter "port_phaseupdown" = "PORT_UNUSED" + Info: Parameter "port_pllena" = "PORT_UNUSED" + Info: Parameter "port_scanaclr" = "PORT_UNUSED" + Info: Parameter "port_scanclk" = "PORT_UNUSED" + Info: Parameter "port_scanclkena" = "PORT_UNUSED" + Info: Parameter "port_scandata" = "PORT_UNUSED" + Info: Parameter "port_scandataout" = "PORT_UNUSED" + Info: Parameter "port_scandone" = "PORT_UNUSED" + Info: Parameter "port_scanread" = "PORT_UNUSED" + Info: Parameter "port_scanwrite" = "PORT_UNUSED" + Info: Parameter "port_clk0" = "PORT_USED" + Info: Parameter "port_clk1" = "PORT_USED" + Info: Parameter "port_clk2" = "PORT_USED" + Info: Parameter "port_clk3" = "PORT_UNUSED" + Info: Parameter "port_clk4" = "PORT_UNUSED" + Info: Parameter "port_clk5" = "PORT_UNUSED" + Info: Parameter "port_clkena0" = "PORT_UNUSED" + Info: Parameter "port_clkena1" = "PORT_UNUSED" + Info: Parameter "port_clkena2" = "PORT_UNUSED" + Info: Parameter "port_clkena3" = "PORT_UNUSED" + Info: Parameter "port_clkena4" = "PORT_UNUSED" + Info: Parameter "port_clkena5" = "PORT_UNUSED" + Info: Parameter "port_extclk0" = "PORT_UNUSED" + Info: Parameter "port_extclk1" = "PORT_UNUSED" + Info: Parameter "port_extclk2" = "PORT_UNUSED" + Info: Parameter "port_extclk3" = "PORT_UNUSED" + Info: Parameter "self_reset_on_loss_lock" = "OFF" + Info: Parameter "width_clock" = "5" +Info: Found 1 design units, including 1 entities, in source file db/altpll_pul2.tdf + Info: Found entity 1: altpll_pul2 +Info: Elaborating entity "altpll_pul2" for hierarchy "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated" +Info: Elaborating entity "FalconIO_SDCard_IDE_CF" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden" +Warning (10036): Verilog HDL or VHDL warning at FalconIO_SDCard_IDE_CF.vhd(244): object "SCSI_CSn" assigned a value but never read +Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(303): signal "nIDE_RD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list +Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(304): signal "nIDE_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list +Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(313): signal "IDE_CF_CS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list +Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(314): signal "nFB_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list +Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(315): signal "nFB_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list +Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(324): signal "nFB_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list +Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(325): signal "nFB_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list +Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(335): signal "nFB_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list +Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(336): signal "nFB_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list +Critical Warning (10920): VHDL Incomplete Partial Association warning at FalconIO_SDCard_IDE_CF.vhd(928): port or argument "IO_A_OUT" has 1/8 unassociated elements +Info: Elaborating entity "dcfifo0" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF" +Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" +Info: Elaborated megafunction instantiation "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" +Info: Instantiated megafunction "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: + Info: Parameter "intended_device_family" = "Cyclone III" + Info: Parameter "lpm_numwords" = "1024" + Info: Parameter "lpm_showahead" = "OFF" + Info: Parameter "lpm_type" = "dcfifo" + Info: Parameter "lpm_width" = "8" + Info: Parameter "lpm_widthu" = "10" + Info: Parameter "lpm_widthu_r" = "8" + Info: Parameter "lpm_width_r" = "32" + Info: Parameter "overflow_checking" = "ON" + Info: Parameter "rdsync_delaypipe" = "5" + Info: Parameter "underflow_checking" = "ON" + Info: Parameter "use_eab" = "ON" + Info: Parameter "write_aclr_synch" = "OFF" + Info: Parameter "wrsync_delaypipe" = "5" +Info: Found 1 design units, including 1 entities, in source file db/dcfifo_0hh1.tdf + Info: Found entity 1: dcfifo_0hh1 +Info: Elaborating entity "dcfifo_0hh1" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated" +Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_lfb.tdf + Info: Found entity 1: a_gray2bin_lfb +Info: Elaborating entity "a_gray2bin_lfb" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_gray2bin_lfb:wrptr_g_gray2bin" +Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_k47.tdf + Info: Found entity 1: a_graycounter_k47 +Info: Elaborating entity "a_graycounter_k47" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p" +Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fic.tdf + Info: Found entity 1: a_graycounter_fic +Info: Elaborating entity "a_graycounter_fic" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p" +Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bi31.tdf + Info: Found entity 1: altsyncram_bi31 +Info: Elaborating entity "altsyncram_bi31" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram" +Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf + Info: Found entity 1: alt_synch_pipe_ikd +Info: Elaborating entity "alt_synch_pipe_ikd" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp" +Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf + Info: Found entity 1: dffpipe_hd9 +Info: Elaborating entity "dffpipe_hd9" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12" +Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf + Info: Found entity 1: dffpipe_gd9 +Info: Elaborating entity "dffpipe_gd9" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_gd9:ws_brp" +Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf + Info: Found entity 1: dffpipe_pe9 +Info: Elaborating entity "dffpipe_pe9" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_pe9:ws_bwp" +Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf + Info: Found entity 1: alt_synch_pipe_jkd +Info: Elaborating entity "alt_synch_pipe_jkd" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp" +Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf + Info: Found entity 1: dffpipe_id9 +Info: Elaborating entity "dffpipe_id9" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17" +Info: Found 1 design units, including 1 entities, in source file db/cmpr_256.tdf + Info: Found entity 1: cmpr_256 +Info: Elaborating entity "cmpr_256" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cmpr_256:rdempty_eq_comp1_lsb" +Info: Found 1 design units, including 1 entities, in source file db/cmpr_156.tdf + Info: Found entity 1: cmpr_156 +Info: Elaborating entity "cmpr_156" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cmpr_156:rdempty_eq_comp1_msb" +Info: Found 1 design units, including 1 entities, in source file db/cntr_t2e.tdf + Info: Found entity 1: cntr_t2e +Info: Elaborating entity "cntr_t2e" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cntr_t2e:cntr_b" +Info: Found 1 design units, including 1 entities, in source file db/mux_a18.tdf + Info: Found entity 1: mux_a18 +Info: Elaborating entity "mux_a18" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux" +Info: Elaborating entity "dcfifo1" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF" +Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" +Info: Elaborated megafunction instantiation "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" +Info: Instantiated megafunction "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: + Info: Parameter "intended_device_family" = "Cyclone III" + Info: Parameter "lpm_numwords" = "256" + Info: Parameter "lpm_showahead" = "OFF" + Info: Parameter "lpm_type" = "dcfifo" + Info: Parameter "lpm_width" = "32" + Info: Parameter "lpm_widthu" = "8" + Info: Parameter "lpm_widthu_r" = "10" + Info: Parameter "lpm_width_r" = "8" + Info: Parameter "overflow_checking" = "ON" + Info: Parameter "rdsync_delaypipe" = "5" + Info: Parameter "underflow_checking" = "ON" + Info: Parameter "use_eab" = "ON" + Info: Parameter "write_aclr_synch" = "OFF" + Info: Parameter "wrsync_delaypipe" = "5" +Info: Found 1 design units, including 1 entities, in source file db/dcfifo_3fh1.tdf + Info: Found entity 1: dcfifo_3fh1 +Info: Elaborating entity "dcfifo_3fh1" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated" +Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_j47.tdf + Info: Found entity 1: a_graycounter_j47 +Info: Elaborating entity "a_graycounter_j47" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p" +Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_gic.tdf + Info: Found entity 1: a_graycounter_gic +Info: Elaborating entity "a_graycounter_gic" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_gic:wrptr_g1p" +Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ci31.tdf + Info: Found entity 1: altsyncram_ci31 +Info: Elaborating entity "altsyncram_ci31" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram" +Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf + Info: Found entity 1: alt_synch_pipe_kkd +Info: Elaborating entity "alt_synch_pipe_kkd" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp" +Info: Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf + Info: Found entity 1: dffpipe_jd9 +Info: Elaborating entity "dffpipe_jd9" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12" +Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf + Info: Found entity 1: alt_synch_pipe_lkd +Info: Elaborating entity "alt_synch_pipe_lkd" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp" +Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf + Info: Found entity 1: dffpipe_kd9 +Info: Elaborating entity "dffpipe_kd9" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15" +Info: Elaborating entity "WF1772IP_TOP_SOC" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC" +Info: Elaborating entity "WF1772IP_CONTROL" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL" +Info: Elaborating entity "WF1772IP_REGISTERS" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS" +Info: Elaborating entity "WF1772IP_DIGITAL_PLL" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL" +Info: Elaborating entity "WF1772IP_AM_DETECTOR" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR" +Info: Elaborating entity "WF1772IP_CRC_LOGIC" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC" +Info: Elaborating entity "WF1772IP_TRANSCEIVER" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER" +Info: Elaborating entity "WF5380_TOP_SOC" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI" +Info: Elaborating entity "WF5380_REGISTERS" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS" +Info: Elaborating entity "WF5380_CONTROL" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL" +Info: Elaborating entity "WF6850IP_TOP_SOC" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD" +Info: Elaborating entity "WF6850IP_CTRL_STATUS" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS" +Info: Elaborating entity "WF6850IP_RECEIVE" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE" +Info: Elaborating entity "WF6850IP_TRANSMIT" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT" +Info: Elaborating entity "WF68901IP_TOP_SOC" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP" +Info: Elaborating entity "WF68901IP_USART_TOP" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART" +Info: Elaborating entity "WF68901IP_USART_CTRL" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL" +Info: Elaborating entity "WF68901IP_USART_RX" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE" +Info: Elaborating entity "WF68901IP_USART_TX" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT" +Info: Elaborating entity "WF68901IP_INTERRUPTS" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS" +Info: Elaborating entity "WF68901IP_GPIO" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO" +Info: Elaborating entity "WF68901IP_TIMERS" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS" +Info: Elaborating entity "WF2149IP_TOP_SOC" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND" +Info: Elaborating entity "WF2149IP_WAVE" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE" +Info: Elaborating entity "altpll3" for hierarchy "altpll3:inst13" +Info: Elaborating entity "altpll" for hierarchy "altpll3:inst13|altpll:altpll_component" +Info: Elaborated megafunction instantiation "altpll3:inst13|altpll:altpll_component" +Info: Instantiated megafunction "altpll3:inst13|altpll:altpll_component" with the following parameter: + Info: Parameter "bandwidth_type" = "AUTO" + Info: Parameter "clk0_divide_by" = "33" + Info: Parameter "clk0_duty_cycle" = "50" + Info: Parameter "clk0_multiply_by" = "2" + Info: Parameter "clk0_phase_shift" = "0" + Info: Parameter "clk1_divide_by" = "33" + Info: Parameter "clk1_duty_cycle" = "50" + Info: Parameter "clk1_multiply_by" = "16" + Info: Parameter "clk1_phase_shift" = "0" + Info: Parameter "clk2_divide_by" = "33" + Info: Parameter "clk2_duty_cycle" = "50" + Info: Parameter "clk2_multiply_by" = "25" + Info: Parameter "clk2_phase_shift" = "0" + Info: Parameter "clk3_divide_by" = "11" + Info: Parameter "clk3_duty_cycle" = "50" + Info: Parameter "clk3_multiply_by" = "16" + Info: Parameter "clk3_phase_shift" = "0" + Info: Parameter "compensate_clock" = "CLK1" + Info: Parameter "inclk0_input_frequency" = "30303" + Info: Parameter "intended_device_family" = "Cyclone III" + Info: Parameter "lpm_type" = "altpll" + Info: Parameter "operation_mode" = "SOURCE_SYNCHRONOUS" + Info: Parameter "pll_type" = "AUTO" + Info: Parameter "port_activeclock" = "PORT_UNUSED" + Info: Parameter "port_areset" = "PORT_UNUSED" + Info: Parameter "port_clkbad0" = "PORT_UNUSED" + Info: Parameter "port_clkbad1" = "PORT_UNUSED" + Info: Parameter "port_clkloss" = "PORT_UNUSED" + Info: Parameter "port_clkswitch" = "PORT_UNUSED" + Info: Parameter "port_configupdate" = "PORT_UNUSED" + Info: Parameter "port_fbin" = "PORT_UNUSED" + Info: Parameter "port_inclk0" = "PORT_USED" + Info: Parameter "port_inclk1" = "PORT_UNUSED" + Info: Parameter "port_locked" = "PORT_UNUSED" + Info: Parameter "port_pfdena" = "PORT_UNUSED" + Info: Parameter "port_phasecounterselect" = "PORT_UNUSED" + Info: Parameter "port_phasedone" = "PORT_UNUSED" + Info: Parameter "port_phasestep" = "PORT_UNUSED" + Info: Parameter "port_phaseupdown" = "PORT_UNUSED" + Info: Parameter "port_pllena" = "PORT_UNUSED" + Info: Parameter "port_scanaclr" = "PORT_UNUSED" + Info: Parameter "port_scanclk" = "PORT_UNUSED" + Info: Parameter "port_scanclkena" = "PORT_UNUSED" + Info: Parameter "port_scandata" = "PORT_UNUSED" + Info: Parameter "port_scandataout" = "PORT_UNUSED" + Info: Parameter "port_scandone" = "PORT_UNUSED" + Info: Parameter "port_scanread" = "PORT_UNUSED" + Info: Parameter "port_scanwrite" = "PORT_UNUSED" + Info: Parameter "port_clk0" = "PORT_USED" + Info: Parameter "port_clk1" = "PORT_USED" + Info: Parameter "port_clk2" = "PORT_USED" + Info: Parameter "port_clk3" = "PORT_USED" + Info: Parameter "port_clk4" = "PORT_UNUSED" + Info: Parameter "port_clk5" = "PORT_UNUSED" + Info: Parameter "port_clkena0" = "PORT_UNUSED" + Info: Parameter "port_clkena1" = "PORT_UNUSED" + Info: Parameter "port_clkena2" = "PORT_UNUSED" + Info: Parameter "port_clkena3" = "PORT_UNUSED" + Info: Parameter "port_clkena4" = "PORT_UNUSED" + Info: Parameter "port_clkena5" = "PORT_UNUSED" + Info: Parameter "port_extclk0" = "PORT_UNUSED" + Info: Parameter "port_extclk1" = "PORT_UNUSED" + Info: Parameter "port_extclk2" = "PORT_UNUSED" + Info: Parameter "port_extclk3" = "PORT_UNUSED" + Info: Parameter "width_clock" = "5" +Info: Found 1 design units, including 1 entities, in source file db/altpll_41p2.tdf + Info: Found entity 1: altpll_41p2 +Info: Elaborating entity "altpll_41p2" for hierarchy "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated" +Info: Elaborating entity "Video" for hierarchy "Video:Fredi_Aschwanden" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "FB_ADR[31..0]" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "MAIN_CLK" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nFB_CS1" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nFB_CS2" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nFB_CS3" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nFB_WR" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "FB_SIZE0" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "FB_SIZE1" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nRSTO" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nFB_OE" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "FB_ALE" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "DDRCLK[3..0]" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "DDR_SYNC_66M" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "CLK33M" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "CLK25M" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "CLK_VIDEO" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VR_D[8..0]" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VR_BUSY" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VG[7..0]" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VB[7..0]" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VR[7..0]" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nBLANK" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VA[12..0]" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nVWE" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nVCAS" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nVRAS" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nVCS" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VDM[3..0]" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nPD_VGA" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VCKE" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VSYNC" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "HSYNC" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nSYNC" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VIDEO_TA" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "PIXEL_CLK" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "BA[1..0]" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VIDEO_RECONFIG" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VR_WR" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VR_RD" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VDQS[3..0]" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "FB_AD[31..0]" +Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VD[31..0]" +Info: Elaborating entity "VIDEO_MOD_MUX_CLUTCTR" for hierarchy "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR" +Warning: Variable or input pin "nRSTO" is defined but never used +Warning: Variable or input pin "nFB_CS3" is defined but never used +Warning: Variable or input pin "nFB_BURST" is defined but never used +Info: Elaborating entity "lpm_bustri_WORD" for hierarchy "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000" +Info: Elaborating entity "lpm_bustri" for hierarchy "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component" with the following parameter: + Info: Parameter "lpm_type" = "LPM_BUSTRI" + Info: Parameter "lpm_width" = "16" +Info: Elaborating entity "BLITTER" for hierarchy "Video:Fredi_Aschwanden|BLITTER:BLITTER" +Info: Elaborating entity "lpm_shiftreg6" for hierarchy "Video:Fredi_Aschwanden|lpm_shiftreg6:inst89" +Info: Elaborating entity "lpm_shiftreg" for hierarchy "Video:Fredi_Aschwanden|lpm_shiftreg6:inst89|lpm_shiftreg:lpm_shiftreg_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_shiftreg6:inst89|lpm_shiftreg:lpm_shiftreg_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_shiftreg6:inst89|lpm_shiftreg:lpm_shiftreg_component" with the following parameter: + Info: Parameter "lpm_direction" = "RIGHT" + Info: Parameter "lpm_type" = "LPM_SHIFTREG" + Info: Parameter "lpm_width" = "5" +Info: Elaborating entity "DDR_CTR" for hierarchy "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR" +Warning: Variable or input pin "nFB_CS2" is defined but never used +Warning: Variable or input pin "nFB_CS3" is defined but never used +Warning: Variable or input pin "nRSTO" is defined but never used +Info: Elaborating entity "lpm_bustri_BYT" for hierarchy "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002" +Info: Elaborating entity "lpm_bustri" for hierarchy "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component" with the following parameter: + Info: Parameter "lpm_type" = "LPM_BUSTRI" + Info: Parameter "lpm_width" = "8" +Info: Elaborating entity "lpm_fifo_dc0" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst" +Info: Elaborating entity "dcfifo" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component" with the following parameter: + Info: Parameter "intended_device_family" = "Cyclone III" + Info: Parameter "lpm_numwords" = "512" + Info: Parameter "lpm_showahead" = "OFF" + Info: Parameter "lpm_type" = "dcfifo" + Info: Parameter "lpm_width" = "128" + Info: Parameter "lpm_widthu" = "9" + Info: Parameter "overflow_checking" = "OFF" + Info: Parameter "rdsync_delaypipe" = "6" + Info: Parameter "underflow_checking" = "OFF" + Info: Parameter "use_eab" = "ON" + Info: Parameter "write_aclr_synch" = "ON" + Info: Parameter "wrsync_delaypipe" = "6" +Info: Found 1 design units, including 1 entities, in source file db/dcfifo_8fi1.tdf + Info: Found entity 1: dcfifo_8fi1 +Info: Elaborating entity "dcfifo_8fi1" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated" +Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf + Info: Found entity 1: a_gray2bin_tgb +Info: Elaborating entity "a_gray2bin_tgb" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin" +Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf + Info: Found entity 1: a_graycounter_s57 +Info: Elaborating entity "a_graycounter_s57" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p" +Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf + Info: Found entity 1: a_graycounter_ojc +Info: Elaborating entity "a_graycounter_ojc" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_ojc:wrptr_g1p" +Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf + Info: Found entity 1: a_graycounter_njc +Info: Elaborating entity "a_graycounter_njc" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp" +Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tl31.tdf + Info: Found entity 1: altsyncram_tl31 +Info: Elaborating entity "altsyncram_tl31" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram" +Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf + Info: Found entity 1: alt_synch_pipe_rld +Info: Elaborating entity "alt_synch_pipe_rld" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_rld:rs_dgwp" +Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf + Info: Found entity 1: dffpipe_qe9 +Info: Elaborating entity "dffpipe_qe9" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe15" +Info: Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf + Info: Found entity 1: dffpipe_9d9 +Info: Elaborating entity "dffpipe_9d9" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr" +Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf + Info: Found entity 1: dffpipe_oe9 +Info: Elaborating entity "dffpipe_oe9" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp" +Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf + Info: Found entity 1: alt_synch_pipe_sld +Info: Elaborating entity "alt_synch_pipe_sld" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp" +Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf + Info: Found entity 1: dffpipe_re9 +Info: Elaborating entity "dffpipe_re9" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22" +Info: Elaborating entity "lpm_shiftreg4" for hierarchy "Video:Fredi_Aschwanden|lpm_shiftreg4:inst26" +Info: Elaborating entity "lpm_shiftreg" for hierarchy "Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component" with the following parameter: + Info: Parameter "lpm_direction" = "RIGHT" + Info: Parameter "lpm_type" = "LPM_SHIFTREG" + Info: Parameter "lpm_width" = "5" +Info: Elaborating entity "lpm_muxVDM" for hierarchy "Video:Fredi_Aschwanden|lpm_muxVDM:inst100" +Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_muxVDM:inst100|LPM_MUX:lpm_mux_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_muxVDM:inst100|LPM_MUX:lpm_mux_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_muxVDM:inst100|LPM_MUX:lpm_mux_component" with the following parameter: + Info: Parameter "LPM_WIDTH" = "128" + Info: Parameter "LPM_SIZE" = "16" + Info: Parameter "LPM_WIDTHS" = "4" + Info: Parameter "LPM_PIPELINE" = "0" + Info: Parameter "LPM_TYPE" = "LPM_MUX" + Info: Parameter "LPM_HINT" = "UNUSED" +Info: Found 1 design units, including 1 entities, in source file db/mux_bbe.tdf + Info: Found entity 1: mux_bbe +Info: Elaborating entity "mux_bbe" for hierarchy "Video:Fredi_Aschwanden|lpm_muxVDM:inst100|LPM_MUX:lpm_mux_component|mux_bbe:auto_generated" +Info: Elaborating entity "lpm_ff6" for hierarchy "Video:Fredi_Aschwanden|lpm_ff6:inst94" +Info: Elaborating entity "lpm_ff" for hierarchy "Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component" with the following parameter: + Info: Parameter "lpm_fftype" = "DFF" + Info: Parameter "lpm_type" = "LPM_FF" + Info: Parameter "lpm_width" = "128" +Info: Elaborating entity "lpm_ff1" for hierarchy "Video:Fredi_Aschwanden|lpm_ff1:inst4" +Info: Elaborating entity "lpm_ff" for hierarchy "Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component" with the following parameter: + Info: Parameter "lpm_fftype" = "DFF" + Info: Parameter "lpm_type" = "LPM_FF" + Info: Parameter "lpm_width" = "32" +Info: Elaborating entity "altddio_bidir0" for hierarchy "Video:Fredi_Aschwanden|altddio_bidir0:inst1" +Info: Elaborating entity "altddio_bidir" for hierarchy "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component" with the following parameter: + Info: Parameter "extend_oe_disable" = "UNUSED" + Info: Parameter "implement_input_in_lcell" = "ON" + Info: Parameter "intended_device_family" = "Cyclone III" + Info: Parameter "invert_output" = "OFF" + Info: Parameter "lpm_type" = "altddio_bidir" + Info: Parameter "oe_reg" = "UNUSED" + Info: Parameter "power_up_high" = "OFF" + Info: Parameter "width" = "32" +Info: Found 1 design units, including 1 entities, in source file db/ddio_bidir_3jl.tdf + Info: Found entity 1: ddio_bidir_3jl +Info: Elaborating entity "ddio_bidir_3jl" for hierarchy "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated" +Info: Elaborating entity "lpm_mux5" for hierarchy "Video:Fredi_Aschwanden|lpm_mux5:inst22" +Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_mux5:inst22|LPM_MUX:lpm_mux_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_mux5:inst22|LPM_MUX:lpm_mux_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_mux5:inst22|LPM_MUX:lpm_mux_component" with the following parameter: + Info: Parameter "LPM_WIDTH" = "64" + Info: Parameter "LPM_SIZE" = "4" + Info: Parameter "LPM_WIDTHS" = "2" + Info: Parameter "LPM_PIPELINE" = "0" + Info: Parameter "LPM_TYPE" = "LPM_MUX" + Info: Parameter "LPM_HINT" = "UNUSED" +Info: Found 1 design units, including 1 entities, in source file db/mux_58e.tdf + Info: Found entity 1: mux_58e +Info: Elaborating entity "mux_58e" for hierarchy "Video:Fredi_Aschwanden|lpm_mux5:inst22|LPM_MUX:lpm_mux_component|mux_58e:auto_generated" +Info: Elaborating entity "lpm_ff0" for hierarchy "Video:Fredi_Aschwanden|lpm_ff0:inst14" +Info: Elaborating entity "lpm_ff" for hierarchy "Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component" with the following parameter: + Info: Parameter "lpm_fftype" = "DFF" + Info: Parameter "lpm_type" = "LPM_FF" + Info: Parameter "lpm_width" = "32" +Info: Elaborating entity "lpm_bustri_LONG" for hierarchy "Video:Fredi_Aschwanden|lpm_bustri_LONG:inst108" +Info: Elaborating entity "lpm_bustri" for hierarchy "Video:Fredi_Aschwanden|lpm_bustri_LONG:inst108|lpm_bustri:lpm_bustri_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_bustri_LONG:inst108|lpm_bustri:lpm_bustri_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_bustri_LONG:inst108|lpm_bustri:lpm_bustri_component" with the following parameter: + Info: Parameter "lpm_type" = "LPM_BUSTRI" + Info: Parameter "lpm_width" = "32" +Info: Elaborating entity "lpm_latch0" for hierarchy "Video:Fredi_Aschwanden|lpm_latch0:inst27" +Info: Elaborating entity "lpm_latch" for hierarchy "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component" with the following parameter: + Info: Parameter "lpm_type" = "LPM_LATCH" + Info: Parameter "lpm_width" = "32" +Info: Elaborating entity "lpm_bustri3" for hierarchy "Video:Fredi_Aschwanden|lpm_bustri3:inst66" +Info: Elaborating entity "lpm_bustri" for hierarchy "Video:Fredi_Aschwanden|lpm_bustri3:inst66|lpm_bustri:lpm_bustri_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_bustri3:inst66|lpm_bustri:lpm_bustri_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_bustri3:inst66|lpm_bustri:lpm_bustri_component" with the following parameter: + Info: Parameter "lpm_type" = "LPM_BUSTRI" + Info: Parameter "lpm_width" = "6" +Info: Elaborating entity "altdpram1" for hierarchy "Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED" +Info: Elaborating entity "altsyncram" for hierarchy "Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component" with the following parameter: + Info: Parameter "address_reg_b" = "CLOCK1" + Info: Parameter "clock_enable_input_a" = "BYPASS" + Info: Parameter "clock_enable_input_b" = "BYPASS" + Info: Parameter "clock_enable_output_a" = "BYPASS" + Info: Parameter "clock_enable_output_b" = "BYPASS" + Info: Parameter "indata_reg_b" = "CLOCK1" + Info: Parameter "intended_device_family" = "Cyclone III" + Info: Parameter "lpm_type" = "altsyncram" + Info: Parameter "numwords_a" = "256" + Info: Parameter "numwords_b" = "256" + Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT" + Info: Parameter "outdata_aclr_a" = "NONE" + Info: Parameter "outdata_aclr_b" = "NONE" + Info: Parameter "outdata_reg_a" = "CLOCK0" + Info: Parameter "outdata_reg_b" = "CLOCK1" + Info: Parameter "power_up_uninitialized" = "FALSE" + Info: Parameter "read_during_write_mode_port_a" = "OLD_DATA" + Info: Parameter "read_during_write_mode_port_b" = "OLD_DATA" + Info: Parameter "widthad_a" = "8" + Info: Parameter "widthad_b" = "8" + Info: Parameter "width_a" = "6" + Info: Parameter "width_b" = "6" + Info: Parameter "width_byteena_a" = "1" + Info: Parameter "width_byteena_b" = "1" + Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1" +Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lf92.tdf + Info: Found entity 1: altsyncram_lf92 +Info: Elaborating entity "altsyncram_lf92" for hierarchy "Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated" +Info: Elaborating entity "lpm_shiftreg0" for hierarchy "Video:Fredi_Aschwanden|lpm_shiftreg0:sr0" +Info: Elaborating entity "lpm_shiftreg" for hierarchy "Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component" with the following parameter: + Info: Parameter "lpm_direction" = "LEFT" + Info: Parameter "lpm_type" = "LPM_SHIFTREG" + Info: Parameter "lpm_width" = "16" +Info: Elaborating entity "MUX41" for hierarchy "Video:Fredi_Aschwanden|MUX41:inst45" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|MUX41:inst45" +Info: Elaborating entity "lpm_muxDZ" for hierarchy "Video:Fredi_Aschwanden|lpm_muxDZ:inst62" +Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_muxDZ:inst62|LPM_MUX:lpm_mux_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_muxDZ:inst62|LPM_MUX:lpm_mux_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_muxDZ:inst62|LPM_MUX:lpm_mux_component" with the following parameter: + Info: Parameter "LPM_WIDTH" = "128" + Info: Parameter "LPM_SIZE" = "2" + Info: Parameter "LPM_WIDTHS" = "1" + Info: Parameter "LPM_PIPELINE" = "1" + Info: Parameter "LPM_TYPE" = "LPM_MUX" + Info: Parameter "LPM_HINT" = "UNUSED" +Info: Found 1 design units, including 1 entities, in source file db/mux_dcf.tdf + Info: Found entity 1: mux_dcf +Info: Elaborating entity "mux_dcf" for hierarchy "Video:Fredi_Aschwanden|lpm_muxDZ:inst62|LPM_MUX:lpm_mux_component|mux_dcf:auto_generated" +Info: Elaborating entity "lpm_fifoDZ" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63" +Info: Elaborating entity "scfifo" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component" with the following parameter: + Info: Parameter "add_ram_output_register" = "OFF" + Info: Parameter "intended_device_family" = "Cyclone III" + Info: Parameter "lpm_numwords" = "128" + Info: Parameter "lpm_showahead" = "ON" + Info: Parameter "lpm_type" = "scfifo" + Info: Parameter "lpm_width" = "128" + Info: Parameter "lpm_widthu" = "7" + Info: Parameter "overflow_checking" = "OFF" + Info: Parameter "underflow_checking" = "OFF" + Info: Parameter "use_eab" = "ON" +Info: Found 1 design units, including 1 entities, in source file db/scfifo_lk21.tdf + Info: Found entity 1: scfifo_lk21 +Info: Elaborating entity "scfifo_lk21" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated" +Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_oq21.tdf + Info: Found entity 1: a_dpfifo_oq21 +Info: Elaborating entity "a_dpfifo_oq21" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo" +Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gj81.tdf + Info: Found entity 1: altsyncram_gj81 +Info: Elaborating entity "altsyncram_gj81" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram" +Info: Found 1 design units, including 1 entities, in source file db/cmpr_br8.tdf + Info: Found entity 1: cmpr_br8 +Info: Elaborating entity "cmpr_br8" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cmpr_br8:almost_full_comparer" +Info: Elaborating entity "cmpr_br8" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cmpr_br8:three_comparison" +Info: Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf + Info: Found entity 1: cntr_omb +Info: Elaborating entity "cntr_omb" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb" +Info: Found 1 design units, including 1 entities, in source file db/cntr_5n7.tdf + Info: Found entity 1: cntr_5n7 +Info: Elaborating entity "cntr_5n7" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter" +Info: Found 1 design units, including 1 entities, in source file db/cntr_pmb.tdf + Info: Found entity 1: cntr_pmb +Info: Elaborating entity "cntr_pmb" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr" +Info: Elaborating entity "lpm_bustri1" for hierarchy "Video:Fredi_Aschwanden|lpm_bustri1:inst51" +Info: Elaborating entity "lpm_bustri" for hierarchy "Video:Fredi_Aschwanden|lpm_bustri1:inst51|lpm_bustri:lpm_bustri_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_bustri1:inst51|lpm_bustri:lpm_bustri_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_bustri1:inst51|lpm_bustri:lpm_bustri_component" with the following parameter: + Info: Parameter "lpm_type" = "LPM_BUSTRI" + Info: Parameter "lpm_width" = "3" +Info: Elaborating entity "altdpram0" for hierarchy "Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED" +Info: Elaborating entity "altsyncram" for hierarchy "Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component" with the following parameter: + Info: Parameter "address_reg_b" = "CLOCK1" + Info: Parameter "clock_enable_input_a" = "BYPASS" + Info: Parameter "clock_enable_input_b" = "BYPASS" + Info: Parameter "clock_enable_output_a" = "BYPASS" + Info: Parameter "clock_enable_output_b" = "BYPASS" + Info: Parameter "indata_reg_b" = "CLOCK1" + Info: Parameter "intended_device_family" = "Cyclone III" + Info: Parameter "lpm_type" = "altsyncram" + Info: Parameter "numwords_a" = "16" + Info: Parameter "numwords_b" = "16" + Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT" + Info: Parameter "outdata_aclr_a" = "NONE" + Info: Parameter "outdata_aclr_b" = "NONE" + Info: Parameter "outdata_reg_a" = "CLOCK0" + Info: Parameter "outdata_reg_b" = "CLOCK1" + Info: Parameter "power_up_uninitialized" = "FALSE" + Info: Parameter "read_during_write_mode_port_a" = "OLD_DATA" + Info: Parameter "read_during_write_mode_port_b" = "OLD_DATA" + Info: Parameter "widthad_a" = "4" + Info: Parameter "widthad_b" = "4" + Info: Parameter "width_a" = "3" + Info: Parameter "width_b" = "3" + Info: Parameter "width_byteena_a" = "1" + Info: Parameter "width_byteena_b" = "1" + Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1" +Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rb92.tdf + Info: Found entity 1: altsyncram_rb92 +Info: Elaborating entity "altsyncram_rb92" for hierarchy "Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated" +Info: Elaborating entity "altdpram2" for hierarchy "Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55" +Info: Elaborating entity "altsyncram" for hierarchy "Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component" with the following parameter: + Info: Parameter "address_reg_b" = "CLOCK1" + Info: Parameter "clock_enable_input_a" = "BYPASS" + Info: Parameter "clock_enable_input_b" = "BYPASS" + Info: Parameter "clock_enable_output_a" = "BYPASS" + Info: Parameter "clock_enable_output_b" = "BYPASS" + Info: Parameter "indata_reg_b" = "CLOCK1" + Info: Parameter "intended_device_family" = "Cyclone III" + Info: Parameter "lpm_type" = "altsyncram" + Info: Parameter "numwords_a" = "256" + Info: Parameter "numwords_b" = "256" + Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT" + Info: Parameter "outdata_aclr_a" = "NONE" + Info: Parameter "outdata_aclr_b" = "NONE" + Info: Parameter "outdata_reg_a" = "CLOCK0" + Info: Parameter "outdata_reg_b" = "CLOCK1" + Info: Parameter "power_up_uninitialized" = "FALSE" + Info: Parameter "read_during_write_mode_port_a" = "OLD_DATA" + Info: Parameter "read_during_write_mode_port_b" = "OLD_DATA" + Info: Parameter "widthad_a" = "8" + Info: Parameter "widthad_b" = "8" + Info: Parameter "width_a" = "8" + Info: Parameter "width_b" = "8" + Info: Parameter "width_byteena_a" = "1" + Info: Parameter "width_byteena_b" = "1" + Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1" +Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pf92.tdf + Info: Found entity 1: altsyncram_pf92 +Info: Elaborating entity "altsyncram_pf92" for hierarchy "Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated" +Info: Elaborating entity "lpm_mux3" for hierarchy "Video:Fredi_Aschwanden|lpm_mux3:inst102" +Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_mux3:inst102|LPM_MUX:lpm_mux_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_mux3:inst102|LPM_MUX:lpm_mux_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_mux3:inst102|LPM_MUX:lpm_mux_component" with the following parameter: + Info: Parameter "LPM_WIDTH" = "1" + Info: Parameter "LPM_SIZE" = "2" + Info: Parameter "LPM_WIDTHS" = "1" + Info: Parameter "LPM_PIPELINE" = "0" + Info: Parameter "LPM_TYPE" = "LPM_MUX" + Info: Parameter "LPM_HINT" = "UNUSED" +Info: Found 1 design units, including 1 entities, in source file db/mux_96e.tdf + Info: Found entity 1: mux_96e +Info: Elaborating entity "mux_96e" for hierarchy "Video:Fredi_Aschwanden|lpm_mux3:inst102|LPM_MUX:lpm_mux_component|mux_96e:auto_generated" +Info: Elaborating entity "lpm_ff5" for hierarchy "Video:Fredi_Aschwanden|lpm_ff5:inst11" +Info: Elaborating entity "lpm_ff" for hierarchy "Video:Fredi_Aschwanden|lpm_ff5:inst11|lpm_ff:lpm_ff_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_ff5:inst11|lpm_ff:lpm_ff_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_ff5:inst11|lpm_ff:lpm_ff_component" with the following parameter: + Info: Parameter "lpm_fftype" = "DFF" + Info: Parameter "lpm_type" = "LPM_FF" + Info: Parameter "lpm_width" = "8" +Info: Elaborating entity "lpm_mux2" for hierarchy "Video:Fredi_Aschwanden|lpm_mux2:inst25" +Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_mux2:inst25|LPM_MUX:lpm_mux_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_mux2:inst25|LPM_MUX:lpm_mux_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_mux2:inst25|LPM_MUX:lpm_mux_component" with the following parameter: + Info: Parameter "LPM_WIDTH" = "8" + Info: Parameter "LPM_SIZE" = "16" + Info: Parameter "LPM_WIDTHS" = "4" + Info: Parameter "LPM_PIPELINE" = "2" + Info: Parameter "LPM_TYPE" = "LPM_MUX" + Info: Parameter "LPM_HINT" = "UNUSED" +Info: Found 1 design units, including 1 entities, in source file db/mux_mpe.tdf + Info: Found entity 1: mux_mpe +Info: Elaborating entity "mux_mpe" for hierarchy "Video:Fredi_Aschwanden|lpm_mux2:inst25|LPM_MUX:lpm_mux_component|mux_mpe:auto_generated" +Info: Elaborating entity "lpm_mux4" for hierarchy "Video:Fredi_Aschwanden|lpm_mux4:inst81" +Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_mux4:inst81|LPM_MUX:lpm_mux_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_mux4:inst81|LPM_MUX:lpm_mux_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_mux4:inst81|LPM_MUX:lpm_mux_component" with the following parameter: + Info: Parameter "LPM_WIDTH" = "7" + Info: Parameter "LPM_SIZE" = "2" + Info: Parameter "LPM_WIDTHS" = "1" + Info: Parameter "LPM_PIPELINE" = "0" + Info: Parameter "LPM_TYPE" = "LPM_MUX" + Info: Parameter "LPM_HINT" = "UNUSED" +Info: Found 1 design units, including 1 entities, in source file db/mux_f6e.tdf + Info: Found entity 1: mux_f6e +Info: Elaborating entity "mux_f6e" for hierarchy "Video:Fredi_Aschwanden|lpm_mux4:inst81|LPM_MUX:lpm_mux_component|mux_f6e:auto_generated" +Info: Elaborating entity "lpm_constant3" for hierarchy "Video:Fredi_Aschwanden|lpm_constant3:inst82" +Info: Elaborating entity "lpm_constant" for hierarchy "Video:Fredi_Aschwanden|lpm_constant3:inst82|lpm_constant:lpm_constant_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_constant3:inst82|lpm_constant:lpm_constant_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_constant3:inst82|lpm_constant:lpm_constant_component" with the following parameter: + Info: Parameter "lpm_cvalue" = "0" + Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO" + Info: Parameter "lpm_type" = "LPM_CONSTANT" + Info: Parameter "lpm_width" = "7" +Info: Elaborating entity "altddio_out2" for hierarchy "Video:Fredi_Aschwanden|altddio_out2:inst5" +Info: Elaborating entity "altddio_out" for hierarchy "Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component" with the following parameter: + Info: Parameter "extend_oe_disable" = "UNUSED" + Info: Parameter "intended_device_family" = "Cyclone III" + Info: Parameter "invert_output" = "OFF" + Info: Parameter "lpm_type" = "altddio_out" + Info: Parameter "oe_reg" = "UNUSED" + Info: Parameter "power_up_high" = "OFF" + Info: Parameter "width" = "24" +Info: Found 1 design units, including 1 entities, in source file db/ddio_out_o2f.tdf + Info: Found entity 1: ddio_out_o2f +Info: Elaborating entity "ddio_out_o2f" for hierarchy "Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component|ddio_out_o2f:auto_generated" +Info: Elaborating entity "lpm_mux6" for hierarchy "Video:Fredi_Aschwanden|lpm_mux6:inst7" +Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_mux6:inst7|LPM_MUX:lpm_mux_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_mux6:inst7|LPM_MUX:lpm_mux_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_mux6:inst7|LPM_MUX:lpm_mux_component" with the following parameter: + Info: Parameter "LPM_WIDTH" = "24" + Info: Parameter "LPM_SIZE" = "8" + Info: Parameter "LPM_WIDTHS" = "3" + Info: Parameter "LPM_PIPELINE" = "2" + Info: Parameter "LPM_TYPE" = "LPM_MUX" + Info: Parameter "LPM_HINT" = "UNUSED" +Info: Found 1 design units, including 1 entities, in source file db/mux_kpe.tdf + Info: Found entity 1: mux_kpe +Info: Elaborating entity "mux_kpe" for hierarchy "Video:Fredi_Aschwanden|lpm_mux6:inst7|LPM_MUX:lpm_mux_component|mux_kpe:auto_generated" +Info: Elaborating entity "lpm_ff3" for hierarchy "Video:Fredi_Aschwanden|lpm_ff3:inst49" +Info: Elaborating entity "lpm_ff" for hierarchy "Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component" with the following parameter: + Info: Parameter "lpm_fftype" = "DFF" + Info: Parameter "lpm_type" = "LPM_FF" + Info: Parameter "lpm_width" = "24" +Info: Elaborating entity "lpm_constant0" for hierarchy "Video:Fredi_Aschwanden|lpm_constant0:inst59" +Info: Elaborating entity "lpm_constant" for hierarchy "Video:Fredi_Aschwanden|lpm_constant0:inst59|lpm_constant:lpm_constant_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_constant0:inst59|lpm_constant:lpm_constant_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_constant0:inst59|lpm_constant:lpm_constant_component" with the following parameter: + Info: Parameter "lpm_cvalue" = "0" + Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO" + Info: Parameter "lpm_type" = "LPM_CONSTANT" + Info: Parameter "lpm_width" = "5" +Info: Elaborating entity "lpm_constant1" for hierarchy "Video:Fredi_Aschwanden|lpm_constant1:inst77" +Info: Elaborating entity "lpm_constant" for hierarchy "Video:Fredi_Aschwanden|lpm_constant1:inst77|lpm_constant:lpm_constant_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_constant1:inst77|lpm_constant:lpm_constant_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_constant1:inst77|lpm_constant:lpm_constant_component" with the following parameter: + Info: Parameter "lpm_cvalue" = "0" + Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO" + Info: Parameter "lpm_type" = "LPM_CONSTANT" + Info: Parameter "lpm_width" = "2" +Info: Elaborating entity "lpm_ff4" for hierarchy "Video:Fredi_Aschwanden|lpm_ff4:inst10" +Info: Elaborating entity "lpm_ff" for hierarchy "Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component" with the following parameter: + Info: Parameter "lpm_fftype" = "DFF" + Info: Parameter "lpm_type" = "LPM_FF" + Info: Parameter "lpm_width" = "16" +Info: Elaborating entity "lpm_mux1" for hierarchy "Video:Fredi_Aschwanden|lpm_mux1:inst24" +Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_mux1:inst24|LPM_MUX:lpm_mux_component" +Info: Assertion information: Value of LPM_PIPELINE parameter (4) should be lower -- use 1 for best performance/utilization +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_mux1:inst24|LPM_MUX:lpm_mux_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_mux1:inst24|LPM_MUX:lpm_mux_component" with the following parameter: + Info: Parameter "LPM_WIDTH" = "16" + Info: Parameter "LPM_SIZE" = "8" + Info: Parameter "LPM_WIDTHS" = "3" + Info: Parameter "LPM_PIPELINE" = "4" + Info: Parameter "LPM_TYPE" = "LPM_MUX" + Info: Parameter "LPM_HINT" = "UNUSED" +Info: Assertion information: Value of LPM_PIPELINE parameter 4 should be lower -- use 1 for best performance/utilization +Info: Found 1 design units, including 1 entities, in source file db/mux_npe.tdf + Info: Found entity 1: mux_npe +Info: Elaborating entity "mux_npe" for hierarchy "Video:Fredi_Aschwanden|lpm_mux1:inst24|LPM_MUX:lpm_mux_component|mux_npe:auto_generated" +Info: Elaborating entity "lpm_constant2" for hierarchy "Video:Fredi_Aschwanden|lpm_constant2:inst23" +Info: Elaborating entity "lpm_constant" for hierarchy "Video:Fredi_Aschwanden|lpm_constant2:inst23|lpm_constant:lpm_constant_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_constant2:inst23|lpm_constant:lpm_constant_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_constant2:inst23|lpm_constant:lpm_constant_component" with the following parameter: + Info: Parameter "lpm_cvalue" = "0" + Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO" + Info: Parameter "lpm_type" = "LPM_CONSTANT" + Info: Parameter "lpm_width" = "8" +Info: Elaborating entity "lpm_mux0" for hierarchy "Video:Fredi_Aschwanden|lpm_mux0:inst21" +Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_mux0:inst21|LPM_MUX:lpm_mux_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_mux0:inst21|LPM_MUX:lpm_mux_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_mux0:inst21|LPM_MUX:lpm_mux_component" with the following parameter: + Info: Parameter "LPM_WIDTH" = "32" + Info: Parameter "LPM_SIZE" = "4" + Info: Parameter "LPM_WIDTHS" = "2" + Info: Parameter "LPM_PIPELINE" = "4" + Info: Parameter "LPM_TYPE" = "LPM_MUX" + Info: Parameter "LPM_HINT" = "UNUSED" +Info: Found 1 design units, including 1 entities, in source file db/mux_gpe.tdf + Info: Found entity 1: mux_gpe +Info: Elaborating entity "mux_gpe" for hierarchy "Video:Fredi_Aschwanden|lpm_mux0:inst21|LPM_MUX:lpm_mux_component|mux_gpe:auto_generated" +Info: Elaborating entity "altddio_out0" for hierarchy "Video:Fredi_Aschwanden|altddio_out0:inst2" +Info: Elaborating entity "altddio_out" for hierarchy "Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component" with the following parameter: + Info: Parameter "extend_oe_disable" = "UNUSED" + Info: Parameter "intended_device_family" = "Cyclone III" + Info: Parameter "invert_output" = "ON" + Info: Parameter "lpm_type" = "altddio_out" + Info: Parameter "oe_reg" = "UNUSED" + Info: Parameter "power_up_high" = "ON" + Info: Parameter "width" = "4" +Info: Found 1 design units, including 1 entities, in source file db/ddio_out_are.tdf + Info: Found entity 1: ddio_out_are +Info: Elaborating entity "ddio_out_are" for hierarchy "Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated" +Info: Elaborating entity "altpll2" for hierarchy "altpll2:inst12" +Info: Elaborating entity "altpll" for hierarchy "altpll2:inst12|altpll:altpll_component" +Info: Elaborated megafunction instantiation "altpll2:inst12|altpll:altpll_component" +Info: Instantiated megafunction "altpll2:inst12|altpll:altpll_component" with the following parameter: + Info: Parameter "bandwidth_type" = "AUTO" + Info: Parameter "clk0_divide_by" = "1" + Info: Parameter "clk0_duty_cycle" = "50" + Info: Parameter "clk0_multiply_by" = "4" + Info: Parameter "clk0_phase_shift" = "5051" + Info: Parameter "clk1_divide_by" = "1" + Info: Parameter "clk1_duty_cycle" = "50" + Info: Parameter "clk1_multiply_by" = "4" + Info: Parameter "clk1_phase_shift" = "0" + Info: Parameter "clk2_divide_by" = "1" + Info: Parameter "clk2_duty_cycle" = "50" + Info: Parameter "clk2_multiply_by" = "4" + Info: Parameter "clk2_phase_shift" = "3788" + Info: Parameter "clk3_divide_by" = "1" + Info: Parameter "clk3_duty_cycle" = "50" + Info: Parameter "clk3_multiply_by" = "4" + Info: Parameter "clk3_phase_shift" = "2210" + Info: Parameter "clk4_divide_by" = "1" + Info: Parameter "clk4_duty_cycle" = "50" + Info: Parameter "clk4_multiply_by" = "2" + Info: Parameter "clk4_phase_shift" = "11364" + Info: Parameter "compensate_clock" = "CLK0" + Info: Parameter "inclk0_input_frequency" = "30303" + Info: Parameter "intended_device_family" = "Cyclone III" + Info: Parameter "lpm_type" = "altpll" + Info: Parameter "operation_mode" = "SOURCE_SYNCHRONOUS" + Info: Parameter "pll_type" = "AUTO" + Info: Parameter "port_activeclock" = "PORT_UNUSED" + Info: Parameter "port_areset" = "PORT_UNUSED" + Info: Parameter "port_clkbad0" = "PORT_UNUSED" + Info: Parameter "port_clkbad1" = "PORT_UNUSED" + Info: Parameter "port_clkloss" = "PORT_UNUSED" + Info: Parameter "port_clkswitch" = "PORT_UNUSED" + Info: Parameter "port_configupdate" = "PORT_UNUSED" + Info: Parameter "port_fbin" = "PORT_UNUSED" + Info: Parameter "port_inclk0" = "PORT_USED" + Info: Parameter "port_inclk1" = "PORT_UNUSED" + Info: Parameter "port_locked" = "PORT_UNUSED" + Info: Parameter "port_pfdena" = "PORT_UNUSED" + Info: Parameter "port_phasecounterselect" = "PORT_UNUSED" + Info: Parameter "port_phasedone" = "PORT_UNUSED" + Info: Parameter "port_phasestep" = "PORT_UNUSED" + Info: Parameter "port_phaseupdown" = "PORT_UNUSED" + Info: Parameter "port_pllena" = "PORT_UNUSED" + Info: Parameter "port_scanaclr" = "PORT_UNUSED" + Info: Parameter "port_scanclk" = "PORT_UNUSED" + Info: Parameter "port_scanclkena" = "PORT_UNUSED" + Info: Parameter "port_scandata" = "PORT_UNUSED" + Info: Parameter "port_scandataout" = "PORT_UNUSED" + Info: Parameter "port_scandone" = "PORT_UNUSED" + Info: Parameter "port_scanread" = "PORT_UNUSED" + Info: Parameter "port_scanwrite" = "PORT_UNUSED" + Info: Parameter "port_clk0" = "PORT_USED" + Info: Parameter "port_clk1" = "PORT_USED" + Info: Parameter "port_clk2" = "PORT_USED" + Info: Parameter "port_clk3" = "PORT_USED" + Info: Parameter "port_clk4" = "PORT_USED" + Info: Parameter "port_clk5" = "PORT_UNUSED" + Info: Parameter "port_clkena0" = "PORT_UNUSED" + Info: Parameter "port_clkena1" = "PORT_UNUSED" + Info: Parameter "port_clkena2" = "PORT_UNUSED" + Info: Parameter "port_clkena3" = "PORT_UNUSED" + Info: Parameter "port_clkena4" = "PORT_UNUSED" + Info: Parameter "port_clkena5" = "PORT_UNUSED" + Info: Parameter "port_extclk0" = "PORT_UNUSED" + Info: Parameter "port_extclk1" = "PORT_UNUSED" + Info: Parameter "port_extclk2" = "PORT_UNUSED" + Info: Parameter "port_extclk3" = "PORT_UNUSED" + Info: Parameter "width_clock" = "5" +Info: Found 1 design units, including 1 entities, in source file db/altpll_isv2.tdf + Info: Found entity 1: altpll_isv2 +Info: Elaborating entity "altpll_isv2" for hierarchy "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated" +Warning: Using design file altpll4.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project + Info: Found entity 1: altpll4 +Info: Elaborating entity "altpll4" for hierarchy "altpll4:inst22" +Info: Elaborating entity "altpll" for hierarchy "altpll4:inst22|altpll:altpll_component" +Info: Elaborated megafunction instantiation "altpll4:inst22|altpll:altpll_component" +Info: Instantiated megafunction "altpll4:inst22|altpll:altpll_component" with the following parameter: + Info: Parameter "bandwidth_type" = "AUTO" + Info: Parameter "clk0_divide_by" = "1" + Info: Parameter "clk0_duty_cycle" = "50" + Info: Parameter "clk0_multiply_by" = "2" + Info: Parameter "clk0_phase_shift" = "0" + Info: Parameter "compensate_clock" = "CLK0" + Info: Parameter "inclk0_input_frequency" = "20833" + Info: Parameter "intended_device_family" = "Cyclone III" + Info: Parameter "lpm_type" = "altpll" + Info: Parameter "operation_mode" = "NORMAL" + Info: Parameter "pll_type" = "AUTO" + Info: Parameter "port_activeclock" = "PORT_UNUSED" + Info: Parameter "port_areset" = "PORT_USED" + Info: Parameter "port_clk0" = "PORT_USED" + Info: Parameter "port_clk1" = "PORT_UNUSED" + Info: Parameter "port_clk2" = "PORT_UNUSED" + Info: Parameter "port_clk3" = "PORT_UNUSED" + Info: Parameter "port_clk4" = "PORT_UNUSED" + Info: Parameter "port_clk5" = "PORT_UNUSED" + Info: Parameter "port_clkbad0" = "PORT_UNUSED" + Info: Parameter "port_clkbad1" = "PORT_UNUSED" + Info: Parameter "port_clkena0" = "PORT_UNUSED" + Info: Parameter "port_clkena1" = "PORT_UNUSED" + Info: Parameter "port_clkena2" = "PORT_UNUSED" + Info: Parameter "port_clkena3" = "PORT_UNUSED" + Info: Parameter "port_clkena4" = "PORT_UNUSED" + Info: Parameter "port_clkena5" = "PORT_UNUSED" + Info: Parameter "port_clkloss" = "PORT_UNUSED" + Info: Parameter "port_clkswitch" = "PORT_UNUSED" + Info: Parameter "port_configupdate" = "PORT_USED" + Info: Parameter "port_extclk0" = "PORT_UNUSED" + Info: Parameter "port_extclk1" = "PORT_UNUSED" + Info: Parameter "port_extclk2" = "PORT_UNUSED" + Info: Parameter "port_extclk3" = "PORT_UNUSED" + Info: Parameter "port_fbin" = "PORT_UNUSED" + Info: Parameter "port_inclk0" = "PORT_USED" + Info: Parameter "port_inclk1" = "PORT_UNUSED" + Info: Parameter "port_locked" = "PORT_USED" + Info: Parameter "port_pfdena" = "PORT_UNUSED" + Info: Parameter "port_phasecounterselect" = "PORT_UNUSED" + Info: Parameter "port_phasedone" = "PORT_UNUSED" + Info: Parameter "port_phasestep" = "PORT_UNUSED" + Info: Parameter "port_phaseupdown" = "PORT_UNUSED" + Info: Parameter "port_pllena" = "PORT_UNUSED" + Info: Parameter "port_scanaclr" = "PORT_UNUSED" + Info: Parameter "port_scanclk" = "PORT_USED" + Info: Parameter "port_scanclkena" = "PORT_USED" + Info: Parameter "port_scandata" = "PORT_USED" + Info: Parameter "port_scandataout" = "PORT_USED" + Info: Parameter "port_scandone" = "PORT_USED" + Info: Parameter "port_scanread" = "PORT_UNUSED" + Info: Parameter "port_scanwrite" = "PORT_UNUSED" + Info: Parameter "scan_chain_mif_file" = "altpll4.mif" + Info: Parameter "self_reset_on_loss_lock" = "OFF" + Info: Parameter "width_clock" = "5" + Info: Parameter "width_phasecounterselect" = "4" +Info: Found 1 design units, including 1 entities, in source file db/altpll_c6j2.tdf + Info: Found entity 1: altpll_c6j2 +Info: Elaborating entity "altpll_c6j2" for hierarchy "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated" +Warning: Using design file altpll_reconfig1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project + Info: Found entity 1: altpll_reconfig1 +Info: Elaborating entity "altpll_reconfig1" for hierarchy "altpll_reconfig1:inst7" +Warning: Using design file altpll_reconfig1_pllrcfg_t4q.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project + Info: Found entity 1: altpll_reconfig1_pllrcfg_t4q +Info: Elaborating entity "altpll_reconfig1_pllrcfg_t4q" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component" +Info: Elaborating entity "altsyncram" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4" +Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4" +Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4" with the following parameter: + Info: Parameter "OPERATION_MODE" = "SINGLE_PORT" + Info: Parameter "WIDTH_A" = "1" + Info: Parameter "WIDTHAD_A" = "8" + Info: Parameter "NUMWORDS_A" = "144" + Info: Parameter "WIDTH_BYTEENA_A" = "1" +Info: Found 1 design units, including 1 entities, in source file db/altsyncram_46r.tdf + Info: Found entity 1: altsyncram_46r +Info: Elaborating entity "altsyncram_46r" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4|altsyncram_46r:auto_generated" +Info: Elaborating entity "lpm_add_sub" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub5" +Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub5" +Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub5" with the following parameter: + Info: Parameter "LPM_WIDTH" = "9" +Info: Found 1 design units, including 1 entities, in source file db/add_sub_hpa.tdf + Info: Found entity 1: add_sub_hpa +Info: Elaborating entity "add_sub_hpa" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub5|add_sub_hpa:auto_generated" +Info: Elaborating entity "lpm_add_sub" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub6" +Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub6" +Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub6" with the following parameter: + Info: Parameter "LPM_WIDTH" = "8" +Info: Found 1 design units, including 1 entities, in source file db/add_sub_k8a.tdf + Info: Found entity 1: add_sub_k8a +Info: Elaborating entity "add_sub_k8a" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub6|add_sub_k8a:auto_generated" +Info: Elaborating entity "lpm_compare" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7" +Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7" +Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7" with the following parameter: + Info: Parameter "LPM_WIDTH" = "8" +Info: Found 1 design units, including 1 entities, in source file db/cmpr_tnd.tdf + Info: Found entity 1: cmpr_tnd +Info: Elaborating entity "cmpr_tnd" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated" +Info: Elaborating entity "lpm_counter" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1" +Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1" +Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1" with the following parameter: + Info: Parameter "LPM_DIRECTION" = "DOWN" + Info: Parameter "lpm_modulus" = "144" + Info: Parameter "lpm_port_updown" = "PORT_UNUSED" + Info: Parameter "LPM_WIDTH" = "8" +Info: Found 1 design units, including 1 entities, in source file db/cntr_30l.tdf + Info: Found entity 1: cntr_30l +Info: Elaborating entity "cntr_30l" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated" +Info: Elaborating entity "lpm_counter" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13" +Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13" +Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13" with the following parameter: + Info: Parameter "LPM_DIRECTION" = "DOWN" + Info: Parameter "lpm_port_updown" = "PORT_UNUSED" + Info: Parameter "LPM_WIDTH" = "6" +Info: Found 1 design units, including 1 entities, in source file db/cntr_qij.tdf + Info: Found entity 1: cntr_qij +Info: Elaborating entity "cntr_qij" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated" +Info: Elaborating entity "lpm_counter" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14" +Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14" +Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14" with the following parameter: + Info: Parameter "LPM_DIRECTION" = "DOWN" + Info: Parameter "lpm_port_updown" = "PORT_UNUSED" + Info: Parameter "LPM_WIDTH" = "5" +Info: Found 1 design units, including 1 entities, in source file db/cntr_pij.tdf + Info: Found entity 1: cntr_pij +Info: Elaborating entity "cntr_pij" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated" +Info: Elaborating entity "lpm_counter" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2" +Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2" +Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2" with the following parameter: + Info: Parameter "LPM_DIRECTION" = "UP" + Info: Parameter "lpm_port_updown" = "PORT_UNUSED" + Info: Parameter "LPM_WIDTH" = "8" +Info: Found 1 design units, including 1 entities, in source file db/cntr_9cj.tdf + Info: Found entity 1: cntr_9cj +Info: Elaborating entity "cntr_9cj" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated" +Info: Elaborating entity "lpm_decode" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_decode:decode11" +Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_decode:decode11" +Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_decode:decode11" with the following parameter: + Info: Parameter "LPM_DECODES" = "5" + Info: Parameter "LPM_WIDTH" = "3" +Info: Found 1 design units, including 1 entities, in source file db/decode_2af.tdf + Info: Found entity 1: decode_2af +Info: Elaborating entity "decode_2af" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_decode:decode11|decode_2af:auto_generated" +Info: Elaborating entity "DSP" for hierarchy "DSP:Mathias_Alles" +Info: Elaborating entity "interrupt_handler" for hierarchy "interrupt_handler:nobody" +Info: Elaborating entity "lpm_counter0" for hierarchy "lpm_counter0:inst18" +Info: Elaborating entity "lpm_counter" for hierarchy "lpm_counter0:inst18|lpm_counter:lpm_counter_component" +Info: Elaborated megafunction instantiation "lpm_counter0:inst18|lpm_counter:lpm_counter_component" +Info: Instantiated megafunction "lpm_counter0:inst18|lpm_counter:lpm_counter_component" with the following parameter: + Info: Parameter "lpm_direction" = "UP" + Info: Parameter "lpm_port_updown" = "PORT_UNUSED" + Info: Parameter "lpm_type" = "LPM_COUNTER" + Info: Parameter "lpm_width" = "18" +Info: Found 1 design units, including 1 entities, in source file db/cntr_mph.tdf + Info: Found entity 1: cntr_mph +Info: Elaborating entity "cntr_mph" for hierarchy "lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated" +Info: Elaborating entity "altddio_out3" for hierarchy "altddio_out3:inst5" +Info: Elaborating entity "altddio_out" for hierarchy "altddio_out3:inst5|altddio_out:altddio_out_component" +Info: Elaborated megafunction instantiation "altddio_out3:inst5|altddio_out:altddio_out_component" +Info: Instantiated megafunction "altddio_out3:inst5|altddio_out:altddio_out_component" with the following parameter: + Info: Parameter "extend_oe_disable" = "UNUSED" + Info: Parameter "intended_device_family" = "Cyclone III" + Info: Parameter "invert_output" = "OFF" + Info: Parameter "lpm_type" = "altddio_out" + Info: Parameter "oe_reg" = "UNUSED" + Info: Parameter "power_up_high" = "OFF" + Info: Parameter "width" = "1" +Info: Found 1 design units, including 1 entities, in source file db/ddio_out_31f.tdf + Info: Found entity 1: ddio_out_31f +Info: Elaborating entity "ddio_out_31f" for hierarchy "altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated" +Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on +Info: Inferred 3 megafunctions from design logic + Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_14" + Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_6" + Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_12" +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14" with the following parameter: + Info: Parameter "LPM_WIDTHA" = "12" + Info: Parameter "LPM_WIDTHB" = "6" + Info: Parameter "LPM_WIDTHP" = "18" + Info: Parameter "LPM_WIDTHR" = "18" + Info: Parameter "LPM_WIDTHS" = "1" + Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED" + Info: Parameter "INPUT_A_IS_CONSTANT" = "NO" + Info: Parameter "INPUT_B_IS_CONSTANT" = "NO" + Info: Parameter "MAXIMIZE_SPEED" = "5" +Info: Found 1 design units, including 1 entities, in source file db/mult_cat.tdf + Info: Found entity 1: mult_cat +Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6" +Info: Instantiated megafunction "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6" with the following parameter: + Info: Parameter "LPM_WIDTHA" = "12" + Info: Parameter "LPM_WIDTHB" = "5" + Info: Parameter "LPM_WIDTHP" = "17" + Info: Parameter "LPM_WIDTHR" = "17" + Info: Parameter "LPM_WIDTHS" = "1" + Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED" + Info: Parameter "INPUT_A_IS_CONSTANT" = "NO" + Info: Parameter "INPUT_B_IS_CONSTANT" = "NO" + Info: Parameter "MAXIMIZE_SPEED" = "5" +Info: Found 1 design units, including 1 entities, in source file db/mult_aat.tdf + Info: Found entity 1: mult_aat +Warning: The following nodes have both tri-state and non-tri-state drivers + Warning: Inserted always-enabled tri-state buffer between "IO[17]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[16]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[15]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[14]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[13]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[12]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[11]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[10]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[9]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[8]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[7]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[6]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[5]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[4]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[3]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[2]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[1]" and its non-tri-state driver. + Warning: Inserted always-enabled tri-state buffer between "IO[0]" and its non-tri-state driver. +Info: Registers with preset signals will power-up high +Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back +Warning: TRI or OPNDRN buffers permanently disabled + Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_PAR~synth" + Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nSCSI_RST~synth" + Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[7]~synth" + Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[6]~synth" + Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[5]~synth" + Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[4]~synth" + Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[3]~synth" + Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[2]~synth" + Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[1]~synth" + Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[0]~synth" +Warning: TRI or OPNDRN buffers permanently enabled + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "IO~synth" + Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nSCSI_SEL~synth" + Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nSCSI_BUSY~synth" +Warning: Output pins are stuck at VCC or GND + Warning (13410): Pin "nACSI_ACK" is stuck at VCC + Warning (13410): Pin "nACSI_CS" is stuck at VCC + Warning (13410): Pin "ACSI_DIR" is stuck at GND + Warning (13410): Pin "nSCSI_ACK" is stuck at VCC + Warning (13410): Pin "nSCSI_ATN" is stuck at VCC + Warning (13410): Pin "SCSI_DIR" is stuck at VCC + Warning (13410): Pin "nSYNC" is stuck at GND +Info: 78 registers lost all their fanouts during netlist optimizations. The first 78 are displayed below. + Info: Register "interrupt_handler:nobody|INT_CLEAR[31]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[30]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[29]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[28]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[27]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[26]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[25]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[24]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[23]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[22]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[21]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[20]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[19]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[18]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[17]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[16]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[15]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[14]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[13]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[12]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[11]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[10]" lost all its fanouts during netlist optimizations. + Info: Register "interrupt_handler:nobody|INT_CLEAR[7]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|FM_In" lost all its fanouts during netlist optimizations. + Info: Register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[6]" lost all its fanouts during netlist optimizations. + Info: Register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[5]" lost all its fanouts during netlist optimizations. + Info: Register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[4]" lost all its fanouts during netlist optimizations. + Info: Register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[3]" lost all its fanouts during netlist optimizations. + Info: Register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[2]" lost all its fanouts during netlist optimizations. + Info: Register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[1]" lost all its fanouts during netlist optimizations. + Info: Register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[0]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|\P_WAVSTRB:TMP" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|\P_IRQ:DCD_TRANS" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|\P_IRQ:DCD_TRANS" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|AIP" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|LA" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|BSY_ERR" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|TCR[3]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[5]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[4]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[3]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[2]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[1]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[0]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|\PARITY:LOCK" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[7]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[6]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[5]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[4]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[3]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[2]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[1]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[0]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|BUS_FREE" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|\REGISTERS:BSY_LOCK" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|\P_BUSFREE:TMP[2]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|\P_BUSFREE:TMP[1]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|\P_BUSFREE:TMP[0]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[7]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[6]" lost all its fanouts during netlist optimizations. + Info: Register "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]" lost all its fanouts during netlist optimizations. + Info: Register "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp|dffe15a[8]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_pe9:rs_brp|dffe16a[10]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_pe9:ws_bwp|dffe16a[10]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_gd9:ws_brp|dffe15a[8]" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.IDLE" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_1" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_2" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_3" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_4" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.IDLE" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.DMA_SEND" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.DMA_TARG_RCV" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.DMA_INIT_RCV" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.WAIT_2200ns" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE.A_00" lost all its fanouts during netlist optimizations. + Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\ADDER:ADDER_DATA[12]" lost all its fanouts during netlist optimizations. +Info: Found the following redundant logic cells in design + Info (17048): Logic cell "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|cuda_combout_wire[0]" + Info (17048): Logic cell "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|cuda_combout_wire[1]" + Info (17048): Logic cell "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|cuda_combout_wire[2]" +Warning: Design contains 18 input pin(s) that do not drive logic + Warning (15610): No output dependent on input pin "nFB_BURST" + Warning (15610): No output dependent on input pin "nACSI_DRQ" + Warning (15610): No output dependent on input pin "nACSI_INT" + Warning (15610): No output dependent on input pin "nSCSI_DRQ" + Warning (15610): No output dependent on input pin "nSCSI_MSG" + Warning (15610): No output dependent on input pin "nDCHG" + Warning (15610): No output dependent on input pin "SD_DATA0" + Warning (15610): No output dependent on input pin "SD_DATA1" + Warning (15610): No output dependent on input pin "SD_DATA2" + Warning (15610): No output dependent on input pin "SD_CARD_DEDECT" + Warning (15610): No output dependent on input pin "SD_WP" + Warning (15610): No output dependent on input pin "nDACK0" + Warning (15610): No output dependent on input pin "WP_CF_CARD" + Warning (15610): No output dependent on input pin "nSCSI_C_D" + Warning (15610): No output dependent on input pin "nSCSI_I_O" + Warning (15610): No output dependent on input pin "nFB_CS3" + Warning (15610): No output dependent on input pin "TOUT0" + Warning (15610): No output dependent on input pin "nMASTER" +Info: Implemented 11489 device resources after synthesis - the final resource count might be different + Info: Implemented 51 input pins + Info: Implemented 112 output pins + Info: Implemented 132 bidirectional pins + Info: Implemented 10796 logic cells + Info: Implemented 324 RAM segments + Info: Implemented 4 PLLs + Info: Implemented 6 DSP elements +Info: Quartus II Analysis & Synthesis was successful. 0 errors, 143 warnings + Info: Peak virtual memory: 347 megabytes + Info: Processing ended: Wed Dec 15 02:21:56 2010 + Info: Elapsed time: 00:01:19 + Info: Total CPU time (on all processors): 00:01:20 + + diff --git a/FPGA_by_Fredi/firebee1.map.summary b/FPGA_by_Fredi/firebee1.map.summary new file mode 100644 index 0000000..f8da91e --- /dev/null +++ b/FPGA_by_Fredi/firebee1.map.summary @@ -0,0 +1,14 @@ +Analysis & Synthesis Status : Successful - Wed Dec 15 02:21:55 2010 +Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition +Revision Name : firebee1 +Top-level Entity Name : firebee1 +Family : Cyclone III +Total logic elements : 10,706 + Total combinational functions : 8,060 + Dedicated logic registers : 4,612 +Total registers : 4740 +Total pins : 295 +Total virtual pins : 0 +Total memory bits : 109,344 +Embedded Multiplier 9-bit elements : 6 +Total PLLs : 4 diff --git a/FPGA_by_Fredi/firebee1.pin b/FPGA_by_Fredi/firebee1.pin new file mode 100644 index 0000000..50b8dd7 --- /dev/null +++ b/FPGA_by_Fredi/firebee1.pin @@ -0,0 +1,557 @@ + -- Copyright (C) 1991-2010 Altera Corporation + -- Your use of Altera Corporation's design tools, logic functions + -- and other software and tools, and its AMPP partner logic + -- functions, and any output files from any of the foregoing + -- (including device programming or simulation files), and any + -- associated documentation or information are expressly subject + -- to the terms and conditions of the Altera Program License + -- Subscription Agreement, Altera MegaCore Function License + -- Agreement, or other applicable license agreement, including, + -- without limitation, that your use is for the sole purpose of + -- programming logic devices manufactured by Altera and sold by + -- Altera or its authorized distributors. Please refer to the + -- applicable agreement for further details. + -- + -- This is a Quartus II output file. It is for reporting purposes only, and is + -- not intended for use as a Quartus II input file. This file cannot be used + -- to make Quartus II pin assignments - for instructions on how to make pin + -- assignments, please see Quartus II help. + --------------------------------------------------------------------------------- + + + + --------------------------------------------------------------------------------- + -- NC : No Connect. This pin has no internal connection to the device. + -- DNU : Do Not Use. This pin MUST NOT be connected. + -- VCCINT : Dedicated power pin, which MUST be connected to VCC (1.2V). + -- VCCIO : Dedicated power pin, which MUST be connected to VCC + -- of its bank. + -- Bank 1: 3.3V + -- Bank 2: 3.3V + -- Bank 3: 3.3V + -- Bank 4: 2.5V + -- Bank 5: 2.5V + -- Bank 6: 3.0V + -- Bank 7: 3.3V + -- Bank 8: 3.3V + -- GND : Dedicated ground pin. Dedicated GND pins MUST be connected to GND. + -- It can also be used to report unused dedicated pins. The connection + -- on the board for unused dedicated pins depends on whether this will + -- be used in a future design. One example is device migration. When + -- using device migration, refer to the device pin-tables. If it is a + -- GND pin in the pin table or if it will not be used in a future design + -- for another purpose the it MUST be connected to GND. If it is an unused + -- dedicated pin, then it can be connected to a valid signal on the board + -- (low, high, or toggling) if that signal is required for a different + -- revision of the design. + -- GND+ : Unused input pin. It can also be used to report unused dual-purpose pins. + -- This pin should be connected to GND. It may also be connected to a + -- valid signal on the board (low, high, or toggling) if that signal + -- is required for a different revision of the design. + -- GND* : Unused I/O pin. For transceiver I/O banks, connect each pin marked GND* + -- either individually through a 10k Ohm resistor to GND or tie all pins + -- together and connect through a single 10k Ohm resistor to GND. + -- For non-transceiver I/O banks, connect each pin marked GND* directly to GND + -- or leave it unconnected. + -- RESERVED : Unused I/O pin, which MUST be left unconnected. + -- RESERVED_INPUT : Pin is tri-stated and should be connected to the board. + -- RESERVED_INPUT_WITH_WEAK_PULLUP : Pin is tri-stated with internal weak pull-up resistor. + -- RESERVED_INPUT_WITH_BUS_HOLD : Pin is tri-stated with bus-hold circuitry. + -- RESERVED_OUTPUT_DRIVEN_HIGH : Pin is output driven high. + --------------------------------------------------------------------------------- + + + + --------------------------------------------------------------------------------- + -- Pin directions (input, output or bidir) are based on device operating in user mode. + --------------------------------------------------------------------------------- + +Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition +CHIP "firebee1" ASSIGNED TO AN: EP3C40F484C6 + +Pin Name/Usage : Location : Dir. : I/O Standard : Voltage : I/O Bank : User Assignment +------------------------------------------------------------------------------------------------------------- +GND : A1 : gnd : : : : +VCCIO8 : A2 : power : : 3.3V : 8 : +LP_D[6] : A3 : bidir : 3.3-V LVTTL : : 8 : Y +nSRBLE : A4 : output : 3.3-V LVTTL : : 8 : Y +SRD[1] : A5 : bidir : 3.3-V LVTTL : : 8 : Y +IO[3] : A6 : bidir : 3.3-V LVTTL : : 8 : Y +IO[1] : A7 : bidir : 3.3-V LVTTL : : 8 : Y +IO[0] : A8 : bidir : 3.3-V LVTTL : : 8 : Y +SRD[10] : A9 : bidir : 3.3-V LVTTL : : 8 : Y +SRD[9] : A10 : bidir : 3.3-V LVTTL : : 8 : Y +DVI_INT : A11 : input : 3.3-V LVTTL : : 8 : Y +nDACK1 : A12 : input : 3.3-V LVTTL : : 7 : Y +IO[16] : A13 : bidir : 3.3-V LVTTL : : 7 : Y +IO[14] : A14 : bidir : 3.3-V LVTTL : : 7 : Y +IO[9] : A15 : bidir : 3.3-V LVTTL : : 7 : Y +SD_DATA1 : A16 : input : 3.3-V LVTTL : : 7 : Y +YM_QA : A17 : output : 3.3-V LVTTL : : 7 : Y +TxD : A18 : output : 3.3-V LVTTL : : 7 : Y +DCD : A19 : input : 3.3-V LVTTL : : 7 : Y +nRD_DATA : A20 : input : 3.3-V LVTTL : : 7 : Y +VCCIO7 : A21 : power : : 3.3V : 7 : +GND : A22 : gnd : : : : +nPCI_INTA : AA1 : input : 3.3-V LVTTL : : 2 : Y +PIC_INT : AA2 : input : 3.3-V LVTTL : : 2 : Y +FB_AD[2] : AA3 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[6] : AA4 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[8] : AA5 : bidir : 3.3-V LVTTL : : 3 : Y +VCCIO3 : AA6 : power : : 3.3V : 3 : +FB_AD[15] : AA7 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[22] : AA8 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[25] : AA9 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[31] : AA10 : bidir : 3.3-V LVTTL : : 3 : Y +GND+ : AA11 : : : : 3 : +GND+ : AA12 : : : : 4 : +VD[18] : AA13 : bidir : 2.5 V : : 4 : Y +VD[25] : AA14 : bidir : 2.5 V : : 4 : Y +VDQS[0] : AA15 : bidir : 2.5 V : : 4 : Y +VDM[0] : AA16 : output : 2.5 V : : 4 : Y +nDDR_CLK : AA17 : output : 2.5 V : : 4 : Y +VA[12] : AA18 : output : 2.5 V : : 4 : Y +BA[1] : AA19 : output : 2.5 V : : 4 : Y +VA[7] : AA20 : output : 2.5 V : : 4 : Y +VA[6] : AA21 : output : 2.5 V : : 5 : Y +VA[4] : AA22 : output : 2.5 V : : 5 : Y +GND : AB1 : gnd : : : : +VCCIO3 : AB2 : power : : 3.3V : 3 : +FB_AD[3] : AB3 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[7] : AB4 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[9] : AB5 : bidir : 3.3-V LVTTL : : 3 : Y +GND : AB6 : gnd : : : : +FB_AD[16] : AB7 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[23] : AB8 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[26] : AB9 : bidir : 3.3-V LVTTL : : 3 : Y +CLK24M576 : AB10 : output : 3.3-V LVTTL : : 3 : Y +GND+ : AB11 : : : : 3 : +CLK33M : AB12 : input : 3.3-V LVTTL : : 4 : Y +VD[29] : AB13 : bidir : 2.5 V : : 4 : Y +VD[26] : AB14 : bidir : 2.5 V : : 4 : Y +VD[24] : AB15 : bidir : 2.5 V : : 4 : Y +VD[23] : AB16 : bidir : 2.5 V : : 4 : Y +DDR_CLK : AB17 : output : 2.5 V : : 4 : Y +nVCAS : AB18 : output : 2.5 V : : 4 : Y +VA[9] : AB19 : output : 2.5 V : : 4 : Y +VA[8] : AB20 : output : 2.5 V : : 4 : Y +VCCIO4 : AB21 : power : : 2.5V : 4 : +GND : AB22 : gnd : : : : +ACSI_D[0] : B1 : bidir : 3.3-V LVTTL : : 1 : Y +MIDI_TLR : B2 : output : 3.3-V LVTTL : : 1 : Y +LP_D[5] : B3 : bidir : 3.3-V LVTTL : : 8 : Y +nSRBHE : B4 : output : 3.3-V LVTTL : : 8 : Y +SRD[0] : B5 : bidir : 3.3-V LVTTL : : 8 : Y +IO[4] : B6 : bidir : 3.3-V LVTTL : : 8 : Y +IO[2] : B7 : bidir : 3.3-V LVTTL : : 8 : Y +nSRCS : B8 : output : 3.3-V LVTTL : : 8 : Y +SRD[8] : B9 : bidir : 3.3-V LVTTL : : 8 : Y +SRD[11] : B10 : bidir : 3.3-V LVTTL : : 8 : Y +nRSTO_MCF : B11 : input : 3.3-V LVTTL : : 8 : Y +nDACK0 : B12 : input : 3.3-V LVTTL : : 7 : Y +IO[17] : B13 : bidir : 3.3-V LVTTL : : 7 : Y +IO[15] : B14 : bidir : 3.3-V LVTTL : : 7 : Y +IO[10] : B15 : bidir : 3.3-V LVTTL : : 7 : Y +SD_DATA0 : B16 : input : 3.3-V LVTTL : : 7 : Y +SD_DATA2 : B17 : input : 3.3-V LVTTL : : 7 : Y +RTS : B18 : output : 3.3-V LVTTL : : 7 : Y +RI : B19 : input : 3.3-V LVTTL : : 7 : Y +nSDSEL : B20 : output : 3.3-V LVTTL : : 7 : Y +VB[5] : B21 : output : 3.0-V LVTTL : : 6 : Y +VB[4] : B22 : output : 3.0-V LVTTL : : 6 : Y +ACSI_D[4] : C1 : bidir : 3.3-V LVTTL : : 1 : Y +ACSI_D[3] : C2 : bidir : 3.3-V LVTTL : : 1 : Y +LP_D[2] : C3 : bidir : 3.3-V LVTTL : : 8 : Y +LP_D[1] : C4 : bidir : 3.3-V LVTTL : : 8 : Y +GND : C5 : gnd : : : : +SRD[2] : C6 : bidir : 3.3-V LVTTL : : 8 : Y +IO[7] : C7 : bidir : 3.3-V LVTTL : : 8 : Y +IO[6] : C8 : bidir : 3.3-V LVTTL : : 8 : Y +GND : C9 : gnd : : : : +SRD[4] : C10 : bidir : 3.3-V LVTTL : : 8 : Y +GND : C11 : gnd : : : : +GND : C12 : gnd : : : : +IO[11] : C13 : bidir : 3.3-V LVTTL : : 7 : Y +GND : C14 : gnd : : : : +SD_CLK : C15 : output : 3.3-V LVTTL : : 7 : Y +GND : C16 : gnd : : : : +nDCHG : C17 : input : 3.3-V LVTTL : : 7 : Y +GND : C18 : gnd : : : : +TRACK00 : C19 : input : 3.3-V LVTTL : : 7 : Y +VB[6] : C20 : output : 3.0-V LVTTL : : 6 : Y +VB[3] : C21 : output : 3.0-V LVTTL : : 6 : Y +VB[2] : C22 : output : 3.0-V LVTTL : : 6 : Y +~ALTERA_ASDO_DATA1~ / RESERVED_INPUT : D1 : input : 3.3-V LVTTL : : 1 : N +ACSI_D[5] : D2 : bidir : 3.3-V LVTTL : : 1 : Y +GND : D3 : gnd : : : : +VCCIO1 : D4 : power : : 3.3V : 1 : +VCCIO8 : D5 : power : : 3.3V : 8 : +LP_D[4] : D6 : bidir : 3.3-V LVTTL : : 8 : Y +RESERVED_INPUT_WITH_WEAK_PULLUP : D7 : : : : 8 : +GND : D8 : gnd : : : : +VCCIO8 : D9 : power : : 3.3V : 8 : +SRD[12] : D10 : bidir : 3.3-V LVTTL : : 8 : Y +VCCIO8 : D11 : power : : 3.3V : 8 : +VCCIO7 : D12 : power : : 3.3V : 7 : +IO[12] : D13 : bidir : 3.3-V LVTTL : : 7 : Y +VCCIO7 : D14 : power : : 3.3V : 7 : +DTR : D15 : output : 3.3-V LVTTL : : 7 : Y +VCCIO7 : D16 : power : : 3.3V : 7 : +nWR_GATE : D17 : output : 3.3-V LVTTL : : 7 : Y +VCCIO7 : D18 : power : : 3.3V : 7 : +nWP : D19 : input : 3.3-V LVTTL : : 7 : Y +VB[7] : D20 : output : 3.0-V LVTTL : : 6 : Y +VG[7] : D21 : output : 3.0-V LVTTL : : 6 : Y +VG[6] : D22 : output : 3.0-V LVTTL : : 6 : Y +SCSI_D[1] : E1 : bidir : 3.3-V LVTTL : : 1 : Y +~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT : E2 : input : 3.3-V LVTTL : : 1 : N +ACSI_D[2] : E3 : bidir : 3.3-V LVTTL : : 1 : Y +RESERVED_INPUT_WITH_WEAK_PULLUP : E4 : : : : 1 : +LPDIR : E5 : output : 3.3-V LVTTL : : 8 : Y +LP_STR : E6 : output : 3.3-V LVTTL : : 8 : Y +LP_D[3] : E7 : bidir : 3.3-V LVTTL : : 8 : Y +VCCIO8 : E8 : power : : 3.3V : 8 : +IO[5] : E9 : bidir : 3.3-V LVTTL : : 8 : Y +SRD[6] : E10 : bidir : 3.3-V LVTTL : : 8 : Y +nDREQ1 : E11 : output : 3.3-V LVTTL : : 7 : Y +MIDI_IN : E12 : input : 3.3-V LVTTL : : 7 : Y +IO[13] : E13 : bidir : 3.3-V LVTTL : : 7 : Y +SD_CMD_D1 : E14 : bidir : 3.3-V LVTTL : : 7 : Y +YM_QC : E15 : output : 3.3-V LVTTL : : 7 : Y +nINDEX : E16 : input : 3.3-V LVTTL : : 7 : Y +VCCD_PLL2 : E17 : power : : 1.2V : : +GNDA2 : E18 : gnd : : : : +VCCIO6 : E19 : power : : 3.0V : 6 : +GND : E20 : gnd : : : : +VG[2] : E21 : output : 3.0-V LVTTL : : 6 : Y +VG[1] : E22 : output : 3.0-V LVTTL : : 6 : Y +SCSI_D[3] : F1 : bidir : 3.3-V LVTTL : : 1 : Y +SCSI_D[2] : F2 : bidir : 3.3-V LVTTL : : 1 : Y +GND : F3 : gnd : : : : +VCCIO1 : F4 : power : : 3.3V : 1 : +GNDA3 : F5 : gnd : : : : +VCCD_PLL3 : F6 : power : : 1.2V : : +LP_D[0] : F7 : bidir : 3.3-V LVTTL : : 8 : Y +nSRWE : F8 : output : 3.3-V LVTTL : : 8 : Y +SRD[5] : F9 : bidir : 3.3-V LVTTL : : 8 : Y +SRD[13] : F10 : bidir : 3.3-V LVTTL : : 8 : Y +nSROE : F11 : output : 3.3-V LVTTL : : 7 : Y +GND : F12 : gnd : : : : +SD_CD_DATA3 : F13 : bidir : 3.3-V LVTTL : : 7 : Y +nSTEP : F14 : output : 3.3-V LVTTL : : 7 : Y +DSA_D : F15 : output : 3.3-V LVTTL : : 7 : Y +HD_DD : F16 : input : 3.3-V LVTTL : : 7 : Y +nSYNC : F17 : output : 3.0-V LVCMOS : : 6 : Y +VCCA2 : F18 : power : : 2.5V : : +PIXEL_CLK_PAD : F19 : output : 3.0-V LVTTL : : 6 : Y +nIRQ[4] : F20 : output : 3.0-V LVCMOS : : 6 : Y +nIRQ[2] : F21 : output : 3.0-V LVCMOS : : 6 : Y +VR[7] : F22 : output : 3.0-V LVTTL : : 6 : Y +GND+ : G1 : : : : 1 : +MAIN_CLK : G2 : input : 3.3-V LVTTL : : 1 : Y +SCSI_D[5] : G3 : bidir : 3.3-V LVTTL : : 1 : Y +SCSI_D[4] : G4 : bidir : 3.3-V LVTTL : : 1 : Y +ACSI_D[1] : G5 : bidir : 3.3-V LVTTL : : 1 : Y +VCCA3 : G6 : power : : 2.5V : : +LP_BUSY : G7 : input : 3.3-V LVTTL : : 8 : Y +LP_D[7] : G8 : bidir : 3.3-V LVTTL : : 8 : Y +SRD[14] : G9 : bidir : 3.3-V LVTTL : : 8 : Y +IO[8] : G10 : bidir : 3.3-V LVTTL : : 8 : Y +SRD[3] : G11 : bidir : 3.3-V LVTTL : : 8 : Y +VCCINT : G12 : power : : 1.2V : : +YM_QB : G13 : output : 3.3-V LVTTL : : 7 : Y +nWR : G14 : output : 3.3-V LVTTL : : 7 : Y +nSTEP_DIR : G15 : output : 3.3-V LVTTL : : 7 : Y +nMOT_ON : G16 : output : 3.3-V LVTTL : : 7 : Y +nBLANK_PAD : G17 : output : 3.0-V LVTTL : : 6 : Y +VB[0] : G18 : output : 3.0-V LVTTL : : 6 : Y +VCCIO6 : G19 : power : : 3.0V : 6 : +GND : G20 : gnd : : : : +E0_INT : G21 : input : 3.3-V LVTTL : : 6 : Y +IDE_INT : G22 : input : 3.3-V LVTTL : : 6 : Y +nSCSI_C_D : H1 : input : 3.3-V LVTTL : : 1 : Y +nSCSI_MSG : H2 : input : 3.3-V LVTTL : : 1 : Y +GND : H3 : gnd : : : : +VCCIO1 : H4 : power : : 3.3V : 1 : +MIDI_OLR : H5 : output : 3.3-V LVTTL : : 1 : Y +ACSI_D[7] : H6 : bidir : 3.3-V LVTTL : : 1 : Y +ACSI_D[6] : H7 : bidir : 3.3-V LVTTL : : 1 : Y +RESERVED_INPUT_WITH_WEAK_PULLUP : H8 : : : : 1 : +VCCINT : H9 : power : : 1.2V : : +SRD[15] : H10 : bidir : 3.3-V LVTTL : : 8 : Y +SRD[7] : H11 : bidir : 3.3-V LVTTL : : 8 : Y +GND : H12 : gnd : : : : +GND : H13 : gnd : : : : +CTS : H14 : input : 3.3-V LVTTL : : 7 : Y +RxD : H15 : input : 3.3-V LVTTL : : 7 : Y +VG[5] : H16 : output : 3.0-V LVTTL : : 6 : Y +VB[1] : H17 : output : 3.0-V LVTTL : : 6 : Y +VG[3] : H18 : output : 3.0-V LVTTL : : 6 : Y +VG[0] : H19 : output : 3.0-V LVTTL : : 6 : Y +nIRQ[3] : H20 : output : 3.0-V LVCMOS : : 6 : Y +VR[3] : H21 : output : 3.0-V LVTTL : : 6 : Y +VR[2] : H22 : output : 3.0-V LVTTL : : 6 : Y +CLKUSB : J1 : output : 3.3-V LVTTL : : 1 : Y +RESERVED_INPUT_WITH_WEAK_PULLUP : J2 : : : : 1 : +nSCSI_I_O : J3 : input : 3.3-V LVTTL : : 1 : Y +nACSI_INT : J4 : input : 3.3-V LVTTL : : 1 : Y +RESERVED_INPUT_WITH_WEAK_PULLUP : J5 : : : : 1 : +SCSI_D[0] : J6 : bidir : 3.3-V LVTTL : : 1 : Y +SCSI_DIR : J7 : output : 3.3-V LVTTL : : 1 : Y +RESERVED_INPUT_WITH_WEAK_PULLUP : J8 : : : : 1 : +GND : J9 : gnd : : : : +VCCINT : J10 : power : : 1.2V : : +VCCINT : J11 : power : : 1.2V : : +VCCINT : J12 : power : : 1.2V : : +VCCINT : J13 : power : : 1.2V : : +VCCINT : J14 : power : : 1.2V : : +GND : J15 : gnd : : : : +VCCINT : J16 : power : : 1.2V : : +VG[4] : J17 : output : 3.0-V LVTTL : : 6 : Y +VR[6] : J18 : output : 3.0-V LVTTL : : 6 : Y +GND : J19 : gnd : : : : +VCCIO6 : J20 : power : : 3.0V : 6 : +VR[1] : J21 : output : 3.0-V LVTTL : : 6 : Y +VR[0] : J22 : output : 3.0-V LVTTL : : 6 : Y +~ALTERA_DATA0~ / RESERVED_INPUT : K1 : input : 3.3-V LVTTL : : 1 : N +~ALTERA_DCLK~ / RESERVED_INPUT : K2 : input : 3.3-V LVTTL : : 1 : N +GND : K3 : gnd : : : : +VCCIO1 : K4 : power : : 3.3V : 1 : +nCONFIG : K5 : : : : 1 : +nSTATUS : K6 : : : : 1 : +nACSI_DRQ : K7 : input : 3.3-V LVTTL : : 1 : Y +SCSI_D[7] : K8 : bidir : 3.3-V LVTTL : : 1 : Y +VCCINT : K9 : power : : 1.2V : : +GND : K10 : gnd : : : : +GND : K11 : gnd : : : : +GND : K12 : gnd : : : : +GND : K13 : gnd : : : : +VCCINT : K14 : power : : 1.2V : : +VCCINT : K15 : power : : 1.2V : : +GND : K16 : gnd : : : : +VR[4] : K17 : output : 3.0-V LVTTL : : 6 : Y +VR[5] : K18 : output : 3.0-V LVTTL : : 6 : Y +VSYNC_PAD : K19 : output : 3.0-V LVTTL : : 6 : Y +MSEL3 : K20 : : : : 6 : +HSYNC_PAD : K21 : output : 3.0-V LVTTL : : 6 : Y +~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN : K22 : output : 3.0-V LVTTL : : 6 : N +TMS : L1 : input : : : 1 : +TCK : L2 : input : : : 1 : +nCE : L3 : : : : 1 : +TDO : L4 : output : : : 1 : +TDI : L5 : input : : : 1 : +ACSI_DIR : L6 : output : 3.3-V LVTTL : : 2 : Y +PIC_AMKB_RX : L7 : input : 3.3-V LVTTL : : 2 : Y +SCSI_D[6] : L8 : bidir : 3.3-V LVTTL : : 1 : Y +VCCINT : L9 : power : : 1.2V : : +GND : L10 : gnd : : : : +GND : L11 : gnd : : : : +GND : L12 : gnd : : : : +GND : L13 : gnd : : : : +VCCINT : L14 : power : : 1.2V : : +GND : L15 : gnd : : : : +VCCINT : L16 : power : : 1.2V : : +MSEL2 : L17 : : : : 6 : +MSEL1 : L18 : : : : 6 : +VCCIO6 : L19 : power : : 3.0V : 6 : +GND : L20 : gnd : : : : +RESERVED_INPUT_WITH_WEAK_PULLUP : L21 : : : : 6 : +RESERVED_INPUT_WITH_WEAK_PULLUP : L22 : : : : 6 : +nACSI_RESET : M1 : output : 3.3-V LVTTL : : 2 : Y +nACSI_CS : M2 : output : 3.3-V LVTTL : : 2 : Y +nSCSI_ATN : M3 : output : 3.3-V LVTTL : : 2 : Y +nACSI_ACK : M4 : output : 3.3-V LVTTL : : 2 : Y +IDE_RES : M5 : output : 3.3-V LVTTL : : 2 : Y +ACSI_A1 : M6 : output : 3.3-V LVTTL : : 2 : Y +SCSI_PAR : M7 : bidir : 3.3-V LVTTL : : 2 : Y +nSCSI_SEL : M8 : bidir : 3.3-V LVTTL : : 2 : Y +VCCINT : M9 : power : : 1.2V : : +GND : M10 : gnd : : : : +GND : M11 : gnd : : : : +GND : M12 : gnd : : : : +GND : M13 : gnd : : : : +VCCINT : M14 : power : : 1.2V : : +VCCINT : M15 : power : : 1.2V : : +RESERVED_INPUT_WITH_WEAK_PULLUP : M16 : : : : 5 : +MSEL0 : M17 : : : : 6 : +CONF_DONE : M18 : : : : 6 : +SD_WP : M19 : input : 3.3-V LVTTL : : 5 : Y +SD_CARD_DEDECT : M20 : input : 3.3-V LVTTL : : 5 : Y +VD[1] : M21 : bidir : 2.5 V : : 5 : Y +VD[0] : M22 : bidir : 2.5 V : : 5 : Y +AMKB_TX : N1 : output : 3.3-V LVCMOS : : 2 : Y +nSCSI_ACK : N2 : output : 3.3-V LVTTL : : 2 : Y +GND : N3 : gnd : : : : +VCCIO2 : N4 : power : : 3.3V : 2 : +nRP_LDS : N5 : output : 3.3-V LVTTL : : 2 : Y +nSCSI_RST : N6 : bidir : 3.3-V LVTTL : : 2 : Y +nIRQ[7] : N7 : output : 3.3-V LVTTL : : 2 : Y +nSCSI_BUSY : N8 : bidir : 3.3-V LVTTL : : 2 : Y +VCCINT : N9 : power : : 1.2V : : +GND : N10 : gnd : : : : +GND : N11 : gnd : : : : +GND : N12 : gnd : : : : +GND : N13 : gnd : : : : +VCCINT : N14 : power : : 1.2V : : +GND : N15 : gnd : : : : +RESERVED_INPUT_WITH_WEAK_PULLUP : N16 : : : : 5 : +VD[12] : N17 : bidir : 2.5 V : : 5 : Y +RESERVED_INPUT_WITH_WEAK_PULLUP : N18 : : : : 5 : +LED_FPGA_OK : N19 : output : 2.5 V : : 5 : Y +VD[15] : N20 : bidir : 2.5 V : : 5 : Y +~ALTERA_DEV_CLRn~ / RESERVED_INPUT : N21 : input : 2.5 V : : 5 : N +~ALTERA_DEV_OE~ / RESERVED_INPUT : N22 : input : 2.5 V : : 5 : N +nIDE_RD : P1 : output : 3.3-V LVTTL : : 2 : Y +nIDE_WR : P2 : output : 3.3-V LVTTL : : 2 : Y +nROM3 : P3 : output : 3.3-V LVTTL : : 2 : Y +nRP_UDS : P4 : output : 3.3-V LVTTL : : 2 : Y +nIRQ[5] : P5 : output : 3.3-V LVTTL : : 2 : Y +nPCI_INTD : P6 : input : 3.3-V LVTTL : : 2 : Y +nIRQ[6] : P7 : output : 3.3-V LVTTL : : 2 : Y +GND : P8 : gnd : : : : +VCCINT : P9 : power : : 1.2V : : +VCCINT : P10 : power : : 1.2V : : +VCCINT : P11 : power : : 1.2V : : +VCCINT : P12 : power : : 1.2V : : +VCCINT : P13 : power : : 1.2V : : +VCCINT : P14 : power : : 1.2V : : +RESERVED_INPUT_WITH_WEAK_PULLUP : P15 : : : : 5 : +RESERVED_INPUT_WITH_WEAK_PULLUP : P16 : : : : 5 : +VD[10] : P17 : bidir : 2.5 V : : 5 : Y +VCCIO5 : P18 : power : : 2.5V : 5 : +GND : P19 : gnd : : : : +VD[13] : P20 : bidir : 2.5 V : : 5 : Y +VD[4] : P21 : bidir : 2.5 V : : 5 : Y +VD[2] : P22 : bidir : 2.5 V : : 5 : Y +nIDE_CS1 : R1 : output : 3.3-V LVTTL : : 2 : Y +nIDE_CS0 : R2 : output : 3.3-V LVTTL : : 2 : Y +GND : R3 : gnd : : : : +VCCIO2 : R4 : power : : 3.3V : 2 : +TIN0 : R5 : output : 3.3-V LVTTL : : 2 : Y +nFB_OE : R6 : input : 3.3-V LVTTL : : 2 : Y +FB_ALE : R7 : input : 3.3-V LVTTL : : 2 : Y +VCCINT : R8 : power : : 1.2V : : +GND : R9 : gnd : : : : +VCCINT : R10 : power : : 1.2V : : +GND : R11 : gnd : : : : +VCCINT : R12 : power : : 1.2V : : +GND : R13 : gnd : : : : +RESERVED_INPUT_WITH_WEAK_PULLUP : R14 : : : : 4 : +RESERVED_INPUT_WITH_WEAK_PULLUP : R15 : : : : 4 : +RESERVED_INPUT_WITH_WEAK_PULLUP : R16 : : : : 4 : +VD[5] : R17 : bidir : 2.5 V : : 5 : Y +VD[9] : R18 : bidir : 2.5 V : : 5 : Y +VD[6] : R19 : bidir : 2.5 V : : 5 : Y +VD[3] : R20 : bidir : 2.5 V : : 5 : Y +VD[11] : R21 : bidir : 2.5 V : : 5 : Y +VD[14] : R22 : bidir : 2.5 V : : 5 : Y +WP_CF_CARD : T1 : input : 3.3-V LVTTL : : 2 : Y +GND+ : T2 : : : : 2 : +nFB_BURST : T3 : input : 3.3-V LVTTL : : 2 : Y +CLK25M : T4 : output : 3.3-V LVTTL : : 2 : Y +nFB_WR : T5 : input : 3.3-V LVTTL : : 2 : Y +VCCA1 : T6 : power : : 2.5V : : +nFB_TA : T7 : output : 3.3-V LVTTL : : 2 : Y +nFB_CS1 : T8 : input : 3.3-V LVTTL : : 3 : Y +nFB_CS2 : T9 : input : 3.3-V LVTTL : : 3 : Y +FB_AD[20] : T10 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[24] : T11 : bidir : 3.3-V LVTTL : : 3 : Y +VD[16] : T12 : bidir : 2.5 V : : 4 : Y +RESERVED_INPUT_WITH_WEAK_PULLUP : T13 : : : : 4 : +RESERVED_INPUT_WITH_WEAK_PULLUP : T14 : : : : 4 : +RESERVED_INPUT_WITH_WEAK_PULLUP : T15 : : : : 4 : +VDQS[3] : T16 : bidir : 2.5 V : : 4 : Y +VDM[3] : T17 : output : 2.5 V : : 5 : Y +nVCS : T18 : output : 2.5 V : : 5 : Y +VCCIO5 : T19 : power : : 2.5V : 5 : +GND : T20 : gnd : : : : +nMASTER : T21 : input : 3.3-V LVTTL : : 5 : Y +TOUT0 : T22 : input : 3.3-V LVTTL : : 5 : Y +nSCSI_DRQ : U1 : input : 3.3-V LVTTL : : 2 : Y +nROM4 : U2 : output : 3.3-V LVTTL : : 2 : Y +GND : U3 : gnd : : : : +VCCIO2 : U4 : power : : 3.3V : 2 : +GNDA1 : U5 : gnd : : : : +VCCD_PLL1 : U6 : power : : 1.2V : : +RESERVED_INPUT_WITH_WEAK_PULLUP : U7 : : : : 3 : +FB_SIZE0 : U8 : input : 3.3-V LVTTL : : 3 : Y +FB_AD[12] : U9 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[21] : U10 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[27] : U11 : bidir : 3.3-V LVTTL : : 3 : Y +VD[31] : U12 : bidir : 2.5 V : : 4 : Y +VD[20] : U13 : bidir : 2.5 V : : 4 : Y +RESERVED_INPUT_WITH_WEAK_PULLUP : U14 : : : : 4 : +VCKE : U15 : output : 2.5 V : : 4 : Y +RESERVED_INPUT_WITH_WEAK_PULLUP : U16 : : : : 4 : +RESERVED_INPUT_WITH_WEAK_PULLUP : U17 : : : : 4 : +VCCA4 : U18 : power : : 2.5V : : +VA[11] : U19 : output : 2.5 V : : 5 : Y +VDM[2] : U20 : output : 2.5 V : : 5 : Y +VD[7] : U21 : bidir : 2.5 V : : 5 : Y +VDQS[2] : U22 : bidir : 2.5 V : : 5 : Y +nPD_VGA : V1 : output : 3.3-V LVTTL : : 2 : Y +RESERVED_INPUT_WITH_WEAK_PULLUP : V2 : : : : 2 : +nPCI_INTC : V3 : input : 3.3-V LVTTL : : 2 : Y +nPCI_INTB : V4 : input : 3.3-V LVTTL : : 2 : Y +RESERVED_INPUT_WITH_WEAK_PULLUP : V5 : : : : 3 : +nFB_CS3 : V6 : input : 3.3-V LVTTL : : 3 : Y +FB_AD[5] : V7 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[13] : V8 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[18] : V9 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[19] : V10 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[28] : V11 : bidir : 3.3-V LVTTL : : 3 : Y +VD[30] : V12 : bidir : 2.5 V : : 4 : Y +VD[27] : V13 : bidir : 2.5 V : : 4 : Y +VD[19] : V14 : bidir : 2.5 V : : 4 : Y +VD[21] : V15 : bidir : 2.5 V : : 4 : Y +VDM[1] : V16 : output : 2.5 V : : 4 : Y +VCCD_PLL4 : V17 : power : : 1.2V : : +GNDA4 : V18 : gnd : : : : +VCCIO5 : V19 : power : : 2.5V : 5 : +GND : V20 : gnd : : : : +VA[10] : V21 : output : 2.5 V : : 5 : Y +VD[8] : V22 : bidir : 2.5 V : : 5 : Y +nCF_CS1 : W1 : output : 3.3-V LVTTL : : 2 : Y +nCF_CS0 : W2 : output : 3.3-V LVTTL : : 2 : Y +GND : W3 : gnd : : : : +VCCIO2 : W4 : power : : 3.3V : 2 : +VCCIO3 : W5 : power : : 3.3V : 3 : +FB_AD[4] : W6 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[10] : W7 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[14] : W8 : bidir : 3.3-V LVTTL : : 3 : Y +VCCIO3 : W9 : power : : 3.3V : 3 : +FB_AD[29] : W10 : bidir : 3.3-V LVTTL : : 3 : Y +VCCIO3 : W11 : power : : 3.3V : 3 : +VCCIO4 : W12 : power : : 2.5V : 4 : +VD[28] : W13 : bidir : 2.5 V : : 4 : Y +VD[22] : W14 : bidir : 2.5 V : : 4 : Y +VDQS[1] : W15 : bidir : 2.5 V : : 4 : Y +VCCIO4 : W16 : power : : 2.5V : 4 : +nVRAS : W17 : output : 2.5 V : : 4 : Y +VCCIO4 : W18 : power : : 2.5V : 4 : +BA[0] : W19 : output : 2.5 V : : 5 : Y +VA[0] : W20 : output : 2.5 V : : 5 : Y +VA[2] : W21 : output : 2.5 V : : 5 : Y +VA[1] : W22 : output : 2.5 V : : 5 : Y +IDE_RDY : Y1 : input : 3.3-V LVTTL : : 2 : Y +AMKB_RX : Y2 : input : 3.3-V LVTTL : : 2 : Y +FB_AD[0] : Y3 : bidir : 3.3-V LVTTL : : 3 : Y +FB_SIZE1 : Y4 : input : 3.3-V LVTTL : : 3 : Y +GND : Y5 : gnd : : : : +FB_AD[1] : Y6 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[11] : Y7 : bidir : 3.3-V LVTTL : : 3 : Y +FB_AD[17] : Y8 : bidir : 3.3-V LVTTL : : 3 : Y +GND : Y9 : gnd : : : : +FB_AD[30] : Y10 : bidir : 3.3-V LVTTL : : 3 : Y +GND : Y11 : gnd : : : : +GND : Y12 : gnd : : : : +VD[17] : Y13 : bidir : 2.5 V : : 4 : Y +VCCIO4 : Y14 : power : : 2.5V : 4 : +GND : Y15 : gnd : : : : +GND : Y16 : gnd : : : : +nVWE : Y17 : output : 2.5 V : : 4 : Y +GND : Y18 : gnd : : : : +VCCIO5 : Y19 : power : : 2.5V : 5 : +GND : Y20 : gnd : : : : +VA[5] : Y21 : output : 2.5 V : : 5 : Y +VA[3] : Y22 : output : 2.5 V : : 5 : Y diff --git a/FPGA_by_Fredi/firebee1.qsf b/FPGA_by_Fredi/firebee1.qsf new file mode 100644 index 0000000..86e8842 --- /dev/null +++ b/FPGA_by_Fredi/firebee1.qsf @@ -0,0 +1,740 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2010 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II +# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition +# Date created = 12:45:00 November 06, 2010 +# +# -------------------------------------------------------------------------- # +# +# Notes: +# +# 1) The default values for assignments are stored in the file: +# firebee1_assignment_defaults.qdf +# If this file doesn't exist, see file: +# assignment_defaults.qdf +# +# 2) Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. +# +# -------------------------------------------------------------------------- # + + + +# Project-Wide Assignments +# ======================== +set_global_assignment -name ORIGINAL_QUARTUS_VERSION 8.1 +set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:07:29 SEPTEMBER 03, 2009" +set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2" +set_global_assignment -name MISC_FILE "C:/firebee/FPGA/firebee1.dpf" +set_global_assignment -name SOURCE_FILE Video/altddio_bidir0.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF5380/wf5380_control.vhd +set_global_assignment -name SOURCE_FILE Video/altddio_out0.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF5380/wf5380_pkg.vhd +set_global_assignment -name SOURCE_FILE Video/altddio_out1.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF5380/wf5380_registers.vhd +set_global_assignment -name SOURCE_FILE Video/altddio_out2.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF5380/wf5380_soc_top.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF5380/wf5380_top.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_am_detector.vhd +set_global_assignment -name SOURCE_FILE FalconIO_SDCard_IDE_CF/dcfifo0.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/dcfifo0.vhd +set_global_assignment -name SOURCE_FILE Video/altdpram2.cmp +set_global_assignment -name SOURCE_FILE FalconIO_SDCard_IDE_CF/dcfifo1.cmp +set_global_assignment -name AHDL_FILE Video/DDR_CTR.tdf +set_global_assignment -name SOURCE_FILE Video/lpm_bustri0.cmp +set_global_assignment -name VHDL_FILE Video/lpm_bustri0.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_control.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_crc_logic.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_digital_pll.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_pkg.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_registers.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top_soc.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_transceiver.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_bustri5.cmp +set_global_assignment -name VHDL_FILE Video/lpm_bustri5.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_bustri6.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_bustri7.cmp +set_global_assignment -name VHDL_FILE Video/lpm_bustri7.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_compare1.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top_soc.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_gpio.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_constant2.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_interrupts.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_constant3.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_pkg.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_constant4.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_timers.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top_soc.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_ctrl.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_rx.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_top.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_tx.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_pkg.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_ff4.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_ff5.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_wave.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_ff6.cmp +set_global_assignment -name VHDL_FILE lpm_latch0.vhd +set_global_assignment -name SOURCE_FILE lpm_latch0.cmp +set_global_assignment -name QIP_FILE altpll1.qip +set_global_assignment -name SOURCE_FILE Video/lpm_fifoDZ.cmp +set_global_assignment -name VHDL_FILE Video/lpm_fifoDZ.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_latch1.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_mux0.cmp +set_global_assignment -name QIP_FILE altpll2.qip +set_global_assignment -name SOURCE_FILE Video/lpm_mux1.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_mux2.cmp +set_global_assignment -name QIP_FILE altpll3.qip +set_global_assignment -name SOURCE_FILE Video/lpm_mux3.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_mux4.cmp +set_global_assignment -name SOURCE_FILE Video/altdpram0.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_mux5.cmp +set_global_assignment -name VHDL_FILE Video/altdpram0.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_mux6.cmp +set_global_assignment -name SOURCE_FILE Video/altdpram1.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_muxDZ2.cmp +set_global_assignment -name VHDL_FILE Video/lpm_muxDZ2.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_muxDZ.cmp +set_global_assignment -name VHDL_FILE Video/lpm_muxDZ.vhd +set_global_assignment -name SOURCE_FILE altpll0.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_bustri1.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg1.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_ff0.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg2.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_bustri2.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg3.cmp +set_global_assignment -name SOURCE_FILE altpll2.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg4.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_bustri3.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg5.cmp +set_global_assignment -name VHDL_FILE Video/lpm_bustri3.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg6.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_bustri4.cmp +set_global_assignment -name VHDL_FILE altpll2.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_constant0.cmp +set_global_assignment -name SOURCE_FILE altpll3.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_constant1.cmp +set_global_assignment -name VHDL_FILE altpll3.vhd +set_global_assignment -name SOURCE_FILE lpm_counter0.cmp +set_global_assignment -name VHDL_FILE Video/lpm_ff0.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_ff1.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg0.cmp +set_global_assignment -name VHDL_FILE Video/lpm_ff1.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_ff2.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_ff3.cmp +set_global_assignment -name VHDL_FILE Video/lpm_ff3.vhd +set_global_assignment -name AHDL_FILE Video/VIDEO_MOD_MUX_CLUTCTR.tdf +set_global_assignment -name VHDL_FILE Video/lpm_ff2.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_fifo_dc0.cmp +set_global_assignment -name VHDL_FILE Video/lpm_fifo_dc0.vhd +set_global_assignment -name BDF_FILE Video/Video.bdf +set_global_assignment -name VHDL_FILE altpll1.vhd +set_global_assignment -name SOURCE_FILE altpll1.cmp +set_global_assignment -name BDF_FILE firebee1.bdf +set_global_assignment -name QIP_FILE altpll0.qip +set_global_assignment -name QIP_FILE lpm_counter0.qip +set_global_assignment -name VHDL_FILE "C:\\firebee\\FPGA\\FalconIO_SDCard_IDE_CF\\FalconIO_SDCard_IDE_CF.vhd" +set_global_assignment -name VHDL_FILE "C:\\firebee\\FPGA\\DSP\\DSP.vhd" +set_global_assignment -name QIP_FILE Video/lpm_shiftreg0.qip +set_global_assignment -name QIP_FILE Video/altdpram0.qip +set_global_assignment -name QIP_FILE Video/lpm_bustri1.qip +set_global_assignment -name QIP_FILE Video/altdpram1.qip +set_global_assignment -name QIP_FILE Video/lpm_bustri2.qip +set_global_assignment -name QIP_FILE Video/lpm_bustri4.qip +set_global_assignment -name QIP_FILE Video/lpm_constant0.qip +set_global_assignment -name QIP_FILE Video/lpm_constant1.qip +set_global_assignment -name QIP_FILE Video/lpm_mux0.qip +set_global_assignment -name QIP_FILE Video/lpm_mux1.qip +set_global_assignment -name QIP_FILE Video/lpm_mux2.qip +set_global_assignment -name QIP_FILE Video/lpm_constant2.qip +set_global_assignment -name QIP_FILE Video/altdpram2.qip +set_global_assignment -name QIP_FILE Video/lpm_bustri6.qip +set_global_assignment -name QIP_FILE Video/lpm_mux3.qip +set_global_assignment -name QIP_FILE Video/lpm_mux4.qip +set_global_assignment -name QIP_FILE Video/lpm_constant3.qip +set_global_assignment -name QIP_FILE Video/lpm_shiftreg1.qip +set_global_assignment -name QIP_FILE Video/lpm_latch1.qip +set_global_assignment -name QIP_FILE Video/lpm_constant4.qip +set_global_assignment -name QIP_FILE Video/lpm_shiftreg2.qip +set_global_assignment -name QIP_FILE Video/lpm_compare1.qip +set_global_assignment -name AHDL_FILE "C:\\firebee\\FPGA\\Interrupt_Handler\\interrupt_handler.tdf" +set_global_assignment -name QIP_FILE lpm_bustri_LONG.qip +set_global_assignment -name QIP_FILE lpm_bustri_BYT.qip +set_global_assignment -name QIP_FILE lpm_bustri_WORD.qip +set_global_assignment -name QIP_FILE Video/lpm_ff4.qip +set_global_assignment -name QIP_FILE Video/lpm_ff5.qip +set_global_assignment -name QIP_FILE Video/lpm_ff6.qip +set_global_assignment -name VECTOR_WAVEFORM_FILE firebee1.vwf +set_global_assignment -name QIP_FILE Video/lpm_shiftreg3.qip +set_global_assignment -name QIP_FILE Video/altddio_bidir0.qip +set_global_assignment -name QIP_FILE Video/altddio_out0.qip +set_global_assignment -name QIP_FILE Video/lpm_mux5.qip +set_global_assignment -name VHDL_FILE "C:\\firebee\\FPGA\\Video\\BLITTER\\BLITTER.vhd" +set_global_assignment -name QIP_FILE Video/lpm_shiftreg5.qip +set_global_assignment -name QIP_FILE Video/lpm_shiftreg6.qip +set_global_assignment -name QIP_FILE Video/lpm_shiftreg4.qip +set_global_assignment -name QIP_FILE Video/altddio_out1.qip +set_global_assignment -name QIP_FILE Video/altddio_out2.qip +set_global_assignment -name QIP_FILE altddio_out3.qip +set_global_assignment -name QIP_FILE Video/lpm_mux6.qip +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF_pgk.vhd +set_global_assignment -name QIP_FILE FalconIO_SDCard_IDE_CF/dcfifo0.qip +set_global_assignment -name QIP_FILE FalconIO_SDCard_IDE_CF/dcfifo1.qip +set_global_assignment -name QIP_FILE Video/lpm_muxDZ.qip +set_global_assignment -name QIP_FILE Video/lpm_muxVDM.qip +set_global_assignment -name SOURCE_FILE firebee1.fit.summary_alt + +# Pin & Location Assignments +# ========================== +set_location_assignment PIN_AB12 -to CLK33M +set_location_assignment PIN_G2 -to MAIN_CLK +set_location_assignment PIN_Y3 -to FB_AD[0] +set_location_assignment PIN_Y6 -to FB_AD[1] +set_location_assignment PIN_AA3 -to FB_AD[2] +set_location_assignment PIN_AB3 -to FB_AD[3] +set_location_assignment PIN_W6 -to FB_AD[4] +set_location_assignment PIN_V7 -to FB_AD[5] +set_location_assignment PIN_AA4 -to FB_AD[6] +set_location_assignment PIN_AB4 -to FB_AD[7] +set_location_assignment PIN_AA5 -to FB_AD[8] +set_location_assignment PIN_AB5 -to FB_AD[9] +set_location_assignment PIN_W7 -to FB_AD[10] +set_location_assignment PIN_Y7 -to FB_AD[11] +set_location_assignment PIN_U9 -to FB_AD[12] +set_location_assignment PIN_V8 -to FB_AD[13] +set_location_assignment PIN_W8 -to FB_AD[14] +set_location_assignment PIN_AA7 -to FB_AD[15] +set_location_assignment PIN_AB7 -to FB_AD[16] +set_location_assignment PIN_Y8 -to FB_AD[17] +set_location_assignment PIN_V9 -to FB_AD[18] +set_location_assignment PIN_V10 -to FB_AD[19] +set_location_assignment PIN_T10 -to FB_AD[20] +set_location_assignment PIN_U10 -to FB_AD[21] +set_location_assignment PIN_AA8 -to FB_AD[22] +set_location_assignment PIN_AB8 -to FB_AD[23] +set_location_assignment PIN_T11 -to FB_AD[24] +set_location_assignment PIN_AA9 -to FB_AD[25] +set_location_assignment PIN_AB9 -to FB_AD[26] +set_location_assignment PIN_U11 -to FB_AD[27] +set_location_assignment PIN_V11 -to FB_AD[28] +set_location_assignment PIN_W10 -to FB_AD[29] +set_location_assignment PIN_Y10 -to FB_AD[30] +set_location_assignment PIN_AA10 -to FB_AD[31] +set_location_assignment PIN_R7 -to FB_ALE +set_location_assignment PIN_N19 -to LED_FPGA_OK +set_location_assignment PIN_AB10 -to CLK24M576 +set_location_assignment PIN_J1 -to CLKUSB +set_location_assignment PIN_T4 -to CLK25M +set_location_assignment PIN_U8 -to FB_SIZE0 +set_location_assignment PIN_Y4 -to FB_SIZE1 +set_location_assignment PIN_T3 -to nFB_BURST +set_location_assignment PIN_T8 -to nFB_CS1 +set_location_assignment PIN_T9 -to nFB_CS2 +set_location_assignment PIN_V6 -to nFB_CS3 +set_location_assignment PIN_R6 -to nFB_OE +set_location_assignment PIN_T5 -to nFB_WR +set_location_assignment PIN_R5 -to TIN0 +set_location_assignment PIN_T21 -to nMASTER +set_location_assignment PIN_E11 -to nDREQ1 +set_location_assignment PIN_A12 -to nDACK1 +set_location_assignment PIN_B12 -to nDACK0 +set_location_assignment PIN_T22 -to TOUT0 +set_location_assignment PIN_AB17 -to DDR_CLK +set_location_assignment PIN_AA17 -to nDDR_CLK +set_location_assignment PIN_AB18 -to nVCAS +set_location_assignment PIN_T18 -to nVCS +set_location_assignment PIN_W17 -to nVRAS +set_location_assignment PIN_Y17 -to nVWE +set_location_assignment PIN_W20 -to VA[0] +set_location_assignment PIN_W22 -to VA[1] +set_location_assignment PIN_W21 -to VA[2] +set_location_assignment PIN_Y22 -to VA[3] +set_location_assignment PIN_AA22 -to VA[4] +set_location_assignment PIN_Y21 -to VA[5] +set_location_assignment PIN_AA21 -to VA[6] +set_location_assignment PIN_AA20 -to VA[7] +set_location_assignment PIN_AB20 -to VA[8] +set_location_assignment PIN_AB19 -to VA[9] +set_location_assignment PIN_V21 -to VA[10] +set_location_assignment PIN_U19 -to VA[11] +set_location_assignment PIN_AA18 -to VA[12] +set_location_assignment PIN_U15 -to VCKE +set_location_assignment PIN_M22 -to VD[0] +set_location_assignment PIN_M21 -to VD[1] +set_location_assignment PIN_P22 -to VD[2] +set_location_assignment PIN_R20 -to VD[3] +set_location_assignment PIN_P21 -to VD[4] +set_location_assignment PIN_R17 -to VD[5] +set_location_assignment PIN_R19 -to VD[6] +set_location_assignment PIN_U21 -to VD[7] +set_location_assignment PIN_V22 -to VD[8] +set_location_assignment PIN_R18 -to VD[9] +set_location_assignment PIN_P17 -to VD[10] +set_location_assignment PIN_R21 -to VD[11] +set_location_assignment PIN_N17 -to VD[12] +set_location_assignment PIN_P20 -to VD[13] +set_location_assignment PIN_R22 -to VD[14] +set_location_assignment PIN_N20 -to VD[15] +set_location_assignment PIN_T12 -to VD[16] +set_location_assignment PIN_Y13 -to VD[17] +set_location_assignment PIN_AA13 -to VD[18] +set_location_assignment PIN_V14 -to VD[19] +set_location_assignment PIN_U13 -to VD[20] +set_location_assignment PIN_V15 -to VD[21] +set_location_assignment PIN_W14 -to VD[22] +set_location_assignment PIN_AB16 -to VD[23] +set_location_assignment PIN_AB15 -to VD[24] +set_location_assignment PIN_AA14 -to VD[25] +set_location_assignment PIN_AB14 -to VD[26] +set_location_assignment PIN_V13 -to VD[27] +set_location_assignment PIN_W13 -to VD[28] +set_location_assignment PIN_AB13 -to VD[29] +set_location_assignment PIN_V12 -to VD[30] +set_location_assignment PIN_U12 -to VD[31] +set_location_assignment PIN_AA16 -to VDM[0] +set_location_assignment PIN_V16 -to VDM[1] +set_location_assignment PIN_U20 -to VDM[2] +set_location_assignment PIN_T17 -to VDM[3] +set_location_assignment PIN_AA15 -to VDQS[0] +set_location_assignment PIN_W15 -to VDQS[1] +set_location_assignment PIN_U22 -to VDQS[2] +set_location_assignment PIN_T16 -to VDQS[3] +set_location_assignment PIN_V1 -to nPD_VGA +set_location_assignment PIN_G18 -to VB[0] +set_location_assignment PIN_H17 -to VB[1] +set_location_assignment PIN_C22 -to VB[2] +set_location_assignment PIN_C21 -to VB[3] +set_location_assignment PIN_B22 -to VB[4] +set_location_assignment PIN_B21 -to VB[5] +set_location_assignment PIN_C20 -to VB[6] +set_location_assignment PIN_D20 -to VB[7] +set_location_assignment PIN_H19 -to VG[0] +set_location_assignment PIN_E22 -to VG[1] +set_location_assignment PIN_E21 -to VG[2] +set_location_assignment PIN_H18 -to VG[3] +set_location_assignment PIN_J17 -to VG[4] +set_location_assignment PIN_H16 -to VG[5] +set_location_assignment PIN_D22 -to VG[6] +set_location_assignment PIN_D21 -to VG[7] +set_location_assignment PIN_J22 -to VR[0] +set_location_assignment PIN_J21 -to VR[1] +set_location_assignment PIN_H22 -to VR[2] +set_location_assignment PIN_H21 -to VR[3] +set_location_assignment PIN_K17 -to VR[4] +set_location_assignment PIN_K18 -to VR[5] +set_location_assignment PIN_J18 -to VR[6] +set_location_assignment PIN_F22 -to VR[7] +set_location_assignment PIN_M6 -to ACSI_A1 +set_location_assignment PIN_B1 -to ACSI_D[0] +set_location_assignment PIN_G5 -to ACSI_D[1] +set_location_assignment PIN_E3 -to ACSI_D[2] +set_location_assignment PIN_C2 -to ACSI_D[3] +set_location_assignment PIN_C1 -to ACSI_D[4] +set_location_assignment PIN_D2 -to ACSI_D[5] +set_location_assignment PIN_H7 -to ACSI_D[6] +set_location_assignment PIN_H6 -to ACSI_D[7] +set_location_assignment PIN_L6 -to ACSI_DIR +set_location_assignment PIN_N1 -to AMKB_TX +set_location_assignment PIN_F15 -to DSA_D +set_location_assignment PIN_D15 -to DTR +set_location_assignment PIN_A11 -to DVI_INT +set_location_assignment PIN_G21 -to E0_INT +set_location_assignment PIN_M5 -to IDE_RES +set_location_assignment PIN_A8 -to IO[0] +set_location_assignment PIN_A7 -to IO[1] +set_location_assignment PIN_B7 -to IO[2] +set_location_assignment PIN_A6 -to IO[3] +set_location_assignment PIN_B6 -to IO[4] +set_location_assignment PIN_E9 -to IO[5] +set_location_assignment PIN_C8 -to IO[6] +set_location_assignment PIN_C7 -to IO[7] +set_location_assignment PIN_G10 -to IO[8] +set_location_assignment PIN_A15 -to IO[9] +set_location_assignment PIN_B15 -to IO[10] +set_location_assignment PIN_C13 -to IO[11] +set_location_assignment PIN_D13 -to IO[12] +set_location_assignment PIN_E13 -to IO[13] +set_location_assignment PIN_A14 -to IO[14] +set_location_assignment PIN_B14 -to IO[15] +set_location_assignment PIN_A13 -to IO[16] +set_location_assignment PIN_B13 -to IO[17] +set_location_assignment PIN_F7 -to LP_D[0] +set_location_assignment PIN_C4 -to LP_D[1] +set_location_assignment PIN_C3 -to LP_D[2] +set_location_assignment PIN_E7 -to LP_D[3] +set_location_assignment PIN_D6 -to LP_D[4] +set_location_assignment PIN_B3 -to LP_D[5] +set_location_assignment PIN_A3 -to LP_D[6] +set_location_assignment PIN_G8 -to LP_D[7] +set_location_assignment PIN_E6 -to LP_STR +set_location_assignment PIN_H5 -to MIDI_OLR +set_location_assignment PIN_B2 -to MIDI_TLR +set_location_assignment PIN_M4 -to nACSI_ACK +set_location_assignment PIN_M2 -to nACSI_CS +set_location_assignment PIN_M1 -to nACSI_RESET +set_location_assignment PIN_W2 -to nCF_CS0 +set_location_assignment PIN_W1 -to nCF_CS1 +set_location_assignment PIN_T7 -to nFB_TA +set_location_assignment PIN_R2 -to nIDE_CS0 +set_location_assignment PIN_R1 -to nIDE_CS1 +set_location_assignment PIN_P1 -to nIDE_RD +set_location_assignment PIN_P2 -to nIDE_WR +set_location_assignment PIN_F21 -to nIRQ[2] +set_location_assignment PIN_H20 -to nIRQ[3] +set_location_assignment PIN_F20 -to nIRQ[4] +set_location_assignment PIN_P5 -to nIRQ[5] +set_location_assignment PIN_P7 -to nIRQ[6] +set_location_assignment PIN_N7 -to nIRQ[7] +set_location_assignment PIN_AA1 -to nPCI_INTA +set_location_assignment PIN_V4 -to nPCI_INTB +set_location_assignment PIN_V3 -to nPCI_INTC +set_location_assignment PIN_P6 -to nPCI_INTD +set_location_assignment PIN_P3 -to nROM3 +set_location_assignment PIN_U2 -to nROM4 +set_location_assignment PIN_N5 -to nRP_LDS +set_location_assignment PIN_P4 -to nRP_UDS +set_location_assignment PIN_N2 -to nSCSI_ACK +set_location_assignment PIN_M3 -to nSCSI_ATN +set_location_assignment PIN_N8 -to nSCSI_BUSY +set_location_assignment PIN_N6 -to nSCSI_RST +set_location_assignment PIN_M8 -to nSCSI_SEL +set_location_assignment PIN_B20 -to nSDSEL +set_location_assignment PIN_B4 -to nSRBHE +set_location_assignment PIN_A4 -to nSRBLE +set_location_assignment PIN_B8 -to nSRCS +set_location_assignment PIN_F11 -to nSROE +set_location_assignment PIN_F8 -to nSRWE +set_location_assignment PIN_G14 -to nWR +set_location_assignment PIN_D17 -to nWR_GATE +set_location_assignment PIN_AA2 -to PIC_INT +set_location_assignment PIN_B18 -to RTS +set_location_assignment PIN_J6 -to SCSI_D[0] +set_location_assignment PIN_E1 -to SCSI_D[1] +set_location_assignment PIN_F2 -to SCSI_D[2] +set_location_assignment PIN_F1 -to SCSI_D[3] +set_location_assignment PIN_G4 -to SCSI_D[4] +set_location_assignment PIN_G3 -to SCSI_D[5] +set_location_assignment PIN_L8 -to SCSI_D[6] +set_location_assignment PIN_K8 -to SCSI_D[7] +set_location_assignment PIN_J7 -to SCSI_DIR +set_location_assignment PIN_M7 -to SCSI_PAR +set_location_assignment PIN_F13 -to SD_CD_DATA3 +set_location_assignment PIN_C15 -to SD_CLK +set_location_assignment PIN_E14 -to SD_CMD_D1 +set_location_assignment PIN_B5 -to SRD[0] +set_location_assignment PIN_A5 -to SRD[1] +set_location_assignment PIN_C6 -to SRD[2] +set_location_assignment PIN_G11 -to SRD[3] +set_location_assignment PIN_C10 -to SRD[4] +set_location_assignment PIN_F9 -to SRD[5] +set_location_assignment PIN_E10 -to SRD[6] +set_location_assignment PIN_H11 -to SRD[7] +set_location_assignment PIN_B9 -to SRD[8] +set_location_assignment PIN_A10 -to SRD[9] +set_location_assignment PIN_A9 -to SRD[10] +set_location_assignment PIN_B10 -to SRD[11] +set_location_assignment PIN_D10 -to SRD[12] +set_location_assignment PIN_F10 -to SRD[13] +set_location_assignment PIN_G9 -to SRD[14] +set_location_assignment PIN_H10 -to SRD[15] +set_location_assignment PIN_A18 -to TxD +set_location_assignment PIN_A17 -to YM_QA +set_location_assignment PIN_G13 -to YM_QB +set_location_assignment PIN_E15 -to YM_QC +set_location_assignment PIN_T1 -to WP_CF_CARD +set_location_assignment PIN_C19 -to TRACK00 +set_location_assignment PIN_M19 -to SD_WP +set_location_assignment PIN_B17 -to SD_DATA2 +set_location_assignment PIN_A16 -to SD_DATA1 +set_location_assignment PIN_B16 -to SD_DATA0 +set_location_assignment PIN_M20 -to SD_CARD_DEDECT +set_location_assignment PIN_H15 -to RxD +set_location_assignment PIN_B19 -to RI +set_location_assignment PIN_L7 -to PIC_AMKB_RX +set_location_assignment PIN_D19 -to nWP +set_location_assignment PIN_H2 -to nSCSI_MSG +set_location_assignment PIN_J3 -to nSCSI_I_O +set_location_assignment PIN_U1 -to nSCSI_DRQ +set_location_assignment PIN_H1 -to nSCSI_C_D +set_location_assignment PIN_A20 -to nRD_DATA +set_location_assignment PIN_C17 -to nDCHG +set_location_assignment PIN_J4 -to nACSI_INT +set_location_assignment PIN_K7 -to nACSI_DRQ +set_location_assignment PIN_E12 -to MIDI_IN +set_location_assignment PIN_G7 -to LP_BUSY +set_location_assignment PIN_Y1 -to IDE_RDY +set_location_assignment PIN_G22 -to IDE_INT +set_location_assignment PIN_F16 -to HD_DD +set_location_assignment PIN_A19 -to DCD +set_location_assignment PIN_H14 -to CTS +set_location_assignment PIN_Y2 -to AMKB_RX +set_location_assignment PIN_E16 -to nINDEX +set_location_assignment PIN_W19 -to BA[0] +set_location_assignment PIN_AA19 -to BA[1] +set_location_assignment PIN_K21 -to HSYNC_PAD +set_location_assignment PIN_K19 -to VSYNC_PAD +set_location_assignment PIN_G17 -to nBLANK_PAD +set_location_assignment PIN_F19 -to PIXEL_CLK_PAD +set_location_assignment PIN_F17 -to nSYNC +set_location_assignment PIN_G15 -to nSTEP_DIR +set_location_assignment PIN_F14 -to nSTEP +set_location_assignment PIN_G16 -to nMOT_ON + +# Classic Timing Assignments +# ========================== +set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 +set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V +set_global_assignment -name TPD_REQUIREMENT "1 ns" +set_global_assignment -name TSU_REQUIREMENT "1 ns" +set_global_assignment -name TCO_REQUIREMENT "1 ns" +set_global_assignment -name TH_REQUIREMENT "1 ns" +set_global_assignment -name FMAX_REQUIREMENT "30 ns" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER OFF + +# Analysis & Synthesis Assignments +# ================================ +set_global_assignment -name FAMILY "Cyclone III" +set_global_assignment -name TOP_LEVEL_ENTITY firebee1 +set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA +set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484 +set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE SPEED +set_global_assignment -name SAFE_STATE_MACHINE OFF +set_global_assignment -name STATE_MACHINE_PROCESSING "ONE-HOT" + +# Fitter Assignments +# ================== +set_global_assignment -name DEVICE EP3C40F484C6 +set_global_assignment -name ENABLE_DEVICE_WIDE_RESET ON +set_global_assignment -name ENABLE_DEVICE_WIDE_OE ON +set_global_assignment -name CYCLONEIII_CONFIGURATION_SCHEME "PASSIVE SERIAL" +set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON +set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL" +set_global_assignment -name FITTER_EFFORT "AUTO FIT" +set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC ON +set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON +set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING OFF +set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING OFF +set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT FAST +set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ON +set_global_assignment -name PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA OFF +set_instance_assignment -name IO_STANDARD "2.5 V" -to DDR_CLK +set_instance_assignment -name IO_STANDARD "2.5 V" -to VA +set_instance_assignment -name IO_STANDARD "2.5 V" -to VD +set_instance_assignment -name IO_STANDARD "2.5 V" -to VDM +set_instance_assignment -name IO_STANDARD "2.5 V" -to VDQS +set_instance_assignment -name IO_STANDARD "2.5 V" -to nVWE +set_instance_assignment -name IO_STANDARD "2.5 V" -to nVRAS +set_instance_assignment -name IO_STANDARD "2.5 V" -to nVCS +set_instance_assignment -name IO_STANDARD "2.5 V" -to nVCAS +set_instance_assignment -name IO_STANDARD "2.5 V" -to nDDR_CLK +set_instance_assignment -name IO_STANDARD "2.5 V" -to VCKE +set_instance_assignment -name IO_STANDARD "2.5 V" -to LED_FPGA_OK +set_global_assignment -name FITTER_AUTO_EFFORT_DESIRED_SLACK_MARGIN "0 ns" +set_instance_assignment -name IO_STANDARD "2.5 V" -to BA +set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to HSYNC_PAD +set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to PIXEL_CLK_PAD +set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to VB +set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to VG +set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to VR +set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to VSYNC_PAD +set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to nBLANK_PAD +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to nSYNC +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to nIRQ[2] +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to nIRQ[3] +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to nIRQ[4] +set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to AMKB_TX + +# Assembler Assignments +# ===================== +set_global_assignment -name GENERATE_TTF_FILE OFF +set_global_assignment -name GENERATE_RBF_FILE ON +set_global_assignment -name GENERATE_HEX_FILE OFF +set_global_assignment -name HEXOUT_FILE_START_ADDRESS 0XE0700000 + +# Simulator Assignments +# ===================== +set_global_assignment -name END_TIME "2 us" +set_global_assignment -name ADD_DEFAULT_PINS_TO_SIMULATION_OUTPUT_WAVEFORMS OFF +set_global_assignment -name SETUP_HOLD_DETECTION OFF +set_global_assignment -name GLITCH_DETECTION OFF +set_global_assignment -name CHECK_OUTPUTS OFF +set_global_assignment -name SIMULATION_MODE TIMING +set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE firebee1.vwf + +# start EDA_TOOL_SETTINGS(eda_blast_fpga) +# --------------------------------------- + + # Analysis & Synthesis Assignments + # ================================ +set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga + +# end EDA_TOOL_SETTINGS(eda_blast_fpga) +# ------------------------------------- + +# start CLOCK(fast) +# ----------------- + + # Classic Timing Assignments + # ========================== +set_global_assignment -name FMAX_REQUIREMENT "133 MHz" -section_id fast + +# end CLOCK(fast) +# --------------- + +# start ASSIGNMENT_GROUP(fast) +# ---------------------------- + + # Assignment Group Assignments + # ============================ +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER DDRCLK -section_id fast +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER DDRCLK[0] -section_id fast +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER DDRCLK[1] -section_id fast +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER DDRCLK[2] -section_id fast +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER DDRCLK[3] -section_id fast +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "Video:Fredi_Aschwanden|DDRCLK" -section_id fast +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "Video:Fredi_Aschwanden|DDRCLK[0]" -section_id fast +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "Video:Fredi_Aschwanden|DDRCLK[1]" -section_id fast +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "Video:Fredi_Aschwanden|DDRCLK[2]" -section_id fast +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "Video:Fredi_Aschwanden|DDRCLK[3]" -section_id fast +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK" -section_id fast +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[0]" -section_id fast +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[1]" -section_id fast +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[2]" -section_id fast +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER "Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[3]" -section_id fast + +# end ASSIGNMENT_GROUP(fast) +# -------------------------- + +# ---------------------- +# start ENTITY(firebee1) + + # Classic Timing Assignments + # ========================== +set_instance_assignment -name CLOCK_SETTINGS fast -to DDRCLK +set_instance_assignment -name CLOCK_SETTINGS fast -to DDRCLK[0] +set_instance_assignment -name CLOCK_SETTINGS fast -to DDRCLK[1] +set_instance_assignment -name CLOCK_SETTINGS fast -to DDRCLK[2] +set_instance_assignment -name CLOCK_SETTINGS fast -to DDRCLK[3] +set_instance_assignment -name CLOCK_SETTINGS fast -to "Video:Fredi_Aschwanden|DDRCLK" +set_instance_assignment -name CLOCK_SETTINGS fast -to "Video:Fredi_Aschwanden|DDRCLK[0]" +set_instance_assignment -name CLOCK_SETTINGS fast -to "Video:Fredi_Aschwanden|DDRCLK[1]" +set_instance_assignment -name CLOCK_SETTINGS fast -to "Video:Fredi_Aschwanden|DDRCLK[2]" +set_instance_assignment -name CLOCK_SETTINGS fast -to "Video:Fredi_Aschwanden|DDRCLK[3]" +set_instance_assignment -name CLOCK_SETTINGS fast -to "Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK" +set_instance_assignment -name CLOCK_SETTINGS fast -to "Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[0]" +set_instance_assignment -name CLOCK_SETTINGS fast -to "Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[1]" +set_instance_assignment -name CLOCK_SETTINGS fast -to "Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[2]" +set_instance_assignment -name CLOCK_SETTINGS fast -to "Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[3]" +set_instance_assignment -name INPUT_MAX_DELAY "4 ns" -from * -to FB_ALE +set_instance_assignment -name MAX_DELAY "5 ns" -from VD -to FB_AD +set_instance_assignment -name MAX_DELAY "5 ns" -from FB_AD -to VA +set_instance_assignment -name MAX_DELAY "5 ns" -from FB_AD -to nVRAS +set_instance_assignment -name MAX_DELAY "5 ns" -from FB_AD -to BA + + # Fitter Assignments + # ================== +set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to LED_FPGA_OK +set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to VCKE +set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to nVCS +set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to FB_AD +set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to BA +set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR_CLK +set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to VA +set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to VD +set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to VDM +set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to VDQS +set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to nVWE +set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to nVRAS +set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to nVCAS +set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to nDDR_CLK +set_instance_assignment -name CURRENT_STRENGTH_NEW 16MA -to HSYNC_PAD +set_instance_assignment -name CURRENT_STRENGTH_NEW 16MA -to PIXEL_CLK_PAD +set_instance_assignment -name CURRENT_STRENGTH_NEW 16MA -to VB +set_instance_assignment -name CURRENT_STRENGTH_NEW 16MA -to VG +set_instance_assignment -name CURRENT_STRENGTH_NEW 16MA -to VR +set_instance_assignment -name CURRENT_STRENGTH_NEW 16MA -to nBLANK_PAD +set_instance_assignment -name CURRENT_STRENGTH_NEW 16MA -to VSYNC_PAD +set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to nPD_VGA +set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to nSYNC +set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to SRD +set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to IO +set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to nSRWE +set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to nSROE +set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to nSRCS +set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to nSRBLE +set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to nSRBHE +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to CLK24M576 +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to CLKUSB +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to CLK25M +set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to AMKB_TX + + # Simulator Assignments + # ===================== +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to FB_AD +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to nACSI_DRQ +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to nACSI_INT +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to SD_CARD_DEDECT +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to SD_WP +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to SD_DATA2 +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to SD_DATA1 +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to SD_DATA0 +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to SD_CMD_D1 +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to SD_CLK +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to SD_CD_DATA3 + + # start LOGICLOCK_REGION(Root Region) + # ----------------------------------- + + # LogicLock Region Assignments + # ============================ +set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region" +set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region" + + # end LOGICLOCK_REGION(Root Region) + # --------------------------------- + + # start DESIGN_PARTITION(Top) + # --------------------------- + + # Incremental Compilation Assignments + # =================================== +set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top +set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top + + # end DESIGN_PARTITION(Top) + # ------------------------- + +# end ENTITY(firebee1) +# -------------------- +set_global_assignment -name MISC_FILE "C:/FireBee/FPGA/firebee1.dpf" +set_global_assignment -name QIP_FILE altpll_reconfig1.qip +set_global_assignment -name QIP_FILE altpll4.qip +set_location_assignment PIN_E5 -to LPDIR +set_location_assignment PIN_B11 -to nRSTO_MCF +set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top \ No newline at end of file diff --git a/FPGA_by_Fredi/firebee1.qws b/FPGA_by_Fredi/firebee1.qws new file mode 100644 index 0000000..ed1a121 --- /dev/null +++ b/FPGA_by_Fredi/firebee1.qws @@ -0,0 +1,4 @@ +[ProjectWorkspace] +ptn_Child1=Frames +[ProjectWorkspace.Frames] +ptn_Child1=ChildFrames diff --git a/FPGA_by_Fredi/firebee1.rbf b/FPGA_by_Fredi/firebee1.rbf new file mode 100644 index 0000000000000000000000000000000000000000..63c16f1d687e91f02187b06b1c5e3ecfe12b2e04 GIT binary patch literal 428953 zcmeFaeY_l3dFNSGw>q^PJ~A=Q+=L>QwvdU;pNC;{O8v_HQ5i>SJI1 z>SK?7KE_}MWPghUnf^XK()0I74dyC*(z%gHMK0c4%0Pz+m zu6pz3u53PZbrcHb%UoRfPuI_Ux#F(veE8q9j%appAw3t;;nJ$_=yiDtT|Ww4{*%>n zWiI?y>ZtB~zpkwd)yF*k3+p}|4p)D^p5m7Q4u|Vs`A=5g)l=x|&ev1E+6ok(2i1GB z{P{Zb@g>0Fn9o<- zbA2a(%bO2fKTj39x(k4C`+)L9ql>#b3YF(zKHtS1{Vx42Stm+Gf&q%eph~Bcp*(HSDx08LiIOKoATyq_-4FU zJ@u!)=KFCt)RzP0IdFON;Xz|M*!tHaCyoXD19MZNXO+s z4RExHmdYFqfVpJldY}oo{Oy3tQ@;8Wh)&Vq=vA4cQ=!Xuc^C3PI2|ntj{);_gkR|% zpiuP{S13@PKzNj&0!nKh6^bvCKb0vhIu!2S0+lH(D0?iQ8tZ)e20&@Y5Ao8)CxFTn z3XcQVr*I07LN~sT0y7}n0+p%0$Wq-?fQrrlTU9cZ3#UTiP`+@gjzZC(GJ(p6z#~8l zaAjjaxGscZ3&bx)Uj?Y$CZM|FukwExP`>aj0udlOUIs|EE~G=WYyhgKxXKm&JfLwZ zE>N8|pgafS&qn~IUjrz7E1-HR6TBEuxC;DR;C}+tpX#_V?*tToFCZFKF4{E?(f%wz zd5SAvq0)*AT)va34+F|`?Zj)!(>IsxCV`W@v@y_Lm zPr@VG9ey{b#{uCKI9ldIwNYB3t79u~)fX;-qeEp%&yP=O;T5=g%A1cXEqDf?P_m=) zHNf#-`pMCzIs(;`%qkR(g0iH1y0vf%pd9g1pnl34B~LZa^SoUKv?sZ7C{(%uNZ+ml zN;`NP@CM+sfXZYys7&<*djX{#4(S5Xp?%DaPi2lS;nVmXI9k<*z@-%`EgTA;2RPbA z#|r@AR=(hsfXbEUKQ|bMHXc9aCD6dSF&o=|ochWU3UwZ2cfWnsp z8ms8kI#ZtTE6;(}x1-6`mmG_Z>i~s20ENOY+8zWPFC+)zsRQMo1^R$!(tfTzN%>Ar z)Q|d8oUMKx^p)AU-)-9DOC0Z?u=iGnF~I zt^m|_UazT7$%OJnhvL$?nq!5^SDph`Z=O!+V@HERmCdK6kEK6cp6F6~51{b(0EO=X z6#gqf`+#ittAHN_)K+C`b2XrH!T$;qK|r{b79FBfd4f*>8mD;ZK=>~N@pL{<{ir`jhv-(?!8O3Q0WK~4N-O^*z_$b6 z4=7J*!E1rn&w7~0_k5nx((jg# zt%q<4gje`4r0YL!fy$o=NVe4H9f0WgX<#0=*7!Wm3*-N33)GK5dQGPT_)UP)!YTOAfM`)Dx*UGD-#9uXhoV8{3N?Ps zjbu|Gx`g*`K=}^-0#N)H0fk!ksw2Isv_Nr{E8pRh{t_;yC#08zS9lbvOrZm(7o_90 zFRH%QtoBOTpOQ<3zW``Id?TR!N9UbgfXWotx)R(4DE}xRo$2t&4s|#cx_q~{I6dL` z<>(N7DwEtP)Hz4t4*?ppWb|4AFGXIRJvDsRWh!8=>qXbq4x7GAbbu~rnuIu zLbVf!*Xmm!oYF4}MU%plTOfH*TKUTQIp8;ep9TI6a5JEM@kaVgbj#NI6+ofz3RI@F zXb^~Yf#RZ3I$mj=WyA~NQz%*$O2>;1*=^eZ#}Co{Za{OSe5rWRAeAQh5WT`L+=3NA zq4FFkEjk3^z37o$skHDbEt%2$YMqES#RW<${5+ujQDttuNQVd{)7r<&)p=fzX%5_) zR+-WQ#lH(sJFO?pk?0T}=`qpsRCKsC>}V9Tnm(L6d@gvZhFWTE4WE0c~FUtS2POuFnw;Lic&{{Zl}fbs-C4k#>N zq<-ydu1qw{gLoyLI1s-aPKC;MY0)mc!tdl%x=d-UM}?w8anYpoD*(maJi2mD<;ZS8)eQJG?&w+zO~n`8wBs3Q)f2Q{Td) zxl+jOg0Hx^(xOYD_~t-q(IId)w8rP;KsKUug+kfU0?{tetZA;E1N<+5_^nX7RdIz% z|1qHTs8D2t>m*#q-5sE*RwqlMSWp`$@_Ado#Izny52%_N&kXDsDN3LPE7BN~+FXi+FS1SM6*Xdac8k4@)z*`f+%m&&K} zFrYm7f|UMM;BNq(y9KVE)`LL$RXlKKNoQ}kd`F9L3LL*29a@X>ze%^KT%po`2}nOZ z2IwrSdVdN?cSweQ2~fWF8V8a)2f`z8bjTJ_TCyh4oJc1*I)r;38v}n5@ z_`nt@Paydb9kS6Rd!oaIimOa%(I6i3V znnQ&;-wCw0NhdfRrSS_iX9}f11oG?aTv<|8(j{6h1r*9QQ>b|nue84_E_+=zg6u-g zvC1Ti%9jlxI!n+dl-=?lT>G?%aU8S3AG)}!LWA-Y`LmAgFQ zR~^|z>eI=Wd7Kk?0adPTxYRSK3&7EiE6LE3L;)S+|JO4O2Rj6}??0fYuJX%YV z9i;^>Px%g{ACxb9U3sEId~>1ByNZjp!+?`l)sbuquj7mAN#>L%5N`28`;+noN;?o< zfzFr$<%k($NM0Co(tbEa-P_!zpGNm<_;)~X>;9mnuJ5XQ3C)rY{e1+nbWJNM95bXk&C*7d) zlYIN~<4Lb8t#OJU^83oKr*~W`SG{)tn%j9Fn&wcTeP6gG|BePnhe8J>6_twQLh_?| zl<(=;fWto@YF`#jvTv2Idj*PX4GUDJ{Q13CxEu}6UUc|f=;X_##V@TNtvP|pWg06_ zHi!fHsst{ru*@l+vd`v0?^867qDLTJDU@xbQ1+KVwv=d*{UM%cJ{3xzE0nK5wwumQ z8nf(0*=Eukdao%PK(eJhQ}&|Plt5<_&AIkgg#yWpXjI&dUo;4hXc9O&bmmh2g&;bF zU$&F%Ezv8QM2~cw@&sD1M*xMAL&=@igmkOY4wNU*I#oMIm+XGw)_x%xg+pnLQK93L z;sT{bmuL`_xml*MI$R3XpJ)(Hm#;OaJb`3hpggSySKqBiz1J0=M3X}0D=yxOcIh#N zS`Us!r7r}P&F48;as6n$=&UOo0-a&yXO&zjU+;~ScJF9puPQDdsPdIo=zNOO|FWSa z@AKgHmU&vlGY66_$(ZO;p3bR~efhDKFZf+Rc>=8lrL}&vz7GKETWRgn3jYtl#g&%4 z&eNpv&eL;YS~#^%RY!c%IY4qLe}(uekgq~KQ@#V`3H}6dc?w-Uoo}>G9W9czc{(nP zYpw+@Uv^oUQ$B@9{$0`K^5^68dCC_k&-M4u;XiZWpE>Z)9Qgk;2c+XA5zj^ zqJ$P+>h&f;hP)VW*yLG_2V-9iN|NHhgFEmk8%{vx4O-sN^J29)@E5Otrh3={>ZlX? zt7x&aD{&n!BrclSb1GYLuPUTWjB}*ID&kx6^$5bo~mkCsOOJ#dZLt$(`@1T{#QA z(dW$65@4eGuIo&(@w!?&*m39ZyQuo1h*k$T4xGrhW;d=@o^p13kc+j%>N`2*o>JsQCB)u)U3bLH0NHd_jdLB)?%sC@r>T zB@52%dhAK&`8;#x<-6?mNk_3|m8nM0jUwHmGYdZb+u!E)r?QW^RPl`%w(7W`+=N`p zvzyX}-J{3S5RqLk@nY=1>gB(8zSa|C*`imfOR}l2q_d4w@rhaE5`_xr-X>ziT7Og| z=b9bQR)W_ldI)+-+L5>7z~;EekjOvApt#LkIQ6COb$!_(I3(voS8Q|6)yV>9I-RS@ zwi0+h`G=?~I|w@f721K-gV1Q8PYJfxHwR@T1%&&j!!oh4+Dj66ro@-M^ zh6O3*|$bpY-Wwf>=FamumJJwfrKlDt?3q_Fa){d;~kZi9A8MZbzhDA}P z$&3i#P)8%R#Yr>wvx*mG{<5-6s0N|;?*H=xC%Y3GcwU_Jk^R19C{2}<=RriJEr`eD zTA8&)zAY(h(ygiqt12UP6-&vmybEOsj`MLEEoOdgsnuVpzT~*Q4MI=-3X<2?;93l` z9CF>?XA<8wQ-4`Nzof?M9$a2sHlt@$A@k#eTw6gjFs`8}Bdq6s8bXj5ty;Tb8FESdHRS|U2buJVdBOO7?UPO!A$N0Un*qA;{JM0jqnQHz`$ ztVLD0^(WBSAjT#;URWrtHt>9m2@JcS0x+JIhUYPO8c9MyJmdk#!jP%{(rf;X%nN}w z^f(+?o4YKeCyh*jKwVj^Hl;_Z$B}AwP6dl?u}HLZ5`O&?&-{=o74(Z>+iay}YXZHd zB{}np#HMACm_GB$ga?)*LMkxl$nan~Fw`Tq%~g7tXgQMq(B;3yJ~Tjz?RFFq8Y?gq zrgZ7)&Oivy__M?yJ5eheClDR6BzW3?NItUfnQoZnL99&8L&*3vJFryrlX@pJ5b1No zaxQAQmpwZByB_OEz&!f>%WCBmg7fO!$GS|mh_+RtIIt?0-b<+4NIZqk*yRz)G`r+M zfC{q8s5u=J`-|&hO>+iqAAHph(?h@Cs|3}48--eywvOeYI=sK`?sWMg%fNu2=}HCGGJJ-!53*j;YOY%y_JUa|5f zs?y%#q&3O<8-e${H7jNV+l3vB`lJ0mR6?>~h+3T~&f77QwtCVsCxj`nUsS!e@?wdZ zhz4VpYf>#lae3Z|$w+f8=a#qgRewcUuVnbu{s2yuBPrKtCRNG9E2j_fWU~EMwqRE< zBUBP1?YPyiKnchcr5PPt0wH$j)iQt5TlBvFC#<>_(mDska`YiCP}GKA3TnEd5;v0F}}cT`-ws+5jUv5@U*|4G*==TIsaBj+hdf%uMah40hCh zyzbWxvefwWW_-=EHt4+y$B-+ z?Y8P>eId&7#AmA%3$*!l!;S_RcH;!IA*ahoo06EVDo7Sw91gQ-pC#GM^Ib_Z-?mnN zV8~srTaMJ91*riy{$Kxx%|+!BqT zwQ9HZ+1`!{j8~r;Q>?58DlhhWt<^?AP^^U6v?|$E>tw;UUS06&4Xvc|Us;w1N-cX) zJ#SV}6o=J444qa-*Vi6l=x3ta8T1{uulsvmcGD8u{~jr!DfACXs|?)6q1RsV`4udJSKfHetE;TdTM-s)-7f3WWtd)q-g4Xa0L_4P`D zOe9C>0=lLh?N05P@d{IY@RDg&Hbz*l25OJ^RNG;5-$WYmqy5VFRik0NS@rl9;>ey+ zzE}((`}TZl`s?W=cun`@#lMkMu8!!?8}xg3)L?Ape|oS|3ww854vWMnin{eA8BeR7 z%+6w%olZI!IBYywBgjr0(?UiFvRMOJ#ps0fOnMA&;Oc^GvbLe_LZRO1Gh^u}MAkx< zov>tg!JHb7rV2t4W}Acb`4D<qf)X=kz2B17rcqWB`{ngRiTtBCLX_ z?rYO)8|E?eRt>X9Ic$QHu!{`=msX<-3qjQ(Eube>o3}b6kA0p7(jr<_TIA)j6Pnb^ zCKdic;K?tuS|_>JTl~QlOA!x-AZ3Y&U;Vzz>6r-Jg8}rzkYR+;!xOg<97C*uy58az zwW$t-2r0@NIfWyTBKqyXY;lw|Cz_DdTMJX>G;3BS?}j^7vFPB&nJbsK?Z1wx)M_d4 z`(4w|eVc(&wYQ0?}$T z;9e*@3Q9Bua7heW$WAwym{4`er4T`)sVUVnY_pt`3=!+D`Zm@z*(C9YGFrL6eq(fJ z%kb<*XSz49=X+jZuSE95CGi-yLuRqkEjv@oTa{w)Kl0~#sj|NrFk?};;S4o@ZbmQwI%8Nm4-p%Rn9zNQACT z%EJ$CWI%oa7cSo+~@*1$C;k&IesnNPK$O1VAs?;F+7= z9Vm#rdd*>4F*Ibi@8RoTnn>F&8Osh04kj3{8l_%`W=UtPm1Q(GBK)haCYFjM9E)8l z;0gCC6vkT}!3@hLn;%oZWOpva-kEo;T>k3XRY#9q{)&5R%`1NT<*Uu>Z~XDo_useU zr(V8#eCH)U_4b>NM_bQ3Zg}gd&+fao_To3M(Bz?q`yW`o>g*SORJHBn`X4{N{-3Tr z`UCged}{02|AF0a>Z57A72gM_Sr`U8XP$H*jBNOau8C5t=_i)QV?S zTNc?V@>uWnZKG|Y3jb|Z(@0Hpf~`IFFKmOd9~=D#JX%|Ik-Tq+xty;bEiqUJWZ(0! zu{<3wICWDcY_Z5q9Fzl*{it=#VAujpGDbmi&ePa*z+u>>M#vboT9-N2Kn*n-_LqEY z&x2S`-i~ORoWyYQ;7-`{F6=NkHmx_-jkou!?Nc zuq8XKJcn#Gsp+6;+be^{=u%9&o}c5%iNYQJ|MQqv_TN_*Xcx*mY>0*Gm+m1=Gc;Ll zDvEIz@<+@TnB3&P`i+%U4xG5fL<%|3bZYbr-#16{8cf@<=$$e5GFAa6It>;D7;qsUomB^-0d7VeWC-QxMLR4N9J;8G#(B~VWQ=l_)r<^B z(3c6+p?Hv{IRW9Gi2LALQWAD$Si3cjg*b> zmpq9@vOEkj8R()+r(SJ|9tVq&_obKp>_E8#+6H}=6{1H_jycN_2#J|aMD4RRq7X1m z>;!Z}d3OR10y+W0`uH=q= zP_`GCmeA{F72a)%I1gKUgYGaAO|_DSy=2-C*EBVT?V~_8IbLdlFsMTB)9-9wOsg%K zu%d1|;bCVcR-d9IgVl=qE$ktAdl)j%s+S_FxB~_QpE5fovBZOJ^~^nQa{EKi_O7-i z9EXish;OFVtHeQ(cvLsLpK{_Lm{=1-&SQ)O$>S=8Fmp^zgr1ro#99}=f( zE3C;;FY0kS9;t@pmrEzZ_`nVtQX5p&pZ=vDgu#0}9ZQuR7z^@Fuu{hh{Io&9T&p{$ zK_U*p>JwEigDbP5rE>nGLotHs&SVyNY8NL^tr6j<>@zg#Fd&}#TUv~kKKc0ios+R= znI4Aytyex)F|eTRsMRT2l8$tS54>*7H+|}relu{Qd06l*ugiABtXPDKip~g+A*?{c{UB zlNg}PI2qc;k_jUE%W|7jwr(-w)U~@MIidl+D*$B9=jc;S3Ry@O?487Z?%n<#tAD{) z`tK+~Y1zp`Fp+LMB(b&~STCgHT+>NK^f*tuHNaq6WwtN!&H-{?LCpy(ZVo!T!^^9= z_r0%to3;$?IqJ&xNOzh?F{)Kcg-ux@(m3hg;^XkFT3tN=WxJ=w<%N3hkwFdv-5UPV z;v285WMRehbVdQ_*%mP@2@WX^m*i`l@t901upnh^z(m#3LPFwvmXwBnA<&qza|O5g z@xYHh(fQrMzQukPPSQbT5bmg4R=auytsO?<9PXcNJPx`AM>keWlr3PlD5n*5*+z^l zWZ#CcsFUSMo-g2{LaV?=**{u4(=ZAp)*=}pXKHW^h&B$mFg}f^{diZ>nDSOe!^3Mk znVhUHvR%C7lh2TcZD0o8mH8hG&ergc@5|{=eki`tWFIY(B7q}Q?LSG9BY~{pSyD7& zGwWmvdW+S?Qx-@EvTo|MTj*e@;h{pU$NBn{{T9byZdZog(zZAh>1bC}M@>K8?5hIf z@?yr-TdW4Ssv%!z*m_li8;qt%<05uPTR z*LV3|n)%-3Xpq?f3Q*gROQhakQUSiB-{kg4a)fM0azqDsSQ175<6qKa!UyC6TTu$ zrKW;s?2A*w)}@x`7$q~%QiS6{go!gMR41c~oN+hj>wbLg#({nepZ?<;p5^rs0lE4< zJxHu4rev8NvQ`6DD{i8e>98QOBtg+yKKVF{7&rC`n+P&$8D&aM;$?`YIKv1Ph|d<_ ziWG8d)dXvY!B+0NXW-H#55M;{FOe?|7p|?#+7_P}cvuRB)NX;Xi?nGR*yT2-A$5*B zjVW2h=gH}Zq3WQ3;OK-nMTCqJFd|SCPzo7Rtb_gdmoIrZW)#h?7wchq}~cVG5yu6=a#9@^iePAByDmLhR8xT4$j9*dqFdYe{t-%q@u<0Jj94pi3v z6H7*V)&o@fi#*fwhcsyiz43HL#Cx!xYmVxEE!$QYm|6Fmkz7eP=fZS*zJR3t^x` z-@ftE$7;2QpS|_`)Bf~J2j8)J`gh95+gDG2@{((Bxapn^_q_hZ&1>rXuPh3lm)1V@ zZ1sNIwQ3d#$A7L~*yMZWnuISEl2C2-*ft0M0a%{(v;*1oH#>Je{OnzS6Yc!ev)}l4 z-R`G;r~cXP<9-I$`I9*FufsyXQ4*t1^$!c&7R2nqV-B^}l-;V!YSw!Vnzsx}hk2AY zNIRKqvU9+EY(YwPRTC~2s@l1nSA}4?>jDE$Trw=2Hcjj_v=AVe+bXAsFbGc}0 zBxEm0PYY_SPc#PoXNx2`f#c!eY-&lQ4-6StvUC=G>Ul4I!N>ju>d<}Q>A`{{}25qHn7@{NVuVI_x z(HeGghFDT@2pww~BxFIVAw)Ik$tsy2jvl)1Wxuj9-k=h_7YVF_da7W>YE;64Zj5J% z*X1n=BSQDZDE6`f0z{oyT!$0@j}m2uN+dG7V`2%9@?DifTvy`AgY?JJX!L|v;k~@; zu2p~b;ft>_1$@Y!(JD-IS#yxh668wm39ITT5u2E8`fcMGLrC$H!dIL}Ac|nN(OYg9 zki&`)@}|&`&8i$1_$1al&TgPSu)?Rcv>2c-CzUmcNh{XWggbKvKD@0Gtz~Cl`+YOA}5;%)J(m zvaI@K-%(#5RX!O2QiYJ5nN0ZIR_2E2}VFb_p?hTRHZ#?cRt=-jJ$Ty2zFK z0sYb!4_v%qTk&89c}mnZ-MnZ)LJcz^S+yPU6mXc6+fr!6vNDrwA{!+kvG19bA;x}G za3E4=bdjAM63Hr;RX_34!@P56pCla)ynX!&`WlKP)kbyWg%YKte9MO*2~j6nmWGI= zHD+Gxl6uqte;O1_M@p!N7~uFEBS##gm|aH2Wfp&!FAW#HZ@=!_pnr@uV9TZeErRTE zIx`7U!+F6s94Y9p9Ki<$LU z9#ygDxe36~Xr)mgUnWiK;|dfMgEemzeoFg$Ys2>r^Ys-xL7&+B=Z57VgA4l)Q*HwP z>4NbC5rb<<*8sLdMVRnRTc4Ft<~`376G%$I8k;d^A8mDsZ~v$-Vlsx;-qb}a`r&ww zGbyiaR2L6K-XnWHEG{!|fwwQ{Tdr$dTIR~Ol2lFvHI$)z6+r?D1xXYw^7Cd=&MHMr zMJ`y|6)&DJCNJK-D=7LPrjai290GGRJo9Jk7kjOKuhwJ;i9cv3LAG)^eQ4tB%W_&u zR%Gp<>SLpX1&cs(U_q6@46B$KRcF+20c6aL7oXf}md5=>Hl$(CuRs2op*M&Zy#a&h zb1Y#SRwK)3g{X6gvHimyfbIb?FXUb(y>iPHwzIB;S?mbKmfij8{J*yc^lUt6vGDA!TQUegsT;Vs(}lYJj3r zt2mI9Y^i^TPb!Xkdg#qkWSjD!A^b5?u(S3DyZMx+?a4)%LhzomZ##CgDd+d%TG2uV@p>;V-SCR+Y<9uUE_t%YTl>^s}wij4-7`zZ+mpuAARoEF1~tL8%%;DDW0qB=TS9RmygT2)zxmS z`&^9auHu56AwFobb_35AMFu0wAm!q-eU6bNHc?~ncN#AAbh2rugX>di&KhRCo+M*B zk=tg~;2>mmP&34boK3GCRl4=N2HEt+W7+iRs5#jkq}}!lwhwhzY}7mn<5TWIy{msF z;%uI;T=}K$%e`yT8A5Py;C-}7q$qC$N@%p)S#!EsAhEzj6Mu5@&f%Hp(&%t=Qr*}bG%5$JMe?IfBHzjG zc-3-*d)oK#E07rDi?HFl8fx3sw;zmclBhLs^|@X3wp1ui{T5Fk0$GQ>`o@ z)_Gh($|jYQYa7GcSDxwhz5UGq*J0m#Z*^ZX7;LI>ur#ZV)k3Bdr_aQ%n$)JP|6T4b zQrtc3rq=N0F4_6ok#(ox3GtJ7BT0N++gquv1_))K+h?ko#JIP}SlMa3liw5FcFDy@ zQcmk;gOwH@tYO&=C@;d^EX3N^uqll3J>c3h$K@69nnkXjunu$Q5Gbkm6(&eU^wGj7)M8fMvZbbsCE{*a$!$l3t01PuUw_(uI6p)$+2xh?vq&;5O zK_=kT!V4_j)Ym~H;=rfSx?m8(7zM&1Nv{gI3d|jRR&EN{;>skw#gDn^{J=}zaIt(f za6M*a_G^RdQ}I|T35nL#4VYxO#}}{>QN=7$Mkam{SV>drvXP@)eW-yljX!Sas0D8_ zDHU>bBIv}yFzn@dC7wXWA?kCBb-lLX_xyO*Yvu9|eG^!QpbAwdM8f6m*t7SFl z=sCgPCQ28xAWoqUn*=#99EXBc-^3jH!%n<_=Ep4b3p#9N>yWZ17d>#7Dnr@)8YG;^ z@TW8?vCna==byQGTn{d5f(155StHq3kq-@#(m|d|ngXccQlqXkwfzw<6FBBf6M7p- zjnI;(J&iHlnQ-#j9Ca*|@iuV@Ym_1Fn)tjCk2iOXnCY&m&(LJd5?DLk$h$?m*&};? zmybQhbdd#E_F}$RuB6>wGguR0{skQvT%{y4IoOGCKZ-pJMCyOb%yGrfI2ujv4ewP=qTviIal-pX8hrsK+Q@6@=VDs=oj}1feYDkvpAd-p4 ze!=v#LP(F=%_L}5<7QAG3;OUT+coCGz$VT-?jfWtd;<`%?eNbJPuJFZQ7g~;$zS}J zTa7;`Qgk=7Z(3;NC61S2Crc|?GF!&j3o`t1roBGaS&hY}3#`l$bB(aTSzZO)npDgo zNPs&W>5`EjwuW&s+hI)2)VCkvew!Ja1h+NHso3Ei+Tj1Rl2x8-{Or`WaCy(>AU4g) z5Y|q{$+(j3G9-0o8%_|UF#et4Lt3>gtKAb5^eR0B48&}3a#gXgVgo(gM!+!E{VGZk z8!9kQ2$(cPoace0_qdpjXRb)&NhNG^xejd-ZwtNW)|f+D`YD*0kSvh4L%zJCk2nOe z?^SPq!Oel!r<|EiJieeo7V7?yRGJnRVV|+7nfjQi3gD(h0Yw92@s%YRt7RL=MK1;y zR=igYM_L&giya2&W$dxSp*n7|B}PMf%ji7Kwq=#$6R60VXK(0GlO;$yhDLXENG+)h z4#j8}-NYqDx&$c{s}W|Q+>%CPR0(saAcLQaI2bV3qxQDT@_2$vjjM+|s6$_=t(A-y zf8$TLWq#4>o6cBLm*sr;CbpsXGPIl8aMs5wL>U@IN8pM&~WPMA`7;*{P>lB#B0`CAvW-a1J)5(v4R2o z|1jYNeK7SU(4G4AC?g6-%R8EeTCftnAc`5wxs}G~A8yD--Wsw8gC>(EE`(Mp#|Q2Y zQ%9PukIb~U)hpqimmL^`iG^$D2O^kHoDUfTW_uJ?MuNj4PB;K46#ICxs1pc;WZsaV zUB5qR%dLG*2-~SK~xYTRDd@;p5cnk zgH}rA(dlO950BGIy1ZlBvnK5I_U!%JF_@VoX3WmLCIZz7py9|~56CX*VRfRiW}z9P zIa!f9_!+B$C7Dc~Rx1b%kID!}Lb;Go7)#QS6JPv^jb473wIN7aXq?@T|8OH_#C@uX z0ld0^ha#0+%?*K81yre8DJ51LQHgw)9fOk1=S-g~ZmAHBK#iw7i z5FY8{(L>zEd^N;0XFmHDf`qx2Gmn@a9k$Gbd;4P_gdIq=_uSUm+DL1Yn8tTvUQeZ*zH12v5)j|uGmE#lkUzJSbNA)^R8xyfuk$>N>2N&HLrfRayFB+ zzP(;qZEhZFwe#67c+$?%Rjuc*)jm3$9csO~I{KUU{BcnovznkTnXa(iw%0MU*4M|l zIkXq&Qw+L1Sd}=pb3TU6#a$*8@nSK?e7H7jPn!1~e*LppL0ebx+NZfH*5E5n$eiwtr-oa5_;{;$%8C$+eA?h% z8kf-;3t7UYGfWLO&}qV7lHClt!8(qs^JdX8zj1i`GVOdO_{Ece3Zo>38Fa>j&NFDyp>a`OdV}zP{!?*95~8xcyGN zshRz<*}Z!s4~|sZHw>anzvq8zR#xvB9H{Mk7H+xtz8VbXy(9aLyz8qAxcNd(RRzf9 zwCbRdGyyYq>(l(PXJSkg$Pa>4pAB%+w={DF`?_a_856~)!|K8Myu1^Y&f$}|hjB=4 zd+<36xcp9R&+dB1k5qkT81GHBefIz{y}mFvy@1){@YkuY87!{gm5Hl?MMv#>kC?P@jci;saPH+V1 zT5E?+kq$VFInBCaP#iY23vp8};1Gjd17Th61s3Ts7!?jvxtBSeUGSjX1C!-n>El%yM?(fXUrf@G{}?=ibAlXj>A0uyV(wg@I)*+5SpoFY3t?hmp;d|jbaL0Owwrn;_N#&`&| zy5j(|4WhU$x4H zDgj^YKi5Adc7 zuz}-uG#(0?gL-iV{V8YGyw5vyEDL&T9B_x#1An-Fkryvs8DuR^(0;AUK|O#0_Eun# z7@VY*A^CdA7;YERwYH0^r-}G(#4{KeFX-1b$s=cCD%^+D$3*HZ!aKDAm+HDvK}~#8 zHh<_f*I+XS#+ll2&wJ#5e`};GgD38;>N?-`y3RLhp1;obe0#z0kIRdI ifXZVq- zy=eHJYjtn%Bh~X42kj-m=geJBd}sAq?i$Wt96W#5(B1;P?b`GA23^B*c;@dj+N*|7 zd2#R;kABk&jdhFV+slEJqx$kn0-ifx-Ox42$lf=6@r_0o4nMMDZybK<^_><@8AMas zgaZYe_SmeOabwK854}odEn)6qgzMcel`=opL4_34FS+7eOOtUUuvM83v@`Z5roW!s zhvs-Mu{|9-uCsl6vuSWN4MzzE8;0?a4mr7CnjT;J;smucjK2ONE((CQ1g@&g!Eg)9 zTvi#iCaR)3F(ae&*t8|B9t+OKp5O?Lyib4f)xWi&gC}by4z%e=nQ+<7#EeDf3@HU& z!Ah`4Ay==Bjm~252{mCq#nM5KSBa<_o5z@q?BppY@$fkN3>v1HubXB*p5aTakMnUd z-BI+jX&7(kdQQN-t)$Y5hPhWRbcq&W?j$CdA>vk)+DI0%}hW)d(vcwIoD zTQTUc*swRm39nRHsJ#A*7c!rLNDon|sAV~77jmheEHaoFmxak0M=*p<$#!o?;2nZj zmAYZ2@%dd&U3F2f$O9Ur+?rdTRN`x^SDbzQV{b~m7R#AFxLHQUSf_OF)}RY-VHDp0 z$Xgaq(IXH5S{VZ<9b9rgV5cF{8~;wEupr;|)W_n~|{@*s*Xvz-l&$ z4;#4#2cvKz(xpE4Ndj$EB2n8XT2M|!yc9uX0?B(8y6`0jBbgy9OqPQSr$I z-I~%_AM*WhwUSNvjfU|;_-6KmG#sw}=BfKp=k1Bzg_^ zz}UWs$k|-(N7Rw@^R*!48E8^mwBT8)w40NCxt~G~8jeF34xyAihz?`Fm1?T}c(Ybp z$}6?qN&kJx?YEs;kY}Mt#+>FjQsN*GdJPmNK@^5gm7`6yNDyi44qx17{1UBop_$@z zr+cYb6VDnq!k|7`86FOzA9-(*W0W)8KqfpUob#}hH?uZjT4_&x zu0KfX6lFD3G8!z4#Q3g$Hi53J$w$E1gr$lnosG3<;yRYaU3=t;-z*Hx?D_!>Jp&*D zs?0Z937@x56|E9!fMGUntVO#s0WbADbHcN_D7S_q^&aPuIuT?!dMF6H8XqRPI%Dfbxj|K% z7YE}~*)S-;J|z(X>vQAX1m^?_;h-gMgfeDl*S3w@2Hy2ikmFOh8?(uFul2}J{eYcy z2$8OVZV853(l>`L_7yCK^7NqX1K>QxF3Wrw%P=S;lSa}fC_FEb^#3EQUhkHrau z7}*xc6+|HhI8_iHRE4EX2WHX2WC#hh>4I))#U4p$h;~vH#t0;m$QFQ1qQlli&#no) zY_)nvcO3ZZ*FQUMm==c^CZ7qXg+XfRRRbi6N)l}_P-DuHT=~*Q4u~lsjZy4k9DK89 zi`eAVT z^{$>3=qK{nu7Z)z9xAY6fhdHSNUWMZ_Qntijc2LxjxA01)rL!bzZM@o+qk{8$hhfg z9B6<-z(0Bc4HGTW$q_&j3rAvRv!vRQ7VB{IqGKaALVDS3A`iTYW+sAE6K%IyI}Hpw z_t6b8QkY$y$bZF`P1Qg8E&6OvO{QC-aU;P+9%Ryq7zA`>GPbTM?#Tef>}AsqOkp4m zPS*Gq`Jb~&Jw)yG+(%kq4okm4cJL~i#GqSIsyG$A6p3G5AU~~}lNB-`aRl?2kr?+` z+Ttf^n$v!LJTcpfX1ErOlG(NGeA65c)0<|4)l>O+b6-8#d}-QVxb#<-ao)7LxDt6U zmY7bA8U?RGndkWeZyV5YT`pt=9X1=be!rcZPP+Vz-nfDMNSE;zBjJ>v@Edw!5z+%M z^%9j$3_Uf&{i?yO-;Dp(M>CC^zRQT?4#RT)e!ND^_<^yI8iS}XYS`ikk^ z(F1R8Jj-kK>qq;ZJf&te^bhbtpnckUo011xy(kS|orIygrb_#`tdE0GHL<6L*?;lMs=eP2TzX6AUyOuTm@@Ad@8L zG24VZvYLyw8IPNoxn38UxElk`)@8nrpV)m7)_qXF=S|1F!_DouUAcNbxvPVPchl~L zwZpsee0THaX)-d~rC>nvv6Vmjvku?6T2lhP=(pmekC=U_0}OGkW$Onw%3x#05N5mL zM+_+{_EPmUu8-6BV)@h5z*IOKGXaVg4StJl%1_HyR-0WbZy`Re>uc3o4<*$q2Cw-#bd1p`IYQdti($jROm@na;*wV4eFjNL70tLM zRo?CJJBNEkC+jG)T8%mwyCx`-7-woWP4K6p2F)bTvGvr54W33RItf?p?jYNiO_(uW znbL7u>#qLU=l1@3yoj(%22q?+;HwBK_AZ?l5C(Jnn3V3*${mO|w82sqbI^JaNtu>q z4!i9SgrcAVPpxJBz&hr86_ppR`o%!^=nkJme<6f7orW`~_}<#Upm%tOPk*;J8k4-d zy}f9p>@Ql}uYDzs)fnRGQ1?c4AGeFo8D44F0TXVa=EDS&+iMyDov@@SX%$KaY8s7>huk za|VH2hQRquCQ;|D@Q`GLn}a40^F1TkSsGT|tRnlU|lArnURCcA@GMi~#L$y!<@9H8q#vpu~p zPS}0B$By(ztkYe?Y?k7Y+FdcJSKr*x8&94Qb5L#dCc6S&N>{H5;i}kG2=UUCYDfnx zXe`FCko%`FfQzO$O(4m#hJBoG%4~st2+;bzw|*8;9IorWFf7j098SV%Wy8>%k5bjk z!qTii)(14B%F?Ec+&$edzv|2D?x+1Wcj$WM$o?AM4;{VmSNBd`d;XXD>~+cVxBVV2 ze>~6qg5K73$>Y)1@AaK)^Kk!yU+S~BGUu*7e&bIFmcQ*c_j`cf;`PcWyZGsTK=8)I z{<7b5QunKa4yRGbG}R;22vHO(;CXH~o|QJWv`V-YT7P196U)&svZ&Qx*S#mF92(qh0Q zVfibxNj&lPB=Gkyf6-V3IJmWP?yJBj)Cpd(38qU&q>tT=GHx@VdLe=#(QO=Epzu z)*Nk!s(~+h7{g@_`~_3Yc3hwMh+t1UIELT7gXvUn<`bMu&18BAeLj*Ymzd_XHaa=R zO9Jh~ke|YjbFx;(x?ahP5ELRG`{Ut6AqTf=Gl5$gi6KPy<~|FHMS#l7IH`_v>;p}i zbX`k5oYDV)03E=KL-KIjQHD|JnRJv?hR5Pb5}0-+8?Ogk2grjN?vR)*gO(3o5`6wU zw6(FiOmQp@_KkfVwsiLz>|<-iYoHNVfz)xG-vQE`!>VOi6=R|50}qhOip_G)5LhSh zXo_$VM{IJ#@~%y;qZkk9Jr?(TiMz*7f_M;teXUBVYWE-Y0u?e5(gVb-oocI z-p$cK2Z3S6OjS~GiKT-xwvwGI`^^-_7sGu%k2~R z1?w>>v4z486UiM6rjGBn*vLV_hQDrjW5EW`t`V~Z+VcqC>maYlf0p|l2E;22oo?{w z;X66i3_8a+lGVqvB$WlrStW)4joo<#qAEjPR77d2`8EkYYHmyf_!G@C{(3Xq;kVYe zwI6@Q`?6#M$1h$#<7Y1%C&up>j;?yGY`8ySijL=XFba3(-1vvXoSjTEO{Bogbmchq zr4}>4O4Q&dYM6G+A$GomDdZlh;jqXVd)TRS1wTXJ(N8jvQUvq;3DeGSC%SyqN^!B_ zc^!0y?O;@iFY%9=)@VC!!^GS9d@fNMO_~0(08v76WayUvU_Y-15Gs3Ghtpb?d7k8K zTA9ye%ZVuKgeIC;Vh&>cs#ofc8nU%eX-9>YXuqJVYa-tJo-$QBJDYjYr(-P z5=>CW`($nRf&5Z24m}}ZYP~uyUzy?YWI;9=Q976P+2r-hP|GaSVW2fM>Yjc%KS(>! zI%Q1IQ(Wh9ZIywy6o%g^6|A;$9TG zY~h|@X=Dvf2#6!Hgl^ROi)Fo0j&`DVyBlj}TG^=zTt}`MA&{ab8zc{5LsO9#T>)zX zzg1S_|3I_Szx{K*{B3l>anQqCz;L^?%NR1akdjrbwki?WfWnbJjxEdNNrn@%mGUh& zE0wuv%Ui~nN69JQOHEdZ{UOPWm&q~bVC1H_LP>7~!`j;G-RUP>9eXp}NdOa|=DAf}Ug zjE)sE^wx^zXq=1LzVXr#fiS$K%B2vawzD-uA`TjHNz~Fi z)Qep0mV{yzP?%AW;wU`k@qq~Er!m|4Zl9GygYA;lbjS_)kzt0IXD~7-ePqlGc~`&c zmvv@D8o88TIz){emZHr14J}@aM#9_`ha@_(>}_tmpgGO_PLUv{b|G^&fI3u^bcFUg zVi4!M*w=^RCY{rO_iJWiwj;2^hMbj&q-IN`hjkuC>^)GME_|jx(!gMsA%+mH|itasS@`dB0 z(+R7TdnRi;cjp)FY$kHeU-Ku=TE&IA!Ot&Gm$8O1ox(alkeIDw%CPm$*rBm(Fw?kQ zirq{ZFH^9E^x3FiEaUFbtFzU0Yyh7vJAvJtEL(NRY6B;Z};;q5236-klG2N@kB7i){RBCCy$_ZLRvmHy7@ zAPiS0D=*rR|3No2`DnT5VE3)cDZxMNLYAieD|GvkGF{E&-|2>GF=zNLW~$J(9pFw= zk-g?whH-9-xB94WHnSO4YxkzzmC@-2UZESj6Zb5~d6SoZmFV#1fDd0cug^>aN9F%Z z-1|VuaoqQv-959*k^FC`ce!qk@Sy6N!LmKFA?yI6#%ukVX$-;EiqRw1lDxsQ9biF2 zdwYo_P_l#|KEJA-USO8H5I{zuLrc1v+nYo^Ly7MW@oyqtE+zXtKXk*{p#08zq3e z1;8PHd~L=)U7b62y($493p>5bZ=eBTm-jy$burLNPFeG;ZgBF8%MZuQedvvrG=oP`z1_}-5cIUl!!b0>Hk%Kmv)=kJ-H(Ko9v&b-)bEh0BsvY|R82P5zy9#Vc- z;J{E}@_}y2rs4%gOLp?tN(#BaRK?3;G~8U{r4hxJPot%PMw+8(K+d89uF3*B?i#vx zn-H)ysC~G}$D3sfy`IcJ>Z_q%yvtde1Y@4m#b8wzS$^;3vkQF|r|-(otPvUEnc?x6 zYKFa;L)BvdYSaJrw^&a$E^0k22>`o2josc7c_=}QlC&`l86T88W*?Hfj>Z*S45BNy zkOu{y5uYe9Ng zT4R!bcVTMrvJ^Ayp3sPCWnVn9*7|vQ55t^?s4oNKNRHQMMJ+t%U0E`b5 z*xP|3y<>jA)2Y7vFaH!J2a({(I@~M&AYrk500CG85!)E6$n@)CFG&j#_@WMU%GA`5 z7o}I+Bq1jFXPRcCjc7E*RW|ZhDCk`RC`p@!mS4 zMCa%u&u&w{Xj$p9gF&dok-(6WLnu{z$NJ_GR3WcaNyp>NXJNm@6r{Mh5E9y|ivotlwuMEW-hgmhpzkngRKuaMcgEnNcf>VbsRA0NOD8@DcIxqtV~{@ zi#w-l!{cI9I2}Dor73qVXbgSOW;)wwZjYc7|DWtaSC~)rTu@i0KcShqEeaLsAZOiQ z`<)5G`JFDVooopu*uPANbxSfkg3$`z!Zj*`B=?jaF@2B5v)g^7LZML?!4J~|AaWz6 z+HEJ)BXp3I?>5nuKq0z(kKHD6w&Aszd*3q`zIIi4Z7SwwVwRfs&V6E@R1YTfoK+`O z6{XAjvbl11#W@td>vgAHGY-3aqD7zWuq%wCym6++prDp8t=q8{dQrB~9>|F>1gaJG z2}_dQ5vn`%-B^TBs3pWz(f)$Q+?%df3`lRI+*`%2!}OTJ05S(krc@-5TopAmL%=2% zZ-3#B{(r~{`IjO!|EqZ<{~rT2|B9(9i=fjd#%V48a!$zaeog>;g@vU1*r5834aYeS zjOw;9s7gz1{6Y`|OiY|puHa|us3l>WVqIZhaYZcA7#59_JZ_6MsxHhCw!y*LT7yu( zGUs@Jj$-0AW6qN(TK>pA_nwn4|K%Z#Vf$N1#r(N*3|{@ht}hryg68E&$A4huly*C+ z!tZWzjsoz88dqS-H%D(qD)2L!Dr4Q@$cO2C12YZl4eg`TmAIJf=?E|iLkKh2)>B>Y z!;sjSC>Wk0kS85R<}m5RN0!M1sdx}pcH*BCe+Lt&k+8`J<*S>GhGt=IsWzH52doa$ z?1Bp*%Kq!^qpUl{AZD>Ic<75h*)*ml(Bak@x+iW69*e4$c@R5*#F%$Z3eiL|Ko-O^ zke9bxblOAGVRh0X{NEL)O+X#fBxTYBNQGPnG4?neU<`a}px`R7H@rKvMy;KdC zMzBNZVbCg;5FHGqovtIRhuWX*hT$a{Lz}@Vwog-Bd01QcJGEZXa z33EYEob*g()7Aga0!VhjJJ)`#9`IE}T%^1h#2d0n4|4VkqR=xdvW+7GdQ2*h(2 z3C=v>5pr>(<~`!H2{Rb!)O3fj?6Oy>kRoVD@xspcCIZ^%1)>2QUW+=y4%6VcSqp|JYfk-Kr1j-B7yfu29U8ex)9! zI`?xUl7v5sYS6~D#-#JcbFzmC77>Cl`3s^@w}9G7A=l->MGzx@fziT&tWVPxxDOeD zAi5HQtZ1>Om@HOFn+AHoJc*@LEHMfaW)8_Ip)#voO#^N$dZ`p>-1yDY2P;lWeQ@3= z)D$9)TZTfYBK+&hdJ;zma$50KJVpTa(6%qbCBOL}8ER5^fJu?4VVBb*C{t!-2Cy_i z9i{a$hadhRsH?j9VT`|GBKnd)4@NZ+&Nx97xjvMg7HSa2aXN z6M;85R|s#UnBXKb9E_%vkjG1wPdURVuyzPo&S(^e$wpl%#nOykg_aC$Iffiwu!63W z#z`aei~pviMVafOs8kIb!2C+C8VEI>%Fqcd=H{U^FAv2DlBV)UmK_)n!aMUWUN(#^ zKp$5%!)%ILQu##X@wrOK9Qv^_>e6WH($n8)eTwslFzd=*fpK*-oJMgsW6o8s8+a4$ z6P+Lf!Lq7{0U{_f2$83R0?b>wC0P?_xrA_{F%!NeOjRcaH)2vZP1nEf=L$`6-7Xh~Ay4{@MD))XH)xLBAnVTOe-mXpEB~B7%JoK!W+X8HuK3d-wDZbA}9=LoKR1bOAB^1skR=Z35;e3ThhZCyb4ZVf@zY_Kdn#4RYSF z5aeeA%oq~wC~Sw(%t}6o2wQGmBa&g^s(-GHoEI=NW{XWT8=i^8NaS2ZfL~RN@wZ*- zK8n;D3QuN50P3N-4C|+4veMDA*biBHf zw1Kc1I%}k5Sdo#6SC^8tFrAPUK}E~r#jdUY>5u;N0r+hi)m}3i)V9+iq|B9o&h|n{ zUP%M2QT!Vx)&!K3Xiq%@Dl*QzDd{tD&;hop*ujF@)rs?b^&dfCSdQDEBlFG42>5Iz zXOkdrI_{aB!>YVCSI*A>Kg-`aXL)Td8xhMnDVK-!MG|d#aehXd9kNxfO`72uCwLv} ziI$D$NxOewmmtdS%`Pax0@(xGyaTzRzRx+o^SykjTlw;4=>atwM3}G%7QHwIqf!Mfi=_XkO=Cb;*tE1+%V=<{S?@F2_0I|7Ja=u~h z=!~;`9y8?p+=cY&{VRF>1VaT1nP6I6n~R;rIYAmH1aZVuK)(*>r=J_xRCbODqA0@v z$-taK5JaR5bS)Ga6f&F_b46r@M)->OqL2W)+w<}!BVcg4AixS&o1Pgla|BQW?Ch6i zqjboPYj@@E<=@<@#61S&*Yt^MTo@J&J5Ch|IVAV89mMxmhLd-)eY62M6BUH`IPfgCt(g<{q9!v%&rEz%gX8BwIRrA=gr^VF#4&}l7{ z8NIK_ONvO(k$Bg7ypf0;1TmAsO2hLWJwbe}jm|o2Wkv#XoCPpLSoZC|^EaGFg&4Ao zfKephpbQjd5QQQ_9qBqP#b^Mp#fCsx41xSXDvM4V7lJaN8UirF4$c?S7eF8ztvn)( zK3c-CUZIjk*@Tl4uOqT8roP6c8Qs@1bCZk@g9N4hPqzLq1+hqV@PDG#UvxIYc7xhgCzG>C$Pa%D-G*`+5aWh!%ziUer~l7q22iI0!!UEj zrvdaS6;4PorC7OTI0O*_WfS27I~S6yNe)Gfp*#O!iiueYCW4{4Vs^sV?6Ce*3=sx6 zlBlOhV($^*i3cKa0y?G|#fc>f5mqDOcJIyG2P%AnspJG}2F0heOAf^!LIyNn8^wul z{!nb3lf&3?4c~Ol(2fo&VPk59050Bc^kW+P0o5HWZ$wH%3gaSm09Es=N) zR?kCQ(ik@LH>+MWqhTS;In~EYWJv-Z_Yf=TXg*o!mxv<46lQs{xueAo4$Rfo;p$FQQCuX7DZR! zP&-)H!7eeuf;a#;G;AXccXUkfqm$2y%K_Avs9iQQM47+WJ;W}}!yg*Sd9jixP+N&v zwNf~;sBLL1;b<^W2a#%0&4xmnNNNSa4QY8vcpE1{Y8DI%R`5YI+(mC$A=C8mh@Y@; znZd`oYA4HBLnC^f^BP~)Adms#ZgqxtS=v&~J@);d$3-fsnX>8QWJR@S8X=Jn zP(cvJ2$~qdTzMC#$C$C5l>if7VgN7G$h>&31j8snpctqqYfGRZ9wGLpahK7^1WmGo zvv$F4;q|YymRVL`!53x!IXWd+)F{z7S*%+RnnC!8j1Gx5S!UDEg*!`eK68jb6!WK# zJ(8#au`n_qLJ0WS6*q`>D(evht9RxZpb)@wBq8Uxv)&A&4x7(#|pO)|iBRx7l(wB#QOncaDHmAzzC(;REilp@u^DPE{mq*Dk$^l6nrYQ4(xi*H2gjBE_k+5x{!k6Lm$8={w)flt6Qhu^70@JqJawCL4bTzJeaYh zQ#6=gMpKS2h!g3m5r7)bksx(JexQ)?g#YP}2yi}WGRc8SqF_9bE-It%F|t@B7(xLZ znn2F9OfAw(RdtGU=XRELwY4F&M(n)GFyM-qVD!Z>puGqRvA4$kfTyL`%o3&1 z#xfkm!Maz-8X+SuKjo~j?0A$4;$z3CM#HAz1k;upVqza=(6==bv&l^oxXysP9hf6? z|L8y8WulNCA}6^>Q{>>$&`#_>sxL&GJO|8~aYOUcR>o7LL~+QJfe#uf@`BAI| zM8k43vxEV+{1fSV1_LS^W+AEnLW@fs8@o*yKvqKSH{IpHS<*`gt(ZdAt{-UFUw`Ar z(&28+)(5Zw%R-nBNDB$m!~WL-@et>Xhz;u@qeJkeO(6-9loCq}MFA3{e45TmK9v#4 zl?3xhQ?}u_&3=V(<3^3q$pD&CJ`*n|=E8Q5o5P)IL{I^JP~;U|7TC*-PMsqkX}xjv zR30YHVQ=98CIV5in9?=d->C-sMt4`2tNX*`=G_a&%`nuknnZJs{|{Y3oFKG>g9f8sc$EnyS`Q_0t z-LAI?5+v2;v}73!iQ77@C6VS(5)%>@*IWS$CLk27FOYnjU#N!lY}C@Ume?%{78y4I z6}si1TVy@l9w+Y9F?}z!Plmzn8+7Z@A^R`WVfXx*V?pidnMOAJ(0M*i{bV-|UPpxE zlMS$-A3I?F)ymvXaPGWBq@FouKKJg%h3(U8<#zI;T|z@afUe%ZWS;z?_j)f88~W(* z)CuaCUywYW-4)U!ezE(56#ztmjwEijwtblCET|H}wUS&jAe>VTHGU>6DWFuafG9z{ z0LKVGNGXA8=i+2%!JIC|SNQp`Q0vUA|%O~X3NoP;E`A1Jo_=`Iqb{4OlG47g&WIr+Lz47a1 z%wc&t+wB>BO}hlg0Rv;2i%1tyLIzG(Fq}40oeOvmOllK?C(aiNfZ-(dR&?7b}BUND$06xyKjI>zJSMcF_Jap9i z^cL(bN=67X3}LJ>#UzkbrrdU2iy)LhQ2`Z2Zz3%VmWHHwaeQSm)B3O!wV>Bw2%<}< zYk~s8;V?CgyO6{SSDAeWCfHM5Iwygq%cPj0_5&gBk{Z)GJ-|pEKrWNzob(cpa6hq- zi-=!IkDD+-!sq_|QTVQi&>d=kw7R4W6;X~w#80>vG0!4`M~fgI;$K*jlM96-82nv`{C@4)8?Zy`&w_A`7@mFn)nU7O) zM^V;php6m=vqvi{V;+SC@4ai4oDsvb3y@ySgk@jq=Zi47YxD(jgFrG(E$X?S|2Tho zJR3LP@3@$w6l|D^XvR(^8s3q!6m=VUDkO6{JM;8LAl;cUtZoR1Y*wh=dJ^>rx{~8- z&osAV?js1N5j0;b^q1$zl;bTBd`7%VNH<^0(wRsKk83pR1OG%`>yq9>oWP?zs(@@U zKc-U5D5`h5QVs9zsp{B~Dd~iO8~A*h_Zfj~amu+8lAcu2&({=h^Jzw@rGg#7hahPj zSM^$1u}Gz3i9l_m2qF@Ib8|v!4U%h-IA%4Wb^3~4W_d@Yq`fxP2G?))+J9d#nhQIj zvx_;XJC-iW5W141Q)n!awZiP$6WYi?N_3~3L8ZNVk#wNJLfLpud;IcnW}x%nFoY%r ztrfn4go`?;__7cbaYo|PewjE^zK}sw!5k}GiK+OFkA7E?-E*=??kVpA@BPIK!Cy_b zIewA&w@kVDEngu%zHgk@^IN||{I4ta^KMBU`rrD9B3Sfe$MxmwyrsOz=ehL*FAEuq z!!RBM^=S-L`3t=@BZbLHx=KQ_ltlzNV{;M%NjTGZIA-FTVUJ4{29moD5mTG=S(U?SHF8ktp!mXo%1^mm9iJGV zaU@xU%stvF6HsOhrFe{^ILjwpDy9&BGP&oI-w&%wMOvYo3Re{SjH_mZBPKRC=rBPg zxV{{9;y+}HAa^1ulVVa+ke7Vn5nzNOErMv3Y!$x7E^A=uH5xX}^fl0n@|vr*8{+4U zX0T^j^Twv_Chf#OF$$NOAT^kma3qPSvF^P^cOeU(Jc{hG*}bDvw|@(L)O?{qr?DKx zvnd?jLE!<>N)v+bGC+~Df{YHObxew4vNHli>!pi`$<#G$tg6JaNIHrme+j3IPS-{s z#)pnhlto@Qb%ibhA`tA9xsPxiJ&@YW#gKxX3b)#Zn~R6@`q?H9%9WeD2awYFu%(a`tZNMB#~u zo1q(oBZlFGg7~`m{JYtM;d6(juizi)_DO*?Q>8AakS zM{H7L!4fBqCotS9WycI^tSzkaPFNgo5zh>(CbcMFaiQ^SLZ?ZFAdj!ju!226okU>? zn<7kIe_vS}Q8btxxWgcM&3D=#AedX$C_G zqrvrrd+0Apf*ZmhXoKOgRU}!(5gQS?gC$iU8q$63D(q2+3q%fI(#q1~9cvpUN8sNe zHhpi=x=gkq?_G*@0Ac!rdjTj`BhLB6vq9lnV|~J5#qC^-qdKY9QC%94oKSAelDj~8 zPI!Oz&drFu85G*3!wzFImNK*x_OeJu_6gEHxCT#b@6(MA~P4wH(9eHc2>bAlOk;F=DBN+uAM^sJm z0ESsv56#MHrX3X(iz@<*Ftjw9XJE_IS&GZVxnK$FA3IBLDL;FNtmDgNR zH6~v{6y_q6JFRGGG=dfP97f~eAPi)|7pcwdU_y!XCKh_!_>mv{zJYbqai?T50F6LM ziWPk{CAbpYNrI0cITKm)C>kSF;Q&v@kd$u}r+*G8r8G|{#*s+76jzA1$P;O)^T{{i%~65$Psk{e&A_=NuJo2E7BzCY>Fxo_J9L~RKi94kwfl{ zDF*LLqiBuDQf5`kb;HS+f-5QuS@Wj=>W&Gp_trid%7~#N_jAw>en102B?ez6OOANK z7Z*xPBV-)pFUR;EKB=1ji|4?Aurq?0H7f>0gdqXzS$S2Flbj(zUrB17s8?;+Ve%T?6@K z1yQ-&%`dcaMl3S@V{NPfH**hRj|aD>OO7Hsno=B64csJiv^W&}H9m}tFHM6&1~rVd zmGjZ~HonQE5YV?cOvnRyEMp{u5t2B|cN%;9O+U*94O?+?SeFvAj7xsU7X6ZzgL=V= zMI(f@v?w{LgmxI$Abq5HV|q)?ET_rpmRrlXiKZd93iO(~u{ani*z2BBJiULl>!K>9;qsSBC>_mZsv&Axe?b&!nqp>&EOd1&5?z%! znQ$tJ3n2`LA+PX^=ub3PeR=yw#77>5@B(90b9o|vagHUvT2?_N^JWVj&u_HxsLKA+ z7ArT+QW1c_17t2T1Yn0C2=h5Lk$g$!9nK-R9~xYuE~^QxL75W-Y|+c=UUJeHmn=sO z@Npf|+m)+>95&jkI5E zzMjWrWoUA_!v7Q(+(E=MA9wygK&Vb)b_m(2O-QWh>Kd<62g}OOu9frSiw)w?C_$>G z8VkMW@AdMJLbbVa?dqACr>aB3I9VY+9RK#=PozF!mEGE{F7OC-FHG}xb5{Rk<~OIk zPitO8Q6%Fet7o^IFb! zOwbSHb?ZKnt}x)#&NQ!6tqtD;<2~Ii@0W8YKv!N(+DUMo)b$a`+R3}p%lVH3OWgOm z-p%T8-dVi*A)flC@MLrC!fti#$ultY)rY%!|I8v`s~^4nz-Iy0@B{;1=>eDqe2lpA z1hy((a*mmi*G=7J1VK>%YoWdw)q!abkApY~)J%a&Ss}(O1zTij0H?fSpz!Gs#={-5`5{0_5bzV*`@|99$q>o|*Sc7M@-s>!+!yZsP@`+RPI98MX z+DL;!K1^yzhVaR~Hi}~tdJGHDTHVdL9?jYL>MF}> zaURF}-f}_V0MJoHBNK*to9OC-Kx#-2=qyic5*fQtqK6DWnM{dz1)4&z5%o$_p`O7_ zfw1%)Ss*eWRuyOvGFbs7qQ4VkGj+Lfa@yoei|?IHr@aa93B96|$Oc>KVc-L3p2J-&XAKij zi%MG)0=_`qlj_ROiW4r(RTxMoZ#c9d+WVdDU;O_b#5oR^l((I)?z@}(nBO8M zb5^o}Wwkokgt8f$Le~N$7NnpALyE<(EK_I4K+r z`6$k1)TQJa2hEwu#$Uyn4DXXAU$|Q(iq-@AZ&J1-tDS45 zrWZFyM^v~Svh1uf?Y7i`?O7dDVVLrhB!(@P#9lYIN~?m{QNMWK;d?7>p6KRQBo0s` zc_ch14V)I&&=kTx!#sb#M!W-*|SM-;BK6@W^F8jTgg#3C#-lwsBg74U`9 zLU2y#e1=`(Nwf;Jlr0kgNF=PzRmj-oE37=IOY$1XGoayXMXVXJWdj;%6*DMK-wadt3B_W+e z8!$v6y`XTk;a5O~oOa|)Rj7^zh`QIBt{^~VBPJu5dWrEMf4Mdn@*AI3vG2-T^auDC zUTqG7EDMBUJZ^Hd^p?Sq#!GbazAXI4fAQ1r!Beg#J7 zUE<)|;t*SV1Mlu+>KtOz_q^RG-Aw6$KrzJN(rq}3IcOfo;`LOol32KN?Xgu>q2R>L zE)4}Gq8bsBpk}L#vsRUa*1`G0$q?ZlFZt3dZ(DY3i&j}oytGf`B`>6zT21|vRyt3_ zqt;eOnIeH^-<6-r)y;Y0VBKeezcl|y?b#udUy%FQyAw5q%m zH2;3E@+i)z*iIKlVa(1oPonWwd6%{mOYShnC)M;T;k~H^`5LC|OgD6+`t14(t3kR& zOh?0#3gA{s7@)@}2{{=_#75O3#RI2b9ZV=K2Uv4WpR!RK{$ZFlMpYCJ zaW0$P=jd@?a!{mpRu8A`0tn?!m#*Pr?16W7S63ezwCrMeb7|jX{-9oASXqyY^)BeFI(0W;&x>h{h;Tp69te z6T3Qt>-KpsNX?Iy&17uoDNhv2ofN6>Cr*Y1^P9g1|K?1(RJj{Wd&_kQe@H08Th>$0 zU=?2qI=fYesafJi;zndL(D?4a-Ebr81R4Fba4&ai)>Ezo8`a8e)Ue^Z2b~HaVZX6c z-HF2uR^cjY4Th^J{{|ra8|~Ed26$jZybSsu=P7l$_rJP#GQH}AUHn( zRo0NL@Aku(umSv+Cdalak1|{n1Ha2qcm4Qx-Vu6@=K_ zz>jW3Q_BOMq>!W8RAno!PzRZG_n0BBy&~MvsR-e0XTU=^eA$%C?qOtV9ILLdcf-yO z%3BCL5iX+q!NF;H-T-Ms@x;=s;$CO(Q-_R_6?csPrA1=l>$#|4{c-8ylg$pAi?lC^oFxo_ zq(32fX@g9wnSp13rsx)mFCo7dqr@sw${DfM_}}>j`yrKxINcfuDZ?zWxEx)%kpIWL-eLxxq2oojO?KmdKYC;kI2)BtP_Z?Sc}>kIphHncD-g+;D`;@i=yHb$3uprA zQT^CNGbCiN>80nMxE<{<^gRE5nOG@+Pbtf3=|8hBlC!ZqGYFAe0F@tZH# ze#?P5Xr7>*Rus234B#Go3T9pQ?(uP=J`!LlGJ3E91`5 zMr2-jYEV{TTrr_XhAx*0guN_Pek_(9*;KWBW?TfAP$}gZ2z&qpKS+MqAaspVR}6hWpDIKYB#Ebj|W@n z^`IZO+q0F-&z!!lCWCHeDtIC4r(dxi#@!8}=IX^wf3f>QaO{Pk|6=-dvXXAxvd=He zTY`o#*6DP!u|L^5!W)U~#wP+E*&iY1n>$Ojotc)C$7a-^s)o)cQOt2O<1M6dEKrKe z>W4n}eJ`lPyZeIyM8d{6x~uI5oaB5k7_btw1;*JOz-QTh!n`iE4+X)-W3+n-!@fJ9 zeOus5)9qk`j<49}?%Zb zFD)NhjyLaJd?tyJUK2}B+g^%JoK03Qp7?4u?Dh4FSugsHLCEGxEG-S*kRV-IXk-Ar zwQPqy=!-iVvq9F?SW<2t`MJGdv)=R$1~%$E+xBjz&$K=BmDI~@lYjc8-OygP8ET5j zN8kO@V7~2aeJH4atz?_?e&@@BdTI6v5^e1dE?ezwJso&o8ay403uYJ5C{8Ao2tOfl zq^46bA4D&1eKu;8xnZZrtM!ugC(b?6d3N>52Ob)1o{+I6*Kh>>|QT*eP-g-G`Z`S9s)Ane1gHwm2y=d!f&>j4<>U^8skI zfS}*%z z8uYapXLYfxc6w;Pyng%FdwapwGm(zZ1wkcKt_*3vB(SJPo@N^(0*E)Pz5#<0FM$X# zx9oHUel%(55=`2C0-zI9m4$zRX}*^-B20y+v9yqNm)e`tf*=Y~4YZ0zD+T+Lewb~a zW^Zs3$83ylZ`2?7^5D(UO126M16iJ01lB$-fUC=%Zl*#4Z?lrYL`!5x@s#DG^}YL8 zr*n{|3#Eq!Xj9+0Y(r?d;F;9BY_AhDydHthzKlIx`*oBZmM%*~Q@adCRWp82SKiqL z>RN24uO1X<5wL0f*(eowj#UMw$B-eYW004dkOqPhcv*EUIN_HDSHHV6C_gl~gpPa< z8{q}F;wXf?c2;8{w4B(hR{!01Z5>5)`O_D)q*zb&j!qJ z1|tnack2`-zGCOm&3?ucGPL~_=)7eq;4wzbp$M>Fm!=}ugxwdIkGK`^8amG~U>i?9 z5C>bITW&nx-qd~X$};i6jLgPpp83g-`v*vevt&*&LuOIxCUH=^dOtQ2w3QE5X(U@L zulk_#2zV6qbEmew;9{yprNW#*rMl&;M<9^sv-NYqt~SR9z|C;3J&O$cI+SO#{6m9- zZD)OXz!;7YP-D7#d3CmuSD79U4X7;_Mf_AW(k%Tje@H&?rNQw55BY55O}&C8TXP>8 zENuJ2;!=4174)58+hk-ZqUD9rIiJJk7#M|GUo4|8gPWJ`3NpJFT(lO`Wy=?$!B_Hs z2@}_Xp>pyL$@?XY77SMGG`mqhx;(%{FX-KZ(U3kGBiQLY@l8w}vV?|U?zDq~^axDs zi9r}IvlK|tbK^n6IWm^t9H<8PPHOVxr>Wm~-Sl^i-z|@^)FGsP0zKj>T!HYTPj!uOq}L9-%)$#^%ruz6m+NEbRJNnPKahx3P33I3$E z&||vvE=7)XV|`Gb$&!Z#xsSQ;5IFkK;3D(^!xhxs5#&g$AE%S{Uu$S+C&T9Xp#Cm) z#3swxrgk1hKIkcT#UUmraE5-0kLlvjnNy}&xZTt(l&V|Q1o{bA3EnLPd#)-1o>OyYV4@1Rx%5?QX|vn$kZJT>~U zl;Kt7D?RNj>vz4eK7o^TGkJ{n(c&RFGh47MVFT(;Sa4@I)SXWdWE(kKguZT#j&`0X z+|?bThPN0&?6C*AIp~)dh3=qyN3D*7it%+iTOO=Xrm^wNQ$hI(>U1yx_?@A*!$}pE zd$q~JEELK`jdK({_r8Wk5BIV+C#++cRoMzw)UgH zU8Ve!170{Uf9^j1wY7_XvnXFX{!O>}Jg)sq-#-52Y1=QzW2F46cm0FGoBnv;zCZZR zS3iS&zx18|)tiW!9XIX&rGZ7a9$l8s@ky`lJm@dySbf9CzdK6tO&zOZzT6;a_Hq0d z%hbaaE)HfNvWG=3`8D?Z?)(^EmvXVAvWGK^PeCLH0^M0X7DS&|%@`D*D7jAFRl`2B zn7wBp)rfY`Y0mTS_8z(hWc&sRi9!RG+E#eJusN%v@R(6o%rg2@tsV~seUIqR++6NtR&gB>%miz>zEbl zj5qYhlO$Q?oupv{s3=Cm5Xd!*mqbQsoc6}3;l#X^2}`}C! zQsk_%z=mwfAPT{O;0XI;E771@N@{lzcagx(2{PMiKu?c^5uw39%DX1qxm$TZ!4eSl zMo!?IWl?EcU5LyIXaV zBk;^D%9gUDEmkO%zuO3+Pu-=wJ>0uY4ZDwK*V4p?SHQyB3OmRmj*1n88G+W+gz;jK z1Q0~;7k;%8A-n-_?DaPAQU-9KuV-_S4wnX|gsCSefh8fyA%}n(}^z;Dfbxuv|2CsGuNSZZPwRaQ?6;7;XsaN@=yYI@VyC#k=D>C zO(0mvDy8xQGDm#v`+t7_AQfS)oh>9X5DJDGu~)5#iRa_A;9y4)?2gZbxCWgD`Vq}V zK#dk;!O0&NAQCZei7OVM^9oD2nJI1c%RrY1WR@QWPSPhVMutx(?0e#y)FmqyC@r>z z6X^}#umM{8j0p;~HB?L1^UVq}xf0P^*R)hh`jvwvA1W0_z=9dP>x8n%+% z%=)bJFs+*xTn3RqFjOWrU^lZI#u6t+yqVO>UTsD9xTrVV2%rD8zWwmix;&Lv zw)cjk7{Hw%8T2C8$NR-7U>;knGR7!%)pW&pOb)A#0u~{*)N;VMT!jSL(8zjPA#`bCb2%LZtK|o>IT6b36)Zz19W&om zjg%*5XdBjU8s5}u_Ba$~z}UUPDO!h!K>{qgBPS-D2A>N72_!k^a(^jyqWH$w?)&+v zif{99BaYnJprVFhhOr3&rxJFBBj_LjlAljNo63eOJ9K1LJMbW_HBg0*;!z=hpX1LC zT2TyX6DQ7U4L8;?7^p0XGHfh=QdaOR2q*1hU=i5Hl{hnK?*GC+MA|UxnXxGgeic8X zDJ=ohr-F!JG1qVPvEgN`QBjVmR#bgnSSg|$x{NCMTR2J3!OgHi8<~zp`jPx(3d|zg zayymaq-||6hbc^WysTII{s}BY$R)!d)tCnBPR_x19{!#Xxfyy)_7oJ(i3Am)^9-{) zJMb&W_sp?}pcy6{cPc+fD!~1;4r&NrGaF%Rz7%UUWaO=qJ=1+JNG@o!dnJi&pXk6- z8FqmcF(+)tC;iv4L#Q*2!7xT$U37)>-QWHF*T53i(V2nVkZZ1j7J!hVP{3{_7LzMl zx32_ybVcD6%M5CkkcH+tLYKDCZ-J>1Uox|L1N>faOS;cXHC#1`T&CGEjiATIy0l3E zaT#_O;Z2j2w?cN~!4H0Mz%0e3uZ{eEH>l*SRg1Fi1OrHkNOxH4;CZs@2UCF^1ORKy z<)&cIg_K4E%bp$JdB%{6;S^@uC=8rsZZQp}#3H~yVbEn8(@P-;=O>ZzXbP2yZL`qu z)FczokD@mpVU|xt;p2!xCObuGAnwwkV7+4DhbkcQ2yFr3q{|Mg6R@CEYTR5nNkr86 zU~1!k1o=_B%!$P5XY+~Ea?m00But}-8ImAjIH(~Mp?GmfXFBb-QD;H_I;Tx{fM!gQ zD!MaZXyrNZZ|Fs=gJcRY7wX6&5vOU5qJ%E8Qd1K4ryJHmI;oKPfl>G3I@CL95obb1 zDFYL09>a8`^_YCqB{KmZ{HK5Y6C%hmjZuW*>sM$akAroD&8c=OipBD%Zn4wB;ui*n z--s(D7#|FMpo`QN)S6GzW7=h0#=&tq114@f=G9^Eir8LcQffg6z1^a7K+`k`%ToG8 za(Zrw$$9(^tO9Q0(ac^<0*p5?FQ7EOudI^^s4map;4F|aM=>HA0*tS4nZfNch0tkq z!#teY&2B5hoUu;7ECeVPyIGlX73P4E>iFs|L8HI*&hO~2SRXtLOX5_TE!=>O(Awmj z2ki1NEHmx*`+Rqe7TK-LjhC4!F#y%mtJ&zsu*b=Qv+-El zl5aucsdJXgThz%iQ1bu_ikdX;glp*fNM1?9Ui6u`R`ze6zVGXO%`y>7ew$&7rLoTj zH$;YP=))0flpD8FOAKyY>4R8j;6CJHKgfjKaJQ;2rQzZB>N2rUAEX= zm-}_^HW935dm3b6q14%(2L;;Hf?5%o3i_r62%?5RZqvfc#7*XhTU^|%f^sgDf=gh7 z_Lkk&08tA>6Nh2?m44l&DhU>r?688X5ig-TuM`o3)JEFZ%XYhW=LDg}?;f1EcXIvN zbN5cHKf5|-!JOA71quXOC3v{lMokLYY&c)U$RZ1B!_x+aD$>lx`F!##Z~x^F2Frt~ z4+qOHII{52d?u(?U%LBxkic>@#=IPdUe%laPIb1N*Dv>rh-3=h;0=f*kEI2K8hey02~?cz^t!XJ zB*bX~?=Di)@I9~V+1Xn%=}%1FKG!}m>s>y$(;N7gFFv`VtlM3|fsO#hkf%KSAL3*kJhMt!(QH=jQD7WV5%lcW(22D~OE%h8}4VkaHf3 z=^oO2QMfG!P&!8(QFAQ8nEQ4%Fu3D5FwMn97jgVdR;nEAGaka+8=MA`j01&*=U3R*xhj5F0RPckF0MCYugA>BwRpbB>pR zX%FvKd7WFtCSmLwx070?jI&|O&$A>tdkz6t9rUiV!a0)+%2T^D9X;A6O4Ec^uylAS z*O5TIbdD9RhIuX4BstrAiFTs+pL}uxU*ga{Ew~kH6xGe?SOSQ$8Uf#R$@?#|;(NUh zwkz1DQ}fUkDKzgKh#*o#`@32~I3sSHj~QX;3HfB$oxefuOf17aLdY$39&zk>Z|Y~l zRF=Bw@jF6Uz+g%~9cW|__ex+mlt_q%ZW2Vl_x}3x{kOmH^uBAeN8TFza`#N~n-@RZ zemMK^|Ipri?w3xT`n#WP6RG@s4ic>NE9 zS-JCj|MuD9&hAgWd9(kk)$hLb`%hlH92}QF7lXS$`Tj?KN^U*){^HI*I5jV~{y|sn z{MmiQGjBZntseQvh2pk%-TCZ4z3+S9RXpy&@uxiP7mKG{xbu1a_vhZ%zSBG!dFN4I z89$?F>d)?zN4>P~Z1vB(_fl{+q>aVHKD~eTTV$^Fe~%G%h-Jiv7tEssF*(*5Cu}xG zq*fw60W1X5Fylo4OmTu8u@W&x=;8>G)UiIn@(rM81v--46Z_$IeA7DQ(f9P{^37-XfR+cT4(764;0k zNeoi@N=#_&HwGlO^0YHIh(U{y4O^&8rAJ+Yk=uJHiG{M#UcaR9zL|>rAFNG~ybmF= zIO#0Y)Wr+7uRj+&5Y6GLK9;CDB=yO8P;+40OI(`PCpXYqOvBUHMI;Y}PkjrCrR2jG~An|g2t5syTK4_hq&PBfxgv2BS_#gh%04IBON zXcXEKw>W$7BuWBt0}a{AZV3LR650?TfP~}FYUomGV-dpDs0#R9r3ZGxWn;^?-#x8L zxsTghtr&zd22wc0x`Wj~J-MBjHhO{+`H)qibuFXDeCt$z?+r>>VNRhx#npCNH}O6s zOk6u{X+RN+CsoP{_jsMr030g7X!er`I}uSvyNtGzOc;RWhWv?kw-$cAImAT)UpGEs zfw<(M3us~q%We@@rs>}m8Aw#)vkmuT)katnI+)uHdFoyONCT`56Dw_Pi_rmO$5?=L zXi-mR4qIqilnhwBF|-+vERSh2oMeVw7`V-iWo30pwi4w+Lt^=f$P*Hd;uTQT(CYvE z?lTDp&e4H&`)LD7!`KBIAE&EBz0r-_Ow~QV|4dL;-j=m)cGBKVT~*iNw%)9EF^umU z#DkJGTKW&1a$WKyFk*ec%%Dx+rE{q5#~AHqc#MGhzI`SMJ?PWYmTd|#%P5ex6s$CN zuw#m00%^oNODlTwUZ#rEy#Bv@Jbf($6O2V@%pK+^%T0oY>a6IXe~6d{ z2WtgwE`l?(f~NCMcvgQXB{xaA2+Tvc^%3Ua3j60hxF#Oh5yXSj@Cw|75oPN0FI6af zxRL7E!!c=@Lyn4G{)x}P$a58uj9OW*6A|w~{gLwU>sjF@v<3Tr-~xRdjC#i1a$zv4 zD@H=O6k(zu9jVMkj!{2ovQ?a*HcVy}hQKk%BI%~&s4AW$KUA5*%q*V#bKie9f%&?F zYGpa&x3dve0S$3v9RNQoRO4o548H|#K&FUMpgb&US~CIHqa?bDIV>QQ)p@rtgTQCF z&Me~~uP-;!Vmit{(zn zA~3D-==VHmA-@?T=8-%FJ6j9)k)H&?B7G~SsJKvb4F-ZKs$66)?SKMq;ju`gRiZsL1L^$i34}hDP=b1x}g9~cP)GGr53*$60RNTWy3t^71nADy5>g)ek zW=>&g3(mvCrT4PeN!XCGax>H-a6UxP0!Uh2jjFp<1)+%FrGtU(Byc!7(e6dLWc*d0 zk=Tay7kznf8d9V$2*f3K7ygA;Z~H4L3qdG7c~T&qPM^LzcbhmtfBv zQQ|ls_yGLPDx;<(C&jRLxIzBX^CsB)R>=XD2mGc0#r9|)6}Cd{ zY9<8p-1K%E38BgZ$q6Lq3k@c^L8PE9(E^}L!L((Ry+rT*gSu!!^b1s{1?UC(_G){! zL!qbyfTIfdiis|j(nIB{`GA3-!GL^b7{Wp=bO5p}lRwD$2HlWsHAYsk9C&~VAOgx# zhC_M*bk3t#79Gyi{_WrVnDC;3T*aUu)|$UD5b`ibnMuW8t}vy#3C&@8B2^!!DKdDp z4t?E+pq>Njl?&XDwiDujsG5>6BL9mz=U}$V;K)C|8kf1q*9YJJ#XRJsr5!X_+N&ud zPqsSi6!MX|i8~VbHdAf}1MnP1!9pWTR5UBE#P)*OitMG?X535a7BbSeK;-V7LyAaq zc}9whXR=V2U;nG?f+B)Mi=BYUf)<17Fr<77(2h*`f`FZhthvybr5&$aE=X}hJbNA!SLlNK;9q6N|erDtzWNFV!IZrQRcc9sR=2EL-O zPR%1%gNMv;8F4XY5X~$FDhsUhUi-x(#J90e8DHGGZP7f3VR#O?M^=1*rMB$jQH}Wd zrvjHjiyp z6Hg_jY}2zO+}cQ~*N-3;fgH7KVXilbhh}Y{6g(A7_yFZ_6!7jy(l)3PyE|nMG;IaI z3i9q#-JNc-{Im0K0f{8SHMHJB-8G*Lz?Xny!qQXGcKxKqN0!%~-xPFJ-|U~oTP5gl zuMMne+2QbPFg*OwU}ISSU?2gM`w1CsdRr|0-Hrl`ySKIb?oBJ9&BMbTqWBgtprlp| zQ?Nm%twc)CMV4D4=WT7?N_VPHy4zM~P?uFtqO68Jf$p%;Va0lhRnA;6Yeqwaz@2|2 zW^LDwbPvAAF)MN4cTo#wSe@+-K3~N{Ck5-C1S7{!?7l(kN5Pws8Vhme{$K39e{>wz zb>~@CXfbU?anOYpT<$P*)k6y|VHlcdV(2nLOI?K~-2`cggtQ*4$Lj!)ti>o9$C7S5*+Ig_a0X%n2vQlj#Ov4<_SDNXwI>&2G*B6dcou9Lu&g@noF|DJv6g)@MT7 zN>+PL&dh#pfwHa4?q>g3?_bjr(Ld_f`*GiW_kQoM?Rb4e#orBr!)63J{P?AuRV*Uvbkf=IW5+IUsr_!@f;RI*tdkwNirK%MtuN3Dyu zBGPB8cY5j;yivn@{^2)EJw|qty_ww|I>WOMsC(d&vpzJZaV!?6R&g#ST|itU#9cXb zSAfm}SV}*%u9@lS9D)SDfFv>1;!-d88$cbFuHo`hc@mAUanR{Cu0i&q)+k9-4M7|3 zg9$}i8cczBrBlvrd>SE35GO2ImdKto+>?z2;juC)gHN7<|7zNbH(GyEy-ip@vNqMq z=+th<7@U!)%(hOK*@dub;$!hlptuK~;hq<<<(3)3VSfOL+k{rQG-XptVL*1q;Nzy8 zAg>v?Y%-mxip1vtYQ!N8!Z!3AAuc1DViS~ zlI2!vFHcO&z_tsHCPU07El}@}gtI_?Fazo4rC?p8n`~Ljh~UO^UE`+8KuIQx!mo7+ zA19;1mcSl{QA$7uth`+P@E)V5nt_l1tlHB<@?)H!8wQXO6EqL5&2M}I(!1SgUJgGt zkBq2bsj>$62MX4Raj+Lh#a=+ElXFsUK*9&Oag8-w4E0yIsB5zUSn;R4-BDzeS3DUi1~4!J_FDPO zjL0Ta{2c2$Os8SrbMCu80$-OMM~)eI(5wb@ng5A>IGf_LotpCbRE{uaux;TXTsWgT z;!h1^WVps-gnau*8hZap4Kf#iV zk#uQ_ps{xJZ$5mhY{uOKb7}NW!_%(6 zc;vTGxUH7#`WV8+jg$_+pzE;+pEa|&;R#Xctm)|z^px36D@OwriYu$h#NA1i!< zbHOSFqpfqCTQ>dtK{z zU!gk01A6eBv%r8J^cxvTZ)p}dCpRz|kipO|b@c#JPxez%QDewwt;dxOxe}4YTtHf7 ztW3aQ9>^~lQa#sK2(l?Hss=alTo$~XEITgm6+OcVzGU9L719Ue38Toh?m2(x&0Jda znFPLq;L3Wyi<$SX=ULD9c@k8En=~t{jsP>Lsq`4xGGm0ENXrnlinWv> zljq5GZOA*e1X4zvHkz4SOUX2biTsdqzcKPXA*d8NbK}z8pBNC&*@quLUAXra4!Wek z74P2KY4Owj>&i_J*zftlUMyT~pW1cP#as6*?!7CO!soVo`Um`i3lHBv%gKZLy07jR zb}zkW*ZX#9wzzbk^MjXmiibY-2It_n*y2;X>mB^Uq3_`Bd*G3g@8altVE1vs|BZX_ zTfXnL`^MJpdKKSn>~1%I(A$?5se{o{5Lzd2zL-iUl(fK zedR`r?{fC;OG6rE`8Ze@c~HIL3dec5Wy6chI6uDO#Rg{-%8}e6k=x6wd8Km5E-TUK zf*8jd4bx&{^0+6?pyxz2aoqE?lUP^~A}=vD9t;3E_#gNRo)(*j0TbYJbmegF*}hJQ z{za!&c6^I;%=I!8Kzqhnq=#@QX*53zOQdg{RD@7kHu9CEN5pgO%RhUIF=-kh_#V2F z;tCgW)wS}X&2VT%=z&ipTGzq_7>5vigIs$df%{0(07sM-lpEMql<{U?OJZ zLmut4Q3oj*VJt|CWSR41nF->vMLlp8ZY}XZP-R(qS;Ac0^Y@;97diu!Aj5Cld!_wi zZv)7~InQ3L&xQP4F)lfbi7#3i&l1-fb_~}Rltpvh=v7dXVaurFCuy zJYU>|o3a-ax063|F8wUteb?mw;x7CkJr)pK9w;xh`&JNwOs#Y=E^f&u-qCOj<4^u# z4=a;3*1#MbmQ`ckUzqc*W4=E@A+h!6lAS z<(~{450`GsfQe2b=d0L^Sj>-&3;+N^t>S1ZH*tkMa9F+}{JCMd=xfYZR8^1w^y8Qu z0Nk%6r^`iyW%e>YMaEbt3rcB|F3?4p2bmma%bq1w4H>Ep1oz#c@Z|=Xf8(#HM9&^u z&@i9qhCII*L22(BUPV*doFY$EH@kiF40d~{^7Yq#S>k?i-s`i`EN|WY%{Lcwbn`5F zBlEg@7HB=U_ZbFG5d(yrWN+cDwtIGQA!kcR7XfD&Zk`9vV44GIaB)Ixey>$UKVs`= zM&4W;LewZ;fTl$^I4sYAcGzaU}pE0BZ#U!1yid8l}T-0+9;`Y+4k|9Mzn=S$yX#2FRT zUZ0XdGejcg<@4|6eBZnsjwW(s_i+4u*0y^ekra9Pl4k049^X#B{GV=-!`X4`<^~}` z3Y#{6MDgMy8&5Xq!T7g0G2<8BI2;#SFZa{Cx97WDgH$VcGKWQW+<9)L`DU0lQzK&G;O+ zAeU)e7BF}8P+0^!n5+LQ-5gGxEjF^M-2c!K*_uw7!PzzBt}fUAlYO_k$_MWebhQ3bfh0{ zsBwtKeB$fvfTaFJHxOTdxrvME0-oV0EwL)|1v3bi5`4lVzZc>tS*m@<{v$ePgZ^v$ zKe|PRsxeG`3=;yKhRR&f8XKY75sSa8F`4XRrY1cF3>vrzIA@LjuHivr=NcTp;%_@p z2YMdut!YnrfJ8NtVHMCpSl_c5l9QW-DDW<#;W<#TPEulp6VpJQFcf#$9nN&O% zI(_Ai136vOp5^R+=i>}xqQ#Fud?{TO;XmP-&8ztH7c#rdODv)+(;b$Xxj~68i3{6( zT!AKBz+tg2W0&J3%q(`dF3+|iLna1?Ocyz`jFRFG`2^0;e_0Fs$p3s{q}|MnM$5)8 ztYq?o_^S%PLY!u%H0MGY2&RnQLEk7uRynZC(dc3VHxSrQTpNVQdBp=#DGKoup8^FZng zvoH6JWw0edm&-geT_J!#hRKzs#aEi_i{Gi-9!@3=p~KiMLwE~H9Trt$9AwiUFn^?VsxIEUJ1k@CbgaG>(oDe4mw zODHs8`pm}3+TaqohrEiB?~v41Nc(sca3idkGTS56*CK@} zFtgfK`B5G7N*(G0Ex^=jnZ|Y1fZ}045GP7(fDm#Pt6P$CjJzPe{v6qp_U~=>H z0-!@YaWK|9L<+dxHhcwQV+ntb?32TDwfD;4gY z(g599so)PU?hQUPji*4YRUf|VVS8jCNYM_r4y649#GN4xXu`4p!2%Btz5^fnj-&?j z$`}Ft7P;Ya$vGC!Ys`R>NX(PS4qIIGG4L5r!dS3iV%;Gd(r|gzA>1LLnZ!Ebza!?5 zzNdPGF^iqO(l989xg^QRFqPWG3q467mnGf-cd=2)@xbOj#IJMqI5zvW1|b>i+~knz z4RJ#hcGM z0TUDPl#CNh1t4f2!oEDVRLrK^Gcd*^bd@Xer&{gLVp&v#q&lpZyXSr z;H298P_{^8cKnq?jo6#_w(@_WULwsDX%)qD$#vzZYPR?j4Kj+U5z830@G59L!M>X4;<=Um3})l8cdsA3cvhQp zI-Y6O&S9kDOJRNQRho+$absz-A#oiw&~)tZTD%sKE5tr;NYM&e1b9ct_KVrSU!f$x z04+6wjQmJzlmuYAlXcEa;g(}b%CVl}85)!IHH{VX>v_K-p!`RQ02)_ZON-buZq5dT zK|4Xv!Ya+iF7Zo48n!-Z{xV^6HJEnmc)=-{fTg_1_hpI+1tx$oUV>>LB>60^e468u zfC|0=(_-CvCTonD#xy@N5ERikSY(QW%`>>^7|<$cFcvv7-#Ka(wkOUYl&g^22Hd>3 zyHdE1iSe6w5k_}jYu=uFZ2iaKLfSZ5680mQqbufjJYrBoVCP~YE&^r5Ie`=UWTNUR zSg0%JWBDJgO%{a+KXM(H^+xy!5!_(v4Sv*YmjZ|`ZL&{bu_%I$q;A`^QR zO{Ajr8~V4WyS)$_q@%32o&GVlYTdk0 zm0h%;Cek!A*+s9w-epwTq>H2cCf}fqg6f14cVC$nS7iQ5>{mfp7|1XBHm(ok9p)Sv zAc%^#p!Ky`LKy)G z;Brg!${iS7lWH=M_P{CyWf^>ki9Bn#OHU$b68q&raa=M*w?!i2O8uy~{7+h|%2|UU zn{02^6t+70qy#IZ*g0B?acAOTV4=w$spb&Xm49{UM~wKY6q|)QGg5}tO6((aAFDZ} z=uxzuW00Lm2g73inonqP1iWdyH!!pd=D<0HL7lT{)DE-AFc)@xVI^X_M+S{8aexRQ z7;N{Ga+Q*zzGdEI6KVO?c;Lo?ec9c?YZ&53cMb7cY}(VM!m|CD%HPO*^}pvu!mMA; z-`V&w8Md4s$bI$Hu1Wj{E%=3Ld*x=ztimS#1`9q{e=ld&XLil_xBZRh-OSH*W~9ip z_3jaQ=x$oCUEBR<)J+rq4b$--@5*Ob0{;jdTjZiw;z*DJ*npPDIr1txbJJa%8< zY~Xp~X7HM~d-1r~;lEy3{NMaH({8jFQ6d8~_eTEYvGGjeu4Bs(YSbQUuqmlxm-C;gxSVw$Qm)~=?U&C&JccYlUW16A#Y$A9EH5QBnqx?USDTA& zUQ>K;nu*>u!@DJyheZ6!{dezEe`f5?2sN}thWUA&gwAmJq&L$RAt?oE1HnNwqg}3t zRS0ImHX;F*turZ88OXI#z5q>NuIFGr#u`ObfTAom@;1NHeQ6kD6|iHq$X)0TQz@d zBfpmPIRi_mE4!q-pxH6qwYmXeAh6Q?Li>rzZtA`C)x$fs5#mx~khXQJYTH}YW~l?A z43}}Kqcs^@ff2Zpl?LrkOoWgWSPqX?J*EM28{-NA1~h$^dO#{NR(}M z)~@(Zu`%Plg;e1|jQH@4JMV+}lJ)=&0=I*>_Ia~TWY3~7-kA7U4o-`09q(I{6!B4R z9jG6yuR3H_AgYOsrP3UX#W?TkKG<8h!zz#=HfM5~*RZhs%qu8CR|b!LBQrMm+SdB^4h~#PWxIsK#V<#TT58 z&gYZi(x?Q>bZOb(gID~MjTX8g%SqEkmTez}N#P(UZDI>&h}ExHlYS*f9SY)c(PR+? zAp03WVb-K`(1Xm0K!H4IQf(uORraY+H`>$R8Gn)I1|70g#0<8vGSaytF@66y(M5qG zGrm$y{|d?wdJR$JIZ;f}D@c~C5;hcVlfBdlLKR0>Cj^FiiQa5h{Mt+5Ie+kT^#poT zP!iIpvU;8vy6GhJtZYDpSSKiIdOWB7jQ(|v1h)(WIR`eWna$WbFiy5q31B3~VQekL zSNd$$kI33GU{5m&V=r&N^QR9`sv|_T3=boz%4^{G{FL*Pemb%ZFiryx5=&Phr&4Cj z!~%KJYLwm`G)w%%uQ(@RR*n6`M<~<>eE@hkZ5B}eETb?14~x%OG;`njO3(x39YUt;B<&w;6j7jp8D zOlIKF51a0%NyOo84*LM1@%ZetiEH#bqBk2$r3|82tFTW)vRYm_q2wsQmCMB<0G!oJqct7)xSd6HKqySZH33kV2Y!h%=7Alzj6IfRL&+&H6n>jEI^X`|I%l(UEFqe}d$+1+Q<{i?c5b!di}2c#iw>OA z9wQts6H=}i77>M6#|#_;+cw~1*oORr6(kcksdyBsOwBvZ9XBOF$Bf(gALSX84iGCi zN8moh*a#9Eo1;5`xpwTNC2W5W063QLe*l9ST@>%kQwX% zy?rx@la5g707sp4vIXC)9688Jk988IZr5bkjfVfRBXZ( zxd;0m9aV6hC@Kb>lf)K+Y%!{m7vK5^SKsxocvx=Zjm)+?7tSTEj+sv7oR)Gw=v%Wx z!+V9aQggKICTy@ObX8P>0u2>zRn~h^4%(Q1xJci5GY>D@vA-={KDbXd|M6?0y zkP>yMXel@65B)XVJw>D=u@aFKwo$)v`fP5sTn`Nf^M;R(XwOBO&5m^O&@N9B$adV3i<9xTTT+~21Bn!iKfm#eLVYJ5!KlCehR;0)?T6%Dz3h`VEiPa)ugorLQ2WLpeYLKVG z1-7c;V5{VWtJTp~U55{b%?tHi_bAy5$LkPW&!ZvCR2Q_2Im*D`r%TJqgR?VEyz`6e1B2Oo!t-0s)VV4yo?$o_$z7#4h9Oo>S|N9KrDuEq1q?Wd z>#0yfMq3e?*`G2*T~+|Cqgmp+ifrt04g#G#lNVf>v1;>IL2`yxR6XE1tNxAOers+J z(KYCg*E>;(M!Mnsc`F0mmKWRvNKWC}ir=Si8k#L$*Us1RfDP%Sf>s&lxv9CZU^}EG zVBv{u$FH7i7ZtXgZAz5?U!*>O{24H`=SdHfCeO_0=AS_Hb&;A?A7Y_ar4BG z;~c2hyvD>bxi)QmV#EpWjp#5$pb zOuh3CnFfZin8XUmZc>>6+;)J3mq@YXUA>)d1FM+}WEbjHt|eA>pk4cW`99~K*-K~s z((^xf_@lwz-_vR3YVN0xI2*Pm>H8zqMZH>$uP2ocWM`x8{Y1q8lpjPc83ws!ALtI1 z9cX}JSe_m)vNoOkwo|WJ2da(LBjE{q^yR4UsRMgS6^pp?5?{uy>tvlT%3hvQ`|872 ztAV?2cZiB%$9dXmkjboe-no`|h)45jBmQR6_X3dUkyNK6&q-*1e2? zwH^!tsU2;n4v+15?Ot7B2OxFRl)rB={Y~fPY+lcFc=)&f^yTJjdyf$M@EzvjtF7-K z)xIEq8`*m&Nb2>aBgB|3Z4QYM)+R-hjtRT5_+StnVoGK&fsm+!;Dxg%DMWjEhv-V@ z-tA|6W$mkuEkq#g%D*cBcN@rhhm0Lb6n025^An{;(iVWL9+3+?gkR;rT zfJ5VB7D=wKEEbnF;!o|CIPU*~(HjNoQt`JP=i{T2gR7-(1ZVCE?};9`?dWIJn06slGk9!8f3T9Z zuW4<5{;#Xm+R#kv3$KhNXR5CrIWlIw@O)oMWZholuKhK$byt1N4qt8EzRzh>4q}q7 z*xs`Kv_(>{ib2d^IC(t;LabqGXjJqs7WYNSTGo?xbSD2bl@pqz2*6rXMJ;52;~uq; zE3XV)PbqS|e#rRvKYxhSV@V3?2f8=@@bJs&^=} zc8;7FiNlNgTix}FJ^JF#LZVwI`y*;6_QDr;o;d5#~X(lQSVSA{`7|y;4pw#wR4LL*Yxc^WkH;k);+(S{&==h z@d=wbxxrs!s+AFvb8o7x zQ!SsAPL)%w=MpPCfwTUG;;3YT!{0)n<6>rrl`C>I3Qo)pbSV(oO`z4Y`f@QN4IsHC zBoqL{+JL)GupSfo@lW4R@-X(JeXO-TMa7EAujb}ELeeK?so6UIXuaHeZ}ncp&Ety9 zZfKuG!1<|Fj6Oi=B?qwvGfDxGB3N)w2CmiBg0`}zQu9<-4^~U30Q0Tq4;^7wkU&h% zLc@`<#sb1{v%_E*;^e%elIt3N0&|{+~+@? z9zuI*^ct8ZnfqiyM#jiG$j-#hTv<8YcDEhw^6gpY+NW-7ZBJPl;B&oex9@MgC)KU+ zxV5uw6l1i?Xkha3Xfrzba-xYlGzG~7T82Hfc6hFaPSGyxR=DJ}Gf1=rS>K<55CPbi z>7HC8gUdv*Wl(+&o00-{$~1c*YlQ=oh%N+zd8#-MX;5r*7=W^+XWKjf?tvfGB6*x@ zkt+KBlM*>~6aicWIti7d-&nt8K#Qs|tbV%n zFogHFjMnKTzf~1nXYkfF#4lJ|$oLcKO=@OwY27tyI=3dp6HaBU3|*$8qQJpOdQ>=uSBOvnnD;r^VV8fTH4$p-w72qT(e32 z4D{3Rgg0p&U5IMsaFlShyC(eR2DIS8cgKzDfnaP;%o6jPzou%pB6{k8XE3J1ZT%*p z>Y*{IAY92?CcY*3vTRkmBUWu)J~y|0F-P=N&|Hg9vx$p5u&7S8v$4{O_u-)Z7ysc_ zq(-N19sQj1qo-OV8N<3;Y9X3BhSx|~RKj8QdOQF+kb)buI4-i2F<Op-RZ6qS~icNuA7=r!t-5Ol;cpQsrx-?kdgZE7B zyZ1?+uK9<~IA0^LSN)h|^!ghK$VemhXUo(|mNycSk%DZo$nEv-7kBfBg>vQoU-XM) zU>`Um8OVNT@%y>UUdtAN&20zj@K`7P-r$ z*z(_&fNZyoKajQTGkd86{rXi;?WRh5DwG^)yUETz>`Be#KcDx0s>qS{2al6o?XTZ; zCNsz=fiw+?^cubK9=qY@kjusZn;H}&lBA{*T!i^R#b&vHR;a!b>08!yYdJBF*4cv$ z|7cc_x@fNA(1Gj>;TCblOTI;1r%RyknDP=a$Kjtdj);vEWEv4C5tBg?d$O~Xrg#43 z(>&FPaqE>MO};SoqDB=j(lwa7pJQFm3!EJ)+kHVFt`(tAz5X3-4puGSI3zFO5tK$E z?523h1AgWoy}6}T?MjZ?p~$KNvAO4~cp@+PYMg~F;(Bd9p*shG5DDQig@%zFy{9KS zmL9{K(DB19fN4D+1?}T{rsej>{kdrLW0J2DcL@6FA>2tuU-lI;f^7TbcEAWaz%Pt+ z&qgDPfy;ofB&r%k?GF4%+>!MP(gxfRf~buZ1eQ*t$B!aUQp4z`-DlK*~7on%fx zwnR;11!6sbHCV2O|HcYS3U-h}%ct9T-_b_U0S0Anm}gk%Q+kCyOL>QNZw8zPYq_m% z{L??2n{o$a&vP=EL8|MXDjl~v6?_Dv^1&R#1!IX&!MtdFIOpCj8ei2ZDRE_iml*b3 z=%z^Yq`JtgjQT)$uL6<5RMa(%NxFk?0E(PCK;2?>Rh(f_#N&h*ObpGY(JBnPz-_m< z7OICh#LVJsMpym#7HW?T`=zthcRiM!G#}3yF}viPyb{zF!sBV*bHg%$bYXyUSnuYwVLr0BXtPXzC2}hmV0td4sbcqX;fm2{Ci>64@#fGXr>yS6f zibKJFJbgYe;)N6p3JtoMKa?7^XmbMeMF~i!&M^JzM=;rHEKv3El_cAfmeOBp>rV1= zqQCtR{876js=t)Yg=0yWvFMx?g=-Poy{!9GatI}s+}0X%4FCtw z6rR6*1hp&9sBans{kwR@HBvGV2JXu*ANps*SNCo`OLDKIW4AW!;R(ONFp;f9s|E;k zM+`8!k@2FsGwu~=$NDg}1B|0NRJFR_X{2^G(|#dadbFBT%A$@@PZDZLE^DwC1@hL; zlb4eDWRc)hY*Q;XnkgP-uGjZanj5jFA4uW>Ra;1KKYJLx)2yBM?`q@UMMEKrHm3nP^?-qL1?Mp5Hqt#aul<@GuNS*wS z6U^fKRU0akbO?#XM1^m=%3PVqF8Ss@Kc?05`5+0hQPHO;!Wk()^{BX~6{6oADCOhm zn3SSSM|>Lvw6=lOsE4J8CHC;SpriUzuGV24m+IuxILNMz=+Vu3{D@yBUs(G|^h9#k zwXY>F>22SMYM=4^Yw6m#^yTad)p2-E&s#Y?c3_K)2d)ycnAs{cT#4=*L9F4*MWStE(;Gy`U zA-y^=Y?iccIhIWE9i(StK*lMXixhY@m&nj#tUf!9ZH2NwG)vR4xWw|MkhpRwmSfpQ zv=1}r&%Nuz!7$jLTcz}H^(r@4Sh_|md&Q$6aIfdu%4otIY`ZgXtQ@m}cGD}89W2cf z<-JMpUh!qf8E5MW0D?ejsq>Rf)=j@Huxy|qKNG0dYH)XVC%C4qw$zLuMC7@k>zAfI z?@mjQk|6=754N#J!MMt9Ub@G3-th-NhCOo3V=(-WRLg$1!XG#hoB%g0{*W&N$3>As znHL(9F~=|u%^#SL3(qGxA1%VtWf*V>b2*VoWe0$w@m&Hiy(j@1uvClu)?{}ok8a+s z0q+!0s{1h#U$rx20&Gw0=K!b89EsuDg}Xl!hdb50v*v|c7mkM|`&4^wdtcoK;?;vW zBkz(M5U$KnX-uQEYn4D~Xoi~@gZY3=FWdN>7BvK;GWgwLKV-6KICgN}?89Y1e8f+# zVex3orI?e6yqE{{7!;B*sNmm#hz+so8n_wV#ZHL{2Cn0p9HWO_ z#3H)K)XEa^yXFE9h-fXHyrpNi4dck2Z!O6TXqHh+;c8$vTkv6?t>el?05*75&y!Y4 zQ{+5Dp;##1`35b(k9pW!F`SBboq?LsJDQF!G>*!UC+TrA(G3|C)g2J6j{Hs_zk`cf zj5w6@LIEVtiZa@x<@P1#r7w})g*;V&`SRqLof?wVa4qZ$@~Ow2XaJ&zi*N_`O|i$w zsj^lf7KISP2uP|chLWUVyHGA$6OT9DE6h9REnxtl`F#~Jp|0hAsx?@iiA~rCo9QHD zY_O2kk;5-;Rb#W~9dKHp;|Hp^4c*o%ER#@%rYIJ)=hEeFSeE)mY~gGHGQuW2h}IZ^ zQ7|Wltie-_6f29ovuhy5DB(;7XJR-=5GcU$MR8&H;3h>rf!GQL^Mw01+UamPipWCq zLwT~CB%>g16mmYlp#CCfvGQb< z2$K>5fUUyKbz*e~m>kLWw$;Y_8<8eXZh_Fc@RE?~&O((jRBz1u$=^4h%KXqUp0lf^ z6BU=gp{-hSGhVb1CZ{Z@$;bd9+(ZNeAW-y3v1vHMR+wby0{KlfNiCu1Ofpr5nyv$5 zH(y~&*wa103$jU_%4N0D!U4mbPZ&BySLnA5{UOA$PsEnLV(;Y(2kC+kXHp+DjQ+6Yobn8H5z>tc#`gU&i+Fg6fc zHPRIseji9ANhH1^7TZpgGXwCZfOHmY?TrB2Ll!4y=Oyy3bXc!#Ccs?$X{qx&Qv#s#>VSMOGi&Wm>j4&Ur6wT7o!9` zXCKys10?Fhs`8{?yN+O&;iHI=CByE7*>edoM%y}_$yKegIgZZ-OxZPY_4V)+@8Tbh z;HNGJm;F9GTH`dXmNsoN!(pcIDKIvhPkL)ZqwT9fR!bLjjmjv_*wfAuCK63WD>8oJ z%MPk}$r<;%dsc4$h+huyBcOOv^;zdD`5g^s#ZDUz-inK<_!~o#>Gfp2HS0Lh+3fM_ zFWvo@$@7=@t|!-$@r%t@vtaVh_JxTC-kXQZtuL;R6u?-92PU8cfaZ!<_+sLZ4wPwW zr@`?C0HbFO;~Tp4tYhIRuGrkPwJ!iO+ydS0jUR>$PGTMy$0eQKiDUcCJaOVN+&vT+ z`|yK}A4n;`8^|q5C%1wRbN6zvrl@Z1Mc0_Ceq9P(7pIS{58)2K{!Z#7Q&Ia_|I>2T zJPGP92cvrqI4j{a1r1joh<@WAC0DWYEJUaB?KR+49OmDnaqFzi?R=?zLMe9SVT+`2 z_7mIqW?k15s_sV4ekwaNwWDVHt%rhRv-A#`XEeHsgZX?;F5&KZe-umW7M6!Ce~e^s z?YEAMWGH|^ZQjeoxjdILvt0^dNB)viPa@prg2R%wZsdV%=~-y9+aEuC#o7EjN+khx zRlIZUV>`}ZsVKR;H0w}>dnkQ?G;|+TIK4{Vx_>#^c;d42>9;GVy)ya`HDE69EoEnu z-&}m~)%5|ey)i4bb877xH>$X%v;+kFG8H(a5bXCd#4*g`ku#G6B*0t|Pp+i{c(G2J zl##cFXY)W%h8~>dT7r2+nPl!0yft%doXwr)Ch82hAIKJXHSsvzK5*=H7+!54<1^KK zNg}r-e?fdH?Rvl&&bi>fuRy^#x(GbM=1ud3~5~oV@vKX`HH-ytfKZg;4dqf%R7>$j>(HI`e1!=JwxN} zdyGgtLP5!A{1Ng9+RZjD^Ny5M?o6}=JreF5c}|71xdaC=-xveHc^N7)FG0&}VJRg{1{hzCip7CLlCI9c)@a3R z_^7XWcpZ)4z)N?)W|X3evZrK5Xa&ohyo@jlZZGj3#W-6ea71W|ctkPIP?j)&U{VH} z7++SEL#;!LvL5t3d$OJG{EzFm+^dh5*nF>PWORzqfUge>mO!^D1`g<5yRLVQ1`yr2 zY?Rmvc>eDHuMcvs!O;;8@dHq*C&P~PvB;{B${x(qjR1eTbx#6LGnXPC2`)*AfTn0a z*oYWL6c4BtRwvX9=?Ot!nk_YfKqy3V*$LxyH-4cjqJ1gC48sM zxH!w$V|>MK3q{BPv)?g$9AN~({$zX+t$oeFqZBf_W^6IZ_(qWqj+U_3u#q#gCUy)& zW@vat;WNL2Bu{}ENwvwA!>~Gy2)^rEa_fxc!-%f(ub|#A`s=&?_*Ax(Tg%&AIH|3c zhNs+*3;0q{ze&Eg=DiAMK!l(~GG?mTuT1WNxX2x4F&L09UNneqkaY99?k^yTAj;HZ zq)N#QsG3;o;0_3I)iGVd2r3Z}8)_5q2g+|XGm`WpPd@24*+*LpEx;8pXp{VRF$HLZ zSr|Lw+Vj7?Ek0NOqHj(0Rjbz!{J&NCqB@qHr#gyhcrKN>M7?f;wv%jCWa`Q=iQ;Y8 zp>6bo1fd)y-3r-Fkf!VciFb4Z`fUt8G4h1=MiQh?=Qv;<#m@cZ#Gsr!!`D}=KySbs z^QOy_7LN+Y_H3~nar+qe7gl{g$^tA|can>JnjIXw^?U?Bet0xXKHb_o`PD7wgcr9z z=U6XfKkYYP%oqZp5w~&oa_rVW~y+RM+Lwy9&;PMX;w3{2t?+I)$Urv zIldC-d?Z;(4fsi&huIz8IznA;&KQA`@tGh1nKUkvrEkm4t zHh-g`zH{O% zDf-@U*&A~E{XmAkn>DykDMsZ#oKkY#sfW&{-`(DR?A^bFSD`ixq*-3BiCT#r6NM#% zIwY=MUI7YR4y2GF)r%t0*wq#IXlqUrvm$RG3B^BBLV{_yC{x9Mu-6h|I9~SXKCmFI zQq(LCE7P?WSZ#c?e)@g6%kzpCgpF!Y;&WV%B!Y$KzDOGr(_|yAaN+K2 z&@4_BeA$&lH(zcQ-D>O8-yM5vj=YpLOQRb$v_laF<=_!Il_r`_WE~3`-?kB2#lIzF z&z96yG*CPmX-yY*6bO-s@whK_!aVv$x?>Ig1Ph~fE?$uU$KH5bQe>yR6UFCx&-uVz z*EMbm0U8tuPqi;0vT&k0CA|tng3Jwev;_=3stGLLZcocQ#X%FOA!?rl0YiYAeKhU=N6 z%ydzM(NL~|jt=GIq>xgr8-6B8yo25O`LkA{5wtehaDEaKsdevG?Cg7<-@!DpC7 zD^ig-DY`iL+HNVcpQ7Y8^3z5gcl~UZ!lCcjzn%N5;(Iu!6-A*LB4Ct0J~X2!ESuDp z&{AQ;pdiGub}r0r{kP8?7OsOeldyy0)v@e#$&&O``EnwUtmpfCzdac1ay?_3`A4$gpVt1`}Jih;;&vpwo z3w`?-C+uN=L?sha5nKB%G0L@DNCxnCai8Koz~I2*^DSrjn7wc|Vc)Ht3og~s2Casp z57gsY9@Z6p_3j$@@&SwqOv_keHo*5G#@J-@N0%Klfz!L*ONmFQCYZ^>`SSQStew^~hzxmk`&XWR&NM{*}$zOE`ERJL0=< zsgER{M`VYG>BXO4>fI6gjT2ylsrKfRS}RwLwi^2fOFgfaY{O3Ci+*kGbIxbe`e%Kw z4^v4;lEVQ~?Z|-No(=4=etpb)P_wcEdkx394g0RP>nWYA9ZBn-o=KAj5*0-UfJ41Jw>8>I8<4|iFQFHsxKUyEJW+$!0)r9JEnznHCQ^zFTjcS$+=$t)( z6-YA70SFpPmmB)la!b3WVmVMxS`oLBfRQdm4c#VJiY3hMy-<{($yD zx?+|#vtq$tWy_0^Vl|A%477U>Id3{p)&M=(nziH7JHGp4fQOy>o7^>)SQXvF!T<|& z&DzE{1$NG2M0qgduoR0$K|f50u}k6AV{8wMqDYq!1(P|AN0DfC)qmVCL9lVTi#c%W zg1@iLEF^fIV&0@QH|dOIhw!;a+i`PE?PZP|&Z5hGtQnFx=`_30=Dzpkcm4b~-@H|A z#T`qQv0~2#XP4c4)rVuVe@D90%Jux?xJHw4O7g9qEKL()LNLTFPK-Yr5AwfRk}tb4?8nBBWz%rO|gURz2lFd(Uh{K2l(UJR!j}cvgfZX?#-K0cZp{-S$4ud%& z(l|f)U!Sbq#uy>tobbfT!5nqalR%H@AC1>-9~~i*FIW`gl7os6z#cs|8Be3#oYVtb z)fciy>KE(e2Tm*`cDNJsE7R=`px2`#F_G?u!*t5~8IgQzg6k?c2 zGb3VYOoQ2Hqve10&!1z!m%cZqAr7Ti z7|m*n8{+HNvqxJcW2^qX9BVO)NsJfi6h7bnrUbL0J7+PQteqW1SI}7QyZzBv#t@B& zXV0?c@DUt$faVwo&3@3BTYK8SRXQYR*gHZpsF-YRE;ll`Afr7S_1KDHO)8u^k6oZ+ zmGbjf>ZmU4=!ke#D*JHxDxaBIAN8P2UjgxBOMngLbO0*kR1pB4_Nf_a_UfFlEh2*q zCWmf(<7ghD>InVVb;KJavrLB9V2}*q6|u?Gk%fj|!hO}&gj89`I>sD&ond_WOI=nfO$7lD z<3d{GUUV6mj0aL%x&Z;fh~yDr8r3UVquQ*~dL!f)+u0#CTFzjxWL7a5wEc4kIvk;O zw1`H#aCEj0)Pa9j1*UB5jzE4&t+ z(4>2Mt1k0}MTSXhM>3$1>nV?wA4PL5qYVQ$j+Hn{D(6b6#p7{j$RIebV&u9W@UiJ* z>PyOqx3)$_>3LxPem1&EO0Eo5RtAuP7f$26Uw8*Yn!_WE)Z3^A#wU)H^~tdAAzV7g zFV_==4ZcBzo8w7DA~m*y`N?Eur)LFr>(5? z(92QswYIfV9j#|qsy)x}w`=FBAx`nVp&QkzZ!3xjO!%Xl;~kQlQNyPjy`nX;2(I8D z;{HAnQzqB`$*BKrvBhWIZ6c`}oxZX`?WxN>a>Xa-$wovuQ|HOxn7>|KPVBP?Fl!@N zDs*aghJ$t%J?Xn&&7;jnfmCgluP7nePmDbI??#S(GJmS-)bMn{;^i$wJ@5EP_+U6V zQCAuw#f%ZKxE8Xsx|q486}y(T{5@m+>X`;PUPc!5iE4OHb!wtM6;9Moj@PH&m$}K6 zD&F}flwqfh)`CRg7g3 z(UIFWaOt_Tzwyv>-SYS5sOdjD; zk3p?>sK!5SeEgPEt@khIr(3vTy;iM0T#EauCEoprF;vDjYKNQ`o?klzyC^U|s)gg5 z52TE5eolyrdUawYPX_ct-{rG4Joco!u`pWHn)xL2iz~%P6CnujtW_RxW^TfJ$ z`;q;(@qj*qw)a$PiVh9dzw7&z?RzLv-+HZH4`|Pt!bKlneuQ}HDRauJjwAKP(I>C# ziuqwuFjil40suUc(s)Z!oSc?mC{ly3q-&!g*HrP2Us;Gg;%^=zOkf;$7BJpLy5Y=5 z-i^&MC+GVaR)08o`l>&dP7ZwHQIvqx!mZekE(SJk=XP^%1`hdN5F;n|FdV4#Iw2?u zJ{Z?a{sDjGSj1$kPes9Gg%tabHb3zE@xCT+#s5@SQ{QNr&9Ar5)kk;yv+Us67d`X6 zdw*|S;fj99*?Dh$a)c^xBUo|Ob7F!hFyuf&05CYjCdfO*z5qU{vg0X-3wy3bV_YC%XjXhW`B|JeHYU)}0b{f*!m3k40K>ae1Fy#~1p9gv{cq zzD7A;Nb?T~a7Ov@_%b0}1Ql?w6ioVgptRY5@ zE)cxPX<7haoD5}e_Q$xF(eu;`IcI4_A5tsB#1$V3u)MKGnGa~Aj7VxBJ{Tk%V)70I zzdZDf;DdBcM*Yj%GVI4a>*xlq{RCqG!bs8ZUIo|~48AQR&vGDvOi$u9l=1n;TG<|b zZ)DxrTLqBi5^--ob=5Jxu#GGH*npOj{#P zdPPZ2q}BQ)A|a3r<_@~6-I8143$a|D8E{BNtq>80vWrXgQfx6H;%9Vy01` z`V7@aGD#u+KZ&@r2FL_S%Mb#-7AMd}W`hS|WE#kDnu}$Q2&O3NBVpkHOCYxlO^$J0 zk6!}Xf9%Le(o+Vu4B21ta3 z@%az5n1^lS^Ify`h3#D`AKX*{|9BSGLkTTliC*%*l6&m)lZf!huRj0bth7==R4@iN zhjt?hWS9ddIz<#5Yl<5{EnE$tw=#a?wSSmrCoxZe#S`G-dC`U2?WlE}VQ}nKr4npy z3|t7&A-<*NTRpFZxgv@(t(zCeQgzkgb~~T{JsrZcsWqV$WSHZl>G}UVMPcV z+HS}I`}d4a?LmxuJhSo>$XALW0khqlfVPb0G|(Q+Z6Z*swuEg~do##D&Aqps+F05k z$j>;Hb|W;In};b!=_) z`r<(c>NcDqbE2B~&Fx?o15z7LAYbL!qfnrXrH%QvTPgp{p{#t|G)}x#x%q&snNy*T zq%x3Uc#|Zl730*YY{AfNrms{TC8_r%n`^FdaE5^Vbr0=!CM1vHui7Otd`#1IGW=v~D|EZ%074p$1@7T=%<0CG+2TLy>U82;NX!e76GnZW;6ak2w;B@N?bW;^M{g&N}z))VIAb{q+`q zFP`9@H_@06$mLCd*EsUU$-dWct=R0T-a=22Zl$)?GTaQskME867PNBiSP~^* zaC_rxR?b&>iNOgrg~n(#t(>Rw(VR9p%}^m<7UY*YKT4zct@sN~$h$iZVau7ti)*=+ zEDnLY41dVPoMFth>1&f8|KdYH{1H1~982y_o5!NXSCmvs( zy8d`FlVcp<=Tw6fUi3RQCW+-Kf4J2~xo$q#!jFE+!wctV$J z<>h$0$~;j|JZ_+7o%}ovx9Vg1Ry5Kux35-V{Q8Q&m@#(|$d%U1Oa4D0(?#Dq)ozwD zKO<=JWa&Mja?K#X|Csq4%q_S+Xc69VXw>H&cxb~P>?_bWqk%|MGf`re@}2g{uuOtu zH+j^_6TQLyhJHPHt_|Hk*|vXeU?pdWApdd<^x|B?^#3x$vMBmY^Y{Y$x4C0G9_w7;f}#q-K7fo=k)c$fVW=7+J8AtMe3 z*^YsalzLg0s=n)$)JN_)wqbX?2NS2=%Ii=1@vUQD$*m|3yXHN?mTWE5fWa!Jh8J<- za!o;LSl}`~#?dn5gYKH0YO5(Q_68L7TJ>UZElG5rg@T%F7-STMpgau^^VqhK5WcI4IC2jde)qX<_bQ24=u!%ubxu}RjFqq zM=jRW-(ln}BTBEfBl-k*02xkxZr1A68xcZ)P0ACaJC?#c-3SkCd~?*=n#exWYU9UYG{y5Dp;OyXldDkfnVt-0ZYzW< zNIb%k654=eE(g~oKb>TcJuDImGX##3x4oQMw*bUtQ9?2HNnApGMN z7n*lR2LPvJ?UU=W3zXd}I09x6cTL6Fz;GEg;!*(C+p(@SCOo?XwwJJf;g#uI$aqSH z(9U2^B+M05m$12+0B}-Z*hV{Yac-l)GKzp*rlvH^(*PiJ@&B^Ay1wQG&8vGIHVwEf zkz`5Y-6`(tZhvnq>&nvu?kFK=aRy&;y<<5PtuI7Ir?eRBJ+hZi_icC(jvNLv7yG*2 z_sB$Zghc4dV!1JafbglMu`7=ITQI|p zxkJ7Q0gsJg09EFL4J=04)HU%w+^o~fs?r&p-5m6j`2>^@CS<2DFn~$)yV-U(X_0+q zR>MW-vNmL4ysxYmyOuKzGclR_10VbD9@+C_KzJe>qOY@4weTLncMFRt=Rk7<0w)4O z#Q;zW>Vb{DfPjt@_7M5)m{^=)C5t@9vMxwJmF2>+t1FvzMtRsrWYIpWQ)&IaGES=u z*I+p<>FIN44hFc*V-&_EAks==WK>5h9Gsv$_`&fVqo0V{jt zdt~*KU(vh-%486Q3Q8danW-DtM`r+pmVQHm>NVv}*d5se3Y2`YpSv7Nzwj0H>t zbjzML<2`OEhV{lOBW{AbM_|{pu}(ZVENc*Xeftj&nYzGCfxz(rVPm%a0coCF@lg%2 zWyhuf{x0K7>v)eNoW+dQfG@%z=xyM2FA3QX$@enm> zA}$fH#!b5(K@Gf^D#nZ_Gy19820}n#!I}w~nZxB_6vhyrZ7t(FCnLV-v#^Qz@fpd3 z{@`W=p^Eptj?z-c)S!JBZo*ZzmDogejUT9AtTG7J8z|^hk48;ey6A#27`46*I(Q>D0|OV=cFX z))3KqB9w`RMmQyshRi6edjH+OLudwt!I8=c9D<-vs>Flm%gBNbD@1r1W1nUN=HRqX z`!J5N$c2t*a5LZLpau}ia09g%L{a!u^i!>o6__|U&vFnYZkJ`p;O|4By zAljITMXm(LKoqXmtG>@UV#l_IRmOes2H4AWnqcAW2 zhDKN5Fhj$uq-k~sTOW%IdlUT|=vX!+R`+zN=NSt;BGwjzV&G!b=4$qS#>yp|hA|@} zRgz~IibFdW4?U3J773iZFFUD8U+r}DIs6V9HLJVuT(;ubM5WScO3Q1#4G4*>a}Y@t zK>Zxy31c2U#5hXezfvP+0n?-ZJcz}J{f%~19$iFW9e&mUZ3kWVHO>V386V?hIz>^{!de@P*@4;jZC39hOJG#4)vsq) z+UXZ&)9Y#dy8hhaeA3yOO~08;oasK4Oq0y@?Tl_+4)Y^<``(Axe&YTL&fWcM2;@lTgXV%iH6(g)F~ zI%}TMaC`>D9=qZY$S}A$t{a`9MYv1s&9t-kNW!J3@#(?g0|ay_|37Ja|L8c*^S*ax zFr?P1l46HTc(h^ZnHNK7v|$-x3CkPAk#`0Ia=3)}%XEscJ}Ce(DlX%umZCVU&bjHl zvjcJ#ScyN(B)qO~y1RtrwW8yal2WT_+5!~h(lTw!KXR+|y1f*w#5|5~BFVa~+UEA$ z&%2ZppVRx#{o_I+0WM}|-+6yN&-eR$pXVG{EN)1#_03$K=cgf1CW&@y1?bwvGF$oR zY+IiClHJ~Prr9gCo{M{KyXQ8JH;DvW+G@D>Z*Y^n$OopO(mC5m#iE<#&u8MukLow=IzDu zJ!Yj_Y#6mk@15U%f1dQj)6r}Bzu2}IK3H3+Qq%iPGtg(g_(Auf?1>M5rCQDS?0MJD ze@}>0=o>^x&Q8+U2gyx1p!&NQuEpfSxZG1%0W&N=G}`{gwaH!8<@FE0G#Y+~b}fYd z6ZT7b`)wtZ62E5ai$5i-Jt`o3bm}5F@>Ls6#EtwLdDl&3X>m{coB71Hg=BR)td-x` zdOWLf7)eqax zFYcJSI9opM+O2;r#M9*S-%HD@drW(O5c(%4-#EHUVdtk)0L$rjYWB+W11RdvB#(aX4v^N*yhKasqx>4!_X)nDv`_vYC(m$r($WG~SFJuR? z&zvURlFT+&F8vyGLV1VTsdDenZ3W8Su}PjtHyRy>_VxU^Ac*F$l0eI6Lr{+7%5W(6CspN4;uLX{*Vu3%qjoGJu zMfk47Oeg>>s}TCy=u{4rO$C-rL7KcR)Z&Jht*gIC!IV8Qd+c_s{XLu76GVg{P2Ik@ zG9}vQ;yCF&I%&4oV_*ScK(RcUA@JJNdRm0ZrsUjV;_9Vm+LIf1|IpAtkF7(|6L~G~ z2%#OE>TXeyMQZ;yvL(DEPC9y@Nc&q@fl@~>qIDFBW+Xx3&~^ME2m-~5a2AQOaeEk4 zX89$~1%PDiO#*b#C`2mMyJ7O$v8SLEo-P7vCZOj@_aP#%UC&$*D<2BAU+`7upU&b# zc?h9=Dm6P>c^A=AbbRs6w|`$n)kBBu8#UH$cYBGRaw%z0YmRatCa#)7iLN>=Yr()^ z6LOd*jLNpV>ZP4mOH=2#g9O=^9Ax~sl#8irq{`w92fx?uixtkAsap(+060iSPKdo^ zt4~OMCeqjChiZICLI_uWsm|^^Aow{DxH2 z4Cf^agukRl;0ga6R7|i1+J^LTgPaG7tLYM={?U+#71gbip2;;069((e*e-8cy0z2| zhWiU4nX*3EARRp+`=Qo&D*DKOEocIBW&-ivr7cySR~`HVgM-gwP7fDU#-n6Nu}Jjj zH80R2=dXHH+>Vt<1mQy$<>SCCfp;>iMfHD`{k}+=mAA3C357|T(^?u&~Q3h zu#o7GFC%=hgv+{uS7`gNDwo8h*}B987S^k{s09*3ae~2=Z;LCNFZ<6gnrCAf7A2^W zH>w8W-U&O+vK0?J*bXo|Pi;h7psav@%SOt+!$PPBxk-Y7v$m#W1B|R*$H(QnQEE3? zdklDbDb+xkAUrl8JFAqrkT4n*QxoXes`by*Dg~@C#xPi@e|9m%k5QpYC6Xl3v9qGS z+{B+_>DE_W0J6dF+TDOT#mJ<+({&Xfr$zWXz2MF3qwfh7mS%UKS??ZSnpL^;qsr~v z`4;K=zng!jc=*pB|6+b}oNu4Y2YLS6w?zl1VRCdQf5Dm2I;F0l^2} zd$aoXy?l_h|KH`mxclp<0B*neU)zJa1V3oq{>a-6xUN3=(m;Liy?j>X>_5Y|m%s3- z_U*U+cwvHF-}sGpYPDCME&k)j)c3po{$mf+mcLW{*r2gndFx94fvrc$_y6wH)Zk-( ze(>$hsVN@#2XF4(%L8A3@7pK$sE_?yfs#AC8~o@SpPPT={&%P_@RRp=>K302-&U0k z{{C_G*6-Z^1NH~jgiFYBqT_){a26ah1CGl{Lk=iMPexM%uVYlN)-cdI20t9;4LHc4xi=w>sV0h{pIqFHn8))_vNr2c>qHz@gUB?{Z%jIeDIIH zc)&y->?iNtDCL%{#@jF5zAB0QY~tM0G3xWyIS4#EG6M(7Peyk0yYgzShI=E@b3QvO zQ~^#bZa)Bl9oR|Nb;kWM%xV+FrsH~)Zs`=k0;2Vsy|BHhG1M6PRhzJ^;~Bz(mM2E70zt-p`&1ZXLJ4ow z1F8w*<|zf?HC?mq$^VppyDvL9e%9GsKtl$O?rT9tn0Kb)@wJgYr%F@DFNhuR7(+Sv zj&Yw~NkiKM+;Tn*Dg`39+h>al`HSc&kfyeQyG#aDph2S}+@{`9#Y@>}9hEk%li}9i z#c_}rVFgEOu_>l}7BBHkjW7@VrQU=}ln^Gg7fh&e!OukHOAj>f%KR1)+e@p!r(`fp%21_(M!&`yw(Y!hWBP=0Uo*%h_qJPC~WH57XdKuOAsECwS5 z+2NC4Bpa;4itzOdvbpN=VoS)Wi#12=j@2inP506fzX1@hGQngtevgm4iwBCW0szQ9 zYc0f?ID$sn(LqE1;+^J2KX1xXfy}bh1|YeO<8DH&Zn2#cb;gp>oGt!1nfL8Iac=dA zoNG!zHkckBqf>GAO)TcbFFc8>aCH5<;GZ{dNZ*{a2Z@CY`!P%}N*)D~u9&ZUhFzZS3k zm*+kA-0`toU_p%e4+XNlWZ3om98d^-I9yP+jgtzd5Yg%!%T{d$1i#fgFGg?!^dO#- zW#hrT?mtBy^Z{yA$rgZOywqSN=n7F`#@J4#lP{|yL!spjoxJ>rzFuGrEHgXq~e;x zefM6kWsXFe~ZH#N6ufS-;_$)$-?$@EP|SlW(LM51Tp0 z3HiPgy0BI}fDNHw*OiATZjtHW$dw^YtQ_~_xY<1}*}7J(@b1V@@3*)A<>)7}N7|W;B9>lcr2`fKum$M)r0kK)a&t^hZP-Ok;#a(s<8HC|1fQ!#J2`cYSR8KM) z_4214TTGAj=F2y;bo7!XEisujAI8ucsb7nmSL|M}>~3bfk63ikj+S_8ic_HJcCGdo zu?v9S7)};o<5J1C;>P?^**I}-@dNSSz_tvWf=J^80LmMc!cFyI4)YcYS%OJG?J{5G ziDsM4I@L@YiIfs9fx%4q4jFeSOWf5ER7rA6%7b5Wjz)C(}8;xq6|fiV-_#FrnQ5W15|f=~1#(2!K%kb1{z!lnV= zae?i4@@dkZX+PNY6Vb?GJm&XYOSTGi2=}>wZtu8s0{rtRGea5uj_xRoX^PG zaBAl09ELHwv9plc1T1TpiAwO5`%;s&#Au|c*dYIqk7FUO)}Sx9FFIzu02T+em?g)v zdVwcVDl2w-h9fBOQOS5reYy!!l7|b4Rahw{Z~e)?Yj^va%$Iy)E{_so!?bAFzOapK zE1ENEfcmq4X%3bytoR^<6@f#JJBno^B)}yK7NXZQ+0?ZRjNQJ$J_7bUQXs@>P6~|- z2sz#ZNe>Jyu9$3ofRgl*^4y8kRyh^L+ALNAeh)qD5DSo++O99WG{ie#!-?C0Hd`yr z=yM^4vj#t}EC?KTGdK%2tue=Lq(w8UfVvO+G|6WWAkNr1xiu$}`WMa=e!d1Dk3$+O z-!7EupBTj;qGnQ5?WmZ{7{ZGDHU|UdJos={U4(bn{5SvXa6Y3Tb&d1CzLN)_Ga(SQ zF*5?DJ(NXJ#8R-es5LZ~1`Zdf16Y(T8>2>(i1&vJH3p%kN_xXVk^KmR(Oy8bB0X2` zc+Qubr62(p6O4~hZRM-O2-;zy`@l|g5#B2f0u5&tQ&PYy7C!s47f%%gS!R8`Zi*!n z@ehx#QUZ=~sOf5=Mfl?D9A4}iWh0?sD*s`VEde`(5Jx;6{_w@)s0q&g&Z8$d9{8BB zlbC)911)$Y!~v?ycrwRzi!eh&HAFz5-RcFYH%8z3Z{NDeeN^`jgtTCTyp0J$?FTEE z+^K4Gi-S|rL zO*WSiF0B{VVBnaXG>YEgt|~NwSwuT&uFKBJB4AitUPR}}A-GA(FyvQyLXu7PV8sE5 zkW1$AT3I))N)o;QGo0)>_l+X@C2-usk;CJvrYA5Qi4i0QoguX{hOg941 zP)5*gR$`use(obQT2re>eYQ*(g7|pgq=eTn?Xxy0e|;7lD1(upOWA?AiX4jYNe09v z#)RsA-p1%FlL(BEv_gQkc57YnKvIiYqcE4yRdgW73rkzQ#W7SOKGnFU<*Ozn_XN3T zYHyzY_;9~Fa@Sbjl2LsoGnN)pYVht0ZiPnmvd^-bx@1*`R>YJ%lG)CclD?bUD>b0pKkmFRLT*8zda zRQ?1gyg)Ql2^W?1O^Q~OD4(qLN%L4K-pVjL+MC2ea$J`8+_ENrVC}2iOeJ;fqmkKo z>D%$6e)i4yYAHYq={1LdAgpi4oOrFSdtHQ|wK3nu{pwQs%ooqLF)?W#DtTtug-Qu+?(Gr`aN zsj6C`cA!cTkg6AM;~e#R-&Xl0&R_}=o2Rq^K((L|5;~nvT!_v5V)<*3>F=9LZc7(}o>>DqU z?0rfQxoymx^N81;d47T{>ZLC)gw)E?{r#2|4Pg1;T4}%ARDTbuy|&NY#^AfI(x(W{ zXowr3Fi#=Tp130Ejta8N33$kg2w_*mX2nWXE`{~}BacTpDRZ*+Kd-r)+N;0JPpi=p z0Jwmlj7{w$c?{ZJ#RilZ4?+nhM!DahPQ!El*y-2h2WRVf>P7hu_f+?h6RV|%HiPe} zq7`ImDb$bVsvh+8JDvw?;%d_{w+DkRNawWa5Wm06v+J-OgV*ZsPHck_DG#Xw9yA^V zhlnW7Cw}ITV-iB4aTh}0y96{VzWdV*1m`$mPsK@UVtwJuRwfDw^{hCb~NO6u+x}uIg9)Y(ZYQSOw zRu&oT#~8ey?Pa}%g|IEhFfr=+cpN6bAKzoNUWmO+aWEdqRY_2j)5X0|4Jsl1Dp?Vb zt;m*?Y9(HY!a5=$>FS+FJ}~meg%5rmHHI1ja=rk(02fDedhyV8m7yt9QmP5sq<$cH zTV=j|(^u6&Sa)wiSq;_@M;$qG)FMI8AQa*+1_L435fqul5r$c!PTWKJF9GLPjQBoS z8k5bR)H;jhO~d`89LTTcOJ+wU>}Eg{plc0v5(`AtVNm0zxByZhb^y{5we)}O&4mx; zAU`=Xh8X!$q{>q;$2Zn7xJQSm1flvD8_s6}k*yKcLIemr1L76!A6GLT&qEE(K;nR% zfo-8_YbYTo`=}a$DMQ*MstbheUKoas9x@p1=X_JeqhX5b@J&1t)zla<#1hPVvTESNjYBi1Q>d!15|DZ5sWlEv(+tz z%ohB^Qh5{4q{DWpdNyGqH_=!|h+AIvSsyG`*st_bq_uE*8fwme(!M2!{>hd+8aB`F zWS7Ca(4wsu>?3$l_{DYm0dhf*@AhaEXnO+@J?N>;M$?Lp89DStSEQ;dksmALR;sGN zZJmtbb=yc;uGqa_CU1p^lV&$KTWq5|Y3<;T8_X^{a8-xPCTf;g3!uX@Vuuh`+)c_X z2uEe@bSV#jB)1=Efvn$>rE7oo(w(-JM(7T-dQ_-W<(JRUM18C$X#=MDci690rrE3> zT!=Nq3dlaJzQp^XY?HRZva1&$i^l8jxml(bRVA5lUZ=Z;o75@JhLjc6CK*rD??fd> zn8{{MTlE!_LNw3_K_ytD)B_&zm4`2n*oXYidO{e8qt6BS(ysn9UrY;6*p)k9ZM#Ow zF&vQ$?PC)tQ4m9D)qx5EJV=e}LFpPdFk@|P>kBaN8ZAUH&@`N&kzs_wt#h71Sp^+I940e|t{i&32 zzE9fy1#KPgOKg1gTQ93R1@j976~uy)G5o)XAWjXW38#Kc%P?|V1F;u z2og?jyRDiS=n)207#=-6&@lYD{o}P1mIg%_eoT+>wfBlIJmUWDZ~kWfr2GD>s3(3_ z=`?oz$J*PYN(*so{F|f{{K1pKf8I;!hF2c7Z-4*pLl-EJaAw;hig~D3SZl+DnDHPaoxsy52@rAgGc>d?QQjjo1Utzz~4&lar_^s zcYXblyO`y-zd(PKd#GtpOk(;jmgTg`o~k*R?nZ_6rHUl58CIBbU^N>>zZ>kcSxPc4fq)KrTh=| z6`tIE=U*`i>Fw7N@>}aL`sy>adMarM3zo0J)M=!D{Ro3salMGkO0WsE6cUsh({$z! zYkctggcwI@qTi_r)-J~rLiJf^Jx`GAgXeX5Rx@~Ef#IV zZ;so|*HaxlU#b`LrLO05Xv)<$rOcOo8x1o6Fj;GZLKgn9)`ay6ii z)}o9vhHNZ-LFoRS`YR2ZtXiK`>F~X5|$NuSD(;mB41ML{IOD9VwJ^OfbUpEXa zg~&8@juuw+G6A7wN$j|adQ6Io@0h}`!}Boiz3-%FA@xG zJDZ^xD2!KlxKJkk4AuO~=nrxc#3um{k9t{&Gw;E7e!1 z{Al%`c32CFb#UDO^+0sDaXK4bC{E*T94d`n3_EuZA9Y*ZOx%6M5BJd%kw>zAs7=qO_h$Op()%l|{spVJBraT_sLc<<3Fm$H-VC0Tx9_?)ub6** z*Oh9cP+aPj_7(gs*2!?yO@~A8kBe`U>D}EPymzf_lz(FCF}IpG-p93D_Z2R?TIS6{gF$0eiH7hdcCl3rsrUt8VsSlsjS%6zcxNE&}8(C>|2%*O3)k9yZa`@yU( z-ky-iYl8HTg1h|Y!p7Z4{RQ71*^oQ>@p3rdyjMk6d28 zyOiB)PWkKOd()lfgIVPv_j1WD-upVKnZFefsj%kJc9AVVq?+Dv#iwh+u{^cnmMu*gU@u^XsG9Om7y;)eRVUkCfVVgg24LVd>PW%`?O|if+w5w!eQSLIw0FZiA@j| zq!WnHF^`!rzQ+`JiOC-B;nzHq&CyAJskC$4OKXPmj8L{Q0BMOraL-h zUG@P*1p6c6bPtUc3K<=p6Gc8qBHolKBD)bzt%~fqi{N32LBPqQi^O(iM%5QJP$P(@ zQ5=@pyMbMko*S1pQ_AIhoX8hYBE0p_K0t`rb;FqtIB3YfGsqcCwdF3%F@)ikFWR7< z2kf>q$}jMv6v;PKl2xa7K7$1-_T9CbW6x%yJ`t1BA&QfahNRKc%SDLnQDSLRNiOkg zHc^{i`zd4^u2Ek1_bfIWDIvRXTrQNcAY+l}Y_X}6*(ok8YDqONn-vcykEr=Z->Lw8 zd&Y?|y(8GBFQ3#`7BY^ORFSU6!rUpK%}jp#Ma#t=ffWRA#YR=xH~|^!1xV>cSHqnp zVZp)Gkj!6elZrl*u6xURFvxwzg#^<$?1Tp0Vl3qhO4;kG zHz&G-Oo_&T3@miUoK-R$h*ifl|9fSjm45|=me!$0RQNVCS&X%YkG&DJM6`7Y9G(91# zkon11qB}|iH)J<-k?3=oR%IE$MX(s@t4`<`aRz;qZD!zq>i^UNDDacMIegbNgS>PN z)|hjTPb5E9rf#QcBvT(Qi~+*?!CVTHgs*y^-?Pt_0_GGZJ&#v6Ia_pCceO7ttv$)~ zrYWA`mUdq%R=)6o0jURon6SJ}8QQunBtPg+i?HV>Y%bQ@j;SI%tsu|4H$bbB- zy-wmpD0Mo8IgW!&O^Z@a+G&UV)(<$g=F-8VXH%SV3=O2GPL!<1ImD*ocplpw8QyWrMk$W$vBPhII1U>3gBxp)@EuKS%=CV3sg}WM-QYHAX77lrjmTv z97~)p#+zA6PAT3CawRjkIIM9l2p9>Wy0(SZiTt1plS*I7m)ZaZ+095KE=XIIt19+% zBkUxBRF0u?D>`g6=(=R0XqWFjuz9(_=g482r`kdyRn}YPke*iRh@QJj+=E@AHx;Wk zyqMmQg(YtxJd{lrrbtFd;|f~cwD(ClG#7CHgHuvxW^*mnk=lWny@_iwEZip4jttHO zcplA>W;-JvZ$l?G{1m&UFqA8tr0{O|+=zDL?32Oz_jh01c6#b7*2s0c{n2c%T%TIs zxmR8<9*w8;nQvt0wp|bYvV{NGdPoBLLBe(2R#2l%MjL&MOEHS|8g-tE1;43c0-9l8 zuB2nxkdW7>A|keK%H^s*cEK-;qAA48`H2y>g{hY&0*IXOcwn_gx8xylAZTvjd^_%m zu4|!Q3QyMJu$*=0MFmyNQ-lvPMOP-O{z-)6gi36WTfarxM$4`?y7T^{=#<916rwgw zNAVjwL6dv7A4=m^>BV>2?ewx*T(DbP+Q#}pxVGuIbh3RRf5LBf z#aI1os@nhZxzY{EqgrIgD-kT^%X zPFi^=TYMtEkl6X$-Dtjbaoh5d=%D;B0KwnR$ojwZ?Py*ey7pyvXbEl2 zoKj7oAfakEbQEk?`Uppo0>+8yT~1}~0bdp7Sg!x&&YGB8|B7$t*^1k%_xlxV72=)b zDx+k>uU|mYaoHOkN-mAg$(EAqthgfS{_;Y{I<|Uz&7NG1l5Ws2Ph8rfm7m(G9ee8U zP?>i1{!a1O=k_Gs`32tavBqYlAW1Imr2^(q+&R9WHO4kWjoq)lXDbUzO0p6)jP?&} zi;Wi^Z(g(a7x%kQ1Mgp4kNT5C%;l8$mHqZNRs{X4!ivam9epYQ1KKsD@lkvyn06RCz z)@8JTlf3U-sXk*Wn{t>GV|Z#*1cFoMtiU==5J4D8Pu9N^?Jm`iZfFW@7bG*I3Nt6s z%Y{Q5>)L~*eFM1ya5nVWfYr;esgiqu`gvs&b25QL0#r;;*Tzk?Ij%-wmSIsdJi@^2 zOXLm{PauJLs#i7+mCQ;IarF8gZb3A%BU-NErc zg25Vui7;ZvMAT%eG+Lb~q>I_oq2OSs{0f7B%156Kwb^5yTCZcLB(JF=E$QnL-P7}a z)%8C*v~uoDbCh&eW!UcSZg^1oi1srBG$k7pDw|S9Al7rWp?W`GE+7?zL0>LRQ)`|T zKqnvK)lLqLr(O1Xqsz>-H^LzjB=QQ>L!I)qiVS;i;xF~-Mm6s{Lc=m?tRB~-P=Y4x zwlmpkq&}x@2Ziz&v;LjjvMTW-!YG7-est2w!6y zaHm6}8VrXRA9}cKYDW^Gx|sRHrzBwIdNMC1mIzE!2wVaQ#%maKYyr#)sV*438XWka zKD~MSwy&?_X?Im{3W_DO-Yw$p2>R4ZP<}8GGp&BtATyh$mFz|09B_+<4&Abu%+ z%g>5K*S_jgJO1j;rV+gS@%&J!+zny$SQUz;t5VLumC+ zvEg8eMJuRsIv>)k6HiB_vHoEWkSc$Q^`7W69-F8eUnO+AbZk?HV4VMB{jP|x3B!J} zv?9)yzC4~shuT&Idgn$*<9%W(KW}S0$cr{yXcHEAC@UMdMfF-fJTJqu5LjO=`Sp*d zugkU{aZYXm0)%fz9MMRsd~^0f)au(j2ug^|M8(^3>wKDiIIUn*j}0?g{;} zr+1E2%)70Aqzte{Ar7S#QHUXRam?(DBsCMY5C8nseHWcT z&5t_cnHcr90XazSKlC}5$UuSn-!kgwOM_o$iZsVU!bq*lF0P-@YNCE#33L$fxUM3ZJ(BT>#kn={b$oW3mz zdUf|eDf9CKd5!&^DCajGQ&O4R@|q9a*5-U*>p-G&TbuL8gE#GZWa@`XWi$BLFWi2} zAFqEh5EFea|Eq6DQ1$$yQT3KD6#w?1vdDJ(9>Q?CKPVr*U0meM&5s=S6*<#IKXR@# zvdZ4d(J>sEtRZ#Af#j_dUF2tyh(j$YT1RqyVOxl|89;q}t zNvhYGLh52a$#^y4Ujv?url>E+<3)UCPUAV5^1{a_U)x`9OEKSc+&H_k^H!*j_}>kL zJ0FVnwTWiet+=?!D4FmVA8pBpGO3+Kd$S8$SVgX~gU+Ra+-H$;=_}Th`>jl$5=50+ zBNzO!>~K65PZ0m(1X<78L#B`upq-#w=WOTF#1T%=5C<+HFk8S>Ik4{*p{A;2AvK9B zZ1Ronh^SKY!Ux==f7gbl-Y+?~Bv@;>G)X zdoC6;kL0E{QZ&cBtB75!a#zKVJ8yw%Sg#@fTPhVC!sFH`n4$S~f0Kqgn9ba4Sk1dL zovMJyT)4vjEQMi*YESl>9kf_^Qg)amdGwM zyc!0-uQnVN=ZM6)~I{r)K00CP$*tqo*aDGdq(m6wiV&xP^uZF1p(Dw8 zKWrM#mOjV=CB_1J+;@!2_6o~ytZ>Z{g^Hnqf~j>0Vxy6%%1Eqyq*#z>B1EZwb@yE& zBp@Ajb3s22=B3i2 zb0yNNBdg5=_O4PhBhNB1vK}&srE&lJ?xvNHG$d<;xsNuRSN-K~xSUBj9+gFQONueQ z)G~3t)2DuWxp!|;xtV7*+vx?qSa3E2h*YF7ov}13WU>W{vn!Ur3V#!a9aM_m+fV&` zEzsw&6I4YKt-wOix#;S+%58W zF%j&+j(H<+IWe5^m>pba7B%RQ4(Vi7ID68|e24FIxkKhB@Gz4fQ;jr3iZ9}$;J?`6 zwG5j7Xr6%LmqNRA{hmz%rX#H@gOgpUUQjq2{*)jfO>U2cPtX9X0+nL3AlCfL*YsuA zB%oVmu2x4%K6b6tV2Bm)weC^rH3E<8_92$Et;bkgknENQBS zglMfY9UcW6!S*p6@&1C3JX#f_2@xS==}#omaNd69Fj?#odxrQE>uds9-U31a~K&&&g=wy1*rzDT5 zFh$a^vIvE!S^>MSCqijD?sEUMQ&5K_;Si}ATN#XnaIg&()0D73w>HBLM78g-!4%jG z9Cin`BlC(e4IgzVFCz@fp1q` z7QFB1j;UaO97Bu`hxGDbj|x|CoDv;X&QBt7>!)WP@7R_DAOZ#jAhd)dV|>j zVCe}p%8njtolqoAn!pjlnPwMyygslR9J<;OlYA`Jkp!t#rb5NQTGH6C^x@g!v%B{Y z?;#=|KwhQ&LQCjrm&x~LlN7N7;71DG)A*FVkVK9Je!@$=3^1D z2N%5y1QqDNU?yx0JTU!smTqQRIEI+Tujg2}-S*YKbChoeswJ%IJV&WGEZBVGvtP1{#AQ!U5-2zmYv zTav>BDVvTbH*rkju4;S`^YKp3S|iz<81>vt1*zazN=ZQwxX2SSbO0voZI0R01=j;T zGrZy2->v$AQ;bY1&U@zv;iQDgf$4MK;Q~jc!R?s~+p(=^vLcxBBn_zzQd*UD&pjU0 zy}*;j%+;+Z?o4Tms8}*xfL>P>DaTCA->2->gl@UBGZ3k8lo_4WXYf=H@x@M{#SBvB zFKTbz`|FXKl*R*|ANfxAsOm^C2xl{ma#H3EI!SB-UA0d!>6+ux;3-3MvaCf%ilEn%sW`W;~bOQ)UYt_fYFh0K#gXKru@z9jvs3~Hb8<(-)_KQ(RVF5$YaD9lMN z@DuvM3WMkgPiS(cn2Y&93s`?9I^h8Dd8#ngVq)&&GQ4N)l(}rCPVUBDW7Uu9nWwX= zBYp=}z;TMr#O$UGw9jX4InRWu6IgCJvsfkD;{h00iJ?zpn%tE}Ip$w{?+yk7qe@Sf z+zsL!P^x5xLN^#9_-!@~c8&ECt2QV^vvme6!k3sa#`y4f&ASnLu^IWVM(L60Y!qpo zz-bB^WBHCrcW?^m^sR!HRCBDH=PnTLpzhB9{6&X3I-{sH3@3FXJ)D`Cr9FcYWRH=U zTapyF%sO=ML{m}uz2lN<$`DLsR!CK2=(ry{FguKjLE!n-nZZ=Fl1)j9FT+Th>I2#L z{)TfWpGQ|L8+44;dR+>vJX#`jtsWPM$>Ocx>B#lG^s#TF9t zm%UL>uju6RIuKd=zLmdz>VmiLyk~#aeo$2fvBt2X^_rt&{=ejvyOojSx$j3kGT+$y zilr>IUYPJ7S@oV*(>zC3A9z(OBv| z=HrOOm8`cltcvn{%BuEH0m@^Db?*I)38G?&Fg<~-?I-ItD2MRVGtGOgTCSo4oU~U2 zWu;!+qAi+LYQ{4faDrB2Y}`+F{7q!hQ-txsvSe1Z(q;1@Xf1nby|k+oG=z864=g;5 z>rK7lQcU?=DXDsRK>K0d%f9qQx)30OQ(8b_2U81ST#3Bg`+R9?I2V|z3;}Kzjb+{dv6}? zFHTyAXAXYsb=frckC*k%Z=86)@wKp$_KUSe>QOJDk+JOqN+TmLMIG@6|5DnwM!pNk zIeF<{EEmq4dipPZI=4Jk`1=oD`AMtuOmHLa=jg(CV1-swhlJX=@jzz8%xsjz>y=(L z?`+YQ_-Dl`y*vByhB?`NIR0<}@j!(7W?TIaCyXdqT+qrOk5niIo;N|WtL;ZhpWUg= zR6Q+|V-)4naC#mjon{lU(5uep*ZpZnq;_}AiO zshTr{iygXNF{ZQLhe%^UHaZ%I z;nN=f+;vCKo$fe;lRf?46_3m`edR8@^Ngk;)#n+&OSPrGtHct$NE3s9zN@ORXG%Cm zGv54H|A-p4zOe+R$e=_)e1fAQgDT(ninS2opq~!DZ1B!ZCSr&bWzoK_E3($=(Ic-$ z28G%m^e{Mu5jVtUG`#a*$}0hgzJ>PY>C-6=YJ99K z)AkGT7tUY?*yU$`aMeyKcWQNi9O#}g&S6bhg`6ilgGJ}tBptAd`?PVKQ;B}VAG0A88isT zp}D4{A#huqy*_VSo7lgFe6^E{@xE@imoR11D1hh^#)B93x6-rO_wgR(^3M3e>MM&e ztBbY4UleWG0a$OuC(xpC)M^@84n=Y^Js*d)3O7+z?FWVjVjnw`TE5H<{iBuO3kV(y z&5Pn91dU00W8&;=1Fe)5ANZd~HsydSjIPY~%RDW#eU2NG8MhporqI$jT z8S3{+)I`J;t3$gz@3mkTyN%W;G3&iL9iJYJ5+m353h~b`_CaWISeBCyg(@iXG?QS7RVytvTXRW5V zlZJY51R*mzKJdgxhoTLKbJj@i_~SeRZ) z3k0Pw6}(EfnV$8YF`}7WcXqnhf|+!uy-}(*qCb)8rW<=VYsXftdfM$KvS}n^=7E%s24a4$Kwm4ATAfI7G0s&`JC&68DWi(VU0LwBYR|cy`)20|-NXz)pH1CA* z<$CvVuh0=1b7W9~F%f1_hENuXp=y=@eDcFiV@?ub&n-nrPFoVz4L(rAQXGCZ)cnTA zQdOyA<`>Y)*k1`Aj+H#-cy?Q(GC%*1p0B-ot%#%seTu5s@tfJ#Z6rAl@7+6)*8J)5 zaiw$l^U{bC<^1Iv_MkM$A8rJzXFF-%C{zrE$4k(q!;? zx0NwhRb`UJ_ryGZ{iaj5ON;z)Adgx4;gnLwJhAs5XV2H3-MMQZtofR~YtP`V@BdTv zf%AOs_fFrkA5(gqCm;IAmk{)PZ6M3}A3yVzht!kO)SK#^N)Ys$`HxADzJJ(PdYnIv zznNay_K7EN3vxbk^Cy)TM&OV-x71OQOqtU=56}419!^3@y+RI0CUjC*E~GJC&ZYv& zWG(aW<(=KU!+%b{ND!0qVDUnnO}xo*GZ*r^tdI0j;H5{VA!hp<++l?C7Rpdd5BLU-F5#w>Ss}WgK~b@KVh@Fc-ij?QrdJ0DGfyUxMx%dH!FJ8 z(&Y=!P_pACFA~9*&FZA?`wt#3_mA88vF}9dRO2Yig{XXf!jA4Mfde)+6WHYSBEUFO zfUUa8P}rGY1Ut2zQ^s?(1We!S`eE7Y#hq~RWHO(1Qc8NZ^j3-NLZBJC z%4@Z_<1WPIbkqPHM?7a%6FodD{IHX?dZkoz^6}gPcU(>d9#A_qNmYQSXq>Vx<`gTi zt%W@;lgHpe4q8~vIOjzF8B@Q7@)IxwE$ngpERSq1JMIK!!08?~SG*8kb3w-Yh#kM2 zkrLomm|o2y=czKg-aao~lEud^n6v(}G%kBX9dU38l+ucmWkYDS_7D#btboaC-dB`W z(fUeEEP8Mes4o;J*>@m?h|^&b&84i8#T0M^&@_qg+i=~Ne3z8Sjg4>pn&+;^>~$4= zpRez^74-s#^joV$h>G@0@r~3JH`45(l<4{6VT|Tffx6Vi^+l^22hL)gNLlc4`l9x^ z_{6=^%5TNO^HTtGz{*b88cp3UB7%zR3U4#1*#xXXjFt#=J}mp<_!2&0TfYkAsx{8f zYDX56Ob@M*ephQsx0^Cm6TNMcJHP^3=lsK=x9|7$q&Ec&mRjPU-dZuJn%dZiD>D0S zTf{3{RNSo=CB0~v1WcJY(%f++_Qw5|8rF0p-b*=fqvNL?DLU5hwri{h+XronWBLeE z%kjLs{q!ms#I&&u3_Z@tJe9h3V8R7?;7oCJqy>~@v9NdRJ^|3|@#2X^wG_bzWX8D% z>Qe!2Bl_EB1;~uwWE?51kgczOd*X-IS{yp3OffIAo4^W2H6u{KR&T2d!I?WGC5Ug zx;f1rsPwVV}(n=C9fq)0cBd+E7yIx$=G9e1@1t+eTszrn*!MtSL?AJg@q zx-P}L3yjt1Xqp*Wr{q)Nx+dgV|13Hdsgk)=mxcUK{~()f>2_mJKY|d7SLVx47n|u0 z@$gh;`+I|9=i&!WBG4F>W1i?fyfXf3L~aS(dpWXt_b0aY_g2!T@xaDpdJTorrR?lA zSc^R-#oul&8Rx5$?#)w8*X#alxcvGt(YF>3oa~I1hxP|!&syQiFSgy)kQ`9Y`B&nr z@x{u=a>1b-%SNFyX4MW{^P89Ftg$J`(YE4AY~rc9)8 z6(FipS6z$j5P+F2K^6LCI~Vp`Xq~rHS?^QRqYea@IT=QwnJ=XEf)zs@Ca!A`lB6Z2 zLT$lU$#}xhBI}ee6yzuDkv^bou6M$QAs9K}NtVBKvL+s&b5j~&$ITSx1}c?+tvIWp zKm6`rA~MJP%ygAwa7W5(J~7Fp!>RdTx`aD-t+kzOv$IpzBIc>@Ts;n(f(=99MnNR! zfXF*`rRTA^Xv>=yoTtWoZ9#@GR2*>`t);RL+XXTGBBjSRx`(~>Qo*xriS z%KGzwU_hu611>q$)SY|pSU`K!y3^5P6-#Z5eel1LsqUoE*79JCItnb;`bBRhx^@zr zDK*EyezrX3!}w~JH|wY!pNXBGa#PcJ)IOdPKgQFMe>dY-)^oooRL@YAnbdl5=*JB! zug+>|+k{Eca)7>WDSxgk^7mmd?toqMLloC4lAcgd6^WaLSl2OHFqS%tG}D|*L9oUl z<++8W)LTE#HfzuFdJsF0+1^$Y6C}y5F2+l_yHU!tBW2G32KQP2^~ekfx7HGG{6dSw zMf)(j?~8=55&aIpC=+&wP^`tyd=?Tftus^hP&e0b6E+ z{oMD%u!((7^j4jLNWH9e+#!+mhWC7ueb1MK%obXigzQjVhLwnLzOTW znaEO?|C-ql%dVC{v2(;RZSi5UITjfL9DZyWG+(KGXcPnt|8xPx)bi-Q)3xw zggfZL+0t1%2*H6(C%R|{b6Jb}T7Bwt%Uk=ELJOuI;Oa_={?i&?w45l@A+(pU-q z{(=_Tzp!dg=~G64te7#fTisGU2QY@18gM>>j$&iLDO8Ret<+!wb(T3NT9#$>n}In% zchZHDiR8Sq=f8qXhulrd`0TbwYD>qLv``I>GA$ASOcPS+Y-yhvXLi)e+||f#t-?tf z43S)!zadu{Il;4vsl}(n;TTfP<_TJ z%A|5!HOdTXlkLjMj2mzNT#-dD;|}1gx-72aRb?=h5mBhDLtgTOq-8wAb6q93s032W z**bW{b6!ABLj!>;#jS&SAxW{Eby!V~7u6$tym~*IXb3EyU@Nld=#4FfWSs3uYZ@6n z#qaqKOxQ7#$A0y14lHUEQo*pNCtGu~gJv+B=DwYNcZ3?68XiP77+NzM{0*ipoYi^O0pr7TQvq`s0uk~> z(xBT-;u}v<$;?mG=CwFKA_+DKhgm||K2!UJtP8oQbH!|8vIR5sV4Wu z{gNFYfY`rcqkrMk2_HnKoePcU9?9fTwS!67b30zeJ5L5v;^{<(MQ;d){{`G@i_v4b zh7!XGW<_V>N}mme zmS&LR70PK6>)$alM?dS*utUXdKl@rD1Vx0+?Qvs#c8xN7(TmZQXg+X`XUQLB!5dTA z&G7Z~o!GPXT`B!<@vlEt+ZoLK$(PnAsP>bcD{XxFk0`ZvHGgT_1M$q&(t*-0`%GYp zGvRNowwoW0_n#W+%O|okQ~8~Tve(2lYgab&8Lztkr5AU_){S*>$?_*B?8(eC+8>&2 zjXgcTi&D^5ncRV=x)TUAto9|3pr4+5456t=xm@@VG0Ahjo1SMJ#X{PKz;Cuav1gB?3-P-oVP2$?AlND{uV6FZuDVxO06aXmz9I@%VJsxDZXvXLfU9+tdps zePwIVkna#Bzuy{L-IMJvwVt9*iQin0+jlg!-pYb&N8dd9SZ&|$*k_(RF85BqayWXX z_^$mLocfE6x8kE`@{dKQ)0yYuZ(M5vrSCtYEpJ(!zcJl?_{)!Yt0Jm|MEqRuR-*&{ zFZi6G3zuh8ueXDufBe>}bQf&rW@=zg-NC=YK1+pKaHoXM3NWio1u=;rt7SmwiOT=O z-rGmVab0(UuL^}$TcbGWLJKN&Xu9g5(0ppqG|`0QHmoS!g#uJ8kratQN)O`IkS&Pr z!O<#~tVjss^;A_q0M$fOAZgm+dNfIOvq`~jICqxnS#Qx&tG_~kwMqh&V^#>PJALyqg9Yje9S`_AiA(#o9x94`Tg%z5JT`~DzY`PP$v9o(_> z$^(=B>nkU}x9P*$D}R15QsJMq?+T91z3jZUa%^a)bJuWh#Xenp@(xmc^4E6z?uj1k zV(y>B@laGAtnXrrxvb?iAZR#=DIN3Dv4iCjj?yVl$~EBg%4r-MhRyOFi@DhfHi9Hb zwHK#^K1?8Kt&9_FE{oOb1vi#ySk}i)1)$(__Q*;ub<3w|?SlUVeEj{|d}3l{d-B&4 zl|6jhb7N-bx#vE;cf-o|H}8u*zHV;MP_O--#?IVl;ry@XHG5^WmDYc)hdw2eq z9ynL{rBna0eD2$~z4EzC`7FHsU;J?}^Mw6XQ{484?`8I1@LxFl;12Kq;2Y27s=t5d z^0`w3pSi)_KJe>+seg@squAG3`$q9I8+i4bCHht1{Q zS$hLNMc+WltkN5ZlaVGy5T`;nd81U?F)*Y|!;_Cl&PlEFybl-+OB@OI;yYtFb_c;C z1R(gVtUg%QUOjtqBDVAFT|w;C@B-)dn0~~&j z?%h9?{PZ@rbAIXVC%(7;+SJ=;&;Hei5dymO>bXYu%VYMpH}1RUMWlZqRm7g3uHQiB zr#E!=gfr5-|8@>xFyVpE)Q1^7?sYrrcRQnjnsm85g*T5(UURuzo{Y8rR173I%mS(f zAvmC;1D6^w2ROB=SJE4IL$9GY;W3AUc~ZeW@Rnnv{4c!+A1)5;x~_U!Q)){h8=#h8 zd!R>wbZ_4|Ji0hFH!|v(=89JRdd?h~(s20f0cW(u;zQ)X^FLWMGf(Xg4ix96T`}Yt z_{+^n4EO=u(6L;X>FhL}60_-$rPsXr2M=%zgfAc=}8yEtB9X=zm)c_F| zSo{K6WbgUbD0%63ZvNlAFb!;xBaTIO<7BbzT53XA%G;i^`#K?{8}4|`z7@-f^;1LF ztQ^Rl=|E=Lb43W}x8XJa_NBjjU|Rto7H6M*;Ka<#x$@-GkIw)Td=WDF%?DV#_WaRJ z9}f4MwR-)jjpxieM@MZO-`87sjX&q~bxw`<-Eq_@VI-f;nY`YQEx%}P4p1ApEKEU6 z;S?SnY`ypD{pb^hl4Dr_5HNyQf*T6j!mfugX_CAMGQk|7H@-QMJxd%5X={)u9YfNk zAge;iR~I6-UM&C417$M(0@f%lBx~gh<*sD&zrK8(N-j@LxhFy-U^RZc-+6solOiB; z*T~mI#N@|h|AIrFdg|OT&XpYRv@?xfVvS4B6gR}+g@aOTSP&pIm!yyor+0V;c&-D{ z=7=J-r{kcO!O;k6YdEG6NzkQ;Vthu>Zd9vjlZt41M*h9^av)M@0CJ}wj#qF-R*+4y z4T&;dbE4$MNUbL>e4^GlY&Ci{?CppsJ*bUm+;im;<)V^G}4dKBS> zQ)chbkuemTL*8UHoer?+8Xw@3!IlNkHtY4$4(xQpQGPHaL1^$8i0c~&gP=O>gc0j#FckjOz zRHOMuGIQj!T%mmj0j1@G_H~V3D5|A`6VN(^w0wPa+AerL8%{+&p#oTw^dP!0e5^U?wQT3=GCLAH3;Fc_74K7!f$iW#S+$ zX9R`n@**OKt)KFtD6t}bBc*&zhKRlMTVLa=sUlx)H_?=ElZRB&qEGv`813Yt{XO@Lj_YkSd?Z zeg{}8)30y&8 zN4Cp6Qa`RB$Xv;hc|!ZAeP2zH`J>eoncvm=euCN`-?f@G^3cfNTf_oI`axYZ{j zy${>wuuK&$8_mMGx%czjtxqJ0z2q88>y{qG2J~|{*S8e#N@l2hG;tapuv+beeLeJ1i(=e8DWlR~xQKXk+DN#@A-=C4_ zTmiv(Rm0iL268*@>`_xQ#&Y;nGr8@weafa`H#5z@VRmXk-EZ_KM|DZ7^wsy27TDtq z+um@b4`tZ!1P@biLbY<_c88czQiHn5<*=sO-K;2jZY)ACUoCH#cJssn{CKs@E^5*2n+w06V3z5jYA}b$r-1jUmoYvU++n z!Z8ac3P|sDJopBY$$|<&Je$Gv*N@d#ULGkI*th!a{T-ouoqL$$93|VO@VtKCN0=B+ zARhZ_i;LEF22y zc&3A4_cX1_X||lh`Zdii22@D}N6PtyWP~HJ>C>M)t_M(}l7nzT7!=q*GSx8P#l=FJ z9xDKsK~YDr6#P=s*Zo4cC5L=}8LNsE<8XY-a|lr_J6RRpEo)h)TyYKaUu6I-U|2X| zVv2T!4U_op;iI01)dLL$!jc}noPn%&R_oKoCdfRhZjA?A(0K^PEzOYNKs=LM>EY1?>vjZ=;DBdq$LOp z{4*MSpm*SKVe^z3Hut-S7OFV=1s>%ZGbIjxs$>^d0PT)i+?4nbMZYCCn zArK|9j0gaZFx42AeR{|P8Q3so4@L*J$>N-cK8KyJ1ScH{N}0l0gw-STFo=PaTCZbW zZevP5{5W>D%iPyFTsPQr4ldB*4t$EheLu`93fF^@k9eb&j$`XAFhoqF*D`OComaVn zwfaN=FEKW75|335InsB^POWrS-Y!t5hlq3#i@Z%|f zXegNL^@bVXglQin+@x95%BB~FbSNXenYALrv*Km!CDxA{KngT|bo+~=TNi}8oSUP! zJGr^h%mv=))ApJ(1^W_*hE~-nMrpZvpIxP2DrS%}RvL+q?!bwN8;&LCMm2XCryJq$ z!5aNUvYG}8?X4W=T4lAM90Dktx?e3=>i+u=xb=;L%^`S?QoxF(n~HvEykVu!Ze+Dv zS@lVChvpiA(Y=6!sX8{ZtcNT$9w13D%x^M&P^c0(>_e0+VGPar226OH)mN`_+ z)J+lobzp_{gTboJ(QS=Asr^slXg$9VC|{-A=y&SB;A6jIDjBc#hczm7;b28Lq$M0N z;z}iNW(N9J_u&VJr;#FqqM~5yy<~|4&Aq2j;0488$!ar_ML?#HFxm3wQcZ!4mGhi@=DF87~@D^lMVLcZfyX|TC zeu)a1^3}3xBh5gFjtLfJI7Vy-y4M9X-kCiD{R7hCC7Il#SWY%93oi@im#8SLQwKZO zAWIgjRwQ~pC@4UJ@)2vGLP5djr;3OYYV~FU8H`ZrBvGBhOP45Pj)d8bL@y{@nOSAX z6ezBs8_wlNKBZY(WnH<+r)Fb-PfBPx&JW&b<$)v%h zXB^2>^k6$Xx8O_Vq*@(}sts9DFnCV{-#~reh(m=HoDd919E46pqL7L(FHR zi-45klCA&|N2VwWVFJ!g#gjlhR1V@Gwkcu#fd*mxArpc$n2)h=(lMz?6sj3q-g2F5 zmp{2N1gYWl_fR`#D+4KXy^6)q0w22-aJW##Fw8z*!6Br+`yq-E0a~swrO+**aR7~HQUzxTp>6?7WNHTSP;mAl2s6O z6r&~bhoOf=cevhxMV(*{4;y+gR_LzcAz(n)U+X0pNASYJ*AgUDBuzVry(xJB z-eE&R#ZXzZfV#NlfVTRKT*0)D4F(($dj#qj&)^&tbVLXQnKZE@*b>?(i^l3G7>&V3 zvAWr6A{baSNd#xn6CbyLv9VYH^%g&R>>5~00YUiGm05%bIIJO$#<2Mw?lsRh?Kp=f z^r=vk4r6JIJSE5qVKu}D6qS_0{m`g;d~wz!s#U5AbW5)!`i6SZ610e-S#nXATHoPY z&%iefoP&ly2ti>tz)3K&`nzwCs2548oi)F=x#t<}BA{%aXE`$q4G!$iXi!4=ns9fgz7jCu2jU=n@ zif*t5PqLYY4RDuiq%P)kUcV=@cu#1YP~9&vc#ANXeO>eGmgmFp3i=v`mVqEzsSZHB z$*|3v3Cly&mP8aftmM}unhC&g8H*Wp1Dm(9ICEI<$i!T(WP&dyHZ8oNhA)Ti$#CW+ z%}P59W-;fC(-j;OS+nD{rg|?cJGGNe1Is)AUZx-K@%K7Td8P+$pvb^!`EPM!_IKFp z>1K!8&P_E3vlT#n? zBn$D7A>^X#G0Q?ibuXMQ5Rwc}V*@KqTg*BO2H_Cg$|06Q_znBR01Rm0+%a)jmOsM_thxnX#v)K|lkQ+?6_WP()wBy8*j=!k#p zGdTOExUYr0Qb01umT?7M{5yDY@R%R4eK*IW$5f!S>{SEY`_?jo9s6RrRK0+F5K%I2 z^?>~1)gQzD?#C9zomnka{|wGeabrkZ!9IpTUx5*6D%iK}Od^s@sTS>}UVX2XU!aQs z#({~U#?QkI9&HggGx>!rDt14q2#C}v99E?+lm)l%j>4z=pF^)^{Yim&GXG-T-mL9# z9Qcp#{w3SLH*tH;IX`>sZtQ_RK4$o{PrH0dTeyA_{`pU2T2Cw)!mr*9K#%d01!aBW zc5VN<=bh&N4uFsPEe4{!NyTuiS0^FcStd;@-_LEsj%+@Sifb_u&w&Vr^C=k0biy8+l7CH9@L|NaNpieL^) z1HT^o&SJMNV2}A>XC$6OPD10JQ6whZJ*x3JTjl8A{Uw1)fiu0>$Wd`7s?VL&p>Vl+ zx_I-ysy(L}{7=HKm(9Xa9PxEsc`_XXs@V#g4^E8WGyyxF+QPhJ4?T=Sjc!nD;!f(< zcj4S8{Gl^%_{hFT@WMM`VJm%ym79bG1Jzb80Xse|b6@P8_bvul@8IAuIXAdPtodmbz5dXZBo3S-H7(&ZDObU+1;DX91z&FS);wZEPJUq`+!>Y-Ja%x@5J# zdvr&fu~o?3fLAV6Y4cp(b$> zm)D0G2HF|^WNb@yU>P-fq3ugifp<7`{>O zSmC2Ly!qxQN8sa)5~B#d?BNij3P_@neT^}Kl&P5BoY3n%pl_|7Mj*gfpfV&Ki%Im` zh*ugXacJGHu1i6q1O(N-_^gl3axKi2^V6}Yck&t?i6;%D>qyx5FSh6$->XZw!$*j$ zJF;<1gdGX+B^-wl!6YV=8)O1{5OAVM2aD@4i@`CCEQSEMgh6Zb5-jEK{0Dee%@`s> zPz0_*sxT7y0amgWow;GF3zDHL-m!FR-x(4~;eLlhOa>F+{Qv9qO_Qq1|&!?CjfusXZFnBzmNUN?umT^0l z09h^sjp)7t^3yYiD>uajX~zvE1)uP4j)v|GM-dRTE%;9KIyB3yAJN^uuFO&VG#$e4 zR}8VYca}R{4pX=TEmgwot6=M5jJTbkM%3%ZqHZK$5u^oUU_3Yq#Q)LtA~1!~7BA?% zZ=e<8QgLcD=!o?2Uhr+LPBW`i%w9e=5MtinYIM~0_$0qzcVU(4qg;g>DZ~{JUT38) z6TUE+aKEc=5d=m^?T7<+z8NorPxTlQII!vY8ZV8rkTB_{6|A0j1{EVNqA$b}`5mzG zy*}wiAj^njw6wuq+0X*)0z;Du!t^;0|9%}qg5hX%6GM-uFgbv4@MB;s|Cinm>Bfg` zv5|UEin3EqQk^SU2sL0yHifK?63oJgFi?`lE1)bWY09WLq7HCcDCSCxOjn~2;4TNGK)IkM_C`WHkS&6z zB2(M}KbZJJq=d92Me3rxFacp5H%DMtZum8k+Og-Y;%Y)jaZ2E`jI>_PyyScth$k(i zl`n*|+Rw5x9-Rt5ke>0@*`Z(IC)aKKPgAcUndE_53v%Uw+5-YDWmcqv{9yLou<*0j zl^^b%eSGLwR$727ubsimy`t)+x8ASw{bZ84%1gjY`N8Z|*n&+#{ZBmjXn8de#aT@Z z8E93!qlM3MC7q;I?Mn|8THq{?tiFsb{V@H5T&u1tDIqOXnWxvc@=#uCCBZzst_3Ue z$E(>dt)!5BmqhYQ`mv*;vtL`^^Id?%h!|D1U?xADDVp=Mx8kq~9@MR;*D z@C`XKpmF|ps$)>jjE3;8WlZBl!o{ZPgrz!j34q&0TbznKxD>Me3)XCyl8VzI)+9=1 zqk-cucnPs&SouII?f^)Oge3)syCoH4KE+lU-^6|x4JF~9Cs7!+8D+c^CWj6zAro^H zq%e;0#g8T3gDs22qVPV8xx^u_f38FLKEzcJe<)T#SaB0#AghVM;oG_(VT1(L z_-6~Dh%vS6@MaM2r76M7s}BUST~p-y5hK#uHGb8G~fB*nOp>?dj^wX zrgD)tcIEguL_^&?<-j#!mB61?YRQT2sWlT`XHhpAl&6-b0J4hJcC9{=3N8czyC(zy zv;`+m-Gqs*%;8}A={m)1sn@A1d51OetBklL0}aZd{uQj;Weim8CfNo z;)Xm&BSX^<7d0NyTD>GzlsVYcjY5_(_&6ZpmM=TH9d=k>c;eY~aN3c!%3gh_^s=PC z5llU9GME5`HO$)MjrBHF;Pctui) z6`%X0<~V{^u-_jM9YQe{IL87j;ee((@deydSl((D&iue}R0D=;mGel4HzSo~gNzvl zRvnaA`X7?6!#~TR3SK9F~E@Qf%eKg*}=q8-V@yV>S#GubWq} zlRIz@cg0!Ox1b{pl85h|=Hu9^>tTnkta7Z2JZ!s_^$JSV4Im>Zu#R%10+~SBgp^S) z(nhdaPk4a>_dE)Kt4;NqqnGFZ2wa2-7m5?U5Hcu%-zk94Ks+DkEl3_32S=9=%0cwt z0wu%;(*aLFsBpbQ52%UnU}9Q`8OPy;z^zp)ZlN>aG?+xfA&d5Cm?q#W5u*;y)y^j* z7-cAB3hqjVkh9pYTmX#_JQ-2YKSy;$UXItnTS5`0q|3+}^ubvPZNboSrWF^b6FJylhZP7xi&Sjw>=a%o z7&yFQNILZoY2E$!Ek`_TM599sNwAY;fAcQ{e74V}o;WO#J;>4Ucd+DtZuP6+Y9=#8r*kErhZR#+kyq|2K~E1!zhshKy?rsyvU7) ziJX55gLgFbB#vH#sgNk2|5A3BZVCT~T9rW$wAGWvFp5FJAB>TW!aOn3AOjp9ND|A( zi}-2=@fjJyC64HzH5m^!3YgJ#89eP#qmFIeaUJ`Jp(NquLm`o=7tBEM&|xUd0E*Lr zNB3bc7|OM*fAbe&x#3hLk(U82iwF|2;5y=9Y^>zLVupe$^dScGL*gsA{0 zE(K5op^nyJl==?opf}h^(Xw!M5|C=qfW*Uw&3W)u;AG!?9MK{s1VA@M$Iwu+2>vD( zB2=IT-YtrFH>}L3@n}d66P?l#SWZIx&`)^gP2URnYU|(z$HGPB2s(@D$v{^H`N`#1 z9&A0Jx15!DNJKTRT)G$?)CFM_-?Zu!udv)jp{o~~D25gqNk}Y`klz0ZWDsS_trFCz zWl*7AC{2s5KX==&q98-UCy0RP9j?{~@s!tM3&9^$^i$M;Hb92Oo#JZ{1pjR^e-9nYZQz`m~&#Qm&IO-5o z(BH3KO!H9WqIx`mQqj>?{m>3Nj0$LF@eWmq$1t0M3OZVW+AtWp40Z<{dleiBhRJx^ z|D?TIo2U_&c<6uNqW|zrYk}Km@#$yZg3Yen zjFvHa(?8tZD*Hy*-8w{{7_GGX50(z5`A1KnB;9}ey}u*G#+eeL+frA9clXWbb53=r>puoT=>_gj^w zEK%+Yw>^r&ukiRPOX2hC1*!b+8hycAAH0O=*^)@{^y<*vC2F^~sbYnq?oJ%}NNX=1 zh+y8d&}vS8#ca`lB>#oq?4;Qt)O7NR@A_gpB|2gq4pJ;Gx{e=3{mEpjOi%vVZ>Z2N zP;v8~Lmv%JV`Dhj?fnNa6rxn}`CC7SJ8+v|#e`pirdVYK9URkIP_6Qf=!O_@(WN0l zC-CHr*rMFx-Co1Mv?}hWEv<0~j0PpZ4$^FZ`$ahrTnJrvf~BcoMezh4)g{zS{%{iB z8=S4sx>c;|Q1=J8QB*BhR}>_8Q8dsDq{zUlxEopqHK`5M*y@S6ueCN@ZL!cYqG96e zL&DLIy3{MIE84ZZav!A8-fp(^M}F6#1K3L~iZVZ@9^D_u?fKX21|?{fn!MrA0eIrX zci*M{S3^-)>q)#Oum5x5p2GEy9z-j}Z{LCoKnTr0ea@3sYvdBF*`GbBOQKY$R^;6< z8&i9PACnw&swiG<)tl#m;4|@cYgFFQfaH_F(-hwpb6@Wb~8tN0P4fvFA(Q`~vw5@WJ@34M$EakVtIc++a7cq5+0 zgE|Zrkze=z)rvof5341Lzu>0SJAaHlm6(E|_VE!){DTESjG^ZLp$t*9;IW_0eBx1j z*HV^Ha-vPJ5n2~m8+MPFq=bQn|HQY*qw%5s_dN85I7R@FTXh3HMv0=__b<#~P`=P= zS0-M)^{Cj=()w2KKs{pIaCt4|j_1+S)o(Y$L=g3$a|Vil4c)TQL>(UND9JN^I{r22 zCi`2?M+(QEADu96G9+llv+B{01%RyBpN7uNb8E$9cb~rLVdtR&6z2!;zv*W9a~!C& zjsBn0=aVO!WeYk4+H_kmI{feHZ1M(PHEpQIBemBOWBYF&{_-iLE(iZ#RFPV{Q3`kM zvrbWT`lg%LrP$doJgbRm1*C6@IEeWH-6K>}Yq9~S6hLi^t3&8f)E}pRqM+-Q2X!`j=l0A|*thr8bDEKV45Q*FSnnqx=0v&GB0!%(^f%Op-)={U5!9(6|^>m+A3&m`m|NhRp`@JL02PCTLrC6 zp|%QIn?7w7bQSuvRnXN4)K)=jQ>d+i)}~Ke1zm+cZ54Di0<~4p+7xQ5ptb4KRzX*x zPg@0DjX-S`v^Is>Drjx`v{lem=+jm~S0hkc1+7h?whCICK5Z3r75cPQ(A5akRzYi1 zsI7w5rcYZ1U4=ev6?8QMwN=pC6l$xWwdvDVL06$qTLoQ>Ky4MYHigC;w0SD{Z^1zn9mZ56aOh1x1;ZThrT&{gQuRzX)IP+JA9O`*05TAMy?6?7H) zv{lg62-H?VYg4GLg4U)_TLoQ(K5Z3rH3GF&(ApGgtDv>%(^f%Op-)={U5!9(6|^>m z+A3&m`m|NhRp|5o2NlF+z$pNwCG zd?|34vMu}!o%RA$#`6PlE4~Mu6Yfcb;$DF;1rQB^;{pIVUk03r1oS6e(G7!2fBjPc z$)IEg2r3kR!y#K&m0Pbpm^Z-y6wE(@j?icP1%er>0E!k0&C-;CCjep>S!~De|MWxeH}>c9ih1@5R86b(tvb*q zViC{8xcsv^^IR5mk#GaxC-HOm54Sk0Z@a)RhWLr-Jphhu4MGN=olPGds`!ATS2SOZ zOqwz&l{7|kEEV`_T({#Mkc%Z1=qduSN7GGEoj|e$oq(GNGA(MJ0z_hv$vNr*Rkv&WgCRo&sdj%Me-Ya*@R;vpks@0pOYU!rg=&`ap z22KG?5GnvTdId(+g96mfud6<>IEILOQi*t099@~IC%sOT2Q+73P)g6!1oE*TR=i~2{_4=%yL>f>?FWx4CI40 z)fJ}yZm{*2jgUnC5;pSa77kv$D_QdI>XvR z3OtID1~jK?>ku89kzAlsS_II#hG^MmI0J4s349>m1~XKyKsx~L)KRIYxBvwu5!Xh6 z(&}*#%;QQbZDJbpyQ!j^D}@{1dHlP&l-grw6q2n3hqSHrvCIYF`&ej~RhqZHs#YxE zj*UWOW=nqR#U#*Pk9S*x7!!b5u1{v9YQN)Be;OF7zFSZ7(s;AqSpmz^>PZKnuTrLu zCf*DrvfIxz6F`k^-lz8-r)3S;vXo{{GZ{#%7+1PUV`Y_Dx}rKD7UvD~ux^+Jklgg( zsaw#Rj8p=0sSreqrJ9tKoLZ3GW$owF%I;>R4B^bwha7dilmC%#*89#KQ)vm!E@(%? zRPYi=*cS|#-Uj7fmO9MTqHFB&nUguBx&2c)E!9xj@bj7y=!Y!{tl8Hwao<;*aXRh$y%oP+xKzl}L9<~wG+Qc`os93-M}dGk6QqCo-QS16 zP{4hDs{@i{$Pf$%Aj(x!;+jM4EaX(PELa<6y#Op#R$vf9p(r^o zj#3KUtf`jeK$4*0gm9UCGPFK0d|@2u3Kb~2Ep_K{L$)U4MW)LbWZhS^N!jr_vOoX@ zpqkgKxXXX|r@zR6Q5)CXM7*ldo)7@MMg_72;Sfy#8>^66;2rmYRl2};adk)1`=Y5U z))~Kk1SSPU8Ewp|dZ*su`4VMnl`5&3J`P$z;Sq|qHpo&tFx zn{%)0IkMM0c_vUkad|>@Q0)tc;4#-hFhWF#{)*IFp9hnF>mSJKaFXH$gs944h)P{2NJ)viX?zJ&c0q3r*bE@WyLe6ZeMYzrMe9k!iVuLn3Kiu;D|dz5Tms(^lxzvm z=`Kx+;}bZ9qBf{@43B^{#25Gs(09)alp-ZwClw9wOsdex28gx8^6^Z=PRC)nvGWtR zJW9M3c5tIJ3S4>1^68MgRkk%JQ!m(F@KO>Gi7BN8s>qmKUIgqhr|2O5TS_`)Bn}v5 zunWOE-@(G5#T6L^W)PkMxw)cCjsOC7Fzo^cS};EPzymauitZ2{>?HxdSr5=_PRRN1 zcYp`Gm<0hiq5)Z048B<3=p6!RTK1Gt6q05}3@n0G6=Y77V#Idxdu((H?~|BQbS1Kg zn{`}Ng!?1WXmOunfx%%)foAx)YFeX3;-hE}WS9_F*|ewk-};*c{Ia^$I6P1SNSswT zXdX1R&1^~M{f=%PvLh8b(n6B2`8z7^vD z7*Cj1_#@haCW(5{sMaU62uuT2i(UdLyrjdrZ$UId!45F)TmR}14)-K%m?j)1%)n*RZ=K)p;w!onsUJ5d9bhQ!~Oy_4{FdPrsA2s zrj#)a=!+sK5kL_NI^utj-NU1hG@69MN=?P zU?67 zXveyts&`bj+q_YFy91_wK(m}2bKiFCdEdU|b8ed}4i*T+D>Q9io3pEmOOKCXGU+{h zWMP8saF~1Bq1mDF?B^d|+T;vk!|&vBt}^^yE;ncIvaxYnPSr>`=*t-?t3+7r#&g7YxDe;!ujhj`2LtZKi#~$YvHlUB;B)+nZ4xK z@19iDl%F&&4%f|SOA39>oGK(QUBASf=x$eu?oK7>g^kTe!zhu7rRvm8D(lBAlB(CD zEt6j_B+JR$b52BEg`~Rag-x6m2aKiMrCKtwhpqYqTS9wm0ULe#ODDr->1T=^BN^+TMUPV zS#vw9HbzD`m4O0lD#g+K5eSu1J>n3IMn0Z@;(c*s#9Mn%8h)qfjCW4IJ2sY)ebCUW@BOT{u!UUK(6aeJ-f8O~aDP5N z-U&hsn}X!i$890tsYIyQ1X^JXwAJ$FaXY^Nl45u$P>`|0bjWz!UKNnZ6E>DQSEK_a zf%4a9VtQkhw&V4ch~gG9*wGRTOj^;1t4uH8zIj;6)31l}zx$tlA%B!n?$6owaI!XG z4}X5+QO6!WlB9NFT;d0kL()#noW2-jX=mu?kCy4k5wk)SuUF#5Q9|s3s~mJHiq;ix zc|Um(LMhn=l~kKH>{ZZQN54Fi2hhCWWZV_mmIq1jOvO8Xe+ky1BG@`wfkZ&JdA)+@ z;=;Jv&{_E+Dttr~0>n&f5gZO_Pt=!_97}BHkP$({WViXP}xwh=X5* z4KvIs$8dXKSu)&2-w!(Q9bje81t~~0hI&+|YXST#cvj3EX}GJbXv??{+YHt~bUkR^ z+|@FGz{B8Y2s_4rG6F7~T!r9um7Spw!Ra`eo?`Kj9=Zk`rroiWvBy>l&d3;S9{cVi zX2~uT2_%;T5!q`{DoD@=HUpYHsE~jMuWBkJpFA-fETWwxuMMy~fTLk+NpNH3;|?+A zi~tTtby5+g6JezmIv!CklYtfW6ma6nA>lrkXmJg2m=lzom!v*2pddwpGuCc3uZ%b&OFtYN?$y8id z^g}r^U#J@tW2IVk1fPGaUHaddEP+&uqTTlV`G2#R^utRK?LBp@} zfO8!}0g|Xx&eKMPWH^S2?k?1*!ZN`-2kwT{Z%$^EMP`wl)%Bc4#c-nRzGfkKH8g~Z zS)wH8lO_Pg`v}XQYLJFjQye}M80dmexFwI&R`tBVJt~kv(+eYUe`%R6;F(C zS74%ZV6_&GHAY#`QAf+W8b*MX9U4E(VqU|3;r7!9D!+2}*`~x)x2NXm8bTVMJvT$G_qCKrU(1~*+V^| zu8rG7-~Kou?!Tn9n)rA^JoaVL#7#TCyNtgN8XrT~E>8T=#k1AY<8YvJxjv{d}qUFIQ!X0zv5{yfU31o7~i+|92PoR8o{p?P0W9tei zrhMWhAs6B*q42!?ds7F33xUkBg!T@Z*7$#B+MN$SV|NfO(}d%X2TNGL&e8J)Gh6g6 zpXtXFmfE#2p%o@&CzXIZXE)cI_EyOzRYR%4W>;X?b~*=~@SZr|D&=kVwx)Tfv{TM> z!_b#mwB>vtXDwnO0;PE~v8Mth69f$)q&E%d3{T0x@-n>|Zwz~iXEYPc3k;b$IgMs2 zhAHba4IBP5IHmN?(d=B`$fc6Gskgx3T2wUVQNO2|^g1vvP)%=`n>3&1RBHJa*7NYB zcz&`84{o1QJ+2ZsIy5#>J#-Y5^qNUk=Nv10O3pQsOv7)_Fhlm_d^jypc=?D2^E?Cf z;OJPlFu2$ui7?s~j}Jg8IJ#jP61|bj44Q_r(TpFIHe&HEFB+V<5_8JwcL#q;GBNnl zEvju*+&>8$hIR+n5_)s5#-b#GB7Wo)5TGENl5V4*8;6*SMZK~(fMDYzjQN6dp^ssM zI7IJo=6$}WmQ}HYoJ&l{_0!Iqen(i5VMy(bQ!-djf-#vxpE~2f=>{*K@v@S3#S2qX#}_cApbM)a$2Bt$oGHMO#>`|B(QW!12YIDcz~o@0-|V zCs4992X}zwN(cH>IPe;3Y5!YOb80A!C|)v@yV!+_GQ#|dJO`Joks}$@?RMxhSaXwV zh1RqF;Bo7z#z!=g_54EUBV4k(!c@jnmjYNj^0@J|5hWJfkq|yzqGO)5uvl|wRPbgR zyU6|!?&!ckBNa~?2`jw|Dq~`DulfAAO2M?IWp=D^1V=zKekRS#;y}u*m3mBdHrt?Q!eNC7yxSkxD*%+OmaM zRK^UN2;5}qqgD{)Y#LCF?KikWA|umx41pi|a)+Z;>d6eR1hkj?CJgRNJm9jM2xA&6 z!H-O*Qj|6CH;x19AlOKqGn~@wkNzdD~)7hw8RQ(My9p;z?=vH$Wzhv z!Ce1bv3iERe6o-@>kJlh6RzLe9Hth{M*Y#QjNi{no7tu^7GqFl4d=#w>ZGJ%G?H`c zJ(&~#HnnglL%(`srdj$*vruUS59_CyVaNZ@uQd9shl`uFL4J`>2Qf#VsRW3lO!5qA_L!dZ%->4>aRT9a9i2}g7_G-u#sB~FlK zgB$5nDk;^{vKxm_hy`BE8wq2hn0I;@+6xnh8i*>$a0)SwaCCsE6d}JcF((b}8G^== zXNS%Q%B^Q@Y$ITBsOl1%j$0O(#eo~HGA^;m_IMz>rUfnIVb-A{ZV_&V4_zWT+ZO>_ zT!<88d*YTCt0uY@JS+Pk8qhX;fM31o(v+d){uoqj-r;jT5G8O z+&V<>pkV4omBx5C7R)jmg+{Ol$x(7ROVFF#n3lYE9-i_nX22gM!|ZizikUkP8x2hYo;PB z2F;@gF79PmTZ(3(Bj7CxKQ!mML_HaHA!e&j{hnQ0vU}J{xwh=mv=&MgNwsZCH#3+K zUn%_3#uc*5>P z{ho|gGeQGB*2MzZhoyv1#1})w{Z?qoODoVP2U%X5P;Y$acmI=ylECz-hKcpEO`-Gy znIR-phG`|ERIsRm2@&K#96rEU`OKH03t&8nxejwZA>1lzU}B5Iup;pPfxSH$8#%zi zAr`T?k?0}%p)s_fh^T>uh7yKJ8$IeKWXPZ~L>1v?T>i_Srb4Br+HvlCHoHc3w#sBK znMa`I;YE$?M&I$YC=h)on3O$G}&cu^%V%Ur+SR7)h!;sj!jUW2J%Xl7(fY^cJ`sFet^ zwl0U~!YI&%u<#iQ>U7ltS=EIdODyZok=^#9z3#S)a6t}OmP<`L&LRjlMZpLq>HdqF z<2b%Bd|equ^wC~l;fT;`;1Uu>1I+iXXBZC)etk(7>O&HA@gPqyNYOeB0aTQZ62aqf zLe(r9$(bvh_2>a9L7*aoEMgoT@Eso3lh6P5@N0qDp{w%7C7au z&6P{A2DA(U#vrO-1=tp0h+g)pq3n}L#cHZmq@V)Z8Db2CX46kl)F_^i!IxAtDj(<3 zVbskX5rRYX(xG5Hj5z1`DIdZLTb}t-?b>O3jCGw=eZ*`!^Kq37=QOoOecAWS!_XvU zFD=m`NGIx}1h$}D##Rgq*5g4;6(G^UGCXG}Iji}40zpZas&TRzO#q1uiG-pttCssX z4U7rC+3~&Pf^jRj2ZeI3Tg)uPoe>UGfl#QAZk7M!`O{ij@j4v!yt!n3mW3tW)ikk? zf&5aP%aAyVN-eODr|4ok+ivcNdUQ+~8WgcBc~*$xEmHOjE~|WziT25w0=1{SaRu@JG zo8}I4=u0N^w|*v|X~t*npHVHRXQ8j;R)WT;cibwvLA@t3T^a;UVM&Ly!wvlDj+9Jc z&ZN?}u*w^LnlBVotC;yd@2Hs#jAC=3a)xF2@j@9E+MrO5_@q#$>;)%=AP=&hPWzxe zD2bpX1d<5^B{JxSd-@iBg-t;H{iJ+t;GG3ZYJZIhstrL4$74= z=I`bV1C7zv{TVr@o4ra2N^O}Gg?PfEZ}z6lQ_hia@4_R~3zk1Wv!}K@pkBkQ$?0;i zGu&iHMs#2GFsn8}M!O2Tx@7M#taNVp)!Tk~#9Y7bl|3c%yM(}JdZNH=C z=7!uc=g$5?dH98OPj1K`o!Te&ydIwDS=8qJ4KXdXA(pA{V&1X);JY5|Q&Pve_s4Vl zKE$W8`{U(FKRl`R#^5a8Q;ND%8x?K7V#enK3b}Ni(R$@q!(MsTuQt^D0v0X?CVGl3 z3EdDI_@)8}|411UbV3ayejzy?gt@TeOkyUOaj0X$K*kpXQt$1$+A=zusTj zV}CpO%H8T>aqbh3T4yiaY+EzoH>T1v_5OXO5iNDgnAiB+pvfDbySFeBe%29UYjdee9llul-KXvURo>;vhc7oA~^})d-8rVm9nhY!}XNH$7J4= zwv^(K0cM9&xv;~Z34iBg<=UdV=~`|4KB_GkUcEoOxOi!9$H)q({KC17+umi)+-$%P zl;?XUIP1=`k=MghjE=m1_SDAvHfYUPRs2BDe1+h2L`3fx#D1lI?qpxk@?x?-YAi3q@(U} ztY!zFw4+}5XNa4@z%K6xTb;JDnZ-Rltgm8Weo>+g>rfaU1ttXo|7P zz%tmr@ML$2g@G7J_!r^cN2H`+c_+1v=a^?IFbUz|I9W_993Fmn3)RL5{PB1`v-)Rg zIWkm|y7?E`B<+A;YGkqauvL3oJ3Cif=JP>wWw|vTF)-`V^4v)NY}wr~w6e`jTTdXs zaFkUn3C`vfc7RphGP5DMcZ~JPsXk?cL3Rf3Lo=c^1->nUlZ@X>%PJ7>z^#393eciz z)!vyMfCFGjLMY?lsd@>xhUqP%Pa@H3!skz(Gk11CE(p;4W2R;D@oN`NK#)S)N+qjG;`Zg!N-~o;@8eHOS!$#AK6&l?-lbEg>Axkh!0yh@+`0GMbI+fmS;sf3MrA)P7(~fc4h3DhUfNU}rzVvaX%7V|x;3vGu)7^J}-D}7d5UJSNDV&^( zCR{7msCc!<8v#a@>9?^Y=`$V(Hl_h)L5B|46V^;+L)iqBI{K!sIIRRu5N;4|GOu_^ROEK`S6!&>mMs)E*sP1+Ss~~wYNPlo_=|ZTZRhAdgx1pMIx{; z3q+nGx6E75?qIqg?RyJF!LTRBWTaz&!;ipQrJvtX9b3K;)v_B%-lRFYc4#s>DT@!8 z7R*1j&>7&fAp^gZTv za3wIh?A82*Tv50g;E)(t9|~=!-&Z6{QmJa)A#LBrp_DPg+gulFXo^F|2d-4Zq%Hco zd2w0Hq}a`&T}A%uE9GR>RU$Yr?1xEeYNtKp;q}UPq}Zlt54Q>9bGM916mKOO~G|#_v+#NC`P#jU z{aJ@=e&_W0dl&1q@lRD7SH9D0;>+KA{)G=$FFgLetNfK~agqN<1ONJeQW5g= zz|hvDEBUu#cL>0pv7Jt?dlF9t6vfFAly?0#;d&VpX%;^-!y^&3Vd zQ>_rQw&)PCZe0(Ped;E>)tTz@s*Clj@Ytl(el8Yf&8+$`0A{nj<)hR5@-Ba}E~J#o z@mF(HIP&vWvnbBp;0-L4?*7TX*<{4Fy4RMx>XIw8ZZH=Ld>h?499w$B_O<8sZOfeJsA$cr?h1>zZ8{19o0IEXhahbufocqf% zGaPwCf<)wseRj*)?FX6EJ2zYXU+l-H&r+tpNY1T#@W*9z0m%Jn-SO_EtMi)|*RI=^ zzdwx##XN=ANz64#AQ^GP1Q)Z2cfG~VNof^Ds3H`NM0c(tEkHW1xhQp)!My+rF}d68 z>w2jrXcL~Y2Zn(RblnX6f#ubeGDufk1q%^&Er^Jdvb4HSbGAf0=}XZu5z)5c&m!*N z1IOHe6qT@iJ09?IKm-V{6_q_>Q)=b6U;LO~)Cb=cVc=$NBK5%yS=24(87{i!O5wcL zA%95v1OyS~z1u9h9VrbIE`jrD$C&6F%sL2x)=B)Vof>uBPPtvM2s~vYJ`e$FuCbz@ zNcN@I;^nq5!>i%qMjBg4!Lpkh96H8Nu&(*g7Dy!$u*AM6Xcs1Ky3pNOo#Ot_uz1f5+qv+VXwR6J+I z1JdF`vc2tL&=S0PVt>^d~7;fK}_H&~+!CP9FjKDzN_VxqHi7W9w)|qQJ)d*l7P#tI>sy<+K7GD zf$KAy@u*yVaCt>c%Iuj=c5U`Earqsh+CQZa=9>1UbYJ?}mc6*1my3lBPcHUN-nR3W zeOheA7ffrgQ(7rx%TSjtHvQ$O_?Gmo75;F-zQuwIg-mC!DGA38DFewe84b2q|&`os^2*z${c{bm*t{NaEgCBeGL z{0V7bTa{zz59UD)WJ>Eo39RNtqE|%MjYX37X-Pj}+B);LNWNFyv;&J-r!DIMN|mf- zO%nGal_ox2$T`Y=Nh0Q~v%)0u27C*6omX0Z{$tyO#99XwP`b4IcT?|}U1P1`G8`!lcWGm6*r9ca2 zWLOQWEHe-^I7f5ij=YaAIlmHX$(=y)hv3C=uBln=)D%@me8EjX9JOrG)CAxq77YxD zXRQD+T8#QI30-IHSpFyAz3%_h?VmZnRwiz7T6GmF2)QslFgP(Z> z@i`OkC#xqcrP+c(597$A1N9c+Z?;0U9g^a)4jw-(A)m&F(3 zgT)|mS9vR8aw2qznQ7s{s&>B;{Hi zGcj4Z>mzQk`O9sheGRN2CvQX+7(b3vV$nO=zFdHu4Ed4t__ z*)Gy84iGRxpi+K}E6RJ5A-|;;{P`6QXA4+F6v_jHQNAmFSM46$Mva2`$7t zGsbeh<6$p^M6C383xo2^wI959tB$%+H}X;g{~%KBQh04*sE|IIqx+E%fp9PfSRkbC zNKdb)9^N*cM5B;zQaSl>z!wJ0nqy=H$v3kW?KMgG!4xwWbw|%Ks2Yet;B8+cqHo7> z#Y`L@@Q87OF>wmMaPyrz!QcE-#OmSxuInZJju}LAQ54m@{CbE$*>>b)1vA2-AQ_S_ z3WAVWNTsq_fS{bxrkL zV&cnOp0_7bQ;Wku%aU{^u9;W<^^e}C&BQ}PB{5v^2{Ey?38^PRwp~EVFq5=^(N$c5 zH9!tg%@nHtXp^r6oRgssAycpbw+hu>pD}3-#;%qlvuTbMKEZl};UPVRHXC7<7~Pp{ zFc-5-Yf@@i10e`BF<}Od7p}W7k-KIdseI-#hkM~Mp*g|`Q5YyBf?Rf>ACvSMW_V4t z1>!7VP?-n(S3(_O2VW^b2&wUlu)G;IBtRE!rdyPg!cGwDfG!be6k3WL4&*?+vD9EN zm?A=sw4}wmawR5FuFo-u;M7R|F*L@ISsQCll1jD@ z)`-NTT5eHinmT3|i)k*>tbk@a?aXMwaKNp6_MCrz4a>4-gldLsz7ksBY3q(qt#Kpp<`i9K1Q1CH+ z@@9O7U{Qna5y5i6`jgT+Zm;F&Ng56ZfB*lg-n3p5`FGD)k2$3OC%n zo*#(j)e6XUcXfo zGR$RJ(s%0HGCgO_b`JYDPT@%|i7Hk$vFgsr?8A0AqlrstQ-(KN|GYEeO^INs-u~|X zM(cOt@-_R&c(UA(LVdN+z)&u`DHy1>O(31NW566SHpW>8cL?vMGV1C;JogKfm=*hL9JF@(eoh@18h0g2Q_Wbg> zW;l6^xE8$ZKMF!GoexU$FGPc1*|~q;>Z6}3y)M@Bliq7$^^;$FVC=b(wejd^VYF}j z_2`+W?*l;Gg(B0B2PcMAoyfi8$N)b9Np60b(9heU1tP@+R!?k!9SZSS7b{eCYI z!&*PYT4WG6J-}abw9n2s2oqL2FLClz?DVB}U+-ts2p2YlcF{jwGI;8r?(oOLMoIYO zc6jM`p`18wEy@V>7bnz*gwt!kv!6eDPygfm)G1=X$o_bZ2A$sdZ=v^4ML(j#WzD%-B+^pQ^9!&ydRCNA1bazT~Ypf0T~>7 z`NsMuNBb8xo|=5nxb(#|%Ux=JVV<;&i+)+9P+WR(#k*UrURrR?^YZ+;-Gy%#!ra2y z*f+tYTc-!l*zbM23|<3uaN|^uNe}_JXoGO`_ILfNihTd>*|Q&v-WYtV-S@`18^1X4 zZrm8%eP+*}f9K~W&wn#|yY)+DPvt_FGSj@bzfz!6X>*Dv>?voqIDF9uYnfKaFQb+`eFHcO^RNO$}>} zl|!1%U=n%Nb%E`cpKFxPZ38=>x;8RuZ2C*hvRN$;1=pf-seV276M192ve}ZGw!)@s z&)dIgoBpMg=S(@s7D3d{`Q&0S_T#r(Jn=d%Mb}%W4Is?6x6Q#7f0O51EiYREemr~n zA@k_tUq38f-TCqpX5$+>&$h(29ZZzAt8y-U`PTl`@YtI()ALi|fbrO_v8PMvm*9RL z`#daAQ73I_M2GEOL2T{=5*)$xk(fB^~R}zZ)fX(u?i6fmJM(EEgLVsH~V3)^`L5yI$l9gcvbSA5URGQy>oK+R3>C9u^j=vwo^q1N`YGfcy9Id%7$S|-CVTiA%gtjo{xbFmkFv*R&}aaem#0m;oa zUn`5g))@8?vYqbW6@5}9}t?FY)q!H z^`Wvs-p$je`_(&YksG@cN~Y)3ZrC6qL-PYqj{upc2D1->Vy!|xmvG)zQ}u4NpL~+{ z0QDkBL*6fOoIVEKv9R%=4d>AhL)drFK1P7sn{pRJS==@7ZK6~GQx;->*WDJ#@TmXXV@>TPnA%u42OX|CcSheAK+j{6D#@3bfm;kXbo3SRup@z z6>oXMc=^kbFfthh&=-)!qMudXy^l=gU5Q}2wXv9>$B6Hj<{Q$z&u46Av>489nf2+W zy*{rPUG$gC=U|Eq_&c~0jCE!rISx|~G4|#hi)PKgf;plw+r@V0lMA!sQ{lZ)88es^ zYk8goLozaQy8obe`o6AU`oN2H^HYa}HpP&vF?rAjj1%&NeF7h0+#G51?Q;KfWa^UBbpNcX7FO=WW;_ zsddFdPFoV%PtR&EZu}&2GC!^rpR&IsZtl@pTSD!{FXcb*?zbMV6$T^26;Ti%^sfGa zTl+Y$@HWY=grlp4-Xd&cr7+waDGs_EJw#ADNyd_tTWQ(8QcP9CK-Wm}5I_}CCOrNXU z$K@~%x}_bqbNK~-tmE#ZM#j_Dbl7%p+XNE5y+<)l=eOEn^h>^d`)lpLhVS4OSHngX z;8*B{G3J;k>rQGA?%M9=>#1=NN4F>}cq?q-!t&Zl&97<ATtBS62_RbAC=^+yPkzeumaKBlTG~hYIMq51+RMW5?YWLJ8o;F+p0y8-4ypsCCqfDsm4f&c?;IT3&`ksn&AZKHtU6*AS1f4OCWYvg-D7PBINU_w(yx z>GU%G33O87v^n;!?N3IB-+JV|Hc=x(<0|jOd+9vcBST*F`{&=O?$mp^8Ap0~AldiR zNB$xWWb9sshWg(AWA}17zMs+Y{hX6OKJu6HKz{DnUrHXS|7YLoUF*M)J#y^(mwMte zy=0S@RG!O!ni@k+3`rzsJKxV#`J?#z-}|pM@klSBCgay%Hhw8;Sw-6<{4H5-i)_qMe&$9p$~$sBGAfxWux3z z?PAZW1S|X)<-_@ofm0Ky7d#w-O6TN2E}KTc6xLGfSQ`TPbOR5LUmdtanHVKL@xwCY zj4>JRx0a2vA-W>zKdoe=Y<%S>{*iKILUlrpbkqcPkQ)R}UF7?ZR7+%TAP?7rx1>Ji z`n^ZO*VKcr$324P-b?k&>dBKjTs=B>fAh=L=wahw@r(t(@Uu;8x!pFRhVFdUp0IqQ zp$l9{G}Q_*0;*6~ki8Y?gnn!Ok$^_I?#WPWS>4??ZRw`@Tw97ORErUdKm<{Da8XDP zf*~x=bP|x5L4Wm-B#hM0PMRm~a<_8=8)rw);3Y@0%CW73lyvTV2#ZWm%p~1x8oP9>~UX4lzYxVsx4b z;GHg5hj0KFhgN4w9WMuU>}8?^>!tzDGN;3?E6F8NA*Z;lEiD$s8-=M*P$gia06>AF z4dZS-G5+DdxUWP^n&EbbE)R-y|4EcV%iVQ*pXo0H2Uh2`z9?B4NY z9SC9F(JvPc7NR3|W?dd(o)AM_@u3|YfypYWhs{J9EsJS{zO3Nw$@{IOv$YJ)vtlV$ zL(0akm#Vh(m%-(|tG3@3`er01z-fd=NSu(7im~r(7i1=r^s0Z;PV=ocvqi6L5~Qq4 zt+JS|cs3qzvH*P^b@Z~Q04j$P9tZsox;PiZF=WX#uaw*Sghd@0mW|(fMYCRwbtmuV z62o#_l3J92743eM!xib*t91Mdb;bv8mLJ>Xx51S z%WR)u&R~6*iL6O0v54EB=@907vvo3^^=tl?|CnCxLs_tJT(pD4TLmwEup`f*W4e~p zls3cpQp_k$f>%%8N#$!D@IJU!W3%(@|3c5ShrM-MrUPcl+mgwy1LTYF$Zxn6Xl05x zRRzBFA%*xs<5?RYvC6g%6F z{E4;*H{3z*vtVFV51gp-$e?}O7K?Z%H~nYq!}g-w1!A$}E{j{X0W!?A4qKVyW$D5$ zN3aezCylla9aZt0i|Ks!tE>Bh2dnYqwqLT}vps57?a!pt3a|d3?;nJ2T@E%14TP>y z_v&BDm)(&9y7ovwM^q=C^8MYWtUojILy3pH1d(gw8GS_CIPYtc>A^nM-O1#S~FyW9K-O&dKO?A8!u9InAab$p2msrQH zO?-K#i57N=?p%wTu_$Nndn3htU{JL3MM=J-S3;)Td~PyD*5=a7v-yAe|7MhU(!y6W z)X1hvtFvrOl`iQ6WZV}#at8w;SQHw@CMcBOr8b`v<_1h~xdjtec>tn&O9c~y#!d8< za#ockZrnE_8fy?S7D})>_aMG)IAxWY%0|;M+6M1pp25b$x&*!foQL~EH!SRe_{H@? zjfspRO2?>qrakiDE~(XW*1-^9QhL3`%2?RJ3s8$zDB6bBkaFF1Qh1N#{#6n}GM^>V zMuU@`W+lW?Bu2){91|;3mIn+0Vr_TBfti9#W$J8jK*G{h$_}8YVi%^L<}j= z(PQC&lEWtVYho@0%r!+#t*+uD2i~s*4#UQ{0J^FHWY}niE*#ZJ<-~PeR#rXQ^z4Q) zsz<^f$VGfQ6AMyBBcNn05>YZkEv1177R3*yv#}~M*Q^j_y&hCO$KcfPPLK|Xk<@dC zbA!IfT&TVvCli6+$_1#8a|L;j1GX1r#vgpBzQ5&r>746n4+T#C8o8~ioj6sb1JOKX zGdR6xwAUcQ6_lt>9$9Kp9kOl7cbM{190K0 z`GM*?RZ~*JYbk~5ApbskS9g?MfoO45X8A~_qyww0Oh_3Sl_tL&=0m zD4WY-YuwMgZB;-mTPbYD8kHgv$R0Xt+o#?K=Ttqi_h_@8s~MW7L1fqgX|Q^Y1TR_y z`Q*?J>dZM(9nGz(zGB>JUdZ4j>2_gokKf$lor%89!loAtWMbQ^3oClg(`#8+$oY(3 zAZwlx?bH}5$Auqa%5o8=uM#4LjjxOD$xGo%0SWa7bJ+caDp>Y=U;netO-py}eZ~-N z;)X%z)q}-IJ<7T=2IwjtPCjD}D&8?82SymRNcD|^*T)#v+;k)cPSEm!Dr8n5gK0Ic zN)Xiu3=jd7Lj!@&niWYn5?uvyUyHI6JI=|pzAKwN03`T6xT+SjhlFTVJH{Sj0|I!|dOvG6a+=OOET7cki zKE2l29`T#A<^64NmnDP&s7yhuxgI%B(HZ$0smf0)v-^aH)4d0bOah`S-$ z)~kNOv<|cdFR;nqIat8uRsCc7;1>?*%rJR0$l4^xgdSnJP&ahYR*Fm}{TZ*4FsFrd z*<7aHzl=sEgn{oM$G`le_g&5+0=8T(l0XLb&cUE?Mp`7gI55mD8Up=8$LJKj;VOYT zG{<_QqH+}Oq(%p2i57T4TvIb_Ah(cfGf--_W5Z@F1v%+t-0@{Uw3EV@DqGq?Z@@d$ z8fPGDe0uR;G+poHz8!0S-fFr-I;Gd_!R%yE4fx6xF__!2gC{BE7M6qk%}@+3e=9(-h#fJOYZ!GAQt0bQ z>Pr$T=ELaaX1#PBUK9O_21~3BE2|;!S$o|*5HEjArdzXA$?aM*mr0{tvgEkG69n@F zKp1@+b52s;Sa5svvPG>*Fi(=>SrY+`l%8!ggVMS<>OJYL=f~#jm+CXr6OC%O{jq2^ zDn-#*??eouV~j=7%N`nG=VfC_M3E4s?6vre{Qx0FWTIS)C#?7y5Un>8lLU1>MQ1Gm z9d%0!xw~iMz5dKnfty?pNamd_zl0~1WdxK7x#+$XoQN-b6Jr~vCZ354*IM?abKlDP zBsLt`W6^B(^xukK3x^A}Th_^-_F8ErU%Q5J7ER@O0`br#leseKhu?->E`R^qwZZ)z){uI@A|^eYo8a?ZK z=HyU2x_`Y;J5wRo!XYrpL5Z{WoM(Cl&oAS^jr5)RD2RrsF?dN6*#P@%@ecsx9`fpd-&7H+(?1#p$ zSC@uL+xGH5DT}u{D<|8f@IBjK`q(M+<{p6UOX-(e-VP}|=LfUu2Y0t=V0EbeP2%JS z!_R%^XUAvG{Xq=!dF~1f;k1D<4zNdqq2-ip%-VOhnzS1;{48f2qxd*DBNzI(=W4io=v3 zS_Q5CMUgxcf8mq^+e5a}rE}{M(Do%X)r~{(P5(xIdine|F2qDX(t5goVcB?+j4n>> zFCE&P@b;yy{-ajW4X*N}+jW;NP-?L8S+4>ZZTk!}oPq1=+yM6o-EatD#vJSsL*kx< zDtQ%I#^~-L2gG=}vR@`DiDiO=dnh+V&!R|!Yk;c=yBgAKh0*n~@oOVMw2jrFindrf zf)u;Kbzj>&dj^%aSnAIf8N&m!OGm=xZ*;!gQW4x|mp)n9fgh@0n?LPECnDq|AwR$- z-gDTtUM~K=c>XFZL1=XLF>u<=0^@d#cp8l{6ACRDRpX?1pL+u~#DE=A16E`x;LP~+ zc%VO7c-QwKX%=!6rvmi%_Jcozg_qX^h^3$s5LD*axl^^>19kjTLpGluyaR8UP&v}&5=v(p}uNS)US_>a@+{B@72y#2D`E53VUz0B3Nd~ zMQRg`DHN|n2*Hp+)H|c7ZdidBi>u9M0s#bhbcXCQ0t3w|0>o?-I~N(B;B!wn;U6@f zDU`y^8o_`S}2Py;fs zyob^A)b)x6%v!-@aaNP0t2%{2;BS7bA;9$ekMo0rCx}MUC=7=9dv%LaU$xKC^>x^G zx1rvJhC$pGd(X?KogHl;OCXJ?k zspJTHerS6Bc-Y25R);wTjM?G27 zY{D3**eSP`7?~P#E(DsWxaeW?&XxIZ;@2;nPruU^83-f zRFtt^Q~z{JCBFQ#JMw=%();p)I?1y;duB;UIexqM?Mwf8`pbX6z28fI$+Ewc{F42p zoRpvLsHBvyJ-+eIM<`o_q5ZJ#;;$*&RDuL(gE+w!<$jc#;z*tU3@+mossEx@c!2H> zYH`5}V&*Barp#?!n+S4IUEf44$OC(L*KIe$iMBbIx$PFArqJR^HoO!)`e()7w1=Sc_6n^kLYQ45` zGCfR8M2I#c(dyy!4wRY}s#i2w3lnt~YQ3m8)cZ^rzjNXpxmdR4Lk=NM1Uh%qp*`_p= zegGd&%7X>x8?ne9?f4Nm%RxU&R;)Kdvu2XY5z7jAa(>acX@8NZ#l+}_LRuD#%`zb1 zr*uc;b75wM2ozYH_g$}0suT{gWHH)~D_rBU%O)=4kCdajlzpO+f4)$F-++-IELPVD z+6-7#=-xh5h#i6k@vWrFx!@#!XZI38R5>AN95cHB+>=VV+ysR87BwOA= zUm?hI^frX=;JWJweQq1ybJVcveV4B}v~=na=!;kpf$iKX!1Yn>C3Yej>Cd*qmZTWn z)v6rW7+UOG`thXik_>L!2mGI=7@PDLz^JhwW&o1q`lDj@@~j9)&ky@}|D}$5&dpKM zIToRII@1$!$XuC z8_OzXxaC)f-q#f_qXADR`ji6Mh;eoedPNgLIMQ%*)H?{F!_4ZsSWJD|tWY&HsEN86 zHNy~kgzSp82^;AelNEC0A;y{-TdYX2M7~G>T^Zl~;@7n&+$KFjj_5wIw3;tJW{WTBjfR$giY!!|k&U4%%(& zwpY6jRin?zC%xxA?G^&RvYdTHI2jg<5qA}U??%AST0SICadXWt6QDYJ+&fHk90 zI3^oxqw}Ubhx%kUm8xG!+B$+&+#We#e>ehqT5_?orf>asCxp>v4WXG=fOw0cuxro)~nPg}+Wa^BshZBDo7*aH{ zeQ#yM{^Tm0pgZY~QA*7}R{ht%{YnS1b|G65DRtNahZSWhuYg$%7(2s?5^OtQ?`VU$ zKw#hyMZD=@5eOj9q%Z7gV4+OPuIm^VVL;5pMf_PI=v|m4NlY;EqIdBmeL{*;Wql?{ zU}AO;1EPS_k>UYaU?rhvhQwB~Gld?`bWdvg|7J6_7fiN5u(Qm`174z-QO<+8xp9OR zmXEM!%tO|YdMW~6=M5#hNHIr})?l;h)Sn`L{jyrV5qCPU~}U9Ugr8Jg89 zu3&E&(8MVJ551GpPwIh58YKvwW7ySz0nh?YDQc*PcB-p)6W!kH0c|D{)&k!p|9qr>xB&c5b_qf0}WX7%<;Grbnr7} zR-}2JZOyrS1p;HhZ0Ilrs6nNXE`us0V%WoyRZ7!E>mq?j73d!VPimrcjo!6--Uw<` zqYswzt+Ym(c7p9x0p+K|v@GMWuxAW8o_RTbBcnUiy%hTwnVgGPe66yuZe99`zZRsf zX1PvKusm)9R4Oq7h0Jpjhuh=&ky@|m5OUYeie)|Nd4^y+h+aFi31}S?2S+taF)zx8 zAtr*CTn&{>01FwlI-fh6SiSYlM)sn;lKWx8=NQB^9_vN56cMIzvB7oJYuFZxu~=VHedoWv2k+KpRs+^`>CMETVn^n{Id$kBT~dIuLUxC-xaz7I-`^HgT}STrbF_oWw*QgJem{l` zpb4zy^a(?O-NXXoi;`LI69U4%%Rma6q6Lnj+CCBP5cW&o2wj6+;~mvdE>EvygwF__ z&gTv6UDcOTBj_+OX32LFAyS-S=wzlgqXeyO(h?qHe`De|-}kYAq=qZjzWz?M??l)L z=7WQUV9Y#PXlxY*M!cINc`r{A#YuKm7>rZ~GMA{MMy;D8l>+8AIvcdVQlP_#V;Frc zB7<;3xLkI0CMsWrWCTA+@EV-dWon`^7Ki=CZFb38)EDsoGq`j!`+pZ)!sE}gfec21eH&kb#iIFi4$@A-!V>$F3^?r+wG$Du08pvJ$KTw zueyVUbsU=@vIotA6A^b+x0VTZLzS`yZmEeV9pR&vW?8y_VR zTc~Ki-AoVr&D0r=+xka4+2BSPTkKW0Z_O&Zt`Ot)$P*Kp_uIaIJWIXo&dzH1vK2p( zmU43E@a;W^-`oGY3bA|@7o@Hq9V~*3eg7vSOgg#ZmBkj>4l6?(_>3pWvkXcgr-#65 zEU>XYGC3->=SKQ$f?<0H_CV+l(CRiD*12*vFEoC?)05yZ%TAqu;noHXOnzOY+jyQb5n^ik3|%;g)W!s%Zvi>Md_n)LRM6i_KA^+s9w%#2&P|eHnpkscRvE}C6!S^;qwUd;a3BxADf_a+x!PCGW`i@!m%h0A3!SO_rI&6{Uh3}- zXNaO5)#mHVYtg^@%)o1*tE>5Txd6a5mbpRZ>YD)LFBBLM`BdS#5xnkEks8j`kx{p= zD+Flh)FB8ZPxGe)x}+??5?uoXqK~z(Td}nAP`%(mN(@!BQK55y0?&wxZR^W39Vz_w zkl`QTW`Gu{4MR<#Rh}|jPC+V8xpXd6QT}XfpwW*pC8gw2-iqYXgTTiDLT`jDX#!k)YByoY0dHRfYoNg^Jw!Mm!u+DW7b_*ZH#o0$RLvQR zODzdoLAwLbv+iYOLo!a&o$(E76mc6%VyVDU1J@}Rw(xG_1Q6w)?is@=MZ7h30_32Kp?{V?FQONci zEs3daWy?~8FBi6I8N<^!xuv0VwGW(>HOkxB@v)!!taTUdQbggKPzV9 zTyVVJHln=+f|RsPcq>XsMt%_iVg|EX)>sp#XtuI1m=-mUt|iR{n!8U^ysanq;Q%ntvZ5YpO@O=n}qpyei~k5;rZ5T)UD9ZgamMwBRljjX-(vBEl4xC zsMgFto|kw3zvCJJx-vj6_skx;s$tX$nGu1oHHH~@P;&K2lB&bhgLA4izHIOZeF}>z zv}*4YWEMl}Nh%(~oDm2QO1@!11?idk7%>K2*1E%|&0esEv}z}A*G&L;L*tjd#dilD zSl{~5)J1<17EtR)YyrIo?gaD{i?0KX;G=(3j2H4q|7iiqB3%Jlg9UD2gVaoQDM&#L z<0V-kM@k*VQ}X8bJ1=Rbn!hwW-O1>cv-SqEnrTJK%i|puae)zLYr!`aOO0uAk#Ec8 zmHc$}N_fr;zCIi)=0}wq7%M#9xqIaIr^UlM0?DNVt+ykC&Yve0_Sc~66PH1vO^;I6 zUbW4w@Bux@vd%*V)Z10UiqJR~m^#JtVXEz^Jm|P95*)t|u!4QFBO&6brIoF45JrP! zOROW3oqU$^WOOa&bL_Qo-ClIr?1wXbd}JiGj|Ybe$v0r9n4oY3Th`}>KaKICxm5sF z*7({<2_9~dVwdXk)#Ck>aR$_YqH?Z`hzN(N>sqxpiKtusL}WDGucTi4zMutuo0C=Y(lZ zu0;jW3cDXAs{U_oy6d6{v$f3%1TfjeJ_`RBLl%JCQE*)5;Dp8r0im))_k=)h7zSt zJOH~+p*3S*xt9Ww7+?a^%POn*J0JS@Do^1R_ZON`FHvEfRD-)y8`!znWJ zAQ~ozgfJ_mrlsT{B!>F`A0IIXC?%Lk^n!XMMy#c{eD^q~-dm2rh1GojtB*KU?})p< z`>VBPcu-hw&Da;2PGC;tv??L{g*0I93Edeoj?{~;VNJXiZ50lVRL4A_PYp*!{YcPG z`^xfu?h}y5VV%}R7gKZ~itvq4$Ke#{YJCw=_S<@_DoOZ$by=nYpmfdeEbWuU zEf#Csri@BkcVy;vn%Sgj|6CPA5w~AFU)@C*&r;+Ryj4$j+JRq~XV+>yfdf4L-NQfZ zGy|6^=gLL5?Em4>nB68O`mDxKj+qLY7Kxh$4DBhm-UkMr`pH(onkc1P`+>JoR9l%s z_L(#vrk-2w}zocvsl}=70J@uS>zR0rpZ4aIMtv zfnr@DeAy8>cKIeA4TpiE5!XB%505^y20aP~i=+?uugZnXZRNoQvwmVY+XdgpPwt6^ zTGsIpt(Xy0;lXy<#0X8TCpphN&W|NZy3zv1r3;kdN1?nHH#*3z$3``s(VRbUo zKRC<^^=MrDz3dT`JlIj@-lM=SxG8pkcq_W@V-#7U6HzQI0#`Q%%@F@qpLoGLY>Mb| zfn_1NUooCH3;o1-J3561q6<+bhLpFCRDqLeKw<`af+Xf;a%A;MQd{ty00~_wM4M0S zS{!$71mpYvFmt_IaqvKBk9+mpgzmhwpO6qkl8lz^+kRBw+eI^3BImQ_DT3byIIV(H zaR@aFBvtXJc+4c@YNtVEh1#+)sn2CGJiuGqyOL|( zws_2(G#q2_+v%=&u3e(cNvCTy4jnkW?nlsRDP!NYs>%CUVy}7rOFMpGTR|te=Ff#) zt3K>8ycj?h=G|0UACk>Dt+H8Nnhsw}M9wP9t0QE3wsV^E(8JqatFh`=DT;>K;25A4 z6vU7voLs(`>DBDAU2UiNoW%ylzU!{JC3eRGGPSeCXJ(t{4nD!g4cEM-ksV^u7uV}j zOj+WET^GGGUlUhbZ%A)DPS&ln$Lx6A|CRkqfp*N^{5$2h?a3#-5zBcrB@k?4m#X-_ zSvXKAVJb~ri7t;s;c;fXu%7cEav+0H1F#JjnvC;+C-rD`;){}na%+B3@6=i$BwxPk zb`MRy5a<7;dne7-3SWDHFn$$CJ+_gD@^{_}jo@y}j#1tabpzME=);{UTnx5}OoP26 zwdY67!SxV;Wid^+Jb$NhTpBNn6CE~CFv0^~_|@NAe95;?dE#nZ+>XVi&T15h@~xN@ zq5`{5?qT!s<^gYVpAoedHpDUS*hAmCc%41t46S6MglURq0q|TVuPWyN&oUE{XxS6H z21A`(iBS9?0L8QqWGH3L=nyO~P`XM(qpirvG3O(>T$$^lZhwY_tJlm9SMb30b$hfyYjVl zcTCj^^6fCN=E4Z&4&DQrnui)CvCGjv;}!ir@H(r5-ay94%sAugGuom+wy_g4Ml;!^ zu9RtX}s0&dK*)W^h;?*R6K*U{76LBHz)*+9Z8WX;JCI$qBH0<+< zZf!1$o%FM$LJ*?SB}%CZTq-MGL-ezSHac`D+`xGXYPnal99>LDwbNJSt*7zGn}p`~wC3B_v|ygs{fUdTKEofp|5u%!3R{X2}YH)ay}D1>k(@8hs>*p~|XS&9lq^Embo$0`Q|~V5C43X_C-U z2+H2IoQ|OejxVd4K0N#&AQvE`h#cX@R<_$ywgYm3+s4u`(AjP&9G#FCV{xRxq8(7k z6xmYFRPvOae{(pkSnhtEoR4naIT@%^vhHzxm{`?B%Yh8lK=Q1VNT`Zk_XQnea07y~ z^p+>pXS{F}C|;vcf(F4EQRBm-UM2r8g8)||1}T~)>p*bZSuDE%08J7CS3TgebkHmZ zz7fo2nL1gSdU0E#78(O|G$+QQV}^QY7c~qFT*GMSk@6Cq7&Fh&!9)=*$8hdfNvWKI zzUQG@Ll+x75shXx7-JAtPRM6jDOcBzv6si<^(cb$kU=Dz(A$alMirZm zvt-7osfDqowwR`2Z0C~k>odQhX|C-}hoB?_84alIc6Qum*0U}g@O=#*Gqj@g<$!$D$vvM2o<#3nZKB-hz2 zT#jD7bNJ7^nlX6Q^6IYcsbnKdUEisA(ZoG&irg)9ctlTyJo%2m_%P_KUL2shG>sFz zoJRhRXcCW_Vi17hJf0Hc;Ql2~EB-z9m~-_B*$fvg&odkrx4A7z#AE2V%KVr@Z<=p)q~97PwS-a5T-pI(2cw)P%s{1F0eAu`FC z2tXTfq7%IS5J;KaEiDVRBmAgKtVE8fy2iE}Kk>`<)ytL*!eZ~2QiscxTO*e}(xz73 zfc>s~t&Z^&p!V!)6!3s3j5NWoy&0xr5t4ujs8_qG*l_yLtDP$CNSM-9j4GS2a1TLL zD-?1vY6sr7CmW(}M#a>c4ygX9c z2wVQCYHR%YMtXJsy(RvJH^?kGI2XA_d(or1@ll-)=GL|bE81opO5B3rg{F z_Gq@eGVUK)Xcp_O^cQX;qVaU6@!i-y#WosuGO<3A`N@fRa=~3K1l>?h$CnEeUoO1% z_($H|f8DZbS1k+t2Bo4xcC?A1zA^Buxq!-qPZ!v0tghpg`rwEv+T3+#snD{N@^m3h zR#WYQNOQi>HZJ7Eg^i6wtaXwh!c7gljwm2%7%8ZEND1YP4dSo0Dz^Jqg%M5g^Hnyg zcs&xv&R0uD>3MtI+feQb9&`@!M%P`0+4Xw{)0+*v<47atv|>kU!^hy)8RkJN|sqh5Vm zp8H(%w^x@gZ2ME`1;4Ylb|cjv7VQ-mR8)TP!ntfkPIc01ag}}C=B(`O?%jSypm{WL zi-Z8Xaa~l>gvh6``JG>CKcp%RHBLR$*!uQwlxEJ|KD%_XY44pMZI1f` zPmEW~xBNTN--vHolpJ~$aoV?vlgL6+T-klE)=9C?`9`!#OfdzcfX^j3fj@Q!a)l`7 zb#Y-fVrV*m-oM6PB47Lg%r1O6!~WtAbgc`&zLBg9v1fk=};d7fVdV{+G+CZi>cO00dD!PvH-xzsL;>qf_M$-By%>_ zXg{=3$c?Zjh6M^Dj_t`2+bn0ABK?*Y#w@WrgAYKp|^UCA&-lzTctmX=38K z#`FKgCukgv!5V-9pa|Fh&)M5R$8lYEo>hes-J&%abg>1OV1}uBC}K)&j!Z%j-C-QL ztGYlIKv05Y#>?aJWk(Ei``PiYf&6u`ObT#w$~z-E#SdlEZ_5? z_BV^O^Y^b$e_6%ryT0ttxz0g9&Vr;^p6h<`=fC^Trybw)cPjJeJ`l(VCV@_@ltb8x zMaiMtUu-N_U0~R3uY!V3H0S_nu~IJ9dcVov0yW2Jy(i=|e=Mtm>{Ah*DWX4=96L!*~{Y1Fr z;A6v=Mjdin)UPxLN(bq|rBi*CfjJxL*pq5tS~4`@)Is^+mmwJN(0d=ryYb=8M_XMS zaY{wsyfT0S6LVntqmA*#dLwe+?-Q`X(h=#`i_=M$DIb}c29H_2>-=E5d08bo{>h%F=N#QzhF%ghkTSH=saMNCDfmOTHm zHV@;eze(>HA2wM%vbqe;q{zG)aj~H_U$h_DfszTgHc>yzQWud?M8@;~Hi6WS;L#Wc zYjDgY53DA?-JG7LpysH z5ylJ>%Zmg=;tQti1RIE0M1_2CfH_Rz}a)lIXN%+tU`&YNUv^jrJ%^7oZr=VYEE1i?^uJ^tyuD@X` z!EmOkhB2|3L9|ckTEaxoTyKPQSozeTCsiMa^3DX%IQn}Alg4I|m3fV{_ppTwv`}q@feZ*3|I`?UIK89lATqze z(Svf8vCtSLYDcE!kgw))qur>b@xo}qq~f9**ac{zZ;ra8fRPEBUP4uvAP7hr%* z-Iy28?tju4`CcUpG7*re*&CZo)!6E&MhZsW>*{Hcgd2w&NQd|cxWtW(PjP0aG6gW! z{jdE&6)81_Ke6$B^WyZDH=%mjW;|jg3V|w|(wAow^Rp$#0>{_0V zaYE%?-w&;(zS%LB@|7HZ5wmd!jb_hJj|X!`oh-)8yuc=?)xX&gMo;fI4Ett)6S4Th&p`gg8u_M$dwx!lbAw;Fzh}l74KM7gF)X>I0p_*J zd?YfCkVzsfyp=?8K+08dNFg3JRh1PbdzepLKKQM-@q=OD%;X3zIk1lOBWzS#y9T71 zIpnSIOb^OpIRMx%Qx~E=B+j2g$ky}a{$uhf>ctCrEFHH*(Ibs1;Djvuk(s!ay)Chr z3mK$8Ihl$>M%eCs{ASXxlw6l9@(5rayhNGRycEFTV{ufjD7iYu^3p(E>&rZbH5>J` zw?(1zISmpqv}9FUM#&e-i=zZkOuTGE0O{QKAE9GGHLvv@pck)$@gs?)Ib_MT#=ed%6WO(k?JvjnNtj{AoYWj$w+Z zoPr>DMqJ4)-P$wxk}g^vXM2IgxSlF@7@4+FbN_nV+l5!{OV0?8WEKDu*-&;u5@g0p zr^>6?S5IvLW-&6~8Y8%l5Zo<@L~LX^Y@Q;gcOY?e5qUy`bZR1lNoHkMyHHMGiI9p7 zD9;7s+Kt!U!Eu+mGou(ZiO`rg6=x09`lq;cK~CtC(+q{Z#I zd^xyA6Al6$*F=xE=chlTCgEqG$OE0xRRi=d(G<31sq z7Jz2UwE$PUB0jG1q47B>!0TI9-TC!zKk{7^)DPRL=J~-NdjI^*dv5fMH}Co(pMT&6 zingvc`hh&&8yh{hzkQx0TR*T-VXtqmpZ@yy>Yd8YfB0j(<*+xt{Q3PAg8Rnz|MCZF z^M`M56kC3N`5=XQQ&YV8r`JFKh|7Z`+izU<^<%5|dmn%Mo4>#H8L}VV zsz0&}KlB#s&u&Adys>3qnRp-GRM0nleB&szIeuYO!W(gsXK_d&Is%Kqx6SKhN%KEG+pm{v8b^CdNf5*8>s(7JCr=8cd4<%0p=SCi`a z9?Lfts|o3Rd8tZZT>qQq8<%?Phc{K@TYvb^eUqnq>(;*OSKqqhzy4dl#6NicZ-4Rc z){FOdcm3dL(p+q+|MquY-~1p~_6ZTPQWVmP4CWYN)#e-W!=l{H6M4<$gBDTBCLW(51ZAdo0*eigun{{d79(&siTvz1HsUV& zXu(b${yu)^zr`TqYMj7bt1J0gVagE8p5eZnSC=n6YJ;biv6Kg;i2P9~zF_zB@LTAH zg!)&NEx#CZ*%k_jsf7@7O)t>ge!o>#=Vq31{lz*J)y5jfPbF6BL*xX^mYMXaoafa% zAJ*K$r68*(HiNP^z~1w)T_U-8wRvJ<@(FKN`$l7ln@tRCa&}rx%d0c|7Lz9DGE>6- zG{l+hW`XIE4vT7V_t)a|j{o(!1#P;CROk?HGdnuv;*1NK>v+0eU}9cMq;he&pJ@zj z2H|8qFx5jtw)c2Ljcx`TnC6+OrfD)R9;M!}^jtNW#im z&)1N(pdR2fYuB7%`yS>Fz?Zm#gIEX(-9~A;>tQ1u(nDHnvt6657hUUp?>dp^gfw_Q z6_16c@1M?=6?Hj!%Wf=G3pi?)=tXOHT>`s|9&`aBoRcKb7Cwr4=Gaa3l$)EwwGdYv z@GQ&oWG_XQ!VpBIjU7=$QJBnkdWtq}Q8a43TPKxXatqP7)Fa^-81Z+xy`$|Q!tPF; zD9u)aDa#|;OHHlq&p=pj=}p{v?WKLU4d)xh2xdxd^qsUXwj3>$2Mz}Y4Af3MS-mF_2R*$<8QhZM^y6TGyWqnnG?Hl zvShpS^TTJt+k!^DJh8en^>h%tm!*y4>;JDyJZ-c}Yt0nivO1tUq|yze(NzbUw!{Zc zkO-3XRify@R$!7|vUyVr!B~a$GF*$oY#HzVu!OAR;8KEGxeMc@%^#hZY|2(x#Zk?G(X3{*YIUC%kLmyMZeqd!F~}5- z?ulr=ww(YRSg~>3hE?uknXCsisg={KvAj_a%r1y_Pu*$TGiBD~p(Ig3N}k2DDeqt? z`CKscxh7T51Q~7`=eSd%@rFV!tmehdJM66O?*Y>&ZxkI!dPeZerM*AHJilF|^SGMD z3_1TxIGVT~TZUr+Z5589AW2bxic}-cF?7`p*Zw zOcZBQ#8V(_c9F_e2!*6ag*w*SFxod`+c33%WOp2HCC?vOY^9XCF|<5YCWhrx(@an`v~I2Thp*_%c&AXusW5j^tv5QhfQIJMT#n zn;#)K7#YGQvTFdm$^C_4=5bGXti(`Cm=~g^p)tdvvyF-zl}ww|6(>r4$ViF6dTK-3 zbh9W54s&&awvF3`He=7%wjNCB#BF5B;~EQeL*x49kO8|%22vqE(fZIU4l2Bp6^tnt zbEpTpa*3eu*!?GGWRm*=Mae5zA|fJCOVKVZBt*t^Hm$uniGV#@#?9)U>k{IdaZ(C* zDnxLMU)=W%>V}OAlb?^f6DyKemu=fO$WK%)VgYiiA{KSbsVttgFTB@*FSI`!SoO%qs8uu5EXKDoU;eP zg=t3%{hQ@THQG2K<%Jc&^7SI>a5iP7V{5R1Y_g#a5~);H4GYfFgQh_Y%D4CZs^{}qR0BD+jEpcvz!ouW=mjFGoFw%@U*XBHCnzE< zCPe}X4mA2rC|t5pc8Did0WX^VBFY(EN2#QJkx96Hhy`0_$Gie1diHi3%n(l0`_2zw zDguL@mY8lc5lL?sP6LN%!m-t#JGl%1jF1X(xZ35xf#oZ7KC;3>dxf!$Y-lUvdE6y! zA!;7O$SY_wO{KTb!px?ZU=6}s%y{DugQ}2Ggg%f`iy@CPQ@`WRU-`MXvoSuceSI{V zj*6pEyO@g;2gn%g%uU7sPm`uO86}P67#*KZn_UW`?70R+5fwMU_gm3HCmNd`*n1H! zIeA#l`|C`=^07f;=v27(Y_K%siP5LoQ;`+!~(@!ekv{KW}($4gK&{Tfv){uze%t`LR~uH z5G$lk<2q09;fgwwFw+E}JhP@5=FMbxF!6G1PGiG#jz&YrCc~?pe5^5gEE+r;Oaz@( z<-q6VUxs8R$!JnM-nf^Dw$ar+*)nJh^4G%xGZyx+T-UN%kTpJv=2y#jJ}-8V+ULn| zfb>QbsdHa3v(&x?)*I~N=hNxJ{9wJdaJGSkQ4BV2`4SAr;z`%JOp;B*S#VDO!lQ06 zcwbqpf8%RgB#^5j5=gYx*p0vb=SE=htCEl=g)9msWdQyNN&3deavZY*$-VK&z|h5j zfK9T;ttfI(?oqvMnfO|};;7s=ApC}X76Gh;q>Wf8MxN(U$@ejvYtm|WtryB)X))?6 zgth(YUB>2y+unXl`_oCBEk|*NGIa*eHORrXT{z})&==gGv2okuW}OAb*IoVK!?j+0 zY_vE}Zp%vzNII^&mo%7vu#-R?GW3xfZ~UM$bg6NuIO;44Z6d2)M(W4n$RpVDXnpfg z@{dLq=BFk1AP0}^wGNRCbIhH_&zwV$i3`7;98M;i9sIX*+cpnkXbt8gA4~->JHD1(Afs@m=wy?N?mu#F5lkPiB*)+@32YciI!5 z{?G@^=_+OCmp(Jj8e9*2L@f!~#W``g)!kWK(<=w|V8fS#j_Z-?$>#5SRDBcaexe0&z!#7UN(%N!yMS zx=G@=Vk@cP2E|DZi-?x;EpJ8m8ZVT-wiv9I_@>ygtcZ-7x$?**$bQE04^12Gz%Gsx z@OwbBq*ip@P16Y|HiX1IdSu_*uI4Lq#__dd#$)<-Mtk-9n@;pF^XMt{+CP4#{c`k7 z!$Nx?c7>LNrNM~V@*);r3Vbt(6uREsfr}mSY{hGF0|Vpiow# zW)7~X#28Cj9g$IyGbyjMiwiwQYp9~ixP!@FC2E_`ljOb7ZANUDRo&e5aB}=yy5C+p zo$iOsWhM)nl$M^I1zVP$dRU#frdNH^Ev6c&Y!>hPSL=<*oT3+0bg{h6IE3et;~TGR-8O$vd?^e7+PW2{}{f`Ygr-7xvX4pw!vcb|67&VCzhzsAK6K486x| zQdlk~sTQCAcvx#6rn(PL8wm?|0cAhv1~3$^#PQY0Y=3XseZaa}1a|Kuia^_)jcfI% z_Ix%mpdi`Jl{kI(J8qfYVALn~Ey2j#`Wn@5d ze9BT-J`5FX1_(scKvQ(}5xUwic|O{Qlk(|Pfuw{zG)|Jrv*W_j@UR~6n84sMbl-M> zesQEcSvQi7xycY>T;13+&6>zrU=v#bg(JG$pbSNG)XJ=kvEwEeYkB$T`s3%Jf*{8U zl^~JGBPJSQLWtWW7=+${T=T1B0-d2~bpuk6iOe&eLJ69-i1j4sLYtmR8$f}8wE$I5 zS*ONv5#V@}MuMY`{nfAi5y>KIOazQo)Axy#OX%!O;)q~B=py4$l~49QW)fSBsV!W< z`;21f*Ynq(KD6GLetI0D6D*H?CV3^-8$!#Z{vJnt6%_LgSte)}l8J#F`$D+NazA49 zfL)JNQK>R&PSUx32r;JEFkX%t#0luum}Bq>dI}NVna^H)M)c#l(@tCN{=>xtGJJUR zPmi2T_H*IQ>EBBNduerloPG8qbJ+!n;=!oBem2S$xh6{_m^Muw z#V|0IwAmP5zR!3>V{CGsTV9R6QkuKnDHhpy?09Y;(2o=(V|}3{ZSJjw{X+7Y#ONiY zVf;(U%G-+`*pf^k$d8>k@!Gq8+vtsC+9#D+3|1TZ5J z@Sbok%LkIsIHiV106i>h9HE%D12t8U;j4a9#is%Z2;l7c3Wm+`H7@jd(RfsOeKg!s zpxLSzPf~KEICUS2r_C6=EUtU@lZm|^#_^!~2h%k#xtz`$8*}mc{KDqpZTKs=Ei;(N zIJ~qHqq*e&Pyr`J_EMdS8f`2s!$=9JqGK>jIF_j^r(x;YZOQq`*3P>%c~7cgZ(TA` z0*Ybh8mpYLDfXjWO>|@XrnC)y=J$ZuieNmOoN)KJGbI@lpOx zw#hdWKFWU9$m9n}DF?5-&KH4{a`5u^2_`qlEdBG|l=Sf}1e0%7sV1K(s$`M<cR!vDflEca@g2gVFEir=_ zWDUgX-(^=%wA`hm5n$txu>IM%A^+Pg*SNm_XJtp>(cRkIO1>}$XAX?|Vbk&=TgCx5 zw(2OaCI&ehhj~(H)QfD@8&_lEP@NKU@p>V@#Kx!hE=;N}{#9c$LX0Auo$eTF)bL{V zHBDv|M2V9Qg^ZGCI%e64?CiO5g~^aH&2Rd7$Hw};1dtcBkLAvER}BzTqTnTrF@p&+ zZE6B1nb!44n&6ulgWiYpruLm9teWelHXd}6TEQv{ZgRZW5|F;`5|avp%X}yM&Tz3i5dEsE=WqxEMr#59RnHn_CfZCg(R&OWsEghq z@xcl?VJ1DE%mbsD&4GWy5o%wXLuEZYsy*utQo#(gclmolZR`N8BG}CPjGtn?>!F7a z+r}e>D2Co)L#7gEQt#O5Y?KHBA1y+lc+c|RYgolEnb19gO zWndjj?2fV`(k!YdVbU`g#P-TCbf1H2(ud#?v9z|)+jB}q!!^Rc28eg{N9x=(kJjiw z7P9|H?iDLchpEBip-*@nPxhpXM1ud)z>gl`HkXCor_Aon^g4`yx*Uz#z zf_A2g##*xQ#h>ZyvPkH);A=fM;V^NYJl(h&UyCeabGzm=CLSaef<h z*fux9tFale5DUQso|{>tY>g2Mm<}s(;hmMbgrv$feOF$>(5XJ z3@z;%Wpc9tctZ4+sOACv__XP$oz+4kOKs4a4s>lFW{I^POyd{uTgKjT2sF$A4E2X;_Fp)~fRB>1IFb*a!op-5^)e3ERKh_aELB}Yw@&dE&6exj{odhE)nwFuuZ6{&E1y7-|cn2bGi*CUXJSTBR zlg~9ex!MTM%%%aqbG_;HqBpwHkNU@YXUIV_$Y}ptG1IP7-rDYG~KXG z^Xb&Hweb@_f6ryuy}aKAA5-iJSB%*L>Bxi`N?pk4s15#^DaGa^wD#F!aK=?jUOL!itUq0Ot}T>r_B%a0k^5aqqURhL7AnK}@H%MWg{Xwn7@-86EKa2_fP zgGOak1RDb*&8(}NRWB2qDIIgW;rI|Ba;qZ z6M+}`LhJKN+t3~;h1AYM>^C|9m~&OpXh3=5Oo9~I82tL>;F@N&r?MLPlyT?5GO6jo z+GCyPn5ud}$|g$-aD&Pw1XECvdc7{G#{^bwyNK*$J)ltld8t^i`XDYqO_oGv=@rA= zMX0StTYQ1l#t#_3m9$siGdm0Nz=~BygNswF?OUJ!$-kird17qIM78aRPRl%%yYf2) z;!?@9h2pdgY6yrG* zQ{kWg{+EJtUYB*B>YI(L5s~9(101OLC%B#3fYwSy2dN4ced1A9OO`HcB%7<*ZHEcU z%$?4fI_Rp-n!h{foNqd;kMwftLyq0Es`7iIxwN_MW8r01Q-8kvYO>|JPvO-SI#UxqV7~k;n^FGERjhmT8QD`J;Ru={O#j6uM!8}JcCO=yD zA|uWM;Ylh{DRXHWdp0XSDucZ9@}ambIPAvPzq;U&Jg{xQo+lB=hySP#kj#lySszaR zXEk|WtuNLlR!@J5m#5^@GmEuDMbn~QKX<`6bn(L0aQKN*5e@Y@u%Nr;8h0AcbDe_t zI!3fQ>B(yCBPDJ?7jTnqC`jk!3X20BFq{Ya6E8JoXQuJM7UKcC{e@Ig36T&gupf~O ze8+1a`ssHw3Murt;mYoUhMYa9?$WOZ!~sFZ@wHAC0bz0b(8eBOd4FgXb?q!`IR$N?^v7KLpJ^II`r_ zKYsWxy4}O+0StD^JzQ5uL$`E{tJ>u9g*6P^LQ=hYeYUZK4AUUSN0Q-f54o68rF#+& zTQhfpmy*@MNaLPL-;(PVy*NB-Ua=Eo8m z*�+4%IfYlu-ZuNGrvF58lrMmU&NJFNEoMqdA{W`pbFl?mORIj0#C~ckuiQ!Lk=t zLU(w6N?^(1c@i>$oY$S1bP~(tMx&saSw@LD7h|s=OT4ohmQO=TdNYPsGD2s|0vlDG z0EKD9b0nEl%tm9--b*a8<=KT^y89Jb%A6(v#iPfN{IF^gSu;ftt{lsNNe}fZ$W#4O zZ=Xp%C4zE+C4>X(LkO^h9qi5L}+Kv&z=s>>wHoHdGC{adE$BW}Z))=j9R6Tqb!{ez zsN#v$kqf*gg@xndw=UGE;|t1Ie4^~BPd!m4_jaHLye1)o==|er;Nf0Xom7rguGA7> zBwd%>KMVr9S+FSw9R5g1rFwQx#Zq$NR`!wytl0u}-o~GY#((UD{lEQAo8n0J$7LTZ zd(xtolb-5}a$*dwD)vUyaLq`vJWMY(nrWlBQ0Cc%#XRB6)6a%m51l;-ooS7oPb{3U z8NSZ@49X&56cme*g5s;$Bel&A5daV!;x~@PnYJtAA~O-%dE#%DE~X;3fElRzrHk{M z$=6JWuqa7txNl_-%L2?AmXx~W zEUC&Yx38Yyj+CX%I%tCskkkVwUUTn~^qH6#Ktrbj{(L>RPT>&Toq=DQWEvxM{bpDa z$%M2j>&JsHk3B@z1FGwVc%`2AXhPr{kMEv2D8Ywpuk&y5+3*Oco%*mpaZaM5ak)7& zi{w4*E=!#ct{y;813R}y-cqfEa+9L)qc9Jcb?4`)+IV(wlDAKXKlb(|P^$FFjP9cE``QBq8Bn9%)Jb!@o?w zf4^T`dL#d#obdW-|NVUbgj8<&qe}VxXZxK;B-i3c9_iog9?4>O$30)opW05&#D9I_ znbt2Z{ZDsi!h2xrzZwy(Q#GCJGn{;u@W2zr$lA68sgskGYNZ1r()1UP@)a|%p0}cX zW=QfvNsa-KfN9N8alFRbVKQR$HxKawconrEb1OQkUv&}CDvyy52n`+c=ttjwi;*y= z3k(BcF>dG}!`o^Y_2UUciEM34USsSm*~;pbmzhW-2XAaM{X2X9>-*%i%){~yiXy4ZZ=$n$1%})hp>mevp&7%>MCRNv?#hFARpzv!k ze}ap_;7%DSN@ngimqJ;g=99J9!2(tWFjv`YgbPl%6QI-c3G0#(HM&2a8X04bq0;(% zcMf3Jx_9Dtl?(Ukluh(P#Y1|OHj`_*1`KTm6=ciEZn~;hBZ|E0_W}eGcfC-e z+O>F!r5g61tCQmKK^B^Fue7dp@-wR{!b?rAK@8`X)AO^Z!idZ|TFrKhY%YdT6gc*| z>{8%$4j1Q?XR0Ac$Lh@Fp0i(4%OR^Tce-(LyZ_91xe)3nx=~2x>#OmeBkPUbtqKx1 zW1X2}O&yRfl*|BVaJdA z!2rR*H@Vqiy${UAUD!yojdzyOy_a&UAnnGkF&4p^q$896YsC*Y!^vpZ`H?W3ekeWW zlMRhbDaq`@2h9WZycn*pqAtv6`chCP)7xs(_k&eNgI^feEA_?Gq;qv}SGb+l;e*@U z7gDh99q-NFU!WXYtWu#_PRkzNwzkJzI9#$6jOFNb=oNjtGK)KIC!xki-EhP0tOfd{ zir=Btvn#$P40#HqzetB_Cx_Z$Fk+sB@!4Wgp@(})Uw7}v3jVdtdGB4f`@eVOTJf3t zAANk}i4Y5E>E_*GUPL_>5-?gQUU%pgVf+tdLZhHQO{{9; z$uzPvNJFNvDU~Za(;z!3T7d4ysznlY=|Ozn@Zy?w;U5gH;dpThM-zQIm3Pe+gntAp z4YNjA;O1$UH)R`_hc8Ae(Jwt)w%rD3%BjMLG|;x;Mkjq@e(9~9ICsWLsA{=KboNfu z7_}$ttMSSn51<~$9I5~||DK}$w9|{7e5g2*06N1GT=h4?-H3z3q=Qwk@ScS2Pz}qSyX05vYV3dKdZSksRDTS74s=TrgGZ17z?Dz`^6e+|O(G&P_zVZw2`;L(?{tkyGfE`c27XwZ?Hrm4y zXpdPc9BF7zFo&&(Nwy7u$E~nK-4(Ir!51wQIvZD}6or-0-ZQR65mOl=c_Q?C z*Mfsz^uMWf0U<{%*q73iVc&{P;Kf&5HdLnWQD>VDh$BHB-vdY?7~p# z)D~BmjZG9cw~xhxVCmRCBI$!*RN6dFfVe0`9zL@Qile#E3nlAW6#}ae)s4`zN;lqb z`M-a@D2!esCA`}(KELPR$qn(1W9lZ6sD3`lyur(*E~yA7y95C~mxDU0%-6!uXa_Yw zUin?j7EUm*bfq~4xeMr~R8t%H3_waoX^JWMZhupPCrg`oxIDbV27~_2&%Gkz0~Zd> z*soL1;y4AwTyU4n@@lkPR$Ix^fRT>$dS-59^KtuFT9!k08d1!uSv0xgxe+Fe)b|Rd zqX1fJrrM+s4%irdd^Q>^8!57orWr$quFB_MJymAT#=(ejX-spZE7yjBUO5dzi51Y9h`{70_!N-e!s* zU;ohUArgS3NrBroQ?otHkC-Bp4%r6rmrErXVn~G~GMR!GQD_wm)NmhSc|U4CYGP=VwZ%Tl~l-XVxUJN24wi$ zHDf5?QCt+9k#I_EQyPpq&&;e!BnHu_QjPRW*~HEPX4Wu+(YjteG-LK=vA6(=G>b!) zD`XF4)T#5wFW$0bSNwc}n)Ctld*)HKP;R(GU=G z0x^v6vr#@y&&g1VFASkelEQ4;qjq8>pJe#Cqlos}2lJJK`Dnm%9-BHt)<6=pX2UE2 zvy?I&-6`v&QjfAyZK`b8+ zCbu6YGDx~XnSC_g)q+^%dL|NSu36lVX>OUlG#p6euvUmrb|(II%TAydd(^G zjuvY<&OonrC2KrCpRBVuyA$ufoDLr?_SeX5ed%|;Mn2u5=H1R}vPL5LwG!ga;62_T zO$X{~^i%^5U&jPTAy%c`Sk*ZTFfWFj@$4F4`pV*Bda+RX<;KC!}zY`^nc6XewtLW3nuT#2R$Xt9p;CwdDYTm{_x< zmMw2TpZW*(DpPr~M3-8NrN|H00EB`oN*Gbg^D zJRSU>%{4cC7p&?~eArnEalAkHh|KRNz)on}^=lj66lF4@m#xC%@OUq2ZIv$ACb|99uh(2|*Jg7x$ z_#;OIa%LPF;>cmmMO?VyA!OBMA8zR(>S&lmid>CW@XZHVbf(`BbW;oxseSZq)e4!t z4rRI*rB^lBx7`~XJePj(rs7cyN-knf+5fy2GpO2+(VbS4Ki4$|RK_jxHyzxDM2`^o zAoPSojgBAT7KVL(sX@LWI!zM6o{n1k!pn_F(H(l-6SRwJLT7h^OO3T>!?XzBRr<^N z1Q$DVCW$&!CYd)$MaFC>>h!xewr{C!^RU0j>_rf;j-- zXm*#|EQQOK%V??PMXA{Z{3HkB#S84P+N)#@oLD_+^vEW7Z@m1Q;+ulI!bjWz zih)j)mL#qgq+aTtt=|FU6Kx=D?}+LmjhZI!x|LCPMwZhOWV$gkGj2cpaP9m60z!Qg z2@x}~h>JVNNew&clf`dOgUSVj7ix>xKneLErMkx$Db-wx*}}I-B^jiq-UuU2Q!VcO{yJGr?>TnASn`)0o7Wy|03tnuniz29fL59zhQZVhsLx) zc!`>^4&R%v%yBr)KVi2|EbDf#O!PuvFm=JT#xElSjpq4SFhSP{9%YUB%6`M(Vr#Sb znMiv(*VugRH6(d@`R7>2Lty-gsl;qwvB>P>pATdODEqh1+?*r^ zY6=U=6nq%O3>x+5u)npZFnTgmpnZeSw_a>rDDug?tWD=UvpT<+sn9A9qDj_ZJ1o{b zYtUDA7-2@tRZ#B6R?@aFa0St%VHW#)SgRkEC z8`t~fYPiUx{Hw^-f0Wo2efbu+$LA~R@qdu@?f?4M`rPB+=o6iH9KQ3H($Tk>v#N< zw-BY}yyb6KEbxlYeg4XSF2~?K{d@LL(*5VEUaO>kpZHPC>f=Y0Jl%|{?)8z!y5HJ< z<!FF)T-2uHkJ#55c0BO8^|3nD^^0M7m|4??wx?qbpi1`h&qr3?%NsFZ`#A zI~Y;ysD6`yj5D375;aiG7F`)7jKMw!Agg5}W=K#QJ57G5 zC{Mg*w&C-~l*>0JYk^^Sr76Ex7h-zh$!|9{k821l@Z(>)^QVjHGcFiJQXwg0IL~$n zfh|hfOLF>Hl3k1NB@toQnT@AasLiqrC)LsD#CQ;~MgyUTPwq;OrAeoLuFTKOCMx@I z8ukL9HqO=R#Oa3>g&PZty_enY1{$hxu!u;1;C4GTvI-P!H-ywOc+2jv6SW$+G4lit zaS_9_4GYgiAK&COFTx8<4fTNkbH^Qeb6n{5_wGK#a*d;9%0xZ3XYw$!TK6q%+Z0qF za)FkI7;#owMv^9*Eh@9;E&w2$KXO#XFYW8O21D&W4F08R0*9pf@MQhd;a1>o6w zeeGLYJYQ+^6Jg{OQOK)r;x zq2u1C=F?g<4QDhrDV0PXYuG(ZA#`HFTgJD}cvDQpP z7ZR`)07AVyp0Vz1VR)zU0~z5R__%bFwIb5refP~zhW=bUSnFsjJh{*cJE7$a&BxHx z1`hfYWgSD63<<7!(B*Yugr9ZpCF`EL^(WiBi-= z&%M%lu_#xDdjcRj*-H`ZkTI1zrMHJ{`t|Us#;UK}$&K)!vvjGkBOF@wA2QVBX*Vyz zg>Fs?Q8)D+mozX-ERj2%Z~Fof2LNK|kGNJ2Kkedw*;~teKhTZRzte3V$8)grPIrlg zc*8ie7xLw<`!AX6z5*xbSTP*jl@7mFzlfR84paL?5G6u)L8{j2_Kev8hFLwZ*6}tC zUurC13D=rqMc%ZWy`c>$ThZOKqLxL1U?ScAosI6cP4N}lG`>quYD88Re$^T2c*KvL|=eyW;eBKk8M1%Qp!cKz!576 z$TbWQG6%n(+GtJ21qEvhut#pBJj%IzlO{U_-O*Tt$exKTQa;Y2+)?#ffZ>bh17vhI zFWOLJUG6qhlD#D^06IAc0@Qt_mxT42-W~RmRFk`@i7d>NjmEd{evW77T2ACt#R;j( zOj!vaZN!+#@aAEtCMr=8R9&)}Qajbwv6#fjC(NZBIp$eryYgBTJmMgrKED;B&3}gIPcG8#VeLP-h zP_qCrR5k}Q(Lk1>q=WR;qSA=g%1*81$aQIlgjy&g5cn7|^Epz4vv9Keirp?t4sw{n zla{1XGLe>|XxF?wV$!pv+`NGHWh-jM#F_`TLU?fO8 zteVVO4e=JUUXz`XHiS-K8rhyeP=>0ts2AXH*;_C~D*o#+nL1=&*pmMoL+tzLF=po`12o_<3UZU|cc+lW#lq(4AU;kDKe>UQH z;nIpE;jhN+1>THc8%-${oq$G4XnmxE14RN5hG?+SXcT5NX^ESiVl&k%9ZWIl9Zba_ z+G{K0ev+21%|I(eW~Nf9EiI*^i?{@Mp6i1^by1hLf3?1uG9UZF^AB)JkcJ_Kt7t==*~rof*(JoSqW;L{?QID?IOj&OgdPDe^G3)M6T~+_-d2Dq zWV+f8^SRO32aOZ(5DwteLI7V8MC$dILxu8QOukUmUPzu;Fd%^w?Fc>rYnRK&-<{Q; zCzk+Yed7omph_W`GcxYG7HLZeoxSp% z<@3iHpIBR*4)7TW(stq5JiMmJAaQTHwk9tZIDGO6Q0WU7fSnuX@2nqx?XZ7$E9HwG zi0&TW=gdX-KCm)Y?qG42WtDwpb6G{*@4AifYV@t{0KgJweC)0}!u0s}0v2#jo?oiZ zMSt>&TRyh&>UQ|NuWsL-a+3+o+RsyV@+Z;Yed)co!Vcfq(Ks^rJ=gtU{UP^zW%Ee+ zn0|Gh#kbv)cMiVRa;No{-mhN&&QFjphIXSDPJ&lbDj-prtAiaU5fGVM10E$C0ZAf5 zSh#EDiL*gA59wh(jrg0)t@YsGN}jF28XsQPISbct$T&$VaHNoBf$3Lv{!T}*ytq*0 zi5M9WUkO<74%bOQua-yJjfwlS{c}3gNC?rvoHD(YPS17jF<-U~&oC%X)!oIK-pceUfLE_gTpWj@ z&%}A(c{OvT3FQ|SL}Xmw&aGL!2C*ZZ0#{j1NOY}Ppj%WcBFAFo1TGA}8m7#LAM2XP z9+Tt8y4zmecKT|HgIW|E$jY>2@$tdGM+SgsiN=#pQX`mQp`z|8!gG0|Q9u>9;lhSn z6RdM4y{~ShQ#VmmG1>d+oX3qJG7MVOpgnO%i!Ng2@VIG88r=gLGE?{)J~nzJ)O!rj1n=+PWM> z2F6Y@$%0KV$?>Q?)u`U~jLRYloK=amZEQ~Z=B(C9G}Z>n1f!=-OknNEHm;Bf9_ORB z3orRPrA$12Fp2mOBf>HklwE*i^Euc&^sT>lU9ts{G)LhlLClQ1(EznCn;Wjgac+?e-deg3Sec;$xU61Ok{n#%00WDS&~T;F~d~ zUi+yJ2-M+OH)!N9MBv763!5W2#f{rZ0g_A(D5(5+0i;_Rr~IxG@S6Yru-ZB~7KnTc zJ)Ombc$>tTaLPY9G6zG5QXU;1nUekeA00UsKf_@Fo49dP3>T$M0LJz^{IqckpFl=p zDg`l5?xXEldfqUgTxYg%B#vJw_Jr6G$vfDY37f|-1YAalOeh&EA#<#wk1 ze7I;c`#BZlGr=UQb|uU}7JVz*8cmOEWnv(U0MRV8Cm1(&`KeHZX*Q=fG_6L4C1n^h zg!4$ow;E-EbER< zf9@y-54 z4!~5Wz;b7Kz8`$b<3c+BrB4L^5Q6(lebV`-f7$OKS#29zH>L70!92d5J+kP-CBSObxdSPK?2?4Y8 zM!cPAxdHG3xs6evdpg`^ z7K0?pDL9BCcwc$uZHzJnbS^p(k}?}P55j`vT;~3iDBIw2f>1H&XeTf?F<9M*>H5*` zP%scVp1)jo)!6W!!12BnDIM9}4S{7K8wb=ID2~p>EWm5ga+})3Z^0?j&p@82Z$)HG zom&jm+}Zeeu~qAeqMGFR@$)G9lrNHKc9)8UxbC%1X8MesH%`!<1xSq zsLP3()PUg(wU7jCIXE$VCv^))XOdW6YDtJP)R{Od+%{qDnV%zQTKjZH>5KdV+0*kO zCx+EMkT-+wFq=Pl%;Eytko+p*72#Rr0A?grNw{4CD;e;Trz3@s#cgs6A*JQklsj#C z7=ehqXK@n1fZ%XaTn(fx*TFHuC@df3DM%kfvr!CVY^*?$LL(v)gm!|0d#x0>B@y}J zaOM$mD$h^pC`u}qkY9uqS`9dg>rh2uW};h$LVjX0k#I^V6`A?OJa{}M=d!$%uH3I2 z!_!FxAVN?vsmPx8mVI`I<}ZDt%=tw}yvQFtq<{bZcgn^lWKiT4gODF3=vGQobtL&f zO&ieW&31^=qZ->a<2XhM_eAv;TpN{>o!(wmEalQ7+b99r(fp=+lU%=g;HY}#Q3L?1 zHYrcF$rDxe8l4i2lhvzIRgXnG3z@k>&kY&+O0O1YEkomJn3u+d`5(pk;kH-7OomEFYHb0RaZ$MMkNkx=U7fkMZdNGh|jZ zrWlNoWag|f%u*!@PGftpvF3moJcB-%MHmAuX~u}byX^1(BCES)pz7>7>$7wAWOP?% z#_Bh^Wk}03;}y}4L44nLT4e$ zv5h#wUHtCO{|iS-eyb}^K$Z{r?eg(~1V&(%AAB=P{h0|gWr&4uKxE@y;s1}Si%V)4X@a#I+@Q@$iOF$vX1L5lYuYOu}a4nTz ze2yUEj{507S+Rbop`9$F5#fZMhNy!>4;@L_rsvfkgbahKSC$H}U1-E!zWslF>@xa8 z;1Ku}yn;u!fJ&0n80aLP=6s&WRe{z~y04!zl>z@kOwnKO= z!lJZRFL*aV?=9r{Bwc6Hw=*1NQCq`L9QNZ~HAWxW1Kh*(En48QfY=Me$rld(t?S_u zuuY;tb68AI1X+q$_%5MN3rpzkH`jT1J8xKEIzef=i5D^A3Sc+-ya`4;k#BB67C%T8k|w7z0S}EFKK&9X;i=XVwNBa~I~$oW+PiEDh>x zkPPdbN#Hf!G*dvA8v6{e0q1CgN5>-|8;cI2ln*QqxG1~7lbFqTekhJB0F1oDC1Vb4G5~hWn(qS;kw8^g@e-%p?JVGY- zbL7+8mb$$UEnUIs&PzRh^kzeMvh&<@kG+khJmbJ>LI39ZOt1LqdjH7M%?hM_YI-Ky z&T%5mvVQ{Se*qy5Ju@H;nN!(p$G8?vr;REnf z`fM2Xd->CLZXY^9e|z@vZ-#dcn?nZCS)gp3t$xfW6XhoSah)D-88{3 zP7&$3gBP%}m*4 zuMkXrJme;H8ubPa#{eroz`0ge9f-@=lf71M(494de;F>y85UruiQftI3kuUV((@G)SSY^SYD4XSYRjMEy zgf}sqgv}FIE<}U~<*yOmWczR4^Kzlg0+~?8Kr7Kn;uAfFC{Rw8k4lUQ0jy$yaUckV z3r`ykYNr9t5KO82<-R51FjRuJdB!!;NLf(k75rKQU(Urjqpe$ef|&1Kj@Ge)YeMbk zpLZ{jSP&!>QaNz&CjkHg+<=4i0i-8vDfV>_6%dH%KI%IIZ0TmP>-1Uuly5MtswB{W zDNV?I-+5@G{UJaZa^3PhCyd5^h+3AT&#&>W3%=YbeqM!;Zi7^a1H19|XYTTW$s#ZX z6R>Hrav)yHff8G&m+)K3e{v2M-3Krq$DT|xBS0*$=xBq-FP7+jiAJVM41F;AgCVFv zsbrGDvWhCEO+%*i$Ol~(RYL5hm*CHT;zltT`#}0+7J-@g=1rIK#2LU8xEB!zS59n6 zHv%T%1WPn1f;wE>h~1>)^%3!;fhX3SKFZ%5d7lJNE=+*{27@a^_hFtB7I6Rvcem@n z87$Re&i;1qX|`(EWpxzn-sHA*J-m7Ot)v9N5U0QYm}Sy|-rf6b4P64j5&_e7?x~o+ zu;^(@KlD(@K9l8vzbpiLvy8l2gYf`*S8{ZEl&WbQq*rR-YSq7ObJf#_IbgnBRf0JP4wPPOf(A+lxF!eT=aKrAk5?O5JmoKG129Wu#)~ z%dON5e^JGDPT<%!tQ8^5Qau6^Zn|MR%t|-j{3cFS3D14+M!`0-Aojes$?B;oC9^gC zPAekjL|0C`&{62>PVl`Xob)&p+3HtNW`{pM5^E6(n_TLGOO2R@675~&uE^xeg`Js?I*vw*o*vm%VUr6>UAEkE;_b+Y|B%RpDv?n|0Aa!-{!o4?WIArL+4-nk-9tf z_$zf6i2L691^?j}d-JZ|?i%dhexb$P{dvFfk|U2@Fz#3HTMHEZG8YZp!1V~dy~G>a zC{U!qh)BWF{|H0DtT2qLZW>$Uh^8TF1R6^axAd;1E>~bx>Ke@M+zxolZkvJUl2jkr zBi|KK=Fhl;ju-{HTzcWy2fnLy$yQ!4u%7K)W|ljY&^6KBC3eZc0N_e5%^EH5l!6(( zFSY*=2t$kLU7p$J)Wee;FZP&9F*}rtdU-r}Uc{*naHSAR8c(ofrE8|JdBu{uOsMCkAtTr)Y@km9a6BLb!l+NLZX(e1E z{|;6yEEDiglR)#pAK-TDwSxew97JqDt6%e{!E?gdt6Trm^GmG7iP7ubB-LO2L0!cT z1K|6sUKP1CcN9CY-)geU4wwAv6kXx z^C;$s3?_NdhZ4{BenKmh)-2kqed?7u4;9`3ae$3}t?qz3D>{rAQ!9>c4f%*HNP~&} z^}IqmOQ4eik+ozDqxxpdgp$IGj_t_J!$w65j03FFqkt-@080o`h3OyPANs`moc=QN z`mY_eK@Lckw?cr&vixM1Wwkf4O3T2m!|ntbpj5Ql7LxOfGYmig`e8s|c5>OMVmTt* z4U81HkW(>lS^^OcfDsBis0N@8Fb;4oMrVRv{LmJUUI&db8?O`hQT2Z6PqCBfEl0eW zpeF00EpgluGZ!6k$f0Yg9~ob~NtdE$dd9zYCXqu}Zvr349vL`>AR6+F`OrXm!nw0t z(GmS(HTJ}VB*#)M=-_0W4z%G4`(D+S>hhCG4)^zco-N`wl|&fmpaMs0vxXH*S0axRN8bZ^ebKHru-tsqCJ2@0h?B^Vnm|EGTC8=^&7tVR|{T6fhD#czkh zD9WWO)N}bf3LG3+VIp04jB=wi4sZw<%7#I>6{mC*Goi|e$y6=rhch*RC+eb^K<0e< zhQCJ~&;n)QZ&zPAMU8IBtdg>UF>+7NPUclAX2?;sYgEG8l`eZNkX-k%ngbR*NpV#y zBS)ew9RU4LzdUf*b%RFr=(1|(;>GzL6K-y);OD-SP)eujxaVq6@JbohMGflxPD@*Y zAy1E5oE;J;F!+62eg7N3t57a?p==51dNbYqre;;n_D}gg%2aoRpRpcmt-?b)YEQo+ z1dATYR~Xo(AaS|eGt3s{k53#|?belc%;mfQ-NT&^d>WJPgkwAK3hJsvqg=1M$`M`E zO=DszB^YImjFK_-OO1naK7@WC(B0cA$EqQJXCW&NWXB2|Qgp`I9h zXhbm{kRPrb&r2KUD8F9!=az{))cH4zT0lM{;w>sc1SmH>Q9r)5~W`pGwhCa_)Q@P0 zFP-1ygjVVpnez>>^|3vGMR}&i>I#;)t=Qs(8*AA!VKECIh)CgYUiat7ESmy0(B{~o zAu7bu?h&A=nk}32mpp9h$Yu>S@l}!R{^k*6Gfxzvml(5812bw_DjVbHWsw%(PV| zu!U`&>i;~-4u(6uU<*!f$~EtM1a(@dIw>~Fa9?IO>rR^?EQED|qJqi#Gnc#CfYgo-$;As#=d(_}xAP25K471RwxE{k z>TB7=1O1Kp+lmMJG~Iu8v(@S+^dTA47yRDBwvOcNod4@D(oqa8XE0-8JPGZw_`cHDU9U23;ubl667OE@HfL9`%@fOdTC^V&kDU?3-`RL;z zW{>-sz4Vt`MiKTIhsoT!FMS|7dD;8n>&)UrVji6C10cJhSfOV-L5e?H((w`kTB{ro ziS6BZ)PloZi2;4AXg^4rAb*~ahq}IqdNRW+aAPjAcI;PbHbMBxr4c=ECi|DxYI-B#PH+>SO1Q} zLlM`AdVuEfHO5PH*%{Ij4OkF6oIAhoE8a0MCd(-rszn9>AK&HwQOEh>sbU*ebXIEv z%<)o`tTY}=kAX~%3|m+Zxk$YcQ?6WQ9ZLd~9>B^>LF|(FDQD)Snj7-fxK{{ZlOC~n zpi$cE1i$tk){ZnNJURc=dJX*=t}Eryi*bgB+WI_)am;#dkjI>=!Q-!dRS#0U5>!vd&&u|*-&Q_RUQq!zl@o*BqbP$82(m=*cHcQ_r z){oIYJkM3egneh;$Ds!x>#GJ80F@bkMK>GY9OLWrl{ft~ippb&ipbWbZ=EKq@1;vp zBcC&9t>iY6DyrxOk)+*yGRs~{<)c^K(I0c+e^~GKHhWYM;Wo&@v>lq=!mT$|&I|9r zQ=3q_MEM8*;uZMf^vW@Fi8+vQfpO08p(q^}yCqRwQ3IExIvGN8M43yH`BC$>jR?O| zQ#$T}jGW{64mzBx_V1s6^NLPo{qT(Q1U!1-$k`K*J~DIh$k}5$%=IS=zBqIC|G{al z_rw&-zdd|+Ou7G>H*eHguD`eQrQ>6tx>~-6AKAb2r8a*r{-&pJ%X@!(;RM;y!Lzsi zg9Bv0{~pfBee@9>JNwMOOPu-MU)OQ9A5{L2UU{8s_OIqX*XMZLAAGk;d~)&P`MAF$ zD1Ypk@Q$zc0-SxVd>ush$7DU! zy2Ld#`Q$@yLOT?@bXmIdCDzTC9qVv6x>!Ta(o%$xN$!5xPCDOiHC_JRDdf1{B~9{X zcd7R_#DuT=cQ1)BFrer79LtDhW0j?Fo}-IJupa^$dy#tMEDfwn(+b`voS7wS4F`g5 z@Y1ER>v6I~;4#B;Sc(_^Utz>vfEKq=MN<+YDkfx>#ejpOx;0EhAzQ4nec+yy*3mQ8 zVuRg>`KHweH9;__9X=8q56OGI zSPrzfh$=xlwFXR^2zgBZFb;GRZP@@HRt6dMw1%LMDfmz0ZRxO*h1%#`Cb5koNwE5+ zA9QE~bIP-u2g!{5o9t++x_km=`Lj%GAQ?zpmsoj6Y`%wCet9S`()=FsbZ>gMf& zQ~urSYNsj3?Bm1?dUTe;%fJNg&@JdyNFYbsQ+uQuI7TM`c#xJjP?ilCGVzl)+htf( zoBV`e02#LYR_u4kiU*P`SRu?A3F#PolGy?g3rS?s>YZcPZb!Xz>wBdus-%6_SaeC;Bm(20aQ2;Dp?GiZf6yBML4on zpyDE+u|^*lT^OoNa5Y@SP)q%jbq`bQ0;aDF>(S-g-~FDObDNx+&hzZPT8edwHhU~F zYTn@@XXC#B2v{n^pu?7w0CBu~BF^n0>qiVi9e$Zb@j{@U}Hslq?Bs`pL!L@B@ zp9HsTzwr1}(%U>O<5)x9h?7eaLN?VwlzgMo=@PE;XbwAwlst{H@?iJWM~xr=I+(@O ziA&P zGg$xx6-uUg4Nho|P*x&apLo>oNvERf8e3?Lb}6;a%B&>!d00Tzm z*^eIMNqK4bK^u{TD;*(4MfrmQ4o8Rrfdy9so6_BwN_EeN=-`#DafcL9GfHx4px$y9 zPFR`VBeJv0!Mp_IlV=K-jSrWH;o&Al;IO_%a4JPkjgvy_)Ti=X?iZza;FQr(q7cZ% z%8Q*JETuR8`9G^k1H=M!h)=Gaj=G+*!Y99kIYr>y((*+T($_trA%?1+a=E4*BoIDz z|Adben4rCKC@TlJbQi8wce`P()TnG2#k9Op#!D}8n84tY$fswfY%V5UsX~Ff$jDWi z%!~tS4GIKd?Pm`aC1ySEvF?NiqQzI>z!eh$sF;diNM>G&0;*hPcj|Ue)fT95m{*G> zNK8oTYKei=&4ViT)We<6y`@-Mf{5<_5>zGq;^n#^SRMY9&KeO!Q4y1es&lN9lA_l6 z(*t_X6KLT!b=nSyRB&SH;TQl!)o(q@385=F4&yg7NvKW!^zMu29Vqy4*rqnPhU#b@ z^wEu#y^8ikj6w9b*C9#$n%0zu+=BzzYPg<4pjme3OrXZstbobrWZf z81f&Ivbz~HQ?05y(w%O~tAwUBH@L}$CQ4ig8njC;ihw3z3pNb9O1rK8k@=sy zDO`U0@?>pg)<^i;JmPKg2@Wn=Mv_KOT%=6OzNSL)4J`!3GB0Di zbCM8GPAxGxP?*(2o@riQV7!)EYA7C-k*e=@o6y?8=lHr!w9 zv#rb9Grhd%MMdp!AttY7w4b0%sTs%2nUyGFACB(9#|Ey);=@8bhA31YaT2-%KV>_x z9>p};u+`M^EndCQuivOK9ual%PHYpC$Q&QV&HGN@%GZbZ^ z2!~vOnhZ!$L!>@3H14FG1oc&n{VxY{@mQYrM0K! z3WviDjyA099$UVB_3pKmGX)2yo+;j+aqwr@I#T4TNv+^)%H(9e4%p$9;jwz|ob2#? z3wRay4VnFfF&p6^hRW;BtMd)H?G5MJ9EgfD;N`dsa&%x-{(Y&=HEqOk7RS9Zn;5@w zgbG=@yZV}U#o;CgnjUu*%q<*U>@@Hh>?|~^oz`7bv^>{u<{R_vl$_}qGQwp56)c5o za_nm~AHDYRiv3JacCgaSNpKwwT6i0;ciWXs&TDcXeT1-kRh5_i^k2p#XF|fhv9K|( z5Ibo+!~(J|fk4Qixzgoq&; zcv-%QRb*Zp-XbLRV5`I9Z~naff(}L{3`>X!Ut(tx+$*;&-nMswiDXY$Wo){6C*Xiq zM;D=%7qvASC_89#hU17*oSpBG?=#cYWq|j7rp6hAr#zSH+;Z~b#Qk0vuIG@V7 zXkLxD$yaK&ZWka0!GFF0-3bl{5XcAf!CEA=Q_9 zE2_{{ahR#Pr#w_9*Jp<>>kDXMgOYrJ7zy~)#)#DvnIr4L{+xUW1>^B?isdsWPNn#W&=WBmP!8{5zA+xNw9 z9DQBizUaEwy2JU?CGH5%R|j{LM``XHsCjJXP|VNhjLWa`_scaV2PHYfddom@&&c_p+O6*&!@R%i%dD_QEp57bt1E8if}7u)kEI4yHVlWk_K+V+Tyq ztj9Q!(?pC6WrwF@iM2DWGSz-=fg7+g*`J$(vJ(5a*`pUzO9EhzU7RZjxYrt$KhoO z3)10UzP-i!jnWEP@!+S0p0mo*7F0x43>@KP(!=hy|9gRK*jeHou7
H{i-C6`@~Su}Ozcr?Jzh&I@Rpd6aJjC01c zzw=hTy2N`?6(n5^o}WNr#s=XQVG8PsttqrAVhI6(&mk`&o$GX1DFDl4BGr)Uk~`3( zDg-(N*D^owQYmX8P>U>-aX~gmo#IIX(w7x>+PA#qJ;BkD0ED>mVQU`)ncdo1qz<*8S<(x;84f84>l|ocJ%HnZ7u?c}ecUaOhqc}< z=%unZ4A|(Vvr#>Xfh@AUm>^Exrj`|%A%uMfrchIZpkd%F+@)l8!Yme70G+q!fS2Bx zZ-43=y?$*4Yv<&>;qu)D{a@O&ec!Gu7cX$+P%Ym=Mba`vif@o%Ia~El7qCaa#tvnj zcYUFkhcQd&7hUCAM>jbm)ms2~rmp~3uDF6u1flerCUIN_GW$|zM`8->fm8gnP`xoz zq%lWQLfeQg2VZzC?vtyR$sC(n-`Z7XWDA#QVP)B@_hu5p>P&X<{(6I3nwSGH0gQyp z_O)Shq63Ok4A5J`n(U=onWQ8Mw6xhP9GXP#7OrrW{xHT&gUy*(^b@?3gu`A9r&3Is z8-ZRvO|wd}YG7RQ$A%G(<*OY%|MY*z!?j|r$Z@4-v*lQE*yb}6lL%4Z*7Pn?Fu|Ux6iEk|Av6``;wP zfN)ub*1yYnU@^U5z z{!=}*Ap8Y~s|=ao0}UBRjPo)Kh+?&_+ecT4K%Fn8+la z;jPJ^d-Rp%szXn)yR$8UeNHMa-NZLJU-Q|#q1_x0cwn+rl>h`iiTO5A1}>vb6bH|1 zr_uq)q74`|KwgcC5<~{4ppyTS9)YjaKY!1U3!#$FZjh9ZN*I90xmBqjT$42?GpLqU zJYWC`>@OL_MI{dJV{ZR%;*9}6v5@ERiI{sNB$rVyTs>qz?5jlhJ{4o zl0jI~wS-N0Wgw9bJ>9~~;Zk!c7YrbHTqjE`m+&g7%&kUDMA@^R|aT;b7WGPoWF zr6_PY*wSFG2UnJwfm@4m8et0Hzw5bps%0xu@U5! z*w!=N2?NtSWxS~wn2psl!hp1rbSev%LryI~Nhha}t)~&hq)KhDZNy%iSqs}KLdSC~ z!4qAPz6N46ai^~H*E|*tt?pQX!`0wiuXf?)i?#!Ulf*__?&fPDgc;OPIrZ`Ppa*n7 zqbtg)wCGx6dohliG4oGk4KCD3`Ur~|5YYW#FbB414Pg#x03PmuJGXx5Jujh8NSBca zK`v={L3TAg^2l}Is{@Y6>aG}7d_1C|Y8GU4&~?w{bEU*y8UX-pz&UM8Z8Sf5I%h^w z7jZhH&-6RRcmG6v3keq>VR%(gPKIm>uGD7Ev9;u=9`y>|P}94FEqcp=D@^VEtY2Z| zHJ~Z|jR#D|S*2x};f8Gutwxo@joI&94+ir|hb=2+yh_j*LP&lvZzE2H5Mz-51NtzC z^|pbnqUxCX7jC#cJQ1?D8(DN*Oj*{C>=BE53l&VDZe(liSQy0Rgfy-W5h|=>4eC=av zGn8Ef-zHhOD|q`2?=Oy7Y@Y8;?mU;s)edkUu=V=gmxs$M_u?9dgP|SPV|xtu$76aG z`vGm_^$49{D;(r!{da{ggw7+eVW-j7M)}Wg;x9l+^eP;|W}oh%uws(gz-RI&>zn~O zn0H3Px_J^?+Gc%0E_U;iXQ!^5#-=E{;uIO@uEb|@N*NcXb}}~QEy)>9NJo;f5H{-d zXTIra+vl*oIfZwRgAZra*oc+U=*UW+Ow}7Z-*Eg#*(;V)9R_F2hI&;ObrCoJ6<&>& zo1Id%j4 zul@+Wqx<2M(%LD?dS{`sQ$k*oodxXII9R$rmm?d_!HL6qqjH6-X0H9d*Z=ZoiF!u+ z4Ii=m1e%XDI1vc9g$9~F&_kkQ3(4Itb~@BkC>j4Fn4ml|;MMg$`CF5mv* zVhcD->f;UR!DGg4p8BLdi}-lu|Mq&Y@V-(7G}E z=YA0tpIu_jRx-STFnrYAR=t~)5fdo35h7b%4s}Y0W;7`-U=(H?w2@GntN;%38Hfd` z;Y$lwmB`>B(}P1Aw{VICBsdaL;UT`kr2kX@W+L^yZKGLQzLCJCH@7h$lI+P`14sFj z?6g2yJ-I5;`^3T$X9|jeyvb8M6z7;p)2u~spTRp~06H2K44W@iOY)A4tZpW#wdGHq zN*2YVdJp+!KoeDZ5aJ7O_yKR{O=Fo81ruggu=HZD$x*7hw*+N0N0rvcB*a?#G7_l8 zu&tlUT>Db@I~$fgTB5EUV6;0%zPO?n*?a|oJW96y?ycW5$FYP*zVFDK zPEY*4-p=WXAM5NtbkS$>AD$}sPoJImvCiH5M$V47BHk@G%YV}4k>d~l-)iU?=a~8K z`<`#g(eaI+!&~y&TOXH~m2^1Jl>&f3+;{sz8Qe(VzkijVFfR@*#3AGj=qhU|4vsydpS#ka6D)p}oW? z!G^g}y1T>@7q5%I((8IkraCgaJnq)>zV*L^nZ@I;w#uBQLwwNVF_GlA6`a?DjHqu; zMZ>wAXe9Xk^edK39DBoCFJ^@^$vyN`#3lKyMe7FRQH(}vQCFY3 z=S`ns^@-Id0nve7#lnYLZTrN$KyS8)3SufVEt#zZ+;?(2gTm3r=hL!W!Yl;Vkv&6hT8+y?bfjpD9di(R8s)`W@_0kUQ8S8)BQqQ-JhSxG@7#ItD`ceE6s)7gZFPaq& zG^ZKATQK@DdjjcqY}Ub7qgPA1*iqv3DHbo?P4r7C02rtGyliVL*Rsx~->h0wUrP+u z1>xY1D+u5&RX+n&3%!486z=DD}s za}uvRg#TwTka|(?ocKbuv#4j<0y1akP<4Wj=JDZF;9#xru&P&74a^38Fw2F8`J8zY z-l+tAh_yO|+Ki~k@9=P~8nhk(p}<1~PdS7Q4C56uo~%!uJ2lg?%%Quy#qWn(?|A%* zBCekcIi-h>$=VE2aXRc}FczaDR-Tm|t#Y`qt}~Ni9c%hmvi!>$S#1!rSg|GZ01|al zB`@(Bj5z}q#`aVPLtT_%7Rurc_$}m}W?pkQ4=1pL&3yC^N~i0whJ)j zReG=RCYVFiwC#Ac%|r4d$c`7`YsU)LA`zm^;s)g$08JBMc8Lh zV@}FgX2OuX`jZ+-UGMyBKI&@C5gZPHt819^pe6zjj9c)=uZRjIkyAe+cn_YA*z93d z!N&*2FLLk@_)DNuD1)&9MK6V=S5fY@RYZG%hfXK%WQV3YQ($_ChVB4r1mvLpq3b{9 z*#sTQ2JA)A3ye>qKT=fK;SgsH3R;7Yc-fktve3dF9R{Msh5-jM%=EG;9R)dLOMSQ* z&XJ779E5PA9}yX(dXt1KL%_&kEJfDAqqGID-TlPDuXBwcnaBqivbG={Y6uJW>J`}> zIiLtb2Wrq4nv*XQq5%0wI@F+DNjgRZ&nq;j3voef5ikZw%mvo@q7LcQQ)QY!X{|i* z(2YMqr*+BlA_)W~#3Ni~HLiBr=674I!Vj^~&iLXDN`7HRY=WsYb}YDZYDSw2*D6B+vyd5ctbsDvr|9;=?C$8{Dn9E zopA52h>@WiK6j8%KF}w?J3Od%QOzO9<#Tl9VM_Hvw0r1K2^EwmEIQo&#m7h4_;MF{ zt!`ZIGO4^($5o*yH@e_v-Dz8MCy8&@pb{=Z3@QBX!vD@Vo6X=_Fk8MVG#Q#$E-$<* zWHewd)rVDMPhAWGw_;HHBUc2pTgDu?Q7xojqExG0Rvxh2j*1M|^%z*5_w9fC3N(2R zaM!cxeBayb>gW)sAKgvVxkM&G@^jh9dK z76&moDV>%5;_=NfO{(m@tFtfVZs#G(ttCPnBb`&*J91i8^L|+6!gJtqb#Fa%7h}bF z%2Rsu{#kex6OP!2)0fr!4qIKqCmv(bv||=cjw8iD8uSU^Vqmo3)D$jn~96`Vi#=#$wjMCy)ai;R(wAHMQznB!EltFP6gS? za5i8UPg77YSKFgiwx@KdQwsS7RuO`DW9D?v>lzD^ymS$c&<6Ha{pw-@!!Y1nQUt-w zoJfSxiHJfM%ABR?H@@-}4uVpm@oCkrE}{0TE+EjQuIpkL3;0Vfr_;Kk7mGUy{=^TV zL?hezSLSEZ$n#vyvD=Nxj-LMyE>=1%GmO!i5&;fO%%j*xvZ$Byr44>XwL zPK>&r8wxZ9h*GiGoHuP4fGdre+AJS_>)As?r03G_ zF2Abx3m?DZz2RwI#aXZKKNp;NZT9B+n~xI|${>dyn_au(rk^#(roSm)on7jk>wRGD zKh)oL{53ay@L}F!&1M_h*?#*+=Ht^3oxOXJ(XiB_Nb=8r?V5Kl-_t|3Ued-pu6a$^ zNS2Yr7fKxbr%T)pR9~|a-D2t7@|_o2IQPeIeYLavSk78!y9KGi|DFM3F2uFi^O6Sy z9fAK!XFW(1`I1+X5DG_f;R%I<(qe=Ld~%jZESk?tnfQ+s@sLt*kpH@K2kRg2O($=Q zSL3CuZf-Y?hq5HTbFpCvK`?vAQY)BUyghF%_0II{H%+gM@(%Oa@S5bFY`y-PBFL^f z8)r*M&zsJgo|(RB6Ea*eeQ)pf;+0Ew@$%E*Ez8-dEcoUm`2Qet^0wlZ>11gKh}U&) zd@~*Y+Fj>wxcO^WIW=$H@Gm7fzjoJOe~s(^()`yJL1O~!!5d=&?17;12-qD#V-d7F ze!Q^=+5xG!{X-<7X^__Q20r1nq^Ou?X57Lt_!NJATF@Xb=31MbKUd z8jGOaF*FuIyW?jpg7(1ASOo2bps@(r9YbRgv^##rB4`i%j78912pWr^-7z#4LA&E; zEQ0pH&sYTQg`lwr+8sk<5wtsg#v*7B{ES7=UI-eCpxrSv7D2n?XDovDz|U9&?S-JR z2-+P(V-d7Fe#Rnb5B!Wp&|U}{i=f>xG!{X-<7X^__Q20r1nq^Ou?X57Lt_!NJATF@ zXb=31MbKUd8jGOaF*FuIyW?jpg7(1ASOo2bps@(r9YbRgv^##rB4`i%j78912pWr^ z-7z#4LA&E;EQ0pH&sYTQg`lwr+8sk<5wtsg#v*7B{ES7=UI-eCpxrU_{|6DIIQN83 zNC`?(_{8&2sC&gya6KpR29YqhB^X_k5M>11vc4gf6OW1OK!RzTi0~MSH%Cy7*bu^l zP#;9<$_PwO=u(1h6ZM1m9bSj{CZ57TRfw3T7*g?@K2OuEEA zQxghCLckPvuMlViv8PqVwkjd?Qez3cs7PcUF{}lv!bU0TByri4$ln4H774AxLtr7Q z2M{*^(?wW+-*vxEWLcU`i5W|FMMx(YkwW`{1Y(2$0Kq`Gjhhu0Iz=A=v9+Qq=pfir zlNzbgkW3I0imRQfBDN7jhiG1cSF!L^2Z&QtF2x~HY&Vlue(K#Xp&&uHT$w#jLz0q%_5p#>ECOfq$ zMVD%b>04Q6ncyCTibOA{^-HK7T@E7dDY$bP?{#0ijF2rJ;q7ZgXbEePzxw+{kC=ms z9VdDzn#@ji_fv6Q2(Q>CXpC>@C-Fcc0$F<=QGKIWa3+oQx>;C{BSIPLvBQO8$%wyr zs!(aIiiwP#2~5Zb?}2+FP4;bHA=neIRk`-6DXRS%UIeHvv<#JPeKf-h^ESrz6Zgr;q_J4u^JKqfVQpWjuYb z58KJ4zMo)11Z$)_cMx_m2##66W&jd?(~GJA-z};PJK+FvV@+IX6Ew90QB#HPp~<1( zC5+@c;bVxm1|*8iZ3gpeM9~ZrI;=6uNF#puAh?$BjSM~_W5@$w9}U!WaPyiGxRMzC0afk}=2~iGs*qOlK_ti9lOMG{0s>yd@qb z#=Q2qZc-%i?M3ilcv)IshRog?J)c~@+Y;OKWN7=yWy&JC?I{Jz3d3&A069Z`s|{ia zdz&<>2MBN3Cj?{y-mVO{hz82|47La+YW+LCs9Axe%maLZ;*A&)MNp>_vsD=3G*A)+ zj{sJnJ6b0w(su#i_VlB_VvpBrHptc#Gu}Ip5RwT2N+ejXufTUn4!3)`f(Ukk%(jD| z6Rc5pS`B8qq9sAfh^R}1Ch&%MH;c81QEwXSfoauiM4)9(sYZQ;z)Au_vn$|gWI-Yv z1KUvsF%csaW<{Y&J2fVTLn?&T{QIkqgW&$Df{39uAm(o^Umz+s>{EXMEY1|LH3MR@ zfRkKQR>sB=I|wXXU(bmGPmsOjn`4EnBn0TtgsVjHg?|Wm)$-eiZR_>|f>wf7ra)Hp zC>zcaBa}+-q(>4_al=@^2A5(w;*k2L6H$eR)9FDRWwY^Jw&f>Y8{Q=dY1(JLOs>44 z`5HgGdbt)5;@lGQlmNy-cqrZu*5aamcYh|CO9;*GUs>eIS{%=b;fQ0E?2n16MQE(5 z*FM}g-C~{~xlyIf9LyY=5d#&*4OZ!;18*yw3=>M38OnFU_5*Z4!x5}-1d%B;y9f)9t2`+QfVn}8TE`@BuB)g8wD_qMbSW%19n64 zM|li~BJ3o!h!2`7iYpla&RC|U%uFD-Du437JyJ#=C9JfIdO3RlHGx*GM^I9_LrCW? z;$#$JmG*BdK&Lk#&Z`ell6S;lU1TUS(?>pXID*0&L21QI7NJ)f4_)y)Icn*yt*$^izFS*BxU9eDxyg=d80cO{Ll|};P%)#J{!ylB{oiP~wkQCsIi=7`Ad7=R ziCj=DP>l?DK1F^clG-J+v`G{JV36$7CHycQA=?L{po1?$To?o{KSSXRY;OI|TQ5WD zLO}9g*wH0c0CIXrS{Y5wsj5I=sscLlC2|-v!VQc>xMTRz!C|2?d@bnEIryYa&7$s0 zDJsI{N;2V8yz~F=FVf4P51bAS91OtXfG7bfKT}tZPNphv)K$KzkDA2N`y+Jq4@|6?a|jh7E85`%^mhJSycT z^$F%j-Hfcn>!@N{B`<$~!UY`sm1?P~*LZO{u%J~2stAIA|K>c?eHh(dxEQ?pK~*~x zR4&R=!Z0w)ZYzh7skUeZoQTfArS@IG?g@VDhnvkEG$28;plO<4L}^rTP2D;on5YWs-G51i1{1dWp|IA%M8tS- zl}FD#^Oq7-etxo8B}60_;WV|*7{%XB9IhmU2qalfa&%qvO=EpVl?5gd;_s?{EggWx zh#U2vnu$t?kYmWBSZQD>SYyRO=Fo%gLnYkqd*kIr|4c~y>5wq-HNLwHHaFrl>Mp%z z%MM3q1}R`vXaiPNx3%ubfD~*vY9n~itwtPBmI6Y4i$TB__xyV9oi{{&pMS^fyTT;) zVS1#)5r+DpZmH8cn!_H}@X82pbTSJ%ax-o)^Pyi_13Jc*SvelOVgo&9Kk$!x%d}9z5 zeK3T8U{1A7f{P=oh~*4KG3qy=(D~`^(Un`4$(NPOB7XsK(m^#N6}Iaba+|E$5kC^Z zocWxbNDrjj4PW*iKsH?Rmq#c#jkvZ_@SX6)YDR&58t#Vs!Mr!SQ1w`3HHOS6`tv;! z_}_4!FM4QDYbtu$tPG~SWOR2FmJ`3}FUr>ERq4h5=E74*LA`nNvIp$%7k=-7{_mf& zl@oQ~Js*Y-*t-86z2a@f{o&7CW>+@r@iBXBv(gGu6mVC3`;>SXBC*wRB=hgHL;c~P=jYDeusA;Ln z4RFIpukoZB- z2m`7w)(H#EYS?I2lf;CLjo83=6_P^`*l6+n0t}EmX)HXTy4s4(Gkj zLhP4+qpZt|D#4$!xcWQP-=U_2tReS|s>ZOXw)COm&4V{K4}@2S-jy^;n0RkRi}p#V zah%YTiOmP{i2r-@KBl-d~1c?O0;4he7TZAnQ-2EH5q zpvfp`@)dgR1<7=C%Y*{7#zbA^X}eL0=-5IANudbg$62dUd#e&IfB@DB!@2YKeL1}+ zl-=ZAEIf#IA9$oSbF+)&y`$N4-v)(8q%qol%o$(!z*?^#%#mXjX*Z zb;cMA#Y&1CUZ|!U26Rt(gP3^IrkY-Tp9VE}MFJ)yxdGE*8bljG(LrO-6L0?wcRaz0 z+_P)`XA8cs6jB?0_ZjBdm9X&bO6>{zQ0O~hpE^`2cy8dGZ-cM_eS|o4n<|;O1_&@I zu#i0R5fj8lCc{+1@DS;PRuy1bl7q@tHChM%Q%O2(Q#x>1Z=vcfP{4TLR2_sMR&A5N z^2ZBEe}}}6hjlPXRXJ;plc9)@a_T^IvlTk5n4|(`sl@PwblaHXrYU@(ZH=-qk-?LJ zP>cjmH_(R~KImhW#DZeONyYVfNN6e@kk~}7G|7|3L)5i7C?b7zYi?>a0W(h^+#3E9 zmRr`4;cZ0k4SM{VeE4MF7!i?6D-iXAp;X0689~Lj)MT)4PihD3nwwAG&y5) zk=X^>3E7}dct*x*!UVetItxbWsJ=<_qV@UnPj!05qMKvl+m zpLLP7#a#52C#VLE%H*l!DAIVROj;q*`+ycrS%%?1X__w^h&_3tR`dp&BoKX?SuIso9;k&Q*@bjigakG5TOWQ!SgoLQ#EmS7gn*y4Wpoh_5y!tAuCs)OKoT(+AM3w#5$8UV0 zzwc8=j$Zes@Ke2`@BN9+iGz#!eDslb{OHFzckjFWU;pHf-5riTKlFp|zVGozAKG{A zt)tKWL;LpM`iI9p*4clk{QThcC;Gp0`;&kEi^uL8eQy8x)!*BB)4oqV`P6lz&+t>* zPnAvlkJQlT9#OwOm#Ig8aNqNt?WwQ)p%hGynJ9&EU}>+w_yLD7z6W)OM91u4z70Z0 z0~mgWg?Ru0gMq=^v(A`lVRM6zSBvXQD)B2T7d*0&y z0=3tB>nno3KiLU`H6J0of)HLUtTd1y%&|=%^Nv{tZq7V{=H{!%T$pAMR6`6P%wiVx z$PcuxTxDq=pn}DwFY5^M4e6`(uMMK=g2gPPAmJxF9TxFuAco~f9}Sba00kW>i13Xg zboeaJ3@ZE(Ymwiwvm0nrLG;Mc`Q%i%6s#Vx80`+*Etc6u{7^W1D&&5xcV`x4t3U`b zFpaW1z$CMnRw5?$BmJ-&Yz9bvFPx-%KK5_SkIal@@Y*a#^aP7+J1|(*S+|5C6$(Nbyp)3Xtu)_GDKdEJg^`gbtHxI@ll@~iGqL+Xz?*NM}hc(Yj z19jOZ(PiR0YVyq08lUkbmVK=RQ2Z*gRr$fpa!n|MFTo|8%8UtKHv+>NU-kl)UBJd@ zn97C#tQ8*$0dp+k9Ng1^;0mAG((5*&aJd8Bw!+mOHqQX4ESm&2hpGCHfTsv*UX3!q z1_G6`?vTlElIB-IISj_)DDsV2qY36Kh7AY_qBfch*h-njWB3YbLA#v<3y-WOwqE2c zn4u`@LC3q=Z_{z?2Cx==7{q1@8%?s$!iUg1jGkTnx!Ve~t$-C_-eqvIr!knaC+aKb z!kdv=tX2Ut?(+xMu)MI_&}XD2&A1MQp;T~X;`OgOl0n4y!*vZvj1O87AGY4)-3NpI z2DV%10@k6rjD_HrN=_w64A5!fzOgclGqAB!#p|&axU32L=!97{8aB0HqW^a^zV!nI zbj`!ndJU4JvONg+?7of)VuigdAgp@%67B(_`lsfCyk zY=$@=qGzRba7OV#eE_^U<4My3It%*6mS6%{o}pmz4`2k6Odh#mL90b6?P7>U98xE; zj=B>DF=9`(qLjXU{@e1dMtrw+pbk!R&*Z6pbLUMpmPh z4wWF-C9hJd98B@kTJpx^+4|E*isM-B9a|ukXx9?}T~;eQmusEUutCgR#M(?xgb5}Z zT@jK83ZivWYX;Mk2C5}eL7t~OfZzi@2X;h-7fjc`r;0Fz1Ys9D3!}JO+oGTZALD=u zOMGenM<}Ph2nC+*G1RHwHN;{G6E+4#!xc3dT~QT9UU*=c!Y+j-eE?>=PI!~a5N?uf zP_`!~83vZ|u3diq6=HPy2Vfc;aDgm-AeFY%8}(D)U{nmq@8u!H;t*sRH9MhzK}t}EejL=eT90+D8%zA>azny|JAwx z)g@5e9b-$is550RuxBykRnld^E+9DJJ_@@IAmANimi+?rNPRa9f#-qWCL3EpYFw>5 z2)Kn8sL%mLOC1_7EtD(=+%YjgrVFAi_T31&gpX(m?pc!nH%Sd{n6$;Jy;wR?+wrX#3pgV1d7rk9;BpYgBBYiD`UZtt;g)3GJvkE zcl~hRtB#$+oc4sBWAB^4ob6yt6*fSYcF$mJU3(~Gf=0_=vjK4&SH&ajA#zhmhcPBF z{f}VsVeVVGH|!N3sP~WL=%{xVc6ROei%+!7Q^l#IPpkImVy7`Tt*Y!@Q~8}& z%!P|Gu9F zSn7l{+=w6j?+3r`7?LC(*{&D}m|*zDKwo(w!Dx1Wc!DttzC3RLmy~9yHj_jffsqcI zSV4vu&#-4Pi>x;_d$dSpSA*x6{9G0+JK+K|2PVY0ipfg`-RhvU+rTsEUb2@hP!8Ln z%wLWw3`(Ut>yFG+1GC`&_21P(IAzNbVy#!}7ITQh*k55-LW%C@3(P8ygpD?;yajjl z5k=d|R1zW9W{yBvZz5KG?C+g62CXLRJ5bLwWen`b@|ee(B}}?8hv|#w>um^twk3Hn zh*cP^EtNHKIH&v~4?;yNpg~!8^vKhXzyFz4I){JM7U<}HJfwq2S04FN%KV@9!o(a!zZ1#_R5pCA-f~lD;ah`hIQG-HLbJY z29s_kCx{M{z_!%*c|7NjUOZnwE3Injaw?oT&l7&MJTI zUW%d96EfeSxZT!p5Js3rV(I{;!W_baUty=cf9`R|Y#*7Ed1bOT&3=gRgvNL}ELcBy zGW7vhltJt{cIDAdtTkDUT0#B zq#XBz?Zi77+r_lPtm<83Vz+>rJZrT78&&FkXF;SY42TiADZ&>IE>@-4KXG+!)!*Z< z#s1bbvl8tFva<47^JZ5qQjausL=4c~4jaJeVQIB!S3rkd7OF9utM8C7OGtr`eP z9Acnk;!WqRiL^=8JOeRQ)IAFWinFG3s)LI>mD;JV(>{OuciuMtneE~C+&2Hf_V69I z{m29TjV1T_>DzwzhR*S~*Z<2$f8_X`qtD;|=nogKe}3P-FMi|BXSnZ^-}o>7rqlW4 z%gfJq{#k$H+~v3b)sOvRvGe(*?>lyr-ksVn!yECM#u*Cl1WFjLX^Zx;T!9af|=b^pF+9paW_Qn@>?Q zi_zw)U=B5tXBaZ=BS{C16=jr>hQnu{#VduZ^_k+RLz=ss4be~a24PT!^@)Ffofc%ylJ3ga>f!%Nov43E=D!P`WCITfkU^V z9RF0{#uu`7npV+BQpO)*8p9ZRvP2P98=Ua5yH^`gbx#t?y7voXPH%JiE!#jW}no}#Ke zjnU&%|LVAjR~rlilL17h4b!lI%bLdTpd`iE#-?lR$@YM7_iUvi+xGuWZ9Dbfa86@^)8MXY-ZT!~T}Ctx(P*b)WoW(+dZ zqJq<0o8MKInRHd$Oo<*s3c1UY!&XtfEi;gqJFP?reE@4}^?^eJMbs5HiU1e7O75BP zOW%5Vkwt#Q)D~ob;iVvqE90p*Qy?ZaoJg*D()($Yw&jyJh{*>wEuYk!R=~WhS7`;= zjl5*;pj_ac=BWmR=C6JxVzV}HBPGjJ=CJAd>+Y&T{;UYM&ZL;ZWPJ!4*yOsHEFszP zxRwu+RJs8DPk$a$609|XXN4)T#vBrp?rB*Juv<(MSjE#+1*s<6AIK*5s6fr zBNV`aN=0@(j$&3WE$oIv^uYyn7HwCB_-{-BJb-V;|?W**InVNT{EVH8d85p^8 zCiS;EP?Ii(!AxSFw%O6l7z~cg+b=bfI8fHG__5xLhH+{i(cKeSTv=TgpTbdD?5`Qz z2Ct!gR(&Q}7j4Z3gBjpkR}Eu`nxg$Nc3GlzLKq5#&N=WPCxCq$PxicSKZ`A9ZpukKBF*WTM;4htG{P(9 zdw>08xQtj~F2P$V8W}NFT_zX(awL&c7BBKMk*i{>jyI}C9L)R!YLKZ$U4lVXs89{& z4av}?FGa#c6|_H4D&R2QQx1M-WRm|)P0t%>Or`uN37}_So}VsZl&TtavFwkke4~)M zPAbV^J_S`UAgD&s7J!k4JR^WtB}57Yfy5h_@Xw$7@2Ou%w;MnV0US7x*)|dgFf*U! z1%c77sF_P$hiC>pS>_03qM?ED$kNszr_Y0!kw<@pxsY6xLQ(@2DzEFwm*z9c7Ij{k z)M>%M1(M5l1VPypsjhG2hWmv-{$c0vnJkc7v@ED3xZD*%9TcoczPi*WDFzEB_+i0c z-t_r*tfc6^G>cMB285~WyqYd6C_m{4^>Xo;`vE$GtFYq|g-eHuvhN~17e7=9B^<;^ z74jro``+_fIKo}DnATt*_al{E2{tbu@d*kCWlcNi@X$dV9w}#FV16)|aqbs&9RRYP zVZl`$`s6=|Nd5YsoO)TN#FXkmiTXael%fle;140mUBar$yPkkTxLFP8Ctp;u?l7$$ zf=U(93=BUhg&c?8*gk&EWhn!5=-NWsQL;us|2T=4sf5580irJimTMKDQ%83M4T+JO zlQ1dK=zcha(ku+lI;@Ss_BYm!(U9)uL+^C_r?J z0WF)COO>59l~GMC)2Z@8s4+Eo=}_7{{d5-;fOU|s>qn>VPv{{}V2?!nEbS7mkIHUF zR!@~dU2>FCS6zeLh@uv|m>cO{#82gdWy(=OwT>KRf~o*vJnPmU`afRA3;}TLY}ILt zhUrpRuv5v1V`y19N9xX9U>RyLIIUVhr09KxL9F4!rcMmT(Y_iLwye__#nI8Z)t60y zQIs*$u`;J5`UyJJ6q5wnaa&^$(*jlsG__bwnrnaHuJ>au1dnGyo9lxfitM+)rV)B8&wYOrQc#qJdG4h#@Zmjeka^kZB-> zR~yh@H^j5pQB9_NSX9wD*gHgzXYfcWyz5w-NZ6hct2C?Ej-DFasBvafhWz~EU%q! zR4Xt~wpf}j44H{BCCRI@wcftO1yZUH?ve6rgj0ZveAV8zZ9uH%xI~?SAa)g=a=y;+K zE(3a^7DOFp4kPFH|G(c_dslUL(jAVT$9ec_*IM88y?yU@d)K$V)t+0L81CGwJ(F8o zUw+=__wS!5c=&PfT6W}1wm#GZOCh@h(M4@Z(@207gpRkQ zC%~p4OP4ZWkH9w9=`^($l5r4jNMaiw>m^z()~82beg&eCI2&d6mPss@154Awmidv& zpBW>s||4=0;JlkWovim+NXC|A^{_tm{v&_3ieHlU=9Ow=@?02La zwj77OyRzB$-_j2;szuN)R^z`CBppqY?gD9QXC&IUv!IV7qs%c9pX}d=-+hF2UGim= z*Op0vVsgjKiPx>DJ{siV&zwisN#)9RiR#*ityrm2V8#v!3@wo35hPbOhHga zd4s2}R!k;2(mNMGoaJf_(9i5{e`UwR`Jj<4G8jl4t==_YL{#3=CtN7EB2|I*w;uf%Q}1dioyCQ9U>~(E7>$DV44qjGvwON zhxTdr;;vUc!tTYnS83nk+`fP8yBD9%e$2U-YFFmmOSK>Kjc=a6ee1=C&Muk*WT}7M zSTqmvNrcxO9`KA)>o)3%4#P6nMk{JZ!?Kzadm8tu*}3&Og04k{nbNrN(c3YwsBLkjvV{sqlu zk-?2O0*j*8P*+ zXT^YCpRH6`$+}23pL~DOIQz@bWW!$Gxs#>V3K*{TRM@M>$=UslVqv9mS#N@UqWNSw z*F?Tpf4cM)%;U8Y3)9c4R=4N0W|p)n;Eg*e1PbIQZS+)Zl_(Fk^PL9^Ff*Vt1~6C5 zJDn|9oU&rMRopPkL-L^}D@;XMY#^N(`sCe9r*EM*3d!&~EGuwGwgv#T#FI}FZ0nU- zWt%4_D2jp_RRmGYYjdnctpbC~dYw@81{4 zU}FJ5X+|a{*P?=-9KAYA&2E!j2s{HJkery+%8MU#nA56A!p;(>Y=p_1=81G0kG|qD zFg1D25NiRiqfKLP#At&!#DS|-O;NwR(W851wx2OU#lX?SCqy`DHakP}0hJ5?*i4lK z-0J}cntH|A3aINa~ypi#7$SB${n(st3$~G`(U}h$wY;Iq|-$= zOiHK0A~U}ao(3o<-TkmL?5NjAtuH_PIZQmTElUYBm9znIV0)W{frTmLVhPCLly{y{ zL_iSaQ&2w1LvS1dw_F<`_U#i`AfDfO!Iyz3*xJT8bKL-#{ru!E`&KbCXPI7#&YKL! zlQXvn761zH#_2`90+Rndk~H~|-6T%oGvrn)y4 zV^q|*69wd>zZ9+5L|*>AgT7D+z8p=?JVFHMMSeIzHzK`wo1D=^bZOpANR?XMm0g^6 zceTFqeZPzn1S)~g`GYGiawB98nm+p~u>syBP+eA=0%QQ`()4tYXa zHp{Pm?7wOnqi!H?AVcSa81)Q!goqMMX^339QCJ$Nf6*>F4AyxzT#`P!<}Ud!%Ew9w zySaUJP6cZ>E)7LOYb8W`>x?50)|kkn+xnh&h9ZVCGF2(Xi!KP2zCV>So(dTqMdeTm zRf#U1omcVWcehYQl+CjaKXg_HcScX!hY=ipDoam^G|)JLZlAcAlOV)`_D$DB7cV)| zx?^pp6)}Sg)vek=WIB8ZWw#8+u?sCZOJD$nKcJMw4ejC`pKQ$De`ns|;Rw^TyI9Su z#pf{1i~$oJ_k$uT0W14FqiOQujZ{MDz={JUGckG*)$q{dXb}wIxZjFq$Ln-<(NXnU?GtAu5D?^1|3F;;4al;_$aIo^noW#_Hfux; zAUp!odhp%P=8%m=?N{pnaRy@*+c2~o_olY{Us4nY=*7z$mbz1OeQnQToj2{xAl+U4 z9-G-ZldRcRi+$ax39x6ooV>D%NuqxPvxGB>odX4$yH=Wuwq+F4D>pvB*k7#B99b0J zU9jNNa&bzt^S~eGqA1>BI5PT)vbp0TtWjrBUxU1%i9YpI+OC5XsLZ@~&}({T-{G`@ zs=%vv2s3;Vnk1%w7J1a0eG)BMv^r%Oul%~yPNoiGD6ITMch}!GS03DsaSVAdR;gF8 z$S`KWtG#;cF?vQ&*NZF@Mxwi78KjYpB@{6vh-j0bOe2?45I5QkEtEgJ_knkHWw>`U z3VA>g6tm(W82i*}EixxbX<*8T%#jlC=#r!(nb7@-Jiz->Q$i@0OahWcJS@)Yv@SjE zB$^N6kX1+8ORMt6DN913WPdUw5cubtbXB#3NNCW+$3Si>+;ovpjX!x(UL+OPMYWRR z-g7@g+jR@F$qOIKtd5Q7oEC=OR0FLmHAj{>zze@wwNe-zD5wc3hU-J=Bj=VUS&&Bx zw!69h@^=knp@C_s22Uk?)mSBp)T%1nnTnZH_Zr3qXqXoQ-O474BH|)ygg1Or8$lqw zIDGa)FvzAY8~PdxkM#~-O)kAzI^aI5?Ngd1s(EoOWTc^4F;rnz5r~M-7O*HQ+ro;v z5u&j+D;!`Htx%nrX9S2vRvRwAvP#k-D^dop#?-kp*C?yDi>W%YnZ-R0yXU|hL$^V* z?l;*L#x;yt$Sb{wN}aGN48g>vFi|*qp;d6kwu&iHd&}~}AN~BPNcoC`9p%98v>0lj z?O^m1orY{!WKa(VS0%=!`}$zOW4;QM+^O2@^#dne@WjlH%TLlSugfR?vG4VITD#YZPiYTZal3Y}y-EAl&V1QhksE!L zoOV!se_1{$(HPitBpU69$2j0 zfjzt#>#?AY{Q%kuhEt(Js+cTEh9oQ22=&^*`*sZ)Jml0O8WqEm(B^>}46T$*D%>Bj z66^FBDN4=wSuD|qqx!vq?P2{E+pq>~ypKtWo;OPS#I&B4m6$B(jA=5U*8IYVIf6ua zh8;3XI1CD2Rpnc@e)Z7DSV!eNdx)uAJ^>9jH8H^g1{`u*)&-QKdfc#95C6I#A=XkpJUrrW}6G$=8#sr4CF0Y(VvGhj9y}I51xI4iEeuU z*$9J&05PkE#-f~Hg-^#-_6KyI1^pX)zTf&c5*zb9k)AiSAI2|u4tp}f6DOxGDtSO6 z#elWE!A0|eW^pFSafH2Ca#pf+nq*P{Dd9@|3sBizd+E+wy53PxcDnGaxptqqZa(=* z z8E()rRGtdvA@YJ|u>&pSnLXaZ%pOlU$z>=jh}nsz1u%jd@Bma`yuv570}H03;y{xp z+(q-czR@BGjhQ%hf=LdjCDsaFP6W{p{%t8ymz_ykh0uv5T?U9hm>;WY;SFB&!~nGY zMo=XR1~d{)I50GoppoD-9%CDGM$Hg(uDn1@F5 zTx9{`m;+Rn2mzizRxafOY3-y19BAOi{8;Xjjvbj|O%+?x3>Yoh! z&>q1o*emEb_g9LkfKaPvec#SgX`V!q-<`DDk7u&r1G%v}8ORBC1c72eXfR0@ZzT9i zR^=8w%7x#}d42hN(gM@%qfDv_njFrL<;1Xx>mJvbl@@gYX(wt5r^04@TpvFFd4t4& zZhdA#i6MF2A5wQq2wWH~Z;wocdKAWieq?z3P?g403_oHP!g zgBG7toYj{EED94-d+bj(Ju<1$iG)$1)F!@u{%&~68z_HLUS%PGOI#y&^^}#C(5_R* zDJkh62V{}Ljp2;GK;4g`V0lE6@~;2rqr-G&2mK1Yow1bQ)4V^+?pC?v3d01bKnoKi z2}){(R2IRLGlmfw!W38#3&q+`zv10ob(?nF4ZlyDrEjhH6Qr@?o8SqdSPpbym=AC@ z+bKBRx_x^HE@$SzQUzO3t|b%Ww)Qd|z|XqU)QF|L@c0yLh_?bjnu*9Fh>W4h<{5;D zVVyW)kv^+Q1;n=oZ#q@x8wf>>MC(cox`)5?7SO8)Wii$6L(fp-N=djcq0e@iRJ3RA z5<>n320fJh!(dPque6a1)h;4XQX=KNom-PHsMk=EV`L&0V&O-#GG%}i;#?1GxKew% z^4~s3i$@+mGq6>sxM_P56iOpz58k3RueK_QGx(EXh$dRVwj|+YzsF53@q=_kq1AQ# zwBDl(>rFLn3OVe8RTki~5lF?>KK{gWhpj0crKVj7EdAJ&?cP6Wo4^!X zj7&D^)4K)}VM`!KmmEm9n3~wfa0$_^-kYxPQ=Yo?A#J@$aocad2msj+znT55ERVON zyvR%Y*0b6BZ|Q4s%yflKM|ZP(h9RXr%LW?iG^#X7g?ext0(9NvXYRbk|cj6QSlVDpn-Atzdpu@qrEb!;yCCoYqNh#wTtxrH32pmF=8S=^|4$e zs?^UCArTU;;)nRDDe!6nCH6@d@w7$rp!!u3aKcDMPzh!8Q`(Ip!$F@T#w8%H>EAza zzn$I9P9kK)47!pJAf#X7#t4gGP-03dP7c8a8^62>q{@r7R>ZnqW9 zdPT=7B1$zzMa1qPyef$7;Zpo+?vi3ar&gTe$N^Gn!xbDp2VHa+Vs11YMQnP|_4@1m#6A zG!%zlaNm7a48aX;=pX@x%^aF&Wpw%>2ht%!$ z&MlzGw%^rVGJCuX&L#yL)Q4v}0H;1;8x!5}9UC_OAPm|Mu98J>i9p)IqxvBp)SI^bh&qXa zTgVhi7);^l9T)!UKfobpUz-09IvMTvb{=uc*{;#%qTlO0{qxk`(%~q!FV9@Vfoflx z|LRWd-MKh!I=d|$srI`!yw!)d?b1PP$HaD&v(E1Rq$YkkyC$a-=g}&2PimrM^EG=m zy%ic&QC;Y2J<)wAvD-25N^7dH=k&Q+3m2(N^rJ+RTN6_I%1iX7A5RcKiYujg&Y@7Y z0LCB(oX5s!c^XL@y~FG93*rmHCI|`lq;;jd)M`#8#65PBW+z_q9jgu#6JhN zSn~@Zq;+p7*~|x6sH99&i*x#(h3osfe_oa+sAbI#Zly!<0_|NJQVzfg{RL3q>EC=Z zCsk)hG`tIsz2UrJjU~XR%V?Hbc2=kRAZTZolaszfsPf*#a@mw9RQtKMF!lQ+6ZTNU z`a5q(WN^Ua3{uj|Ya#?`^4=IPPG-e*yj|bSZrVfafhPMNussMudP5VqB96jF1U&L> zaO$6h#g2|fcczmL(hsPd$b?-jixoXZrIf!OGiCHc{P0*z$FNq)B;S~WCBxGN&ckT| z9j=QF~0ceaM_vQph7pqn#1t^MHs zmrkOqVweWgiBp?$wO-H>Iqv!d;7hE*xbTjQwoLm7GAklQ;3W-Z8i@2lVY#w#``N_%@P39iNa2F!061VifRA{^mM1|AF0ZALHrZ}%x!x6=YIP+h_M1Y@*&VX^@bIM zO*o}`fRLl3#f@+gxs8Sk!Pi~ze<45F2XVfZ zfm8c4j8X|lxTvMXiaKe@Gn4_KLXgCp)I^a*{?%LFfy}hV*GvI)`V;I8hyYZ%)S)R@ zq&QE#@vGZOQO1|18AJ(J_N()MRQB||yaYv56agH}jt3+1Nv?%y2;r$^(SfTE=Z6eb zVXcM6r$55rnp_D(!IUCKj0OFIStb<}mp)3lM0! zZ1Dp_{4iwlmRBdLk3<_IDhM7(MLl&D4T;XI&`2z!JE;X8Qb<-NWQ$b?4;<=woC;w% z5%1mguY7T4a5txv_m~GzkvhUb(;v8YgXj4d3AK<@HNih{_~8VNOWo9mW?qgIR!`-k6h-dXjg8f1(t;wM{f* ze#8PH-bsYxr-kFjT{d3kMIuFt^@~0_oM|tttg@lT`(s`n{Q^UbpP@ zZdjUcFKQaVgXGbcn!QE44>*=d-cZxseM5WY#;xt{1a-7pu;*s4H_UXq+E63vh+G_8 z*y$~ah}~?O;mE4a05NfFbaN59%f3MH8pDd}l*6X0^xaF!u)BHF{D%kk&?U!9LaeHo z-O3o^H*e%;TRMtUsZiQDqbg%Gw`qg)$_I*Ac@x3UPQ`~b6InsjW(h+qepMlN*MG78 zb6-FhC8BXfX|qVL)5uZXsJSq&Rc!~pgh~!ivhUP>)Fo2URS8Ky<%*l+3vDQ}V-=+S zl{E+~FMP@1F3@*u_mDtB8lpg}PXCw`A)9a(NqB*4)0k+JUtKtNIg}^N9pV{;Ng#Ps zxwvkS2gm5O9{lO&$XF(M2$LGO0)j=$L^#qZg~ExC+J$_q(>8EO9?}J*;QE1ig^`Ma zkdlN59jY1&6kt@_A3fru_BRY?Lc>eAvIf-{&F?5QH1oln6hQxgRZC-)6Otwd1hO8H zTR!L|nOab93dzsE1g_0IK}kXC@YGJsCTEEFfg6S%d!eMDtKsTwP?;6Q;}`xkJ?0e$ zJBp)GP6%sZwm=$hF}nZ$5m%i{SZ+UK7lf1oB2Q&{StIJ+%mgakNLK6dE0( zq*kcSHo6zsg;tlKO{X#qR1ax0(mR&6d~5qmY@9jz_8C=8HK1!e&FKep#>SYdCk+yP zq1sT7Q^gjc^a{p*fiIjhX=JBRxJ$bm+FQ=LYf6TBTuy7$OE7Xvs0&`A>|7k=iYa5M z772cLYPe5<4O6u&TN`}-B%cSsbVak7{9sSo?}e^fJ(JOyKGqAvF=*D!4*0@If(kKd z7gBl-HdHVi>&y+_f#{?1yi9A80&kN@9yER$0=aoIOil=)dW|0QC(h+w zqC9A5BfNvap+`J;=?FnS0gyRl-!u^v50?YbuZyVLN4LG5Mz$B)cQ@yN3f_0;9GRlv zMKy%o1f7IWUiv`!i`UJ68*_tRBk%OYUVnVHnD=50DqOr`lu(8gRA)I&Sdr|e@$Dqy zpr+KzNJG>H+KTL)?ozp{4;gUaftLgO`6|@Me@I0(I7*ni6p7U2SUd_#VZYEhel$@X zosC5{7&CXuZ1?abFYtXKQ6Ce+eo8&|Z9!VJ$w2~d5p8hh|I+^+6YrHsDwQX1@ZfGN z>oJ(2cT#3g;m300O$F*ZQEPwn2#9h`wj*yG@zS?^A||d7$`3&#YJsmj5!aM=i3u*Z zyg$>CE`}2ss#3l2WA|+z<7TUigQ1F%bd+l%$|+@YltDx5$c&+QFsGG(QZD@Zcy6UD zcg4TMQ6zceHr8hpa8@kAh7r*QlSG@ea+`m-;Pa)RF&-?q;P*=c)2W>tM zR8%dxrEZ?G&bf7t?cshJS=T^gOgSswd-a#o%g*Q_8fJeF9rQ1SA?nHh@tT* zsEOod2xs6T$R!vZui`N~fU1GBfc1x8{2aWwp7xb1jcXho?96CCx$?0a8&HEhNuV0p z;Es8Lp3MbZN!G+L59?qhQ@rFo)$mNiAuiqQwhKQ}YJ&;z7Kx~)VcJv`tW{Zcub7q} zx}yT2JACpumb)gC;h3@D8Gw8E`@;bzrV1BVyTP#XRri!o-q*YbJT_mumCI-(2=LxZ5K*4e}(u5>9QB-=? z;0cq~7o>t*c`!(_$9(bfU|td$ze}G`vJMS26WW0LK#eGsi4^& zv*+bNqXJSHqfIuXe6Bxv#l`oyVuBwS69(O?)>dH}zt_zoMGjnJFq0f8!EJ28e>st@ zuY8wM4SIuaESIstxhfoY%F6*MIdPgIceCiPYmn#>VghStJ@R6fYq=_^z>*GG09;8fTzrrbT%ITNEG!E6$ubPc>6lq9V%XXaAHFt?)<(j@Jp3ix-a%g z8%XNtTJ(idIonSaCn{7Qsg_)erYt}Fx34{!5wUEv?;7XIa_f&UyTm9cUmaz(bg5%P zt3gmCg;z@c)mPm<9B8aUA<85{Pz06@6}16TA!s}xuap1|RpWM`2nT``XCk&OUUDTy z96ixuFL289)HlEZ#X!06lf{>|C8Y*^Jz~ia4n+(o-Y2YTEUCNO|2wa8=_%GNIx@I& z?7N0IU210xbx6Bj_11_CEZ*wiUR`^zdE%-nboSD;Ay7>~Xwb^-=V-%%ir3ThufO8l zQjbA8le1@Fe+u}0aLf3{rQ{Y4Vk>Xl{ggu%R;54${e*v5_!TKxI3;q(OR}Dfq@N#f zUHM}6IWMei;VD)JI<9Z|#c&Xuc|V^zY480@a=oL8y;Ov>M2F!@G}WN{~{0cb^UnjB|ITRKX*G% z-hA|;dwr5!r#E>IgMWG^GaR6VI)RaGL0k{i;?fhCP4dD>w~7wv8H68GaQCAcOmy*J z2jP%G7Q2Y?lPyF>Z6P~qoNDbiKlO2)>#hTq(9$%Ul5EQR^_gj1U3r1r&muO^fjAIJ zdJH2vs3~x`-K&x$7H&|Y$5j4zoM}@Aa1_nQFZs=o1_o3=s4@<*fBeEwQx~&h3e|)~ zwR{mmq)3w254qr6QQpc*9>o#SUElLHG}lk3!hXAf(PIZ_pw`4DU>NtLA;EPeEn-N~ zC2#UCZFUjKrP$NC?V|rD@A62helB-xRHGC%5OXAuaKq1cGZQIJj(*UrN*k0bZ$9|I zyQEq4xLl9Zsfxu~;Yt&qc!8+MBOUR`#MR3YGKcPY?aHJdFM&|ckyN1CK)V71Px^pL z+N;c}LRmV|vA#e5L9zNdm#R8}E}Pzk>%G}L&lwh<{gYeoXD#w{7yEqGGu~p=r#(uk znYSG0kQ0xg{5VSl=rhBj;|!g-rw9u0Ugh`hf0n*n!j!v1pZt`M;wTpe-BDIv`L^td zNBm{eyO4z-gqR*eRj|8-P9TI*Jjkn9|HvEG_wVPq%(uS&vH9yCFWm9)A6_Y&@o-UdXJjS!Eb3os!^yN=Px@dEqi;BzIOF{cpO8qllz0ZMDh&uig<2Bo09n8 zg_&`iW_ij1eH|3e9D$B|p3)2TXav+71hot*m%iUU%1j7uNx%nrXVOS&Doi%T?SQz% z?tmt1rGCJsZL6V^K*rL~5F#_}d1}Cv!=0xKmmGrr&d)y=#>@WXT?yjY4N)X6B^&C- zr~`Ds)K$FB!^X0Z!V#E_o3D$qtdrD{gHDGdO+fx?>6y$R%T40*`d%gN0#WVv>{oGy zo${DnMYt1oiS9DoC;fr)jWZFC(4i{Qv!=Byg_`O_pF zp2cL;ocwbC>h=qC{*b8%j*xdM-b|Vv#PBU9Gyg(>Oa4Lq>T~e9KA;%PR4hEIV zf8N}F_}eer0x9Yi)&2%f0TiZ>v~MFyGASZ9T*L%OA_WOa$ur2COL;T?!0w5MSk%+5dOr*x66ANX4!dI3-kfHnA|$+ALiWOYCu6Ce__yk*1-;uHqw!lCvfpcyz=Uk25* zIK_yzF=t?ebXY>Av>Z8=evCl8T>5ezI%W zAKWUH&49R|4H6w-18pe;g_*&FB0l(&^!F#skx*=MbhUsLCgGG%+d=K+@~amwsWSLK z(tMpix%Qdlab&^~43dPZdyoUA;`6V5<&l!}R5&h9u3nLkmp{7S^=;77Ez1k>F#6G% zV{;&dW|cDO#$kxrX_!M!RNhzEC} zWLX~wfSjR{?j3S4%t$kdKl{q(^u6^{3+fuJJ!QSfJ_>FCGfsJx#9kSXikgII0HdAZ zMmt2`|xR|~#h%X3i_>RD> z4;?=H#m{tQ`;mquUb}iks$(jTXI<6IXvjcETVTdO^{1;80jKrMs4F0%b@40CbV^)G z=}S5B%E+A(C=xEn@}juxO%hkS%?vttP1|yv)dlD<``J>I&9Yy*G3WSMZRCqC9Q6x^ zw4b-+S!l|LMvprZby|uRM_QbqQX#!_~W^<26kF}tXMzW zKD^@%ygSPaz~*3AW7+uUpdC^+EEh^KS36S)?{Qq1qL-(w3?z2*<-0N*Djxa1qY^-cM&w7uxd% zO)PI{v?R4qgX;&s(Aw-ieC`)GnGdrNPvnPeNifYu)`y7Eo?4<9hnqTye%!h91dvaM zaYD&-4J`DdY@SV403y`;nM?!t^zT38fR^7ix||mn5MIS~9WRjV&=skMt|v#Z;pLVV zUII!`N=y#>$;zoO5D*@APenunq9|#{O&&BS5d{n*Ezrbwx zX}TiK(GFcF+Zn?@t^ya2*REJmdT*FDxlD zAP14TLK3A6(khfd#f|J@&2A~5$nN-Ylt=S{yrR4Iq+Cb2Y4L(OsApO&)FaW?5Ohwb z-~*9oS7wS13Eff5qvu}_eTic2wvSp%FAFP&T*x^5>1s|jl|iI}iQwduLk*J$EeY;~ z3ybm(zxfoYg^Xm9N^)TutU~Et0UMJKV13 zl{|7a_E8k2r3Hn$u%kN>V6my!F@;=S_=)|KRdyk?+t_nMqKlBJQLFY^ub8BMY-^`McM6vp+ZpBO_xRFr!Ms4AtK}w<~ z0Rxa#O%<+o4Z=zNcrhJe(FrH8l0bsxj?e3ujLfuYo#RQlw&tP-Bwx zXln8zN_t8(Mk6DNk9Z4W)t@3)#cMoKmGXY@uHRP0%`pCQctkdfF$K}OXSR`=??W+2 zB}bi@!w4c$y@t%>B`11F6|RbiVIf`B6bIo#h8hNbXhTA)MB!0eWE{05n6(`K;6nwk z2=k%mArk`lIoLyqO1{+xX?=xw$TIene#nPQB+n=h8|ZHQykLb{t!P)PD5|>70X20f zj2~4{DeIrSsnogq&C5D`*-wj`kF@3oOWA;f(7xQ&7K?mR{_gTh|HISWQ?%WJO!ZER zyAin!2S=QnuNQo^0|TM)X7B|2EVT6UTf{nbU&}A=#NezJ8biEAOzjP;w}{09ZyD=Y ze%c`gy;q}KTye>pkr7iEoj1=JX(wlBE_({7GyV$!0+c)DcStz_CPs|JGAx=nmqHxFnGB;6Pg~hJ%t* z_jHil(BVK0J0XJzGOY~}4FRYG+7~#$j#ev<{4@jkNeH1N5avOxT>?Xy{@WoNUJy;L zeuS~oD|saJ2iEOM9#C%o^Y??%!vD|92{Z(>|2 zM{$rFl_>d&UCTRDKnx49(5kmnSlCGN-M6)?x8CaQ7aI65C(Qaqv)DQ?+gMmp*$p-c zg5&0koRgdMu|p(l3x;l3H$}}*DXXq$f9=phV0)D16WcJF$OdS6^U56)2N-}CIhP6U z{iZO8(u=~17a6r3XSQQOjmLst<{ejmY{kg@X+#y&tHK(@^scbs)ThF=S3^ijD2mr@ z*GZUsbf82O;sUWXVi$=`IVwADo*_6c3hlViR^QTZ1jAafuz3Fx%w-5-|D@R_zpH>v z8XUl{suTQD+9*)#Z+zRgc4NfJ{Kwdh5!2j^Zi*)eXHjNM{qyI$^J(9IXp&`A2r@MTXj;7E5)Y@>Ec$_b`}5!YDdhU_Ds7Wqcdwv5#N+ zJz7I*5kFubB&vslN*cmloOsXs!YR%P8!lSK_B}08Lo$a2r02yis|(4S?ATC8pg9JA zXdBu`Goa_oo8r3L{i`2;2JhpjX zkh8fV;2TmfgEi2h7X<{|5HgwdGw)VUZUB_Pz; z!P!^H^cKicXKuk$^hQ7g!2>%0{ZP5rc2Q|N5S9S1!KCc8l-`DHvAr$|hIpy#yl+-6`=j6ji|K2rnq#Uj**XFPZ^JN zfPws;TSMMyT8biG1}X`2qoFh&*`jLcUe``9R${t zM--|09XsqeZS6N7;w`Q;?^tmZ<6n1iGL<~yCPC4}jcAOsq|ee4bVa4&BAg{XQ{Kdr zH`jmt@gd8_XdBs4>rLw<6}AD9iG{-SbX*J*@Jg*2B~S&0%gRe3MFL`|+qOeLaX4wI zavarpr~ooLNILy$bA&_U6WcCmB%n`0!5_Kz{R<5uc|$QF%xvbW!6-d^f<0DF5WyQ! z39K?EZy;0zKJi1xo~^y;AzlS?SFV(Bd`Du;B@zuqB85ZqR%fYEk!XI^R_n;{P;U?Z zxcU3i*8X=eJRqH^+WqqNFh-8(nB(1?$VKD~p8+_=no}mA1S2zMD@u zFgQcs_`_~B-mkt>syq@$%^KV!l(uom)F1&^eIze&Eg2xbpx+(^!VY115UPwLsQdHU zXP*0iqzy6xp4>Vg<{D`)kzzyw5L0TX3P+U#B*k*W!8pj>t5=O4$uuD{cQu;O0CMH; zJV&#Dy0NPG%;{r{6PD3Ll?e}&2a0BC9yvi@J2OSP>^y3)ve48{<%HhiyKVlrL6~n~ zu2*NZ2dPriupuD25Mdq_9$__DMm$TUNFdB5`Se2uN@E7{%N;P@F}+8brW#AWRqu7U zWHLRl`D*7Wpz6|MRFjl#-C8WE1~;D&ac);&;xsblJMs+^q{eTNqF=w@Em^jJzzhW`zJQntkl;-> zq;&Qclic`GL?z=*7;+Rl#SAd#P`yXzzjQta#9x1d&TL=2;h%F@`(;bIK6Lnv|MG$P z8+U9zAO7ZfohSdFm$lX8tnYYa|A%*+`5ked{ODBqPh9=jpZ(I!Kb5YW5C2bH=ySsK z7}xrA_`^?z>8BEke<(y7521fx{>-lz)`{_fd?m)y4Na5kP*sJaTUJ|${Sx?8S;(I# z50XQTwhF3dh;-xiMa9?dy*gGkdIe*ni*Q-D&$*2`Hq0$JEkas0?#j{PCR=~euMKE- zGbLL`WM8dkLmPnTslFhXUi8Nk5&?~90GLtu(`e)g3=;#MCsT@U&U1mtN};^D_J!B} z)TH2fs@y*MdLx@Nd|JBPLgbGCJz#Enq{<<-pt~qNi>b&W_xkMrjIq38kcg!OqMi!L z;G$#PG(WDuQ%y^yCR2bP#j3ifCrt|QGG}ULdmtc4DI_|{#hvKdo1U1+&gmCt^1KD0 zo$QR}9M^2B8GqvK1RZ2%OQkOQo0^+gT)Jc5!o)&jYPvCkp8U4Y)-SHMe{O~6PgmU2d1tXQxPEcRHT~uO^l87@p6KtpvUR9?*3#nOvz?uH zy?57*t=8PNFWh%`cWL3ho!-)!Gl!>7@4RR*w|sr?C5!ndr@yUr+vke+P7fAV+pp=b z?09cySO3sEZz=XIu3WSI^2PSj#}B@EFgv%rD312MQjlNWn>=&1{p#-FSKm1|^MVy# zF5K7ZU4E!I9oF2KJ+Z-!_F{~ zTAiNfj<3+wf$?*baBEQWAg`JL<0!@Bu*4!-MFmA*X-PB>I~6aov%mP<102<+qv*8= zV>O@!0r)mLK#e(O8ETLK;wr3_8~N1&iFH1qq&zfkJ2ZQrj>YNo&ki-rtn_y!^QsL9 z!&>6`iCOi$O+&lpMe3(@iA}W8zJM zvb0i8Pg6s#!H9U5bB7<9L|Zs0EwT@-oE+~P8B3M4>0aZgNrg>{J07`mrUCd=Wi|AW zzu*KV@;$uw-|6N-N<}xIgh9fFC@o2Q2$dZ~AyNe_TYFTMBu*|9a3B1OuO%uG|1bg?;mh_}dI_>c}{X6_US;#xX{@M;Gn zAoD+}^Z*VptEE!yz&vtNhUmZZ=Gx2?&lvz>bCry8i)=%!fB{_iP`S`T>%U-*mlq37BG@4xa)u9$RcjlNk$jdeL?4SFaLPE&qhB! z3ElHazpkXfJI<{8^gb3VbD{pm{XFR8hjUOdATSAJR>|TzI?MY{tS zLdB(jbh9>fVLA~?meDRF=TZX7Y7%xcJ-$UX0PwC4T*hH7$j#Sk6#cu;;5GbyTGoM z<|5GL^Dd>8Rb*7{Ba&{iPf0I&M1~7He2k#VF(cDK1tQa;`#0Fsy#%Ql`;cZ>_R1)B zgSH`+&97hh$J$haX^VXyEQ0jIC}_i=EMT^RMSQAuZ>>Qi#YMQnwW=#B zYZx`FqB02u2$jSSK~*M6v{?UxKQG@8EjgbiMTt~py#3^jIP5~Q&{UbK&*WsbQUg%k z<=$8X6_yF0ZPXGOAd;Azk4lsrfG%m-+4dE=sZ$kDj5OE+#cd3)OV(0UapF`Yd@7?{pLyPM)z|VsevEUMtuIna zaS7A9C*A;NeRdZ?JZy;)8f~Dii^~%hKO?^XumB>8BJnv4o3 z+xQ;7Qhq=0dy>2~h2#Nl?HYn|F@f zrZb?FV~gzhchXDotwnmP%F0#kJKAXb$}!6KtykeJSz&-r}tGE=;f0`{9IkJ1n?)X6RV5j zc-*CdOU^B!O4I!tx9VB(zB)?VF~?o*wlN;#bYZR?)~Yx|epIxm6Xm&W_FWwf$^IC% zxT$%lvtgie8C`-_`MgY`n|C(ul*OOZb)?z35>n^Jq=7LHg~(NDrh-mnztV1%=B32-5^wwSs!ub*nDrq_%5>| z1Y!z|QdL}nTtGeEg&rA-c-pqmAj^;ZlV`_dGN%prJ#9Y06=O5EOrLh(A*(h{iX6TL zfjkgHjhD`|F!f;U&hr%4WN1mrF9=Xx1vEZh*A}-#Osg6WfAF%tnbA3rAmF1KyhJZt zOqp`fV`o-vPc;m$fUPqEY9WATO=_t>REVRHt)wK9>}9PffTn^6JDh^+%2M3>7N4tI z&4vP%MhS22HsnaLAyNW(YJa5Za+X?WfAyc(X)C9<*uc}C;@Igx4^sQ4BRiQpiZT5JVt*j0k{Bax z~4)MQ;6!0I7kN;m%1r-AG!j@aOdYqz*^ zPG?C~*~S^E;*Pv)t_v3iL@IF1DQ?pya6`jdE^AxH(MDk-SF5j_|qF zufOM?DZlEc=14g=1QaoH2n<&gDMmp}yPm{7dhUB=qBfRefd*kpPk;oUr2$v%CGkD5 z$UEi;=3(!k$*up&U#pMZ;3`&*BB#hlrBL%DnJIuqR89$Wv{ICCJSff9-g@5_t-~m~ z5nVo-cvJxDd+HS!lmUlRw|AtAG{<8jdCA8>;8mvhz@J7HriE&ZirFar{; zu^7$>(}&kcYfqRMaxHI&+ueMA@$jC%;e`&mb0C5=oIElTR#r*JS_mnFghW?IQ=*w@ zpOEHM3Zl|lWQ`nt5u!$5(GuVb$ozliBNJXc>clNPU~>b|NLpGDW9?zHtcQM>9art} zVcF&F9>lnIO#lLb47JBtXgWJ_!(#elmu}TEcCk2px@#h4Tdgl|V=iy``%oBs!xo!{ zsvOnnFKjZno*m8T7&~^n1gf?S4GRit6$Hv^H&50j_4@uYaXL2UdQN?T3@1Aq`-wi+ z?@tiNx{=~+EVc$Acn?Yh}Zf1S+dKJ`AA&6{~*>8>+gI(;BOvA4y*<@R5X{V!R)+MhEG8%|Pz z%|+^dZThljwmIz8wJSR#*OkpTFlA$AQ`08;2&aCgSrD!2&`4*e2pWVMWLjfVSBn>J&(fY3wYl;L zgF=)&<}60Z%c4wA?Q1uaEp_U^66>b9XZQ6`JqA`!m<180y!_465KEMZ9G|QW4F|I2 zXwmc|O%JQ6vOuuxbQ)a?nbe^Mh+@~FcRg?_d)V}tT_d(Q1CN|Ui%X%f^eG}aligJKKS#)Ke1EhA%Nnv5SC9Jv|b_BnR@y{cEZA2HMz(k%e;XB zUc##PJN1N7qXI)ys>{L|w>MEBQuJVV7uyEfjR&Vs_BN)x2Rk}F(vX$8G$|rRMhBGD z5X4a9^p<3p)5i-5?{`@(yV-)**B&Ku*lYH(sl+aEqEJ+r(rt&{zVlfU2x`QD1euZWT;dK_9dtuf0*-IGiiOoIKS>l| zfE1WC=^?8pKZ2pzThcYef{4M~&F(#yQ&w?;i_q*(7oz5cOC*%&B6C{-58g*ClEV&g zh5RLLRquom5Q+?eE>v*WuX%~V(RzAT9`xB9s^3L}K@;)<5E7MEQ@LHm36xE%Sh}n< zgnRr$77d1a7I!4!OcCrx=%!b&cLcy<1SJlEMz55t1vYD`RJmUg$RWZYC{j>c))c`- zmN)c)DpHI*)~@&^a1jzX%l21Jy9X#bm?{a6Hk2o=6*C0WR8rryPvn7-5c6 z)fbpV37{*2@LCF?*=i`$Iy8!`yo2<&@8P91P?px4xPnX=(y2*h2YHj=T+Lh_9Gw6N zb6tSXmD|Fk*ktjhAdUnahwd$Qnn9Rm!Yf5Q#Nm{gsH@kK+!6rDd&gZu)phGC=`cuR7crx7Oi>G7ja#h)|(5JT`|oL zZ^INV`j^Y;iHxO+P-Mvaj?M@FSKb^I4qfGdORFngnbG`8(quc-os1m!h0;_wb3DM( z%>;!9GCYPVWvQWmiMb%eiIg|({ghb(l+`qbm9ob|sPrK#ViP)et5q1)Zq!G$XR3x~ z9A&~NL&TU0Q=y?iP-PzJfrPqSFx(V;xA$z0-w2mC##T1QDOA!X9uxqyV+^@QML8h^ zk`z;Z2A_zJD=8^z*TI4)z9eTo-gfBMpLj_J3pTv=2I5iXY+(UC+A0GDainu6sIegL z-Pd7N+?n4^Y+tj0?jE42D`h}{9a*@$rA!@MVc1=fluBvm_>sbO?H2MzshnfSo(|6* z?&_S=(T)$pDX!s&EGoKpzj}Vn12sR4u0j$=HbjyDt?H-B9()Zu8j@5oh-y#ix4Vjk zp1Y?mmJWIJAjf7&gd{;QS~nS^X5X& z3q{dcOxeHG@~zE~$NKWY=hfReR?$TkR^IU;!ww50_IsepeE4T)i`NWzO2P7IYpc7W zoelTxys+Qk7M)%Kq0Z9P8Hv%LMS-E$ZDq|dfSch`Gb_wOvO zpP}pT`iL3zOV^P{XJE>7vDEMFO`q{unwWZHdplx7qepv3t}Aqm&4q92wb0((OYiMW zO$>|T(Th3zH9BIdOmz&|XgYF4`}C5JhYVY(hUd*_LGSG%h0Pzki!Iw057GtiZf@f? zJuI$j?QZfPOKYvt5aMoz3@worylTKgc@_0))pib+vraCyT`kj?Z692I?)#}+;i6vY zA9S$_(gbArfjSAz`$IGV1T&v zCqWTGFD2Y$Rs=C9h@?!dgIW=&;Y}BQ5kk}eQTHSwOD*^3fe;vkNjFL76AfVUzn4KX z+1}NiFs|9vwgw_=b^6z|w)G@1GJs9ZR0carxdhi+B@$AQugncjfp`FSvu&MZ!)1B> zv-e9LJ%l3xAQsi0L+GSEs!e5pTvQUt5|DLg=N4-y!JV|SvblhQY;P9RtzzNM4yx6M zFxsVrYa&B3Yu#H3(|<;jkO=ATB)8p5SGO$YK4f?E!@u*MXVE`ZduDW3&tbLVE}9xr zI*nkE##*L4hyvyZ&yyTQsCsL4)KaS)VM(h9N(Oi>U&)R#5hJhqVMr2Dh?u&UV|&(> z-v-DS|J9#I=ix+&r4pSQ0Fuf)_tLf-Xq?{GYM>F*Ei^NNPtJ|i)u18|(6_BM6y%r(?r#*sFiNuPSaUKHqQwX*H)?svAbt6JT>-6}fE zJ;{JX?XI?u0wH-Tt;G_$lnAvgpN&n)%%+Fswq3iFS`h8#8f8Qs! zUHzAD`=vp3ef$S*zVrR(j74nBU>kKMlizK7HGM=zN_@VeF)Kk#D*u1(kf z?E^nLhz%gsb!Nx!J||H8{UAEMqVa^NJIa|jPrQ~VtaOI;KSI?+%(u8GP>^Z0v%5iO zrktAY#>&BSrLoN9B+5%Tsg6sIB^TYZ|NJC{7xWOq4p2Z}Orf|fP&B6jhIL7Rx|?#; z*~`h=>lPBBwaydFs?a~Mc!^Z1^%QgiGn$Z=>g6NB`RTm2JA1~WfGPb#W11;X94L!! z(JQjyqbS>5wFga(HA|x;lMr!&Ffw?~t-#j9zxRfBi(4_qRu^5eatpKVti2e- z5}_^=;@e27<%~3!>1CSYLT{{7J=j?wKmIkIt9om zwgxSq8pIh3bS2^qBcu@9<(-4fGKVer6sxtPYRU$(lB};&UcAX6Q$X`yiGWZFXr8Gd z)`-`B>GM_)m9B)R5eK-*Vb;kBC_|+jM&kv9UPx=6wy4j&->#JBPju)F7TlzS_y8epXmu%`^B|X=F^{1GiZgF$Fq@eW~AW z5Ow2gPXT&~n&ds#20*3LIm0|_4sK{tJKMp3H@{5LeDRvvg1Ci6*BWbGCf~x61*>b= zh+>Kde3+Ai`P|+8uE{Jrtr0qNdGXcDz6Xfz5Fjj^m`~M91j$EnsI42elkmy`pn@T! z!EOiyr91q6=fYPsPiJR7WY9uKMBtQU2ug_Fq}~d}xucWq2nJc59F?F%1NC9NcXV2} z{{fuhY!>A7?>v>8vb2>lE!8>A(QR}aw_r{x$`!*Hoi82KRHn7C2{CoprN$!my6L;O z-i+51C!wNJ350fX1(OxZAQz~_25+{tq%jK(g4_8-*I&eudl^XBsr(LU*%}Q8`9^ML~gN$N+RO?HP6jGA;W80zMejvJR z7MCo0-9Eqsm!g1|8qiLB`g#jDsF|5+sas&;W^fwH!wH%FH22z#yor6Yy8h)Gm7_F6 zYLO8@dFY2SV^$jf&N3zLaSQ6jtb{tiBzy!bW07LUT^`!pUHda$HOvLVV$?+lgMRKL zRerKSK&jfJ>HAtKy<5jPc>7I;Sqn}de1R0kN|JyIpmaw6cF`y*e~Of*R`N?xz7=(o zi>8>Q$aDTjFW#!&86{Nv%Pk?xvFG}N3H3AXgg{OfjUaaPtgTj~MLp7@XIzuiHkpaKazsXozCaNtuw=o{1R>8akK)`wb)*E4duHm9#@O`Y2r z7F~_l;u<30PNp&b-3~U%T8k-qNfMVD1$6hD7w>rm70mlBJ*-urx1%xUGG6JTgieQ6 zsk0G#YL@9Px%3)TF1Ft5TMNBKmYCUeYnp+r)hMRdI^A6j24?pVu2>HWtM@n$=7$ap|4s#}G6 znyapor($x}TZ&UlPfcyQMJ1y5ZLN^C=w4{`cxy=)O#&)qCZS}G%Nm{={g|p2>w+@z zFE5isQX+qM*P*%lCJ`f2qq1Cu*jAuI4NgV`C}8N3orORq(*eYbT8VDkortw;Xnl+$ z;wo9|kr&#f7#6;0e+V#YnDLi*F19D2`>x(3;s*KE*}vmOr}6;`ODIVRX~;&U@rT;0 zOCdx!RurUEK-Pzh+SrPz-0&@DabUcWXp#`J}=1GO549s>kF)QEN>0S6cq44wx zwk5>oXiLImA*1*qpvnegYYY00t))dA;(=SqNCu^C9aLqyk^*!>9W^AhM>vUx3X@#P zA$7a*=2JpzlozQWAInBcBXLlDm5yl~cO+tvLNRR;Pqd_ktFiGgmSasw_9ybmDp!X# zQIaN$w%>7_%_Wa39f?RZnn_q`a;dZ;HBzYANl0?=e-1W`7phaz(&(y|`u*MQ#gtAB z9ou#t)8)cK4hC(WoM8pNd?~c#3>x|$p$@5O{Z6`m2S@P z)=iIl9;YgojfLxb*SZmh)hWxa=rv0gE7?`OWldfArqk|8Xz~Ugsi`*hh`D;ZkK0n% zT5@bH2m2)I6(|}}^Y%{yEPHhan>T{SaI_S9D#pB`*5{#IJu)__50p5#vH-qwnyRM| zLuPLYJ;koPfKlmMS^jcu074{j@=u9(Y^M+SB`3FIow`hZGLnDoqdQ;y53~d5lE-|y z&(=*x0zEN*NCyeMygo?iPf!2oTW*}$_UP$86zEee&JgY#ElDb$P& zmu`_ZJ=IV@h?p5a(FK~0YDqE7f^%v^KK|=~A|hUcCPSy%YO(ff|11vNP_o>@WQS|O zra)uhSYH;TgmOVo_^ZIa2g(Nnc80#uUpHFV^Ix3qV}EdiHyj>YIW;Sx{V|ov=(-@};Y+UdLrHo-fXo%F3?E< zG=R&;F8bvtA)$&RdR+sRS{YSHUL*oYv33g;CIK6BDOhQjg3>FwANjshc;CY0a1k2$ zOa67|LX>>waWqp`(WARc?MSsM3ll8!0p6EwixQA4!(YxMmq|8|@qbT5=t>H-q!!>)tVG6nHTmyNG*f~#|!m6e5YZbUlz;S%`|L7H}X*#9L9o) z%&JFVIgko;z4wmjDYQg+*}}k}PGXj=z2ddcl%$eN_z1X8coE~Q!x4m=yhJuTCD7Ke|tr=9GdAz_{N1?s784 zXpPRou4gr;V}dJNupplvC1n~RJvxR_Y>g?RrVf2zYbXRDk{i`j_(XwSb+0lW_x;LW zZuU24j!GC)_-_iu^ldMDY=prSk5>vw7M0>ogo}k*C<1=_zxPXkK#*}ESr>AAn%N7! z{7MO@(9>{hSMHa}+i9dy=YtD*RWK`Tk>I>1cKPAU8-7)848Vx;ELu%K+$6^*MT7BZ zEPdOdPdrdb%=R>yA;d@7!^uX%H8cRlRzXI_4lGw(j=?$(?`3HsqYjM66o8hUGQ>xm zHq2;pOaCqSr6kMc_}qeQ660CVJU4n)%_!<0)0^>7m8Kqn3GC z$bQ^Sf9TKrE-B56uNe^pSwqxQI%tJNxl?*{kqzxv{wj`5)f%dr?X-;iO){ z1HIz~zZrvT&0}LpTd~@Z+8v+URO{V8P2+%76-3DpB%EqKViblP3ItRwzo+58e!(Bt zrMw7K9g0hJZ(>>wKHM3F_vs;8f6IrNWyl2w;Bg(P_8jT7>H=$(_r&gN|B=HlX)=_W zL3L-JA#{y;g8~U+P%CLwPPOuOezgI2!S(vODcs77+n6;wGIIToKSMS*nT!t@U84$V zvo_|7CZJ>yY@XEmNbm*@fu&iBpjb5%eUw9YH!ZL;x8Dts4_|Nr1Y&N0IW}y}PSD-V zgqZ-Odf`abH+@?V_Q=6b4x#4E5p_!^!1d9xzJB|2|Hs>&@tmjH2lD)*Z5}ytd&U*d zucqBpz*rBYD$jdd>=+}ws!748zAaQGo%J)k_hQF3b>DjtJnk!N&WX9mEmg1S6qU)X z{oQ458fsPi*IAfmGuGzO`z%PU815Koi6Zj&+=d=^{oXUtQ8&D-J9d(Q&?c;o4d^u; z6(%>oGGX38!NLY|Zo4RTd&;YRl)JpJCokB9FdR|2I;-4N;oanjUkHLDp|qq7jfjQD zJFcgRE68jFX{8?s42nr4gJ%{2t>#CFH{m&UuwEgp?Y_)SJ7u+az*o^yK}aa-=un#~ z^(pS_fBn&N(lgf)j#Uc&#D!)*QAdh9ZdX>~yyBwEt3r|;J!w5I7$9SZ z_GyD6m%f!$6aUBOY9wUuW*@rrznAu(S+w)fqN5tRleIOv3kFMHASrDO?w zdHkJ$V1_IE(t=BWzZnY_=F-uMoLbY3CuuXcIyQkgzS|TJtnS_W7o*H&2*uFw!&ilZ zj*V>j(dunf{Mf!L|CceNtA^0~ZXtk`l*NIg52%3EAC)QtEku7ts=Qe=| zNkvdOorjpG?Y=&j2DKVO8A{|n)XQ$AXwj#8{&Y|+G`{_JRM<`i7XEO+WNsLn!KC1t zKvo@Ey82lz+}vl(emqpg|2wg2|WvvgjDrq(>G?R`h4VALOi&(Wp|9h#V?qCy;LG3Git427u#sYrpV@%FyC#TNNL{j>huZkFX8*Bb1= zC$;5m3o>npVOcoL8Y#wS>7FP?J*&#rUcNs}b7Bi65kIOM5U69q8}G75FXdVr>#&X& z_1qP*?)9j#kiOR63C>EwEmAk(vHSDx0s#(x}(-{V;)`)rQ2mS$UF2bkeW zyIx|*8+?itOpbT3UhvQIOq`SxwgYTj5tlkoGh6?`OF?1AWe8Y8$QiA-4}1iw$L_-A zC-V0Afqa(sC#a8DBL9Z<{R!9yzVMz`KJ|0KEL z+@a@VlrD`I$qP~SzKhg~_56Xh#o9|ZshLTRd2+4+p0+FHqj#}-Cp^xT{86SzQDm;0 zdmeBc2l2glmbr7K*x+L0w7_k)B;<>zDqYcuU5V z-lTe758=TDk$wWhRq?bbQ41imN~ukb6vH%dr@@kF;Dsjz3s&3Z;lF+;UVVsMW6Q@{ z5K$ChC+3hs5=8fdH=R_;RdkEL6N7d1+^}N?h34&he<^C;S%qaI{RzT}BL=uf4v?+? z`9ahvILKxSK!U>t6YjK_F^qwy)FX!@oC@+jOl+mFeiEkNB(kYGaYB)OtydQ|G()fJ zUfG|*8RQXph%K}$DH3jfPi3I1GO95JkJgCbNd!pgQmK^Jj8x?+h*fy(e(!mwQ??VL zP@$1V3h*YEN7N>GVy2u7jH&pD8tseb_l=*NjOAUfmLevU6AniBHsLznV4>I95nD*$ zrkCvu4F&^qBoLLNxzv7RqP{r?qp|YO)?fLf0g6WH1)rxQ(9r3?-#3LtTd&!!GxYYJ zZ0-K@{Ag*Dn9S5Sg{Ch2ncq1HXl2MLF%`GOQ=Rkad8nDScd(<2bIkwW_O1m=j;c&o zHx2Z%9PR3PizULs%gpFvI}WMJIL!#3Z06tEiAfWLZ{TzSl=}rxQ94jF6bk z(P$<^RD31Itio~8^ZYkbE zTmQZHe|-1ezwWJDRhR0aX$+y_&39@B-3*?baSK1i$HNxVh#&cDKQwv6*JwCZT&mH9 zNvRH9Ro;-t#mlHnROak1S5TN!X_X@+6$J{13jI4uCJN*S=I+Q2>S++G=C(Xcntsvx zTk&;Mr$>Vk0(WV(jQ+?mL7esx{Z2aeYFv(se|Fwd4JVSa?bRh<0E3MOvUBbs3W5;9AhoELMOWBGkBpLrXLZ4ZXLS zJmnS;XjcRWq)GQaOOCWK59~#{nvg!3<<%`UQ5a_Id)*!hME%8CCrVb~r^Rvl{EB2O zzw?gLC=I5JN44^o@Q@{_#Wxkkp(1Lk|MA+MBE|A&X9tmrP<&&ar=Ee5yYJ+ikOr}( zOw%Y>!S(Z7Z$$4bRQXL&d*)yjv@#mHq=JkVGt<>L>M14C&|c)TOnUhCj6S-V=H3CO z^xlSpe|a))@?cub?aAZKZw&axR9?z-Vu$-@(Y*!>{-5fWJsll$bUDBPc*fnC>sHcV z^UcL@M%y<3RK9BCS&L7*E1NaO<++ElJI=0LCSSI3He3=M(?fav&3`xN*3vBncrCcL z;=`p^7e0UAiZyf28W_||@PBj5k8AfS`}bULqGiGhUS3(T_%qt=%IVb&`Jzw4_HW?H z@Cv-%aTl>i3n-PUma3bpWVBG}{&UOZG5~h=li9)Dz!!f7Mv3|^P*)Q@nzTzx$7vM{ ze-Mb!xW!b~-B(a_Z1tEcR%C6tHn<-fH?A}XwNf>kUr`*!uGY(|!^OgmLiuzz@9t`T zV2*xEWn4b1maUw*Cs!%z1#R&jt)MB3??FACp?t8gy!NUh9&E>EkEP0;mF#Qvmxi^u z?jER--yn3}Us-UNERQTSE?ycLZ(>}(cq=*D=)&_6^M7uBv;f5w(4lR_70>~oxCev- z6uY2se5BX~bpR-KK^*{!T~Ihcu?q^vCw4&{@R4E{)B&N`1%(3?yP$A)>I1$DqDc0rv0id|4RLa_@9$0v3{9q@@=P$z(57Zi?A?1IAaiCs_! zd}0^W382^og(DQZpm2O*7t{ft*adY0D0V^N2*oZa9G}<)b-*WfL7f1KT~Iheu?q^v zCw4&{@QGbeCxBuX6pm2rg2M5MT~G&nVi(j2px6b4BNV%!aC~AH)B&H^1$6=_c0u6? z#V#lupV$R;z$bP=odAkmP&h)d3kt_4c0nERiCs`9fMOREj!^7^!tse+PzQWs7t{%$ z*ad|n6uY2sd}0^W0iW0fbpj}MLE#9+E+`zI*adaKCw4)d0E%5uI6|=t3dbjQK^^dk zT~H^0Viy#SQ0#)j@rhkf2Yg}|)Cr*21%)FNyP$A)>I z1$DqDc0rv0id|4RLVqMK2wQO2dvu9CV6kTdHf>;PxcyU4reTg=fGU>bhwpFg^V_|sM&yss3tn_#gxV#^QSLK4ww2HP05 zQb|6wlXqU3CZo_|yp@?$|Jz^M8=7VJI|NYSntZ+hQ}_V&A6bdYxYMa5u` zX8P}*-K04QsWH@zhJ88?&-=$o^YtPDUn%Dn=kl_gjU{r@W^Qv%O5TnbX}fvquvKh; zBU&pq!toa%)Lmv$eg9Ex|Ax(0v6D6JDTA$LsjtvZU1({vYcWN-2yFq*O1i2gb}Rz$<_h7awxW4ln}) z17LM66@~Tsb+lb@gdxJwmqC?Uzv)VQd+vygh|mDmIR5H+hl)E66~OM*-Kn^PK2uNL z@-%Hj7hSNMP;>@7^@)?B(;gR^`Xy`s1bc0oRdTd)d5PGbJeOTxDW^dxXuLmpM!sHb z@|V%B)dy-wh@i-izvx^%qOtg8-rX~a^R}id(Lf`(-h3HVd2|64KussQ@cge&3Een0 zux%*R2-#z{`>dPi{Y=8Hu{=--?u3bLXvtQ4+fD2-%hvZKYeR=n-@b?>r&rq|7Bu44 zx>KqwZJvMnqTj6@dgR(w=Up`LNMY4`KRUAMQj?AkKCtFP2S%i^uwK79Rvecbt; zTh~AK;QpaMzrsGQ-9I$4iu{OMnP@%HuhapG6A-#v2C&?8Sj zbDn)1cx2)kA>t27(4!BKU5{4CqJLU{bY!CM#h;0J4S^R$;G0D}o-azKl+ja;5UwsM zLz^L+M8l4^1t+cTub5Pc5iVyadD+0>bzea*Lcm2$6@zy#d8#qh)zVk8{z1~OC`oEs zTAORhA97kE3l4xj&fCpzh`(F|h?p{b}lk)w&?*YCwv&r}=1U^O!hCWoK70wj_!cfspW z6|EsKyUH}nYaui-@MIw2*xS1sh!N9JbUYk<)ku<`Q+UJVCM9}z+W79?E}2cQW)$Vd zd4JKB1O`5UZga7kLukTCelptqUg4vvw269Tp?|r2a6yy;(2n9QSwpMOIC5-5Xoi_4 z$}gTDv4CS+BfRqh?^VC)!I$$$U6$(ex84z5FOvaLpsTF1-i^)JWacS<6h)IO$={)U*sqM@cM7hw8@5+SB~w94ogYK)nI7;O1h8YT^d96 znMR@_U-Ft0rcti@B7YoSH@XQQ`h>VO6PQMBxfPDAC$rdg6F#av(fu&H5W{iw%FM)v zZo?q$B`|ft(V?LmPFiquU}*HD_x;bv$Y_d=KRESW|GxI_L;cHt`{6Ivoa1vh+`e-D zk0*BjcA0(LGO_!)WgpnG_U^;>@%cz7i!J49-WJ6 zO5;7Nh+l{a=m9NmI>$QLlf%jN5h6Zv{*#ku@uyf0FfOr`;wJebjqiQOcjiV_^hN~# znxdOFd4%T=&1LFqj&7pydu8%+PD;s%Ozl^ZZ`y?gaGLrDLmMl)5FwBca+2!n*1Fsc zn%LJc;OH_KEp=myC=!E=>@wPQ|0_DN44tA)QrOdU(M5|V$bc}+-^ zeR2N#YE$RZxrE!i8y~-|bM6`Bi0m;rw-N0Vji?K^Hx)CyRw_Ml!R5TtIhEp5$!o|* zK67v?1-i}aIoP@L9;ZURo@5w>g5y(vv59VU_PnhslHxSg`*O#3NfQ?g|HA1IU6#a> z>Qj5^*@>2`AZXJK!bVwgY`uTPeNbk)EZdfI-OI60yI0w^8K*}Cd&h$3X7%>s;V5Kx zdn57uu4n`}ous?jKfLE% zPrMjq#p0GGsc2}8pF1X^Bb5rESVmFw`4w*=x3$-}Ht z+qF$@zN9ps3gC-8tvKSjS6uOr<2+C%S@IJLz7IW)-!r~4%i48sGG6i&i=8jcl4lvM z53?hL))&ESQef7^lR$g;Zuv)TffHs(hn1^E9yKrw*4*@_h|bTl1_g2!K|;T9gTup0 zH9jK@aFaNKp5z99oac_oHnUPEcg2bLe(M|h#C?ET)>%Rgz5&a5En%czn$S{cuLy`# z2zNt?Vj>eR{HeyQ>)a#}aV7yxFWZ`1@#INIq`2N-DjtYJ-w>_1{+0j0A>&~w_ zT>z#Fb>q`~vwgb7L(B0JNPX|tR0Ivd6Z~?2-!pUM;Ki_}ppi+@EPuA)+CTBZ+tSDV z`Bz2W@&QOajx%4z6)(5OZ+wdN(wFFsPp`W+#Vm1Ggs5%DrCxS5N%2bSk{6~1jg{~9 zGDZ+{-Ee!}7OU1i%|~@#1}*uBPIOmrEh}bAQ=)o#^+^>mV`)~58b^B>NYI;e zmzi*lJ!!YSk~48s8l~Q?9QtNfUbO!02XBWnj4sH>e%-s*T^wBe>em0pzGvbminwp? z%7k{sTT9s#52METmm^*JRO$~tFsT|dNN~+nB`ek3!*#2F~i2BjWoxQJCO1BI$FV58RLJ zl>saugGr$xo%3(KV(RBZ9a+KcNHo{XkyW!^vbQ}Skk9bHRN6nWd;TOBbHDaej@wVI z!D>U^uSNBKF#sjap6kCOid!kplXo&~IP&W=r;I@t1>8rmrTT%^0cjTuy3R7AXRx}E zB1X2y`87zT@uAakQ9Lfwz*+7qpVE+muaF&QQzg9I8ZUpol*^yg2?mORu2ADMZ`NZ4 zrX>~K&1^ZVPAyCIgF}UP;Z1att!TS!V@!+@G z(tAbhaJOXUVz5wHn-LegYuVp$4zLm<%89o;6QK6&gsU9fPVd=kO%6veMayy<+e51- zZ>ZC=#%0aL8<)L*dTiR2qGs>2gR=9SwUH9~CqCuc*z=wYM2L}rE zPi^hNRhqa`ARDL#bVT@hCPaXnF6}z42U5H~ETnlyHF^KM3!Qf_o8HPKhuE7n(Y+df z;!~qnJjbx1gof8YPpg*3@Ip>9m;C~sW7MQEO~`8e@Ld?l&oo#X)e=>eimehfX;@2w zWXI@72lBcmZ$7WvkJp81G)%&%3az9y4&FE)c49<;p$PjvF>|{lVHlbQ3nHPgg!?WI zWVEgs7aj>yb_!_%zvcqN$;Q8UBbw&aDV`HDTpMIY@DF|L(z{y*jZ@_BWCvnn+Hg`u zZQ#cjCCV`Vsge%v#*5aG%prAJHH3X=hw>(El^xA3)J_qNk%ZRYuoce>z67($C~XG* zEo;SQLb`n6+v4@pNY_uv9Z|q9yQAhKnxj-N%ok6nQbzO;J5ZnGolXqr+9SI$qzqs_ zRiZ2vI`{(@^awOl!bf+pBhG^kBQKF-wvxEvr6!3GU_e)0qF8~#Aet&Dc2S3+32$-Z zRuu5rVW%0Xrp!VX);k5~io?U+uEslcW9~XDy!dcH9XAUUWz1A~EQ&ibGBG{2a!C+L zFeB$HrKU_Ga}k$pVs81wq8Hrrt|CDeRD`DZtyE@~$FcFui#Yl-KzXW*T$1N3InHU3 z3l^h8Qd9)KMB@~C`a`BHa+p3M46grn{wpiNO5j^1mdI|unh4<(ppTHF(-{lmm~%Ex zkxT;F5Ww6CMiL{xM(zqew{X%Lm|7Eb6|JIuO*WOabEzpe`;OI{(yh$fQXr*WP=o5( zoK1f1n(}9k?0l$Qxt`I)gc=w&X<`dtYDJuw-3o2C^~aBi3Pt%QNW10e=Cc8!b6*tS zvkJZ45A&uFd`-zN#kc#f>vMU`)C!l8KXUa2U-qB&DDFe);5XBDC5zjWv>g>8qvMqO zws?h{NiFYlxF#c_lWs&%(WtEy^*#JqDLOS-?`zhqK85`WF|&noLhvBgH&nNEa1qWz zpdl9d{`_WdSNAW4HCTI!+pM`_aow9i`fr9Cj zr3CnU`}BwFMI=l+r=f z5sk~D$|af?;hp_Jf>;&1u<`s>I0nB}RK|2_rG%5QqM%TG=OuU4c#@-HHkV+WDV9W% z20YOJ{_l5Sx%j#K{QM&9?r zkFLeEZk0(N=EXL0+wQaez8bHx!SIXbkv{`A2R%gliBzCdWO#XInb+??Q_w*KO z*$ULswc<#&pbZSpI>B0%V2kRs`eG)L2pci`pE0;pYznOsY19l5l}^io-mL04i)N$<%?t9GViM3?Hc0 z?sMmH0m|+CiyEYAL{1#7@k#}pSc;WTp<)RwRH(#IfdY^iC?ZfZDSg? z0;C}3i5vkXfD!=)8gc+CdEp6k4x~g0`lU0JB-Go0gr;U=BuS%tDC6j!BL5?nl9X2! zKf4XYUWGQV1REoVdd0mhAO9*dS7h5Wg(=GIodH*Rz_Vy_+n6%lq=H_#e z;@l(HKn}p$VTNn6b-s(n(Cr7OPNGSbm@r!@-^Yceug-sm&sH%9@qY&jW8W&d$iQ2{ zIBWB9 zyxma0>9J4LNOf`9MwzTA$9|a%pbd;UAPyg0PUBdy?b1oMW~YlQyEupE#mxc;q6~=R zO#GVi+h4Rx&^4QQiZ3#;R5~Rxl+W=H)+FH~6O-uxFv$Q@5Lh}0HJlRNa*Z?V_uhS? z$Rv)AWj0L+5+_z!OCyHLAcZhk@xjM7s0=y@Aj!5y!YUJTKfW!n+G=rb0h~c^$7<50 zO|?dhNT3~xP6WTa@>viB9rP}Fs|%x0(n#2Xgi@JeUf81v3tT}qGLA5n;1ofCB^er#963*1a6Zl`sZ=s? zGezB#M7zIz1F+eRwkN& zgI9ZOIG9>a(VU9R^0f%&q2Wk1Yar1VRGxvkgndI)874B9#)^oQRHrra9>pxmNam1Y zoe1kWl&G;2GSJGdOO|4#9sqh U=hL4+!mCCDWBSlvWHTmq_Cz8fhX2!-DX}e)r zqzzf3iil==5S_^m3U(fwCZIXTR?Z>f_uzrW2^8dJhbEXw*YkGk;T8|p72n6?2!4}G ztHP^!oN^Skl5ndf`jP=D?+<24GV52aMtZsoIuwRu4D?f z6*XDG5Z@2-)Ehu5uubY1LVPCqMWXYZ<0|i3CFQA77ma*Muu^?n)f;lc6jb|| zF##rGBh^eeaSOX_ti^;reVMYVNt}8p|XyK1hNLgdbMvsAO`< zfq^Q9KFO+)x>VDW(oc%Xn{#wAUiRh^Bo#BMWg1Idrez1H0cHoVf4fwxk!@sxBTqR8 zeM@3!7DL1`sB}k3xf${o=f|~c@|2cZk|XJgRFTZQ3Ha+@IqHFhl%5AXzXXqjPH>t= zf*_Lpw@l8BPOYQ`jR?L>KAVuN66sedLe(6+c%er1L!ZR0Vfj%797xSp3PvG~SH#pT zHX$PBwhOPI^72-?pkZGKev#@IzdP??tv|7;_^xqzUBXztVMG2ZZBUl))6F|&60?rF}BfF;b?>Mw%`@BJYWpQ|gyzZW2aYW>&_?gL#l>N#w zX|iyC8F@^ctjW*0yIdju%WI>>?OEKX$*!mo`@};_uhXnN)Y`bRctf&^thpL;&d!0G zR9g?Nmr=&CS`itm8(#Q*0lo`E6lxaKcFO>#jJOlH*Q-<)uB-G&pmTc{n^gku$-~w2 z_vX(?Shyc`W{wtTv@^jovj#PpDO62VrBqy&wer>EC-E!gsfL&3hvC%aS}{ih8&vYf z9Yu|+c}HIxcB3-o;!BbCAB4rjCjr-JQyxPwvyb28%> zy*3M{PK_%^t&R#*OL>}LGb}3969Gh^ym{oi%ouS90vs$38sUx?`LQAounPw91p5l! zu}DC^g)?;^PqYGMMnIo16F90gP{hT`Kw?H$$ZU%$#G)?20Xj6c;d|2HigQRoUtn2e z2_9MjHIt%^G>aIW<){dNhXxQ1Syrh^jKs1&e>O>@UI~pdNdtmVz@Y9|&?J+}lDpsl z1?ti}YobRJ>)3oLG@~8fV$9z7%mz-^0jse}VrV8@{Dkn5p)C}scJ#Z>r7IkW9 zs+mJ&7c>j~p4yv*8l-nUGbyxhq*Ei8&JYa_lb{Oflv+rVTRv(!q{ZpPhub*u;Z|Uz KH!VKav+)0Lo+J7I literal 0 HcmV?d00001 diff --git a/FPGA_by_Fredi/firebee1.sof b/FPGA_by_Fredi/firebee1.sof new file mode 100644 index 0000000000000000000000000000000000000000..7b75b23a4b88d2cfeb69c53b102f7a3c667cf14e GIT binary patch literal 1171297 zcmeFaeXMQCRVP;Gyz^e4_uRHmcR$;WF=lo5vvY$29NP`kOhR1Uel~3fk?X-Q9z?>m z#|C>$paq73h~RpUhUrAkGAE zo`@*cOvhyXYVWGO>#VB1>zuRqJ|B0l_s%)BYkmCIT2;Gh?elT>_y5c9QJ^_LChGh7 z`Talhp`ZHX&-^sK_r3J4pZwQe`1p^1^rz?tKl)QY{qdjt3Hq*YdmBCXGavu)kI*~5 zV@b<*eEZv<{`R*o-?pUh|L9Ns?8pD=N9puKfAtgecKZJJ(O>@Phw0rP`S>SUO-qh-|?=em+yJ{nWx|No$8vp$z4D26QBI}Cx85-A5o906F&U!U;DL(zV_#q{*U4X z&kud=dzhz``5KWyiIV2d<+a|LP|{^ zzrtx8KplA1k=F73->;*u9?Y=Gad_uMJFW7*c69oLDXV0 zE0Do$BY?2CuvbK*j8&nMfdgZmU|%?*yD+Udmxv8Vij(*>J8|vH{PJqNAku3{x55!i zvOH+9n9U}W=gdMsy?9n%`^5#gW_JzVc7g4w)wL~G!tz&myb{0V;(uf3nG1d@*IoXi6H`J0AeNw04h&y ztc&YXnM?t&uAQ~zi*sykwVoA-?b}&lCkMdF+?JU}PlW0di`k`4L@?ELo??Xka+vaF zXlNyJ)Oh|iro4YX6Z!guP5~b-(G(hSk-v-WP=1}BP3y^W#Y)e zk5~|0Bzp2XY)UZ44E!PYA4aGnqbWlua93_S=LvsR}f}Rb@T9A3f4SNz8@}5JwK4w zbFI|UnX4k?UPRAa(Q|csyT#WI<(g{E7qFKaZ+_^X_jxjX~fyEPr zT*EUtUZLxba$dC+Dke_RPHKtSx;`3g-&qB?TZi z+I$$H>&$;L(!WVp-n7x1m@agXkGoFY#pRBbE>B1Q4!!e-z_{rX;T2jM#W0xCYKw4{ zXC4JEoN>m(-8mOZGnkliA5B&K+6v1Ut5^+w*@6OhP1F#)>4l2v%0YHV8m4ZjTbUNE zcqltF^~KjubuoLK7Ad8R6UX&*Fe=_uZw>ajBwel=?zoHBPE5|t=Y%ir6s;Hr>F z5WC4pjV6<`p;4=eX$mGaoNN=7eMt{vCxyk@LgPA`U+qS~B79z+S;_Nix15yeiFj$O ztV^Fg*z9S_OOl^Ia=hzCy;!|7yKQRDQgPBR3cN)vzRPTTD}uK&WQV*)75SO5 zi?rsfoWa1v3K=xpX}c6v_HR_pu39EARK<&KI{myM0zbQ7cUHV0f2=FuNIYI_<3`?ERyn~y zC{s-VSbl<89uuGi*ZTJfuHR7Eiaw3_UgloDLXv=R8tr8;2fxAc{N%^&UV&~af2G$WaabfrnOTUhb=k%Vo3h{)`Can7umF_TooPiu` zTKEx5oe*m8Fzq5eOPmY))%T0m7%gFCoerE+Yi=j&m>*^184xKq@1(e77rl9=^>$Es zAlqSh?MKVYPVO-1#F{{8;JiU{H9xXQLkbHK&II$b-#n{q*&eXHb#8mnfRTN=2L45D zK_bequ>rM}1W1^cz&acA`3e|5XkiU`aYSfHiLWna1{@e^C1QyH?SnsE4j>$o*13&&NLwT^yWGovl8 zEi-i178wL2?v<%^V{&ak#_7D(HP(35YseO&>A@DZHVkNOmo`xdee(;DnV3ziu}*nj zoNuHadb5!Uue55*$L1y0YV`2VWCCAT{f{gD`9(HSwqzHArUN6?W}^#`HjFqwJilkd z4S(F7tJzE6`9v*nihoL7lc+VR*6zP)Vi0Sbx-oUp7X=YgTX&GN;0xTdhl(FVSkAqd zE@n76v=eK3HO$lyaJK$74mdGqgoZ5fxYLOmZa<7158?V=b5v zG>~zy(iSrb5?z9%VHwB(E$vTS7dpiV+g4XkK9RoBmF25t2g7+VbWqN2oK=kzx-;t3 zSm9Lo>hP!% z8(XUxh}P9%iMOf}JJ#r&K2}^Iyodt~0il7j(xBmcxLv}YhK%fm9)c}3dIhqAzBx#k zmNEo$kC8wv{zP3aG|NOqB@9H6xh(Q27Ph4CY>;47h-NRNa%6?AK0wm2jAr;z%{1Xp zTo*bc9eW1o*aI9OzIFHI$|d*fK2vp#t&9xVe9d@WBM7?%?F9? zC|C6_3Rr}o3s@E_McF;361MoOwza)mJ8OjqM44(RUKODfe>g^4nYO31SC#$|g%|`) zxifKR3Kj}2WWKeUEgG_MTS>+QI&BmM;k2Zxp(LX=2_m}AjZ0X54L@Gshrz|}oA^Qa za}fB`KF{!@op>RFpvDi5g{?>rpEgn02klTSu~fh7+AVa({MzhmJ z91lpUy(>p=uVglvO1mGhy-Hy}&TKL;{dlr(R`tF)bT$2%HWcr^_RC3)9nbiMfGpG4 zU|bZHWfnzCPy5VHwTmD-A0|Sj`gQnS(My!ho~cHN)qAqIPu?_-^1L z6X7YEOE6kVj%>{q+4Qpwf}I+p8W%8HNrK28XPu2181$2%WZco{jg8B~dIoN9^bh_X zHQUY}-DWd!E|L``9qn!EL^69KO#8m+Uf%!*Yrk9#2Jjyrj*k@2Kx`QZ`@U3H9O9Iz z;|gj;Gw7Y}f1h|4`!!Ry4)az5txb0T=iL#OH zSRu7i;p%P%K9zK$8l%K&C*dD7)6>{!Y!M%(*P3z;&k=~Wq|EuXLg z*T@L%nmaYQ^_nXn>nV@YS2zQWv#;}gXOMXs1reuRM`Nx#u@iOKTkhI-@|JsS3~eQ^_>kjOvzuJ5jDC)>yWuKrVia zVq4iy$jzpN->oERJ`!6R+^#vM3xjej`8?hx(Tz?~BR7v3^ElA#0wgf#56TmD zjg!)=9!sM&`(Q@+8_f>LnO?tB`makM@MG7z2*ir zv%BHeKup|XqB}0!*o!mA)o<2nyw+;8Q8G1NM9*5a z4Qome+2bnUb|4-e zRQ1sEvBb)iE~I=79NLsehPyPnOIve;17DOOg0P1>(y+{IrYV<^wOWuSaa(L8&Zv^o zfCJS!2y9WkXT>^;`+Tj!&Imx(TK#6Ueq=dQl>|#_en{WZ*-Ad?HQx(c<87>DN(uQy zrjR0SU&p6@GGK60v=X&Si~=2JpqTz08y(Gw4EWVva1tH;eJk8}#H!`Hu0}(S#&{lF zjgcRt+$aMmEG-#+UM+AHfrT^3*TCp#BMpJLt*);bfE4%_hfVsEy*dbx23SV(`HK4^ ztoe0|ImG%6*8PY}3|oOQNi zU@M)5Ro!#zS)l>V1136P-$&QS42&7rO$OR8PO{hPi~zc{wFpBj)Yn(36OZ@ zYf3{KUo)^i!G^#KG6#uP^3e-h(mER>7!;z}%X;8n+!ou9GqwOp!!nxT#~RlRMflLs zcp7P^86XT@_RQF+tH%tE1yvtyfCm7l*HS27Q z{c`^J*j8Zijmf}eJ_glPYc?m$@!P(YYkKmxv0|YBgPV@5FM`g_2xB`O zVb=9dgMjoNMH7H&Vs^zF1f+5{b0RLVcCL`damIqSq9zZk+gPb^SK7WotlThclkBp4Nz3j-@Juu@hp!dL+(S;r|kWt{aqOuJQp|~ws;w42<`?V4Z z?`R2Xpz6y-ZpZ!E9Har3(ZmIT;m*pRsLPN55uTzF1{?&{N+&GgqZhWMbrvTW6{1;d zGTiPt?^XP{KNb@~&TK_gyrYq!)?Oc_eVdDhV6>rxM#`a!kKyT;W z!c6S%Mi*ENuLPN1qRigD;^@3Qz25FearP1R>aAnyXh{#uoGShNz27!l`<667Nlu51 zK|o4>G4a!d6q2h;$<`Mu2wThh3w7`74^69rPF9vImWFMGfL|_y|cxny`5{*R6_0d1|!4-$3bry$;WMr*}hBf8LiV#?e_|Yjy8kT_! z(0m$%KXF~?bVSBZ6ld&uRxX|N2Cu!`VQSTnK|oePQ^)IPbg6p0>ut)-Bk$Ln#JB#? zZGw{0!CG)NiE3fvnt`dup)fVH-kM#4P?yHCBVJ&W8mY=ak5jS&Da#Spp-Jg`uXjg1 zyqX?t3X_9?)KD`D+?sT>370iEu(kY^#ngO^|4Ngu+b|alKdK&Xr(q%4NKnnF1zD-J4^%K*>7#pQU-u;u{Zgi04-I@g*NWLuM^ z`CG>Pr(FK}@>N=AqiNVI#OCsvN*i5+$hzCd#)uiUsSt6&T92E9a-xl|KIu>KA4dP! z9iueFkq7BJ_feFApt8tE?_osY=Ftz|m!!nQoTH2quE_5`Wx~A*=Rq?wv{asr= zN_*7TE~=l!1RNfSz%?nyhI^KMlyW=Y#??}npSow8y%FB1{ z?pbk+s<*tuRB?BT8mtbt0^XMll*-ruQrkqqX`*vh))2sCEkW#UtOTqnU_((4i>-+o z_HIBh)ldS}H9S`J+gP2lO#{PzWNV31tsXe#I2_ufVJ6e ztN`!=KkTm%-vm3tI`=ieLZy+GNy{=3;jllf;@mq6gJ85X^87WuQNjG zYqWA$<8;zQ<=s0C0@7;~Z4sDW(M#ilfK-8OJM)k;4RbIgS8*&^t+YS4vC>rt>~%V} z){xFvqTJl7dsDfd$OR#b6F(I4RlhWT*E7K3VSQTx(X4ZQWdajXwhaVQ%$y%>b9m^|$aZ9s*0n z8PLt5+9F@ra1~K0F05e}c0_1IB@8&(E4)wo|MtyF{Rvmx8tU+LBCK;K z@goikMk~eZh#(JagJ4IX*Q19(k|c=ian{+0fgzs;$I$2v1}qQ(w-3_4z(4MJxb}Hx zcGP`%b9HUf)eU{0BF8V?bmb6L&BJWn@ov{nao@L2L$4#el`NHo>Trl#xqGb2{9ZM7 zAX_vXYm8mSMO_-JY>E9C1;a?m44{N+Dx`evm$Xo0XtZJRi}xN4K4po$Lsg2#Yd;uj zrHopTZERU23Xpi^Yf5i@zS6Kl#05%d2)rOcPPFmWSHk!@Mt~-*vmt`9C@dJQ6!=FF z7q+-B&JbrS)MF$;WRHVoeFGal4UVDFyE-nn3B3@BkdE}N-*tU2-owbw_4)xGh=x88 zKabnZJ)MV%6<`m>!j_dQe%x3&Ui*+%H1;?A6-PTi#D>sH6SZ~5;}{F#hO@3?)JtlPDyf}JyU6wu5+u*L?UC2Buv$ndfJJucm*zHXBxUMVUWS<4sl2tmws%@0uvDnc(4`!ihyS)_`@Ld88h5WH%1 zvMryM6O9A(c?z2RAj!GDCVtWVr13KX&kA^=L6QD`!EKV>Gg$1LL zE|{AUBuf!L0ucKfdFZy%1xrW}+2cZBal?-)4UVDF8w{Aw6hwNXpHtm`yPzXysUth1 znIHo?IBGxGeEJnXFcktR5p{PK)^Lt#CFz#wViwVL@R!6J_A<_jfc${2 ztN4m@pG18cceV!sv0&512k#e!6uvZR(1&3mG%%l$T+NRx(vZSQ@x?!X)x_Yy+ma<7 zb0O*({KqIOSZ=pd;9p?N!?KY$1G+hMDnP=t1lHN0&sV_k{s?QumPs7?T=DZt(uEO7 zv{H%2H!ES$z@b5JV^v*Lu^R-hg+G}ELv5CDY>&g%($5=_Tjm;mRC6y1D@CBw5!G*F zWtXSUzmXg`x}UeP3S8XDflYmdtgB`pE$YMQs!f1kJ|8MQZr9^O^?vkw%)pp|U1nfq zNtdqVl@zUJq~R@ksMJL{*Beo9mZf1NS=6T1fwI=pS}MhRtYF-hEb-VxTr_)2WI_9( zQUh!!AYt7duY3(7fiM|08tK@CNU5O+dS%jK#7HBMXe45;sG>Dg;85Lq*`ow(@66Z~pO1M8ki5$MDSNNbX@$zD@wbMekUSdO_e2uKWg>>D%CK?V$# zrDG$?4`>b1e4|N8ljL;B7zCt4e@9dMk^!nYf^`8UQ-5UoGhJC81f+tKwJCua)P6PT zXwz`728YWf&1Kfy;J}x!vcxMy!;WTGcabL>kOc#4N3E1yx8R z17imEB?Eo@WOX;OEjNS3elpUIGoagRoPNfs9e2l>84`Z-u)Io;`0;|<6=7N`#CxnD z+q%gE>py3Blpu_uHfUgU2o0t*Y{74N4*ZMT>H$R7-99!(i(fO`UQUakqb|EJ35}?P z0VjK2`xFaX(mLBE7#E`1=cbRo0k#K_G%QDB5K`116Q3stAEa#}iuU-tn+%Y;hu=1h zwA&2eL}{Rt2HwajGk_(i6Ed(8UC{g{+KTfsOC(p#_S;yk>=A8ngG*JyiyV&e)tURownt-ajFfZ0YlS9cJQ%9$-DqK1|DbszQ)0vpRrE8(5=V*4{nLpoUaWe-cN!d8E+ z82XKL#@xWaRa?c@$x^F~YAbI90P~EM1&HXGXvmgBKxh|fP(d0hSShk#q>;MK0B@1& z5@yOs`#|L4D;T%c^)&$1YVFiNVJlVUf7b>*%-l~5Cv=&1^y9Kge~ri zGqwOp!!nxThf8|IpSUh`MjA74#WH~PaSI}x?OV{YQ5Q?umSkG>sZ}CRpz$jWy4l89 zls4z5Uv9=6ZW+IR{Tr>@4B$hzDUHe4aRzwDm@5D0!415Lmz+6%Y6!(^bXle)MKexd z;AGW;EEV@>a}Ze)``8#QxMuK-cuJjTh(%FTU2Pzdy?>_Br0;B(U>x}nzJt+9$sp$% zx(Jeq@YE$p5*9!PPq8$RDU%+2TS!~api}r+KHH9ie<}xHuj0VqS<0T%PGNi*Yy%_Do(Y>*W zlVy8av7!TuS?f%o(Q<$lxS84|n)R96fr(a(HUZrxkmgHOtl3wZ^gz+CoD4mq4l+-> z1Zi6ivWlSgq;~0YI~ui%Y%ehgh;@^1WA$jN&JSw8oS-y>;zgM(@sgt1%U9rE9JU7# zS$F%`7!8wA^8;xxo)Nzcb1vJ8nkI^%*BlfiS}Bb-=xwZg9^f$HsUDlDq6e#mL?&?? ztLF{0M6}!&Wz63PaR)0!z)g`(G2;F8+gQaVI_*8E+gM=$2BL9iXioI7`DylLkOC%2Rd4^Ix^GXXq`p%gTC5>fLP}z_I=`XA%)~>e%!FqEl&_k z6lJ35ON(Zoxb+e=0h{z^bC96&4PhD0nc2FKb*y=xh!O5{*R6O`}QcEDjaP zz<{-qVF@|1A_SHqeslyG>?l83qf>9olhF#`|jO>uG z=#ZQ}cwftG>n;K*ZMB)oTKC(GxE-xsZYv41mG;`o!!GJ;yLaUkbbbaXU$g^B(}9gv z6N7-%yhvR$n5qV@Nk^M-S%VX|CCjv=XjU--6j7TF0@47>K5cf*z=~Yq62CN9M-7}s z>0%Oh*%-lK6c&tD3j8C83tQY5XFxZLB#7*Bux!x4XgUpX-D2>dIntPc zF#}@;u22U0_{r*S(zg__TJ($^2b+PNf80F2%TUanbY1Oh;G9XOAr!YI%d|?={|%d} zvV@^laz&zsWE?ihfNmBE5Lps)Y^SC)=JOTzM_5B%91$8(2?I{{WK9>#(mLBE7>~k& z(Mob;g)O#0up=1t=pm3K2_k!(bv9yPD4mA5E_AfP^GLhQz<3+0U1r~7V*wi}GXo}5 zZc{O9KeeEdeMhd<^vf&}U-@{`^0%>?`Bj?58(`bu&iRfS8bY{%V-41XTLB9gNUg+H z>VnfmwcA+v*yL@j7L|2wHEzrk4Y(DTy$6k|MYLWv)fjJMh0JVICS78q7dM)E0J9JA z19zutC%#9=cpEF9uZ)y>k@noKA%Qb$IKr&!odyBvJ&Gm()5PqGHwZ}O>=qMI!%D`2 zR)Hm2)orX)v6;XrzjbP81wDM6hJ|z^oiTT1*Nwrl6oa^ZvE~nSTj`7?Y9M4CuJ^2j zz~aOYg(W^68;jsZm|g^uXZ*M-q!If_V+O8p2IxRy4_55jQs@`2yf`$(;uif)Pl#f`vPh1su*G%= zwgh7fkTfg<8K9-p5Z8syNMi=Z3=EI~ECrU9uF?8>-YVe)v}jf1!?S*9gL{dNLtO%(VShh_CR zV{?#r2nKYsNP@^7XPpfi z7)_@kt_vMITWn)|+GPeVb_qUWj~Upb3}79r(PgbYHV4Z<*5At8)|=(F2KGmPynyav zEDVa8{iJkV?Q7sx$JvI4P~4U*(~_cDX@Xy_NYva;z$O`+gEYW0n$K4}4N;fjK8WxX zl`!C}>>cQmbi!TfVp&>eae|d7EEtV+!CX1A!WK&rKRN|T!!nQoS~?A0_d1IaWa08i zN1Oo+`AA)7ATO&}3QNNB7*d{zP^a;z4$--Bhg=77ecinF=5n)p;{w>6pU$|olc6)4 zX+!IaBVjAa*c`;xmvLA|i!*%CQJ0HJwN%9V4c4OXV85QH9mAp7gD|k&T+%~8n-1&yhhj@w3hOkN*i&1*1cvR4Rf&7 z0Lx6DuQaR>fl(0QDSB05z{xsYs1(Gjv=!-Tf`yGnGR&1DD?(r?;)g_sZYvpC>LQxU*NW(8y3(I ziWgB!yAmy<`FzFwskvO~vYM@MiC?ZqB@A=&t{I#l zp&@LoaT_b#>M4ul$O>4tL$DE&|<{?P47_&L%pGeElpAF;;_j2Rd+P|JXE z7dF`2M;bFQW&jz;C~$KUrPH=V(U%rQWtm0M64XEyXE~w4l#Z?7w>%4wc;#zKGaFws zus*?tzzZ@5iB|H_3tQ4U8zUGLqU)CPx=OmR)fq@_WP`K>AuyWZM}t3c-9iJJ2TXLp zzK^bt85lFLn+zP!Pga+^N#KY&PzJIKlY#uXnlRK*SNj?`Cp8*ET%+HVMVag=L?hoi zLCKj#qBbo-%+y!SY{y+QT)?JhYz`7HuMMm-`FuH8gWdpEh(H2FcuEDeMn#)Olhzwy z;ZG~ckrg4Z4T2rPfNmB^5ZU9bvq1x+=`_T3p)=C%GeEm{Vf3I_H^)5eNd^r3XkO4- zJ$;!M;nkJT-wndw#;RJS*`R^ZRoIC}ZyUw#Fcq=IW(-Vi4WeCa{x(*=r)HgzY8&%h zz$y)AY9fU$I+;X2q1Wv@8V9X3-o^?k5;c%P@9HE7M*|X|OC)@}jg`$s{b{Mx101`1 zdD%S49+x>G>KOLNm~UcsTo-zs5zeUL2(zwt8U&>GD4GCF6SFJcARv{qTTH}DSjkw> zDzHRre{N${D-^2O=5qf_1X6XMaZ{}7vPVOs90Ec+*i*r%6)u|Vm{pOhbsH;$Khl_i zF$4RbftAHeMHjF3Ff>HswrWdbX+0^5Wi^YM*5Cd>R2r7O&e&pwhzpj`NL$Ail|^DN z(@?WJm$1$Z0#`6FU|A$bR@h=Y1Y3f!1xOl}feg^nX^87WXQVyJfR6fc{Fg1!uy@yK z7mZc;?6Y=Nv3`uT0JJP#j^X)uzS3|EqtS5;x?_8zx%D%^x3R(>gdSkMRomQDk7FN6p>MjA6PW?;;~n1L|^VFt3d zs!(mcqvd+y`z$?PK=1SDbl_XMuJ$!>D+=4t5Q^K9C0VKlEACI!Ww;L_JVhl8IH-YJ>4YWH#j>={;sm2nSTGvtg1K^Jovl;oA`eW2C&$n@ za0x=YkuI1kL1d4!&fCotl+mdBkQZ#${az$bTY!4vu%GWRw2$NBx5l=(ZWjCn^dQk}j zPWI^%A3!*CMQ&rIeZGi;Zb_*ZfoMlG-o^@v#Ejc1UCo_g=V{;Rn2+FN2F45=Z3eQ7 zpymu*&7Gk+Cu?xW+gLRwOVscUB`6!(?3zJa7YNS+FSy#Wa!pUf%=9&bw9evCk&LYO z{|sve{t&eipiAQN^B4i=ixN+cOwYQpnP@GsaL}c4JOJZ zS(M41q$prp2`GVoaafj$Gd2ftuy-_^46O69yJj!}BVENKFP83*A~c$VvZ8HIX|y$N zW91!dLz5#bLSPdFGlH=>NMEZ@jMr(=U;D+!Qz1VT3CgmRfQ;Z;8?(N$m9qevkX?E zzR3WfaY4iC*Gw-nn|+-ah^^YfZLBnQAb(>kNEtlUM5)@}z-gk@+gLeR0pb|E1;XBh zee|1X699OtAaK~<#wxZ)uukj7Jd+~8Vro?_#2TN++gKqzeuOhp>O@>xFEQ1d@44he z)2|OJ^$c_4wxso>=z}ywjk8SM6Y2#P^0$rRcHEx_HB;$k6vV0qH@0$_gP|zH`xDoN zUT1`{9gZ;TdZ$4^dXJ(Bz%((t;tc{)IlIL~)UeXHpkYrXNHx>`+{UW5b+XIp*qY;E z?ioMI`eDXNC~Uc&mCe2!0%9qfuN167E~_#{L*63YE?VRB&N6_Z9%;cs@7{={_=!$@NW z#tih60TVU5jP@Q-=N<3s@qDGhhcq@^2DEF8uRF^Cf9UqhI|CnqT?SBUSJkV*LA>?@ zr;RiO;>Eix(~_bnU$ZD$=NhP@ye2f5;{I$75-+cf#Y&a?@sv8xO4Y*SbWkvoMQJqY zI~ybzjlzP_N^)d{Ew(|hBN))lA_*dUoOL#6U^JZuuj}UtbS>d>ZKR!N;9}<xPV!XE^rOwFttux_m64j1JLZX-7ch;?wf_#nTg>uMxdTgi+kD;T%s%QXMi zF58QXW-ni&HuWIBTns_<)H5~*iC4ackw89Q>DYuwSy3y3f##qf(Mmy(0ooP0jg>OU z(P|o&8olXp0k_b!t!$Pj^y7-I&;42&6A zGXvPvJD_oA*dmF=hi>UY%9oru7#c!xTW#h1N{N?))>2+mX(R5>I@b)3`y{|t11vKG zQ5kgfiojK>)NDQLbb*c4Vp(Yzj{D9G0yp6pSPf*D7Yovad0;8xN2efw{Tz&nXt~cs z85+G?P6wE1Cu5V{F4vJn>JC%7Bm34&3ZzSn(bkxOF#~I4K~|){PXql`f=w4cvwWmo@Nt z83DoI3ZbvtSheN$2>EspvPYu-1W^AFBf_C(V4NI>I&#^5>#V&w+uSI)Sq5yavzh8q zYi)6jyHQ?VyMfjaK4uiSIi70>#ciP`F<|?GmfKGBe!$3HGDJz-2x2_QS05<~e{{5x z0O{$PfgK?@Bk+QtAkj)b#ln`f&c+A^g=lsW8Tc2s#rETjEkM$+jAr=ZW}1n|Ru^&8 z0f`%_pA6t!A8E|Mn1Qu3Kx=EPuh7R&R^wjuy$~$pu*u$Rf5zP*nZuEB^)i6-CS8Q- z+=N)cxGia&jmAY$zGhLh&NWc=RWrA{25Bfk8BKhMV7RmLC+adJK!m5L#05CnYnG2* z*pk-SF2T4E#eijz99dzD?GS7U#ugxHSOzjcOQ#{O3!Ra6p8?vv3!?|cx;bsJg9y=NU6r zKpti{HG11<6$B19-^QxS7mEUR#UG7cQ8J*DN%RwXT__p{t#m-QvEpzMTPvAwT}cA+ z6s9G}95c5mlP=+uyBU-H<=~sR;{iYXZJE$+rUSZ-)nyS|b3Dvlt|YgQDcdJS= z;wkl6hhAr7XG&+*+6)cx@r#|>ZH^o^-wfgYARtvBTTDdjX>38mcBd2pBx@Z#?%P-) z2~?aNL0W>$)$=vyy;&o9!R8UyWvOI}q0s>i@`n>U@N<_YI!g5}Lm08g3~ZMH6R77c zUV%#NK%+BmOJ36@MU!hJtk(&G!NNQUh+V_uu=bWPp}VLtGa+BOOi#vM0}Bgmj=~32l^JV^<@n zE;rI&L&>ZmyPfE8UuoFR&ry4W4CoDXMwMKyg$O_df`K?-(Wqvs7Rwp>x`I& zg+Hw%M^*&MHVAeEqaHm3lEi}MKDa)%G%QP*x~PuA1|rro=!`UGV9danfqlvVwv>@} zn}Laa>#lbnmc1hk2GGX^v>D9%T>$YnL=K74b+xa7Tf<=+8bWbfvcyY@qQq+@_?1x$ zvQ*rk%|RMq8O`S_4J$-ku!Kf)P);=YdcquER|{LxI*SvG2~iAKD_yXJ99dzDrHCJ$ zf}~*?$N(*!hPWMBryocMxJe`gf)Al z0Wz?1GW3i%$UGecq)b#tOZbp3m&H%dBVANjeS=v0Q>FPeqrlDa2Bs3WWSN!}&0fAB zh{4zVNWdl;n}ftFUjrYQTKtK+>?Re#KvcqjlYP3Ri{&eQ8>^;yl06+T5bZSH#;QF> z14xWJ!vIMhA;t_GW(Lj=)9owmb#@WdoTYJRXwFX~cf5^NV|pSrd_z^wrkbxAbo7d# zd|zAZAE%i11xMbl3}jA8WbV06!Al%XT8a2ShEf?CGH4%LhH=D zfJFMzscx;(g-%Cga1lNn4RVL6RS=BwNMi=Z3>-!VsL@T`$PJiT`;ZA#$^#wi+@jBH zp*yM`WCl7KavC)Fj+}1xc@U7A3mtsU0GBmP#%;+mEh(B+i~t3K%{4j;B>dSNqye_w zpQy|5Qq4#aUZWBQoUFCl2@)E@)}GzQ%KiWaj<%ARKGkikuCp@1fQy!!2FL4PGfWpB zoM&el5PM3i<^7(znQ)5|{eyR#t`UcQcdKjf6ZSgKk}l8R1m4!&w6%rN0M^>Qpqr~+ zoUe8q@$pfvCp#T4+5p{bpmX3Vn*ER0`K}0qL>6gCt=d`;dPUKP&Q(!g`w_UU6!;gn z#Wv!M>_tz2_}Wy%!N58nw_L*rYsd@ej33002J6|?Y`R#M)*E57k|ak~1lb6Jpj%0T z$Q}pF#taOm(-7BP>mB1lshPLD3#wGuVjQ zp8Uv)H~ckJF&&r)PtgGbqm?{}pPaJCS!ZJg2EC|bX!ORXCqzIRW=Gm-21wn*R2pfw z87NQO9-N>aY#zBugZNSl8rgT`S~KvnDg>jp9+TGDU{rLXnbS(=e0wSlDg0uxT&x#a zAPa1wxgfk`7a;y^Nq-wF4_nI|o1R9}FpFy;>V|SPmcj98fOC(${9&l$nML`}wZ@i6Fk-b4amm376h-XL7W(eFtK&n8n zv~Nfndac)e1gU0PxsBDz9Tzo}Yda8cMAQJ=48`0tel%AUh9y9&u}utmYx^P&<8;Q| zs~{_P_X@1DIPt^oJFB;`0&Jv$(2y^}DO!8;oRy)y@wN*`_A=tVbgGMNACL`w{Z(76 zum=>VaJ9B#%cW3hA)n~5f^l2&iiB;%MgK}}ae^{5SeVxUfo>KFkaF3V*L2ogi$B5| zTrTNRLL(|+z{y@BAV|;18$uTqz+~A|#N)kl&IO}Z8 zz+gHJab4)FQtnh-)f0KV;HIgGMLSSivMx9~YfPv9U5=8bm z>uk)xU^)$PUFeK7W?;;~n1Macz~vtM7I*Ck-gp^rV-+9TbZ;LQ&?XIctQ-_I`$?{T zGjK0nYqdJgHZ+9dwq%)>6wOK#)*)9UYHlZBBaA6Qd~=WnShlHFR z&2+--_yA&Dr0?8EQ3haJ>4GH!{|G8#T(~dJSO?^J!)B`38m?sda zQI=md`LVh085l>jj}gkts$F>scv(K?nOMVl39*K9uIPp!od=uiZ>!wO0@xz2TlfdU z-bEO-lVR&DwGY~c^K?DW1_3EunsqZ~L%LiRKkMameQ8=>WkU`8C}aGbp&@yq;FKjX zb^=qHz+}{DV{Pz^bQNFhBE-U4;km&&jAT(7O zj!w~z%w&c~nQ~i+)j;%ChFX=258cv*6q1|mf)$M0l9eSJj*Fti%c6QMn6Slmx&a{# zmtZSiUK?R_?#l1!JzQnsQX zIwd{!j~Q?oAlDe=)eM0$2#61aY+)BKq5n;?gUl}lLIHSPLf!7d<+R~!v zON!b`7u;5AF0ZN7kNT4hq6NrI^!V5qQCtuhxRI{ni>jHQ*(yOaZ9RMGN~1~ZjF^Un zKdn?ouN#778w5Mi*uZEdpJE@I>~YrFn1Mkr>KGcmP16B`ci=<^?*Hiin1L|^!)L&M znG);jLDSNEk9GgBNFSEFP2OVn9qEWOkS?Tr4V)9bhEUv=Eb)?}*{6D{7Bo|yu(t`$ zFvb1Z93)=(8jH2*HAA6Hcu57d#(TQyVp&>e#564YX(c(bA_TTUup=1R8b=2)pzRXaf4&s?4EE^2Bd?dgFX(;yP7|H8LmJAZf6kV1TR{;5n=mjl;|HPPR&kAk zHY!1aO}_ayR)J{xh8h%Rs`O(elubNV<87>vOkY-Jq|}MH$#97&62H}xyI+$NO}{>@ z)HBSD+mhCkq7Tv#HO_Lpja4lhwI;@PI2zBdW(r@JTH5dxbam=TQiL2&PQYby=Q5{4gcOHaT`5$Fs;dJvRBK(goLAl{51hnIon;klgh z*ng!VB~bN`=S`K1!)WQlaPz3Wq&145Z4z-jXQ$pK4Jln)Nha$2pu|fVsP}6ejMoee zX$Vs4GKH*x2v1Q715Wl#h9E&h*oyR|M7bu{u+d8C;$1_xm|zKipqoV!MD`%s^6!}# z7)_@kt_z(#B(sM;jV_HD=qLlaBRj%Ox$ubo{yMT3==EF}-{W2{UwufAx3O9`t7}|9 zXPY+JlKU&zM_zUkt*c(`pu}sfR=?PWhEUv=EYp&rsQp?A3#llH1CW!_M%bDousDni3aXdE~RgM+Ls2~o!f5VoXs?xQFJxoo8imI#tgP!S<;U!1W8 zh==u`JUCcJGyG^sgVzl*1)V`i4}vlXNYB^G7-wt_5~d}v&Te2bYJN1p3X!s+Rs_A~pdisoK_wiZ_4?-}Me(lTDJKZ8#E*Dv zV6>8$KE3>T$yPUV1;*Q03>Wbu~8$=N6QOA~)~ zo!)=(+DzqqkW7O~v7^6@6@7ML)bf(l<-5Q6{p!Zk_tn||^QxkJO(vzz5H-B3d@nV` zxFoKwhq#T&sQD2x(p7x1M;T}|)YX=sb%{-ECynNOuUu?|Wo9!OW{Yy(gPcMc31Xt( zpQt%<`K6z{rY>*4XQ6)YFBZC%-SlLbDM4h98z~ltN<$jry3px}Oc`}Y=Gx3;-(hNT z`ldxOBCl|^jNv`{H=by-Uh=a+GVNVyu_wz7*_?42X7AWN8!nfbwL~)rpIIFf+=>@c zz6NeXG%TPY6t^XUuzJPd`6*mWIfNl3D z>N2a@3YYL2l`!DsE$gKqK||Q;^>YUJ7l&oW%eNl;9d+;97t=5O{55rU`|qmh*WY>5 z&N*hblbAlee9mz6x3QuJNcD9-X?}t?<_E7+e_MS$ds@XtX)EQJLGGhO|1otxSw_j% z41B$?_#s7D$VM761Ee%fzriB%@-j16V>+mmtikbVjSMU%_a}=vr+>j4)_gn>)<|84 zq6AyFOi>7;J<{+Qm|W=l>f{D*f{#8ix%J$>o(qOE6EC>=46bVOocw7B#cheAFD(k# zEDHRK!z!iU^R#;Lv%EE!ukcWO?}uj-g7M8ktSSam!%hIp$8kowoVFVkYG-zcV6ZtT zNVHNKOQu%YAW% zW==R@fo?H)kU3uZ6XMvuiAVdvqulr_&+#sS#z+Ha;H{IB0&&78%lC4V@*OCajC}b~ zGM)kC@g}|s!-OSEO_s&Nfp$A#)KKMeX_x(Kdph_b+aXB_3tyb6hj1ho4Y?`rEuc&wjbMS4W$D%U=aK zwfjpPw%wmqYr%O*0E|i)aFDqy@+lU!q;)n(Fe*f|7YsSF!WP>kk{cC%Gu2Lf17kDTa{hs$dQ4%F;(u{i0gs@x`b0ldK)W^0E=WT zaQ4mkpHUCc+e%CR<^Y7;y}WFmWRJ_75OoZL_YdC0kGL-MIwLz%IG zD4GCF6SFH`2~t}UX4R_E6-Z@gi-~AG%~;SXutckN8!M$DQ!E5_8`h%78cD-icGJ@t zGi%vRt;sAk=lxq3tI@-1F*`$Z!n&GyEp*2GRS>Lc3hR7u8>=GPf|1w&40E0CiU>2Z zwklXSSel#3;yL#Ik(*l07O1KAjWDoBPFne^wO?0eK7Qi1lkxr`M#a}L)VJ`5ZeQBn z2Oe#~(`3pbI8_ZqSC_(^B@}w95RBWB)>%F-n!QFsFuk`Bb3uRUjpbXb?|PAA`;OTK zp?7l-s~U%8yKzQ5r7nE<10p;%2L*{%N~1~ZY>Z$q3JXRn$&nSd*v5x{Y&xZH_*JDo z|JN7KUf$>Hw=cXd^DO~*AVFl0gJp38opc)Fy3jdxdV!at$v2Tw&o9&$^*M+8L-)6d z895$liwyA2U?=JpCJtM5xm)*(w^j{1Vekdw4d{;7+20-BySSGP!(YcZNAe$;X!S65 zMZyZbHElMY30R%zKdx>hpZ{);tB;C9+qVx-G|*bPvt4a!KEZj$HG}y!-Wfh{k1HR4 zCASYFV0|cN1)gv7!=MitBQ$W%`5G7lpv< z-{9CjrY0AkVd%|4!n6diY}e;2V8m1EL|Dxd;kh{|E7$gvMw8ar7QtQ=7K~PsBP(pN z4f-*Dy7?4eGyDkusTjQD|5G<7`EMyPh&FJ=$Cid=sZdn-6W4|LW2c{cE64s`HM{+1 zQ{EZ4U^1VW*)ujbaFZ)I%H?FhoUzoW?W&O@o{+(OK2*}Xb-cJ{un8pE(iQ%*0(}s+ zl;ftUnWzb`?ANfmpYsRqdl&A}-^S{!Ncn_{S7S@KqP^KOikq&nQKZv zdvT`JSNM8i53d=Dthwsd;Lw+4L9JB?HaxQp4R+iXR%HXWx6bXjC}3L&3u)kA+!jmy zCaxLY!RWVMr*8koKTj8DA1-w_18IO|gS)w=R`H=iPP@)Ha7{2%@^O8xA63tgZ$(gkxRi0pB&EN=MGkcPM}bOs?k2uc)W@!pBy zYX)`uf1N7QZ{S3HVylv*r!pz(`|))eKJO;CirHG6hQ}8pM}(z$II7KOoaZ53hKKws zbnZCE2+XuzJ)X0PUVl0Ie!q|_RA-ekGDz0j~htuaq^5gTjV z=jKA?FYRl96c}4P&$iI5sSfFKSz*=C8=9Y0mx~9Jdq)4AGo}7dzGhfHoarkySnZaT zxQ&%{z!hOS7t#viq!2}!7Co>T6}9CnxUCfU7q`VWUeDJIkG^@L&p*JQq}=!x{*&~- z$Fk7PA^~z;^!V7=AO={&aNM7$uA5W@y{Lo%C;N1PAVEXe+TEX*y!aP*R$P1ai8}cR zUqu`KiGfRy^%UMVkx#LUjYN-+mhBkWa-yE0(d%Fh4gwK$bVT--6CK&gFoPd#4kpX6M0%zDj#GGqy36zuC^UHLD_cruK-{kUh?$QRtbOZpZL-4Fr=<3 z>0SbVmaRUHAL5>P^H>%}>N*4S=|nB-M(NBQ=GUin{jt441_(>e9adbpUo5!U&iz-0 z+85d`Q$fO*c|EW7v-yc#^}+p`t(p0&!a_8+gK`D8mXo)!dKh!aIxyh|lB@ZVMH*7P z8Om#hNKaA}uvrxNcZ0v^a%!GZW_tUHq89w-cUvp?Jws4n+Pz^j5X9C{f-)2NI)zj` z4S~x}L@5IeMReqs zcCp+Ly=H7f3s+NZ@kA|d(zS!JIba5YGm-#|Rp8J`=LbOfq8&(@n2mdr)1n)j0Pm2x zI9hp*_pS)pLsNC?su^u{v8qQ6qthfg`^eCodhC_F9at(;qfI$DMX#+0%4YrxHH+GD zZx$Jb+u~=(PMB4Db}QkE(8y zJ6`Ri}B{?do}B^q06I1mVuK-_^pVXO>4khm~&d~En3 z85+G!b1t=uLGPewKA+q&@2IcPKc;>c5j=hqW3b;u`|aLZ-aWq}tu;FKe+*XKKJdfI z9A825L`6&cj(Q{BTbJm+ZTg4U3Bo9{_P79Ix|HSNj4tClC#xxGhE5|t-yRKh@{I?-{|KoBJGg{??WMASIn zVWX8qZq0W+rcV64`OzCT#IxUHL&6^)eH)4Z+4P#h$7TQ-WC|VHSJ^l^Xfp3GHUEDU zV~Sr?grC;QjA7*JhuAHK=3((hcdpk?+xo|uv+;AHhZytnS+$; zXt^d2avQ6~>Vj*-YKVtd}JE35;M@D<#t}`*s_vi_+C} zZ0T4^&UhQEwiGR6_k>bfsTWw&{`hfLOhfKU-J%PeMv8(wfXYMsz*odCF;(5&s<;_v zSbxUbSRp@~(D77|spw6Lv0Xpa)wL;(YO8OZ-FX|!-!>$+V*_jOp3uOF*Gec-An0!u z8LY_~`azEs6BhQ1Mn`aT_ZZFVUw4g~S>lrb+^X`1^6X+gO<@ z1O_3vRiq&m8;c-QwH+HBM?-wKDrCB(^2=}h=WXrEf(mZ0i7?5&xbcteW^nP;6A^zbs}+F-1W2UEMGF^Tvz*5XSSbRXBO>z-lF`tIk)@G#oq@ZT zyY^sT@Rx%)vhvod+nA|S@Ik)P(5c4*8{=z++VV5ec1K(CpUiN67}pqId(MFS4hF;6 zP54{5vG?CiqMnm7toiyi!!7mhxsC3z16V{*^QP*2SA=ORlksE)gDTqBZL;WNdvVd) zveJwh_y=3zHN%(fT`|<#ADxp#-yB5N-QGI8AT9_DV(@7YF5459?Bb~iqEQJ0P9cO= z3#HMdbv8vX7lj3*m3;ILHvHM=5B`9)aPbtM3>|`0*9`dRo`B)3bJO71`QsTHy<5&X zm^cjLuW-+*o#Dw->oq-hfA4pO!$|LTUf$hKeMQ?YA}f94VLbyY*9>kgrMk@4Z7e`N z5Z1BdAj5a7szvg^ed^$^8EVXZYw{1l`ln_85Eh|63gvFOMtzaxB=*^^Nq22E0rrjc&l%3lvvck| zz44o|x2ZP=k+43tRewCAxqM|cON3{3%>JHU<3QvRosD$D+%%f>oy7?TMK0lcD_yXJ z2$HWE$dAkE^ljG4#TT#7y9AN2+J(S)2AJtI2$!vA(5aEBwGXk0pMAP(hDX)s%ePh^ z>h>$#$oWVu8NeD<5*ck<565Pl6FRn6tYS&ZT4$2l5k@WB6&KeG-i?L*liXk$!t(|c z1zFP$ttsE3xE8hsIg$Bu1`A9je7PpoZU!LyI=T)&3kQiTF;9zOaARJcg4i!Nq6ElB zw%U|7b}}?Pq{~WC2woofYXd9sK{@%rO(+Ls>i6U>=IbD44exx?F4q#3pxtbqY zq#=cvF$)bps=7_~FgGshrZV&!Dew=r{O1g}pHY*GPhYp5|H=o8Kf7;WE2tyU(Mkej zB6@smY|Q5?9h(rblZxhw;7rt(8iFLH2cbMX92E^aYKE z{_6LIpFkV*=1~+RPjy#PnCZh2rJy2i+)c^0^(R5v6pw(fH;=*nqQY7rbqk9I6WQnS zX@CsiB;ad?GVuZ64eWV4pz|GI?k}X-U)O4$Mb^?9H@n%9nM^#2%K2-CI`$HFx;Tq1{M^x%Es=3F7shFa%~ANcc%$VYx%2HyE%$1l*3u zlu>tNuFXvJ4pZhGdR0$PF5W_AXH;iZp?}GGppH}soz)UR`~KS=%`Y<)1+CwaMFd8uYuce;j)HM+?FiylA^Ks z48s8d1%lo`bi}S1CU57h!J@zN2HX_ARwHw}nW7*P*2l)y0)IRsfE6Ov2^JwVL{Nbd zE86yyMjPNZR%+!oR>&a}{obtjGAl1%D7=kT z>GH)>dhdVFKnIcD(aA%~Kt8dlp_`#GRhC?B{JwKwNKYJQ_N!q@SHGbh*44hi1*eTP1XgV=2)&}{L+7e! zRW*a#N}{}uT{9?u&7f{S8phTN009BwdKMb&AOt@4`3e~6D&AMkj6*Oe@E~yk4vb_` z8ckYfg9M{dSTI^ijI6k5+Hs;U5aSgo`Frl z(CBrr1_yx%I+%`S$;9s&R*2NaQ>Tbosju*rG?Slx_Go+>CIdVN%fuU;cO&(lf!H;J zcAqmmP^LI3dUs=g0gC0IXaCHEBm!SEU`@uK?RiRa*Y8=fieJNFnbx;)>>APOt~-x9 zfbnC}1xztxy0El68c`Nh<`Wf_xKAL0Qu67JfSqd`gwwOD+v$@>qB5;1_sk_(eC9L%io4%pqFvo*J>U`O1TeVGvON-afjc-xMyVt;^P#o6^25Z&X|Sl z5a>Fky#4JAW3**j8PJE)z0$9K>J8 zu(=4LS*rJ3+K!FBjuDvZ?;vYV^anqPWnH2i|2jWNI$J>^Z>=iz2Uw6mR4g0C!9G6Y zO!jNISPFHn%T_RMOIl~6anbBG5`w|rlKMKvyg zgeQR)7=c79rO~8yHbyWQg|!@Tn<(&)Sn?vcjTM4qI(x_K3Xq#?|Lha$0wmJoLSS(N zopc(cHRv80-HYAE>V>DshKVw1b26K&j+!x66I@#NxC9^SW&rIWEmS+NDqux!S#}qgIso~*wm}k9B^x) zqSp*AqRa1o!q#N&c%NR235n-;A?0iG9H%ve;#?fhEUv=w4M}=O=uVn2!27(`v=(QHN$WIQy1IA)mOOP$OJaU zK@>#7`q)Drvpo!z3y6h8>_Xi8A^~-!)9y}2n_-2Ltv(XM03)m2y~8#>zz zbB4kKo-v;eg6ikl9ysjJWuy1No1R^8Q;uP#uB-Km7?6r-(w9gsF#ZTvgkOw=J=E-Ne< z*^7(vYPn!ppZ?==XL#_`x`C1e=&6TqW5t#+k<&$(&c(KZaa+vJTNY!lP`Jfv2jb zZ_$gk`480my6+ns{bT^Y#{8wpId(MAxtd+m+BW&=C7cHQdj@yB(JM|TyXZ^pg+1S7 z{}t?^i7CdwaPW9AaR;`<@^x-+5qW`*P3R6QT?8xdZ+J5$v_D?I(a}H#{;luDni{k! zKmFdRnxFofp3oQcQkk3T_2zk$vUU{Inc{nM(<5tc4K)zW`~2zc>;I_w;7I?f;&0|# z`f~YN9BuMkeCP%<@j?p8)wzbPVBD6p&PL;+*|~zC^H2Zo4?n9O{U4Nm>Ec(F`rhw; zQPJHAPhV4j{L1;c;YGYWk-7my%+SoAM_O6zC;@F$hAga5zV5W!26VU`8?6VCT<{5pQf=z7rjkN#R={oMVG zg8K{@=`=W(LlNk7L^imNY-N}!KQqt}#q3h*Bb>1_+-mYVUq8(jlj#?3+h8pdPhWWz zDf-6p@Xk9YR5sHu?t_Vo-&4no@Zla14eEo5q20qa`LMdrJkEdkzKXfa8N;Zs zNI}JTxTDysDFwAvGSkyp?Oae#EA5mP8QYALJ?hspj!r9e4=aV?_KZJ(d-Cp-TTI42 zmruo-#0Rr_Z&P~)16*V2N4cTBBoCuE@ob6Ynd>*YIj?Aa;4L&vOqbNJX`_CCv-8O0 zbgthV$egI6jkv-q-7pZW5)^IsT#n_8az!K;{WK~63D^r6`lvzO4j7RXEg zI&UhUdupb>@FV=*t%Lo@Kb+gY0Al=CqS$WTpSF~`@Zk^6E5fU@u5sWb3=aI6hl3^x zf(#t$`!-fYfAFlL$={r*`7hkLygd6XJ^SB2jv$KIo_)<+@$VVtnmaz?Vgt98>;V4Z zUr_3mcTUyv3)gG6v3k#^)tuOX{}~0^{IK~VG@4WDML6Ay4+7}mX?}TUa%(~y$K^y_ z=zo_Z`_pUH^!dkA&iyUI06=CRF|JjX&jC7|u6(9Njk)b#ubw!mmtW4dsLyUN4Gy9!h9;coZ|)1+&HL={5Zb zzMFLSl8sE2CjJA2N?k84KF+iD(yrQNhkdD!QoVnrZTOh@VP1T{(l{8YF#~3DimGy= zKBRcoDY5CiI1{i9Zb;VdhPr#G_8d=t&3?^K zIA8ei*}fZ%9F;VuO_OCb=lPDaQ+u7Fjo;AOg|5c9s?FcLJy9?Gx>5%3#C>3{^u^=} zPLdsk>!+GG?*C@p&l!9wAMjhNU%Yjyu7844?&!q*hiy{fXNJ{@Af6nlqyVFtQha@PtzT^xKvC;HPe@%hT^y>UWDjwo0(_ z&@=Wo&`RUL#fEk(SrC5HT>bHXIaA9I^D^gQ-}C8-AvR#|o`q=9##1^CUN;aa1`k~a zOegUD*5&tUr9O3YGX3f|s=4`!Ix~OFSGGkvm-X^)p(j|LYEqz|CUn6#7qM z1~EnMo>efe;`8h8FF8+m&-rZ}K0Tp~`mQn$JeM^$?Kd6m*;n?j_i{R8JDARnjJ7S} z=Wf1cXU!e@6R$O|!qPAyWuD|Wpt1HidJ5MJwxc>j9Iy3trY3JGsxD2Hus6>G|2tLp zKDXL0SnIQF-AFErIjZ@yPb|)KrcS1~MlSylH+L=-+1jl2?X+;i0lgYfwm`CZdDa3%TM>SXqSPT#NJ>{Bzx8yc7YwXWsq70;}7 zCYv{J>hhYQCUW*~mj~w)m&F!MMq94wf`mPfqLvQz~}%EGL%rO2yD+$?mU^_O4C!gue{HUzp@^ z(RM-gEWT3-7e~4nFz(eAr?s`1UqFHP7o1j(jB9NDS`O#dc6Mvvc`V2UU1H6_n?B2; zuqnHFf9BTohW5uSmQ4m@S7CTPXTtcNts2%0&NhM>3^-#>G!CZR=O++4QuH!2AZQ@4 zYD?b63Q`77rD##`AykdtHo`9#G=!{w?6Cp*Dl7z;QGjSPAPx|NgEsOY*I4Uu4$h!j z)ljprT>Tmx%*bYrT>`_VVPcTO86OZoTuPnpN~R#eRH~LXxr5L<;YW5_)DCZBg}LuT zm@TM^zRuuw#faTd0|Eh6x3O9j`Fp$8wX`_c^T~5X=2+S1%liY1&7%Pc&?OR%U)R0B z55rfU_R{kKzuI?+pFyLQ_yQGzaa+=QQuIM95(Jh?SwU>c>Cl;J{V8%{ie%xk`jQ{* zJD zNrM}=C9Nk#?VN+9HVXWkat->$|A|AG+$QzuU%Rh9^!~z-_2-ZA9g2UBzk2!|wb$fAL#U%C++pb0;fn}p$JVjd$6&RQq}9VVDLa6*i? z?{RJx&%A|G{qOPN_tio|lD<;>Y7dJ7{n9Mup=GKpu?c!y8E;GPa z{!^svvN$F(7@UfVuVYll>$R$)2zrm(zwtopnb=Bt{plm%mZGPR4ovw=MM^7kkDFA( zxG}p_FV&7WZ5qX64JwjSu0%zb;u$a!Z<0%Ooqv8dw_nHLD=OmE33*wl7w{GCXD3>{ zh~u@%*11@Yp7g5qFh8OF zvHI=F6Y7oSioz`I*zK>s`Pgjs;5D4?PdM49?{kaa)UY)B&ivaAIRoJ<=1QbCCG-LW z6G-zTi!`KQk#nF7KkO_aG-MBV#znJdYv3PjJ^IJWTwXq;X0uzwfJ; zUU|1scRz%WX_#0S>g@!n=YK$%(@)v2aC02!`TU2~7LP%CsD#=NRa6&*D1hT3qk|IPs9XlEvC7aiP2RHA~JRjGs`Myw!u z+Y3HVV!$@?(>m}D#rxzCBco+7w9Ny-@lg6o^yV>m&^H6H1x()et+n?)=hXSzr@N}t zKg_DV_WGG?&b8)T|7-1aTo%3|%bHTk<<&cH9Vls3F|?3+2Zl1FaE&9PVT=x1U3_|> zBBPE5>GXwMv)4T>Qu|{Jg8pgO97LwUr>d7n@h2Ic(wcv+`|MLJeKG;jJ`fy}pT}pP zkAK|AEKcjU6et{uH6$?4-iVfsWv@dFd6L^C<)fZ_W?{W&NuLyRyNaBPc49xzmvVa0 zdOq@hlj5-);dUv}FI$mcoDsXL*`kRJ?!OyE(KF2dELyx%0$2dI80Jv)%q*BJ&yCB( zg5bk8UmYA@BtV1Zwj{8q76LBagOpLmXrXDdT-D>D%S|E1n~h{Pn_w%wTC1bs+Z^_o z3t3}2;XnJ-%-xD##10wT8W5q{W`_a>ahOU!Fbru0ZFLl}r)^ph)RPkj7wPb1wZ$J` zLb-??F9aC5?rBXh<_uZ;P4DsI`L>RXvgrH6_(~6Iz%8j_EFcUU20AKYOC1}A&TzO} z$|P_SF2xS=yhr-2qdG@j#u8>E>BIMzg6k!5dBr^| zs+GA|9=bi0+P9p*^7O2H=ao{=@@9f@+kOcm>500&8o}W*HG;;w)N=c zo_c)B%o)sp3?Eh(yMEj@L>UKl|xu|8*z?+kJggb|$CGmA7_vvkkY zyDOh~t^r}M2^-9R$i=DJpPTC)`AiAXG^2AtR%sy=HVrbva_d3)D$T<%v;iE3w+=Sf zG8BI#W@Gb^ObkUWBeoT9mX@B-lt)jL;R0H+ZT6;7!6cD`7>7>y>m~hfllVY?RSaWg zNwI0HKCg@k)tlC=wpgoKTz}LkbLH=>SmYkhw1pLU%V5+~UPhk@o9;;5RWT*k0lJ`- zz%1dHS1mRmjPuaGWyYbj7}m#Ob2Qs%@lUN~(T%mE6RC$!sfYhDdk>YdW9E`Y%*tuz z#;Tr%f$T`8AZVy1p2te-dK${|kClcP&AaPoo00n4awckd7$dQeccmrDDmf8sj_KXU zU~W>yIsSwUlXlZYR?%&dtlT>n;4;(@+X*r`Hr$vjgyk@~8R7Y%vd5rH+NPz{JsZu;bwHR8!yEz7?#~`po=t|3U zQtyT8*pkpd$kJE4BNF>BSW-CjS=XMx z^3FY2Ie)=}7!f~Jk~yv*DdT?1pmEwm|7_6+^j0FUuQI=-w>QP48;@ri|af zq%fCRRDM--`si~|HAZA+1wFDW0BLa0y3bHd)ftoJD?w<{NVV}Bt(%-jM;wFdd~GpH z!ZZF(OT!6Dhv~&<$(O}gZo!M9w0D=hvwQ1@=l zHTUUh(ViivbiiK;E}2XOa|Q#EwPmFtal00ZRS3|Cuy_G*<*cQ8C6dov(bHA z#GjeS25d158k@(|;MPf}2>3YZ*Vfs9YnsUoHKIsrH68tArQFyev4+HHYt@E~+k&2@ zvBhf(t!5)_jaCC$f3sY-{JtQT#d#Sye2#B){wkU@dR~gZ=$n^~vAerX=8f6HNAutM zF5OwDztY$|VEf5}!Za%$p;`E|cen$fR z%%yR-=TB`|`_Fk2sEw}UuKJ_+90ZQ~2VW8e1{PmUXc+{K2~Hx};5i{ChJbHh+ai{> z+#)cSS6e`Lk!C2Vglh)zZCj=?3`L033*UXgAhb8Pc9oJkz|iQ*mH~Z15!$BN+SB;R zZy8I@PrP--+K){}@=ZU1uF19_XY#4ZZT@0Tp0F4Q3JlK#XTkEkwXroMl4Su_r8`H> z0xW$yL~7_uluZOpMZ1Y4`;qF{tU3I=v1<5Ydno*~of0=*g}7fEB~l_KYnzmI43qDi z2`bump_l}|2jw717X2amx!9s)a#cE%L`fhW#mB? zT-=pus38$6rBM~M;yA@Ea2Xq7a=)IY!)rnDqgRDN!SEn1yJe)uR2YGv!+RzwxWPNj2x16+v3W-kIzy+ zzUWzOlUYv4TQ_pi06jxBNCN$3jANb}i%tCokAvo^q8R5mc+|_U8kz!YkeWu4FcDl2 zXS~zC)hjd$+`KpGBJsLRlBixaLkm;Pa%Axg1OLRiIV3H_U-|>7}}DY#U&j|%JAJ4Lm5IMg`hXLQU`SqG$h&)z)Tf_ zJojWmFbc(yp+!xCl#b$w$V-J#_){4RDXA92|pTZ74^nU`(1hgZn8% zEByc2jh!GaW1UAaV-|Ou{0G+zw*pXq%vR8SW@v_N53s+iyTL!fP|1kJQ~{zxZK%vL zQ7D4&^01Iu2ELVZhVIbIzdQDs;A<(@P#$&dLc_=lAv>r*a5%=bD(+N5H`5?^z$&j2tPm92PN5Jh2ec~HFBi+PSL1FX3g zPa&|x>Q2iw&J50}_eAwYkGKP%Eq&j-xXdgV{p{WA(S(WDO{wHQMEl_jLyG`6a$ULa z%^Dh#EnQHkO;V?{csIUymdkzKybnlN(rL>r*yr+U3&=B_CAr!fm-ZSSgQpL5Um}Pz z06Mr?Mqq+Esl(574WPmb0TGp$8Qb8^_-tYAuf#Tj@yYQYN!DyZ`J_d142UxIgovKRN2K$xS z84*Ky*cUo=D>WhZT;)rWJ6>d+rI-;UwmDg1rRpQHexFWJ>C@|?kIQApxkC^uqz%1iq>l=MU*V! zWdkePHyw1-DLx|vzq1I@p8IH|?|X$EnU!Sx@C$tF^H(O4pMRMz$#U5H#bSo3p5NJt z?@^welF%2jrQ37>QPO4MP!cCMLkm-!kAdki2rLo0)9R$&6V(ffqy|7+`aXGWB1b+S z%Gzf}L@%r(3yY3WGFlbA;4$>upf)jz3zZD>8jR1tT>wbr^WWBT;|tsT&8qt6(N^p; zm~KMvkY#}c_fjBfwX4+m^kZ9yTbpKUvq3ELSZa9U=|m3gfyn;*wT?~g>!q>!`+oyJ zeT(!p#up^W@>ZNlGJ@Yh$>t3EmVzF|6$F(;yO-mPZ6^xj*sQ^$Bi4j!9#l{7riY~P2;>MV#Ws|8^Vm0^>?$TIc^PYYlXtVBVeJ8&_B z#a{*{oRP#WX~1VL^BwM8ucPi}t9mTfn+uyyadXo*1T{n41-3kvXJA6P?tXaG@OKra zaK+Z}NTL%aBrvUd-So#)Ro#sP{k+Nk# z{@W7t>ksQFKbDd4?qC~bY)Qi%?;=A(R{+w5rI<2F(`a0eP!Y?EKD)7ncb*dKD|&6Bg$Z?h#V$XTl$! zc9K!B%3q#N=El;#McE+O0)%bga$vW+5ZMu3)|5>Xls zG7Chi&Q1juh6X5Sa}GwD=^fMb4(b;&RC4+edgjA+KoKm4Yi@pk0vjt5W$-LxY1L&^ zagy7@V`$j?IrGp-I3*(J;|78@QVZTUvmUR_V}+RAGl3;o^CuT4(?ySx==g5wzZ5pI1Aew?YL*>8~?2y&io zNw`A{v-E9Eat$c#WR$1`L!%X=lL#>eLYo5H64Xf@#0&{`Wy^qp(5~6P4g%SUOX6>N z>-N}Ahig}EpK{r&%Sb4HjSksKZttiQkUK#+kO2`Wrg}0`Z5GaaX_d1-L!2xNuqxec zV(6~0HWbEb1=2f3q54v{SQ5zoaS7KS<&`e!XHjcXQG1#3`T9V8`267)0Rq#Ewiacj zx9Rs?o0k9zIlwrxA!1>%?zF1&Nq0I?F#U3m_Z-G-m3*sx7#hzwZlzcXSbvWZO2$Q| zgm_|AmJP0e#v5J45)9)Sju2-m=^7GnjXK*9515B|x|zp!-%SZrFs}kcdKP{t0}ESd zpe!%6(5o?MO#+*VQ5iHOG}u9mrX&nLny^C>D1g2NBnxoed=w=~3VWKSt&3P{=Co)7VQ zqP7=2lI#I(>HB?fNOU~WbsQjGoI@6ljJT}e2)88v9GlCC4$`0@wzjcgT`S9|+wQNLuYGbv_VOYe1Ebj4ka0A=fO~R^E$ytG1)iOrrx{ z{MCCTxd%sB0YCZln5_IY?odLQsqvf!m}s)jumS)kR(Txby8F@ux3M)OkrfA6mG0hR z=!nbX3#Sw89aULz6RkA}ZUniDy|NF#2~v41q(jACY+a@et|%^=dlk$X_!N#&lyW+l_i;bIoVW*ypE zFk4F=)csJN+P)LT$6Yy-JzzpvSv8x5hsPUOi7tX&$l*kjYE+A%z){McU%D{MB-al zk@LJe@hn>IGoVVi#cfs%0^gPvLb})H4*_|v0j5DXo^Hi;K+H2Q_}$2|UJfB&h+@Cz zD!6WNhhgN?Jdb23N5J73Y+*WB7(%L?Gt_?F`iNU+vb3b)o9j>98Q4$kS-@WOYbg>_o5qCec|R6R!)0zD(M)o*_k}t_9TRhpV9uakPKTbp zzDIEdy5i|kjx)BMD2#JLz-&2}TH4ge(MzJby%{9|TRea`DWgoxx|=IN(%r%*l6Ef;1fzY8*1;6Z~eC>j})pra~sw zoNLQW%p{^#(VRrS{00@ibIjuD$e3WkJg7CJ70HY?(N7|qm&ev6$VTZt!|#ZWg*9AI z65#AM#aNN`dRdI7J8*X0B_$JZp%gVR0M15N8zKxvXG7dAaUMfqJC1a0%sz&bfre5_ zQ_*mwP1C%>(q5-Q-~#Vp*vMpXjA1dVd4xHWTaU-G^+|3`U1yq~v{-jG*kSv%U_E}{ z+=?82mv1}x`_J-QYmvNE=42NRZ2$rpwS4ynlLd3mz~9Qspq5#V|E-tfil-&qsApo= zYBJ4AvgBrHVS*`Ki>DA+VzD@O&_ZLqk@`kdmQRDnvE_Rpw59Lt*P;1Q8!i85v}5+6 zKN78d%m23CV|#<8Lth2=1};Va^nV&MQF;BYg2l!$;hX`#mF4p0^q7mKEw@N<_kivq zW!&kb%%;H;I@9I8HxVKagx=gbse_myL6=RuEge~=Xdeh|ntlB1mt$csj_fJBkf z>6_(E>1acthYNO=<1(~moN`=*ibdvEDy@*nIf1UQXV@>eA7ctzJx|4knXO+KS8;`p zL$>;jiL89)DxHBsn*Sdwq$J{*&dWk>K|o4 zN3Pi9DVy!VRr)O)le~Fk{mSN<)pb`a8)%Kj-!mG>5gsnTqX*$uZ<9HWyjmVfA|rPn z!tXGJFNUi1S-x=V$0F=&f6oRH`*?Zuj7;krhs~WHZo4ReZ{aRd|_~34l*T?>LPk1s)A2DP}wqN+tjLUxM4daGU zHVf1Vd$Xtwq{C(<1?%2M#LBL4T`HkT8ec?t$7c-;snn9IrSlPGPaxh#-?Tlm$7&U zt1y-!uXu-8gM}IgD6|#@HGl)f+C%nEo&8@XkHeM243w=)6c|*Qr48g1A${O;2s?ii zMnx(+qCSYHV$k^#OeC^|TH(HBuxuPyLdU0N1}{jBIp?yC`bHA2VqjCWTKs(2NQ}T0 zbi+@f-500cFEyLGYV&S7cv8Uwb=epl13QD7@#A|xq5~YoB>VlW7nEOBQq$yhTmQn5FZXO|GM@kROIs9ESst|QRa#}{m5Q4(rn z&Ei0HP|b=*=xu0WWNO*s83+mtORVm+I;rCiq5k5w9rdZhM$F$`D)LKb6=0Jxk$rn3&t%)KWs#r3U^m7Y zrv|gSf)o15HxjF90&{sWZkB1B*V!P_+dg`>Ox`;^E6HzX=}8&aAb`-fZN3lMM_{0{v6m7=e? zQ)U;Z{s3pjF0yju9RtZbgsNk*fO-Wcv3a6oDwRJNn^6Wn^fOUn<}v?${m=Su)8Xd= zm>z@2Ev9E8HLZFnP1NwqLfe-y-}rMNIuY^xj6*iC95NyLD{?iX)XX@B@{3q)i^J7K zZjnGgjgO%bQmL(u%gr{Dqa|79oI$@c`heW=e#)vC=<>D8q$ELn_PRfg?;`#MWL-Al zqW$Rtbn5LmtfrNk9hXlkYzEH>0J{Y|Hqu;(4e}F+yaLj{u*_Bj9%(t-3%erB%^42! zDg-);K^2BC$BI-;t-iVC52B+y$(5BG?z>J|?el*_>rrmk`uHJdI$4{ITCe%1W zG!-(pzFieDkXSxVdzN2c9TCnM0I~ILp>y;#fG8FN+%zLKSB2Qj2y9EPia?65aNhJS z42)qy#0|7?oD+>`hGA%lToGky=ax($HP^*?1DQpRl?#{>rU99%7_lIvCH68(&uM}2 z44xY@3*Q4k8SZ1NdqKITqb>{}a^LpG4ZK6&R#%uZ%n2W9Yw$rsXMI>>g3WLm23+E5G`xA#ZwEf zH8yz^-#|Z!k>%=hn`v6`A08I3cUg4R@^WTa- zN6OaU3Ok*{`lL8tf!>1^mOD+4KYB?iL|!o9Q8ES{rqpy~r0N4C}Ml4ITIU46Wo0 z9NOx!!Orp8F8bAIocf@?AVC>eQt*J<7h(CRX0Y7G)|dV`wVG9Zj}&#QF}8!s00$*Z z=g@2b0g#BPtDEDwutEmp4{`<_5J=Qbp*a1Ku+okm43F)Px2d7%%C;VG*D8PJ_7xIH zos|HB^AOWEAqx?l{%47gr6~ptxhJaNw{=-7RQ-(Hb$T-ha$wT8d$lpiYHEsLGenbF zPLH?YX<%R6AM!a0L!ZS(1l;Akcx%s4(3Bm{JuSc9$E`cb8>k{e^;j@|IMYd&Ywk?| zdK+YcZMtg1I29c~=7uMRZTAy63u$)f60?z@fx<~Fj`T`#Fg}Zx;K+pP${Uw!@EQUR z{T?d7m9A$P#dhP6VS{N++C9a6+@TOgIY7RAjNJFX6YybmPp-c zbyDw%O16cdEqxE3E6I=EAJ+Cy;d0OD-z2zojY~k9V4pz_+&j7Q+k4N#C+g_3{XWBU z3$g*4MR|=DpSmlQ%if0E?S_*j*zR}*y4W3Z%hf8erYUv-v}a%48@?W_WG?Lq400;qs~u*y2{+hSlMVSJt1 zurE*kI?v*MFu(|YLM~iGn=y@vZ3++^1jG7}LAGX{xeL7WVtWwk_V^f<)iFAooe!Y- z;sCV~Yy&e(DlB!=Z>yj+@0~pItT8pm0@g*U(ZqymrXg|U3O+9HaUp5TP-8MOpLHE_ z&LDzD4Glv@_5G7t>)7d)hoxmAn8$gGP@G#CZ$b*zN3dGPteyvhA-qGQgK=S^B!O<)*L_(-|?4EnUo8o=ST3gBB)M z$|`}~fdy{M?1hMz)5&uSo*M#e7m?nDxYYI4kp6}X8^)ptH&plGh zyshK>k}~DFyw1lYZy>b&j1{rREsPC?v_%^TY$?4h0XbX7QDr7gFlmdUFvpk1V+rh+6VK?Ah`a#>`w%>!oj#KGWJYZKCP zLYQnqI**-%9(&XcF_X;QR`Xrs&}3o^3o@$?I|=uqITR?d$)pz)EQt8}$OBWJ_(+yM zF3o(=kAaHEaWu3r^#g$|p3i39LRiuYl~FB?7V1uRU>l?X4z?T1=c-7 zHH3BA@b79P>_Yfj*qv4Md`3TnF{ zD<_ui7f5gqGFGi8UUDFo%d2bN+?oYZ8sB-I)PDF{bS?Q2?ruWwATltyMCh(S(rQ=^bC$+rGpIPux1oZrydM`T+pH@$G3Brc_KJx&R%{bU$7{vitFv6sZ5 zzbJ=60{~QGCC*0;O78MIB1!Or11f-t*+}ZM*C!)0m~K(F0Hx7e3@*t;nZSwXS{Q`! z|HO%@QytW28}&8VdmS>f3n#e0Cy`~1t;m&>hJ$emW~#g_4`OLmJqtU6!?lpT52zr6$@MPmfp?`Kn^U{L}}3G%3%=Jt&uRtRIjOiyomK zh@oECpAszWsg=$`&>$8najVGOag4}-AOnknSE^dW;}{rcd3Vv+$AwopuGoDe?+73n z>rn7@r#qI8Vg8D|zB&P!1+@STyMh|JN$(l~WNnHz$&?gfLncSVdrpYa-5zT0`8sz$WWr+oR{(nvH| zNE&|uA?=f;?YpdDkRFX>q>B5Xbr$*MoPk%x=o_(5IxN&z4hNC0WYdOvXeZ@6GBxt` zZKfNkuAV7k?Ohhvbf6~fb;mJ$T4+*ribtqvLkm*uYPF@K2v{O@r`1WlCo0(%0wUgG ztyp67w_zst1&8#hZ6;j(b1X!ccDk%AoVOHCe@Fr?pA`jHO(Ji&Dn@>3h~pT!5bU;H z;CThOL6Oq9^InlpzCDT$Jk>F0aNh#=5ozP6-+|-b7YB0atCW`q!xuBfrqtr;lqEd} zLU#o^J{{CS%#dJ5K>wP|C@DD2K7hFx+1B3(BRD_O^3938f$0ycfrX#J6aUc#M%Hc^ z7t9$#dF+Bv-u*ewhYLVfd{%D#1C{!pVOW!ls6RJ9akbUj!B>lU{li{zke!lbPchhx zn*7_J#$wiR@y!2xQ<`6j{?vutmU_fS)n&<82?zC(+AB~9tM+_}+^Ie0ZcNTy5xEVz z;+$dh!)Hre=&Be;Slq%z6#W;>wJeHodAj0-jnFu(pDp*=pPo-KUFps2UEV&a449e& z-AU-{15Lj!5jNS&RftWdnWo>blX6aVB}PZ{fd&=G$A(h#b=obsRt&;9TOwEsV~E_d za0B?Vv!uaC@t8V{oKi}iUJjb>F1dH#dKus)F8w~nR-5FvB`~34*-Sf_b_05hOGjnS zR#1r3dTuDVh94%;YAC~EYABO%iV8K?B*CGQV(RAq-@Soj^UpW}9Ko#?xG*s~!eW+dyvCBF?h)0#x7FNiQa_Oq)Q;TBNI3w7dlZ4ll7lSWaOZPuDf>e?CYTC zwaCgB&KoycUd@Qv%+lk%{zL4ejL4lPj`lwvDN2FLrE-++2#=wK;jDZX&tL!zORVm+ zI;r z8UF6lD7d7|SOXwq!uJh_(Z+ppFIFvfqk&`h(0Bs(SKjbjddvD>gtGQ2jAH@0yt<2l zNuIbJBZT2RVEI7%w@yHH8k6V-a*9S^)t!{?5;r4>ZA@o;{&ua?F{G(b%Z+2 zmeYNPpTeBMl+Ka(A8%B9@WDx$8s8Hv0jrK5Jd|zEmg$3c%419afKuYFm;7IS$@{=M zHjo^X-Pg-UKYf|V&)4SRwPz$yAl&y5me6ni>{vsBtGxK($$(BVAXZ*HRm&q$bn7<^ z#=ft>RWUDS*a-sDkB{vaI4Er1DVS%n6O}ubWb{6KBU{5!Yvg-@k&T$=<4|!h^_Qh+ zmftkU-{HY$pM^o?C4tC$mXjpDAb4qD(x}lT7!%{ukgAne7N&*t)X{ndf5<}AK(tS; z4iWd{MU7phNYiJO^>G;wWM$-?p`dSc6+1FGFyqFQ48#M$76;ZUyZml^ufqO02lFQ= z`IwUX;cM>QVPTobA(maNVFr&o<;)as9<(N}gDUxMDr6bsX`>b}NX0E^hJ*rFFKIhh z0meF>#1-QNOUfvLY}^Mx#sn&Gn2(eUNvd-+oQc6E2w`5`3k(AIG{L6|O)18{NW6D8 zgSXPQRlFL$9d=1q4K(H_g`6W)k@;MT_~O7}u%uugqTvqg_ANFJz13($ZhU(Wi!Nsf z)P?0a;K+jdD!u3M6a@A2%?MT0^*sfn6+jyXq{hc%M!N$GH;@=>@M&+*Fg0D@f1%h$rK%<=DhuAyv*qP73xcw0} zB)LEGafh0WLN#se??JCOslN&DS(%q)c}>KcENek+b^$HB)cl-*>kYq@Q^+WFzEhMq zezJ5!DAy)`f*n=XYByn%r1l9}(QhvV^1=2J*zU^6`s$du^ktA&ZC>Q)d7RgUVx4*X za|VzhDNyV}%PR$sv`CJgYzyy zU}7s+z+8S#v@CAU@VXh1U%%Ee)?fgW=!!d~VL1i)F?{y9xR!8s6n`iCDq<}V|l%CA37=g#DE-niiieJYJy+q;9VJPY$Q=j=SSZ~oPp7sOz??e z{h`Yvb3o%j5fa{4j>4aw4MG_iGg-^RfM!WUrppw%rEi;F?)#;2sb7QeZ(kb{W3xa} zR!$(edv03!;j>Q({v=!(xAaBFsW_*UAy^v*QvP1~P=kv?A29{z3~fw~lr%8sK(2dz zPI<&86>-}LHsjgvZG+#11}eP8!5m(-N1GouvCx4uX7*j?&Kr z=*`aASfnpj=kf+I2Y^Y#v&Mke!})0NQR^$38~10JX@mkVWsgR}$rOsrX$82F9+T1- zOL!V;EH)FL;m5MeD7wzW?=zSJbB0Vf6ulLt$%e(aNxMnQorMoBDT6r_V4UjJICRXR z*ql)0D2T*}Ybz$ymsbi5!og?gcn1{=b32S<0YxPC5OqAH=@jC62SXp~woJ*Fyuv;=a%O+|L6HN2nKe zTD5uw7xmvHG6mV0Ry_TuC{WB9%K9QxRvk&h&Y@s8YA~T!;x6lCa}p#$&`?97!#0}N`obb;&zZ2 zo*RD(Us%P~4l&-!;-8LhBRU^Z(%9o%zG*#o0BkpT(m%Mv;aLeks0CQ51S8P|*CO zkWyZ+nmq@XgfDFG}sTL0slp*VR(cmgT=tzETftD&0-eP|EqjZm=&2i0PoXK;9L6?W>XIA|m)dl4tE zLlzncLViDo3%Q|=lL*WSO^dd1JGU%u&R{Q{6MZ--%lpFRK(0~?tmt9%26kjo=NaW+ zejt&0xuE2fF$gP3H8g4jUoQaelu#Cug;_Zliz8nP8}!>0V2#Shek>}6WSLmDp%%|T zP+(YMb*I%yy(elR8IentzQ)=%G5nsP`dO6HcaFxgT1J!IxRe;?1Jgn10)nYgnR+<_ zzKmlsLou0NGWd3DQuI^T&WL>JPKd=~2lZenvQNGadrL@*;vwYnVgiQ&NZk;h32P&g zQ>R`EL3af*LHW4al2DpNLwi@Y3>XM``X=hL$?O|}fAd+1Ojm7GW!%xdt6X%g-5fj= z-2A(kGrS=V8WsF50=SPeZXrk>4?-m-@|IjG*g3lY>5}RPvH1P?mC1Ciu>)J$2!`Z{ z#)qh0q;wPnTM+LgMoUJFz2h=8)q5a}wF|t6N7bjedMirq9<@^DZ;PF)skaXtY~DH= zS&A88X~gF1*W;s!bEjsR4s$*MHvOm%Po zMa)G!m`S_KeqkL7NXIaS%TpjqJ4OI_<7cd#_Yn6|Ba~^bp%N62 z4N!)wbYU$nq(TfGMKw?duC6-yi-p~TfhYF=F{y?=^{UMKWPT&bTMic{lY)JQST8qA z^1+m&{V4_GDfx0FYA)@HCy!kL3c)8J>@Q zhUHJ-vK}(2KfFu|=E0Xu%KBs2fqUCFtR&$lYip0=rvq2%k?*FZkYqSc8D6IdsKD zp#S;t1tz#Im30t4x-DpY03J_#6AO8oI|Pq zx27H=2(JFOGNI?=o7^Y11yj{~OdwwY>M)?trbNG*{Z{Cz7=7U5*!q78;yzkhEj+v) zhUck?%koITcvS1gSz&Ol1_7q~49Y?p&!G~s8Vv_CX*qYX!X5Zwval{n*W@xyL*q;b zKT=r^eJkzS2qzNCy=3^^J!%RKjG0hXoZC4E8f>J|@zY#fpb1Fu^Kh;q(gh5{95#_rg3*2euGNJU;9dom3}BiDEgXil;o}^@~;Yh z=YHo(SjW%91ut4qhB#JDlw-58bTIMC=%i?9VSUVpuk;uMmI&QxbyDw%>Y4#k8U$(j z8jl<;h4NgCRw}wP)K_8`fmx_kJ)uXgU69JNac$Zjv_$vKh}J&8-7iWHqR((gBz{{W z3v{_!^d(%8`ox_QEPnPKBEPuP@H=;-3A40IF(TM+N0L~9l~+?#}pCYGUss_!;s z+#kz0@~*I=JlxHqY!vS!$CQ<)C~U(1Fs{3v;h*Q@@k2kL&hxkps_yiFic~CeGIE&N z$rOa|mg{t*psp;z)21cXc@1T-UU+~)xVYW0aE_N#&(q_Tm9^n>!*W#f(RdI82Uq~O zHz@@(nOYLL7we>$G(dvG04oq-mT$y0bO;>QS!gWfw&SrVBj*hoxv^ebJTA%2VnClB z@DTios0`motLFGzjGpvPXON!gH(HUuj&&l;ORuoIf49N5G zxY99!YH%wGu_;AfO$_Y|+0R&&fn|wFIm!9hfXfxxCOHJQ1rU1(XfVCp(cX(kF|0Us ze#UAW61xkJ#p9%u*GHCIfTd_CET1<`nt5YzU#Pe;J}QB{2t*V=JO%W_X!ayy+a@{E zY73ypi3Vo%!~sj)mct2QvgNtx$3Xi99$Q%6K(owZquE-|1glA|R395vSI0O#OKVpj zD#u$8+Zwc-W1f1~#P(tDf_R3)=U)O#A0{fN)#-z<7Pc+D8rcqn8Zg?@$D4aBC57QB ztR_Ta(7GlV!c-W5a{vf1=x~99gV~5b5Ne1{#44!|xDi+ZX>LIsSXkGkpEI%m zdYn-Jm9J?4MVytcc$$)NlCC&0)DiCc>ViilQ{gGzVIv!ij(Xo2yr#?g6`$N$@s3)ZQU4R4*VQuH#Xbsft z2=s@ImkBpR318-TpLU!Zmj5%rH=E~ptuSyP%;N`|f|stg;OPs)F!=K1Bzm4u^zW?G z!VnZ&NNuo^NZy9CCL1CIc*w)zDFl{S-D!1F?}4Qj8%-$@j3bC z%LLb1^0Fomxx9!vBpBi&VXo3zIyz)Y&wpIPCJ3m#G*KjP@-BswGsv z$KN`F*)Bn=V@$h#1n-`oEb<4+2m8p{IK6k9S*)}z8R zjP=MgRcmp!s30ikqYXSp)b#+2x1)}RjfaN`b4^t=Z9eEsGkMcyP0>&%2hWx1X>m{jQSI4rz<9X}xL_P`PD#oJR zkrcBIaqm~3A3tZ9l8?{HxfgQI@KUJb@QjTcWsd-_0`Q$3kaHNvMvceT7ov&6RWa$O z3>Xq@7O-qk$x4DGYiL0cI@#w85Iu*W&kE(bB#`9pFw)>|T*(Yy&KXAV{^rFh3G~!x zoMQz?xJ~V=uk?9C;9&T~IWj$F$7~~7kWtD>Uvr6-^A{y($X(Is_-?SJZ%T>jv9uF) zNHD~26FQ0H)S0P5&|QHpK^@dV(2!_H0NECTEPXohav3wL5c%#ubJsd2OQ3CbUgsFR z{%@B>UR6r;)Bld2u{w(G^#hnm55;7qvd!xI?;P<7p1vkb_JvUp-Zz6^2jZ3z{*wY5YgwCo;a!Dap3UNna%r21DcfZ+FU(|Y6g@EQMudxjE?PRKP_ zspSj-5X!;GioH7+AD_bX&ES`_hNAY2B5zSrtB#V;cu>D>4C;c4`z!}$kqU0V~dtSFTj1wDE9Ih z`c=>_@r{u^-eZ~UDYS*cjV$A<_0=F%Fe?B7O`!iRT{^4uIW8C~Nyo)$3nHg#h#>S? zk~i^$`YIs!ojrP#-S^LifhC23eFih!qIAM&1QHIEHh`Nmq^!KpahV*)Z8@X`Y18>+ zVlbfWG%^#QV5Z!t1&Ge_wMZ*Z?ipC3>0>K;fgEPnfX*Lt2Ap`h4YW)h#tD%j_?*m8 zs;tPeMEqq29IBRR1_mJ8XE=<7w>={k`wTc6_Rm2OWBLo%Fo5eNA0)oIUr4p3U<#jo zJ|HT%yl*au{>P35=;ru=L|B59q*zc4EzAr{o5eF2K*JKNJFQOYJyD$uNvR(&U3vOu zL&2S!_>Iri*>HIc-_|k3Lx3S}o+&yyWJ%AyP)2BX1(H@L zb@-XC0fm~cI-=&9{q(gWbvci7h6tB$jxAV(%FgTD%lvB)$ZiN~+6GcPjA75{vv^RT z0Mvn#90_E#g6k!5hvkmip>v_$Z$YJxAgfnF`?Vhg!Ax>MS3FHI&~Y+>+0w+|vrots zYeZ0Zgd1a6i2Zjac-7xz?_1bo5K@(J2NOg>xYAYxpxs(V{y>7wC(iLu@aM zKMZ--msW}rI?eGKs8*0aS_fH=&4%U%5|0`XBt)nfUy8+3b9Eh-Lcsg~6AK1dC`lte zy2Bme#uui%3?D%!540qv#hRwCP!rJ1i#Dx2Y`(l_fsXtd=1(DG&N%N%8dx&38FwRM z>1&{tA^;|e4j&T^&Cp4^>beQ&#DU?AVkvc;}@JzG}-iN z;f$k8_>dO;gFCrbEGblXL#CJUT4;;0OyX?Z3>cj}z*L<$NGn77;vm&f-eWQ%(-Arf z2MY5B6zFk$WCd%P*z0%{PZ0nX0EHYYJf zGhsZUZ)~d1uGS^OnJ`>0d3!zk?6ZNd5CMuWWCIInY8lw>$N;;KB0#j#9YH)ji(7@u&9V9(4O()yQ25?jSgRNbr+nuI@5NN_wPfXkqE1a4nufV2Q=NchE8&K0Q$# zTZRqNijGJuP1&5`wX>7iN0@2&d>9P&|F@gc~7z(0j8VKJ7n1r zt((V21*#>MOHi9i(G;rYA7qUel-{%o@O&PWhl zaXWr~@=KU)eGK~y)!m2|aF?Yr0 z1C0zyCakqoh*5xfmW7uSQ&_xc7{mcAwavE`y#+|{suX(lZbXfm?Goq<=6K1oE|tl*B7TW-v{^#nhpJ_>i~OSTk^jwBPe1x#kwb6gouo!^Uha+XBNYmJQD5Z*shWx%yw zN&7=-9DXm{|AhJ75Wr+n%X}*yWCG=g7Ls8~EuKPPiIvl;jc_F`eY9P17GERoBmu;OdU>g{^ zNF^6~E=z_`mIJ{6BNuuHtxoDdXOzwWDr_JqFo?KDOviTo5|yVhg?r*DS!mpgjmgp1 zGR!fFO8+AnnYJp8zrjvVmNysN&rk%q;?n?!JZ}fimpO*W>g8zqer{Rh#UPr>Tt5xG ziNk1-eh&dB9+a6oao{>munRJlR)W6|@0`}~iJi-njaM0Tt0ol<3NSGzE|IC^y`r!e zgp|pMnUFb1*ZNhe^7pwl!G_#{y}t70GOpLyoL~b3W2j_8j{H>9GY>rjEa6-kYtJJh zuXLG(eoQmh$=YHdGj7z%hGuARUytlUG^OH=KZ<0j=46sR1(cKmJ05!Asz?^VK~*rcr3+4>JOR* z+YAkx{_j@s4+(Gqmj=5wMPW|J7%LUhz)r7t=jo?J)E zWW-2ZnRuLs!LEuO87a`9YmGiH-eO?;4DN6qBJc*N6fqF`5>1K%G3)@ip_83Mf43Lx| zGIO70s#BK47znx0J7~G7QX6#;GbGr7O6ic$Kp>*xF~qJdEl2WeaWcB^mvw*RVU*s{ zDz@7k6P5pGPQoX?D7V$@&X9X?hH>4}AKtwo4+9p{y+rG3CI47M=lNsXvWXpGSkP3@mFSi_jXtd3fD5GoEA z$#-56C)F>?V&*&e4K0>CvC5Z$@b6okeZ^3$@vcPl8hGrPcSTpPgpwDhtmp+f`%V%k zzYnKAg~4W+7%Yyiz+nsU^s(t%VT> zExs-YzEp_|bsndp0Z|o#Iy+52rG*8;=C(_y=r&ObEq&mZssbSf$0(pGrJn;$-veLj zv}v3YTaW{A^3K*$Po8w!z_>T8r#V2jO@M>$C5X(@H#VWG45_3N89^}j1rjvn#UYpQ zwyX{zZZNk(5j!ozRJW3=7K<02cZk}DmP(7WIfXHE3HdzO0L?^ztj7iyWyJVo0o`j3 zEYJwUw64W75AA8Oc?imW1}208NN^R8x+!F}C75VnVij1YEDSFtlyV7Wzly1D3vt>4 zUq1b79Nr+Wq@;`!1V;6dh4rlJvU58oLva$hD87B*+kv3Co4vAxmNmgzgG- z$?2dDVul1e0;sS;(5BhiDt<%^w37HORvI`v6owa*N@QTnz8Jfr@okt{K$c;ix5091 z&KV-)jYF@rxPI)s9dh3tk<@;QbB0^xw)^~L5W4^DP$nKnz{8gk`Ah?Kr5?F{{`sb4 ze>||GN8AZj%0U~~BpT|yuwI0+eJsFOe7qKJ(?5dko%pIwm(ea=gX#66*C~ICLk^>W z9QiPj&kWF(Y`RMm;8so#uyi4HU)$hi@ZjpNaB;*}J~)R2yRqV|qvkc{u&vPyXyh~- ztl=SzGXqRZHe=x|0hrE4Oc|a|4J1TyH%|B%r9>450eFHh6V@V= z;)PX|O#?Ar@J6g#jxV z$6{`!fznkBsy)zVp@SW68=Cz9CT!eSFs;ZFIBl%09%qXEh**hcBRgYe=HjUvZE)m< z5CS3??gUuetb`jI0`EmL>(QG&J#8iV{WPpD`m6kXtOdBIgOQ*<6OSB>G{T(0RT0({ z9uONb!}knGpCh8=#rkS!VTxI8EuKPPiIvfM4;`dcriDpVT5{^JXQ=G~ErMc%-T=h> zTGD9rqUCa;5-wxTaN`8NM*owKxZ)}g;z0d@3TlHzb2W8G5ExLTh+N#>)YA~ACf*x` zmTo3k-ts)eJsN~|8T$;sfyOYo2CdL*C*AHF=M0VMg$V2Gj5!n-Vmp3#TRJ)fM9+bc zi@1YUCv^}rcx)@GC0iUTqV5L+HMW@;juwCCv#as`r{~8lCereV+j0|w-%$#` ze`jRky%5&7fR*KKFb80ei4rr<+w`GO^f8Q&&Yr=TbZz9Fvb#JdKkyKdT%S;iYGYzP za#yijxM+|=`aT(6nM#VJ#ie^8#WctU%KFVx4RNh-Sflr+z33`vkua(Ulq5d)Xd78SSE^2I(TLy<=oGH-Z!(RtVOthvK8eh}Ks0&M)ulfWcQ ziHdn8EF(Z>akY2`!a6W4vG9GI+yYy}$^o&9@L>;62A0&ZxF_{XVE{%DgI#~4px9g_ zZ-jU;%}OUS0Hy#kD4b%!;RMTA-D!1F?}5NEO`YaukxT8e}OB2A-JH!j=VKE!# zXRMH)!-xe{R8St3KV!vDmJYMUnT5|$Xcsv8YM%Fb}N|*mK-O$QPe{A|os}hMcp_P=P6uN?V9IA6^CV3Ld zIp*17>IVV`XjwKbvAGiuTA|WmX|z#?yEj{6_k|il+tSCK87u0U7_<^d3|dzMCTT!~ z1|`9gA8@>8K%zg?5S%h$GvpGS$dyS=Dsby)jGsEhxXU6$Mre>9z@b{DwJ1Rj`!=%}2K=wwl=4Wp8M>10XVO}AILh~*HRBN%25e1{7@Gy7|tVTFQ42xHY zHyLoI!5l^{90xgB%wpEI1N+3O5HO?mHhm8Shh>su07o|?=nDJHgiNgLh88sUZqkja zPCZSJQ_|)#Jygnr{p#?e2kyl&6~sq#=&4}5A7g2?EC~sRK|$#7+OHK*>=-o5LhCBmUhzW^zo?O z*(wPQgtqiOe1Vcyyte-y38OcM!CrHhYpox|d0#HAs%$gS2R<73-F(I^0#VAu*bDCU zzuoG@a`3eh9^P?X6n^zjAUSjjjSo7CsE|SM$R*<<*Wn`2A`Dt^4DD^1>d;FIc5iE& z0=fHQiA!3Y)Zu5k1{6*_5tSssHokQ!2$PG^;ZNHnY&?PH8&_}w7Uss+MZSd0VQDqF z&F=K+IVL814Jl3^x(l1CBNAO`MC(WH#;um{z40N2;j@W%i9Gr;%n`>%(jMFSKVt?} zvgP13OfHEYgbX0;DW~;|gSyD88L-o>rd%ZGvrF=V>KCD?VIXIKNY+O@bUk_@U6jDa zFZf~eFn;nrkh{ahki}Tsaf~l-yK1KDkxvHGp2$Ru&O-5Z2tvk3BwqL#@CJWM9VI`} ztFSUKqzVu<2i6|NWALz)vuAJ$H?Cg6%V~kWxxT#PnK$!nSBj^_7DsKzj3Ez$*h=pZ z@*2^4}ST4T&2pqEHpZA-swv#5O-G#duI zzb(!HhaC`pY6REBE-|Gy;WD=X`(5jh&}H<9D8<0HP3Sg6ES}-OmGYJ-m1P^Kb*Buf zkUofy*uDVcpivTo`#*aIE0JKPyA1YpEe zI`V9DyBxR+E2U#&c{~@bh~XKa`T)5uC0lQVzqli@M*=j0_`WckGdNQFLk*K>&EqSt zESB>wWH1IuIzG^3S`DdTR%DB(5LjY$r`1Wl3+l8X0k9?K!2m3Nvf#JT+-IK;VL1WE zF=X-D7|qYJ6ZnH5G<~l{_1I=*^yM;ZNVyn?6fqY9^JYhO$^74Z&d6;Sg^7HNAC;nU z%Z_lnt785bn!oNf%j7c*7$P%aZT#9KM~s2cU4cw{Cw2Ilt^s6Q1gb<_LD6xa3qLr5 zqW(%;%CO5qCX1soGWrvSoN*jO^benx?0@ku8fhFT;nH;Y7G;taPGsz%8PHmUkSaI~ zvsQ{`%=^AJhAZju(a>%a$>-4@AaM28vjh34F=Bpbgp;N-2Mn`nF%(j)<>J%~9Bhsnio$L%sqz$XV~e$EFha}} zvaBT>4FOjC3!-;R0%BlfKd#t9#;tFWt+@hSgnEi&I&rg;Flh+@eYALK zT2f`(7}Llbr7eM-gxY*en`?_4#rnhHl9DeP`ZSy1rD!)a?RzbT8jElMtTUa#X>?js znx4IFC>4-(yD+ObQ;=YzXAaS#tJ%=C#y8#(C)80}NGsNDeVm8nX_`gV2&lb~CLswWV@ zeTF6&&ZSj8a!=E%pe^H}#77YjLkkrOMq=>{2GFp?>Q0L}PzLAJVeg8{3F%;9y4uor zQ=*bQWfw7Lkd=qtWTm$Aa?+QZz;k+kfGO{YjE;VEZHRpav|_;w`twu>>JqHM_Zpf0 zKP-j<Q7^4p`n-fy)ZUR6mDOr z3z{EbI6BcwBrqTq9(V^>x%#$yj*y261b$n^kNO_DJQWglvwC9N3?VW#Z`9M4QNIfa{oJUhBDl zFvlrPO9=jjYjl(D*4WI}kZqxwl|R(~8_5l)MJ1SjgTrWK;}?U%naG5yL5DHLW~?Zf zCL;Cfz%NIMy$`Ni=!4F~rg{p>bj2DfMFj+8I=Dm$#Il;)_P}qhph`qxfW@~AwjX*?{VLgydeZvY zXBOJ?ZQ4S9#pN(D!JlJ;yS5$mYZ|%wjqrhJ@1m2qD{A|Zio?%Z`7>>B@x3@$pi-|S zqIiUAF|<&0BxUgw0!yr}v`i=U9;ogX7t$CEZRxwIibM2@q2m;`+*Zp;T$giW-pou| z)B9s-Jn;^L&px9E40FV|g&=2gpk%o&5ZA@o(=~u>3qf1@YO5ug*}ZFC;A368i!;EA#fzijvyw;h9pgf%|0A6)A5i@hw!nG?94nj zhIM8<*@i$u=1aa6EMW=D=g-4H!X$+3?{}-}{n7hVCEMNZ#&e{qy7!)Q&$;)UdvD!; z?-m)g@-}-Mwtg@YyY)hmMiiLfgJWs$0Bs>C-Nu!XyzUWv9pK~x%3&{*)@X0kf)M@& zrW5M6y4pbDsm&Z)iWEBgaCCh97>hjsefx-;HSo&Z)tCW7@?2Hf)DvDM$6p%x9kS8u zS-$Fx&oAGUBRvJ$Bpe>p+?m1*cY+@$*Yvt0H_)*^DrVB9b^30UeeEEsdU|7-E}zhj z_;r4AouIHOU;eeod0*OU?-=#FsE+oeydZEo#lV$KPm_eyxo<3t>X`LqcQtYdswy-_ z6hLSFHWlx#`TL^3m%VX{D2G@BO;>rYMGzLcDI>@PF)>S!D;jhR&QRUh*N1h0{p1A!(Z&|h^-tIC&yq6F7I^;ri}<@{;}&@H?Lhs&m%lRHjM7b zs~jICX$I8NdhR(AY&NnIn+J(`msjRrrYcP})*=|-P#=!XM%z5O8%bLWu!680$<5d{ ziMhNR!$j6B7rnsdY1{8rKL4RJo+y{`RCqI%= zA#|lL6C2wRXn;!4EItqsrEk!`@hJ%uPoFnFi{Op`DwzC-wM7TYrSK3qVQ$sVt>fJ7 zPfjexl|z~48b3}}(X4ag;Nb9Lx1fyBFH>#16tX0bR_=Rv^>PO}qqGn!^f2vISs@rG zNXVyuJ1QLHWvj0>uLsWyVL5^Y$~gqcXA$velW8pg10J-o-8h!!t^O!FuYdB5@S$VD zD{(H#<>2l{BA@S}=H3QbFi2FD!fmlxn>79K&EM^lce|Fk{3XEBftIclsSi|yXDGYl5tDHnO}3R`N@5e-vCwp$f&DU4fYMruF0*6b%w`& zT}J-lhkXShKU;fcs~m%_Jh<|tC!CUI%(V9eWLf{XTYJ|%B7DSG5O13Pl%1i~pO(-L z1j|0GG3roMllv3aU^wql$T4lPv&I+N2y4NnF-~&OYKQx$&#j^RBBVnrD zG>WE=ZpHX8%XVAOUXG?bS8Pr__!&U0v8;K500!r9BgE-H>r(e&#ybvsXo2&tddvTG zaIg|IdotQj$p#Ik_R34^E}D$2$+-ds3}&%64fL-wI7yUE~>!<593oe_z z>&%eu+l+J%$~zl3LL5W^Xlb3khF9Lvh+n1%Uu9mPOuNcBQuv`q(%oIOHcg+VKm1s zXQWq7Df0$*As7eFn>YPzebJHjf(piRqqFPonSZ*HIJrwM?8+@D-u-DOo|K5)0OTm? z@oX!-i+h>$lEVN4`ULfG2e~p%4}u0O1t5%#luV!EqRJ|*a+B$S2nylu2y_1(uUI0c ze={tXt24igXkaX+GG>jQuiL<^h$CeMQGmPe00Mh>5D^k*Wlc7%&=vHN>_`Z2} zK6J}}VGIVFtz--KeTh2)ZA@w{g&w_zY}8?$!4moQMes~3ZtXVFo|F3hH%vU{X?ff6 zifHS=!MR8;+H}IY8)meW#^1dSTEwiXV=lre4V+OBJ-%@hSfGCQC^Q2Oz88C(9F>OX`xf9q^4Uqofz;fzX?s(O4m4Yr^ zdv&lI%24xVIA!AaAc8HJLQaAK_a@vW08E{Mr2}nTl~Ag1!1FL3O)sMf7g!qw;HSMi zjKaVlc%WWe(6UKhA##jI%zDlF?%=dMcQ@La5=%{cGmQ8uOr_34{oVp=yjv#D|I9br z_Cd*WygiMfZ+W!2M5%v^)c5dlBXr-qYIV7aN?~v=Zl8l0 zrMIUPN3s`>e8bntG_d5I=49H9^ekXX2c)&TuM8*xM}q#mdb#%@tt$g5wiI-xkMnJ< zEbs`Q8O?ZP2wTH%PW&`=UGR&CwP%)_va&$MO@4o^;mGbx44dQMd7rq8z8~OCjKg`b zNvvA^ei+)Jeaj%Q_!b-&1V?h$yQs%qfs(p2Q@y$@#jn2ssfS+f2-AKDj=x%s3ke26 zh`EKjiMYJnm?8@}1Oq{9VLSz~UFmt_&HQx~00?8LC;KLh!o z?eRM5B8adTpf|LOq`$}7<&=Hy*pJ%$)G8Xkc9bOWsW<-Wl+Y&$DPr*5h@v#5Bfv#o z4wo?HrP|T^GeX0&hu4`sA*3?i`imuI7;GV3j*+wUg+}TgUI+t%-^wzQW0M_1E_Sx_ z)G37a0SakwTLI4DqY^?F1S$DI&t>*;KauFXPB+FhGc+ZGruMG*<#YVt|&-0{C zj3z(%z`}O&VAxA!VE+BcZ5L@ACS(_EPGM3z8ENYl!g}Jt@m{vn;CJS-mD|I|?24-7 zg`0sNS>}{oM5HMJjO$28M!r_lleMF)XiEQZ;7A22MmnqyFUQDT+&yWx*!EkN)I*^T zY)AUi>^p|xhtTaTfT|;JRU!h%RQhoQov9SBJ}6F3GxeL<1+R+((6A&@DWErop3Z|*OAQn7NWsKSoR;Ik+r71tJ$ z&mlG2g4@Chng2i%7#fJ)j6o~P%IHCHXPqw%np4J$;0|5`W6$K2mOD<%XG>K@sUJwF zGBqBq?u_0z(vFbG+jgQ$`8l;}a)$(s2`8G3l-q29-SWRXgrj~zDUO{)WJK#417T@V zI($=zr=zC~I1=^e)ysVlDOdBIZvn_{2$0aX0FFc*Vhu;dh|V(XNRd(A*qDtdjD>2O5#D8O6^jLU7pEa zUVTDRee@u>mCKm9LI7c6plazBysXLiNpvo_t588Lr?t!U#e-0^YpTefn(OLrQIx!dH>^>+i`#E+ zAM`(N)PM!D zkO-6Da-Wv+u{o8hK8}vy5lSOogr>u~4{P{4Z5*BP&@s$W4O*-M4g@|!A(sOOrPV`W#GUiPS z1(4vkG3}HqA;1=Hs3n$Qe;u^}V}{@u(th{>LjtnjdVM-j>`)Hn=MFIuy8bir%Ln0ed!VA+Amcd=2gnGOUR)i)#R zi)<~jZH$v|dpTMucb3?v7V^GPVis|Q4`Szw-cuktg`u>~%jJOu*oprTl;v|b3x-y)utpu0*nbxS2UAFETVzA*Yw z+&Zjk%0N=`y14_x@cxh%X)nuHBa;#Q5R@bJ99ohcT(Cq&i~5jLoMulpGOlczN$f#! zH@aB*ybf9@1Sl@AbrW;>88YTWh$)0%i!TJ>S;5tyWT8d6vb;j&+Cm0O0waI;|fK@f$^R-|x+bf(W z1IT!Z5)8K6{j44$o=~V3a_^(Hf;b&n??c%~V%)h0qrshg#Xur!OHy`*y#2Jv$gq&% z(I#lOfr{``1GHQ+Tqjw(=yitnbGM2$kzJmgn!MT?x+IY^vg0Ku&86M*oO0N+&4FWv z$Z-qzk!RKXI)m}IJ)0c{)%Rx^7?qCDVeH#D=7A=0=`ylScD;GeB$>G?!8s1E1egH?uf$?M5fPn?|riwNj%K=SJ4 zjxgPUa4lUDF%%lWc3L)6lC$^HWf!a#1Cbsay7I@s4@YOD!O%dCI89_E zVcz`DK5xLD{QF1t#&+Aw6J|j%W>8~s6{*|SU6~p-xvT4R0-pmG0_wFCG7`B#*bJ9UiUyMBRD0Cbf{%IBgV+Nme@BRPM?ycDL`XGK! z({Ro5U1v=(+GUAt7#$_R8^L+P+#YM8T%kUM_8_nTrQmW$+5ohDC&!g1@rg=fhFl?& zv1&pS!7;XTL832d;-Ta+5G;^ljXHk1A zphjt!N1S%ICo}Dxyr9oXsFnNN>nt(cU{n&CIURoX`7qp3yp_$C=ZMy`nO6(+k|62i z1GDyIKxc^_%x_>8^K};=btkXvTNmvHWUv5YdWE=9o`Z_vFc?>~ZvjlXlUc5Z5|wSZ z^v8wmP4eSn(u*fnNcd> zgVXYS_j79)GwhSAs@$9OAE5Qwvr}_>11w?B3}I7pdw6e|8za!DMq+YNI>?*Kb+}4_ zBUOK1z1;hdvMp7LHHt0(PssE|)Mo&(_z5N#)Bvq4z@4Qh-g09T$;OpQQkStH9L;}& zL-JwZmGCqEl`isrHvC`y6?|{CzAV>bok9NQ8B22b=2UYAWW1e`?!AeEcLhpnFAq;g zPnPz!T^Lvht=#wUDtEkOOKhnebXqo1CN3AdM0ducjd(a=-du3(1v1OHrC{cZOKm0G z^4OZl&ooTl{rMk_q8|#)OJ01`4T-b}(=Jb86gB1^*8`^D#pwqh_n0#4Q^qAD%3s+*Ga z3=Q3Srlat1CuX2qQz2~fa`2UC>{fW=mcEJ0x&JqtNpGO}X09Esxzo6hvJbSscvbI%Jw1YICoq|o^Y-H}d`BVo7d;p3!JLF& zmqx@eT0=-Ajup3p@A*h**b~6!3Uxte#Q0WNImxZGmwxhZtovOfgpx@}-x-NpEJKgO zFFa zwZOGp9gdCE{lj>i?^Zex{hcZ@-^604Y@gv(IxT+*!sQ#yq<%*7udp{sqxq;29omE7 zd5g&9mE)p`VMg}CmEQn1%=*jf9vXCPDVw;i5BOY6Fa_%MN_Wb1SLqQ>~o zhslE&Gc598zO6?iS)V$K1oq2szFAh|Fq9kihmIk;03~gg(tC7S$c;Q&x$oiC%N^v5 z(u<(M3c--$>A%?&JW(QXo5w|7zR_^>Fbe?XElW@A=pmx|o9jNc^bZ6ByXtqY6Z_k- z^hXohGL_hDBZ-b7&dfLO75O+=v!eKqr9@IQnOvM;dg?2q1Nojngk`xtfg(CtPhf2H z&_X&~?y9gujo6XK#Ch9v^6YV=c^5fb7PtSy8tv!;c^$^x2Vdfw2#y)z3+0M&1}(`L564npBnPzeZe3_~O_mU#f7Ol;v1v8$?Z5GsBU&GiPB z2H46E3%QhJ^q#J;n}N7v?e7nD1_PZ_7>jdjv~{MW6CWfR3VicKj7o64Rf8m60;5F+ z;Eb$!2Zsk#HQR&td0IA{-!Puzp4c-ra2Xz2hG;mA%h4@I9?Q^d?t3%)Z>B7a{f+c1F0ASr@0#+_BENR!fAn0O?*MPOt?FW z04WqeqEizbbY>-!R`uCeQ2Q7?MaBU`Xd&j{p-m`+qp(6yMd2rvW~9rZ;&^}w_5%>^ z@E^PiyX))tXbeB8N7@Bg2#AJK$jJtM5(T!@Hjt+gbK^jCA4Ct&s1H$hkii@NqQeAg zxbhyjli(oAH+Cc8z{zQCV9X%$%}^9$2A3Z=eDt59Oz_=21*%;FD-TU)jK|nY2QACQ zJ6wfepm3z>&#RaFKvIe=1W1Yh2%kYh`fgn!b$_uPh;>piZ;QCBtdOm>XGwJUPa?Mh zrMT;U(#lDbRjJ(()S zufGAwYnST`WuzU2WfKD>&-8T4D9FNWtK3j5KzYmawnR^sH%E6NB>0S5^NROoh4Zyz zQr$YTRG(yiSi0 zW0@t?b4Tj!e}_Um81I?e2l$)v&QlaRq1x%`jnjqg_OP1!2F)Q_;)exC5Q3pW=q@G> z6)sH!apvG}<%Y=935N6NYtHQqV0;x2Vnb!2KXK3-FlNF%qJ)Pz@+ta{RrXu)k1kiccFqmp! z&%G~L-_XLqSuxo8rj$<6_87F@M90A0l~%#1U8ztFG(UMSmX{Us{(&Gsciz3CD<^Ce zpo+fGy;rzQMabD0So)3t0#tEJk{jT%v;Gho z-2v^|+pEu&;>t4fg#CH-atG6$q>(Zi6k7tC@<)?f)MeFynr~~rH_1dCYeZcUO6Wjj zUCvBM%O)w^fcp!e&AV~xzXQJhudl?h0+$|^WPAxBpFz;~Uzlo+wg4<1{sjphiPxhD z>kRozDMc0El_XtCN7}pXLW)9Q#x5jP53fEUBHEXf1}g*c*4HuHLrRKOIy%G})lX2~ zIuNkSv(Tz!fkY04^x+jsNM@A%k%lr7I@NBG#oix$S zn^OO`yRQsG6LNBpX)Yj(O-0KC_aI2(WK6w&`cuaV%b4l2WWG_Yt4&(|8 zF4uUx;bdK=Y5~R!DrYqk`7(_*RJ)Vog1 z&Dgg1_N5{d{LwAfz8CF2gtC{$B?Vu0Xn3S3*drD>Sd8JP8~DuRiPqdP>{-pWsCt^b zLRfL;tI*ZrFvgv@qtH0UAPMR~3O6ZAJe=7;4KsXh7L6iogJowCZV9+fBDf8qrx37= zNMSSSTcV}iB%6~+9>|+Q9DNLgeOlnH!ho)6g*B+LMKaVe3!61lwkaKWVe^r9J4r4F zBZ##2LQ*WtX>uxMMWlRB^qq<+2~dqINt$LgCpJ20NnRej`r#U+?K%xt2r7dAT9n!ZhUio;jDku&d{~zVFlsn z8S`0~!m0^s-}ZU>VT>6>9_8(Fg>9BRNgapvG=B`vYlbJ!6Ysb&2JL4IXZn>6Nc4rv z(NhK-iTd;E-r_P&o4w^2-K_Fv3l7ftR(*4YL4H7O)P4 z^9HNloir%95VopOvw7s71rohjq6XF(B)Lb{?C@v}zh`hV*9=TX$HV+bD)zl|W+pej zu1S5e6#GK?Czrq;hq(G#au9i?5n9n*&ZqT?$O2jjR!b-GjAOhaP}y3LDgVabhN$E3 z#hXFT)5IRII>!v$PmeKm!1240nf(E79}2hPCZ#+b068zC$pNac@=Ai??##Jtvd4$0 ziRL{&oEFwdMsqy2aHIWVx)xeNKhO>+2ZnfjfUTxhDyE?d+=ZP;%72x56fuMc`DL)( z?wK*fe^SPyRQ+Q&HzP4EsB}P1cLR$IGi*5A4>aq$k!&Zgk)9Az8E-pCjYX{(FcX0` z89+;Ph&5&bID}@ZGB`VhB!0=dQ6fivx}#1){?2L<<7T%fI4TW_L~n@Wzo1F(6{NXF zk&x*}FtP87iVP@q=585ZRN9G(F&(@NT1L6aOXCwSU@#wrl>Tl_j#|11F6i-<7X z()6Ga;D(Z-tIR_B`i6g}kkCkVjpMxl*wjool?GnO7OciHlQ?cis!L5F6!WPvgVBNG zD|(bdjfhbr0)4Be0~pksEp_$FuJsGtb(lUwg1M#~Z$+eqXVbMl8oVM0x0)z>nh`Wb z8ZO7OvR>o>-IV}R8U8Y;Z{pZtKP|F!Sz66J;@X_RAwAo%AGOsz z=Cr=Cc`An6oCce|b5cwT^>h)rW|w!M2UDwnGa^r5G7*fr?^KrM>m&Fr178;hT=ZNC zoJaFEbEh0_ei8ona^Yup5Q3aJH%6mGrGx2iwYLl?0!M=Wyn4A0B!yTbqe7VbVK=$@ z)&?8qL1H@)o1|*xZRARNi$Sp+Bf0zS>V;JHVrtcb^W@z4>rvf3gy<88u%KYed5T9j zZxLzEhJpM)`?Z*RHw7cOE~WSAvOB^6Un`S6yt++F?f~VDq+H&0xFi>w5in>V*z`9= zKR`6ZMoI^G;R{FNmgq@&gi1GsWCh9*aWMJ2G9nNuxmE>JtEmC&(HzEP4_ssSZdW9H zXcEJRWS^YzmVHX@6ma+tDjGa8Cos||1)pv}MbU~L$_;w-U#ANajLNGoz>m6mLx9af!tf|CuQs4aeorrt4%z!@6?73@R{I;pW=4~ z3PY;cj$s+MHNnghK4u=BCG}D(hyA5K^`YKiL78-%AgCa@#5~-X=9|uOZw>njVF}Nopu_?%wcA` znPK_E1}E2`<@B3UaUuzeLIq}NK{YEK)(Sbz9J?w$f!uyoz(T0I%VjR4q!rG`YijEb zU$-!)5p7LNfa%;%o+&f#L*eVNdAl+4y=hy?xlZEE;5HEFZ?#-)>qvYEcY@0p#^fm- zd&i}dmmDEIUU3ra3$cuy~gzMcu5yzV&hFj96=Uh%{TyopNHa@a`=NB zVS&P12EM!`(d3(gH3uP;Z&WwH9jxP9EOHOwOrD9v$)Efgwrpg)zU1bb&G~R8`kQx^ z;oe1~^mQq{N0(jngFMJ&9|MwCFZY3@P?`BCj5Y)|r|*l_j06ztl#VV2i+>pqcNZ5pt z?34newgfoRl%5O2g#UmU8zrBifWqvC5_BWY9}I&qw~ivNa!J}8;q!c*znWJcX$cS3 z9rrlaK0Sle>oy^8;S%F87=r!8uy}3UxZFM#1@#eBh4W+lwgFw&B{yPmWiy^pl6~(& z7cF!&K8G|@@h${dJxeBW`lW#&>zdeFgpPDAhE!^Wy&{7@1ZxPS8B>BP_>+2aS z*hyRi2f$VSC+cxmprmH*TT1WIB`Jo&BC!1pNM60%5vKhRRp^e%7!D1fL1=4uo|B1n zxscc))T>|Q4N5}hjjsxaYX#|vtM^VB1BXHb*xGl_a9n3thmeIs@4YILn`|c8OfXEC zX~@=`>=U`;H*i9YlZQcWmx6Bc!*en(r|nTOtwKP(7J=i+V+$CgWjt^94ArY^U{#WN zmk|^_D#;szs>AFA&O9+cU3wm)%sn8oR>KZ@g^j~NHuo=jv8Xb>IL0e<{NMu%H#E=> zTK3q1)Z7n(E+gjQ{hoI+FfA9Mtgw!Glh2Kbli7;g1#beo=6kjsuns<~k@imSW44{#w^xFFGa zv`B_Y?g%%&eiT;@OaxEusdt6u*r)cH>vwo6Sjq_9%1y(1@8hWooUau*y0ylV^U4v_ zRvWr~?eLv0EJ%cC@@r}MkI3bQAAQb1#hBYe*U7NA8=pl_Uqeki9oDRADL4<{I{8pe z(L>XvL$O^*Urrl7$aNv;p^lY~CkS3hf^Mfd?hw1M1om8!o&NQ)HK2A`?!<_itLH#QK$-GFuv1h6( zjc7YOy4T$&za9jYhHdecj0&;jrCh;nlQ$+R@7q}$J$mSk1(|6#QZc&H!3;1X4p%8~ zr0UPBmwQSY_8=A^mOP5Ubd?&)^%>v!JxJUx=*n@_3hHs?j z(a0Gy_$9;0EE=Alh{PSjvd`Y^s2B^c_Uz)%MXu?>DEij^g);m*X_THWrT3)0lYF4N zzX8e1cNtnHWe7ld>kw;R{eG^7m;$IK-$G*nBHxizQg`rbnKDNxq`M_jQTmx*Y}FVB z4FtyzS2d50g?mR4z51QeSgOtO!0NETL${f`#RYLIZ{T86ACZxbMf~jZzXngmq@J;6 zo;=tKQ934^X>+@i%A$f18Q-c!Kq3Bx|03T)xSu*Q5!b4bBKQSZfj&5nc@&JO;cbJV zDAb7?AytEM~$HkI97=~ka#&bIZdi?5J%PB*__Qa`fvqrUtx+|bnV+zv*A%q08 zB@?VW*nANhB*hQnh)Ed61U1Bb6?7!@kmxefq-ffawo?sCC5Z*kHx)}IlCP)@o*0f2 zP|sJ_{32sTFabh!cY@HNk;o&2eo>5Zhc!4Z zD%%ObJT+`4=9a+`F9M@9(J2aGdj#XGAR#>Zvr{0A+-W?w7kmeNS9yYDH_KIv>W5m zl1c}YN$ogXrNEJ@Kd< z&={|k1-P^H#5rPS;Wliv9P{&|q#X(k897g)hp!4^*L;R1H~h?UBG+SybNn4p%i$5N zeC$P5OTG{_?G0CZM$lK}E*z1{=U=lnlyeU8*=-LLs67uSDw#7Qz52F>MX`-!_`J4EyJ;TPhwVvcfr6p8*Wmc~Dx z+}^vF4*3Py`bb(#GwMN)uSlf&Qdu5^Z-t*HL3QEz`fPlo9CQ4y@!^I$uP$(1KJPIs zb0=GABiM`W2*GS&Vq<6~@JpcR3+H0Jd1N`p*NdAdLD-A|o5S>pxZB`#uL|Hx!Hpyn z+mB-&BaeRqpH_;uTR}5!TP(c80lG&iq$)%F*uz{WwRL*vhL%zw-wAPoBBQ*O0k+jF z>c)-!l{6B5_KTn5`dS^K+2*RA(I$AdKuhv(MK}qL*2MErS;(%S!nBp?fs)Ny^c3;iOK+S^s>!Q=%KjNm_a%Rg&%4=&kQf@D$H{X9afhg zSXD>2swVXee{vuCh@p%{`*{aF0RQol)X7c{0ms(V z@{plV19pFwng$rpYr60gf0-Q@c6jf{mG+cTc#fu>92v)F^)wX)bV+a}=}s0IUU*4j zMbb3#HU0oBwguWiabxjzxV$O&%z>r2RraC1@L^&~HyMgH57h@N(D*?W%;L2jUj$)z z(>oeHd|gLnuY&;djJq5&ggvPSo85!%K1xpvr>~eEmsiSlg&MLZO7?Bz5<{4Lwc`_ z9jH?Ymt(iyX2~>BMh47vg3IV9C#3`8+69aO!@z)aB-d6@;{oqK*fp?!QAaExlyzmiZjCm^rMqR@XZx`LTxMwYk?7KoGz8;}* z)6f`VX6du9owDT7J7g0bTI6w&Lr9m5Nqzk_r9^b5LFwsI`p&d>QV(|L26R2VMtVZP zMRECIY^yPuKR@F5%d2j%7-H~?o8+U@k=;{qx^bn%%0LL&`57yBVTSOgg(lHYN@{WP zpYX94dWxWWFFIu5jD;0Y-t5MgF5e2RZovZfCLNV2{llx8!RTJRx0k&DzW@>aww&A8 zp3)-Top{&jIr(ndy9L2l;A~#QiQ@u58x*4aeR%EPpp|$y2+t{?Pti1Yqhg}f)e$Wf z17GM_kU)K1LxehXJ$n@8-I544Uz5jP>KsCyBnLe|J+O=&gj@icP#hRcE!8!~o$Qs9ao{P}Ge|v>eUuI;(M~Wr2)Cjy6<416=PQ^ zRU5fIXr5cFqQJtpNIl+sf8sD^pr*3&nmXK0u_(hSM6wSPR$q>rdBCt|P0l}KO`0RY zWc}CBl)cu;I>ro%G^R6YKVj>5b=bk}L)r=;9BPqB_-qsFHo^TA72u)H%KbYL#udY4>3Z4nN8TcB6spHJk|7&9!d?+-A~QXY^pB{dY#Ryxz)r8!a*0$2^; z)yusfX;L{4>x#c)8x&s%TVJ1OHbE6`yg*b*jx0DV<%pvvE=t^w#=%&oo zM&+8t5*fHW88Zdl#>8Rl5rV^T4F(n}50wNKs$Y`s@XZ4UJ!8MlkYnR#ggpIrUi84i z8-ndX&p7_NW!MP6XlR5Xwci3;t+(7|99f|$L;8ehtW@m4C#R*d;cfP9WZf*1_1KBVGG^ZILhnt2Bt@+uF zVTrGa{3?DfwF*T{ye@48+T>JHqwVds5yNMrAPJPNLVyLaHP-psCZYP4%{D}?J$eJ; zP6TyPJYcD=g$pMmuK4xVDcp5>PLz9KGn_X*i_j-Zt@WdF zOU3tRv%sQ<%hOy$c;fL$$;^FI+~S7J7eNEtcn!*lpj+xcHHV{PowuEk(zHW^O4~iq zWx!NDHo(G99TtGiF`o#PKl==S1WkID8w}xa3Tq1EvVbvzX1=nIMp?oqlg@Q8V`(P1 zk;bF=J>`wEx{(K^h`x7>87{aXS{%7=9$h02tNMcWgeDmOhVHpN;r#=w35|Q;W`kE( zf)J(N#PY33uSPkDo*mCFHC#%@`&p4xzPK*CE#IVPVKH1NUA{`CwU+8|xJrQ|RexSn zz!=dj?r`U%>lwn$-GX=FMei-uU<9&fpCs451?jsEEgpEi3|a8)ho3#tRG4p{n76e| z2-Yjlj7C5A>T)fHUGPROcuMGQo|ux#Y&gR)Lvr!YFJlxkAIW`Z$$7KK$7>t+L;=Wr z``A2qMjXHLnd!6!rIrLG9gW^ndafWNhMFq{Efx3h>g5hvCDSg_8-7wA#@-|z3Q`0n zSdfVBtzWnve)VO}DPPH5yqE=m@`m#3Cq-B3dHb`17s4)%?n1ct_pfs6Qy;?d7%!H_ zxAEPKAgQ>pxpj8H&S`k-J!G$y>Spp$px?8+Fo(TK zi}V#hQ<@d1@(%-(KlXLO)7LsBdf&T3n#;Vq;HL2>!)9vA?En@%AJQW16paV># z^&|C^xK~!ee3OI_W~f)VtH!aWzX>o@TlJ*nJ zgcQLR(q$xKQKU-XNq=yosaXHrj1D0_J(LavNI+f;5E3}*f^OiGw4otk${K$@aL z5uF50=A6H-JA}*7_2d3D*~TUKd87YK6y3uCeYGn<(VrJmRqy6LkaW9*elVU2I@33S z&qje^PZs(L=`08!7y?y6S{xNmB|H2zCsVNjUe&Q2rdS@@a4{_6_2%^zP_caRYpJaohXS>=sTCrbd|N+jILON@~nZyEPA1pb|* z6wCJ-SrtHC&P4iV(>5cNvk?n3I*imuNdA^hUmg%~2IAgSAOYw)t_nEgr5wr}oHL3L zs--5usPVhQtL8gL815hppuBNCdNEB6y`^AxRx8D_FA>#K0D;!I&`>Wkn-rr}!d~pe zfoGb9k)7PpvUfvPoC0+C@un>UC=f_cywJ#q{gWY!8Lvn&f9DLo#ZG=bqC1iO+$FTr zFWQL-i!d5>rC7T&LG~)K1&w_1?12|K!UbKMb=+u6SIPz>fzt$oe?g)M# z9HME=SQ8G1Ya&0Ep3t|)hrAi>YyF1=J22BE@5Q5W3?_c8teHIJNCG8TM%zY5=g}HqbA7$JE2&W$0tF>!yUX!H-?0(F$kQk$7 zViiu;o41dQ%gC4alcpFN|LI~hHlHI&y7o1eN-_BeU|?X z(8F#+ng>TPW_VVw{mEhoC~;j%?@9ZR*lkox={>x9xg(Y`W(TRtv2)jD>L0{y5>o)v zm|9)1)t3hHReT>_Nex~B%1!L(VHR*#-htrMD&Hb5Ja#TzU&BY{OTd+QGw27JWAZWP z?XMbhcr|Zex+r{>w{=**B}$@^nVU5f|NDN@_TK80X;M znZEo|d!WpFEcXg#z}fFQlXV(^>q#T_qz9NLf_lpoB+x972O`8+GxZMZil{C10hxmrtUs)EgCXuni zLeI3|Jj4RdU1$d%EbP;6c>35%2f5Pj4p%8~q{?|U=wV8f4r<2eXobL?lM>;8h!*}T zSPmZCJL7+}gTUc1w@>em-yvHr8#DOU-WaEk5SJt31sq5vBUfmyG)5Q%PJVkruE7>= zapy0K8@s|p-v1)3=hUL6L*UeBMoVQ=OPTZat8UX$7aaEX02t8ykqB;96KSIA?P!wSosY;>qYH91Ii6=K>YI zB#}i8-6+H^VzCE$$As&PtDfcW@D$21MMCB{QASA=tiU{(F z)ppDk7m|Y*tz3ei^~h4!R*XC^&Vi(Zjlt`|&E>8#PjDDT7c9OelqTuJaEeS(v3vul zNVuVnaX0ZuE)E0%yWH!zPA$+<$qBJWAKed9HXlWhAeT7dm$n12FG+B``I>>&!|3S% z^X^!t@rjJ;L~gJSf*z+?psm2s1Ol;D1VWHN=THnVxjp-PG!9d~mD(Li!v6@$6CS4< zU^s`ZcS9&(F0Nw3m!Iq0u4O~7s3P&Np#DoxP=3a3Ozq1g$4kR)J5YUcFj9QX|-#(_A zdr!A#<55|b*M;WGbwT1Mga0Kuj$X|xaw;-8b>e1&iq#U*8(Ky3k~es zegD_7n=~24`L!?dyp-qBEJAf$PEZOVZ^ab_C}2RWEWuL?lUgwI33Monpn>h!_}S;S z-Gg@j*7uv#o99S))Pj)>j2YIDTf6WNFVN(}?~}V9J`^hWZQxp%tZG$JG$_72?2fuT z-(6GAg!e&rI4XvPpa?8X{%5&p?L~Lk(tRzWr2xGF~O8x{1fTLpK@SWjY_^nz0Qi3iQ$CKycmp;q&1rn47SDNxf z6V}oDh7PB{N`)2xKIJ013cVUHS3uo?h7ff@`n$M};K5Ey4GaPtFBw2uGJ_ksqy9^u zz)G^j1RukdK@1alE9C(tp5*z&p)Z%bo@qJ$=y_wy5wlf9k8GQWLtY)K{>89eC*)%D zu-xwl6ZlEF%=v*=jvn-+ko5PV*GoMmN|%YE*rFx_!ayzLHC=-w8^g$m+r(#I@VFj2 znZw3Dg-QBD7XnK2;L7PJi<`e#9BgNk2cX_n{L0t!Qm_M6Ko6LvfPnaBQNJ9Khn=iv zmgFZS?&ijIZcT0<881A!Unz%Y*Kgg6Cg~aWww-c4!OoJAKwEAOD|)p6uiHWZk4WBz z3fdg8nM3T;gk*F`Pa$|;AUmwWmgRkgVz#1$z!Dp-{?mqXOvgZB>8&DuNLKbR=kqfpK zX%^b)X>VFukTYYw`TP>68zXkIwhvQ!-^0-D_3-`up>-ELZ;wpuZ`#80Ha_om*`Y*| ztqY*JXL-f3FuLE{C-K*Q5(lyF4wU3wO7GESDTb}w_wefF4u(pmout?O+A|w6{Y`|j zObi7KYp4Gf#Z)g0llu>Zo)?A&e#{__QIQ4eL~#*8k2*Xx#Fzp@0gr)yIPj>L_h5wJ zb$tID103PEjonJYid+(@%-6p-D$kqSgI_c_Klf_jW_Mp9Te^AGaKCN)xOOCM+#=*Zu!c_6Le=vhE@^A36jf_jW<2+d}NjJsB4*`0?YAwGbUld2p? zK=h8C3s$|AWIp<7dGp3xmjR`_GfQY^bY>L`lUsG@mR2yR%XO0EZiJ`BlmR#jZ+dMl zNZ%AW#lYtg4lX7w$GdP2PG$1uQE=9g+&Oey=g=Oxtr>_<6CUxL{NM=|%v|PE@r<}F z$%-W}8Gg^;Je{MKc_h_)=!J69rpM!Ot~#DL_oOx&rEJ4jB0z~`wBZm&6Q~5*%&9nl zrk*z#073B$c%tuBjmObO-UW~Ocbc)QFq2vYhp;YlET>FuA`{l6_y8UPXlkkJslVr? z#xRAUdyudDvK$OfnyTX0JoX`MPq}p*tHOv-PoUR2jDWp#EpXI~rriLzsR{zf4Qeca z8XL7b4#e<{m?sWsVkp@r4SpoNK80KCAlkn%u>I^(IH6j_BLghf;Y3nWW0_9Vz&C(* zGffT>^P~Y~>>eDVSRT!!@v`VW@|JKR4;lDWr}xTR0u2}cB~)@_bw<7cS{t*(4s=I~ z6jKlJ%!k!ppw(b>Q>lF;O<{_4#N5*PdNUNCg5mT93vXO%jvhZljy3e<)`-1SpZS8F+a6$VsrC$iC^|f%;wCW zy%8kejb-EDXxEq_3GZ=o+1+A?^_*B%)G=@B^JdK8Fo>4tmo1Qzc!V8O;)yUKFh5h{4vy; zQB>RyA3%|~O=N{#wHxsHp>x;5Rtl7^E~OLKr8!az1qGJsHFm1*?2d6Otu8&KhXnTTXoDiNZPY}fJI)V@e=fiToA-q zz}zyIGA4gZokQ*uvU!;wGmr*5kt&T*wD~oxJk)3Kg_vNE+^Au!O9$0p>a>kJz>i!7 zepgH^Us#g3N^_r&jfnUPXz;cQI#v5YaO8Ygc-*SN>oI#fBneLi%5MO|lmR}{P$XU# zL18YC!)!H?QAt;DQCj(uP645?1UKjF(mI1;d~1Qv@sed`1?4nBFN>Wmli$l?eHy-5 z=U`jNS1j|n_#>VL3ayJU9qXumgE(_3XSW#~OsgA5Ix)h9+z! zr`hFvuN9?BW#KvEWEll%K|x#z%v%o1vD8H`M-rHR_O%0kTZZ2QO?Ln~EP#Lqx1mdf z%F3rpYneBC%pt)_0F%ey50P7V`U>IjsQF%kFCeh_DlsS$idIeca9Cc)HGvCN!}xg8 zK%XF|c_cDKUNuYmaCUeH<9&h=5(;92nZ%{*(3T>%kG0|wO z&m*HY5Vur*8TDj=!w)NA33b1VObrK<4_qqB0u^jPFSV;>n`6H2JZV6L%afo;ViIv}oAb&Y9 ztEE^)pp3v^n);uF`{U%qgrsmV(6jYTvy*cB_*`0)a!jA6anIIm6`5`L4;0T>NbEtKL)o#m^X>n_C*bR=r(eH zf%fc77VA6rZP=b)(CE6?;Yg0R|LA=6-oKOSCK{<3yp#^VtKp74a9(mV#ZG?~AzDe_ zPzzr=E4XOw3aIpFBxuf}ntTkH#MdC_lcKzLDZNLRp04P|BA_Jd;l*u3ZIhBaKzVB+ z-Y~Xc_gx;!S>KXX8f`e>eVlyDnrnwf@g0B{%iHv8S2=9wGP(GARrb*<7&EX8DX#e4 z_@y#D%JV>3=Ip$$4riZYW5)#vTWgM`FOqmwXEAsbd`SleG)8w zAH8NQhwphw;2yagn+G=odl-3(_dB_@Iemf1-y|wqcikcOxiOV*zd4cnZ$X3)PsAvG znL^5>>BQ2goD(La--uSUd7*QKvQ}jz(lHZx&S)&#$gW;ziuOaIufGJL+$D#P?qzIh z$5ws)l&RVofp0BFAKG8dkV78aXW_>T_*$7KJ9;4=(P(hEfu2+Rr7=4f_14L2M}p|< zBhx6`vFyWfdj~NiW{aHM!s}rDyqVbjD$3O;hKn`PHv}(6@b?oeQNJ6G^)p;rRN#Kf zKwFX{S@G`H=G+#huj3AFpds?gg$?8oh6dg{Dux$82KmU8I&`=cm%J3$Jo+ogyp|X; z5W;n!mYM;05@;oxoez-Zv7UfZi;t&I<(m+P8P}NI;PK@aQ8QUMksi9 z#wdpA5MqQq$#kH$jozZsKH&r$Ah!}pjgH-c_#v%HKIjm!`EXcEwK+~=2R|isw{@Ox zQ)V}S!~`P=XB0x*8b$~1I94L4XN=KM7y<_;9PDV<>BJVpCaCB!Cyq=p3elSN!9L@O?J9FWML_UPub00v{Gz_(^Tes*K{Qw$O0 zyWk5*TVwCa-Ev!2^oFO(@MG!uI6k^=s~9uXgGbOh;cGJ@&kGpQjW#B@lWT^*IHR=4-{{LUkJ+>cmUSrLeoQg5d6Q-Dg1GB z0pYP zQirP)I8ycJ)yut28XMy+TxPTL*99^^hm+=^zu};IOy~CL{`k#nn8t^Wj_tSctzW7c9De}1BXWiKXeGU{t5b#WVkRbvvbJj;u<=b3@Cu+$l9~;KK-kJN>IB1Js}y5 z!=?CbD%ZljdQIYjdmeRaKReby9(D42fgN+#SqL>u;QKPcaoH=ii(e!`{r^4(FZ+v^ zb@P!sWt$%@zI|NAIf0&o($S^#9$n_7L!bQ(NM60%5vHAp<|88)%j@^cO;~488m$P% zr@m#fzBMKlj2T@0kAe`xEIG3ICZ`T@=W(;# z5X$T)e<=*CIflj@wAEintg7MFi`@j_)rLd>rJ4T7dgS{2p|D zIrYf5wq$fR!E86z8Dt#Os;o}0_kUWJZ|Ay|X&o#2`wam;a!jc)huHp8|!lN9Z|I8gPmhnt2s4JsTWd!!)7zWGa zx#A2Xo|OuCj$^b^$1}545a46p?2fXWtYavH#NdbDq(kVS;9 z;i|%c>Z(k!q#H=+8VG?@$I${f6ftD50lL_2;690-(lJFwnPU{?nP~{-($;JwT7?p5 z93^Gi`S6Z`H^-qB;0pBe@whx2B|FDJm}Wi#_s~0i0C+=kK?GClTC0S!{uvG?@pcwHh8lyIBCi76=R$P-GG26Q^W@ePgpL)C*=4 zGHCdb+&C)(2YU-x%&;6+>IuWz0@&FcQi&l)g3gv*U5&u-BH89N?R(HJx|j!L02Ha1 zy2?9c0>yr|hV&#ek;f#i4o;XTcRCM}8(>QK5#>~YzhDFW3faJKptE(%;VFAHe$Q|) zR;<3cztC9zW9ZWC9N`3mNL}^?9Ks2@gU@@-h(#ZMXIPEq1DmjkHNH%1>%Ck0pHJmK@Gr ze&L*KJs+E&w4!!!65ZFY;¬BfbE_wI8==@mjsmZC`+a9~e)+?viA5@?DsN3?`Cz zqGk_Y*06Xpj`(J3FH*+x`LavU1p@+`$wZAAEP&ZBeR%}E z{4uF9Zx}PoNbPULj#q!kSi}nnYO2(hYtlk^H<`y0D zmn^?Eil@FN?w({%ydFJYZq==zX~7~1PX%yDgo$8$8DQ=~^kjn+JuCNn2EmtswyzBw#tgKWlcN=^ z6x7d&>h|AEkyKaNeuZ10g#(P3S%vK-iZ%aW;(E9vxgC?JM=pbtzV}S2)GNjg#dx^6 zAM^7Ug|=?VI#PBD0ap#`o8buaTMT+B+8yY2Q5MkoLsr$tVUdSk($>(2q&I`|+u$I> zN>m067x<3pOpv8}Y~qlH32{Aybg$jrrg086(PNkJA9jgJQ?$h$JM3pkB@Y{m1;k(r6Vl_59t=n+R#_4Q#{$kIBQckOsOl>iW5RGu z54Z6h!ey*@n0LaU1Tco{3OWh_HIjt=dG&H1NV;7pi3C^p&scH3KNui(HszD2Cq9HG z-sdgCFhZrtoE1Pd0HH%ucfP&^E zGW|{<6g^gb25c}(u_GXP2}z(S!;8ng9h`tD4Qq1EZv%zuJ2cx<%Y%d0bqGI>O0s$yh07;7EEP~nv@GQ_06R-$d zIaf2XNlgkTEroytd(f@bTCvBG?iE1<0fcC(K+;N^)3iYa3d~Wx0Axf7#z)E@z5rJt z;AlZl$b>plhp2)XFUvz(+)3a|m!l&Us}##5XUz#QgP<;KX=lN=NwMf;p_V%`2xSFg zRm?Ea31BA}!8mFlT3~v@Cgy&yMwE6MNihhlj>va`YjsUR8;_Lli1c-=4T+4InSmI` zP|gZLPK^m*_W-?spwSep$l@J>!vTV36k-@Xy)MU1BIC@+q>40{Mm$duKuR_$LDO$q zDV3!C=mue5gk!cn1O{yw`!59Eo#0o9D4uXe4fKNXTnr`xJXkt5a23KV-aTNu?g^{7 z^ICP@3pO}(vRQ?kXcC72A#m&e=k9&L=fPcx_cy?6hdd+xdC-2eXy z|0v%nOlV%bhsOy0-8$@;$T{qj@+hLm5O&6RNYt>LHDHzFi0&QJq@CDHe;CV9OqpH> z#`%!-Q%Z%8x`EZ%GK1iiwvL!o_yIy&>bjObpAe|6NEES{@{q=!y-6C0=V9_fqI802 zL3AK3Mxwr&D*`)p>NW>EmKRKkW(`}_aVjjIJrGYd$R*mbyCdJuFD7MW1|zv`G~LK{ zj2X6La0JTJ2f3W1uyhku=K28f%=gjmZf*r`e3a=PrdCB>3C3M2)cz33XPaX7nr1*X z`{}*94=SViZrG_|SB%Xh#UN}ViT(X?a8lD^?yjEqjhX&v#Cse2tpk_uS<<3 z7bv4O8&LJ7>QJUUPo^d{XhIgNd3ERq4g|kEt);k7+cCa;zTchxHA_c!yg;olvCRmKUNb%_CodOwVr+{X8lPYu?&--^)c7r` zd`)0)@ONMEQZxJc$3>hX>K5*SJ?kQu?1+NP@cp$k8J(ph*qHMSKEClI#<`>@QApeO ztjzpyFqWCWEshm_V?gZx^;_bS+alkY95C!AW}{w15i_v*IYa1y2##KTRwER}3y4+? zOK77 zNm_a08i^a>FiamVUO;d6DU^4J0@1n1?OaW~TkW9C+21#{k=@3Ly$P9rF!Gz{#;oeF z!qe)KiTreylbUSi^6IF*t4e=5PY=mit@Y6&Tey?*@pC!N`~Su=!oIUOsV9e{zi7yK zhLJSJN@6bCq1Y0!53Md-s+2+0vXxsecG{M3-tk;7{(O0$nGE^B|}Osvt;j(g)yr5pf6wI@jMz%^x#@QpbHba zJ%hf#_;!IU7I9WI(2n0sbD?2@A}p{vp|eRC1XoYklp)30 z0~XFmiJ=Bh?5Q-Z%pizy=;&2RoyuyggE)lD3MoL-nwcHnS+xL}L^P&sTo)WydJTD( zm9mLQv|m)o=$V`o=ZH1(B|55YBa_oc{4HQmZmdVV)diAO?wQC|!d2+(pQ`J(llRJB z%z$D6@$C3ci&NQT3UI68Nq1LqkSRUMl^C9o1|fxQVwymjUwviOP)!|TO+Kg3)G7)Hp|&u$*|Om3yBi|+tvzjHky2b9W-EnP zx{>?tkeMn2v-rW^^vQ!qw2mI^CgBldEJ2l@PqH1N*}0g#ViWRkQ8*W6#D=ut*$ZNi z+U&QUHl{Agbl8p|1Idhxd_d~;gXc=}@z?q3^q*bT(__*!KJoM(`^c`bBno2qrbPE& znoBz5es}BJj30Op+d)q3E7-|7W>Yr*lI6!=Rp>VG5Z(skg3y=BGT`-lX<4(1w1n0& zF3X@^xbvgdrTmUNTRuj6Ru5wa zwqtPR;iWcb!L*ai+D&|9Oq8Dq9jLXAx8PRDIxar8Ryv#Xl))uZ$y z1#0-RB`DKlk&cL?Ns^5`wBLyE0EAG{FCJc(cT=l2EaBbz<-$IBDCow!bS6cLV-Sy3 zGeEpUSjnvDRWX?c1kZ;kcUg|0hy>8z7GiJ!#Jbm(gC!WXW~|4kBU(_2B0N8^`WUW^YwA)_ZGo+0ZD$8l%e1#f*tJXvwUpc=D0L7|%CoLc$)<;ISOUTu z0c3TSx-5~UI`)JzzRN36X`QLk;BscP?%G4FhTQVmsH0cXXLC3`;%irZH1-YZ;i<=E z+tlTD=9d3NR@X!_G^jX@P~`wa7IQMNJGOYl?k}aJn<+HUO)IxOp&gmg@$Vt{&Y+7p zTRK*M1RcsKm|xnvX0pAl=vCL0g$K;==3n&u zPCAlaJMJYt9yJ=fa$FNLPbGRkBkIP_^km_M_H4M{AXglUoY;$9S53Wmu+5QLzA@f- z9qR>pBU1YT%THRMz`0>9z$oBp=`0d(m~_nQ-<&!1)j${R-q>@QWVn(Zxyk%Zb-gRY z>m>JZeCH>;?l~Wlzc6;ZyvAx6zm>vgvwZ_zrnp(FH6Y`)*opQY%KO$it|w{4vSAWr z%+ZGhx-S|8QJoe$)yIg7X*S8G4X$A92a%&~9@s;@EC+aKN}{%2!Fe5)N*370U2VDw zi|tg&$WzAsLaIBV7S2#tcz1g=_-e)oEVoc#d;)FLyt~+AX_oM(dy!zNVWd#X%w-q= zIANDwFxt>55>;V1g4b}As~BpotS-+Lbd$V1Ir~iK&~H24u^Mqcj4?xmP$NxIZ%B$! zi_A0|OIuV7c~u^A@{?GchDDvH!&DXbZMZm4b)CVd{&fH4%RSnndasK@%n|Mtxog2=Vrd zDEc3aGl}L}^9&g-4XOLSy7}`J5J#)oIfGK%oe_+wfJnbWn}6MRA0W83FxE_0R9%l{ zKF(HNq9Wu;y0j$SEcwFq3^|(GRI|>|I;uK>g$`)23E@o)#FGsP>*^Bm zr)g3Tz)}X&QpA*#p|sfGMmvIUW)2R|^3^|4eIlU4AGNpAy}3P_(r#u?u#>QUE!*%~ z7bY=#lWOMMj5b1$GMZ5E)ADdP{d!AkDfp(kXq|x%o9Py8%YEySE1Ul;H%7AFZ~zQ} z`LTElr#-3iKQ4)XZF*UA__|2gT_BzFT;O?bjCeLotC{xsavBD%q}Q+%$>dQPJw!)N zZMU-dZ-4?}?;s&vP}Wi&uXfESRt?Ixl5;$(0;gEZ(^^XXnW&e&X4Y+a$EY73{TV-@ zQTK-Apt#f%R?SbmRU((J zlY&N@HWTCbU1<|9fE8ZtbWfB`Vv`oF?)YBHmfL0 zXqhE0OHhvwi2LRSGn+oe#;I|o(hK6fG3yNO-n|r|scoiS*uO?vTZX01u}^mcAqO-G zfIZQWHOCTZ4*k6N}oD_BD9g-kJKZunmKojLgx^Wdt}>4<3F{u5}s8%5VK4^rM=!uIl1Yg=nSW$K_ur5IEw1 z@ORNgYj5=U6g}&HQSBV9Lx9_(c>KuSGA@_dHs?|assDsX4m$c)Z5oX)(9l1J(2e*f zqzGFXAfW`&P>$GO%3mL_{Ah@wH>GEt&XLY!#FeYaq$2Mp`!9x73C1!;6JBBd)$3ez z;=8^kS?u{N;y=SMpOM<5&WN}Rn%$VsbzAu!h0&?)2=qEI=0qHB2)WxyV5nlT#khKP z3BC5NYq|`a5Y!*S#mU<(K3h)t|k0Z4H`x5pC) zqa7mHBU6$Ocwn*iW5Y607B$+`y-By=?RdED`X_fd0(yumw%i>@D3!QVK#K$;&J9t&|nZm*lFu)#JI^RVsdxmmOB8zPWIc zD^CC&mUSn4wSzAMEtMgqD^amv5vSrTs~=LvLr2aLh0QB3HpI_&hA`@Y{=&eIk2jt! z>bEFXuTP$^JF{(o? zqJA<}X3&+#XPnaG{0w{x>a807DZvtMO0QEHw(rGwTlH`I3Wy+^2JW~p zHs#IY2xDe$EOcTF&TkEErn`j94o@mM9o!+Sb$p`hL7yhX&A9gk@PO%PZ^!+;&Osl0Nl_O~1o@=E|$4tKH*fOB=c|WgWdRcs+_BHQf zk+!YbtX5JMRU!KIJc6%SHE7%#%JJV4c> zz|}?3v9;o+f3d}W6!GVN>HM&=n0n?}Cp8ImZ=BM|Q?<96bm#wpd%MOj6jP8I(T|aifxD7Y`6Cp$*P!tHJ4Xwz@=PHWUpb@ldtEh6szXsx z{^_Nt;i*Ip@;e!l|04YS_*#*VttAuOF7jkMD(JAnKhc!BhEuTmQl`2>UldU0AFFpi zu&}9!e6#tSGiWVRzY*^sep)u;^-*lzoM%wp*q037kE+wV&XUEs7}iCTsNG32z$ufo!_aqYMKeS(;85p-R^)hR% zivL}6>4YQDa|E7PRPa9yXgKdSm{`6}E!w$AerK{DnXT!JBG$~yQoUZ%?U2ZBl{;kT z(A?&N2Dbj@NYIQ-OhcTGlDO24R9b1+3(#$D`@}LVaT%1j^B*RSc)k9z!oKgscAz-J zmVk!M&A&owlcsoLXToz zK97d_^0Z0K8Q|0bR^6=F(JULE;r|Rv#l;?{Dgv?F2&jX;;|WsJKTUCrkI$0s74szO znB{AEq(}x0KY^u|mBDd$FjTx|5LIC-vJLt}l@LP9SIhDvC~d4(Ip^znKujH?#b1@g z6HCXb&GIM;_hod!py-Ur1(#>}wcYTGF{nLoqJ}eE)nNe^JwPREbI3lC>H5m}-Eh9) zXLZc5Q|%gyuB+WcJdC6xi^DW-DkzGIdgHjDlo;Cx(Pk&@)o&&6#i{P-wiU(t(WS7QlDQ36m2rk4Hcu5$(xhhBlpVW?kSA3d+ zP8pW1-jp(;xgdk7?)SO**k?(GRJp{yzjRV+Y+3IIp7VZOFG)N2k{wlfX;R96e{HNk zV-+)IxHWeNdx+;w(csjRPpCI^a3x7wSE}EwJ6`*MN5*oq=eUEeH~OBrSvT9(ft9`VWVsHam^rnFf#N-Xg`ySoRCz z5;GKB07MX!hVb5{itc#udeG> z1d6^AMAlS}-DC^Xw-W9AfaC@?$OGxuSPVFDo%qLSEK0e%L*Sj1f275=zp-(LEpmNF zp~K#!1Y;jya2Cyq1|>f=EgdGuPJ`< zN}l8f<%#@DyEqoZ*}7jP43K=Q-!p`Mx`2Y@ z6r(Rd>P%WUY7nIrel%fGrRo9{d30zLbY10JfAnwCq4YapB@=5e7_}b6#J}g`GIrn+ zhOJMShsM~OG{l&pskCHg>Ur0T!_tsTTpTA(s@Dvc*sZ_WT5^T!reASag1DpErvq|Z z)Ap{lrd+9XjBnnd>kN0Y9|I}DPPRAv}BQEIvvcex@PK+G@~7@L%04u-GBn#~D6zrj%H(^jVn;sb2v#IM>oV zf>7Zn75YG>9k^=uu+C#Uynt}phx-pxr=u-Rtg58V6AZp@Bp^aNgACcmHA5U0k(O}R zO_*jgUVcJmwLhQS5-MkvyGN-fQecVhJ+)e2_qT7l) zL+8FHQ&Dky^sWJuo8Q`ct9;e(&Amfh>Ic1!8LXz*R6<@$SkY!;4@Gs3*2AE;-noWN zjHpBF=~Y4ew08G1U`)ml`0=AJL6fs8(%7edI}y|$$`J0WaD7BJgWkySj*E|O8ptAov9CN zmvcSmXxFXk7MD2P@hg%H{Q~^8n<9s(?8msLsD0o%mym?W4hMB4J4qH}hW3GIoEn@o zwXfpEzqT8FAp$9PVxPD@EE?JTUCiXs@0aq2;^7wdS8`7GGA_$Mez!4i=jNb^x{0dCyUG8(|EF8rh{q~7%G9FJ&yeL} zxm2`Xu)G45)*|&OwWteu^ddDcL_2k)D6L;Tk9p~(EwK1Ep;YLb3K{O7(pXuhC7 zV`YCGb?jlCACaynJY8#Wh z`8-YMym9OI<^AWGbC@?B^y}VaCsfbMP{rGdH|C`1R8E}@0UixSx&ddk4P(mQr0dPL zq1sTp&c?jiDJlCS#)qn(=BOq&(>x!kPTx;#{(YqK&d+fZ{WROZKS+bngbhm#6vtJO z2M8-iXT1DH3>!d)v+-ve+{!uw{m-Fep@QtmU4kgZ)W;bIS6J=yAh*bZwz#0^Zq@7X z@Tyd84A{mbstLh?-~HAy*$15ZGui7H;#x~P@K6XaF0&qG2Q#l!W+YrM>6PSc);7DO zOi-o~r9dSHxNvo`A4d_2rVssK8}f>p&jxUTD>(Ta53|92fIcCc<5H_=`U;`Rhn?Nx zu!_nhn6z3ds>98wL$Pi}NV5@n*@NB}sDHwkfdQY_9xn%&QDGO{EOAVDn*E^;KI$>z z<9$q`;uheV8ka)^3zZvM1T0TTU$9Mx7L?~1G}!^DAA(Rw&6%(u3UV=f*J%E57>FNK z;q?ULs@=gwW2bfqHAg;xlzf~ewANsZfRrFKODRD_c7Bx`az49#h~RF5;JL_L=cPMBCky6#q!IFFaY)4a~OaQ))_o(h4Dj2 zqgBBxwAS+~8$U(K(f7-+^1SFN8FZoM9^j%}6itkC>yeD|<9s?|_S)}1 zdX7YL+{nFiUhMIU-DbNN2ioc**Ce~-C6vj(VgdX>o5CyYsV+^@ey*B9p40~6bc z_ekOnUM%%7F63YTHIguw=LgqD(go_*hb1dhVKXgxe+(lESd6(NU`n`fX-nu}=HIY1RD${?oE=u2e z(8~6IlA`~^x5epg+-hkxMgL1IZe;J>(m9SLNa|BXm3IKEZ>6#*^d+)XjJ|NX0{t1Z zmQp8%i{;Vw_N}91 zldmXP7N@7VoF}nNrH=0q=N>4DRENuxxv`4sLR;^M2Yh1}5>p@k7Vb zgVSm1?--OQzC69G9vd+YcGbVu1v&d@P~NiECcZvwM&*-Vh~oR+8rM6;oX#Y1WiIW# zudb2gsWCAYhh)?4B;*E%d-#@b&9tZ zWPFYtMSAFoW?txln2Kvk(-i#JG^a`H=(@3AqOJHlo_>&*^1H=!E^_RUMBY*nt4B?z z++<(Y|=C zp#xY+9fl~g^?m!k7|#I$b2Ta^CuSAVd5chXYpivB0kL*p9e)9|DFz(RaNIR$>U~6i zC1|aTtsj8s%m{tl2*zpy&el|~(2M20%Bw=eHd$2K2o`Tt=y%t<8mnF>Sv05V+{duc zg-z1sQ|(?~&=#u(;vqd*3W&pnwp%@V!eIiF%*botF0E*R*1!@MjpUiAHq7SXs=<3h ziMzpISRor_bi39Ze7&Y+F$tJgOq*i&fl`?M&>@&}^!#I8HbpGqM;fwd zhb{Bi=p;l7wZs?jn9icDQ9!($V9?%)5NX61n@CUi0S(K!0f^OtgflienhvHVWgibn z|IPf2mG1uG*J+W1!|FQetIq;dM=6e zrA1SF2B^e;GO(*f4~Uvklhua!ZwJpW!>TH>!s9i~{U9JJQnvz%CFI6a!JMZ;0K!WR z3sjw2eoD|t!JV}5TKn~WV1(vb^J=sW$Dvs>Gc_>v3HZO*wuoXdWhVB zg!sn;QFc$Msr$-M$LoF`OP^Rqz2y!)Y_YT2NE@$Ji+0Rx8bxxA(xxjV(ST1Gj)k;& z(6uQq^L2*Tc7r}G+6#MU1LO;#j=pFmh z2;pufF4SE+Xs0I7bXE;!SLO^JK|U5D03 z;*KD@u{OG$rF~$wj{W*flXR)g_z*99G*FMEdr+3eV8Ft`h0Ly~>U-8eCM4LooWw3p zbM;`)kAb*VXT-^q&5&U!NgfN`5mJfR+F9_L8<4vXL}=pQ;eJ4ULgIbq-SeGe2*y|o z(FJMROqrAPax6|W>|IqU<{dAEz38?>m&k6SxKKhgDH-rhTH3RnHhz?yRo-51G}sj#kyy)W1;$JV+H$qt`PemZid zI3&|!Ur0*cU+1FB`1!zs#!c)ykvrQlS{p3g3Qnh1W#l8N%)9ks9=#w9Mb~MrK}<^H0L z_6^3XiKP>jFG}3}h?Zq7$m0yaW)Dky(oahA#D=L!pEO50KgVo_&mRQC*fzTDj8aeP zpytDgAE$2AsnzLwPgEH^$5tEi)YQlr0dDhM!wdH5mu_d-j-g01eib}zqIgF!B34}5 zP1gw}i17PxumyEK4K&$SYgh#pQ8b&$HaPTnMN@bpTi9ZuV!xW$1apu&-09AJnhP$@ zn=$MO;R+;;0}Ka}a-&~NnkL(|pvgea^U=YP3)Q|_o+}8vE=#PUuFv$YpYEv5sDh8h z(>)L7-mfOJnQ_j?hb(Q%7I0e;uj}Z*E(lv=tm9VWagN7gsH;rw;Sn{g0=&~%5Cxrs zW6dI%WvI>)8`4!bnQc(fgGPiVF>)gYRv%dFVCT(2b=Bz(8$w#t;=ydFV-*w=D5&i$ z01FQj#_Df;CAy;07shqWpt<_vB%_6%Tb`}fdkJZA3K9a8s`{2YBsw2MmR?9epr zlytbEhG@fB+IM5|4Z?2OXYf`UY(CMCReih|;FmtPFi41=W-QBg3@@*8^_Ve(p?Fvgr2=`U;df3q$>HHV>3vvdMggy{zHq*;$=U(g zATOmllH82keK|_+3^=amZC2yIXN`k(j-;_&_nuMRppSViqMs{DR39vUqOnyn#WN$1PW01}GS3K3Q<5?9r#Zrn&YgR3bw3bk}_;yk22QWLm zDyDD?Q#OTlNeZ+5pe)C3;{LP`M*Hi;lZ!4$($=F%tz8-P31fzELsc0flmxf`969;b z+t{Bq#kj$~Ppf14wS6P;GJJFsio0=*6mOWno5N{WnApFaL#D}xBj>1mijQASEz}Wn zUvzHq1hFNxY5B^JE{yWO&GK#K%QRklIf56)44NPv-p#%@j+~8HyT*RhJFgxJR$pfb zeLjKf<>V(p%r=xupmweDRsc=YXP$7pXc0$rxF{gT=iWMoJkln)Msx! zSM*9#u{W~{qqMj~Q`{?!eECp_%$IU*HaS+V$|p)TcEc^H74N0oe2tc5MdGJCMnAnt z+_8->Nq*(3KV%3f7bmjmQYyHUZ)Eb~c5!vpr{TA3lMggW%6zLZVodH0lI(e8NaQ2u z(}uq-k`woWHH=T7H*Qz8&dtn zo{MFoQRcU1cTGy%zCm>W%x$L%Un85C;Z(KQiWT!EXHMp)Bl-P03h?{mc3RsI@6`g@ z2YjiVe<1;V2$qxJQKjVV_EK zBpYq$YQog;CkelX;X&jG9cZv^#`#RW_vn%j8so7|QlYz{%9DWz5iWB!?WT`v9`cw-Ai}y~I9}HiFVl zd)OHhe%4D6hgNz0^NbU*BIZv!hzf)7tgzJ0*@6xq!x4Fy)CLM5mp;#nD_IwEZs;^Ag_Sqdnh z5qe-Qrix9YEGeDpVVs$_ukn$)tzzoqcmqDXpQG2aAy!r%T)RAWmE7^k?AS$5uB=4d z+@|XcKJTyMR{?AktI&hs!>?6Ux-G-2$jX%g+hEKf^45}UV4We8P0t9_Q_)ywFe3v_ zb@!lmZ|vw=f!p}|=ftu97?;Cxt$?vId~bWZ@tUQZO`jKTk<`%)I>A+OfSuJ51Ak`fetAM&lukM8_YZ>kL~mg~(gEpNI38PR9&# zXHFv48A1oDUlf}74r2zJ+_uJfr|1JzGY!TJL&-12vr|tG`049DYwhixL7WWgeKa#e zd&RroJBJI}(rU`lmPr;MWMt-#`F+n^L(D&~Gt)!URqq%%N7W6!!of$clohPL&Jg

CgvnKMbY*XxpbOcgWi94qh#&s#4{h@1!A((oV&nR>ed}HBXpwaW z!?Dki#?g;EiETQu=ZAxmG=58F*8H=|Pnx4_XdN#bnfq%K%b%{5aqjfAj@_*;+Ti)= z@Bx|OR&+Q1OKIrDrN8;gYJWyvI1EQr?daR%lO-Jr^o_U8?;U{nyX}{8Ve}99={zdx zE6iOXoR|8WS+2iyOa)^@pDQvaH%>>bBYHB>??=tF4_o_2;-nLoH>MNEM$(G>Vp7w? z)mCOpa%1623{&W}y{;zi!$qze%WJ2?3r&IUHkQu1xEs2LF;<1`K>L>;i!B{F_r<2Hm2>>xg^|AiSR$K-8`B{gx8tGcCW4D3s+O|!iby@`g z*CKwL6P;c{M_iZ1Rl6PoYeAAs5o#1m6zAm%8;dKpB};Uojm|2e-WRVcU%LcR<*_38 z1s{jO)4OQQz^}@(Hzd}3O@)zay)4{J&xRm6=g!`IYQ!zD+vMDvD}HoA5fQTUU`7=tpOJx_$BUXHB-?ApXjGch zV1>&hOV}-m4!5(^u=Il|MQ|PEh!Mgex}k@(zVy)G$0WHWg8?+7;WY7j7#Pq^FT^f* zWbkQhI@79>UsQzJ4@*nU*^k5VwZwW9fBiS&q<04`HsN|4}qjPVJOBMCBJ1KbHLk#tf|}iiQeuIl}wCN--V3r~N0B*@$j) zoXUCj3VEXBhdP7YEAui+=Lu7)IVX0YPWn1fJNaA4>uI8~n_<#ML4Sxq6-0yp&OyVX z+EU>hTUETyGF^gO3%ok6{%UO+e6^Z;g0w3Wg)&19vpE~`BQ%1W=4yvN{TWBH@0 zb9;uP-M3IT(6F#1IT-1f0SOvU1aA9!NyZ*biYE^;1^&RrX}kSC^;?PXGu&IBF1YqD ztTDs&V}oh@S09V5t~12RNn@wKw_aM`{4p1-cPL^%7-U|9Ne&lD$N!AP_n+^JzyJNQ z*zbFJYIl9i9JR^a`(mY?+WOYECXJ@7m{3omQKf? zQmIl0tiI0hxaFfh9sLe71^o&Gi(Bc*?+n}a_^X?8;1W}}k3fijN50v6%`b|Sch;Qt zgNp5fH~(9bwBP=2E(xBl%J63{u{yWepZza(YwUNL%;VD68&NMR!!dM5IW1wv*eSx!LrQEXD5tX zESL0S;wSO<)NwxrbQO}Rd)yq72jk8~nXM|K%a<19icpX>rJaJA@PiO>%hD0%h zn9w~cG#-kI2D-RIJt;pJph4GVTb7Tc4rm_xiLJ%M#060GN_cfLk51*g0@oz zwM^k;BbhE4cml!_gM(A2wiflURl|!6UgIYb*_Q;RZMxhfvmdw)xzCc?YNZbDF3Mt% ztG+@fNOyQEAaNHAydax3L;dMzLCX5sHR7#P#VMO+o<1i_(y`YF-^3y`N-~ySR8ZMM z|Eol0=jSpXLEw?o z^ibZX34LNl!)W3tDFM1N@m`(PLl2RwUJzi=3GbfJj98b69mK!HublAX!?DS!Y&(cF zrK-_AW6>ewq)fiAk`ojPk#DutV6!+3MJ8V8bEy8gZ9}0#JKs2M3>O?<+?N-|L%c3y ztG}dSqNOK8Rz77(=1av_t)^tBxPV_rV&Wl|r8KyqrqJV0t;%T+(|zhNGo|Y22{wkZ zT|~i3tBZ6KF1RIDqH@AAgpmuaM&~n3t48(R0b^v3tYjB5Pame?Gc#jzH$V)EyE<@v z(KLIV4y&Y%K)ePk$pPb~z0I<`xR7y9C-)4qHMgYEyP_TG9NP^$=X0mj_wy44&-Ie> zveEa%yNuMc5LvO(O-p_&S@ytCB7U=FiJso>>6&^5{jRkRrkRZxU?u4n(dOTy1X@)B zzS{X(GonEnBj4QBnX+4*dMP-FcY%^4WqYgg6TpX}NIeBGq)+0Pw=UJ+ipW4ShkALn zYD`uQ8dOmn&#J&F*7CHLQhx?&`|w?ndFabSKK;A3mKIk@^#Fc`Z}^h6rZv0UeC39e zOn%(~`hwq!^=8e zKlB0bZk=r=7e9V=g9W9{5}((R!cKb3^_yxoy`qEU>Mso}2YH>iX4#OJu1SJ;CC;yaJWhQtG%Bcq$9g z)(#9r$)OFtHTIO^_W?f~`>}73!)HG(BO{lItskC@$3MRg<+#b}cKj zqHW)Ej->e3V0>VtEOGnEPqpQj*U@I&f;vqxM4Nn|@kTlDLuxuCW%vBRBwHFu7}>0X zn^mEBP25ig?lg2?bem*6Ix^FW?9WTtpXRl!aWivkwT)(H;|eK{{Pic2iTU@E32KAW z<4myf%aHB6;HN`crG0}Kxj8>AbHm9%x@)wKcbl+@#n2muB}(dfa9)KVYXcQwp@z1W z-ARRb^68PU4<+w`$~O056ejt)O29Im5;eSR^|WyE5jx6#d#ud|Ha3PKeO4gEscmYW z-wiM=HJ)8CLEGny=)`qM2xKvo$bQaYP=zdj%?z1SjlAi?Y)j_a z^X-^zK*c_GS;ZZ8b}%l`SR)ymC=+^?qHXy?zI90ba?&IV)O9}HgK*;vp6aVjKI8yL zubNI5!^;-}+N+DiMV+d4zf;euPu2I=Lw**)SCJ0WWR}?j638X9%xX@{NQ8t)og?Zz zlsqZ-SkzwB@tv(O>!h|m5bh#zhDbd0;~F(xoUtgQMGRPiY}c0_44TlaKwR9Yr?C=7 zFQsvOGRa#$^ol%W0@yGc+_kLq3306Cxy0Qrae1c08T359fnnGUh?dc0!p4Q7mSvdj z4XEh~#i{a8DlDmXWIu#N&%{{`j8pfMULtf1iQcJ$?iO-{?fR?J3g8Dc>n1E!aPL$$ zT%Q#NZZlMNWSG29==bX)TcvDidp&3!TmVzdCN`}jd8x0f6U%VWVp2od$m7D8fp?~$ zV0b}Zc6G6k=GNi9sC9NIQX_Cv-O%mfhyuxF@`D3sI1lk?o|j0R<5R|T60L_`FykmB zff(EU^`P~3C7EUE09ltIS7#y>@zM9SpX0K!Fu*|}6hPYCERS2PBL)`KkSRl@jf1kL z4SVp}76~UxY78@H)cLsr`z#41yNqYdFdcJiBsFUvK-!neyS$kBC^DSEWoIMMsiaq zq-G`|nSrvbDfeoPd8`@?kFx4``ho|;Dc16|mQp_x)m5k77o`_{#mHD;-PC)OP)~?_ zQrWTA+;Gk>m_yYsM)Ib|H&1bHpjv2kKCao$BD0JY_=#Fg>gl<>>&(1XO7`hSnlNUt zJtI(0g8IS*iER5PFZD*zCHZuw*7?8JNxZG&WZn;^a?XZSwtv(5&+HmB$SXJffl2!n zZNZ1nV?FlERJ8lwh)9oCti5kd?1vKPX7`Ez);uep(aqy>={+jt46J_65c(2XW{7>> z%PUZ6={kd5RH?cER$q9y;Bmu%AKl0an)E3-p-Srm?I?XJwSW1|KljIvTlv@ao_k_p zXdub^=xQN89Xk~vUWCr@eQ{dlpo6cUSbu6`TAv8iJ5I;G$sF~bK{R`1N{z%M?K>dt zqf*p9aHWZ@4t(ypAhFx(nbrst9exF6@5v2T{`4lfXZP(Ax%mqv&a?V3;mwSfxD>^& zCi%?^OUZq&wKjw#;EN1F=K29%p!5h6RLLVSkjn(tQ<#}rovxDsG=hNZTmXm8~GPu=}{bFVI z=tUoncG3jwf|}!D=yFeOhu=!~?GBcn%j=!AKFe18Z_{y25)^m9a4Th*=42B2k7{Bq z!CpupVLidxDy$jpnDl{ioBIT?e&cmK zrg2R2OoP?oOGfa#9VA^{L$ZX&tf0m4g2TdcNH=2d7C0!uRo*zO!-dX*V~=k-Ochph z3>Vr|)b$C;CtljI?oASv`nya>;P@DJr|QXhFHt5e)zS2H58?}6UUdMZ<4hXqsttoe zgbtllj>Bdh75mF{B`x+Lx|2k30u+mfWj&CuG+co92(jAdG&ZPLHSt# zx^i3wbs5>{kXdkB>6@~QnN0zhIdB{SEMKEL2uSI$(&@CA2Y@kkT}mCt1=J?yIb9nl{$*pv?pT|wRrKDFNO5#syz#!b zd%5BMfvP!lekmS1B!&A~PUsNrMCrT6AQ`=#NLrVZFXuQch)25s;WRg5$Enl$K}R>| zyKjB0Ci8A!^yK3o^N3}ym5C`+x#82ymf!H%bnDTNqoY0R0=c9*H2D=b9H;l6-;9s` zxR}m(qkdnUYh-zOX3tCA5}O z2iGdWE~>3^UgqLMua|eG{~&d*uD!vT2fx4BfBNKLd?O>hn*FOc$>o2#MsC}-L)?wK zsC*thKhzRdQ#3k27wH4ia&pf2E=}8mM;5bYk7ztUnK!@5>&cKA{jIE9g%iECSrZ+L z#+@8^y_L&qtS_%;%4t*WT4G|P$0GNWuO)4tGv0oJGga5$NvqC&u$_&pptTT+r zyluo!(e{C=K2;!8w2~+SmF9M~))7|1B=6YgYIH7f*(EWZIZDo_vuE zlOZ_2dv*cc9PMNq87kyg!C8|u&_9`|s}g5uj@k0owp2q=iO`P6b{{?&&;?6o7z_t! z6TUAv>V+M|W1$$7Hh!44xuku}#}K-<$@XQi;VA~)dNg6fWOwnO?lK_Q+!fxa?%4o|SQ!GlBTOpQ5dI~!dh@=2bWRtO$xb0x zInQ1p?{RoX%x}_KTqiR{s*n`IEO?BEQ(KXzm5|c9Vv1q)TQUz80!cRr9~5?Y)bwP__d`hZs`mMqHV+T~o$z*Yd)D7DW!rVee_& z?$41X&)Sh;~p(bmgp4nATX-zK;iBDQz*{%w_4@>u6qPc-E9N zU#lHeJ39^W(g+nwB6U;13yG)kp$v!jxV)S9Y$WEF>6pe^QpO{xIP`N|k)W2?g}TwJ z%UJ`hAvfIK#@fp5Qt+$b>S4LVOivtq2^I0psNmaFWZLTbt!Zb3%!arWD*DRp=8_%r zD#xS{XR_4AaIc70Lm!B$-!-zKy%F_ZmegaqHgZigd{|!n631B)YiFDstkf=+aYiJn z4kFHp`%8b;URR0={L_c}OD?p&W*?;7Ge7bRt9oo1*2nn}=D#+bTV z9zo-1n|#BwDsYN*I;~`p)>7)HP_4(@dE}}>TKqFpw4>`x$>P!noE&>aRg&9f$A3P` zKIlW^r75-`rTi8#ve=ri8l<`1X%U%ulrh6>Wza?3?K4w^u>CWJCCXDjm^EME$Kw7e zlKSj$Z1WS2S&Rv}b@vDAa@<$lmbIyIl^@O|kC|BImEP4csr&3TR8T{*{pi0SQVwSg z9JWz(DaBLQ8RXzE!Pe}sl=EEsS@EYjt5%sgL+Gc=5(Tdk7KOfq)>7(_v`TgXb?OLl z?!3S!={LNJt}nRsJE_yXK*`9}Y5UMWUOQ`8!#OYcSGG{UuPTK@n?nRv32pdy>|DG# zMh4lUr8-o9D0ZG=H?t81^QOw`IV}J6faFPQ*>GF{WywUYXEePx1f0I|K|Ks`!_5_Ny~2Gby-^7DtLMRP&}ly zz=?Mo*wNW;y5U-0ZfvMiZ)lgPTPMwHnckje6QtWJMfNF<%KT=Zx~ropIZ{N$R*4ut z%`HB2S$bcP9(Yoxc0AxhUtd4(j zZdE)P6(^I)`YGizZTeD{n37$O0q+1{E}FYea!!-1*cZHFY~Ytk0DBZVMV9;Trva{5 zI+}^kV=PNO2=TBY!BB)p5I8}cG2S?YoWNiPc%@&$NG9-Bn}W7#@@xU+gv_DSpSIvv z!Bt!QtVb|qjwrLo9Z6)(Sh^=-uE3GnPM3=1Td(mN;PE_8HIU7=V(0}{oFxwT(_jp*tFl$Vf}g3T_x#lOr^B*?`@1A1J70j%_=KEBBZ1 z4&e2zInb(sXf;Ku#4J2`N~SkxUQmKw13!}%QwVrjrL#aCGpO2qcIpw@w-7C^irgD? zw%IF6WJ9z{i*T`5TAGCJ$Sq)LBoboxnvU_B5a((l0lDoWoiIUe49y)Y(9*_|xe&X% z8;kaaYonU5Sl+_B%;U4Pg=oc3V&CSJ8k07kR1`$zCNW&39A%)Ut^_mgthy^%)v)8~ z5A}00#N}x%r4GfVr~}O`+Wyg%GQ=`mI>lC6EkjR44Jctv3vE%{F!O<7m&6eWMMUYPY99J^F(qrk+hI+NAJw)(CML2=m61)*I%X5w)bh38y>F# z)i3;vRac~0J1|Wp87ss3OIIzzB9;Hne#WY&IDcACa_oQS;8#xHY7*}>_+n{ZiI!K7 z@KS?<()MatHE1MReS@LO^1l=`tkyRQVRXuunUlazaJTBSEL;P*)QUKVx93SuEBO>J zQTIhcUM<8(2?S2VRO|9EfwLkmHYUpdV&&+tK;52l!QMsHx>8ZC^2HqKsZ`^<0@Q^z zpOf8G6B?#S7_F1NM#8*aMr%~5E_%em1W;3`nO>3P6k$Q3WF!`$@t>NQ`OhWtOv;oU6VCnaTfxzl= zQCaLUzlaMw#oherlvME|I(iAVM-Qc09bO_!Nl5ql>;^ z5oX3RQ>zEJgAW;PQXR&Qidx)TSZBc16|sn%&{^-QnrMUDVg5VxQkBq5aOQg03{~Q> zrU{hP{j31TK$vV1S+L47I+-l%1$h0?7%iUR?lBd1oCRudT0y}CM zi#6LZN~nmjHWoym9EozVd%H|G_haegr|KO6D$Iead;fEzxe7GR?O>6DM_3vR|G(RBYJ2#L?B`Pb4 z4cCZ0@v~|E#O{HqgCd1Ue^Fm>$`I}MAk4D(qk|V5UjXq$%ck$Fk^M4Xs^R;ut%-`gOis+A&q)zH?()H}P^}njcsy8@KPS-Wz`lBijN_R)QrF0e3%8*Pg z1lAc1gwus=nyc>Fp28wf|41}gfyc%h#A~e`ThupvBPN9IJ<-gxFh@AJ4m@B6yq)FU z5vkK0goZkHAlM2P!s%%&UubjF8?I@nE7aq;guuu``s@Pb5dVTjw252*WkP-1kz=uz zv>LI2#sb1h-^hy-y;Ld)d03^7OgfrLry$x^B50?k;f=lkr?YFM+PYFN2+F^p^-#~#1~=5x!}g2sPkS-*tmiY zMoe%%J6@J+BrKz#gxC;qsc@(-!oLIuzk>Yy7DgtdHNLd=)=q(gZp6IP-Y=4|d3*H7`xv8BAiSJr3! z8#DPn30Gh^B8=Q)D65!d#Qc<{B}8pOC;EA@p#uY90K|S;xn46#A4u2~kiIDGRW^>B~+6Vi;nAI%!6S@b@05K1nZ#AY2Lu=Y=Ag9k!$YhY)!n@ zBC~MU4~FHA;pyaC_s&M{H?7Zo-?1Aq$EC_wkwOLJi|TZA0G9@zavE@vjfClj`+JbkEx^>`gksFiZP9x7 zmt^|=)L)(Wu-Ge6T+GrN%R1Ii6JPoX7s;O@9zUN9u zvV@O>42sLgmMp`yG2}uZAqffl$}$m#CfCGHJ(Ov$sY7X!PMwcZ+9t3i3wq(lOJs&* zoK9YQacSy$QpQR1=0{1Ub4*B|$?%(>lYzc;Ui+TXq4_bCm*=LLmNNNx|FzGREMrSo z2~OTD>D;qF)?Rz9wZA{lrGFv*hKB~7*fnDI9}*Mti{)4{mRc8s2lET(h}%g+ttHO=`QgV#G+fc`8d+lnBUK>J-x>~Tfq6QVfvAtU5(I{_WbdH*UwnVbgmQK zY|QyErQmlqr|Cv&o%**7hjaUrd}6F7jZx!e4e6O~N2QIuj2XCRGJEnwDNx2vR{ANr zRE&5km9eMZk;(YamNL14uIz({q@f<2pmodKhLFq0ymZ}3 zI}mON<@z^iphMzy%pjw_U#j=Kc2p{JDum2Ve>5b0Zw|h~n8Cf9u_ag1+sV`h8T?fx&l#|_tTz2pYGx0{yTH9X#lho6vti1GLx+cLPhgzQvozE@B(>2L^8(+IY4f zoz;$d*sc+@5cj?u_Z_^u<}ZO3u9zzN9!tEORw~O zr9Fr$A?B>$P{k_EkCsHJ5gdb*hZUg!$IE;44rX%*3pGSLv3Pd?uPHlKhoo^DNXIm| zxDja1_@ZX}J$lXzQ+PB|BYop))P3kP=$cos4Ly0Mu2@PMitQK;;j?Krm;e7EDpJ{S zNQD5xbfe6695Vzo31VX_Rd1?Ulc6&jU`ZZPCoVx$nrcWEs^J}Y^k*!(*6E26pab|A z!b8!^AJ|Y!oCX+{QXm5)yYn0SoF-}wuRWk9gX7RqRLT;Bj~I}uB-Jx zL~ts$YHJ1HRAqYDg{Tyr)J`uVch}p4bEW9V(|Lj+fO8(0j<=WwoTw@AToI=%F2e+* z4wMn)CUT@s|1&_cv&T=g-Zv?w_sdjg&ZZFa-P6uIMnx?{;X!-9%3YS9me)-kl(}+9 zS`J+l;O5x6D0h)E-2LEj>thRdD`vtr#*(kiv zk}ok&HT>i2#2+|+qLTe%X7@40EXiB5?4shfItM?YegWHzkEzGiO)ldG*01h--@1MS zCET->i(P);#~O!AJ>9G`WUbA^wS<))AIA*6x75<=w@TSVwIK)D(6dd_FUhF*-|mst zO@ZzDBVDO{=B@Ogzi=@#?abyKd|^8C8(B*IN*3g?|HI6vo)w(_sAWOvr|42KmW2ww zuS~$iYY?S%Ds|l4A`iEfGY4Hat)&RRs5`kjKx>_|gMTOC{@R+6eBzCg-TIR0ZT;bU zSV-X()f>KUt+0g~NG>{#VB8@Sn(y(AC;d8~MA^PAiB{{&LaXLyum1LM`gN{~8Rx2) zq_KnQzsjM)2TO@b`l^27FxP&X?gu!_Qje2UO>~g;jTW-GUtr8I{9maL=hjgp9iz#+ zij;a_6U&Q#@68zFeRnoXggiQO&mDk82l0uVzH5DvfLw>-`Wmdl?Ciq^IzIU@)*))Q-^yk0l;BVqE|b$V3##~a z%7FW&BDj{%2;@s`p+jL~r_^x9t*7|Y%KvxK$b}pvFUJkTrjynuU zIdP2i@E!}Z2C2y~kT%AUGD>d?&pddC9tXm_b*XnMlR-SG8q9dFOeor5#)5_#rh{%+ z^(C2dFfCT3#a43Z(*W&lV<>tgfF7j@WC6`1!S@B46)eKMpr%El=AR6}Wd|6;e}K-0 zf$5PBxOk&w_F-v0Lw2#-QB7b-UF?x}7%Fs7w((X$r+EH|BvJ4hL=|~`=ftj2IH~Ds z8V3WDYCEW25y@_PXnBYBD;ygRctvef6uk|i%@1Q4r+VfeKZ-~l$KYv262|)q$%DaU zP(OpvS>;}siXRx9Z*s7v^bEQ37Qmr_9iU48dGOiuUA&+;uNA{_B;_BznUo} zVZ70~`AGw)jwk;1QTfcJ+bmNMw=*o<2NT{Di+eVHG^o&krZD-56hIQbmR_WJP}fl5 zXPSrMb_E_<Sk`EjLG}ckvJG#j+A3whhv|THcN6i zJmV9-3G;}AbAw|!!4q;UZLZa~LMGw2c)gCPezc>BbHD89nZmL>I0hH~%VpQgIz!-( ziS6XU^`1aO_98z->uRQ(_v}aM6Vq$}C^TTxJm2A4;RRCqSQlEpY%>LBMkMt6TXN2N z$sFrc@=?7ibPVa&YeJB;@pn;@X|gyTQ8tyd=UEYW#Zs!O+rT3Wv`%%wcOLa2%x>b> ztu%J_bHVIt;Q|~Dy$rY{$O!Y!_ubhL|95*?j%4qD_L9p3SH+}gI;;L1OOF7Nq-Vbb zKh^G(q-)DYC#PLUMWm&El3@DMzVw4;dUvfd~0wyJi= zZql$H5P$OxM0?Fts6St_(_by~wUaAF{$^{x$bB$S`S5`84OT4<4Thap2b};|ALDoW zdy>-U6%^D*d0!DM2zd%EbBYVKhEt+#kHl{+nVWA~Yr^cexVv!$(KT=Sw*yJjzfC5& z>nC0RUw*4%cj>(T9pZobkWE!OrG3?hXlu6hThCQ7!E1zgOx2&0Z85Vf8&S>4&Tp5g zI4#X3Ue&xB`)nEeXTrmgI{%Lnd;;=!-7E69s~Q~(gNu{YiXW>RxfN56kiC6$1T@-79_!c^ zqA@xig)l0)PpR-ijEQ$pXD08(t0AHP)Gyv)Oh@Q^4bF3?o@W3Sr2mm>>*MH&T>Iz5U|T#VA0YCst0kZzo*J@}?O-x-3UWY_W2L=YXQ`7tco1iMYh zw%!Cy7CMI9FUy+@oH(QpGw4P8OPK++1GJbt)de1L&+u?r=tMjL(_tXdK+3F)-uQ!?>AAUg${K0y61?k3CQ?pffx3n4RBs@ia^_N^~)IbPf?Q z0y)%eXa9~mU&Sj5bpcnXJx0cETuc_KBp+BgJ(p~+Nu~7}SY~e2c2W@nT`9Xql5}ox zpp^B_Tp@=F?Z3vn&Q#6*p0NsLksP|6IX#z!bI}Y6D1Yd_;KJ6V1!KOgoMm`?SbFx_ zv!9Y?iS2l3Gr527Ja*Q*(f|BxMl(;|z7nl}G4Zq)i7QbYE97}SlfEfS!jU)QKBsyw z^9fz5AUQbAk3v(6MO{rM64EOeHDQA~X|gyqXi!y$=UEYq&utcY`?({b`m~s%f4jPv zRdE{jRO&dY9_Br!bis1>Q{`rM`6aQv(@;yp3`OBTa`AThFGMB|vjL3xYzr+v!_Yvu zdESkQiD`L=o5==W@{G*KxQFl!LEiUV$rxno*a^_sXLisN*!iK_?kD8z^xS_u&*}V# z{IlVPB>D5JihO=Y-tv5LSBL)Dh7X#{-)lCf(lsmcFQ@rP_gj7jmA*BR!^iuLoSzPr zhqp_*6D6^;+iBx_;65Ub1hSDMeZq0z_uNZNt>=uJ}!Cf4FJF%)24PM1y9_7|G38TRBq) z>EY^QoP`+d9~(kb!(*j&BA4`g zrBwjqk0l{ysU>~qJwjWx(H<^kxbtCua{Bps)c7Xj@_zzICQ9C4cbSso8@?ypmoW88 zkort=-PEBNNhr1Mo;7kW{e#g#`A>@inXISIJcjXUYdlG_f1UZMa@qnRghg1VH}>j; zT_foul5*cSStyuC({2|@@)}yP-==BuwTZ4jwOI?-aF^r~HjK-$e#B#F7h93~$1|;r ze3Eyk75R0HKz6t{h`c-2Inm(^{W$0hDyw9Mth|utS57@94Hs?Ews#H`QP_vUI4@{Y zj3Q6f5zZXJ<}_J>mcD6E6}whV#m8YG{ive!>w6iPX!2Ql4}#}M-zP$`-q21+y^Cia z7(e*?+eiU^G}kL6T#6{NiQ{f{CDhK@Nx+eA>;klzUag?X;P<{zz{}C>u1W<0;}%o90t`4AHpMkFuy3hNW4U^Go5Ka1Y4Ca?8vX z=rf-m$EWFD^(VTfE8f~oQd87`a)h7H9EPwwKVT??ATz2gV1`j~KxcH90Bs#%X=IAUhMz)3Q|h8C)`?K%VFr4sPR|r1+M8CG7V4GQ zmN{&JXBkjN0uKXCJLE9KU`L>C0TspU2Gtp@!HY15C6UlOrWPd(xxSJN&Zvowj6BAs zC2cGv@GK8raa`roCd5=Tlh~>ngi@iUK=Y2*95yLy$@dsE$w-Y&48w&=%Yz z8#&IiShmIH;#!~r{YU?G1kIW5O`gM`V+MKs;z(9T*io~V-p^;+8Eb~AZ>HIK z5T?IEhgdaDX}Zq`K8zW}OXc_*W@p$ha1iG#UquadJ152tjyTpm(1}hX-ED%exMadt z@-Q&IK~ooa)~5-BtZ3FBO*Yk8;1N}UQ-k`GvP8532;j_d1!H#IU6XS8)5biskAcVn zty8Ik|H^2GFZzp~iDckcGIxTtC8E|Fj5hS!iOJj8+zXp#`s3Vb`jYc`=o-no4tW)! zMd0k)q|&yg)-Ti_eXU7x-}|k7(*1TfiNo?hj^2CZf`luk&5?0tB%b*6dChc0>-x%_ z;yB@8ogMZZ$EEbW>r$mPn|@f1zh}of>uqYi|Agg$FRb|Kai6qVEUFtYG9%aH) z#DmA2Out6P2mZL%&(~~lLOuiPM9m0s;>Wo(~Qvptd*TFmO^uLQcE8FH?GkLrpr~EE}xpX#-!&} zWY;L%%YVMml+zE!92=TRYTzef%;2;0S*E+XE(89KpK^`39(BlV4gI7+Ld*^6W}&Co z!-(b1L}0lwLkCtDdml!hZXBJi=0q4bCj1bfe7UX{KZ=Idq|~z=K+*StRYNb4d;X?GHfyxb@l*LB z$YwH;(EDM3dFMcyuLgA9DU6B}&NCE8N~jFsA_}U##Gs02nmT=g97rqcZLA#$ThpxC z2~>)#LSL)_tr1cdO0-F7U%Xe5~)5Y;_p2aUr| z2}OV!WPdDxfb)>d8lubnBr$nVVMXa3oT3&Sc}x4y5l}Ooi-j;GrmD4} zS#N@!!faGZJPxQ)yZEZ8)Rxph)f@_yL`$ci!ytga08XQXQQpDv)>t<09s-B>6G|WU zO`~hYyYY5(-r`9%QAIdUIHSjYLKFZC!F~*IJSsnM=6I#_i`0S@-?}XADeXX-m}iz{ z&T}ORJ4>9MJV$oc64n`V**z>%Zj{?({T8wHYcfZ1x%a)?cp16_UyTn`7sJ-^A+SNu zX}_su=@*{Q_?ZKZ)QzP_u@`)fZ$qPb$=0)>s(!SD5!sbu=GJkQKIZS9ZRPOo@<{n* z`>-@F5*yxxEO+;?;4z8H^;mHQLxh`IC-j>Nv*)GBq=E+?O;aVVXhTX9ew#cwben8%G`eS!slJt5%OIg;sM9a?a=V9A z1BSQqc|-qT&v(f)`6?Rl5;tlS(?oUHVD1qJm{1+4_aLyxi-NHJCXpZ_H| zRg2O(l{#*&?GZGWjc+a0!fkJDRA-;3GVWX$ME1SxWZIF|zrWEqrIirv1Y@U3k7euE z&bJf1Teq^^o-xB%N*+9dBCQ=pUH7o$wF0@4;ShwS94Uc3=AbulRd9CtE%YOBaaGw6 zlJ(rf#F!xC)|V;}yo9GTo-^5)Op>L=^pW3v4Z&*JP18MCo(8geQ- zU8Nag-?r#JjdY?_lSP`LdDRz zqBP5k&UP*m zPtFc{wcLKt5y_~X(J_OQAZ}JBdc#J)i(%Lyd#5xc|83D34`IwOV&p1k!#PoCubkDH z@!K1%Ae?Opn)$@ZEMOw_ZEW>tj7;U~ z06U)`H9#K?*_1o~2VAK#1yqSM*4wmnNs`Cvg~Mj;m0iYIOw=X3Bxd z2{6ee3g}I3P!4PK*mX%Z_vPvVAAEx{-Ob2Ed6?2s445%d@KmAn63XB-b$pp0?5n)K zfjALe7+>YDM+X4k#MX#vIzB8w1&GR-chL8|Lr|eMwyQ_RTTDYNMq9$nZ7>PLVoz=Z z1C7r_#6-qKyB?d3bLzp(pFAD~1%8DD!=SK&IQ+con1zB?90faK$~C;gR2Ks4sH}@^ zOKo9wM;QaRVv!>|V8mD}O-+J^wn;&0Dk?74>qbn>K(CLlSN~HX4zK<54fC{yBrkL` z?{L!FpJY=@Ssrl8Z;@F~@m}N*q8Q-;m7$DODOJZ9<~j)yEFJbOv=&JbAbDCihltr6 zCK0NP>K;@}(k#4}`)#Rb;4hL|PXinsoc;o1RvO`QzNs3torn<1BzgiH#7QJGymggF zvq@LbOfbq1_6Q{H3E(>Q6P8zF@}H`Sg;tU?sU(+_*@nhWkQD;0tc0zh*SvqkhZTi+ zm(J8teR(>n=EWpvR5l#474zNx&>i}9kMwjwfbbFhg(|w!C}HAoJEMLT|TCr zx*vHkth!ZV8yhlal5UgdtnAHlRc8`xuzbeKGL1rPq3gS=661G}k6MW>O_UQ`yOzO& z;o}+<_Xlj*OiQy^1`~NNao6kf42;Mb+MAR=S)x+Bmi6!dLN@p;Wpn7YUYy1QixSkJ zqB}JJnim#4_`=jsHun%`<58lXqOe5qPEnyP2e_Z62t7K$7mcK1= zp6kVTQWJ^f>`m%>*Hz;7Jjc}o=6rg5UW_-ij6a{r&gy<ifwsDD|wxUY}Y8KByrwukP&XV`+l+ zTg1r}HOCo*Sa8TMY_k2jcJ4j<%iiZCd@Tj=@YLLH^$?t+36V` zP=~a`r?Cr@z`E!_|A0>H1TuowhAKx_F-AJ`ZcDr&uu_;vOe~sWYQ(SmKHy@-z_I$l zn5CwgD+rTAo1RdJic!7tFAc9DRjMI1ATrP8x;l`M`)&Sh<5WxgtoYK+^;OBWDlRDgDBwWWZ8KgcUNlo21Qy(4Ru%+8hpk|L-g`QT1s?*)~PP|E*)(X-{oOU^}%LcF*JXm zYP5Bp(8pMJHypIu#X%#99x(wJ)3k7qvNF^Wh(re@6>`x+B(_Yqv``{k_Ijmm89ruC z$yLyrH%|HSc$ABA<&aM_T3P|3rQ>S7R$$gSF5#91$kj|AO!n}E5iTM z5h#sU6ZIlmL1`tC)~VE?w+Qv*Xcw`zRJ2zc_;V-tTTIIm?b$^8mm0Y3aTl^xOL+9) zkrUQ;Ek*i-JA%(iLqB8nI%J!KmKU^*i*lICOW1=J_`66eX7vCQ4?`bUMd)#>+cZaV zR#b|wXF18)J{3P>6%3py%8e)DqvR~M{77cabw4@K%>R=HO}JODryoDpJ{C-NHy7ab zwK#PaQBe_>ssu;k)y@+rYEz1?K*6LPuE@3O%qf{7M8s0$ z6|t=Sd_`2YJx^RWFS=`xD_pQHPzU1#Di%CU;0^yU(E&n324e7tc_P}NBCxd%3clT0 zCKA)q%@BMDMJhC{LFKw=%=6m;8W7t^51(CV)I7eWJobnlIEB0oTo0zrk7?0t7t35U z6U=l3Ej2?yq~$PZ+Ux|&volR}jX^cgZX-k*QHlaf-CsTAtRc0jgn%K$_}VTVUb*`3 z)LswS#!abSI{`Yd*NYsuN#*29dKBG;F?~~{ya@kJ0&4^6=~u-Quv{nz{S|G!ArSr5 zBHLnagU{K5Jfyl-s7`_ zgP?^fc3GyqHrG~d3UIXoaP$&*WU?UBAw zlXV5MH^kNzgb&j+aB;T&%QQq^ENXab>dfV3VM<#M|N05#iS2zO)s1Pd595vdsEpQo zb@Mv4S{mbcWC40xEd25Wbs*VepZJ7w)O970zwp|ER`rVv6gTiaWToXa=t@qh#bJ=v}oH@!^HcTjLCpd8AEY2Cu$*#G)JDy)*XnfFR&6l0?b9=o(gyFBh zK(u)`S%`AH!@48VmC44zif|K(&)-!}<$=#icBQP(>^nIM+Z-3?LA7_#pk#knTVTPd zX(30d1?nejP8~af?xk*g{%j+^!Zp`B-><`2N}|#_l{#*2vBw0KhTft%aKPN7ymW%Y z*`Kre(&(1Y%xq-gg_2Pw*jjXPw9%r0fmT(-kLF~#@-^d)Ro=HI|Ipg(4}POzvX?ln z*eM3}XJboX<2FfKnLXhCaX{FvFJa1bd)L=UH-C;V*02AkkIBsK&uSwbX3dbB?i&#^ zcHB65_QJX!zPo4CmwJ2atC%+!xPR2{KlD3J5|A7Fteici!Ok$unP9>VaHGS(igpWD z0&X5@P?w$To{KpzFz>Y7yTM|Ld864NJvUZITD{?fK>os>X0e3jOT+(-GNRKtz9L)l z-z87H%!o2{bFIsA#OM7QU1Y~FEq$#%F)zK=4Gj`h;?RMNLtC7twYvwLaK4s!T0;3` z<63Qm?HJYYFQ~>|;`3K-oFMhliL$$pyhjqmY?k#nc9_pc^kaKd@aMtJ8&3BQIBM>2 zJaIfZ`;eMCLn$cEyJ%6+hkgdWsNQCk7;D36;0^dTX=k{ila8a$wzm}#y_frGF%?8R zTi2SwLH3*|(j40SK2iM_488DdESMf$8oa zBRC04eUwMLgGEO{-(-?bkb|&?Y$pVC?TPqh!}vfKl`)8R3}s}3VA?-nDv6}9ei~_I zwxP3r^qJT+aXmWmwBDA+*@Zwv_Zao-07vi#+0%1-Kv}~^uPft{P}Md|&~DU`q;+B# zpHLUk$u0IM5Ir!>(@ZQ0-$=w!Y0lCCktF)Hf65Cs732(nW6Z$lNFGMwc=O}f0#T1? z$ylO54(=LEyY9r6J+#2u0)MBIE9%}O?HvScze?bs(j59%g_@mprz~9i+K21TRLQ0Z#=@9wxHbw3P#)GK3pO~C+pKz)$ z;3GCITV12o+VFU2t&$sqAEC`guS`l$oOAej);W)l=Pcn8q?SmpH{Qy}@ZHTOCI%Ph z%m(Kp4-LK-OS)=Ewqq!dB0()0nNx#O)!gQJRsw0>ds%9}c7+qh47L1^wP+H~@nok` z$5kV5dj$K)m6DDAz6pGt%GFm;Y0qZda4vn{O)8Uf6!nE2CELsLL~?lut=5!gKzR?1 z;?A6N;Rh~oCOK#(tHDTV*JXZc1HQ{bAcO8YYxcbJ<|KUWLl;Z8GHm{Sb*-=IqzR?`w32jQe?}=SA4bmGqMn0o4=9m`G?)Fs?M$OpFabJC)V;mwdfzz)aCV zBryjp69HZ!47SkbU%f+)kfHpZM>)P+{ejeGTj%%|(q<0}#cTa)bJ=SqhjIcOd+g%W zUG(obf5>(W`J*>Eule{%+3buR@*Ie_^>EV`X+dq$^=+m;JIjO6hSl?iSNEP%Wv_;L zo;9;)$2IO1QXC5GtFo;J=;W0{3lTbj8>{b_@$yF2y7w2+YT{022M66OO-ob5tGoEv z>zYk`O)g@e*B+)-aZL;hlpTR@YqxBcUpwLyb@14o;^f%HTz@~*=QwTZN$h0SeuVqt zZ0s6`)?MK3DA~15Jx%g6va2ZUb!i2nP4{Tdc)hPGHJR%TR(`b>%|f{&)!XJ*`SLo0 zrP4X=E1ZDS2;43ZCvYeRXwC7MV~bpuG*Thy<(iYO1qyY20bXCs^3hgAu*B2qhaXNt zmze-fwIe)JBbE`Kj=+r$ew2!n%o|~R%Ee`9h7n!teQc1(LJa8|^`!(-s%Nd_9>Ywc zSH);f@cnSq;1AGYPOPBSqEzc@D8RV3;nlqy(zanA@2lr|*CuH(sD|2F3dj(3=rJUm zV-2LlU@Ho=ILK+tv*g5`L@_aXF;88)Z)HG*n(Dd_gO)k`_ z=ml`mV#JPC@btJl9_=8?Cav=pp<+7?_{fpwh-$1ctZFUjYSJ^DGu6p;JgT^5PfnPS z&R`;rbX*Bj7m(4idKZ@K*{(<0ARgz8X7gezxE2YE=N{OBCCBd>1SJZL^JoTmCA7U? z>D;y(IV-?>%p^;oEOvHI1ttOX1+*wD8eV?4vP2%MqKtn>uD-xUAp&vpDGC^#}y@Mq(ySbRTRP+(*qd?@$E@Yn2m0&NQ5TA`G%!zHduGtfXwlUe)~gk$a@cw4 z*M~uLn8>%RwNsnrJk!nsjGfG z&wR82vw9?rmj*&<;I)IDql7Q}RSxcPyijV}JyhI4skds#cc0{& zZd;}}g!sXqk))a@PsOgya`CiG;HnsN^y`Km&(qgh`No%-fxG6o^z7Th2a{f8zj@0H zj0DmpJa9M5d9=1u43}?ogVOrANkfU9l<9|^=+}#-J8RfIha3ym-R-QdGZ~l1nUKhZ z=F~F*>Cv9x!z#Jy$R+8v^!dwA(2Ox?ax9qx3ygzyTC#JK>rRAR(&VImk8GH_nsT6)qa650uY%`!q&dgMBAUND#z^K*e3?Fci##~sN2vK(4-$7ls)RHUH=RYyk-S20$kS1B zedpl1o3=ZXSqDF2k|=_U3YaEp9Zc!wRdefF=H#uq0FI}*0zMSCtsylo1CerUcpL$A ztdsWSOXFADUId$*=OZaI}Jmgwb7V zu2_#Myw1dLWZ=9=$yljjxH?)EWDU{U;YY8J&Ey^pzATW7)+57|P9A8?PMm88*eN$) z@`$fdt81MU@Z`*Zv!Z!IJJ-azJdhngtW29YyOK^Twjr!16%!Ju5Y1az7vMpQoTq!Z zURMji(mOtsHC_G+;V^Gz+MQ$EGBc)$6!`(ArLjoj_4ieSlJy_=N@sRszQ$BqP5GSK zehA=>Tw4|WzDp-)=;F@%2ZA(zs;-}=-_KPsK5bkr$<(zzPdP$5lJhBJC6m$SOWNAx z(!k4yn!L#k_`1)9gjyCHjl6$mbobitpIw%@-<53z_D42*`Th+qJA8LL9fm0kjoYGU z_E^ct;pcFKgM~Ol;yw^ znR9B;M2gB)%Ss@B8bT${rgDybhUfp)00~D(e5j!DObg~5Hm=JIPbg6yUAj2 z61yhp81B5+jm~_RFXwWE)Q&yP+%puq2Gdd286@}{W&2qhefV6n780{68;Jrg7l+Gw z46`my!4;R!Gm`NUz_7VgVKr;FC=MnX``ML?RDo!vhQiSf?B?p0}p%E&zU1n9PBdF zU0B9i5aK_Hk<_}yuhso^tf>r?y86vElhQw)gz=}iLtz!WtOt$_$Qxr>SuU1RO?HOO zp1nyE()Xcch^mANZjO$@edqZn`X8qOQZ;>Jwd}uoe5i`KnRiQg!{=@GHz~t)#)q!w zpG@_qQNwRBX7GFVW#RttiH08=p-ZTPhhNwILlJ02Up)lvkG^GhK`5*q7intCaDlkO zX(hjd^7sRYx!!jUbC%2w9V_QP9Fix=@`P|@PaG{4c>NQ?^^!DCPsT`bhMS{Z_5pf3 z&(2I+Zzj2LUHU`xUgqa4W6NQZ#0}O_$rYk-2SZ454&{j-unj`jH{Zp)In_oV7ITf3 zajgXvsHc+FxJ^()T5fgaBF>BXDumV?)Jmrmrhk!HKrmMZ9rF!bghiNzjaPPm-jG#8yq4A!z1;%JQY$Eg$40wiWTzc{FfwnrjeCaXC4O3|U; zBqNQqjjQ;l1xL%k*Kdw0-X!xxk3cUAbbILKXna!D&OZ)W?3=5Oh|aUlU@;FWhQf4H z(`QUz0w4!ykXY3yf=j9NRtPSv0MY3Z$D|@^Tcce_sw3;MF9TYJ9FOM#hMHK}nY|+L zGMj)tf?m6sSn?Xk@t_L@-7*(p6tnT7T@j(IB)eibKnb7PSfCF z%otL7ZE$J$QSkAXpU^h+L=hZw3x!5BOKB*wTW8)5I7MXmfUWAx>Z&}L^_ntpvE64s7<@L=` zr7*r)6TLY2!}rw|5qd1K?k}0nHgB{~r0?Z`f5dzD=3TE$u;{+{$JyiodDpQlG3V zjPlyYb2CNZ_KVb3=)_)F+^7_ANi_F5p6I6mJ&)6$WnqIz{`Jw!zHqsitLX$xZ@48R z%HY_Pqx^~wgty6CO+g*Yz2_$K*?R_u!me|JfBMr?6L6GWxs9*Ug@Ui8Bh*~6s~;&r z@jT>x4w+#H2ibG2B2;hI@oNyfCXvtmz|S^iC`rF_w+p&|Ch4xQ^w?t6yzez1ma!vE3iE+AvhDDUMTq2LfrOOp*n)2KK{_CZ8bjM zEy?foXYTf=yy%!g_&-5?i@HEvW4iUyReXqQqZ=OnMKN0sF)!!nok1_4Yc?S8$S;>5MIK9;FBpy$;o#YiQ!BQ3cr$EB3n(mWZN{M_} z*JNMW6Pszf#De>EBge)+!k3;7^TFWRPlYs`PdCeP8I+d}@FwxXB7lzYRPPbg5Y!Yi z6hFaHxaL-mjE^@;b3LIe8=w2#(4u@ip%|TqN{Zq8vP$c(nYP_Iq9c<6*uv_>e&`-q zmA`Kw^I|85+$V%O-^(@J!;tZ*jOTwPsfRD{fzQWiD%cX$;D}vv&3vGS`+iBIkKFdcXWDdrhAem!x6UF%&F6|E9{ypZ7qq*0|$$^`_k3G z)y7}fNXpDTD`+*o0DciA7pEOOvdm8NJz7WDY2@`(`5gdlfEf?KE?{~!(Jcx3rh!-h z^wV>_$2wCK9h*@7tpI|+e{5!CtbrC2E2G0z0-lfNs_$bMS1&c>lW=YJLs^CGljL|q zMPR#tL#_r*E*1hac&qeLVbK3Q0qRU$zH%V(mj$OO71EJH$$@x-cnzV2e&u%pwBxlOvw;O+6KG z(=BFL`7lP9!U`zE&aEsv!~pu!STHSRc%blTi#8RAXiTHRZ~{(Pz{{jD0KacTeRYEz z(t_uR+bPKjYjT$2qp}mtjy1n;FG z$S9ugHbDml`#t8^;WY3!>J75t)SM-V3p5+hHIkmlv+Hi^hD_+?NuoKx@-&T@C z@)HofPFPQCBF^QZC6vJ-K0D_z=9trh&$;3R3299-)Zy{`5!)qjtczN*!XD{Qe$CE7i zhn{pplWuJ7pZCyGc7VY7PX7!I`GM=i`YkRCTOEP!F7utfptl>V<|kOt>n8iqH3Cp2 zeEe@ANgk&TYNGydz_R#d{5H4M3+WfQ^*C5x1D#P4U*5_BFTklVF`0r|A*1{kf)H!& zG3&D|1fQ6rk8^ht8~OYGczSd?{4!Z4ju4J-hWbm4_Vc&la#v5C0Dvrt#DotvOQAaL5*BLuq_g zx)b}IyG`ZFua`#MQ~i!i(g8H+$Z9*>H$Ih3Y+o1Tz@4nY{nypy1rGCf}A$=ha{E=DMFsdWaV8JHd1-=9?MCgFo+--!gl~I3(b_y0ZSG;xxYZ zS~ipQr-O{Pj@^hu!uO=^zp3TC%Gd!C4y5$T(ObKHI&oDhj;g78_|TXSLl?&(ZmS`t zmHq9tZhH9c*dXN_=t^C=F$}sNaH8nqN4ehd+d*;}^z!Gw%SVujFI3U~jlV{Pd@GFq z=7pBuHY;b~JcB{eJNwDbQ70H0pS}ImWwwN8*Qb%?>!|rpE-frlNJZ zA9$?P`!Z`@VDrFsR@a^5TL6B&*l*g6#m(xO(F9YLo65FV(+cWxm(BWgX_ya^@>z0949m_VJ7TYB0>b6|x z0W{czR9Xf4KDkLrtQi9_Ts!@~G!9A(dB8ISD3u2%qPQ?fO3Q+0yT;7(OS^q%Lt9{!uS(&VDY+j8M z#wARBI+Y&gJ*Ps#PL%~~+u5H~<9Kz2b>vfx=7K|47+|QMs80vz-9$xG44}YNGUV0J zD2s~$ReVp9kQvozrZrU(dXLzyP>j&0zn#E=;7riUNwq8`ZVP6F%1E=O1yLW*vj~_s zX?HNd@181r{Jbg{Kr2s5sts+7dF%3Tx4bt}F{aG>;ptFf%V8Yu`jhvVxpIvYh{`N1 z&z+NzEl!4XcfY?a{{*MRCz5f>v11=xm<%T)oz~W8KT>3l`n-3w$;lno8Awu8*V3yn zfbUO>JAQHYM);~;LKd5I_ zrA5^y*_{utYvau$k=z%%P9|rR8l-#|*TK z35GT(0nIW&?Fo-lgW*|7?dYPeOM;br_`*y+!G?%qe`QSg8>&q`psMrwaZ>*i=b;v; z4>_tHB~v28H$BP*)C+O?%%3LG_}1A@{)*`tuindoOS7r12nf<7kG8mV))M@F&Onz` zg!PA%f64yg=Y#p|4;)Kf*U8auu^s;KbEO$Q&oCSP6=xaPx1O!ped7?{Uh?Vq=e=a> zH%j_OFX@e{rrxz8kN*LQ|Jm5n^tXJ~nkT=`hM2DNtXv*U6x7dLm3Vi2N=)riNrtzH zo&0s`WA06AW>2c_3vl{6N$Ki$Qo6*%QM9F@B7JWb)A%ZVvH$oxCcNgCym-adL)nq~ z@Gq7fycbI|M5pO<`IkN={*#lLJ#yB#r1!pYx`(69w)5Z?@djU%5Fn?lStn$_fAc0Y zbo~xVJhXMp&?2tgEt;r)_IXztGWyi_S0$D)gWU4%(g97YPLK@GQCWsA*EMm~pu2MI z7I=F}WO_6GBMr}|mdmZ*JS4s6?HPBdEWf@i2Ohn)Dek!elWy+gSn6{;l%zq2qn?&lGNm`WxG)HxU6KS?2W>t=&+luaa(*DTYDyMZq>%_w9VN0c< z8Y-YcDRpv(HS+w~Fttj`_C-XiueY$*5nSs2AnYc>1#JfUME55L=>P*68z}9FF1T*A zYjfI!wHVju7c#B?G~T}7jK!*c`FKKQ`-SFq$IcG3orFC2Ao7K7s)*D~5i->ByQF98 zekdAmGk6Ejqu_BuUewG1ulAl`; z_9W-U79z+44hg+x*Q33W6QGvButnc)-pA5*8hS9wEHD%dI~S;6YHoNQrSLh;ui^e+ zu^^uev0MI%T$TE=RHrH?Fd`8?)Bq6Hxc!|)(%I)h&xC0DfcOytx@O=P7)Ff|e4yv6 zCe^8QkwQqSl(k#iz9xk>idlb89UY613syV`Sb?PdE^M#%H|o+W6;&a}VdBOiwTp|t zr~G*1s7Hjk46{6P_oYBI*P_(E;{q!AaZQ^L9KD0$y!JXt4sC1N#LQ6TMGnjy6A&(86DF4<37bl|^ zm;-AmFm$7hN3EF_bSG)h@ZM-_>4atKJc>g%B-LUk#N_Z)(J~vD zC8aQEh*6#&4qRt+r0+|*#CdStt>hgE^MT50K)W>Xdnr(ZcnRKxq&sMmn^0QE>Aq?9F+ zxI*RY+Zaw$E@|MkLeWr}p0= zci>&}_Nqs#R!M(kbdnYJ-s$}OAYD%n-L!8o03c`5tYM<cWkGVvJkM6w$W+lk!=d85k-B?MQf~q0|8#Gqf)4AD8`%8SFZ}@)3zQ)pPXkyk(Y#FE*r_h6`>aP%crDk_qF5l@ZF_6eP{oq8TPuyB>90N6YPFuAH1nb_y2j2CtfC9 zHeQ(4$?91+I@7WbeBLB2c^f@f?c1*yTw8O?1+WP{g=A9cUa?o?Fk?&B8RB>Q%CY>N z5}3ZV*CSQbwc8c0Psh}#;aoBQ zeO=OZ=x1nV1NSCr5glVCF4poV2%OGzQCi>Ro1*IsKj;ZG(pvf^WS}9)`UAf7cKjWa ze!613X02GcJijg|p^gbo<1idTE&M4QvPntNaY5A7JK^a*=ZoSR-r zB%UES`c5EqULrO)R9hYBVp~U^Xcrb1h*jCptD7YBi~X7o3aFXp!D-Yo0ESm55^TP! z)F3GBg;G(lL4OmFof?>fi<hV+jZ1hEf1Zy0dh{d#46bXbtWP;E-sgMd@ z>9)`mQ!ZY1B0&BS-n~e6EMNf2iHqCQ!jR!K7J_h(ViG3tNlHRkSSk&}a)2|#ARAiq zprW7v3F@HkP7MTz`tWM$3>)Bu07|RQ6Vx!o)8Z+p&$~Ev0kq7XimK5n*UQ7$BL0v! zrbZM&BUumuvu3e60tI`ul_7882jR;ov@;M%d5^AP8u5zVDWFsX_6Nk{6^MN6uN3L9%swXVeG#p9G{O*aCAtxL?36_U=0%@kxEsQe(>QNn= ztN`9#q#3joGvr#U2x{N2fdLZqdY!GZ|nIECEg ztBK?`JgR)gifz2-F{?Kxb1GQ}h>?KUE&45#U_4uii8L>XK`E&mCOm5^#n-ClRBw2^ z4v+mNH+f35n^44}XkGCMtTzz4sw|&H*c&@A@xytCc6RvTLjB0t_y5QtfAoM_1WthF zp`SQVpgMt~IISJ1KPmP>8zlWirYGfTb@A24tPMfm3q)&eS0CRYw5?0Oyv9WSY-2R^ z&1a|E*5YL(s6mVWVKf+~FlZ5R89$3y!L|&{M-fpHWjP9=&Ymams7pw+7C>NP%GJ&3 zk4CF+jnQk6vf7|=BCI;JK?}22vl7xEfhS@+H4t7smIXH)B4V6H^okm3;TV*VSCv^R zk1T5_b!AD?P^AwSJ?O)Er>K00qF_N0mW0rNf@V&q@n|nVEnY7#*DhsSgc!*~ptMvW zW$Khz$!`I5D^EvgP#0~S@KR@}EQT1!Seb0iT1wCc3%N1pu~@cM#7L!H787*S#zLc5 z!-EEcRDeJ)Le`N!7#Gt>kVEwZ*DHZ!C1{%MfS^BRjm2S5Rh)idC6fvK7)d1|JcVJL z9-W3_-%r$^+Li{dLY?YO8Y*Zjn7C+^7MN}ZJ&cT^w+Q5jvCu{>Tu%QRQW9cZs!0ji zz}M^wdd-TuQqUkP z0Z-H|Vv7oO8bW3DO9c-)wK}NWlt&0+974V}HD|LZZt96$;v zOvAyju*48^gkMjk8C4ZMm-#`ImNy~l9THBjvJv@19(i0sD8QqT21}=Mh1KRuz zirsc2@5*nK)E5gI^B7CN{c)Sy)^+JkVGSDJ>K-m)tT3QP+KRkb<7Y4p?)4#PZo1C& z$evo$vDYF`Wz8&?Jd%13v6r=}s-Q|rGtw(Ni=y&b9A+xBW`n7-c&~1wTCM*<3pHl$_i1(MLAQpnKZX zDrVSS)b7q|=p`YT-U+j5T++$MHfHIeJGli8wNxhGU$*{Ft?BvFc~Y;oT>Zhv&Q%U% z@)>!get~tne}i(6{mHlwQ(e+G@x}?~zGZB(=DaNFd6qHqT$jk`<3SF;R9=YNsp%x8 zE6K&_5)`8&Jo!kP?Yfg42kXd)>Gym*vbuOXhUGjV5E&NVdU+(NoXuq1ExWw<4_=@j zF^IKUU|&o}NC#dl2FIGR-htnm`j}MidyhD;fp21~AnSNzxsiT0J?u>HNJIYEI?=8E za`^knuBKuw582SpZ;Ni>=G$Xejb81fe1G+dZ^`T@{&@9pAlmY1vnmh$pYzT; zv+r(}BOG2F)6 zuOUtCnsROQdcCNSOicWcqVQrdso+Lo%o|M#4CX0r*qGZFDVyK~<2 z@to&8&vU*%-t*SqtZMtyRaVN6SEoe$?z{UYo2T0(ws%iSRGpKemXmoYnHyN@9b5l9 z;K=o{?7Nrp#uU)%1s`pwbu7z2OK$nFPDm`jOf%?z+SlaY`iG($j7^y+>2Zu%8*mQX zC8Z8B&&YFtQ*I?}j-~r%A*?BBI0C8$yMq(^2gh~LCLe8y=LXuNf&E(VXv_J^ue0f7 zy7vvf9k%<&xaML#spDv!%cGB6VN7ep^h~i5&z&rKB(|!du>2Xlab7gP_T%hyGkUAJa(2 z!X^*_rdOQSPkMS%W<66q$@k}Cg66rUPYB)liwmO!G z!7C{0>x>J``hY$g5TBiX@Lp`tw2He1LvcMnAt#x5V1b7$FTmj6Y9kFljEY%at!oha z9HblX33Fh~OlyC3Gq$r?S{>)P_ju$n04UQ8-ByBLjU|5u1k}=dhTB zdu^PmovL)q(N(-o2y8Dbmvrv08G&gXF#GmyOeY_d%Zic->@LvTstu6eIF@-#J%V!P zdshY%CT=CA9rU5Gy&4dAA;oNM&7uOaAZc$*>NRHx<+mZ>Kw%HC*0T<<_gXU0>Ee$r zlX=zYAzIoAjjRW|cbl~3utQX6>m3M56EudmiKUE2BaD`&ad=I!t`Sb=w?M(FPX}PV#(OTb@vQ;LQ^PGp`1Jx^G7q;# z9fR1wHM8L3umx35i$f07vYstlNb?{)FFGIP!bg7%OkCPM^p)vY+D^b~eHj&N;z6eat& zakTGCaQ;D!P%6fZ+|))^W@Xi@0}^7@q9SUxIes#(Mt5*-{(amtauE}O-=xyre3@2R z%W;fcxFl9ul-||?bt-`l8$bMIDcy7TYvVPqInVg|1-ZyDXRz&&PPg<5(msw6mWZv2 zu;*e4SH%PoO4k{!epZiT)O;?Qt@I^*aWg%&bYv)<`FoCI^iCw^J2M}$vTodS&C$x- z#MFDJ@VZ%Z)_{U@8;f#g-GdiKsw~RAG z$;l0>Y$|aW5Lm~vovO?~l8^mYPjmM4w~A|Bm7CF5Qq9RxaHTi@Zl_AY*9-{-f(s3*<^6Id% zeXV)B&LsA87fXJELqaE#h-|t#oiyK!Ytg33P%c9a6FEQcX_chT z+eH1&ySk1%L$UqA$(9KLWuo5_9y#+J?u}s$q$rQYV(Sr$O<#3zRZTXzUz)LU2P~dA zXjbXfD$=s0-Dp7 z6~Sk*d!FIdDyuo*304e+Iv!RlHU(At=v`iYdx27z;PonLGH0MIigiXHO*(w-ez?a` z;ubH3A(rQhk_zG2ZKs~ih9POWJ z96bZ+FM_7p6M9W6C0ZkOxe82LweK-4TU-d&(cSOc=jd0Vkr260xoWZbVqY?q##lVQiXH2g9cl%aF6Sv8z`B{JF{ zM_!e_BVA!^X>`zADAH&f>mf!jqHvT%=3d(DiPaWLHG!DcE8S^yE6R58Eo+d1((-B% zs|;y1(Xl6Qwt}nqWP7$24kU_Qma9Z@TqdkEV*~LqNXS)2#v5wMfc99NT}Lz!(2PXc zu0|((si(t}*_XYRXIfx<#eTU?eD$4+Nf~4Cq1>wAQzM#NP;S8rZqIM9Nn*7!>V_Xh za*p=QV!70VG1Sa77TQfEeLYK-vEpVt0lR`XmXaVRWWlt*|i1IoD1uBXuJ zGbI_1f+p!*A?6`9X|t$~6ajxW?!+lyB%SfnBEg8F#?Z(KAleHG9fF#3o)0r zq{eZ*q<;(Jxvy+f6jO#F{yMuotu@C*+{5=iS}z_Rn}2Q5nwRS(MXMB@(T|!vU@voq z1(a#CKWYkdhO*2I-L2lXIiQynCGvFa^~_4s+(F+sZ_wqhlfqMZRZ}rGNhvtx1cg)YKg>1`|!qXm;ff{-|P)H76b+$yWytXRo z{l>J2tTnAzfnuaH=;<>r%T7dD957zr|MCgP?e()?Ib(2U-^0HUTV9RSWnWQ#xDJUgh7av@ zPeXb1=e#JLyWpKNw zam+iNGR#)TbY)uN)9aDcKhu}U$L^v%yiVK$X^z1Ki&C}Ew0j0vvC7V3r3e0x$rr`w z3apW~9{aBYQa@~@cs6emj=oc@-m4fb%o+5{Urvd%wX8?DXZ~=NxbIez=+LA4rL_K{ zsd(t)GOlXu3QdYlx)&`e7T*q25xnou*>y9wI8DUXuf0dZqH~|=V^n`q8lC>HuKbv1 zg=NDlCED85cD@HRr7oj~Wuhg09OFFSq|FzcRF%rpya)CK0)FcgQF0@V;?CS@?u!0j z3B-1{`ebJ1C8@7JM0vjA3~7$Sj@z6Q_vt&M=J2=6;=f8a@-_>LbF63GIvK`WJvjLh zf<0@Gpf@jQw&XUx1ztayyHHL=B}dvsOzUXItCzm^DdRPcN572$ALD92{g&8|)$^X= zT~A1(t)~>T7WJmcYlLyRGD=5TVNl?;&nz#$v#P(})r?D6jPULiNxz@FNciqma&#OO zA}nDz$V?2T*WUZC>d@e3<2M~(+*&#EDv|liS0u^L<)d>vsfGb(C8r}F;d)6I?SFwp z6?I)_;bFLV$gfWBF#BaU11+#u%DCwx)L)P|u9&k}PXIhPIyUPCmMR?j*garI46vgr z7AImm#ouRD4qt&CU|3s1vynRCR%b3ai}?x z-pDk~YFTi`$6#xo)Fr*dQM08X&Kg`4u&(j zbP6E#F=XoM8VE}qAzUXog{sGMj9+(vvgh9^mKsXR<5^QjD3wYQ4}ynhFehuYkQFSI zA=xoi#8Tqd9TI5?ujpJ0makJ?9To=CR_Sh6+6H49x#GqHxJc2l!v|`TTCf0XFdWM> zVUb(bs#Cn(s47iNeTXz^sCpPQ>Z5PRU z{=+IV&+qcSt1I2NxHcwMLQvpUK2 z%o&ttPZNH^BUR$n`E`dVv@<~+AQ}!GiPacQ)d`NHP;Xl;&jwRk;XPqy_+Gu8ycqUE z%cjm{p6a3 z=5bOlfjG)2{m4V)?Ga8aem#n%$xY`huq&!tz{e}0SzeVbs2zz~<S5_vHiXHa(?m|CNESRtgf_j7rsI|^3|&tuzkwV- zt(wkEE{?mT-Qv69aLJvvcVpV}_sFg(F$ecW4ED`jT8I&ASaOaklDLw&IFoYzReTTS z2URDJ6M54PFMhofK7A{>7Vm7!nd4O{ulK2L;Yrhr+>y5+M*409=T@@DyNQoxlvuTZ z7}_nTj=CCM!Hc_OiaSm9%*pm#>@OK4)8DHV8Hze*@cbgJ+7_-9qO**xJ+(oaxBWcH zzOyQIPSljIS(*BVrris!S?R1652uJoA*0M0TI=H|6M;n3^Qz07r1P@tku7~b`rhRU z_J$c_{Jy!`JCRvmJv}kJ_UYZ`vt!q%ubmUCI&%weoA%$8#xL1wYnz*KYr4`GPC=gj zU0R=74t_Qb9oY5%Hn;-ueRNfCHCNdCswR2?N9Xt4;G{JarG@BaB8UIKaR@TK0jwHo zJ4UD!56@49YU;BqfbBoU<==0<`|Q|0^Z`Dm^g3xw&NFAw{T91GeLm-db|AK%y1V+J zl`=i~(}S^l6vkkGa_C#GYeFFq6gzy_I**HnSG3t_Nv>=P$p$T@i1T}^wfl?+NbTQV zD78b+n0s~pHJZCDZgSs?(>&@9zUekUp{p-_E*@c9yhsf+p+L>OB=L`3?xp!eQQ~j? zGGpPOqo)7fDICjN3wKJ{Fdvw?O?113t7|UfG{Q&x;b}wh+-YU>1}V}aWlIJ+Vmtw; z_rmdLFm@=rxsrW`>&GQIutp}>XSg<8&7!%GfxZZufeVkf6=%#l5*eSp&T96grdANG zG2MZ;RE7@!R8x_(d6kU*S~kA#UlXZgPWIbQLSk+j@#*)sxr1)Ct4u$h-)((g)+#E2 zW#N}3t+)?1;(Om!yjSznSxFt(-ut^adGZhWsD9{eZfEpvGl{Q;?6dn(=l*GROFt{x zktyerL#QE@FL}z{5H#}e6>nw$StrUJ9o|o9NeKmY2ZqmpDxknVLuH6oC;!Rd7x>F; zL1l{50kua?ch4C`&}2ImbHjrA2wfWHNs5WOtX>pMta_FmluQL34Fxy}`wTV}!uB(a zx`^n7xx!=Q-Q7c3Ai}9?Psp#IX)Sm!}8uDAY5nsXFM?)B!C<@EsUVITyiqnMsL&#vEC4 zdd6D^W638fCDU{)6F%9-^^##{@H7a+utbiAutL4OTE$e^6*zlGIy{3ZG+a3Bnm|Y_ zc7+Lkb;k&?h~@ajPDOZ*V3b}+kw>bNgDO9^~QRaK~h@U^Ti@hJ_72O2n;wit_Q>;_o45p?swW<<=K{8O zL}XWmw?VZr>DmsC{R18ym{u63(Otk{5hK!>m5$LOY0bc1#3hxpZ7B#|9#rN`auN? z3K6u(M>lG5Ud3`4TcEh(YdCn+ZxKh4ktgslO#Y-Zu`1%((5Xq!4*8LM+GM;&N)P86 zalLN{Ya*rQRrH1a6j^g`iDipNd55aGDxk?@K9L(QuoE1l7rC6foBc_}RNl-%2`y0F zzz!jy?w}xFNmkno*V29m_-enEFfLFRuaPsEE!$f-(j^y+Q%h{*gn?Xd$#q+{bOSwt ze=v>wn0$G|j8YV7eW13nb(YK)=8F4l97h}B+mmCF3|)!d)5?y|4kYE;Dk-~l(AeCF zqUPGM)cvWOmKNR3vp@w7dB)RgC>jx~7A;rGspD6xV|0c7Vn7VEu6@+R{!@dA<#@2a z@g@^&}?6^#5i&Gqi)E@WVA6uclJJkT$lDohcGK=LpRM$=X8?M3b$3;}WlVlZ?#% z!$v>aD@ng%+E@Iv99BZyhx19R7HCBu*(BC|q%W1yPmxD3bz6SaGbTz8-O037BDZDg zG+cg&&#!5mF5rbs`#jB<>l3^4JH!5xFXtZQRftp`T+R4w)7!1of8G?LlNoW%{2=xz zpT21#-e5&4mI@>P`Ft8?uv*`twcf~-w$eJSe;&bKII)P@e`tt#x04nA zo;2}q)DyOp9{E}lubbal6#1*)n9Zru^cWMPh2)op%)pVWA}in2w>DRMyNJ}%)&Uu| zz9Jh5W&Qc6EH0iIzE)ZvN$&8?#FVvu4%p4E)qk&i{{^h>&5nzIdZ4xL=sR*t(+|D_ zGEx5FIo1>}5a3jl=5rfE8?kK-qQeP@4?o~YDU;!v>7OoAga1uMQB5TnH)z7C?+`xl2 zAzCXFimvvU6pyQQ(Tt}=^E4wpAT^Ntup$M<7RlukCt*nHG^Hj8n%2M>IBYCC$!o{F zL8knoI3O$uN~#HuY4TAjZ$Qzddu?Ma+8sv#{XZb5Awok`4$UqZ*QSPF=;8EWbWBKH zDQL8XxeQ1@8uaWj!yvdrld(10Ng6Oh=Oq?SMceGujEJ|RYh=w7J`8E1K{#`xGMjGW zi9-F<97AwNXir$H81xLPhhsobn<)foVZns=;kXq%40y<4G||pIwJZ+@IDacv3QT60 zr6;8{XR8z=X;`v>>CvDR$c3GxKaL2J51LnRIv@pu67Z{Yq)&IUY*jxM;C0CLoPh+p zLjAZ<3XJm>PkIAH;RK616pDtB!&u-k_B_jZ5cJ%}X0aaKjj&_d1H1_$%LCxqa3D|V zw0}I}GzTp#0UBz?AP#UryHHCfXkXAv5Ae}+k_&7GM6>rI2G^SBUXLXKv8U{`1W+a8 zP#9;DXlB%ALQTmmm~}^Aw8DFBDSl!AZ7nEm80uI!1g$&*DE(0$Ez?vNKz|ksViMxq zYY4G4v3P;*kf1v>S`bKBRHA%I=;jyW`*;dk_&~@OtE}v7p@z6&N(7Zb19=U;XBxG@ z`7DS-4SHH7=e4z*;HPy^TT?NP3w`kDWNU1xhG7mr9x@^Xv<4!W1WSy?c+LQo?qCsf z0a|NZY~FgWMDq>W;nxs(UF5tuUzoUi^nDA8fvuUblHR7gv9Z6u6&;Dkt2IVdxwk)v zggwAV+~4qN%fM%agfH$c;M)T;@xX7N=VN);TFv1S8j1&pYksY?_^Kmg`_D^lJbbre zA=1(ok9X_!#!G7hlAPtar`orVqtXhapI{}UMkH_-hlPGo?th6dm4BJDW zD9DVSasTEcCic6&TonI_d@+6aDKGWw%`AzTYcFT7_Q@e>-NV#veouxE{_nH>&3}EFiPC?5ksHP5s)u;vJ1z`QNZPE*o}saX zRy$hjqKm4ZjnY0#0qIPeDUzAHOQ%x1dxKNh)7HWvW76JNg$VJLe?VOt()?ZQq{^ zj5@oP!sAtI)kKWNN)>8EYu2wzvMCI5PKD z>Ag;oZ22jRxU@NfcYQ@P%~_x&pmvXqe5;@`mbj8$$cL8MTOgGqr9_-Rp)62c#pPPw zhoO!MX`ac{@*&0%=az<-!3v%6I! z*yB0|>@lt%$I*)0e6)!m`z+Scaij=d7G88^VI8Ws0T;tmLR$z5bA~a+8!(caB61J# zvZ>kAPU83DawG3z$e6(R=9^JjGU)9noBl&;gH z88MZxSJfWCVj>Z4t3y<^qBMn+nJ8yng1x&@iOEXGoWX~7H6U9xm71lvWeI4q5@@H6 zfU6=+BdEc*rt#;D=J!XJY$D_Jfw}K2bc+T>YR8# zTw%_DqoGO{Ivg3LlZnq(Nd|qx;;EWmMTd@{<|0IUQ(kkhLk!~e9uV*6cC4(JW5R1j!1nIyY4hZw|Tp0`FPo1+k zO1Ym#TrlFh1=%izEgV|iot}^!CyK`NfmOBt$Y4(}M!>7o&#_g%-byr2|K;C`1mBU8 zx2!Y{OrZIhSB-E)L*y*xnwtt}PG|WO64_eL4anQy=SCNVT{hYHYWXkZLu-YPYb@`ZdF%WtA34XxGVNF)>M};jNJ%-S zh;8=F88~zo-5Mo&*iIMiOe}d?nIaf>s&+l!mEi`6CKb&Wn4aA3V!1Ek8C0l1rJU8D*mWVCaI0EAtpcT^Ctv|v_ zdKK>{K39|9_ePR!)Ijzb#+|09EH4x{n6c`)Sm_HGUPGXhTD9~5Z4v{mw8%tY^c|AA zLoDiSL=Q?m9(^5)0k0U>*MTh_(VHJzo!U1gGVzf^Q*w|ub7T$6c^5w%`t%-Y!BYC^ z72-jg=1wY2R$s9U85mzh^-nqWc0F9&yU839G9<>Elt&OWaV2yF)so zAFY}ZdWI)nZa(?xZ{#AW%|#*E7-{XzS68R=d5+*E&Qftw&sUB|ZvQCl>peqK8d_0H zX5KY4)shV&UwSD^v?S;4xmllWHErcVv*U!oYF6}ug^U%)`wTMsvl7iRRfr!ewR82r zwNh(tFjgLoRBd`^b<((C(()NA9IK}z^ZjuemU|MfEX#c=681vT;gT^KDPU$>DdD8&}!>X;Mh>iR~Ntxl!>YH_Mn4~N1%q|W-K*ruU^j@q9-x@2KTc4R_r7h zFqbnv#@JNH5;x|=`6BF&SV@Uam0;BCHj$kbO4lqEPgww{6^vlfMrgARaoi+&0B;Z` zLO92NOck7;3^)~aF|ZPI)T!!rq^-&8&+=0UtfD|&CeZ95KzFSgYV85FRH}-iq)ou} z!PGScda@cCZ)P3?`s74Lz>8_U%;t!M)@#gOz(}HG*`hWWK=pK{an#)3 zUtt%>%hs&0`H#mejSNOtb8nIi&TvJRUlqv%zm%_K1OFbW_;+z<>ZTmZV=U14@&c|(m!|ag<1h>uy@+qZCmVU{S8GY*9?@d2t`Jzb%EkV3|6na zqY=CPk<%5lSVxxr{(`kPGB{}drcmod{^Dh3;1xa^*;VPY@}aWiZa9+Pcg}xXk%;R; zydBhx-~OVB(y9L*mk-J*@y5S=lNbB9m&+OD`C|2p-_MQt72Jq)t0&pNItepudVBZn zzBt{xiBZ9kSf+L}fq3F_YTqFGeBhO!JZqmJOKjNc^AQS1P>woOm&fLd=1DKmOtt*H zBA1^^?5kf&7OzXCB+F4#f$8X;s<;6ZVCo_9qCB=h>&XyJLTOIL% zU>V;|Xb)hK;?D=d&?N07E1Il|Frh8Lx!GGK&F|-DykRZjyqYW4KgXAvR-7IU)Vz#O z_edcGSA3kdUeT9sA8FFgJ5XM{fnOESz{F?XiAD7$`tMJ2ylUKTb`#!z3Sz_Hj3pLn@IIP@S9@@ z(cB@XaR-AO*hue<#hk>Z@a?0Msk}hq=*b}~wUxBSC zvO9FJJgmdeaydE9LaLtm&%h4I7(KEJ{S>R7Xfbp;Ljl={vlgySge4C_+rkhvG^qd` zi__)^Xu=YL>VQUcvX&-Asr%s^K|1X_0Z^%C#naGgIkyq+7PNHRN0+VR);W+TxZg?` zFJsNXqLQ%c*cr!4jjXA6Mi3pW*k^4|=I-#{4n6K+wI-f0K+7T~52taW38a2d?b~s= zJyEzJUQtvrPBm1&mdOMqOFuOuQRJj2%nDgJJSf#;G4ae2ZF?)VLrXav>pO74{KXW%e3bnRNVguBN`c?oZ)!>ZjCE zw?43Iz-A4IIsuFbjV_vXhuJ6;P~}f2Csvb9J0fJXprMI`fV*(iaQX&(f z2s~4IBgb(>(PU?h#GWUr7O`s4qyIWSbLvnO)p`e7nuMOV+RD#stEp4>d49r(Q!Z6Y zPk2p+xQLeT(6Sxsi+yNdvt+dyS`;wfGbKfUC#yQ@hLsqXCzZ$UI*X_Gcm6 z4>Q>a?G7X|uNe9<`b&fIJcqe;Zfww@s-UC>rbe10VV4jo4^!O5Cae(x?-15YXbL;Dh=68JbA%n)&>t*Nc+!(;d2F*kdAV z#{;PHLLadpX?G$TCj*zoVBM(Wv((csc#e}p0aXiW*EkDN7Fjegr>t3R3nTut_-7C} zwknHJYb6BuENnJ=EHbrG3VX7P{M72z2+62b2`PQ7iyAa#y%$(5!HSsC!Zwb>^7Bg2 zc?|VgppHFp1n}%6YrKX-U{XE1fv(mqhTkjoh-_T@H?7FAZMD&n7(^_v!|D3 zR|7nU*#qhj3Vm$q;L#T3606D1YKK-;X<4Cw1Oq*`la!Vx0-ewRDIGt;$yBNvy*0&D zhB8g5D|7RJKos0d8&S8wqftW1mTh?0@GoPUT&%+$Eh=#mX9?O$h*Q`%BSB><1K%wt zv!;-u7Ab>0z;Pdkrt)mCB;uiv@*KE<_F(&{O8|Wye(g;9I&%Z(L z5U4{jEd7kyJXn5!WBbvpYV`EUEJjx|&$$gnIEMv6NIUJA#Vv|rHRYmJgC7td#K;O6 zmQ7iaZ@D^6L5r7x$EYNBAydF89h(Qb1H3#mmk;WM)b}3QXkZnnUm(^eRDqZCLO^rX zNG*5SHp`{S=$td!;$PjsCH{3AOX=ah=rr@0)XJtSh!?Teaa*bCk+l~LZ0jpJMVjKL z_(3+0MdW{=FP2u7OyeTou zze+gx+irb`=H*Bsjr>oc%a=wsv~%2S&6av4s-NSN)@e-IYgc;CXpF@z<ucg!eyJw{<_r00#)R+3Ca^U@ZPU6-= zao^RSN7=mH3Gw>yX>#cs=5piHTlyyDk1rAb`#*Kcgy9guc_)w@3g(0|{Key7>yhb1 z_puxN*4&7#`4(~TUY&ZA?A+{i?p{cf!Yi%+)OBXY<>^WY?gg!NCTaT3Z;C3{{_nG8 z=r7Ok&g7C*S7E$Hj|P4_O>0MHo&TSGPIXnDi2laCCem)0D)I4YnffEn)$A^l3u}#+ zmzF8}-?YkE(3HRS+g_~!teSVzfGj9oiD;I2exmsjt4|MboeZ?+^(WJ#PbQOkUPX3r zgP{GDRotogi~Z&x2Q=J{*9S^B>>HBu`4>9J(yCm2H6O~jcD*cJLe9M6q?dFE8d%Mg!@Ebf`-NJ4VXuY5C+^oWl!&R(ID0>& ze@;tnlY;E>Z`q<@bOkQ)>BcCYmb;TJc|XMnX(G0E)rky0G786={&bCe)SpES9#NlNFYC*#oLGw_=5%dazHdjGJ9Ni$Mo+)*}sRk5WFqKSzO7>_m zMGxb*s-6OVEs1(=M^C4-&|YR~LYeja0pn_vG`-0nf;zPy*l2=WHCUJ>(_@bxD`gUu zdB%oO8NOo_KGrQE5Nq&~5b}I+h+E`vvXJN^-(#(Q!3il7abJYS(FAGifGK$FS518i z2aEx>A#C_ynX!mzZ5&=db2dMtp*`V%SD9kYsfU(`w>wQ>(`ii2V^TmpQ)+1$orusP zF-XfqjU{73Lze?r7TOs?TO}fM8qgzwB-iNsdkQS44pU@4j1V(nAxM1ipQeatYCgyw zV-HM-vB{VUzc}SOp$p*KtDOrT$6Az9cL*Pf%1}I9u>}&Ta`X+6qmj{)PxKX|4j+{c zQG`LCPW`>_cy@XEfz?tC;Z4j1GQ^e!9+qE6-Ed)(I2Nuq<}5XdG&QgZFFnB2K`>X) z%^2kiF|rKg;pF$!hwqwG5-RCOaNNrei1xyQ%I7WVq6PuOktLF{(jC?4#E-qChMZP} z6M-}??yhHmUAePi7Gn$8e~>KDzfVDIK=QOKe#VP=~P zw5(FnP>N6ZaurJU)xcsE`Dz4Da7>1=kwQ$$V;oh+W~AuZ+#&P5-%JiLh0B-Hvh za@*N`&d@U#phEf?BsH?V^&hXf*}PuIDg!9%e#33~FClm{M+3Iz!t%V_S7;}Gp>es_ zzdE)v%#_S+kqXum2BJ^9Ni>emS8LPL2EU(n;?Hp~XQ&YDpDygm$t6Q2|8x|ae>s1e zBq^FMo@jKUbbI>u7)Kjlmz=)rQN&ot*x zqlSOOL~+x`-u{i@~B&;FNl5pANnMB zcqeBkc3mDfcV0kiaBfvGebF|#}zj?Lw(-(8#^GU{6#ou*K-x25q>6Vq@_=9j9 zBYWupdHg+}rNI0>rJ(*670{WxPUC%7FRj+UpJEGNxKq-t*BM!z8xTa7MqzZ->lwqBb)J$oPc@kQ{% zs#os27h0R#V#Fyfnu?TVt)B{3jsCMk`>}u#a@%VN>XdU;yFDO$Ps@Vj&;MZJCm%}e z_@gU_-EF*9oBK;X2K{7J(yP`_N&1dV0rmULkY)bmfAI@Za`o<M+PKDdTYYs`$xnu1&f@68G0{OS*KGeSLT-S9bPEdTcNGL!mP z#qSBpBTvc1fh$gtyGH7g-oWkd@)BR>pz|qG9K0lLG@HzYa3;t-xbvZx$uBw;W z)zX}zf%3GfvHa3dS&n>xf$1ALl1K4qacu;zeR7g6jiVaVIe*r;&!<-;E88I_3bA>;rMYJ|#>mI{_1af(?8Xly>kz;f7$4U)@|CW`4(nZd-93ak8)lc7g{Q%}T{!JA~VLIVn!!h)dnxpJx zLC2aM){pglZZ0@wYmJzWb{j&$ zZcm7(h^RF5oP?&L;!WwpSv42Hsjak0Re+2-c}*G=2AjoMKwHv6qysjDXn{Hm!^sLs zt%|_iLyj3l-8OMlJ$;kLJsF`2eY^xtc6=^wmcD&;- zQ?Uy^`OIdIo&omwD0${hT1s4SfR>( zm;uf5?vXFyV3;}1BlW#CgwUKdPCV$qXro=0f}Tmq1#eAcLTwR5(H^VqtrE_Hsi46y zlhM#F&?I7I9Wev_MCRk5Bnp#<^Q$!`uQSRp)#OqV(aNcbj)4_E79dl+ljSvESnP;R z#NA0aTnn7V;Ey^M%^4teJcKsQi$oig6sv zTK`HjrPLzG9%&E>hA!Cp7V*p(keK%r=C*wBx2=nu5^RR5A9g%!EH&H!zquRU;G%I#SOoiMV{Jht9pR^a1>9<8Y{OQ zcse(lU!{ljdI8O(n00)(lS6Cs2l|p5|L!tgi(q)2occ2KCsY>I)MB+-+{_tlC{9it z9SpCI-u!~Z1srQY^j2fQshs)_Y1Og2Z_ZK@7(Q=CH?4ZUBX0N@p=4YRna)fq=rqoA=KP|C;m^2T*J8fF%*t$O}b}Lp}KkS2uy%Lct*S947NMq0stoy9@pX9aAPab&YDtZ6E^vU4C z&qw1I`RYjCl)2+@J}A^9?*!T5>i@^YlmBIfNhigOo9?$$;|u>OHawm+u1Os!oTO9blZ?G4D2>>7S{xjl^*e7c-%Y!ahTw$(+sR=GW0W zY@(gIiCYb4zcG`__c=FidErFZ5qz$oBJ}{f5YG7=8edOSiX6e0#TQHWTXlMC%4B=z zT)V7T5e${!wsNdPzQ&Jm`(k%fM=WCvZ4NL^y7SJ z2p9S2l7VtY=S11o06lq>XsNJGBbV?5oJ=!=VogKu8*Z!45;0rZP>kgO=|bD0;Vi5M zG#^Z;?!v;bo_2%DyI6}=*J@`;kI+c&3XgL=kFGG6wQR@WTuloUBLR{DRt=!WK0}Sv z$|@`~Hm#-JYmLFvDKbwPvBYr14GO_y5p=v3%^4Pjp0JfR5w6>?^>tMISCZc5{%OOU zAvLWX4A0JoqfO^fcHd;JYVVC##A5rRnp|iS<_uJM73{|Gu@0SOpLG=LELn(zk=rz; z`OxI&Gie^RjK~H4R3=zVDfBh3~AIzJA;pP~{ zH95pWh*h0>WmX|h<8#Luj0T5>FmCh1GB@S(n^wnV%Ujg)_5LVseMy6cEZ0k_Wid?B zx#8BhJ?0FHV=ZTQ8lbc;*-o2$#X4?VzBtxzQ?YRRL@sJ@HYvG}J(I2TC(|CumOCpH zqkr0#&OY)Q8!>07y_o3cVur8dsJ91jPBa;sQT4lrIXj@qQWD}lC`fjmEF<-YgQo0$ zCMuVD4*hV6+~Kc$UeeN>p2 zIg<7B;#=l)J*q0@$*3{G^?LEQuX9oQpD7!aIC8tWoTGWYG4eVZX zlwfw>XUG=<=JE!wT8NfJrDfiTq;nf1xniD%WADG=k8b_k##F94Et2?a+4oM#1c}a1 zWO($Q`N>18rX>Bs8ehEllXf2g-N8|MhQ69ia-F012QMpBECSQ;k~Kt}oX8ECy_Zd4 zPwKZB7a0a^FRe$u{)Yo`p4UF7YF>Qz6hi1e+4Yo6?~rqo>T6yhakEy{l~c`9gj8uO z(l>qab!Wu>(hU};5_Q5=G17b-rEmBUhi`tx&9^r9nP}sg$zb|buIskvW{pya0L#b1 zl_7VI_3OCYv#>iMou|)rY%ucB1vuWF(p8(uLvgJBQ8&90%RV4vn)R$&=%MHF2hmvMrXjA9P zTFpdxJiGAtYRSdJW3-Ju;Nz?g|JG`n%?b$}ST!&-c}1oN*N*7SXqrac2(u|&e`=a* zw}^u`onxdq>3!tRo{c`6n`L*14(Tx>X}f55+jjJyz~j%pT3O=jD`C)Bgq^A zLU`uRJ_S)%2VYwhYXe!te>SuUJUiey`3%K6cuCr0r&wr+pu-?M8{vGH)X-X)#!8e&B)MV{q8*S-_ zgJWBYjF&OUvqe#lt|^16g=B`GHE3U>lKIJw4hQ%sJ7Z2m2rGCnRnSS? zZd1EII@4Md^dng_>O`?wG~>?e#P?VdN^U*)fQU!3S_<161XMLpPnN7Dpc3guN>A|e zpBRtYM-)+u9nexk<);Y|tpN(;Pl_W9?`0pUsOG{jHXYOO9zegJGs=$ArHQ@J@#Ir^ z>^!7Q09;CIv{!? zGbqR*@38LE#BIjRI96m)w-;85vxu1#IF^NqK|#$>A~m+_AX+S*pC(VZP7k?nL&c`8 zGZWI{PGB5?DYbM3J2VaPrsB*+7-RgDu)()~f;AEB_&{ei3aqHJ#7|k`I*hDV?Q>RSXdVwj$duj84 zfc$HezsJ~WIrt&z_dXd*Hg2%}&7Yqc6h`F2DUmhuJLNR`e1^Ti1K*%sm@^D2A*(@T za>#q9juQc=NC?PBs|-VfKC7R;&5D7lskJ392lSG9dt@k}z3~lNg_&Md`b56>W`^@e zayI$KdB!)CQa2bwLm#89NPd`DH-C0JSz>sNH9_XuBMpa@^=#HJ_9T9KuHcd#mr*Pq z<`P?EQ}Mb3$FtALogq^k0xmm9x#4T*=^y%a=}%f>=2eD2JWC!(zby}cB|0e-fYBCb zlkU&S<_%|-Wb}z#+%O|{-HmHS-Z4Xhk5B{3b)VGdbIyJLjAT=`%<2OlR?Y73GX%VD zh9!^;9MPv!3HSWK8^^Q2Cy6Vi?dM0Mdp3%heB+tZI>1plFMl_~m~z7P{vwCI6Uoh> zUR(L3vmv;f;S*z!-ZN)lB66R|8XTTU>|FEocDix%Fh1#>*TzZw!egcqSc~jo4>c`SSP^>%V`U_&;5l z#BclV293`oSV?3c?le^O-E#DpKPa7rE=)LZq32{G@ZIHv50L0sWkbral|z&p$%- z>j_$NZ@yk?Ev`LEBF7gTWi$2u`KS&IYjpdj_KqwqN zrKPoQJ%PsfW7z00=UGfMV=Kf7MP`JNmF`%KQZ!vaXGnh>97E-}u;=DvbgU7zAOYq| zWu2uxPx%O1MwX~Q8`C9G3zVWFGlJm&9Q<|#Mjm2pDuXDqo~3gXzlCt|f;{yU9CIjU z_S(#(R^hk0qxj3(;@E0!hW_0*$hz5nvO^WG>+(aif~2tA5=6u}W8N zleL!goE}Z2HU%I%B^gtrjdJwi(ZJGRm-ar+cQMvnCrmvXBqvyknkH|4_=Ki16ve!p z8z+V!1yxX6`IEt;tKlumK;~A!%FIjv^iaXmYpU63QkP%@&^<`(wCwjSznCOjaGvADU}~JwH%CiBemGkzCR0e6>i2@wwLtcWtT5}sBQr+F z7CEpwNBJ7MTKU<=cfZp@xW$d8&-IcwOzv!!yCf#<)cC|av~(*E!ur*~0QZNS%ItLH zASjk+&c>>^mr>LprEpwQEWU$AJ=*018=xM`&lwc8!+;_#4fd$F*GrSD%&f=H| z7$)cWl5-!Nl=z7;MyEd=2lV|T9J(ro34-PJdbF~NZO?o*u{ug`37eOaVb0*0Gsws2 zb$tiNxc@r6m|51-<6Z0HY5O*-hiSjJ0_G-D$=#WK7q}B`$tOf(eI0~~AXmtvdi@Y} zTW&qOmb5ld6F%$f-qXY)ZPOeHd1`oN#acbJ`q&k%@(h*FR9HcqBv<6U*0uO-%E%3` zV@Kw&RPmanJsoFF4Xe-cWZ8X&*n!j&d}sNDOye@is%t?#;!66|9x=1>vZtgz``06G z>XMI&G;hxxglYc=tEGSTZyJY)>j%S-^T^pU_IK}<#d=&ivhzM$u?obmTw$*3%eFnwo3Cf67EIn{^|3-R%dB&zp1h~r(pFOvw zttTF5vZAvH!y&G>t!~Pem$UXql!s??LwT62%--#4DtC8S(X@J}XG^gbl7*(O6L_b- znRt$g8n?c&f}6~{x%vT){=V!i&sL>4y4oJ##fse z3_m^u_2Ix=urF(9n?_U61IUSpRf|g1oyu*)C#Nobao)){cWA!*9&rgqKYYc2OYF5- z`knKw&C0<8JEnUKR2F)q3tPb!q44(zG=(8~K4)9}o`Or-uPPubWZvUAKT zl9fZbkO`S1C_}B!FI3Q@)1~}u9Sj-hTaSkt2%sjf8 zo+cXk$v_*3EXLic4s+DUV|69GEJIH{is^M=iK7RA;W%$_m7?86^eRv1+be>+SR%fu zLorR?FG>z1i&q^mQ5_UY|B{S_6aP zX%i+GgByIb0=p?i_23v~w>vbUPFutKtj0eJGvqVAO@1}Qo7RyO9ri0UT?GEgnn4kGaoq z3{CAic^NrqQ;n$KzYm|aR^(F+L&|}Rv^c3upB#BGS}QqJ zZC{#?U~OVmLOy*P_!}VEP_w4-Ji1jv!&69ySXJH-O}F~SQ?A{~HUIgf z=4SnxE}A(SMJ#@kxC@Cz)VbN6kPgTQDuZr2iK%usD7p zUlhZuBUa-?KoPAXGDA35HxHaTNUb6doe|6C_gH!GZ39C!<_wB@)8F=khorx`l6{6TCpQ}XcEM{;ij%ZX@J$&V zW!v-q2rsGYXIh)WoB{5J)216qws1{gG(0mx&v0>u{(r%wFlR3tEJ}+4po^Q%BN$~# zAyN%?v}maUO>{)J8);$b3PzWc#4U+a>G;A05RF>QvZ_ZJX(&i(`4nNzO6^ zN*|P#+)Ij+tPMrJA9B<}K3tQr!?2xE{&#C}Rvm}qFP(w8`XmNwXdf^Ql|jZ2G| zMe30Hai3v8easT68)Tm&hF#kk&#?}~YF}VUlXG&fN`k17@6Al?y{=CTN(zzVpi>hB zMWd%kXDmP%^8}w(BwqCYM4*Vi`X|vQ3Dv_(cz463iE^O;xtTx%LBg6}N4KD7wABMa zOXE6|3!G9ArGu8?EHZs3-Xgyr*BaS2g=8wTs5@q$VcTp(=J$;xUIVGcTs>*0V0Bp@ z6|W6Wh2xqyb)sozfk$B>7mVhz>|g;GV6^DT7TRpF8rAaa37lSI6%^!gD)DVt;u3>g z*B=1!Hq(&X5sR4e#UUvb2dpwed#F$pgelZ>A6) z#Bm(hX6Dg#&ft!V)WfMW1bHQq=8GAoDur{iO=oU#&a?(fxV@iY!e3vhg&AEw{Ay>K zXSkBQb~gKjY8G=@bC7;9WuF1D&(sCgW5JrtJtcFlDK}cT#yp8WSBn!hV^g{M}`R2=UO%f*dA<+qHN)>)C+!SG+_3?lF3 zH&K;B(^jRWJ$7AZOuwU*axs94Br^MI6r=tc)v84WQSltV69T7LN-KO%YRh(Ly|+zE zk55d!ops1d{=mz;-X%m!`R$+M>YPs(vt)N(YUS4XE4=wz3e^b==XoFELKib6PTYK- z#G0(G@Oh*dX^Sw6pS|k6Tx+-^m4jRQ;(q1~qkAP!mm-?(VWP1?RqY zKl#l_+}`{is_oM+j16a#%;qQFpM>L85Ic0P*w)j0`y(11)qMumI({b18RY-x?S0_u ztnT~%@AKS8@*`Q;kBkh07&sb4%Cc@#7|n~O{8E=D8A}uRy+7x< zSCYZjRfy?Vdd@w6zUO;GJ3ew#A+0q()f};L*kZA9`<+;?s$J zCjsBxNk9q69@xk}<~Jr&4}9`G4!>zyn38fK!$>;ZiPHL-`zwY0>mqPnt}D|e;+#+k zs`OcAS!d}xpN{t?9h+|g!QRT(`kzUXtgBi!|5lej5h|`xIkRjUPDpyCL-C}$BVdtD z+?yP1_@vcGunP;{WhWv@8im(nZ<4)vI_9h}Lk<6dSEX_=))|P`duUefx!os&zvgC& zm)l_bMxJ|ElGN@_G4`EbyDG@%$%8gGKQB@97gW-b#rKmino~Mj+CMr**l+3Jge{=I z=@!cxXW1HF<1T$=j2Uv? zljPcb(M8K$4A9cbcBu_5SJU>M&pa=`Dx#8AF?c*1=0PKT)j zC8D!tU)Sbj|Ay49Bsq*>%&2cXnzV+}Z_|OFE@Y01!VPgSmX+DHL)rq@ckyGMQda9g zi}?nc)1|q%8KiH4vxD zc2(_f>Ubk+5Cu9I&O%v_N6Xj-l)96n&a9A)C{`3M4EQEJjZRctU}o5eN`xt#)tPsG zHgv3d{tSWHu(>i~!tM&G>$8F8YO01Ak7jck(<|?Wh*b}etRhMItV?1FD)1Q2aE)Io zAo>`Vj6GPQl@r?Nt2hv4$)EErj2T48^BK)nY{sM)uvk)RL>6QrI#CmoNT>9bqFKU2 ze?qtimy$((00zx#hDHmvs%+X-bwyzq192X!Tq{(Kel>+1#}&Fx5%XY|rd;)O#$f7WOv4~+LFzWNEYay)6Eh`gW(B*@6?KpW$ix9q z0Akhi^@fHv1p=Z)7!2i$LUWvr78VIMDygw611}{gE7b`i$f$zfl15DShKZ8DDwt6c zqOAx8zU3&OA8hEMsi4r=r|1<3xP3L@^#TIvV_Ojk(Dqzxt_7l^(nnXR8kz)4%{J&} zpgx(#QVqE!d0paj9H-yXi8lC*_ykd=d*dI+f#Y(}uI47O)zJCxl4rJ0iA_)&-s?IA+fds4MZ zsIXkH#U3V*wxZbsi1;GqED9l~S3w{u+--^Fm5AkOUaM+vggT=asEb-DuONpUhX%p! zQLsy|XZ3@!Lw}%vFO(Iqrp&Pd|M^;_?LQpc7K3vCZ~?A4B)?|N6CkQUon+AX-+PEU zN@J`>VySgy-4Tm$nXBarD1%TSqq;^#giqihT663-)|6Bu)K*|OVumS0!m0;!tH@9W z5~BfujCk=;I;f}61SU5k-7dLf3|!yS0R@X8bj_XLXr?|fUp6ntt6K&HR1sTjmRPBGb0l6)y`VwUtA@*aSR04O*umP~=3EAB(i#+OUI^?jfOWcH0w+b`s{Qu? zUiz@AV&V5;lc8zx$)S`K20>(18t0^*Eb#OxO46n3L^zGA#8JW==Gs`-G$RjQ>9Llf zTg;Vh`BiOv47e30(3}L+R7^F!x(@>_Yo|z{Sru3{Q>`D6puoqb2+ce*uHG7Acpl>d zpX2i+l(O^!K}H6J-zM>hlP5 z7QJ{)nrsHuFs=*1^DtLjPa+wo2+?JF285(Zv`>Aaix+>FWFXVZ4S&aAy->p$S;yzg z@~qO{Y@v1Ut(JVMnVxH04M_0}|4O6IVq79)2VpWiXd83$uS~+NU9YQz9Z|COHoTf! zjtR7K+l4CNCwhY!`odkN< z^*@^M=-KPB*^fCwQU3opIh(!uiG8+d`Dj0Zyo+$cKyky~eh}W?N17ay%g&WqP>yFm zbq&}uiaRHb!c+7---u6@R5M?MT!<#vo)99Y+;e_-igxaZYS6Vv@E@6yKQovSUk8TRGI267QVgJ+ecWi zZu!ZU{EEq*;F2AjhiNBCdvTr5`inVQ79?^;d%AX0s5k{%yyQsH4*rdCy5sN}xHdL4 z?eo`#^pm??9u_uoZ`!+3=l(4@ee=fH2zsx8#d3XdLD~pTD%6*SE{rHkxnxq-0zz~` z)Q0Wl?HEj?R$od1J$xlcgRg#RYXAAmLb5$KOqzY|{IX)4xx2#UfY{dljM_rs_W;## zY^GUf6>^z(!d{BP^0CkQjoj;!Y5sQfoqa8TXT_4gzRY&jo(eIt^0gWaUb4V>!}B*- zOL1%2>9M;P_Wgfv$ZW%F`rM6#dCLPE=I!6z7~AeRwL0Yb?ULyv@T``^P&j|vx{+j@ ziNyNf2JYOXC0mk|Sbou9FGaS^8hQ-is4Y1AC7xnGsVJ5XRV*}O<`ROgRO09I(7`Wx((d0JvGPc!7_kt`B zcO}04^8*Z>IYh;7$k^kt2QH^r*DEfw-BW{}snv1{h3HI>IRZjnJi9SF_2i`HINWBs zb2Iz(0t>5jsq0LwHhKkq65PqnR74Q+d}*9e4p=c4Fr$o+V>#+1k@67=rIB(HB!Wc>cxjQgL@F@Wz z<#eIX+$5yf#1|ppFrgkY4zX9F^>)v@W2U;-W>14+jCaI-@f9C~=x)APe|2Ja#zjpA z7nw3JeN#3a+Nlvu0vl6mRMEI-)kB%UJ=H$;8#^94VvscnOhwg+?XWsUbm4!J9vpN^aiM@2$xTlSBt#GPtBX-I?T}lch=?qUxyh#*}0o z(y@J997l{-IK&VshT5c_Q6oD3EV*$7#tF1zHd(Qfzl4O8m;!zMB>Xr!Pl5jQDRE$k z8@+IW=et`I->F^U|GjMFam)%FoKv4&c3x?zD7N`P1-z7#4*}vDavlS9Li6LYYVkQ# zu-L1BavdLr36|T%c`wk+fk931T=YQR3*DSWb)bA`ag}GBp~D=_q&uH%-NlGBPONYP z8C46sInSD@yOcOhP|!Ft$oB27H`4cDhmQnD)j_e(Fo`zL?`Fnh4_vk~bJ0gsSFnv) z@i|(Kv?Iz%QZ}_thd9hAv>|g_lNJ|YOxZ)S)P@A$-t4e7ULqj@*C#Ij^z|uom0n5G z69(+;**F?H1~aA(V+Pk5RTtrKf6!^HB5WtYxGKi8jyYuSV~DsU#A7I|Fd*^p*2%m2 z{JH~KYdA?~{lr2@+Z3tVsaeav&Kq07X~S8LwzsJPGL0GN1u(>*yWIECKjv0Sy06-f zF{m*^`t~H%08S91isCxufjzsbq&qH(2rgwNQ+D<;tOdM~;7GLEVaFC{qE%B~dexI@ z7JiWt+cocLHr&xMS0#|&+ML;D`lbP_)<1sfeDNdeD|2@Ks~G7hM!n#SPbhtZ`14H# zO9Wlux5AjAi~_Fd$izhP^guDctIsO?Uu%7Lv&qiBPd^9D)q!Z_pQpol*0<;te`YYd za>Gbq(*CRk%YWXAMsuf6e*4#m?bAH>`sK4#>1jKLwLiT+*oN!4e)UP}*iR%p`*E+& z-A_a9gBwyOkxuf(GD;8tEjhsX*yjknBTHfdKwe&ZgZOZK0dia>iF6jJSw(C9w|@>6 ze`YNAZ@R4<8eqBmv8J|Tlw*eW7jB7*g_{n2ccvWjfw2mNoU3B2*u2{h7 z(p53=}FM9Pb$282`d(-@q$CDyl%i-)>CzunsCk>`CL-EL9{*cBD@v0a+ zAgQn%$xa=yZ1F?synGk$w(*LNeG1%Ez1hgGaAf*QxFcGzjN&eWhu$TO9f;vByIW%j5Lif=a zXA5u7rw7dOLL|OMGLI%puIC76UraUrW z`)RUbh$w5xc|T<;hJ=k@kS*>p3zaO*xiO*v zGsT)(2GK4(qEP}ykWH1(MH32BC+gp{w^-=AX@LCzG@edugf%2}9La-MW&GDpxDPW+ zYItq)(Yf$-2&Zir5y22`_!~q|g9uPF{*ndhS zH1`}_Lf<2+suY*~Q^r-&6`l?hVl1mXMA#FGPzo&BK2!E&a!w-@chyNld3P@Hb99mV zAY6~c6fHG~;;2|(HUVh;IKf&Vrk(~QhFsp>m}4DbNz=9X;eUfjz)&RZWvKEoZ?NrV zCoYj+{A~Zc=3smuW+W%1Lg^>N>fnhAlO*B6m1u6ILHeM;R2~4yCpMwpe3+vy2x|yL zZB-n4>Ky^UkF*pSKYUvx`ft4GeI$R>XE^Ev3&`7$QDddig_*WhSu~t3Z-iaF4Cxl=ZvgfFMOE^A;#~LbBDygqoHl?FYZEbPPT7x*H9F=-$e#o=Y>2@KJ_kRmOP zeYTN6O8SpF+1CCx&*uM_P7^(~;?CR${ zysQfBe%p58DfAn^XT;sywa`n5!c4%dV2voaDsKN|A>{RtG}vT4m(Kks8*2=c6ixOr z_XHZ!aLd_6|LD8&`qaI=3H$eAta44U1ruE`yUct_|?(Wx(rlx+qdTp$di&ojj6& z{iE;9=R6jo<-?b@j@g~pW%jj0DXUAI?!@68zcCi9^426%pRIkzrqr!F%d$_-&UnnL zLyLsfm_h3d-C&pU&4ia{g@6DKU7w^OIjguPf2ZwxYuIT8mwc69jv4e+2y3w z(P-~mS0@+}CzJF46ZNYXTE6G>pd{@DA5nMSYs{cTd>(A-*s$>IU*+rOHr+j#r1kGJ zvEAC4DZi}DhtKogvDi1B-D9a%6|nG<7xiW4DQSJx{JUHp$(Vr_gW7&}K6(ig)F#)` z3NU6k#5zMLW>Ra}R@)RlPgF(!3a>i`Ql>ZPSd} z0@;f$D>=i(N|4GgQx{xWqs%5)5yS@QMUgt_7Zbl9k^bLzuqvz`2ry$cuX_GF}w zz@&Ir`~2Ua09S`tYD*Lt6O3xW93jAgsME1aEjaRy$D|sXpGk4=r*K^uv1tsod{oY> zLe2z#LN|9PL>lfG{uDP6bx0$@1&K*AMfU!bXEzZ;qULk@7(YUJE<}IzXe(_9(w<5l zsxk~jn{zFr*jAt->)YUvGgt2P!QiYKWZ40wh|LpPaPjlXyCC(1 zN!>#@TU-Tu4_Z*yB`q%16Oz#Ko-OAp6=4=S68qhJo-go`5r%>^U}_ZU9KV)G@tsfl zlMm_hNd{Tn0V6FK5DSii>RrrUpgZ{5h3ym{@$kyQ$~286Qx;woNG2YUiwPL)S$p{B#k0kF$1?g-aZ-pCxCnuM6mTI@~olDHu2 zOxH9Cj^aPhN^9GbgcEaBD-MF-JoA|I$40U1IZ}Ax%2L!tf-wWo4d+928~6OG<9bPu ziX_k5Lvl8IoCDD{jVs{Hes-G6p--{N@E`7m_a4xYJF}k4Xh&zGK17whNn>57x_3$V zRqS7$Y|omnFLqadC5S$v=m8G*TmCZ(1GNg{`j2?t5YM>Y@P_od^wPm#^~=N5zBY$< z8t3}{a1kj69Gyp@>qLa?6b2I(*BNG#d@z5E9-608xN)oF%$Ksm5~SwQlWMV41%64( zNF!c7Xpvvpt_8f1BCV%0Ym16#oqLq{9-5^|_{)*PuK8TvTh(%3=(><6;W_Dc&13WyX`=0Zr>n}jlSFJ4c5ne|EXmID(ux^ z(p5k684VIPr?rt^u!3%hHAgx8DOHGtWGLBo-(~%F>Em2K zcJ0~0A3P&TbydtvPt0}f z&`irlX+m2ZN=Zpiw~-I@+!tUq>1_`$uN&ZWJXk!QMlL(kblD-eiLVBH28Wy` zWYYu6C=7ug>z?Ca=PhFC<-q-hvs3(D0Y4wk(2T)>etSU+nN9ZVzBX8kXE{5**qbEq zd=8??Fq$aSkT9T+NI|pSSS#2-4zt;4a8WIl=%Z_1>Cmdd?=5a;?}G8LU~K6)kxq#BFV5oJf^90ER(DGEGWMi8>MXOm8CbZl))_ z8L`nN@N%9gIg|Dn-j8Dz&JP1HC?4Ysl9Pr`9??FNTIX&w*O4O0IAt6?^(a%3XzoFB z)Ul^g3Ak9FVYeDEZ)=Bw#h5SStzVA3ENg^{1SZfrqyn#Ye#9UrPgWXY`IU-t_#{p1v7-cb=Z%3n8N04C|B%!0r z#uuuK9Cthy?&rFFnnj*0S_l$?#$rWb&F2#j}i4KhMh`R-9ss@EWuC67%dGe#7D)Co@^f;f{Qe-f*?A z0YVQbvYPLsU>>B_3uko-QQO#X=hFFwMmxPU_(8;+y28abj%`%0AGBXb%`fA(?u!O1vXKlO*wi1+o36IC5w|rIY6{L-?O3V9$Gj~x%fmp?Z`nMs3#jO^udEDlA?@g@r<;%m$Bo*TG zVZxhz@O;LhIH4_rJ$2DpKtCet6MTwGrS5D~n;ygWemNh!z|HS?yftate|gYGy&||8 zIB3&lo16KmxnkGQ8m{6qa|THS#BceRQT)+>uBmU6$8skMGRw|FG{Rf47_W2z$LGRThna&YMGp{tBUYF@jvm0Hj+59Bx9? zZ}m?;%DDa?(Ytufezt|M$dit3^vM%Hmb(Vdw(c?lC8K_-&%$rNA)ox{n+E+8SFbDl z?_M5iJMIn-B}>(+(2oP5GHx&btYt0SJi%^qXx!Mw*_(4;5pickp*>~(P+t;k?04fj zo}UThP5bpi2L&Uecv=MlZVbyB;o2X~?3=GjNl)O^ucz6;bW1WcvZrvZaBHx2)iOI! zz{5_Mkr*0`;f;T*zR?f(XV%$IYixPL;y@89nNuAdoDxAOB}n9&E&rh)L@FH;?K5X* zlCO+z8su`Rdw5^s9`kR*X}Y{0mF0vn+HX%1aEo@G(K55ZF?%b8sHyc|q3aYaGgXO+!32Sv2FYKbW6INS$OzIShM4q3zfpE6ESrUKdLZl_q;E0b zutvOnz*$ciQ`-`YfUOW`-3?kO{SsX}-)oC+KfSdgtIIkibr5TW08hQ4L|X84ZzA*Z zF&^msjw#>%0^bZJI?iKPi68-#{D`T}H;J(G8GI)+F#TU7qDz!OdQm~E4n?*NR_Obr z3U=L$F z8q3U6TcveXo00)C5n?lzROya^=yr_F4{mVBc+q}%HahE&NJgD-Z1>z-?DtU!HcSbP zFZT|OPkgvo>>gWIW$_%KE8z{Pc7dW7jnT8~+Ink-)1Xhj_0$-yp}<&*q-J6yn|9Go z^cz^hWZdHd2vni5RfP;=O|lDjmUwzY+{G>LjLI1mNZM73UI!Ea-*n(NA4nRGDdSSq zJSN_5V7meayM=Ux-4Cth?i6S&m^prQTS^II_vv@Vz?%0e){9lKm+nn%D&mDG&8R(r z;!@5r*W+|Y5K70x`WCdjEHYlJYR7!*TC50cTcAA%M-bM(p{`s|CRqa%0i=A|!oC^> z4QQ1aWPuDYNdr(Di}ACi{E)1exanHvb`Qye1PU=1M5ZJr-7-*V99=fOP@OAdFYoNQ z-Pa2CQgYI?Wl8&L&-BFUv(w4JP}pMMSP~8f;f1rNA9Qs^@Kw}X-#Q1Y!R%skTdZn? zaY6{x2JMZ5L@VYuhE>w|b7%%)ijw??f0pUQ1H?Y%U9VznSM$^JT81gyky99|dumMi zSq*{?2tVSj|KOP+w!)3XiN2nJ zq&B$lh0FZFRX;V?m`-TazVef^V>h3&gG=h$!>(~=TI{@Si_O*cTNa8TiOO#N68n>p zK&<;o3m0CS*#$$@Wb*fp5Z-RCgjX->t<8y+W^7|RNBv`yvb`-%CgiPmZp#9L6&rmQ?}==#g#LbZ*uA6W zm-4HSPXMV6f1RrAVBf;w@4PCV+H-f3vL!0b7ScJt>06g^HP=vIs8wz#XRIJ{rwA?a zgWT<}c*OBfLs}S%EB2B6SSxV!mVvrt=_y zw7A^tmNZ>VTj_9mXx@hVf{_H&X+2>ARvZ0xJ`aAFeT=Pr?$4P>YNYvo*Ro{j8P?B_ zxapL1iWwVv$1q;UA`E<-H?NC!W_=H9F#odPv%~)BY?Bb^Xy*(#F3fSrX9mAoE1j!-HyD zA!F!3=xSbsUq+2_2D>fM%$AJlJOhy+W-)QPKkKkA=s$Yh(lMU4u)pGXF%kX}xB#-~ zt$-xAscD&`HNof-JoIx^#%(lt!sd59HP1EwRN0Y_72c1hotNcY4vCxTHN3@wO)Vr4 zOTw^A8L^o)<`L?YA|=!Fpwa24H>2p8C0En~8^3bXO5ctxyd@oUB#EF1TG4RQdQ!oA{WyddG)#zG zlz}1&%)KFs_73iqsDs;#_-8P=4H3}^0VThnlf4~=E|gaw$iymySLv=Mjd;^+kYy*q zvTRnS7Z1|3r0plg?(Lm`a@Q4bA44I>{xvy7)D{dkm=SOn!1i3y@o>T)vUL?7A{V11 z4>UJE3McyF9S!nrpws0sCyRtK_h2cw=+{s648)lDLDr%Y?)8{OE4OUMlg@5ovmK^A&)+)>;wz;ITgyV*a5fyZS zH#@8}AFXKvk(4UGs-36uA+FZq-W~lOq<*Dzsvj*Y)3ef z5}6t|i%n$DOiv7E#YE`PK(0aZrVN+_j&Xwb>NrMmZO{#@U*RnL{5ZB}Fp2gIq{Hdu z^p*z|qbcHn&qT#ZBT7mx&$lMaQqk zuaA+B>QC-8j!Or7=$|)(J7=RE_~MQ|F!TD+h=~ux49yyLIM5z-?c=WCVRr}4ekcU4EFiIxn;sDZmzj8v%UU+Z!?NG z|2vo4=q2q`Qw0%_mz$Ih)Rel`g{$Fd?o~cJ#CWLkwKKE*H$P#?k8*R6efKA4>ynFP z-$3ns23okiVJQL6zm@Lu8&ApGr_n(=_w2N2ZQE$okH6P^!^}^9;*7o;VH2#&e&&qg zj63(5wZB!#``);NI-KoX$M%1YAMil!Nt>UQ+j6i7VYKcxdD-^UW18ep%j4^9_!mEv zo`1vp5_=$dYpDFl%kzV^7H(^R{JP-mV+Z>th8Q!bgBy~1sQ8dfnEksk>a3KQet*56 z<7~Q7(X=1vE9X{0wKPHblQW#@x+aYolHx0lg>d|C!LOt~l~@2tnH@N}XP}v3ARllA z{GT=c3vz!fZDq+*Otggb?oTST^xlr(IO-BMpr2o#4cV}tuy54Ng>@QrtpVEoisnjS zJk5^cj!hknXb-yc)3+sl^y!`cA^HrS%W7wwrNPaw^m=@Kkx%S_$9t11V}{uRBu!V3 z9Y|WuLz>FU2&4A-pR|RfhM?(ZhyTU6umeJ`XP-zyE1UuH!`y=1IE$feOQVP^<>IGLxw=?RDMA_V}y!9CGf*WkwHvRhDjcA^J_a{IL8;)II-2thW22A`t34Z<*xO;bsd z)V>&_>ln^A@8`#aw>m5^EpB%V+FWrHiPynp7BaEjp3#4m&=k2u$7KX=D3mkaJ{nQv zNz(VAX18l5F|nq@a+uoTm}stHmk!>300u|tIo3jHHM+R5bY_{y z?wj==Xr`5^WHPV5G51#WX(cp|@q2uO9@wy)F~gPYO`5R!g!M6IaHMMfV}vwf7pDv3 zS;o}T%SDby7!dH{mD#X8GaV`VFkuVXBD)ZBM+b%XNz<^y(j)&nH0)ud&^XseJS9zf zIiqb%K{l9?8IbTPVLjiPzzZwoqYX&Hfm65||JB|#KF-tnxoJ=Y){kf8F7_{DqkFj?7qS`Mx+PbNB38@9}&Z zn^E$A^W`Le@HB?6TN*4*reoFNZ8Lc@oRIdiLxK=SHDb2A^ z1Dr^>?9^$7D%-5dw6!F7@c#^4Jo&yf)W37Nixvxv8RFu~ZjU^Exmxt?@V@ZR?6kV3 zymb~Lf>TBXjuEUk73dYhmZejl5|6VYU|F9Nz3UH zbFa&N{idXMKjMX_ph;5-&tga>=igE9eaSQuS?u9IPF)Y z>XDef*tRkPpV(xZg^X}8t)@rM8*hNs3w%t`aBuOD>T!X$?``(%S8zEk z{?s5>`Xs@&MM;(jrRo=d&bg@l#Bi%%%#fwQ(_z<3Cz|ZN6JHVbnlt`y=_`#VS9LBy zl+({48v5GArb5G^UTQ0g`M^8kkXEUP!mxRGqWeQeS_{lZBo*2vNC~$C!H=U$`RMT5 zbP^bLo|RJ%AOnqijRysibs&S#zhIigLG%*JoO34av9Kw#aiN2ckO|0* zfdvEo4J;y4UK&7XYv3f}{$L8h`BBchQd3Xd%p4~pofsMmRw6WFahr?-3lpiLN8D1f zNM^HG1hW}_dP6ZAV|omtL>+ z%Ps~hyIyb)2ne*KrR;}yC3B=jO~WGVkuWP8y;cP#G&wU#Nb^G0P8q##rG8FmE(udK zjt2|rf)EGr6@$e9tcZdVJ6ifC4%)w0&(J7t*YMLo-xCx>ORRhl4iD-`@PO5L=f z8vO)wHc4?O4^R2nr_@ta%AvABqj$Kv&sZgPIb!HIY_JASHG-vu-eTW_WeBW`C{N=z ztc#qj#=;Nmwv?zpu+JCbVMS4XA>Q%hejtAm_w&ool1(S?N0LH)q0nhvUa0ru`g>l& zh{5R+HRvbHD3yFMf?hU)vGQkC)k^?9;~PZ7ca^o!74ESxDX zAyeB%bZ8C2lC3oAxhaxf-o)|(ytny{Rb-5Q#|!mI$!#QrAxJXv=J88fn#q*f^QGsAyEuqk}q3U2Y@F36#)4GD<`z1On>>8`N}aHUl0`O=EBx zJ+!8<=yNgj)c3)e0_h0~WRRxz2$*3ihewgl2-LxIPy~r>;xWlh$6izbKN_v4G0)PQ2^a?Cu9|zY?;Wu@VQTe}Gs!LD zn4A~5W~go$1fhwd+Oomd;uGYLJCqnB&a=;yp?Xgvz66AF@}W+ZP|@rI*=d zk0;cn^snZ$9fK=vi%GhfVD5OJ$Wy4+{9KVdqhuY989NI6iH#&vnNTK+xz+@~ljn2X za}vQnHC*KPrb+JqD8I{&ZVIH{GKjd+Cdf*joisubP0zO`@WK+Ug^$pS{wogHy=^!7 z=ez4>W3$ov7)2zzEaRXdxt^xG+h2MCkIjnG>M&=2N4D?q z7hnvxx1FiPu!(x(kM<}1a$X%c2tf@WcAaaNe%2*+cd@ys4L_Y;vp_;0nHytg zyicYa_tD#%9~x7twm*Ejs}pX$@oX|Di{F_!H%Xs3d`r>4VI-SBbMgETTK&cTp)o6d zGbCT&M*bxZ>L+_UM)FQ*FOnbjtaoNxLputDy3@^Q3%7k^JX!>;c>W?u@x)GQl3yj) zK1Nx5n%TRCiK~Mn*UHq54vK?sO6jw^Kf4HM)JgY7LlJWJT(1{i$A9pobW%EgsV-n z#kRrq?RuG=pyipu(cAZD-A!izD5i~>>9X!3+5r1!)1y_rO*WwAiEp0 zQ&-ucq1)|JtW8lKl@ywj@vPY!P0HZ{Q+hoQ!Sy< zG4%S4khrx}0$uF2{DzKz+6zqGr1`~k<(>Q~95PimIPo(@u5pU%v=Hn!NSB$8?`UxX zB@bq^T{`GXaQf+1HYwc_W%$6y+7}0=%HdNn5?I)nC_9k2ofrn?#J%@(2ycRZmrKQH z=F0TfoKa9$IN`@fDoho%H$|PV*5a?>LK-@DkhPfMgyRtHnGm!pwl6AVQ!q!&o!Ij+ zWSV3#GjEMJ>!;vvYr&KRWuOY2BZWpnh=$b_aDo?#{5xp?<^M98l5yf=(X-Mr>{Ftp z}CtDYqE2Mg@;7wykv@w zF@qDz-D#k|wsIeU$8_=mE(q0&f3(Ef;y$X0Q_KhS(IVzFxzO7|C`7r>M%c2zEyZ5e zt3hp~O>Zn9oXK(FDQ=jOn86io$48A6s0y?($4$scuqlh&MonEc45cuFu#*^Y^fV*9mK47 zKH1RN=S^Fib5oDGpok+|0iI?c@SC8~F-n&5^y%VQJ)|q>+4K*pILsqn=)$ z*Vi&;21@DX*2sc6?S%dRb7`JmVZuTjchtDySkqmfk4h&N)x^^&E{o$78 zJ}R=|}3!$dtB%rBryPyo4)^9ZUwed!km@&EtpD zr%0}&l`H<#UNN2{{Ii-K`;fasRaKdaaLxiTN)N`p&3d->VCs z|3rxV#b7mNSda%%ukjtqf}Kn6s|W=D{dHr_EpDM0Qvz`RpsRwhI%L7`uG;91>)By$ zgO%h*PS1VPd_%D6VtVLsGH%&_+gi;0_&#gi3L($8V`e`7Homhp#1sj?ur6u+%DYo* zS>lW_!)X32GWnB=B^!zvNnIk2;H0h;dW;kprSui4HGvSFFh4((`hhnmiGO0h6`M}= z`7K{!J4W><;udbRuar4hg0f$y$I8u*?T3D&zp%$H=1c-xxaH6b&Nwv7jsL=03ieHm z$P_6r+v|8C4Y=v2t({dy?T+)0Sn}ZY>v`X3nEkOqdnkH?zqV~N2cEn#30p3u0bu_K zTg=mJf!aRX=Ms0$wb+=B%)Qf-p!Mbl1{QBG4iUzvouy>< zWpHn{N76R^h{Zu?`}A%GLxJI$HL#NH;eCT+AjGbD$0|I&e*t2{d(Nd!$kML`q8g6j3R~ z3m530OraCqc~M4#3-vTP%-o@CvhL12GbsKvT9m2fMjl zDEG2nFe{8+FhtYUP#fAo&SuaACSQ!K;#7aqJw^e2va-#T3BVgx}{J>4jvrH%q@*^~{H zjHSm2R5-_jOL*13y3!#s9J>Og?Hp6KdMHOd{i%VBMxzY_?39ih;7dkU`ahl?nqG2u z3~7Q912R+OKEDxK<5VgcSs@q4u3Zu!-?3eim^hh{I+FJ}h9a+!9Xz@201k;VX@vNz z)ajV@(_Yf!unb)<%Qma(=nIzKtA5GnJmVdzs+BN7mWXTSQG!i5F;Q2UipG_Q&(-^q z=P}t+jm6mNXL;_rf&7|YcBvFjHQ2aEIGRLS2+9?uJx(VAZ;ljOFY!u>!cT8Q)jF8- z9q;K3(hKy$TqmIDpvbom5*(VzyHL0V!nx4_)){cQ(-N`pwrekvweuCA1)0$-cgXR(a!J#0cc^azLZ;J%)HZ&c=2ps#&j{Fw& z>#OXp>|bUf2`|f>zkc{S(0c&`f=h^47Y(YGbGc&|oIUZffB>>^J5^Fx7p@7PLkP{$ zOcKrfPnD0echQgk>nyWJ2B$V3Jk#&zahPlE*-g&8zaW&LVsI; z1_k0Jssu@#XZl&67#~jUM&ITZ2J4@{fjsckq@}ly=S*b=Rz&F4t$@LFYZgmLOO{Hp z^Q93EO$wgZ0%-@4-?aXhHr0kwcHiGO-OYa*w{WLE{M3iAyR2w69*e;zH=bs9y!r@h ziwCwg=ca#aq0zV@nY#ar+YRyc0M7m=Ut_>Wglb;61UqnOcYe4j&x(TEHMvlPB4M3j zwBU;T1K(el6S+mSN&3Vv%HslzG{UVy8Hj=_1Qjp^9say|6e$YiBUa-M*BT>m9G0CKqBe z@NTFtR%o!l97&BU*bg%0y7%=HMf)!*^Y+F~S+?Wgd~{t^Y2kY4$^5FoujXvc@fFEM z=~5IDj(t)QH(EcPhJw(;=$^z+Kf69_aJu8un_AgbWv<2FiJ+CR5#VW?2?wvt()*l^ zHa^2VNgOkrLZh6WYf8%2SYMu1B{^VrY_8my)_8VZ9$VlWem2+?ksjxXlTiF+I-;v$ z@(nx8-u~!SrPNEW$Qv1*RCpT`UkjDO7I*sA{yyzh*lUaZ?TX!}b%yl2;|k3aY&(6= z`bPQ-qjtBAcne$8JUjBrDAQj2&;#x4fLO--MWYsHt__>H{(70G_Vm*=+sl~h;7g}( zUwjj}EkK`?TSH=}?Sc_ZXda{hj8sYIpUHiVb%yGLjwi&_F%2EVL*fx0m&X*$f3ZFgetR^)R? zb)2%UWROL@jS;kZfEoSBb}$MHU8SDTxYX>IpNn;9$s(XjFAf9hye=R=nZ4-FUQ6;{ zKw=e2tX|M$;@k)<(pDx=PMx=7tlO z-O3m$A1PlqN-oJvgRxMkbzdD2#Ldsc!1C6W9zzT-qUCMv*uB8oa(9WdVmb@f1E3di zPT>cCu*PBmA&5pg$p9zYgpQNK@8_pPC8w$RB{AHrldY;u5?mVx9Df}uJm{dxGx1ow z7~s1^C(#g4p1%dn5M{twg6PDeH1QY9LT2_Wpw_*jStr*hx2*-{mXI3KwHU5XK|8`* z*uXMw;T?lEYrAoRq%ulyrL#Eb8A?L70KILV&o%{C6`F_GxsXvA=0$(xS35C^x}xFv zj_^fDI#nLc*1)~8$rA6V9A}5{OTPD$v$C!6jY$)GLQ(U>DdKk-QW;h19ltTaZHo6q zwM0p`Q(DUEDM}}IEgWinY>U&JgCey$AVH-W6~qdlVrzF(LDp&}Jim9Dg$7OcGH~6BN%h4J_r(87(NF(G%?qexbk@kRH};E z5X2skji?CPQI*ZnsQaOmV{%sgH(}#P0xSGUYHhuNRzIiM_rNI~(SLfgErBQp$iB)H9`v8)Eiamli{+MkVdSco>)vEZUa*7qv zpZuN>e6X`}Kf;*7CZA=n{O6lVVS2vl4)0u}wX?9_p}-d*X$NQ|$o&td%Gq!{@--cZ_dtxx?o z)7;)s^E|;7Y2dyJcp`n|12!DQBEgP0A+vzu5qgxv;6IU=18V~W^aT!A=`xpg^3Sb0 zSX;;mq#SF=+X;cA+CTq9nA$(mcb5(Qt=-+ICw+F{UQQV%)6@3&WvpUYC2XtA=QmUz za5PGkfVox`elk@|^b&3K&VQD>8xOA=Id|tzkT{FC9^TKG;rx$$cFZ|YQcz0S_9OeA zV+OEShd@=o1PQYQ_THK4cIy^cdIg!A-G&SKyK^QN&*nuy3Nql^LpB;V*v#msx7yA_ z=B)W9XSG1C^S#2`0Lf3^AIZ3=M&%c~jSVsmx<;??V~2osl02WC4F(}BkbvXD3}-80v^D6O z#Vcs04km+Ee;IBsw}#c%Df2wHR&*W0V=r~39<0^|x5vH`9UBVqCXZ;r6?*%Dng!*ECpEF zJWq8ovrdto#{77&&0K;JyV?c`12Q`m4CLJ8_RuEL$^>eukw4Q~yorRas| zBX&}1rZ0#l3|$FyY2E~P@fjlU*-D0iX!d~qNyrNFcqX}HKp3Qo=i6jS!^VXW#lo-_ zNj5qmXa5x2M$f`v<&c5?b6I)7Rlv@w2$MP{3zH7w3(RX_B0;#6pM@< zHz76GK+mt#0W4#@-IUpRL3TUMw^T~GDXpe1oZSo(DY^1y2w5LpTf{~3L=Zzh*3oy2 zAL92(mBQ>N6Y0!|cZK*=Sl#afy?2;NI@E6;$0JY1`6o{Y|E& z?Apz<^wB*X{Mqo>NNV3Yub2v#|7fEUNZ-Y2B(O%v>^}`Jh+&V1dlL4+r}j&ZC4zMB zi2pX5BM)YGY@5Ci=j|z22>1zgh`-}Ix$?#P-V2>oT`Q80= zO@1w_gl{CE!FwHl%0`SCyjTl-L_#qFlp`f2&$lM zkKUGM?(WYpb^g?xh1`*1*QOewV)g#QF8=YSh;(gTe*0;^;QalMSL_4ZHl}Xq z{~ee({7i*z)oZ!Hhh8(@q{Lk^#|YiQf0Sk5*GrZ?!GUpX0%}zO%jBzPHR|^H_1P#} zkW_2Olydygg^TjIT?-Hm>F;JBbn)X?dGxCTDVf*4YIAz}Ho4-Z+`J_GYxB7(SFrR&dP76YLlx&8Ed>&eUe zi2{&F>B4iz4C4O>gP?@#0x1ngQMJ@sDsOMD&_^k4B338(vJt_djcvZ~o75t;^FqW} zRoU)6&sfoPs+#+~E@~g?{)ypmT5%*B;X41>?F>G`)qO76i@ct$*sy)rry*nuG4x|3 z&?T|*7v}Q4Kax#bYkI-%8nwioUJ525*tR{h-YaGas~C-PGMNlLHQC2X=UB4%hBWv8 zH-!GFr2acc-qX6yzB*u)z^a9PBRKn>Mwk|}DSgKh`jFMhhtMVIn$oq9Faw0+LWt8$ zkqMG>%9(I`LmCv37BN!}6@&??h%eh^o|;%NCAujN!|9OeF^fi12@v>tfF9$uu?ARS zmQ@N^8?sC$m4Y!6;$j&tC3JNGBm3->X_*hSM(0x6m^aiW0$l0?%=?0r_-ISp?4aba zF(qXO#MjA&&?QLsf^33mDcw6R-b+*GqiPR|;q+Y?d_Y+pT7eX$Y8fI08a6ThTKw|0H4#0F84>cSE-Dy3A>EEoiq1f6eeqi8Kmz$cm^+`2=LCjL^zpDPhhiBPjv!}< z#Z?Gg!zOo2>h+pkdZ1<@SYJ76n~~p{3Q7momh-yUC-`+M?B}H?jYHSYrCr_9ulN-t z*ciWb(fGtq>Ntnx5?lX7E%U! zoxx)b0SJ6lS5eYc+>YC+8r^y3n>#>|L^5ub z??-5W(^lEp_?FCijG+^4)fQ`lVqWPAO*c%c#8DXu*yrV$5ro^G*tQ0tcIwed$Sx)D z=`)%jptRVX;)M~oqpf29oMjHPp>%O$29n(>pfp__+)C%hxfoyTj&|+xyg1+)OFa)3 z*fs>)g3Fvs+S@lZ!-Z3H%zHpcZXU9C3{Z@V+#PMY5`CVis%^-w@3a2!&z!8O>0FUb z&{Dsg7*C!v^%g9^)C$^1y)KqxMH*Tgij4*a)&|8o>T zRZ`n%2@b#S)M_K#V#(`&!iH~nD)%1-rG?*3pzyrrnRBRV?FJcM4ER}2Z*;)v$R$b% zp{rqeBc(gvfjbxjeOfbSYXLR4_48tK+t5#YmW+V#igcHKJh662#OeXGK9a#b$xMAt>FGVw`=PB#U*-fC5Ly+1dEmMpY1 z9$~1X37EoCgi5#Lsp`L!rH&uh#R#NM2~)JHGia%zGeWn91yzx(#do0HGY}Vd5LJA} zQIONhh8^-1{Hywz7ac|s>h28Q$i!_adhJ#6@pS;FM7$vhp-t)Y*OFq~YWaEjT5g$Y zaV9?6y*LUJjCrICmt6**6H?NWMOQAtVHnS)_68?$bKx~tTqKPSx@JFPS^AW<=Vs`m zd%_*$^Td0O^d4If2H^MtBJ2s`Z45k`W~0}T#Qs=u2YuGNCgeSXRGs*>{ffhR6XnJa zjga~YeSuE0pA5`r&v!%gk=5sheo_Vv&n1eSTxsXDe~12zl+vbDyM`*6%9lxI`KNFj z@3OlR`&d0$vg3pN9_E}}QIt5AjMI%AOq}xU2sW)ImT%^(A{2yXbt;v$!6hW-?f)Iz z3E@NUcIb`Il%Bm~Pg@Dl8$3?3hH~G|nBD0I6Y2zz1LKw=hF?a1&k`%HBz5vtg`nD5 z(n&L!qI^psJ2|k<6Z*Q8)NSp#c`bO`@>ff#J# z+gf!YaQ&F~gNsV^cKzdpqusH*(Qg+melDh#$OdHvLC*aRK9LyeugCghv?_bSn$@8u#_FL+nF+&!H~Vt(4Ed zCD<>Lf8KpJsE@A8?Tm}2Z3@?35EAFA;_v2PL{YGe8H#zv48H%ZX;h()4`_B)>_BvqWBr^WX<&E9zoluPnm3%sTdR|=e zXLHt)b1%4LUzM&XPc{Aiqe;UF`;R7E@x&Ry{Qc{^{f|+0#35{(^pyubk@`oU&9gSE zEcur<$GWV(mS|`Z}hJbZSBHGhc|_$6r1)D51>g*H$QUye z_Tjz|J~-y7ej4_KeRfsv zs;=(d)f7#MK(8tbQglEMh)ItjvZ^StKqfhm*0ko~fpoNknWUp=h%vIND6mA0M=q0K zJ|;O3oU~4^Loz1U$#^FRhGa-CncGP)67S?r#o_vK9ByupA2r1AxZmH}=hUO?aSqsx z=)dah_4=>>`mg_bzb~jecVOw?B=f53RRP70s*efm`vz_4rQGlQh+By@72n`Bl|-nX zJG5BdIE{I5Mg3tm1RURHqwZ-EXbFy6%6s}sd5oG zs!kuI+Y-tWqyWb6q3}HYiJUfr9iJ8MV>$ zS`gJ5bM2L?dJ z%dirUWvg#ivzDZbQC~~bX?DAa{J$J=S)BN#jUC0I2dFY|3W={XB3Q=mq^1T^ZGHZ6 z&R@pJPSaCbOsE`BTgLCA(Opv#;H>a!{JiH=Bw?|Y!FP=t{~yBQ&qyJ^8x7E!u!VH4 z)Z3V_a7ZTMN5_3sKQvo%&CNTh%VJvA$o8Z`$UH%pK%QEi<`&1u3O1DPKG}yxxz?q2 zW$1w+r}!i-KB2#53MlZ4a0n`PAaRv(Qdv3p7OT$1;8~%uRIw+4+G*7Gv$--jixj88 z&b%T~4&*?u^1~(_r1ufS#~g_&Bsxkio03fyiYaG{h3Yf~S>rds&xvK5(S!>-e%^`q_!dU}NJ3em~eih4c5@{(3 zKV{wq=3eZTVY)(QI}kvtk~Hh>K6*TW+LcqvBx;lFTI(C{G8v ziRZE3?Oo2>XSX*F&pH;s-;B!_c;w!nUbBAmr!$&ahLdxif#86YpV$b0*EbepTBqY; z$KS_AD%eIFCk?=5qq?8R!e5gV*?UrnEuZ-FNq4k+VZi%SqwI@)HzTKaAa@1(S9n{v zEn&8wnUjl}YD#VPfwSD1XMQF9)9}=57Mpu+NYe|gFLvHpLhcS1eE01(`lmN1ufG4w zXU-&_J3Sr9ZyCJXk(nnwi8}S$FScPWuATdp>b97wDrOH`rE>7=HwQc8i)N45uKZ~K zO-WJD*_VIaPUnZ-oum&u$s&wc-u(nstCv>_8DCRkiiqbIF`_JGi1elD210Z~inKJ| zkwKx^2Zv}EQN0Y<1QaK&P#3TE@t}hvU2ORO@L^7sw`@aTDF zH~elTnc5lK%j~6$8N%4hh}+w#;Fl`)li~-z-Gcz{+PD4B#Ewm$on|90tzYzGaQm4r zXMXW1UEYg3{r)2Koue+1qE>6A*#4_OQpLzWo0iU;T;d9>hbqN&+kd^#hAK%c#1RoRoRE1eoq`TT(U6k`U%SP0a{7b~~5ufd;Rzg34D7tPHYa+8Lu&;F6V$-8@#XIQVem-%!6DkRp z<#W6{4#yOT@~%}9tgrNr&B+Eu7!ky;)r%;%(y;t(F6%(_)1`^^_EpxKX_rMQWF=dZ zUl|$~icGQ3UisYtDeG8xm5+OMgCx?K}+4NF>FRN#jZ-u$sHO2 zp@o#>4;Fmef_0!IWEU~qa0*dgXy+~W+{fs!FpdO!sLH|fJB1L#R<7J4j66;cdm;gn z^V4Aq+;vWeR@*2?dT11VHl%jj5$}t5kekB6HrdrR(Kr@e0dhVJ1!F3E0$P4v=WHF` zQW5l{2=}U_y;oegeH4dtZ6?x9$q7E{@KVQt*m(nEY*rN-(vR#ose&ZvOH~j9FiiwV z9A0)Q8t6;e8tw%jL<>U8P`os-DO)CSFk_Q;sN*0#s6}*;v0Q-zD=tjnwmCG?rb1fb z4}**vO;I@wW`!LXlU3?9xEPefjAbDmEV$GySd&c>*l!IDoP$tykf6ju3|BkCa^?b# zio!k@^blw&)IOp!i5lcXrH=sx{D7v>OLLmf>4{Jh^Os}T$FB|YPbg)O85+kg2GC9o z8M{Dz)iYL+mWYa0Qy$k-$5Kq{BytdHWD<2bSm`&1iE<%D5%!YAauiaGT*pkXvLX=2 zaz2B?pq!;!BAT-8)2A!MK+-6(DIpI!BGdE%%x8A=BrOlcA zwV~S4JZH7cd(XxDbMdLvYl9+8zI?V&boWr!c-`?{xEPYl10D8?)PnSL9Scf@w9E3J z!k|hi@aqjkKV9~}+E1MP#KKeAb?onx#_`Kynvnu=TqoPEuz;7eoy-Mo99)Vr`&g?^ zL@Tk+92otGoq%1)&_wWjmE5!Z96w4zS$Ip6Y*xjA`ow(4PTqnHBIcw?^yvnpAP7+m zdw!9Aq@|A+N$o_(KrLO8T%@}f6sgjoE*vhmM(Gw}sDq+eD5pV>_V>1fWeNk`!dzi{Fw zX=<`$2c8ZSzP~k7+XBiIC>pXJm^NnM@e4-Dt0X~~>Lu6~5T>w}--7@zn$zycQcLv#|AF3Bw@MSdmX zV4n+JRgCDn!+438#HDWZE_z|*PG?N6W~gJy2z63N>=NfhMBx(yLFL>@yY?haLxznn ze{quDp%}Z+3wOxx8n7fU?Z|x&;kcP(pQZL>@@g)|i;a*Z)&snmoXWa&y7VH}i$B=s zia7J|#O0Rzv-7F&Og53ue81P!YLt4l;+o+jC0(|s8wr$tIJ-M5iluW(F4O5MM0lbo zxS@;#sU1Gb4lea4^&Ozpnv_Olh2#141YTGYHhJH-^cAhRMfli<)9HY%YJ@lsfIUS# zqFVSu|81ID-F@zHwynSEpchg%$n0ldRYdbyWCZ1TFD{;Y@oY4IU{`u6I;=T0B5CQOf>`{>O{ z+WNyvurK_PjgCIfY*1A#FY;pMkeBFF<+-$YqOirwGn?;ssXs!4z;SrS^Ke;S?}&gJ z&v>j#=v)=EBJ^be385!`JBUu2n1JtwAsKEv8)09*GhcfV4GvDO|7X-8TPCVr!%vsm1kBj{l z?d<(O5xdWzT5Hcu&N%kz7jC`E!u}T9$?u}t(oy4sU$MVvefW&xXlFad`zkwQj>j9o z@zJQB%ufrMM0hMC9p4_a{(AbY3z_1$y@E)8wGqN6f(_O=6*adW@kE<;QN9%WH@nht z{uPk$*bP*p7D~e|_I@jZWuP z)nn%=K7zzy-ypBO#73U1Q0&_9$o9o#>1T&W?H@v&Ak%HUKODDXnE!rPPi`mNs zvLBDRaM?x(QA-@^$}8`?k1lV>&ASG-IARf9)o_8KxsEo>Cr;=m6}(sPq=cQr37YFS zq3_Fw*h=m)#AC??^e4K3NS3mw6CYIwp%b1Zh&YLp+bDI-DZ9U;N=^&x@5w9+Q|5eG zbK-9cXyLOE*%{vFFw3v0&f5sp(S&3s zLluk-Sdrr@h{eFm!lkSr1%=4Tkah(~f%Wa0FuO*J0wuvII8$l!GY5%^hQ|&ck%xaN zE`if0J9A<30=G_)aBYr-aZ;fS_2{kzBE2o0w9k~O;Z_Awt)D{<`eZV1OT)32^!B!~ zw7Y~X(AZHuwAccD><+r~pWYd?9bi=?#k;d21m5LP(|iTdxpZ3@mFQz;M|zu583V0Q>Xqqu6PL4A z^x?w0Tt2AlB^Q6qCyY1d=_oWw8^A$~(GA$qtPZXWL=C_#QZ%ut%;ov@1YTGjS}jqG zw1&4)t3CmB^(%&L{2*vA=_YtkqdE*++lc|6I&{LU$n+TnGis#2Nx`reWI?s#T=;em9o zOSxXszv8h313KvGMdw4kGl~#(Kzo=c@BWa5k6+=fb$swD|HdB;cE@e`swI#TbE9wL;!j#x z#T>ec_7;@MH&l}B1OH_6KmE{q3)}w6;RDRqYCM!w_RZeQpvwQ*la=K4{SBUE+lb-@ zcC}Z2C2O&z*{;6y53O2vw{S6Hpn{?Ox__v-nAV?~vbp4wY{!5){=?jDJPL4g%9x?z z17ijoWGvSTX;FORvSDAPQMxOc2rWsf`dDSSj~yG&0wmX-p+vrs*yCll{m6LZ*4B&r z{*>3M{3;qgo}%;@aDl?R5Bk*3pmh8hh4QNx7ky<9aTW3g+O*#1=A!*g%01+x)+?yO z$M-Du7r&438(HA1>-IlB&BhyJIfgCVNUGE2$F&=@@}oPGJFa`l3in^>EC49#tmF&>chq6V+3BK1Jd9`Z9%Np%SJ%QOv|1+hAD~T}Z7jtj3C{>pxCb5wTUqPEDZZ zpGnNr&hi94(=K#=gtKk*N@B;K6!R0pj3qy6w*I6EKAFP}F#-uR=Lj}#o>UZKxl%xp zXCjn%iCs>P?|E2Y%95+hd*U{J4VJhuo{$ER{#1enClONVIF!FKiip-&mQ}+Tm%d;l z!va6!CSNIAg9^YHtBXlmZcIs5k)f`HH%Ik=;9L1_77anr$M8ZRn?u-r9DoNcl zd*CyigRscWRU9;&npx%~I&AjwB&IlV{Qnm04x?}Jg92iOh9lU#5lWjf3EKJz+9`)# zkR%SKEb(#kjQ7+F8Dt&zqJKCd$fsm+sv!^nthd2;G*X%QfNh?Ehou4tGxOJ4{_6XT$bfVgba=)k^e21#J$i zN!kV9lHBf1-GZ2 z?cczQEXNqI%|AVH)P*zB`MJyJFWq>4mM!hF3CbtGZh+X*e%DGzkZ<$DW%+~u;rZ02 z;c&Eufju+qLQmXK5gjBSk#ON-j*V)Vo|Wi4smWKu)F8ZOD(zY(bwF8o&U;SDkJUL z{l}LTb_uTnO+NYFjQkzrxpg>1KEHf_KJ_>E*UkUfX^RS^T6xJnq}@td#|SAOJh-6S z3VmqllDJY{%x8Q5_1|U3vu;V(=CNVbr{@SdB-?79Qj zxKAZJ^W>}}WQC`H!e;vqWCiOCHa~U1(#J0|dn~+!DtS=(rwz|){Lt~VwVJgmZG_{L zi1Zzu3Ypq5p23#mE{n^aqxJ1RWq0*x0;(N>xn4jki@C0s9D2Bop8Pyso2kp0N@mSs z43RjWUx&zl&WC}=w}*Zv{JGxIXwk_8ZC_g{nYMHh!nv7!VQfMFlbez;prtD0ySWx4n*2qzGPfTo4~cu z4q%IvZ{s)ysKGR_?G@DF)-Y65Qn95*pYlx#gP=kXn$ zfTZZT7^KmMt?Q$T8qbShyrXXug75eM(V&H^p#JV`nYhKTWmpXIX- zJuy%)YzcNwC;f;?4RdfuSZ)}-g^>g%2B$U|hZtZ+5~!yJXgy&aAjXco0_P`!YznJ~ zAnChkaCH>QY6db z8rHUM&;mSO5kumW2el_+PYgw1N;$i?V~~fF0fc!1w2ytdPoEpATop5Mf-}bBjstlq zg1HplmJIKW{iN+{exF}t_P#dOx|)*4|8YcDJHv;i zR}C-NH9IUTs6X)Fql7wiHc}myDMBtTJtLORkOgn^aJV?ws!aFWFaw9cEj-yob0&Ft zQWXt%7VbW;+b8lo<$6h{^Pp@2P12?JaLVV+smDEr-waM`aGdB;S3{{^U}06p4{cq?E4n&&BMuX zO6?N72y}s>@&?ynRiSYeh`R@mIGw*>8tF+^9;_0q{}uk=5wiU}H_tP`vkSbp`yHk2 zi#OZA{;wp-UDa(a+cD|GkyhCI`@2{ z@J>sw|NYcnRJl|E7Ihv7s4|;hjJ`8IB|1FxRQRp zdTf|ytTLBj^R{zg^WwgPHpZ3oOiqN`F*|PXGw131J@uPh0l_*$eX3&lZx^xcus>~W zn+TE=>kLMA=zy%gX$X?wDkxT8K;Pi1m{>|yA*|NkI68d~<_UOmIeU|KOs#g^NY67? zO3REfLos+kVs#`hSOPbbw2jyDZ*{-c>S(>$@)xv}gU8+8`s|3vr! z-dWAEY-Z`Qc-xTW?hIy^Y@(GV&gmMGHWa&q+Uqv>BsolOc$_?NbDEr4t#C)rFEt%G zBFa41RWTCz;Nq`Qv`#V*=sIv6n;J>q(XXhhl0P{Q#%EMkJkm|uE%gfOiMl1^u4F*; z{JiHA!8s|6)f+E?R){Ep&Sa6`5OC6*k1GQ%{bRQoI5?pq@{*P3hgqF0fCm44zakZP z%0M;TsfS?zQJzsi3@_3?bD^G;elz-mX#;c*M&!hSjro*=3#)@*JzW4-9dOc=d1#R? zJ$`^l>tf=U4dM(P#%IU z*^{^flUAh&16?K+l?Wp1DfG(`SRgz)Qc0i?IZIkrWg_yrh@ZBSns_TYX%je=$}*Rm z2I6rElF104fZ98BBpKRX(!iR9qq`fZDaNt%?HleF6o7Z6KoeUAC5#Aq5J3ZRYt%N@ zKWL4>NtNk+G_#c4Ff~(p_bXC|CIRO@s(dIEQ`e$Swis#$f^1E~!%=KVsNf*2u{CxA z%@m&mfbz+Jz}42CPZw|-yBFh1&)hzxy69ZtP+QEWRe$y!cVU>VT*Jh&^(BAm>y=Il zZcItGPM=>&^6XX2c@_)VC^y@tcK@GDv-46_C=lpnm%8@1xrb^Gdr{A8yX-~ohJ{u( zP%OUAuCc~+Yb*{MUG4iBP%>udJGN8)=~D5PAE|+#$=XSy)RAyKzn;JgYhzmLsc(c@ zRp4`bS893@+!WUEN3dacD>Zdr(@$Mu)~xZ^Q5I$f5!k`UX&<1I_J3c^UEjoGWvBS; z0Y1Jf9r@+!=h<|Y=GK3sRqy_}9YrxzF9vG(?oSCxDH7VGE_i3Y&!eA)yxYGtmbL1; zy!9=ayU)#y%~RoCfk^Yi;WZpxJZsDj9-jj{@N0KrI+2=@jd)xmIazKA4%dvIRO`_4 zGQ{|UX$D?Q-j=&#w4 zAVdx%{4VqQ)8{Y&Du3M|fN(Hy7ejTM9~xT9?4tiVm4#|Z{2VTWzw@eW+@WF8EW{|F z5Bv{G4D|=uF#XgIrgp*C6Y~`!nSL$L4~Aq66r0)k#F%$zLS;u3589Ig;kir}dfW}?$+|A^orfZP?ZVH;Lf{~GM{y-K42$ z2L@P*C=P+us|s{U@IUaMTwzF`hy z4-m|AjLzm@GLG7^izW#KVaIw?^S3s$noOB6iiDr0-kZX0wg|M@4qZGZ^y{E758w8+ zYHKKdHUfp!JGkCag&ErD9kp#lX-8zmVk2GH*s`wSY=pSrfUaORUp+&8yY#U=fg9(;) znU!W0D8GFBgLchT1Cy&-vmpDs;Luark`axj9a+1H`fR`{*}^3Ewxp~_%coZfn=<9n zC|%jD1{}s^j%k8lpK&kvC^e7YhwWjiNylmqr^L4^9lAy`b+LzNG?Tw*KAAQ((>3IV1l|El+^o%(#1;F zTH4O=Z#7PzZ^=8u_8&-T>e$8Bd%`w+)mo*7QBcHEXRPA=w$CoK0bnR9kSxo72`k0tCn z+uJJcy1B4Jdk0;fo|R+_OcdAd@aX*IyIWt{)3CGl+jKo7ce#reESq~pw&*{wFZWIq zI#ECy$P^EJ^|EGGKaebh|M(x${_pq0(}!)RRnkXo_rYU>v#slPx#Y3SGRM}e5dA7Y zdOW{CAUu0MB!Oj^+n3CwGxMy?UrR&%#&9nQL#)+;1;|kCcDR2Aa$sN|$`q?z)=yezjgH|i5t=U^W zOL9l{f^h@=rl(GK8Kapt`)-BE3q!YDMtf&xRjzh^*_&45Jx28>nGMAh>=2EGy##4e zx35B7_Oo77Q$`)dYpSj;LYor~-g83rjj-Man>8&srEzP7lX0r}4)0*s4=RE;ZHf_J zEfna)`as$j5O_t%hdB>xvHhQveei(hM8f zDzlVztW>8@j}SJ(D@>Ci2WHg0bm-i8KVS0RgfYn!n?QOhJpg&00%6ItwTyNvWPGCZ zcPq61L*55kVFzil_Xo;`69+?Zm zbNVbp%HBGb0aPdOHFpgva^!d}=Bq9EMXqjHmx-6XpP*^N>lAibt?bPC(w+S!hPKXJ zhR+-Z{o0_bJ)GMNmB9rdIB%36KMq}+x65pKxJz^C0@by0)7pD1RJWq zVOjVjODB)1U4RBLAAVQAjZ~X`cIW>*WAMB;Q#1YdFf~?XF{3BAr;j@3Z#bSk`}8he z4bw23V8i|cR5>jUs(zi_^om=vO>O9=nXK~^Z_0UwhZ+f`U}VXvF1$CrD4Cod8sHZF ztCuP++0HtH{6^_ORdew%_RB&)QI_pMx+ohbplGe9j-6BZgsimAuSQi84!~GV`mUfD z1Ys%IF=;BlmKTR7yu~rYU;bE}!ff6_gM90tZ~V>8EWNz72Y=* zEDuTF#KKw5i{VCvgqUqvzq1cGmRX5{T7eh^l+J1U$@)8oTXV^8q@(+n?9Y6{xybLP z$2)p#Fn`dtxngM2?>>*y5pyqLok7(Wpt<;O5ybEnc1$a2Vgo46vjQKn^Ry9<+&T(F zc=UD(gHPP~&MHdRC$>+U-^Mi4qchFo=sR>SwmZ0)d@8g1lB3zwNNiV&=#<8=|=Y=SO3SX0ra+b49YNZS1D)nGT2T|BZ?QQQdBrv=yr zGRKyv8B%SG*_)2b1NVPvElomgg zvSweuSJ?{ut{kNw*+g?mMqdfFSeuEl*$C!&(cq01uAG$guNQ`bGRSH&Cz^zJD!^??RGCEJ4|!%vcxunu;_4&xF5!kmp{iZ4y_T`{T*E-|r`h#K%MTi{vYuVke2^#kpWg74ToJ2el^JYxo9%wY9aofgqX zlDAm12=mT(=B1vn#?O0pG@ln1*hH|;Zrl~Nfp?|7Ipo>lH!*hG8=ICK7dt2d0wtvg1%4(W zIcbQ53QkN~nY)4)#>TYPQ%6v1P{}Ne8Kz>ea_A25*I8!>iM-UBK4~y!aEBP-)`xVS z!8~II+kcEfInP-6clLX`_-~Wez`xm1oZCGFEn=UQ*c)!n(g)@U;UCUkh;vD=9(Z?} zP2aUW-mj1mw-DOI;$5qAbdmaB#a4kY25aaN);%vDw~yu9Gwx|MyYMDo^-u3=SU)pN zFFH0TF-LIvt`WK-wMKHn=n5MrplGe9j-6ZQpvqps_5^GAbMm4nus5kS{a~I?{aHz< zd53fU*DtfN(Rc0+_4k4@eGdJX$6qTCT_OL=xiWKRU;n=TX8oBltK9btfuu~3XZz^_ z9N<2Kf26Ok>kdwxsTff5H1a*h zrn}@zzsjw2RSR5Oh1i)$4>zwO^m6pIijz&%zDAdzRSCYxr!D=m=Ag>GNegxt7hZ=~ zcA@~fHjcbNpk8LY=gLhLk7}D+1xsmT)hwidhg=Mrcl&HZAR(UPC=#O!+Jan-P)-1QA%3x3Js@8hG{!r_EmyIaf#(AvqSDI?eGRSUU~w39fgw^{CP=c8R$2zq*Gp0> zkiMeay5bXp8f+2|yxL?S*n~h+H`a-Q!`>!YW$+2E;-`iZQiM>(t)ImX#*337=elSL z(jaJ{EJI5%r%5kwb0G0}>M4#d%9m#LW9Sal$wJ(i)_Uq2pz0Z`7;Fy-Q9Xgbje`y1 zr?rdF^^8@W9nH*3?`c0Ri?B}efH$Rl&RnJ)IwJJ~R+t^{}gr8>Da~`?g zW|!e`SJLK3!B%-zi^0%YoO)c+ohK#A6QD%S+OvQ?u+tNYlK=UG?zPrQ;H7&Y1)+qK z5K@PPioo*;VO?Oc66GDTOL* zrMh$IgDeD2nmC$7Z8<)kU)!&=YXfN~@N(1HBg38Ef*6Eor@@5}EMkZ;3ahgZSA5`r zJ3AQAI;zy9LdQ^~xiB;iur&922y6!C&nDv*ymmx+9HOQcJ=?R4Bgt?B^8k=0y0jJM8R3(@!yTbaE z{j0$=%uXQgKW4dy6EuurK6UgCo4TZrDd$ITw)5+^U1)WtRtu(9eb)d$NNQj4DUu}T zBGyAipIR5IKg1QRA;$I@?#6)ISQAMFwWWE}>lTNtdH+kT7&@NV)x!+P(r@G`XGz9F zr7!48AqEh5;J*X4j^_DM-6;wt*o8#uiowOy-C-{ZwQ;Y2+<=XGXThGh#U80`V<*JX z{zmHiB+jl7?CAHc`s~S(c@#sa57pXPPf7YEzHA zx?!LAuEmsNpP#-JhrVpcholi&paf>M8rZ$CfCAzbm*q;P8++{%wF<3Dj+?|xaZvv< zmgqWYEmet3_QeWp)^n)2poGWJR{7pg3rFK}pmqy^oD0=b;Jp8UwdWW3S*A|}NXwqr zR>5`5YgjhT^y=hwSPy6eIcxdz6hubgtohris*WRun88Diqc?2GFPHx z^Qf8H)IyU$>~UX2N?jpiqs9!5o5iL(kmXrl^#PH`De=OQdLDl{AI4=&Tl2BbAfkqTJ`GJv>2@d`#0#tp zG1u49ly_ut^o>A+3$TE(7I%boTW7C#~w`5_m_Fa~7z2vmL zpRR24XI&m%mrisI0EEPD8VgA))DGxvq_%JJb1bMEz1B46bFP%1GOOKbx|r zNr!rW(3`l9q{$D&!uMvd_w{q8g6Asi%YCgf%3d^7Rf5Pb@G}A`vrB?TXr5nB;Dxmz zt+)jw$a$Ii38>9}EF3@B=?$pjnfd4Eg|A?%ci8T^uQ*=uqP#b2xO0sB?fpKfE%goF z`Q$FEF=nveduG6Ae~VD$r3C>u;JUbR|7+;x6VR$KfY`Z_4$Og?-?i^Zwzx34HrmbLy*w zG)6gJiT$$B#bJkflpN;nuq%Fq|l^McrElD~GPIhCc_otBjhTypnYJ zbI6oJ_SNfHuKeSjR%gsm_}jQOa}@WV(hxBn}3eg|BTZT4%AUcKv@H*lpkY z#boLucuj~c`-9=X69p{e@Ivp}j`<{>@2U^H9e(B*GYmdruG&hbTk|~q+&}4at|4t| zp09*nxar`2GpgUpvoEvcBVJx!og&}uZ6cQQ9RVD|*rFLLp$-esH(LJ^I zE;Ra|UhtLAoTfRZu0TI4zkjs#N8wPC}VCJ-oV;j2U8HZhPBYX$YTc zU2O7vGXRIFwq&+Bbp9sns+sJDJBjGKWvXSXgws4!aa2G9Zdm(~7#c|OuBvWt@ z{>=6lPRU^Q^J$tL_@UXR9W2Jk!!6k*t;?ify4;3ZZyKBJe}V^+%2IQ;4JO4R6(Yr| z^;;#H{XXi$Sw7h|MkU@Sh%U&42vR4F_#{T1q>|MZkhT#~V;$EJuEgo2QPv64v~6Nm z>Y%dD5ahr*!!4H3OYbfs@wJ9O(K_}pf!x)XrEHX&Zk{uirnH4`?{`*wfh!Q7`YvZT z@>m8}#f&x+7sScdzyf(lW|^q~ZE0?Mrv9z7|Mmm)ciu^8f#sZb6nuDcTcj0lfPaQd zVXincXG^&y56+WPBaaccd{-Vctr)32^ct-*M7adf0QBD129a7Lxe{}W?<8(*5pO^% zJyB#1bp1+MzPn69Zt;(d$$o2S;=G1GhsEUm^gZ&~sq~@ywk_x-8gEHbeRFniV9XF> zKXV(slrNl~Cc9hvtQ~tiZURm0_lGkqoPI_ze?h&dO<>Wy?+a<#GSc>w|GG%W%q>eF4Btgdadg-&dK6|PmlAwu z$+2T`^3|C4HzOO;R;6^yj&Fw3lYPtca#)&&>4Nq^SwbxV?_E24WFcwn8Dda z$stf$#tiD{-CuWb278OkTev&k=R2BHq((8f6Fw-6cIJt}g|>qqwCH9oT6g(K%*)VD z=0*eCDQqXBfM^^KV0e&%8e)J7D1|%*VRZ+|WpThJy-@!bea0C@OsO2{@`w9mlbWX` z>Oe6|U><}CWrRUzHYet2o1I<_nwnGRs%GZzAWg*2$pvw?8r*6_)OX|-xmxY&+j|X} zb1JEHFjph3)kmSOSowfH$TKntR6u?~j+wfL#5T8qME!ihU1R}GdM@@7NC>1Kh{<@l zg%tnLTOjlXT93p_Sj|otqPBdWxuSFO2%hLGbx@twC>VxYnz)V~D%Rg(2nruopFM;% zzM6~z}MvXjG7c2W& zXK-ZMI$ivSFjF1y#+Q}_I2&@0%47FbAP~}SiWvyC_Udj@$>8;&m~rv%WV056COWe0 z3aby#vkDZb7PU+?ElMRm*}!#L^s8W_$C#F^_%FvR1Wk z(w;io_T_!qU)lmuzb#m}nEK%}#UZ=!R@)xFKf5wH5GA=Gm1Ro>a`{5CWS8!p87UsH zACe@^ybn?3<2stQ>hpW{P=z&ux6fzJzWUqwxy^U6*3Fo~@fJ(q8LOHdJ!8yTdjn$z zW5d9uN`Dl&<_h|YBH4e8ho)NFtaxy@<@f!4k|g)<>@C}bYS4hCB1!bL10=mjU(%^`5vmZZ? zISj@hX4f>|Nzk9&TRS@7lYFLDsTTcjOmdPZlw52b&P5}P8Csv+QG|tk+1R-C-4phI zZfrzHY8f8KC=}z2$99*Anzw%CLpAY}PC&QHW-=T4dSZtkbZV6wFXR8!wPFq-TE!YZ8A`qEnBjG#?}TLbZ14~b6;dtkKbTYKpZedCu~2uZ@GVD$&^j5@AR*-HJLQ^>8 zekewn$05Tl;Pqz(TYe|$>%-#^wQLhhrXkX(Z1Hi?O_?;zg6w182hDWol-3Y2%=uC+ zznm*=2Z6?w#XSxaRQ|{(^rYHBXASx25R?7|0sU~{d*!6I5n><}$nT21rGXv^YO>Eb z#lZ@wV&BljvQct-%QiLbi4i!4Vl!6XT?F*?3^rF~h6Ic~vnqx1yvk;MEzq+kE^~$M8`J~OZm#~QTln$Ik;bjs)duAG}iQI+)vF|hP z-)u3Q*czNiVr`f}t;z_&Sq8s_+(N^V?`7K=KzsC<$8lBn*kZ9cEZugl{t41}>co;Q znOQ;4Yw&m z>%LCC8&P)KCu2WYVnqH=4$rV093>Z``&J)Utauf6GgNjm8TX#)nVjRxzDT{@+G5IX zVK}b7iBw)?+tHDKnT2ez%vW_RLz?7^6*33zKFx19!-j%3bgTx|#wkCgY2ar{7AKA9 zhfiisv=MFg~% zj%0Q%1a^0e7dXZ)F9qTygwgY)sXjB|=05xy8@cx~AI86NE(!nAtlf$WHSqkvSaA4l z{_)P)I!Wl4THEPGpT+AjP-|UB^|bSqHoUyL1FGQqQu(I7p)J~Pib(ICHyr0s_KDzW z$+o&>_geLP!Z^tv{>88tZ!vX`?R73N*|Wobu52y043S3-b#xq}<~oQhrM-gWe8oW3 zp4l-w_32&VeE+rNs*ZD1ui0f$8p$JNA<6ysWjDqHWl$@^{}|Y3pZYsiA-_E*9jVw0O>_m~sI{uact>c&OVIk5pc<2Id1mrd#B^D3b;K=B4 zpggG*K&}gfR6;2G%AVN{%7K#F#Vj~m%3Xu|HY|H7%>?j;h}m&}PO4kU5hte$8_;ghb?bB7rtk{xE@l4a;{;g{~Y1?#JaJ-q;0l zwU1K4h>V!D?>Uoo2c8;&$ijuke%9{6;N+5CZB3Lr!qKD^C7!rpMagB&b9|VWHWry5 z?-Y_~QGQ-}&O$7qK}K=sr0EF7%g_x19*JH|3-!@epZX51<+0K#n-x?ODz{9;#ppBbEQ_WxkN>mM~6N zik(tQhWw!izpK#9-hjk%>ys#yi>!zkPH>{ zj;(qho5$?^EWkm{zjo;s^O0pxB4p3QIzw%}$OzjheDSU<;`v#JG1%@7%4ZNF<@P3*SA*?l%n;H&ue9Ax zT!R9z=oZzJ_HkQN@*QW%aC0b`+uVI)myitB@{cBt=Gj|#Txn{P&3081y)6A^a>V|K zt&Rv_F4}DMi3Cc7S#cD(LinV^D+bgXa?)qE#40zM=&U@&oy4zgX)0ZYrR`itqDhUX z=_q@acfwm)&;FFA!I!};>t0Bj&g2+EVM-Zm!Dv zEgk0tX*45se^mMOS>U?@4l}gNE8yTV_X-J~=-N^dsnd0d1&?y-Ae;=+8%y{E%B!;K zii@wc^&-*f2*vJWX&h9tSm*~Z zqz^cwX|q)++uvJpn31b8%PE0%vgt9P$n&$~Xjw3LQ}G8p`x;qbWN%E?zao~>O<%{4 zLBxW*hA2lgTLCz6_#B8==J6&z=Nf(1a8O9wTs!u`@UALO*p_1kEp^<70RqKUECR;R zbVDUP(ndq>F!~n&xDF3d17FV)+LAAQwMFU}Gt{t&l|nxUTmct5G$k4n{$tVE?B3O> z*mhm7Od_^(O6#Ib5QUT_!5%~P{1ztoT+0Lr${MI^%ng)%M0s;Ubr$BK`W+0T77hiX z%9w%J&nB7rQSFLJQkrC&9WA6M^K#El=q2Sn6~DZ4iIqoD0{-OPJSTnA`@yPyKs~v>-F=z58t=IoniySTJ~?HH!-ZfXD3PWw7UYM>R^b+L_b?3VohmYo|-C z?&reMTW%=sl$UN$Butj8CizPqt$MwDWIwdiO^(hK_TcFl2S-MV(Z>S4ZGsCEZ!dy0Q z_dd-a{@yvKj@a#^zhvRzCW{{L|D_olJ-XZOzfR{~I3_KrCyIUv2=6;%#+z5a7SH_X zlzproh~VJ3qL+NSKbB~x%+NZvx4-E7+p8@<(C4RDiJ%n3`fsDU;9T2!N1;>80~U5y z&kdJl8QOw#KQz)yv7|*bw@5Ac4^viOdRJ&+ykq4-xY~jZ_mi|AI-L}M) z^hn)BPs<o#n=VjeNN}ZaIsyuzU4HL& z*k0dn{Z0D9O*t=87N`SBh8DZzZN4QIfP(3inbb4e6llg7$QNX->DyY5 z+)T}L1muvRk&J>YKEN)FG_{F2W_LITE32)bvEn$1=PGo3>NKqlAbHI$#qpRkNgPuF z20E|NTH(;ml17vpfG*qEym8$kJSQ-5kZiIh^*j#^g*I< zOJOepoSUA%4ospr#yzesHw{YX%x={(V**dnb{eFpQ3 z$s=BkIkS=&<+%+}8$;~aeA}v*(^FF34_XFG=VQ!VDKcVCb>w4FX~l)fe3c9~i}9qn zW(M9QwMil|MnHgCP8i}zHXo|m{IvBi zbM}N&BmwUBYL*HL{33Tw8c`ARo?lPkg(arf(^_wH0xGdGbNmQ4Na+r1_#@awm4ue6 z>wED${^61wV}>ZYd7?MJ^M>5mn>6p(i!Yl-GL-~RpPh_t)wsUNg_C+{~Md320Rm-eP%^e{&tZJVS{ z-Dy_GO9ZFyiIIx3Y|2Ff>Iqg!a#aE%mJO(5=Qeaug7pOJQg-qhn_$d9#XMq3_`QDT ziIaP4pc)`$C7{Re`|c#!Hfs6kvElh%0?KR6Vm9E@-+9#P4o#oD-M;S!?7^AuO>K!B zA3pn`)aBP>ZT2Yl!-P-mE3{+W!nr$Gg1#{|k0D`ulE!lNfWcU2@XI4LS$yY!wrn@j zk0!QQ_enjxHI3=am_gv<*VtE-TIIYnbJkcat+x8QYCEq6rt->UQ>M!Ae>pp_e^vd<0ACx=f<92jOFRq~;jmM2GK$ zk0TOlOr4^n4o8)rK>d|chHPL5L0HKmQ{CO6gX8Ie>V419lppO759aM2v|Ml;d#oA= z2A*x>R@au>tx)=y$98neoQS;ENO&}LB@pGqNe%o2LimmWqMpwZ8;L+QPzMy@2u-4k z)It`_4TsezrTh9X^P+dRz2~WNa)(xSF+x_eti()~%6i8<&I}GhBov1hSj2=+cQeO} z!Es#@dpXRDOQqa0r1DmFjhzyvj70#G$f#hGkyhg`dt9Tr7n5>akS*ciZ*E##6cQ`CZcq($WKsoMhLjc=%QUdY*T1I zW2JaRy3|YHHf=03CNOMt%u;4Ha@*%?K&P^Q6LX!Ff6g}RA8-;{5pAj#=Fn2mu zM?L&+qts?Nw}JFrC&3s8MMbI61Jt*dh#S(1TXKS^C{!m6upz1?rQ_D$-k-5r6Uazw z97!zbL9bql!o3ng9vj=KgjvB@efPoHBtNgX3_8yDTTo>bAvz>v|G}0zwP_M$J<=)& z_6lk#H-XA&bRl3=|2cQHBabsHRsc(w9)I(UY z(vOH8{+5HS<9#^_=sOO18MozUtd``n3+zuMgl(!h^8Gej7p>Fk*rfFQi<=l#w-QRj zPJ0iMi-97qa}a}`v1;k{tckWrW3cO=v6A1D4DIZ2lBsS+ZmYaZCN;O2$7f?7GyjPm z)`T1@q7yN`3A2j8^9kYk2yA^Ii^?ps{1$o*UloPG>!T)CEpV)qWWgwfx`&hruB>CD zr2_H%7}u5H!0_^`Pdq*OZWq_ls;#q$ zWR$PGbSDHG?PR|>)NyL_*XdETY0cw86v{doeLE1^R1A~+yqbkG%a>O%ZVtiI=hbSn zll10&DH_ZCHB|bT)YV|>lu92^%MTo@(B0AVk|QoylbbkJf~{b?&w?5ZHgO6CHhsyU zM0~Ofme}bL`r3HDrAycatgbCuNF;>CSq$0%Jo{X{y-pl#>(uBeU?o8f7F9d zy=rU(zun<=FB=~cV$1)4CI56*HgHj8G#i=x1*>~(^LzF#+QB9Ffq+3Q%>F!Q{RusJ z?QgizgU9XuKzp!DG~M&`he$GZ_JpjTN^;S(43Hso!t?cUM^P7}u-T86+J2sS8*Oilo9r zNuRYqoqyXCQ=@90!i!#K^WGuP{*jQ>0{aMrIW(~<`q8V70WDARl{Vj|-?`)pOFueX z|3uvrgSW=}`L1eDt;Q$?|F@`=g-Pc7T(sKygT&Q@u&GEL%cA97k=Z3#?thE6<>`dG zQ)%%1AA?ZRahxSl4z|>nEkG?fzCCRf3yBX*|B*kFJ#rqJ3R2brrFN~wDKTXyP(9In zg7dR7#;D83$C1Zl(k$DM>&8}@vu)AieL&Wq-Q)MpFf*?L%u?=W_+0oM9?PA2c$-U3l6mTwFJk4sJ>Z+ZH1#4-^B`q#yuC158SRTD5!Ov@iP$wZp zDug5qAblHfm?YP0`FYa9lL-9o#Yl0}NA3mPCLAp}pU;mna63$YA;GBwt}I2zL&xG2 zsbb<;fU@&*0P^_RtH%tHgtlXZZB|xGj|}+jdFrq6em=afT~loyP{z#xH<8tUXLmBR z^b5%CZGD_iyD9g@CA+gBhn)LcS-vlO=`xA@?@t@ErL!}_94g7XJK4NFMiMNZY1Q;5 zXZCBl#_ek}Vc8SIIi(mI1KI^y21(3GBQos-m9aZ`p(q1NihSd1AFV^L$6AAI|k+U%Ezr}UUcrXBiL-|@5gL@Y_L333PWsPj`F(Lg`}87=wYC) z_Jnw8M@_Zm!lMi`=J)(!5}d+@vkufcnv8n5$xR8Ju^`Z=AlE)!rXEF_u@L zxxT6L(c#<(7!0JW=)4+hk9t=c5GDTj1 zAO%uCe3ED{Ez@!Vgei!jqem^3?mg^j%3raWbXG>|Ge(k{a!a_0Fa#F z1^RW>y|?bYb?c|As;j%_jR?AhYGy_AV zX}m{EiQ07c6R6F`(geXCj#?Nfs9OFy21|z28FkEP+4U^d98s^65G)-gNd%`3gD9gF zn6bz(1}g3}`bS|lHhppYPxI{to6s_ZTTswCaImursErYK*9RvKX-VM8{bJ-CaON@X z2dXNVJ{E^*ls*#dNb2*8=mp453pTB-_lsRJ8>fvjj5o#@Zy|P4Mk@ytD0=6#vFyQ* zt|6=+L_m57S;)adrc;sPN({0CAmL!M;+(38!1LVwr4*pJ`Tx+gHEqwZ)RN*s2*hHU z5VsE?`yjI*l9M9e*P9@y+<)Vx*q{0b3lEr+7702U znXiqRCA5M-;m>O~#eHiJBvk&};O}|!5?1a27kBkui!s4}oy3?`e98Gq3OcYmD+Ien3(4f7pEXKR$c2S<}m+@gsAKOLM9gcxU)DoVCM_2ziTUpAn;9 zd5u}z{7F3fX2(Mv3-NiGXV%S*n==f2Eo$*BOi!I|A&^2++hYe2ITDsYMLjS=u9B<@ z%rI6K7}bx2E~r^q=hX&tJ&e(@Np9h%-l7ySe-nOS4@X5yUo}T&Y9*9EzfEd_m0X zzdFvZfSYZ0ma8~|Bk0%K8~*ynzrRHE=?C==0oJ3Z5{SwVAf}`}I@4nZ0+E@1gSDN< zM9q(*-eM=+Df|E|f7J5(sectoWIRE<9>#;N1_mWLjYifv{TO9l=CQ+36a@N-MFb@C zWq1A0fd3muO|bPw`kq`VL>3eJ2vfT2utyJX`D0a+lo)f8V-RX<G$M$=) z@ktp-;>ii9)n@0r8b=rzZRB9K`o8a)>y%R>F)#q}d$F zWJgjnV&1_SvJi;7fIey+!Nh{dJAnup>{47AEyFnY<15bS32^(YRtsbZxG@6@77=J6 z*&G}mebfTmLs>5dMr<25CEg9GyxaJeVl7>hyD zzzg=Ax-&GEPWB==g20jhSaB!*U@^!?D+%WjJdJNU*MTKN49#blfMn|)Tt1zmf z4gXHoICj$FfG>b#2eY|^p<}MU7-F2;Wqq7w))zrm8zC)9l+Ul&U<+!mhND@=1nc2P z7y`hacy^5>R*mTz51l5EgW#IeAaeKdO26!03~EmkkV+<0*~p5&Y8KEaxC{!=t<4Sk zh#+D6Wg_T1JoA2dHbuw8@^8nO&k!4ZV{DSHP2dB8vJhQ{Hx$VBl}8090+DxYlNn2R zp*nn*omAG<`wmUunFbU~AN%FM;xIH$7@#nUwKy7qC0Dhqvh-oB z9ja{v1^cMBt;W}TX2Y4q1#`0Nu8*+iCFW?Vefi;=G&-r1p8aoMK?2-1Oy>Tb;91!%^sX2cfuRgaXdd8Zq&wtniaA~V+=Z*RA zaeL$PXE3P!`UEDA;EfAI+$96Q15QslloXarBd9Jw%3^)!7b!6S;ZKPW8%9zMq`uAS zjl2R*2z&G1ZDzwpk4$>(e!A_KSSoQF!oF&JF-PVC|ID)}u^RctqVs{0-Ub-;bFWl2 z{rrb8s(DR&++r?U14m5H2g^Fyg3b}M+{1^b1d-b`oO~Uz(b-GgJ!zWMpdkNU8pE4^h(@n#sI;(-#z+q;`c~ay%?!xIce4CN4^TDx!G0B753QR zQb2XVKov2s*5Vx_X)1)QtGzA}(2;aOvvm15Iu;5{LE-?qf2Kl&2Yxy{k28#RV^=H# z7b?&nUEBsR6Ierl`xWsXj@VD=j+cGl=sg2!9TaZFCie}HhLZrx3EaT zXeUsAA#&oz67NUG%fG z7f7IucP=n1UI!W6cK+#^U&Z-0AG^Z=s;r{U7mU_`1zl4f7YGU>%#DPY-V zEY5rr3UuL699^hHyk$@Wrq+PKd}9#KZVX~}9e0`Eb*ghsAXN!lK+c)Z8D#h^7}H~u z1Q7ZsxHWdi_0f{~mp8)^;i6}PRlFGWP^U^n0Vn;KbwRu;#`EkIQ^93-&JY1b2^4dG z1s*6rYtau~1C2Lf>bB#}U$({Z(Vt)C&25D951DtehyWHZDskn5-+kYk6gz}!SviCO z0CV9y#Yjd->?3Y8kdZaYk}Z|>=vQtrr^f|K+Upn(ncwrVGj48Y-fX@ReZcfQ9!AzN zyfL`Y=TpECfD*TV%aV?bE!KPmZvxu-(T=&*jA0!KSY}~^WB`l9?u?mh;L@pMe`Gd4 z(mUkwHHJ~^Tb{Q)#qjs(o_-w$OV4^x01|TxP#m6PJu~L*cyIDd_+GOJr)%fK zKcaT-PY-+QFM3DZ>m@OQSpV|Non)rXy|jeUa{^_-9UPRqRp`d%(gl3!*Eg+gSu;~p z=zY)$-M10grzh6%mL6Exm96^Xh7#vpx*1^Q%p8`CusC78pF8@b*$TG; z%o&mbh9tR2tQB5Ph_1+)tZT1H%U z*71ue8>*Lu!_hIJGYa9Gqg{AR-VDNNW0rB+EljXjJY#YFagVITC6ILiIdN!d!3N^! z6w#WJg7R_RI6Z5YL{e6gbKvE|FW{gX`uT9Q+s&vZu$G<+IXFS!2eGNu_}ITCMz*kh zakt>9F`tI3mZtFqRU~%p$pZrT0tmW2zNEyPyc5Hw*OL>xD=id`fDy%EV}6AEIFv|B zBj>{7|3A5_3XQ6vF8{n!M2XbU@TItT(3GAr9iDdqd57aeO}gv~F)PVDnNmAR!94}S0uf#Gi?FDLUse3{ zA(au0pY0>hH6+awrh12_NP5zt^dyTpy2RmG&wT1-pNP!zxS4%m!n_VX&@N~Et zN6ZN06?r_h2{egZ?M-gm*J=wQ;UNXn6!b^@a%`x>m7 z{1h7G&IetwtNC*z_{`6lF+7tsXE3c8;~pLdD(Q<3sTZPg2m@rGLoAM3P;gjs(Ym;` zA&|++FsKv0fI_Hdg<2*X4NRK1FCgL$Y<1au9FM(Q}5 zee86ay@vc>_HY{(4zWzQ-_JlhB~-LuAc^4kjbEpK7an*7>zKGeZ~c%LSkzeW(^C@K zSC~NW^^eYA;Lmz|jxZ-T&9~yTc4G>?OA&VP4l(^-V+C`)G1Ki`sa?l%`n8^zEp&%T zSLEs4UdI3zgC^$}(213D2%s#sENS>b&F|u6E*7h*R#8#ch)44YfT@S1j^`LzcnWly zdJ#P=|N6kTi6RKR)Iw@VcboPTTMTW3wbhtC`Gk|dCn0oV2}>9hQJ`Aoy)! zQ_TH*{+;O1F?bl(c}7~!R$n|k9*!k%T|gYZn(gAeUAu9`qkoPH85yaaiL;7YN5xnebzMehZjU4VC?`?szqe#DZKg?a|V<`N6)O7!@&)v zjoPQda`2IBWzxLdy64K%?2kUH-#Ui==oiqEo=WO}c$TdWV`G<6Us@LMA?%Mr{SVc9 zgXc{@{ayal&RbXb{;VMS)-l{W{bsV9mChL~M7;KjEmjhvI1Ecf7@!U)Ls>Qi#|Y(R zS+*=4Y?Z7|Z6k#R`<$%aM~r^dGxF+teVPAx2ti&p-l6zVux#oo-i>|vf|1AX#+Y{f zJ&jZ(PIxcAsQbmSXqIyZXWzd)j(M5EBjrx*Gw~BVl$iPJ5bmtr-m`dv8P>utd%(7PCAfE3d^MtkWt84a!>_k7%K{ld8vnT z$x`jtkbV2F@J;gTCi#^fJVi1VcCWs2AEh-)M&!+Z z-8;tov1l7xk{|y;V2-cEOF?+l*(N4~)si*B7q7O*$Cg%kpJDCpQ-@&5l}7K{Sv9>c zep2k)A4}E{FcV)Ofaqogg ziYC(}M`T(}8JEx8sa!8tyz@V<_HB@+@u>442)}q`EFH}I4AHNk8lE-XpnWMO7=Jv! z;pPlvaqmbUOnoqMwzT~KwvG%ugnWx1GxcdG^f2A^7N?DDk_+xhdUZ0?fRgTHqb#=< zkhJqM6Jdo!vy4z#2^6GHk=@H0_BU_c{KcT^@@6k(CnXQSmSygc}g}9&-c7AJ%;dxZ~kD&CMiH7w61Rm4Xta zrbMhu6_V&tC<;H}@f86%u(>dU{%yG9Cp5>faiSoCCHz_jiy)Aswyn=DfDFtL!c{&owIHFNgH(2uOa2x^lQ zWg+F^27_%({P?*s?@_#{ht&b^jq#sG>0<`6j{6L*p~h)q;Z6rDhZ0MP!T`-Auf@>_ zEV(E$lf@b!IQp1OI*Xe)N*4l)+qe++qUGXDfAYxx`uD29tqX=XU%H143*Mc9#RJ-&tlVcG3|+b&PJof^!Sw zCx=7L3m@Knrs4Q)mkN86Sj3~}9Z(_|F2m(hXdv@o2gb+xEKSQ^GRlYn!Jw+h@KPn$ zd4oM~2~7krGf76=9ZG6NF7-ywrN(k|++P?yf%@n2?+8tQEbgKj`W15q;|b2g!4ot} z<1JdQX9Mnox^<@IaUBjCOK|dB$k#M33~(zSb7L9dw4;&1kH^z@{7(aA-kd{e&k`8y4`R^#QJ~srLW(_{SWm^M0f)K7x8^>a zVHvS>wFB@tS1V(K9)#E?(0QJI#%c;36&}j z_`oDQhi`8u!st?Krl&C;Mgf>H^!w_*XySGG8r<>i0BNxsANQz@-&w))N1CKWiLzAq z2;XrW%Bvbza(8eTEYISzOicjIl#JD~%F>6j?le)xTL_LZwXa&O(w-i_C-rXRtu=vnPFt&}tik^8#m`vrOIK%MnI3{= zt8v1;`t|opP$M~6LvF-QN2EZDZ6u>5eBKQGh6>%LAA%;xLI24Cvq23IhHnGI;$-bXZo$ti5FMNWcjJJh3jqX~K*61HWv};AOvU7AN9~C z3q-^&f}a@1<;JXe8!m*OtJ6So#wF76V;h2X?5p#RVuRZb8(BeET^v6G#vqMcAZJBB zgn3!SwGa895HtpQo4&YxHW|E=fq-Xy8UmYa0zEUi6bC)G%ZM)2gjPBsoxesb^>5P((vcr6D$T}-ihNZ zZeVX;?j_}l(z-Hqk3lLKs7DweKMJ&Y30W|^lBadbNG7X{0hN^`Be35V95yx+p*kqo zm&g)b#r*2=?=wq_@zN?D)x=^q`jCy^45ntVt#@YU-xwYL(c9{z$Mlwmiw&G07Kitj zuP{dq)XHt|H*X_`SxCRcg#?=UtAnN0aQj(5#7hyq5V!q1cr?*`aO{%6n>N-i?_5Q% zSN;=oYU%rORg76c2ctOg z=)s=gSH5~P<|tEg-)sINGI#BaVNQm}AnyE*_qNmCAJ6R5fNQ1?1>n|*pikNzLNxgmN9I)}5!q@8HH?@2YuFTEVYnaASu z(hf&QBSG)Nz|+E_E-z4c>{DgKEZJ8_7SEY@-qSBNQ{g?D7f~lM&wC(Y+f++6;}?+} zch&%?g8-p37Ew_bJu|&P45}+O2Q&m*;DanzZPyr}=M+Z@HVshtsaUgF$EyiuVM@ml zEmA1Q@faU)#F~M?s6Bz<#o3~KX{toekujf-Oc|;&9(S9E%vQ9DKA;Ul5W$-hnrdNV zUqxT|On_`bi9yo9bAQ(J zGXXWwNtlO|J-qYW9JP3i$M7jXW$olo+YMiF%gbK@rV(hK%SEp0na9jAY&5zLqyjl( zh38e0*gDT0sDE2*AzuP+A_Y=##9*7gCn8Po{5>Oc%%EF1Si-6RUQ3~?$m`pHJB?dF zvE|^v)iiRxsm%+;Ny^nhz~g#3g!*U@tFChjQu5##tWKv#4vbVM6onDsf}|jD;X5Yd zB)I8jF?vOCUty@Jd#yFin^3_TS%>XzUMbbn{u-hS$}LEAo!smjt3PwJthpKrDYju0+viv&aO~#WU}1-t^$VCN>-!jFPCg&ldG(;BOuFtruKKPx4~~*4F`SbB|-EXua?^cdjg*F z%t!I6n5pRp)mkX^p8SHjZe}AHwTzJONKn$jXsJs~4!F8eO)V>?DM3*b^5 zJ+RJj3%AAIZZmy6G+$D*0c3jpX>Y{X+9&*yrsSn(Eo-bK6YLe(rW% zY2&6#@DE+FAMT;=Siu(V%l_nWNpa}55*4zbsoacsxv@>MZ}B^=HuO21$rifbqGqs-H^dXJ2o zpeI zMG#(Z0jTMjCWk2fpujD&6XJb60&XS8QLbkP#%?a4GGP4RhFK)!J0=(Hp$rcQGN+gH zNeR;sp$T8KiGVDuGV1fosaU>%<1o_Xqkl(%J+=WyH3Lc6B7EF=3|C!zC{ZoSl%?J;hXt^yb(m-_)W;7e?XAXxW%ASK~6 z?fZ||Md)}p`hpv8gWtopo|t;veDTWpRr53RuMhAHIbWL8T7IQ@vWYF3k6l1NKCZ?* zFxkPJ0Y$1SXk@xpC1=im%4`Rn3Hgx6h4!b91%b|?1mC^EE!^ry-xL(cE%~H;!%$po zN_2ojSU@ay7Ocfl50GKWg|n*y%19!s3IpmOt1nDLwY5OI3ihS4wy=fUV9p?7jxAvo z$X|Jr?g z+*e{d3Nj({*OQlvNwx}yeC*R4|CZ;QyN}?d?C&*x=j1~sn7|gZq_McPJ6|5hlq43S zmZ&sS$_RZ~3&?Wc=_LoH(v77cN(TskO00Rq$WRGgV9BUBGPO&5z2upzeQQ579-5D$ zH-hxmT}M^FbcG*&>lVC2=FeY+D*Prj(N2S0bs-ze51sW?$;o%T)c2|O)a-Y;ML{bh zrCGpP8K=MQHtVMQ#GBeHlMiCByfemm%!Zl!(~r7s0Gu;)vW@dhLy+7X-W&NmPS*Ul zk!zca8^Wm;n-4#G)U35m|k9g%9by&0x;p-5;8(?2iN;b0T=cX#4@}A%co% zR`3{3s^st`F`wZUaeDmFSy`)R%?Xc*IGd1{# zyZDBI4kPRWPo)O{;&eE-MSRRh$FcEbMiJIk43XBb#DNcVf(y4|dQEMzPAGoRFt8JK z49yT#)jpY^H6`cIk7BE;U~|0O59~=AgqP{L5@3Z?B==q)H)lj+5S-SNaB}LGKM;PA zHYAqk+Ls1Z&CRnzl`^Et%JZs0s554`zOv76#@#V*b7Qr z9Q2gE90~)ANjw{2gaLrfdtfD=B}8JuDX|X~WoTvt%o#fK2I-sx1RTgfp(N<%|0&IW z-co^gv;~ZFNrcxAv+}`*i|d%iy$e`rd%fu4DK5x00E*H)pB^LTNrUH0e9RzTm#5{z z(0GGrf)FtQi_gOVRa{*#m@|;L-7ksIv=jF8I_0avc?oKiIIf%}RzYvE1T1}o3php{ zhY@QdqMWWJshp{6Ri#)In6OJ8oBEBj;y!fx!8k;1sQo~Mg~YT>8| zB)~l%cqKiJKOaa;J|7XgNGp}R;SJWiwIY5?J6;%MQq=))97;pM_(1g103|i)!E5?7%OL33l zo2evs_MfA`DPGoojJ40!uE|w2~}a!VG0~YDukyf_+rmek9P1e+u*$ zCyed3F-nRsut#Rj{9&}Jzx+yfVKwt-j(Xj{{6ekxm?5u3@YrYTdw>z%XISB-`cJRK z<6CgtW+E>0*Tkc^0{syvtwSc9c*dHa=#6<&Uq?!Hy4-yd3|MH zCR#?H1`81VA%G6@OVWW990j$Q+w9^pRVrDblKXxPx72RB&K};lee*6%QAJv1w_{v~Rh>Oy90>VFU1>M3juo8$J=dZGQhNQ)^G&HG`dF;#pxXa4}+!LQou@ zbHiCYk2U`T2HyeDnVnM~miC9gA9?#Dqj*&eI!o;I6YwG}{{em?!9~vbr!rgg>Mmdx z?72x!ra)cj#LQM`4@XAV5slC>{U}^#AHsg=Npl+q@8$$vBD00vzm9#>&k^U=aUhV~=1@ z%CfO7GK>>>#z%-vfZA!b<@5GBo1@^Gs0{KZybJis4I3jt5-M9=0%FGF+KVX}7~0UFoVm%z74!HdS{2D_`em=0RR(aHvj6Ie^+JdQ`5Y83beB6!;m ze=kOmT&69g)-66Iwi)PK0VmwXhf8s*|fI9<*1A8~}@vJ!9HA5IkOWHEh1T2}V zWtFApSl5{jZPy3`jXhhiub>te(O4GFdBW^Be!%muF)uO4ei=8=8bG&u^sZhIKIm`T zotusK2;OqheHn&YFYkFh%k+8aj9>o#z})uv%kWLy*%jx~olhKM`!n5Zp2DhorOC!v zCXFqwkvp^~a#o~lNOvD}FWNc{ymv)>PHa-57 zfQ{#TLC#k|n!b@SnsV>%ED1aMrHPXFN}?1PJOmPZE}o2F{R6WIa|Q>~kCYMD0hEcI z$85ubU3j12Md;B5=q&^e43`+G1J(&Lw&I~CyO#tk&XR=7r$K+m2|ZUBW$wMh$nHc{ zR(T@Z=7IToQ96o+ZcD+Yfwi>XPG>9$} zml^|GiuBY=tbyxrVY*B`g2?f*pG!mc66Dnoo?V zQ8lZWGh@yWVA>FIH&F|pzKv%QrQAZ4QXJ+CGv9q??36z7THjp$K=`iC=Pzw}6LTAa z`wX3!1#E)DS;l-@MlL+)RAou^A7RXb@%-4?LuQ#}Qwy`f$};8*28~DJ-9(B4A*KYg zDP{+fw_c9L!>3VF_q`Pr>$?R7gh*$?UEfp2^ek!MIXLUS>l|!X0!ILPa7kPhU9{%s zBNB^2nhdZVHVc;mN(|==P-5|86+IYabVBuAb0_6uf_%3_zpZ1u)5RH=2|Rn3rw;Q9 z=6dGwX-t|s=r|^P@o~FI`8-2hpq0rMFg7)w%voM2tXac5S*bx71xJLa8e-@%=Vz2cADE zIpLUV;L zSi-QGy2_Fx=kpFmWU;ZWgSmC?4^QB8K7h!)(l(Riyw@Ak$h*FVB zWens&%;#~3?Zj2_ozd<+<16E9hx%Cx+{fzk3DPi4rkP3v?Gy%RL0Y#MuZ1=_s%4d> z4`qegv?h<%Sg>zUtxA$OPmo7{3VQ;O*H^!4s_&OkT9mI34j;ts(;bYip8Q^P^-sJB zUCh7#lvt+AOJ|%?@B7c#j`T4+AH7{D{ReOI%>v0ZdGfvM#^TJk;5x6nUql4) zqSI3jC8e2D5=LPPYRd|cvQkXTQk%mt04qwYEHF^&pdw!`*>RtE*(vp;U30>FYdm{0u(y2798pwz>7M zu?P=ifD4n`y`4*CqEOXiUoquD0^OHFvnrW#*Poqi0Uz_3DoT}DxZeJ%KjlBMboO2r zSuH4&2ACn(@f}YN_b!82%o!$Z_h?d;`XV$7{{AGUdoLFb4}io5X168kPd*+q$d64H z_8_#gbQeKDa(QI&NLofYe06X+LC1x;fgwo1s<4Nq0+?z z6D_#FMg232onhPXsEwUc;|uk~yk{D1qC-aBXHYoxK2O89;5-bhW51kaHcCJk%ot(e zWG&R8^FMK+K^-Eu9+KQ%d#1L1^DpYr3eJUCxWwc9U&M=L{6(mah9U%b`^io}CvG z;!BIQ2)dmE#9h>IlbkU3qE9$}3%)(|f!(;G_c29NvRKMfoL=J|!*SOMHWi?a%{sN9f^aRgw-p}Lktc&~rZn(*3JV1|tC^44H$0HpINE-X*sMKBOYdpf7a0^zOI=$XiE)3cZ}c)xOH zEO0KJeD8qCNa8^FTX6bdrW{-C4>Km@N@cYfp{xvJ8F84H)uyZ&0p>RYGAdcAc8P(K zEa0R-_;K)DbuF&Ye>I<4LHcmG>m-AEJdA9tySfDfKDZYujY)&7NMtP3( zexvTL!e>xy+Y@jsF7fU@1M7XM%5?v184V%;o@7E7`})YoBH>~5#}|0YgY-MKJo*9- zTZ_zfeY4Uik8q#ctWD3e2IIj^v}IOhSD$$vfGFzXb$Q@eOlrH99@}w33dx-K0_H-G zoWz&97ZlD#_fij=UMuvc72Q2}*M0u7v!B-JaRvuLJr&|OTeGh2uOWgvn;XP-`2#@N zR)Md?VjVUqKk%{8EwMh1q(w109B3BhD_Kw(C@a1qLDpCv6H7-6Ri>y?OYNg!8+KVL zNbDPu1qjhtiN^M%*+JTRfD*4mHu%xGMtQHn62mpYTy7K3f$)+=G57Ug+&Fy5b-VUD zW)EE6yP>1_Ff;<=i-okn!~o{JOy|M4A7d&TGu8Z#{EStFbch?Swni6x`SXHPIfs3-@#!pK)^SbngH@f#%ft*=|fp}nkeHu)-k5`4N;r3$5q`i zyyD_=)a%Adgtyx`_k}a#`Up&114_9i;gI;_^b!X&Jy<&q%f1r2%-)(y1HT$tw+ zV9vz>%517p4<%vrRVW2GxCxx}SZ@gyM+XBTw;zUxp`dK>ZlaCiSlb{UG24`ZpAkT| z3km4E)PKwu!y%Ve&G88nEPshLwjO-*FD<#Y&CWDNSa_qivA;MkruWx~tp*!?(-ZH+ zIPQNQGM?NxX7QFD6#n%%PK-%)B4TM0i=m6du(m8Q5E~v>0>*2>k|UL+j8K*^KI3E_*YKaTpqrPY(4i@iwVC|GD|Xt#QY zO!xi?bVxp?D8sjK!yu(Fd^@Zw&t8JrH+sH5eik1%!(*SFk9}a$RmP|P@aKf9O?}Il z<{|)_<*{?dhUO8(JMH8)eMTA*n43Tkf0H@Mx99>^;As?vTWocR;*YYtF>y2IYw1%N z&m4=CkA0fQxxI|=V~)uMFP5LAN%XU;e9Ia}lPkCNal=FGVpwrq|A7d^!If+5v`fAe z@;Oj0lLUV3boJU$X~FJN2sma~kk0|MpcA$q47lFN`40LrXYpwRI+guGv!~o*-WHZH zR1$G^1s%;cw{Sbat++neG$;s6CeP|}tTf?cuB0fJ(1Joqh+M1?JMx4zp7@iKW}d5^ z&7em%To|x~6~8sBdy1GUa7y5LH$^AI3NeDeWlsGp&>dt1Y{xKq*q2=_QrZp>{#5#sggS7K3n;lt^=6saScw&eof6EpR(=voa>s5l zlSkFPXoR%UfU?paSbSa?2#u*B-MtGG%s>9_Pi zJ9;&=o}9+T`Xh^J*IrrN0EupPbHor*;-`I@s67y#p^YUa zNMkdciz>M(3)MIiwG}(xy?C>$z_X6mf_lOk!n(PStbS(>i?h*IIIWBh0YPPF57rJb zbx6Td9oxzfNV7hK`~pW?+Rw5|oxX%6Pj=|m0@)0DU<>HimceUtV@Sm%(frAayBvRu zNIKq%3AS+Xc%g#aDVAA3c# z1edDzUWqdQ=`iZ5huf~;nCoy;93VBBVS?~ySf=7~A;(Bq0yQnbvMj$O9qdAZCBl%J zLf$@f5iHf4vMjhkz=?}N?4Y%uw8lGji^aZrVCtYtpMi-Rw&Rz`KZQVReG)HP->k?j zS#j__gE@HypJaeq<)!45!Q;66`oiDrN+Jzd!Qo8i`CTe|jJQvp>#acCG$h^rquKlp1mFPI zO43@!KElB&e%WB@L*2whx4$0zfBo>_&!(ijJ;57H($S;? zkj#4>=K@-r=)fH9EXllEWfx81(MyO7XBS1G+s1(yDZ-@;4SFzas|eNbI^f~{4Q?42 z!7`u53v(Ut4ayOL_IXc2i;^OPs}{ISgk}R{WI=gYVlO(dg&cd*qzJMk%NtK3oZR1W zKKE?w*^H$a_%yD{T0p%Tv382FD8n?o_h;0S1BAgESW<0Em>8iriG{JJhcM*OgGv%l z3X3J~m~zZn5REMeGH>t#&(4o$!QnuXbMAzOvllRE@?OXsE<=WsMo^Z_Rh~@YvCmcf z(Kn+((6{K_&Y=iCw&tEz!?zcZ)zA;%?J_uI`=^oSspK+(%dzzyOXuB8(K;rB34LRM zq9zJZ9EQar4A4$G*WzddmR!}c%F=VJU8XCjC88Dz_EoEei~?bG+C-Q$Y?xoZZg5gp zsZPzIK#Z})vQ9JQ$aO#El1;J@SjavMS&R$C zAmAP^v%iZ7?lYL*{wUG)5X?Sf!XEi9+wo@vuZq$3Z_XRN`xnGdb8ESLguJ!Dr8q3- z48lEq)Q|5CBbR_QZ^}rT*0B(=N1$VSB&eB~_=bEvugzHK1=G1CnDZYo!B}+E)rX8) z8K4rk6Nyy2j+gCVqnWom;M5ZLb_oMSI$Cw?OF&56c;aHIN^#-ivVj4dU>{?C{ibiP zV$y3+ojb`@lvxantq4U9`;j{y==wjRvv%QYr~>2m>roI@jW81eRRYvdYqj zvW~27)R02KzLMG{u=!X~C=eEB+?>G#4`I2v2`v4^6@Ksw_s|Kx9jC0!Ep0}KnZ=-u{u!Pw%h*yq>Ho5n+oMZZIoh)o&y&MZqpL@08qPu zsq>;`1eu;f+HezLEVP;#Ar>qtl1z`eX z&^n-!Z@*Gl*<01T!#pR|?8Kq~UWC{KGoCrjJ?`~@y&GKt$C_sZ)&v4J*fE=i4I#OGy z4*|Eh6jynQy-8>Xx5sgZ9QLC~<+rEa5^cOqOn1eTjIsKnQl&Oa(jY*oY;a0mUdM$2 zN@csTIBG$`VaZi3t1NveYop9iOToTWZ5Mg>)n@wJKWN6l->y%ydk)!sk_#b)MgQ3->tNbMh95(hbTGgcc2NNO1>T9ZjWWEI zxa1noY%OH%OI}cp;?-)`7B}+FFgIvQ$O0*XUD6T^@_kPt!J8jtDJ6|QD^s?O-$PG^ z>?nQ+*8L9tq{cH%26V&41$Jb1Eu5z@N94P=Gmm6d4JP;UkE7u*rMW)RE;67he>kjW`<8{n+zX-;k9AIXdaM-gqpb$e_s|QkSP8LTa zu;i+iRhB-K)uWUqK*r3zYPGls_ewK`S1 zY|yY$>D@$FjXh~vOZGIa^F1g+WF?1^!eVa(WE66iWL01sYx!|$ZCt_1B}=v35@&HR zlZ;=(aB5Ev_ZiHwUpM;tzv8lW1Bm`K47GL0__IHO3ksJ%2G#bn0C5WC3vfev6G79L zRf+rH64I`1g2gX*Dy~cojM+DqJ->D_e}lkU7enXcewS-W=InnLmsLs_dbZ!~1?CN? ziQdb!UCFiQS*X-<;UTTnU1VxZz}!KKX3wtgLh{ARdJ-A;u{Q}_Lu;{-6BIWrxi}>_ z9N6UC^prKk=R=#}3c!JY&1>ORA_1iv;dvB*XW13MDy7t&=W$($J0qkUdJ{DBc3+%h zcTp16g)WvKxOp^mQ3gG-SYEa30OBysGlFg0(=!#Wu1oLe+KB6U$FzUVcfqs&({X;= z=>53lHi6y;{Ek`r#qB52j@FPMdsM4Fu~xF!N-U647*{*Dd0?OT5p2k40MTC@nK8frUfgF0eIJi00AOF~ z>sg^DvNC^x)z4?z7jhu2+nr+>Nlj*$ApBwO^FoTgBu6cfPQlt`+5(OwUA*qbD+XI!eGvQt9XJ}u^nYkxK}mrHDL(JessbBkb?@q#_+ zrb&0hJ6|q+Pce<<&kGf7Bg0v_97yL9k8=jk>%Fp3=OWw=zt%%zFyl)>JC?Hdzfi-X zyGX$DWegH$b|yE58lHWL$9FesfKS*CXFFdCJAvmE_Azfm@`WW*M%)z$M2*!t0@XSKhxGNZ?JIlJ z5awoT`AG{ywODjOfLTCx@DqO&LlARHwsE$k*FmNv@c8vw<0<=oO9eT#jB1?QzCC2k z5t6(yEqXU3hNoy5Su9V40hulAK@Ml${~o<6w4h z;2kFy%4e){d6PJA%-=|8Wljk3Z7TJgpLUoebxXl>LkWW}Z52QG#dLcHEZc*F`VM6e zY&j4mdtm3ei_mjV+B{{o5@{}Acbp9?qPvwnAXynlsmIsFw6}6t*N>9SE~^&!TxDg? zr%Y=3Q;?4MaJA$f2^~-i_Oaqxiu8fUg($xK8Oe9nLV~Aa_&(x#PqS;6Z6?Hi^b9N#Py?Czi!1%zM(&+CDB5cP{gIC3%L$MilWZ(%< z(Ou|lJHDBm$#dzmCX#Dej*!JOj)Imd>_IK9c4-Oi69xb@hS^daeF8Gw49J*V4|1}4 zhj?j7m1t4P9r3GT9yK?+k5AR>k+E=|N~GsuZy5{@Stt|4SfoxDr6Y|+Il^rW56>IY zhL-k$rC^0HU3I2N$x4=yQIO@nB&#ePa)h!|x-Y5;ib(|iisG5VX~E7iK{0C7r@!`;BNTO}4EE-)Bfh@Fp{S^p7>IqD(2@udlT z`(ALpVSux&q+y{_&MsI7)LuYQd}7kF>aJV%8g+o8@+~?}eKOA}X(SWTtVq*j&(*p0 zoG9MTX=PUx1NMd;9W%0?#%s>eBf_#Em-2_JJaoDfm{#n*bh5k%l^#e}@GM{V6~T2U zvszrqUqr4gC-HtylzP9&*gRHNZ<{CHFV3=2`=!ZPGmDxGf68Jb9pmPtdsv#a-Lefh zIN!S8FV9$>pnY}Y;D!6E{j6aN_g%d)yxKgf_)0>bEelOqmRajqgmXF+%7}Xxi0dJK z`yX&+kqZtq;8?T8xe-`$Q6dXlakws27${?atY&T6-i!8C%Zin(XWF@iyLHnwbJu=w zY9*`Mv~L)M>r;M^zMIg^5DfdZ^zOdP!Z9S)M1X5F3|HGzaB0G_mLzpfhxDA&OF~lC zk!NO1$WfA2fhn?zWjd&B{&}0sw}WakS)4-&w_T_9^d5k1Q|+|^RAdv;}bgaICMU>I%}@6%pt!Q?ow{Bx(+Y0Qe<^}h!0Zq zgheRg{rOL&s69V7E0yzB+d6Lv=OduqPpn)G4HU~s-ew;=G6X)g=$81l7yu{GdkwnR z0(UDU2oQozeM_C(hwU} zkCEoRhb4P8&>&_=Nv3FFfQ6rpfr%IikYUM?%IY$b$tp{aSvSgrM(vY!fzf96rE1}F zOSOR*(`AlQf+B^PeL$nTzqyPmechvsj|K|=&TEZ){2n!HfBk3U`!Pkg6r_VawWpmY zJdwG9^No}xvrG~z+!>jYgd^5R2d$HXLTX_N964=$gQ(3b+YWZ2P^c{%M#4zwf?8dG zg-n7=SQ?p<^)WNQ@gGBJeS)cLpo>!EkXARQO)q#Hnz7>6}P=u3GYDAaD749}0G?tfO{`tDSkyVd2wLrX@Gyb?B^cK2%R{vDVmS# zIO8tVC4{nSh^C=gL8C`1?W|6B!D8(|&a4Nw__zRuSd<$i4)DfNd_>rNNX#+Qt>+K+ z{6&nAus1f2P*5P9YbCQ&7K0@lnywb)RYqbZk*oGxO!X?c_69k$ZS79{x%y>yT2gLF z1C{3iTQp@7|LMuLw{z39Eya> z$jl5`9F4$|i;W_?Jh6xcM+FAR0&77nlhi`NzPv1(sf7#>()$d!XSY;V*8`s!sK@yIIl+)|}frP=T z-S$r(@=|I_ET5qyiVg`seH%<|Pi|#Pw2f;@S*A9w)8(`cFay1DgA`>JR_10P&DavI zoY#V=jW)W8u~Ja0Emq=d+-~gZu5`X|nfIb33%PF zWtRA}A27QgLZ3^SxyoNK!+B8St~?_F1<{y> zBPAh3jsyX9xVFr8OCc^dRb`#3CDTYyP|GEo%VctE#@+Sld(JY)P!i7md1AvTEmX4o zk8kd+w?1sRm=Qm&nX2`tMK%O1HdTwT;uztEG;NWEX%cV5!E^uB2H84y>7|s-CSFKJ z7nQ)8ufKG$ge@VcBX=06#BOcqBB%xj3Utd^c~y?7qs0ZSTsrCwzL4JI5j3tM!0 zRVCB76dK7HlzY*~;m|Jnm-$BCQx6>xzHpKaKP2zJbw&!9JoUKAk zzpa;`VDYY)G?TqoWvds&6|WO9#-WQp924yV@F_)bR}ZAJF>swc1%oA1wXCxAVXWvd z8UVGBF|)5)EjUs_m-ev+U(-EmdVhI6o^7rJCVklvYbGD$N6`U5^!N9)A&^fv;CbF; zl!|kWJ&DP7Ig!?%62dYeGU0%&02+`2(KBZI$xmS6Bh8!pjMX|50y85Fq-qgV##7deV2LfcRET9-(yTjQL_hv1 z4b176Za2#^o`Bd~?zlIH^%Jnl?+A)0aVG?zmE$>Cx8xQct zAd4VS{4@f#f^gD!D~-5cWJ)~1{R0pjv1kNO?w~2eJ$N6_kb2z| zQAJK^{c|&}KK}(8vd9;&o{G^&S}KSRhb~DA*g`A}l;B0TmRzzsgfuDzW9(}%7{#k% zD!_Uy(LDs3R5SK#qRo=2T2@*5P}asZjEps7^kGVtywKgn0ev*+wU^AA@IQpclFt=g zs%q%W4%chcM87!c_3p#lyP+gnA~TCmamaM5zw^muAt5+_2_ge(fq==8 zl2R}^b^y`O86?iy7yUMo${L!1kA>AJJbft0b{b`*s=(Ye<~7~RlqAa^=UNvqcTDq{ zlZHUQJ76H+1QPVccIu$L@~)*c$+&{))(|&8$!z(P^Pr{;j`$ZL=K*CGHyW@jNw%{t zYcwxD(AWT*R+X^K?_@BhsovYkkh0HBM&&RYnFP&lf z%Tj2LP1-E}Ae3aG$~G zw`cLO+BYQzXKJUH2C@J-N?Da|7*Q_V;%b@j!hxh>)nsTKw-1^D81GxgB--q-jEm50 z4qi-C6=S<>^osnd#4kLY=1p$rBO}6|qWW)wA)fl?I5ihOzhKs1oS&HUOD*S@eD|qE z@qV{PFz$gBdz0i{d3JP04)%Bqt`s`DLvw0J{X7n0)@$ZuVY+GzKVwzuM}6f5EkLg* zyr6kVo_#$F+#@0R!c_HzkRPzf9ve}b6&Ot~M9v=1#`zto!)&9Hc04?pIJSTt#Lxv< zEtm^&KExrnC?qG{#L`X4o=k0a?T#la1y3Ov0oo`NrUFX-vc%TH3+6LcU1nvxHa}qC zXRO9$0Xt$m`aT{`BAj`2z;i5YR9a{XoCL%@xU(PbT*R)JqkdAnw*1b3+%_uLXj+qIDLkFZ` z9j;Afx#T$|+4b)z(yk2`o>DppOj#@;2u#ne`8l`5qX2NkdBaHxdl{l@{z2pF zw|^!apyUp8eZ)8OjZ~rr`#X)F^lc=v#FQ+lNQtoLh*mR+>{s^|Y`M)x_|(W47E7Bf zC@H$2Npp!x->Pgm^;|2j>!SPeve5oEwM@-(8<3p(O3k04Xin!um$%ig$zg^DBctwCPXz;BZD0Qetcr9MC^73-SD-Iw)Xot#-o~L^ ztsa$KyTU898x=dYeoth#+~99i;)b*U-IR_RNM&Q-CIT&)*zwU+#nB(Pm8S-vR5wZFUSeetItrq;bU#4(ld$rMAa#>GOKhn+2(e7-pxGQI<$mFx z{jH71&0@ocdm?O{_sqSfhkUEcd*(OvRMCV(4f#n*W(f5~^wO=Un>&4fj`YX|sA?Xs z;IT=2s~}}4HjEb%&?!xZ@w>=VcL=Y$adI^6w1zOnXyrFrrxIoa@clg|NM1ZPf~rT8?H6LrXJHz%^EyD`XSxdzJl= z;usBfG$rBfOFc4%^5(u*)%K_NB5EBAl!x1^_AHQG_j(v`nyKmcO4C)c}Oc z=YLJ6*WPX7PjXY1p?%eAhZ54fRi~v;g79a!bPA~j=6blcvUIQug;uI1VI*`x9W2=j zS>O^J1tsGD2=*F%P>CN6U69!T^yDS|SH-x`SZy%j!(TAV!a$k@1eNiE8@MiOiDeO1 zn@s9~K!cjMk9OFi>}OU?7)ArgBFjMRZw|!S7L57Ec*E)6Kdo2AVVQe<96}5bRq2p5NTKE!J199hK^KIi&)hC z1!LC2>N1P_recbI%=Uu^7E0^K!6+P^|B*IurER>?t74pz$bH6Yt4icF$A)`d-+~Jw=qu0t>6D3<;x(^SO^yXJA zL|Mwp+|o101|FCNG4oeRt>n{MMp72I8=a@%4=_4Yis zEtE?(CrhY=aiN?X0ow1v*TmKv?pwX_ks$2(FNyGFN;6AYlBu1((c?DC{_PD=)gXt1 zZdkOSWKIXmKvgFqM#Z7?_;nAXoJaayCT;W?E6QZ;Ou;g6pD`iu#_bjXIXb_OGecpnd!7@l0^&+OB2iT`H z2Jxb9I9+H`{j~0`bU%90hHSH(=h#9v+VLgS?`EZe$wdz-VrFzjSt>S>7a{h*Il4lQ z8d>Hum9>CE^KZwV7$v90aj;!4weAWI);!sjZT-UfhUb}6*Zb4vj+J@|PRaY>c=cTy z()uLl#X&RK*pyNR$6BrqkWdSj9M!VQ(ucApV-U(34P<2DTe4NF9VC2~ZyNc|cwoMC zg)mhuocx`C9BzK^+EHu48n2`dR|}RJdn(f=IWU6s7!ZsSLXMFjpjHwv+{M364~I&=VN*p__v6@9Yp=0}6WU)5h1Id`B4F_AAB{AV#PKQOPmf z4b>(y%^ra|XYY})dNH_eo&#XQ8_k(sfaTQ*eHRODBv45k69fG|ti&2Lp$i%sRsVDJ zfR@rNqqYj3jIt$46$0~Ym=}4Cr;1fVUc?Q0U<;KyIQq+2j%c*+Q@CrTyg#WuhwcxpO<3$bT7s3kf|TV_gn6;CU&MJlnU-Wsl$I~cA3CH)F!WsZbVTN_gb){7wM$bLN+t+@hGi;g zlw_%c;o971tXMZKWl%pr_)}7wZG0eg6qHLgFKdEIfDnqv6U^^jIqtW=9#|r4q4gOF z^qYrP-3?Fy`wf{|?%pFNlMae9KHLpi+5r~Ynzmd@xUfJfv-54dzQvBOSJFyIdjqC! z|C$f}pC^nebl!Bkpn$c^K^906$(e0n1z|gYuZ{{vtEk*_Myu%ujD3DsQJ-n{%npXn z2>3n6CDXDATzL1v1JC5{O+2_16E<4y{s#25A8Mv_e-)dtu;$>&Rnbjq4~GS;s7nA!-K+_wN{42t03l z?Bh&S58;3PpN*dR+h(P=ibp(|w`^=`87brz@fv$7O^$tUj8I@DhmtaE#6emC$SA~= zWL032_oJ0qSzwKzT(TuuuwAfQJJlZ9owpiYd8dZ$uQyU*%s>BcxQ6`dOZm1%m$&T^ z)fF5{vBTZK`B0f9E}P zlDY}5Y;mzZ1%^E=Kf&QP#?+^Hk)z%NHyO;I1&`{yy|-P@jVGh*2YmH@?YpcWt)mqI z(kiPQm+mEqTR3F*p%j}IzEhZufk~+YONPQII+InFK9n`hCxwj!GG_KAYTL>rnOcNF z_#ZRv|K%%zk*=raKV0cXon#&fH+=chX>;lWTgHYfLRmKN7E8=jCLNLn?HT1#q%9aB zw4^FieIewig)H|aS!L-ECKOm=Wu_d3)KQS-eyCbSa-oP!$zzxL?VrVS&8^>UIQGQe zBz(r|kdK#rCbCksnqgAu;7}a>N{|vPv8mIQkwRJ`E+!D2RHLh*xvu@mhFwZ~aY1_D zho!xepXk;-0{Q>j`?gp~j`O^l+1cgnYAFsck{CfGYpJDhtSHt*vJff|=-TDl+9(Wi zoG6KG7{VyAVFLDpB3lTB$WAS_krs%8EDS}U?Uy5g4??U5LV#f@aEy_h1cX5#G#m(i zJaz=Zi1I)Sd7up=%=gu;ySl2otLL`ooIU^UbXWcN|F3J$>FM5(o@1kizu#2ii}1JX z%I%C8-F`d1S!M6t9+b2w2jNKpH90^i=-IdPPnl2SlvgnwozD!0gmvvaX{wB7tJ*@t z%bWsu5j=j@^t$X&hAzIwN()IN*rs3^)8HQCz^`cxfw?g+ofs**%z>c;_=YJ(`WPo? zmbw&;_@zLzh(jRo2ZGkRBB>8x#Cr31Wn@ka-+d9x+9z~Nn?Mj~&zKDS_$UIn89o!OSz2!+je)r zUbl7FiIJ^G(Pcn)5jRE48Npv|s(HD@5R_cUT2KJ%cErvJ&914vUhqLrZXFVe+_Zdi#l*? zIvl=i4d~SibthNXa(pC}66eH3;)@JjG#s#!0Cp=F`$nHQ+{^aa8P{ zoV28O#-lzV4kdD=byq*ECGk!8PKg`wwg(T_Sl24bwWN!L=S5tbVloqWMwv#ZHt!Oa zAadg9g#&O%aE`BD5_@A_^x+$g3Z!Yteoci9UMW7=C5ef8f3z4)@QroRl%$c5slw1X zKw$u=IzCvD?NY)MP*kaWjKH zv8V+iJNVH{%jf@<7;yvL4?lslA3RX~1iD{h1rFP2JaXJr2gpgF4HCtkhPpuG|oOQF4aQhd71V|o&k>v%U$B)h? z?|apLQAc7YJn%zt{pIDo4+kR?m{poG-mLQ4fdfJLUx@NGR&5RDWcg@Hh#X_cd*8k4 zF2(yGw!EOH;w)3t4>R>oMtkx@d{m4Dw!Ik?uAZJ29u@hbJT^JEQxevbgBYP7N`zC^ z3Sbm+)n z=6M65H&q^)IwxQU%AWbxfh9*m{R+&nWKMi|!z=ib+a#$pQ%UpowhR9}v;zne>ke$S zm~e4UMrVa0%eCIzkPGdIA3wN1)Dh9WDj1I82R&Tm7)#9YD~9Rp;3Eo8fcZ8K1)zQn zKY#wU+5PO`w>paAs1yy4^y`^E*JjmR4mMPr&5?J!3d*zcBChB z(nIbfYnz1)tsc3&Y}V1bHd(I>C`&xrPhZq?@#(9&x7Cc1UqD0r?>Bv9yPa$-6oQ}) zI;HVR_F9I6gkDhO$m>eAx3Y#VM{Qj|MmD}8Q{HSscut7Ltq%)z_R;A+#d_h>AD@Yr ze|5A}P+2JN}%`hL5*#5P=#Dlw-r~X%;71IzF zv>@L(@Rer^?aY69#XhE7494iX?=x9f^iyL6G2*_yi-!r3wv3LMLcY zQzI$HM+4gOQ^o9PrzGjK#RAlLUxao$-Q z)Y=;Q6v#e?2Ay-`>Y%$syC(%w%O;!1$VQr>%j;9x$;p7+X(+nXTKB-{)>3AqjH}xc zsWR-}jK*jq753zPYACA6#O)Ge*Z5T1*AxS4p0#N3QEjCQ_ z8uT8h8M&;;OGIL}_1>gR8gedEr^%G$Im@9*DW1gh4M^XUzcb8%l=yhFOT`LVi@R^y zvPlR~C-Lz{gkr@R(LDD;V#ItIs41633tXO{K=Ed?EcTCXf4=U7-JW05)tktQ4)GR1H^^TA5D-A?p6wh;FCY_1oogP`bXZpb7PyB+Ph>6oT`JFIz^g=<9 z&>^WO@uwa=8QOp^HWZrF5L=4z+7nh!P;evMccsBrX(P+TREgdt)KkFDV|vgo9VoXY z%UMr32W7y_D}y9Xnb*sJ&v<=ORqLrd*3tuSrmUx}IPNfI7fY7c<*Y}Olgrj% z2wRlFl1D&5*4N7;;Lm1UPz^P@Q6ErMsqO44wZ*w%I-Q7Cgf*$3C`M>a?~psOF*AdbId^MlZV|#br zoc1o5LNcK#lKq6nawoh9YU`|d2GgbDQZV*Q0jE>V1++#Wkd{)HH^p(^H9G3$2V$}d&@>R4O<2f5SW>fp8I$?tVDio-!`FGh*Wj*Y);)(O{hN(`oow0dct>>(fL$W8YqWYv$k|pF*8nW(0H*?~M+8wYsT1?u>A0w?>*fLzTFJR<)TPBXCK3}~-U`ob|f*Cwwp75e$Dn!I`gQsl_%3R5*N*d_S@dDh|? z#?HUaKdDfmekWUA}L!0&WNru*=`mJHI=selb5B;DQqeO90;e- zpMfw0IAPp{Fh|VSPe$DJTN+dx5@)_nP@UA1NUZmFmgUh7QVHGLh(|kutarMG4a;H; zcchAPz$WNOIX=W09WjUHA;R9-iXFK;h8~mOYn8aE$duQWYOk>#P%bh{L@zYApqUV$ z1OD)xN11(OuK_S97*WxMK(h0#%z{5+&6`bFydRQ#00BftW{88KznJ0Uev$4n)Ky>=8e>+NZ%%f_Bj?g#)w zp_BZq393k5%ObXJCVG9MfIa9Gc8~$N0~^QI1ZVIQ4)gWn+isRl>}#wJ*3W!iL;V6e z<|uoKYb;}Hnx_q{iB{Y2-XO3CRAh2{!GfZ&&NM5Pk@P+cxs);MS29Bi}$wi&U8{bSaf zvkG01O=Qkjk5j&IdR{RD-3_&((sjg+#$Z?{f<$(gIWF1+B_1Y-UApWxKZy?;M#v58 zYgc!2Ut?u%K|z1&;Z9b$c6^D(=-k+FE5bx>#v<2_1d^@0 zOjw!-`H3dxuBa!OS~2RVp}me|@y|Av=ib~o>&)iVH#EscJ*~E03Q6%^Y$$)pygVlr zt7D|CFfy(5Z`4U!DHm*TOYAB#<#i>SzIN86ACWZ&WMqmIiFvbG!fRKAxbzPxQ~)r- zC*4Z*!kMu#Vm7&a&4!|MWES-vf3hw+RkMS?0y)c}X{xnfk?299(0+vwa#YL@*l%_fc{! z(CikwgWi|Euve}Nk&!Pwm{G@eKZV_80Dqz_8l`J_BzN1D*Yfqw2uop}e!C&#VW!)V zzMw{iQl=0OU7g_=h+0F1ik;~&?2KGDEUus05g|LIjxI?bCD&FO_j`oGoTU zZc%rtTBoRT%zc)%cThw|^lwDfa%(xxd`}=YOjh~5R!&(Rr%_QvhQTL~Mzg07(6Xj&1MPCvb?4i6!a!HO} zXj-ch)cSV@Gf&rjj~wf?7@}`C3weppydK;5XC51{W3Op&m1*;+dI*w-EQcng zKGCw?3L*MLSI~Zq!t@;=c}Q5(r4YzD4@p(;zprH>ju8 z4P`)EJ?ci9Z@D28ccB{03!FsCffI?D+EOu2ExQ4=rWsB7_Mfb-seJ|UG@0#6LjNE8 z(mc=X$u;WjTG_1`5hhfM+ENDgyRV>q$Xsw_{9M|iY9Yb6R(UO8gAs; z;e&3U1hbEXv_#rrEl-X-d@0 zT7t5!fT080USp+fw!$kd%&VuU&=BkkHRz>kNnvEt8JQpnMw|}6WJQUoMXOySk=3Mu ztTgKgK4?X(V*w4o@Es(0NrG=}#Y!)n^w(I8kTB*cPD_+I5ZBozEt&AU=rvYS93tR; znCIS=bx67F+p1a#n%^HJZw3olr`*QC^puTh>r<4Sllz2*(syEHs8bu|*BjN=qO8S8 zZ8mNZ%%HW*AY;@T9Z^%$6pM{wp|?`R#$C4fjS$ zzhVa#>BBc%MJcAbbwI5nTq@gdgd3aHKqno&Ti3~-%~s3fno>zCtf}u*e6&g?=vWjoWjry^x&f&4#nb*o$;_Q)!vw3s}R@(V&hw?ksuk1$K4bE~LoWG&_;R0!ZM4Ei^vf`mDIqO~Z!s5K5@a zh;lwttVCu}&l3<&6`Ny`BQHxm1j$3N$BO6Btdu3iF-l4#x-ys!vx+);A#Ll_Y-&Ub z^f}W{dJTZVyoc<0a{lCJoGx$nex^l|>EE)N|>eWsu{6cvpikKf_BAA%hIoGNQ-DoOS(T~$v@#Tk$* z56r4nsDf*KH?WUvVjy-~iK!j^GG^RJt;)zo)a8{ljfD0ygiy;1+ZNDm#3sJKQJWIk zdeh}B)5ef;9ZmO*E*6Q`jf};|TV!+#eh8X(sdjCom|Sucfg+b5h?*5Pv1EZmQ?n2- zDCb#wI~mmw$Qb;q=~CvQ|B@_#8o^nAZ6wYPHG+GSK4*1}n`Xz1?FC~i?@ul0rmUT^ z^kpM0dCYQXQkc0S2q{iO_JNLx111s#%l9ATnZLA&UVKg*M)0%t^t zfBKo3)rIGA3r&V3+E&6o+0*VoEIljEF9o{6{Bok3rJPESyJ59AO!e!Htk#T3@uf4G zDLdkD)K&)e;x$1=@_MGCdS@kV?_CNwOzF0+$f9?ibc z80zK%igcu*E*pDBxeb5`ZUcG>RYY%?DwG+_)@wu$R(UGmGQhDg9N3Ld81%2@tEH+a zO}dDy$)uWymiiVQZ?PDoWnA5IO%K-3RbwFNieFVlUmBQj?d7B|oSp|~AkAITu4S;D zbp=vC*VWi1ue*qwqQQunJ=?qe2GhVVQQNDo8Ny-*MV#K^PS5r2L7Pve?ff6@ZB+H*y85XkLO~7W^0H_V< zpbEJmJx4)}4o)!1zW)d0$_2Hu1$^#o(B99++nuWpOuVE8CzKSQ?pRI z@-+iwWw-X?rJIa-U8(P_tgCP5%Z*%I!${hpkU@K;U3)^;9&o8Yd0Dca!f6KXiVSd` zIwruo5Z3^`hV0!V%Ac(EgYIV;%(3a7IFCH&*KXGING7Qiue^!mDdIE(Yh{3&noU4K zFNc}E0k5;m@ALg8OqDuq81uT)Z5ov3S&P#Y`Ipy~F*24wntdeCz2J=S!J+m^M}7+$ z?#i$Jya8pLqrh6lcJqCcv(xrnJoDl~vd|rrXYD+Mhu124u~H(E6JHP>#rF!Ioi{Zm!*v2;lzO2VkFztZJG|gv%j3ezzl5S)_-qO zvmkjmsj#8#p!WIM^M%cxjsETlt=Hg-;Kn5@HVtoRBEiFwpmY?>vZaFVRO#!A-B zD%+npw5bbAh33)4=B*nemQHFL+=j5CFjg2E8EGNr5hl_OrtoeMPte|<5L;leIiP0_ zoRtbMN${a4R(j#2zs8CQV4mW%M41CIbfbviIzfvpl@gXr_+9iGEBAIP6MNTTe)<}# zuJnM`KcVy}C?W5}NQom` zRWl1BXI8VA+Qkb?9lxl|sNVN$!EPrY@ ze*>rRiM6BN<4@LQ>LExTvK*QeCa4IaOhyi++M!TVY1S+Wy^ywSO_%#NT4+fCj7 z?v1Kfj#IhpmWFynXX};I@=?x!I?B%7J-$s2?w(jzk96xxyX@LXg)L`E0E$e0FQ{1w z`?hq8*UHMhUlI6Cq9S+RY%8JEh;l~kbKFc@w3~&skgvQySy{SIkUV5LG%3Zqt&sFY zSE?O)C6y(YTpBpL<>Wj))Imuw!K|Qz1u+DZ2_OgdzyhQ zWIzwsdA(Gm?1|K++EPB9qM8`9?lqB{sUHM28#1zj8m<(5@YX(tP0;6?P;xYM48MRj zOY_li{*HLTH?nRJ@_Q@2F$?V*sjvs`wFMoDOnF_5K$9GHawz9nxwGsA`jy>+9#C{U zMx^c4O|zpA8!U%>wa1pQ&|`w+p{c!o`y1&!um^gGKGBtG2fL)ogf-vg$XbH~ltc6# zX18DjX7@E+Nz4M55OnJ+lB@8kY$s5Z+MRfER~uoMKdzvTljEEUcL$taJAo6%x?qjy zyqeSTozKe<>?Rrs_If+R5T7=}d&CCACSuxUk~j31xm~*KHb0xlbe9gp0#)__xs#^`j^+$N*H7$x)W*Y&8oyK5FuZAf3mXFLrKX~ zmP3@`+Y(GO|MCT5{TQc*&nY!L(_oHHaoTY0=B^s?F32ff0#ENfV; zyRJbCwOJ(o(zh|)y|vbgc;byx zM;?Oxc6a}d*jbs)%+E(p`+bs`JVIl?VV1h;N8)m-lEv@wymU79!&{t{Yrn8scsvpEw>>Uyez0n& zr+;6`*g9T)YhvqE?up>N_M`u7I$nJ1Dqg1k4xn9Hv_knFV-^LC55fDRBLe$`B-zPc zR;+jypJ7R);}D7!&!JhNl3tMDXj-durP{$xk(9uc^@0XRoLeCDCmtD#i$4%z@v#pJ z@rQ3QTHb}@JR6%KcO5i{G_ri@oEU%kZ}QiYfbi;De-#lz08x{pJq?M=MwT)g0@L~% z(p8`)`-Um?T}Xc8+*I8D01989B;ALtF#x;~`HOh+(Z_asQ8d8KqrqAmJ@aemkMdB6 zi%d92G-2iowu++)rGkQ_E?&jOt=hRNr~Kv4Ax zxjO;bzm9k4U7r+6)w)He-X?Jqw#+Ceq24v@HpEqM>@aT(bfQ`ErDol%9{Pfd$M6-aGzBkgw2)CY!7+!x-wg`-o`8{It ziZQN zWN}LfPILEu?4C?+*li8CHuu%cnN89LvW>6>JUhTv;jEZXw9q4UR)me^fgSphT{WNq ztRTKxbtB2v`;#6SWW~3FN+`QUn2r;6md^GH@zlLOSFf=A%)WgRgRT+mx2(a^pf(6y zM+#L_IjCp^y?H%I^f)pz!dqA@m5jXi2>{Z!K$uD*#+HgwB-mBHh2<38$iM^mj{Bt; z7dmu6t57N_a5lkOJCS}`DG@qWJUa5W)@>tvVP&+y6!n#{78efrwWo!fU;lz=PK2J; zf3~A%{@`SWzcZ*c{p&KPL8N*bWI5hQaquc)OF)q+uPfDVStoUZmQ+yO<;Y0?_9+Fk zYKCium&ex-!c*?sXoU3#Z`UocQLGQR(5vY$3-wDs{q)$xM*n6oyQe7Yqdi~+5c1^- znph6UJr=yniWSeoGAYuXJCu;47idkAE3uZrw6U^XiXeR9@6F=x4ER#@2TClyiH$IW z1jtw5OyWaJkb__Xw6`jfb9JhP2Q$rAzUyGYtMFfZNy z0P}8P+5E<`B6*g+^TDUk$N6`L<=gvMk2zg!!2gk$UB>gh4_+RN$&G3s%dye`K9F<} z+p|uX!uy zwv9^h3|-=t_Dq+2q3gWgMGQ3b4%=innqL;q1IZVZFRXgbjMi0EtthvFF|eZLQZZS| zcw+bl%@iC*+J`P#nCrLco8tYWJ@JB_k;uYQq?eWA#(!1(@SdNV%pVkQ)xRT!cx7TG zt$HW|Xmi}efu4n^I6@?~(iW{Me2PGkE3Yfno?+FJ3hE)U-Ui&xOYh&rn0cXcRqxi^r^5nn>vayvAyz$iP3|IQG0|tU==YmE1^eIor`U32_X$N0?i_&URHXSqq&Iktr>*95;y{{vD(Ka zuI5ATAF??zZeNg%*bazhT6#hMEg|?-`5v;acyG-GiG;h1+O$NO18dTIHITlUT4c#V zSW+|Z%lsrh`V0=dWBd>w!M}b#$wDvSyE8K8b*0){Sr23vN6B7a$ zK^Ql!OB-9SA!}rWB#aQ-b*t-;Vm>WVw5^1EN`oxrHU{h$y94&Rt;0@?Y(0uD1G$sTdYlJGFc<+s@AK7TNXQOYN5zYr!Y<1TqqRk z7+9<=#}R8$k`|bR$teA*%U4(GnI4I2;vz1r7c_f6jm#$I)sS{gb^hS*$&l@Z1;i)f z7Q$Il{2aDmbDC8&i)itqI>fUuDxx*_t<==#3U-^Pyvt1sZ7fQ0CKxcT=k@e-^I zc;(F7F@z#Nbk%O*K0G7N8?&Hjk^v!K5h0`@b=iuUqvWy1q0IfyQ7#Q%-=W=_*FI5f z7P<&tNqx@jWyOm3o#kGjf6tT4n_cpDjC=7L=*7prV08)cQQnTh@4`)juHZcOMtJT8 z8d<*d=1DNZ4y7ZrJ_PF0Ja~TsK@scCYE~i^B6bVjmkn8s=KOv9?DNJ2+`|2k`Prv6 zF~;o}Or-$^uWiw-9lp|emcQ6ZJ|#9XFlV0m1;9lf91z!lVKe#^8{W{8k)}L0VmV5c z`L3K9D^dM?!5HOZ1DY@_d$VYnueGn8RGZ2(bxw(Q4QNa_`|SF%7P8Mc&$@;mSUhn2 zw+G6Vva3?Yqspi2jxBi;YxCATGH4#yM8jbZ7v_5qQ^Q3IC8WDBDP%utY`&*Ezcl_* zEPn76F@Ay1zIO16xktd)>{-RtzS=j=;qMf`krC2;l7)0`Te>zt7pG$X zg)`!U$(A>ZJ185OL*4sh9tDvG?PXP6mSuwEAB_PgolroIH6* zg2e3@lh5O4pS&G|e_b%}|=XP+J}Tz`rk)Pm_x`VVd3rs64W z=d+jJEA|d=iNAf}g^?P){F`lj>)?wVS;xSxWoOsU+5UL(-&Q>=UK!LCciCO)+Zof1 z51lj-7{-(SR^+4gak#y`1UdZ>eU!f5pZi*p{1F03Exkk~i_XW^>3(NwF7D68VYk~cEJ z^mj?9UTOA#GFW4HmKhkp<)aKDgIiJuQ5IM;4_Vz~&4R>TVlgOR9b!#i97FCXCC^9E zI1dS`A?mBz7y8ex1!csE&N#!(7;Y-E+qUZw2P@@Ww$@D~1g}zhThQ{y)uHBUE)NwY z|3Gn>wXrw{{QE(2zlSnh&Bw^I6$}CAZjhclKQq0ke+Lf)s9k?}TF<$x&H3wy#?F^J z1Bs96HO!7;r34h2I4C%FH9lC@oURlDO2WEFnKH*6WAM-D`aaCg-!>IDzokqF3S7;< zGfX8#OO2Rc_3+*#JS&m9ppl~9td2sc5qxY)16ie^F6&u9mt?ZXEQcnUxh#T^^h8&B zy#s}kN^7j~{e~aCI&$QWL<*r!D1t1Tz=!tqa}^J z^mXV>JCqLr92%dVq^B$wDYO~Tt9{Gjay5AE%e`UhAE_T+LC($~^SC2&#p{lGHi8j< zZ_@JZ;|->)Zfa9yj?xvuBrLQ?krG+ss!1xMCBMXD2Myr6z6_Y6LdDLxKYec0R z_3~;xLpM6bHelmwr-9>7lq-d>-;`1g;m>{?H2F^J8_a-DcBQhBc3DyGic)=MXbbrF zGEADkpd=jnOWo(LSVY%RTB05=-`T~s9?cmsO1MkfHgJh!FVZwbgOUZVam<^-rwA0e z^16)nB{Ckgd)C*_JF`zYvp4V*!6GpJeb)JxH|veytf@0tr)&{`agRy3LT(yCS{jdA z37G>i-Xnc57C9NZDg1Ac|CG{XV}jsgNfH4OED} z!)#Y?6xNiJnMn{$CF*H@3wYJVx&ncvGhCNh;SEFWI>GKn&CdPm8eUY zKAq{d@}>Iuul{|#7ME8rg0}XX&sf)HYu?5I)pF*LEO5%8&kCPj(BM$y z^13uDL6_O4g=>b_9yHWCD}OpJC1r|cDvFZvo6m`{!r7ahYF7U5k4qt0Kmc_k^k)Sl zOu{}SjS*uuq$Sc$bNDEHygx#-64F4I6Bcq1BoA2*O$wD10ly=aZx z#g$}0)tERgo1jduYGS+VW#g3H{}fyXIJ^za{CwdNJdeXH!dfYCIyi-OGqA)2Ukwc2 z(Xs)UZ$L*@MdfLhd_0ih=}*VQ-Mh-mhkjwLaJTt)hEB&+Cv_#F-@j=}=l5DAdKH=S zx{^(wXPy6rm}pkKSyepQn@wW)(i|#UjiiKOMxa~aV;3}I7F+Fr3EIKISt}*@*uuUx zVu6SO$)nTWqQvm^9onr~?Vq(zr?b%@5GD?P+%dnURI6PxgsVaNh7dG) zc}e!6;cz0hF2loKT|(Kfc7lR9?RW!NpbRPGq&OGs1oTd&x%b+GDPsxNg=ypWLkx{b|D+rmBSyW=GH!-kafd8U0NHZ)eh0 zR`dX0W2MM5hR-lUhhOq$L$tvxIqM5RjbPUZXBMuGt8w2*bUI@RMv{z|{U;Cc9@Ztq4HhZ0g zr7vv$Tp8KC?xUem@4}6p7^wm&>WCG4QgRcTeHl}j>7ofOk!d2>gW0W{lOvZ-H+^#i zaGhHc10d_dU{IjECcWr(fCaee-<(PsW|dJ1T?R;3EG27%A$J`XAi5+}FP`!k?gC^S zE&P|%=lr4BD5ZQUmWo(VH9(22f=;#PY|50a0HX?cHu9_VB0H-yu|IAfWMYEj;uLnA z0Xt{fuU29DKP2X-;_xRDWC3FNCNlvPa2|b@WX_cI+0Ac$^6C#mktMIotTs#R`piW8 zS~^va&psupIkVpuIE;Uvok)eU&YIl=B}*u8x+n?M6{m%m@C_=;oLdw=9cB|2vJ)f^ zi9KZQx+aC0D+0HcWpr8X^*dOgP*SP;&ULb2#ixwrUWi+k>`4f~$t;1gMPQ7OGsKo+ zyjgJRh}9Dmu|77o`F*y~(~>o|lzp!EzHvlk@j7Zs`v@-CC+0 z!jcMj4~z-(5G$W)LbOW}*p~HIgA_?Z08Zj#p1Tp{60+Ap=!Z0uDaMe`Kf(8 z7p5a+i+Im>CNrVbbHTk_3DV+cviVS&O%!Vd8Xh#{W z=CuTt@RTr5i!WQIIsKSTV*N|=j1iUh$8QOsr2~Qy@F?;zHft7V#R@UOEXov7_{4+| zv~jt~LUw}WA}o&zO!b^%`Z6FR z26h^NcIV5sI^@WXc?$ImxGA8HYLxMJh6vM!Citbg{5OCGHyWzR3 zD$kq4y6%-D9Wk8VhClW6ZA1SN*12Mb^ARn5VeSi^=gvgSPSJ8=r;&0syX5S5S##Hr z0KUSr5FSaNuw)Q2gWEW2Cq`;svm=L180RzNK(yDYakmx~DS2I~cF&qTl0Ms5)ZB!~ zKbj3U355`Vj0n*Nv#Bpz_eSF$%D72Sc$Y3 zuQMU~L|1scWY7*H5}&+T5_-Y3Y`E);>@Yj^c^ESUfW&9y{80)OL!fLCB;Ds|KVDMr z_FI){R1|j31$s3v zIpM^RVq*H;T$2c1`2?^+@V~iQn%dBV_A^irl%dop=th0*YT0_JXop^|Jz4lnQDG+} zIf=M6Yt6whqs#{Tt}#MG2{bJy4E>1cS4TSH=P#35L4zV&sVxLGMzUnI!nJS?L(hD+ zRgile-zBlaFO(DugF#i}$;eK7dY$)Sn4zTO!)ycg8+BCYI_-9LWTd<;7&*N8S~Phy zQ*9wXXrx$phQjl0@TmrGPnuTsJ<1maviD;`%V z*F=~;r&CHPMqR=Iv7-C#>$Rw<#bdAbJRZE2<=D>%7t`JC=6?Knz8bK zl584S3c&NX`RiZ`DKWh$49@?GS8H(s@Rxk@6Fn zmBrELDjW>u z9nOVSBB(;{Mq0_$Vq&A4T-qv90tFGE@`t-Kb7oODl-Hc~yJD+PKgznqU z&_{t|HnR)Q**PV7Ch>SE-PwZchIV8}u3QM?R!8`2QEe1TtJWMR zOIMLNORmnm;^~;TUC_9p<{B9z&{6FUS2*Ive%)Ga1Sjz%2-pa!b41WPKqfSY8M&Wn zp{KiiSDXtzAj#|<*izxfCdUxGarM@dY^7|HfB;N_G|oyU-j-bIl|k{=va{%_#5(Gmw0x^XxllCsRAo4AzRg zZ;Hwzq%ZI#nzY1^3dq93m|vM+=Oa7Av@n}!=!sgUsZ2HzJ$1OYr^QH(u4%(LnczG& zdu&tJXa>R_GF}7RjxOPsBbv_k0R6g>X|S5uZi-`PMknToG3k>DsU4vic@(`6hmAU= zz1hs<(XPCr=x1En*fV8+r?Y%8*uPN;xDw1-%kn2(&!|q7ONrR_5pU@*p#x2Z(%^!N zGnGRIIpoGak&?PF*k;cl7dnVUVwFkwyE#<>uZ%caDs=py57Sb^A6vB|fh{R$kCDEx zsq?K^k=4(<5E{N(WXX|TD*4mwvMIT;dMY}vBX#DFwGNZ!Jz{OETsMS88yR??m(>%~ zqP&?2GjT}Ie9IRGolReiBr^NdioRDB2bIG2@|4muA^lgs6Q8bJb7*g4C9{6U3R=9j zHO@@ANxS`$oi%0E;Tf13C3BKh(|ac@Q~MG66jDJIW^Uk@|6aAhg@ZE`>ZOIcKJ%vq zYk|Ghm^KYy2@RD9%tT~QCL-4r-KoJ3g;&&UCMVO;RW+SVMx(3x)pIVwiJ@g?y+jER zaylJ9uO&~;iSbQwNlwPk<4eu)%?A!9hJG;FGcPKcKB3OT&mV4P+(NSu#m9w^-s%Ow(mTTA5^n!Fr>`C1tbg z?Fse|nB@dx+mb)NFd+&g80j`nFze2N$!v7Zx9!aSJ?RlDxhC#M&C)u3^~A^ZRN}8* zJi$eG8smqA57YN&#oI0Y?fRUg$gASV#3O3L6TbI*)!SpO0LIjJ?qD<(=ayojM-O9A z*vuFw+<-Fv-)~dGXpCYYbJIx9C^Kz-2q~?0VRJ9R>v|eWwFdF_xFa*eC5)OGoIoy} zFC%6aPSCSf)ldag} zTg0!0tL!iSW3-$&d-$h+@VV)i-*f&)zO%S-`|)!Zr{dC?ALD@2XYP?tPI-kso@p`B zTBz|irTFU2&*A&_H;=_fo}B8vKSff67PlUFv-t0C{2TG`8*f}P96*ev<**`-gCbHK zR5~a!THwl)I_e^4^k2O3m{&Sl{Pi1Os9Pc89?xNwe)VP$@rchgMU0NR6&njYwSE*U zt?M|05yK&Zl;LCY;SyvJ-gSz2E0G_f9*gHN!PTvpSjLws9hRep_=1Aj#1E!$D$r2g zifK6@(q@3`9Q`&H)077{+gD>3o*i-MAFZD=_ z&ivBL;$AaWm!s)BK01PB+8#-XzlduP=Kt@Fr^OfFcmos7{E=(o@E@FsQDXV}8~5EW zCVz~H=G(tABbPy8!2j_TqMYFDnR^`S&t6DSj>`y+VDU`Qg{kYAd+ryv{>7M1%*6kC z;>b55v*LLpwk6cW5HHe$AA5@px}ftlB+I=+>Bmgwt`=*WPw>#q?l=V zf&yc#1gReHApt1zfJ=#ouARAGoc$vrt(aKCqD2LZ6m%(`C4fE(!|qCM-epD^9e}*B>bgqP1uDUK6uxXOKdNs%I53 z<^qDCYcwlZaVhFTmxJI%aaMog%*BU4@|!RH+>a>nTYqPKVfv(-Jn14tH{w{lA5Q5d&*4QlX9~@Z zdJZ4_DaB4JeG5XE|LJM8>_o1csmUxmT)Nykl!!!2Mmq1hwaj>GrbxHig>|S^Bw7BV zhN9U@DcdFV4{lGS(0Yt+wYONJaPeU=n=e0q@l^>DUVEYs!Erd6Ek>B$KL5_qd9epH z-i~C(G$+rA_!4>@#x!?pIPZT4Go?dWF2S@bGLS2bX*(*s;QblFbQYBSZ?@gnD z%Vq+yRnuBsv7nh2W0bKNrEsF4hqFa5jub%>KX-2m$Qk6HbwQ=PDAatKK1_r&C)gu literal 0 HcmV?d00001 diff --git a/FPGA_by_Fredi/firebee1.tan.rpt b/FPGA_by_Fredi/firebee1.tan.rpt new file mode 100644 index 0000000..b84e104 --- /dev/null +++ b/FPGA_by_Fredi/firebee1.tan.rpt @@ -0,0 +1,6936 @@ +Classic Timing Analyzer report for firebee1 +Wed Dec 15 02:25:22 2010 +Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Timing Analyzer Summary + 3. Timing Analyzer Settings + 4. Clock Settings Summary + 5. Parallel Compilation + 6. Clock Setup: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' + 7. Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' + 8. Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' + 9. Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' + 10. Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' + 11. Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' + 12. Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' + 13. Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' + 14. Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' + 15. Clock Setup: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' + 16. Clock Setup: 'CLK33M' + 17. Clock Setup: 'MAIN_CLK' + 18. Clock Hold: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' + 19. Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' + 20. Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' + 21. Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' + 22. Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' + 23. Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' + 24. Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' + 25. Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' + 26. Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' + 27. Clock Hold: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' + 28. Clock Hold: 'CLK33M' + 29. Clock Hold: 'MAIN_CLK' + 30. tsu + 31. tco + 32. tpd + 33. th + 34. Board Trace Model Assignments + 35. Input Transition Times + 36. Slow Corner Signal Integrity Metrics + 37. Fast Corner Signal Integrity Metrics + 38. Ignored Timing Assignments + 39. Timing Analyzer Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Timing Analyzer Summary ; ++-----------------------------------------------------------------------------------------+-------------+-----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+ +; Type ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ; ++-----------------------------------------------------------------------------------------+-------------+-----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+ +; Worst-case tsu ; -4.528 ns ; 1.000 ns ; 5.528 ns ; MAIN_CLK ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state ; -- ; MAIN_CLK ; 6867 ; +; Worst-case tco ; -14.840 ns ; 1.000 ns ; 15.840 ns ; interrupt_handler:nobody|INT_LATCH[8] ; nIRQ[5] ; MAIN_CLK ; -- ; 4976 ; +; Worst-case tpd ; -11.944 ns ; 1.000 ns ; 12.944 ns ; nFB_CS1 ; FB_AD[18] ; -- ; -- ; 514 ; +; Worst-case th ; -0.401 ns ; 1.000 ns ; 1.401 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[9] ; -- ; MAIN_CLK ; 117 ; +; Clock Setup: 'CLK33M' ; -5.966 ns ; 33.00 MHz ( period = 30.303 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 3741 ; +; Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' ; -4.615 ns ; 24.98 MHz ( period = 40.033 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 3741 ; +; Clock Setup: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' ; -4.294 ns ; 95.92 MHz ( period = 10.425 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 3741 ; +; Clock Setup: 'MAIN_CLK' ; -4.261 ns ; 33.00 MHz ( period = 30.303 ns ) ; N/A ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 27347 ; +; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' ; -2.673 ns ; 132.01 MHz ( period = 7.575 ns ) ; N/A ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 86 ; +; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' ; -1.712 ns ; 66.00 MHz ( period = 15.151 ns ) ; N/A ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 29 ; +; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' ; 1.672 ns ; 132.01 MHz ( period = 7.575 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0 ; +; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' ; 2.965 ns ; 132.01 MHz ( period = 7.575 ns ) ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 0 ; +; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' ; 5.299 ns ; 132.01 MHz ( period = 7.575 ns ) ; N/A ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; 0 ; +; Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' ; 28.590 ns ; 15.99 MHz ( period = 62.552 ns ) ; 186.15 MHz ( period = 5.372 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0 ; +; Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' ; 498.663 ns ; 2.00 MHz ( period = 500.416 ns ) ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0 ; +; Clock Setup: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' ; 1997.239 ns ; 0.50 MHz ( period = 1999.998 ns ) ; 362.45 MHz ( period = 2.759 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0 ; +; Clock Hold: 'MAIN_CLK' ; -3.786 ns ; 33.00 MHz ( period = 30.303 ns ) ; N/A ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0] ; MAIN_CLK ; MAIN_CLK ; 108 ; +; Clock Hold: 'CLK33M' ; -0.687 ns ; 33.00 MHz ( period = 30.303 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; CLK33M ; CLK33M ; 26 ; +; Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' ; -0.454 ns ; 24.98 MHz ( period = 40.033 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 26 ; +; Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' ; 0.502 ns ; 15.99 MHz ( period = 62.552 ns ) ; N/A ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0 ; +; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' ; 0.502 ns ; 132.01 MHz ( period = 7.575 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0 ; +; Clock Hold: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' ; 0.502 ns ; 95.92 MHz ( period = 10.425 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0 ; +; Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' ; 0.564 ns ; 2.00 MHz ( period = 500.416 ns ) ; N/A ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0 ; +; Clock Hold: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' ; 0.825 ns ; 0.50 MHz ( period = 1999.998 ns ) ; N/A ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0 ; +; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' ; 1.825 ns ; 132.01 MHz ( period = 7.575 ns ) ; N/A ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; 0 ; +; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' ; 2.664 ns ; 66.00 MHz ( period = 15.151 ns ) ; N/A ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0 ; +; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' ; 3.263 ns ; 132.01 MHz ( period = 7.575 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0 ; +; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' ; 4.336 ns ; 132.01 MHz ( period = 7.575 ns ) ; N/A ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 0 ; +; Total number of failed paths ; ; ; ; ; ; ; ; 51319 ; ++-----------------------------------------------------------------------------------------+-------------+-----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Timing Analyzer Settings ; ++------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+ +; Option ; Setting ; From ; To ; Entity Name ; ++------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+ +; Device Name ; EP3C40F484C6 ; ; ; ; +; Timing Models ; Final ; ; ; ; +; Default hold multicycle ; Same as Multicycle ; ; ; ; +; Cut paths between unrelated clock domains ; On ; ; ; ; +; Cut off read during write signal paths ; On ; ; ; ; +; Cut off feedback from I/O pins ; On ; ; ; ; +; Report Combined Fast/Slow Timing ; Off ; ; ; ; +; tpd Requirement ; 1 ns ; ; ; ; +; th Requirement ; 1 ns ; ; ; ; +; tsu Requirement ; 1 ns ; ; ; ; +; tco Requirement ; 1 ns ; ; ; ; +; fmax Requirement ; 30 ns ; ; ; ; +; Ignore Clock Settings ; Off ; ; ; ; +; Analyze latches as synchronous elements ; On ; ; ; ; +; Enable Recovery/Removal analysis ; Off ; ; ; ; +; Enable Clock Latency ; Off ; ; ; ; +; Use TimeQuest Timing Analyzer ; Off ; ; ; ; +; Nominal Core Supply Voltage ; 1.2V ; ; ; ; +; Minimum Core Junction Temperature ; 0 ; ; ; ; +; Maximum Core Junction Temperature ; 85 ; ; ; ; +; Number of source nodes to report per destination node ; 10 ; ; ; ; +; Number of destination nodes to report ; 10 ; ; ; ; +; Number of paths to report ; 200 ; ; ; ; +; Report Minimum Timing Checks ; Off ; ; ; ; +; Use Fast Timing Models ; Off ; ; ; ; +; Report IO Paths Separately ; Off ; ; ; ; +; Perform Multicorner Analysis ; On ; ; ; ; +; Reports the worst-case path for each clock domain and analysis ; Off ; ; ; ; +; Reports worst-case timing paths for each clock domain and analysis ; On ; ; ; ; +; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100 ; ; ; ; +; Removes common clock path pessimism (CCPP) during slack computation ; On ; ; ; ; +; Output I/O Timing Endpoint ; Near End ; ; ; ; +; Cut Timing Path ; On ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a ; dcfifo_0hh1 ; +; Cut Timing Path ; On ; rdptr_g ; ws_dgrp|dffpipe17|dffe18a ; dcfifo_0hh1 ; +; Cut Timing Path ; On ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a ; dcfifo_3fh1 ; +; Cut Timing Path ; On ; rdptr_g ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_3fh1 ; +; Cut Timing Path ; On ; rdptr_g ; ws_dgrp|dffpipe22|dffe23a ; dcfifo_8fi1 ; +; Input Maximum Delay ; 4 ns ; * ; FB_ALE ; ; +; Maximum Delay ; 5 ns ; FB_AD ; BA ; ; +; Maximum Delay ; 5 ns ; FB_AD ; VA ; ; +; Maximum Delay ; 5 ns ; FB_AD ; nVRAS ; ; ++------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Settings Summary ; ++--------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+ +; Clock Node Name ; Clock Setting Name ; Type ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ; ++--------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+ +; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; ; PLL output ; 0.5 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 1 ; 66 ; -9.578 ns ; ; +; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[1] ; ; PLL output ; 2.46 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 67 ; 900 ; -9.578 ns ; ; +; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[2] ; ; PLL output ; 24.57 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 67 ; 90 ; -9.578 ns ; ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; ; PLL output ; 2.0 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 109 ; 1800 ; -1.864 ns ; ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; ; PLL output ; 15.99 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 109 ; 225 ; -1.864 ns ; ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; ; PLL output ; 24.98 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 109 ; 144 ; -1.864 ns ; ; +; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] ; ; PLL output ; 47.96 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 109 ; 75 ; -1.864 ns ; ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; ; PLL output ; 132.01 MHz ; 0.000 ns ; 0.000 ns ; MAIN_CLK ; 4 ; 1 ; -3.620 ns ; ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; ; PLL output ; 132.01 MHz ; 0.000 ns ; 0.000 ns ; MAIN_CLK ; 4 ; 1 ; -1.094 ns ; ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; ; PLL output ; 132.01 MHz ; 0.000 ns ; 0.000 ns ; MAIN_CLK ; 4 ; 1 ; 2.693 ns ; ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; ; PLL output ; 132.01 MHz ; 0.000 ns ; 0.000 ns ; MAIN_CLK ; 4 ; 1 ; 1.115 ns ; ; +; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; ; PLL output ; 66.0 MHz ; 0.000 ns ; 0.000 ns ; MAIN_CLK ; 2 ; 1 ; -4.884 ns ; ; +; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; ; PLL output ; 95.92 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 218 ; 75 ; -2.843 ns ; ; +; CLK33M ; ; User Pin ; 33.0 MHz ; 0.000 ns ; 0.000 ns ; -- ; N/A ; N/A ; N/A ; ; +; MAIN_CLK ; ; User Pin ; 33.0 MHz ; 0.000 ns ; 0.000 ns ; -- ; N/A ; N/A ; N/A ; ; ++--------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+ + + +Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time. ++-------------------------------------+ +; Parallel Compilation ; ++----------------------------+--------+ +; Processors ; Number ; ++----------------------------+--------+ +; Number detected on machine ; 4 ; +; Maximum allowed ; 1 ; ++----------------------------+--------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Setup: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' ; ++-------------+---------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; ++-------------+---------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; 1997.239 ns ; 362.45 MHz ( period = 2.759 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.574 ns ; +; 1997.297 ns ; 370.23 MHz ( period = 2.701 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.516 ns ; +; 1997.355 ns ; 378.36 MHz ( period = 2.643 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.458 ns ; +; 1997.413 ns ; 386.85 MHz ( period = 2.585 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.400 ns ; +; 1997.476 ns ; 396.51 MHz ( period = 2.522 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.337 ns ; +; 1997.531 ns ; 405.35 MHz ( period = 2.467 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.282 ns ; +; 1997.593 ns ; 415.80 MHz ( period = 2.405 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.220 ns ; +; 1997.626 ns ; 421.59 MHz ( period = 2.372 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.187 ns ; +; 1997.647 ns ; 425.35 MHz ( period = 2.351 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.166 ns ; +; 1997.684 ns ; 432.15 MHz ( period = 2.314 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.129 ns ; +; 1997.684 ns ; 432.15 MHz ( period = 2.314 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.129 ns ; +; 1997.709 ns ; 436.87 MHz ( period = 2.289 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.104 ns ; +; 1997.742 ns ; 443.26 MHz ( period = 2.256 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.071 ns ; +; 1997.742 ns ; 443.26 MHz ( period = 2.256 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.071 ns ; +; 1997.742 ns ; 443.26 MHz ( period = 2.256 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.071 ns ; +; 1997.765 ns ; 447.83 MHz ( period = 2.233 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 2.049 ns ; +; 1997.800 ns ; 454.96 MHz ( period = 2.198 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.013 ns ; +; 1997.800 ns ; 454.96 MHz ( period = 2.198 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.013 ns ; +; 1997.800 ns ; 454.96 MHz ( period = 2.198 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.013 ns ; +; 1997.800 ns ; 454.96 MHz ( period = 2.198 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.013 ns ; +; 1997.822 ns ; 459.56 MHz ( period = 2.176 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.992 ns ; +; 1997.858 ns ; 467.29 MHz ( period = 2.140 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.955 ns ; +; 1997.858 ns ; 467.29 MHz ( period = 2.140 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.955 ns ; +; 1997.858 ns ; 467.29 MHz ( period = 2.140 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.955 ns ; +; 1997.858 ns ; 467.29 MHz ( period = 2.140 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.955 ns ; +; 1997.863 ns ; 468.38 MHz ( period = 2.135 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.950 ns ; +; 1997.880 ns ; 472.14 MHz ( period = 2.118 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.934 ns ; +; 1997.916 ns ; 480.31 MHz ( period = 2.082 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.897 ns ; +; 1997.916 ns ; 480.31 MHz ( period = 2.082 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.897 ns ; +; 1997.916 ns ; 480.31 MHz ( period = 2.082 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.897 ns ; +; 1997.916 ns ; 480.31 MHz ( period = 2.082 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.897 ns ; +; 1997.918 ns ; 480.77 MHz ( period = 2.080 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.895 ns ; +; 1997.921 ns ; 481.46 MHz ( period = 2.077 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.892 ns ; +; 1997.941 ns ; 486.14 MHz ( period = 2.057 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.873 ns ; +; 1997.974 ns ; 494.07 MHz ( period = 2.024 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.839 ns ; +; 1997.974 ns ; 494.07 MHz ( period = 2.024 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.839 ns ; +; 1997.974 ns ; 494.07 MHz ( period = 2.024 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.839 ns ; +; 1997.974 ns ; 494.07 MHz ( period = 2.024 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.839 ns ; +; 1997.976 ns ; 494.56 MHz ( period = 2.022 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.837 ns ; +; 1997.979 ns ; 495.29 MHz ( period = 2.019 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.834 ns ; +; 1997.980 ns ; 495.54 MHz ( period = 2.018 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.833 ns ; +; 1997.995 ns ; 499.25 MHz ( period = 2.003 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.819 ns ; +; 1998.032 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.781 ns ; +; 1998.032 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.781 ns ; +; 1998.032 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.781 ns ; +; 1998.032 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.781 ns ; +; 1998.034 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.779 ns ; +; 1998.034 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.779 ns ; +; 1998.037 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.776 ns ; +; 1998.038 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.775 ns ; +; 1998.055 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.759 ns ; +; 1998.090 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.723 ns ; +; 1998.090 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.723 ns ; +; 1998.090 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.723 ns ; +; 1998.091 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.723 ns ; +; 1998.092 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.721 ns ; +; 1998.092 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.721 ns ; +; 1998.095 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.718 ns ; +; 1998.096 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.717 ns ; +; 1998.096 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.717 ns ; +; 1998.113 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.701 ns ; +; 1998.148 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.665 ns ; +; 1998.148 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.665 ns ; +; 1998.149 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.665 ns ; +; 1998.149 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.665 ns ; +; 1998.150 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.663 ns ; +; 1998.150 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.663 ns ; +; 1998.152 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.662 ns ; +; 1998.153 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.660 ns ; +; 1998.154 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.659 ns ; +; 1998.154 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.659 ns ; +; 1998.167 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.647 ns ; +; 1998.206 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.607 ns ; +; 1998.207 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.607 ns ; +; 1998.207 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.607 ns ; +; 1998.207 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.607 ns ; +; 1998.208 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.605 ns ; +; 1998.208 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.605 ns ; +; 1998.209 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.605 ns ; +; 1998.210 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.604 ns ; +; 1998.211 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.602 ns ; +; 1998.212 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.601 ns ; +; 1998.212 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.601 ns ; +; 1998.265 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.549 ns ; +; 1998.265 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.549 ns ; +; 1998.265 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.549 ns ; +; 1998.265 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.549 ns ; +; 1998.266 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.547 ns ; +; 1998.266 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.547 ns ; +; 1998.267 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.547 ns ; +; 1998.267 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.547 ns ; +; 1998.268 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.546 ns ; +; 1998.269 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.544 ns ; +; 1998.270 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.543 ns ; +; 1998.270 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.543 ns ; +; 1998.323 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.491 ns ; +; 1998.323 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.491 ns ; +; 1998.323 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.491 ns ; +; 1998.323 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.491 ns ; +; 1998.324 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.489 ns ; +; 1998.324 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.489 ns ; +; 1998.325 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.489 ns ; +; 1998.325 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.489 ns ; +; 1998.326 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.488 ns ; +; 1998.328 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.486 ns ; +; 1998.328 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.485 ns ; +; 1998.328 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.485 ns ; +; 1998.328 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.486 ns ; +; 1998.381 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.433 ns ; +; 1998.381 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.433 ns ; +; 1998.381 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.433 ns ; +; 1998.381 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.433 ns ; +; 1998.382 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.432 ns ; +; 1998.382 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.431 ns ; +; 1998.383 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.431 ns ; +; 1998.383 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.431 ns ; +; 1998.383 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.431 ns ; +; 1998.384 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.430 ns ; +; 1998.386 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.428 ns ; +; 1998.386 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.427 ns ; +; 1998.386 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.427 ns ; +; 1998.386 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.428 ns ; +; 1998.439 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.375 ns ; +; 1998.439 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.375 ns ; +; 1998.439 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.375 ns ; +; 1998.439 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.375 ns ; +; 1998.440 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.374 ns ; +; 1998.440 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.373 ns ; +; 1998.441 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.373 ns ; +; 1998.441 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.373 ns ; +; 1998.441 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.373 ns ; +; 1998.442 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.372 ns ; +; 1998.442 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.372 ns ; +; 1998.444 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.370 ns ; +; 1998.444 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.369 ns ; +; 1998.444 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.370 ns ; +; 1998.445 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.369 ns ; +; 1998.497 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.317 ns ; +; 1998.497 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.317 ns ; +; 1998.497 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.317 ns ; +; 1998.497 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.317 ns ; +; 1998.498 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.316 ns ; +; 1998.499 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.315 ns ; +; 1998.499 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.315 ns ; +; 1998.499 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.315 ns ; +; 1998.499 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.315 ns ; +; 1998.500 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.314 ns ; +; 1998.500 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.314 ns ; +; 1998.500 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.314 ns ; +; 1998.502 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.312 ns ; +; 1998.502 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.311 ns ; +; 1998.502 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.312 ns ; +; 1998.503 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.311 ns ; +; 1998.671 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.143 ns ; +; 1999.023 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.791 ns ; +; 1999.024 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.790 ns ; +; 1999.025 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.789 ns ; +; 1999.025 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.789 ns ; +; 1999.026 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.788 ns ; +; 1999.026 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.788 ns ; +; 1999.026 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.788 ns ; +; 1999.027 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.787 ns ; +; 1999.027 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.787 ns ; +; 1999.027 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.787 ns ; +; 1999.027 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.787 ns ; +; 1999.027 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.787 ns ; +; 1999.028 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.786 ns ; +; 1999.028 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.786 ns ; +; 1999.029 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.785 ns ; +; 1999.029 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.785 ns ; +; 1999.031 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.783 ns ; ++-------------+---------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' ; ++------------+---------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; ++------------+---------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; 498.663 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.569 ns ; +; 498.663 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.569 ns ; +; 498.663 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.569 ns ; +; 498.663 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.569 ns ; +; 498.663 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.569 ns ; +; 498.729 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.503 ns ; +; 498.743 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.489 ns ; +; 498.787 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.445 ns ; +; 498.800 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.432 ns ; +; 498.801 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.431 ns ; +; 498.858 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.374 ns ; +; 498.859 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.373 ns ; +; 498.894 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.338 ns ; +; 498.916 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.316 ns ; +; 498.917 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.315 ns ; +; 499.319 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 0.913 ns ; +; 499.422 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 0.810 ns ; +; 499.444 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 0.788 ns ; +; 499.449 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 0.783 ns ; ++------------+---------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' ; ++-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; ++-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; 28.590 ns ; 186.15 MHz ( period = 5.372 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 31.276 ns ; 31.135 ns ; 2.545 ns ; +; 28.759 ns ; 198.65 MHz ( period = 5.034 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_PULSE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 31.276 ns ; 31.135 ns ; 2.376 ns ; +; 54.429 ns ; 123.11 MHz ( period = 8.123 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.941 ns ; +; 54.452 ns ; 123.46 MHz ( period = 8.100 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.920 ns ; +; 54.563 ns ; 125.17 MHz ( period = 7.989 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.803 ns ; +; 54.586 ns ; 125.53 MHz ( period = 7.966 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.782 ns ; +; 54.600 ns ; 125.75 MHz ( period = 7.952 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.766 ns ; +; 54.623 ns ; 126.12 MHz ( period = 7.929 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.745 ns ; +; 54.812 ns ; 129.20 MHz ( period = 7.740 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.551 ns ; +; 54.822 ns ; 129.37 MHz ( period = 7.730 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.550 ns ; +; 54.835 ns ; 129.58 MHz ( period = 7.717 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 7.530 ns ; +; 54.845 ns ; 129.75 MHz ( period = 7.707 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.374 ns ; 7.529 ns ; +; 54.868 ns ; 130.14 MHz ( period = 7.684 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 7.491 ns ; +; 54.889 ns ; 130.50 MHz ( period = 7.663 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.474 ns ; +; 54.889 ns ; 130.50 MHz ( period = 7.663 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.481 ns ; +; 54.889 ns ; 130.50 MHz ( period = 7.663 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.481 ns ; +; 54.889 ns ; 130.50 MHz ( period = 7.663 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.481 ns ; +; 54.910 ns ; 130.86 MHz ( period = 7.642 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.456 ns ; +; 54.912 ns ; 130.89 MHz ( period = 7.640 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 7.453 ns ; +; 54.912 ns ; 130.89 MHz ( period = 7.640 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.460 ns ; +; 54.912 ns ; 130.89 MHz ( period = 7.640 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.460 ns ; +; 54.912 ns ; 130.89 MHz ( period = 7.640 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.460 ns ; +; 54.933 ns ; 131.25 MHz ( period = 7.619 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.435 ns ; +; 54.944 ns ; 131.44 MHz ( period = 7.608 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_FF ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.417 ns ; +; 54.947 ns ; 131.49 MHz ( period = 7.605 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.414 ns ; +; 54.948 ns ; 131.51 MHz ( period = 7.604 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.413 ns ; +; 54.948 ns ; 131.51 MHz ( period = 7.604 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.413 ns ; +; 54.967 ns ; 131.84 MHz ( period = 7.585 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_FF ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.396 ns ; +; 54.970 ns ; 131.89 MHz ( period = 7.582 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.393 ns ; +; 54.971 ns ; 131.91 MHz ( period = 7.581 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.392 ns ; +; 54.971 ns ; 131.91 MHz ( period = 7.581 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.392 ns ; +; 54.979 ns ; 132.05 MHz ( period = 7.573 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_DR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.382 ns ; +; 54.981 ns ; 132.08 MHz ( period = 7.571 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.387 ns ; +; 54.996 ns ; 132.35 MHz ( period = 7.556 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.374 ns ; +; 55.002 ns ; 132.45 MHz ( period = 7.550 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_DR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.361 ns ; +; 55.002 ns ; 132.45 MHz ( period = 7.550 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.355 ns ; 7.353 ns ; +; 55.010 ns ; 132.59 MHz ( period = 7.542 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.362 ns ; +; 55.035 ns ; 133.03 MHz ( period = 7.517 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.326 ns ; +; 55.039 ns ; 133.10 MHz ( period = 7.513 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.355 ns ; 7.316 ns ; +; 55.047 ns ; 133.24 MHz ( period = 7.505 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 7.312 ns ; +; 55.078 ns ; 133.80 MHz ( period = 7.474 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.INIT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.369 ns ; 7.291 ns ; +; 55.090 ns ; 134.01 MHz ( period = 7.462 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_LOAD_DATA ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.270 ns ; +; 55.094 ns ; 134.08 MHz ( period = 7.458 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.266 ns ; +; 55.101 ns ; 134.21 MHz ( period = 7.451 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.INIT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.371 ns ; 7.270 ns ; +; 55.102 ns ; 134.23 MHz ( period = 7.450 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.259 ns ; +; 55.104 ns ; 134.26 MHz ( period = 7.448 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WRSTAT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.257 ns ; +; 55.113 ns ; 134.43 MHz ( period = 7.439 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_LOAD_DATA ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 7.249 ns ; +; 55.113 ns ; 134.43 MHz ( period = 7.439 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_LOAD_DATA_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.248 ns ; +; 55.115 ns ; 134.46 MHz ( period = 7.437 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 7.249 ns ; +; 55.117 ns ; 134.50 MHz ( period = 7.435 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 7.245 ns ; +; 55.125 ns ; 134.64 MHz ( period = 7.427 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.238 ns ; +; 55.127 ns ; 134.68 MHz ( period = 7.425 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WRSTAT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.236 ns ; +; 55.127 ns ; 134.68 MHz ( period = 7.425 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[11] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.243 ns ; +; 55.130 ns ; 134.73 MHz ( period = 7.422 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.236 ns ; +; 55.136 ns ; 134.84 MHz ( period = 7.416 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_LOAD_DATA_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.227 ns ; +; 55.140 ns ; 134.92 MHz ( period = 7.412 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.232 ns ; +; 55.144 ns ; 134.99 MHz ( period = 7.408 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.224 ns ; +; 55.152 ns ; 135.14 MHz ( period = 7.400 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 7.212 ns ; +; 55.152 ns ; 135.14 MHz ( period = 7.400 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[14] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.218 ns ; +; 55.161 ns ; 135.30 MHz ( period = 7.391 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.369 ns ; 7.208 ns ; +; 55.167 ns ; 135.41 MHz ( period = 7.385 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.199 ns ; +; 55.169 ns ; 135.45 MHz ( period = 7.383 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.357 ns ; 7.188 ns ; +; 55.181 ns ; 135.67 MHz ( period = 7.371 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.355 ns ; 7.174 ns ; +; 55.181 ns ; 135.67 MHz ( period = 7.371 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.187 ns ; +; 55.190 ns ; 135.83 MHz ( period = 7.362 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 7.169 ns ; +; 55.204 ns ; 136.09 MHz ( period = 7.348 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_HEAD_CTRL ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.166 ns ; +; 55.206 ns ; 136.13 MHz ( period = 7.346 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.357 ns ; 7.151 ns ; +; 55.218 ns ; 136.35 MHz ( period = 7.334 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.355 ns ; 7.137 ns ; +; 55.227 ns ; 136.52 MHz ( period = 7.325 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_HEAD_CTRL ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.145 ns ; +; 55.251 ns ; 136.97 MHz ( period = 7.301 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.352 ns ; 7.101 ns ; +; 55.261 ns ; 137.16 MHz ( period = 7.291 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[11] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.105 ns ; +; 55.261 ns ; 137.16 MHz ( period = 7.291 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.100 ns ; +; 55.272 ns ; 137.36 MHz ( period = 7.280 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.369 ns ; 7.097 ns ; +; 55.274 ns ; 137.40 MHz ( period = 7.278 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.094 ns ; +; 55.278 ns ; 137.48 MHz ( period = 7.274 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|TRACK_REG[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DIR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.274 ns ; 6.996 ns ; +; 55.286 ns ; 137.63 MHz ( period = 7.266 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[14] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.080 ns ; +; 55.288 ns ; 137.67 MHz ( period = 7.264 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.084 ns ; +; 55.294 ns ; 137.78 MHz ( period = 7.258 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[13] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.076 ns ; +; 55.295 ns ; 137.80 MHz ( period = 7.257 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 7.070 ns ; +; 55.298 ns ; 137.85 MHz ( period = 7.254 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[11] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.068 ns ; +; 55.299 ns ; 137.87 MHz ( period = 7.253 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_WR_DATA ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 7.065 ns ; +; 55.300 ns ; 137.89 MHz ( period = 7.252 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.068 ns ; +; 55.303 ns ; 137.95 MHz ( period = 7.249 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 7.061 ns ; +; 55.311 ns ; 138.10 MHz ( period = 7.241 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.057 ns ; +; 55.316 ns ; 138.20 MHz ( period = 7.236 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_RD_TRACK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.045 ns ; +; 55.316 ns ; 138.20 MHz ( period = 7.236 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_DRQ_3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.045 ns ; +; 55.316 ns ; 138.20 MHz ( period = 7.236 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_LEADIN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.052 ns ; +; 55.317 ns ; 138.22 MHz ( period = 7.235 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_DRQ_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.044 ns ; +; 55.319 ns ; 138.26 MHz ( period = 7.233 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.042 ns ; +; 55.322 ns ; 138.31 MHz ( period = 7.230 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_WR_DATA ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.044 ns ; +; 55.323 ns ; 138.33 MHz ( period = 7.229 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[14] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.043 ns ; +; 55.323 ns ; 138.33 MHz ( period = 7.229 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.047 ns ; +; 55.324 ns ; 138.35 MHz ( period = 7.228 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.355 ns ; 7.031 ns ; +; 55.326 ns ; 138.39 MHz ( period = 7.226 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.040 ns ; +; 55.328 ns ; 138.43 MHz ( period = 7.224 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.352 ns ; 7.024 ns ; +; 55.328 ns ; 138.43 MHz ( period = 7.224 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 7.031 ns ; +; 55.328 ns ; 138.43 MHz ( period = 7.224 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 7.031 ns ; +; 55.328 ns ; 138.43 MHz ( period = 7.224 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 7.031 ns ; +; 55.331 ns ; 138.48 MHz ( period = 7.221 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.032 ns ; +; 55.331 ns ; 138.48 MHz ( period = 7.221 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_LOAD_SHFT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.029 ns ; +; 55.332 ns ; 138.50 MHz ( period = 7.220 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_MULTISECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.028 ns ; +; 55.332 ns ; 138.50 MHz ( period = 7.220 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 7.033 ns ; +; 55.333 ns ; 138.52 MHz ( period = 7.219 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_CRC_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.027 ns ; +; 55.333 ns ; 138.52 MHz ( period = 7.219 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_FIRSTBYTE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.027 ns ; +; 55.339 ns ; 138.64 MHz ( period = 7.213 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_RD_TRACK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.024 ns ; +; 55.339 ns ; 138.64 MHz ( period = 7.213 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_DRQ_3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.024 ns ; +; 55.339 ns ; 138.64 MHz ( period = 7.213 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_LEADIN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.031 ns ; +; 55.340 ns ; 138.66 MHz ( period = 7.212 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_DRQ_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.023 ns ; +; 55.341 ns ; 138.68 MHz ( period = 7.211 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_RDSTAT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.019 ns ; +; 55.342 ns ; 138.70 MHz ( period = 7.210 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.021 ns ; +; 55.344 ns ; 138.73 MHz ( period = 7.208 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_DRQ_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.016 ns ; +; 55.344 ns ; 138.73 MHz ( period = 7.208 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.022 ns ; +; 55.349 ns ; 138.83 MHz ( period = 7.203 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.355 ns ; 7.006 ns ; +; 55.354 ns ; 138.93 MHz ( period = 7.198 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 7.011 ns ; +; 55.354 ns ; 138.93 MHz ( period = 7.198 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_LOAD_SHFT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 7.008 ns ; +; 55.355 ns ; 138.95 MHz ( period = 7.197 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_MULTISECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 7.007 ns ; +; 55.356 ns ; 138.97 MHz ( period = 7.196 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_CRC_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 7.006 ns ; +; 55.356 ns ; 138.97 MHz ( period = 7.196 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_FIRSTBYTE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 7.006 ns ; +; 55.361 ns ; 139.06 MHz ( period = 7.191 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.355 ns ; 6.994 ns ; +; 55.364 ns ; 139.12 MHz ( period = 7.188 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 6.997 ns ; +; 55.364 ns ; 139.12 MHz ( period = 7.188 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_RDSTAT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 6.998 ns ; +; 55.367 ns ; 139.18 MHz ( period = 7.185 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_DRQ_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 6.995 ns ; +; 55.367 ns ; 139.18 MHz ( period = 7.185 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.001 ns ; +; 55.374 ns ; 139.31 MHz ( period = 7.178 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.996 ns ; +; 55.376 ns ; 139.35 MHz ( period = 7.176 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_TRACK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.987 ns ; +; 55.379 ns ; 139.41 MHz ( period = 7.173 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.984 ns ; +; 55.383 ns ; 139.49 MHz ( period = 7.169 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_NEXTBYTE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.980 ns ; +; 55.383 ns ; 139.49 MHz ( period = 7.169 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_FF ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.350 ns ; 6.967 ns ; +; 55.384 ns ; 139.51 MHz ( period = 7.168 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[9] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.986 ns ; +; 55.386 ns ; 139.55 MHz ( period = 7.166 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.350 ns ; 6.964 ns ; +; 55.386 ns ; 139.55 MHz ( period = 7.166 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_CRC_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.982 ns ; +; 55.387 ns ; 139.57 MHz ( period = 7.165 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.350 ns ; 6.963 ns ; +; 55.387 ns ; 139.57 MHz ( period = 7.165 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.350 ns ; 6.963 ns ; +; 55.389 ns ; 139.61 MHz ( period = 7.163 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 6.983 ns ; +; 55.393 ns ; 139.68 MHz ( period = 7.159 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 6.972 ns ; +; 55.399 ns ; 139.80 MHz ( period = 7.153 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_TRACK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 6.966 ns ; +; 55.403 ns ; 139.88 MHz ( period = 7.149 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.374 ns ; 6.971 ns ; +; 55.406 ns ; 139.94 MHz ( period = 7.146 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 6.959 ns ; +; 55.406 ns ; 139.94 MHz ( period = 7.146 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_NEXTBYTE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 6.959 ns ; +; 55.408 ns ; 139.98 MHz ( period = 7.144 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_ACTIV ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|ram_block11a0~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.739 ns ; 7.331 ns ; +; 55.409 ns ; 140.00 MHz ( period = 7.143 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_CRC_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.961 ns ; +; 55.415 ns ; 140.11 MHz ( period = 7.137 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.944 ns ; +; 55.418 ns ; 140.17 MHz ( period = 7.134 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.354 ns ; 6.936 ns ; +; 55.418 ns ; 140.17 MHz ( period = 7.134 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_DR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.350 ns ; 6.932 ns ; +; 55.422 ns ; 140.25 MHz ( period = 7.130 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.946 ns ; +; 55.428 ns ; 140.37 MHz ( period = 7.124 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[13] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 6.938 ns ; +; 55.428 ns ; 140.37 MHz ( period = 7.124 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.935 ns ; +; 55.430 ns ; 140.41 MHz ( period = 7.122 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.352 ns ; 6.922 ns ; +; 55.440 ns ; 140.61 MHz ( period = 7.112 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 6.921 ns ; +; 55.441 ns ; 140.63 MHz ( period = 7.111 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 6.920 ns ; +; 55.441 ns ; 140.63 MHz ( period = 7.111 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.927 ns ; +; 55.441 ns ; 140.63 MHz ( period = 7.111 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.927 ns ; +; 55.441 ns ; 140.63 MHz ( period = 7.111 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.927 ns ; +; 55.441 ns ; 140.63 MHz ( period = 7.111 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[17] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.918 ns ; +; 55.443 ns ; 140.67 MHz ( period = 7.109 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 6.922 ns ; +; 55.456 ns ; 140.92 MHz ( period = 7.096 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.907 ns ; +; 55.456 ns ; 140.92 MHz ( period = 7.096 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.914 ns ; +; 55.456 ns ; 140.92 MHz ( period = 7.096 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.914 ns ; +; 55.456 ns ; 140.92 MHz ( period = 7.096 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.914 ns ; +; 55.459 ns ; 140.98 MHz ( period = 7.093 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.909 ns ; +; 55.462 ns ; 141.04 MHz ( period = 7.090 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 6.902 ns ; +; 55.463 ns ; 141.06 MHz ( period = 7.089 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_STEP_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 6.901 ns ; +; 55.465 ns ; 141.10 MHz ( period = 7.087 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[13] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 6.901 ns ; +; 55.467 ns ; 141.14 MHz ( period = 7.085 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SET_DRQ_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 6.897 ns ; +; 55.469 ns ; 141.18 MHz ( period = 7.083 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_TRAP ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 6.895 ns ; +; 55.470 ns ; 141.20 MHz ( period = 7.082 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 6.895 ns ; +; 55.470 ns ; 141.20 MHz ( period = 7.082 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 6.902 ns ; +; 55.470 ns ; 141.20 MHz ( period = 7.082 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 6.902 ns ; +; 55.470 ns ; 141.20 MHz ( period = 7.082 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 6.902 ns ; +; 55.471 ns ; 141.22 MHz ( period = 7.081 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_BYTE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 6.893 ns ; +; 55.477 ns ; 141.34 MHz ( period = 7.075 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 6.889 ns ; +; 55.478 ns ; 141.36 MHz ( period = 7.074 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.890 ns ; +; 55.480 ns ; 141.40 MHz ( period = 7.072 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.888 ns ; +; 55.483 ns ; 141.46 MHz ( period = 7.069 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.885 ns ; +; 55.486 ns ; 141.52 MHz ( period = 7.066 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_STEP_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 6.880 ns ; +; 55.487 ns ; 141.54 MHz ( period = 7.065 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.883 ns ; +; 55.490 ns ; 141.60 MHz ( period = 7.062 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DIR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.278 ns ; 6.788 ns ; +; 55.490 ns ; 141.60 MHz ( period = 7.062 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SET_DRQ_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 6.876 ns ; +; 55.491 ns ; 141.62 MHz ( period = 7.061 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.877 ns ; +; 55.492 ns ; 141.64 MHz ( period = 7.060 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_TRAP ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 6.874 ns ; +; 55.494 ns ; 141.68 MHz ( period = 7.058 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_BYTE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 6.872 ns ; +; 55.495 ns ; 141.70 MHz ( period = 7.057 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.354 ns ; 6.859 ns ; +; 55.495 ns ; 141.70 MHz ( period = 7.057 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 6.866 ns ; +; 55.495 ns ; 141.70 MHz ( period = 7.057 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 6.866 ns ; +; 55.495 ns ; 141.70 MHz ( period = 7.057 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 6.866 ns ; +; 55.496 ns ; 141.72 MHz ( period = 7.056 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_FF ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.863 ns ; +; 55.497 ns ; 141.74 MHz ( period = 7.055 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.IDLE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.866 ns ; +; 55.499 ns ; 141.78 MHz ( period = 7.053 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.860 ns ; +; 55.500 ns ; 141.80 MHz ( period = 7.052 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.859 ns ; +; 55.500 ns ; 141.80 MHz ( period = 7.052 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 6.861 ns ; +; 55.500 ns ; 141.80 MHz ( period = 7.052 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.859 ns ; +; 55.501 ns ; 141.82 MHz ( period = 7.051 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.869 ns ; +; 55.503 ns ; 141.86 MHz ( period = 7.049 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.867 ns ; +; 55.506 ns ; 141.92 MHz ( period = 7.046 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.864 ns ; +; 55.507 ns ; 141.94 MHz ( period = 7.045 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.352 ns ; 6.845 ns ; +; 55.507 ns ; 141.94 MHz ( period = 7.045 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.852 ns ; +; 55.507 ns ; 141.94 MHz ( period = 7.045 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.852 ns ; +; 55.507 ns ; 141.94 MHz ( period = 7.045 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_VERIFY_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.856 ns ; +; 55.507 ns ; 141.94 MHz ( period = 7.045 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.852 ns ; +; 55.508 ns ; 141.96 MHz ( period = 7.044 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_TRACK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.855 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; ++-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' ; ++-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; ++-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; -4.615 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.928 ns ; 3.687 ns ; +; -4.573 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[95] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.921 ns ; 3.652 ns ; +; -4.568 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[107] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.642 ns ; +; -4.562 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[90] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.915 ns ; 3.647 ns ; +; -4.553 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[33] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.918 ns ; 3.635 ns ; +; -4.549 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[49] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.918 ns ; 3.631 ns ; +; -4.541 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[34] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.928 ns ; 3.613 ns ; +; -4.533 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[99] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.610 ns ; +; -4.526 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[57] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.918 ns ; 3.608 ns ; +; -4.479 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.898 ns ; +; -4.440 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 4.141 ns ; +; -4.440 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[42] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.517 ns ; +; -4.413 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 4.114 ns ; +; -4.409 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[111] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.486 ns ; +; -4.407 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[84] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.916 ns ; 3.491 ns ; +; -4.406 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[88] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.914 ns ; 3.492 ns ; +; -4.394 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[85] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.468 ns ; +; -4.391 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[60] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.465 ns ; +; -4.391 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[48] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.466 ns ; +; -4.386 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[50] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.461 ns ; +; -4.381 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[97] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.458 ns ; +; -4.378 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[23] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.455 ns ; +; -4.372 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[83] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.447 ns ; +; -4.370 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[28] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.447 ns ; +; -4.370 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[20] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.447 ns ; +; -4.370 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[41] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.445 ns ; +; -4.369 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 4.068 ns ; +; -4.367 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[108] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.444 ns ; +; -4.366 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[78] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.441 ns ; +; -4.366 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[59] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.441 ns ; +; -4.364 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[43] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.441 ns ; +; -4.363 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.300 ns ; 4.063 ns ; +; -4.363 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.440 ns ; +; -4.361 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[72] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.436 ns ; +; -4.360 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[70] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.434 ns ; +; -4.360 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[81] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.435 ns ; +; -4.357 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[38] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.431 ns ; +; -4.356 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[112] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.433 ns ; +; -4.353 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[75] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.428 ns ; +; -4.353 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[82] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.428 ns ; +; -4.351 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe27 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.931 ns ; 3.420 ns ; +; -4.348 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[46] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.922 ns ; 3.426 ns ; +; -4.318 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[92] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.916 ns ; 3.402 ns ; +; -4.316 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[17] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.919 ns ; 3.397 ns ; +; -4.308 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.300 ns ; 4.008 ns ; +; -4.306 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.725 ns ; +; -4.305 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[37] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.379 ns ; +; -4.301 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 4.002 ns ; +; -4.299 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[80] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.376 ns ; +; -4.298 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[45] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.924 ns ; 3.374 ns ; +; -4.297 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[124] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.374 ns ; +; -4.294 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[104] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.922 ns ; 3.372 ns ; +; -4.293 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[91] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.370 ns ; +; -4.293 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[30] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.922 ns ; 3.371 ns ; +; -4.290 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[58] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.365 ns ; +; -4.289 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[15] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.366 ns ; +; -4.289 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.364 ns ; +; -4.288 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[47] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.363 ns ; +; -4.279 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[96] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.356 ns ; +; -4.278 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[10] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.355 ns ; +; -4.277 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.354 ns ; +; -4.273 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[69] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.347 ns ; +; -4.271 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.972 ns ; +; -4.269 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.970 ns ; +; -4.269 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[54] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.343 ns ; +; -4.269 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[68] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.346 ns ; +; -4.269 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[113] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.346 ns ; +; -4.268 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[110] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.345 ns ; +; -4.268 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[106] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.345 ns ; +; -4.267 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.344 ns ; +; -4.266 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[22] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.343 ns ; +; -4.264 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[116] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.341 ns ; +; -4.264 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[127] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.341 ns ; +; -4.262 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[125] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.339 ns ; +; -4.262 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[12] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.339 ns ; +; -4.259 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.960 ns ; +; -4.259 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[51] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.334 ns ; +; -4.258 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[61] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.332 ns ; +; -4.256 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[122] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.333 ns ; +; -4.256 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[98] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.333 ns ; +; -4.255 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[86] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.329 ns ; +; -4.255 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[40] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.330 ns ; +; -4.253 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[109] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.330 ns ; +; -4.253 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[118] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.327 ns ; +; -4.251 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[65] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.328 ns ; +; -4.248 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.325 ns ; +; -4.247 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[105] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.324 ns ; +; -4.246 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[31] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.323 ns ; +; -4.245 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[53] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.319 ns ; +; -4.243 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.944 ns ; +; -4.241 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.316 ns ; +; -4.236 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[55] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.310 ns ; +; -4.230 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 3.929 ns ; +; -4.229 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 3.928 ns ; +; -4.219 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.300 ns ; 3.919 ns ; +; -4.217 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[8] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.292 ns ; +; -4.215 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.916 ns ; +; -4.203 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.904 ns ; +; -4.199 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.300 ns ; 3.899 ns ; +; -4.195 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.614 ns ; +; -4.194 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[26] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.269 ns ; +; -4.190 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[7] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe33 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.933 ns ; 3.257 ns ; +; -4.188 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 3.887 ns ; +; -4.188 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.624 ns ; 3.564 ns ; +; -4.179 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe29 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.931 ns ; 3.248 ns ; +; -4.175 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.876 ns ; +; -4.172 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.591 ns ; +; -4.156 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 3.855 ns ; +; -4.154 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.551 ns ; +; -4.149 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.850 ns ; +; -4.148 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 3.847 ns ; +; -4.143 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.540 ns ; +; -4.142 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.612 ns ; 3.530 ns ; +; -4.140 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.624 ns ; 3.516 ns ; +; -4.139 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[89] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.216 ns ; +; -4.138 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.300 ns ; 3.838 ns ; +; -4.137 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.211 ns ; +; -4.135 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[87] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.212 ns ; +; -4.135 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[100] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.212 ns ; +; -4.135 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[71] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.212 ns ; +; -4.134 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[39] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.211 ns ; +; -4.133 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[121] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.210 ns ; +; -4.133 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[14] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.208 ns ; +; -4.133 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[9] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.208 ns ; +; -4.130 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[123] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.204 ns ; +; -4.130 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[120] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.205 ns ; +; -4.128 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[126] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.205 ns ; +; -4.127 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[114] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.202 ns ; +; -4.125 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[117] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.199 ns ; +; -4.124 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[2] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.933 ns ; 3.191 ns ; +; -4.113 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[74] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.190 ns ; +; -4.113 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[44] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.190 ns ; +; -4.113 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe22 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.616 ns ; 3.497 ns ; +; -4.109 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[64] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.186 ns ; +; -4.108 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.505 ns ; +; -4.104 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[7] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe17 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.933 ns ; 3.171 ns ; +; -4.102 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.176 ns ; +; -4.101 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.802 ns ; +; -4.100 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.519 ns ; +; -4.098 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe43 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.936 ns ; 3.162 ns ; +; -4.098 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.495 ns ; +; -4.097 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 3.796 ns ; +; -4.092 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.793 ns ; +; -4.088 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.507 ns ; +; -4.083 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.480 ns ; +; -4.078 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.779 ns ; +; -4.069 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.306 ns ; 3.763 ns ; +; -4.068 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe13 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.612 ns ; 3.456 ns ; +; -4.068 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.306 ns ; 3.762 ns ; +; -4.064 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.307 ns ; 3.757 ns ; +; -4.049 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.613 ns ; 3.436 ns ; +; -4.045 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.442 ns ; +; -4.045 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.442 ns ; +; -4.041 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.308 ns ; 3.733 ns ; +; -4.038 ns ; None ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[110] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe26 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.615 ns ; 3.423 ns ; +; -4.034 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe45 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.938 ns ; 3.096 ns ; +; -4.034 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe11 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.943 ns ; 3.091 ns ; +; -4.034 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.300 ns ; 3.734 ns ; +; -4.024 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe47 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.613 ns ; 3.411 ns ; +; -4.019 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.438 ns ; +; -4.016 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[79] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.093 ns ; +; -4.015 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[32] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.092 ns ; +; -4.014 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[73] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.091 ns ; +; -4.014 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[119] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.091 ns ; +; -4.014 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[24] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.089 ns ; +; -4.012 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[77] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.089 ns ; +; -4.012 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[63] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.089 ns ; +; -4.012 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[36] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.089 ns ; +; -4.011 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[93] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.088 ns ; +; -4.011 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[115] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.085 ns ; +; -4.009 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[56] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.084 ns ; +; -4.006 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[102] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.080 ns ; +; -4.006 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.403 ns ; +; -4.005 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[18] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.080 ns ; +; -4.004 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 3.703 ns ; +; -4.000 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.419 ns ; +; -3.998 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[76] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.075 ns ; +; -3.998 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.699 ns ; +; -3.996 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[62] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.073 ns ; +; -3.995 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.392 ns ; +; -3.993 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[52] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.070 ns ; +; -3.991 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[66] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.068 ns ; +; -3.989 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe41 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.938 ns ; 3.051 ns ; +; -3.989 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe43 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.610 ns ; 3.379 ns ; +; -3.988 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[103] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.065 ns ; +; -3.986 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[16] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.061 ns ; +; -3.986 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.061 ns ; +; -3.985 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[94] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.060 ns ; +; -3.985 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[29] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.059 ns ; +; -3.985 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[5] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.059 ns ; +; -3.985 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.060 ns ; +; -3.984 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[19] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.058 ns ; +; -3.984 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[25] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.059 ns ; +; -3.983 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[27] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.057 ns ; +; -3.982 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[21] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.056 ns ; +; -3.981 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[101] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.055 ns ; +; -3.972 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.369 ns ; +; -3.970 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe25 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.933 ns ; 3.037 ns ; +; -3.966 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.300 ns ; 3.666 ns ; +; -3.954 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe9 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.935 ns ; 3.019 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; ++-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' ; ++-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; ++-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; -2.673 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.814 ns ; 3.487 ns ; +; -2.447 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.083 ns ; 3.530 ns ; +; -2.348 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_BANK_OK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.807 ns ; 3.155 ns ; +; -2.346 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_AC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.807 ns ; 3.153 ns ; +; -2.275 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.807 ns ; 3.082 ns ; +; -2.254 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_AC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.807 ns ; 3.061 ns ; +; -2.243 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.138 ns ; 3.381 ns ; +; -2.194 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.100 ns ; 3.294 ns ; +; -2.187 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.075 ns ; 3.262 ns ; +; -2.094 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 3.239 ns ; +; -2.024 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 3.169 ns ; +; -2.006 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 3.151 ns ; +; -1.993 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.132 ns ; 3.125 ns ; +; -1.990 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_FIFO_WRE ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.807 ns ; 2.797 ns ; +; -1.911 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.140 ns ; 3.051 ns ; +; -1.896 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.090 ns ; 2.986 ns ; +; -1.895 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.090 ns ; 2.985 ns ; +; -1.873 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T7F ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.807 ns ; 2.680 ns ; +; -1.871 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T3 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.807 ns ; 2.678 ns ; +; -1.838 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLR_FIFO ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CLR_FIFO_SYNC ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; -1.306 ns ; 0.532 ns ; +; -1.834 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.131 ns ; 2.965 ns ; +; -1.828 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.079 ns ; 2.907 ns ; +; -1.827 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.079 ns ; 2.906 ns ; +; -1.824 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.079 ns ; 2.903 ns ; +; -1.800 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.131 ns ; 2.931 ns ; +; -1.800 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.079 ns ; 2.879 ns ; +; -1.765 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 2.910 ns ; +; -1.763 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.132 ns ; 2.895 ns ; +; -1.755 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.136 ns ; 2.891 ns ; +; -1.647 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.133 ns ; 2.780 ns ; +; -1.646 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.133 ns ; 2.779 ns ; +; -1.641 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.129 ns ; 2.770 ns ; +; -1.610 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.129 ns ; 2.739 ns ; +; -1.593 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.152 ns ; 2.745 ns ; +; -1.556 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.134 ns ; 2.690 ns ; +; -1.553 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.129 ns ; 2.682 ns ; +; -1.470 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.142 ns ; 2.612 ns ; +; -1.465 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.129 ns ; 2.594 ns ; +; -1.463 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.127 ns ; 2.590 ns ; +; -1.451 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 2.596 ns ; +; -1.441 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 2.586 ns ; +; -1.436 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.136 ns ; 2.572 ns ; +; -1.413 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.142 ns ; 2.555 ns ; +; -1.361 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 2.506 ns ; +; -1.341 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 2.486 ns ; +; -1.329 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.075 ns ; 2.404 ns ; +; -1.327 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_AC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.083 ns ; 2.410 ns ; +; -1.326 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.084 ns ; 2.410 ns ; +; -1.302 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.083 ns ; 2.385 ns ; +; -1.298 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.126 ns ; 2.424 ns ; +; -1.271 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.077 ns ; 2.348 ns ; +; -1.252 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_AC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.083 ns ; 2.335 ns ; +; -1.216 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.142 ns ; 2.358 ns ; +; -1.202 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.075 ns ; 2.277 ns ; +; -1.202 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.075 ns ; 2.277 ns ; +; -1.181 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.083 ns ; 2.264 ns ; +; -1.167 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_CB8 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.079 ns ; 2.246 ns ; +; -1.162 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T8F ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.079 ns ; 2.241 ns ; +; -1.139 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.130 ns ; 2.269 ns ; +; -1.102 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.084 ns ; 2.186 ns ; +; -1.077 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.140 ns ; 2.217 ns ; +; -1.048 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.151 ns ; 2.199 ns ; +; -1.047 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.084 ns ; 2.131 ns ; +; -0.910 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.123 ns ; 2.033 ns ; +; -0.901 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.091 ns ; 1.992 ns ; +; -0.827 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.090 ns ; 1.917 ns ; +; -0.750 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.091 ns ; 1.841 ns ; +; -0.750 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T2A ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.091 ns ; 1.841 ns ; +; -0.741 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.091 ns ; 1.832 ns ; +; -0.642 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.088 ns ; 1.730 ns ; +; -0.623 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.088 ns ; 1.711 ns ; +; -0.616 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.088 ns ; 1.704 ns ; +; -0.600 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C5 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.088 ns ; 1.688 ns ; +; -0.596 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T1 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.087 ns ; 1.683 ns ; +; -0.413 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.077 ns ; 1.490 ns ; +; -0.410 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.077 ns ; 1.487 ns ; +; -0.199 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.090 ns ; 1.289 ns ; +; -0.193 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T2B ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.090 ns ; 1.283 ns ; +; -0.191 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.091 ns ; 1.282 ns ; +; -0.186 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a14~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.175 ns ; 4.361 ns ; +; -0.183 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_P[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.091 ns ; 1.274 ns ; +; -0.102 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[24] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_REQ ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 3.040 ns ; 3.142 ns ; +; -0.068 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a4~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.171 ns ; 4.239 ns ; +; -0.062 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a14~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.175 ns ; 4.237 ns ; +; -0.041 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a1~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.162 ns ; 4.203 ns ; +; -0.024 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a3~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.181 ns ; 4.205 ns ; +; 0.003 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a5~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.168 ns ; 4.165 ns ; +; 0.039 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a0~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.173 ns ; 4.134 ns ; +; 0.059 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_P[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.091 ns ; 1.032 ns ; +; 0.073 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a4~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.171 ns ; 4.098 ns ; +; 0.080 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a2~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.167 ns ; 4.087 ns ; +; 0.108 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a3~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.181 ns ; 4.073 ns ; +; 0.123 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a5~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.168 ns ; 4.045 ns ; +; 0.165 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a7~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.182 ns ; 4.017 ns ; +; 0.166 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a0~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.173 ns ; 4.007 ns ; +; 0.194 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a2~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.167 ns ; 3.973 ns ; +; 0.201 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a1~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.162 ns ; 3.961 ns ; +; 0.250 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a1~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.464 ns ; 4.214 ns ; +; 0.301 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a3~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.522 ns ; 4.221 ns ; +; 0.306 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a3~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.483 ns ; 4.177 ns ; +; 0.375 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a0~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.514 ns ; 4.139 ns ; +; 0.401 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a0~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.475 ns ; 4.074 ns ; +; 0.451 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a7~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.182 ns ; 3.731 ns ; +; 0.454 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a14~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.477 ns ; 4.023 ns ; +; 0.467 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a4~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.473 ns ; 4.006 ns ; +; 0.509 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a1~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.503 ns ; 3.994 ns ; +; 0.514 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a2~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.469 ns ; 3.955 ns ; +; 0.539 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a7~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.484 ns ; 3.945 ns ; +; 0.568 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.391 ns ; 3.823 ns ; +; 0.576 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a5~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.470 ns ; 3.894 ns ; +; 0.579 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.383 ns ; 3.804 ns ; +; 0.580 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.408 ns ; 3.828 ns ; +; 0.619 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.387 ns ; 3.768 ns ; +; 0.677 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a14~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.516 ns ; 3.839 ns ; +; 0.695 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a2~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.508 ns ; 3.813 ns ; +; 0.773 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a4~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.512 ns ; 3.739 ns ; +; 0.800 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.387 ns ; 3.587 ns ; +; 0.805 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.387 ns ; 3.582 ns ; +; 0.810 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a5~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.509 ns ; 3.699 ns ; +; 0.818 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a7~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.523 ns ; 3.705 ns ; +; 0.834 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.212 ns ; 3.378 ns ; +; 0.838 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.383 ns ; 3.545 ns ; +; 0.840 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_AC ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.391 ns ; 3.551 ns ; +; 0.841 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.392 ns ; 3.551 ns ; +; 0.933 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.387 ns ; 3.454 ns ; +; 0.965 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.383 ns ; 3.418 ns ; +; 0.965 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.383 ns ; 3.418 ns ; +; 1.026 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.391 ns ; 3.365 ns ; +; 1.038 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.385 ns ; 3.347 ns ; +; 1.057 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_AC ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.391 ns ; 3.334 ns ; +; 1.110 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.057 ns ; 2.947 ns ; +; 1.120 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.392 ns ; 3.272 ns ; +; 1.147 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.391 ns ; 3.244 ns ; +; 1.153 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.398 ns ; 3.245 ns ; +; 1.207 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.392 ns ; 3.185 ns ; +; 1.266 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.399 ns ; 3.133 ns ; +; 1.344 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.057 ns ; 2.713 ns ; +; 1.374 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.398 ns ; 3.024 ns ; +; 1.417 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.399 ns ; 2.982 ns ; +; 1.417 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T2A ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.399 ns ; 2.982 ns ; +; 1.426 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.399 ns ; 2.973 ns ; +; 1.426 ns ; 162.63 MHz ( period = 6.149 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.936 ns ; +; 1.427 ns ; 162.65 MHz ( period = 6.148 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.935 ns ; +; 1.481 ns ; 164.10 MHz ( period = 6.094 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.881 ns ; +; 1.482 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.398 ns ; 2.916 ns ; +; 1.484 ns ; 164.18 MHz ( period = 6.091 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.878 ns ; +; 1.526 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[24] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CLEAR_FIFO_CNT ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 3.055 ns ; 1.529 ns ; +; 1.527 ns ; 165.34 MHz ( period = 6.048 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.835 ns ; +; 1.540 ns ; 165.70 MHz ( period = 6.035 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.822 ns ; +; 1.543 ns ; 165.78 MHz ( period = 6.032 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.819 ns ; +; 1.582 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[16] ; Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component|dffs[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.858 ns ; 3.276 ns ; +; 1.589 ns ; 167.06 MHz ( period = 5.986 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.773 ns ; +; 1.598 ns ; 167.31 MHz ( period = 5.977 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.764 ns ; +; 1.601 ns ; 167.39 MHz ( period = 5.974 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.761 ns ; +; 1.656 ns ; 168.95 MHz ( period = 5.919 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.706 ns ; +; 1.676 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[17] ; Video:Fredi_Aschwanden|lpm_ff0:inst18|lpm_ff:lpm_ff_component|dffs[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.850 ns ; 3.174 ns ; +; 1.677 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[24] ; Video:Fredi_Aschwanden|lpm_ff0:inst18|lpm_ff:lpm_ff_component|dffs[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.824 ns ; 3.147 ns ; +; 1.679 ns ; 169.61 MHz ( period = 5.896 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.700 ns ; +; 1.680 ns ; 169.64 MHz ( period = 5.895 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.699 ns ; +; 1.686 ns ; 169.81 MHz ( period = 5.889 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.668 ns ; +; 1.687 ns ; 169.84 MHz ( period = 5.888 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.667 ns ; +; 1.714 ns ; 170.62 MHz ( period = 5.861 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.648 ns ; +; 1.734 ns ; 171.20 MHz ( period = 5.841 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.645 ns ; +; 1.737 ns ; 171.29 MHz ( period = 5.838 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.642 ns ; +; 1.738 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[21] ; Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component|dffs[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.841 ns ; 3.103 ns ; +; 1.741 ns ; 171.41 MHz ( period = 5.834 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.613 ns ; +; 1.744 ns ; 171.50 MHz ( period = 5.831 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.610 ns ; +; 1.746 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[21] ; Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component|dffs[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.841 ns ; 3.095 ns ; +; 1.747 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[1] ; Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.865 ns ; 3.118 ns ; +; 1.750 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[26] ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[26] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.866 ns ; 3.116 ns ; +; 1.756 ns ; 171.85 MHz ( period = 5.819 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.606 ns ; +; 1.760 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[1] ; Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.865 ns ; 3.105 ns ; +; 1.779 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[24] ; Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component|dffs[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.824 ns ; 3.045 ns ; +; 1.780 ns ; 172.56 MHz ( period = 5.795 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.599 ns ; +; 1.787 ns ; 172.77 MHz ( period = 5.788 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.567 ns ; +; 1.792 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[24] ; Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component|dffs[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.824 ns ; 3.032 ns ; +; 1.793 ns ; 172.95 MHz ( period = 5.782 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.586 ns ; +; 1.796 ns ; 173.04 MHz ( period = 5.779 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.583 ns ; +; 1.800 ns ; 173.16 MHz ( period = 5.775 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.554 ns ; +; 1.803 ns ; 173.25 MHz ( period = 5.772 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.551 ns ; +; 1.805 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.385 ns ; 2.580 ns ; +; 1.808 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.385 ns ; 2.577 ns ; +; 1.812 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[23] ; Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component|dffs[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.831 ns ; 3.019 ns ; +; 1.829 ns ; 174.03 MHz ( period = 5.746 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.525 ns ; +; 1.830 ns ; 174.06 MHz ( period = 5.745 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.524 ns ; +; 1.840 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.399 ns ; 2.559 ns ; +; 1.842 ns ; 174.43 MHz ( period = 5.733 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.537 ns ; +; 1.842 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_P[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.399 ns ; 2.557 ns ; +; 1.842 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[28] ; Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component|dffs[28] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.824 ns ; 2.982 ns ; +; 1.845 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[31] ; Video:Fredi_Aschwanden|lpm_ff0:inst18|lpm_ff:lpm_ff_component|dffs[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.847 ns ; 3.002 ns ; +; 1.847 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[23] ; Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component|dffs[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.847 ns ; 3.000 ns ; +; 1.849 ns ; 174.64 MHz ( period = 5.726 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.505 ns ; +; 1.851 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.398 ns ; 2.547 ns ; +; 1.851 ns ; 174.70 MHz ( period = 5.724 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.528 ns ; +; 1.854 ns ; 174.79 MHz ( period = 5.721 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.525 ns ; +; 1.858 ns ; 174.92 MHz ( period = 5.717 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.496 ns ; +; 1.861 ns ; 175.01 MHz ( period = 5.714 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.493 ns ; +; 1.865 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[16] ; Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component|dffs[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.826 ns ; 2.961 ns ; +; 1.873 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[17] ; Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component|dffs[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.829 ns ; 2.956 ns ; +; 1.881 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[17] ; Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component|dffs[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.829 ns ; 2.948 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; ++-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' ; ++----------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; ++----------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; 2.965 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.639 ns ; +; 2.966 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[25] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.638 ns ; +; 2.967 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[29] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.637 ns ; +; 2.968 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[28] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.636 ns ; +; 3.093 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.511 ns ; +; 3.093 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.511 ns ; +; 3.093 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.511 ns ; +; 3.093 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.511 ns ; +; 3.093 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.511 ns ; +; 3.093 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.511 ns ; +; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; +; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; +; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[13] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; +; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; +; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; +; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; +; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; +; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; +; 3.095 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.509 ns ; +; 3.095 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.509 ns ; +; 3.095 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.509 ns ; +; 3.095 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.509 ns ; +; 3.095 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[26] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.509 ns ; +; 3.095 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.509 ns ; +; 3.096 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.508 ns ; +; 3.096 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.508 ns ; +; 3.096 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.508 ns ; +; 3.097 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.507 ns ; +; 3.097 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.507 ns ; +; 3.097 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.507 ns ; +; 3.097 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.507 ns ; +; 3.097 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.507 ns ; ++----------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' ; ++----------+----------------------+---------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; ++----------+----------------------+---------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; 5.299 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; 6.313 ns ; 6.118 ns ; 0.819 ns ; +; 5.479 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[5] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; 6.313 ns ; 6.116 ns ; 0.637 ns ; +; 5.480 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[4] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; 6.313 ns ; 6.116 ns ; 0.636 ns ; +; 5.606 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[7] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; 6.313 ns ; 6.116 ns ; 0.510 ns ; +; 5.608 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; 6.313 ns ; 6.116 ns ; 0.508 ns ; ++----------+----------------------+---------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' ; ++-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; ++-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; 1.672 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.308 ns ; 3.636 ns ; +; 1.683 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.304 ns ; 3.621 ns ; +; 1.703 ns ; 170.30 MHz ( period = 5.872 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.893 ns ; 5.190 ns ; +; 1.806 ns ; 173.34 MHz ( period = 5.769 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.887 ns ; 5.081 ns ; +; 1.842 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.327 ns ; 3.485 ns ; +; 1.881 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.309 ns ; 3.428 ns ; +; 1.904 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.325 ns ; 3.421 ns ; +; 1.914 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.309 ns ; 3.395 ns ; +; 1.923 ns ; 176.93 MHz ( period = 5.652 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.893 ns ; 4.970 ns ; +; 2.000 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.308 ns ; 3.308 ns ; +; 2.018 ns ; 179.95 MHz ( period = 5.557 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.883 ns ; 4.865 ns ; +; 2.034 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.321 ns ; 3.287 ns ; +; 2.040 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.293 ns ; 3.253 ns ; +; 2.068 ns ; 181.59 MHz ( period = 5.507 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.887 ns ; 4.819 ns ; +; 2.105 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.302 ns ; 3.197 ns ; +; 2.112 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90~_Duplicate_2 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 4.735 ns ; 4.488 ns ; 2.376 ns ; +; 2.131 ns ; 183.69 MHz ( period = 5.444 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.896 ns ; 4.765 ns ; +; 2.141 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.316 ns ; 3.175 ns ; +; 2.151 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.307 ns ; 3.156 ns ; +; 2.155 ns ; 184.50 MHz ( period = 5.420 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.900 ns ; 4.745 ns ; +; 2.159 ns ; 184.64 MHz ( period = 5.416 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.891 ns ; 4.732 ns ; +; 2.166 ns ; 184.88 MHz ( period = 5.409 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.878 ns ; 4.712 ns ; +; 2.178 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.309 ns ; 3.131 ns ; +; 2.202 ns ; 186.12 MHz ( period = 5.373 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.893 ns ; 4.691 ns ; +; 2.203 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.312 ns ; 3.109 ns ; +; 2.207 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.335 ns ; 3.128 ns ; +; 2.238 ns ; 187.37 MHz ( period = 5.337 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.878 ns ; 4.640 ns ; +; 2.242 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.317 ns ; 3.075 ns ; +; 2.260 ns ; 188.15 MHz ( period = 5.315 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.891 ns ; 4.631 ns ; +; 2.265 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 4.735 ns ; 4.428 ns ; 2.163 ns ; +; 2.273 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 4.735 ns ; 4.492 ns ; 2.219 ns ; +; 2.298 ns ; 189.50 MHz ( period = 5.277 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.901 ns ; 4.603 ns ; +; 2.325 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.316 ns ; 2.991 ns ; +; 2.338 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.383 ns ; 3.045 ns ; +; 2.357 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.321 ns ; 2.964 ns ; +; 2.370 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.302 ns ; 2.932 ns ; +; 2.376 ns ; 192.34 MHz ( period = 5.199 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.883 ns ; 4.507 ns ; +; 2.385 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.635 ns ; 3.250 ns ; +; 2.410 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.316 ns ; 2.906 ns ; +; 2.417 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.307 ns ; 2.890 ns ; +; 2.434 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.373 ns ; 2.939 ns ; +; 2.445 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 4.735 ns ; 4.495 ns ; 2.050 ns ; +; 2.447 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.312 ns ; 2.865 ns ; +; 2.470 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.645 ns ; 3.175 ns ; +; 2.502 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.652 ns ; 3.150 ns ; +; 2.509 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.643 ns ; 3.134 ns ; +; 2.516 ns ; 197.67 MHz ( period = 5.059 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.241 ns ; 4.725 ns ; +; 2.517 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.308 ns ; 2.791 ns ; +; 2.520 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.293 ns ; 2.773 ns ; +; 2.523 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.645 ns ; 3.122 ns ; +; 2.531 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.639 ns ; 3.108 ns ; +; 2.548 ns ; 198.93 MHz ( period = 5.027 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.248 ns ; 4.700 ns ; +; 2.549 ns ; 198.97 MHz ( period = 5.026 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.878 ns ; 4.329 ns ; +; 2.550 ns ; 199.00 MHz ( period = 5.025 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.901 ns ; 4.351 ns ; +; 2.550 ns ; 199.00 MHz ( period = 5.025 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.239 ns ; 4.689 ns ; +; 2.561 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.375 ns ; 2.814 ns ; +; 2.567 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.290 ns ; 2.723 ns ; +; 2.569 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.317 ns ; 2.748 ns ; +; 2.569 ns ; 199.76 MHz ( period = 5.006 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.231 ns ; 4.662 ns ; +; 2.570 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.375 ns ; 2.805 ns ; +; 2.571 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.643 ns ; 3.072 ns ; +; 2.572 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.306 ns ; 2.734 ns ; +; 2.597 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.316 ns ; 2.719 ns ; +; 2.603 ns ; 201.13 MHz ( period = 4.972 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.241 ns ; 4.638 ns ; +; 2.614 ns ; 201.57 MHz ( period = 4.961 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.239 ns ; 4.625 ns ; +; 2.616 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.377 ns ; 2.761 ns ; +; 2.622 ns ; 201.90 MHz ( period = 4.953 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.947 ns ; 4.325 ns ; +; 2.641 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.645 ns ; 3.004 ns ; +; 2.685 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.330 ns ; 2.645 ns ; +; 2.690 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.639 ns ; 2.949 ns ; +; 2.695 ns ; 204.92 MHz ( period = 4.880 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.949 ns ; 4.254 ns ; +; 2.697 ns ; 205.00 MHz ( period = 4.878 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.226 ns ; 4.529 ns ; +; 2.708 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.648 ns ; 2.940 ns ; +; 2.716 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.312 ns ; 2.596 ns ; +; 2.717 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.630 ns ; 2.913 ns ; +; 2.718 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.630 ns ; 2.912 ns ; +; 2.724 ns ; 206.14 MHz ( period = 4.851 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.241 ns ; 4.517 ns ; +; 2.733 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.356 ns ; 2.623 ns ; +; 2.734 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.645 ns ; 2.911 ns ; +; 2.734 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.381 ns ; 2.647 ns ; +; 2.734 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 4.735 ns ; 4.559 ns ; 1.825 ns ; +; 2.751 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.377 ns ; 2.626 ns ; +; 2.758 ns ; 207.60 MHz ( period = 4.817 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.244 ns ; 4.486 ns ; +; 2.761 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.635 ns ; 2.874 ns ; +; 2.761 ns ; 207.73 MHz ( period = 4.814 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.949 ns ; 4.188 ns ; +; 2.764 ns ; 207.86 MHz ( period = 4.811 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.949 ns ; 4.185 ns ; +; 2.768 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.652 ns ; 2.884 ns ; +; 2.771 ns ; 208.16 MHz ( period = 4.804 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.235 ns ; 4.464 ns ; +; 2.776 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.643 ns ; 2.867 ns ; +; 2.778 ns ; 208.46 MHz ( period = 4.797 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.948 ns ; 4.170 ns ; +; 2.780 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.635 ns ; 2.855 ns ; +; 2.793 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.645 ns ; 2.852 ns ; +; 2.793 ns ; 209.12 MHz ( period = 4.782 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.226 ns ; 4.433 ns ; +; 2.797 ns ; 209.29 MHz ( period = 4.778 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.226 ns ; 4.429 ns ; +; 2.798 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.378 ns ; 2.580 ns ; +; 2.807 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.779 ns ; 2.972 ns ; +; 2.808 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.374 ns ; 2.566 ns ; +; 2.815 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.373 ns ; 2.558 ns ; +; 2.821 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.639 ns ; 2.818 ns ; +; 2.838 ns ; 211.10 MHz ( period = 4.737 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.231 ns ; 4.393 ns ; +; 2.839 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.643 ns ; 2.804 ns ; +; 2.846 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.293 ns ; 2.447 ns ; +; 2.851 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.334 ns ; 2.483 ns ; +; 2.862 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.316 ns ; 2.454 ns ; +; 2.909 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.645 ns ; 2.736 ns ; +; 2.935 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.358 ns ; 2.423 ns ; +; 2.937 ns ; 215.61 MHz ( period = 4.638 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.943 ns ; 4.006 ns ; +; 2.951 ns ; 216.26 MHz ( period = 4.624 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.949 ns ; 3.998 ns ; +; 2.954 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.639 ns ; 2.685 ns ; +; 2.960 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.655 ns ; 2.695 ns ; +; 2.963 ns ; 216.83 MHz ( period = 4.612 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.943 ns ; 3.980 ns ; +; 2.969 ns ; 217.11 MHz ( period = 4.606 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.947 ns ; 3.978 ns ; +; 2.977 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.648 ns ; 2.671 ns ; +; 2.983 ns ; 217.77 MHz ( period = 4.592 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.235 ns ; 4.252 ns ; +; 2.984 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.630 ns ; 2.646 ns ; +; 2.985 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.630 ns ; 2.645 ns ; +; 2.988 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.779 ns ; 2.791 ns ; +; 3.004 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.362 ns ; 2.358 ns ; +; 3.005 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.364 ns ; 2.359 ns ; +; 3.010 ns ; 219.06 MHz ( period = 4.565 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.292 ns ; 4.282 ns ; +; 3.018 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.653 ns ; 2.635 ns ; +; 3.027 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.635 ns ; 2.608 ns ; +; 3.042 ns ; 220.60 MHz ( period = 4.533 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.294 ns ; 4.252 ns ; +; 3.047 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.729 ns ; 2.682 ns ; +; 3.051 ns ; 221.04 MHz ( period = 4.524 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.249 ns ; 4.198 ns ; +; 3.058 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.354 ns ; 2.296 ns ; +; 3.061 ns ; 221.53 MHz ( period = 4.514 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.249 ns ; 4.188 ns ; +; 3.074 ns ; 222.17 MHz ( period = 4.501 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.946 ns ; 3.872 ns ; +; 3.096 ns ; 223.26 MHz ( period = 4.479 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.947 ns ; 3.851 ns ; +; 3.115 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.361 ns ; 2.246 ns ; +; 3.127 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.361 ns ; 2.234 ns ; +; 3.131 ns ; 225.02 MHz ( period = 4.444 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.943 ns ; 3.812 ns ; +; 3.141 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[2]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.325 ns ; 2.184 ns ; +; 3.143 ns ; 225.63 MHz ( period = 4.432 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.295 ns ; 4.152 ns ; +; 3.151 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.630 ns ; 2.479 ns ; +; 3.158 ns ; 226.40 MHz ( period = 4.417 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.292 ns ; 4.134 ns ; +; 3.159 ns ; 226.45 MHz ( period = 4.416 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.291 ns ; 4.132 ns ; +; 3.162 ns ; 226.60 MHz ( period = 4.413 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.295 ns ; 4.133 ns ; +; 3.163 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.780 ns ; 2.617 ns ; +; 3.173 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.680 ns ; 2.507 ns ; +; 3.181 ns ; 227.58 MHz ( period = 4.394 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.944 ns ; 3.763 ns ; +; 3.192 ns ; 228.15 MHz ( period = 4.383 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.947 ns ; 3.755 ns ; +; 3.199 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.630 ns ; 2.431 ns ; +; 3.207 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.671 ns ; 2.464 ns ; +; 3.208 ns ; 228.99 MHz ( period = 4.367 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.946 ns ; 3.738 ns ; +; 3.209 ns ; 229.04 MHz ( period = 4.366 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.944 ns ; 3.735 ns ; +; 3.225 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.695 ns ; 2.470 ns ; +; 3.226 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.655 ns ; 2.429 ns ; +; 3.233 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.359 ns ; 2.126 ns ; +; 3.236 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.361 ns ; 2.125 ns ; +; 3.251 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.358 ns ; 2.107 ns ; +; 3.253 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.355 ns ; 2.102 ns ; +; 3.261 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.358 ns ; 2.097 ns ; +; 3.262 ns ; 231.86 MHz ( period = 4.313 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.297 ns ; 4.035 ns ; +; 3.263 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.363 ns ; 2.100 ns ; +; 3.266 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.363 ns ; 2.097 ns ; +; 3.271 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.362 ns ; 2.091 ns ; +; 3.277 ns ; 232.67 MHz ( period = 4.298 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.291 ns ; 4.014 ns ; +; 3.279 ns ; 232.77 MHz ( period = 4.296 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.291 ns ; 4.012 ns ; +; 3.282 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.653 ns ; 2.371 ns ; +; 3.307 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.383 ns ; 2.076 ns ; +; 3.346 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.698 ns ; 2.352 ns ; +; 3.351 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.695 ns ; 2.344 ns ; +; 3.365 ns ; 237.53 MHz ( period = 4.210 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.296 ns ; 3.931 ns ; +; 3.387 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.361 ns ; 1.974 ns ; +; 3.390 ns ; 238.95 MHz ( period = 4.185 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.294 ns ; 3.904 ns ; +; 3.410 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.362 ns ; 1.952 ns ; +; 3.415 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.698 ns ; 2.283 ns ; +; 3.429 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.358 ns ; 1.929 ns ; +; 3.438 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.375 ns ; 1.937 ns ; +; 3.450 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.700 ns ; 2.250 ns ; +; 3.458 ns ; 242.90 MHz ( period = 4.117 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.295 ns ; 3.837 ns ; +; 3.459 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.698 ns ; 2.239 ns ; +; 3.461 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.781 ns ; 2.320 ns ; +; 3.474 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.380 ns ; 1.906 ns ; +; 3.477 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.359 ns ; 1.882 ns ; +; 3.492 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.695 ns ; 2.203 ns ; +; 3.495 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.700 ns ; 2.205 ns ; +; 3.499 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.359 ns ; 1.860 ns ; +; 3.504 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.361 ns ; 1.857 ns ; +; 3.558 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.699 ns ; 2.141 ns ; +; 3.575 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.697 ns ; 2.122 ns ; +; 3.602 ns ; 251.70 MHz ( period = 3.973 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.295 ns ; 3.693 ns ; +; 3.610 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.699 ns ; 2.089 ns ; +; 3.614 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.698 ns ; 2.084 ns ; +; 3.616 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.701 ns ; 2.085 ns ; +; 3.617 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.696 ns ; 2.079 ns ; +; 3.620 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.697 ns ; 2.077 ns ; +; 3.625 ns ; 253.16 MHz ( period = 3.950 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.297 ns ; 3.672 ns ; +; 3.640 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.699 ns ; 2.059 ns ; +; 3.649 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.726 ns ; 2.077 ns ; +; 3.657 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.699 ns ; 2.042 ns ; +; 3.663 ns ; 255.62 MHz ( period = 3.912 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.297 ns ; 3.634 ns ; +; 3.664 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.696 ns ; 2.032 ns ; +; 3.673 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.703 ns ; 2.030 ns ; +; 3.675 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.699 ns ; 2.024 ns ; +; 3.708 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.702 ns ; 1.994 ns ; +; 3.720 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.703 ns ; 1.983 ns ; +; 3.738 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.697 ns ; 1.959 ns ; +; 3.825 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.699 ns ; 1.874 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; ++-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' ; ++-----------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; ++-----------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; -1.712 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 1.118 ns ; 2.830 ns ; +; -1.664 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.992 ns ; 2.656 ns ; +; -1.597 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[26] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.992 ns ; 2.589 ns ; +; -1.597 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[25] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.992 ns ; 2.589 ns ; +; -1.358 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.985 ns ; 2.343 ns ; +; -1.358 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.985 ns ; 2.343 ns ; +; -1.358 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.985 ns ; 2.343 ns ; +; -1.358 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.985 ns ; 2.343 ns ; +; -1.354 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.987 ns ; 2.341 ns ; +; -1.354 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.987 ns ; 2.341 ns ; +; -1.354 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.987 ns ; 2.341 ns ; +; -1.333 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.319 ns ; +; -1.333 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.319 ns ; +; -1.280 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.266 ns ; +; -1.280 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.266 ns ; +; -1.280 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.266 ns ; +; -1.280 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.266 ns ; +; -1.278 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.264 ns ; +; -1.278 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.264 ns ; +; -1.250 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.238 ns ; +; -1.250 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.238 ns ; +; -1.250 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.238 ns ; +; -1.250 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.238 ns ; +; -1.248 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.989 ns ; 2.237 ns ; +; -1.243 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.989 ns ; 2.232 ns ; +; -1.228 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.216 ns ; +; -1.228 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.216 ns ; +; -1.228 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.216 ns ; +; -1.228 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.216 ns ; +; 4.485 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 6.311 ns ; 6.117 ns ; 1.632 ns ; +; 6.612 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.393 ns ; 3.781 ns ; +; 6.644 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.392 ns ; 3.748 ns ; +; 6.644 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.392 ns ; 3.748 ns ; +; 6.644 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.392 ns ; 3.748 ns ; +; 6.644 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.392 ns ; 3.748 ns ; +; 6.644 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.392 ns ; 3.748 ns ; +; 6.665 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.873 ns ; +; 6.665 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.873 ns ; +; 6.665 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.873 ns ; +; 6.672 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.527 ns ; 3.855 ns ; +; 6.672 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.527 ns ; 3.855 ns ; +; 6.672 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.527 ns ; 3.855 ns ; +; 6.672 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.527 ns ; 3.855 ns ; +; 6.672 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.527 ns ; 3.855 ns ; +; 6.672 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.527 ns ; 3.855 ns ; +; 6.672 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.527 ns ; 3.855 ns ; +; 6.685 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.537 ns ; 3.852 ns ; +; 6.685 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.537 ns ; 3.852 ns ; +; 6.685 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.537 ns ; 3.852 ns ; +; 6.727 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.811 ns ; +; 6.727 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.811 ns ; +; 6.727 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.811 ns ; +; 6.727 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.811 ns ; +; 6.727 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.811 ns ; +; 6.727 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.811 ns ; +; 6.788 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.234 ns ; 3.446 ns ; +; 6.788 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.234 ns ; 3.446 ns ; +; 6.788 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.234 ns ; 3.446 ns ; +; 6.788 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.234 ns ; 3.446 ns ; +; 6.826 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.568 ns ; +; 6.826 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.568 ns ; +; 6.826 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.568 ns ; +; 6.826 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.568 ns ; +; 6.826 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.568 ns ; +; 6.826 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.568 ns ; +; 6.843 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.545 ns ; 3.702 ns ; +; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; +; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; +; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; +; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; +; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; +; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; +; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; +; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; +; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; +; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; +; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; +; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; +; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; +; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; +; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; +; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; +; 6.955 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.564 ns ; +; 6.955 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.564 ns ; +; 6.955 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.564 ns ; +; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; +; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; +; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; +; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; +; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; +; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; +; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; +; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; +; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; +; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; +; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; +; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; +; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; +; 7.011 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.390 ns ; 3.379 ns ; +; 7.016 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.546 ns ; 3.530 ns ; +; 7.016 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.546 ns ; 3.530 ns ; +; 7.016 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.546 ns ; 3.530 ns ; +; 7.016 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.546 ns ; 3.530 ns ; +; 7.074 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.537 ns ; 3.463 ns ; +; 7.074 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.537 ns ; 3.463 ns ; +; 7.074 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.537 ns ; 3.463 ns ; +; 7.111 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.514 ns ; 3.403 ns ; +; 7.123 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.364 ns ; 3.241 ns ; +; 7.123 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.364 ns ; 3.241 ns ; +; 7.123 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.364 ns ; 3.241 ns ; +; 7.147 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.656 ns ; 3.509 ns ; +; 7.147 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.656 ns ; 3.509 ns ; +; 7.147 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.656 ns ; 3.509 ns ; +; 7.147 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.656 ns ; 3.509 ns ; +; 7.147 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.656 ns ; 3.509 ns ; +; 7.147 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.656 ns ; 3.509 ns ; +; 7.184 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.391 ns ; 3.207 ns ; +; 7.184 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.391 ns ; 3.207 ns ; +; 7.184 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.391 ns ; 3.207 ns ; +; 7.184 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.391 ns ; 3.207 ns ; +; 7.242 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.382 ns ; 3.140 ns ; +; 7.242 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.382 ns ; 3.140 ns ; +; 7.242 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.382 ns ; 3.140 ns ; +; 7.264 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.548 ns ; 3.284 ns ; +; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; +; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; +; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; +; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; +; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; +; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; +; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; +; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; +; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; +; 7.296 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.251 ns ; +; 7.296 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.251 ns ; +; 7.296 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.251 ns ; +; 7.296 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.251 ns ; +; 7.296 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.251 ns ; +; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; +; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; +; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; +; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; +; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; +; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; +; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; +; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; +; 7.298 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.249 ns ; +; 7.298 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.249 ns ; +; 7.298 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.249 ns ; +; 7.298 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.249 ns ; +; 7.298 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.249 ns ; +; 7.298 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.249 ns ; +; 7.323 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.539 ns ; 3.216 ns ; +; 7.323 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.539 ns ; 3.216 ns ; +; 7.323 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.539 ns ; 3.216 ns ; +; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; +; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; +; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; +; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; +; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; +; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; +; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; +; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; +; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; +; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; +; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; +; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; +; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; +; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; +; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; +; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; +; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; +; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; +; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; +; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; +; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; +; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; +; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; +; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; +; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; +; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; +; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; +; 7.440 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.389 ns ; 2.949 ns ; +; 7.440 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.389 ns ; 2.949 ns ; +; 7.440 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.389 ns ; 2.949 ns ; +; 7.440 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.389 ns ; 2.949 ns ; +; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; +; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; +; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; +; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; +; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; +; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; +; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; +; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; +; 7.454 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.383 ns ; 2.929 ns ; +; 7.454 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.383 ns ; 2.929 ns ; +; 7.454 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.383 ns ; 2.929 ns ; +; 7.454 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.383 ns ; 2.929 ns ; +; 7.454 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.383 ns ; 2.929 ns ; +; 7.454 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.383 ns ; 2.929 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; ++-----------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Setup: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' ; ++-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; ++-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ +; -4.294 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.607 ns ; 3.687 ns ; +; -4.252 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[95] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.600 ns ; 3.652 ns ; +; -4.247 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[107] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.642 ns ; +; -4.241 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[90] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.594 ns ; 3.647 ns ; +; -4.232 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[33] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.597 ns ; 3.635 ns ; +; -4.228 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[49] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.597 ns ; 3.631 ns ; +; -4.220 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[34] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.607 ns ; 3.613 ns ; +; -4.212 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[99] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.610 ns ; +; -4.205 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[57] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.597 ns ; 3.608 ns ; +; -4.158 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.898 ns ; +; -4.119 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 4.141 ns ; +; -4.119 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[42] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.517 ns ; +; -4.092 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 4.114 ns ; +; -4.088 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[111] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.486 ns ; +; -4.086 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[84] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.595 ns ; 3.491 ns ; +; -4.085 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[88] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.593 ns ; 3.492 ns ; +; -4.073 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[85] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.468 ns ; +; -4.070 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[60] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.465 ns ; +; -4.070 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[48] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.466 ns ; +; -4.065 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[50] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.461 ns ; +; -4.060 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[97] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.458 ns ; +; -4.057 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[23] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.455 ns ; +; -4.051 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[83] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.447 ns ; +; -4.049 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[28] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.447 ns ; +; -4.049 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[20] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.447 ns ; +; -4.049 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[41] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.445 ns ; +; -4.048 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 4.068 ns ; +; -4.046 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[108] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.444 ns ; +; -4.045 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[78] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.441 ns ; +; -4.045 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[59] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.441 ns ; +; -4.043 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[43] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.441 ns ; +; -4.042 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.021 ns ; 4.063 ns ; +; -4.042 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.440 ns ; +; -4.040 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[72] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.436 ns ; +; -4.039 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[70] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.434 ns ; +; -4.039 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[81] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.435 ns ; +; -4.036 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[38] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.431 ns ; +; -4.035 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[112] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.433 ns ; +; -4.032 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[75] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.428 ns ; +; -4.032 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[82] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.428 ns ; +; -4.030 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe27 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.610 ns ; 3.420 ns ; +; -4.027 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[46] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.601 ns ; 3.426 ns ; +; -3.997 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[92] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.595 ns ; 3.402 ns ; +; -3.995 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[17] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.598 ns ; 3.397 ns ; +; -3.987 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.021 ns ; 4.008 ns ; +; -3.985 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.725 ns ; +; -3.984 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[37] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.379 ns ; +; -3.980 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 4.002 ns ; +; -3.978 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[80] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.376 ns ; +; -3.977 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[45] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.603 ns ; 3.374 ns ; +; -3.976 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[124] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.374 ns ; +; -3.973 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[104] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.601 ns ; 3.372 ns ; +; -3.972 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[91] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.370 ns ; +; -3.972 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[30] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.601 ns ; 3.371 ns ; +; -3.969 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[58] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.365 ns ; +; -3.968 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.366 ns ; +; -3.968 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.364 ns ; +; -3.967 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[47] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.363 ns ; +; -3.958 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[96] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.356 ns ; +; -3.957 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.355 ns ; +; -3.956 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.354 ns ; +; -3.952 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[69] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.347 ns ; +; -3.950 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.972 ns ; +; -3.948 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.970 ns ; +; -3.948 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[54] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.343 ns ; +; -3.948 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[68] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.346 ns ; +; -3.948 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[113] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.346 ns ; +; -3.947 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[110] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.345 ns ; +; -3.947 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[106] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.345 ns ; +; -3.946 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.344 ns ; +; -3.945 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[22] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.343 ns ; +; -3.943 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[116] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.341 ns ; +; -3.943 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[127] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.341 ns ; +; -3.941 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[125] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.339 ns ; +; -3.941 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[12] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.339 ns ; +; -3.938 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.960 ns ; +; -3.938 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[51] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.334 ns ; +; -3.937 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[61] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.332 ns ; +; -3.935 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[122] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.333 ns ; +; -3.935 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[98] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.333 ns ; +; -3.934 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[86] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.329 ns ; +; -3.934 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[40] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.330 ns ; +; -3.932 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[109] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.330 ns ; +; -3.932 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[118] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.327 ns ; +; -3.930 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[65] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.328 ns ; +; -3.927 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.325 ns ; +; -3.926 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[105] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.324 ns ; +; -3.925 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[31] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.323 ns ; +; -3.924 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[53] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.319 ns ; +; -3.922 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.944 ns ; +; -3.920 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.316 ns ; +; -3.915 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[55] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.310 ns ; +; -3.909 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 3.929 ns ; +; -3.908 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 3.928 ns ; +; -3.898 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.021 ns ; 3.919 ns ; +; -3.896 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.292 ns ; +; -3.894 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.916 ns ; +; -3.882 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.904 ns ; +; -3.878 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.021 ns ; 3.899 ns ; +; -3.874 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.614 ns ; +; -3.873 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[26] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.269 ns ; +; -3.869 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[7] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe33 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.612 ns ; 3.257 ns ; +; -3.867 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 3.887 ns ; +; -3.867 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.303 ns ; 3.564 ns ; +; -3.858 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe29 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.610 ns ; 3.248 ns ; +; -3.854 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.876 ns ; +; -3.851 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.591 ns ; +; -3.835 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 3.855 ns ; +; -3.833 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.551 ns ; +; -3.828 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.850 ns ; +; -3.827 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 3.847 ns ; +; -3.822 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.540 ns ; +; -3.821 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.291 ns ; 3.530 ns ; +; -3.819 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.303 ns ; 3.516 ns ; +; -3.818 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[89] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.216 ns ; +; -3.817 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.021 ns ; 3.838 ns ; +; -3.816 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.211 ns ; +; -3.814 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[87] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.212 ns ; +; -3.814 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[100] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.212 ns ; +; -3.814 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[71] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.212 ns ; +; -3.813 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[39] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.211 ns ; +; -3.812 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[121] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.210 ns ; +; -3.812 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.208 ns ; +; -3.812 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.208 ns ; +; -3.809 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[123] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.204 ns ; +; -3.809 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[120] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.205 ns ; +; -3.807 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[126] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.205 ns ; +; -3.806 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[114] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.202 ns ; +; -3.804 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[117] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.199 ns ; +; -3.803 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[2] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.612 ns ; 3.191 ns ; +; -3.792 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[74] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.190 ns ; +; -3.792 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[44] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.190 ns ; +; -3.792 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe22 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.295 ns ; 3.497 ns ; +; -3.788 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[64] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.186 ns ; +; -3.787 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.505 ns ; +; -3.783 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[7] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe17 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.612 ns ; 3.171 ns ; +; -3.781 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.176 ns ; +; -3.780 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.802 ns ; +; -3.779 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.519 ns ; +; -3.777 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe43 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.615 ns ; 3.162 ns ; +; -3.777 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.495 ns ; +; -3.776 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 3.796 ns ; +; -3.771 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.793 ns ; +; -3.767 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.507 ns ; +; -3.762 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.480 ns ; +; -3.757 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.779 ns ; +; -3.748 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.015 ns ; 3.763 ns ; +; -3.747 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe13 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.291 ns ; 3.456 ns ; +; -3.747 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.015 ns ; 3.762 ns ; +; -3.743 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.014 ns ; 3.757 ns ; +; -3.728 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.292 ns ; 3.436 ns ; +; -3.724 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.442 ns ; +; -3.724 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.442 ns ; +; -3.720 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.013 ns ; 3.733 ns ; +; -3.717 ns ; None ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[110] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe26 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.294 ns ; 3.423 ns ; +; -3.713 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe45 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.617 ns ; 3.096 ns ; +; -3.713 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe11 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.622 ns ; 3.091 ns ; +; -3.713 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.021 ns ; 3.734 ns ; +; -3.703 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe47 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.292 ns ; 3.411 ns ; +; -3.698 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.438 ns ; +; -3.695 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[79] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.093 ns ; +; -3.694 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[32] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.092 ns ; +; -3.693 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[73] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.091 ns ; +; -3.693 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[119] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.091 ns ; +; -3.693 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[24] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.089 ns ; +; -3.691 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[77] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.089 ns ; +; -3.691 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[63] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.089 ns ; +; -3.691 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[36] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.089 ns ; +; -3.690 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[93] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.088 ns ; +; -3.690 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[115] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.085 ns ; +; -3.688 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[56] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.084 ns ; +; -3.685 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[102] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.080 ns ; +; -3.685 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.403 ns ; +; -3.684 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[18] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.080 ns ; +; -3.683 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 3.703 ns ; +; -3.679 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.419 ns ; +; -3.677 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[76] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.075 ns ; +; -3.677 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.699 ns ; +; -3.675 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[62] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.073 ns ; +; -3.674 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.392 ns ; +; -3.672 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[52] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.070 ns ; +; -3.670 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[66] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.068 ns ; +; -3.668 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe41 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.617 ns ; 3.051 ns ; +; -3.668 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe43 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.289 ns ; 3.379 ns ; +; -3.667 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[103] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.065 ns ; +; -3.665 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[16] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.061 ns ; +; -3.665 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.061 ns ; +; -3.664 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[94] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.060 ns ; +; -3.664 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[29] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.059 ns ; +; -3.664 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.059 ns ; +; -3.664 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.060 ns ; +; -3.663 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[19] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.058 ns ; +; -3.663 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[25] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.059 ns ; +; -3.662 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[27] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.057 ns ; +; -3.661 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[21] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.056 ns ; +; -3.660 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[101] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.055 ns ; +; -3.651 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.369 ns ; +; -3.649 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe25 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.612 ns ; 3.037 ns ; +; -3.645 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.021 ns ; 3.666 ns ; +; -3.633 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe9 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.614 ns ; 3.019 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; ++-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Setup: 'CLK33M' ; ++-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+ +; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; ++-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+ +; -5.966 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.279 ns ; 3.687 ns ; +; -5.924 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[95] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.272 ns ; 3.652 ns ; +; -5.919 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[107] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.642 ns ; +; -5.913 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[90] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.266 ns ; 3.647 ns ; +; -5.904 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[33] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.269 ns ; 3.635 ns ; +; -5.900 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[49] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.269 ns ; 3.631 ns ; +; -5.892 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[34] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.279 ns ; 3.613 ns ; +; -5.884 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[99] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.610 ns ; +; -5.877 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[57] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.269 ns ; 3.608 ns ; +; -5.830 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.898 ns ; +; -5.791 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 4.141 ns ; +; -5.791 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[42] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.517 ns ; +; -5.764 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 4.114 ns ; +; -5.760 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[111] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.486 ns ; +; -5.758 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[84] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.267 ns ; 3.491 ns ; +; -5.757 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[88] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.265 ns ; 3.492 ns ; +; -5.745 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[85] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.468 ns ; +; -5.742 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[60] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.465 ns ; +; -5.742 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[48] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.466 ns ; +; -5.737 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[50] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.461 ns ; +; -5.732 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[97] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.458 ns ; +; -5.729 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[23] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.455 ns ; +; -5.723 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[83] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.447 ns ; +; -5.721 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[28] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.447 ns ; +; -5.721 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[20] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.447 ns ; +; -5.721 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[41] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.445 ns ; +; -5.720 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 4.068 ns ; +; -5.718 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[108] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.444 ns ; +; -5.717 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[78] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.441 ns ; +; -5.717 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[59] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.441 ns ; +; -5.715 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[43] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.441 ns ; +; -5.714 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.651 ns ; 4.063 ns ; +; -5.714 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.440 ns ; +; -5.712 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[72] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.436 ns ; +; -5.711 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[70] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.434 ns ; +; -5.711 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[81] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.435 ns ; +; -5.708 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[38] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.431 ns ; +; -5.707 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[112] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.433 ns ; +; -5.704 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[75] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.428 ns ; +; -5.704 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[82] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.428 ns ; +; -5.702 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe27 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.282 ns ; 3.420 ns ; +; -5.699 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[46] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.273 ns ; 3.426 ns ; +; -5.669 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[92] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.267 ns ; 3.402 ns ; +; -5.667 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[17] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.270 ns ; 3.397 ns ; +; -5.659 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.651 ns ; 4.008 ns ; +; -5.657 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.725 ns ; +; -5.656 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[37] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.379 ns ; +; -5.652 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 4.002 ns ; +; -5.650 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[80] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.376 ns ; +; -5.649 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[45] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.275 ns ; 3.374 ns ; +; -5.648 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[124] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.374 ns ; +; -5.645 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[104] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.273 ns ; 3.372 ns ; +; -5.644 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[91] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.370 ns ; +; -5.644 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[30] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.273 ns ; 3.371 ns ; +; -5.641 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[58] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.365 ns ; +; -5.640 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.366 ns ; +; -5.640 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.364 ns ; +; -5.639 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[47] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.363 ns ; +; -5.630 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[96] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.356 ns ; +; -5.629 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.355 ns ; +; -5.628 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.354 ns ; +; -5.624 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[69] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.347 ns ; +; -5.622 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.972 ns ; +; -5.620 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.970 ns ; +; -5.620 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[54] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.343 ns ; +; -5.620 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[68] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.346 ns ; +; -5.620 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[113] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.346 ns ; +; -5.619 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[110] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.345 ns ; +; -5.619 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[106] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.345 ns ; +; -5.618 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.344 ns ; +; -5.617 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[22] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.343 ns ; +; -5.615 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[116] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.341 ns ; +; -5.615 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[127] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.341 ns ; +; -5.613 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[125] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.339 ns ; +; -5.613 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[12] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.339 ns ; +; -5.610 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.960 ns ; +; -5.610 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[51] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.334 ns ; +; -5.609 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[61] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.332 ns ; +; -5.607 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[122] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.333 ns ; +; -5.607 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[98] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.333 ns ; +; -5.606 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[86] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.329 ns ; +; -5.606 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[40] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.330 ns ; +; -5.604 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[109] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.330 ns ; +; -5.604 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[118] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.327 ns ; +; -5.602 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[65] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.328 ns ; +; -5.599 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.325 ns ; +; -5.598 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[105] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.324 ns ; +; -5.597 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[31] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.323 ns ; +; -5.596 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[53] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.319 ns ; +; -5.594 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.944 ns ; +; -5.592 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.316 ns ; +; -5.587 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[55] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.310 ns ; +; -5.581 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 3.929 ns ; +; -5.580 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 3.928 ns ; +; -5.570 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.651 ns ; 3.919 ns ; +; -5.568 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.292 ns ; +; -5.566 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.916 ns ; +; -5.554 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.904 ns ; +; -5.550 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.651 ns ; 3.899 ns ; +; -5.546 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.614 ns ; +; -5.545 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[26] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.269 ns ; +; -5.541 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[7] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe33 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.284 ns ; 3.257 ns ; +; -5.539 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 3.887 ns ; +; -5.539 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.975 ns ; 3.564 ns ; +; -5.530 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe29 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.282 ns ; 3.248 ns ; +; -5.526 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.876 ns ; +; -5.523 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.591 ns ; +; -5.507 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 3.855 ns ; +; -5.505 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.551 ns ; +; -5.500 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.850 ns ; +; -5.499 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 3.847 ns ; +; -5.494 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.540 ns ; +; -5.493 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.963 ns ; 3.530 ns ; +; -5.491 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.975 ns ; 3.516 ns ; +; -5.490 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[89] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.216 ns ; +; -5.489 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.651 ns ; 3.838 ns ; +; -5.488 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.211 ns ; +; -5.486 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[87] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.212 ns ; +; -5.486 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[100] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.212 ns ; +; -5.486 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[71] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.212 ns ; +; -5.485 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[39] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.211 ns ; +; -5.484 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[121] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.210 ns ; +; -5.484 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.208 ns ; +; -5.484 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.208 ns ; +; -5.481 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[123] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.204 ns ; +; -5.481 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[120] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.205 ns ; +; -5.479 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[126] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.205 ns ; +; -5.478 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[114] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.202 ns ; +; -5.476 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[117] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.199 ns ; +; -5.475 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[2] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.284 ns ; 3.191 ns ; +; -5.464 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[74] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.190 ns ; +; -5.464 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[44] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.190 ns ; +; -5.464 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe22 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.967 ns ; 3.497 ns ; +; -5.460 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[64] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.186 ns ; +; -5.459 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.505 ns ; +; -5.455 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[7] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe17 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.284 ns ; 3.171 ns ; +; -5.453 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.176 ns ; +; -5.452 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.802 ns ; +; -5.451 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.519 ns ; +; -5.449 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe43 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.287 ns ; 3.162 ns ; +; -5.449 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.495 ns ; +; -5.448 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 3.796 ns ; +; -5.443 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.793 ns ; +; -5.439 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.507 ns ; +; -5.434 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.480 ns ; +; -5.429 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.779 ns ; +; -5.420 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.657 ns ; 3.763 ns ; +; -5.419 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe13 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.963 ns ; 3.456 ns ; +; -5.419 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.657 ns ; 3.762 ns ; +; -5.415 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.658 ns ; 3.757 ns ; +; -5.400 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.964 ns ; 3.436 ns ; +; -5.396 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.442 ns ; +; -5.396 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.442 ns ; +; -5.392 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.659 ns ; 3.733 ns ; +; -5.389 ns ; None ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[110] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe26 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.966 ns ; 3.423 ns ; +; -5.385 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe45 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.289 ns ; 3.096 ns ; +; -5.385 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe11 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.294 ns ; 3.091 ns ; +; -5.385 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.651 ns ; 3.734 ns ; +; -5.375 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe47 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.964 ns ; 3.411 ns ; +; -5.370 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.438 ns ; +; -5.367 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[79] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.093 ns ; +; -5.366 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[32] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.092 ns ; +; -5.365 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[73] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.091 ns ; +; -5.365 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[119] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.091 ns ; +; -5.365 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[24] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.089 ns ; +; -5.363 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[77] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.089 ns ; +; -5.363 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[63] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.089 ns ; +; -5.363 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[36] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.089 ns ; +; -5.362 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[93] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.088 ns ; +; -5.362 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[115] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.085 ns ; +; -5.360 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[56] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.084 ns ; +; -5.357 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[102] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.080 ns ; +; -5.357 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.403 ns ; +; -5.356 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[18] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.080 ns ; +; -5.355 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 3.703 ns ; +; -5.351 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.419 ns ; +; -5.349 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[76] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.075 ns ; +; -5.349 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.699 ns ; +; -5.347 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[62] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.073 ns ; +; -5.346 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.392 ns ; +; -5.344 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[52] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.070 ns ; +; -5.342 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[66] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.068 ns ; +; -5.340 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe41 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.289 ns ; 3.051 ns ; +; -5.340 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe43 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.961 ns ; 3.379 ns ; +; -5.339 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[103] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.065 ns ; +; -5.337 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[16] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.061 ns ; +; -5.337 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.061 ns ; +; -5.336 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[94] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.060 ns ; +; -5.336 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[29] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.059 ns ; +; -5.336 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.059 ns ; +; -5.336 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.060 ns ; +; -5.335 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[19] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.058 ns ; +; -5.335 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[25] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.059 ns ; +; -5.334 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[27] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.057 ns ; +; -5.333 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[21] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.056 ns ; +; -5.332 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[101] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.055 ns ; +; -5.323 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.369 ns ; +; -5.321 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe25 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.284 ns ; 3.037 ns ; +; -5.317 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.651 ns ; 3.666 ns ; +; -5.305 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe9 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.286 ns ; 3.019 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; ++-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Setup: 'MAIN_CLK' ; ++-----------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+ +; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; ++-----------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+ +; -4.261 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 4.318 ns ; +; -4.260 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a8 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 4.317 ns ; +; -4.258 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a6 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 4.315 ns ; +; -4.239 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a5 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 4.296 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[29] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[28] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[26] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[25] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[13] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; +; -4.071 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|ram_block11a0~portb_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.225 ns ; 4.296 ns ; +; -4.023 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.012 ns ; 4.035 ns ; +; -4.023 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.012 ns ; 4.035 ns ; +; -3.979 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a2 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.272 ns ; 4.251 ns ; +; -3.910 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a4 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 3.967 ns ; +; -3.907 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a3 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 3.964 ns ; +; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity7a[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; +; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity7a[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; +; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity7a[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; +; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|parity6 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; +; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; +; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; +; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; +; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; +; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; +; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; +; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; +; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; +; -3.546 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a1 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 3.603 ns ; +; -3.544 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdemp_eq_comp_lsb_aeb ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 3.601 ns ; +; -3.541 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.096 ns ; 3.637 ns ; +; -3.426 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdemp_eq_comp_msb_aeb ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; -0.013 ns ; 3.413 ns ; +; -3.055 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.360 ns ; 3.415 ns ; +; -3.039 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WRF_WRE ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; -0.013 ns ; 3.026 ns ; +; -2.598 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.205 ns ; 2.803 ns ; +; -2.463 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.067 ns ; 6.530 ns ; +; -2.463 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.067 ns ; 6.530 ns ; +; -2.375 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.768 ns ; 7.143 ns ; +; -2.355 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.986 ns ; 6.341 ns ; +; -2.320 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.984 ns ; 6.304 ns ; +; -2.317 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.067 ns ; 6.384 ns ; +; -2.317 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.067 ns ; 6.384 ns ; +; -2.290 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.766 ns ; 7.056 ns ; +; -2.250 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.067 ns ; 6.317 ns ; +; -2.250 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.067 ns ; 6.317 ns ; +; -2.246 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.999 ns ; 6.245 ns ; +; -2.239 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.068 ns ; 6.307 ns ; +; -2.239 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.068 ns ; 6.307 ns ; +; -2.229 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.768 ns ; 6.997 ns ; +; -2.209 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.986 ns ; 6.195 ns ; +; -2.199 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.118 ns ; 6.317 ns ; +; -2.199 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.118 ns ; 6.317 ns ; +; -2.183 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.129 ns ; 6.312 ns ; +; -2.177 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.213 ns ; 6.390 ns ; +; -2.177 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.213 ns ; 6.390 ns ; +; -2.151 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.769 ns ; 6.920 ns ; +; -2.151 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.270 ns ; +; -2.151 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.270 ns ; +; -2.147 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.118 ns ; 6.265 ns ; +; -2.147 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.118 ns ; 6.265 ns ; +; -2.146 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.120 ns ; 6.266 ns ; +; -2.146 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.120 ns ; 6.266 ns ; +; -2.142 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.118 ns ; 6.260 ns ; +; -2.142 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.261 ns ; +; -2.142 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.118 ns ; 6.260 ns ; +; -2.142 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.261 ns ; +; -2.139 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.766 ns ; 6.905 ns ; +; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; +; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; +; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; +; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; +; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; +; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; +; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; +; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; +; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; +; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; +; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; +; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; +; -2.133 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.986 ns ; 6.119 ns ; +; -2.132 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.984 ns ; 6.116 ns ; +; -2.131 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.987 ns ; 6.118 ns ; +; -2.129 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.248 ns ; +; -2.129 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.248 ns ; +; -2.122 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.065 ns ; 6.187 ns ; +; -2.122 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.065 ns ; 6.187 ns ; +; -2.118 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.068 ns ; 6.186 ns ; +; -2.118 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.068 ns ; 6.186 ns ; +; -2.100 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.999 ns ; 6.099 ns ; +; -2.098 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.117 ns ; 6.215 ns ; +; -2.098 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.117 ns ; 6.215 ns ; +; -2.094 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.065 ns ; 6.159 ns ; +; -2.094 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.065 ns ; 6.159 ns ; +; -2.084 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.238 ns ; 6.322 ns ; +; -2.084 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.238 ns ; 6.322 ns ; +; -2.084 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.238 ns ; 6.322 ns ; +; -2.083 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.537 ns ; 6.620 ns ; +; -2.062 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.768 ns ; 6.830 ns ; +; -2.060 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.768 ns ; 6.828 ns ; +; -2.048 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.176 ns ; 6.224 ns ; +; -2.048 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.176 ns ; 6.224 ns ; +; -2.048 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.176 ns ; 6.224 ns ; +; -2.045 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.766 ns ; 6.811 ns ; +; -2.045 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|UE ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.701 ns ; 5.746 ns ; +; -2.037 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.129 ns ; 6.166 ns ; +; -2.035 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.538 ns ; 6.573 ns ; +; -2.033 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; interrupt_handler:nobody|WERTE[3][19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.251 ns ; 6.284 ns ; +; -2.033 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; interrupt_handler:nobody|WERTE[4][19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.251 ns ; 6.284 ns ; +; -2.033 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; interrupt_handler:nobody|WERTE[5][19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.251 ns ; 6.284 ns ; +; -2.033 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.984 ns ; 6.017 ns ; +; -2.031 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.537 ns ; 6.568 ns ; +; -2.031 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.213 ns ; 6.244 ns ; +; -2.031 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.213 ns ; 6.244 ns ; +; -2.031 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.113 ns ; 6.144 ns ; +; -2.031 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.113 ns ; 6.144 ns ; +; -2.030 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.769 ns ; 6.799 ns ; +; -2.030 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.539 ns ; 6.569 ns ; +; -2.026 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.537 ns ; 6.563 ns ; +; -2.026 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.538 ns ; 6.564 ns ; +; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.000 ns ; 6.022 ns ; +; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; +; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; +; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; +; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; +; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; +; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; +; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; +; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; +; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; +; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; +; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; +; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; +; -2.013 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.538 ns ; 6.551 ns ; +; -2.010 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.987 ns ; 5.997 ns ; +; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; +; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; +; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; +; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; +; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; +; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; +; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; +; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; +; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; +; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; +; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; +; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; +; -2.002 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.984 ns ; 5.986 ns ; +; -2.001 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.984 ns ; 5.985 ns ; +; -1.998 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VECT_NUMBER[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.013 ns ; 6.011 ns ; +; -1.998 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VECT_NUMBER[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.013 ns ; 6.011 ns ; +; -1.998 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VECT_NUMBER[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.013 ns ; 6.011 ns ; +; -1.998 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VECT_NUMBER[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.013 ns ; 6.011 ns ; +; -1.998 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.999 ns ; 5.997 ns ; +; -1.997 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.984 ns ; 5.981 ns ; +; -1.996 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.064 ns ; 6.060 ns ; +; -1.996 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.064 ns ; 6.060 ns ; +; -1.993 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.113 ns ; 6.106 ns ; +; -1.993 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.113 ns ; 6.106 ns ; +; -1.991 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.050 ns ; 6.041 ns ; +; -1.991 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.050 ns ; 6.041 ns ; +; -1.990 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.109 ns ; +; -1.990 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.109 ns ; +; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.117 ns ; 6.106 ns ; +; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.117 ns ; 6.106 ns ; +; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; +; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; +; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; +; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; +; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; +; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; +; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; +; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; +; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; +; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; ++-----------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Hold: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' ; ++---------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; ++---------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; 0.825 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.783 ns ; +; 0.827 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.785 ns ; +; 0.827 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.785 ns ; +; 0.828 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.786 ns ; +; 0.828 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.786 ns ; +; 0.829 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.787 ns ; +; 0.829 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.787 ns ; +; 0.829 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.787 ns ; +; 0.829 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.787 ns ; +; 0.829 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.787 ns ; +; 0.830 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.788 ns ; +; 0.830 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.788 ns ; +; 0.830 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.788 ns ; +; 0.831 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.789 ns ; +; 0.831 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.789 ns ; +; 0.832 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.790 ns ; +; 0.833 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.791 ns ; +; 1.185 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.143 ns ; +; 1.353 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.311 ns ; +; 1.354 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.312 ns ; +; 1.354 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.311 ns ; +; 1.354 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.312 ns ; +; 1.356 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.314 ns ; +; 1.356 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.314 ns ; +; 1.356 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.314 ns ; +; 1.357 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.315 ns ; +; 1.357 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.315 ns ; +; 1.357 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.315 ns ; +; 1.357 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.315 ns ; +; 1.358 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.316 ns ; +; 1.359 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.317 ns ; +; 1.359 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.317 ns ; +; 1.359 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.317 ns ; +; 1.359 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.317 ns ; +; 1.411 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.369 ns ; +; 1.412 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.370 ns ; +; 1.412 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.369 ns ; +; 1.412 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.370 ns ; +; 1.414 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.372 ns ; +; 1.414 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.372 ns ; +; 1.415 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.373 ns ; +; 1.415 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.373 ns ; +; 1.415 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.373 ns ; +; 1.416 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.374 ns ; +; 1.416 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.373 ns ; +; 1.417 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.375 ns ; +; 1.417 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.375 ns ; +; 1.417 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.375 ns ; +; 1.417 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.375 ns ; +; 1.470 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.428 ns ; +; 1.470 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.427 ns ; +; 1.470 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.427 ns ; +; 1.470 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.428 ns ; +; 1.472 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.430 ns ; +; 1.473 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.431 ns ; +; 1.473 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.431 ns ; +; 1.473 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.431 ns ; +; 1.474 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.432 ns ; +; 1.474 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.431 ns ; +; 1.475 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.433 ns ; +; 1.475 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.433 ns ; +; 1.475 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.433 ns ; +; 1.475 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.433 ns ; +; 1.528 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.486 ns ; +; 1.528 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.485 ns ; +; 1.528 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.485 ns ; +; 1.528 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.486 ns ; +; 1.530 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.488 ns ; +; 1.531 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.489 ns ; +; 1.531 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.489 ns ; +; 1.532 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.489 ns ; +; 1.532 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.489 ns ; +; 1.533 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.491 ns ; +; 1.533 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.491 ns ; +; 1.533 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.491 ns ; +; 1.533 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.491 ns ; +; 1.586 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.543 ns ; +; 1.586 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.543 ns ; +; 1.587 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.544 ns ; +; 1.588 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.546 ns ; +; 1.589 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.547 ns ; +; 1.589 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.547 ns ; +; 1.590 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.547 ns ; +; 1.590 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.547 ns ; +; 1.591 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.549 ns ; +; 1.591 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.549 ns ; +; 1.591 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.549 ns ; +; 1.591 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.549 ns ; +; 1.644 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.601 ns ; +; 1.644 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.601 ns ; +; 1.645 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.602 ns ; +; 1.646 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.604 ns ; +; 1.647 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.605 ns ; +; 1.648 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.605 ns ; +; 1.648 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.605 ns ; +; 1.649 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.607 ns ; +; 1.649 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.607 ns ; +; 1.649 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.607 ns ; +; 1.650 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.607 ns ; +; 1.689 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.647 ns ; +; 1.702 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.659 ns ; +; 1.702 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.659 ns ; +; 1.703 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.660 ns ; +; 1.704 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.662 ns ; +; 1.706 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.663 ns ; +; 1.706 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.663 ns ; +; 1.707 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.665 ns ; +; 1.707 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.665 ns ; +; 1.708 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.665 ns ; +; 1.708 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.665 ns ; +; 1.743 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.701 ns ; +; 1.760 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.717 ns ; +; 1.760 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.717 ns ; +; 1.761 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.718 ns ; +; 1.764 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.721 ns ; +; 1.764 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.721 ns ; +; 1.765 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.723 ns ; +; 1.766 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.723 ns ; +; 1.766 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.723 ns ; +; 1.766 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.723 ns ; +; 1.801 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.759 ns ; +; 1.818 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.775 ns ; +; 1.819 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.776 ns ; +; 1.822 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.779 ns ; +; 1.822 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.779 ns ; +; 1.824 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.781 ns ; +; 1.824 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.781 ns ; +; 1.824 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.781 ns ; +; 1.824 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.781 ns ; +; 1.861 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.819 ns ; +; 1.876 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.833 ns ; +; 1.877 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.834 ns ; +; 1.880 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.837 ns ; +; 1.882 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.839 ns ; +; 1.882 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.839 ns ; +; 1.882 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.839 ns ; +; 1.882 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.839 ns ; +; 1.915 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.873 ns ; +; 1.935 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.892 ns ; +; 1.938 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.895 ns ; +; 1.940 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.897 ns ; +; 1.940 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.897 ns ; +; 1.940 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.897 ns ; +; 1.940 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.897 ns ; +; 1.976 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.934 ns ; +; 1.993 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.950 ns ; +; 1.998 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.955 ns ; +; 1.998 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.955 ns ; +; 1.998 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.955 ns ; +; 1.998 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.955 ns ; +; 2.034 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.992 ns ; +; 2.056 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.013 ns ; +; 2.056 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.013 ns ; +; 2.056 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.013 ns ; +; 2.056 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.013 ns ; +; 2.091 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 2.049 ns ; +; 2.114 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.071 ns ; +; 2.114 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.071 ns ; +; 2.114 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.071 ns ; +; 2.147 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.104 ns ; +; 2.172 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.129 ns ; +; 2.172 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.129 ns ; +; 2.209 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.166 ns ; +; 2.230 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.187 ns ; +; 2.263 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.220 ns ; +; 2.325 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.282 ns ; +; 2.380 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.337 ns ; +; 2.443 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.400 ns ; +; 2.501 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.458 ns ; +; 2.559 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.516 ns ; +; 2.617 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.574 ns ; ++---------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' ; ++---------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; ++---------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; 0.564 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.522 ns ; +; 0.825 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.783 ns ; +; 0.830 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.788 ns ; +; 0.852 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.810 ns ; +; 0.955 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.913 ns ; +; 1.357 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.315 ns ; +; 1.358 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.316 ns ; +; 1.380 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.338 ns ; +; 1.415 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.373 ns ; +; 1.416 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.374 ns ; +; 1.473 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.431 ns ; +; 1.474 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.432 ns ; +; 1.487 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.445 ns ; +; 1.531 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.489 ns ; +; 1.545 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.503 ns ; +; 1.611 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.569 ns ; +; 1.611 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.569 ns ; +; 1.611 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.569 ns ; +; 1.611 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.569 ns ; ++---------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' ; ++-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; ++-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WR_PR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WR_PR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:LOCK ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:LOCK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\INDEX_COUNTER:LOCK ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\INDEX_COUNTER:LOCK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTOR_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTOR_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO~_Duplicate_1 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO~_Duplicate_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[9] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\FREQUENCY_DECODER:FREQ_AMOUNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\FREQUENCY_DECODER:FREQ_AMOUNT[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\PHASE_DECODER:PHASE_AMOUNT[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\PHASE_DECODER:PHASE_AMOUNT[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_CRC ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_CRC_1 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_CRC_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT_ADR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT_ADR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INDEX_MARK ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INDEX_MARK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|PLL_D ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|PLL_D ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_CHECK_DIR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_CHECK_DIR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T7 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T7 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_ACTIV ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_ACTIV ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_LEADIN ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_LEADIN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|BUSY ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|BUSY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:LOCK ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:LOCK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_FF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_FF ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_AM ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_STROBES:CNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_STROBES:CNT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_WR_TIMING:CLKMASK_MFM ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_WR_TIMING:CLKMASK_MFM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|DEC_STATE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|DEC_STATE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE.B_01 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE.B_01 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE.C_10 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE.C_10 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.547 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.505 ns ; +; 0.549 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[20] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; +; 0.549 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|TRACKMEM[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTOR_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; +; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[9] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[11] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[12] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[13] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T2 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[28] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[29] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a1 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|parity8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|sub_parity6a1 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|parity5 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.552 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.552 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.552 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.552 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.552 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[17] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[18] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.552 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[20] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[21] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.553 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; +; 0.553 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[16] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[17] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; +; 0.553 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; +; 0.553 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|\ADRMARK_STROBES:DDATA_AM_LOCK ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|DDATA_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; +; 0.553 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[30] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[31] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; +; 0.559 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\RESTORE_TRAP:STEP_CNT[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\RESTORE_TRAP:STEP_CNT[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.517 ns ; +; 0.562 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_RD ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_LOAD_SR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.520 ns ; +; 0.563 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cntr_t2e:cntr_b|counter_reg_bit[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.521 ns ; +; 0.569 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|\MFM_SYNCLOCK:TMP[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|\MFM_SYNCLOCK:TMP[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.527 ns ; +; 0.569 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\ADDER:ADDER_DATA[11] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\ADDER:ADDER_DATA[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.527 ns ; +; 0.571 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.529 ns ; +; 0.572 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_RD_ADR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_VERIFY_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.530 ns ; +; 0.572 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.530 ns ; +; 0.573 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|cntr_t2e:cntr_b|counter_reg_bit[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rdptr_b[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; +; 0.577 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rs_dgwp_reg[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.535 ns ; +; 0.580 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|sub_parity6a2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.538 ns ; +; 0.582 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|parity5 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.540 ns ; +; 0.584 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|parity5 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.542 ns ; +; 0.591 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.549 ns ; +; 0.592 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.550 ns ; +; 0.593 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|sub_parity6a0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.551 ns ; +; 0.608 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.566 ns ; +; 0.609 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SET_DRQ_2 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.567 ns ; +; 0.610 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.568 ns ; +; 0.610 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.568 ns ; +; 0.614 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.572 ns ; +; 0.614 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.572 ns ; +; 0.616 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SET_DRQ_2 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.574 ns ; +; 0.616 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SET_DRQ_2 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_RD ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.574 ns ; +; 0.625 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.583 ns ; +; 0.626 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.584 ns ; +; 0.627 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.585 ns ; +; 0.667 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[23] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[24] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.625 ns ; +; 0.668 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.626 ns ; +; 0.669 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[14] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.627 ns ; +; 0.670 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.628 ns ; +; 0.670 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.628 ns ; +; 0.670 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[25] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[26] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.628 ns ; +; 0.670 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[26] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[27] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.628 ns ; +; 0.670 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[27] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[28] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.628 ns ; +; 0.670 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[21] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[22] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.628 ns ; +; 0.670 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[22] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[23] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.628 ns ; +; 0.671 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a0 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|parity8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.629 ns ; +; 0.671 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.629 ns ; +; 0.671 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.629 ns ; +; 0.671 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[16] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[17] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.629 ns ; +; 0.671 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|TRACKMEM[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTOR_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.629 ns ; +; 0.671 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|sub_parity6a0 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|parity5 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.629 ns ; +; 0.672 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.630 ns ; +; 0.672 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[13] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.630 ns ; +; 0.672 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[24] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[25] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.630 ns ; +; 0.673 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[29] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[30] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.631 ns ; +; 0.675 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.633 ns ; +; 0.677 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.635 ns ; +; 0.677 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.635 ns ; +; 0.677 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.635 ns ; +; 0.678 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cntr_t2e:cntr_b|counter_reg_bit[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; +; 0.678 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; +; 0.678 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[16] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; +; 0.678 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T1 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; +; 0.678 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; +; 0.679 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.637 ns ; +; 0.680 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|ws_dgrp_reg[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.041 ns ; 0.639 ns ; +; 0.680 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.638 ns ; +; 0.680 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T3 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T6 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.638 ns ; +; 0.681 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[14] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.639 ns ; +; 0.683 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[14] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.641 ns ; +; 0.683 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.641 ns ; +; 0.689 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rs_dgwp_reg[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp|dffe15a[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.647 ns ; +; 0.689 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_LOAD_SR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.647 ns ; +; 0.690 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rs_dgwp_reg[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp|dffe15a[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.041 ns ; 0.649 ns ; +; 0.690 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_LOAD_DATA_2 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SET_DRQ_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; +; 0.690 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT_ADR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_LOAD_DATA_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; +; 0.690 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; +; 0.691 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.649 ns ; +; 0.693 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rs_dgwp_reg[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp|dffe15a[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.041 ns ; 0.652 ns ; +; 0.698 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|ram_block11a0~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; 0.330 ns ; 1.028 ns ; +; 0.699 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|delayed_wrptr_g[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.657 ns ; +; 0.700 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|TRACKMEM[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTOR_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.658 ns ; +; 0.701 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; +; 0.701 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; +; 0.701 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|sub_parity6a1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; +; 0.704 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.662 ns ; +; 0.704 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.662 ns ; +; 0.706 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|HISTORY_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|HISTORY_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.664 ns ; +; 0.708 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.666 ns ; +; 0.711 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|cntr_t2e:cntr_b|counter_reg_bit[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rdptr_b[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.669 ns ; +; 0.712 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.043 ns ; 0.669 ns ; +; 0.712 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|sub_parity6a0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.670 ns ; +; 0.714 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|delayed_wrptr_g[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.041 ns ; 0.673 ns ; +; 0.715 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|ws_dgrp_reg[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.673 ns ; +; 0.715 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|ws_dgrp_reg[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.673 ns ; +; 0.720 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_PRES ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.678 ns ; +; 0.724 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.682 ns ; +; 0.726 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|ram_block11a0~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; 0.330 ns ; 1.056 ns ; +; 0.726 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|delayed_wrptr_g[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.041 ns ; 0.685 ns ; +; 0.726 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rdptr_g[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.684 ns ; +; 0.728 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.686 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ++-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' ; ++-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; ++-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLK13M ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLK13M ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.531 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[45] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe29 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.443 ns ; +; 0.536 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFHI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 2.403 ns ; 2.939 ns ; +; 0.538 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.450 ns ; +; 0.538 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe28 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.450 ns ; +; 0.541 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe30 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.453 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[33] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.908 ns ; 1.459 ns ; +; 0.556 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[62] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.947 ns ; 1.503 ns ; +; 0.557 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[35] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.960 ns ; 1.517 ns ; +; 0.559 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[35] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.471 ns ; +; 0.559 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYNC_PIX2 ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.935 ns ; 1.494 ns ; +; 0.560 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[23] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.583 ns ; 1.143 ns ; +; 0.560 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.476 ns ; +; 0.561 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.478 ns ; +; 0.564 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[11] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.570 ns ; 1.134 ns ; +; 0.567 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[79] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.947 ns ; 1.514 ns ; +; 0.570 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.486 ns ; +; 0.573 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe16 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.905 ns ; 1.478 ns ; +; 0.576 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.929 ns ; 1.505 ns ; +; 0.578 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[19] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.490 ns ; +; 0.579 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe29 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.493 ns ; +; 0.580 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.284 ns ; 1.864 ns ; +; 0.583 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.919 ns ; 1.502 ns ; +; 0.583 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.584 ns ; 1.167 ns ; +; 0.583 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.911 ns ; 1.494 ns ; +; 0.584 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[93] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.967 ns ; 1.551 ns ; +; 0.585 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.911 ns ; 1.496 ns ; +; 0.586 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[27] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.500 ns ; +; 0.588 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.504 ns ; +; 0.589 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.906 ns ; 1.495 ns ; +; 0.589 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.909 ns ; 1.498 ns ; +; 0.590 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.504 ns ; +; 0.591 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.284 ns ; 1.875 ns ; +; 0.592 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.915 ns ; 1.507 ns ; +; 0.592 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.929 ns ; 1.521 ns ; +; 0.597 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe32 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.511 ns ; +; 0.600 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[18] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[50] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.517 ns ; +; 0.600 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[82] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe6 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.524 ns ; +; 0.600 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.521 ns ; +; 0.600 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.282 ns ; 1.882 ns ; +; 0.601 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[55] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[87] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.513 ns ; +; 0.601 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe16 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.926 ns ; 1.527 ns ; +; 0.604 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[48] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.947 ns ; 1.551 ns ; +; 0.608 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe22 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.524 ns ; +; 0.608 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.522 ns ; +; 0.609 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC ; altddio_out3:inst6|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFHI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 2.401 ns ; 3.010 ns ; +; 0.610 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.284 ns ; 1.894 ns ; +; 0.611 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe9 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.528 ns ; +; 0.613 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.527 ns ; +; 0.613 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.530 ns ; +; 0.613 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[125] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.967 ns ; 1.580 ns ; +; 0.614 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.526 ns ; +; 0.614 ns ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.526 ns ; +; 0.614 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.531 ns ; +; 0.614 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[36] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.947 ns ; 1.561 ns ; +; 0.614 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.531 ns ; +; 0.617 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe13 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.534 ns ; +; 0.618 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[16] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.962 ns ; 1.580 ns ; +; 0.619 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.540 ns ; +; 0.620 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.541 ns ; +; 0.620 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.534 ns ; +; 0.620 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.541 ns ; +; 0.622 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[26] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[42] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.920 ns ; 1.542 ns ; +; 0.622 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe12 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.539 ns ; +; 0.622 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.546 ns ; +; 0.622 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[88] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[88] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.597 ns ; 1.219 ns ; +; 0.622 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_AV[1][0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.906 ns ; 1.528 ns ; +; 0.623 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[38] ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.537 ns ; +; 0.623 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.544 ns ; +; 0.623 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.283 ns ; 1.906 ns ; +; 0.626 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.547 ns ; +; 0.626 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.550 ns ; +; 0.626 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.550 ns ; +; 0.627 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.548 ns ; +; 0.627 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.551 ns ; +; 0.627 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[3] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe1a[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.544 ns ; +; 0.628 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe42 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.915 ns ; 1.543 ns ; +; 0.628 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.915 ns ; 1.543 ns ; +; 0.628 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.284 ns ; 1.912 ns ; +; 0.628 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe12 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.545 ns ; +; 0.628 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[20] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[36] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.913 ns ; 1.541 ns ; +; 0.629 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.550 ns ; +; 0.629 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.550 ns ; +; 0.629 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.553 ns ; +; 0.630 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.544 ns ; +; 0.630 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.554 ns ; +; 0.631 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe38 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.545 ns ; +; 0.632 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[96] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[96] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.588 ns ; 1.220 ns ; +; 0.633 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[54] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[86] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.913 ns ; 1.546 ns ; +; 0.633 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|RAND[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|RAND[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.549 ns ; +; 0.636 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[43] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe25 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.909 ns ; 1.545 ns ; +; 0.637 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[117] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[21] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.551 ns ; +; 0.637 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe33 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.551 ns ; +; 0.638 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[5] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[37] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.555 ns ; +; 0.638 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[25] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.911 ns ; 1.549 ns ; +; 0.638 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[71] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[103] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.552 ns ; +; 0.639 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe39 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[18] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.556 ns ; +; 0.639 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.555 ns ; +; 0.641 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[16] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[16] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.558 ns ; +; 0.641 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[101] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.555 ns ; +; 0.642 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.558 ns ; +; 0.643 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[111] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.557 ns ; +; 0.644 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe30 ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.558 ns ; +; 0.644 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[124] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.967 ns ; 1.611 ns ; +; 0.645 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.557 ns ; +; 0.646 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[75] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[107] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.560 ns ; +; 0.646 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[8] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.586 ns ; 1.232 ns ; +; 0.647 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe20 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.561 ns ; +; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; +; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; +; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; +; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; +; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; +; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; +; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; +; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; +; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; +; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; +; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; +; 0.648 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.907 ns ; 1.555 ns ; +; 0.648 ns ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|q_b[1] ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.577 ns ; 1.225 ns ; +; 0.648 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[114] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.560 ns ; +; 0.648 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.907 ns ; 1.555 ns ; +; 0.648 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[103] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.562 ns ; +; 0.649 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[49] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[81] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.566 ns ; +; 0.649 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe42 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.918 ns ; 1.567 ns ; +; 0.649 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[119] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[23] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.563 ns ; +; 0.650 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe26 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.918 ns ; 1.568 ns ; +; 0.650 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[107] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[107] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.570 ns ; 1.220 ns ; +; 0.651 ns ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|q_b[0] ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.577 ns ; 1.228 ns ; +; 0.651 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFLO ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 2.404 ns ; 3.055 ns ; +; 0.652 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe40 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[19] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.576 ns ; +; 0.653 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[77] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe28 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.567 ns ; +; 0.653 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.567 ns ; +; 0.655 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[19] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.947 ns ; 1.602 ns ; +; 0.656 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[1] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[19] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.585 ns ; 1.241 ns ; +; 0.656 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.282 ns ; 1.938 ns ; +; 0.657 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe41 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[19] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.581 ns ; +; 0.657 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.571 ns ; +; 0.658 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[46] ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.905 ns ; 1.563 ns ; +; 0.658 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.572 ns ; +; 0.659 ns ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe29 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.906 ns ; 1.565 ns ; +; 0.660 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[28] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.967 ns ; 1.627 ns ; +; 0.661 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[30] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.947 ns ; 1.608 ns ; +; 0.661 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.575 ns ; +; 0.662 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe22 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.915 ns ; 1.577 ns ; +; 0.662 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[100] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.574 ns ; +; 0.662 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.576 ns ; +; 0.662 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[0][3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[0][4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.918 ns ; 1.580 ns ; +; 0.663 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[12] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.579 ns ; +; 0.663 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[44] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.947 ns ; 1.610 ns ; +; 0.664 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[13] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe29 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.911 ns ; 1.575 ns ; +; 0.664 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[21] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.930 ns ; 1.594 ns ; +; 0.664 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[13] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[45] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.906 ns ; 1.570 ns ; +; 0.664 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe9 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.920 ns ; 1.584 ns ; +; 0.665 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe37 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[17] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.582 ns ; +; 0.665 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe33 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.579 ns ; +; 0.665 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[8] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[40] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.913 ns ; 1.578 ns ; +; 0.666 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe4 ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.580 ns ; +; 0.666 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.580 ns ; +; 0.667 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe24 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.581 ns ; +; 0.667 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[109] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.581 ns ; +; 0.667 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.920 ns ; 1.587 ns ; +; 0.667 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[0] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[16] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.913 ns ; 1.580 ns ; +; 0.667 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[12] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.967 ns ; 1.634 ns ; +; 0.669 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[21] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.585 ns ; 1.254 ns ; +; 0.669 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[106] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.913 ns ; 1.582 ns ; +; 0.669 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.284 ns ; 1.953 ns ; +; 0.669 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[117] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.967 ns ; 1.636 ns ; +; 0.669 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[5] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe25 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.583 ns ; +; 0.670 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[33] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[65] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.584 ns ; +; 0.670 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[3] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[35] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.587 ns ; +; 0.671 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[17] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[49] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.915 ns ; 1.586 ns ; +; 0.671 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[99] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.908 ns ; 1.579 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ++-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' ; ++-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; ++-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_AC ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_AC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.549 ns ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; +; 0.549 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[75] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; +; 0.549 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[99] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; +; 0.549 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[65] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; +; 0.549 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[81] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; +; 0.549 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[8] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; +; 0.549 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[9] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; +; 0.549 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; +; 0.549 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[5] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|ws_dgrp_reg[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; +; 0.550 ns ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[87] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[105] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[110] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[94] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[7] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[5] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R5 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R6 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[4] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.550 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[124] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[123] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[66] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[126] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R4 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R5 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[4] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[8] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[9] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[4] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|ws_dgrp_reg[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[7] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|ws_dgrp_reg[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr|dffe19a[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr|dffe20a[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; +; 0.552 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[102] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.552 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[86] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.552 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[118] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.552 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.552 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[67] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.552 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[83] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.552 ns ; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.552 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C5 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C6 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.552 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[6] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.552 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|parity11 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; +; 0.553 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[125] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; +; 0.553 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[92] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; +; 0.553 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[73] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; +; 0.553 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[121] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; +; 0.553 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; +; 0.553 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|MCS[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_DDR_SYNC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; +; 0.554 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[120] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.512 ns ; +; 0.554 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[6] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.512 ns ; +; 0.558 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[25] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.516 ns ; +; 0.558 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.516 ns ; +; 0.558 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.516 ns ; +; 0.558 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.516 ns ; +; 0.559 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.517 ns ; +; 0.559 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[42] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.517 ns ; +; 0.559 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.517 ns ; +; 0.559 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[56] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.517 ns ; +; 0.560 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.518 ns ; +; 0.560 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.518 ns ; +; 0.560 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[32] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.518 ns ; +; 0.560 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.518 ns ; +; 0.560 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.518 ns ; +; 0.561 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[39] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.519 ns ; +; 0.561 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[40] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.519 ns ; +; 0.562 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.520 ns ; +; 0.562 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.520 ns ; +; 0.562 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.520 ns ; +; 0.563 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[52] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.521 ns ; +; 0.563 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[57] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.521 ns ; +; 0.569 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.527 ns ; +; 0.569 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.527 ns ; +; 0.569 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.527 ns ; +; 0.570 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.528 ns ; +; 0.570 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.528 ns ; +; 0.571 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.529 ns ; +; 0.571 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.529 ns ; +; 0.571 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.529 ns ; +; 0.572 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_ADR_CNT[22] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_ADR_CNT[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.530 ns ; +; 0.573 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; +; 0.573 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; +; 0.573 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; +; 0.573 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; +; 0.573 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[84] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[84] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; +; 0.573 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[95] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[95] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; +; 0.573 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[46] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[46] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; +; 0.573 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|parity11 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; +; 0.573 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|parity11 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; +; 0.574 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.532 ns ; +; 0.582 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[70] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[70] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.540 ns ; +; 0.583 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R3 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.541 ns ; +; 0.592 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.550 ns ; +; 0.593 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a1 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.551 ns ; +; 0.595 ns ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.553 ns ; +; 0.601 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.559 ns ; +; 0.604 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.562 ns ; +; 0.605 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.563 ns ; +; 0.605 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.563 ns ; +; 0.643 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a3~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.340 ns ; 0.983 ns ; +; 0.647 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a5~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.332 ns ; 0.979 ns ; +; 0.654 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a14~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.334 ns ; 0.988 ns ; +; 0.670 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a0~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.332 ns ; 1.002 ns ; +; 0.671 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R3 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R4 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.629 ns ; +; 0.673 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a14~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.334 ns ; 1.007 ns ; +; 0.675 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[90] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.633 ns ; +; 0.676 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C2 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C3 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.634 ns ; +; 0.677 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[77] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.635 ns ; +; 0.677 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[88] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.635 ns ; +; 0.678 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[97] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; +; 0.678 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; +; 0.678 ns ; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; +; 0.679 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[85] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.637 ns ; +; 0.679 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[100] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.637 ns ; +; 0.679 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.637 ns ; +; 0.679 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[5] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.637 ns ; +; 0.680 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[93] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.638 ns ; +; 0.680 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[114] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.638 ns ; +; 0.680 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|ws_dgrp_reg[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.638 ns ; +; 0.681 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[98] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.639 ns ; +; 0.687 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.645 ns ; +; 0.687 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.645 ns ; +; 0.688 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.646 ns ; +; 0.688 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.646 ns ; +; 0.688 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.646 ns ; +; 0.688 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.646 ns ; +; 0.688 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.646 ns ; +; 0.689 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.647 ns ; +; 0.689 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.647 ns ; +; 0.689 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.647 ns ; +; 0.689 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[41] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.647 ns ; +; 0.689 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[49] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.647 ns ; +; 0.690 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; +; 0.690 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[44] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; +; 0.690 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; +; 0.690 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[33] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; +; 0.690 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[61] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; +; 0.690 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C4 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T1 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; +; 0.691 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.649 ns ; +; 0.691 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.649 ns ; +; 0.691 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[43] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.649 ns ; +; 0.691 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.649 ns ; +; 0.691 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.649 ns ; +; 0.692 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[29] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.650 ns ; +; 0.692 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.650 ns ; +; 0.692 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.650 ns ; +; 0.692 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.650 ns ; +; 0.692 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[54] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.650 ns ; +; 0.692 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[91] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 0.649 ns ; +; 0.692 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R6 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_N5 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.650 ns ; +; 0.693 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.651 ns ; +; 0.694 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a14~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.334 ns ; 1.028 ns ; +; 0.695 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[106] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 0.656 ns ; +; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; +; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; +; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[45] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; +; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[77] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[77] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; +; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; +; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[109] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 0.655 ns ; +; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; +; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; +; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; +; 0.698 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C4 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C5 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.041 ns ; 0.657 ns ; +; 0.699 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[46] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.657 ns ; +; 0.699 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[78] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[78] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.657 ns ; +; 0.700 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[28] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.658 ns ; +; 0.700 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.658 ns ; +; 0.700 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[53] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.658 ns ; +; 0.700 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[82] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.658 ns ; +; 0.700 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T7W ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T8W ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.658 ns ; +; 0.701 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; +; 0.701 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; +; 0.701 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C3 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C4 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; +; 0.701 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T1 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R2 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; +; 0.701 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T4W ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T5W ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; +; 0.703 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.661 ns ; +; 0.703 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.661 ns ; +; 0.704 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a5~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.327 ns ; 1.031 ns ; +; 0.705 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a7~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.341 ns ; 1.046 ns ; +; 0.706 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a5~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.327 ns ; 1.033 ns ; +; 0.707 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[51] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.665 ns ; +; 0.710 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.041 ns ; 0.669 ns ; +; 0.712 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[40] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[40] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 0.669 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ++-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' ; ++---------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; ++---------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; 4.336 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.507 ns ; +; 4.336 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.507 ns ; +; 4.336 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.507 ns ; +; 4.336 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.507 ns ; +; 4.336 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.507 ns ; +; 4.337 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.508 ns ; +; 4.337 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.508 ns ; +; 4.337 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.508 ns ; +; 4.338 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.509 ns ; +; 4.338 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.509 ns ; +; 4.338 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.509 ns ; +; 4.338 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.509 ns ; +; 4.338 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[26] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.509 ns ; +; 4.338 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.509 ns ; +; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; +; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; +; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[13] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; +; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; +; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; +; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; +; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; +; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; +; 4.340 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.511 ns ; +; 4.340 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.511 ns ; +; 4.340 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.511 ns ; +; 4.340 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.511 ns ; +; 4.340 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.511 ns ; +; 4.340 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.511 ns ; +; 4.465 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[28] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.636 ns ; +; 4.466 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[29] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.637 ns ; +; 4.467 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[25] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.638 ns ; +; 4.468 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.639 ns ; ++---------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' ; ++---------------+---------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; ++---------------+---------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; 1.825 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; -1.262 ns ; -1.317 ns ; 0.508 ns ; +; 1.827 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[7] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; -1.262 ns ; -1.317 ns ; 0.510 ns ; +; 1.953 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[4] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; -1.262 ns ; -1.317 ns ; 0.636 ns ; +; 1.954 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[5] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; -1.262 ns ; -1.317 ns ; 0.637 ns ; +; 2.134 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; -1.262 ns ; -1.315 ns ; 0.819 ns ; ++---------------+---------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' ; ++-----------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; ++-----------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; 3.263 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.693 ns ; 1.570 ns ; +; 3.273 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.693 ns ; 1.580 ns ; +; 3.460 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.097 ns ; 3.363 ns ; +; 3.511 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.693 ns ; 1.818 ns ; +; 3.539 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.694 ns ; 1.845 ns ; +; 3.543 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.686 ns ; 1.857 ns ; +; 3.548 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.688 ns ; 1.860 ns ; +; 3.569 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.695 ns ; 1.874 ns ; +; 3.570 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.688 ns ; 1.882 ns ; +; 3.573 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.667 ns ; 1.906 ns ; +; 3.609 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.672 ns ; 1.937 ns ; +; 3.618 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.689 ns ; 1.929 ns ; +; 3.637 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.685 ns ; 1.952 ns ; +; 3.656 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.697 ns ; 1.959 ns ; +; 3.660 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.686 ns ; 1.974 ns ; +; 3.674 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.691 ns ; 1.983 ns ; +; 3.686 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.692 ns ; 1.994 ns ; +; 3.719 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.695 ns ; 2.024 ns ; +; 3.721 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.691 ns ; 2.030 ns ; +; 3.730 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.698 ns ; 2.032 ns ; +; 3.731 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.097 ns ; 3.634 ns ; +; 3.737 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.695 ns ; 2.042 ns ; +; 3.740 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.664 ns ; 2.076 ns ; +; 3.745 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.668 ns ; 2.077 ns ; +; 3.754 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.695 ns ; 2.059 ns ; +; 3.769 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.097 ns ; 3.672 ns ; +; 3.774 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.697 ns ; 2.077 ns ; +; 3.776 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.685 ns ; 2.091 ns ; +; 3.777 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.698 ns ; 2.079 ns ; +; 3.778 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.693 ns ; 2.085 ns ; +; 3.780 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.696 ns ; 2.084 ns ; +; 3.781 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.684 ns ; 2.097 ns ; +; 3.784 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.695 ns ; 2.089 ns ; +; 3.784 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.684 ns ; 2.100 ns ; +; 3.786 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.689 ns ; 2.097 ns ; +; 3.792 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.099 ns ; 3.693 ns ; +; 3.794 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.692 ns ; 2.102 ns ; +; 3.796 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.689 ns ; 2.107 ns ; +; 3.811 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.686 ns ; 2.125 ns ; +; 3.814 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.688 ns ; 2.126 ns ; +; 3.819 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.697 ns ; 2.122 ns ; +; 3.836 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.695 ns ; 2.141 ns ; +; 3.838 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.103 ns ; 3.735 ns ; +; 3.839 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.101 ns ; 3.738 ns ; +; 3.855 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.100 ns ; 3.755 ns ; +; 3.866 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.103 ns ; 3.763 ns ; +; 3.899 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.694 ns ; 2.205 ns ; +; 3.902 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.699 ns ; 2.203 ns ; +; 3.906 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[2]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.722 ns ; 2.184 ns ; +; 3.916 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.104 ns ; 3.812 ns ; +; 3.920 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.686 ns ; 2.234 ns ; +; 3.932 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.686 ns ; 2.246 ns ; +; 3.933 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.613 ns ; 2.320 ns ; +; 3.935 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.696 ns ; 2.239 ns ; +; 3.936 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.099 ns ; 3.837 ns ; +; 3.944 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.694 ns ; 2.250 ns ; +; 3.951 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.100 ns ; 3.851 ns ; +; 3.973 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.101 ns ; 3.872 ns ; +; 3.979 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.696 ns ; 2.283 ns ; +; 3.989 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.693 ns ; 2.296 ns ; +; 4.004 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.100 ns ; 3.904 ns ; +; 4.029 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.098 ns ; 3.931 ns ; +; 4.042 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.683 ns ; 2.359 ns ; +; 4.043 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.685 ns ; 2.358 ns ; +; 4.043 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.699 ns ; 2.344 ns ; +; 4.048 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.696 ns ; 2.352 ns ; +; 4.078 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.100 ns ; 3.978 ns ; +; 4.084 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.104 ns ; 3.980 ns ; +; 4.096 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.098 ns ; 3.998 ns ; +; 4.110 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.104 ns ; 4.006 ns ; +; 4.112 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.741 ns ; 2.371 ns ; +; 4.112 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.689 ns ; 2.423 ns ; +; 4.115 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.103 ns ; 4.012 ns ; +; 4.117 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.103 ns ; 4.014 ns ; +; 4.132 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.097 ns ; 4.035 ns ; +; 4.168 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.739 ns ; 2.429 ns ; +; 4.169 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.699 ns ; 2.470 ns ; +; 4.185 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.731 ns ; 2.454 ns ; +; 4.187 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.723 ns ; 2.464 ns ; +; 4.195 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.764 ns ; 2.431 ns ; +; 4.196 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.713 ns ; 2.483 ns ; +; 4.201 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.754 ns ; 2.447 ns ; +; 4.221 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.714 ns ; 2.507 ns ; +; 4.231 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.614 ns ; 2.617 ns ; +; 4.232 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.099 ns ; 4.133 ns ; +; 4.232 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.674 ns ; 2.558 ns ; +; 4.235 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.103 ns ; 4.132 ns ; +; 4.236 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.102 ns ; 4.134 ns ; +; 4.239 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.673 ns ; 2.566 ns ; +; 4.243 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.764 ns ; 2.479 ns ; +; 4.249 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.669 ns ; 2.580 ns ; +; 4.251 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.099 ns ; 4.152 ns ; +; 4.269 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.099 ns ; 4.170 ns ; +; 4.283 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.098 ns ; 4.185 ns ; +; 4.286 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.098 ns ; 4.188 ns ; +; 4.296 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.670 ns ; 2.626 ns ; +; 4.313 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.666 ns ; 2.647 ns ; +; 4.314 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.691 ns ; 2.623 ns ; +; 4.331 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.735 ns ; 2.596 ns ; +; 4.333 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.145 ns ; 4.188 ns ; +; 4.343 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.145 ns ; 4.198 ns ; +; 4.347 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.665 ns ; 2.682 ns ; +; 4.352 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.098 ns ; 4.254 ns ; +; 4.352 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.100 ns ; 4.252 ns ; +; 4.362 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.717 ns ; 2.645 ns ; +; 4.367 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.759 ns ; 2.608 ns ; +; 4.376 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.741 ns ; 2.635 ns ; +; 4.384 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.102 ns ; 4.282 ns ; +; 4.406 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.615 ns ; 2.791 ns ; +; 4.409 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.764 ns ; 2.645 ns ; +; 4.410 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.764 ns ; 2.646 ns ; +; 4.411 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.159 ns ; 4.252 ns ; +; 4.417 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.746 ns ; 2.671 ns ; +; 4.425 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.100 ns ; 4.325 ns ; +; 4.431 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.670 ns ; 2.761 ns ; +; 4.434 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.739 ns ; 2.695 ns ; +; 4.440 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.755 ns ; 2.685 ns ; +; 4.450 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.731 ns ; 2.719 ns ; +; 4.475 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.741 ns ; 2.734 ns ; +; 4.477 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.672 ns ; 2.805 ns ; +; 4.478 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.730 ns ; 2.748 ns ; +; 4.480 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.757 ns ; 2.723 ns ; +; 4.485 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.749 ns ; 2.736 ns ; +; 4.486 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.672 ns ; 2.814 ns ; +; 4.497 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.146 ns ; 4.351 ns ; +; 4.498 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.169 ns ; 4.329 ns ; +; 4.527 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.754 ns ; 2.773 ns ; +; 4.530 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.739 ns ; 2.791 ns ; +; 4.555 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.751 ns ; 2.804 ns ; +; 4.556 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.163 ns ; 4.393 ns ; +; 4.573 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.755 ns ; 2.818 ns ; +; 4.587 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.615 ns ; 2.972 ns ; +; 4.597 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.168 ns ; 4.429 ns ; +; 4.600 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.735 ns ; 2.865 ns ; +; 4.601 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.749 ns ; 2.852 ns ; +; 4.601 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.168 ns ; 4.433 ns ; +; 4.613 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.674 ns ; 2.939 ns ; +; 4.614 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.759 ns ; 2.855 ns ; +; 4.618 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.751 ns ; 2.867 ns ; +; 4.623 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.159 ns ; 4.464 ns ; +; 4.626 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.742 ns ; 2.884 ns ; +; 4.630 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.740 ns ; 2.890 ns ; +; 4.633 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.759 ns ; 2.874 ns ; +; 4.636 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.150 ns ; 4.486 ns ; +; 4.637 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.731 ns ; 2.906 ns ; +; 4.660 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.749 ns ; 2.911 ns ; +; 4.670 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.153 ns ; 4.517 ns ; +; 4.671 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.164 ns ; 4.507 ns ; +; 4.676 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.764 ns ; 2.912 ns ; +; 4.677 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.745 ns ; 2.932 ns ; +; 4.677 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.764 ns ; 2.913 ns ; +; 4.686 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.746 ns ; 2.940 ns ; +; 4.690 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.726 ns ; 2.964 ns ; +; 4.697 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.168 ns ; 4.529 ns ; +; 4.699 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -2.840 ns ; -2.874 ns ; 1.825 ns ; +; 4.704 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.755 ns ; 2.949 ns ; +; 4.709 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.664 ns ; 3.045 ns ; +; 4.722 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.731 ns ; 2.991 ns ; +; 4.749 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.146 ns ; 4.603 ns ; +; 4.753 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.749 ns ; 3.004 ns ; +; 4.780 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.155 ns ; 4.625 ns ; +; 4.787 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.156 ns ; 4.631 ns ; +; 4.791 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.153 ns ; 4.638 ns ; +; 4.805 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.730 ns ; 3.075 ns ; +; 4.809 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.169 ns ; 4.640 ns ; +; 4.823 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.751 ns ; 3.072 ns ; +; 4.825 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.163 ns ; 4.662 ns ; +; 4.840 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.712 ns ; 3.128 ns ; +; 4.844 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.735 ns ; 3.109 ns ; +; 4.844 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.155 ns ; 4.689 ns ; +; 4.845 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.154 ns ; 4.691 ns ; +; 4.846 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.146 ns ; 4.700 ns ; +; 4.863 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.755 ns ; 3.108 ns ; +; 4.869 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.738 ns ; 3.131 ns ; +; 4.871 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.749 ns ; 3.122 ns ; +; 4.878 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.153 ns ; 4.725 ns ; +; 4.881 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.169 ns ; 4.712 ns ; +; 4.885 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.751 ns ; 3.134 ns ; +; 4.888 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.156 ns ; 4.732 ns ; +; 4.892 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.147 ns ; 4.745 ns ; +; 4.892 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.742 ns ; 3.150 ns ; +; 4.896 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.740 ns ; 3.156 ns ; +; 4.906 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.731 ns ; 3.175 ns ; +; 4.916 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -2.840 ns ; -2.866 ns ; 2.050 ns ; +; 4.916 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.151 ns ; 4.765 ns ; +; 4.924 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.749 ns ; 3.175 ns ; +; 4.942 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.745 ns ; 3.197 ns ; +; 4.979 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.160 ns ; 4.819 ns ; +; 5.007 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.754 ns ; 3.253 ns ; +; 5.009 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.759 ns ; 3.250 ns ; +; 5.013 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.726 ns ; 3.287 ns ; +; 5.029 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.164 ns ; 4.865 ns ; +; 5.047 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.739 ns ; 3.308 ns ; +; 5.088 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -2.840 ns ; -2.869 ns ; 2.219 ns ; +; 5.096 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -2.840 ns ; -2.933 ns ; 2.163 ns ; +; 5.124 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.154 ns ; 4.970 ns ; +; 5.133 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.738 ns ; 3.395 ns ; +; 5.143 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.722 ns ; 3.421 ns ; +; 5.166 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.738 ns ; 3.428 ns ; +; 5.205 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.720 ns ; 3.485 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ++-----------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' ; ++-----------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; ++-----------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; 2.664 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.216 ns ; +; 2.664 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.216 ns ; +; 2.664 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.216 ns ; +; 2.664 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.216 ns ; +; 2.679 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.447 ns ; 2.232 ns ; +; 2.684 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.447 ns ; 2.237 ns ; +; 2.686 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.238 ns ; +; 2.686 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.238 ns ; +; 2.686 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.238 ns ; +; 2.686 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.238 ns ; +; 2.714 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.264 ns ; +; 2.714 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.264 ns ; +; 2.716 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.266 ns ; +; 2.716 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.266 ns ; +; 2.716 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.266 ns ; +; 2.716 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.266 ns ; +; 2.769 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.319 ns ; +; 2.769 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.319 ns ; +; 2.790 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.449 ns ; 2.341 ns ; +; 2.790 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.449 ns ; 2.341 ns ; +; 2.790 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.449 ns ; 2.341 ns ; +; 2.794 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.451 ns ; 2.343 ns ; +; 2.794 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.451 ns ; 2.343 ns ; +; 2.794 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.451 ns ; 2.343 ns ; +; 2.794 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.451 ns ; 2.343 ns ; +; 2.948 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -1.264 ns ; -1.316 ns ; 1.632 ns ; +; 3.033 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[26] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.444 ns ; 2.589 ns ; +; 3.033 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[25] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.444 ns ; 2.589 ns ; +; 3.088 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.042 ns ; 3.046 ns ; +; 3.100 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.444 ns ; 2.656 ns ; +; 3.146 ns ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.316 ns ; 2.830 ns ; +; 6.237 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.309 ns ; 1.928 ns ; +; 6.282 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.386 ns ; 1.896 ns ; +; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; +; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; +; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; +; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; +; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; +; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; +; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; +; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; +; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; +; 6.738 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.361 ns ; 2.377 ns ; +; 6.738 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.361 ns ; 2.377 ns ; +; 6.738 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.361 ns ; 2.377 ns ; +; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; +; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; +; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; +; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; +; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; +; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; +; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; +; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; +; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; +; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; +; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; +; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; +; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; +; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; +; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; +; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; +; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; +; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; +; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; +; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; +; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; +; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; +; 6.981 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.619 ns ; +; 6.981 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.619 ns ; +; 6.981 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.619 ns ; +; 6.981 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.619 ns ; +; 6.981 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.619 ns ; +; 6.981 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.619 ns ; +; 6.987 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.363 ns ; 2.624 ns ; +; 6.987 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.363 ns ; 2.624 ns ; +; 6.987 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.363 ns ; 2.624 ns ; +; 7.023 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.363 ns ; 2.660 ns ; +; 7.023 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.363 ns ; 2.660 ns ; +; 7.023 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.363 ns ; 2.660 ns ; +; 7.036 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.373 ns ; 2.663 ns ; +; 7.036 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.373 ns ; 2.663 ns ; +; 7.036 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.373 ns ; 2.663 ns ; +; 7.036 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.373 ns ; 2.663 ns ; +; 7.036 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.373 ns ; 2.663 ns ; +; 7.036 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.373 ns ; 2.663 ns ; +; 7.036 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.373 ns ; 2.663 ns ; +; 7.043 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.681 ns ; +; 7.043 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.681 ns ; +; 7.043 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.681 ns ; +; 7.045 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.354 ns ; 2.691 ns ; +; 7.045 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.354 ns ; 2.691 ns ; +; 7.045 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.354 ns ; 2.691 ns ; +; 7.045 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.354 ns ; 2.691 ns ; +; 7.106 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.725 ns ; +; 7.106 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.725 ns ; +; 7.106 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.725 ns ; +; 7.218 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.355 ns ; 2.863 ns ; +; 7.413 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.650 ns ; 2.763 ns ; +; 7.427 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.650 ns ; 2.777 ns ; +; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; +; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; +; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; +; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; +; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; +; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; +; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; +; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; +; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; +; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; +; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; +; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; +; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; +; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; +; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; +; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; +; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; +; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; +; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; +; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; +; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; +; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; +; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; +; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; +; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; +; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; +; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; +; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; +; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; +; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; +; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; +; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; +; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; +; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; +; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; +; 7.518 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.625 ns ; 2.893 ns ; +; 7.518 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.625 ns ; 2.893 ns ; +; 7.518 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.625 ns ; 2.893 ns ; +; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; +; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; +; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; +; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; +; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; +; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; +; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; +; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; +; 7.531 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.071 ns ; +; 7.531 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.071 ns ; +; 7.531 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.071 ns ; +; 7.531 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.071 ns ; +; 7.531 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.071 ns ; +; 7.531 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.071 ns ; +; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; +; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; +; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; +; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; +; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; +; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; +; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; +; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; +; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; +; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; +; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; +; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; +; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; +; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; +; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; +; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; +; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; +; 7.571 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.622 ns ; 2.949 ns ; +; 7.571 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.622 ns ; 2.949 ns ; +; 7.571 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.622 ns ; 2.949 ns ; +; 7.571 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.622 ns ; 2.949 ns ; +; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; +; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; +; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; +; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; +; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; +; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; +; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; +; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; +; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; +; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; +; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; +; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; +; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; +; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; +; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; +; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; +; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; +; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; +; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; +; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; +; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; +; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; +; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; +; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; +; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; +; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; +; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; +; 7.686 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.470 ns ; 3.216 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ++-----------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Hold: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' ; ++-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; ++-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; +; 1.487 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[45] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe29 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.443 ns ; +; 1.492 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFHI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 1.447 ns ; 2.939 ns ; +; 1.494 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.450 ns ; +; 1.494 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe28 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.450 ns ; +; 1.497 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe30 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.453 ns ; +; 1.507 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[33] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.048 ns ; 1.459 ns ; +; 1.512 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[62] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.009 ns ; 1.503 ns ; +; 1.513 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[35] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.004 ns ; 1.517 ns ; +; 1.515 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[35] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.471 ns ; +; 1.515 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYNC_PIX2 ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.021 ns ; 1.494 ns ; +; 1.516 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[23] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.373 ns ; 1.143 ns ; +; 1.516 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.476 ns ; +; 1.517 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.478 ns ; +; 1.520 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[11] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.386 ns ; 1.134 ns ; +; 1.523 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[79] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.009 ns ; 1.514 ns ; +; 1.526 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.486 ns ; +; 1.529 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe16 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.051 ns ; 1.478 ns ; +; 1.532 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.027 ns ; 1.505 ns ; +; 1.534 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[19] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.490 ns ; +; 1.535 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe29 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.493 ns ; +; 1.536 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.328 ns ; 1.864 ns ; +; 1.539 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.037 ns ; 1.502 ns ; +; 1.539 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.372 ns ; 1.167 ns ; +; 1.539 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe8 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.045 ns ; 1.494 ns ; +; 1.540 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[93] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.011 ns ; 1.551 ns ; +; 1.541 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.045 ns ; 1.496 ns ; +; 1.542 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[27] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.500 ns ; +; 1.544 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.504 ns ; +; 1.545 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.050 ns ; 1.495 ns ; +; 1.545 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.047 ns ; 1.498 ns ; +; 1.546 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.504 ns ; +; 1.547 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.328 ns ; 1.875 ns ; +; 1.548 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[15] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.041 ns ; 1.507 ns ; +; 1.548 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.027 ns ; 1.521 ns ; +; 1.553 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe32 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.511 ns ; +; 1.556 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[18] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[50] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.517 ns ; +; 1.556 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[82] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe6 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.524 ns ; +; 1.556 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.521 ns ; +; 1.556 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.326 ns ; 1.882 ns ; +; 1.557 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[55] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[87] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.513 ns ; +; 1.557 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe16 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.030 ns ; 1.527 ns ; +; 1.560 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[48] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.009 ns ; 1.551 ns ; +; 1.564 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe22 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.524 ns ; +; 1.564 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.522 ns ; +; 1.565 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC ; altddio_out3:inst6|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFHI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 1.445 ns ; 3.010 ns ; +; 1.566 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.328 ns ; 1.894 ns ; +; 1.567 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe9 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.528 ns ; +; 1.569 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.527 ns ; +; 1.569 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.530 ns ; +; 1.569 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[125] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.011 ns ; 1.580 ns ; +; 1.570 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.526 ns ; +; 1.570 ns ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.526 ns ; +; 1.570 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.531 ns ; +; 1.570 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[36] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.009 ns ; 1.561 ns ; +; 1.570 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.531 ns ; +; 1.573 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe13 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.534 ns ; +; 1.574 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[16] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.006 ns ; 1.580 ns ; +; 1.575 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.540 ns ; +; 1.576 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.541 ns ; +; 1.576 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.534 ns ; +; 1.576 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.541 ns ; +; 1.578 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[26] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[42] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.036 ns ; 1.542 ns ; +; 1.578 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe12 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[5] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.539 ns ; +; 1.578 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.546 ns ; +; 1.578 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[88] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[88] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.359 ns ; 1.219 ns ; +; 1.578 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_AV[1][0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.050 ns ; 1.528 ns ; +; 1.579 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[38] ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.537 ns ; +; 1.579 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.544 ns ; +; 1.579 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.327 ns ; 1.906 ns ; +; 1.582 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.547 ns ; +; 1.582 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.550 ns ; +; 1.582 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.550 ns ; +; 1.583 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.548 ns ; +; 1.583 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.551 ns ; +; 1.583 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[3] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe1a[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.544 ns ; +; 1.584 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe42 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.041 ns ; 1.543 ns ; +; 1.584 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.041 ns ; 1.543 ns ; +; 1.584 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.328 ns ; 1.912 ns ; +; 1.584 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe12 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.545 ns ; +; 1.584 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[20] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[36] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.541 ns ; +; 1.585 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.550 ns ; +; 1.585 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.550 ns ; +; 1.585 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.553 ns ; +; 1.586 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.544 ns ; +; 1.586 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.554 ns ; +; 1.587 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe38 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.545 ns ; +; 1.588 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[96] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[96] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.368 ns ; 1.220 ns ; +; 1.589 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[54] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[86] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.546 ns ; +; 1.589 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|RAND[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|RAND[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.549 ns ; +; 1.592 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[43] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe25 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.047 ns ; 1.545 ns ; +; 1.593 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[117] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[21] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.551 ns ; +; 1.593 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe33 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.551 ns ; +; 1.594 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[5] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[37] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.555 ns ; +; 1.594 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[25] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.045 ns ; 1.549 ns ; +; 1.594 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[71] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[103] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.552 ns ; +; 1.595 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe39 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[18] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.556 ns ; +; 1.595 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.555 ns ; +; 1.597 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[16] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[16] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.558 ns ; +; 1.597 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[101] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[5] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.555 ns ; +; 1.598 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.558 ns ; +; 1.599 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[111] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[15] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.557 ns ; +; 1.600 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe30 ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[14] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.558 ns ; +; 1.600 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[124] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.011 ns ; 1.611 ns ; +; 1.601 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[9] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.557 ns ; +; 1.602 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[75] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[107] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.560 ns ; +; 1.602 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[8] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[8] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.370 ns ; 1.232 ns ; +; 1.603 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe20 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.561 ns ; +; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; +; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[5] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; +; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[9] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; +; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[8] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; +; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[10] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; +; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; +; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; +; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; +; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; +; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; +; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; +; 1.604 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.049 ns ; 1.555 ns ; +; 1.604 ns ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|q_b[1] ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.379 ns ; 1.225 ns ; +; 1.604 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[114] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.560 ns ; +; 1.604 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.049 ns ; 1.555 ns ; +; 1.604 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[103] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.562 ns ; +; 1.605 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[49] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[81] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.566 ns ; +; 1.605 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe42 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.038 ns ; 1.567 ns ; +; 1.605 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[119] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[23] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.563 ns ; +; 1.606 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe26 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.038 ns ; 1.568 ns ; +; 1.606 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[107] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[107] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.386 ns ; 1.220 ns ; +; 1.607 ns ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|q_b[0] ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[5] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.379 ns ; 1.228 ns ; +; 1.607 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFLO ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 1.448 ns ; 3.055 ns ; +; 1.608 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe40 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[19] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.576 ns ; +; 1.609 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[77] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe28 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.567 ns ; +; 1.609 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.567 ns ; +; 1.611 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[19] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.009 ns ; 1.602 ns ; +; 1.612 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[1] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[19] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.371 ns ; 1.241 ns ; +; 1.612 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.326 ns ; 1.938 ns ; +; 1.613 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe41 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[19] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.581 ns ; +; 1.613 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.571 ns ; +; 1.614 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[46] ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[14] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.051 ns ; 1.563 ns ; +; 1.614 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.572 ns ; +; 1.615 ns ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe29 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.050 ns ; 1.565 ns ; +; 1.616 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[28] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.011 ns ; 1.627 ns ; +; 1.617 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[30] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.009 ns ; 1.608 ns ; +; 1.617 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.575 ns ; +; 1.618 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe22 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.041 ns ; 1.577 ns ; +; 1.618 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[100] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.574 ns ; +; 1.618 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.576 ns ; +; 1.618 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[0][3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[0][4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.038 ns ; 1.580 ns ; +; 1.619 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[12] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.579 ns ; +; 1.619 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[44] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.009 ns ; 1.610 ns ; +; 1.620 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[13] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe29 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.045 ns ; 1.575 ns ; +; 1.620 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[21] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.026 ns ; 1.594 ns ; +; 1.620 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[13] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[45] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.050 ns ; 1.570 ns ; +; 1.620 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe9 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.036 ns ; 1.584 ns ; +; 1.621 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe37 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[17] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.582 ns ; +; 1.621 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe33 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.579 ns ; +; 1.621 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[8] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[40] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.578 ns ; +; 1.622 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe4 ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.580 ns ; +; 1.622 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.580 ns ; +; 1.623 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe24 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.581 ns ; +; 1.623 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[109] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.581 ns ; +; 1.623 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.036 ns ; 1.587 ns ; +; 1.623 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[0] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[16] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.580 ns ; +; 1.623 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[12] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.011 ns ; 1.634 ns ; +; 1.625 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[21] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.371 ns ; 1.254 ns ; +; 1.625 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[106] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[10] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.582 ns ; +; 1.625 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.328 ns ; 1.953 ns ; +; 1.625 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[117] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.011 ns ; 1.636 ns ; +; 1.625 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[5] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe25 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.583 ns ; +; 1.626 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[33] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[65] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.584 ns ; +; 1.626 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[3] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[35] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.587 ns ; +; 1.627 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[17] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[49] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.041 ns ; 1.586 ns ; +; 1.627 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[99] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe8 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.048 ns ; 1.579 ns ; +; 1.627 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.585 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ++-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Hold: 'CLK33M' ; ++-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+ +; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; ++-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+ +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; +; 0.298 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[45] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe29 ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.443 ns ; +; 0.303 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFHI ; CLK33M ; CLK33M ; 0.000 ns ; 2.636 ns ; 2.939 ns ; +; 0.305 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.450 ns ; +; 0.305 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe28 ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.450 ns ; +; 0.308 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe30 ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.453 ns ; +; 0.318 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[33] ; CLK33M ; CLK33M ; 0.000 ns ; 1.141 ns ; 1.459 ns ; +; 0.323 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[62] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.180 ns ; 1.503 ns ; +; 0.324 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[35] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.193 ns ; 1.517 ns ; +; 0.326 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[35] ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.471 ns ; +; 0.326 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYNC_PIX2 ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; CLK33M ; CLK33M ; 0.000 ns ; 1.168 ns ; 1.494 ns ; +; 0.327 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[23] ; CLK33M ; CLK33M ; 0.000 ns ; 0.816 ns ; 1.143 ns ; +; 0.327 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[11] ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.476 ns ; +; 0.328 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.478 ns ; +; 0.331 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[11] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; CLK33M ; CLK33M ; 0.000 ns ; 0.803 ns ; 1.134 ns ; +; 0.334 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[79] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.180 ns ; 1.514 ns ; +; 0.337 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.486 ns ; +; 0.340 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe16 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[3] ; CLK33M ; CLK33M ; 0.000 ns ; 1.138 ns ; 1.478 ns ; +; 0.343 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6 ; CLK33M ; CLK33M ; 0.000 ns ; 1.162 ns ; 1.505 ns ; +; 0.345 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[19] ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.490 ns ; +; 0.346 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe29 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.493 ns ; +; 0.347 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.517 ns ; 1.864 ns ; +; 0.350 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; CLK33M ; CLK33M ; 0.000 ns ; 1.152 ns ; 1.502 ns ; +; 0.350 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[13] ; CLK33M ; CLK33M ; 0.000 ns ; 0.817 ns ; 1.167 ns ; +; 0.350 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe8 ; CLK33M ; CLK33M ; 0.000 ns ; 1.144 ns ; 1.494 ns ; +; 0.351 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[93] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.200 ns ; 1.551 ns ; +; 0.352 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[3] ; CLK33M ; CLK33M ; 0.000 ns ; 1.144 ns ; 1.496 ns ; +; 0.353 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[27] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.500 ns ; +; 0.355 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.504 ns ; +; 0.356 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[11] ; CLK33M ; CLK33M ; 0.000 ns ; 1.139 ns ; 1.495 ns ; +; 0.356 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; CLK33M ; CLK33M ; 0.000 ns ; 1.142 ns ; 1.498 ns ; +; 0.357 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.504 ns ; +; 0.358 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.517 ns ; 1.875 ns ; +; 0.359 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[15] ; CLK33M ; CLK33M ; 0.000 ns ; 1.148 ns ; 1.507 ns ; +; 0.359 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; CLK33M ; CLK33M ; 0.000 ns ; 1.162 ns ; 1.521 ns ; +; 0.364 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe32 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.511 ns ; +; 0.367 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[18] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[50] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.517 ns ; +; 0.367 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[82] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe6 ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.524 ns ; +; 0.367 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.521 ns ; +; 0.367 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.515 ns ; 1.882 ns ; +; 0.368 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[55] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[87] ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.513 ns ; +; 0.368 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe16 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.159 ns ; 1.527 ns ; +; 0.371 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[48] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.180 ns ; 1.551 ns ; +; 0.375 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe22 ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.524 ns ; +; 0.375 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.522 ns ; +; 0.376 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC ; altddio_out3:inst6|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFHI ; CLK33M ; CLK33M ; 0.000 ns ; 2.634 ns ; 3.010 ns ; +; 0.377 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.517 ns ; 1.894 ns ; +; 0.378 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe9 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.528 ns ; +; 0.380 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.527 ns ; +; 0.380 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.530 ns ; +; 0.380 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[125] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.200 ns ; 1.580 ns ; +; 0.381 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.526 ns ; +; 0.381 ns ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.526 ns ; +; 0.381 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.531 ns ; +; 0.381 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[36] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.180 ns ; 1.561 ns ; +; 0.381 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.531 ns ; +; 0.384 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe13 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[2] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.534 ns ; +; 0.385 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[16] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.195 ns ; 1.580 ns ; +; 0.386 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.540 ns ; +; 0.387 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.541 ns ; +; 0.387 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.534 ns ; +; 0.387 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.541 ns ; +; 0.389 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[26] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[42] ; CLK33M ; CLK33M ; 0.000 ns ; 1.153 ns ; 1.542 ns ; +; 0.389 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe12 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[5] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.539 ns ; +; 0.389 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.546 ns ; +; 0.389 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[88] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[88] ; CLK33M ; CLK33M ; 0.000 ns ; 0.830 ns ; 1.219 ns ; +; 0.389 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_AV[1][0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[0] ; CLK33M ; CLK33M ; 0.000 ns ; 1.139 ns ; 1.528 ns ; +; 0.390 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[38] ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.537 ns ; +; 0.390 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.544 ns ; +; 0.390 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.516 ns ; 1.906 ns ; +; 0.393 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.547 ns ; +; 0.393 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.550 ns ; +; 0.393 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.550 ns ; +; 0.394 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.548 ns ; +; 0.394 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.551 ns ; +; 0.394 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[3] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe1a[3] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.544 ns ; +; 0.395 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe42 ; CLK33M ; CLK33M ; 0.000 ns ; 1.148 ns ; 1.543 ns ; +; 0.395 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.148 ns ; 1.543 ns ; +; 0.395 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.517 ns ; 1.912 ns ; +; 0.395 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe12 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[2] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.545 ns ; +; 0.395 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[20] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[36] ; CLK33M ; CLK33M ; 0.000 ns ; 1.146 ns ; 1.541 ns ; +; 0.396 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.550 ns ; +; 0.396 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.550 ns ; +; 0.396 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.553 ns ; +; 0.397 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.544 ns ; +; 0.397 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.554 ns ; +; 0.398 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe38 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.545 ns ; +; 0.399 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[96] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[96] ; CLK33M ; CLK33M ; 0.000 ns ; 0.821 ns ; 1.220 ns ; +; 0.400 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[54] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[86] ; CLK33M ; CLK33M ; 0.000 ns ; 1.146 ns ; 1.546 ns ; +; 0.400 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|RAND[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|RAND[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.549 ns ; +; 0.403 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[43] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe25 ; CLK33M ; CLK33M ; 0.000 ns ; 1.142 ns ; 1.545 ns ; +; 0.404 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[117] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[21] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.551 ns ; +; 0.404 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe33 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.551 ns ; +; 0.405 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[5] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[37] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.555 ns ; +; 0.405 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[25] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; CLK33M ; CLK33M ; 0.000 ns ; 1.144 ns ; 1.549 ns ; +; 0.405 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[71] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[103] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.552 ns ; +; 0.406 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe39 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[18] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.556 ns ; +; 0.406 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.555 ns ; +; 0.408 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[16] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[16] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.558 ns ; +; 0.408 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[101] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[5] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.555 ns ; +; 0.409 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.558 ns ; +; 0.410 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[111] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[15] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.557 ns ; +; 0.411 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe30 ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[14] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.558 ns ; +; 0.411 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[124] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.200 ns ; 1.611 ns ; +; 0.412 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[9] ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.557 ns ; +; 0.413 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[75] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[107] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.560 ns ; +; 0.413 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[8] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[8] ; CLK33M ; CLK33M ; 0.000 ns ; 0.819 ns ; 1.232 ns ; +; 0.414 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe20 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.561 ns ; +; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; +; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[5] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; +; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[9] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; +; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[8] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; +; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[10] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; +; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[11] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; +; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; +; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; +; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[2] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; +; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[3] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; +; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; +; 0.415 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.140 ns ; 1.555 ns ; +; 0.415 ns ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|q_b[1] ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[6] ; CLK33M ; CLK33M ; 0.000 ns ; 0.810 ns ; 1.225 ns ; +; 0.415 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[114] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.560 ns ; +; 0.415 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; CLK33M ; CLK33M ; 0.000 ns ; 1.140 ns ; 1.555 ns ; +; 0.415 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[103] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.562 ns ; +; 0.416 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[49] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[81] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.566 ns ; +; 0.416 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe42 ; CLK33M ; CLK33M ; 0.000 ns ; 1.151 ns ; 1.567 ns ; +; 0.416 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[119] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[23] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.563 ns ; +; 0.417 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe26 ; CLK33M ; CLK33M ; 0.000 ns ; 1.151 ns ; 1.568 ns ; +; 0.417 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[107] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[107] ; CLK33M ; CLK33M ; 0.000 ns ; 0.803 ns ; 1.220 ns ; +; 0.418 ns ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|q_b[0] ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[5] ; CLK33M ; CLK33M ; 0.000 ns ; 0.810 ns ; 1.228 ns ; +; 0.418 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFLO ; CLK33M ; CLK33M ; 0.000 ns ; 2.637 ns ; 3.055 ns ; +; 0.419 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe40 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[19] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.576 ns ; +; 0.420 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[77] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe28 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.567 ns ; +; 0.420 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.567 ns ; +; 0.422 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[19] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.180 ns ; 1.602 ns ; +; 0.423 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[1] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[19] ; CLK33M ; CLK33M ; 0.000 ns ; 0.818 ns ; 1.241 ns ; +; 0.423 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.515 ns ; 1.938 ns ; +; 0.424 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe41 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[19] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.581 ns ; +; 0.424 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.571 ns ; +; 0.425 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[46] ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[14] ; CLK33M ; CLK33M ; 0.000 ns ; 1.138 ns ; 1.563 ns ; +; 0.425 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.572 ns ; +; 0.426 ns ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe29 ; CLK33M ; CLK33M ; 0.000 ns ; 1.139 ns ; 1.565 ns ; +; 0.427 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[28] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.200 ns ; 1.627 ns ; +; 0.428 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[30] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.180 ns ; 1.608 ns ; +; 0.428 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.575 ns ; +; 0.429 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe22 ; CLK33M ; CLK33M ; 0.000 ns ; 1.148 ns ; 1.577 ns ; +; 0.429 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[100] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.574 ns ; +; 0.429 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.576 ns ; +; 0.429 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[0][3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[0][4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.151 ns ; 1.580 ns ; +; 0.430 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[12] ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.579 ns ; +; 0.430 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[44] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.180 ns ; 1.610 ns ; +; 0.431 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[13] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe29 ; CLK33M ; CLK33M ; 0.000 ns ; 1.144 ns ; 1.575 ns ; +; 0.431 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[21] ; CLK33M ; CLK33M ; 0.000 ns ; 1.163 ns ; 1.594 ns ; +; 0.431 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[13] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[45] ; CLK33M ; CLK33M ; 0.000 ns ; 1.139 ns ; 1.570 ns ; +; 0.431 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe9 ; CLK33M ; CLK33M ; 0.000 ns ; 1.153 ns ; 1.584 ns ; +; 0.432 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe37 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[17] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.582 ns ; +; 0.432 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe33 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.579 ns ; +; 0.432 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[8] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[40] ; CLK33M ; CLK33M ; 0.000 ns ; 1.146 ns ; 1.578 ns ; +; 0.433 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe4 ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.580 ns ; +; 0.433 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.580 ns ; +; 0.434 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe24 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[11] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.581 ns ; +; 0.434 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[109] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[13] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.581 ns ; +; 0.434 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.153 ns ; 1.587 ns ; +; 0.434 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[0] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[16] ; CLK33M ; CLK33M ; 0.000 ns ; 1.146 ns ; 1.580 ns ; +; 0.434 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[12] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.200 ns ; 1.634 ns ; +; 0.436 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[21] ; CLK33M ; CLK33M ; 0.000 ns ; 0.818 ns ; 1.254 ns ; +; 0.436 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[106] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[10] ; CLK33M ; CLK33M ; 0.000 ns ; 1.146 ns ; 1.582 ns ; +; 0.436 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.517 ns ; 1.953 ns ; +; 0.436 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[117] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.200 ns ; 1.636 ns ; +; 0.436 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[5] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe25 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.583 ns ; +; 0.437 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[33] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[65] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.584 ns ; +; 0.437 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[3] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[35] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.587 ns ; +; 0.438 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[17] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[49] ; CLK33M ; CLK33M ; 0.000 ns ; 1.148 ns ; 1.586 ns ; +; 0.438 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[99] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe8 ; CLK33M ; CLK33M ; 0.000 ns ; 1.141 ns ; 1.579 ns ; +; 0.438 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.585 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ++-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Hold: 'MAIN_CLK' ; ++-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+ +; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; ++-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+ +; -3.786 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.716 ns ; 1.930 ns ; +; -3.611 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.756 ns ; 2.145 ns ; +; -3.448 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[2][0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.709 ns ; 2.261 ns ; +; -3.293 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|RAND[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.327 ns ; 1.034 ns ; +; -3.012 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.706 ns ; 2.694 ns ; +; -2.912 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.706 ns ; 2.794 ns ; +; -2.048 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[6] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.740 ns ; 1.692 ns ; +; -1.996 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[19] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe41 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.143 ns ; 1.147 ns ; +; -1.985 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[2] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.356 ns ; 1.371 ns ; +; -1.961 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[15] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[2][0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.104 ns ; 1.143 ns ; +; -1.958 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[23] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.142 ns ; 1.184 ns ; +; -1.934 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.356 ns ; 1.422 ns ; +; -1.923 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[3] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.356 ns ; 1.433 ns ; +; -1.867 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[21] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe45 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.143 ns ; 1.276 ns ; +; -1.842 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[4] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.356 ns ; 1.514 ns ; +; -1.835 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[11] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe25 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.390 ns ; 1.555 ns ; +; -1.795 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[13] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe29 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.392 ns ; 1.597 ns ; +; -1.749 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[10] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.390 ns ; 1.641 ns ; +; -1.745 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[12] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe27 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.392 ns ; 1.647 ns ; +; -1.641 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.348 ns ; 1.707 ns ; +; -1.595 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.204 ns ; 1.609 ns ; +; -1.569 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[22] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe47 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.142 ns ; 1.573 ns ; +; -1.508 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[15] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.111 ns ; 1.603 ns ; +; -1.350 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[14] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe31 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.398 ns ; 2.048 ns ; +; -1.326 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.623 ns ; 2.297 ns ; +; -1.242 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[20] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe43 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.145 ns ; 1.903 ns ; +; -1.234 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DOP_ZEI ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.973 ns ; 0.739 ns ; +; -1.159 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[5] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe13 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.081 ns ; 1.922 ns ; +; -1.152 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[16] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe35 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.141 ns ; 1.989 ns ; +; -1.113 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[7] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.740 ns ; 2.627 ns ; +; -1.095 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[17] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe37 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.141 ns ; 2.046 ns ; +; -1.072 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[8] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe19 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.362 ns ; 2.290 ns ; +; -1.055 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[18] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe39 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.141 ns ; 2.086 ns ; +; -1.001 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DOP_ZEI ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.966 ns ; 0.965 ns ; +; -0.993 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.303 ns ; 1.310 ns ; +; -0.961 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[6] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.081 ns ; 2.120 ns ; +; -0.918 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[15] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe33 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.364 ns ; 2.446 ns ; +; -0.893 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.350 ns ; 1.457 ns ; +; -0.849 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.563 ns ; 1.714 ns ; +; -0.825 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[7] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe17 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.091 ns ; 2.266 ns ; +; -0.819 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe5 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.080 ns ; 2.261 ns ; +; -0.770 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe3 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.080 ns ; 2.310 ns ; +; -0.743 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[7] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.179 ns ; 1.436 ns ; +; -0.742 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[6] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.179 ns ; 1.437 ns ; +; -0.692 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe9 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.089 ns ; 2.397 ns ; +; -0.675 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ZL ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.521 ns ; 2.846 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; +; -0.668 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.643 ns ; 2.975 ns ; +; -0.658 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.563 ns ; 1.905 ns ; +; -0.655 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.563 ns ; 1.908 ns ; +; -0.591 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe11 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.081 ns ; 2.490 ns ; +; -0.569 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.300 ns ; 1.731 ns ; +; -0.553 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.296 ns ; 1.743 ns ; +; -0.530 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[4] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.563 ns ; 2.033 ns ; +; -0.447 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.350 ns ; 1.903 ns ; +; -0.441 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.090 ns ; 1.649 ns ; +; -0.422 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[4] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.300 ns ; 1.878 ns ; +; -0.420 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.300 ns ; 1.880 ns ; +; -0.407 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[2] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe7 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.091 ns ; 2.684 ns ; +; -0.353 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[4] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.563 ns ; 2.210 ns ; +; -0.320 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[3] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.300 ns ; 1.980 ns ; +; -0.319 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[2] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.300 ns ; 1.981 ns ; +; -0.198 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.526 ns ; 3.328 ns ; +; -0.184 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ZL ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.709 ns ; 5.525 ns ; +; -0.155 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.216 ns ; 3.061 ns ; +; -0.143 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[3] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.133 ns ; 3.990 ns ; +; -0.133 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.718 ns ; 5.585 ns ; +; -0.126 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[2] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.133 ns ; 4.007 ns ; +; -0.126 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.685 ns ; 5.559 ns ; +; -0.125 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[2] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.129 ns ; 4.004 ns ; +; -0.116 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[0] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.133 ns ; 4.017 ns ; +; -0.097 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_START ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.690 ns ; 5.593 ns ; +; -0.097 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.411 ns ; 3.314 ns ; +; -0.092 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[3] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.129 ns ; 4.037 ns ; +; -0.070 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[11] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.885 ns ; 3.815 ns ; +; -0.067 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.214 ns ; 3.147 ns ; +; -0.065 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[11] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.849 ns ; 3.784 ns ; +; -0.060 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.917 ns ; 3.857 ns ; +; -0.059 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[9] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe21 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.363 ns ; 3.304 ns ; +; -0.046 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.311 ns ; 4.265 ns ; +; -0.025 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.690 ns ; 5.665 ns ; +; -0.022 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.411 ns ; 3.389 ns ; +; -0.006 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.036 ns ; 2.030 ns ; +; 0.007 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DOP_ZEI ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.760 ns ; 3.767 ns ; +; 0.026 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.689 ns ; 5.715 ns ; +; 0.067 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.526 ns ; 3.593 ns ; +; 0.072 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.526 ns ; 3.598 ns ; +; 0.091 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_START ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.637 ns ; 3.728 ns ; +; 0.093 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.885 ns ; 3.978 ns ; +; 0.093 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 0.961 ns ; 1.054 ns ; +; 0.097 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.036 ns ; 2.133 ns ; +; 0.104 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.718 ns ; 5.822 ns ; +; 0.118 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[11] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.643 ns ; 3.761 ns ; +; 0.119 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[3] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.303 ns ; 2.422 ns ; +; 0.119 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[2] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.303 ns ; 2.422 ns ; +; 0.121 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.598 ns ; 4.719 ns ; +; 0.123 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.849 ns ; 3.972 ns ; +; 0.132 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.083 ns ; 2.215 ns ; +; 0.150 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.815 ns ; 3.965 ns ; +; 0.151 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[0] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.129 ns ; 4.280 ns ; +; 0.158 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.228 ns ; 1.386 ns ; +; 0.167 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[4] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.303 ns ; 2.470 ns ; +; 0.168 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.817 ns ; 3.985 ns ; +; 0.177 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.357 ns ; 2.534 ns ; +; 0.181 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.689 ns ; 5.870 ns ; +; 0.184 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 6.017 ns ; 6.201 ns ; +; 0.186 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[11] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.615 ns ; 3.801 ns ; +; 0.188 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.849 ns ; 4.037 ns ; +; 0.191 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[3] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.132 ns ; 4.323 ns ; +; 0.192 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[0] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.132 ns ; 4.324 ns ; +; 0.195 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.498 ns ; 3.693 ns ; +; 0.216 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.685 ns ; 3.901 ns ; +; 0.226 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.598 ns ; 4.824 ns ; +; 0.231 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[2] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.707 ns ; 5.938 ns ; +; 0.235 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 6.013 ns ; 6.248 ns ; +; 0.243 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.459 ns ; 3.702 ns ; +; 0.261 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[7] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.916 ns ; 2.177 ns ; +; 0.262 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[6] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.916 ns ; 2.178 ns ; +; 0.265 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[2] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.132 ns ; 4.397 ns ; +; 0.266 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_ZL ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.707 ns ; 5.973 ns ; +; 0.291 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.917 ns ; 4.208 ns ; +; 0.311 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.411 ns ; 3.722 ns ; +; 0.313 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[45] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe29 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.130 ns ; 1.443 ns ; +; 0.314 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[1] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.133 ns ; 4.447 ns ; +; 0.315 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.498 ns ; 3.813 ns ; +; 0.315 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.033 ns ; 2.348 ns ; +; 0.318 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFHI ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.621 ns ; 2.939 ns ; +; 0.320 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.130 ns ; 1.450 ns ; +; 0.320 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe28 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.130 ns ; 1.450 ns ; +; 0.323 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe30 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.130 ns ; 1.453 ns ; +; 0.324 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.768 ns ; 6.092 ns ; +; 0.333 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[33] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.126 ns ; 1.459 ns ; +; 0.338 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[62] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.165 ns ; 1.503 ns ; +; 0.339 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[35] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~porta_datain_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.178 ns ; 1.517 ns ; +; 0.341 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[35] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.130 ns ; 1.471 ns ; +; 0.341 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYNC_PIX2 ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.153 ns ; 1.494 ns ; +; 0.342 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 0.801 ns ; 1.143 ns ; +; 0.342 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[11] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.134 ns ; 1.476 ns ; +; 0.343 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.135 ns ; 1.478 ns ; +; 0.344 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_START ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.637 ns ; 3.981 ns ; +; 0.346 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[11] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 0.788 ns ; 1.134 ns ; +; 0.347 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.643 ns ; 3.990 ns ; +; 0.349 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[79] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.165 ns ; 1.514 ns ; +; 0.350 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.303 ns ; 2.653 ns ; +; 0.352 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.134 ns ; 1.486 ns ; +; 0.354 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 6.067 ns ; 6.421 ns ; +; 0.355 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe16 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[3] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.123 ns ; 1.478 ns ; +; 0.355 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.498 ns ; 3.853 ns ; +; 0.358 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.147 ns ; 1.505 ns ; +; 0.360 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[19] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.130 ns ; 1.490 ns ; +; 0.360 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.411 ns ; 3.771 ns ; +; 0.361 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe29 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[6] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 1.493 ns ; +; 0.362 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.502 ns ; 1.864 ns ; +; 0.365 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.137 ns ; 1.502 ns ; +; 0.365 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 0.802 ns ; 1.167 ns ; +; 0.365 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe8 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.129 ns ; 1.494 ns ; +; 0.366 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[93] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.185 ns ; 1.551 ns ; +; 0.366 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.747 ns ; 6.113 ns ; +; 0.367 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[3] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.129 ns ; 1.496 ns ; +; 0.367 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 0.868 ns ; 1.235 ns ; +; 0.367 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.746 ns ; 6.113 ns ; +; 0.368 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[27] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 1.500 ns ; +; 0.368 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_START ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.264 ns ; 4.632 ns ; +; 0.370 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.134 ns ; 1.504 ns ; +; 0.371 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[11] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.124 ns ; 1.495 ns ; +; 0.371 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.127 ns ; 1.498 ns ; +; 0.372 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 1.504 ns ; +; 0.373 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.502 ns ; 1.875 ns ; +; 0.374 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[15] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.133 ns ; 1.507 ns ; +; 0.374 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_START ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.706 ns ; 6.080 ns ; +; 0.374 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.147 ns ; 1.521 ns ; +; 0.376 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.690 ns ; 6.066 ns ; +; 0.379 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe32 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 1.511 ns ; +; 0.381 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.460 ns ; 3.841 ns ; +; 0.382 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[18] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[50] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.135 ns ; 1.517 ns ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ++-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; tsu ; ++-----------------------------------------+-----------------------------------------------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+ +; Slack ; Required tsu ; Actual tsu ; From ; To ; To Clock ; ++-----------------------------------------+-----------------------------------------------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+ +; -4.528 ns ; 1.000 ns ; 5.528 ns ; MAIN_CLK ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state ; MAIN_CLK ; +; -4.169 ns ; 1.000 ns ; 5.169 ns ; VD[19] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[19] ; MAIN_CLK ; +; -4.134 ns ; 1.000 ns ; 5.134 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; +; -4.083 ns ; 1.000 ns ; 5.083 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; +; -4.051 ns ; 1.000 ns ; 5.051 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; +; -4.051 ns ; 1.000 ns ; 5.051 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; +; -4.051 ns ; 1.000 ns ; 5.051 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; +; -4.051 ns ; 1.000 ns ; 5.051 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; +; -4.051 ns ; 1.000 ns ; 5.051 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; +; -4.047 ns ; 1.000 ns ; 5.047 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; +; -4.047 ns ; 1.000 ns ; 5.047 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; +; -4.047 ns ; 1.000 ns ; 5.047 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; +; -4.047 ns ; 1.000 ns ; 5.047 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; +; -4.047 ns ; 1.000 ns ; 5.047 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; +; -4.047 ns ; 1.000 ns ; 5.047 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; +; -4.022 ns ; 1.000 ns ; 5.022 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; +; -4.022 ns ; 1.000 ns ; 5.022 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; +; -4.022 ns ; 1.000 ns ; 5.022 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; +; -3.961 ns ; 1.000 ns ; 4.961 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; +; -3.961 ns ; 1.000 ns ; 4.961 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; +; -3.961 ns ; 1.000 ns ; 4.961 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; +; -3.961 ns ; 1.000 ns ; 4.961 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; +; -3.956 ns ; 1.000 ns ; 4.956 ns ; VD[27] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[27] ; MAIN_CLK ; +; -3.930 ns ; 1.000 ns ; 4.930 ns ; nINDEX ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO ; CLK33M ; +; -3.930 ns ; 1.000 ns ; 4.930 ns ; VD[31] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[31] ; MAIN_CLK ; +; -3.927 ns ; 1.000 ns ; 4.927 ns ; VD[1] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[1] ; MAIN_CLK ; +; -3.927 ns ; 1.000 ns ; 4.927 ns ; VD[9] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[9] ; MAIN_CLK ; +; -3.913 ns ; 1.000 ns ; 4.913 ns ; VD[2] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[2] ; MAIN_CLK ; +; -3.912 ns ; 1.000 ns ; 4.912 ns ; VD[12] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[12] ; MAIN_CLK ; +; -3.907 ns ; 1.000 ns ; 4.907 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; +; -3.907 ns ; 1.000 ns ; 4.907 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; +; -3.907 ns ; 1.000 ns ; 4.907 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; +; -3.907 ns ; 1.000 ns ; 4.907 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; +; -3.903 ns ; 1.000 ns ; 4.903 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; +; -3.903 ns ; 1.000 ns ; 4.903 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; +; -3.903 ns ; 1.000 ns ; 4.903 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; +; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; +; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; +; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; +; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; +; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; +; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; +; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; +; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; +; -3.885 ns ; 1.000 ns ; 4.885 ns ; VD[20] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[20] ; MAIN_CLK ; +; -3.883 ns ; 1.000 ns ; 4.883 ns ; VD[25] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[25] ; MAIN_CLK ; +; -3.869 ns ; 1.000 ns ; 4.869 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; +; -3.869 ns ; 1.000 ns ; 4.869 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; +; -3.869 ns ; 1.000 ns ; 4.869 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; +; -3.869 ns ; 1.000 ns ; 4.869 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; +; -3.869 ns ; 1.000 ns ; 4.869 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; +; -3.869 ns ; 1.000 ns ; 4.869 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; +; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; +; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; +; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; +; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; +; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; +; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; +; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; +; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; +; -3.859 ns ; 1.000 ns ; 4.859 ns ; VD[28] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[28] ; MAIN_CLK ; +; -3.855 ns ; 1.000 ns ; 4.855 ns ; VD[22] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[22] ; MAIN_CLK ; +; -3.851 ns ; 1.000 ns ; 4.851 ns ; VD[17] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[17] ; MAIN_CLK ; +; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; +; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; +; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; +; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; +; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; +; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; +; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; +; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; +; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; +; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; +; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; +; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; +; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; +; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; +; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; +; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; +; -3.827 ns ; 1.000 ns ; 4.827 ns ; VD[11] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[11] ; MAIN_CLK ; +; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; +; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; +; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; +; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; +; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; +; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; +; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; +; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; +; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; +; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; +; -3.804 ns ; 1.000 ns ; 4.804 ns ; VD[0] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[0] ; MAIN_CLK ; +; -3.801 ns ; 1.000 ns ; 4.801 ns ; VD[10] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[10] ; MAIN_CLK ; +; -3.796 ns ; 1.000 ns ; 4.796 ns ; MAIN_CLK ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_post_state ; MAIN_CLK ; +; -3.794 ns ; 1.000 ns ; 4.794 ns ; MAIN_CLK ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|areset_init_state_1 ; MAIN_CLK ; +; -3.794 ns ; 1.000 ns ; 4.794 ns ; MAIN_CLK ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_wait_state ; MAIN_CLK ; +; -3.783 ns ; 1.000 ns ; 4.783 ns ; VD[14] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[14] ; MAIN_CLK ; +; -3.768 ns ; 1.000 ns ; 4.768 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; +; -3.768 ns ; 1.000 ns ; 4.768 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; +; -3.768 ns ; 1.000 ns ; 4.768 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; +; -3.765 ns ; 1.000 ns ; 4.765 ns ; nFB_WR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO ; CLK33M ; +; -3.761 ns ; 1.000 ns ; 4.761 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; +; -3.761 ns ; 1.000 ns ; 4.761 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; +; -3.761 ns ; 1.000 ns ; 4.761 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; +; -3.761 ns ; 1.000 ns ; 4.761 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; +; -3.761 ns ; 1.000 ns ; 4.761 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; +; -3.761 ns ; 1.000 ns ; 4.761 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; +; -3.761 ns ; 1.000 ns ; 4.761 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; +; -3.752 ns ; 1.000 ns ; 4.752 ns ; VD[6] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[6] ; MAIN_CLK ; +; -3.748 ns ; 1.000 ns ; 4.748 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; +; -3.748 ns ; 1.000 ns ; 4.748 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; +; -3.748 ns ; 1.000 ns ; 4.748 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; +; -3.744 ns ; 1.000 ns ; 4.744 ns ; VD[21] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[21] ; MAIN_CLK ; +; -3.742 ns ; 1.000 ns ; 4.742 ns ; FB_SIZE0 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; +; -3.740 ns ; 1.000 ns ; 4.740 ns ; FB_SIZE0 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; +; -3.740 ns ; 1.000 ns ; 4.740 ns ; VD[16] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[16] ; MAIN_CLK ; +; -3.739 ns ; 1.000 ns ; 4.739 ns ; VD[29] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[29] ; MAIN_CLK ; +; -3.735 ns ; 1.000 ns ; 4.735 ns ; VD[15] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[15] ; MAIN_CLK ; +; -3.708 ns ; 1.000 ns ; 4.708 ns ; VD[26] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[26] ; MAIN_CLK ; +; -3.707 ns ; 1.000 ns ; 4.707 ns ; VD[13] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[13] ; MAIN_CLK ; +; -3.706 ns ; 1.000 ns ; 4.706 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; +; -3.706 ns ; 1.000 ns ; 4.706 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; +; -3.706 ns ; 1.000 ns ; 4.706 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; +; -3.706 ns ; 1.000 ns ; 4.706 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; +; -3.706 ns ; 1.000 ns ; 4.706 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; +; -3.706 ns ; 1.000 ns ; 4.706 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; +; -3.703 ns ; 1.000 ns ; 4.703 ns ; VD[3] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[3] ; MAIN_CLK ; +; -3.699 ns ; 1.000 ns ; 4.699 ns ; VD[30] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[30] ; MAIN_CLK ; +; -3.694 ns ; 1.000 ns ; 4.694 ns ; VD[24] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[24] ; MAIN_CLK ; +; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; +; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; +; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; +; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; +; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; +; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; +; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; +; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; +; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; +; -3.684 ns ; 1.000 ns ; 4.684 ns ; FB_SIZE1 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; +; -3.684 ns ; 1.000 ns ; 4.684 ns ; FB_SIZE1 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; +; -3.680 ns ; 1.000 ns ; 4.680 ns ; FB_AD[30] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; +; -3.654 ns ; 1.000 ns ; 4.654 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; +; -3.654 ns ; 1.000 ns ; 4.654 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; +; -3.654 ns ; 1.000 ns ; 4.654 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; +; -3.634 ns ; 1.000 ns ; 4.634 ns ; FB_AD[31] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; +; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; +; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; +; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; +; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; +; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; +; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; +; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; +; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; +; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; +; -3.471 ns ; 1.000 ns ; 4.471 ns ; VD[4] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[4] ; MAIN_CLK ; +; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; +; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; +; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; +; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; +; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; +; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; +; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; +; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; +; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; +; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; +; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; +; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; +; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; +; -3.386 ns ; 1.000 ns ; 4.386 ns ; FB_AD[5] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[5] ; MAIN_CLK ; +; -3.339 ns ; 1.000 ns ; 4.339 ns ; FB_SIZE0 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; MAIN_CLK ; +; -3.334 ns ; 1.000 ns ; 4.334 ns ; nFB_WR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.IDLE ; CLK33M ; +; -3.324 ns ; 1.000 ns ; 4.324 ns ; nFB_WR ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; +; -3.290 ns ; 1.000 ns ; 4.290 ns ; nFB_WR ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; +; -3.272 ns ; 1.000 ns ; 4.272 ns ; FB_AD[12] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; +; -3.248 ns ; 1.000 ns ; 4.248 ns ; nFB_WR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; CLK33M ; +; -3.245 ns ; 1.000 ns ; 4.245 ns ; FB_AD[7] ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; +; -3.236 ns ; 1.000 ns ; 4.236 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; +; -3.226 ns ; 1.000 ns ; 4.226 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; +; -3.226 ns ; 1.000 ns ; 4.226 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; +; -3.218 ns ; 1.000 ns ; 4.218 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; +; -3.214 ns ; 1.000 ns ; 4.214 ns ; FB_AD[1] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; +; -3.214 ns ; 1.000 ns ; 4.214 ns ; FB_AD[7] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; +; -3.211 ns ; 1.000 ns ; 4.211 ns ; FB_SIZE0 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_AC ; MAIN_CLK ; +; -3.208 ns ; 1.000 ns ; 4.208 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; +; -3.206 ns ; 1.000 ns ; 4.206 ns ; FB_AD[4] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; +; -3.203 ns ; 1.000 ns ; 4.203 ns ; FB_AD[1] ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; +; -3.199 ns ; 1.000 ns ; 4.199 ns ; FB_AD[31] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; MAIN_CLK ; +; -3.197 ns ; 1.000 ns ; 4.197 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; +; -3.194 ns ; 1.000 ns ; 4.194 ns ; FB_AD[4] ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; +; -3.193 ns ; 1.000 ns ; 4.193 ns ; FB_AD[15] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; +; -3.190 ns ; 1.000 ns ; 4.190 ns ; FB_AD[10] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; +; -3.187 ns ; 1.000 ns ; 4.187 ns ; FB_AD[15] ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; +; -3.182 ns ; 1.000 ns ; 4.182 ns ; HD_DD ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\FREQUENCY_DECODER:FREQ_AMOUNT[1] ; CLK33M ; +; -3.181 ns ; 1.000 ns ; 4.181 ns ; FB_AD[5] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; +; -3.174 ns ; 1.000 ns ; 4.174 ns ; FB_AD[12] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; +; -3.173 ns ; 1.000 ns ; 4.173 ns ; FB_SIZE1 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; MAIN_CLK ; +; -3.172 ns ; 1.000 ns ; 4.172 ns ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; +; -3.171 ns ; 1.000 ns ; 4.171 ns ; FB_AD[5] ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; +; -3.167 ns ; 1.000 ns ; 4.167 ns ; FB_AD[6] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; +; -3.162 ns ; 1.000 ns ; 4.162 ns ; FB_AD[1] ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; +; -3.160 ns ; 1.000 ns ; 4.160 ns ; nFB_WR ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; MAIN_CLK ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ++-----------------------------------------+-----------------------------------------------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; tco ; ++-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+ +; Slack ; Required tco ; Actual tco ; From ; To ; From Clock ; ++-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+ +; -14.840 ns ; 1.000 ns ; 15.840 ns ; interrupt_handler:nobody|INT_LATCH[8] ; nIRQ[5] ; MAIN_CLK ; +; -14.829 ns ; 1.000 ns ; 15.829 ns ; interrupt_handler:nobody|INT_LATCH[9] ; nIRQ[5] ; MAIN_CLK ; +; -13.764 ns ; 1.000 ns ; 14.764 ns ; interrupt_handler:nobody|INT_LATCH[8] ; FB_AD[8] ; MAIN_CLK ; +; -13.654 ns ; 1.000 ns ; 14.654 ns ; interrupt_handler:nobody|INT_LATCH[9] ; FB_AD[9] ; MAIN_CLK ; +; -13.587 ns ; 1.000 ns ; 14.587 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[2] ; FB_AD[18] ; MAIN_CLK ; +; -13.587 ns ; 1.000 ns ; 14.587 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[2] ; FB_AD[18] ; MAIN_CLK ; +; -13.587 ns ; 1.000 ns ; 14.587 ns ; interrupt_handler:nobody|INT_LATCH[8] ; FB_AD[29] ; MAIN_CLK ; +; -13.575 ns ; 1.000 ns ; 14.575 ns ; interrupt_handler:nobody|INT_LATCH[9] ; FB_AD[29] ; MAIN_CLK ; +; -13.493 ns ; 1.000 ns ; 14.493 ns ; interrupt_handler:nobody|RTC_ADR[0] ; FB_AD[18] ; MAIN_CLK ; +; -13.477 ns ; 1.000 ns ; 14.477 ns ; interrupt_handler:nobody|RTC_ADR[1] ; FB_AD[18] ; MAIN_CLK ; +; -13.457 ns ; 1.000 ns ; 14.457 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[18] ; FB_AD[18] ; MAIN_CLK ; +; -13.418 ns ; 1.000 ns ; 14.418 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[2] ; FB_AD[18] ; MAIN_CLK ; +; -13.386 ns ; 1.000 ns ; 14.386 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[7] ; FB_AD[7] ; MAIN_CLK ; +; -13.358 ns ; 1.000 ns ; 14.358 ns ; interrupt_handler:nobody|RTC_ADR[3] ; FB_AD[18] ; MAIN_CLK ; +; -13.358 ns ; 1.000 ns ; 14.358 ns ; interrupt_handler:nobody|RTC_ADR[4] ; FB_AD[18] ; MAIN_CLK ; +; -13.309 ns ; 1.000 ns ; 14.309 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; FB_AD[27] ; MAIN_CLK ; +; -13.294 ns ; 1.000 ns ; 14.294 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[11] ; FB_AD[27] ; MAIN_CLK ; +; -13.259 ns ; 1.000 ns ; 14.259 ns ; interrupt_handler:nobody|RTC_ADR[2] ; FB_AD[18] ; MAIN_CLK ; +; -13.250 ns ; 1.000 ns ; 14.250 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[2] ; FB_AD[18] ; MAIN_CLK ; +; -13.227 ns ; 1.000 ns ; 14.227 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[2] ; FB_AD[18] ; MAIN_CLK ; +; -13.207 ns ; 1.000 ns ; 14.207 ns ; interrupt_handler:nobody|RTC_ADR[5] ; FB_AD[18] ; MAIN_CLK ; +; -13.171 ns ; 1.000 ns ; 14.171 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[2] ; FB_AD[18] ; MAIN_CLK ; +; -13.170 ns ; 1.000 ns ; 14.170 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[11] ; FB_AD[27] ; MAIN_CLK ; +; -13.157 ns ; 1.000 ns ; 14.157 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[2] ; FB_AD[18] ; MAIN_CLK ; +; -13.028 ns ; 1.000 ns ; 14.028 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; FB_AD[27] ; MAIN_CLK ; +; -13.015 ns ; 1.000 ns ; 14.015 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[2] ; FB_AD[27] ; MAIN_CLK ; +; -12.999 ns ; 1.000 ns ; 13.999 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_B[2] ; FB_AD[18] ; MAIN_CLK ; +; -12.921 ns ; 1.000 ns ; 13.921 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[2] ; FB_AD[18] ; MAIN_CLK ; +; -12.886 ns ; 1.000 ns ; 13.886 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[11] ; FB_AD[27] ; MAIN_CLK ; +; -12.876 ns ; 1.000 ns ; 13.876 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[11] ; FB_AD[27] ; MAIN_CLK ; +; -12.861 ns ; 1.000 ns ; 13.861 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[1] ; FB_AD[27] ; MAIN_CLK ; +; -12.846 ns ; 1.000 ns ; 13.846 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; FB_AD[27] ; MAIN_CLK ; +; -12.836 ns ; 1.000 ns ; 13.836 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[18] ; FB_AD[18] ; MAIN_CLK ; +; -12.823 ns ; 1.000 ns ; 13.823 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_D[2] ; FB_AD[18] ; MAIN_CLK ; +; -12.817 ns ; 1.000 ns ; 13.817 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[0] ; FB_AD[27] ; MAIN_CLK ; +; -12.784 ns ; 1.000 ns ; 13.784 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; FB_AD[27] ; MAIN_CLK ; +; -12.732 ns ; 1.000 ns ; 13.732 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_D[5] ; FB_AD[7] ; MAIN_CLK ; +; -12.620 ns ; 1.000 ns ; 13.620 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[11] ; FB_AD[27] ; MAIN_CLK ; +; -12.567 ns ; 1.000 ns ; 13.567 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[3] ; FB_AD[27] ; MAIN_CLK ; +; -12.434 ns ; 1.000 ns ; 13.434 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[7] ; FB_AD[7] ; MAIN_CLK ; +; -12.425 ns ; 1.000 ns ; 13.425 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; FB_AD[7] ; MAIN_CLK ; +; -12.404 ns ; 1.000 ns ; 13.404 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; FB_AD[8] ; MAIN_CLK ; +; -12.403 ns ; 1.000 ns ; 13.403 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[7] ; FB_AD[7] ; MAIN_CLK ; +; -12.361 ns ; 1.000 ns ; 13.361 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[7] ; FB_AD[23] ; MAIN_CLK ; +; -12.361 ns ; 1.000 ns ; 13.361 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[11] ; FB_AD[27] ; MAIN_CLK ; +; -12.302 ns ; 1.000 ns ; 13.302 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[4] ; FB_AD[7] ; MAIN_CLK ; +; -12.301 ns ; 1.000 ns ; 13.301 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[27] ; FB_AD[27] ; MAIN_CLK ; +; -12.300 ns ; 1.000 ns ; 13.300 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_A[2] ; FB_AD[18] ; MAIN_CLK ; +; -12.286 ns ; 1.000 ns ; 13.286 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[18] ; FB_AD[18] ; MAIN_CLK ; +; -12.285 ns ; 1.000 ns ; 13.285 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[2] ; FB_AD[18] ; MAIN_CLK ; +; -12.283 ns ; 1.000 ns ; 13.283 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; FB_AD[7] ; CLK33M ; +; -12.260 ns ; 1.000 ns ; 13.260 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[7] ; FB_AD[7] ; MAIN_CLK ; +; -12.241 ns ; 1.000 ns ; 13.241 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_A[5] ; FB_AD[7] ; MAIN_CLK ; +; -12.219 ns ; 1.000 ns ; 13.219 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[2] ; FB_AD[18] ; MAIN_CLK ; +; -12.211 ns ; 1.000 ns ; 13.211 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[2] ; FB_AD[18] ; MAIN_CLK ; +; -12.205 ns ; 1.000 ns ; 13.205 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; FB_AD[27] ; MAIN_CLK ; +; -12.200 ns ; 1.000 ns ; 13.200 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[7] ; FB_AD[7] ; MAIN_CLK ; +; -12.186 ns ; 1.000 ns ; 13.186 ns ; interrupt_handler:nobody|WERTE[2][0] ; FB_AD[18] ; MAIN_CLK ; +; -12.182 ns ; 1.000 ns ; 13.182 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[22] ; FB_AD[22] ; MAIN_CLK ; +; -12.177 ns ; 1.000 ns ; 13.177 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; FB_AD[18] ; MAIN_CLK ; +; -12.175 ns ; 1.000 ns ; 13.175 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_C[2] ; FB_AD[18] ; MAIN_CLK ; +; -12.173 ns ; 1.000 ns ; 13.173 ns ; interrupt_handler:nobody|RTC_ADR[0] ; FB_AD[17] ; MAIN_CLK ; +; -12.166 ns ; 1.000 ns ; 13.166 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[18] ; FB_AD[18] ; MAIN_CLK ; +; -12.158 ns ; 1.000 ns ; 13.158 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[2] ; FB_AD[18] ; MAIN_CLK ; +; -12.157 ns ; 1.000 ns ; 13.157 ns ; interrupt_handler:nobody|RTC_ADR[1] ; FB_AD[17] ; MAIN_CLK ; +; -12.082 ns ; 1.000 ns ; 13.082 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[2] ; FB_AD[18] ; MAIN_CLK ; +; -12.055 ns ; 1.000 ns ; 13.055 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[21] ; FB_AD[21] ; MAIN_CLK ; +; -12.052 ns ; 1.000 ns ; 13.052 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[1] ; FB_AD[17] ; MAIN_CLK ; +; -12.039 ns ; 1.000 ns ; 13.039 ns ; interrupt_handler:nobody|ACP_CONF[28] ; FB_AD[7] ; MAIN_CLK ; +; -12.038 ns ; 1.000 ns ; 13.038 ns ; interrupt_handler:nobody|RTC_ADR[3] ; FB_AD[17] ; MAIN_CLK ; +; -12.022 ns ; 1.000 ns ; 13.022 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_C[5] ; FB_AD[7] ; MAIN_CLK ; +; -12.008 ns ; 1.000 ns ; 13.008 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:N_SHFT[16] ; YM_QB ; MAIN_CLK ; +; -12.005 ns ; 1.000 ns ; 13.005 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_DOUT[2] ; FB_AD[18] ; MAIN_CLK ; +; -12.004 ns ; 1.000 ns ; 13.004 ns ; interrupt_handler:nobody|WERTE[2][62] ; FB_AD[18] ; MAIN_CLK ; +; -11.984 ns ; 1.000 ns ; 12.984 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; FB_AD[27] ; MAIN_CLK ; +; -11.978 ns ; 1.000 ns ; 12.978 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[1] ; YM_QB ; MAIN_CLK ; +; -11.968 ns ; 1.000 ns ; 12.968 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[27] ; FB_AD[27] ; MAIN_CLK ; +; -11.957 ns ; 1.000 ns ; 12.957 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; FB_AD[7] ; MAIN_CLK ; +; -11.946 ns ; 1.000 ns ; 12.946 ns ; interrupt_handler:nobody|WERTE[2][42] ; FB_AD[18] ; MAIN_CLK ; +; -11.939 ns ; 1.000 ns ; 12.939 ns ; interrupt_handler:nobody|RTC_ADR[2] ; FB_AD[17] ; MAIN_CLK ; +; -11.938 ns ; 1.000 ns ; 12.938 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[4] ; YM_QB ; MAIN_CLK ; +; -11.937 ns ; 1.000 ns ; 12.937 ns ; interrupt_handler:nobody|WERTE[2][10] ; FB_AD[18] ; MAIN_CLK ; +; -11.935 ns ; 1.000 ns ; 12.935 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC ; FB_AD[9] ; MAIN_CLK ; +; -11.933 ns ; 1.000 ns ; 12.933 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FB_AD[18] ; MAIN_CLK ; +; -11.924 ns ; 1.000 ns ; 12.924 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC ; FB_AD[26] ; MAIN_CLK ; +; -11.922 ns ; 1.000 ns ; 12.922 ns ; interrupt_handler:nobody|WERTE[2][58] ; FB_AD[18] ; MAIN_CLK ; +; -11.900 ns ; 1.000 ns ; 12.900 ns ; interrupt_handler:nobody|RTC_ADR[4] ; FB_AD[17] ; MAIN_CLK ; +; -11.874 ns ; 1.000 ns ; 12.874 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[1] ; FB_AD[17] ; MAIN_CLK ; +; -11.871 ns ; 1.000 ns ; 12.871 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; FB_AD[20] ; MAIN_CLK ; +; -11.867 ns ; 1.000 ns ; 12.867 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[2] ; FB_AD[18] ; MAIN_CLK ; +; -11.859 ns ; 1.000 ns ; 12.859 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; FB_AD[7] ; MAIN_CLK ; +; -11.857 ns ; 1.000 ns ; 12.857 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[4] ; FB_AD[20] ; MAIN_CLK ; +; -11.845 ns ; 1.000 ns ; 12.845 ns ; interrupt_handler:nobody|RTC_ADR[5] ; FB_AD[17] ; MAIN_CLK ; +; -11.842 ns ; 1.000 ns ; 12.842 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[20] ; FB_AD[20] ; MAIN_CLK ; +; -11.834 ns ; 1.000 ns ; 12.834 ns ; interrupt_handler:nobody|RTC_ADR[2] ; FB_AD[20] ; MAIN_CLK ; +; -11.831 ns ; 1.000 ns ; 12.831 ns ; interrupt_handler:nobody|WERTE[2][4] ; FB_AD[18] ; MAIN_CLK ; +; -11.813 ns ; 1.000 ns ; 12.813 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[18] ; FB_AD[18] ; MAIN_CLK ; +; -11.794 ns ; 1.000 ns ; 12.794 ns ; interrupt_handler:nobody|WERTE[2][43] ; FB_AD[18] ; MAIN_CLK ; +; -11.787 ns ; 1.000 ns ; 12.787 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FB_AD[18] ; MAIN_CLK ; +; -11.775 ns ; 1.000 ns ; 12.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; FB_AD[7] ; MAIN_CLK ; +; -11.774 ns ; 1.000 ns ; 12.774 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FB_AD[27] ; MAIN_CLK ; +; -11.769 ns ; 1.000 ns ; 12.769 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; FB_AD[18] ; MAIN_CLK ; +; -11.762 ns ; 1.000 ns ; 12.762 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[4] ; FB_AD[20] ; MAIN_CLK ; +; -11.751 ns ; 1.000 ns ; 12.751 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[5] ; YM_QC ; MAIN_CLK ; +; -11.747 ns ; 1.000 ns ; 12.747 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[7] ; FB_AD[23] ; MAIN_CLK ; +; -11.746 ns ; 1.000 ns ; 12.746 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[27] ; FB_AD[27] ; MAIN_CLK ; +; -11.736 ns ; 1.000 ns ; 12.736 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; FB_AD[7] ; MAIN_CLK ; +; -11.727 ns ; 1.000 ns ; 12.727 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[7] ; FB_AD[23] ; MAIN_CLK ; +; -11.725 ns ; 1.000 ns ; 12.725 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_STATE.VECTOR_OUT ; FB_AD[7] ; MAIN_CLK ; +; -11.724 ns ; 1.000 ns ; 12.724 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[2] ; YM_QC ; MAIN_CLK ; +; -11.721 ns ; 1.000 ns ; 12.721 ns ; interrupt_handler:nobody|WERTE[5][8] ; FB_AD[21] ; MAIN_CLK ; +; -11.717 ns ; 1.000 ns ; 12.717 ns ; interrupt_handler:nobody|RTC_ADR[1] ; FB_AD[23] ; MAIN_CLK ; +; -11.710 ns ; 1.000 ns ; 12.710 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_D[7] ; FB_AD[9] ; MAIN_CLK ; +; -11.709 ns ; 1.000 ns ; 12.709 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; FB_AD[18] ; MAIN_CLK ; +; -11.708 ns ; 1.000 ns ; 12.708 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB[5] ; FB_AD[7] ; MAIN_CLK ; +; -11.700 ns ; 1.000 ns ; 12.700 ns ; interrupt_handler:nobody|WERTE[2][2] ; FB_AD[18] ; MAIN_CLK ; +; -11.694 ns ; 1.000 ns ; 12.694 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; FB_AD[28] ; MAIN_CLK ; +; -11.693 ns ; 1.000 ns ; 12.693 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[6] ; FB_AD[9] ; MAIN_CLK ; +; -11.692 ns ; 1.000 ns ; 12.692 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; FB_AD[18] ; MAIN_CLK ; +; -11.680 ns ; 1.000 ns ; 12.680 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[1] ; FB_AD[17] ; MAIN_CLK ; +; -11.675 ns ; 1.000 ns ; 12.675 ns ; interrupt_handler:nobody|RTC_ADR[0] ; FB_AD[23] ; MAIN_CLK ; +; -11.673 ns ; 1.000 ns ; 12.673 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_B[5] ; FB_AD[7] ; MAIN_CLK ; +; -11.659 ns ; 1.000 ns ; 12.659 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[7] ; FB_AD[23] ; MAIN_CLK ; +; -11.649 ns ; 1.000 ns ; 12.649 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[7] ; FB_AD[23] ; MAIN_CLK ; +; -11.648 ns ; 1.000 ns ; 12.648 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; FB_AD[25] ; MAIN_CLK ; +; -11.646 ns ; 1.000 ns ; 12.646 ns ; interrupt_handler:nobody|RTC_ADR[3] ; FB_AD[20] ; MAIN_CLK ; +; -11.640 ns ; 1.000 ns ; 12.640 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[7] ; FB_AD[23] ; MAIN_CLK ; +; -11.633 ns ; 1.000 ns ; 12.633 ns ; interrupt_handler:nobody|WERTE[2][38] ; FB_AD[18] ; MAIN_CLK ; +; -11.631 ns ; 1.000 ns ; 12.631 ns ; interrupt_handler:nobody|RTC_ADR[2] ; FB_AD[19] ; MAIN_CLK ; +; -11.628 ns ; 1.000 ns ; 12.628 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[1] ; FB_AD[17] ; MAIN_CLK ; +; -11.628 ns ; 1.000 ns ; 12.628 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FB_AD[27] ; MAIN_CLK ; +; -11.627 ns ; 1.000 ns ; 12.627 ns ; interrupt_handler:nobody|WERTE[2][63] ; FB_AD[18] ; MAIN_CLK ; +; -11.620 ns ; 1.000 ns ; 12.620 ns ; interrupt_handler:nobody|WERTE[2][61] ; FB_AD[18] ; MAIN_CLK ; +; -11.620 ns ; 1.000 ns ; 12.620 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; FB_AD[18] ; MAIN_CLK ; +; -11.619 ns ; 1.000 ns ; 12.619 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|VOL_ENV[0] ; YM_QB ; MAIN_CLK ; +; -11.618 ns ; 1.000 ns ; 12.618 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; FB_AD[18] ; MAIN_CLK ; +; -11.616 ns ; 1.000 ns ; 12.616 ns ; interrupt_handler:nobody|RTC_ADR[1] ; FB_AD[20] ; MAIN_CLK ; +; -11.616 ns ; 1.000 ns ; 12.616 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[9] ; FB_AD[25] ; MAIN_CLK ; +; -11.608 ns ; 1.000 ns ; 12.608 ns ; interrupt_handler:nobody|RTC_ADR[3] ; FB_AD[19] ; MAIN_CLK ; +; -11.607 ns ; 1.000 ns ; 12.607 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; FB_AD[21] ; MAIN_CLK ; +; -11.595 ns ; 1.000 ns ; 12.595 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; FB_AD[27] ; MAIN_CLK ; +; -11.592 ns ; 1.000 ns ; 12.592 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; FB_AD[20] ; MAIN_CLK ; +; -11.592 ns ; 1.000 ns ; 12.592 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; FB_AD[18] ; MAIN_CLK ; +; -11.589 ns ; 1.000 ns ; 12.589 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[3] ; YM_QA ; MAIN_CLK ; +; -11.588 ns ; 1.000 ns ; 12.588 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[2] ; FB_AD[18] ; MAIN_CLK ; +; -11.588 ns ; 1.000 ns ; 12.588 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; FB_AD[18] ; MAIN_CLK ; +; -11.583 ns ; 1.000 ns ; 12.583 ns ; interrupt_handler:nobody|WERTE[2][57] ; FB_AD[18] ; MAIN_CLK ; +; -11.582 ns ; 1.000 ns ; 12.582 ns ; interrupt_handler:nobody|RTC_ADR[0] ; FB_AD[22] ; MAIN_CLK ; +; -11.579 ns ; 1.000 ns ; 12.579 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:N_SHFT[16] ; YM_QA ; MAIN_CLK ; +; -11.578 ns ; 1.000 ns ; 12.578 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[5] ; FB_AD[21] ; MAIN_CLK ; +; -11.576 ns ; 1.000 ns ; 12.576 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_D[7] ; FB_AD[23] ; MAIN_CLK ; +; -11.576 ns ; 1.000 ns ; 12.576 ns ; interrupt_handler:nobody|RTC_ADR[3] ; FB_AD[22] ; MAIN_CLK ; +; -11.567 ns ; 1.000 ns ; 12.567 ns ; interrupt_handler:nobody|RTC_ADR[1] ; FB_AD[22] ; MAIN_CLK ; +; -11.559 ns ; 1.000 ns ; 12.559 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[6] ; FB_AD[23] ; MAIN_CLK ; +; -11.552 ns ; 1.000 ns ; 12.552 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:N_SHFT[16] ; YM_QC ; MAIN_CLK ; +; -11.550 ns ; 1.000 ns ; 12.550 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; FB_AD[27] ; MAIN_CLK ; +; -11.545 ns ; 1.000 ns ; 12.545 ns ; interrupt_handler:nobody|WERTE[2][31] ; FB_AD[18] ; MAIN_CLK ; +; -11.544 ns ; 1.000 ns ; 12.544 ns ; interrupt_handler:nobody|WERTE[2][6] ; FB_AD[18] ; MAIN_CLK ; +; -11.543 ns ; 1.000 ns ; 12.543 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2] ; FB_AD[18] ; MAIN_CLK ; +; -11.542 ns ; 1.000 ns ; 12.542 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[2] ; FB_AD[18] ; MAIN_CLK ; +; -11.541 ns ; 1.000 ns ; 12.541 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; FB_AD[23] ; MAIN_CLK ; +; -11.540 ns ; 1.000 ns ; 12.540 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_D[4] ; FB_AD[20] ; MAIN_CLK ; +; -11.540 ns ; 1.000 ns ; 12.540 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[5] ; FB_AD[21] ; MAIN_CLK ; +; -11.537 ns ; 1.000 ns ; 12.537 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[3] ; FB_AD[3] ; MAIN_CLK ; +; -11.531 ns ; 1.000 ns ; 12.531 ns ; interrupt_handler:nobody|WERTE[2][45] ; FB_AD[18] ; MAIN_CLK ; +; -11.527 ns ; 1.000 ns ; 12.527 ns ; interrupt_handler:nobody|WERTE[2][7] ; FB_AD[18] ; MAIN_CLK ; +; -11.527 ns ; 1.000 ns ; 12.527 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[9] ; FB_AD[25] ; MAIN_CLK ; +; -11.526 ns ; 1.000 ns ; 12.526 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[4] ; FB_AD[20] ; MAIN_CLK ; +; -11.526 ns ; 1.000 ns ; 12.526 ns ; interrupt_handler:nobody|RTC_ADR[3] ; FB_AD[23] ; MAIN_CLK ; +; -11.526 ns ; 1.000 ns ; 12.526 ns ; interrupt_handler:nobody|RTC_ADR[4] ; FB_AD[23] ; MAIN_CLK ; +; -11.508 ns ; 1.000 ns ; 12.508 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[3] ; FB_AD[27] ; MAIN_CLK ; +; -11.507 ns ; 1.000 ns ; 12.507 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; FB_AD[18] ; MAIN_CLK ; +; -11.505 ns ; 1.000 ns ; 12.505 ns ; interrupt_handler:nobody|RTC_ADR[2] ; FB_AD[23] ; MAIN_CLK ; +; -11.504 ns ; 1.000 ns ; 12.504 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[27] ; FB_AD[27] ; MAIN_CLK ; +; -11.502 ns ; 1.000 ns ; 12.502 ns ; interrupt_handler:nobody|WERTE[2][60] ; FB_AD[18] ; MAIN_CLK ; +; -11.502 ns ; 1.000 ns ; 12.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[10] ; FB_AD[26] ; MAIN_CLK ; +; -11.495 ns ; 1.000 ns ; 12.495 ns ; interrupt_handler:nobody|WERTE[2][53] ; FB_AD[18] ; MAIN_CLK ; +; -11.492 ns ; 1.000 ns ; 12.492 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; FB_AD[18] ; MAIN_CLK ; +; -11.488 ns ; 1.000 ns ; 12.488 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[3] ; FB_AD[3] ; MAIN_CLK ; +; -11.487 ns ; 1.000 ns ; 12.487 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; FB_AD[7] ; MAIN_CLK ; +; -11.480 ns ; 1.000 ns ; 12.480 ns ; interrupt_handler:nobody|RTC_ADR[5] ; FB_AD[23] ; MAIN_CLK ; +; -11.480 ns ; 1.000 ns ; 12.480 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[5] ; FB_AD[21] ; MAIN_CLK ; +; -11.479 ns ; 1.000 ns ; 12.479 ns ; interrupt_handler:nobody|WERTE[2][36] ; FB_AD[18] ; MAIN_CLK ; +; -11.478 ns ; 1.000 ns ; 12.478 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|VOL_ENV[2] ; YM_QB ; MAIN_CLK ; +; -11.470 ns ; 1.000 ns ; 12.470 ns ; interrupt_handler:nobody|WERTE[2][15] ; FB_AD[18] ; MAIN_CLK ; +; -11.461 ns ; 1.000 ns ; 12.461 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; FB_AD[27] ; MAIN_CLK ; +; -11.460 ns ; 1.000 ns ; 12.460 ns ; interrupt_handler:nobody|WERTE[2][8] ; FB_AD[18] ; MAIN_CLK ; +; -11.459 ns ; 1.000 ns ; 12.459 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; FB_AD[27] ; MAIN_CLK ; +; -11.455 ns ; 1.000 ns ; 12.455 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[0] ; YM_QA ; MAIN_CLK ; +; -11.455 ns ; 1.000 ns ; 12.455 ns ; interrupt_handler:nobody|RTC_ADR[4] ; FB_AD[22] ; MAIN_CLK ; +; -11.451 ns ; 1.000 ns ; 12.451 ns ; interrupt_handler:nobody|WERTE[2][50] ; FB_AD[18] ; MAIN_CLK ; +; -11.447 ns ; 1.000 ns ; 12.447 ns ; interrupt_handler:nobody|WERTE[2][52] ; FB_AD[18] ; MAIN_CLK ; +; -11.444 ns ; 1.000 ns ; 12.444 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; FB_AD[27] ; MAIN_CLK ; +; -11.443 ns ; 1.000 ns ; 12.443 ns ; interrupt_handler:nobody|RTC_ADR[0] ; FB_AD[20] ; MAIN_CLK ; +; -11.441 ns ; 1.000 ns ; 12.441 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; FB_AD[18] ; MAIN_CLK ; +; -11.435 ns ; 1.000 ns ; 12.435 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; FB_AD[18] ; MAIN_CLK ; +; -11.433 ns ; 1.000 ns ; 12.433 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|VOL_ENV[4] ; YM_QB ; MAIN_CLK ; +; -11.432 ns ; 1.000 ns ; 12.432 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[5] ; FB_AD[7] ; MAIN_CLK ; +; -11.431 ns ; 1.000 ns ; 12.431 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; FB_AD[20] ; MAIN_CLK ; +; -11.429 ns ; 1.000 ns ; 12.429 ns ; interrupt_handler:nobody|WERTE[2][55] ; FB_AD[18] ; MAIN_CLK ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ++-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+ + + ++----------------------------------------------------------------------------------------------------------------------------------------+ +; tpd ; ++-----------------------------------------+-----------------------------------------------------+-----------------+----------+-----------+ +; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ; ++-----------------------------------------+-----------------------------------------------------+-----------------+----------+-----------+ +; -11.944 ns ; 1.000 ns ; 12.944 ns ; nFB_CS1 ; FB_AD[18] ; +; -11.849 ns ; 1.000 ns ; 12.849 ns ; FB_SIZE0 ; FB_AD[27] ; +; -11.785 ns ; 1.000 ns ; 12.785 ns ; nFB_CS1 ; FB_AD[27] ; +; -11.694 ns ; 1.000 ns ; 12.694 ns ; nFB_CS1 ; FB_AD[7] ; +; -11.672 ns ; 1.000 ns ; 12.672 ns ; FB_SIZE1 ; FB_AD[27] ; +; -11.625 ns ; 1.000 ns ; 12.625 ns ; nFB_WR ; FB_AD[7] ; +; -11.514 ns ; 1.000 ns ; 12.514 ns ; FB_SIZE0 ; FB_AD[18] ; +; -11.464 ns ; 1.000 ns ; 12.464 ns ; IDE_INT ; FB_AD[7] ; +; -11.450 ns ; 1.000 ns ; 12.450 ns ; SRD[11] ; FB_AD[27] ; +; -11.438 ns ; 1.000 ns ; 12.438 ns ; nFB_OE ; FB_AD[27] ; +; -11.420 ns ; 1.000 ns ; 12.420 ns ; nFB_CS2 ; FB_AD[27] ; +; -11.399 ns ; 1.000 ns ; 12.399 ns ; nFB_WR ; FB_AD[27] ; +; -11.376 ns ; 1.000 ns ; 12.376 ns ; nFB_WR ; FB_AD[18] ; +; -11.337 ns ; 1.000 ns ; 12.337 ns ; FB_SIZE1 ; FB_AD[18] ; +; -11.243 ns ; 1.000 ns ; 12.243 ns ; nFB_CS2 ; FB_AD[18] ; +; -10.918 ns ; 1.000 ns ; 11.918 ns ; nFB_CS1 ; FB_AD[20] ; +; -10.824 ns ; 1.000 ns ; 11.824 ns ; nFB_CS2 ; FB_AD[7] ; +; -10.814 ns ; 1.000 ns ; 11.814 ns ; FB_SIZE0 ; FB_AD[7] ; +; -10.798 ns ; 1.000 ns ; 11.798 ns ; nFB_OE ; FB_AD[7] ; +; -10.779 ns ; 1.000 ns ; 11.779 ns ; CTS ; FB_AD[18] ; +; -10.758 ns ; 1.000 ns ; 11.758 ns ; FB_SIZE1 ; FB_AD[7] ; +; -10.658 ns ; 1.000 ns ; 11.658 ns ; MAIN_CLK ; FB_AD[27] ; +; -10.631 ns ; 1.000 ns ; 11.631 ns ; nFB_OE ; FB_AD[18] ; +; -10.578 ns ; 1.000 ns ; 11.578 ns ; MAIN_CLK ; FB_AD[7] ; +; -10.573 ns ; 1.000 ns ; 11.573 ns ; nFB_CS2 ; FB_AD[20] ; +; -10.561 ns ; 1.000 ns ; 11.561 ns ; nFB_CS1 ; FB_AD[6] ; +; -10.549 ns ; 1.000 ns ; 11.549 ns ; FB_SIZE0 ; FB_AD[20] ; +; -10.543 ns ; 1.000 ns ; 11.543 ns ; nFB_CS1 ; FB_AD[9] ; +; -10.529 ns ; 1.000 ns ; 11.529 ns ; FB_SIZE0 ; FB_AD[23] ; +; -10.521 ns ; 1.000 ns ; 11.521 ns ; nFB_CS1 ; FB_AD[23] ; +; -10.471 ns ; 1.000 ns ; 11.471 ns ; FB_SIZE1 ; FB_AD[20] ; +; -10.451 ns ; 1.000 ns ; 11.451 ns ; FB_SIZE1 ; FB_AD[23] ; +; -10.425 ns ; 1.000 ns ; 11.425 ns ; nFB_WR ; FB_AD[9] ; +; -10.420 ns ; 1.000 ns ; 11.420 ns ; nFB_CS1 ; FB_AD[17] ; +; -10.415 ns ; 1.000 ns ; 11.415 ns ; nFB_CS1 ; FB_AD[25] ; +; -10.412 ns ; 1.000 ns ; 11.412 ns ; nFB_CS1 ; FB_AD[21] ; +; -10.370 ns ; 1.000 ns ; 11.370 ns ; nFB_OE ; FB_AD[20] ; +; -10.364 ns ; 1.000 ns ; 11.364 ns ; nFB_WR ; FB_AD[25] ; +; -10.362 ns ; 1.000 ns ; 11.362 ns ; nFB_CS1 ; FB_AD[26] ; +; -10.361 ns ; 1.000 ns ; 11.361 ns ; nFB_WR ; FB_AD[20] ; +; -10.335 ns ; 1.000 ns ; 11.335 ns ; nFB_CS2 ; FB_AD[23] ; +; -10.318 ns ; 1.000 ns ; 11.318 ns ; nFB_CS2 ; FB_AD[21] ; +; -10.317 ns ; 1.000 ns ; 11.317 ns ; nFB_WR ; FB_AD[22] ; +; -10.312 ns ; 1.000 ns ; 11.312 ns ; nFB_CS1 ; FB_AD[22] ; +; -10.311 ns ; 1.000 ns ; 11.311 ns ; nFB_WR ; FB_AD[26] ; +; -10.291 ns ; 1.000 ns ; 11.291 ns ; nFB_WR ; FB_AD[23] ; +; -10.278 ns ; 1.000 ns ; 11.278 ns ; FB_SIZE0 ; FB_AD[17] ; +; -10.277 ns ; 1.000 ns ; 11.277 ns ; MAIN_CLK ; FB_AD[18] ; +; -10.221 ns ; 1.000 ns ; 11.221 ns ; FB_SIZE0 ; FB_AD[29] ; +; -10.220 ns ; 1.000 ns ; 11.220 ns ; nFB_CS2 ; FB_AD[22] ; +; -10.178 ns ; 1.000 ns ; 11.178 ns ; FB_SIZE0 ; FB_AD[19] ; +; -10.146 ns ; 1.000 ns ; 11.146 ns ; FB_SIZE0 ; FB_AD[31] ; +; -10.136 ns ; 1.000 ns ; 11.136 ns ; nFB_CS1 ; FB_AD[24] ; +; -10.123 ns ; 1.000 ns ; 11.123 ns ; nFB_CS1 ; FB_AD[19] ; +; -10.101 ns ; 1.000 ns ; 11.101 ns ; FB_SIZE1 ; FB_AD[17] ; +; -10.085 ns ; 1.000 ns ; 11.085 ns ; nFB_WR ; FB_AD[24] ; +; -10.081 ns ; 1.000 ns ; 11.081 ns ; nFB_CS1 ; FB_AD[16] ; +; -10.077 ns ; 1.000 ns ; 11.077 ns ; nFB_CS2 ; FB_AD[19] ; +; -10.077 ns ; 1.000 ns ; 11.077 ns ; FB_SIZE0 ; FB_AD[21] ; +; -10.076 ns ; 1.000 ns ; 11.076 ns ; FB_SIZE1 ; FB_AD[19] ; +; -10.074 ns ; 1.000 ns ; 11.074 ns ; SRD[9] ; FB_AD[25] ; +; -10.070 ns ; 1.000 ns ; 11.070 ns ; nFB_CS1 ; FB_AD[29] ; +; -10.061 ns ; 1.000 ns ; 11.061 ns ; nFB_OE ; FB_AD[21] ; +; -10.060 ns ; 1.000 ns ; 11.060 ns ; nFB_WR ; FB_AD[21] ; +; -10.051 ns ; 1.000 ns ; 11.051 ns ; nFB_WR ; FB_AD[19] ; +; -10.044 ns ; 1.000 ns ; 11.044 ns ; FB_SIZE1 ; FB_AD[29] ; +; -10.041 ns ; 1.000 ns ; 11.041 ns ; FB_SIZE0 ; FB_AD[30] ; +; -10.021 ns ; 1.000 ns ; 11.021 ns ; FB_SIZE1 ; FB_AD[21] ; +; -10.019 ns ; 1.000 ns ; 11.019 ns ; nFB_WR ; FB_AD[29] ; +; -10.004 ns ; 1.000 ns ; 11.004 ns ; nFB_WR ; FB_AD[6] ; +; -9.969 ns ; 1.000 ns ; 10.969 ns ; FB_SIZE1 ; FB_AD[31] ; +; -9.951 ns ; 1.000 ns ; 10.951 ns ; FB_SIZE0 ; FB_AD[22] ; +; -9.938 ns ; 1.000 ns ; 10.938 ns ; nFB_CS2 ; FB_AD[26] ; +; -9.918 ns ; 1.000 ns ; 10.918 ns ; nFB_CS1 ; FB_AD[31] ; +; -9.914 ns ; 1.000 ns ; 10.914 ns ; nFB_CS2 ; FB_AD[17] ; +; -9.903 ns ; 1.000 ns ; 10.903 ns ; FB_SIZE0 ; FB_AD[25] ; +; -9.899 ns ; 1.000 ns ; 10.899 ns ; IDE_INT ; FB_AD[21] ; +; -9.876 ns ; 1.000 ns ; 10.876 ns ; nFB_CS2 ; FB_AD[31] ; +; -9.864 ns ; 1.000 ns ; 10.864 ns ; FB_SIZE1 ; FB_AD[30] ; +; -9.835 ns ; 1.000 ns ; 10.835 ns ; LP_D[3] ; FB_AD[27] ; +; -9.823 ns ; 1.000 ns ; 10.823 ns ; nFB_WR ; FB_AD[17] ; +; -9.820 ns ; 1.000 ns ; 10.820 ns ; nFB_CS2 ; FB_AD[30] ; +; -9.813 ns ; 1.000 ns ; 10.813 ns ; MAIN_CLK ; FB_AD[20] ; +; -9.802 ns ; 1.000 ns ; 10.802 ns ; nFB_CS2 ; FB_AD[25] ; +; -9.801 ns ; 1.000 ns ; 10.801 ns ; FB_SIZE1 ; FB_AD[25] ; +; -9.792 ns ; 1.000 ns ; 10.792 ns ; nFB_CS2 ; FB_AD[29] ; +; -9.791 ns ; 1.000 ns ; 10.791 ns ; nFB_OE ; FB_AD[25] ; +; -9.778 ns ; 1.000 ns ; 10.778 ns ; FB_SIZE1 ; FB_AD[22] ; +; -9.770 ns ; 1.000 ns ; 10.770 ns ; nFB_OE ; FB_AD[23] ; +; -9.763 ns ; 1.000 ns ; 10.763 ns ; nFB_CS1 ; FB_AD[2] ; +; -9.750 ns ; 1.000 ns ; 10.750 ns ; nFB_WR ; FB_AD[31] ; +; -9.729 ns ; 1.000 ns ; 10.729 ns ; FB_SIZE0 ; FB_AD[9] ; +; -9.729 ns ; 1.000 ns ; 10.729 ns ; nFB_CS1 ; FB_AD[30] ; +; -9.701 ns ; 1.000 ns ; 10.701 ns ; MAIN_CLK ; FB_AD[21] ; +; -9.699 ns ; 1.000 ns ; 10.699 ns ; FB_SIZE0 ; FB_AD[24] ; +; -9.692 ns ; 1.000 ns ; 10.692 ns ; nFB_OE ; FB_AD[22] ; +; -9.685 ns ; 1.000 ns ; 10.685 ns ; nFB_OE ; FB_AD[31] ; +; -9.684 ns ; 1.000 ns ; 10.684 ns ; nFB_OE ; FB_AD[19] ; +; -9.671 ns ; 1.000 ns ; 10.671 ns ; nFB_OE ; FB_AD[17] ; +; -9.634 ns ; 1.000 ns ; 10.634 ns ; nFB_CS2 ; FB_AD[24] ; +; -9.630 ns ; 1.000 ns ; 10.630 ns ; SRD[2] ; FB_AD[18] ; +; -9.629 ns ; 1.000 ns ; 10.629 ns ; nFB_WR ; FB_AD[30] ; +; -9.628 ns ; 1.000 ns ; 10.628 ns ; nFB_CS2 ; FB_AD[9] ; +; -9.627 ns ; 1.000 ns ; 10.627 ns ; FB_SIZE1 ; FB_AD[9] ; +; -9.600 ns ; 1.000 ns ; 10.600 ns ; nFB_CS1 ; FB_AD[28] ; +; -9.597 ns ; 1.000 ns ; 10.597 ns ; FB_SIZE1 ; FB_AD[24] ; +; -9.593 ns ; 1.000 ns ; 10.593 ns ; nFB_WR ; FB_AD[16] ; +; -9.574 ns ; 1.000 ns ; 10.574 ns ; FB_SIZE0 ; FB_AD[28] ; +; -9.572 ns ; 1.000 ns ; 10.572 ns ; DCD ; FB_AD[17] ; +; -9.565 ns ; 1.000 ns ; 10.565 ns ; nFB_OE ; FB_AD[24] ; +; -9.559 ns ; 1.000 ns ; 10.559 ns ; nFB_WR ; FB_AD[8] ; +; -9.554 ns ; 1.000 ns ; 10.554 ns ; nFB_CS1 ; FB_AD[8] ; +; -9.521 ns ; 1.000 ns ; 10.521 ns ; nFB_CS1 ; FB_AD[3] ; +; -9.491 ns ; 1.000 ns ; 10.491 ns ; nFB_WR ; FB_AD[28] ; +; -9.477 ns ; 1.000 ns ; 10.477 ns ; nFB_CS2 ; FB_AD[3] ; +; -9.455 ns ; 1.000 ns ; 10.455 ns ; FB_SIZE0 ; FB_AD[26] ; +; -9.418 ns ; 1.000 ns ; 10.418 ns ; RI ; FB_AD[22] ; +; -9.410 ns ; 1.000 ns ; 10.410 ns ; nFB_CS1 ; FB_AD[5] ; +; -9.398 ns ; 1.000 ns ; 10.398 ns ; MAIN_CLK ; FB_AD[26] ; +; -9.397 ns ; 1.000 ns ; 10.397 ns ; FB_SIZE1 ; FB_AD[28] ; +; -9.394 ns ; 1.000 ns ; 10.394 ns ; SRD[8] ; FB_AD[24] ; +; -9.381 ns ; 1.000 ns ; 10.381 ns ; nFB_OE ; FB_AD[26] ; +; -9.380 ns ; 1.000 ns ; 10.380 ns ; nFB_CS2 ; FB_AD[11] ; +; -9.371 ns ; 1.000 ns ; 10.371 ns ; FB_SIZE0 ; FB_AD[4] ; +; -9.370 ns ; 1.000 ns ; 10.370 ns ; nFB_WR ; FB_AD[5] ; +; -9.355 ns ; 1.000 ns ; 10.355 ns ; nFB_OE ; FB_AD[4] ; +; -9.344 ns ; 1.000 ns ; 10.344 ns ; nFB_CS2 ; FB_AD[5] ; +; -9.333 ns ; 1.000 ns ; 10.333 ns ; FB_SIZE0 ; FB_AD[16] ; +; -9.328 ns ; 1.000 ns ; 10.328 ns ; FB_SIZE0 ; FB_AD[2] ; +; -9.315 ns ; 1.000 ns ; 10.315 ns ; FB_SIZE1 ; FB_AD[4] ; +; -9.312 ns ; 1.000 ns ; 10.312 ns ; FB_SIZE0 ; FB_AD[3] ; +; -9.312 ns ; 1.000 ns ; 10.312 ns ; nFB_OE ; FB_AD[2] ; +; -9.309 ns ; 1.000 ns ; 10.309 ns ; MAIN_CLK ; FB_AD[22] ; +; -9.305 ns ; 1.000 ns ; 10.305 ns ; MAIN_CLK ; FB_AD[25] ; +; -9.296 ns ; 1.000 ns ; 10.296 ns ; nFB_OE ; FB_AD[3] ; +; -9.278 ns ; 1.000 ns ; 10.278 ns ; FB_SIZE1 ; FB_AD[26] ; +; -9.275 ns ; 1.000 ns ; 10.275 ns ; nFB_WR ; FB_AD[2] ; +; -9.273 ns ; 1.000 ns ; 10.273 ns ; nFB_CS1 ; nFB_TA ; +; -9.272 ns ; 1.000 ns ; 10.272 ns ; FB_SIZE1 ; FB_AD[2] ; +; -9.271 ns ; 1.000 ns ; 10.271 ns ; nFB_CS2 ; FB_AD[16] ; +; -9.262 ns ; 1.000 ns ; 10.262 ns ; nFB_OE ; FB_AD[28] ; +; -9.256 ns ; 1.000 ns ; 10.256 ns ; FB_SIZE1 ; FB_AD[3] ; +; -9.245 ns ; 1.000 ns ; 10.245 ns ; nFB_CS2 ; FB_AD[2] ; +; -9.231 ns ; 1.000 ns ; 10.231 ns ; CLK33M ; VB[7] ; +; -9.210 ns ; 1.000 ns ; 10.210 ns ; nFB_CS2 ; FB_AD[4] ; +; -9.203 ns ; 1.000 ns ; 10.203 ns ; nFB_OE ; FB_AD[9] ; +; -9.201 ns ; 1.000 ns ; 10.201 ns ; nFB_CS2 ; FB_AD[8] ; +; -9.199 ns ; 1.000 ns ; 10.199 ns ; MAIN_CLK ; FB_AD[31] ; +; -9.198 ns ; 1.000 ns ; 10.198 ns ; CLK33M ; VSYNC_PAD ; +; -9.193 ns ; 1.000 ns ; 10.193 ns ; CLK33M ; VR[6] ; +; -9.191 ns ; 1.000 ns ; 10.191 ns ; CLK33M ; VG[3] ; +; -9.176 ns ; 1.000 ns ; 10.176 ns ; nFB_CS1 ; FB_AD[4] ; +; -9.168 ns ; 1.000 ns ; 10.168 ns ; LP_D[7] ; FB_AD[31] ; +; -9.156 ns ; 1.000 ns ; 10.156 ns ; FB_SIZE1 ; FB_AD[16] ; +; -9.145 ns ; 1.000 ns ; 10.145 ns ; MAIN_CLK ; FB_AD[23] ; +; -9.145 ns ; 1.000 ns ; 10.145 ns ; nFB_CS2 ; FB_AD[28] ; +; -9.112 ns ; 1.000 ns ; 10.112 ns ; nFB_WR ; FB_AD[3] ; +; -9.099 ns ; 1.000 ns ; 10.099 ns ; MAIN_CLK ; FB_AD[19] ; +; -9.089 ns ; 1.000 ns ; 10.089 ns ; nFB_OE ; FB_AD[5] ; +; -9.088 ns ; 1.000 ns ; 10.088 ns ; SRD[5] ; FB_AD[21] ; +; -9.081 ns ; 1.000 ns ; 10.081 ns ; nFB_OE ; FB_AD[16] ; +; -9.079 ns ; 1.000 ns ; 10.079 ns ; MAIN_CLK ; FB_AD[24] ; +; -9.047 ns ; 1.000 ns ; 10.047 ns ; nFB_CS2 ; FB_AD[10] ; +; -9.019 ns ; 1.000 ns ; 10.019 ns ; nFB_CS2 ; FB_AD[13] ; +; -9.004 ns ; 1.000 ns ; 10.004 ns ; FB_SIZE0 ; FB_AD[8] ; +; -8.984 ns ; 1.000 ns ; 9.984 ns ; LP_D[5] ; FB_AD[29] ; +; -8.935 ns ; 1.000 ns ; 9.935 ns ; SRD[4] ; FB_AD[20] ; +; -8.933 ns ; 1.000 ns ; 9.933 ns ; nFB_OE ; FB_AD[30] ; +; -8.927 ns ; 1.000 ns ; 9.927 ns ; SRD[10] ; FB_AD[26] ; +; -8.926 ns ; 1.000 ns ; 9.926 ns ; nFB_OE ; FB_AD[8] ; +; -8.924 ns ; 1.000 ns ; 9.924 ns ; nFB_CS2 ; FB_AD[6] ; +; -8.921 ns ; 1.000 ns ; 9.921 ns ; nFB_WR ; FB_AD[4] ; +; -8.916 ns ; 1.000 ns ; 9.916 ns ; LP_D[6] ; FB_AD[30] ; +; -8.909 ns ; 1.000 ns ; 9.909 ns ; nFB_CS2 ; FB_AD[15] ; +; -8.902 ns ; 1.000 ns ; 9.902 ns ; FB_SIZE1 ; FB_AD[8] ; +; -8.896 ns ; 1.000 ns ; 9.896 ns ; FB_SIZE0 ; FB_AD[5] ; +; -8.876 ns ; 1.000 ns ; 9.876 ns ; nFB_CS2 ; FB_AD[14] ; +; -8.873 ns ; 1.000 ns ; 9.873 ns ; LP_BUSY ; FB_AD[16] ; +; -8.869 ns ; 1.000 ns ; 9.869 ns ; MAIN_CLK ; FB_AD[4] ; +; -8.864 ns ; 1.000 ns ; 9.864 ns ; nFB_OE ; FB_AD[29] ; +; -8.852 ns ; 1.000 ns ; 9.852 ns ; nFB_CS2 ; FB_AD[12] ; +; -8.840 ns ; 1.000 ns ; 9.840 ns ; FB_SIZE1 ; FB_AD[5] ; +; -8.826 ns ; 1.000 ns ; 9.826 ns ; MAIN_CLK ; FB_AD[2] ; +; -8.819 ns ; 1.000 ns ; 9.819 ns ; DCD ; FB_AD[3] ; +; -8.810 ns ; 1.000 ns ; 9.810 ns ; MAIN_CLK ; FB_AD[3] ; +; -8.804 ns ; 1.000 ns ; 9.804 ns ; nFB_OE ; FB_AD[13] ; +; -8.803 ns ; 1.000 ns ; 9.803 ns ; SRD[7] ; FB_AD[23] ; +; -8.780 ns ; 1.000 ns ; 9.780 ns ; nFB_CS2 ; FB_AD[1] ; +; -8.776 ns ; 1.000 ns ; 9.776 ns ; MAIN_CLK ; FB_AD[28] ; +; -8.715 ns ; 1.000 ns ; 9.715 ns ; FB_SIZE0 ; FB_AD[12] ; +; -8.715 ns ; 1.000 ns ; 9.715 ns ; FB_SIZE0 ; FB_AD[11] ; +; -8.699 ns ; 1.000 ns ; 9.699 ns ; FB_SIZE0 ; BA[0] ; +; -8.699 ns ; 1.000 ns ; 9.699 ns ; nFB_OE ; FB_AD[12] ; +; -8.699 ns ; 1.000 ns ; 9.699 ns ; nFB_OE ; FB_AD[11] ; +; -8.672 ns ; 1.000 ns ; 9.672 ns ; FB_SIZE0 ; FB_AD[6] ; +; -8.660 ns ; 1.000 ns ; 9.660 ns ; RI ; FB_AD[8] ; +; -8.659 ns ; 1.000 ns ; 9.659 ns ; FB_SIZE1 ; FB_AD[12] ; +; -8.659 ns ; 1.000 ns ; 9.659 ns ; FB_SIZE1 ; FB_AD[11] ; +; -8.656 ns ; 1.000 ns ; 9.656 ns ; nFB_OE ; FB_AD[6] ; +; -8.651 ns ; 1.000 ns ; 9.651 ns ; FB_SIZE0 ; FB_AD[0] ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ++-----------------------------------------+-----------------------------------------------------+-----------------+----------+-----------+ + + ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; th ; ++-----------------------------------------+-----------------------------------------------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+ +; Minimum Slack ; Required th ; Actual th ; From ; To ; To Clock ; ++-----------------------------------------+-----------------------------------------------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+ +; -0.401 ns ; 1.000 ns ; 1.401 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[9] ; MAIN_CLK ; +; -0.386 ns ; 1.000 ns ; 1.386 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[9] ; MAIN_CLK ; +; -0.383 ns ; 1.000 ns ; 1.383 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[5] ; MAIN_CLK ; +; -0.383 ns ; 1.000 ns ; 1.383 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[21] ; MAIN_CLK ; +; -0.370 ns ; 1.000 ns ; 1.370 ns ; CTS ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_SRC_EDGE[2] ; MAIN_CLK ; +; -0.339 ns ; 1.000 ns ; 1.339 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[2] ; MAIN_CLK ; +; -0.333 ns ; 1.000 ns ; 1.333 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[22] ; MAIN_CLK ; +; -0.328 ns ; 1.000 ns ; 1.328 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[9] ; MAIN_CLK ; +; -0.325 ns ; 1.000 ns ; 1.325 ns ; FB_AD[27] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[11] ; MAIN_CLK ; +; -0.325 ns ; 1.000 ns ; 1.325 ns ; RI ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_SRC_EDGE[14] ; MAIN_CLK ; +; -0.321 ns ; 1.000 ns ; 1.321 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[5] ; MAIN_CLK ; +; -0.320 ns ; 1.000 ns ; 1.320 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[25] ; MAIN_CLK ; +; -0.310 ns ; 1.000 ns ; 1.310 ns ; FB_AD[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[5] ; MAIN_CLK ; +; -0.302 ns ; 1.000 ns ; 1.302 ns ; FB_AD[27] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[11] ; MAIN_CLK ; +; -0.302 ns ; 1.000 ns ; 1.302 ns ; CTS ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|\EDGE_ENA:LOCK[2] ; MAIN_CLK ; +; -0.293 ns ; 1.000 ns ; 1.293 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[2] ; MAIN_CLK ; +; -0.285 ns ; 1.000 ns ; 1.285 ns ; FB_AD[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[6] ; MAIN_CLK ; +; -0.283 ns ; 1.000 ns ; 1.283 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[9] ; MAIN_CLK ; +; -0.275 ns ; 1.000 ns ; 1.275 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[17] ; MAIN_CLK ; +; -0.272 ns ; 1.000 ns ; 1.272 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[8] ; MAIN_CLK ; +; -0.269 ns ; 1.000 ns ; 1.269 ns ; FB_AD[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[4] ; MAIN_CLK ; +; -0.265 ns ; 1.000 ns ; 1.265 ns ; FB_AD[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[4] ; MAIN_CLK ; +; -0.252 ns ; 1.000 ns ; 1.252 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[3] ; MAIN_CLK ; +; -0.247 ns ; 1.000 ns ; 1.247 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[8] ; MAIN_CLK ; +; -0.246 ns ; 1.000 ns ; 1.246 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[26] ; MAIN_CLK ; +; -0.245 ns ; 1.000 ns ; 1.245 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[23] ; MAIN_CLK ; +; -0.238 ns ; 1.000 ns ; 1.238 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[16] ; MAIN_CLK ; +; -0.235 ns ; 1.000 ns ; 1.235 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[3] ; MAIN_CLK ; +; -0.235 ns ; 1.000 ns ; 1.235 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[8] ; MAIN_CLK ; +; -0.227 ns ; 1.000 ns ; 1.227 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[18] ; MAIN_CLK ; +; -0.226 ns ; 1.000 ns ; 1.226 ns ; FB_AD[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[10] ; MAIN_CLK ; +; -0.224 ns ; 1.000 ns ; 1.224 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[18] ; MAIN_CLK ; +; -0.223 ns ; 1.000 ns ; 1.223 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[0] ; MAIN_CLK ; +; -0.222 ns ; 1.000 ns ; 1.222 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[0] ; MAIN_CLK ; +; -0.216 ns ; 1.000 ns ; 1.216 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[10] ; MAIN_CLK ; +; -0.208 ns ; 1.000 ns ; 1.208 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[8] ; MAIN_CLK ; +; -0.202 ns ; 1.000 ns ; 1.202 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[22] ; MAIN_CLK ; +; -0.197 ns ; 1.000 ns ; 1.197 ns ; FB_AD[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[9] ; MAIN_CLK ; +; -0.194 ns ; 1.000 ns ; 1.194 ns ; FB_AD[15] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[15] ; MAIN_CLK ; +; -0.191 ns ; 1.000 ns ; 1.191 ns ; FB_AD[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[5] ; MAIN_CLK ; +; -0.189 ns ; 1.000 ns ; 1.189 ns ; FB_AD[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[6] ; MAIN_CLK ; +; -0.187 ns ; 1.000 ns ; 1.187 ns ; FB_AD[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[1] ; MAIN_CLK ; +; -0.181 ns ; 1.000 ns ; 1.181 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[4] ; MAIN_CLK ; +; -0.179 ns ; 1.000 ns ; 1.179 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[3] ; MAIN_CLK ; +; -0.173 ns ; 1.000 ns ; 1.173 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[18] ; MAIN_CLK ; +; -0.172 ns ; 1.000 ns ; 1.172 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[0] ; MAIN_CLK ; +; -0.166 ns ; 1.000 ns ; 1.166 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[10] ; MAIN_CLK ; +; -0.165 ns ; 1.000 ns ; 1.165 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[10] ; MAIN_CLK ; +; -0.162 ns ; 1.000 ns ; 1.162 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[6] ; MAIN_CLK ; +; -0.159 ns ; 1.000 ns ; 1.159 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[19] ; MAIN_CLK ; +; -0.159 ns ; 1.000 ns ; 1.159 ns ; FB_AD[27] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[27] ; MAIN_CLK ; +; -0.154 ns ; 1.000 ns ; 1.154 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[19] ; MAIN_CLK ; +; -0.151 ns ; 1.000 ns ; 1.151 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[9] ; MAIN_CLK ; +; -0.149 ns ; 1.000 ns ; 1.149 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[26] ; MAIN_CLK ; +; -0.146 ns ; 1.000 ns ; 1.146 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[1] ; MAIN_CLK ; +; -0.145 ns ; 1.000 ns ; 1.145 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[5] ; MAIN_CLK ; +; -0.142 ns ; 1.000 ns ; 1.142 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[9] ; MAIN_CLK ; +; -0.141 ns ; 1.000 ns ; 1.141 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[10] ; MAIN_CLK ; +; -0.140 ns ; 1.000 ns ; 1.140 ns ; FB_AD[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[4] ; MAIN_CLK ; +; -0.137 ns ; 1.000 ns ; 1.137 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[3] ; MAIN_CLK ; +; -0.134 ns ; 1.000 ns ; 1.134 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[7] ; MAIN_CLK ; +; -0.130 ns ; 1.000 ns ; 1.130 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[22] ; MAIN_CLK ; +; -0.130 ns ; 1.000 ns ; 1.130 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[10] ; MAIN_CLK ; +; -0.125 ns ; 1.000 ns ; 1.125 ns ; FB_AD[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[7] ; MAIN_CLK ; +; -0.121 ns ; 1.000 ns ; 1.121 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[0] ; MAIN_CLK ; +; -0.121 ns ; 1.000 ns ; 1.121 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[2] ; MAIN_CLK ; +; -0.113 ns ; 1.000 ns ; 1.113 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[5] ; MAIN_CLK ; +; -0.109 ns ; 1.000 ns ; 1.109 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[7] ; MAIN_CLK ; +; -0.108 ns ; 1.000 ns ; 1.108 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[2] ; MAIN_CLK ; +; -0.099 ns ; 1.000 ns ; 1.099 ns ; FB_AD[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[10] ; MAIN_CLK ; +; -0.094 ns ; 1.000 ns ; 1.094 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[19] ; MAIN_CLK ; +; -0.092 ns ; 1.000 ns ; 1.092 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[9] ; MAIN_CLK ; +; -0.090 ns ; 1.000 ns ; 1.090 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[10] ; MAIN_CLK ; +; -0.089 ns ; 1.000 ns ; 1.089 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[23] ; MAIN_CLK ; +; -0.087 ns ; 1.000 ns ; 1.087 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[3] ; MAIN_CLK ; +; -0.086 ns ; 1.000 ns ; 1.086 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[5] ; MAIN_CLK ; +; -0.085 ns ; 1.000 ns ; 1.085 ns ; FB_AD[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[9] ; MAIN_CLK ; +; -0.081 ns ; 1.000 ns ; 1.081 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; +; -0.079 ns ; 1.000 ns ; 1.079 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[24] ; MAIN_CLK ; +; -0.078 ns ; 1.000 ns ; 1.078 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[9] ; MAIN_CLK ; +; -0.077 ns ; 1.000 ns ; 1.077 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[9] ; MAIN_CLK ; +; -0.075 ns ; 1.000 ns ; 1.075 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[2] ; MAIN_CLK ; +; -0.074 ns ; 1.000 ns ; 1.074 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[21] ; MAIN_CLK ; +; -0.070 ns ; 1.000 ns ; 1.070 ns ; FB_AD[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[1] ; MAIN_CLK ; +; -0.070 ns ; 1.000 ns ; 1.070 ns ; FB_AD[14] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[14] ; MAIN_CLK ; +; -0.068 ns ; 1.000 ns ; 1.068 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[5] ; MAIN_CLK ; +; -0.068 ns ; 1.000 ns ; 1.068 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; +; -0.065 ns ; 1.000 ns ; 1.065 ns ; FB_AD[14] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[14] ; MAIN_CLK ; +; -0.064 ns ; 1.000 ns ; 1.064 ns ; FB_AD[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[7] ; MAIN_CLK ; +; -0.064 ns ; 1.000 ns ; 1.064 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[10] ; MAIN_CLK ; +; -0.062 ns ; 1.000 ns ; 1.062 ns ; FB_AD[27] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[27] ; MAIN_CLK ; +; -0.059 ns ; 1.000 ns ; 1.059 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[3] ; MAIN_CLK ; +; -0.057 ns ; 1.000 ns ; 1.057 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[4] ; MAIN_CLK ; +; -0.055 ns ; 1.000 ns ; 1.055 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[18] ; MAIN_CLK ; +; -0.055 ns ; 1.000 ns ; 1.055 ns ; FB_AD[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[6] ; MAIN_CLK ; +; -0.055 ns ; 1.000 ns ; 1.055 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[25] ; MAIN_CLK ; +; -0.053 ns ; 1.000 ns ; 1.053 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[9] ; MAIN_CLK ; +; -0.047 ns ; 1.000 ns ; 1.047 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[3] ; MAIN_CLK ; +; -0.047 ns ; 1.000 ns ; 1.047 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[9] ; MAIN_CLK ; +; -0.046 ns ; 1.000 ns ; 1.046 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[7] ; MAIN_CLK ; +; -0.042 ns ; 1.000 ns ; 1.042 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[18] ; MAIN_CLK ; +; -0.042 ns ; 1.000 ns ; 1.042 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[8] ; MAIN_CLK ; +; -0.039 ns ; 1.000 ns ; 1.039 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[21] ; MAIN_CLK ; +; -0.037 ns ; 1.000 ns ; 1.037 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[7] ; MAIN_CLK ; +; -0.037 ns ; 1.000 ns ; 1.037 ns ; FB_AD[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[4] ; MAIN_CLK ; +; -0.035 ns ; 1.000 ns ; 1.035 ns ; FB_AD[14] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[14] ; MAIN_CLK ; +; -0.033 ns ; 1.000 ns ; 1.033 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[20] ; MAIN_CLK ; +; -0.028 ns ; 1.000 ns ; 1.028 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[4] ; MAIN_CLK ; +; -0.026 ns ; 1.000 ns ; 1.026 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[2] ; MAIN_CLK ; +; -0.022 ns ; 1.000 ns ; 1.022 ns ; FB_AD[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[0] ; MAIN_CLK ; +; -0.018 ns ; 1.000 ns ; 1.018 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[7] ; MAIN_CLK ; +; -0.018 ns ; 1.000 ns ; 1.018 ns ; FB_AD[12] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[12] ; MAIN_CLK ; +; -0.017 ns ; 1.000 ns ; 1.017 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[17] ; MAIN_CLK ; +; -0.017 ns ; 1.000 ns ; 1.017 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[7] ; MAIN_CLK ; +; -0.011 ns ; 1.000 ns ; 1.011 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[3] ; MAIN_CLK ; +; -0.010 ns ; 1.000 ns ; 1.010 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[3] ; MAIN_CLK ; +; -0.004 ns ; 1.000 ns ; 1.004 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[3] ; MAIN_CLK ; +; 0.007 ns ; 1.000 ns ; 0.993 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[2] ; MAIN_CLK ; +; 0.008 ns ; 1.000 ns ; 0.992 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[25] ; MAIN_CLK ; +; 0.009 ns ; 1.000 ns ; 0.991 ns ; FB_AD[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[10] ; MAIN_CLK ; +; 0.009 ns ; 1.000 ns ; 0.991 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[10] ; MAIN_CLK ; +; 0.010 ns ; 1.000 ns ; 0.990 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[25] ; MAIN_CLK ; +; 0.015 ns ; 1.000 ns ; 0.985 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[2] ; MAIN_CLK ; +; 0.018 ns ; 1.000 ns ; 0.982 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[2] ; MAIN_CLK ; +; 0.021 ns ; 1.000 ns ; 0.979 ns ; FB_AD[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[1] ; MAIN_CLK ; +; 0.022 ns ; 1.000 ns ; 0.978 ns ; FB_AD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[2] ; MAIN_CLK ; +; 0.027 ns ; 1.000 ns ; 0.973 ns ; FB_AD[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[7] ; MAIN_CLK ; +; 0.033 ns ; 1.000 ns ; 0.967 ns ; FB_AD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[2] ; MAIN_CLK ; +; 0.036 ns ; 1.000 ns ; 0.964 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[6] ; MAIN_CLK ; +; 0.042 ns ; 1.000 ns ; 0.958 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[8] ; MAIN_CLK ; +; 0.044 ns ; 1.000 ns ; 0.956 ns ; FB_AD[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[0] ; MAIN_CLK ; +; 0.045 ns ; 1.000 ns ; 0.955 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[22] ; MAIN_CLK ; +; 0.045 ns ; 1.000 ns ; 0.955 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[10] ; MAIN_CLK ; +; 0.046 ns ; 1.000 ns ; 0.954 ns ; FB_AD[14] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[14] ; MAIN_CLK ; +; 0.047 ns ; 1.000 ns ; 0.953 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[3] ; MAIN_CLK ; +; 0.049 ns ; 1.000 ns ; 0.951 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[6] ; MAIN_CLK ; +; 0.049 ns ; 1.000 ns ; 0.951 ns ; VD[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[14] ; MAIN_CLK ; +; 0.049 ns ; 1.000 ns ; 0.951 ns ; VD[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[5] ; MAIN_CLK ; +; 0.049 ns ; 1.000 ns ; 0.951 ns ; VD[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[5] ; MAIN_CLK ; +; 0.050 ns ; 1.000 ns ; 0.950 ns ; VD[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[14] ; MAIN_CLK ; +; 0.050 ns ; 1.000 ns ; 0.950 ns ; RI ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|\EDGE_ENA:LOCK[14] ; MAIN_CLK ; +; 0.054 ns ; 1.000 ns ; 0.946 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[3] ; MAIN_CLK ; +; 0.054 ns ; 1.000 ns ; 0.946 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[2] ; MAIN_CLK ; +; 0.055 ns ; 1.000 ns ; 0.945 ns ; FB_AD[29] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[29] ; MAIN_CLK ; +; 0.055 ns ; 1.000 ns ; 0.945 ns ; VD[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[4] ; MAIN_CLK ; +; 0.057 ns ; 1.000 ns ; 0.943 ns ; VD[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[4] ; MAIN_CLK ; +; 0.064 ns ; 1.000 ns ; 0.936 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[20] ; MAIN_CLK ; +; 0.078 ns ; 1.000 ns ; 0.922 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[2] ; MAIN_CLK ; +; 0.079 ns ; 1.000 ns ; 0.921 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[3] ; MAIN_CLK ; +; 0.079 ns ; 1.000 ns ; 0.921 ns ; VD[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[8] ; MAIN_CLK ; +; 0.079 ns ; 1.000 ns ; 0.921 ns ; VD[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[8] ; MAIN_CLK ; +; 0.081 ns ; 1.000 ns ; 0.919 ns ; VD[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[7] ; MAIN_CLK ; +; 0.082 ns ; 1.000 ns ; 0.918 ns ; VD[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[7] ; MAIN_CLK ; +; 0.091 ns ; 1.000 ns ; 0.909 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[1] ; MAIN_CLK ; +; 0.098 ns ; 1.000 ns ; 0.902 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[3] ; MAIN_CLK ; +; 0.106 ns ; 1.000 ns ; 0.894 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[9] ; MAIN_CLK ; +; 0.107 ns ; 1.000 ns ; 0.893 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[16] ; MAIN_CLK ; +; 0.109 ns ; 1.000 ns ; 0.891 ns ; FB_AD[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[0] ; MAIN_CLK ; +; 0.110 ns ; 1.000 ns ; 0.890 ns ; FB_AD[27] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[27] ; MAIN_CLK ; +; 0.114 ns ; 1.000 ns ; 0.886 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; +; 0.119 ns ; 1.000 ns ; 0.881 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[21] ; MAIN_CLK ; +; 0.125 ns ; 1.000 ns ; 0.875 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[4] ; MAIN_CLK ; +; 0.125 ns ; 1.000 ns ; 0.875 ns ; FB_AD[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[5] ; MAIN_CLK ; +; 0.128 ns ; 1.000 ns ; 0.872 ns ; FB_AD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[2] ; MAIN_CLK ; +; 0.131 ns ; 1.000 ns ; 0.869 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[21] ; MAIN_CLK ; +; 0.131 ns ; 1.000 ns ; 0.869 ns ; FB_AD[29] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[29] ; MAIN_CLK ; +; 0.132 ns ; 1.000 ns ; 0.868 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; +; 0.133 ns ; 1.000 ns ; 0.867 ns ; FB_AD[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[8] ; MAIN_CLK ; +; 0.136 ns ; 1.000 ns ; 0.864 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[0] ; MAIN_CLK ; +; 0.148 ns ; 1.000 ns ; 0.852 ns ; FB_AD[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[9] ; MAIN_CLK ; +; 0.149 ns ; 1.000 ns ; 0.851 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[6] ; MAIN_CLK ; +; 0.151 ns ; 1.000 ns ; 0.849 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[0] ; MAIN_CLK ; +; 0.151 ns ; 1.000 ns ; 0.849 ns ; FB_AD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[2] ; MAIN_CLK ; +; 0.158 ns ; 1.000 ns ; 0.842 ns ; FB_AD[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[7] ; MAIN_CLK ; +; 0.159 ns ; 1.000 ns ; 0.841 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[7] ; MAIN_CLK ; +; 0.159 ns ; 1.000 ns ; 0.841 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[22] ; MAIN_CLK ; +; 0.161 ns ; 1.000 ns ; 0.839 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[4] ; MAIN_CLK ; +; 0.163 ns ; 1.000 ns ; 0.837 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[0] ; MAIN_CLK ; +; 0.168 ns ; 1.000 ns ; 0.832 ns ; FB_AD[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[7] ; MAIN_CLK ; +; 0.170 ns ; 1.000 ns ; 0.830 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; +; 0.170 ns ; 1.000 ns ; 0.830 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[6] ; MAIN_CLK ; +; 0.172 ns ; 1.000 ns ; 0.828 ns ; FB_AD[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[8] ; MAIN_CLK ; +; 0.178 ns ; 1.000 ns ; 0.822 ns ; FB_AD[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[10] ; MAIN_CLK ; +; 0.180 ns ; 1.000 ns ; 0.820 ns ; FB_AD[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[10] ; MAIN_CLK ; +; 0.181 ns ; 1.000 ns ; 0.819 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[1] ; MAIN_CLK ; +; 0.186 ns ; 1.000 ns ; 0.814 ns ; FB_AD[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[0] ; MAIN_CLK ; +; 0.188 ns ; 1.000 ns ; 0.812 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[0] ; MAIN_CLK ; +; 0.191 ns ; 1.000 ns ; 0.809 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[26] ; MAIN_CLK ; +; 0.195 ns ; 1.000 ns ; 0.805 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; +; 0.198 ns ; 1.000 ns ; 0.802 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[5] ; MAIN_CLK ; +; 0.201 ns ; 1.000 ns ; 0.799 ns ; FB_AD[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[8] ; MAIN_CLK ; +; 0.202 ns ; 1.000 ns ; 0.798 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[1] ; MAIN_CLK ; +; 0.209 ns ; 1.000 ns ; 0.791 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[4] ; MAIN_CLK ; +; 0.213 ns ; 1.000 ns ; 0.787 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_SHIFT_MODE[0] ; MAIN_CLK ; +; 0.216 ns ; 1.000 ns ; 0.784 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[20] ; MAIN_CLK ; +; 0.220 ns ; 1.000 ns ; 0.780 ns ; VD[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[26] ; MAIN_CLK ; +; 0.221 ns ; 1.000 ns ; 0.779 ns ; VD[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[26] ; MAIN_CLK ; +; 0.228 ns ; 1.000 ns ; 0.772 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[0] ; MAIN_CLK ; +; 0.228 ns ; 1.000 ns ; 0.772 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[5] ; MAIN_CLK ; +; 0.233 ns ; 1.000 ns ; 0.767 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[3] ; MAIN_CLK ; +; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ++-----------------------------------------+-----------------------------------------------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Board Trace Model Assignments ; ++---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+ +; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; ++---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+ +; CLK24M576 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; LP_STR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; CLK25M ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nACSI_ACK ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nACSI_RESET ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nACSI_CS ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; ACSI_DIR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; ACSI_A1 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nSCSI_ACK ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nSCSI_ATN ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SCSI_DIR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; MIDI_OLR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; MIDI_TLR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; TxD ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; RTS ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; DTR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; AMKB_TX ; 3.3-V LVCMOS ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IDE_RES ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nIDE_CS0 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nIDE_CS1 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nIDE_WR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nIDE_RD ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nCF_CS0 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nCF_CS1 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nROM3 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nROM4 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nRP_UDS ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nRP_LDS ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nSDSEL ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nWR_GATE ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nWR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; YM_QA ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; YM_QB ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; YM_QC ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SD_CLK ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; DSA_D ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nVWE ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nVCAS ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nVRAS ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nVCS ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nPD_VGA ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; TIN0 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nSRCS ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nSRBLE ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nSRBHE ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nSRWE ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nDREQ1 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; LED_FPGA_OK ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nSROE ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VCKE ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nFB_TA ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nDDR_CLK ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; DDR_CLK ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VSYNC_PAD ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; HSYNC_PAD ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nBLANK_PAD ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; PIXEL_CLK_PAD ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nSYNC ; 3.0-V LVCMOS ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nMOT_ON ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nSTEP_DIR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nSTEP ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; CLKUSB ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; LPDIR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; BA[1] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; BA[0] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nIRQ[7] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nIRQ[6] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nIRQ[5] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nIRQ[4] ; 3.0-V LVCMOS ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nIRQ[3] ; 3.0-V LVCMOS ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nIRQ[2] ; 3.0-V LVCMOS ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VA[12] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VA[11] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VA[10] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VA[9] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VA[8] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VA[7] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VA[6] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VA[5] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VA[4] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VA[3] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VA[2] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VA[1] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VA[0] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VB[7] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VB[6] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VB[5] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VB[4] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VB[3] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VB[2] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VB[1] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VB[0] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VDM[3] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VDM[2] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VDM[1] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VDM[0] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VG[7] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VG[6] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VG[5] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VG[4] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VG[3] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VG[2] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VG[1] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VG[0] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VR[7] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VR[6] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VR[5] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VR[4] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VR[3] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VR[2] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VR[1] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VR[0] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[31] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[30] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[29] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[28] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[27] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[26] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[25] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[24] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[23] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[22] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[21] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[20] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[19] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[18] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[17] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[16] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[15] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[14] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[13] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[12] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[11] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[10] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[9] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[8] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[7] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[6] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[5] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[4] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[3] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[2] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[1] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; FB_AD[0] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[31] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[30] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[29] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[28] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[27] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[26] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[25] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[24] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[23] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[22] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[21] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[20] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[19] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[18] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[17] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[16] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[15] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[14] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[13] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[12] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[11] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[10] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[9] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[8] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[7] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[6] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[5] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[4] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[3] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[2] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[1] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VD[0] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VDQS[3] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VDQS[2] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VDQS[1] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; VDQS[0] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[17] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[16] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[15] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[14] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[13] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[12] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[11] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[10] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[9] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[8] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[7] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[6] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[5] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[4] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[3] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[2] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[1] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; IO[0] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[15] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[14] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[13] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[12] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[11] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[10] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[9] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[8] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[7] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[6] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[5] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[4] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[3] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[2] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[1] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SRD[0] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SCSI_PAR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nSCSI_SEL ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nSCSI_BUSY ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; nSCSI_RST ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SD_CD_DATA3 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SD_CMD_D1 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; ACSI_D[7] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; ACSI_D[6] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; ACSI_D[5] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; ACSI_D[4] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; ACSI_D[3] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; ACSI_D[2] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; ACSI_D[1] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; ACSI_D[0] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; LP_D[7] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; LP_D[6] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; LP_D[5] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; LP_D[4] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; LP_D[3] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; LP_D[2] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; LP_D[1] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; LP_D[0] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SCSI_D[7] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SCSI_D[6] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SCSI_D[5] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SCSI_D[4] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SCSI_D[3] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SCSI_D[2] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SCSI_D[1] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; SCSI_D[0] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; +; ~ALTERA_nCEO~ ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; ++---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+ + + ++----------------------------------------------------------------------------+ +; Input Transition Times ; ++-------------------------+--------------+-----------------+-----------------+ +; Pin ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ; ++-------------------------+--------------+-----------------+-----------------+ +; nFB_BURST ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nACSI_DRQ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nACSI_INT ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nSCSI_DRQ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nSCSI_MSG ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nDCHG ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SD_DATA0 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SD_DATA1 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SD_DATA2 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SD_CARD_DEDECT ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SD_WP ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nDACK0 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; WP_CF_CARD ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nSCSI_C_D ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nSCSI_I_O ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nFB_CS3 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; TOUT0 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nMASTER ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[31] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[30] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[29] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[28] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[27] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[26] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[25] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[24] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[23] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[22] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[21] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[20] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[19] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[18] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[17] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[16] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[15] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[14] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[13] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[12] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[11] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[10] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[9] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[8] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[4] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[3] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[2] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_AD[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; VD[31] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[30] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[29] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[28] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[27] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[26] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[25] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[24] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[23] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[22] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[21] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[20] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[19] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[18] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[17] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[16] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[15] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[14] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[13] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[12] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[11] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[10] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[9] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[8] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[7] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[6] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[5] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[4] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[3] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[2] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[1] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VD[0] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VDQS[3] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VDQS[2] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VDQS[1] ; 2.5 V ; 2000 ps ; 2000 ps ; +; VDQS[0] ; 2.5 V ; 2000 ps ; 2000 ps ; +; IO[17] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[16] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[15] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[14] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[13] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[12] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[11] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[10] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[9] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[8] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[4] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[3] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[2] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IO[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[15] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[14] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[13] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[12] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[11] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[10] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[9] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[8] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[4] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[3] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[2] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SRD[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SCSI_PAR ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nSCSI_SEL ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nSCSI_BUSY ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nSCSI_RST ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SD_CD_DATA3 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SD_CMD_D1 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; ACSI_D[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; ACSI_D[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; ACSI_D[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; ACSI_D[4] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; ACSI_D[3] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; ACSI_D[2] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; ACSI_D[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; ACSI_D[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; LP_D[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; LP_D[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; LP_D[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; LP_D[4] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; LP_D[3] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; LP_D[2] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; LP_D[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; LP_D[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SCSI_D[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SCSI_D[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SCSI_D[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SCSI_D[4] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SCSI_D[3] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SCSI_D[2] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SCSI_D[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; SCSI_D[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nRSTO_MCF ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nFB_WR ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nFB_CS1 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_SIZE1 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_SIZE0 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; FB_ALE ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nFB_CS2 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; MAIN_CLK ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nDACK1 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nFB_OE ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IDE_RDY ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; CLK33M ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; HD_DD ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nINDEX ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; RxD ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nWP ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; LP_BUSY ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; DCD ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; CTS ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; TRACK00 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; IDE_INT ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; RI ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nPCI_INTD ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nPCI_INTC ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nPCI_INTB ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nPCI_INTA ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; DVI_INT ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; E0_INT ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; PIC_INT ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; PIC_AMKB_RX ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; MIDI_IN ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; nRD_DATA ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; AMKB_RX ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; ~ALTERA_ASDO_DATA1~ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; ~ALTERA_DCLK~ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; ~ALTERA_DATA0~ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; +; ~ALTERA_DEV_OE~ ; 2.5 V ; 2000 ps ; 2000 ps ; +; ~ALTERA_DEV_CLRn~ ; 2.5 V ; 2000 ps ; 2000 ps ; ++-------------------------+--------------+-----------------+-----------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Slow Corner Signal Integrity Metrics ; ++---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+ +; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ; ++---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+ +; CLK24M576 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; LP_STR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; CLK25M ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0394 V ; 0.292 V ; 0.188 V ; 9.15e-010 s ; 8.35e-010 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0394 V ; 0.292 V ; 0.188 V ; 9.15e-010 s ; 8.35e-010 s ; No ; Yes ; +; nACSI_ACK ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nACSI_RESET ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nACSI_CS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; ACSI_DIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; ACSI_A1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nSCSI_ACK ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nSCSI_ATN ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; SCSI_DIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; MIDI_OLR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; +; MIDI_TLR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; TxD ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; RTS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; DTR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; +; AMKB_TX ; 3.3-V LVCMOS ; 0 s ; 0 s ; 3.08 V ; 3.36e-006 V ; 3.09 V ; -0.013 V ; 0.103 V ; 0.224 V ; 1.59e-009 s ; 1.71e-009 s ; Yes ; Yes ; 3.08 V ; 3.36e-006 V ; 3.09 V ; -0.013 V ; 0.103 V ; 0.224 V ; 1.59e-009 s ; 1.71e-009 s ; Yes ; Yes ; +; IDE_RES ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; +; nIDE_CS0 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nIDE_CS1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nIDE_WR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nIDE_RD ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nCF_CS0 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nCF_CS1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nROM3 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nROM4 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nRP_UDS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nRP_LDS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0394 V ; 0.292 V ; 0.188 V ; 9.15e-010 s ; 8.35e-010 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0394 V ; 0.292 V ; 0.188 V ; 9.15e-010 s ; 8.35e-010 s ; No ; Yes ; +; nSDSEL ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; nWR_GATE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; +; nWR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; YM_QA ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; YM_QB ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; YM_QC ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SD_CLK ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; +; DSA_D ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; nVWE ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; nVCAS ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; nVRAS ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; nVCS ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; +; nPD_VGA ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; TIN0 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; +; nSRCS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; nSRBLE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; nSRBHE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; nSRWE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; nDREQ1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; LED_FPGA_OK ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 1.97e-006 V ; 2.34 V ; -0.00258 V ; 0.168 V ; 0.069 V ; 1.53e-009 s ; 1.92e-009 s ; No ; Yes ; 2.32 V ; 1.97e-006 V ; 2.34 V ; -0.00258 V ; 0.168 V ; 0.069 V ; 1.53e-009 s ; 1.92e-009 s ; No ; Yes ; +; nSROE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; VCKE ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; nFB_TA ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nDDR_CLK ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; DDR_CLK ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VSYNC_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; +; HSYNC_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; nBLANK_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; PIXEL_CLK_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; nSYNC ; 3.0-V LVCMOS ; 0 s ; 0 s ; 2.8 V ; 6.97e-007 V ; 2.86 V ; -0.0234 V ; 0.145 V ; 0.061 V ; 4.67e-010 s ; 4.98e-010 s ; Yes ; Yes ; 2.8 V ; 6.97e-007 V ; 2.86 V ; -0.0234 V ; 0.145 V ; 0.061 V ; 4.67e-010 s ; 4.98e-010 s ; Yes ; Yes ; +; nMOT_ON ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; nSTEP_DIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; nSTEP ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; CLKUSB ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; LPDIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; BA[1] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; BA[0] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.33 V ; -0.00279 V ; 0.14 V ; 0.06 V ; 2.15e-009 s ; 2.83e-009 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.33 V ; -0.00279 V ; 0.14 V ; 0.06 V ; 2.15e-009 s ; 2.83e-009 s ; Yes ; Yes ; +; nIRQ[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nIRQ[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nIRQ[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; +; nIRQ[4] ; 3.0-V LVCMOS ; 0 s ; 0 s ; 2.8 V ; 1.1e-006 V ; 2.84 V ; -0.0267 V ; 0.263 V ; 0.124 V ; 7.35e-010 s ; 8.02e-010 s ; Yes ; Yes ; 2.8 V ; 1.1e-006 V ; 2.84 V ; -0.0267 V ; 0.263 V ; 0.124 V ; 7.35e-010 s ; 8.02e-010 s ; Yes ; Yes ; +; nIRQ[3] ; 3.0-V LVCMOS ; 0 s ; 0 s ; 2.8 V ; 1.1e-006 V ; 2.84 V ; -0.0267 V ; 0.263 V ; 0.124 V ; 7.35e-010 s ; 8.02e-010 s ; Yes ; Yes ; 2.8 V ; 1.1e-006 V ; 2.84 V ; -0.0267 V ; 0.263 V ; 0.124 V ; 7.35e-010 s ; 8.02e-010 s ; Yes ; Yes ; +; nIRQ[2] ; 3.0-V LVCMOS ; 0 s ; 0 s ; 2.8 V ; 1.1e-006 V ; 2.84 V ; -0.0267 V ; 0.263 V ; 0.124 V ; 7.35e-010 s ; 8.02e-010 s ; Yes ; Yes ; 2.8 V ; 1.1e-006 V ; 2.84 V ; -0.0267 V ; 0.263 V ; 0.124 V ; 7.35e-010 s ; 8.02e-010 s ; Yes ; Yes ; +; VA[12] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; +; VA[11] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VA[10] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VA[9] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VA[8] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VA[7] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VA[6] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VA[5] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VA[4] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VA[3] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VA[2] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VA[1] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VA[0] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; +; VB[7] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; +; VB[6] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VB[5] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VB[4] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VB[3] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VB[2] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VB[1] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VB[0] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VDM[3] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; +; VDM[2] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VDM[1] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; +; VDM[0] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VG[7] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VG[6] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VG[5] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VG[4] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VG[3] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; +; VG[2] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VG[1] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VG[0] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VR[7] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VR[6] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; +; VR[5] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VR[4] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VR[3] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VR[2] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VR[1] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; VR[0] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; +; FB_AD[31] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[30] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[29] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[28] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[27] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; +; FB_AD[26] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[25] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[24] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[23] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[22] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[21] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[20] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[19] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[18] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; +; FB_AD[17] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[16] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[15] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[14] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[13] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[12] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[11] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[10] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[9] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[8] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; +; FB_AD[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; FB_AD[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; VD[31] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VD[30] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; +; VD[29] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VD[28] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VD[27] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VD[26] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VD[25] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VD[24] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VD[23] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VD[22] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; +; VD[21] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VD[20] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VD[19] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VD[18] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VD[17] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VD[16] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VD[15] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VD[14] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VD[13] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.33 V ; -0.00279 V ; 0.14 V ; 0.06 V ; 2.15e-009 s ; 2.83e-009 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.33 V ; -0.00279 V ; 0.14 V ; 0.06 V ; 2.15e-009 s ; 2.83e-009 s ; Yes ; Yes ; +; VD[12] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VD[11] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VD[10] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; +; VD[9] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VD[8] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VD[7] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VD[6] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VD[5] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.33 V ; -0.00279 V ; 0.14 V ; 0.06 V ; 2.15e-009 s ; 2.83e-009 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.33 V ; -0.00279 V ; 0.14 V ; 0.06 V ; 2.15e-009 s ; 2.83e-009 s ; Yes ; Yes ; +; VD[4] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VD[3] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VD[2] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VD[1] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VD[0] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VDQS[3] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VDQS[2] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; +; VDQS[1] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; VDQS[0] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; +; IO[17] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; IO[16] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; IO[15] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; IO[14] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; IO[13] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; +; IO[12] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; IO[11] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; IO[10] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; IO[9] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; IO[8] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; IO[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; IO[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; IO[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; +; IO[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; IO[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; IO[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; IO[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; IO[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SRD[15] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SRD[14] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SRD[13] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SRD[12] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SRD[11] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SRD[10] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SRD[9] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SRD[8] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SRD[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SRD[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SRD[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SRD[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; +; SRD[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SRD[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SRD[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SRD[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; +; SCSI_PAR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nSCSI_SEL ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nSCSI_BUSY ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; nSCSI_RST ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; SD_CD_DATA3 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SD_CMD_D1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; ACSI_D[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; ACSI_D[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; +; ACSI_D[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; ACSI_D[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; ACSI_D[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; ACSI_D[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; ACSI_D[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; +; ACSI_D[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; LP_D[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; LP_D[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; LP_D[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; LP_D[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; +; LP_D[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; LP_D[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; LP_D[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; LP_D[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; +; SCSI_D[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; SCSI_D[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; SCSI_D[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; SCSI_D[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; SCSI_D[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; SCSI_D[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; SCSI_D[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; SCSI_D[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; +; ~ALTERA_nCEO~ ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 1.43e-006 V ; 2.84 V ; -0.0141 V ; 0.183 V ; 0.066 V ; 8.84e-010 s ; 1.02e-009 s ; No ; Yes ; 2.8 V ; 1.43e-006 V ; 2.84 V ; -0.0141 V ; 0.183 V ; 0.066 V ; 8.84e-010 s ; 1.02e-009 s ; No ; Yes ; ++---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Fast Corner Signal Integrity Metrics ; ++---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+ +; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ; ++---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+ +; CLK24M576 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; LP_STR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; CLK25M ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.57 V ; -0.0649 V ; 0.332 V ; 0.165 V ; 6.78e-010 s ; 6.19e-010 s ; No ; Yes ; 3.46 V ; 1.29e-007 V ; 3.57 V ; -0.0649 V ; 0.332 V ; 0.165 V ; 6.78e-010 s ; 6.19e-010 s ; No ; Yes ; +; nACSI_ACK ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nACSI_RESET ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nACSI_CS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; ACSI_DIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; ACSI_A1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nSCSI_ACK ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nSCSI_ATN ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; SCSI_DIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; MIDI_OLR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; +; MIDI_TLR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; TxD ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; RTS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; DTR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; +; AMKB_TX ; 3.3-V LVCMOS ; 0 s ; 0 s ; 3.46 V ; 2.1e-007 V ; 3.5 V ; -0.042 V ; 0.297 V ; 0.24 V ; 1.12e-009 s ; 1.29e-009 s ; No ; No ; 3.46 V ; 2.1e-007 V ; 3.5 V ; -0.042 V ; 0.297 V ; 0.24 V ; 1.12e-009 s ; 1.29e-009 s ; No ; No ; +; IDE_RES ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; +; nIDE_CS0 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nIDE_CS1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nIDE_WR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nIDE_RD ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nCF_CS0 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nCF_CS1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nROM3 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nROM4 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nRP_UDS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nRP_LDS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.57 V ; -0.0649 V ; 0.332 V ; 0.165 V ; 6.78e-010 s ; 6.19e-010 s ; No ; Yes ; 3.46 V ; 1.29e-007 V ; 3.57 V ; -0.0649 V ; 0.332 V ; 0.165 V ; 6.78e-010 s ; 6.19e-010 s ; No ; Yes ; +; nSDSEL ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; nWR_GATE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; +; nWR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; YM_QA ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; YM_QB ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; YM_QC ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SD_CLK ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; +; DSA_D ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; nVWE ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; nVCAS ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; nVRAS ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; nVCS ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; +; nPD_VGA ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; TIN0 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; +; nSRCS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; nSRBLE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; nSRBHE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; nSRWE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; nDREQ1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; LED_FPGA_OK ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 7.2e-008 V ; 2.68 V ; -0.0147 V ; 0.295 V ; 0.167 V ; 9.36e-010 s ; 1.3e-009 s ; No ; Yes ; 2.62 V ; 7.2e-008 V ; 2.68 V ; -0.0147 V ; 0.295 V ; 0.167 V ; 9.36e-010 s ; 1.3e-009 s ; No ; Yes ; +; nSROE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; VCKE ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; nFB_TA ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nDDR_CLK ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; DDR_CLK ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VSYNC_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; +; HSYNC_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; nBLANK_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; PIXEL_CLK_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; nSYNC ; 3.0-V LVCMOS ; 0 s ; 0 s ; 3.15 V ; 3.66e-008 V ; 3.29 V ; -0.0256 V ; 0.236 V ; 0.049 V ; 2.86e-010 s ; 3.59e-010 s ; Yes ; Yes ; 3.15 V ; 3.66e-008 V ; 3.29 V ; -0.0256 V ; 0.236 V ; 0.049 V ; 2.86e-010 s ; 3.59e-010 s ; Yes ; Yes ; +; nMOT_ON ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; nSTEP_DIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; nSTEP ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; CLKUSB ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; LPDIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; BA[1] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; BA[0] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.65 V ; -0.00959 V ; 0.236 V ; 0.105 V ; 1.48e-009 s ; 2e-009 s ; No ; Yes ; 2.62 V ; 2.33e-008 V ; 2.65 V ; -0.00959 V ; 0.236 V ; 0.105 V ; 1.48e-009 s ; 2e-009 s ; No ; Yes ; +; nIRQ[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nIRQ[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nIRQ[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; +; nIRQ[4] ; 3.0-V LVCMOS ; 0 s ; 0 s ; 3.15 V ; 5.7e-008 V ; 3.25 V ; -0.0382 V ; 0.318 V ; 0.098 V ; 5.02e-010 s ; 5.55e-010 s ; No ; Yes ; 3.15 V ; 5.7e-008 V ; 3.25 V ; -0.0382 V ; 0.318 V ; 0.098 V ; 5.02e-010 s ; 5.55e-010 s ; No ; Yes ; +; nIRQ[3] ; 3.0-V LVCMOS ; 0 s ; 0 s ; 3.15 V ; 5.7e-008 V ; 3.25 V ; -0.0382 V ; 0.318 V ; 0.098 V ; 5.02e-010 s ; 5.55e-010 s ; No ; Yes ; 3.15 V ; 5.7e-008 V ; 3.25 V ; -0.0382 V ; 0.318 V ; 0.098 V ; 5.02e-010 s ; 5.55e-010 s ; No ; Yes ; +; nIRQ[2] ; 3.0-V LVCMOS ; 0 s ; 0 s ; 3.15 V ; 5.7e-008 V ; 3.25 V ; -0.0382 V ; 0.318 V ; 0.098 V ; 5.02e-010 s ; 5.55e-010 s ; No ; Yes ; 3.15 V ; 5.7e-008 V ; 3.25 V ; -0.0382 V ; 0.318 V ; 0.098 V ; 5.02e-010 s ; 5.55e-010 s ; No ; Yes ; +; VA[12] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; +; VA[11] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VA[10] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VA[9] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VA[8] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VA[7] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VA[6] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VA[5] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VA[4] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VA[3] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VA[2] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VA[1] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VA[0] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; +; VB[7] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; +; VB[6] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VB[5] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VB[4] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VB[3] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VB[2] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VB[1] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VB[0] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VDM[3] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; +; VDM[2] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VDM[1] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; +; VDM[0] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VG[7] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VG[6] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VG[5] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VG[4] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VG[3] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; +; VG[2] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VG[1] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VG[0] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VR[7] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VR[6] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; +; VR[5] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VR[4] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VR[3] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VR[2] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VR[1] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; VR[0] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; +; FB_AD[31] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[30] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[29] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[28] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[27] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; +; FB_AD[26] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[25] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[24] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[23] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[22] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[21] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[20] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[19] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[18] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; +; FB_AD[17] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[16] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[15] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[14] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[13] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[12] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[11] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[10] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[9] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[8] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; +; FB_AD[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; FB_AD[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; VD[31] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VD[30] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; +; VD[29] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VD[28] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VD[27] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VD[26] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VD[25] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VD[24] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VD[23] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VD[22] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; +; VD[21] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VD[20] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VD[19] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VD[18] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VD[17] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VD[16] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VD[15] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VD[14] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VD[13] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.65 V ; -0.00959 V ; 0.236 V ; 0.105 V ; 1.48e-009 s ; 2e-009 s ; No ; Yes ; 2.62 V ; 2.33e-008 V ; 2.65 V ; -0.00959 V ; 0.236 V ; 0.105 V ; 1.48e-009 s ; 2e-009 s ; No ; Yes ; +; VD[12] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VD[11] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VD[10] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; +; VD[9] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VD[8] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VD[7] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VD[6] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VD[5] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.65 V ; -0.00959 V ; 0.236 V ; 0.105 V ; 1.48e-009 s ; 2e-009 s ; No ; Yes ; 2.62 V ; 2.33e-008 V ; 2.65 V ; -0.00959 V ; 0.236 V ; 0.105 V ; 1.48e-009 s ; 2e-009 s ; No ; Yes ; +; VD[4] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VD[3] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VD[2] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VD[1] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VD[0] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VDQS[3] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VDQS[2] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; +; VDQS[1] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; VDQS[0] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; +; IO[17] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; IO[16] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; IO[15] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; IO[14] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; IO[13] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; +; IO[12] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; IO[11] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; IO[10] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; IO[9] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; IO[8] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; IO[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; IO[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; IO[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; +; IO[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; IO[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; IO[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; IO[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; IO[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SRD[15] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SRD[14] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SRD[13] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SRD[12] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SRD[11] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SRD[10] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SRD[9] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SRD[8] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SRD[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SRD[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SRD[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SRD[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; +; SRD[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SRD[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SRD[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SRD[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; +; SCSI_PAR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nSCSI_SEL ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nSCSI_BUSY ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; nSCSI_RST ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; SD_CD_DATA3 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SD_CMD_D1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; ACSI_D[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; ACSI_D[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; +; ACSI_D[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; ACSI_D[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; ACSI_D[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; ACSI_D[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; ACSI_D[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; +; ACSI_D[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; LP_D[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; LP_D[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; LP_D[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; LP_D[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; +; LP_D[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; LP_D[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; LP_D[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; LP_D[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; +; SCSI_D[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; SCSI_D[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; SCSI_D[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; SCSI_D[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; SCSI_D[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; SCSI_D[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; SCSI_D[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; SCSI_D[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; +; ~ALTERA_nCEO~ ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 7.44e-008 V ; 3.24 V ; -0.0384 V ; 0.38 V ; 0.235 V ; 5.22e-010 s ; 7e-010 s ; No ; Yes ; 3.15 V ; 7.44e-008 V ; 3.24 V ; -0.0384 V ; 0.38 V ; 0.235 V ; 5.22e-010 s ; 7e-010 s ; No ; Yes ; ++---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Ignored Timing Assignments ; ++-----------------+----------+-----------------+------------------------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+ +; Option ; Setting ; From ; To ; Entity Name ; Help ; ++-----------------+----------+-----------------+------------------------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+ +; Cut Timing Path ; On ; delayed_wrptr_g ; rs_dgwp|dffpipe15|dffe16a ; dcfifo_8fi1 ; Node named delayed_wrptr_g removed during synthesis ; +; Clock Settings ; fast ; ; DDRCLK ; ; Node named DDRCLK removed during synthesis ; +; Clock Settings ; fast ; ; DDRCLK[0] ; ; Node named DDRCLK[0] removed during synthesis ; +; Clock Settings ; fast ; ; DDRCLK[1] ; ; Node named DDRCLK[1] removed during synthesis ; +; Clock Settings ; fast ; ; DDRCLK[2] ; ; Node named DDRCLK[2] removed during synthesis ; +; Clock Settings ; fast ; ; DDRCLK[3] ; ; Node named DDRCLK[3] removed during synthesis ; +; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDRCLK ; ; Node named Video:Fredi_Aschwanden|DDRCLK removed during synthesis ; +; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDRCLK[0] ; ; Node named Video:Fredi_Aschwanden|DDRCLK[0] removed during synthesis ; +; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDRCLK[1] ; ; Node named Video:Fredi_Aschwanden|DDRCLK[1] removed during synthesis ; +; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDRCLK[2] ; ; Node named Video:Fredi_Aschwanden|DDRCLK[2] removed during synthesis ; +; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDRCLK[3] ; ; Node named Video:Fredi_Aschwanden|DDRCLK[3] removed during synthesis ; +; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK ; ; No element named Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK was found in the netlist ; +; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[0] ; ; No element named Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[0] was found in the netlist ; +; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[1] ; ; No element named Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[1] was found in the netlist ; +; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[2] ; ; No element named Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[2] was found in the netlist ; +; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[3] ; ; No element named Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[3] was found in the netlist ; +; Maximum Delay ; 5 ns ; VD ; FB_AD ; ; No timing path applicable to specified source and destination ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; BA[0] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[3] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[7] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[1] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[16] ; VA[2] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[12] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[22] ; VA[8] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[0] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[8] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[10] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[17] ; VA[3] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[5] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[9] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[1] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[9] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[1] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[7] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[18] ; nVRAS ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[18] ; VA[4] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[6] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[10] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[2] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[24] ; VA[10] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[10] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[2] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[8] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[0] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[7] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[15] ; VA[1] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; BA[0] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[11] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[3] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[25] ; VA[11] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; BA[0] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[11] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[3] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[5] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; nVRAS ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; nVRAS ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[8] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[0] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; BA[1] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[12] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[4] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; BA[1] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[12] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[4] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[6] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[19] ; VA[5] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[23] ; VA[9] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[9] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[1] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[5] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[5] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; BA[0] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[11] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[3] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; nVRAS ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[10] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[2] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[14] ; VA[0] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[6] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[26] ; VA[12] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[6] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; BA[1] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[12] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[4] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[21] ; VA[7] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[11] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[7] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[9] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; nVRAS ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[20] ; VA[6] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; BA[1] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[4] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[8] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[0] ; ; Assignment is illegal for node and/or path ; +; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[2] ; ; Assignment is illegal for node and/or path ; ++-----------------+----------+-----------------+------------------------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+ + + ++--------------------------+ +; Timing Analyzer Messages ; ++--------------------------+ +Info: ******************************************************************* +Info: Running Quartus II Classic Timing Analyzer + Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition + Info: Processing started: Wed Dec 15 02:25:14 2010 +Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off firebeei1 -c firebee1 --timing_analysis_only +Warning: Timing Analysis is analyzing one or more combinational loops as latches + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[31]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[30]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[29]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[28]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[27]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[26]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[25]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[24]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[23]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[22]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[21]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[20]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[19]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[18]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[17]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[16]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[15]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[14]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[13]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[12]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[11]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[10]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[9]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[8]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[7]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[6]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[5]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[4]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[3]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[2]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[1]" is a latch + Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[0]" is a latch +Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled +Warning: Clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3]" frequency requirement of 47.96 MHz overrides "Cyclone III" PLL "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" input frequency requirement of 48.0 MHz +Warning: Clock Setting "fast" is unassigned +Warning: PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" input frequency requirement of 0.5 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported +Warning: PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[1]" input frequency requirement of 2.46 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported +Warning: PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[2]" input frequency requirement of 24.57 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported +Warning: PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" input frequency requirement of 2.0 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported +Warning: PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" input frequency requirement of 15.99 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported +Warning: PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" input frequency requirement of 24.98 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported +Warning: PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3]" input frequency requirement of 47.96 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported +Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" input frequency requirement of 132.01 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported +Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" input frequency requirement of 132.01 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported +Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" input frequency requirement of 132.01 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported +Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" input frequency requirement of 132.01 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported +Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" input frequency requirement of 66.0 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported +Warning: PLL "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" input frequency requirement of 95.92 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported +Warning: Found 38 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew + Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[3]" as buffer + Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[1]" as buffer + Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[4]" as buffer + Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[2]" as buffer + Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[5]" as buffer + Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[3]~23" as buffer + Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[1]~25" as buffer + Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[4]~22" as buffer + Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[2]~24" as buffer + Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[0]" as buffer + Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[6]" as buffer + Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[9]" as buffer + Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[8]" as buffer + Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[5]~21" as buffer + Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[0]~26" as buffer + Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[6]~20" as buffer + Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[9]~18" as buffer + Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[8]~19" as buffer + Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC" as buffer + Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC" as buffer + Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2]" as buffer + Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[0]" as buffer + Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[8]" as buffer + Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~31" as buffer + Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~30" as buffer + Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLK17M" as buffer + Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLK13M" as buffer + Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~2" as buffer + Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[2]" as buffer + Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7]" as buffer + Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[6]" as buffer + Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~0" as buffer + Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0]" as buffer + Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9]" as buffer + Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~4" as buffer + Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~3" as buffer + Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~29" as buffer + Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1" as buffer +Info: Found timing assignments -- calculating delays +Info: Slack time is 1.997 us for clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" between source register "lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0]" and destination register "lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17]" + Info: Fmax is 362.45 MHz (period= 2.759 ns) + Info: + Largest register to register requirement is 1999.813 ns + Info: + Setup relationship between source and destination is 1999.998 ns + Info: + Latch edge is 1990.420 ns + Info: Clock period of Destination clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" is 1999.998 ns with offset of -9.578 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: - Launch edge is -9.578 ns + Info: Clock period of Source clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" is 1999.998 ns with offset of -9.578 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: + Largest clock skew is -0.001 ns + Info: + Shortest clock path from clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" to destination register is 3.531 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' + Info: 2: + IC(1.914 ns) + CELL(0.000 ns) = 1.914 ns; Loc. = CLKCTRL_G14; Fanout = 52; COMB Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.083 ns) + CELL(0.534 ns) = 3.531 ns; Loc. = FF_X65_Y15_N27; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17]' + Info: Total cell delay = 0.534 ns ( 15.12 % ) + Info: Total interconnect delay = 2.997 ns ( 84.88 % ) + Info: - Longest clock path from clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" to source register is 3.532 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' + Info: 2: + IC(1.914 ns) + CELL(0.000 ns) = 1.914 ns; Loc. = CLKCTRL_G14; Fanout = 52; COMB Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.084 ns) + CELL(0.534 ns) = 3.532 ns; Loc. = FF_X65_Y16_N15; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0]' + Info: Total cell delay = 0.534 ns ( 15.12 % ) + Info: Total interconnect delay = 2.998 ns ( 84.88 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: - Micro setup delay of destination is -0.015 ns + Info: - Longest register to register delay is 2.574 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X65_Y16_N15; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0]' + Info: 2: + IC(0.325 ns) + CELL(0.446 ns) = 0.771 ns; Loc. = LCCOMB_X65_Y16_N14; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita0~COUT' + Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.829 ns; Loc. = LCCOMB_X65_Y16_N16; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita1~COUT' + Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 0.887 ns; Loc. = LCCOMB_X65_Y16_N18; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita2~COUT' + Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 0.945 ns; Loc. = LCCOMB_X65_Y16_N20; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita3~COUT' + Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.003 ns; Loc. = LCCOMB_X65_Y16_N22; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita4~COUT' + Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.061 ns; Loc. = LCCOMB_X65_Y16_N24; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita5~COUT' + Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.119 ns; Loc. = LCCOMB_X65_Y16_N26; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita6~COUT' + Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 1.177 ns; Loc. = LCCOMB_X65_Y16_N28; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita7~COUT' + Info: 10: + IC(0.000 ns) + CELL(0.058 ns) = 1.235 ns; Loc. = LCCOMB_X65_Y16_N30; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita8~COUT' + Info: 11: + IC(0.000 ns) + CELL(0.058 ns) = 1.293 ns; Loc. = LCCOMB_X65_Y15_N0; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita9~COUT' + Info: 12: + IC(0.000 ns) + CELL(0.058 ns) = 1.351 ns; Loc. = LCCOMB_X65_Y15_N2; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita10~COUT' + Info: 13: + IC(0.000 ns) + CELL(0.058 ns) = 1.409 ns; Loc. = LCCOMB_X65_Y15_N4; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita11~COUT' + Info: 14: + IC(0.000 ns) + CELL(0.058 ns) = 1.467 ns; Loc. = LCCOMB_X65_Y15_N6; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita12~COUT' + Info: 15: + IC(0.000 ns) + CELL(0.058 ns) = 1.525 ns; Loc. = LCCOMB_X65_Y15_N8; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita13~COUT' + Info: 16: + IC(0.000 ns) + CELL(0.058 ns) = 1.583 ns; Loc. = LCCOMB_X65_Y15_N10; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita14~COUT' + Info: 17: + IC(0.000 ns) + CELL(0.058 ns) = 1.641 ns; Loc. = LCCOMB_X65_Y15_N12; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita15~COUT' + Info: 18: + IC(0.000 ns) + CELL(0.058 ns) = 1.699 ns; Loc. = LCCOMB_X65_Y15_N14; Fanout = 1; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita16~COUT' + Info: 19: + IC(0.000 ns) + CELL(0.455 ns) = 2.154 ns; Loc. = LCCOMB_X65_Y15_N16; Fanout = 1; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita17' + Info: 20: + IC(0.199 ns) + CELL(0.130 ns) = 2.483 ns; Loc. = LCCOMB_X65_Y15_N26; Fanout = 1; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17]~feeder' + Info: 21: + IC(0.000 ns) + CELL(0.091 ns) = 2.574 ns; Loc. = FF_X65_Y15_N27; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17]' + Info: Total cell delay = 2.050 ns ( 79.64 % ) + Info: Total interconnect delay = 0.524 ns ( 20.36 % ) +Info: No valid register-to-register data paths exist for clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[1]" +Info: No valid register-to-register data paths exist for clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[2]" +Info: Slack time is 498.663 ns for clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" between source register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]" and destination register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0]" + Info: Fmax is restricted to 500.0 MHz due to tcl and tch limits + Info: + Largest register to register requirement is 500.232 ns + Info: + Setup relationship between source and destination is 500.416 ns + Info: + Latch edge is 498.552 ns + Info: Clock period of Destination clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" is 500.416 ns with offset of -1.864 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: - Launch edge is -1.864 ns + Info: Clock period of Source clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" is 500.416 ns with offset of -1.864 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: + Largest clock skew is 0.000 ns + Info: + Shortest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" to destination register is 3.522 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' + Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G16; Fanout = 7; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.079 ns) + CELL(0.534 ns) = 3.522 ns; Loc. = FF_X1_Y10_N3; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0]' + Info: Total cell delay = 0.534 ns ( 15.16 % ) + Info: Total interconnect delay = 2.988 ns ( 84.84 % ) + Info: - Longest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" to source register is 3.522 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' + Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G16; Fanout = 7; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.079 ns) + CELL(0.534 ns) = 3.522 ns; Loc. = FF_X1_Y10_N11; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]' + Info: Total cell delay = 0.534 ns ( 15.16 % ) + Info: Total interconnect delay = 2.988 ns ( 84.84 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: - Micro setup delay of destination is -0.015 ns + Info: - Longest register to register delay is 1.569 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X1_Y10_N11; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]' + Info: 2: + IC(0.344 ns) + CELL(0.376 ns) = 0.720 ns; Loc. = LCCOMB_X1_Y10_N14; Fanout = 5; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3]~13' + Info: 3: + IC(0.240 ns) + CELL(0.609 ns) = 1.569 ns; Loc. = FF_X1_Y10_N3; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0]' + Info: Total cell delay = 0.985 ns ( 62.78 % ) + Info: Total interconnect delay = 0.584 ns ( 37.22 % ) +Info: Slack time is 28.59 ns for clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" between source register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In" and destination register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK" + Info: Fmax is 186.15 MHz (period= 5.372 ns) + Info: + Largest register to register requirement is 31.135 ns + Info: + Setup relationship between source and destination is 31.276 ns + Info: + Latch edge is 60.688 ns + Info: Clock period of Destination clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" is 62.552 ns with offset of -1.864 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: - Launch edge is 29.412 ns + Info: Clock period of Source clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" is 62.552 ns with inverted offset of 29.412 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: + Largest clock skew is 0.020 ns + Info: + Shortest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" to destination register is 3.508 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' + Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G17; Fanout = 595; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]~clkctrl' + Info: 3: + IC(1.065 ns) + CELL(0.534 ns) = 3.508 ns; Loc. = FF_X30_Y32_N3; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK' + Info: Total cell delay = 0.534 ns ( 15.22 % ) + Info: Total interconnect delay = 2.974 ns ( 84.78 % ) + Info: - Longest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" to source register is 3.488 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' + Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G17; Fanout = 595; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]~clkctrl' + Info: 3: + IC(1.131 ns) + CELL(0.448 ns) = 3.488 ns; Loc. = FF_X59_Y43_N10; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In' + Info: Total cell delay = 0.448 ns ( 12.84 % ) + Info: Total interconnect delay = 3.040 ns ( 87.16 % ) + Info: - Micro clock to output delay of source is 0.176 ns + Info: - Micro setup delay of destination is -0.015 ns + Info: - Longest register to register delay is 2.545 ns + Info: 1: + IC(0.000 ns) + CELL(0.418 ns) = 0.418 ns; Loc. = FF_X59_Y43_N10; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In' + Info: 2: + IC(1.655 ns) + CELL(0.381 ns) = 2.454 ns; Loc. = LCCOMB_X30_Y32_N2; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK~0' + Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 2.545 ns; Loc. = FF_X30_Y32_N3; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK' + Info: Total cell delay = 0.890 ns ( 34.97 % ) + Info: Total interconnect delay = 1.655 ns ( 65.03 % ) +Info: Slack time is -4.615 ns for clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" between source memory "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0" and destination register "Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]" + Info: + Largest memory to register requirement is -0.928 ns + Info: + Setup relationship between source and destination is 0.145 ns + Info: + Latch edge is 0.221 ns + Info: Clock period of Destination clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" is 40.033 ns with offset of -1.864 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: - Launch edge is 0.076 ns + Info: Clock period of Source clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" is 10.425 ns with offset of -2.843 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: + Largest clock skew is -0.862 ns + Info: + Shortest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" to destination register is 7.507 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' + Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G18; Fanout = 4; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]~clkctrl' + Info: 3: + IC(1.472 ns) + CELL(0.307 ns) = 3.688 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~3' + Info: 4: + IC(0.203 ns) + CELL(0.243 ns) = 4.134 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' + Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 5.866 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' + Info: 6: + IC(1.107 ns) + CELL(0.534 ns) = 7.507 ns; Loc. = FF_X41_Y18_N15; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]' + Info: Total cell delay = 1.084 ns ( 14.44 % ) + Info: Total interconnect delay = 6.423 ns ( 85.56 % ) + Info: - Longest clock path from clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" to source memory is 8.369 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' + Info: 2: + IC(1.881 ns) + CELL(0.000 ns) = 1.881 ns; Loc. = CLKCTRL_G8; Fanout = 1; COMB Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.469 ns) + CELL(0.342 ns) = 3.692 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' + Info: 4: + IC(0.650 ns) + CELL(0.367 ns) = 4.709 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' + Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 6.441 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' + Info: 6: + IC(1.112 ns) + CELL(0.816 ns) = 8.369 ns; Loc. = M9K_X40_Y20_N0; Fanout = 36; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0' + Info: Total cell delay = 1.525 ns ( 18.22 % ) + Info: Total interconnect delay = 6.844 ns ( 81.78 % ) + Info: - Micro clock to output delay of source is 0.226 ns + Info: - Micro setup delay of destination is -0.015 ns + Info: - Longest memory to register delay is 3.687 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X40_Y20_N0; Fanout = 36; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0' + Info: 2: + IC(0.000 ns) + CELL(2.479 ns) = 2.479 ns; Loc. = M9K_X40_Y20_N0; Fanout = 1; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|q_b[35]' + Info: 3: + IC(0.987 ns) + CELL(0.130 ns) = 3.596 ns; Loc. = LCCOMB_X41_Y18_N14; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|result_node[35]~67' + Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 3.687 ns; Loc. = FF_X41_Y18_N15; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]' + Info: Total cell delay = 2.700 ns ( 73.23 % ) + Info: Total interconnect delay = 0.987 ns ( 26.77 % ) +Warning: Can't achieve timing requirement Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' along 3741 path(s). See Report window for details. +Info: No valid register-to-register data paths exist for clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3]" +Info: Slack time is -2.673 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" between source pin "FB_ALE" and destination register "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC" + Info: + Largest pin to register requirement is 0.814 ns + Info: + Setup relationship between source and destination is 1.262 ns + Info: + Latch edge is 3.955 ns + Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" is 7.575 ns with offset of -3.620 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: - Launch edge is 2.693 ns + Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" is 7.575 ns with offset of 2.693 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: + Largest clock skew is 3.537 ns + Info: + Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" to destination register is 3.537 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G3; Fanout = 707; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.102 ns) + CELL(0.534 ns) = 3.537 ns; Loc. = FF_X25_Y6_N21; Fanout = 6; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC' + Info: Total cell delay = 0.534 ns ( 15.10 % ) + Info: Total interconnect delay = 3.003 ns ( 84.90 % ) + Info: - Micro setup delay of destination is -0.015 ns + Info: - Max Input delay of pin is 4.0 ns + Info: - Longest pin to register delay is 3.487 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R7; Fanout = 1; PIN Node = 'FB_ALE' + Info: 2: + IC(0.000 ns) + CELL(0.941 ns) = 0.941 ns; Loc. = IOIBUF_X0_Y2_N1; Fanout = 33; COMB Node = 'FB_ALE~input' + Info: 3: + IC(1.144 ns) + CELL(0.130 ns) = 2.215 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 18; COMB Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~5' + Info: 4: + IC(0.241 ns) + CELL(0.130 ns) = 2.586 ns; Loc. = LCCOMB_X22_Y6_N24; Fanout = 19; COMB Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~0' + Info: 5: + IC(0.680 ns) + CELL(0.130 ns) = 3.396 ns; Loc. = LCCOMB_X25_Y6_N20; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC~1' + Info: 6: + IC(0.000 ns) + CELL(0.091 ns) = 3.487 ns; Loc. = FF_X25_Y6_N21; Fanout = 6; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC' + Info: Total cell delay = 1.422 ns ( 40.78 % ) + Info: Total interconnect delay = 2.065 ns ( 59.22 % ) +Warning: Can't achieve timing requirement Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' along 86 path(s). See Report window for details. +Info: Slack time is 2.965 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" between source register "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6]" and destination register "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6]" + Info: Fmax is restricted to 500.0 MHz due to tcl and tch limits + Info: + Largest register to register requirement is 3.604 ns + Info: + Setup relationship between source and destination is 3.788 ns + Info: + Latch edge is 6.481 ns + Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" is 7.575 ns with offset of -1.094 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: - Launch edge is 2.693 ns + Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" is 7.575 ns with inverted offset of 2.693 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: + Largest clock skew is 0.000 ns + Info: + Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" to destination register is 3.531 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G1; Fanout = 96; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]~clkctrl' + Info: 3: + IC(1.096 ns) + CELL(0.534 ns) = 3.531 ns; Loc. = FF_X66_Y12_N3; Fanout = 2; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6]' + Info: Total cell delay = 0.534 ns ( 15.12 % ) + Info: Total interconnect delay = 2.997 ns ( 84.88 % ) + Info: - Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" to source register is 3.531 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G1; Fanout = 96; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]~clkctrl' + Info: 3: + IC(1.096 ns) + CELL(0.534 ns) = 3.531 ns; Loc. = FF_X66_Y12_N27; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6]' + Info: Total cell delay = 0.534 ns ( 15.12 % ) + Info: Total interconnect delay = 2.997 ns ( 84.88 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: - Micro setup delay of destination is -0.015 ns + Info: - Longest register to register delay is 0.639 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X66_Y12_N27; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6]' + Info: 2: + IC(0.297 ns) + CELL(0.342 ns) = 0.639 ns; Loc. = FF_X66_Y12_N3; Fanout = 2; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6]' + Info: Total cell delay = 0.342 ns ( 53.52 % ) + Info: Total interconnect delay = 0.297 ns ( 46.48 % ) +Info: Slack time is 5.299 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" between source register "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3]" and destination register "Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3]" + Info: + Largest register to register requirement is 6.118 ns + Info: + Setup relationship between source and destination is 6.313 ns + Info: + Latch edge is 10.268 ns + Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" is 7.575 ns with offset of 2.693 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: - Launch edge is 3.955 ns + Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" is 7.575 ns with offset of -3.620 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: + Largest clock skew is -0.011 ns + Info: + Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" to destination register is 3.532 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]~clkctrl' + Info: 3: + IC(1.097 ns) + CELL(0.534 ns) = 3.532 ns; Loc. = FF_X28_Y12_N29; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3]' + Info: Total cell delay = 0.534 ns ( 15.12 % ) + Info: Total interconnect delay = 2.998 ns ( 84.88 % ) + Info: - Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" to source register is 3.543 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G3; Fanout = 707; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.108 ns) + CELL(0.534 ns) = 3.543 ns; Loc. = FF_X25_Y12_N27; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3]' + Info: Total cell delay = 0.534 ns ( 15.07 % ) + Info: Total interconnect delay = 3.009 ns ( 84.93 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: - Micro setup delay of destination is -0.015 ns + Info: - Longest register to register delay is 0.819 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X25_Y12_N27; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3]' + Info: 2: + IC(0.598 ns) + CELL(0.130 ns) = 0.728 ns; Loc. = LCCOMB_X28_Y12_N28; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3]~feeder' + Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.819 ns; Loc. = FF_X28_Y12_N29; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3]' + Info: Total cell delay = 0.221 ns ( 26.98 % ) + Info: Total interconnect delay = 0.598 ns ( 73.02 % ) +Info: Slack time is 1.672 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" between source register "Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2]" and destination register "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI" + Info: + Largest register to register requirement is 5.308 ns + Info: + Setup relationship between source and destination is 5.999 ns + Info: + Latch edge is 8.690 ns + Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" is 7.575 ns with offset of 1.115 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: - Launch edge is 2.691 ns + Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" is 15.151 ns with offset of -4.884 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: + Largest clock skew is -0.064 ns + Info: + Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" to destination register is 3.487 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]~clkctrl' + Info: 3: + IC(1.098 ns) + CELL(0.488 ns) = 3.487 ns; Loc. = DDIOOUTCELL_X67_Y14_N11; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI' + Info: Total cell delay = 0.488 ns ( 13.99 % ) + Info: Total interconnect delay = 2.999 ns ( 86.01 % ) + Info: - Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" to source register is 3.551 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G4; Fanout = 189; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]~clkctrl' + Info: 3: + IC(1.116 ns) + CELL(0.534 ns) = 3.551 ns; Loc. = FF_X22_Y2_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2]' + Info: Total cell delay = 0.534 ns ( 15.04 % ) + Info: Total interconnect delay = 3.017 ns ( 84.96 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: - Micro setup delay of destination is 0.428 ns + Info: - Longest register to register delay is 3.636 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y2_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2]' + Info: 2: + IC(0.330 ns) + CELL(0.367 ns) = 0.697 ns; Loc. = LCCOMB_X22_Y2_N14; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_mux5:inst22|lpm_mux:lpm_mux_component|mux_58e:auto_generated|result_node[34]~59' + Info: 3: + IC(2.591 ns) + CELL(0.348 ns) = 3.636 ns; Loc. = DDIOOUTCELL_X67_Y14_N11; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI' + Info: Total cell delay = 0.715 ns ( 19.66 % ) + Info: Total interconnect delay = 2.921 ns ( 80.34 % ) +Info: Slack time is -1.712 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" between source pin "FB_ALE" and destination register "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ" + Info: + Largest pin to register requirement is 1.118 ns + Info: + Setup relationship between source and destination is 1.576 ns + Info: + Latch edge is 2.691 ns + Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" is 15.151 ns with offset of -4.884 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: - Launch edge is 1.115 ns + Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" is 7.575 ns with offset of 1.115 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: + Largest clock skew is 3.527 ns + Info: + Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" to destination register is 3.527 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G4; Fanout = 189; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]~clkctrl' + Info: 3: + IC(1.092 ns) + CELL(0.534 ns) = 3.527 ns; Loc. = FF_X21_Y6_N19; Fanout = 19; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ' + Info: Total cell delay = 0.534 ns ( 15.14 % ) + Info: Total interconnect delay = 2.993 ns ( 84.86 % ) + Info: - Micro setup delay of destination is -0.015 ns + Info: - Max Input delay of pin is 4.0 ns + Info: - Longest pin to register delay is 2.830 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R7; Fanout = 1; PIN Node = 'FB_ALE' + Info: 2: + IC(0.000 ns) + CELL(0.941 ns) = 0.941 ns; Loc. = IOIBUF_X0_Y2_N1; Fanout = 33; COMB Node = 'FB_ALE~input' + Info: 3: + IC(1.138 ns) + CELL(0.130 ns) = 2.209 ns; Loc. = LCCOMB_X22_Y6_N4; Fanout = 7; COMB Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_SEL' + Info: 4: + IC(0.400 ns) + CELL(0.130 ns) = 2.739 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ~2' + Info: 5: + IC(0.000 ns) + CELL(0.091 ns) = 2.830 ns; Loc. = FF_X21_Y6_N19; Fanout = 19; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ' + Info: Total cell delay = 1.292 ns ( 45.65 % ) + Info: Total interconnect delay = 1.538 ns ( 54.35 % ) +Warning: Can't achieve timing requirement Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' along 29 path(s). See Report window for details. +Info: Slack time is -4.294 ns for clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" between source memory "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0" and destination register "Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]" + Info: + Largest memory to register requirement is -0.607 ns + Info: + Setup relationship between source and destination is 0.272 ns + Info: + Latch edge is 0.493 ns + Info: Clock period of Destination clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" is 10.425 ns with offset of -2.843 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: - Launch edge is 0.221 ns + Info: Clock period of Source clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" is 40.033 ns with offset of -1.864 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: + Largest clock skew is -0.668 ns + Info: + Shortest clock path from clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" to destination register is 8.082 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' + Info: 2: + IC(1.881 ns) + CELL(0.000 ns) = 1.881 ns; Loc. = CLKCTRL_G8; Fanout = 1; COMB Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.469 ns) + CELL(0.342 ns) = 3.692 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' + Info: 4: + IC(0.650 ns) + CELL(0.367 ns) = 4.709 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' + Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 6.441 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' + Info: 6: + IC(1.107 ns) + CELL(0.534 ns) = 8.082 ns; Loc. = FF_X41_Y18_N15; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]' + Info: Total cell delay = 1.243 ns ( 15.38 % ) + Info: Total interconnect delay = 6.839 ns ( 84.62 % ) + Info: - Longest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" to source memory is 8.750 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' + Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G18; Fanout = 4; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]~clkctrl' + Info: 3: + IC(1.466 ns) + CELL(0.367 ns) = 3.742 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~0' + Info: 4: + IC(0.201 ns) + CELL(0.130 ns) = 4.073 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' + Info: 5: + IC(0.650 ns) + CELL(0.367 ns) = 5.090 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' + Info: 6: + IC(1.732 ns) + CELL(0.000 ns) = 6.822 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' + Info: 7: + IC(1.112 ns) + CELL(0.816 ns) = 8.750 ns; Loc. = M9K_X40_Y20_N0; Fanout = 36; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0' + Info: Total cell delay = 1.680 ns ( 19.20 % ) + Info: Total interconnect delay = 7.070 ns ( 80.80 % ) + Info: - Micro clock to output delay of source is 0.226 ns + Info: - Micro setup delay of destination is -0.015 ns + Info: - Longest memory to register delay is 3.687 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X40_Y20_N0; Fanout = 36; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0' + Info: 2: + IC(0.000 ns) + CELL(2.479 ns) = 2.479 ns; Loc. = M9K_X40_Y20_N0; Fanout = 1; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|q_b[35]' + Info: 3: + IC(0.987 ns) + CELL(0.130 ns) = 3.596 ns; Loc. = LCCOMB_X41_Y18_N14; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|result_node[35]~67' + Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 3.687 ns; Loc. = FF_X41_Y18_N15; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]' + Info: Total cell delay = 2.700 ns ( 73.23 % ) + Info: Total interconnect delay = 0.987 ns ( 26.77 % ) +Warning: Can't achieve timing requirement Clock Setup: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' along 3741 path(s). See Report window for details. +Info: Slack time is -5.966 ns for clock "CLK33M" between source memory "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0" and destination register "Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]" + Info: + Largest memory to register requirement is -2.279 ns + Info: + Setup relationship between source and destination is 0.196 ns + Info: + Latch edge is 0.278 ns + Info: Clock period of Destination clock "CLK33M" is 30.303 ns with offset of 0.000 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: - Launch edge is 0.082 ns + Info: Clock period of Source clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" is 40.033 ns with offset of -1.864 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: + Largest clock skew is -2.264 ns + Info: + Shortest clock path from clock "CLK33M" to destination register is 6.486 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB12; Fanout = 1; CLK Node = 'CLK33M' + Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X36_Y0_N1; Fanout = 8; COMB Node = 'CLK33M~input' + Info: 3: + IC(1.438 ns) + CELL(0.311 ns) = 2.667 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~3' + Info: 4: + IC(0.203 ns) + CELL(0.243 ns) = 3.113 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' + Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 4.845 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' + Info: 6: + IC(1.107 ns) + CELL(0.534 ns) = 6.486 ns; Loc. = FF_X41_Y18_N15; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]' + Info: Total cell delay = 2.006 ns ( 30.93 % ) + Info: Total interconnect delay = 4.480 ns ( 69.07 % ) + Info: - Longest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" to source memory is 8.750 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' + Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G18; Fanout = 4; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]~clkctrl' + Info: 3: + IC(1.466 ns) + CELL(0.367 ns) = 3.742 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~0' + Info: 4: + IC(0.201 ns) + CELL(0.130 ns) = 4.073 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' + Info: 5: + IC(0.650 ns) + CELL(0.367 ns) = 5.090 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' + Info: 6: + IC(1.732 ns) + CELL(0.000 ns) = 6.822 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' + Info: 7: + IC(1.112 ns) + CELL(0.816 ns) = 8.750 ns; Loc. = M9K_X40_Y20_N0; Fanout = 36; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0' + Info: Total cell delay = 1.680 ns ( 19.20 % ) + Info: Total interconnect delay = 7.070 ns ( 80.80 % ) + Info: - Micro clock to output delay of source is 0.226 ns + Info: - Micro setup delay of destination is -0.015 ns + Info: - Longest memory to register delay is 3.687 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X40_Y20_N0; Fanout = 36; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0' + Info: 2: + IC(0.000 ns) + CELL(2.479 ns) = 2.479 ns; Loc. = M9K_X40_Y20_N0; Fanout = 1; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|q_b[35]' + Info: 3: + IC(0.987 ns) + CELL(0.130 ns) = 3.596 ns; Loc. = LCCOMB_X41_Y18_N14; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|result_node[35]~67' + Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 3.687 ns; Loc. = FF_X41_Y18_N15; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]' + Info: Total cell delay = 2.700 ns ( 73.23 % ) + Info: Total interconnect delay = 0.987 ns ( 26.77 % ) +Warning: Can't achieve timing requirement Clock Setup: 'CLK33M' along 3741 path(s). See Report window for details. +Info: Slack time is -4.261 ns for clock "MAIN_CLK" between source pin "FB_ALE" and destination register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7" + Info: + Largest pin to register requirement is 0.057 ns + Info: + Setup relationship between source and destination is 1.094 ns + Info: + Latch edge is 7.575 ns + Info: Clock period of Destination clock "MAIN_CLK" is 30.303 ns with offset of 0.000 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: - Launch edge is 6.481 ns + Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" is 7.575 ns with offset of -1.094 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: + Largest clock skew is 2.948 ns + Info: + Shortest clock path from clock "MAIN_CLK" to destination register is 2.948 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'MAIN_CLK' + Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2380; COMB Node = 'MAIN_CLK~input' + Info: 3: + IC(1.433 ns) + CELL(0.534 ns) = 2.948 ns; Loc. = FF_X22_Y7_N17; Fanout = 5; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7' + Info: Total cell delay = 1.515 ns ( 51.39 % ) + Info: Total interconnect delay = 1.433 ns ( 48.61 % ) + Info: - Micro setup delay of destination is -0.015 ns + Info: - Max Input delay of pin is 4.0 ns + Info: - Longest pin to register delay is 4.318 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R7; Fanout = 1; PIN Node = 'FB_ALE' + Info: 2: + IC(0.000 ns) + CELL(0.941 ns) = 0.941 ns; Loc. = IOIBUF_X0_Y2_N1; Fanout = 33; COMB Node = 'FB_ALE~input' + Info: 3: + IC(1.524 ns) + CELL(0.130 ns) = 2.595 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 2; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2' + Info: 4: + IC(0.212 ns) + CELL(0.130 ns) = 2.937 ns; Loc. = LCCOMB_X23_Y7_N18; Fanout = 52; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|valid_rdreq~1' + Info: 5: + IC(0.445 ns) + CELL(0.130 ns) = 3.512 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 4; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|_~2' + Info: 6: + IC(0.235 ns) + CELL(0.130 ns) = 3.877 ns; Loc. = LCCOMB_X22_Y7_N28; Fanout = 3; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|_~4' + Info: 7: + IC(0.220 ns) + CELL(0.130 ns) = 4.227 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7~0' + Info: 8: + IC(0.000 ns) + CELL(0.091 ns) = 4.318 ns; Loc. = FF_X22_Y7_N17; Fanout = 5; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7' + Info: Total cell delay = 1.682 ns ( 38.95 % ) + Info: Total interconnect delay = 2.636 ns ( 61.05 % ) +Warning: Can't achieve timing requirement Clock Setup: 'MAIN_CLK' along 27347 path(s). See Report window for details. +Info: Minimum slack time is 825 ps for clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" between source register "lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10]" and destination register "lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10]" + Info: + Shortest register to register delay is 0.783 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X65_Y15_N3; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10]' + Info: 2: + IC(0.323 ns) + CELL(0.369 ns) = 0.692 ns; Loc. = LCCOMB_X65_Y15_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita10' + Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.783 ns; Loc. = FF_X65_Y15_N3; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10]' + Info: Total cell delay = 0.460 ns ( 58.75 % ) + Info: Total interconnect delay = 0.323 ns ( 41.25 % ) + Info: - Smallest register to register requirement is -0.042 ns + Info: + Hold relationship between source and destination is 0.000 ns + Info: + Latch edge is -9.578 ns + Info: Clock period of Destination clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" is 1999.998 ns with offset of -9.578 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: Multicycle Hold factor for Destination register is 1 + Info: - Launch edge is -9.578 ns + Info: Clock period of Source clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" is 1999.998 ns with offset of -9.578 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: Multicycle Hold factor for Source register is 1 + Info: + Smallest clock skew is 0.000 ns + Info: + Longest clock path from clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" to destination register is 3.531 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' + Info: 2: + IC(1.914 ns) + CELL(0.000 ns) = 1.914 ns; Loc. = CLKCTRL_G14; Fanout = 52; COMB Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.083 ns) + CELL(0.534 ns) = 3.531 ns; Loc. = FF_X65_Y15_N3; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10]' + Info: Total cell delay = 0.534 ns ( 15.12 % ) + Info: Total interconnect delay = 2.997 ns ( 84.88 % ) + Info: - Shortest clock path from clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" to source register is 3.531 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' + Info: 2: + IC(1.914 ns) + CELL(0.000 ns) = 1.914 ns; Loc. = CLKCTRL_G14; Fanout = 52; COMB Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.083 ns) + CELL(0.534 ns) = 3.531 ns; Loc. = FF_X65_Y15_N3; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10]' + Info: Total cell delay = 0.534 ns ( 15.12 % ) + Info: Total interconnect delay = 2.997 ns ( 84.88 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: + Micro hold delay of destination is 0.157 ns +Info: Minimum slack time is 564 ps for clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" between source register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]" and destination register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]" + Info: + Shortest register to register delay is 0.522 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X1_Y10_N11; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]' + Info: 2: + IC(0.301 ns) + CELL(0.130 ns) = 0.431 ns; Loc. = LCCOMB_X1_Y10_N10; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]~14' + Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.522 ns; Loc. = FF_X1_Y10_N11; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]' + Info: Total cell delay = 0.221 ns ( 42.34 % ) + Info: Total interconnect delay = 0.301 ns ( 57.66 % ) + Info: - Smallest register to register requirement is -0.042 ns + Info: + Hold relationship between source and destination is 0.000 ns + Info: + Latch edge is -1.864 ns + Info: Clock period of Destination clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" is 500.416 ns with offset of -1.864 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: Multicycle Hold factor for Destination register is 1 + Info: - Launch edge is -1.864 ns + Info: Clock period of Source clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" is 500.416 ns with offset of -1.864 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: Multicycle Hold factor for Source register is 1 + Info: + Smallest clock skew is 0.000 ns + Info: + Longest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" to destination register is 3.522 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' + Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G16; Fanout = 7; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.079 ns) + CELL(0.534 ns) = 3.522 ns; Loc. = FF_X1_Y10_N11; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]' + Info: Total cell delay = 0.534 ns ( 15.16 % ) + Info: Total interconnect delay = 2.988 ns ( 84.84 % ) + Info: - Shortest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" to source register is 3.522 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' + Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G16; Fanout = 7; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.079 ns) + CELL(0.534 ns) = 3.522 ns; Loc. = FF_X1_Y10_N11; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]' + Info: Total cell delay = 0.534 ns ( 15.16 % ) + Info: Total interconnect delay = 2.988 ns ( 84.84 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: + Micro hold delay of destination is 0.157 ns +Info: Minimum slack time is 502 ps for clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" between source register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1" and destination register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1" + Info: + Shortest register to register delay is 0.460 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X34_Y28_N5; Fanout = 1; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1' + Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X34_Y28_N4; Fanout = 2; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Selector77~1' + Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X34_Y28_N5; Fanout = 1; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1' + Info: Total cell delay = 0.460 ns ( 100.00 % ) + Info: - Smallest register to register requirement is -0.042 ns + Info: + Hold relationship between source and destination is 0.000 ns + Info: + Latch edge is -1.864 ns + Info: Clock period of Destination clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" is 62.552 ns with offset of -1.864 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: Multicycle Hold factor for Destination register is 1 + Info: - Launch edge is -1.864 ns + Info: Clock period of Source clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" is 62.552 ns with offset of -1.864 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: Multicycle Hold factor for Source register is 1 + Info: + Smallest clock skew is 0.000 ns + Info: + Longest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" to destination register is 3.526 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' + Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G17; Fanout = 595; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]~clkctrl' + Info: 3: + IC(1.083 ns) + CELL(0.534 ns) = 3.526 ns; Loc. = FF_X34_Y28_N5; Fanout = 1; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1' + Info: Total cell delay = 0.534 ns ( 15.14 % ) + Info: Total interconnect delay = 2.992 ns ( 84.86 % ) + Info: - Shortest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" to source register is 3.526 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' + Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G17; Fanout = 595; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]~clkctrl' + Info: 3: + IC(1.083 ns) + CELL(0.534 ns) = 3.526 ns; Loc. = FF_X34_Y28_N5; Fanout = 1; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1' + Info: Total cell delay = 0.534 ns ( 15.14 % ) + Info: Total interconnect delay = 2.992 ns ( 84.86 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: + Micro hold delay of destination is 0.157 ns +Info: Minimum slack time is -454 ps for clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" between source register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]" and destination register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]" + Info: + Shortest register to register delay is 0.460 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' + Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X37_Y20_N12; Fanout = 5; COMB Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|ram_read_address[6]~6' + Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' + Info: Total cell delay = 0.460 ns ( 100.00 % ) + Info: - Smallest register to register requirement is 0.914 ns + Info: + Hold relationship between source and destination is 0.000 ns + Info: + Latch edge is -1.864 ns + Info: Clock period of Destination clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" is 40.033 ns with offset of -1.864 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: Multicycle Hold factor for Destination register is 1 + Info: - Launch edge is -1.864 ns + Info: Clock period of Source clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" is 40.033 ns with offset of -1.864 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: Multicycle Hold factor for Source register is 1 + Info: + Smallest clock skew is 0.956 ns + Info: + Longest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" to destination register is 8.469 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' + Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G18; Fanout = 4; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]~clkctrl' + Info: 3: + IC(1.466 ns) + CELL(0.367 ns) = 3.742 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~0' + Info: 4: + IC(0.201 ns) + CELL(0.130 ns) = 4.073 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' + Info: 5: + IC(0.650 ns) + CELL(0.367 ns) = 5.090 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' + Info: 6: + IC(1.732 ns) + CELL(0.000 ns) = 6.822 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' + Info: 7: + IC(1.113 ns) + CELL(0.534 ns) = 8.469 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' + Info: Total cell delay = 1.398 ns ( 16.51 % ) + Info: Total interconnect delay = 7.071 ns ( 83.49 % ) + Info: - Shortest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" to source register is 7.513 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' + Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G18; Fanout = 4; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]~clkctrl' + Info: 3: + IC(1.472 ns) + CELL(0.307 ns) = 3.688 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~3' + Info: 4: + IC(0.203 ns) + CELL(0.243 ns) = 4.134 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' + Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 5.866 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' + Info: 6: + IC(1.113 ns) + CELL(0.534 ns) = 7.513 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' + Info: Total cell delay = 1.084 ns ( 14.43 % ) + Info: Total interconnect delay = 6.429 ns ( 85.57 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: + Micro hold delay of destination is 0.157 ns +Warning: Can't achieve minimum setup and hold requirement altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] along 26 path(s). See Report window for details. +Info: Minimum slack time is 502 ps for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" between source register "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]" and destination register "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]" + Info: + Shortest register to register delay is 0.460 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X45_Y15_N13; Fanout = 14; REG Node = 'Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]' + Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X45_Y15_N12; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]~3' + Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X45_Y15_N13; Fanout = 14; REG Node = 'Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]' + Info: Total cell delay = 0.460 ns ( 100.00 % ) + Info: - Smallest register to register requirement is -0.042 ns + Info: + Hold relationship between source and destination is 0.000 ns + Info: + Latch edge is -3.620 ns + Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" is 7.575 ns with offset of -3.620 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: Multicycle Hold factor for Destination register is 1 + Info: - Launch edge is -3.620 ns + Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" is 7.575 ns with offset of -3.620 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: Multicycle Hold factor for Source register is 1 + Info: + Smallest clock skew is 0.000 ns + Info: + Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" to destination register is 3.559 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G3; Fanout = 707; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.124 ns) + CELL(0.534 ns) = 3.559 ns; Loc. = FF_X45_Y15_N13; Fanout = 14; REG Node = 'Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]' + Info: Total cell delay = 0.534 ns ( 15.00 % ) + Info: Total interconnect delay = 3.025 ns ( 85.00 % ) + Info: - Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" to source register is 3.559 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G3; Fanout = 707; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.124 ns) + CELL(0.534 ns) = 3.559 ns; Loc. = FF_X45_Y15_N13; Fanout = 14; REG Node = 'Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]' + Info: Total cell delay = 0.534 ns ( 15.00 % ) + Info: Total interconnect delay = 3.025 ns ( 85.00 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: + Micro hold delay of destination is 0.157 ns +Info: Minimum slack time is 4.336 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" between source register "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2]" and destination register "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2]" + Info: + Shortest register to register delay is 0.507 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X66_Y14_N29; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2]' + Info: 2: + IC(0.286 ns) + CELL(0.130 ns) = 0.416 ns; Loc. = LCCOMB_X66_Y14_N30; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2]~feeder' + Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.507 ns; Loc. = FF_X66_Y14_N31; Fanout = 2; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2]' + Info: Total cell delay = 0.221 ns ( 43.59 % ) + Info: Total interconnect delay = 0.286 ns ( 56.41 % ) + Info: - Smallest register to register requirement is -3.829 ns + Info: + Hold relationship between source and destination is -3.787 ns + Info: + Latch edge is -1.094 ns + Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" is 7.575 ns with offset of -1.094 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: Multicycle Hold factor for Destination register is 1 + Info: - Launch edge is 2.693 ns + Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" is 7.575 ns with inverted offset of 2.693 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: Multicycle Hold factor for Source register is 1 + Info: + Smallest clock skew is 0.000 ns + Info: + Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" to destination register is 3.538 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G1; Fanout = 96; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]~clkctrl' + Info: 3: + IC(1.103 ns) + CELL(0.534 ns) = 3.538 ns; Loc. = FF_X66_Y14_N31; Fanout = 2; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2]' + Info: Total cell delay = 0.534 ns ( 15.09 % ) + Info: Total interconnect delay = 3.004 ns ( 84.91 % ) + Info: - Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" to source register is 3.538 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G1; Fanout = 96; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]~clkctrl' + Info: 3: + IC(1.103 ns) + CELL(0.534 ns) = 3.538 ns; Loc. = FF_X66_Y14_N29; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2]' + Info: Total cell delay = 0.534 ns ( 15.09 % ) + Info: Total interconnect delay = 3.004 ns ( 84.91 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: + Micro hold delay of destination is 0.157 ns +Info: Minimum slack time is 1.825 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" between source register "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6]" and destination register "Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6]" + Info: + Shortest register to register delay is 0.508 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X25_Y12_N19; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6]' + Info: 2: + IC(0.287 ns) + CELL(0.130 ns) = 0.417 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6]~feeder' + Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.508 ns; Loc. = FF_X25_Y12_N7; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6]' + Info: Total cell delay = 0.221 ns ( 43.50 % ) + Info: Total interconnect delay = 0.287 ns ( 56.50 % ) + Info: - Smallest register to register requirement is -1.317 ns + Info: + Hold relationship between source and destination is -1.262 ns + Info: + Latch edge is 2.693 ns + Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" is 7.575 ns with offset of 2.693 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: Multicycle Hold factor for Destination register is 1 + Info: - Launch edge is 3.955 ns + Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" is 7.575 ns with offset of -3.620 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: Multicycle Hold factor for Source register is 1 + Info: + Smallest clock skew is -0.013 ns + Info: + Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" to destination register is 3.530 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]~clkctrl' + Info: 3: + IC(1.095 ns) + CELL(0.534 ns) = 3.530 ns; Loc. = FF_X25_Y12_N7; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6]' + Info: Total cell delay = 0.534 ns ( 15.13 % ) + Info: Total interconnect delay = 2.996 ns ( 84.87 % ) + Info: - Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" to source register is 3.543 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G3; Fanout = 707; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.108 ns) + CELL(0.534 ns) = 3.543 ns; Loc. = FF_X25_Y12_N19; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6]' + Info: Total cell delay = 0.534 ns ( 15.07 % ) + Info: Total interconnect delay = 3.009 ns ( 84.93 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: + Micro hold delay of destination is 0.157 ns +Info: Minimum slack time is 3.263 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" between source register "Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29]" and destination register "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO" + Info: + Shortest register to register delay is 1.570 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X34_Y2_N1; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29]' + Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X34_Y2_N0; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_mux5:inst22|lpm_mux:lpm_mux_component|mux_58e:auto_generated|result_node[29]~4' + Info: 3: + IC(0.737 ns) + CELL(0.464 ns) = 1.570 ns; Loc. = DDIOOUTCELL_X38_Y0_N25; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO' + Info: Total cell delay = 0.833 ns ( 53.06 % ) + Info: Total interconnect delay = 0.737 ns ( 46.94 % ) + Info: - Smallest register to register requirement is -1.693 ns + Info: + Hold relationship between source and destination is -1.576 ns + Info: + Latch edge is 1.115 ns + Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" is 7.575 ns with offset of 1.115 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: Multicycle Hold factor for Destination register is 1 + Info: - Launch edge is 2.691 ns + Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" is 15.151 ns with offset of -4.884 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: Multicycle Hold factor for Source register is 1 + Info: + Smallest clock skew is -0.019 ns + Info: + Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" to destination register is 3.543 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]~clkctrl' + Info: 3: + IC(1.154 ns) + CELL(0.488 ns) = 3.543 ns; Loc. = DDIOOUTCELL_X38_Y0_N25; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO' + Info: Total cell delay = 0.488 ns ( 13.77 % ) + Info: Total interconnect delay = 3.055 ns ( 86.23 % ) + Info: - Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" to source register is 3.562 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G4; Fanout = 189; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]~clkctrl' + Info: 3: + IC(1.127 ns) + CELL(0.534 ns) = 3.562 ns; Loc. = FF_X34_Y2_N1; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29]' + Info: Total cell delay = 0.534 ns ( 14.99 % ) + Info: Total interconnect delay = 3.028 ns ( 85.01 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: + Micro hold delay of destination is 0.101 ns +Info: Minimum slack time is 2.664 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" between source pin "FB_ALE" and destination register "lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2]" + Info: + Shortest pin to register delay is 2.216 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R7; Fanout = 1; PIN Node = 'FB_ALE' + Info: 2: + IC(0.000 ns) + CELL(0.941 ns) = 0.941 ns; Loc. = IOIBUF_X0_Y2_N1; Fanout = 33; COMB Node = 'FB_ALE~input' + Info: 3: + IC(0.929 ns) + CELL(0.346 ns) = 2.216 ns; Loc. = FF_X7_Y0_N31; Fanout = 120; REG Node = 'lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2]' + Info: Total cell delay = 1.287 ns ( 58.08 % ) + Info: Total interconnect delay = 0.929 ns ( 41.92 % ) + Info: - Smallest pin to register requirement is -0.448 ns + Info: + Hold relationship between source and destination is 0.000 ns + Info: + Latch edge is -4.884 ns + Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" is 15.151 ns with offset of -4.884 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: Multicycle Hold factor for Destination register is 1 + Info: - Launch edge is -4.884 ns + Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" is 15.151 ns with offset of -4.884 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: Multicycle Hold factor for Source register is 1 + Info: + Smallest clock skew is 3.500 ns + Info: + Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" to destination register is 3.500 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' + Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G4; Fanout = 189; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]~clkctrl' + Info: 3: + IC(1.151 ns) + CELL(0.448 ns) = 3.500 ns; Loc. = FF_X7_Y0_N31; Fanout = 120; REG Node = 'lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2]' + Info: Total cell delay = 0.448 ns ( 12.80 % ) + Info: Total interconnect delay = 3.052 ns ( 87.20 % ) + Info: + Micro hold delay of destination is 0.052 ns + Info: - Min Input delay of pin is 4.0 ns +Info: Minimum slack time is 502 ps for clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" between source register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]" and destination register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]" + Info: + Shortest register to register delay is 0.460 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' + Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X37_Y20_N12; Fanout = 5; COMB Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|ram_read_address[6]~6' + Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' + Info: Total cell delay = 0.460 ns ( 100.00 % ) + Info: - Smallest register to register requirement is -0.042 ns + Info: + Hold relationship between source and destination is 0.000 ns + Info: + Latch edge is -2.843 ns + Info: Clock period of Destination clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" is 10.425 ns with offset of -2.843 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: Multicycle Hold factor for Destination register is 1 + Info: - Launch edge is -2.843 ns + Info: Clock period of Source clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" is 10.425 ns with offset of -2.843 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: Multicycle Hold factor for Source register is 1 + Info: + Smallest clock skew is 0.000 ns + Info: + Longest clock path from clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" to destination register is 8.088 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' + Info: 2: + IC(1.881 ns) + CELL(0.000 ns) = 1.881 ns; Loc. = CLKCTRL_G8; Fanout = 1; COMB Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.469 ns) + CELL(0.342 ns) = 3.692 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' + Info: 4: + IC(0.650 ns) + CELL(0.367 ns) = 4.709 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' + Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 6.441 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' + Info: 6: + IC(1.113 ns) + CELL(0.534 ns) = 8.088 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' + Info: Total cell delay = 1.243 ns ( 15.37 % ) + Info: Total interconnect delay = 6.845 ns ( 84.63 % ) + Info: - Shortest clock path from clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" to source register is 8.088 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' + Info: 2: + IC(1.881 ns) + CELL(0.000 ns) = 1.881 ns; Loc. = CLKCTRL_G8; Fanout = 1; COMB Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]~clkctrl' + Info: 3: + IC(1.469 ns) + CELL(0.342 ns) = 3.692 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' + Info: 4: + IC(0.650 ns) + CELL(0.367 ns) = 4.709 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' + Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 6.441 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' + Info: 6: + IC(1.113 ns) + CELL(0.534 ns) = 8.088 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' + Info: Total cell delay = 1.243 ns ( 15.37 % ) + Info: Total interconnect delay = 6.845 ns ( 84.63 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: + Micro hold delay of destination is 0.157 ns +Info: Minimum slack time is -687 ps for clock "CLK33M" between source register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]" and destination register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]" + Info: + Shortest register to register delay is 0.460 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' + Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X37_Y20_N12; Fanout = 5; COMB Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|ram_read_address[6]~6' + Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' + Info: Total cell delay = 0.460 ns ( 100.00 % ) + Info: - Smallest register to register requirement is 1.147 ns + Info: + Hold relationship between source and destination is 0.000 ns + Info: + Latch edge is 0.000 ns + Info: Clock period of Destination clock "CLK33M" is 30.303 ns with offset of 0.000 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: Multicycle Hold factor for Destination register is 1 + Info: - Launch edge is 0.000 ns + Info: Clock period of Source clock "CLK33M" is 30.303 ns with offset of 0.000 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: Multicycle Hold factor for Source register is 1 + Info: + Smallest clock skew is 1.189 ns + Info: + Longest clock path from clock "CLK33M" to destination register is 7.681 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB12; Fanout = 1; CLK Node = 'CLK33M' + Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X36_Y0_N1; Fanout = 8; COMB Node = 'CLK33M~input' + Info: 3: + IC(1.161 ns) + CELL(0.733 ns) = 2.812 ns; Loc. = FF_X33_Y18_N25; Fanout = 2; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLK17M' + Info: 4: + IC(0.852 ns) + CELL(0.311 ns) = 3.975 ns; Loc. = LCCOMB_X26_Y18_N0; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~4' + Info: 5: + IC(0.197 ns) + CELL(0.130 ns) = 4.302 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' + Info: 6: + IC(1.732 ns) + CELL(0.000 ns) = 6.034 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' + Info: 7: + IC(1.113 ns) + CELL(0.534 ns) = 7.681 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' + Info: Total cell delay = 2.626 ns ( 34.19 % ) + Info: Total interconnect delay = 5.055 ns ( 65.81 % ) + Info: - Shortest clock path from clock "CLK33M" to source register is 6.492 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB12; Fanout = 1; CLK Node = 'CLK33M' + Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X36_Y0_N1; Fanout = 8; COMB Node = 'CLK33M~input' + Info: 3: + IC(1.438 ns) + CELL(0.311 ns) = 2.667 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~3' + Info: 4: + IC(0.203 ns) + CELL(0.243 ns) = 3.113 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' + Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 4.845 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' + Info: 6: + IC(1.113 ns) + CELL(0.534 ns) = 6.492 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' + Info: Total cell delay = 2.006 ns ( 30.90 % ) + Info: Total interconnect delay = 4.486 ns ( 69.10 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: + Micro hold delay of destination is 0.157 ns +Warning: Can't achieve minimum setup and hold requirement CLK33M along 26 path(s). See Report window for details. +Info: Minimum slack time is -3.786 ns for clock "MAIN_CLK" between source register "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[6]" and destination register "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0]" + Info: + Shortest register to register delay is 1.930 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y18_N19; Fanout = 2; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[6]' + Info: 2: + IC(1.597 ns) + CELL(0.242 ns) = 1.839 ns; Loc. = LCCOMB_X34_Y15_N4; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0]~1' + Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 1.930 ns; Loc. = FF_X34_Y15_N5; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0]' + Info: Total cell delay = 0.333 ns ( 17.25 % ) + Info: Total interconnect delay = 1.597 ns ( 82.75 % ) + Info: - Smallest register to register requirement is 5.716 ns + Info: + Hold relationship between source and destination is 0.000 ns + Info: + Latch edge is 0.000 ns + Info: Clock period of Destination clock "MAIN_CLK" is 30.303 ns with offset of 0.000 ns and duty cycle of 50 + Info: Multicycle Setup factor for Destination register is 1 + Info: Multicycle Hold factor for Destination register is 1 + Info: - Launch edge is 0.000 ns + Info: Clock period of Source clock "MAIN_CLK" is 30.303 ns with offset of 0.000 ns and duty cycle of 50 + Info: Multicycle Setup factor for Source register is 1 + Info: Multicycle Hold factor for Source register is 1 + Info: + Smallest clock skew is 5.758 ns + Info: + Longest clock path from clock "MAIN_CLK" to destination register is 8.630 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'MAIN_CLK' + Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2380; COMB Node = 'MAIN_CLK~input' + Info: 3: + IC(1.360 ns) + CELL(0.733 ns) = 3.074 ns; Loc. = FF_X28_Y18_N31; Fanout = 208; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0]' + Info: 4: + IC(0.922 ns) + CELL(0.243 ns) = 4.239 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' + Info: 5: + IC(0.650 ns) + CELL(0.367 ns) = 5.256 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' + Info: 6: + IC(1.732 ns) + CELL(0.000 ns) = 6.988 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' + Info: 7: + IC(1.108 ns) + CELL(0.534 ns) = 8.630 ns; Loc. = FF_X34_Y15_N5; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0]' + Info: Total cell delay = 2.858 ns ( 33.12 % ) + Info: Total interconnect delay = 5.772 ns ( 66.88 % ) + Info: - Shortest clock path from clock "MAIN_CLK" to source register is 2.872 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'MAIN_CLK' + Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2380; COMB Node = 'MAIN_CLK~input' + Info: 3: + IC(1.357 ns) + CELL(0.534 ns) = 2.872 ns; Loc. = FF_X26_Y18_N19; Fanout = 2; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[6]' + Info: Total cell delay = 1.515 ns ( 52.75 % ) + Info: Total interconnect delay = 1.357 ns ( 47.25 % ) + Info: - Micro clock to output delay of source is 0.199 ns + Info: + Micro hold delay of destination is 0.157 ns +Warning: Can't achieve minimum setup and hold requirement MAIN_CLK along 108 path(s). See Report window for details. +Warning: Can't achieve timing requirement tsu along 6867 path(s). See Report window for details. +Info: Slack time is -4.528 ns for clock "MAIN_CLK" between source clock "MAIN_CLK" and destination register "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state" + Info: + tsu requirement for source pin and destination register is 1.000 ns + Info: - tsu from clock to input pin is 5.528 ns + Info: + Longest clock to register delay is 8.706 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'MAIN_CLK' + Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2380; COMB Node = 'MAIN_CLK~input' + Info: 3: + IC(4.109 ns) + CELL(0.869 ns) = 5.959 ns; Loc. = PLL_2; Fanout = 4; COMB Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|scandone' + Info: 4: + IC(1.722 ns) + CELL(0.130 ns) = 7.811 ns; Loc. = LCCOMB_X21_Y26_N18; Fanout = 1; COMB Node = 'altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state~0' + Info: 5: + IC(0.198 ns) + CELL(0.130 ns) = 8.139 ns; Loc. = LCCOMB_X21_Y26_N28; Fanout = 1; COMB Node = 'altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state~1' + Info: 6: + IC(0.346 ns) + CELL(0.130 ns) = 8.615 ns; Loc. = LCCOMB_X22_Y26_N16; Fanout = 1; COMB Node = 'altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state~2' + Info: 7: + IC(0.000 ns) + CELL(0.091 ns) = 8.706 ns; Loc. = FF_X22_Y26_N17; Fanout = 8; REG Node = 'altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state' + Info: Total cell delay = 2.331 ns ( 26.77 % ) + Info: Total interconnect delay = 6.375 ns ( 73.23 % ) + Info: + Micro setup delay of destination is -0.015 ns + Info: - Shortest clock path from clock "MAIN_CLK" to destination register is 3.163 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'MAIN_CLK' + Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2380; COMB Node = 'MAIN_CLK~input' + Info: 3: + IC(1.648 ns) + CELL(0.534 ns) = 3.163 ns; Loc. = FF_X22_Y26_N17; Fanout = 8; REG Node = 'altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state' + Info: Total cell delay = 1.515 ns ( 47.90 % ) + Info: Total interconnect delay = 1.648 ns ( 52.10 % ) +Warning: Can't achieve timing requirement tco along 4976 path(s). See Report window for details. +Info: Slack time is -14.84 ns for clock "MAIN_CLK" between source register "interrupt_handler:nobody|INT_LATCH[8]" and destination pin "nIRQ[5]" + Info: + tco requirement for source register and destination pin is 1.000 ns + Info: - tco from clock to output pin is 15.840 ns + Info: + Longest clock path from clock "MAIN_CLK" to source register is 9.460 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'MAIN_CLK' + Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2380; COMB Node = 'MAIN_CLK~input' + Info: 3: + IC(1.360 ns) + CELL(0.733 ns) = 3.074 ns; Loc. = FF_X28_Y18_N31; Fanout = 208; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0]' + Info: 4: + IC(0.922 ns) + CELL(0.243 ns) = 4.239 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' + Info: 5: + IC(0.650 ns) + CELL(0.367 ns) = 5.256 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' + Info: 6: + IC(1.232 ns) + CELL(0.733 ns) = 7.221 ns; Loc. = FF_X18_Y15_N21; Fanout = 5; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC' + Info: 7: + IC(0.716 ns) + CELL(0.308 ns) = 8.245 ns; Loc. = LCCOMB_X15_Y15_N6; Fanout = 1; COMB Node = 'interrupt_handler:nobody|INT_LATCH[8]~19' + Info: 8: + IC(0.681 ns) + CELL(0.534 ns) = 9.460 ns; Loc. = FF_X16_Y12_N5; Fanout = 3; REG Node = 'interrupt_handler:nobody|INT_LATCH[8]' + Info: Total cell delay = 3.899 ns ( 41.22 % ) + Info: Total interconnect delay = 5.561 ns ( 58.78 % ) + Info: + Micro clock to output delay of source is 0.199 ns + Info: + Longest register to pin delay is 6.181 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y12_N5; Fanout = 3; REG Node = 'interrupt_handler:nobody|INT_LATCH[8]' + Info: 2: + IC(0.325 ns) + CELL(0.241 ns) = 0.566 ns; Loc. = LCCOMB_X16_Y12_N20; Fanout = 1; COMB Node = 'interrupt_handler:nobody|_~17' + Info: 3: + IC(0.198 ns) + CELL(0.130 ns) = 0.894 ns; Loc. = LCCOMB_X16_Y12_N22; Fanout = 1; COMB Node = 'interrupt_handler:nobody|nIRQ[5]' + Info: 4: + IC(1.158 ns) + CELL(4.129 ns) = 6.181 ns; Loc. = IOOBUF_X0_Y12_N16; Fanout = 1; COMB Node = 'nIRQ[5]~output' + Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 6.181 ns; Loc. = PIN_P5; Fanout = 0; PIN Node = 'nIRQ[5]' + Info: Total cell delay = 4.500 ns ( 72.80 % ) + Info: Total interconnect delay = 1.681 ns ( 27.20 % ) +Info: Slack time is -11.944 ns between source pin "nFB_CS1" and destination pin "FB_AD[18]" + Info: + Longest pin to pin requirement is 1.000 ns + Info: - Longest pin to pin delay is 12.944 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T8; Fanout = 1; PIN Node = 'nFB_CS1' + Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X14_Y0_N29; Fanout = 59; COMB Node = 'nFB_CS1~input' + Info: 3: + IC(1.591 ns) + CELL(0.241 ns) = 2.750 ns; Loc. = LCCOMB_X27_Y14_N12; Fanout = 68; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE_CS~1' + Info: 4: + IC(0.915 ns) + CELL(0.130 ns) = 3.795 ns; Loc. = LCCOMB_X29_Y10_N14; Fanout = 12; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB_CS' + Info: 5: + IC(0.302 ns) + CELL(0.342 ns) = 4.439 ns; Loc. = LCCOMB_X29_Y10_N18; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[2]~44' + Info: 6: + IC(0.648 ns) + CELL(0.243 ns) = 5.330 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[2]~48' + Info: 7: + IC(0.807 ns) + CELL(0.243 ns) = 6.380 ns; Loc. = LCCOMB_X28_Y12_N12; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[2]~55' + Info: 8: + IC(0.200 ns) + CELL(0.130 ns) = 6.710 ns; Loc. = LCCOMB_X28_Y12_N30; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~180_RESYN4_BDD5' + Info: 9: + IC(1.088 ns) + CELL(0.242 ns) = 8.040 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~180' + Info: 10: + IC(0.876 ns) + CELL(4.028 ns) = 12.944 ns; Loc. = IOOBUF_X20_Y0_N23; Fanout = 1; COMB Node = 'FB_AD[18]~output' + Info: 11: + IC(0.000 ns) + CELL(0.000 ns) = 12.944 ns; Loc. = PIN_V9; Fanout = 0; PIN Node = 'FB_AD[18]' + Info: Total cell delay = 6.517 ns ( 50.35 % ) + Info: Total interconnect delay = 6.427 ns ( 49.65 % ) +Warning: Can't achieve timing requirement tpd along 514 path(s). See Report window for details. +Warning: Can't achieve timing requirement th along 117 path(s). See Report window for details. +Info: Minimum slack time is -401 ps for clock "MAIN_CLK" between source pin "FB_AD[25]" and destination register "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[9]" + Info: + th requirement for source pin and destination register is 1.000 ns + Info: - th from clock to input pin is 1.401 ns + Info: + Longest clock path from clock "MAIN_CLK" to destination register is 4.679 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'MAIN_CLK' + Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2380; COMB Node = 'MAIN_CLK~input' + Info: 3: + IC(3.164 ns) + CELL(0.534 ns) = 4.679 ns; Loc. = FF_X30_Y10_N5; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[9]' + Info: Total cell delay = 1.515 ns ( 32.38 % ) + Info: Total interconnect delay = 3.164 ns ( 67.62 % ) + Info: + Micro hold delay of destination is 0.157 ns + Info: - Shortest pin to register delay is 3.435 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA9; Fanout = 1; PIN Node = 'FB_AD[25]' + Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X27_Y0_N8; Fanout = 59; COMB Node = 'FB_AD[25]~input' + Info: 3: + IC(2.175 ns) + CELL(0.342 ns) = 3.435 ns; Loc. = FF_X30_Y10_N5; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[9]' + Info: Total cell delay = 1.260 ns ( 36.68 % ) + Info: Total interconnect delay = 2.175 ns ( 63.32 % ) +Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details. +Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details +Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 65 warnings + Info: Peak virtual memory: 238 megabytes + Info: Processing ended: Wed Dec 15 02:25:23 2010 + Info: Elapsed time: 00:00:09 + Info: Total CPU time (on all processors): 00:00:11 + + diff --git a/FPGA_by_Fredi/firebee1.tan.summary b/FPGA_by_Fredi/firebee1.tan.summary new file mode 100644 index 0000000..219f117 --- /dev/null +++ b/FPGA_by_Fredi/firebee1.tan.summary @@ -0,0 +1,296 @@ +-------------------------------------------------------------------------------------- +Timing Analyzer Summary +-------------------------------------------------------------------------------------- + +Type : Worst-case tsu +Slack : -4.528 ns +Required Time : 1.000 ns +Actual Time : 5.528 ns +From : MAIN_CLK +To : altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state +From Clock : -- +To Clock : MAIN_CLK +Failed Paths : 6867 + +Type : Worst-case tco +Slack : -14.840 ns +Required Time : 1.000 ns +Actual Time : 15.840 ns +From : interrupt_handler:nobody|INT_LATCH[8] +To : nIRQ[5] +From Clock : MAIN_CLK +To Clock : -- +Failed Paths : 4976 + +Type : Worst-case tpd +Slack : -11.944 ns +Required Time : 1.000 ns +Actual Time : 12.944 ns +From : nFB_CS1 +To : FB_AD[18] +From Clock : -- +To Clock : -- +Failed Paths : 514 + +Type : Worst-case th +Slack : -0.401 ns +Required Time : 1.000 ns +Actual Time : 1.401 ns +From : FB_AD[25] +To : Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[9] +From Clock : -- +To Clock : MAIN_CLK +Failed Paths : 117 + +Type : Clock Setup: 'CLK33M' +Slack : -5.966 ns +Required Time : 33.00 MHz ( period = 30.303 ns ) +Actual Time : N/A +From : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 +To : Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] +From Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] +To Clock : CLK33M +Failed Paths : 3741 + +Type : Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' +Slack : -4.615 ns +Required Time : 24.98 MHz ( period = 40.033 ns ) +Actual Time : N/A +From : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 +To : Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] +From Clock : altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] +To Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] +Failed Paths : 3741 + +Type : Clock Setup: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' +Slack : -4.294 ns +Required Time : 95.92 MHz ( period = 10.425 ns ) +Actual Time : N/A +From : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 +To : Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] +From Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] +To Clock : altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] +Failed Paths : 3741 + +Type : Clock Setup: 'MAIN_CLK' +Slack : -4.261 ns +Required Time : 33.00 MHz ( period = 30.303 ns ) +Actual Time : N/A +From : FB_ALE +To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7 +From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] +To Clock : MAIN_CLK +Failed Paths : 27347 + +Type : Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' +Slack : -2.673 ns +Required Time : 132.01 MHz ( period = 7.575 ns ) +Actual Time : N/A +From : FB_ALE +To : Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC +From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] +To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] +Failed Paths : 86 + +Type : Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' +Slack : -1.712 ns +Required Time : 66.00 MHz ( period = 15.151 ns ) +Actual Time : N/A +From : FB_ALE +To : Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ +From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] +To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] +Failed Paths : 29 + +Type : Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' +Slack : 1.672 ns +Required Time : 132.01 MHz ( period = 7.575 ns ) +Actual Time : N/A +From : Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] +To : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI +From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] +To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] +Failed Paths : 0 + +Type : Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' +Slack : 2.965 ns +Required Time : 132.01 MHz ( period = 7.575 ns ) +Actual Time : Restricted to 500.00 MHz ( period = 2.000 ns ) +From : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6] +To : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6] +From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] +To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] +Failed Paths : 0 + +Type : Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' +Slack : 5.299 ns +Required Time : 132.01 MHz ( period = 7.575 ns ) +Actual Time : N/A +From : Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3] +To : Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] +From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] +To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] +Failed Paths : 0 + +Type : Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' +Slack : 28.590 ns +Required Time : 15.99 MHz ( period = 62.552 ns ) +Actual Time : 186.15 MHz ( period = 5.372 ns ) +From : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In +To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK +From Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] +To Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] +Failed Paths : 0 + +Type : Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' +Slack : 498.663 ns +Required Time : 2.00 MHz ( period = 500.416 ns ) +Actual Time : Restricted to 500.00 MHz ( period = 2.000 ns ) +From : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] +To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] +From Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] +To Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] +Failed Paths : 0 + +Type : Clock Setup: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' +Slack : 1997.239 ns +Required Time : 0.50 MHz ( period = 1999.998 ns ) +Actual Time : 362.45 MHz ( period = 2.759 ns ) +From : lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] +To : lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] +From Clock : altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] +To Clock : altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] +Failed Paths : 0 + +Type : Clock Hold: 'MAIN_CLK' +Slack : -3.786 ns +Required Time : 33.00 MHz ( period = 30.303 ns ) +Actual Time : N/A +From : Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[6] +To : Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0] +From Clock : MAIN_CLK +To Clock : MAIN_CLK +Failed Paths : 108 + +Type : Clock Hold: 'CLK33M' +Slack : -0.687 ns +Required Time : 33.00 MHz ( period = 30.303 ns ) +Actual Time : N/A +From : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] +To : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] +From Clock : CLK33M +To Clock : CLK33M +Failed Paths : 26 + +Type : Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' +Slack : -0.454 ns +Required Time : 24.98 MHz ( period = 40.033 ns ) +Actual Time : N/A +From : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] +To : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] +From Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] +To Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] +Failed Paths : 26 + +Type : Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' +Slack : 0.502 ns +Required Time : 15.99 MHz ( period = 62.552 ns ) +Actual Time : N/A +From : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1 +To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1 +From Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] +To Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] +Failed Paths : 0 + +Type : Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' +Slack : 0.502 ns +Required Time : 132.01 MHz ( period = 7.575 ns ) +Actual Time : N/A +From : Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] +To : Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] +From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] +To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] +Failed Paths : 0 + +Type : Clock Hold: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' +Slack : 0.502 ns +Required Time : 95.92 MHz ( period = 10.425 ns ) +Actual Time : N/A +From : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] +To : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] +From Clock : altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] +To Clock : altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] +Failed Paths : 0 + +Type : Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' +Slack : 0.564 ns +Required Time : 2.00 MHz ( period = 500.416 ns ) +Actual Time : N/A +From : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] +To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] +From Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] +To Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] +Failed Paths : 0 + +Type : Clock Hold: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' +Slack : 0.825 ns +Required Time : 0.50 MHz ( period = 1999.998 ns ) +Actual Time : N/A +From : lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] +To : lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] +From Clock : altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] +To Clock : altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] +Failed Paths : 0 + +Type : Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' +Slack : 1.825 ns +Required Time : 132.01 MHz ( period = 7.575 ns ) +Actual Time : N/A +From : Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6] +To : Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6] +From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] +To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] +Failed Paths : 0 + +Type : Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' +Slack : 2.664 ns +Required Time : 66.00 MHz ( period = 15.151 ns ) +Actual Time : N/A +From : FB_ALE +To : lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] +From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] +To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] +Failed Paths : 0 + +Type : Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' +Slack : 3.263 ns +Required Time : 132.01 MHz ( period = 7.575 ns ) +Actual Time : N/A +From : Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] +To : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO +From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] +To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] +Failed Paths : 0 + +Type : Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' +Slack : 4.336 ns +Required Time : 132.01 MHz ( period = 7.575 ns ) +Actual Time : N/A +From : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2] +To : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2] +From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] +To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] +Failed Paths : 0 + +Type : Total number of failed paths +Slack : +Required Time : +Actual Time : +From : +To : +From Clock : +To Clock : +Failed Paths : 51319 + +-------------------------------------------------------------------------------------- + diff --git a/FPGA_by_Fredi/firebee1_assignment_defaults.qdf b/FPGA_by_Fredi/firebee1_assignment_defaults.qdf new file mode 100644 index 0000000..2119467 --- /dev/null +++ b/FPGA_by_Fredi/firebee1_assignment_defaults.qdf @@ -0,0 +1,687 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2010 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II +# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition +# Date created = 08:49:57 June 14, 2010 +# +# -------------------------------------------------------------------------- # +# +# Note: +# +# 1) Do not modify this file. This file was generated +# automatically by the Quartus II software and is used +# to preserve global assignments across Quartus II versions. +# +# -------------------------------------------------------------------------- # + +set_global_assignment -name PROJECT_SHOW_ENTITY_NAME On +set_global_assignment -name PROJECT_USE_SIMPLIFIED_NAMES Off +set_global_assignment -name ENABLE_REDUCED_MEMORY_MODE Off +set_global_assignment -name VER_COMPATIBLE_DB_DIR export_db +set_global_assignment -name AUTO_EXPORT_VER_COMPATIBLE_DB Off +set_global_assignment -name SMART_RECOMPILE Off +set_global_assignment -name FLOW_DISABLE_ASSEMBLER Off +set_global_assignment -name FLOW_ENABLE_HC_COMPARE Off +set_global_assignment -name HC_OUTPUT_DIR hc_output +set_global_assignment -name SAVE_MIGRATION_INFO_DURING_COMPILATION Off +set_global_assignment -name FLOW_ENABLE_IO_ASSIGNMENT_ANALYSIS Off +set_global_assignment -name RUN_FULL_COMPILE_ON_DEVICE_CHANGE On +set_global_assignment -name FLOW_ENABLE_RTL_VIEWER Off +set_global_assignment -name READ_OR_WRITE_IN_BYTE_ADDRESS "Use global settings" +set_global_assignment -name FLOW_HARDCOPY_DESIGN_READINESS_CHECK On +set_global_assignment -name FLOW_ENABLE_PARALLEL_MODULES On +set_global_assignment -name ENABLE_COMPACT_REPORT_TABLE Off +set_global_assignment -name DEFAULT_HOLD_MULTICYCLE "Same as Multicycle" +set_global_assignment -name CUT_OFF_PATHS_BETWEEN_CLOCK_DOMAINS On +set_global_assignment -name CUT_OFF_READ_DURING_WRITE_PATHS On +set_global_assignment -name CUT_OFF_IO_PIN_FEEDBACK On +set_global_assignment -name DO_COMBINED_ANALYSIS Off +set_global_assignment -name IGNORE_CLOCK_SETTINGS Off +set_global_assignment -name ANALYZE_LATCHES_AS_SYNCHRONOUS_ELEMENTS On +set_global_assignment -name ENABLE_RECOVERY_REMOVAL_ANALYSIS Off +set_global_assignment -name ENABLE_CLOCK_LATENCY Off +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER Off -family MAX7000B +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER Off -family "HardCopy II" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER On -family "Cyclone IV E" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER On -family "Stratix IV" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER On -family "Cyclone III" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER Off -family "HardCopy Stratix" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER Off -family MAX7000AE +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER Off -family Cyclone +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER Off -family "Stratix II GX" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER Off -family "MAX II" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER On -family "Arria II GX" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER Off -family "Stratix GX" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER On -family "HardCopy III" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER Off -family MAX7000S +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER Off -family "Cyclone II" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER On -family "Cyclone IV GX" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER On -family "HardCopy IV" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER On -family "Cyclone III LS" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER On -family "Stratix III" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER On -family "Arria GX" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER Off -family MAX3000A +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER Off -family "Stratix II" +set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER Off -family Stratix +set_global_assignment -name NUMBER_OF_SOURCES_PER_DESTINATION_TO_REPORT 10 +set_global_assignment -name NUMBER_OF_DESTINATION_TO_REPORT 10 +set_global_assignment -name NUMBER_OF_PATHS_TO_REPORT 200 +set_global_assignment -name DO_MIN_ANALYSIS Off +set_global_assignment -name DO_MIN_TIMING Off +set_global_assignment -name REPORT_IO_PATHS_SEPARATELY Off +set_global_assignment -name FLOW_ENABLE_TIMING_CONSTRAINT_CHECK Off +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS Off -family MAX7000B +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "HardCopy II" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Cyclone IV E" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Stratix IV" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Cyclone III" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS Off -family "HardCopy Stratix" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS Off -family MAX7000AE +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS Off -family Cyclone +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Stratix II GX" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS Off -family "MAX II" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Arria II GX" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS Off -family "Stratix GX" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "HardCopy III" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS Off -family MAX7000S +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Cyclone II" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Cyclone IV GX" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "HardCopy IV" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Cyclone III LS" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Stratix III" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Arria GX" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS Off -family MAX3000A +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS On -family "Stratix II" +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS Off -family Stratix +set_global_assignment -name TIMEQUEST_DO_REPORT_TIMING Off +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family MAX7000B +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "HardCopy II" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "Stratix IV" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family "Cyclone IV E" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family "Cyclone III" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "HardCopy Stratix" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family MAX7000AE +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "Stratix II GX" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family Cyclone +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family "MAX II" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "Arria II GX" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "Stratix GX" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family MAX7000S +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "HardCopy III" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family "Cyclone II" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family "Cyclone IV GX" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "HardCopy IV" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family "Cyclone III LS" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "Stratix III" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "Arria GX" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS On -family MAX3000A +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family "Stratix II" +set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS Off -family Stratix +set_global_assignment -name TIMEQUEST_REPORT_NUM_WORST_CASE_TIMING_PATHS 100 +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family MAX7000B +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family "HardCopy II" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Cyclone IV E" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Stratix IV" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Cyclone III" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family "HardCopy Stratix" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family MAX7000AE +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family Cyclone +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family "Stratix II GX" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family "MAX II" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Arria II GX" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family "Stratix GX" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "HardCopy III" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family MAX7000S +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family "Cyclone II" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Cyclone IV GX" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "HardCopy IV" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Cyclone III LS" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL On -family "Stratix III" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family "Arria GX" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family MAX3000A +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family "Stratix II" +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL Off -family Stratix +set_global_assignment -name MUX_RESTRUCTURE Auto +set_global_assignment -name ENABLE_IP_DEBUG Off +set_global_assignment -name SAVE_DISK_SPACE On +set_global_assignment -name DISABLE_OCP_HW_EVAL Off +set_global_assignment -name DEVICE_FILTER_PACKAGE Any +set_global_assignment -name DEVICE_FILTER_PIN_COUNT Any +set_global_assignment -name DEVICE_FILTER_SPEED_GRADE Any +set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "" +set_global_assignment -name VERILOG_INPUT_VERSION Verilog_2001 +set_global_assignment -name VHDL_INPUT_VERSION VHDL_1993 +set_global_assignment -name FAMILY "Stratix II" +set_global_assignment -name TRUE_WYSIWYG_FLOW Off +set_global_assignment -name SMART_COMPILE_IGNORES_TDC_FOR_STRATIX_PLL_CHANGES Off +set_global_assignment -name STATE_MACHINE_PROCESSING Auto +set_global_assignment -name SAFE_STATE_MACHINE Off +set_global_assignment -name EXTRACT_VERILOG_STATE_MACHINES On +set_global_assignment -name EXTRACT_VHDL_STATE_MACHINES On +set_global_assignment -name IGNORE_VERILOG_INITIAL_CONSTRUCTS Off +set_global_assignment -name VERILOG_CONSTANT_LOOP_LIMIT 5000 +set_global_assignment -name VERILOG_NON_CONSTANT_LOOP_LIMIT 250 +set_global_assignment -name ADD_PASS_THROUGH_LOGIC_TO_INFERRED_RAMS On +set_global_assignment -name PARALLEL_SYNTHESIS -value ON +set_global_assignment -name DSP_BLOCK_BALANCING Auto +set_global_assignment -name MAX_BALANCING_DSP_BLOCKS "-1 (Unlimited)" +set_global_assignment -name NOT_GATE_PUSH_BACK On +set_global_assignment -name ALLOW_POWER_UP_DONT_CARE On +set_global_assignment -name REMOVE_REDUNDANT_LOGIC_CELLS Off +set_global_assignment -name REMOVE_DUPLICATE_REGISTERS On +set_global_assignment -name IGNORE_CARRY_BUFFERS Off +set_global_assignment -name IGNORE_CASCADE_BUFFERS Off +set_global_assignment -name IGNORE_GLOBAL_BUFFERS Off +set_global_assignment -name IGNORE_ROW_GLOBAL_BUFFERS Off +set_global_assignment -name IGNORE_LCELL_BUFFERS Off +set_global_assignment -name MAX7000_IGNORE_LCELL_BUFFERS AUTO +set_global_assignment -name IGNORE_SOFT_BUFFERS On +set_global_assignment -name MAX7000_IGNORE_SOFT_BUFFERS Off +set_global_assignment -name LIMIT_AHDL_INTEGERS_TO_32_BITS Off +set_global_assignment -name AUTO_GLOBAL_CLOCK_MAX On +set_global_assignment -name AUTO_GLOBAL_OE_MAX On +set_global_assignment -name MAX_AUTO_GLOBAL_REGISTER_CONTROLS On +set_global_assignment -name AUTO_IMPLEMENT_IN_ROM Off +set_global_assignment -name APEX20K_TECHNOLOGY_MAPPER Lut +set_global_assignment -name OPTIMIZATION_TECHNIQUE Balanced +set_global_assignment -name STRATIXII_OPTIMIZATION_TECHNIQUE Balanced +set_global_assignment -name CYCLONE_OPTIMIZATION_TECHNIQUE Balanced +set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE Balanced +set_global_assignment -name STRATIX_OPTIMIZATION_TECHNIQUE Balanced +set_global_assignment -name MAXII_OPTIMIZATION_TECHNIQUE Balanced +set_global_assignment -name MAX7000_OPTIMIZATION_TECHNIQUE Speed +set_global_assignment -name APEX20K_OPTIMIZATION_TECHNIQUE Balanced +set_global_assignment -name MERCURY_OPTIMIZATION_TECHNIQUE Area +set_global_assignment -name FLEX6K_OPTIMIZATION_TECHNIQUE Area +set_global_assignment -name FLEX10K_OPTIMIZATION_TECHNIQUE Area +set_global_assignment -name ALLOW_XOR_GATE_USAGE On +set_global_assignment -name AUTO_LCELL_INSERTION On +set_global_assignment -name CARRY_CHAIN_LENGTH 48 +set_global_assignment -name FLEX6K_CARRY_CHAIN_LENGTH 32 +set_global_assignment -name FLEX10K_CARRY_CHAIN_LENGTH 32 +set_global_assignment -name MERCURY_CARRY_CHAIN_LENGTH 48 +set_global_assignment -name STRATIX_CARRY_CHAIN_LENGTH 70 +set_global_assignment -name STRATIXII_CARRY_CHAIN_LENGTH 70 +set_global_assignment -name CASCADE_CHAIN_LENGTH 2 +set_global_assignment -name PARALLEL_EXPANDER_CHAIN_LENGTH 16 +set_global_assignment -name MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH 4 +set_global_assignment -name AUTO_CARRY_CHAINS On +set_global_assignment -name AUTO_CASCADE_CHAINS On +set_global_assignment -name AUTO_PARALLEL_EXPANDERS On +set_global_assignment -name AUTO_OPEN_DRAIN_PINS On +set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP Off +set_global_assignment -name AUTO_ROM_RECOGNITION On +set_global_assignment -name AUTO_RAM_RECOGNITION On +set_global_assignment -name AUTO_DSP_RECOGNITION On +set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION Auto +set_global_assignment -name AUTO_CLOCK_ENABLE_RECOGNITION On +set_global_assignment -name STRICT_RAM_RECOGNITION Off +set_global_assignment -name ALLOW_SYNCH_CTRL_USAGE On +set_global_assignment -name FORCE_SYNCH_CLEAR Off +set_global_assignment -name AUTO_RAM_BLOCK_BALANCING On +set_global_assignment -name AUTO_RAM_TO_LCELL_CONVERSION Off +set_global_assignment -name AUTO_RESOURCE_SHARING Off +set_global_assignment -name ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION Off +set_global_assignment -name ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION Off +set_global_assignment -name ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION Off +set_global_assignment -name MAX7000_FANIN_PER_CELL 100 +set_global_assignment -name USE_LOGICLOCK_CONSTRAINTS_IN_BALANCING On +set_global_assignment -name MAX_RAM_BLOCKS_M512 "-1 (Unlimited)" +set_global_assignment -name MAX_RAM_BLOCKS_M4K "-1 (Unlimited)" +set_global_assignment -name MAX_RAM_BLOCKS_MRAM "-1 (Unlimited)" +set_global_assignment -name IGNORE_TRANSLATE_OFF_AND_SYNTHESIS_OFF Off +set_global_assignment -name STRATIXGX_BYPASS_REMAPPING_OF_FORCE_SIGNAL_DETECT_SIGNAL_THRESHOLD_SELECT Off +set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS -value ON -family "Cyclone III LS" +set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS -value ON -family "Cyclone III" +set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS -value ON -family "Stratix III" +set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS -value ON -family "HardCopy III" +set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS Off -family "Arria GX" +set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS Off -family "Cyclone II" +set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS Off -family "HardCopy II" +set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS Off -family "Stratix II GX" +set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS -value ON -family "Cyclone IV E" +set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS -value ON -family "Cyclone IV GX" +set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS Off -family "Stratix II" +set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS -value ON -family "Stratix IV" +set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS -value ON -family "Arria II GX" +set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS -value ON -family "HardCopy IV" +set_global_assignment -name SHOW_PARAMETER_SETTINGS_TABLES_IN_SYNTHESIS_REPORT On +set_global_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS Off +set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 2 +set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS "Normal compilation" +set_global_assignment -name HDL_MESSAGE_LEVEL Level2 +set_global_assignment -name USE_HIGH_SPEED_ADDER Auto +set_global_assignment -name NUMBER_OF_REMOVED_REGISTERS_REPORTED 5000 +set_global_assignment -name NUMBER_OF_INVERTED_REGISTERS_REPORTED 100 +set_global_assignment -name SYNTH_CLOCK_MUX_PROTECTION On +set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION Off +set_global_assignment -name BLOCK_DESIGN_NAMING Auto +set_global_assignment -name SYNTH_PROTECT_SDC_CONSTRAINT Off +set_global_assignment -name SYNTHESIS_EFFORT Auto +set_global_assignment -name SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL On +set_global_assignment -name PRE_MAPPING_RESYNTHESIS Off +set_global_assignment -name SYNTH_MESSAGE_LEVEL Medium +set_global_assignment -name DISABLE_REGISTER_MERGING_ACROSS_HIERARCHIES Auto +set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Cyclone III LS" +set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Cyclone III" +set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Stratix III" +set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "HardCopy III" +set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "HardCopy Stratix" +set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Cyclone II" +set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family Cyclone +set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "HardCopy II" +set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Cyclone IV E" +set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Cyclone IV GX" +set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Stratix II" +set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Stratix IV" +set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "Arria II GX" +set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family Stratix +set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM On -family "HardCopy IV" +set_global_assignment -name MAX_LABS "-1 (Unlimited)" +set_global_assignment -name ADCE_ENABLED Auto +set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL Normal +set_global_assignment -name PLACEMENT_EFFORT_MULTIPLIER 1.0 +set_global_assignment -name ROUTER_EFFORT_MULTIPLIER 1.0 +set_global_assignment -name FIT_ATTEMPTS_TO_SKIP 0.0 +set_global_assignment -name ECO_ALLOW_ROUTING_CHANGES Off +set_global_assignment -name DEVICE AUTO +set_global_assignment -name BASE_PIN_OUT_FILE_ON_SAMEFRAME_DEVICE Off +set_global_assignment -name ENABLE_JTAG_BST_SUPPORT Off +set_global_assignment -name MAX7000_ENABLE_JTAG_BST_SUPPORT On +set_global_assignment -name RESERVE_NCEO_AFTER_CONFIGURATION "Use as regular IO" +set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "Use as programming pin" +set_global_assignment -name STRATIXIII_UPDATE_MODE Standard +set_global_assignment -name STRATIX_UPDATE_MODE Standard +set_global_assignment -name STRATIXIII_CONFIGURATION_SCHEME "Passive Serial" +set_global_assignment -name CYCLONEIII_CONFIGURATION_SCHEME "Active Serial" +set_global_assignment -name STRATIXII_CONFIGURATION_SCHEME "Passive Serial" +set_global_assignment -name CYCLONEII_CONFIGURATION_SCHEME "Active Serial" +set_global_assignment -name APEX20K_CONFIGURATION_SCHEME "Passive Serial" +set_global_assignment -name STRATIX_CONFIGURATION_SCHEME "Passive Serial" +set_global_assignment -name CYCLONE_CONFIGURATION_SCHEME "Active Serial" +set_global_assignment -name MERCURY_CONFIGURATION_SCHEME "Passive Serial" +set_global_assignment -name FLEX6K_CONFIGURATION_SCHEME "Passive Serial" +set_global_assignment -name FLEX10K_CONFIGURATION_SCHEME "Passive Serial" +set_global_assignment -name APEXII_CONFIGURATION_SCHEME "Passive Serial" +set_global_assignment -name USER_START_UP_CLOCK Off +set_global_assignment -name ENABLE_VREFA_PIN Off +set_global_assignment -name ENABLE_VREFB_PIN Off +set_global_assignment -name ALWAYS_ENABLE_INPUT_BUFFERS Off +set_global_assignment -name ENABLE_ASMI_FOR_FLASH_LOADER Off +set_global_assignment -name ENABLE_DEVICE_WIDE_RESET Off +set_global_assignment -name ENABLE_DEVICE_WIDE_OE Off +set_global_assignment -name RESERVE_ALL_UNUSED_PINS "As output driving ground" +set_global_assignment -name FLEX10K_ENABLE_LOCK_OUTPUT Off +set_global_assignment -name ENABLE_INIT_DONE_OUTPUT Off +set_global_assignment -name RESERVE_NWS_NRS_NCS_CS_AFTER_CONFIGURATION "Use as regular IO" +set_global_assignment -name RESERVE_RDYNBUSY_AFTER_CONFIGURATION "Use as regular IO" +set_global_assignment -name RESERVE_DATA7_THROUGH_DATA1_AFTER_CONFIGURATION "Use as regular IO" +set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "As input tri-stated" +set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "Use as regular IO" -family "Cyclone II" +set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "Use as regular IO" -family Cyclone +set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "Use as regular IO" -family "Stratix II GX" +set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "Use as regular IO" -family "HardCopy II" +set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "Use as regular IO" -family "Arria GX" +set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "Use as regular IO" -family "Stratix II" +set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "As input tri-stated" +set_global_assignment -name RESERVE_DATA7_THROUGH_DATA2_AFTER_CONFIGURATION "Use as regular IO" +set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "As input tri-stated" +set_global_assignment -name RESERVE_OTHER_AP_PINS_AFTER_CONFIGURATION "Use as regular IO" +set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "Use as programming pin" +set_global_assignment -name CRC_ERROR_CHECKING Off +set_global_assignment -name OPTIMIZE_HOLD_TIMING "IO Paths and Minimum TPD Paths" -family "Stratix GX" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "HardCopy III" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "IO Paths and Minimum TPD Paths" -family "Cyclone II" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "IO Paths and Minimum TPD Paths" -family "HardCopy II" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Cyclone IV E" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Cyclone IV GX" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Stratix IV" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "HardCopy IV" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Cyclone III LS" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Cyclone III" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Stratix III" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "IO Paths and Minimum TPD Paths" -family "HardCopy Stratix" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Arria GX" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "IO Paths and Minimum TPD Paths" -family "Stratix II GX" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "IO Paths and Minimum TPD Paths" -family Cyclone +set_global_assignment -name OPTIMIZE_HOLD_TIMING "IO Paths and Minimum TPD Paths" -family "Stratix II" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "IO Paths and Minimum TPD Paths" -family "MAX II" +set_global_assignment -name OPTIMIZE_HOLD_TIMING "IO Paths and Minimum TPD Paths" -family Stratix +set_global_assignment -name OPTIMIZE_HOLD_TIMING "All Paths" -family "Arria II GX" +set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING Off +set_global_assignment -name BLOCK_RAM_TO_MLAB_CELL_CONVERSION On +set_global_assignment -name BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS Auto +set_global_assignment -name BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES Care +set_global_assignment -name PROGRAMMABLE_POWER_TECHNOLOGY_SETTING "Force All Tiles with Failing Timing Paths to High Speed" +set_global_assignment -name PROGRAMMABLE_POWER_MAXIMUM_HIGH_SPEED_FRACTION_OF_USED_LAB_TILES 1.0 +set_global_assignment -name GUARANTEE_MIN_DELAY_CORNER_IO_ZERO_HOLD_TIME On +set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING "Normal compilation" +set_global_assignment -name OPTIMIZE_SSN Off -family "Cyclone III LS" +set_global_assignment -name OPTIMIZE_SSN Off -family "Cyclone III" +set_global_assignment -name OPTIMIZE_SSN Off -family "Stratix III" +set_global_assignment -name OPTIMIZE_SSN Off -family "HardCopy III" +set_global_assignment -name OPTIMIZE_SSN Off -family "Cyclone IV E" +set_global_assignment -name OPTIMIZE_SSN Off -family "Stratix IV" +set_global_assignment -name OPTIMIZE_SSN Off -family "Cyclone IV GX" +set_global_assignment -name OPTIMIZE_SSN Off -family "HardCopy IV" +set_global_assignment -name OPTIMIZE_SSN Off -family "Arria II GX" +set_global_assignment -name OPTIMIZE_TIMING "Normal compilation" +set_global_assignment -name ECO_OPTIMIZE_TIMING Off +set_global_assignment -name ECO_REGENERATE_REPORT Off +set_global_assignment -name OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING On +set_global_assignment -name FIT_ONLY_ONE_ATTEMPT Off +set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION Automatically +set_global_assignment -name FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION Automatically +set_global_assignment -name SEED 1 +set_global_assignment -name SLOW_SLEW_RATE Off +set_global_assignment -name PCI_IO Off +set_global_assignment -name TURBO_BIT On +set_global_assignment -name WEAK_PULL_UP_RESISTOR Off +set_global_assignment -name ENABLE_BUS_HOLD_CIRCUITRY Off +set_global_assignment -name AUTO_GLOBAL_MEMORY_CONTROLS Off +set_global_assignment -name MIGRATION_CONSTRAIN_CORE_RESOURCES On +set_global_assignment -name AUTO_PACKED_REGISTERS_STRATIXII AUTO +set_global_assignment -name AUTO_PACKED_REGISTERS_MAXII AUTO +set_global_assignment -name AUTO_PACKED_REGISTERS_CYCLONE Auto +set_global_assignment -name AUTO_PACKED_REGISTERS Off +set_global_assignment -name AUTO_PACKED_REGISTERS_STRATIX AUTO +set_global_assignment -name NORMAL_LCELL_INSERT On +set_global_assignment -name CARRY_OUT_PINS_LCELL_INSERT On +set_global_assignment -name AUTO_DELAY_CHAINS On +set_global_assignment -name XSTL_INPUT_ALLOW_SE_BUFFER Off +set_global_assignment -name TREAT_BIDIR_AS_OUTPUT Off +set_global_assignment -name AUTO_MERGE_PLLS On +set_global_assignment -name IGNORE_MODE_FOR_MERGE Off +set_global_assignment -name AUTO_TURBO_BIT ON +set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA Off +set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC Off +set_global_assignment -name PHYSICAL_SYNTHESIS_LOG_FILE Off +set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION Off +set_global_assignment -name PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA Off +set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING Off +set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING Off +set_global_assignment -name IO_PLACEMENT_OPTIMIZATION On +set_global_assignment -name ALLOW_LVTTL_LVCMOS_INPUT_LEVELS_TO_OVERDRIVE_INPUT_BUFFER Off +set_global_assignment -name OVERRIDE_DEFAULT_ELECTROMIGRATION_PARAMETERS Off +set_global_assignment -name FITTER_EFFORT "Auto Fit" +set_global_assignment -name FITTER_AUTO_EFFORT_DESIRED_SLACK_MARGIN 0ns +set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT Normal +set_global_assignment -name ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION AUTO +set_global_assignment -name ROUTER_REGISTER_DUPLICATION AUTO +set_global_assignment -name STRATIXGX_ALLOW_CLOCK_FANOUT_WITH_ANALOG_RESET Off +set_global_assignment -name AUTO_GLOBAL_CLOCK On +set_global_assignment -name AUTO_GLOBAL_OE On +set_global_assignment -name AUTO_GLOBAL_REGISTER_CONTROLS On +set_global_assignment -name FITTER_EARLY_TIMING_ESTIMATE_MODE Realistic +set_global_assignment -name STRATIXGX_ALLOW_GIGE_UNDER_FULL_DATARATE_RANGE Off +set_global_assignment -name STRATIXGX_ALLOW_RX_CORECLK_FROM_NON_RX_CLKOUT_SOURCE_IN_DOUBLE_DATA_WIDTH_MODE Off +set_global_assignment -name STRATIXGX_ALLOW_GIGE_IN_DOUBLE_DATA_WIDTH_MODE Off +set_global_assignment -name STRATIXGX_ALLOW_PARALLEL_LOOPBACK_IN_DOUBLE_DATA_WIDTH_MODE Off +set_global_assignment -name STRATIXGX_ALLOW_XAUI_IN_SINGLE_DATA_WIDTH_MODE Off +set_global_assignment -name STRATIXGX_ALLOW_XAUI_WITH_CORECLK_SELECTED_AT_RATE_MATCHER Off +set_global_assignment -name STRATIXGX_ALLOW_XAUI_WITH_RX_CORECLK_FROM_NON_TXPLL_SOURCE Off +set_global_assignment -name STRATIXGX_ALLOW_GIGE_WITH_CORECLK_SELECTED_AT_RATE_MATCHER Off +set_global_assignment -name STRATIXGX_ALLOW_GIGE_WITHOUT_8B10B Off +set_global_assignment -name STRATIXGX_ALLOW_GIGE_WITH_RX_CORECLK_FROM_NON_TXPLL_SOURCE Off +set_global_assignment -name STRATIXGX_ALLOW_POST8B10B_LOOPBACK Off +set_global_assignment -name STRATIXGX_ALLOW_REVERSE_PARALLEL_LOOPBACK Off +set_global_assignment -name STRATIXGX_ALLOW_USE_OF_GXB_COUPLED_IOS Off +set_global_assignment -name GENERATE_GXB_RECONFIG_MIF Off +set_global_assignment -name GENERATE_GXB_RECONFIG_MIF_WITH_PLL Off +set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "As input tri-stated with weak pull-up" +set_global_assignment -name STOP_AFTER_CONGESTION_MAP Off +set_global_assignment -name ENABLE_HOLD_BACK_OFF On +set_global_assignment -name CONFIGURATION_VCCIO_LEVEL Auto +set_global_assignment -name FORCE_CONFIGURATION_VCCIO Off +set_global_assignment -name SYNCHRONIZER_IDENTIFICATION Off +set_global_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION On +set_global_assignment -name OPTIMIZE_FOR_METASTABILITY On +set_global_assignment -name CRC_ERROR_OPEN_DRAIN Off +set_global_assignment -name MAX_GLOBAL_CLOCKS_ALLOWED "-1 (Unlimited)" +set_global_assignment -name MAX_REGIONAL_CLOCKS_ALLOWED "-1 (Unlimited)" +set_global_assignment -name MAX_PERIPHERY_CLOCKS_ALLOWED "-1 (Unlimited)" +set_global_assignment -name MAX_CLOCKS_ALLOWED "-1 (Unlimited)" +set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_40MHz +set_global_assignment -name M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY Off +set_global_assignment -name STRATIXIII_MRAM_COMPATIBILITY On +set_global_assignment -name FORCE_FITTER_TO_AVOID_PERIPHERY_PLACEMENT_WARNINGS Off +set_global_assignment -name AUTO_C3_M9K_BIT_SKIP Off +set_global_assignment -name EDA_SIMULATION_TOOL "" +set_global_assignment -name EDA_TIMING_ANALYSIS_TOOL "" +set_global_assignment -name EDA_BOARD_DESIGN_TIMING_TOOL "" +set_global_assignment -name EDA_BOARD_DESIGN_SYMBOL_TOOL "" +set_global_assignment -name EDA_BOARD_DESIGN_SIGNAL_INTEGRITY_TOOL "" +set_global_assignment -name EDA_BOARD_DESIGN_BOUNDARY_SCAN_TOOL "" +set_global_assignment -name EDA_BOARD_DESIGN_TOOL "" +set_global_assignment -name EDA_FORMAL_VERIFICATION_TOOL "" +set_global_assignment -name EDA_RESYNTHESIS_TOOL "" +set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION On +set_global_assignment -name COMPRESSION_MODE Off +set_global_assignment -name CLOCK_SOURCE Internal +set_global_assignment -name CONFIGURATION_CLOCK_FREQUENCY "10 MHz" +set_global_assignment -name CONFIGURATION_CLOCK_DIVISOR 1 +set_global_assignment -name ENABLE_LOW_VOLTAGE_MODE_ON_CONFIG_DEVICE On +set_global_assignment -name FLEX6K_ENABLE_LOW_VOLTAGE_MODE_ON_CONFIG_DEVICE Off +set_global_assignment -name FLEX10K_ENABLE_LOW_VOLTAGE_MODE_ON_CONFIG_DEVICE On +set_global_assignment -name MAX7000S_JTAG_USER_CODE FFFF +set_global_assignment -name STRATIX_JTAG_USER_CODE FFFFFFFF +set_global_assignment -name APEX20K_JTAG_USER_CODE FFFFFFFF +set_global_assignment -name MERCURY_JTAG_USER_CODE FFFFFFFF +set_global_assignment -name FLEX10K_JTAG_USER_CODE 7F +set_global_assignment -name MAX7000_JTAG_USER_CODE FFFFFFFF +set_global_assignment -name MAX7000_USE_CHECKSUM_AS_USERCODE Off +set_global_assignment -name USE_CHECKSUM_AS_USERCODE Off +set_global_assignment -name SECURITY_BIT Off +set_global_assignment -name USE_CONFIGURATION_DEVICE On -family MAX7000B +set_global_assignment -name USE_CONFIGURATION_DEVICE On -family "HardCopy II" +set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "Cyclone IV E" +set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "Stratix IV" +set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "Cyclone III" +set_global_assignment -name USE_CONFIGURATION_DEVICE On -family "HardCopy Stratix" +set_global_assignment -name USE_CONFIGURATION_DEVICE On -family MAX7000AE +set_global_assignment -name USE_CONFIGURATION_DEVICE On -family Cyclone +set_global_assignment -name USE_CONFIGURATION_DEVICE On -family "Stratix II GX" +set_global_assignment -name USE_CONFIGURATION_DEVICE On -family "MAX II" +set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "Arria II GX" +set_global_assignment -name USE_CONFIGURATION_DEVICE On -family "Stratix GX" +set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "HardCopy III" +set_global_assignment -name USE_CONFIGURATION_DEVICE On -family MAX7000S +set_global_assignment -name USE_CONFIGURATION_DEVICE On -family "Cyclone II" +set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "Cyclone IV GX" +set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "HardCopy IV" +set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "Cyclone III LS" +set_global_assignment -name USE_CONFIGURATION_DEVICE Off -family "Stratix III" +set_global_assignment -name USE_CONFIGURATION_DEVICE On -family "Arria GX" +set_global_assignment -name USE_CONFIGURATION_DEVICE On -family MAX3000A +set_global_assignment -name USE_CONFIGURATION_DEVICE On -family "Stratix II" +set_global_assignment -name USE_CONFIGURATION_DEVICE On -family Stratix +set_global_assignment -name CYCLONEIII_CONFIGURATION_DEVICE Auto +set_global_assignment -name STRATIXII_CONFIGURATION_DEVICE Auto +set_global_assignment -name APEX20K_CONFIGURATION_DEVICE Auto +set_global_assignment -name MERCURY_CONFIGURATION_DEVICE Auto +set_global_assignment -name FLEX6K_CONFIGURATION_DEVICE Auto +set_global_assignment -name FLEX10K_CONFIGURATION_DEVICE Auto +set_global_assignment -name CYCLONE_CONFIGURATION_DEVICE Auto +set_global_assignment -name STRATIX_CONFIGURATION_DEVICE Auto +set_global_assignment -name APEX20K_CONFIG_DEVICE_JTAG_USER_CODE FFFFFFFF +set_global_assignment -name STRATIX_CONFIG_DEVICE_JTAG_USER_CODE FFFFFFFF +set_global_assignment -name MERCURY_CONFIG_DEVICE_JTAG_USER_CODE FFFFFFFF +set_global_assignment -name FLEX10K_CONFIG_DEVICE_JTAG_USER_CODE FFFFFFFF +set_global_assignment -name EPROM_USE_CHECKSUM_AS_USERCODE Off +set_global_assignment -name AUTO_INCREMENT_CONFIG_DEVICE_JTAG_USER_CODE On +set_global_assignment -name DISABLE_NCS_AND_OE_PULLUPS_ON_CONFIG_DEVICE Off +set_global_assignment -name GENERATE_TTF_FILE Off +set_global_assignment -name GENERATE_RBF_FILE Off +set_global_assignment -name GENERATE_HEX_FILE Off +set_global_assignment -name HEXOUT_FILE_START_ADDRESS 0 +set_global_assignment -name HEXOUT_FILE_COUNT_DIRECTION Up +set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "As output driving an unspecified signal" +set_global_assignment -name RELEASE_CLEARS_BEFORE_TRI_STATES Off +set_global_assignment -name AUTO_RESTART_CONFIGURATION On +set_global_assignment -name HARDCOPYII_POWER_ON_EXTRA_DELAY Off +set_global_assignment -name STRATIXII_MRAM_COMPATIBILITY Off +set_global_assignment -name CYCLONEII_M4K_COMPATIBILITY On +set_global_assignment -name ENABLE_OCT_DONE Off +set_global_assignment -name USE_CHECKERED_PATTERN_AS_UNINITIALIZED_RAM_CONTENT Off +set_global_assignment -name START_TIME 0ns +set_global_assignment -name SIMULATION_MODE TIMING +set_global_assignment -name AUTO_USE_SIMULATION_PDB_NETLIST Off +set_global_assignment -name ADD_DEFAULT_PINS_TO_SIMULATION_OUTPUT_WAVEFORMS On +set_global_assignment -name SETUP_HOLD_DETECTION Off +set_global_assignment -name SETUP_HOLD_DETECTION_INPUT_REGISTERS_BIDIR_PINS_DISABLED Off +set_global_assignment -name CHECK_OUTPUTS Off +set_global_assignment -name SIMULATION_COVERAGE On +set_global_assignment -name SIMULATION_COMPLETE_COVERAGE_REPORT_PANEL On +set_global_assignment -name SIMULATION_MISSING_1_VALUE_COVERAGE_REPORT_PANEL On +set_global_assignment -name SIMULATION_MISSING_0_VALUE_COVERAGE_REPORT_PANEL On +set_global_assignment -name GLITCH_DETECTION Off +set_global_assignment -name GLITCH_INTERVAL 1ns +set_global_assignment -name SIMULATOR_GENERATE_SIGNAL_ACTIVITY_FILE Off +set_global_assignment -name SIMULATION_WITH_GLITCH_FILTERING_WHEN_GENERATING_SAF On +set_global_assignment -name SIMULATION_BUS_CHANNEL_GROUPING Off +set_global_assignment -name SIMULATION_VDB_RESULT_FLUSH On +set_global_assignment -name VECTOR_COMPARE_TRIGGER_MODE INPUT_EDGE +set_global_assignment -name SIMULATION_NETLIST_VIEWER Off +set_global_assignment -name SIMULATION_INTERCONNECT_DELAY_MODEL_TYPE TRANSPORT +set_global_assignment -name SIMULATION_CELL_DELAY_MODEL_TYPE TRANSPORT +set_global_assignment -name SIMULATOR_GENERATE_POWERPLAY_VCD_FILE Off +set_global_assignment -name SIMULATOR_PVT_TIMING_MODEL_TYPE AUTO +set_global_assignment -name SIMULATION_WITH_AUTO_GLITCH_FILTERING AUTO +set_global_assignment -name DRC_TOP_FANOUT 50 +set_global_assignment -name DRC_FANOUT_EXCEEDING 30 +set_global_assignment -name DRC_GATED_CLOCK_FEED 30 +set_global_assignment -name HARDCOPY_FLOW_AUTOMATION MIGRATION_ONLY +set_global_assignment -name ENABLE_DRC_SETTINGS Off +set_global_assignment -name CLK_RULE_CLKNET_CLKSPINES_THRESHOLD 25 +set_global_assignment -name DRC_DETAIL_MESSAGE_LIMIT 10 +set_global_assignment -name DRC_VIOLATION_MESSAGE_LIMIT 30 +set_global_assignment -name DRC_DEADLOCK_STATE_LIMIT 2 +set_global_assignment -name MERGE_HEX_FILE Off +set_global_assignment -name GENERATE_SVF_FILE Off +set_global_assignment -name GENERATE_ISC_FILE Off +set_global_assignment -name GENERATE_JAM_FILE Off +set_global_assignment -name GENERATE_JBC_FILE Off +set_global_assignment -name GENERATE_JBC_FILE_COMPRESSED On +set_global_assignment -name GENERATE_CONFIG_SVF_FILE Off +set_global_assignment -name GENERATE_CONFIG_ISC_FILE Off +set_global_assignment -name GENERATE_CONFIG_JAM_FILE Off +set_global_assignment -name GENERATE_CONFIG_JBC_FILE Off +set_global_assignment -name GENERATE_CONFIG_JBC_FILE_COMPRESSED On +set_global_assignment -name GENERATE_CONFIG_HEXOUT_FILE Off +set_global_assignment -name ISP_CLAMP_STATE_DEFAULT "Tri-state" +set_global_assignment -name SIGNALPROBE_ALLOW_OVERUSE Off +set_global_assignment -name SIGNALPROBE_DURING_NORMAL_COMPILATION Off +set_global_assignment -name LOGICLOCK_INCREMENTAL_COMPILE_ASSIGNMENT Off +set_global_assignment -name POWER_DEFAULT_TOGGLE_RATE 12.5% +set_global_assignment -name POWER_DEFAULT_INPUT_IO_TOGGLE_RATE 12.5% +set_global_assignment -name POWER_USE_PVA On +set_global_assignment -name POWER_USE_INPUT_FILE "No File" +set_global_assignment -name POWER_USE_INPUT_FILES Off +set_global_assignment -name POWER_VCD_FILTER_GLITCHES On +set_global_assignment -name POWER_REPORT_SIGNAL_ACTIVITY Off +set_global_assignment -name POWER_REPORT_POWER_DISSIPATION Off +set_global_assignment -name POWER_USE_DEVICE_CHARACTERISTICS TYPICAL +set_global_assignment -name POWER_AUTO_COMPUTE_TJ On +set_global_assignment -name POWER_TJ_VALUE 25 +set_global_assignment -name POWER_USE_TA_VALUE 25 +set_global_assignment -name POWER_USE_CUSTOM_COOLING_SOLUTION Off +set_global_assignment -name POWER_BOARD_TEMPERATURE 25 +set_global_assignment -name INCREMENTAL_COMPILATION FULL_INCREMENTAL_COMPILATION +set_global_assignment -name AUTO_EXPORT_INCREMENTAL_COMPILATION Off +set_global_assignment -name INCREMENTAL_COMPILATION_EXPORT_NETLIST_TYPE POST_FIT +set_global_assignment -name OUTPUT_IO_TIMING_ENDPOINT "Near End" +set_global_assignment -name RTLV_REMOVE_FANOUT_FREE_REGISTERS On +set_global_assignment -name RTLV_SIMPLIFIED_LOGIC On +set_global_assignment -name RTLV_GROUP_RELATED_NODES On +set_global_assignment -name RTLV_GROUP_COMB_LOGIC_IN_CLOUD Off +set_global_assignment -name RTLV_GROUP_COMB_LOGIC_IN_CLOUD_TMV Off +set_global_assignment -name RTLV_GROUP_RELATED_NODES_TMV On +set_global_assignment -name EQC_CONSTANT_DFF_DETECTION On +set_global_assignment -name EQC_DUPLICATE_DFF_DETECTION On +set_global_assignment -name EQC_BBOX_MERGE On +set_global_assignment -name EQC_LVDS_MERGE On +set_global_assignment -name EQC_RAM_UNMERGING On +set_global_assignment -name EQC_DFF_SS_EMULATION On +set_global_assignment -name EQC_RAM_REGISTER_UNPACK On +set_global_assignment -name EQC_MAC_REGISTER_UNPACK On +set_global_assignment -name EQC_SET_PARTITION_BB_TO_VCC_GND On +set_global_assignment -name EQC_STRUCTURE_MATCHING On +set_global_assignment -name EQC_AUTO_BREAK_CONE On +set_global_assignment -name EQC_POWER_UP_COMPARE Off +set_global_assignment -name EQC_AUTO_COMP_LOOP_CUT On +set_global_assignment -name EQC_AUTO_INVERSION On +set_global_assignment -name EQC_AUTO_TERMINATE On +set_global_assignment -name EQC_SUB_CONE_REPORT Off +set_global_assignment -name EQC_RENAMING_RULES On +set_global_assignment -name EQC_PARAMETER_CHECK On +set_global_assignment -name EQC_AUTO_PORTSWAP On +set_global_assignment -name EQC_DETECT_DONT_CARES On +set_global_assignment -name EQC_SHOW_ALL_MAPPED_POINTS Off +set_global_assignment -name DUTY_CYCLE 50 -section_id ? +set_global_assignment -name INVERT_BASE_CLOCK Off -section_id ? +set_global_assignment -name MULTIPLY_BASE_CLOCK_PERIOD_BY 1 -section_id ? +set_global_assignment -name DIVIDE_BASE_CLOCK_PERIOD_BY 1 -section_id ? +set_global_assignment -name EDA_INPUT_GND_NAME GND -section_id ? +set_global_assignment -name EDA_INPUT_VCC_NAME VCC -section_id ? +set_global_assignment -name EDA_INPUT_DATA_FORMAT NONE -section_id ? +set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES Off -section_id ? +set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY Off -section_id ? +set_global_assignment -name RESYNTHESIS_RETIMING FULL -section_id ? +set_global_assignment -name RESYNTHESIS_OPTIMIZATION_EFFORT Normal -section_id ? +set_global_assignment -name RESYNTHESIS_PHYSICAL_SYNTHESIS Normal -section_id ? +set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS On -section_id ? +set_global_assignment -name VCCPD_VOLTAGE 3.3V -section_id ? +set_global_assignment -name EDA_USER_COMPILED_SIMULATION_LIBRARY_DIRECTORY "" -section_id ? +set_global_assignment -name EDA_LAUNCH_CMD_LINE_TOOL Off -section_id ? +set_global_assignment -name EDA_NATIVELINK_GENERATE_SCRIPT_ONLY Off -section_id ? +set_global_assignment -name EDA_WAIT_FOR_GUI_TOOL_COMPLETION Off -section_id ? +set_global_assignment -name EDA_TRUNCATE_LONG_HIERARCHY_PATHS Off -section_id ? +set_global_assignment -name EDA_FLATTEN_BUSES Off -section_id ? +set_global_assignment -name EDA_MAP_ILLEGAL_CHARACTERS Off -section_id ? +set_global_assignment -name EDA_GENERATE_TIMING_CLOSURE_DATA Off -section_id ? +set_global_assignment -name EDA_GENERATE_POWER_INPUT_FILE Off -section_id ? +set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS NOT_USED -section_id ? +set_global_assignment -name EDA_RTL_SIM_MODE NOT_USED -section_id ? +set_global_assignment -name EDA_MAINTAIN_DESIGN_HIERARCHY Off -section_id ? +set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST Off -section_id ? +set_global_assignment -name EDA_WRITE_DEVICE_CONTROL_PORTS Off -section_id ? +set_global_assignment -name EDA_SIMULATION_VCD_OUTPUT_TCL_FILE Off -section_id ? +set_global_assignment -name EDA_SIMULATION_VCD_OUTPUT_SIGNALS_TO_TCL_FILE "All Except Combinational Logic Element Outputs" -section_id ? +set_global_assignment -name EDA_ENABLE_GLITCH_FILTERING Off -section_id ? +set_global_assignment -name EDA_WRITE_NODES_FOR_POWER_ESTIMATION OFF -section_id ? +set_global_assignment -name EDA_SETUP_HOLD_DETECTION_INPUT_REGISTERS_BIDIR_PINS_DISABLED Off -section_id ? +set_global_assignment -name EDA_WRITER_DONT_WRITE_TOP_ENTITY Off -section_id ? +set_global_assignment -name EDA_VHDL_ARCH_NAME structure -section_id ? +set_global_assignment -name EDA_IBIS_MODEL_SELECTOR Off -section_id ? +set_global_assignment -name EDA_IBIS_MUTUAL_COUPLING Off -section_id ? +set_global_assignment -name EDA_FORMAL_VERIFICATION_ALLOW_RETIMING Off -section_id ? +set_global_assignment -name EDA_BOARD_BOUNDARY_SCAN_OPERATION PRE_CONFIG -section_id ? +set_global_assignment -name EDA_GENERATE_RTL_SIMULATION_COMMAND_SCRIPT Off -section_id ? +set_global_assignment -name EDA_GENERATE_GATE_LEVEL_SIMULATION_COMMAND_SCRIPT Off -section_id ? +set_global_assignment -name SIM_VECTOR_COMPARED_CLOCK_OFFSET 0ns -section_id ? +set_global_assignment -name SIM_VECTOR_COMPARED_CLOCK_DUTY_CYCLE 50 -section_id ? +set_global_assignment -name APEX20K_CLIQUE_TYPE LAB -section_id ? -entity ? +set_global_assignment -name MAX7K_CLIQUE_TYPE LAB -section_id ? -entity ? +set_global_assignment -name MERCURY_CLIQUE_TYPE LAB -section_id ? -entity ? +set_global_assignment -name FLEX6K_CLIQUE_TYPE LAB -section_id ? -entity ? +set_global_assignment -name FLEX10K_CLIQUE_TYPE LAB -section_id ? -entity ? +set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS On -section_id ? -entity ? +set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id ? -entity ? +set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id ? -entity ? +set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS On -section_id ? -entity ? diff --git a/FPGA_by_Fredi/firebeei1.qpf b/FPGA_by_Fredi/firebeei1.qpf new file mode 100644 index 0000000..8ab6c97 --- /dev/null +++ b/FPGA_by_Fredi/firebeei1.qpf @@ -0,0 +1,23 @@ +# Copyright (C) 1991-2008 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. + + + +QUARTUS_VERSION = "8.1" +DATE = "10:07:29 September 03, 2009" + + +# Revisions + +PROJECT_REVISION = "firebee1" diff --git a/FPGA_by_Fredi/firebeei1.qws b/FPGA_by_Fredi/firebeei1.qws new file mode 100644 index 0000000..89bdcec --- /dev/null +++ b/FPGA_by_Fredi/firebeei1.qws @@ -0,0 +1,27 @@ +[ProjectWorkspace] +ptn_Child1=Frames +[ProjectWorkspace.Frames] +ptn_Child1=ChildFrames +[ProjectWorkspace.Frames.ChildFrames] +ptn_Child1=Document-0 +ptn_Child2=Document-1 +ptn_Child3=Document-2 +ptn_Child4=Document-3 +[ProjectWorkspace.Frames.ChildFrames.Document-0] +ptn_Child1=ViewFrame-0 +[ProjectWorkspace.Frames.ChildFrames.Document-0.ViewFrame-0] +DocPathName=firebee1.bdf +DocumentCLSID={7b19e8f2-2bbe-11d1-a082-0020affa5bde} +IsChildFrameDetached=False +IsActiveChildFrame=False +ptn_Child1=StateMap +[ProjectWorkspace.Frames.ChildFrames.Document-1] +ptn_Child1=ViewFrame-0 +[ProjectWorkspace.Frames.ChildFrames.Document-1.ViewFrame-0] +DocPathName=FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd +DocumentCLSID={ca385d57-a4c7-11d1-a098-0020affa43f2} +IsChildFrameDetached=False +IsActiveChildFrame=False +ptn_Child1=StateMap +[ProjectWorkspace.Frames.ChildFrames.Document-1.ViewFrame-0.StateMap] +AFC_IN_REPORT=False diff --git a/FPGA_by_Fredi/lpm_bustri_BYT.bsf b/FPGA_by_Fredi/lpm_bustri_BYT.bsf new file mode 100644 index 0000000..dcc4b63 --- /dev/null +++ b/FPGA_by_Fredi/lpm_bustri_BYT.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 96 40) + (text "lpm_bustri_BYT" (rect 2 1 110 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 24 25 36)(font "Arial" )) + (port + (pt 40 40) + (input) + (text "enabledt" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "enabledt" (rect 40 -6 53 36)(font "Arial" (font_size 8))(invisible)) + (line (pt 40 40)(pt 40 28)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "data[7..0]" (rect 0 0 53 14)(font "Arial" (font_size 8))) + (text "data[7..0]" (rect -3 -21 10 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 0 24)(pt 32 24)(line_width 3)) + ) + (port + (pt 96 24) + (bidir) + (text "tridata[7..0]" (rect 0 0 63 14)(font "Arial" (font_size 8))) + (text "tridata[7..0]" (rect 100 -30 113 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 96 24)(pt 48 24)(line_width 3)) + ) + (drawing + (text "8" (rect 71 25 76 37)(font "Arial" )) + (text "8" (rect 15 25 20 37)(font "Arial" )) + (line (pt 32 16)(pt 48 24)(line_width 1)) + (line (pt 48 24)(pt 32 32)(line_width 1)) + (line (pt 32 32)(pt 32 16)(line_width 1)) + (line (pt 66 28)(pt 74 20)(line_width 1)) + (line (pt 10 28)(pt 18 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/lpm_bustri_BYT.cmp b/FPGA_by_Fredi/lpm_bustri_BYT.cmp new file mode 100644 index 0000000..3cf925e --- /dev/null +++ b/FPGA_by_Fredi/lpm_bustri_BYT.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_bustri_BYT + PORT + ( + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (7 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/lpm_bustri_BYT.inc b/FPGA_by_Fredi/lpm_bustri_BYT.inc new file mode 100644 index 0000000..8cb4941 --- /dev/null +++ b/FPGA_by_Fredi/lpm_bustri_BYT.inc @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_bustri_BYT +( + data[7..0], + enabledt +) + +RETURNS ( + tridata[7..0] +); diff --git a/FPGA_by_Fredi/lpm_bustri_BYT.qip b/FPGA_by_Fredi/lpm_bustri_BYT.qip new file mode 100644 index 0000000..89e40bd --- /dev/null +++ b/FPGA_by_Fredi/lpm_bustri_BYT.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_BUSTRI" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_bustri_BYT.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri_BYT.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri_BYT.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri_BYT.cmp"] diff --git a/FPGA_by_Fredi/lpm_bustri_BYT.vhd b/FPGA_by_Fredi/lpm_bustri_BYT.vhd new file mode 100644 index 0000000..d24e3cb --- /dev/null +++ b/FPGA_by_Fredi/lpm_bustri_BYT.vhd @@ -0,0 +1,107 @@ +-- megafunction wizard: %LPM_BUSTRI% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_bustri + +-- ============================================================ +-- File Name: lpm_bustri_BYT.vhd +-- Megafunction Name(s): +-- lpm_bustri +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_bustri_BYT IS + PORT + ( + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (7 DOWNTO 0) + ); +END lpm_bustri_BYT; + + +ARCHITECTURE SYN OF lpm_bustri_byt IS + + + + + COMPONENT lpm_bustri + GENERIC ( + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + enabledt : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (7 DOWNTO 0); + tridata : INOUT STD_LOGIC_VECTOR (7 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + + lpm_bustri_component : lpm_bustri + GENERIC MAP ( + lpm_type => "LPM_BUSTRI", + lpm_width => 8 + ) + PORT MAP ( + enabledt => enabledt, + data => data, + tridata => tridata + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: BiDir NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "8" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_BUSTRI" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8" +-- Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL data[7..0] +-- Retrieval info: USED_PORT: enabledt 0 0 0 0 INPUT NODEFVAL enabledt +-- Retrieval info: USED_PORT: tridata 0 0 8 0 BIDIR NODEFVAL tridata[7..0] +-- Retrieval info: CONNECT: tridata 0 0 8 0 @tridata 0 0 8 0 +-- Retrieval info: CONNECT: @data 0 0 8 0 data 0 0 8 0 +-- Retrieval info: CONNECT: @enabledt 0 0 0 0 enabledt 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri_BYT.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri_BYT.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri_BYT.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri_BYT.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri_BYT_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/lpm_bustri_LONG.bsf b/FPGA_by_Fredi/lpm_bustri_LONG.bsf new file mode 100644 index 0000000..6535d3e --- /dev/null +++ b/FPGA_by_Fredi/lpm_bustri_LONG.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 112 40) + (text "lpm_bustri_LONG" (rect 5 1 126 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 24 25 36)(font "Arial" )) + (port + (pt 40 40) + (input) + (text "enabledt" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "enabledt" (rect 40 -6 53 36)(font "Arial" (font_size 8))(invisible)) + (line (pt 40 40)(pt 40 28)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "data[31..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "data[31..0]" (rect -3 -27 10 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 0 24)(pt 32 24)(line_width 3)) + ) + (port + (pt 112 24) + (bidir) + (text "tridata[31..0]" (rect 0 0 70 14)(font "Arial" (font_size 8))) + (text "tridata[31..0]" (rect 116 -36 129 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 112 24)(pt 48 24)(line_width 3)) + ) + (drawing + (text "32" (rect 77 25 87 37)(font "Arial" )) + (text "32" (rect 13 25 23 37)(font "Arial" )) + (line (pt 32 16)(pt 48 24)(line_width 1)) + (line (pt 48 24)(pt 32 32)(line_width 1)) + (line (pt 32 32)(pt 32 16)(line_width 1)) + (line (pt 72 28)(pt 80 20)(line_width 1)) + (line (pt 8 28)(pt 16 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/lpm_bustri_LONG.cmp b/FPGA_by_Fredi/lpm_bustri_LONG.cmp new file mode 100644 index 0000000..3a268db --- /dev/null +++ b/FPGA_by_Fredi/lpm_bustri_LONG.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_bustri_LONG + PORT + ( + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/lpm_bustri_LONG.inc b/FPGA_by_Fredi/lpm_bustri_LONG.inc new file mode 100644 index 0000000..f180c48 --- /dev/null +++ b/FPGA_by_Fredi/lpm_bustri_LONG.inc @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_bustri_LONG +( + data[31..0], + enabledt +) + +RETURNS ( + tridata[31..0] +); diff --git a/FPGA_by_Fredi/lpm_bustri_LONG.qip b/FPGA_by_Fredi/lpm_bustri_LONG.qip new file mode 100644 index 0000000..67b7232 --- /dev/null +++ b/FPGA_by_Fredi/lpm_bustri_LONG.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_BUSTRI" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_bustri_LONG.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri_LONG.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri_LONG.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri_LONG.cmp"] diff --git a/FPGA_by_Fredi/lpm_bustri_LONG.vhd b/FPGA_by_Fredi/lpm_bustri_LONG.vhd new file mode 100644 index 0000000..3de83c0 --- /dev/null +++ b/FPGA_by_Fredi/lpm_bustri_LONG.vhd @@ -0,0 +1,107 @@ +-- megafunction wizard: %LPM_BUSTRI% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_bustri + +-- ============================================================ +-- File Name: lpm_bustri_LONG.vhd +-- Megafunction Name(s): +-- lpm_bustri +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_bustri_LONG IS + PORT + ( + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); +END lpm_bustri_LONG; + + +ARCHITECTURE SYN OF lpm_bustri_long IS + + + + + COMPONENT lpm_bustri + GENERIC ( + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + enabledt : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + tridata : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + + lpm_bustri_component : lpm_bustri + GENERIC MAP ( + lpm_type => "LPM_BUSTRI", + lpm_width => 32 + ) + PORT MAP ( + enabledt => enabledt, + data => data, + tridata => tridata + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: BiDir NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "32" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_BUSTRI" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "32" +-- Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL data[31..0] +-- Retrieval info: USED_PORT: enabledt 0 0 0 0 INPUT NODEFVAL enabledt +-- Retrieval info: USED_PORT: tridata 0 0 32 0 BIDIR NODEFVAL tridata[31..0] +-- Retrieval info: CONNECT: tridata 0 0 32 0 @tridata 0 0 32 0 +-- Retrieval info: CONNECT: @data 0 0 32 0 data 0 0 32 0 +-- Retrieval info: CONNECT: @enabledt 0 0 0 0 enabledt 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri_LONG.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri_LONG.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri_LONG.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri_LONG.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri_LONG_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/lpm_bustri_WORD.bsf b/FPGA_by_Fredi/lpm_bustri_WORD.bsf new file mode 100644 index 0000000..4e882d1 --- /dev/null +++ b/FPGA_by_Fredi/lpm_bustri_WORD.bsf @@ -0,0 +1,56 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 112 40) + (text "lpm_bustri_WORD" (rect 2 1 129 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 24 25 36)(font "Arial" )) + (port + (pt 40 40) + (input) + (text "enabledt" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "enabledt" (rect 40 -6 53 36)(font "Arial" (font_size 8))(invisible)) + (line (pt 40 40)(pt 40 28)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "data[15..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "data[15..0]" (rect -3 -27 10 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 0 24)(pt 32 24)(line_width 3)) + ) + (port + (pt 112 24) + (bidir) + (text "tridata[15..0]" (rect 0 0 70 14)(font "Arial" (font_size 8))) + (text "tridata[15..0]" (rect 116 -36 129 24)(font "Arial" (font_size 8))(invisible)) + (line (pt 112 24)(pt 48 24)(line_width 3)) + ) + (drawing + (text "16" (rect 77 25 87 37)(font "Arial" )) + (text "16" (rect 13 25 23 37)(font "Arial" )) + (line (pt 32 16)(pt 48 24)(line_width 1)) + (line (pt 48 24)(pt 32 32)(line_width 1)) + (line (pt 32 32)(pt 32 16)(line_width 1)) + (line (pt 72 28)(pt 80 20)(line_width 1)) + (line (pt 8 28)(pt 16 20)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/lpm_bustri_WORD.cmp b/FPGA_by_Fredi/lpm_bustri_WORD.cmp new file mode 100644 index 0000000..1f03a0e --- /dev/null +++ b/FPGA_by_Fredi/lpm_bustri_WORD.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_bustri_WORD + PORT + ( + data : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (15 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/lpm_bustri_WORD.inc b/FPGA_by_Fredi/lpm_bustri_WORD.inc new file mode 100644 index 0000000..09f6251 --- /dev/null +++ b/FPGA_by_Fredi/lpm_bustri_WORD.inc @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_bustri_WORD +( + data[15..0], + enabledt +) + +RETURNS ( + tridata[15..0] +); diff --git a/FPGA_by_Fredi/lpm_bustri_WORD.qip b/FPGA_by_Fredi/lpm_bustri_WORD.qip new file mode 100644 index 0000000..57bbe2e --- /dev/null +++ b/FPGA_by_Fredi/lpm_bustri_WORD.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_BUSTRI" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_bustri_WORD.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri_WORD.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri_WORD.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_bustri_WORD.cmp"] diff --git a/FPGA_by_Fredi/lpm_bustri_WORD.vhd b/FPGA_by_Fredi/lpm_bustri_WORD.vhd new file mode 100644 index 0000000..85cbdd1 --- /dev/null +++ b/FPGA_by_Fredi/lpm_bustri_WORD.vhd @@ -0,0 +1,107 @@ +-- megafunction wizard: %LPM_BUSTRI% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_bustri + +-- ============================================================ +-- File Name: lpm_bustri_WORD.vhd +-- Megafunction Name(s): +-- lpm_bustri +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_bustri_WORD IS + PORT + ( + data : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + enabledt : IN STD_LOGIC ; + tridata : INOUT STD_LOGIC_VECTOR (15 DOWNTO 0) + ); +END lpm_bustri_WORD; + + +ARCHITECTURE SYN OF lpm_bustri_word IS + + + + + COMPONENT lpm_bustri + GENERIC ( + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + enabledt : IN STD_LOGIC ; + data : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + tridata : INOUT STD_LOGIC_VECTOR (15 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + + lpm_bustri_component : lpm_bustri + GENERIC MAP ( + lpm_type => "LPM_BUSTRI", + lpm_width => 16 + ) + PORT MAP ( + enabledt => enabledt, + data => data, + tridata => tridata + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: BiDir NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "16" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_BUSTRI" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "16" +-- Retrieval info: USED_PORT: data 0 0 16 0 INPUT NODEFVAL data[15..0] +-- Retrieval info: USED_PORT: enabledt 0 0 0 0 INPUT NODEFVAL enabledt +-- Retrieval info: USED_PORT: tridata 0 0 16 0 BIDIR NODEFVAL tridata[15..0] +-- Retrieval info: CONNECT: tridata 0 0 16 0 @tridata 0 0 16 0 +-- Retrieval info: CONNECT: @data 0 0 16 0 data 0 0 16 0 +-- Retrieval info: CONNECT: @enabledt 0 0 0 0 enabledt 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri_WORD.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri_WORD.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri_WORD.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri_WORD.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_bustri_WORD_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/lpm_counter0.bsf b/FPGA_by_Fredi/lpm_counter0.bsf new file mode 100644 index 0000000..7fc7aaa --- /dev/null +++ b/FPGA_by_Fredi/lpm_counter0.bsf @@ -0,0 +1,49 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 144 64) + (text "lpm_counter0" (rect 33 1 125 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 48 25 60)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 26 49 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 144 40) + (output) + (text "q[17..0]" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "q[17..0]" (rect 89 34 125 47)(font "Arial" (font_size 8))) + (line (pt 144 40)(pt 128 40)(line_width 3)) + ) + (drawing + (text "up counter" (rect 84 17 128 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 48)(line_width 1)) + (line (pt 128 48)(pt 16 48)(line_width 1)) + (line (pt 16 48)(pt 16 16)(line_width 1)) + (line (pt 16 26)(pt 22 32)(line_width 1)) + (line (pt 22 32)(pt 16 38)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/lpm_counter0.cmp b/FPGA_by_Fredi/lpm_counter0.cmp new file mode 100644 index 0000000..ad18248 --- /dev/null +++ b/FPGA_by_Fredi/lpm_counter0.cmp @@ -0,0 +1,22 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_counter0 + PORT + ( + clock : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (17 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/lpm_counter0.qip b/FPGA_by_Fredi/lpm_counter0.qip new file mode 100644 index 0000000..a72845b --- /dev/null +++ b/FPGA_by_Fredi/lpm_counter0.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_COUNTER" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_counter0.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_counter0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_counter0.cmp"] diff --git a/FPGA_by_Fredi/lpm_counter0.vhd b/FPGA_by_Fredi/lpm_counter0.vhd new file mode 100644 index 0000000..9135dbc --- /dev/null +++ b/FPGA_by_Fredi/lpm_counter0.vhd @@ -0,0 +1,126 @@ +-- megafunction wizard: %LPM_COUNTER% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_counter + +-- ============================================================ +-- File Name: lpm_counter0.vhd +-- Megafunction Name(s): +-- lpm_counter +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_counter0 IS + PORT + ( + clock : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (17 DOWNTO 0) + ); +END lpm_counter0; + + +ARCHITECTURE SYN OF lpm_counter0 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (17 DOWNTO 0); + + + + COMPONENT lpm_counter + GENERIC ( + lpm_direction : STRING; + lpm_port_updown : STRING; + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + clock : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (17 DOWNTO 0) + ); + END COMPONENT; + +BEGIN + q <= sub_wire0(17 DOWNTO 0); + + lpm_counter_component : lpm_counter + GENERIC MAP ( + lpm_direction => "UP", + lpm_port_updown => "PORT_UNUSED", + lpm_type => "LPM_COUNTER", + lpm_width => 18 + ) + PORT MAP ( + clock => clock, + q => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ACLR NUMERIC "0" +-- Retrieval info: PRIVATE: ALOAD NUMERIC "0" +-- Retrieval info: PRIVATE: ASET NUMERIC "0" +-- Retrieval info: PRIVATE: ASET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: CLK_EN NUMERIC "0" +-- Retrieval info: PRIVATE: CNT_EN NUMERIC "0" +-- Retrieval info: PRIVATE: CarryIn NUMERIC "0" +-- Retrieval info: PRIVATE: CarryOut NUMERIC "0" +-- Retrieval info: PRIVATE: Direction NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: ModulusCounter NUMERIC "0" +-- Retrieval info: PRIVATE: ModulusValue NUMERIC "0" +-- Retrieval info: PRIVATE: SCLR NUMERIC "0" +-- Retrieval info: PRIVATE: SLOAD NUMERIC "0" +-- Retrieval info: PRIVATE: SSET NUMERIC "0" +-- Retrieval info: PRIVATE: SSET_ALL1 NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "18" +-- Retrieval info: CONSTANT: LPM_DIRECTION STRING "UP" +-- Retrieval info: CONSTANT: LPM_PORT_UPDOWN STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_COUNTER" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "18" +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock +-- Retrieval info: USED_PORT: q 0 0 18 0 OUTPUT NODEFVAL q[17..0] +-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: CONNECT: q 0 0 18 0 @q 0 0 18 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_counter0.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_counter0.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_counter0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_counter0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_counter0_inst.vhd FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_counter0_waveforms.html TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_counter0_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/lpm_counter0_wave0.jpg b/FPGA_by_Fredi/lpm_counter0_wave0.jpg new file mode 100644 index 0000000000000000000000000000000000000000..3a63bcbcc1f48a55e3e3abcd611ca603eafc855d GIT binary patch literal 56372 zcmeFa2UL?;+cp|2N)eF`LPn7e(xn)Z5e5(tBE3omkSv^b>6jv^{~Le-p|h7`?|0Dy6*kB z|7w2*a?-@m*bs8y00eRX{Dkbkf#`!j{m(xBXykv^0{GYa&mla=AU=nk4jniPImmP1 z5YK^q3Iqz?=aGN54f&6c0|yTsK5~@p*l~6a@E7V&LJl4{bm-vWLr0DrJ`DbL6!<#i zFwc=wXH+g7<+X5SI~&ZWdi&SHV-k8b9sHKV^mA%%H}4#07Z4N@7Lk;amXVcH*SMgm zrLCj?gMp#ZWn&X7Ya3fTdk07N>mHt7-aft|pLiy9$y84F3rskGTGNr4#=eHNVBco&E6O*rAPf=;Jzt7DtEG{iGKCN$T zZhZ!}cm5dH0mz~Me9Qhhu)mCp2OQVI!-o$YX8U7Y2M*o>uR}bCkDO6Cdg_t|n`vE^tnrD#`d`X#W`5-y7JS|D%!p=fM8gxTYYShYo;~ zcZdgqfUq9OJWhgqyZ)Q^pfYlr2aPow-!MC5F&XN|6-jBILebN_vs>~rtBJ&Yh`W>I zN8(;$=^*S@4spvSFYy*3DqfgHzOke`naRs`kzXb6+=5WAYUuBU7KX-6W}O;*p7&d? zQ?<+tZ3B2ys(hqA;ayT4Ch;cqa`(wL)+)+)OWp$Uy0T$PcPhH8(WLSTkir`fy zz_4Y#h*gn!m9O(h@pWS~gr|Q*9EG@e{a$ zimpCRl7al^MY=JJ;lZPKd!|nZv>FkaCi{>?HcA!u_ro_fxRduG{7kW8pB5vgY+$V8 zx}&3a0XL&GrpRD^MQ4jxHmFszYu44z9E6QvZbw1^ivsq2$fN0QCFbSysYCma0{`#~ zhW!p}Bs2)EX`+>4cC5D=Uaxa+r{Qe1h*id!tnn1>5)(@c8|mvKH``V}2{|t$h8#&G zX8#_3nw}8?n?7G;B}{2zUXUVgnfs;mmfI2%3Ok#otfT6k#Y~>yPuoO0-n^4(bpCo< zQW9hOEB!<1MKJz-$ffoa6!0swj%^g4_nYrA>ou2MNuAXur+j^u`gW-f6 ztwP;SvcMPts6rIWB`lvuhzY7!fZBAFyCa&pSR$ORr+SM@-{cw;n zd&Y?y$s13$ikGTf>G2P-HeW_nVgM0W@GVEVG_31mPIn=AtkG0 z76uV)V@LQbzCXgh?wLH3da>s{9GDHG>0)Vi%*${|?}($xUXL&+fH<=%VK#!GnqtmQ z=8TN~K*y%4i-{;{I!x9_8HRVIPX(M0oDZMB|2xO4eMn~t-EQwFO9e~&A$kbPT=#p4 zPwJW6x?dF2(PBYy^ER{z-Xx4=kJs=AjpP+_HdMOy%URw_B3zWZpSc$JOXmX2^nrpI zrd{H{c$?S|MMUD?ysiLUQPY@DIu zn5Jq-)}1|Y;%h8iF789v)jCicqCgio{XDzhW7qr3v1|&{MicN0=m1?iN=s=bm6$XY zonJ^y!Z^^d!pkB*;UekoRJOYT3a%5a*D6*bMjaaJtCpu?e|oxn>QbQYUeD_hndu(| zq=ngEMWFL8h~%kgcp35*rc}6C5Kimf(3_9Dazgl~)>VSIhs6tH@>`!q;rPG;SH`xB zpk}XXrN-$u!cGVDNKOT_YI1c9^`|e%>MoPqNz@Oe?6GAYO-TX8Dry9gr;js*^+NKM z0v;#H55XV(BR~*y)lr9i-oqK6dqjymEBlaB?X*h_dHo@EC*4D|eMlFU%||5QS8&u$ zRDsrstQ_eWrq83r;qaD$wu)u70fp$%;1I0ZpgQh5mmU_M*PZr7O$LYrrzEz1-iIvY zx_H2B;q7(#r^UHO(j<8GR4dY}%!^4?cPrvE=8k#PyPxo}%*e1YeyyHIjKstXYSWxM z-2CRY#f@N+rw29r%Er2b&m*`JEB5Z^%&L}Wmb)$nRbR-2`rENtR?7D9qq6cIm00vW zRC0UVdh09w8!=@Dk6?!aX9Zd3j8+fqLk2Gpr#x{RY}xw|Y9G%&WB`X+S{mJ~R@sLX za&zuOXbw5p4MA}Jb^i;HumZF_ci=UQT5|9*Npf7B$c3>T-B{(qSkVS~fx)Yzb-U9s z&|@(DVD}UCv{jVTL{5KwRiN#dM1A(vdmQ0wAK?SP8ty`Bw0^TCk5Z^l#;A!EI?DN+ z9*&<UPfQB zLMX%}qxf;T`HSMY$Tz<$HxHhg=io&t{q{+lDl;EWx@K6amKY4&FhhOFn-tEpuCn6R zj|;9V+x2bI$#gZ>DreTs9g$0Oei6yfKimG5{t;i`Z}g}-7-C@U`;Zg%>8#M5eF)MV zR~4MTcMRi|6j)mUtC9@=I~~EYJq6F4dXna1noy_z~R09XgC2ht~(+= zAOD^y1YDwtCJTiT1;MyoH{oC97tv5CR@oB!i_;)Bcq=qX^VN~WZoLNa0%@*zJg1q% zaO|SH++>EY5x3LH=0dAO@y=;{az+oWZ(0U@7V+8-p?e?_sq4{_`jQ4J!YIu6D>JyC>85r2X)Lh zj&kC$A8nVdZO-!{l;%5>$-YmpG_;9!L14B8A%*4~Ey`=R zE3MJ(VIyx%9-=z?%fY9rPn6hOrOCA`YF{!b%2svhGC;3=*?sy~cp9p%AF;@-v=1R? zN$f-N;q9ZN_!VdOeTbg8Fu2ld!A-xY1Wx~d1r&Jt&Hjxj_gSy_*>Q|%xsQtoP=#Nb z5&`gC1=5UyLcGuC_M`BV=y+PUm|xcvsj*5U*U#~NRhg0B`NDGo>(g(e^3SGj9dHZ& zr78iRNOmQVd2K^ob%c8B=R|%bPf*T#TR*2}OT@ANI&X72BTu(GH~4|)_B<4tNe#gi z$&oGkYcikk$$yRwjQ`XqPI{&_L@8`zfTtf;ZUkXT(P`~~j(rNK>9n+F}#p~28 z{Z&r;Ywc<^If7%Ucmn&ZkHyw_P?%h2Ua-x!PcOU8>E?T1<;r!~zp_N%y;6`}e;# zxEs1Kb5SmHp`6;H<3rsxM47QP@rE-YdZlcf&8KCo(^boUFQ$G}f0IJi98?CFM2_4! zVOx@7g?hKX^Ku#A6kZTO_%t=QKU~N`{-Ol#i7)6XQMEuGikdP{<374%#FJPk zY|}G=w?x@eY{(`zV^ybW64VJMCUV6ea?I`8NctRkjPpO%XnbO(OB9?+^U9qY^L5wC zhQ?FISugs7AKI9VD{pAoiJGK0RKyT$`DT-dedbp!%jRBY{}*(*=qohMZdDDrbEt10 zLZ7<}(nchhQ7!FE3W3R0LOhnC(2v;R0O!Bp>kvU;p0168+5@ktO`E7w%Q<%OBzd2m zpW;cf46j6{SDDXL)LKV+toWIxngmD2PsFMfGta4s#tL7aslGDfBdwo5L%l8+Mg44_ zcU|6fi5B$AH;6KxFJvCCS`}_s9JE=(k;AX75qJCRuwN9|&!0 zNs=Lczw`4yvg&Uc^|y@rTSomYqyCmrf6J)96d%83)c-%qsN?CNT#~M&0VY%eETv)f zetGhgU0UcacigRsQ$3QCi5NC%GBP2ew5V#uJBL&}n%`Vtj5AGGP-}A#Z5`G_|zRw)Ry?XKQV-@BXI#()~P`b zXF#oU>g{{=p02>70N!@Iby{$lr9j7RmBxj8QS0|1v8KCny1HSjN~qSho$4f7kE<_j zX(aCSl_vxInZ{bJdNw~2#uJ|AcG8}NWrX8JlCxTzH)tiohKt)DC0;O^Cj^h{AIcf; z^-Ab560{AS%P|ycQR#G}udz8gz(anS9ar*8EJ=15RE`z9At`B_=@?)Ew+1p9hz=3) zwp~@6DCT?mPYIR86f9M7;y$VXk#I|SNd)&iJ!MK2NL%Y*DUUl*qIrgitw!M|em#P_ z>y@)`W&EQneQtBJyH>O^AsH6w%ALjxE=DhGC4$tJOCY9l$?;Z99duPGCK?Kku(op& z&Pi`*)J#=jICYR@$Lj+%yLQ@>VbXhqLKg?XA4@&O>P<&pi!_~FQ;M#5+~k!>n_Jxu zW|UUA%h2xOO@)m=jXu{uBBxP4{Bp^zO1Q?VIR(8m~M30F`miqIz_k%z)@>@eXyf`2tem2Q-zv4`DNn?=TAP_#r+595#v zgLntFB4#3Xc93;)@Pq8CD5V8)m$*joBVC-l4iwVvZUmlm@g5$e@Wi;FRIC137ZEUO>At%&##hi>uwd3klmIIR(qZ+z8%N*|z7NcuFn&!%{h`#a4 zn)*2KamxOqVnEgJ_c-pJGj_X`I-c4qLoBj;I`7ll_pq3j+fZfDte*Q?+qk6U{lfAu zR#)#3WCk9m*cj`b$dgphh83DyRmd1xK1-3bEK2e{AL92g!@|X%2&{C8Tp->mU79`` zEs1_Q@aDHqVS9(H0fc`sYI|a6Q2O;52C^%V%kRaOgGZz+>)m6AfaZpWtI?yL6Q4uo zTw0asRs@j|a}!w$GEGJ8nc2Hh@<@e-sC0N!ne_GF^B&{GT^~?CO{owQ@o9wPO7^ZP_dW!^&dpSx$1!^rwzs^}Sq&c84GzjQ5XVU0 zhiGBI*I)iKrT#ljF0w|*pbFj!e&NyvlW3J~R@4J*)kDbj!XDxd-0g?aU80>+R3ePvLlh+^t`laQYJ%6~fX!1C(fWrLTsst~eH(ADntF;~ef&b^E|SB`ZbC@~SrLrka*$aY(nq;%4P z>~R(D=pwBys;_mYyX@7jt6PBYhMyk);wa(6vO$x49G}Itg^@V)8d+&u4C|e~tKcZj zs@;b?@75yR4D#AnWOi!ZWdhc*W}{Gi7RM;At^fEm4~Q}bkh zAZ;!2J>NtXQL&!L?mKLJy2a!PkHpO#DbpuEXYjrGX( z_dj1{oz}6On=yifD<{8 z4mgm&m{fG@4@WAd{q-OJip#g#%7U_@=AnR3KVmz5aQ#Dn`@~Bk>oz)fA99ienjH(= zxP{mMOsM~UtI#QX?DppeSSlWr*ya&`ER)Szc~C@mkpgu$r4;No8C;^S^gfmmYD$9D zCjdfuC79H!wk45n0X#G-8kRSDM38qeVlZAq7cm>3Ub-TFdUE=QY`ft#qYtZej;oFF z9~a1ugP;)}vehqrbu`TW+(_6vlXDGYXBwZ~o3y&Ki>%!_Ti}E(Z`QI-sOy^7a2Kgt zwgBgRUZ}ioPA<%y{g(y2R=;ewYTbPw?$}J^hww3iK5xQKcX*dpuXW7>XLAnT%^QJy zUP7&kCJ(N7$O)B;Pjk7Xdh4}`gz4sAZafkM8f2|ISBYYP$38@YxXQB+@kst*A2NXj zgk8E&FrTUPG#J-xddevyI<|+TJkshq`wrTrBi>B)cc-fBV0JKw<0K)#kS1KkyvDfL znKNEL*HBM2bCi|HHntZ((%974l%q{TX)5EM60*iaR|fbPqhY%7;v}i7DNjFi=HwM7 z;BA8wU{p3u{v)#8iuiN57Yto&xmy!b7_pXPQSH_*oUmImwyEy9yad02FcHm5-*k}*o|OP*O|L&|DnA7twxK!z%kda!5CZ^ z``gOy57^gk!-!2B>!@9g-M~KNAj|}Vqy`$D;S#NG+k5_J==TVF={lJ*ZbADH`#~+dut}C0 zM`DLtbX6)XWmYhbV0ApDM4w;(4Ygvp>X==TIlh)4FjEccceijRpgqOe{(IQoW5kCV zZ`=+D<%i^7RV<`lv|#kyZVhJKxy<4QK6i`QrNAPK0KEPrOtBIpm4L({6R4VG=&`r@ z8tus>X|$DNLu3Lk!pcaCOe z5ITr2!&eyU3vjrw4{=g$-#J1HWa8jAIC1+nTq_$59Mbn6~4 z|A=;ouRvMC*I<5n#wZb)$TZu%?2Ig2feVdo>_gH-;JKCP5LDEuYbc{OXl>(jMZNc; z&v0CR@U!&2!8hvp`ex%l-Z!2MlezciYW(|;rq|3lR^fw-N#Xvi^53bJ;-i8O##4Mp z35NLEiU)4xqZx$p6gmBZyjgX;Q16IYG5nMbqGrLegwq_lBD}yiD{I;98my&&9It7$ z$aACD%eks#l)05fVl*N&3fVV&#Y2NeOn75tLy`@ezqeLyM9<#A6p$Ooio@!q$yYJ0- z@qCBw)9bOP-&*tGg&OkiVWlaXEJ6|$cAfq@{%pM9-IXy)Yok2KZ|Y=is4h}uz4{w) zyV!0w*&%e&hK$aq;=&M1j;tPE6 zoL=#?1Lgl#vwg^26sQERCxB6G@E`8o-)uB}RRO`=eTkrt=3v*MV7N>862+9i4)GV6 z#~88SxhNYkITYGF;vG}=Y>nGqynG^X|2(`+K;sR~n^}Ju^ z(^7fLN9SY7DJS2PZ{EG|BXmUJU+?iC72C(1^W^lW+}1^EQXRu&zzGlGv~j$dsZ$eo zIb<}?Gh0aA-_&;f%^H=uE*FF1e25KMl4WYHR=&R%IN7n zE&(8Br-gi6lo=n>Y5CmF^oAOGju<=&4vn4W#7G2lPO#1c`BXFCsZVbl>7`YCzxEYZ zavyy2*6FR;>1n0h2gujfeZDPW3+(8nmI5+2idV+a;U`x!^Q+|13N3O$P)u&pos3z5 z(R;|>fr9pN6=&&`0#Rkk)lP<3#Dnatx$rE1+c>#adCDtq+p2_K`h%ASI@~-iacnNu znL-mp!#uq3_?_&bjepea{FMrW`BmIsL(TYC(c#VBjb6|I6ijSqaLhtkK_J0>_#X!U z-)VGsuOtCvP~izIkq{)y9gK9!UxP8|*AO0iTU-(@&Cpyu6AVwN1l+AgSz6vZ0X5YA zs14(=DDjQxfoVuR2Rh&*Mxzo)CVxiU7zyLjw7Fv@eQoTqslT3RWV2$JmQvj=;<4;p z<4(o>xXY1OT-XPBYE!f#ut78jICKc`6d}ETG&dj zJgbxvQ{gzuObx=en_(E7+&M;w?Y1mTDqN+HFHXeD596&~k0l4$fmH&}220o((_iEH z-T7s}?DO|pK*u>O8#8j2OTJrNcbI8axKbc60q51n58}!6Txxo3z?q!su4&#@*(xU& zCqEay@yGYHLo;vBI7KE$CKlz+t%n@nm3!!KXWmLhifLNCa$TW$9P2y(QkKvw6cOen z6f$r!B>1Xjp4-$-V2mT{l#DU>ASB0;n|_3159wZD9*#4Zk<%f&waWc!bV z3V(?vKlEs&_g<06_~K~Btj-h59q~UZ`o2blpg(bCDd>%~Tah$#p*d8vZ*#u0RNJ>0UEP9{* z`pt|$VIbGL!T5R{4?22bHOIWLboq&K@k&dEv45F<;4R5&{E;o3*M6kj|-|PVdm|4Ir8qqe4%ms5t@8Xt&}tD*XEV{W^2% zERD|JdjjJK3=Rxd55bTEToE2tiseg_d9t&m%aNSAm@9?C9aoyhB2=-2?2?{rt;TZ9=z z@QH<6TDv>8iQLTdvSml<5C2iy_az-J`Z9#se1Q;ZfnQ03y#DEb{;ejB{+h0lzXY)d zn6CkRKI*6Ro;-o1!9IHpK_)=ZzMr73a0 z-K#YoQ-5cBTs{AmWujvJG5?Rh*N@GRMnACb;9!jbytb$CE_Ee59A9Vuv$WakvK0knf59lI9PJ{8TiXeh57~d-zu-l(CkgP833a zHe#43RHL2j0kac0IF7qBFdoj+6z_)>#F*1d>;1$1tI$@qNtfqFY}s!6e^mS^l@^%Y z|5Exxxkvpqo%J|a=sToq0x>Z|LgATmDPG2PX*|z$Q0r2E*CmtSWSWSsw0>%Yl3-(;NsUdB;#dLDs& z)oR5kUtkF+F+n$CY9GQITBXn8!8Jw^S$zADOnM;oJSbwbuYktM8xh==*A{p&72BWe zC6h_uH%hBYAHw$`bqMNrlToUz&>8&Q)-$wgw`RvDVrG;CFbIY}uA57hOqht7c!^&`B;eH@tx0D_xHIM30Kei&$7`%yp)vJTJ=3-`8nS_5ipcl!EvKwv zz4*`Jg2(GkJH3Kq{Xn#N{4=bAb<*F76|KIuyBD$#`7Hz6 z$yI?J?9ShZV5_m)r`l|jAfJf;l3ViY!x&XC{pu$IzoVyvhGksKbi#db_FnJc@3NH9 zwVhM_6D#)OYpXdY9?~y%3tWJktvkPYvn?($7Cr9ADR?jHo?oJZVleS8KH*OO<%taE zj8ld26gT`&xzF(NC613%AFpZhA6^xdlr=yg<$6^d2F{|L#hjm}I)-}O&8T%=llm>_ zW1g>7=`5#bczWNHOnGga~uUiIYP; z*gY;jY+&^8^oB|FaV+h7^cr~Z=y5ZmUU_z-`MH0^#)07HLE|6rzmrz$tyFwb`X0{jT z?C5x^~I66?ed8VEz2S^lPZVKJW0t=CY&ZW5=tL$auUAQSxoqm4vT#L;6wEJ z(4~Rmpyp^)49x_1+ow$V6nXlD)6ZmD2xpI=j+VkvQQj1yUYxnr^W!uqKTtax9}`jq zoMl1dv3#Mp!}gAg%IKC!n_)#I7CZAhAZ^Dh)oU^|*I&t!q24%sQYkFgbo!_nmRiOX ztpH5TTb?0>?9orV`^K<;o+#%lC>{h=WIXx;2Qn5xPY2?WY2qj8&{!|~eMn95ULn(% zrWAuZ8n{Y2*N2717m?bAVPfutWpOqJK2g0d@U9(8fG+qP!M8k|yofo2h}ke(TV0#F z$VxbCW@oEq%aDWqDRUsF7^sC4_cj(2dHa(PdhB8Fm%A5X>334fY$ zZhe{@9qrVqJ>hp7|L|(~c|kVEHjFNN^B^yMkh_o9ij$!8sdH$s7SqU+RAf96r%emm zD0dwXh!CHAV_9+R#$Wbe`k%L-En@5QDtJ3T;AgT~=h(pIxFaINdcRlHzL>#01vZZfAT4y9GLk!$w=BqO2%S1mM-*zI_+*Z_qr5eRR;iZxvIjsg~AH(Bir?SAIeW>Vz&>YB{$nbuc6` z0Ui(B!gbTw6rZ~?wBy~A^G^#L;!5ncE7Zfw&KzcNCovru3t=$!D=`UG}k!q)pMRScaCGpp;;Zqb~ z4(=Yyh(CpdYAL0=IC`pYyXX;oCloMZ>Pz=xYQ{FX4*{c;9FIndJgB;%IcA_qVcuOE@RPWX9jVV>E?0TS*YP58c7`Yi zFlMUe1px{HikFbNndbJ+y54%07XErSQ?~ujyEquMBNVBpS2UiFzAS@fbHr4+ki_G_ zlj49^!dxOD-a0?r)!XYe$?0yFMe&MW9z!d_MtQkWm)mcZU=#a)fU;i!^IFyz89P`B z8lIfnjbMe1So^X#NGvYB72by=L&<}zB(A?~&@V%F&sVl5^v!hLt-VvYJ1F26aZs#W z^e)=9;sOoPS}0R(ews;v{(JRf(F7ziygGNXWyFa){93zIRk}17Wl^| zwa%vDIl4?roGa8zOmZ?Z!k5PhF{wK0h0(tCFI^2jP(18E!w;wiK8Lxolu z^n>Vxu4n~-`snRS^s)8?Dy~aRxIyG8dJ=!fGu2A!I6Z&V=w&N9~AOXXARO+2kDmPPtb>{wT zLM)7pDm;Ps;DhkSo&s1*uhiH=8e0J8O>Vz+t(Ny7Bdr}n;U@cW2F|N6e&>qF}OURR$W zFLWBX1ov3Q(Ml|s0!`p{FT0O@|aFGvVu?)reXV07eXvRiQG z;#EQ~`T$Iy)-Hev8VU$&Ka3*N2We^dXOcOt9px5uTyBvp0c+q;u~44rD~!sWkN5pc zmR+Q>c4L$0`{*X(*L|N(Nk8STk5zvL?X<9?l;rF*GPF7I7=V9HQ6E^QyHeK|D2`Hkb3CP03Tn{ z`TiilM$30piQB z%`1XCnPz8M1P=D0jdc2h)Ys*>B|B$U?1%}4cG|RPVd}PuclsuL>w&vEE-2k-(jV0_@POqgYxGeI3kWV%-1C`u>{!)$BvQ z!uh^JKmQyf+5UaHu?~Qr#W>JOCDcUHS*8|n>oHo*nPHwx6+==;JU}xICFJWOKGte? z(c6W)0L!)9euT+4m74Z!HhG#8&~Z@ExP>#uQ5vS^_MUo+c-EHLOXs?tC2GwQIvJJ( zJGp*Y%hD1_@rZigA7{-|Wl%X)zO`|3>SN{Od9t0Bc1ZHavsKbaE~mJf%(rqTS=@(u zT92po&=$<|mW?>F=K%OQV(QCUPNa0r^SLHYxU}-i;E3oPtsc&H@^APu3gSl|}~OdvWC*Z^wjALE#Km1bzQX0}zL$1|Gm1VwhJ6krFz2 z0mKjQze0!noRrB|%NP4r)CfY|R%y^9sa<8V>o*B~90^s&OiUEZ%q?(=C4GG|jSF+F z68WA@BH@{A_ozW(6_ezliaZ8_lg_NsQ0~1?R8ZvH)$9uvDp$|kr)0PC1d`*Ix5$M^1u}UlqH=q%@chZb8#3ZT#d#X(9`fV)G?+rLn%c=iQCsj zKEF-(eYtXB@k8)hi=+txdDW{UXQ_zv(-)rnp0ewncZiq1|7zyu+oMq42cBBZ!yP{=zsmE7;FG&q070Gv zh+VkT>Z1999fEYG8c2D7Qvoe(-0-Z+s%M6H7?I?a0b0 z7eLhyEXp^Ud57wB3>%+9capoZF1QqZu`FnA09aRjY@&kk#1V4_Bsf@#Dkg}Y@H10F zr)Mu!dX<}o*Sk-51Hr}ak#7%Xe|e|T9@1O z)|yxo2*ySQRgMp|MvF`Y=PMj5sV1o!a`j&9K^d8&^xeA^#-n6g>J5)u?DtAyo-@`C zy4L{Bqj;TPJLk5exfA7QLlnroFFpim2OQ!~e5rQYd2!~6&<%6dHg4t*cd!ZuEb@=_vjJWy!cT(a4nY%!YoYa@NAu*n zv%2qZB`~D#lDII!?G3D@@9DT`P}@}tGK-# zcx=I;`e=d2rQe&J#e6sE8*&RUBpHTKFuS5!ywb;^5AXl<)=(~0+L3P|kvu|3uxVb5 zMERRkp7~cr6MpcJ;r}Mst?omvt`F{Fc+v&69*SN}!QBlOSF@wQ^8;jFBJ!*_{YMnCUE+DS0Y8X~CbPV||d?W;fG*C)c885)&Lr z#j%-6#)DNpc2EJOvluseM{?f(xx3(~?aaqM~cpLr>8d4^XH*U<$hx&afx$&y)uAA3?i z^dlpzy5g}TipdXLVu)=FiVRjSU6^tyq4@-ozH?c*kWJ#u0sRUKK+}$%l^^y~f$|fE zM{0H%xN-hu2sJ$*oyB%)lrwJ#;ErLbPzERNH0;a_;@AMVM%|5f^?~~o)KL=W^c#$E z77M{;6czaxtK1pOM&M5sHEjwN$I0Wcn*%ouBzaT34X)-RqP=Y>XJ3N{OyJ=v7yBFYpz5H_z&S;=6tGtiE|x|54cS_X-fcc~)RT z@E7^zYaZM;&+40J_0PJezgOw|G!<}U@P5`??=h$u3!*g*XXx?0FX2>X^AbF96>@47@l|%* zmi9Nyp~4B7CK{6FH_5ZgVSZEooYlTU1y7?+aEhWqDh69K<{Lg<3^*1-WaLv@XfOc#? z_sW>$a6OmP<$F7wMt)As>Q#1Dqb}%TKQXZ!0_X1#H_HH%6} zq^+9jGmhrc2KfN)u4wU^N%bg17n}#le$7{({9X#D*Ty({8;+aBaiB-Zmampuvg2Bn z%KFgi{F92(L;jCO!y@H5R(%JpXJ7hERK#Y;MA{+z;_{00YRMD%BIt4r74;=s8}BCb zYH(s@SjYMxDRodWV1-7?-PL~8MSHfEAc*3JAM~9T zZbeoC9H#WH?h^6ll1p?Kp;kl*XcS)pZWlYE9p{lr5&h$1Rz7wvXVey1P^Um1C&#Wz zCqKiO*>*9E-6+=UqEM?{6rHw0!#_83n$=9)#2xU77HS$Rnp7`?bC3lSHkwFhy%8tX zlaU(8zZtf7kx^B6FnU+-!YJ6d15?CAoqCz z&jdz7DWTrqg#5hmDmp-PkR2&V!JYs!V-n&92#+A~gW5aOA`lzc;mQU!4W8$Lm>z((z7*H}vcSNZ& z;CH%L?D>*$C3Qk8@-$1l!RcDW`^l@5{`G+z%i6tL1tSeo^@JIIlzSQhxdQLog|6^) zyszi37{l81x0M)eBK$X}1PK=hm!~Vv%hM;YmOEKa_dPy$Gp;|~hpfW+JKYgA(QW$> z9*Nzv?L436UgNh0*l}B*6L8j@Mtj%)c(RzyI?C$~`6d_;X!5r?aocN{%)32sN3!cUALxBoF~a)4v&-6&^QOWKsGfw)kHVMBxa^n z1&uXLrb)#x4qdLJ*T2N^ZRS>#m5x-m>Uj+_;SKN4HqEr1`@r}a2h%&Sush_oH6gmHwi#Zz19#SDxQeJwpSc}27tCQRiZgqils1@iVF z5~{K$T^j4hG~W0-WicjiGbLtLMX3hFcnzW`aL9_@z6I?FOgM#s!38IoS20Soigxy; zo%Hy}qj0Ik_v&EDF0bJzOz<)AxofJ==N9Sw5L1G_;LJEeDsS;(yT| zm*COT%R2O?Hw#{(ao4)NCKLVRnqzXIEs`Tw*5sA3U6xL4__DT{>&_F0&k5V5^70+m zo8eXoU2e4}&iIUpUVvM|<+>MyCTwf}dj5Vbx75H&Ucs!9yLbZ9UB6R7vK5JcuHG5!oHj)=r_T zcPT%$i@^{2p@i$jz~`xfpp=z6V-|7+H}iG~jeUL-z+M^-3!(Z*0K^K%e!;YQ)M+5@ z(GcdsFpwl)wz-mzT@m@jeE=go#5_Roxit~}9mD*Y9~H%M4b4lPPbKzIXG@vdbj1%W zXwFJ!fq1q){bNGK$^|teDmR;Bz7_3g#Vm@qSX`*ayMFOwJ(TC|N{&1DpMuanZBy}< zd;}BoXK~?{rR`HsG@OXW=5noGu|=um(PX^Sy@s=S%|1OjZQ=pE{b;`fWahQF0s1Qi z!;4~uNxkEk^0bSh^4BpoxA91Yo-wj@mX#AX#UYzxL96#k*W9#2pXv>NsDDa%*_?KI z7Ly;``Soq4Gw(hp!tA1G7g1@r0~*AXskBsV3EKkP%&?<^MFw`Y#p}%GpP;*LQj8AtXAQ;kJA)K)*-3wlJk^hQ5Ca>o-^Rc~rxV~u z+HmCcYiKL-$YQkE&}Nipw>R_5%!*Yx=KFDsA1yS7ETAaRCN@z-yOfD-QvUT9NTA>8TX-B}XW9LG$Se{PO z;?3_HH5+w)*l7h10vb1PaO7NN^>3{R+mQJ+?`G7zpHP1Esfk(<4b5?(v#iCd}dMV7>$B4f|E>9uIJEv#`;@z_xyHLC6X5%V#r93XI`R0d0y{Byn)Cr9jPj6eyIZ&i`iT?Elr?mj^YKuiM(kRz!q|$ULN#R%CWyHYUdbP!NzA!jMKpgow-%G$gGI zVWwLqWlAG5h7b?}iZPK4(1L=@2nr;qOd{DTxP=hkK6T%F_0BnctNNbDyLDa_f8?JO zwQI9~+263f^{sVwP)|JUcZ|A38?C)k8NZ+qWAf!(=qLT@q<}MuR~Uu zVZJ5fOD4iHE`Sdw6}XkDeKD~hW#Iq1fW7BXGcw{m7W{>vAbfRxv7La*K6zwr6vbgl z<65|G&HV-$I>V1sp@J{?6W7uns?SFI!(8Q0o6&WApI6jaq^z3tH7?(}bE zj5gt!9gr=M;4WsM7u#uyxX5-3ttS&HEtu_0S%Wk~Qu(h-Si?k=R1`6J{3u{j$bYVl zK$U}8=pm}{+I99-6UZ=0KufyHQbHPtv;mpY{p3);d$TCqFhuBPvo?uz*2qX*ybWN@ zf$zd)aW#36{>Nrv{&Gb=m%o4DGExU(SQ55*ihcktjHcpZZ1cG)74@SN2_FzXk^Ff( zN0IYX&uAo%U=Gky7eWx5RwSS;r@!hxd%DLhNuxql;jLbrPAcx=>p!U0f)J>5=nY!{cA_5*4!A2cMn#SIv+5YxS)YV9jEL% zzOPF)ZMjz3ZNASrm8Q%;FctP$Fgx^ynp|ms4u40p&Pw>?tMVl5+a^W7NQQ}&Y-We! z-TQQmPFZGq=S#T!PeJ`%hn5Zw?#mhC015%@uib}h55>j|MLa81wI1`=sWG?rU+>UH zUgt=e|1)#P3}Mqi)1!IRPF$rAT}Vr;V@L`=Sq;Ax0{sLvP+^$}dmhbqfZ3LUF((I? z3YE)*qFSm3wGrPo)d=h4 zBo-dGh)x;4zov{b@F9uY+uyLpm>R?@=lN^dYh~h^K=0eHR>@N0`mdpF7^unf8emFK z;Ier!tDNBRT*;LUfWC<}oIid(R8!<;Vg_(cye(i|W!fIER(2 zs8}M$6ow`s6k28S{i~1r3t*6Dqv3EgY6tj;%aX%m_%v7$OU76_l-n9b(Cv@Lz&}8n zW!%@WIb zWz`1MDzM~>hmgz(-HxMq0rr)Im5dLKR9rmQqIN}GPQ|JWF?43CBCY#W%_vue#5*X}hAmBEe@M-8aR*Jao|MU{)y zfy<917ec9oLH}q3{8Hn?mezRUolwLPozst^r-{4qKGisDcJ>+m?|Pw(aDnc;;WiPX zkFGTRuwej!6-Z!x_Qtujv)_%mKN7YiO(_zN0HOkAvRkiM9mMjOd+E)0qJrF*@$wc% z!olg})Z%S@WO~J9jm|IO!7h&r?OdYemcz>f7xwM@zA%^k##2V|aQk$uz2bf)YiW;;P)25OrbF@g|NPJt8DpaL3nDjK`;CE@+$ zrI3?6%#H=ZLA(#>EKomThaBge=_3F%sGUwEdNwoZk_6eakE z3wDMnY-p((?>b1>F51}$xdlF@?-qW@H%vCR^P{sQU*TG(IYR}I3~UFvX*yLDIfaoQ z9mRe3873|M+5OI~6Vx5Y&YI|VdaSta1|qASN4r}o_HZ}q0y>>yWrlNZ>wHwXtw%PV zdjcVT+KmYjWNK|Lm^MRv`k~S)U(#Rb%n1`KO2&KaFmOk(d;2cxylrTkJxti-xT(C6Ww59Nl(;)VUy+g-}FeAtX? zXUu|!3U&BirM&MEwqrYgme)^x>LqLM-8A*wHw!NLj$!;WUu?jh#$8s>RL?B4395T5pYyA+)uxgJdR>X1iUK^&e_X76d&k5itGV6PC8DUKi?F_V8@axh zTQXeNc9gWP$JL`HeWTlN35NBOTW$R{Iu;nziTDT^KdznkNE;##X$uIH!Z>u{vbbx0 z5mop9=k2wi?9@9`Ewt@z&iVPn@r!DP(H=fec=N3gYwjHkpF zJVN}6$63`{wO(`Set78N7o_5v-^YoY%%i|iOEq2<8X2T6GOV!>a=xDq6gu|OKC^as z1~I=MHhLgzYSLn69xOrEgCmAg*!3lvU-)+tEeK@>AmcaTR z?h_w;I%$XPu$agwZ53K4<81{*@H9iY9H(jZLUhKj8r;09&_6lx^0V}=RUTp6g9d<@ zTnaeb3bNAk#akcsBcw`kwDuL#3fewsp>Z|1xspx*s3 zhRu@F#~TYyiyW>`!BoNSRoh-;j1+hRr8K8vQVKB~Fo{cDYp`=eMs`P?`=it~xyb$E z{z5iW&g(f*U{9YSD?)3l+ul;!fSt@igl$aSY+~ER`tlnYo&q0_^E2I4o7*dN^8?PM z@tFql`9lFJK>PUvf;s-c?9{Pboq?Ge4`sJvZt55Hy0&>5;ES<}{3f&Gfoo zkraQw$PmhF(2EnE#!?2wb~}0~mmud@k+EPx7Cm;h)rf*Q{wI4W#6~Z*(MxUgQh$It zZS+$AZ+od#;x^;~kS2ih$Z0Qp?9L;VU*f#@c`d>`sp~(cemeJJ3AIb)FD#)?9bK?Q z&mHsa=s>eL%Yej8*+D#L-_8Z_a;`f+# z*flKjT)D;JvcLA2k=V5zFaaWL)x#U-&L#3N8)CvyqyO;$GpG)F?YI zP64DUmPT=CxitDVvHebs=UN^6y4O60?(y0|VpQ)#$cNu1-g))x=)7g{I(C8wR}A)* z72fN^MM$YGs^L;sy4Wa~5!K54!{un03V365_%zwIq5fg>;0KXD{{e3zT}0fU6gb#K zBoR~~Y?K;O;iKY8yT`N7Kp4jg_Ew%Ss$2+qpp$w}4V`OvvENnw)LK!H=jxd=$M?St z1e;GLK5KY5?wt6P;viK3?IEQZ^7^?B5_$?c#-$c!)9Dpcdb;_5avK?CL`=ZDUEHvNYV}2&c6MD$< z%zd~repU*?S|BTc{4c%(ZC9bfDJ(nK1TG(qxykxoPrMU%Kg1Gow7g3o?d%Z}%8t=6 zcqm+|s1j=f(+lPTmKr$ByV_i`DQ+`|_?!H@3%^iK!knekBJz;AmI&`Tm*vK~ntswC z<+@v$PH(2hZec{-Ec*!eCtzn5>V9PY7_Kbk$-9T$FvRcLz2$5V(Qe@@R3iJQq0Lgc zJ%&8@%$U5m6GihcI_KTH!cskiX@~jvX=OJh#-n-j zi*^}h3k|uhYL$o9yBP0T-`al7c3mMk{`wx*Q_fG3x8qKZ4spdF?)muQqiu>9td}T{ zyuC}6OQ|?=&ASP=iZ#~#m1T|3!e;UygrXq?Ea`C6e9XZ8SA}aWTincvgE)7|_~r32 z@m|H{V>`(C1{`Sj%0B|LFablg910UZ75737){(liSK@jSAdJ=eqCYKT0jOU(UIB)Sh=8d;TnVUr;*bAY4N~|$JXqoioFi@0!8P2P zfcL4w9X5r`xu<-9V_AvDV@)q;S3YO$0%<3Ee*?Du()#L_FP5OnA`d{~Hi0LFTg%HQ zJi&OL#R4r6uOB_>Kq@d{8Im#!h0{-38bJbwy&vx!?@y@Jvi=>PyB3qFk2SKGL z2aGf1><2!-mN*T-QdmvzgtUaAPZ%(piks&3K@$seY#9EOA>Cou>v@{w&(CLj464y} zdkO8)n!d%CukO7U8*oxTF_`{##|2k+Ju5|Z%$Dsrz>9?NsG06e8DkxWUN|Is7n8vW zuTV625?~g1n;%C1$hhLeerdIf)xvql2u$vZcz-`rD`^hF-2D;%1)6a0=lUHgGW2C? zk{a%0svZ*9JUA;2Ej|xW`zhWqQln`Q&O;*BDiQ8eWEHS( zsQ(GsiUu|GOgIAWGH$N9kxOb4IT(UAL6h}WL#gHS>e(( z_R3B#+efU1?hZFo8#Zs7zO%)`=z%T#W{E0E_~5L{6TgUuZ^0U%`(sa)bMZB0pWv_E znu^?}`?m#veEm!7U2nh|F=zg>@N?(aqwD;BLq>1d-x2HjLSnN@( zKFGhdffi1KpA24kyw9u#fZXU!VfF^aS8PU7Bi>eO1b@bX4#xai2^ery@hIn~2Br7W zD!RI^A8X9sU#9*FxNR*)G{T*wojmO>qhv378x~FJa16<<&cy|ZY_V731w@p946^i5U&P}uX ztO1N0y}(dCm}w439sdmsDFb%9JI)VVd|l`3ecM#Mz9WtGJ+fG{%QBI$s_W66BbAJA+*8DE6ZEtZ;m9*zdR`rmB%Z$)z$; zko9lIljuEPX;q@a0A!s@Rh*ZbUddZJ$>`hUHwM*Y-X(M!)vn#U_gi*EqbPC@`<=(D zMQ!$*!OFzv(Av3WzF=0M6`v<1ukxZ;EwbG?Ja4;_w&nR6f0y6tqh@;KwAn^Q`JI?X zIs66i25@xB?GZrXjjI8fDMC|0$S|9hV0*WVKYJk#-NkoczlIA;Geve4V5E%$Y?h!o zM5ovheTBstCDbY$g;#vTztT{t8)a(w?BUvjTfkCw4I$g&o`y zO<)^<;Z1B3?OUrZ2h7gURbi>Ev^LC51>!b@r^($C^}e^j*6Lc57XHyJMQ`w0zYB3U z_-VNaz+^&foJU>`n~*p7tQXrq9X{<^N~%ucJ+y_}+$}MP*17IE>>9+G8+=T0%)QhB z+m17LkK!u}4&sun$uG^j78s7)$w=>MiINMuXZrYhgzdO1a5n!S_PfN+>3jjD<7gMM z)ING9Aeu65mX6ug*Xf_eb>jr6*=7qUt1wzWr(gHY;`&zj;s)9e>kGBlA(IZ*85)+T zMDMZ5xi|m7Jy!?2M%nDz`Z-5HX~)@^y*g&r8vRiBymnV!Q7ol*ijNphs#intM!XlL zZ*u(`1}@c7-8-wM8tyk+^E_0dK0b>(YkVfaxL#y=CyW`HPTAq>vsBc$zrA;Pq_ZZ| z`S!Yx-KW=ij4v)<*TyGoeGlvnzux>AvUCA^o*3g~Kto!T+xuePlWT2dul29+5DtTp zp%iDr#LKwruxmIkhdDB_Bpj3UfV}i*&hv_$cj9&aP zK#Ff)8oIwlqj{9d3SHNui)C2!b(9|!Et*TKaq&)h za|a9-OPiZ-edyp^`)eOVneXu-;nR$GyKp!OZ_#oDJu~#&Yck?JC;u-%bVGQaMhm@a z+&{Ibe4Afb&YUA<+xdOAvTAOAR&_f0Ez5IBGR~z+{PN^t6+)nVc>XqvS56PE>+)Bc zBJquLW~WcaAJ#jjVpe3mGZ17bpuY2x%jxU5FnAv+{VdFL>rrTSXc9}_^@8(`P6>30 zNH@Ty&tdOSdef&@##2?=gPW1kS9hKBxe9p8>E+MUgR`NY%}cF5Xhl*M;`%*Vj<+m-dtYVG)`-sN$* zcc_}n6Q{13+KL3BQZ2=>`+=5Jp?fKYRHCKIiA_SSTBlU`RR_HCnO{l~gvwkRKO~$; zMraC-q88vVT;-`jhB*y#AHCGtw0bq8&ci#XpqxDVUW?A8uexRo2;=T{zZ;*E76&kd z&#Lz>3>S+Wfve?w_;x!j(hm(xpd*=9%g_{lvKjC%dDn3cpe3tQqf(Z7f{ zs_8ypPshhg7vsFF!5BVG0Zbhl4d^XLuXwx6^mE)x_Uc4w+7N~cZ&uYD=T$o`hZs8! zIJ|7nB{${d?7HGcOnGDG-KARm*37%0N%#;FAK!Lg%kPz&#bI1PPK6_GsvWk0#*>EV>a>OVXsw4{&#dBnD6P@Fmjr4>)sL zy_r7@8Yc~jw891RWEeU)OF-5j^q1%YJsEg+Y|x~{3xw&)cfJ?TY;QWaba13a+ke)@ znb%$JfVG&Tn#G}8=)s4nN_@V9gwBT|O@tLpcH5^_E%UgRRI?%(Y|-SWXE%#gy!U0b zIY@Ir@BPw09en8hQRIr7jtv~p?tZ+Zj*g#}O%tF!&xYetM=qD8MBrVCeoHI3YXSJ; zbw{0sjNfRi>q3rk$BTAX-rG+c`+M3>ImI#CKbG4O=|2Ux_}(gV#q~&9tCA`e?OXO; zwlt6E&oaJ-z-tubN$k~n2mWCMn;ii%C3%`k#PNWUIW9g^Yw`9JkVI*149&&8M9Yge$?U?7?r z$|LLlQI^{0!)|#u-`$W&3ev8Y(>RD+@r{yUe@hEVq zA9)$+%pN+I30GT9M;xVK(n@ds9sx-s9DW+^645%MN7|C>Qg&zP*@L=R#Q|;GA8j{V zYdt-})Tks6v0a`Xx|0;m9>_&pxt{OJbMHPH%mqwIMxjbzC|5%kP$w^Ekr>W*A!&!< zCdg&Y2OamwYFN*}=($tR!d1D^3G`Y``y3A08yFcHz4hCs!{fM%F27!#?-m~bA2|uL z68C3we({*VO>y0ad}YDd^58=~k^WV!}rLM&k2kS`0r_y4^q&IQ7-&2$EVR zIw~Aa!&_oQ4$t&a;}mqFg7}mkS$PZDaun9C&BgTx!9ewOlY*)_t@l$lJ)<@@lBT+- zj>BpO0U6yNiwx}0IB!V3Kf#k=P_h?i{!@b^RkF7O5n!tPQ|ZkdH=PP&8z~9k8*6Kxh!mhm7J z(B;8*;Liw9JG10PKF~}GGg^R=ODJ@#2Prj>ROg;RVLUH8SeyUa0JAf=fP*E-JpiJ6 zNK|8Mz#$72)FTg0w=;F=O~TDH8meoXXh(ibL@Qmpec3Cg;d70)VA`pYUL5UKgrs_n z(v{uP!-SRbxiR*#C7Ke+39)P0Ma(gtn!SW^cUbJZ(1FE(HMjg8#@ ztBu?x)K;V>2J&(*LG{t&0=)*Co`-r3h+>4-9sd?GrDyBs;oB`iVe~Vk0zULECYtDVEKhQK2>5t_k>$u|>a;03eo~rqOCtU9{_$Mh5J2og0 z8D`_D6YDdhc|MG!du~}O=4YK7xx#@ zcLRoEO}rD3SqW&J>fZ;(-xJw_?&Wxd(3mtv*gY>cddvbn1-A)1MTc5|q!w7(=Zw7_ zr~8Z?l<|LEC35B`K>BL@s1A*W*Y?}OH&z37cbS+!7g~|uHIMnGrxy=QOWyMgc2V-Y1rnLVFQNBD)`nP#;f~Q zY>&OFdTersj5)tCQz@tMit@8Y*R-CXKF*K;cKzQ=K4R$4jh@7@8yRXNLv3WJKOzBc zWT=10P~D>v?Gx%a_cmWuXc5RRc(vmy(_$@~xmVn`l9gb%z&KPI#8etaNZ%9b06R3K zg&Nfm%UtT^+_JC2KpB`#35s->qGTmA_q4=Y314%sab6#%p^}+-!s&Rz53?%IOB!oM zenTQp>5fqpe~+-ak`LP)G%lO9;MUklKBaN}~Y>L4L~T z5X}Ynh{jGpgT{Yo6r%NvPPS`Yz1UC&I$HtL8Q(TF8WmC~szlI}a2RMAt9ujAU0Gaa zWf(ozgX>gk6;}HuN_Oq8c79X- z{@}cY z_SU1wz_ak;gKM63-&(m$)neuO}mVLDyY4 zP6IaE4G?65R-z7B#_~f+zvA`4pnG%IWEjBAsMo9D7Px{DD@Cl86a=kf>p&8iz0~%` z?+>2jFG#)6m@+lnAn2w zs~yK>@g^k13Lu2HWkEtsO~#9|B9ySCrFJ6j){vBxLvwIJ$*<9I(aT<{Uf82VWX#8q zkja*;%Lm)j=3Ly2g(G+udB}=0b8o?|g2Zbs^T+M96Jk|UbWKOqVgozm+E4|%$wz}`R+?@JG+|fy#anC366;!`%%7q_?_(^asYQ@kD z5~tXe4((VKX6=GJur93?5oadEl0<&BQ0v>K16XLkd^2-94&~Vhz!L~Ck-o4cIcl+q z7&t$!1`_$lc`sz4O^cmQR8@E!C}vi{HeI`=1U zYYf`9S-e>S8@epA=ELKmXpPqws2^Q`zg+o3Lc&3ZQ$v>t!`Neq6C+D@M^698IC}7T zamTL~u|q9#V^3R^?^!MB=#=ILDg-*%MMYlKran zGT|}5ha{HkH7196_T_^~;*KemJz^!IB+{RnMl-n6zsqFJrgPimA z4@xw=x zeUE@Q(szS0U>S9l!gslovvqhMS-Q5sHie;CdWoQr7ZMP9A)8ZRl3V&n{fK=do%Ede z$HBqdN=hO%JWp3Lk=rR*Wh+Z6_vD#gy*qcpUi&fH&8~#t%u}=b#hGfoSD^Q0Us-Zd z@Njv~yRS)J_K#0@s>@{louLOYlzYiuFkSy4Lb2Rzmi1{xC zIVvQ8Cj)9vu3hZm5@bP?u!TLor=QuoMyBB+p{g?Bv)#pxg{zGtK5JPn{YGj3v8?U= z@>Q%{WidAV7^ASX;8dv7-5O;#Py4WH2mL3`)%K1>T01l}jwA>M%FJwx2FeaR)l%MH z5M9z( z>CWQQHs^}Gy&Q@{B|u9)5ZwqVkYt5Ut)^TN#csY-;D2%oTP-p#$5~*>il;(saJK}Z z+h)-4#PUKx0xcE#Y=Ak_FR!2Gbm(n{&5Jg{f%bb- z@T*4(a&n^V^kIKgOZ+GAf9>B#6Kja)^`}ac|KxK2S~&URs_F0V?9axzjhbnrX8MCd za-(M2sF^lurj45EfA!!SHPc4Tv{5r{;7l7h69lwv;7l7h(?0;&P+R)1^HW2F~>Nfcl?-dq-`){;>fgbqo$J?1gWQ}nZx zpV)SyXpeo7rhTzl`_6>DW!p|@TOCX|pX0B@+oyEz)|nq~SwB4=ZkB#gQ#QT*yzco1 zT+Lv(S*_cCstuTKzxVMOS6VXHouWNRMbkZP%F* + +Sample Waveforms for lpm_counter0.vhd + + +

Sample behavioral waveforms for design file lpm_counter0.vhd

+

The following waveforms show the behavior of lpm_counter megafunction for the chosen set of parameters in design lpm_counter0.vhd. The design lpm_counter0.vhd is a 18 bit up counter.

+
+

Fig. 1 : Wave showing counter operation.

+

+

+ + diff --git a/FPGA_by_Fredi/lpm_counter1_waveforms.html b/FPGA_by_Fredi/lpm_counter1_waveforms.html new file mode 100644 index 0000000..cea3320 --- /dev/null +++ b/FPGA_by_Fredi/lpm_counter1_waveforms.html @@ -0,0 +1,16 @@ + + +Sample Waveforms for lpm_counter1.vhd + + +

Sample behavioral waveforms for design file lpm_counter1.vhd

+

The following waveforms show the behavior of lpm_counter megafunction for the chosen set of parameters in design lpm_counter1.vhd. The design lpm_counter1.vhd is a 4 bit up modulus 8 counter.

+
+

Fig. 1 : Wave showing counter operation.

+

+
+

Fig. 2 : Wave showing counter cout and/or modulus operation.

+

The counter counts till the modulus value 7.

+

+ + diff --git a/FPGA_by_Fredi/lpm_fifo_dc0_waveforms.html b/FPGA_by_Fredi/lpm_fifo_dc0_waveforms.html new file mode 100644 index 0000000..12ad5c2 --- /dev/null +++ b/FPGA_by_Fredi/lpm_fifo_dc0_waveforms.html @@ -0,0 +1,16 @@ + + +Sample Waveforms for "lpm_fifo_dc0.vhd" + + +

Sample behavioral waveforms for design file "lpm_fifo_dc0.vhd"

+

The following waveforms show the behavior of dcfifo_mixed_widths megafunction for the chosen set of parameters in design "lpm_fifo_dc0.vhd". The design "lpm_fifo_dc0.vhd" has a write-side depth of 32 words of 8 bits each. a read-side width of 32. The fifo is in legacy synchronous mode. The data becomes available after 'rdreq' is asserted; 'rdreq' acts as a read request.

+
+

Fig. 1 : Wave showing read and write operation.

+

The above waveform shows the behavior of the design under normal read and write conditions .

+
+

Fig. 2 : Wave showing FIFO full operation.

+

The above waveform shows the behavior of the FIFO under wrfull condition. In the example above, data is written into the FIFO till it is full, then data is read back.

+

+ + diff --git a/FPGA_by_Fredi/lpm_latch0.bsf b/FPGA_by_Fredi/lpm_latch0.bsf new file mode 100644 index 0000000..ddb325c --- /dev/null +++ b/FPGA_by_Fredi/lpm_latch0.bsf @@ -0,0 +1,53 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2008 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 160 80) + (text "lpm_latch0" (rect 49 1 123 17)(font "Arial" (font_size 10))) + (text "inst" (rect 8 64 25 76)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data[31..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "data[31..0]" (rect 20 26 71 39)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 3)) + ) + (port + (pt 0 48) + (input) + (text "gate" (rect 0 0 24 14)(font "Arial" (font_size 8))) + (text "gate" (rect 20 42 41 55)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 160 32) + (output) + (text "q[31..0]" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "q[31..0]" (rect 105 26 141 39)(font "Arial" (font_size 8))) + (line (pt 160 32)(pt 144 32)(line_width 3)) + ) + (drawing + (line (pt 16 16)(pt 144 16)(line_width 1)) + (line (pt 144 16)(pt 144 64)(line_width 1)) + (line (pt 144 64)(pt 16 64)(line_width 1)) + (line (pt 16 64)(pt 16 16)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/lpm_latch0.cmp b/FPGA_by_Fredi/lpm_latch0.cmp new file mode 100644 index 0000000..87fbc04 --- /dev/null +++ b/FPGA_by_Fredi/lpm_latch0.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_latch0 + PORT + ( + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + gate : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/lpm_latch0.qip b/FPGA_by_Fredi/lpm_latch0.qip new file mode 100644 index 0000000..1bda27a --- /dev/null +++ b/FPGA_by_Fredi/lpm_latch0.qip @@ -0,0 +1,5 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_LATCH" +set_global_assignment -name IP_TOOL_VERSION "8.1" +set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "lpm_latch0.vhd"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_latch0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_latch0.cmp"] diff --git a/FPGA_by_Fredi/lpm_latch0.vhd b/FPGA_by_Fredi/lpm_latch0.vhd new file mode 100644 index 0000000..1eda161 --- /dev/null +++ b/FPGA_by_Fredi/lpm_latch0.vhd @@ -0,0 +1,110 @@ +-- megafunction wizard: %LPM_LATCH% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_latch + +-- ============================================================ +-- File Name: lpm_latch0.vhd +-- Megafunction Name(s): +-- lpm_latch +-- +-- Simulation Library Files(s): +-- lpm +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 8.1 Build 163 10/28/2008 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2008 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +LIBRARY ieee; +USE ieee.std_logic_1164.all; + +LIBRARY lpm; +USE lpm.all; + +ENTITY lpm_latch0 IS + PORT + ( + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + gate : IN STD_LOGIC ; + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0) + ); +END lpm_latch0; + + +ARCHITECTURE SYN OF lpm_latch0 IS + + SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0); + + + + COMPONENT lpm_latch + GENERIC ( + lpm_type : STRING; + lpm_width : NATURAL + ); + PORT ( + q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0); + data : IN STD_LOGIC_VECTOR (31 DOWNTO 0); + gate : IN STD_LOGIC + ); + END COMPONENT; + +BEGIN + q <= sub_wire0(31 DOWNTO 0); + + lpm_latch_component : lpm_latch + GENERIC MAP ( + lpm_type => "LPM_LATCH", + lpm_width => 32 + ) + PORT MAP ( + data => data, + gate => gate, + q => sub_wire0 + ); + + + +END SYN; + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: aclr NUMERIC "0" +-- Retrieval info: PRIVATE: aset NUMERIC "0" +-- Retrieval info: PRIVATE: nBit NUMERIC "32" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_LATCH" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "32" +-- Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL data[31..0] +-- Retrieval info: USED_PORT: gate 0 0 0 0 INPUT NODEFVAL gate +-- Retrieval info: USED_PORT: q 0 0 32 0 OUTPUT NODEFVAL q[31..0] +-- Retrieval info: CONNECT: @data 0 0 32 0 data 0 0 32 0 +-- Retrieval info: CONNECT: q 0 0 32 0 @q 0 0 32 0 +-- Retrieval info: CONNECT: @gate 0 0 0 0 gate 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_latch0.vhd TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_latch0.inc FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_latch0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_latch0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_latch0_inst.vhd FALSE +-- Retrieval info: LIB_FILE: lpm diff --git a/FPGA_by_Fredi/serv_req_info.txt b/FPGA_by_Fredi/serv_req_info.txt new file mode 100644 index 0000000..51a4176 --- /dev/null +++ b/FPGA_by_Fredi/serv_req_info.txt @@ -0,0 +1,115 @@ + + quartus.exe + VDB + /quartus/db/vdb/vdb_value_bus.cpp + 4101 + + 0x0382cb44: db_vdb + 0x5cb44 (?get_element@VDB_VALUE_BUS@@QBIPAVVDB_VALUE@@I@Z + 0x54) + + loc < m_value->size() + Tue Oct 13 17:01:46 2009 + Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + loc < m_value->size() +Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + + + + quartus.exe + VDB + /quartus/db/vdb/vdb_value_bus.cpp + 4101 + + 0x0382cb44: db_vdb + 0x5cb44 (?get_element@VDB_VALUE_BUS@@QBIPAVVDB_VALUE@@I@Z + 0x54) + + loc < m_value->size() + Tue Oct 13 17:11:00 2009 + Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + loc < m_value->size() +Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + + + + quartus.exe + unknown + unknown + 0 + Current editor: GED + Wed Oct 14 23:17:06 2009 + Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + Access Violation at 00000000 +Current editor: GED +Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + + + + quartus.exe + unknown + unknown + 0 + Current editor: SFW, STED + Thu Oct 15 19:23:19 2009 + Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + Access Violation at 00000000 +Current editor: SFW, STED +Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + + + + quartus.exe + unknown + unknown + 0 + + 0x1002d196: GCL_AFC + 0x2d196 (?open_document_file@AFC_TEMPLATE_MANAGER@@UAIPAVCDocument@@PBDPBVAFC_DOC_INFO@@PAVAFC_PROJECT_STATE_MAP@@_N33@Z + 0x7b6) + + Current editor: RPW, SFW +Current dockable window: PJN + Fri Oct 16 00:14:03 2009 + Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + Access Violation at 0X1002D196 +Current editor: RPW, SFW +Current dockable window: PJN +Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + + + + quartus.exe + unknown + unknown + 0 + Current editor: SFW + Sat Oct 17 19:01:54 2009 + Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + Access Violation at 00000000 +Current editor: SFW +Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + + + + quartus.exe + AFC + /quartus/gcl/afc/afc_child_frame.cpp + 1940 + + 0x100084fa: GCL_AFC + 0x84fa (?enable_docking@AFC_CHILD_FRAME@@QAIXK@Z + 0x7a) + + (bar != NULL) && bar->Create(this, WS_CLIPSIBLINGS | WS_CLIPCHILDREN | WS_CHILD | WS_VISIBLE | m_s_dock_bar_map[i][1], 0, m_s_dock_bar_map[i][0]) + Mon Oct 19 21:58:36 2009 + Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + (bar != NULL) && bar->Create(this, WS_CLIPSIBLINGS | WS_CLIPCHILDREN | WS_CHILD | WS_VISIBLE | m_s_dock_bar_map[i][1], 0, m_s_dock_bar_map[i][0]) +Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + + + + quartus.exe + unknown + unknown + 0 + Current editor: RPW, GED + Tue Oct 20 00:53:11 2009 + Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + Access Violation at 00000000 +Current editor: RPW, GED +Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition + + diff --git a/FPGA_by_Fredi/undo_redo.txt b/FPGA_by_Fredi/undo_redo.txt new file mode 100644 index 0000000..e69de29 From 68129dbe57fc710d2348563b7b44b527c42bde02 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?David=20G=C3=A1lvez?= Date: Mon, 9 Apr 2018 17:19:13 +0200 Subject: [PATCH 02/16] Sync with Fredi's source tree 13/06/2015 Parallel port fix. --- FPGA_by_Fredi/BLITTER.tdf | 314 + FPGA_by_Fredi/BLITTER.tdf.bak | 313 + FPGA_by_Fredi/DSP/dsp56k.zip | Bin 39208 -> 0 bytes .../FalconIO_SDCard_IDE_CF.vhd | 319 +- .../FalconIO_SDCard_IDE_CF.vhd.bak | 322 +- .../wf68901ip_interrupts.vhd.bak | 391 + .../WF_SND2149_IP/wf2149ip_top_soc.vhd | 4 +- .../WF_SND2149_IP/wf2149ip_top_soc.vhd.bak | 229 + .../WF_UART6850_IP/wf6850ip_ctrl_status.vhd | 166 +- .../wf6850ip_ctrl_status.vhd.bak | 178 +- .../wf6850ip_receive - Kopie.vhd | 419 + .../WF_UART6850_IP/wf6850ip_receive.vhd | 316 +- .../WF_UART6850_IP/wf6850ip_receive.vhd.bak | 324 +- .../WF_UART6850_IP/wf6850ip_transmit.vhd | 147 +- .../WF_UART6850_IP/wf6850ip_transmit.vhd.bak | 145 +- .../Interrupt_Handler/interrupt_handler.tdf | 182 +- .../interrupt_handler.tdf.bak | 182 +- FPGA_by_Fredi/PLLJ_PLLSPE_INFO.txt | 20 + FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd | 75 - FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd.bak | 75 - FPGA_by_Fredi/Video/BLITTER/altsyncram0.bsf | 110 + FPGA_by_Fredi/Video/BLITTER/altsyncram0.cmp | 26 + FPGA_by_Fredi/Video/BLITTER/altsyncram0.inc | 27 + FPGA_by_Fredi/Video/BLITTER/altsyncram0.qip | 6 + FPGA_by_Fredi/Video/BLITTER/altsyncram0.tdf | 181 + .../Video/BLITTER/altsyncram0_wave0.jpg | Bin 0 -> 90072 bytes .../Video/BLITTER/altsyncram0_waveforms.html | 13 + FPGA_by_Fredi/Video/BLITTER/blitter.tdf.ALT | 427 + FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.bsf | 54 + FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.cmp | 23 + FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.inc | 24 + FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.qip | 6 + FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.tdf | 92 + FPGA_by_Fredi/Video/DDR_CTR.tdf | 6 +- FPGA_by_Fredi/Video/DDR_CTR.tdf.bak | 1 - FPGA_by_Fredi/Video/VIDEO_MOD_MUX_CLUTCTR.tdf | 2 +- .../Video/VIDEO_MOD_MUX_CLUTCTR.tdf.bak | 6 +- FPGA_by_Fredi/Video/Video.bdf | 380 +- FPGA_by_Fredi/Video/altdpram0_wave0.jpg | Bin 125146 -> 0 bytes FPGA_by_Fredi/Video/altdpram0_wave1.jpg | Bin 171723 -> 0 bytes FPGA_by_Fredi/Video/altdpram1_wave0.jpg | Bin 151954 -> 0 bytes FPGA_by_Fredi/Video/altdpram1_wave1.jpg | Bin 203609 -> 0 bytes FPGA_by_Fredi/Video/altdpram2_wave0.jpg | Bin 152433 -> 0 bytes FPGA_by_Fredi/Video/altdpram2_wave1.jpg | Bin 204342 -> 0 bytes FPGA_by_Fredi/Video/lpm_compare1_wave0.jpg | Bin 30655 -> 0 bytes FPGA_by_Fredi/Video/lpm_fifoDZ_wave0.jpg | Bin 86257 -> 0 bytes FPGA_by_Fredi/Video/lpm_fifo_dc0_wave0.jpg | Bin 121926 -> 0 bytes FPGA_by_Fredi/altiobuf_bidir0.bsf | 71 + FPGA_by_Fredi/altiobuf_bidir0.cmp | 24 + FPGA_by_Fredi/altiobuf_bidir0.inc | 25 + FPGA_by_Fredi/altiobuf_bidir0.qip | 6 + FPGA_by_Fredi/altiobuf_bidir0.tdf | 90 + .../altiobuf_bidir0_iobuf_bidir_quo.tdf | 53 + FPGA_by_Fredi/altpll1.bsf | 120 +- FPGA_by_Fredi/altpll1.vhd | 46 +- FPGA_by_Fredi/altpll3.bsf | 137 +- FPGA_by_Fredi/altpll3.cmp | 3 +- FPGA_by_Fredi/altpll3.inc | 3 +- FPGA_by_Fredi/altpll3.ppf | 1 + FPGA_by_Fredi/altpll3.vhd | 108 +- FPGA_by_Fredi/firebee1.asm.rpt | 128 - FPGA_by_Fredi/firebee1.bdf | 5016 +++++----- FPGA_by_Fredi/firebee1.done | 2 +- FPGA_by_Fredi/firebee1.fit.rpt | 6866 ------------- FPGA_by_Fredi/firebee1.fit.summary | 12 +- FPGA_by_Fredi/firebee1.flow.rpt | 380 - FPGA_by_Fredi/firebee1.map.rpt | 8590 ----------------- FPGA_by_Fredi/firebee1.map.summary | 12 +- FPGA_by_Fredi/firebee1.pin | 96 +- FPGA_by_Fredi/firebee1.qsf | 448 +- FPGA_by_Fredi/firebee1.rbf | Bin 428953 -> 0 bytes FPGA_by_Fredi/firebee1.sof | Bin 1171297 -> 0 bytes FPGA_by_Fredi/firebee1.sta.summary | 857 ++ FPGA_by_Fredi/firebee1.tan.rpt | 6936 ------------- FPGA_by_Fredi/firebee1.tan.summary | 278 +- FPGA_by_Fredi/firebeei1.qws | 27 - FPGA_by_Fredi/incremental_db/README | 11 + .../firebee1.root_partition.cmp.cdb | Bin 0 -> 957707 bytes .../firebee1.root_partition.cmp.dfp | Bin 0 -> 33 bytes .../firebee1.root_partition.cmp.hdb | Bin 0 -> 311894 bytes .../firebee1.root_partition.cmp.kpt | Bin 0 -> 209 bytes .../firebee1.root_partition.cmp.logdb | 5 + .../firebee1.root_partition.cmp.rcfdb | Bin 0 -> 1235709 bytes .../firebee1.root_partition.cmp.re.rcfdb | Bin 0 -> 1334605 bytes .../firebee1.root_partition.map.cdb | Bin 0 -> 627274 bytes .../firebee1.root_partition.map.dpi | Bin 0 -> 34612 bytes .../firebee1.root_partition.map.hdb | Bin 0 -> 322501 bytes .../firebee1.root_partition.map.kpt | Bin 0 -> 152376 bytes .../firebee1.root_partition.merge_hb.atm | Bin 0 -> 349010 bytes FPGA_by_Fredi/lpm_counter1.bsf | 56 + FPGA_by_Fredi/lpm_counter1.cmp | 23 + FPGA_by_Fredi/lpm_counter1.inc | 24 + FPGA_by_Fredi/lpm_counter1.qip | 6 + FPGA_by_Fredi/lpm_counter1.tdf | 103 + FPGA_by_Fredi/lpm_counter1_wave0.jpg | Bin 0 -> 57012 bytes FPGA_by_Fredi/lpm_counter1_waveforms.html | 11 +- FPGA_by_Fredi/lpm_mux0.bsf | 1838 ++++ FPGA_by_Fredi/lpm_mux0.cmp | 278 + FPGA_by_Fredi/lpm_mux0.inc | 279 + FPGA_by_Fredi/lpm_mux0.qip | 6 + FPGA_by_Fredi/lpm_mux0.tdf | 1105 +++ FPGA_by_Fredi/lpm_shiftreg0.bsf | 56 + FPGA_by_Fredi/lpm_shiftreg0.cmp | 23 + FPGA_by_Fredi/lpm_shiftreg0.inc | 24 + FPGA_by_Fredi/lpm_shiftreg0.qip | 6 + FPGA_by_Fredi/lpm_shiftreg0.tdf | 98 + FPGA_by_Fredi/undo_redo.txt | 27 + 107 files changed, 12435 insertions(+), 27384 deletions(-) create mode 100644 FPGA_by_Fredi/BLITTER.tdf create mode 100644 FPGA_by_Fredi/BLITTER.tdf.bak delete mode 100644 FPGA_by_Fredi/DSP/dsp56k.zip create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_interrupts.vhd.bak create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd.bak create mode 100644 FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive - Kopie.vhd create mode 100644 FPGA_by_Fredi/PLLJ_PLLSPE_INFO.txt delete mode 100644 FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd delete mode 100644 FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd.bak create mode 100644 FPGA_by_Fredi/Video/BLITTER/altsyncram0.bsf create mode 100644 FPGA_by_Fredi/Video/BLITTER/altsyncram0.cmp create mode 100644 FPGA_by_Fredi/Video/BLITTER/altsyncram0.inc create mode 100644 FPGA_by_Fredi/Video/BLITTER/altsyncram0.qip create mode 100644 FPGA_by_Fredi/Video/BLITTER/altsyncram0.tdf create mode 100644 FPGA_by_Fredi/Video/BLITTER/altsyncram0_wave0.jpg create mode 100644 FPGA_by_Fredi/Video/BLITTER/altsyncram0_waveforms.html create mode 100644 FPGA_by_Fredi/Video/BLITTER/blitter.tdf.ALT create mode 100644 FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.bsf create mode 100644 FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.cmp create mode 100644 FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.inc create mode 100644 FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.qip create mode 100644 FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.tdf delete mode 100644 FPGA_by_Fredi/Video/altdpram0_wave0.jpg delete mode 100644 FPGA_by_Fredi/Video/altdpram0_wave1.jpg delete mode 100644 FPGA_by_Fredi/Video/altdpram1_wave0.jpg delete mode 100644 FPGA_by_Fredi/Video/altdpram1_wave1.jpg delete mode 100644 FPGA_by_Fredi/Video/altdpram2_wave0.jpg delete mode 100644 FPGA_by_Fredi/Video/altdpram2_wave1.jpg delete mode 100644 FPGA_by_Fredi/Video/lpm_compare1_wave0.jpg delete mode 100644 FPGA_by_Fredi/Video/lpm_fifoDZ_wave0.jpg delete mode 100644 FPGA_by_Fredi/Video/lpm_fifo_dc0_wave0.jpg create mode 100644 FPGA_by_Fredi/altiobuf_bidir0.bsf create mode 100644 FPGA_by_Fredi/altiobuf_bidir0.cmp create mode 100644 FPGA_by_Fredi/altiobuf_bidir0.inc create mode 100644 FPGA_by_Fredi/altiobuf_bidir0.qip create mode 100644 FPGA_by_Fredi/altiobuf_bidir0.tdf create mode 100644 FPGA_by_Fredi/altiobuf_bidir0_iobuf_bidir_quo.tdf delete mode 100644 FPGA_by_Fredi/firebee1.asm.rpt delete mode 100644 FPGA_by_Fredi/firebee1.fit.rpt delete mode 100644 FPGA_by_Fredi/firebee1.flow.rpt delete mode 100644 FPGA_by_Fredi/firebee1.map.rpt delete mode 100644 FPGA_by_Fredi/firebee1.rbf delete mode 100644 FPGA_by_Fredi/firebee1.sof create mode 100644 FPGA_by_Fredi/firebee1.sta.summary delete mode 100644 FPGA_by_Fredi/firebee1.tan.rpt delete mode 100644 FPGA_by_Fredi/firebeei1.qws create mode 100644 FPGA_by_Fredi/incremental_db/README create mode 100644 FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.cmp.cdb create mode 100644 FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.cmp.dfp create mode 100644 FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.cmp.hdb create mode 100644 FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.cmp.kpt create mode 100644 FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.cmp.logdb create mode 100644 FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.cmp.rcfdb create mode 100644 FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.cmp.re.rcfdb create mode 100644 FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.map.cdb create mode 100644 FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.map.dpi create mode 100644 FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.map.hdb create mode 100644 FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.map.kpt create mode 100644 FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.merge_hb.atm create mode 100644 FPGA_by_Fredi/lpm_counter1.bsf create mode 100644 FPGA_by_Fredi/lpm_counter1.cmp create mode 100644 FPGA_by_Fredi/lpm_counter1.inc create mode 100644 FPGA_by_Fredi/lpm_counter1.qip create mode 100644 FPGA_by_Fredi/lpm_counter1.tdf create mode 100644 FPGA_by_Fredi/lpm_counter1_wave0.jpg create mode 100644 FPGA_by_Fredi/lpm_mux0.bsf create mode 100644 FPGA_by_Fredi/lpm_mux0.cmp create mode 100644 FPGA_by_Fredi/lpm_mux0.inc create mode 100644 FPGA_by_Fredi/lpm_mux0.qip create mode 100644 FPGA_by_Fredi/lpm_mux0.tdf create mode 100644 FPGA_by_Fredi/lpm_shiftreg0.bsf create mode 100644 FPGA_by_Fredi/lpm_shiftreg0.cmp create mode 100644 FPGA_by_Fredi/lpm_shiftreg0.inc create mode 100644 FPGA_by_Fredi/lpm_shiftreg0.qip create mode 100644 FPGA_by_Fredi/lpm_shiftreg0.tdf diff --git a/FPGA_by_Fredi/BLITTER.tdf b/FPGA_by_Fredi/BLITTER.tdf new file mode 100644 index 0000000..536bd9a --- /dev/null +++ b/FPGA_by_Fredi/BLITTER.tdf @@ -0,0 +1,314 @@ +-- WARNING: Do NOT edit the input and output ports in this file in a text +-- editor if you plan to continue editing the block that represents it in +-- the Block Editor! File corruption is VERY likely to occur. + +-- Copyright (C) 1991-2010 Altera Corporation +-- Your use of Altera Corporation's design tools, logic functions +-- and other software and tools, and its AMPP partner logic +-- functions, and any output files from any of the foregoing +-- (including device programming or simulation files), and any +-- associated documentation or information are expressly subject +-- to the terms and conditions of the Altera Program License +-- Subscription Agreement, Altera MegaCore Function License +-- Agreement, or other applicable license agreement, including, +-- without limitation, that your use is for the sole purpose of +-- programming logic devices manufactured by Altera and sold by +-- Altera or its authorized distributors. Please refer to the +-- applicable agreement for further details. + + +-- Generated by Quartus II Version 9.1 (Build Build 350 03/24/2010) +-- Created on Sat Jan 15 11:06:17 2011 +INCLUDE "lpm_bustri_WORD.inc"; +INCLUDE "VIDEO/BLITTER/lpm_clshift0.INC"; +INCLUDE "VIDEO/BLITTER/altsyncram0.INC"; + +CONSTANT BL_SKEW_LF = 255; + +-- Title Statement (optional) +TITLE "Blitter"; + + +-- Parameters Statement (optional) + +-- {{ALTERA_PARAMETERS_BEGIN}} DO NOT REMOVE THIS LINE! +-- {{ALTERA_PARAMETERS_END}} DO NOT REMOVE THIS LINE! + + +-- Subdesign Section + +SUBDESIGN BLITTER +( + -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! + nRSTO : INPUT; + MAIN_CLK : INPUT; + FB_ALE : INPUT; + nFB_WR : INPUT; + nFB_OE : INPUT; + FB_SIZE0 : INPUT; + FB_SIZE1 : INPUT; + VIDEO_RAM_CTR[15..0] : INPUT; + BLITTER_ON : INPUT; + FB_ADR[31..0] : INPUT; + nFB_CS1 : INPUT; + nFB_CS2 : INPUT; + nFB_CS3 : INPUT; + DDRCLK0 : INPUT; + BLITTER_DIN[127..0] : INPUT; + BLITTER_DACK[4..0] : INPUT; + SR_BLITTER_DACK : INPUT; + BLITTER_RUN : OUTPUT; + BLITTER_DOUT[127..0] : OUTPUT; + BLITTER_ADR[31..0] : OUTPUT; + BLITTER_SIG : OUTPUT; + BLITTER_WR : OUTPUT; + BLITTER_TA : OUTPUT; + FB_AD[31..0] : BIDIR; + -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! +) + +VARIABLE + FB_B[3..0] :NODE; + FB_16B[1..0] :NODE; + BLITTER_CS :NODE; + BL_BUSY :NODE; + BL_HRAM_CS :NODE; + BL_HRAM_ADR[3..0] :NODE; + BL_HRAM_OUT[15..0] :NODE; + BL_HRAM_BE[1..0] :NODE; + BL_SRC_X_INC_CS :NODE; + BL_SRC_X_INC[15..0] :DFFE; + BL_SRC_Y_INC_CS :NODE; + BL_SRC_Y_INC[15..0] :DFFE; + BL_ENDMASK1_CS :NODE; + BL_ENDMASK1[15..0] :DFFE; + BL_ENDMASK2_CS :NODE; + BL_ENDMASK2[15..0] :DFFE; + BL_ENDMASK3_CS :NODE; + BL_ENDMASK3[15..0] :DFFE; + BL_SRC_ADRH_CS :NODE; + BL_SRC_ADRL_CS :NODE; + BL_SRC_ADR[31..0] :DFFE; + BL_DST_X_INC_CS :NODE; + BL_DST_X_INC[15..0] :DFFE; + BL_DST_Y_INC_CS :NODE; + BL_DST_Y_INC[15..0] :DFFE; + BL_DST_ADRH_CS :NODE; + BL_DST_ADRL_CS :NODE; + BL_DST_ADR[31..0] :DFFE; + BL_X_CNT_CS :NODE; + BL_X_CNT[15..0] :DFFE; + BL_Y_CNT_CS :NODE; + BL_Y_CNT[15..0] :DFFE; + BL_HT_OP_CS :NODE; + BL_HT_OP[7..0] :DFFE; + BL_LC_OP[7..0] :DFFE; + BL_LN_CS :NODE; + BL_LN[7..0] :DFFE; + BL_SKEW[7..0] :DFFE; + + BL_SKEW_EXT[6..0] :NODE; + BL_SKEW_IN[255..0] :DFFE; + BL_SKEW_OUT[255..0] :NODE; + + BL_DATA_DDR_READY :DFF; -- 1 WENN DATEN GESCHRIEBEN ODER LESBAR + BL_READ_SRC :DFFE; + BL_DST_BUFFER[127..0] :DFFE; + BL_READ_DST :DFFE; + + HOP_OUT[127..0] :NODE; + + COUNT[18..0] :DFF; + +BEGIN +-- BYT SELECT 32 BIT + FB_B0 = FB_ADR[1..0]==0; -- ADR==0 + FB_B1 = FB_ADR[1..0]==1 -- ADR==1 + # FB_SIZE1 & !FB_SIZE0 & !FB_ADR1 -- HIGH WORD + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B2 = FB_ADR[1..0]==2 -- ADR==2 + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B3 = FB_ADR[1..0]==3 -- ADR==3 + # FB_SIZE1 & !FB_SIZE0 & FB_ADR1 -- LOW WORD + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE +-- BYT SELECT 16 BIT + FB_16B0 = FB_ADR[0]==0; -- ADR==0 + FB_16B1 = FB_ADR[0]==1 -- ADR==1 + # !(!FB_SIZE1 & FB_SIZE0); -- NOT BYT +-- BLITTER CS + BLITTER_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..6]==H"3E28"; -- FFFF8A00-3F/40 + BLITTER_TA = BLITTER_CS; +-- REGISTER + -- HALFTON RAM + BL_HRAM_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..5]==H"7C50"; -- $F8A00/20 + BL_HRAM_BE1 = BL_HRAM_CS & FB_16B0 # !BL_HRAM_CS; + BL_HRAM_BE0 = BL_HRAM_CS & FB_16B1 # !BL_HRAM_CS; + BL_HRAM_ADR[] = BL_HRAM_CS & FB_ADR[4..1] + # !BL_HRAM_CS & BL_LN[3..0]; + BL_HRAM_OUT[] = altsyncram0(BL_HRAM_ADR[],BL_HRAM_BE[],DDRCLK0,FB_AD[31..16],BL_HRAM_CS & !nFB_WR); + -- SRC X INC + BL_SRC_X_INC[].CLK = MAIN_CLK; + BL_SRC_X_INC[] = !BL_BUSY & FB_AD[31..16]; + BL_SRC_X_INC_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C510"; -- $F8A20/2 + BL_SRC_X_INC[15..8].ENA = BL_SRC_X_INC_CS & !nFB_WR & FB_16B0; + BL_SRC_X_INC[7..0].ENA = BL_SRC_X_INC_CS & !nFB_WR & FB_16B1; + -- SRC Y INC + BL_SRC_Y_INC[].CLK = MAIN_CLK; + BL_SRC_Y_INC[] = !BL_BUSY & FB_AD[31..16]; + BL_SRC_Y_INC_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C511"; -- $F8A22/2 + BL_SRC_Y_INC[15..8].ENA = BL_SRC_Y_INC_CS & !nFB_WR & FB_16B0; + BL_SRC_Y_INC[7..0].ENA = BL_SRC_Y_INC_CS & !nFB_WR & FB_16B1; + -- SRC ADR HIGH + BL_SRC_ADR[].CLK = MAIN_CLK; + BL_SRC_ADR[31..16] = !BL_BUSY & FB_AD[31..16]; + BL_SRC_ADRH_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C512"; -- $F8A24/2 + BL_SRC_ADR[31..24].ENA = BL_SRC_ADRH_CS & !nFB_WR & FB_16B0; + BL_SRC_ADR[23..16].ENA = BL_SRC_ADRH_CS & !nFB_WR & FB_16B1; + -- SRC ADR LOW + BL_SRC_ADR[].CLK = MAIN_CLK; + BL_SRC_ADR[15..0] = !BL_BUSY & FB_AD[31..16]; + BL_SRC_ADRL_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C513"; -- $F8A26/2 + BL_SRC_ADR[15..8].ENA = BL_SRC_ADRL_CS & !nFB_WR & FB_16B0; + BL_SRC_ADR[7..0].ENA = BL_SRC_ADRL_CS & !nFB_WR & FB_16B1; + -- ENDMASK 1 + BL_ENDMASK1[].CLK = MAIN_CLK; + BL_ENDMASK1[] = FB_AD[31..16]; + BL_ENDMASK1_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C514"; -- $F8A28/2 + BL_ENDMASK1[15..8].ENA = BL_ENDMASK1_CS & !nFB_WR & FB_16B0; + BL_ENDMASK1[7..0].ENA = BL_ENDMASK1_CS & !nFB_WR & FB_16B1; + -- ENDMASK 2 + BL_ENDMASK2[].CLK = MAIN_CLK; + BL_ENDMASK2[] = FB_AD[31..16]; + BL_ENDMASK2_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C515"; -- $F8A2A/2 + BL_ENDMASK2[15..8].ENA = BL_ENDMASK2_CS & !nFB_WR & FB_16B0; + BL_ENDMASK2[7..0].ENA = BL_ENDMASK2_CS & !nFB_WR & FB_16B1; + -- ENDMASK 3 + BL_ENDMASK3[].CLK = MAIN_CLK; + BL_ENDMASK3[] = FB_AD[31..16]; + BL_ENDMASK3_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C516"; -- $F8A2C/2 + BL_ENDMASK3[15..8].ENA = BL_ENDMASK3_CS & !nFB_WR & FB_16B0; + BL_ENDMASK3[7..0].ENA = BL_ENDMASK3_CS & !nFB_WR & FB_16B1; + -- DST X INC + BL_DST_X_INC[].CLK = MAIN_CLK; + BL_DST_X_INC[] = !BL_BUSY & FB_AD[31..16]; + BL_DST_X_INC_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C517"; -- $F8A2E/2 + BL_DST_X_INC[15..8].ENA = BL_DST_X_INC_CS & !nFB_WR & FB_16B0; + BL_DST_X_INC[7..0].ENA = BL_DST_X_INC_CS & !nFB_WR & FB_16B1; + -- DST Y INC + BL_DST_Y_INC[].CLK = MAIN_CLK; + BL_DST_Y_INC[] = !BL_BUSY & FB_AD[31..16]; + BL_DST_Y_INC_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C518"; -- $F8A30/2 + BL_DST_Y_INC[15..8].ENA = BL_DST_Y_INC_CS & !nFB_WR & FB_16B0; + BL_DST_Y_INC[7..0].ENA = BL_DST_Y_INC_CS & !nFB_WR & FB_16B1; + -- DST ADR HIGH + BL_DST_ADR[].CLK = MAIN_CLK; + BL_DST_ADR[31..16] = !BL_BUSY & FB_AD[31..16]; + BL_DST_ADRH_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C512"; -- $F8A24/2 + BL_DST_ADR[31..24].ENA = BL_DST_ADRH_CS & !nFB_WR & FB_16B0; + BL_DST_ADR[23..16].ENA = BL_DST_ADRH_CS & !nFB_WR & FB_16B1; + -- DST ADR LOW + BL_DST_ADR[].CLK = MAIN_CLK; + BL_DST_ADR[15..0] = !BL_BUSY & FB_AD[31..16]; + BL_DST_ADRL_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C513"; -- $F8A26/2 + BL_DST_ADR[15..8].ENA = BL_DST_ADRL_CS & !nFB_WR & FB_16B0; + BL_DST_ADR[7..0].ENA = BL_DST_ADRL_CS & !nFB_WR & FB_16B1; + -- X COUNT + BL_X_CNT[].CLK = MAIN_CLK; + BL_X_CNT[] = !BL_BUSY & FB_AD[31..16]; + BL_X_CNT_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C51B"; -- $F8A36/2 + BL_X_CNT[15..8].ENA = BL_X_CNT_CS & !nFB_WR & FB_16B0; + BL_X_CNT[7..0].ENA = BL_X_CNT_CS & !nFB_WR & FB_16B1; + -- Y COUNT + BL_Y_CNT[].CLK = MAIN_CLK; + BL_Y_CNT[] = !BL_BUSY & FB_AD[31..16]; + BL_Y_CNT_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C51C"; -- $F8A38/2 + BL_Y_CNT[15..8].ENA = BL_Y_CNT_CS & !nFB_WR & FB_16B0; + BL_Y_CNT[7..0].ENA = BL_Y_CNT_CS & !nFB_WR & FB_16B1; + -- HALFTONE OP BYT + BL_HT_OP[].CLK = MAIN_CLK; + BL_HT_OP[] = FB_AD[31..24]; + BL_HT_OP_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C51D"; -- $F8A3A/2 + BL_HT_OP[7..0].ENA = BL_HT_OP_CS & !nFB_WR & FB_16B0; + -- LOGIC OP BYT + BL_LC_OP[].CLK = MAIN_CLK; + BL_LC_OP[] = FB_AD[23..16]; + BL_LC_OP[7..0].ENA = BL_HT_OP_CS & !nFB_WR & FB_16B1; -- $F8A3B + -- LINE NUMBER BYT + BL_LN[].CLK = MAIN_CLK; + BL_LN[] = !BL_BUSY & FB_AD[31..24]; + BL_LN_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C51E"; -- $F8A3C/2 + BL_LN[7..0].ENA = BL_LN_CS & !nFB_WR & FB_16B0; + -- SKEW BYT + BL_SKEW[].CLK = MAIN_CLK; + BL_SKEW[] = FB_AD[31..24]; + BL_SKEW[7..0].ENA = BL_LN_CS & !nFB_WR & FB_16B1; -- $F8A3D +--- REGISTER OUT + FB_AD[31..16] = lpm_bustri_WORD( + BL_HRAM_CS & BL_HRAM_OUT[] + # BL_SRC_X_INC_CS & BL_SRC_X_INC[] + # BL_SRC_Y_INC_CS & BL_SRC_Y_INC[] + # BL_SRC_ADRH_CS & BL_SRC_ADR[31..16] + # BL_SRC_ADRL_CS & BL_SRC_ADR[15..0] + # BL_ENDMASK1_CS & BL_ENDMASK1[] + # BL_ENDMASK2_CS & BL_ENDMASK2[] + # BL_ENDMASK3_CS & BL_ENDMASK3[] + # BL_DST_X_INC_CS & BL_DST_X_INC[] + # BL_DST_Y_INC_CS & BL_DST_Y_INC[] + # BL_DST_ADRH_CS & BL_DST_ADR[31..16] + # BL_DST_ADRL_CS & BL_DST_ADR[15..0] + # BL_X_CNT_CS & BL_X_CNT[] + # BL_Y_CNT_CS & BL_Y_CNT[] + # BL_HT_OP_CS & (BL_HT_OP[],BL_LC_OP[]) + # BL_LN_CS & (BL_LN[],BL_SKEW[]) + ,BLITTER_CS & !nFB_OE); -- FFFF8A00-3F/40 +----------------------------------------- +-- + BL_READ_SRC.CLK = DDRCLK0; + BL_READ_DST.CLK = DDRCLK0; + +-- READY SIGNAL 1 CLOCK SPÄTER + BL_DATA_DDR_READY.CLK = DDRCLK0; + BL_DATA_DDR_READY = BL_DATA_DDR_READY & BLITTER_DACK0; +-- SRC BUFFER LADEN + BL_SKEW_IN[].CLK = DDRCLK0; + BL_SKEW_IN[].ENA = BL_DATA_DDR_READY & BL_READ_SRC; + BL_SKEW_IN[255..128] = BLITTER_DIN[]; + BL_SKEW_IN[127..0] = BL_SKEW_IN[255..128]; +-- DST BUFFER LADEN + BL_DST_BUFFER[].CLK = DDRCLK0; + BL_DST_BUFFER[].ENA = BL_DATA_DDR_READY & BL_READ_DST; + BL_DST_BUFFER[] = BLITTER_DIN[]; +-- SKEW EXTENDET + BL_SKEW_EXT[6..4] = BL_SRC_ADR[3..1]; + BL_SKEW_EXT[3..0] = BL_SKEW[3..0]; +-- SKEW EXT MUX + BL_SKEW_OUT[] = lpm_clshift0(BL_SKEW_IN[],BL_SKEW_EXT[]); -- BIT 127..0 SIND RELEVANT +-- HOP + IF BL_HT_OP[1..0]==B"00" THEN + HOP_OUT[] = H"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"; + ELSE + IF BL_HT_OP[1..0]==B"01" THEN + HOP_OUT[] = (BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[]); + ELSE + IF BL_HT_OP[1..0]==B"10" THEN + HOP_OUT[] = BL_SKEW_OUT[127..0]; + ELSE + HOP_OUT[] = BL_SKEW_OUT[127..0] & (BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[]); + END IF; + END IF; + END IF; + + + + BLITTER_RUN = GND; --VCC; + BLITTER_SIG = GND; --VCC; + BLITTER_WR = GND; --VCC; + BL_BUSY = GND; + + COUNT[] = COUNT[] + 16; + COUNT[].CLK = BLITTER_DACK0; + BLITTER_DOUT[] = H"112233445566778899AABBCCDDEEFF00"; + BLITTER_ADR[] = (0, COUNT[]) + 400000; + +END; + diff --git a/FPGA_by_Fredi/BLITTER.tdf.bak b/FPGA_by_Fredi/BLITTER.tdf.bak new file mode 100644 index 0000000..b80e5c2 --- /dev/null +++ b/FPGA_by_Fredi/BLITTER.tdf.bak @@ -0,0 +1,313 @@ +-- WARNING: Do NOT edit the input and output ports in this file in a text +-- editor if you plan to continue editing the block that represents it in +-- the Block Editor! File corruption is VERY likely to occur. + +-- Copyright (C) 1991-2010 Altera Corporation +-- Your use of Altera Corporation's design tools, logic functions +-- and other software and tools, and its AMPP partner logic +-- functions, and any output files from any of the foregoing +-- (including device programming or simulation files), and any +-- associated documentation or information are expressly subject +-- to the terms and conditions of the Altera Program License +-- Subscription Agreement, Altera MegaCore Function License +-- Agreement, or other applicable license agreement, including, +-- without limitation, that your use is for the sole purpose of +-- programming logic devices manufactured by Altera and sold by +-- Altera or its authorized distributors. Please refer to the +-- applicable agreement for further details. + + +-- Generated by Quartus II Version 9.1 (Build Build 350 03/24/2010) +-- Created on Sat Jan 15 11:06:17 2011 +INCLUDE "lpm_bustri_WORD.inc"; +INCLUDE "VIDEO/BLITTER/lpm_clshift0.INC"; +INCLUDE "VIDEO/BLITTER/altsyncram0.INC"; + +CONSTANT BL_SKEW_LF = 255; + +-- Title Statement (optional) +TITLE "Blitter"; + + +-- Parameters Statement (optional) + +-- {{ALTERA_PARAMETERS_BEGIN}} DO NOT REMOVE THIS LINE! +-- {{ALTERA_PARAMETERS_END}} DO NOT REMOVE THIS LINE! + + +-- Subdesign Section + +SUBDESIGN BLITTER +( + -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! + nRSTO : INPUT; + MAIN_CLK : INPUT; + FB_ALE : INPUT; + nFB_WR : INPUT; + nFB_OE : INPUT; + FB_SIZE0 : INPUT; + FB_SIZE1 : INPUT; + VIDEO_RAM_CTR[15..0] : INPUT; + BLITTER_ON : INPUT; + FB_ADR[31..0] : INPUT; + nFB_CS1 : INPUT; + nFB_CS2 : INPUT; + nFB_CS3 : INPUT; + DDRCLK0 : INPUT; + BLITTER_DIN[127..0] : INPUT; + BLITTER_DACK[4..0] : INPUT; + SR_BLITTER_DACK : INPUT; + BLITTER_RUN : OUTPUT; + BLITTER_DOUT[127..0] : OUTPUT; + BLITTER_ADR[31..0] : OUTPUT; + BLITTER_SIG : OUTPUT; + BLITTER_WR : OUTPUT; + BLITTER_TA : OUTPUT; + FB_AD[31..0] : BIDIR; + -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! +) + +VARIABLE + FB_B[3..0] :NODE; + FB_16B[1..0] :NODE; + BLITTER_CS :NODE; + BL_BUSY :NODE; + BL_HRAM_CS :NODE; + BL_HRAM_ADR[3..0] :NODE; + BL_HRAM_OUT[15..0] :NODE; + BL_HRAM_BE[1..0] :NODE; + BL_SRC_X_INC_CS :NODE; + BL_SRC_X_INC[15..0] :DFFE; + BL_SRC_Y_INC_CS :NODE; + BL_SRC_Y_INC[15..0] :DFFE; + BL_ENDMASK1_CS :NODE; + BL_ENDMASK1[15..0] :DFFE; + BL_ENDMASK2_CS :NODE; + BL_ENDMASK2[15..0] :DFFE; + BL_ENDMASK3_CS :NODE; + BL_ENDMASK3[15..0] :DFFE; + BL_SRC_ADRH_CS :NODE; + BL_SRC_ADRL_CS :NODE; + BL_SRC_ADR[31..0] :DFFE; + BL_DST_X_INC_CS :NODE; + BL_DST_X_INC[15..0] :DFFE; + BL_DST_Y_INC_CS :NODE; + BL_DST_Y_INC[15..0] :DFFE; + BL_DST_ADRH_CS :NODE; + BL_DST_ADRL_CS :NODE; + BL_DST_ADR[31..0] :DFFE; + BL_X_CNT_CS :NODE; + BL_X_CNT[15..0] :DFFE; + BL_Y_CNT_CS :NODE; + BL_Y_CNT[15..0] :DFFE; + BL_HT_OP_CS :NODE; + BL_HT_OP[7..0] :DFFE; + BL_LC_OP[7..0] :DFFE; + BL_LN_CS :NODE; + BL_LN[7..0] :DFFE; + BL_SKEW[7..0] :DFFE; + + BL_SKEW_EXT[6..0] :NODE; + BL_SKEW_IN[255..0] :DFFE; + BL_SKEW_OUT[255..0] :NODE; + + BL_DATA_DDR_READY :DFF; -- 1 WENN DATEN GESCHRIEBEN ODER LESBAR + BL_READ_SRC :DFFE; + BL_DST_BUFFER[127..0] :DFFE; + BL_READ_DST :DFFE; + + HOP_OUT[127..0] :NODE; + + COUNT[18..0] :DFF; + +BEGIN +-- BYT SELECT 32 BIT + FB_B0 = FB_ADR[1..0]==0; -- ADR==0 + FB_B1 = FB_ADR[1..0]==1 -- ADR==1 + # FB_SIZE1 & !FB_SIZE0 & !FB_ADR1 -- HIGH WORD + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B2 = FB_ADR[1..0]==2 -- ADR==2 + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B3 = FB_ADR[1..0]==3 -- ADR==3 + # FB_SIZE1 & !FB_SIZE0 & FB_ADR1 -- LOW WORD + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE +-- BYT SELECT 16 BIT + FB_16B0 = FB_ADR[0]==0; -- ADR==0 + FB_16B1 = FB_ADR[0]==1 -- ADR==1 + # !(!FB_SIZE1 & FB_SIZE0); -- NOT BYT +-- BLITTER CS + BLITTER_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..6]==H"3E28"; -- FFFF8A00-3F/40 + BLITTER_TA = BLITTER_CS; +-- REGISTER + -- HALFTON RAM + BL_HRAM_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..5]==H"7C50"; -- $F8A00/20 + BL_HRAM_BE1 = BL_HRAM_CS & FB_16B0 # !BL_HRAM_CS; + BL_HRAM_BE0 = BL_HRAM_CS & FB_16B1 # !BL_HRAM_CS; + BL_HRAM_ADR[] = BL_HRAM_CS & FB_ADR[4..1] + # !BL_HRAM_CS & BL_LN[3..0]; + BL_HRAM_OUT[] = altsyncram0(BL_HRAM_ADR[],BL_HRAM_BE[],DDRCLK0,FB_AD[31..16],BL_HRAM_CS & !nFB_WR); + -- SRC X INC + BL_SRC_X_INC[].CLK = MAIN_CLK; + BL_SRC_X_INC[] = !BL_BUSY & FB_AD[31..16]; + BL_SRC_X_INC_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C510"; -- $F8A20/2 + BL_SRC_X_INC[15..8].ENA = BL_SRC_X_INC_CS & !nFB_WR & FB_16B0; + BL_SRC_X_INC[7..0].ENA = BL_SRC_X_INC_CS & !nFB_WR & FB_16B1; + -- SRC Y INC + BL_SRC_Y_INC[].CLK = MAIN_CLK; + BL_SRC_Y_INC[] = !BL_BUSY & FB_AD[31..16]; + BL_SRC_Y_INC_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C511"; -- $F8A22/2 + BL_SRC_Y_INC[15..8].ENA = BL_SRC_Y_INC_CS & !nFB_WR & FB_16B0; + BL_SRC_Y_INC[7..0].ENA = BL_SRC_Y_INC_CS & !nFB_WR & FB_16B1; + -- SRC ADR HIGH + BL_SRC_ADR[].CLK = MAIN_CLK; + BL_SRC_ADR[31..16] = !BL_BUSY & FB_AD[31..16]; + BL_SRC_ADRH_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C512"; -- $F8A24/2 + BL_SRC_ADR[31..24].ENA = BL_SRC_ADRH_CS & !nFB_WR & FB_16B0; + BL_SRC_ADR[23..16].ENA = BL_SRC_ADRH_CS & !nFB_WR & FB_16B1; + -- SRC ADR LOW + BL_SRC_ADR[].CLK = MAIN_CLK; + BL_SRC_ADR[15..0] = !BL_BUSY & FB_AD[31..16]; + BL_SRC_ADRL_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C513"; -- $F8A26/2 + BL_SRC_ADR[15..8].ENA = BL_SRC_ADRL_CS & !nFB_WR & FB_16B0; + BL_SRC_ADR[7..0].ENA = BL_SRC_ADRL_CS & !nFB_WR & FB_16B1; + -- ENDMASK 1 + BL_ENDMASK1[].CLK = MAIN_CLK; + BL_ENDMASK1[] = FB_AD[31..16]; + BL_ENDMASK1_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C514"; -- $F8A28/2 + BL_ENDMASK1[15..8].ENA = BL_ENDMASK1_CS & !nFB_WR & FB_16B0; + BL_ENDMASK1[7..0].ENA = BL_ENDMASK1_CS & !nFB_WR & FB_16B1; + -- ENDMASK 2 + BL_ENDMASK2[].CLK = MAIN_CLK; + BL_ENDMASK2[] = FB_AD[31..16]; + BL_ENDMASK2_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C515"; -- $F8A2A/2 + BL_ENDMASK2[15..8].ENA = BL_ENDMASK2_CS & !nFB_WR & FB_16B0; + BL_ENDMASK2[7..0].ENA = BL_ENDMASK2_CS & !nFB_WR & FB_16B1; + -- ENDMASK 3 + BL_ENDMASK3[].CLK = MAIN_CLK; + BL_ENDMASK3[] = FB_AD[31..16]; + BL_ENDMASK3_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C516"; -- $F8A2C/2 + BL_ENDMASK3[15..8].ENA = BL_ENDMASK3_CS & !nFB_WR & FB_16B0; + BL_ENDMASK3[7..0].ENA = BL_ENDMASK3_CS & !nFB_WR & FB_16B1; + -- DST X INC + BL_DST_X_INC[].CLK = MAIN_CLK; + BL_DST_X_INC[] = !BL_BUSY & FB_AD[31..16]; + BL_DST_X_INC_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C517"; -- $F8A2E/2 + BL_DST_X_INC[15..8].ENA = BL_DST_X_INC_CS & !nFB_WR & FB_16B0; + BL_DST_X_INC[7..0].ENA = BL_DST_X_INC_CS & !nFB_WR & FB_16B1; + -- DST Y INC + BL_DST_Y_INC[].CLK = MAIN_CLK; + BL_DST_Y_INC[] = !BL_BUSY & FB_AD[31..16]; + BL_DST_Y_INC_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C518"; -- $F8A30/2 + BL_DST_Y_INC[15..8].ENA = BL_DST_Y_INC_CS & !nFB_WR & FB_16B0; + BL_DST_Y_INC[7..0].ENA = BL_DST_Y_INC_CS & !nFB_WR & FB_16B1; + -- DST ADR HIGH + BL_DST_ADR[].CLK = MAIN_CLK; + BL_DST_ADR[31..16] = !BL_BUSY & FB_AD[31..16]; + BL_DST_ADRH_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C512"; -- $F8A24/2 + BL_DST_ADR[31..24].ENA = BL_DST_ADRH_CS & !nFB_WR & FB_16B0; + BL_DST_ADR[23..16].ENA = BL_DST_ADRH_CS & !nFB_WR & FB_16B1; + -- DST ADR LOW + BL_DST_ADR[].CLK = MAIN_CLK; + BL_DST_ADR[15..0] = !BL_BUSY & FB_AD[31..16]; + BL_DST_ADRL_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C513"; -- $F8A26/2 + BL_DST_ADR[15..8].ENA = BL_DST_ADRL_CS & !nFB_WR & FB_16B0; + BL_DST_ADR[7..0].ENA = BL_DST_ADRL_CS & !nFB_WR & FB_16B1; + -- X COUNT + BL_X_CNT[].CLK = MAIN_CLK; + BL_X_CNT[] = !BL_BUSY & FB_AD[31..16]; + BL_X_CNT_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C51B"; -- $F8A36/2 + BL_X_CNT[15..8].ENA = BL_X_CNT_CS & !nFB_WR & FB_16B0; + BL_X_CNT[7..0].ENA = BL_X_CNT_CS & !nFB_WR & FB_16B1; + -- Y COUNT + BL_Y_CNT[].CLK = MAIN_CLK; + BL_Y_CNT[] = !BL_BUSY & FB_AD[31..16]; + BL_Y_CNT_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C51C"; -- $F8A38/2 + BL_Y_CNT[15..8].ENA = BL_Y_CNT_CS & !nFB_WR & FB_16B0; + BL_Y_CNT[7..0].ENA = BL_Y_CNT_CS & !nFB_WR & FB_16B1; + -- HALFTONE OP BYT + BL_HT_OP[].CLK = MAIN_CLK; + BL_HT_OP[] = FB_AD[31..24]; + BL_HT_OP_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C51D"; -- $F8A3A/2 + BL_HT_OP[7..0].ENA = BL_HT_OP_CS & !nFB_WR & FB_16B0; + -- LOGIC OP BYT + BL_LC_OP[].CLK = MAIN_CLK; + BL_LC_OP[] = FB_AD[23..16]; + BL_LC_OP[7..0].ENA = BL_HT_OP_CS & !nFB_WR & FB_16B1; -- $F8A3B + -- LINE NUMBER BYT + BL_LN[].CLK = MAIN_CLK; + BL_LN[] = !BL_BUSY & FB_AD[31..24]; + BL_LN_CS = !BL_BUSY & !nFB_CS1 & FB_ADR[19..1]==H"7C51E"; -- $F8A3C/2 + BL_LN[7..0].ENA = BL_LN_CS & !nFB_WR & FB_16B0; + -- SKEW BYT + BL_SKEW[].CLK = MAIN_CLK; + BL_SKEW[] = FB_AD[31..24]; + BL_SKEW[7..0].ENA = BL_LN_CS & !nFB_WR & FB_16B1; -- $F8A3D +--- REGISTER OUT + FB_AD[31..16] = lpm_bustri_WORD( + BL_HRAM_CS & BL_HRAM_OUT[] + # BL_SRC_X_INC_CS & BL_SRC_X_INC[] + # BL_SRC_Y_INC_CS & BL_SRC_Y_INC[] + # BL_SRC_ADRH_CS & BL_SRC_ADR[31..16] + # BL_SRC_ADRL_CS & BL_SRC_ADR[15..0] + # BL_ENDMASK1_CS & BL_ENDMASK1[] + # BL_ENDMASK2_CS & BL_ENDMASK2[] + # BL_ENDMASK3_CS & BL_ENDMASK3[] + # BL_DST_X_INC_CS & BL_DST_X_INC[] + # BL_DST_Y_INC_CS & BL_DST_Y_INC[] + # BL_DST_ADRH_CS & BL_DST_ADR[31..16] + # BL_DST_ADRL_CS & BL_DST_ADR[15..0] + # BL_X_CNT_CS & BL_X_CNT[] + # BL_Y_CNT_CS & BL_Y_CNT[] + # BL_HT_OP_CS & (BL_HT_OP[],BL_LC_OP[]) + # BL_LN_CS & (BL_LN[],BL_SKEW[]) + ,BLITTER_CS & !nFB_OE); -- FFFF8A00-3F/40 +----------------------------------------- +-- + BL_READ_SRC.CLK = DDRCLK0; + BL_READ_DST.CLK = DDRCLK0; + +-- READY SIGNAL 1 CLOCK SPÄTER + BL_DATA_DDR_READY.CLK = DDRCLK0; + BL_DATA_DDR_READY = BL_DATA_DDR_READY & BLITTER_DACK0; +-- SRC BUFFER LADEN + BL_SKEW_IN[].CLK = DDRCLK0; + BL_SKEW_IN[].ENA = BL_DATA_DDR_READY & BL_READ_SRC; + BL_SKEW_IN[255..128] = BLITTER_DIN[]; + BL_SKEW_IN[127..0] = BL_SKEW_IN[255..128]; +-- DST BUFFER LADEN + BL_DST_BUFFER[].CLK = DDRCLK0; + BL_DST_BUFFER[].ENA = BL_DATA_DDR_READY & BL_READ_DST; + BL_DST_BUFFER[] = BLITTER_DIN[]; +-- SKEW EXTENDET + BL_SKEW_EXT[6..4] = BL_SRC_ADR[3..1]; + BL_SKEW_EXT[3..0] = BL_SKEW[3..0]; +-- SKEW EXT MUX + BL_SKEW_OUT[] = lpm_clshift0(BL_SKEW_IN[],BL_SKEW_EXT[]); -- BIT 127..0 SIND RELEVANT +-- HOP + IF BL_HT_OP[1..0]==B"00" THEN + HOP_OUT[] = H"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"; + ELSE + IF BL_HT_OP[1..0]==B"01" THEN + HOP_OUT[] = (BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[]); + ELSE + IF BL_HT_OP[1..0]==B"10" THEN + HOP_OUT[] = BL_SKEW_OUT[127..0]; + ELSE + HOP_OUT[] = BL_SKEW_OUT[127..0] & (BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[]); + END IF; + END IF; + END IF; + + + + BLITTER_RUN = gnd; --VCC; + BLITTER_SIG = gnd; --VCC; + BLITTER_WR = gnd; --VCC; + + COUNT[] = COUNT[] + 16; + COUNT[].CLK = BLITTER_DACK0; + BLITTER_DOUT[] = H"112233445566778899AABBCCDDEEFF00"; + BLITTER_ADR[] = (0, COUNT[]) + 400000; + +END; + diff --git a/FPGA_by_Fredi/DSP/dsp56k.zip b/FPGA_by_Fredi/DSP/dsp56k.zip deleted file mode 100644 index 6522299f5635ba5560150e498fbbdf0fde8328f5..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 39208 zcmZs?V~}Q1yCnLSZNBBI?y_y$wr$(!vW+gQ%eHOXwyiGRJ~4B?b7N+HXS46JN zmH9jh(qQ1|0000QupHvV75#mGUIqyOT;T%%XaEd=vy(Bsp^3SvoxZb+p}8rYn}vz0 z3Jd_u1glT-zo6;?4mbrn1zQ4c*zI#X0=xTt*I*WuQZnYORL7-6Ybz4CY*n?c9x0gy z6>fsDIVCCm`A=5mYLf&&v%|I|R3m(^`P9h|l_ift9fmb}vWI0px#E&~k%oe1KJ;#0 z=ucSStEMP)nP9X5MeahvCbWl02w^?b>MHZ3(&>-t{FvG}R`hF?8aj1+Xo^|06m`$* zG*TY*#4H-M(CPCKqbNx!@ewO_bDI77mi<0Wvb$|R@xD%Q9%<9r{l`*S88RUm_Uy0` z@1+S{V8T6N8NR49Nrk*}`H}=G3q|6i=|#)c5+HE-TI9G^_1qT>03&e09)pLmL`4k75bNs@2ZNnSQzbPElAg%pO&c+CX%H1aL>MnjVsJ^8R7l(g%d?k8!Lo)JNdoVLbp4XYDiNr zUpQD1gTx^9w;lR1sYoD=m)&D_Le)!do1UwgH`rAkPSrAXN|sz7Mln*aK^Kr>NdN+l znG46+ljV=bQ~fF*_QOI#`nYqiN0_mg%@y@KL0m+2@8P`ySQHUL2>;Po;xIp;Ejb4V z8N`O)ETS$Q-*`Prn|8z=)6Al z{NA8kpm~Fo5w7pgPftPeUmP((>60NUaJ{yvq3G6-fEkO)EQ7_maFNciQsMSP%s#CP zEQ*pB_ayP}jTPv~!(3p1&;$*kp}H8f5deQ%lto zN73@Cq8&elZ-h(a0c{%%rCDmDv()2&=NZ+De}@srMRk;HcXORWbi777GX#aJ3p9~F zxVWFOB7vbKrsj_s31svR6yNJ zc!Qq&+{(wH;)CU377dRn55IyFgyem}t zN+0lzDsSJv#{p%(AIdqPyRDjBIzF)&*qS=z5Lhh~rq&LdM~iTe8pX8tmjqooo>PB# zyuuMokR$;cmC9Q1@N5W+fnjb)rF@N9d%!^@nk6E$#M)f%M=N!}tCxmBSd1QQ1?eCK9`(?I)eHe{~pEg@^1cW~ERY`=(o@DLg*}TqAR@hgk z+UzZP(|3afE}RezdYYeo)yKuK_}Ik^8G4#>3QK!MFl2J+(YIHBZ%XuMms_0|Rof6* zu1tTUu5ZkpT1uJd(=Wt}`3ftOnBY4MbpOd2q`$P3nsoA~+wQ)^Hhym5_r8jZ zS(gxru4NxZ>80AtLczyD`D1bk0$QS2F2_#-%U-Tu%UrN$hdL9hl3*U`)nU)f@Wq4$ z))u>5CHQ38|8PA4{<1#pwS&Gb{As7l*Qjl>)9`L( z_5MfjvQu~L3j~lya%Xys2)csVgtXtOU-Beu(JDjNE4JY@4U02Lq*I%!zCUTBs2~G0fotWEz1x~J+W}WFiLq1^mVtF$MmAIy7Ve_l~PjDaOoI^q|yQRfOWQ>TTfc zl#;Lpz*ajz5Lu-H3KHKV3h3tT@D0KqEECB}P?5tE9M?+dE;~uBY#*V>ZhDZnh=UO< z0ZLyPBKv}PY zH7wy1p{7Q03DwnQ5gWUV^)o6bziRa{Tgd8Lt!TY_26CxHbC5St2hZBhMB=q`PQ@i0<+36Kd}jp2FUM?VIPq-?cu4QD9Ls6l;i7W12t&$OShLy! zYC1O7(N388AtGlyCd;5K<9HavvUyL~XCf@_(M*H#^2C8X7vxb=NX~Rb&^m7DV&d#x zTsvx|FqLdVpXGzXwEV4*5E6UwNK;AQ5ot5iis{O~?`H!GFA462iXL-4nb$um^m=Az zz_hC@Cc_IJbf!EpFWA^SRPX~BAzQK|zcBQg+OI7Beh+-!eLC!TE`3i^!lvO&KO|N> zen&FFy~iPGSZ{1?u?fli3{)30aBEbsFKOOhd5L|p(;n2?m8tBRjNXDihxin$!L3xd258Dclf@$Q znpphzoykm9yad-mzOWQgP23vnbrEobxNA>zGtvjmyPj7k3cbazZdO`m`jO4a=;`-}>nRpBY0D5`>0QCRONE1_IdlS?D!-3A<^h*90 z{@a0G@qRk5x7YKN`-jZ4J0oR4A^fqFw{x1gK;A8Syh{iyvYpQ6js}z4_XarIj*h%v z>{OeqCDLp#5le2M{YeU2qTG?X`04VWLU+ zytBSgcI(vro0G3INa%8k1>EW6&A;C1_3Ens`6{EqR*zqJ-1fOGl+XF)YiI!?tsfBDeqd{*j*7NM1AMKNUc)%&wBG?w&i3AF&M z7gN6-fg)arlSs%A<7u|L_|x#3#VX&~68AtPDe)oqN+Gv}J=0x7K&QM)5FL7j3xB%~ zgiuqm6p2^xN+cso#Z#@CHj;G{YjG2aR?$-VSkvWL6Eopd{L5u)>TNQT)5jrG!=?)> z4*e%(LV6&7adERDde&Po!!#7iYV+q^Ob7UfTDS1WQL=}6xqywmJ;e3XW)5l~W1weR z@*bLuX4&n20ywRip<}{Coy%&Jw0lGk1t7Ussm5Q6Y{2cNXaUDJswXBi_wTO;Cd=oU zxU(C$!*VH7D&(imjVnY*urvG$_#252I!N^8%qbs!pDAu)BWTh@Y{DUMr^^KA9+zW~ zS!0u(_3K4Q%QS8R;m`!l*pVM%*AYSl`LlyvQ}iq^9~s??&&AGH(}tCGBfY3_yOBpR z!XAc(@TOZ2aXX7B{6+%9&n}(6`$rQyaG?a=07#(-Uu(Vl)R#<4k*FrBHz1GtmHNp2 zJTZ2a;CDXpn2C3aZ};r;*9bF^g=U01)w-X~h0ML@*2@G&Pfyk@(*z4_YVLmm3#-1R zpRn*GO>hmvg|6?A#`<4|<&cw&z|_eKIB6<6wWr0B{Ltm-$Xng8T&I?otFAg+9uJnq zZ)Fb8&?m-UeXJ+C5^E9GpkLAT?aB=N(QrVCw4<%sok)>9d5L;Hk(3&~w=JAGi}7y4gZScjID*EI zA@HkY(ITOF6Stlvl)CAoW74pY7i&{Vh&oXsr;1JQCokbR$gNn)s`s&Tx= zW1K~qcu{+Z;O-#^tl=CJCjtz+iglw^{+U4DLEguppu*A}r2>ilN|E8U7ZljgD~R$k zHGYc_KPIrSw`c7pe*OTdVlBVFTP0Ule#en9KPh!}@mu8ndvH3TXp9Bqw8D{!v7r3h zaCmKWFy(h+HAf z!lK67bWXSS9@AOYeuAiQ`SF?)?b?vCe;VL4WUh<4kY5eB?*)w`Sn7fzK!8D$=O6EyBaDR@_uZy`HF9t-n{ifA*Mtt z4AS@codqPg5oJivQTEr=8)mZdwP+KM>dL=T>i%? z@Ie(M;-~aZV1?C;VsRq(PI0kQTUKn{D6{+Zedt}oO%NO?0cUDTJIACEepDdD{D$uOEJ{a$Y2`iC34hYvq&N$<6kiB`+i;f-$dBqyn5HFQZ7n~a-4m^L*Z$B{$Da# zoUL%Zb{+f;AGc~JM67!kv#DK0qb~5gB*GVUsp29bMvInRQey2U@u;l_)5K+Iar(uF zYsDr8RHR}Lp(7GwdA|2&HI!t#!(TCu%N4agBmMK%iM;cKy}4@q@-}?I`@O+`Oc*vG z4-+y@8h^blh<-7~i$ekr+J@sF^0e&TGy&iMZsNm64)w&l;voufko6R~TS zmHZih+V2_K!*7gyQ~soQ74C39B?VhaQGbco?d$LF$H-Oi&04nSm)+QO{hf|Ou3xOh zuLC16`KVj_@94a0tf}F0NrPA8#w19{~7^}{!BU!^p zbo<%iBW(XiMO2YYpXxP)wpxeFgvZr}Fx0-jfJE>O7xI`BU8>NShnubO*F~j(NX2^1 zd|N1Ual%wkqNV~}kM&IT94~EmBGEAAbFii@hvHPm##fX2R$}s>1Q15bQ_2&Am!%T(~0w;0|bIf7NDYcT>m1UO{SVPum_(OK! zgtoRyRd68!E1RO%+{sqe$_*AsXiUKa=W~lQe0kl|Dk2&h-l;BTNG?)OL$PDV^yNOd zapRW5gR;>~KY>5E(!2iNcVBaD`|d{bV(ZV1A#v8Le-(ZdZ%Q1EyJwz^%R(9Fq*C{M z2TW0G+Xc{elwg^DFbDKJL4GC;m%wcBHiNmE2PE?y)f3pv*^<&Ez%JDO=nPr(5u-ec zkr8G&Q3d9ufXqrkjLK4YK{5$YqX|=E2}=*njt??m7zF1R8(36H3Qt5@U~>th^gdZ= z#8^_euW2QPs>ukKO*lUL3F0`J!&!LPiz)@sR8TeP*rIfU0cFbNvKO`M7s1qAUI=A} za%J%R$ycTZD5Xd~8=I+xK5x3Ds;}pR%9t1u=$yeEhy|HvHaTaSn$ue8I+OMXwS7>B zusQ{OlOa1Im84?U@^R&?mvB9s4#(ymR`X+qcn2*5&ml)V54h_S{eKVM>0Ou<65M%p z5DO6~6zt2hrdm!x|FX2~iWK<>eyPd%@u36be5P(zGVQO{OAtU}x3?z`Cy(>PA;f4U z4jP$vBl6UFLgaf=foyV_sgnF*q^AK{QP5ncVT_*oo$}ZvT3m#CR4+%~zce^Sklyy! z;BPor{+og!=P44}X_Lmbl3dB|WIg;xc3fZTYV{CDjc&1HzgA>u5;c*vKZlCw^EsJH zQ(i+gu%l*Rf%KF_HG=)>Fl(K`@Nw+zGjHV6tqN@$6ogh_(iJ=7Gfm%X4#(wNLz5f& zx^%wYGnrY5I&fExxdi*Afoc{=n zL^ULTy0TdHx9IF|5*yYO%!wgGO_a+CdrynZgkQH9jkB~JDg4aA9-395>YIuUDtmS&$bp_@lF|N2?nhjseJS0g!(J)QzC= zAkMK;qw&lOPw$Ti^CBuT;D2M9WU>oCof03tzJj2NnG#*CO`hS??xYcpSMpPhq(7HR zX@q(BM!CYl%wUtxk&3e0B|D+Ls4W7yXR{K6;>C%U_4>dxs4z_XME8Ndlke?+Z`gDw6^q0ex$ zZ|)gf*X6O(S6h7ZOE$OwvCf_oRt@h5Z`T@U8H@V}_XAHQRu1!IjB_(00o(=dkI~&V zzbSs3=W0mJHmfv}t8GHuZiyvi$yY|}%u z=e^Cm+7bvyA&JW zZ&B%=CtxdlTt(H)Kb%(j_o`dn%D5*^>Ul+Lj{@RW@!2uN}LIi>30|T zIeH8RvTMs^(?I_SYmKf7t?E5I9Ikpcy4y}l<<0q#+>~ErYzf*hUC>awZo`)( znOFCW_kzMq&VB2bTh&DO>hY+Gr`;F=qeq3_SCyN^ zT>Fs|`^p87ie8({XdN9?MkrfKx2e%+x!4IN1%qqhRnX05;FDqW$ibpG1)j6bMXGA46ReB9;=B_GfTEc;HJ^tmy zf`jdbkBpjijM#yevE>Cv0RNdTuRN^8*X?A94f}eML)IKYGWsa9(j%`LU_D@5pU+|f z&&3~EFc!>jzglc=LH_}5s_!gFfJ55@p5=$Bk!0FSEp)*2OnCA*RL;U6U#PX6DygE{ z(vg>X(KctA2aHZEW0Wk|DZ@TU^^+5Zgio;@J5EuSB%1qpJ;{yaPJSa#nk|*Q=uFQ1 zIt?!jvUddJt3a0a$clhvv33RzISHBpp<|?a#I-N}#_6jy1F%t!1S$5QoP()sx=gju z`l(&EPL1{1z!Iuwehir1f#AYNv){)nfP&P=>xsjIIzbkf=GL5Ze<-9^NN#_U=1oos zCJ+l>#bl`!3~znwACoNb{0uqG+U8U;Z5OHHJF2nYQZRc~GY4y-8viqqT5>7+48Z`Z zlF^DK`7LI+DtZ7zY-OF*K=i zLI*msh%Uq%&ai&E_?^rC(v`m@E5#@GiL0dL{HY{5qBkONGp>zIJs0F0w!aPXQrAbW zw(Ko(m3HY0*Jtl3GEKb+Kj9Cp@RB z8=Hn%a{g)2*l#P+AF=lJ2MjJ?8Izb)VzkcMKD8A;8OqEXGjJBb8dA~HspuYuP57jt zewye1+wc78CD_`8Ws_4M}-k!j{cUeoo)sm+^g17?_`D?Qivxwj^(oLuZ(b6 z!myR?`ugj#$%LPdps&5fGvsD~$O=->C+>#)Y>x(zg%MYjhP!2@CwI;diV&93Tx*)6 zM(y88Sd|%*D@h0B%FtN`UZ+XmE0&WJ)E zRJ@xW&7SA+Hx|wYCU6qN_4Q`W&>bw{;e`|RkzzN@=K;r5??Ua}z43MV*o|^?7uL^b z<2&L5kz(kdM6!V!{T2@Cu0V)eR5Qjs-}TFGQwl)4Sj|{sDD#isK2*{YR$~l} z)MP(!z+ElBby7uToFS`MO)re?Sw|q8`xr+bK_BfToz$X05$|R3xTiQQ7k!9zQCST) z=J2&-RfrS2cVR>NjUo^pZ&}HERnJzlL`2mjiaqL}Lw&A8%o~XjYF2F@OAFB16RR4< z+t3rQ^FpbJux-3?gZ87P`s#~VgVue{MKQQCwr7M=)RH@!)ue)v@v0-1 zvqGwy1~Y4}YMjJG4-Tx0!|FiXl&lGC+2gN^udkfsDjcb{qHpJAe2-I|ipCe`0)f)7 zs^8_|D|Oy=oEM4nWjDI-Y-!HFKf0_T2PCq;sLGVjktdW9u=CO~jYa|Tu9xF=&x{W# z`FItBG+(lWV+gJ9T!R=|l~;!5oal^DBfb+$ygJTGKasht)+MHfzn%y6)^$kl^&&li zmXF&r^+Myc>EnnKC$1dEecTXz&OYuS;I$?4B;G9bh-e9sc=I>x?}Yq`HS9C=^Qt3MAO` zk?!kW^qd6E)8mJ&bHLpldGgyA8)$jH1@hdpjhTU4sP`q_p%sL`Szq|+R*UU>TGNgk zw;OHiq=pbt-~i=D$@vtDW(<}x;e{^!pFW2Xl?&0P%QDFu33JhU{+MS|=1JQotj5ck zGmiH6A9aUvRV8>6^5ip&sYJQ|J_9E>GFKME`m)o>?4!Y`OiKzkl1YgyJtUI!R_^TF z5Nk&7pcYDmZ!cEO@yA*cx;`O=1b-dUo?qo%3C#$!!Jwa>FDEe!_<}l&A`>KQRkP>y z@XUr+9v3PJQ-1!PtrI~-h&y?wQuCn&b^i#r9r^QxARV)rD$St;b0I5rpGiiOaD+W! zOM@BAFYs+6ZZU`IpoDl7Hs88M=9-Rbt`Jg&3AzUY&Oze6>vQXeV+m5YeKG|H-xVrT zwZeN;D}$ikjEXO^3vM=%v2gQ%Y@OH`Gfd#+&QE5G8#6Vp7C?@Qbtb}Vd`{|bwsTAU zlvgG#+hzR-H|kIWM2ILXPPMb@B9?unDW4@8%y%;Pu1}wAJ$v1pLB%`4^cs`O7UQ2buVg z@H=HY;6M>5%KS%JwjfDCwM~N+ctXRL?$+b>cq=x%r z{C33Imf zpoJLaI(e0)=tRg}vdZ0N8!*HLQvoZW$EYH*M@La`-pMd#n(FIS6qWm!J;zPVX6~$N zF^=bH?R`dw)dhb#4`{V%4%`hM)HxUx@2vUx@X1g>>H=eC?<#LqJeR=(WBT*0h;`pd zsKX+538z#;n|+|{v!;S$r(M;U zRQ=}PByA8Y<~Qt=o~T`0PBS7#w6;~natT(!K8?iZS|1}&Arks~{~-S^+s@c0kUhlb!CZAO4;lP@zyMmm8Wn0nw8hI+>XLbTm9{xQO0$8!-YqD3;^A3Tfqh_fCwwaWfEsu6s{8(eV!laB;J9+m8Qr_H~Q6kE+^p}k|;mlMq3rcP|b%V3zRWy4c8z( zE*aF|(I~~)*e2uPqX_k31b zdH#0f#Vg;5wGI0mBQcBs58vJJuULp$pyWYa(3ji0`v&`;vdFaEk*n-059$~N0O(f% z05Jb|S!C*AYW%;dB7H*}*Z=glTg1JRumA9$x(M&ad87Hd;ZvRAvvxf*Nz2af@%PbF zBH32Ebdv6-o3{InPvj)Wy2)75VbOLM{}%`mWg;r+gzU53i(MOQ6e%*e003NIR?#E- z?^$F>*2BOx)4}74T&g^|A`{%Nh?A?E>sLjS&geAfoPKHmsy#`>A)ll_mc#4Hbie#3 z=Zq(p<_F&b$Ej|&*6rjSkHkLB%fY6{%8?_%G4(LNbJjxcT?8SmW_q1y;&GQ96rbz| z5z@^^7V}@vvHtYBpojrGa`478@IUEH$H5t!cSQ2@+oznFWG{|6wT9mcyNLHJMw0|3 zIr8x+0n%?YlkrQL4EvB-PdXs)3zl4xVmm=BgWhb3coXJ<=m9-UWfhv5lh zOe;U`2L2{InBZ(z3dr@%<5s;-Yx91O@cUNIHew=NZaAzEL^$8EASUUOxg|L>fj1zakOP(jI{R3FQnjn z&Kr%hPTuSV=q1tnS%^J0|y2UE2?~UvCU<2XZ$E3#ibVO`H$FX6uPZVLKlAC`M;lSXJ zvU;rxn12#rtQO;)bz+1-VuuM@1O+YbhNMSx4{X1(^+*VS2#^Uf1>aS6gEBg*u|c}M zQrzovvj{+U8|nqACCL;1eL^Ow={FIxh&d#@PC* zjVP=H-u86E(fLy)h_V0q@002tGjI}_yzNZ%=T=AyRB+v~NK_(zUCBU6v^em_O$LEp zdj8StkHVs`mXmTHVD$cs8%Uv+uSq~D+45sho>|6@#6PvmB#H&bBlW3r?w8SU;6?+y z)Zqrd+%KStx{X3pKVR#Boj8RY6xN;>1f1(Z;gBp^a)&@efhjS8LtH=7uHu8KS~y5( zCfz165werG%soyCxsA=Ran9dT#>etwsBH*7aHyevbkyRwu9YPAlaU=5GcJ6ku$2?@ z5%p;N&nTb?M!-&@86M{BLBk8h7^KBafS>L*-+1`&8H^lMfN+oW zOyAX1OgMkIF431h`k$C8O`s!=YFS0V+iS>oz~hlz?uEzn_`e^29)4U-d7IS39G_pg z@ATaKun$(UWC$#D+7JENe1Q_}$%MxzC}jkRmq#N3%_o@@|4X);L?runv9lIBtr?UD zL~LVQnESe;hrH#w*rEkt2;4R26>@W|Ur&0BdrM0uaMn9932x z)U?8$U}cHq2Mg4Y7G#SqNTgM`9MaOUk{C@Uwhdh7=jyTihmZ z*mR5uVnpZCJYwuonsxXhO%}tj7$s<_kWc5}7X;6*Jao5iQ%KlxB8xV}hiFqCcHdCe z2}GWtUGy(Bw%=nh2>iqmH^bz>;RdpxF0jE03IQ_#RQ6sCok`|%Ts*8;3g`s`m>*aI zfXfh|2bSQED2`VQ&<#U-1iC0o1f_5&0YSg!bnt}DMUwePmZqL)Ul&q*gI*y!J2NMfJc%9C_`6?{BLj404JS)l%!5@dWXJD1; zSIxPzhJ4jmepc2Uxoq`Y^0u}shQ0=Djm*$PzvLyVgK~w4K+Rg=8?8ck$4jzz%G8Kh14f#Q*!)=-8U7ZV6J7~WgLwo4xb_V=>9JQ7n%R@bd2B`M5>|X>R zk_)%^1Q1i~HX?N^8dRgXVgyZs=c=k>Q%V)pM_~C)8rpW5k-zc%O+vaXDr&KCDKCcx z(Am@`zj#xcHO;poo%bS5b;@laMD-(w!>hV=j`#-C5rmvx$Zb~QD%=Ry%eTT}7O#c1 zn{b_JU~w)J?!iGS$;C*iQjjxf<@(^lOp801;A?hL40$!T{&aTiwBV^jG^~WbiGm&f zGMm(6o_a?}XN-5SZWVrImAcee3_CqrJINXWE~^o!OU|rQovn#Uc{N8QI%Tr!hMcB` zoC`>khJ?Rc0;jxW$@?^{eiRW|l2)Z9W75rGxRu+guJ)nHfAT1fIYbExKRpc2c6uGB zh-q@E&R*F{yud|WyP5RVj{1R@cgYra*-LkjZoN0R5(eJ)M|NB}qznEX_S@yj`h`XR z23S7ur}?CyCe=YDifH+(YfEkc%H+))za``bxgYr9`g;)178xWJDBrT|kMxAzW-t;Bv8W{n zibE?8N(2F{wKmAI;1?tG5t52`@-J`R&Xt$H9ilHG7vNwbmKQqB6Uh=xe3oG%xFgc{ zR#M_@OTQ<|@6x;Z3*=~l?gu5>3nTQK9WE^(+n`=+GLJ)yj1dsHk@e^l6Y0-_GYHwV zgePRsN1GpkFHRK05SJ0kX!OD!sZDW4>%lW*1JUnTf+;QW05qL>2wXTYaeVDOICa6$ z`{C1*NEwVy&gkMwQ*wc1@!CqU{hiUXf7CIJgM`#|={uJQDW4&DFaNNxP&~m{{JcL} ztm=+#S50Y8k<4aatbgb63Ahct7#)aIRrMGchu*UI0c1J`A3E0_w4SRb5coKs2-oM0 z_7Jw__x3MdZzsL^ub+D)BEK%R4$^Pr{i)ea=#DG=Qsu_Y*SSM8U{qwr_AjZC2a#XC zD*Bw#^sINu)5J$@SzRD74y;{3MCvEX!8}Iw5cS_B;CVrKX{Qx>&nRTUQ-8LCw|~gK zY90qzlRdJfBM;;ZOZJHDQ0ST3CQn{plq+^lA9x+orGgq$mGhwijjyB+}vPkEHwg0j(*Er55RqN(Ep((=6zjx6aORA!ciEm)s(Mx_Nd{1h_gwOyfHT0S&RhY!z&jOY3u$7~)M}o|a6B9) ze6&vJ*oR3M&6Ld_@F|^HuI&6D-Q3DJ+V_lS(W4_D93%JRXEom5-)8*!dUba-g(u$x z0L0@xEBZv5pSpSC!ahZd!Xyo)?Xm@yWDd0ivdYPmWkMRwnO44H=<jdri^| zYsL5kj;>~o8i?u8BPTk6E2k7JbvG;9at*H#TJ`;PC|mv_eJS(CWsn#H&?e5uAQQQi z-%7&zJ?Fn+9n-Rvlk^qg%*Ek;Ho=gjGOSwsqKnv;V#=s@mSCo0O8qVr-y7#z%PO9*#pM`r6bO=S?J2vSGl1%B~FMQf&2AN`=E=V(}}#z%Pmmw=|#eQ1{$$ObYl~EO%+ub>TezYT zRis5Us?y3y5RtQlRdZDNH?=suGe`(A@n&d|Jpv5DJn&I;PVn^dS7;E49ngKEsimzV zssiyZgrMy(Oj+KI8jF$MnYf!UJ@rc}n|%1eJ*(D<8jBe&DC0NTAVaouA%i_)h_nGH#AGJ53KWW5rb*{84#Y!I`)?AwSk)pT ziMJn|Jn{y9B#aOp0 z#cMd=X=$&JT|{wg5^PvUh0S-fH=UdR(<(gAL4h&o42>>vV8bsVyY}RpQuqCYlna%g z_w_cm%e*oU_J5HHT2KTg&zeFutYbD(+d^F17#zK>&hRxKNlFlWK~q`z1aQ=LiKeeG zd7%65Z_iRAlgF7KMYPKzTPtd&&SF<*!;IL2vBs4Gd}Em`4)nc)hMBhD?~TQlIjo%=b(SazUEcw z<>m>SC+S#lYbpYZhJ>`90K5A3TGM;D9-mHJjx+~4Ya}FvypEE}mjm+#aD%+v%o{*# zMK}FWlBJ8b6akoiU8t(a)ZF+6A!0#W3;KRFl-u!>Rb|jd16OBjT`Fc4CpdTN@T1{P zanT{FWE?b+Ln6dca%7r?gcf{04m!Q{5*SxnI5PF(q+E0H`aJ!DFn>1=sACM@8QyMOT?6s!=d!soBJ)=77vs}wPOveZEVq(?5#)b5-Q${lC1u-ZEsm&Slof;RukqLO=B zlshy|!7XCh*v&vMg;WqVvaW%PCJ-s_G!$-RKbb}Y_7TyaSV7s9|HxTl-jXLJkkKtY z^_q_zW~R~P?{-jm?{kHs3v11iMfSD*`AIibo!ivDT@>}#bBkCqUkM$*LV`QN;?X zpAT82=?H@5e+rOoOflldD~MO>k(qXBeK91@VpHKtu6;8UMa zLg}8Uc{(v)_nm}pLFc(B6SRm>gYOlLe<@N#9+W9DW?x537Bg!Nx@Okkgb_3P+V-DO ze(?Fe-=#<;XJ!UeU9u-dJkxSe&r!nRC~_@>b$uHH|LFMa2$pQIBeK*jZEQ5@Xeirm z>mIS*mD;ts%fo{8E8dRFU)lT2)H(R%^uM)Cotq{zg zY1r0$I+djqAGLy}bpHKTmej4a&QDag#SqVm1$yas?p&y&*Rw8jRcUjp{^IiE>S)Ky z^o<}5DKFDg*?^xCHpA$T)$LH_Gzgl7w9m#4n=y2tw)-A!t|fSm^&Rzqg&F4N*NglJ zoVueP>DMSi4Jh5Y!rlW`O{8Q>t)ab~)!aD1veHIaSjxD*6f|RBE{I2$0|9|2lxL|oM<^4uY(0|kZ z;4lCH{{I~p8CkmM+uEC0ntA>wH40@-mn{E>|4xmvRb`#m8UD?<^cXD&2WABK5nmCr z@UkpeW}ZDFw|WP6VUvp8k2+C&cgr_}aQ2NA<=~-Tt!%uwiPEKsrQ=JQ<%Fn?Jz46k zvrM~^C2>UZ>BorXc#EmpuJ(eL3@5foHm~!r`CYTn1*70L+wAW%avzu4x~V&O?(@x+ zHwtOaVAj{qUx$C!S5Pv=rp*uIW{+b8q^VdKhZz!~SQ?o~mVH)BQWY4}%V%lWhNdY? zJ*jERCe7Ipl1HO-$m#g%ld6F#UEcP$ut-+Iu?ZF5lpAs+6&o9oIzR7oy}XlHTI!?E zrT8|48$)~)GfMCSp>ji;T3JL&oNs)8mWbEn{GBT?{zQhx4#2I;)1r{6PsPkhF=S#R z?>b*$0B>PZ2Gx^2nT~Det6uI~Aj;AE%jd1LFnU6&6J!zsiiKseQX0||R^Is2Vu}-0 zF%$bMWRKhhz(0KTXB^_5H37%fMR0?a8db92lu|Vm5Aj63Ju8-bVK3gdEgvcA`CWj} zcejD7#4usGSSOa2O`vuDHx1aIfuL|yk0kr!#f*<5p?}Axul%U{ zJll8oY17u%$DFnHB-SA3c66V~t&KroNrTG4eC~n;I6e;@K9(Kw1@+1%tC#?{Bk$L= zFY*cB%ZXn#3M4gr5V>KIhS3Cuy*#`lb9A6G(NYl$8LDyPrs6oY;t}Sd8$m$zs>H0W zvv|)z-qfkyMvMw}ag)q)Q^2X0b#2&fe1%^`Udt~GJcX8sUjUI82(C{#2(fnovOFgx zz6XIFUEpqv*-`oRA#2t*x0H7}LCcLcuDI)lAe7yJPyO-XT`dRF(x21H=nW)nc+S0| z4yT%UG-MQ_gUX(Z4)yl#%=dZXz;BsFP=aXskv}M9YG;iDMXnayPx8JR`igsY*YXqG zb#mMNI8TNM7s?%ra&#{>-wP~o-~Ye;8PqB}u1vhn`F|Ur07@hP0Qmo4l#`*IvBiJb zB#hZ9If32zA2t=MZP;yaAp16V8$DC9#d{od<(Ia=xg_y5o?-^#=f#23Dl*|}Ehefc zefyf1;+jf3)mD%TGLy_?a5^hGnYVHVp$khhFPj?q$?u5tyYvfs;li42&-J^wBoQXj4#;jW~`Vi;ZF%W({8A%;9ZnjAwjTI3u{lnIHTH2+ zbNTuCc|73e-Ec0rE;+)W1T%1ps3e%nVOF*eY>1f%kXKyi4Po&+7b=j3+IoSs&X4Lg zK3May$3x;uI7`5|i!k=6dPyKT>!iw^7`#}h@|-%WT8WTPI$65eT0_a9y9cML%0DHs z+wXEY)x-fArkp*i1uwJ^t8EK9&zy<=srmZYc@^ ztX5OMt;gcbit1)^I%I?{W`YYDa&z@|O{L-Ka0dpZ59tgQ7f8#=i?oK!F*huB4y@TAQ=^bZTlBOEnl`FM6JW%O{*oEEh~FNe-xxu7f1Clc06PUR zT-I*o4Yc|`yxs-*!XYvT5P-+-0@Ue0B=UyODk%<`l`>>jFzEf^HHaw+U+qqXvw2R1 zVyGH6C8g_gc75H&JHvp5Re?N^45!%U0zJf{Ehn*g@tacQsOSdKoN1nr8p3!+hIk{G zzbvn7<@-K6GkV`Wxx{mu2?<8N$qJFK(03GKdHWxgtZ|3o0)7vA`f}JY=|6q$m%@=$ zCf9yKEg`dsg9E)-mu4rUkMFfee&R==VJYdJQ7lQFVU5dkRQ!QE5jx6?rdvu?-*dTR zm9lYE5IL@3k7^fXbtAEU;n=^xsqmcOQ8Nt!6{$NTS&j(cBwOgGO2_>ACQ5&pl}NBH zk%cC{&G-COpx}mlWJ_2qp)7c%(MW`rAjO04HUjzM=}3c+g0O5ZY?&FYjRB7wRVeWq z{iO}s%+Qw2UU4=O$MZDnybd*Vn=)gLbYwXeY)V=zzNq3GEPIxZZOukcJugYB%|k?a zWDuB57hFsj)sCt?XMiO7Hy!2h*mGf>NiP2PM=>!YViktEJviOLJhl#Fdei&Rg|^&K zum^FKZ5wmzbY3&jP~E9Cj#FT#LQ@Vg&!%V9T=IqD)pGk0vpUn6E!rn<;l|J7LRG$P zKX%o)fbT~cOH&=PD2E!Da3z#*D@U(Zl6KWfpEg6EyRb#^D?A4CGaX+kh|E*VJL&q&z;lc2xi+yNI zEyBP+o}r1!XmU&ZkC>Y6?wRkM{YB#lVPbQSc= zh0n{7k1QPd<9`DF#}zna*l~dm&2(V=a|NKV0080teTNwv>zmman(G@I+8F=mCR2Xs zkc|9?|MmqjY8!F~49LEA-A03ORp48}nQEr*D#U~3Q5xgkCYzSldtAC3l#Tj52bQj%1;3V6SWqmfREN%o7CX^m{qU`FzWX0~K^Q=}}B!wR$m~z`_ zpQ#&dOAZ4p+J&O{_S>mYglidFwzDpm4CCr@ycG=u@oC$smVJ7ZtoKF=s3`XfsI`9x^Xmni#oI&+ zXWmv2A?f0B2-}ME^9@+4mGPab-!-pzHlHPQ7JIMa26b5+&LuWY!O{pKI;?hYB{p5b z$m0gL4x1+F(K(Uf^7i|%<%GQC0_H?%t(Zd>Ze0NJ799LxVP{%(ptUJnsknWnpwvOLY^e09aEAhuvF zjwP+luMAfTs5crm6&VnBn;l%kp%w@hc^WKe=z@;fF)rrYlD78|hYKC^`>-zzJUnyy zncM3z66tpa`uDjRs*S;B^ipkd7q)bmyvdBJu2;?{++{yrPYPJypzs=LiR8FEDQoXBTM5pdIJ*Z+~eXr6ty68IvaPW2hwxwkV&G!6NNSesre-?E~}`mziNR^9k@N5=ww#g2XDL z69%ejbA9%00loyGybyuxyI7tsN+dIU7GO4`hLh8QKNlD#?D}a3cZTd)hg>Mrj+AVuw~znw@SD!d zok5(N6$b8cpF$mOIzgg|V7AV=(b~|24dC-mLM8Ug1RUOQu1i?z0jpTY5FXc&eq$4AuM=Bk5G=VSOmEYS^1u zaPi_F@c88sY<44iw`G;-#`sk#=l6*-RPCQY--1f{fzYjH2wd1Dx=rGKy?&v1t<9o8 z*f|5kcp_fBURV_yD`-_Pmsykfo;#7btq2|P2lJos|DK^7KVTLy<)(4(hx>#B3jhG) z|Gg3Xgfu!h|7(Iq{SPeLtRZcW&5pn)-5bcM31mWUm4tWJ5nx>^07wjb0mMsJrYl7> zsB0%tqx$(i89zbV9;YFxfFI4unRU#LABN^#SjL4ojnSFIp0QR-Z5t^wiaXQz_?FtL zt`ct1XeCu*03Ey;YmtIe%*Da^(NR%eK*}s*`e=ymvdZgRk&dT1V_FPbEz`tqp0ax+ zvg!w8JC6&zVj|l{)~sU2n0vTaMNRSCmG zNrqxNL&L5_>-(0Da;JeQ`In~CS%uP5YI^Mvj7C@ka~P(%_^09tz_O?z22za zH}$0Du89I=fopkd?EBW<&CBomW%u;diI)cwQ+YU-|GCJByQbbrn@+=oS@RjtHht__ zb81nog2`A_QGyzmyv3wgh1^9fyc}vN=5L{hFT_}C458tcc9pJ<;H>nUE4{^~Y2*^` zpVg`)N|M(|nLkcLQUFF|ca-T$Xx?6DASI?8)Pc!K=@s28k~8y?y`ttmzjGghbCX6b zo2^}ApX4gY_d98xyy4aXwFm0~XZy1%yy1P4GsPGSq6wV1g^--f7+z#R{aah2G-*S2 zmf)($I2@EhWI~3EX~u&lgOf*@2gU*T;xj5DpBS|Tg3pItXeYppJ$>s%vZp@2eAcXR> zFb`g&SDvfQ;(EL!(XegCKX#I~j3wol%<0w`BV%pYt)V@4^xm`iqlwNpJcHPj0D0*1 zD*u7TXL*bEI#|HXpIw%Z6H!~Xq|VB5p>(uv4ztF9VaLO;8`a0p{qmR;U>=O4nw$Q;FM^!j-(lzr z5E;APzwE^WO!mHM8g!ZrMiI96WZ3DJGS}BLsa3hkm>+fki!n3)) z$g}yF;2;(vINT898XO=a=tO8JFe=Zfu*vPOIMh29EzgtPUw{ z5y?lKnxkC!+S)}}Z4acEU?wuHP-gfq1_K)}kv z$L_w*`shLPecxHN&RsYzNzVib%l@e9GZ3Ig>F>0`1npX0=*-iL-QPZOadSGE+zyrw zOlIJtk=4Zh&F3aN>hlytW`VGv9J;S-1`841PEQpR3oE(DN)Mv^AG) zatqizkM#G^YcT#8qzu?e`qW>TI_<09p9%ipKm%rqz2)5Bl1IO}%d@Byt@<XfL3F$yXxFvv*u5H`&j}HC$EmXvke*`1!N6%&eYx&CENZL7C&oxfffW=C(d(5>D7guPGC?ej#75(s8!NADS2el|>< z1t)RJjt6{JH%;J8raccks`X$v?2E&2Ld#Ue0@F1BMYI|rhVWaq?kI1<pwX{FjV)zaHW;Lx0z*-8p8e!-4>`_q zT^!Q}ipg3ddLuh|K|7iYC7Y7~OYTE4;E<;~+o1LilKqK<1Pi^}eM$D(7eKR{4hSjn zzpU9xCsWx4rs*(3Tt0{JuHQSM(rOM2FtP&fC_*}`p>+|> zlrhfJ(oa^Wx_BOkHS~H8Ruw%#?*1*Hc#Ek3TyZkt>VG4?%{$-)i+I>mR_fEgKv_R! zvYb73^>6*OYmfE+Lux`!ui$^#GXx} z_i8aXyhrk|9gI1qW!(?t6m$0(X_}%_I4r|&roXpXx)`MTZaRU>0ktkoiWO;kd(nQr z)a%>TW#fcUvhcU>(rQKB@?w~3;mutIHzxkD+~TE3{cb;68ijGcTZ=|*9+Y0H+@UOE zDAE9u6zTvi&O|)_Mf0J_C#Z$xNh1%fUuREKtQ#Wz4P(>v_sTr+bG2xlUH~P1RY?)> z*xa1WG>Sdy{rm~HMb+-fCKF#jR-)hlqvwwwq&aB71DVrboy{{}_^1s~-J?CWV-CPf zSR6TmI+N$qi1*TkHM&WUUUYp#jV_zrqod-w4*R`Cy*l z&5NjGz%jd|7AtQb=e{_6mxTCUpi<*dJdvF6G7!=rvy9*~aeYnU8neRZY$+h*57s9L zR!`Ug!yJfOCV@(wewHkU5~EaP;FyJ%mdZ!t9@e&LaK~rg7YZ5$f&y42t6`aH$cn+{ zL2lc<@-!lc42%!1fh8xxPzm>VDOiWjh25-D`LGjM{V(90gCT^H11Dld`1->6zUD}$ z4M{z4*jg3KOUOZ3Yk7%_eykWS&ES&mSTb+xGGE2Y95B>S_e)!*pRGGiuaqC?|3-Kr zKmMXn(^VqZFaQ7nS^u82wx+iFKa@W%PWCqc0(V$MeUipM`Ja>aQrFskLk#Vc<`arY zGY`oMtZN{w%%lvDn4}`mxYV*o zeC@`GbEx!;-sV){t1U*@+{M+sENW2d5WM?t&09CF-Ja@)!DeV{cgwn*h0qtDmLaJTvdeEOKBVG8aP z0PQ&^Hhnr`VWCZXx5`Y}whNdqerU16)0ek(665yIj)>OKrK$4}>;ZenE zZA;Nn3-$X&yJEN|e*>d0ndu*$FWu#7LA_!v9Ym94tMJIYF+3U7cXw;oy5;tp>fZAV zEQz5O*BE=N^iR!m;B1@BZroekTB4FKT@}uT?={zd8v8*tX{}&4>%tmbU5( z37KG_K*mFnB_w_Eok9a%`08@^qy<>BKhnbYy(>T3J}5s-`B`m$6xb8j+aC)Z!ySd4 z3+YlADxv?%7GQl0%tKpV4Z-2B+k^BK#zWXzJ2{XR>4KjQcKzSd?*2D+01jme7Y?~B@5f%cb6qjo)L?&-$| z`|;3}H5Fhko?O1G(|`-Ew1&OQ)`zH%gs&R-<S zRm=>~xbp$xz*MH>CRP5UFqGV++SrHA^`-&WUFtNNBlRZ<_<)GzP~%uM(~#*2quDp9NkQ#geTRQSh~((R{W9T%r$sW{wPZ}+K&HbD8LmZ;IHHH zSUscGX7TMVPmjz%g$z9-_9yY}o(Z=54R=q+&+R|*w+)sWE7O$pnW4?66z43@rKzI( z7bpWsS<91LkHO%OZ~+@8DrA?M!o4u2pJN zUTkm|kx1pTh@-?gAw83XG2~0z=!@kUUxBCoG$d}9YQ2-nKuitR*XXPH4Grl#crqx? zgL_a(Z+<2^DPy$t(3AZrXs3H7DaMjZaOo+}8CGiN>xZDtK!qS>gQId}G!>TCs2%Un znZ&f%Cr_DEDzm@T3reTN!w1+RBq%C-^>l;U@s8RYdppw;Z zX4pV;fTb-QGxjxOTc_>dZ%B41M>aTfx*D~Ss1y>^*5bMXjYW2|6%Fp|RJOI*p}#Io z$s0O)?W!8>h2&Vp^`?XcctH+`^LhgEAf&P(gcu=Ag(<*=+7Y0PatO{K_j2Aysj}0O zKPiuu7|W|4dVBSCFtfv5{X~J7E!r?xbfTN%jBNn+0Wi?}egTw#8+ZdO@WuUtRxd7xL_KNzi z`oC|L9;829tF;x5bo8#}S zf&Y2}%=zD%$9#Rx_&e?JH=E$Uu7G)-0dw8~W_@1dmDxxsVVF zB_fbYh9{GVNFx!EK`JH%k4g$XkPrqYB8W zk%(v~YUx1b;q`MAP(vdA4yKS6Dk3FZPegE(4DTQj(L*YrheS*ZrjQXLAtS^}LP(Gd zA14tpLn>f~M9c`LkQFK-Bh*SlsFw_1ClRqjDqx31%nGKE6Cxoe%t-qGo&|tH-pHVQP()eCh5vs_*2`I2>YU>#UqVs#XT7rpLvgja{V})EqX*)rj0}3; zi?|pO{dk5b}zX*X=u0gln`yLcnfwea;8N(ca&DaDsfucwq$is{UaHC!qZP0eU_} zwT7XHP`zRz#9<3V5Hez_M)n2Jr5F1#T)NXah8C0AXCJ zGdJtYhRpdkn?*lWvKlw(S7R1_TCs*bRYv?gv>vwT)nXQVUy2QA(wBW-`d`J=qA#oR z`;yFmz5RcG(F{ZSzJ&Kh=*wzdD;K0+&6J3HUl~!3N;9qs_h}_WEz11;v)!0pDNo~3 zy{gnKQ}L?`s}vV&mG?I(R4e}>Dbp%ei7CD_lxEHWc1S$#GjswFs#=uNB__Mt=GDN{5*{L=^}UFoGcjK!QrfcVxy5wW0MJI%N=d{shyLFY@ z7(J$8wHmc0ht{Q9W~OFa7bLSt)&ptlbMa8;>W(k(?K4y1TI#Fkkk?~W3g_D|R?e8F zwno_s@yYAb?J~8I`7+?2-A1$9_}CBj zp0mB@dDr)^#NeMnMzj1l*bm^mC)=*G jK{+bOV*50vsqm6_UbnR=_}C~*X)JJ% zJVZm67m~yUQWW@!PIkD_l8k;kQ>f=#HVUo!=4Bz+FuoU_-8>z3zZOB+|{DA%~G~LMBbFHkAtb+bX`L*c(Hr)IOP4-S6 z`nHC4KcwKcrgkp>5}gYBx+LlT{M*N)Swq(T$H#;BM=##G>c79fHH4Qa8?ZGT1ty_Q z3|V(6X+X11Mx+cR%0AzF9lr=Jn(+JV;*2CIj(K2rKQjUOZIY25ku+E*Y$U6!)q`%2 zLekv@nKsq$gKtFANTy*wz#$DNK1Y&@xR%myj^mYWhG7Jp2qLZ_Ro7a0DuRi)-Pk*+ zLC1hBx;>sjP&5MWApVYt%OKSK03ay*h(fwuAcgr0fOIiLo?v<&i_3#LyeQDg(; z+6g2s!ya%Bz5$Ukx9WPi^1YM3^2Dv#_sykU#PMxhBoa-TLD56)cXGr71s9(Yjl_(4FrAh+{&Y%Q=sZKUn5Ne6h@z8lMu`uZ+{XwM!|u8-&vmxY!3j)sb>G zxZ^b-K_E;Xx%dv4&qdhcspgKUJVamg^_;Jz@DEMuN|lZ&bX^7fH9#$FyzcG(di`E> z2y*G9;D&7S6DOP5L+wDi5is3YC@tJDw2$L`H|ZDp`5_&ywEp{#8D z6+-CTu~?=$caMlCkipantnty%gLax7|A{{kf=2QOrZYPtf?0?3>ACJs+t&whv*&o> z`NNiCJ0cK)UNXO8>tdB&PlEJrp~vPJGygFBLIXkZADHGCi;I8?ZOC!}v=TO5Jlg9> zK5x>^k1l1pf`oWiQHv6|rh_;^bIbsiCPKOn&jA;9lA02PZ4*SFh%#e1xj&l0W|1_+ zb91=|)TNFt3&e!*B3M%Tc&WzQ!Exfc!kTQx=3n=LUfY+Re^5<%5ZC7n| zx?MXROT2YHm6js9EbnB8D*jr&!Z`h29$xS6-k)F<4Uh)Hf)cM~AAovH=; z{!2~q9heNHEy`sG1XxbWOtH0H$*~uL6l1f82nM64$9pSpv!-A;2t(#Z;wr?)zN+mX zLK|Kl<_`W1Syn#gHy-f8aF7l*Y=xLgH(A_qTw!dQ-i4;hJW>C9J{ zA_t4cw}kq(oB-VDmg_bOW6|Rcj{@Z^Vy^AKL|j94Cru#(XqiSDHaMn(NdKs9B;;+N zdRH+_XR5+t`&${H^u>)~=NCgtZ_X6vy2J2HykK!5v7{TWj}xkR!c4Zeg&LgFOo~%Y z4jIO9V1q^fam7|7-Y_rUFfYp_KGDdal|z`AqL-M0HnutX+awl565JNFjN>NP7h+9) z(&mRH3&VLT3|!;#vC5YIvZ1F*+hSp|4}7TH!q%(%tA%xcJ&m45ew*8326g!q9`qBu z;#Hrr>J9SWKUDZ1(rFqAkQ3*h6Bmkq@;^zZ9SofeZB1QFo&Gn{>6jnV>4X0uo!+OC zkeQZ~kyoXVpplxCrIn#-Nm8PMj zm6}wnYfxoiX%tgK+riv9+dn!K zmaew*CR>B=(+3m@Jb4C{W_|KRNl{}bspik5(bY-Rsn02)fFpIB!kkXTk>1qzn{7jc zWsz_=;P6_8r^|eqwE)BgYBlK!$Hw>4=l`Wj!_xV4q*w<#If zPo-0Xt~nINA@Lg}a#UH#AizmRY|!!2cL@VQB6S+>EZszI{F z=B~uF(mMt9HIZ4dQB{-G#`=zmme01a!fussB6ZTihrvVD6y5{YcKcYAjd}$jp!e3@ zz?dl=?}qKD1n}>{`O3x7-AlvYFu!ab=MN^zRU+-=u1v`cGuP}T1vgiZ>5PLKh3|<( zj~;J>XVrFtm6hK5cOnmiILWDuMA~r=-)$$dqzB|{ft~}E{P}j-6kA^V){RO^X%1o7 zYyS9sQB%<1C^RaZ>0?xZZPSS=sf>nobJV`8<>zNj)yAUn)dm}lOx7yBT7#;F_LBw7 zYcA^RwYf0&l>%$HiHHK7J4Lyu#QXFX%Y^!aocr;diY`EkYw7#6`V9G+^7>JHJVS?b z*SS6whtSH$$kvG?$t3Ul7@Lc?6I%MJOsi}*k9HK|Bvn;S+D0ecMwapyfpA9YBqCjO z$UKDO%8IU_-6J7|+Qy8t!IAr<`)m7G{R>KaJj1T2f@M_gA>&JCO37>;9DIEuGFe&H zxaXk`Uld{k5~b)FWu+-=$%ALRqU6bB%Z?-E1)f98mZ==P#$q#>WQho`16L8`!-_HV z*WN}Sug_s_fk$i zjEoY!O>ScS^99$W6Qo7U94}}H|8hc-myCJ+WGhKK@xatU$wF#{V8G-?(q z7Bhp|1gP*5mUXV$|7b=Bb=63QnzX=3a|G>zGTtt#SrV5tMp8aM(ls`3HZ{~?1w{y& zO_?U6xAY2ZQToNPPo?K<%l-{c%Fn>Sc)^U&km20BjTy6M{#QcNwwvF_&&kcxk%^nn z!|#6MT$hbL_qVswUkBztv~uklj*l8_4dBdcz@~|9qMprC=A^mAkK(JOEqX#fKA-0& z&uhE4w@YJ>tR>VHw2h@TSkb~Ftd=Tfm5WwWY(Yrz=FX52X5i_Ps#EOQ{#oXhDYP&C zlaVUSu^bwvOFo*kW}Ac4(&!8xpi=>lq~K3|8G4L08&%k4pW(4(tf_$8q> zF4$$QyfLc-p#~De92HsSJ@KSEV|?VYU?xDw^vRCH=u4c1Cc@J1f8l@a9dEWpYB3A? zXDCRfZ=4l12QMjotwVqxF93P&<)^p3IPh_Mdog$N`M5j&5`)~oh-e*M$>5{ne{KH7 zF1GBMvsGJb#?Q!cAlCTCa4CH&}2jyl{ts>Qi$;E2=g-MR#8`Hx`o; zH;qz=OKdzfz6FaXI@W%#B(7q z{*VICS*Zjq@$XIT%J2`XWyJe1mPZU5>OTx^xWIHoeaTKDHMVSk>XLyIzpF$jC(6_) ziwRM|mKv6ZSKHzxAC|})po(SYumN*LIx!)o+5?pYC^3r-0;I%^wK&eK|L7SJ$PlvH zx}~yP0h`gY>5tT{plBWE7e!@h2-RZC-(CSG^^%p9IVqj2YXZByAqA4kYL3 ziA=W}4-=L1l3*3Big^Gu4N|>3<}}?`xyd~rlFHP}bP1*wrp#YCW8LqI&TGp~nj-qOS#m2PQr=JTIl#8~;I9Sox$eX2SfDadH z3Q=e#GTjmrkMffDa>Cl%0Opzdt54JfVJdeJgypjpbY})osp>dqt`(6D9C*G~Wu- zGO%DA;{(mOu6##3WJa$hQ=l!$hKl=aB%$L~`4Dmm3r6qYm0u@Xw&jnUh+=)Pjc!dI|4o_={Tw}& zHMWz~a$72NZ>2VMS1inS_YtZN3f#SG6<>79)rBP>F)0K?g9%nHkQkDCVtRE>FYKMM zsT!V`8vgbHT^>X#mU`nA)M3iF}>}rL-9Mhb++~Q*Av0p&H zn&5HsL zRvEdU|8JZle4pBCYvLe2s@uuI9yp94on zYf0=tXZi;z6&U78Yn0#=QDw;)Ws&m$*;DV}9;~d|fddNDdnBY>@x4623BBld9Y~rd zVKAH_jsW;^iB$!D06z0);cDeCQ-L~V zT-DknetYl3`p)0*f2iHE2a$>JRqV8A_HAy8Gbs2k- zLDQbYYt$1Mi|ibhQV`93N)HBDElbBr;gHY#;+3?TXQXAmrzpj(EM*MWJvmiHEcE-6 z+O5FwmwxZjfL?_7?pZZk<%DaB+2bG^srCwcqrSY|-!C>(fuqi?>w`kiH+Z|J<>9TQH~QDTCjkT#}fSece4^?whQ5LSP7B( z;;l$Z63-oKX73zfJcxwBewFyS58B&jK5eq84k;*AaZG%@H92^~`h{#&DBLZoOmT^< zyOmx*^Zxz3-DO69!l8-ZMXPY;E&2En}n-OCFhJ0yQ-w7ZZ z__I@Bjvj1)qK@$-M83vATI6)&{;evzQR`OMlH0vn_VIWj2|BN-m#^TKo61(@fb-*% zU6R)R`h4j%H>m;-|eX0Hs)e_Y!Jk9P)$4sew zgJ?INK|0al&>v%8Czg+Sj9xE&Uwjjk2h5??P&n<;<~Tj6gQ8M&o;1;Dj|voL`g=^CUiTG~OSy=_R?Ef-d^7fg$Zxz--W77eCLm_JxEzrVfOncEei;n}SDGTP5%%)jbNoIEiqCGYrY1;)td;uShQ{lf#UDg~m~H@2AVW1r*d)tc~Oo zZEQO!c`TcXPR>f~o^T7caPl;=Y2mFSH_d~^1tMvxbd`FV$U8_if(yQ-4X{a{1(hP# z#TBAr{@+&&z?>}~R3++IPZ@{a=@ae7_YkkJ`Dh0-lk;F!&uwK}TCTHkN}i1ViOM^& zme2C{^!sfqtOJN(m=+hG%%___{CorMr=4AS&XjrKYEhJK&Q>qmYwF znV6bJA7G=V>^m6E3y#}==-*5s1@^XM!pgRH48C{T)&mP0A%n5Tu<(%VE>YUFz^AZF%p0w-5_Pgc|<#FajD=KS5o|J?scf~2KN}aTY^&FF4r4pJ@(ll{{7#5{avEk|;c1FeJ(>>^kBH)e zK$i^1Bx4k3(m!*tT5H9jfh_fiA-zxMRvz5_5r#dl+#9P)f9t&H^GwOC#X7g~!*17w zUioEZT6kj=g3E&quD{O~{=!PNCy}bb;93~&e~VsmP|u{ z*QsOBs=bCMumnW0iW-Vcda*!|m%M}oAvj!vewr`*+;fn7pN~i)wM=}t8z;@8aH>1q zNN-7pVrbjT`@?r=-+yC&%rU1q+oEgL2U6!NpLBZI)q?qu~1ou zEBU~Z5PvAS4#9%Jn480tiaFv|!8ZEd{HmON6NcnP=d?&Y4Nqk6vy+%dMP2+4+;5qL z97?hyJ6bl!n@@8v`^J=3DE#vWMs1V8;0{L!uU?(dcL$2Kj0%r>@H=BA<3qUNEwD_x5mq1UZI)Mqu~+7j)5;|GhTYwg?h6olo41D#@282mQ(2MP z?gudaywfe-xhFH{82LXVY(8!tw{!(7e_btVD1KB6)eh1xG`5+SpQGyHC0BJAA?pch z=Ny&oONmtAhuCQ~xTm>C4%ZQX=&i=^=l2wxm+v_%t%;>+P9xVFcov~XaE zuuLv^I3XkVOGo5GZIha$A;T60JEtuc7o&oNt_cfdTc}Yrt`Uj)&y>6|qy&SG3ji(L z10r6x&4PaRlL;7_LLDWa2`Prn3l`-H>}Ec;H~eP^T=wyXzkTifIN zWoD0J;sM@r&!KFv#7wWuJe=Y5U6Bayc1`n&nFG1kuz5s^xkLJ=DG6{L^0FtsNf=JX z-)%I6&=P!#Q5L(Ck;9Q0+m>jCj(!^(_|()L&m6CNbDH=QV@7RN(4KuYWS&jtFdGfg z-^+7y7ra{Z0D;Zt17Bw8wX;k9PV0lE{p-2<@p{12nkMke&8pv-eSSs2n|-}@754drs|R};5h{_?qyAL-u6!UOLC5!9?DO^a zr~Kfk_O#1NoW4xa0Sua7w}_L^uTlPc4+X~~F5r>1Bum^>t{xHfJ`i3<*vW!aZ@D`l zC!abeNcN_N8ISgwLm%^7>ASP7m?L~lI_q+Lwclkiz$>e|FU=+pg|vjeYUQ0P7j&Ir z-#n%leEJpV%c`#mq*0*K6OTwh-WA)=oWImh0yW3Zp`E+z4t52A3W>M3LAzqZ={^D6 z?H*-5EBa&ZFbcT!6jrYCd@z+|+KQ!>T&L@nc(=TK8$Y``w|ds>+*^|_xqp$4Bo^-m z*p6u!Z=DPPXaNnL#Lkm}h=9S)66bZi=WDL;Mchpb-tQrnG%_;+HpbxtGzZ;S$> zLWh3_Y&6%zr_RGGIf9xoAv=1ko6t-u-0WUsM)3O*1h<&kxX&O`(9uFa&LWfaFZo&v z42}iT;(7@SQ&?YIaT#L_bf+u_WB0_oN$aBQE@(x;1$c{T(K?4v3e!pePOM({)kR+S3^5!tg35S)H3&q@&uU~q=1jG#e4`H!MVR3sGc znN#n^VY)@{+3=uJ*@30_f0%!>#6cMzHFp3CTnJjm=$j{cw*KVeb-)i4F zQ$jK-FNf7T_gzL`gJ-}+79<%T``)l7f61lO=_P$pDjPCrtk=KdxT1Vhyp1Ps^$VEp z3dF{ZbJ$Av;ofcG2d+80V)LtCo!j$IT{zgXsJAZaY}xUtx9U68tj{@%4nv9X&#+}z zGV`d%M&L^ypJB{JWH_G}^G1t5)v|6Q^sAxb=^~=9GUOJX-s?IshWS`z)2oGar2+*6 zA0%}kDo0tk>rC$=H7Ev zy}c_qG_V-3nQAowh!;N6Oe&U5eFY|H$S&{Updfy>%tX_ilDZ03<-S0fHJYiu+7V!9 zdOXnL^HBzg3hw+YaC-Kyu^Ug36lf@%gm8Z#U?NDuUSf(RNM9Xy!*lypc;3+o zb|OMhBllN+2<1&1G@Wcr%1@{mFWeV(?tYxTfGxqN)GrMCSFp>@!{bSBeXV#$?L5Ys zb_L&5mBL@-Sy@cNKx=|K$YQnhVwn=+kX4?+<(|u z#y+p8ujp>$2>gX$@Tu;Z20`J*R{MxBZn;DspLPJU%zT{+95|~BOrFsc;<&5lZl`+@YcqCS^yx5ux&s^qdO;B(z(%jtIcx+bb^kD8 zB`^?%WgSfjJ`LC+g%)LSgds(p2T8oKoPwIztY74ViGx$l-943U&P0tq0%e+J53_=% zdOG*0T16Kv$4f-jcTOP%+j>gD0;!{6_SJt(R?Uk3eZj zcK4k@7nuvv;3AMrkoEY1?ws%MOxBA_H%wxBR}oc5A6gbVq#v1nj;>|yj76ks0l-Z7 z;V={r@F*-0Ah>ow=ovId0f;Pt68Hn}OdJAz--sen0IUtcH%~mcXDuR(1AoT|K{O|| z_Vo77%*a5L*<0aYx(lRF18XB)nk2%zZVcxnEw~~?!vaSqaHZx{Y{I6)Vy>z&44>{V z5V&xBQ^#A=Q`K89K5q7Iw#Ht^hG1O}2w zOnh#xDG*nZvT|*1rper1F6=I4Mg0*-Z^Kse9sz*~xcmXAEZ#2?f4NEUbdu!gB2`Nl zxJoq9K|T)}B*Ix|YKOkO?4UZS1_XV3{0t<{;<(fgE|qU-`(-@Q0(`$|9O zK(DgPAuq@N;m>eR2*o^AT`T5V6`oU6I6j7SsgUMv<5mM=qslcyu(u5YV!p3;m+L@h zm%XD@uC)>YGd%Pav_d^MjPV9a+gviOXOn;FDD``2KXEqLi@3nqPejl2vHsQ@-Gobc z7WTBmKu8B`aq|;k7wN*Y-2LUj2SYPlcyvVCh}7tT=MMfQJ+;`D$>VcxLha~~@g}rv zf)sV^Px{h;_;%8Svz%M+sB#G}27;QE&G*Pn&lN>#x>v@NF4)EBNC@oqE=s#8L2FfL ztNs2x*wW6szS*J}2ChHS(oElIn_vDG*I;Xh&)#gy8xgu*XZs#Vu9eUmd4HV7b~aM% zvaB=Sr0C%h^fK)g6mO6FvDt-v3|7rhp zGBwvXv$XlQ{WB1|Pjcud|I_|CrDJQq(Sr76^9|L4Z)Yn5Nz!T=YT6!@RI=r;RZ^#1 z^<@&ymIRSPDx8>U(d!$ALV7EUbV$|-9ly#rgAEUle-|$f2b}dH84Dydy5^9J^mN5B z#a7AC1HDW=D3NM_`xNa{ABrBlO6s$8UoaIe@a?-hVr*ivk6Ahh z1(=aV<@Kx^lBNX705gkX!Gu#gYN@;ANkd@Ic!05&S_-sCTn$UP<_>umBX0A#br>Sp zSfkWrwD67s4g>HseyZXS@ZaE`24?305$V-KMd`NovIQGnog1ak{)=C4nJ@{D$D}P6 zd)YD?O22bcgDJ<GFO(%8LaWqwJGN{pdZI!r z*yk>YV{=03LV7}EfMrSV_hyzJwmM&zj2uZsJ`fI)EP^6Yk$#Wo|M&?7!F2S>Lr66s z47Kj{bAmVv_2Wl$~RU1Wgot(fvUS`~(9KLNC&RKYk5DW6@DVKlAkAiC{A$2;#s1NI3@~iYnb_C}^I&f5`t{S2R z3y>y#mZHB)Zcm-W8+1;Bq6HZCJb1q8&}R`Va=O%0Sf_4~3=fi&vhyXtZkbQg0MYD5 zA_8?3$MiOm>2HDw2_zOIvN4YxA~x1wXjo)OS;0O_fCWIbKYxu_ASPr9Nm`;oHb@_~ z1Rg9bp7l*rXqMvvm-sY?Q{0sSn7d*0rvs_tN1&TzSExUR;5dH?cKV;4&Rh__P}`Wr z$0fR8$@7TH3>ZFE{OmZJ0oiA*$ta53Lhe8vkik*`ZJE431pcxr@k(h#ncPaN@mt92 zgX{A!zrWT0R-O$A^5%;%dZ!hgeDv;Zs9#aDF_2oC$amNh{zMURDIzFIl$RBx+vjFx zygqf5Yib|bMz1^}s>z($6_1fvey>WY*vVyvN4BxCd&J0kFsuKaJY;u%rPWCqCflSz zV22)z0g_BZ5>t}@?M%`q$2t}~fX66JJ92ws>Dxy05Fk=V3O6SVG=a|zTcq5w?$u~x zE>BM58RZa9$anM*X_wSu$w>$|4|?(OXVY3r<` zntJ~@K0pNN7$HcvGzb!cG>q;VDV>f{N=q7qG}0wq(jpy#bO;E7f{cbCE$Q#_^A`x; zb9Q&O=a1Ju=br8Ex#xM_uaB_pt#YL(|8o$0SZUJTw4Gpk$SoRZ6duh~#loN1#uY^; zMls*P4EMsyx9MAD6LED&OV8%7`)q&?KjKx1Da>CP%-`Dv`*@?YjNNK%-vXcdqO@o| z(RhHQLb~Yf*FXO1t+x*tD7D2*K%s+d)&w`%iq55TZ3&m5-4PSNgBVoNlt+#~IgHp- zo=lrTtJ_x|in4PYPlxWulj!oBBdG_}7GEcd>2Fxe0h*FLFCBzU6HmrYxU5yiOpaO+ zpPCk_SVUzMazx(X4N+8AGdgN<^Y3fRUiPo_AW zM(HM1-6XDYY!FV9uJj^KLAbtvM7p~{omsHJIj-*44ElXTEbBXo#A9Y)3epx&^Jw?< zk5wMMh-SCdRm)Fhd#@S3LbOuf%K3i}PJC zd+qnqY~M*UYH_E&;YX;oJXubCW_Urhtonv>ZKL#92?rXqi}*_GtgmCj1ZyKNhMyU9 z#mY#&y7i?!IR8bU2%a^Si@JP!KRuE4l0xR~l;zsD?FX*FeO=~?loq3G%$f4K=3b4{ zq!S91k6y6Ipmwv)671TUG>CZxZ0JGBo^V~L+ZA<7xQTBx68`iSvn|QSFb)j9wABqIWBKUpFxn6D)e-_Ykmt4A zp7b8d&GCZu@I75s7ZHqV!@K3>4<~b8Os^_A_zc_-U}swkqrkXpl){AhUQT1&GOiUn zzkyNVHw|6+uUHI7byn7%XoqZ2d#Hss1tFFp;O1MjKn;=udIjcm! zfX+`VLxd!gGp4EVwe3zGv#U;JLtw64$(nOf@Q&*K7ge!ZE$(0$Zi$vtnuf-6H~yCN zfwH9m0`-a{?z$o9psnBCeClum1+B$htb+6E^$II*7J*bfiZbY;uaTg`Db>?SI6}j^XYO`YA#p#w&Z7kxpVcJsydR<3`i+lrb}* z+h`e(J*?ACNz-pp(fG4GYWEfQK1xnh4O*>wE|iFB;6K}BdHb{3589OT_=x~PF_{-f z-`>ix0T~t~%26n)YyYzkk+Wv||R93=} zu@_{E+F|hqaCZIkgyK=hZ#XFg3N&mWtW#sD`{8gh+SS{zK~Jg;O>il8n?qJv__NUC zHHsx1*>S9!TpxI0c7)%pajNI z3o54_28{V{9^AICb1l%p+2Eg$TP-F3l^eas;9}2vON5t4kEg;bKrd8c-rNj>L{uy? zh$}?OU+NupCcawoF!wj+L9aBSpPF}Oz}y(> z;kv`UvFaw}JQtB5_pX=oeJUyN!_Y*G zEt|Y(k@S0cP7gViO5{piI(y*!o|ec!bsWcdb6Q4V@Z^v@jK#j-kU~J<^GU=sz6#id zH`<_IX;X3+VuU}SSRo1Nt}eE>-#6Q=#F&VhSFd5qr37AIyZ>|B_&-jGw7`#T~m^M^dQ zn4*RlQcN*nNoyiTimQ{P7{)m_ORv~3ZH7mF^23BTwKv=N75bvxrcN2HeGpeES%%54 zQR`4IgOLX2H`5`yM>4)<`o@G7lL_ClaUV^>VsvY6!&|c>zJ1@ZY_FK0(D^|cUoXov zp^b;Z@k(V24GWaYQ|Jm@YA-@*Baw@F%DtCMV`cU8o<+KaVQ7FtGW* z^ye97*IKjecYBHxedO%LFZ-%*bt6iRCb^K@{iWH zkj#+IZV4{|{KpY7b4cn=_3p@VVjHSk8ldpWM~w*^*h7H z+!J~W&hR2yC#TL5EZZnT5W4qO0|>h6>)MS z4=uIUi}6Qeu7Ak;*Ew9Pi@`=B6dQRns0`$$F!q z>eW~PX(FAjN{3hPT0f#WeEbpVRBk!9+V`=HL>qVx^j!uKvB zx$NTU`#^Bx3ke8B_@B+XZckxWu7B+@enis>i3E=S-mS*#&$?!dfc+<0=nqRprA0@b zJOL|&sPQ2LAKS))*H5qEiEj!9zE9|A?x_G<+J2-`}cEc!8VT_o&}pO zVLU!h&dlyr81zt&!w(DUQ_^lE0?QSXWHGY6rU{KhJdGdd#7DiBz6qxC$WMAgCO+?zlKV()RG(VCFe^@y&NtG?KRO2Y(ASQ)P*Lqs)^>TpW_b39cbt_e|kQ<4h%O^AnuL zv^n^Cr;bx+W?8O)BT_M`FZex!1n#__Bex+RQda07n1y89EdT}v`a3KL&ikGI8fJb{ zM&ChV&lm{jQbVE^av0&}KGMRZ>k@zK*R>PM%_Uc$FmlMvYMjOQDaT!^{nZJXqcSsW z2l+O#eUAa9M}deqQOG|+7rnf&A+_Sf_H5@~=kE$9>Iw&C1qmIF;*kN3ucrSGO*hh}ABlV`j(xQYZv=`KmmlqW{ zvVv!2SC$p+7e-V$@fr_2NEH*#n3VyR2vV_)3vQ0B(C8T2Q581AJPF7PF(pWca`L}# z7VXS9C3j(djhl^*#sYe1nf5a)fI8Cs^J4e@wuBwDbX4ZSbWE8jle?@Xus6cvv;h-a zR0vc0Hce>mNGJUybZ9D?j7ZO_9eVt!6;q5>5JHTaT(1V{aYN;O>xjbGuG`T14lUpl z#gBDLBWpU*#2{(q*m@~Hf;a*Knz(E$ZNy3*TmCvFqT@L(7STE4NS&FkUmr(Hbb~5| zQC3tANY4@TQ=>+rvMwlgvT`S)?*~Z@>qiC}X=WrOKc~mc0Z-VpJDF}yxOg8n@0wiV}DGDOyJjv+{uNWjEVnwmrm0cwQe&7AmHTVzCf zkLuaZaoW6x$vyBw*gu?daicb>JCD;ni4ya#un?g*W@$ z#t2Z-?vr>!cFdVUV1sx^E@^dcs0V#5#l&)Q+LRR4w#IwH7;OBcyAHRxx;t$KgL{?U z7Q?3TgU3N{+%zMI2FQP6vI?5(C-3jAwN^dMFL;(#7LP5hu9P>rbscxTi{Rz*${7FP z{;8)RP~SyQ!K?LM_sm}g&I(=wUbW5x+zadcRql1$_GK=&$aU@|_cp-1aBp8_Ubo*~ zX6}k#V_tXR0^|!9?p5-2;pb(tq11KqCH*JBywHDMWnNb_US^)kTw`7mHUh{CVdGWg zb&=I&B%AUdvP}BsQ!pQs4FvJfORnw{=-5CE=v~+JOm(IVE&9Ack%9D0T$$G diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd index b2b8dbb..f3aeb16 100644 --- a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd @@ -115,7 +115,7 @@ ENTITY FalconIO_SDCard_IDE_CF IS nCF_CS0 : OUT STD_LOGIC; nIDE_RD : INOUT STD_LOGIC; nIDE_WR : INOUT STD_LOGIC; - AMKB_TX : OUT STD_LOGIC; + AMKB_TX : buffer STD_LOGIC; IDE_RES : OUT STD_LOGIC; DTR : OUT STD_LOGIC; RTS : OUT STD_LOGIC; @@ -132,6 +132,7 @@ ENTITY FalconIO_SDCard_IDE_CF IS DMA_DRQ : OUT STD_LOGIC; FB_AD : INOUT STD_LOGIC_VECTOR(31 downto 0); LP_D : INOUT STD_LOGIC_VECTOR(7 downto 0); + SND_A : INOUT STD_LOGIC_VECTOR(7 downto 0); ACSI_D : INOUT STD_LOGIC_VECTOR(7 downto 0); SCSI_D : INOUT STD_LOGIC_VECTOR(7 downto 0); SCSI_PAR : INOUT STD_LOGIC; @@ -156,12 +157,15 @@ signal FB_B0 : STD_LOGIC; -- UPPER BYT BEI 16BIT BUS signal FB_B1 : STD_LOGIC; -- LOWER BYT BEI 16BIT BUS signal BYT : STD_LOGIC; -- WENN BYT -> 1 signal LONG : STD_LOGIC; -- WENN -> 1 +signal FB_ADI : STD_LOGIC_VECTOR(15 downto 0); -- gespeicherte writedaten +signal nResetatio : STD_LOGIC; -- reset atari bausteine -- KEYBOARD MIDI signal ACIA_CS_I : STD_LOGIC; signal IRQ_KEYBDn : STD_LOGIC; signal IRQ_MIDIn : STD_LOGIC; signal KEYB_RxD : STD_LOGIC; -signal AMKB_REG : STD_LOGIC_VECTOR(4 downto 0); +signal AMKB_REG : STD_LOGIC_VECTOR(3 downto 0); +signal AMKB_TX_sync : std_logic; signal MIDI_OUT : STD_LOGIC; signal DATA_OUT_ACIA_I : STD_LOGIC_VECTOR(7 downto 0); signal DATA_OUT_ACIA_II : STD_LOGIC_VECTOR(7 downto 0); @@ -169,8 +173,8 @@ signal DATA_OUT_ACIA_II : STD_LOGIC_VECTOR(7 downto 0); signal MFP_CS : STD_LOGIC; signal MFP_INTACK : STD_LOGIC; signal LDS : STD_LOGIC; +signal acia_irq : STD_LOGIC; signal DTACK_OUT_MFPn : STD_LOGIC; -signal IRQ_ACIAn : STD_LOGIC; signal DINTn : STD_LOGIC; signal DATA_OUT_MFP : STD_LOGIC_VECTOR(7 downto 0); signal TDO : STD_LOGIC; @@ -180,7 +184,22 @@ signal SNDCS_I : STD_LOGIC; signal SNDIR_I : STD_LOGIC; signal LP_DIR_X : STD_LOGIC; signal DA_OUT_X : STD_LOGIC_VECTOR(7 downto 0); +signal SND_A_X : STD_LOGIC_VECTOR(7 downto 0); signal LP_D_X : STD_LOGIC_VECTOR(7 downto 0); +signal nLP_STR : STD_LOGIC; +-- DMA SOUND +signal dma_snd_cs : STD_LOGIC; +signal sndmactl : STD_LOGIC_VECTOR(7 downto 0); +signal sndbashi : STD_LOGIC_VECTOR(7 downto 0); +signal sndbasmi : STD_LOGIC_VECTOR(7 downto 0); +signal sndbaslo : STD_LOGIC_VECTOR(7 downto 0); +signal sndadrhi : STD_LOGIC_VECTOR(7 downto 0); +signal sndadrmi : STD_LOGIC_VECTOR(7 downto 0); +signal sndadrlo : STD_LOGIC_VECTOR(7 downto 0); +signal sndendhi : STD_LOGIC_VECTOR(7 downto 0); +signal sndendmi : STD_LOGIC_VECTOR(7 downto 0); +signal sndendlo : STD_LOGIC_VECTOR(7 downto 0); +signal sndmode : STD_LOGIC_VECTOR(7 downto 0); -- DIV signal SUB_BUS : STD_LOGIC; -- SUB BUS MIT ROM-PORT, CF UND IDE signal ROM_CS : STD_LOGIC; @@ -265,22 +284,36 @@ signal NEXT_nIDE_WR : STD_LOGIC; type CMD_STATES is( IDLE, T1, T6, T7); signal CMD_STATE : CMD_STATES; signal NEXT_CMD_STATE : CMD_STATES; +-- Paddle +signal paddle_cs : STD_LOGIC; - BEGIN LONG <= '1' when FB_SIZE1 = '0' and FB_SIZE0 = '0' else '0'; BYT <= '1' when FB_SIZE1 = '0' and FB_SIZE0 = '1' else '0'; FB_B0 <= '1' when FB_ADR(0) = '0' or BYT = '0' else '0'; FB_B1 <= '1' when FB_ADR(0) = '1' or BYT = '0' else '0'; -FALCON_IO_TA <= '1' when SNDCS = '1' or DTACK_OUT_MFPn = '0' or ACIA_CS_I = '1' or DMA_MODUS_CS ='1' - or DMA_ADR_CS = '1' or DMA_DIRM_CS = '1' or DMA_BYT_CNT_CS = '1' or FCF_CS = '1' or IDE_CF_TA = '1' else '0'; -SUB_BUS <= '1' when nFB_WR = '1' and ROM_CS = '1' ELSE +FALCON_IO_TA <= '1' when ACIA_CS_I = '1' or DTACK_OUT_MFPn = '0' or DMA_MODUS_CS ='1' or dma_snd_cs = '1' or paddle_cs = '1' + or DMA_ADR_CS = '1' or DMA_DIRM_CS = '1' or DMA_BYT_CNT_CS = '1' or FCF_CS = '1' or IDE_CF_TA = '1' else '0';--SNDCS = '1' or +SUB_BUS <= '1' when nFB_WR = '1' and ROM_CS = '1' ELSE '1' when nFB_WR = '1' and IDE_CF_CS = '1' ELSE '1' when nFB_WR = '0' and nIDE_WR = '0' ELSE '0'; -nRP_UDS <= '0' when SUB_BUS = '1' and FB_B0 = '1' else '1'; -nRP_LDS <= '0' when SUB_BUS = '1' and FB_B1 = '1' else '1'; +nRP_UDS <= '0' when nFB_CS1 = '0' and SUB_BUS = '1' and FB_B0 = '1' else '1'; +nRP_LDS <= '0' when nFB_CS1 = '0' and SUB_BUS = '1' and FB_B1 = '1' else '1'; nDREQ0 <= '0'; +-- input daten halten +process(MAIN_CLK, nFB_WR, FB_AD(31 downto 16), FB_ADI(15 downto 0)) + begin + if rising_edge(MAIN_CLK) then + IF nFB_WR = '0' THEN + FB_ADI <= FB_AD(31 downto 16); + ELSE + FB_ADI <= FB_ADI; + end if; + ELSE + FB_ADI <= FB_ADI; + end if; + END PROCESS; ---------------------------------------------------------------------------- -- SD ---------------------------------------------------------------------------- @@ -386,7 +419,7 @@ RDF_DIN <= CD_OUT_FDC when DMA_MODUS(7) = '1' else SCSI_DOUT; q => WRF_DOUT, rdusedw => WRF_AZ ); -CD_IN_FDC <= WRF_DOUT when DMA_ACTIV = '1' and DMA_MODUS(8) = '1' else FB_AD(23 downto 16); -- BEI DMA WRITE <-FIFO SONST <-FB +CD_IN_FDC <= WRF_DOUT when DMA_ACTIV = '1' and DMA_MODUS(8) = '1' else FB_ADI(7 downto 0); -- BEI DMA WRITE <-FIFO SONST <-FB DMA_AZ_CS <= '1' when nFB_CS2 = '0' and FB_ADR(26 downto 0) = x"002010C" else '0'; -- F002'010C LONG FB_AD <= DMA_DRQ_Q & DMA_DRQ_REG & IDE_INT & FDINT & SCSI_INT & RDF_AZ & "0" & DMA_STATUS & "00" & WRF_AZ when DMA_AZ_CS = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ"; DMA_DRQ_Q <= '1' when DMA_DRQ_REG = "11" and DMA_MODUS(6) = '0' else '0'; @@ -513,7 +546,7 @@ SCSI_CS <= '1' when DMA_DATEN_CS = '1' and DMA_MODUS(4 downto 3) = "01" and FB_ I_FDC: WF1772IP_TOP_SOC port map( CLK => FDC_CLK, - RESETn => nRSTO, + RESETn => nResetatio, CSn => FDCS_In, RWn => nFDC_WR, A1 => CA2, @@ -695,13 +728,13 @@ CLR_FIFO <= DMA_MODUS(8) xor DMA_DIR_OLD; I_SCSI: WF5380_TOP_SOC port map( CLK => FDC_CLK, - RESETn => nRSTO, + RESETn => nResetatio, ADR => CA2 & CA1 & CA0, DATA_IN => CD_IN_FDC, DATA_OUT => SCSI_DOUT, --DATA_EN : out bit; -- Bus and DMA controls: - CSn => '1', --SCSI_CSn, ABGESCHALTET + CSn => SCSI_CSn, RDn => (not nFDC_WR) or (not SCSI_CS), WRn => nFDC_WR or (not SCSI_CS), EOPn => '1', @@ -745,18 +778,19 @@ CLR_FIFO <= DMA_MODUS(8) xor DMA_DIR_OLD; -- MSG_EN => MSG_EN ); -- SCSI ACSI --------------------------------------------------------------- -SCSI_D <= DB_OUTn when DB_EN = '1' else "ZZZZZZZZ"; -SCSI_DIR <= '1'; --'0' when DB_EN = '1' else '1'; --ABGESCHALTET +SCSI_D <= "ZZZZZZZZ";--DB_OUTn when DB_EN = '1' else "ZZZZZZZZ"; +SCSI_DIR <= '1';-- when DB_EN = '1' else '1'; SCSI_PAR <= DBP_OUTn when DBP_EN = '1' else 'Z'; -nSCSI_RST <= RST_OUTn when RST_EN = '1' else 'Z'; -nSCSI_BUSY <= BSY_OUTn when BSY_EN = '1' else 'Z'; -nSCSI_SEL <= SEL_OUTn when SEL_EN = '1' else 'Z'; +nSCSI_RST <= 'Z';--RST_OUTn when RST_EN = '1' else 'Z'; +nSCSI_BUSY <= 'Z';--BSY_OUTn when BSY_EN = '1' else 'Z'; +nSCSI_SEL <= 'Z';--SEL_OUTn when SEL_EN = '1' else 'Z'; ACSI_DIR <= '0'; ACSI_D <= "ZZZZZZZZ"; nACSI_CS <= '1'; ACSI_A1 <= CA1; nACSI_RESET <= nRSTO; nACSI_ACK <= '1'; +nResetatio <= '0' when nRSTO = '0' or ACP_CONF(24) = '1' else '1'; ---------------------------------------------------------------------------- -- ROM-PORT TA KOMMT FROM DEFAULT TA = 16 BUSCYCLEN = 500ns ---------------------------------------------------------------------------- @@ -769,16 +803,16 @@ nROM3 <= '0' when ROM_CS = '1' and FB_ADR(16) = '1' else '1'; I_ACIA_KEYBOARD: WF6850IP_TOP_SOC port map( CLK => MAIN_CLK, - RESETn => nRSTO, + RESETn => nResetatio, CS2n => FB_ADR(2), CS1 => '1', CS0 => ACIA_CS_I, - E => ACIA_CS_I, + E => ACIA_CS_I, RWn => nFB_WR, RS => FB_ADR(1), - DATA_IN => FB_AD(31 downto 24), + DATA_IN => FB_ADI(15 downto 8), DATA_OUT => DATA_OUT_ACIA_I, -- DATA_EN => DATA_EN_ACIA_I, @@ -790,40 +824,45 @@ nROM3 <= '0' when ROM_CS = '1' and FB_ADR(16) = '1' else '1'; DCDn => '0', IRQn => IRQ_KEYBDn, - TXDATA => AMKB_TX + TXDATA => AMKB_TX_sync --RTSn => -- Not used. ); ACIA_CS_I <= '1' when nFB_CS1 = '0'and FB_ADR(19 downto 3) = x"1FF80" else '0'; -- FFC00-FFC07 FFC00/8 -KEYB_RxD <= '1' when AMKB_REG(3) = '1' or PIC_AMKB_RX = '0' else '0'; -- TASTATUR DATEN VOM PIC(PS2) OR NORMAL -FB_AD(31 downto 24) <= DATA_OUT_ACIA_I when ACIA_CS_I = '1' and FB_ADR(2) = '0' and nFB_OE = '0' else "ZZZZZZZZ"; --- AMKB_TX: SPIKES AUSFILTERN ------------------------------------------ +KEYB_RxD <= '0' when AMKB_REG(3) = '0' or PIC_AMKB_RX = '0' else '1'; -- TASTATUR DATEN VOM PIC(PS2) OR NORMAL // +FB_AD(31 downto 24) <= DATA_OUT_ACIA_I when ACIA_CS_I = '1' and FB_ADR(2) = '0' and nFB_OE = '0' else + DATA_OUT_ACIA_II when ACIA_CS_I = '1' and FB_ADR(2) = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +-- AMKB_TX: SPIKES AUSFILTERN und sychronisieren ------------------------------------------ process(CLK2M, AMKB_RX, AMKB_REG) begin - if rising_edge(CLK2M) then + if rising_edge(CLK500k) then + AMKB_TX <= AMKB_TX_sync; IF AMKB_RX = '0' THEN - IF AMKB_REG < 16 THEN - AMKB_REG <= "00000"; + IF AMKB_REG < 8 THEN + AMKB_REG <= "0000"; ELSE AMKB_REG <= AMKB_REG - 1; END IF; ELSE - IF AMKB_REG > 15 THEN - AMKB_REG <= "11111"; + IF AMKB_REG > 7 THEN + AMKB_REG <= "1111"; ELSE AMKB_REG <= AMKB_REG + 1; END IF; END IF; ELSE + AMKB_TX <= AMKB_TX; AMKB_REG <= AMKB_REG; end if; END PROCESS; +-- acia interrupt ------------------------------------------ +acia_irq <= '0' when IRQ_KEYBDn = '0' or IRQ_MIDIn = '0' else '1'; ---------------------------------------------------------------------------- -- ACIA MIDI ---------------------------------------------------------------------------- I_ACIA_MIDI: WF6850IP_TOP_SOC port map( CLK => MAIN_CLK, - RESETn => nRSTO, + RESETn => nResetatio, CS2n => '0', CS1 => FB_ADR(2), @@ -832,7 +871,7 @@ FB_AD(31 downto 24) <= DATA_OUT_ACIA_I when ACIA_CS_I = '1' and FB_ADR(2) = '0' RWn => nFB_WR, RS => FB_ADR(1), - DATA_IN => FB_AD(31 downto 24), + DATA_IN => FB_ADI(15 downto 8), DATA_OUT => DATA_OUT_ACIA_II, -- DATA_EN => DATA_EN_ACIA_II, @@ -845,18 +884,17 @@ FB_AD(31 downto 24) <= DATA_OUT_ACIA_I when ACIA_CS_I = '1' and FB_ADR(2) = '0' IRQn => IRQ_MIDIn, TXDATA => MIDI_OUT --RTSn => -- Not used. - ); -MIDI_TLR <= MIDI_OUT; + ); +MIDI_TLR <= MIDI_IN; MIDI_OLR <= MIDI_OUT; -FB_AD(31 downto 24) <= DATA_OUT_ACIA_II when ACIA_CS_I = '1' and FB_ADR(2) = '1' and nFB_OE = '0' else "ZZZZZZZZ"; ---------------------------------------------------------------------------- -- MFP ---------------------------------------------------------------------------- I_MFP: WF68901IP_TOP_SOC port map( -- System control: - CLK => MAIN_CLK, - RESETn => nRSTO, + CLK => not MAIN_CLK, + RESETn => nResetatio, -- Asynchronous bus control: DSn => not LDS, CSn => not MFP_CS, @@ -867,14 +905,14 @@ FB_AD(31 downto 24) <= DATA_OUT_ACIA_II when ACIA_CS_I = '1' and FB_ADR(2) = '1' DATA_IN => FB_AD(23 downto 16), DATA_OUT => DATA_OUT_MFP, -- DATA_EN => DATA_EN_MFP, - GPIP_IN(7) => not DMA_DRQ_Q, - GPIP_IN(6) => not RI, + GPIP_IN(7) => not DMA_DRQ_Q, + GPIP_IN(6) => not RI, GPIP_IN(5) => DINTn, - GPIP_IN(4) => IRQ_ACIAn, + GPIP_IN(4) => acia_irq, GPIP_IN(3) => DSP_INT, - GPIP_IN(2) => not CTS, - GPIP_IN(1) => not DCD, - GPIP_IN(0) => LP_BUSY, + GPIP_IN(2) => not CTS, + GPIP_IN(1) => not DCD, + GPIP_IN(0) => LP_BUSY, -- GPIP_OUT =>, -- Not used; all GPIPs are direction input. -- GPIP_EN =>, -- Not used; all GPIPs are direction input. -- Interrupt control: @@ -885,7 +923,7 @@ FB_AD(31 downto 24) <= DATA_OUT_ACIA_II when ACIA_CS_I = '1' and FB_ADR(2) = '1' -- Timers and timer control: XTAL1 => CLK2M4576, TAI => '0', - TBI => nBLANK, + TBI => nBLANK, -- TAO =>, -- TBO =>, -- TCO =>, @@ -911,24 +949,13 @@ FB_AD(1 downto 0) <= "00" when MFP_INTACK = '1' and nFB_OE = '0' else "ZZ"; DINTn <= '0' when IDE_INT = '1' AND ACP_CONF(28) = '1' else '0' when FDINT = '1' else '0' when SCSI_INT = '1' AND ACP_CONF(28) = '1' else '1'; --- TASTATUR UND KEYBOARD INTERRUPT: SPIKES AUSFILTERN ------------------------------------------ - process(MAIN_CLK,nRSTO,IRQ_ACIAn,IRQ_KEYBDn,IRQ_MIDIn) - begin - if nRSTO = '0' THEN - IRQ_ACIAn <= '1'; - elsif rising_edge(MAIN_CLK) then - IRQ_ACIAn <= IRQ_KEYBDn and IRQ_MIDIn; - else - IRQ_ACIAn <= IRQ_ACIAn; - end if; - END PROCESS; ----------------------------------------------------------------------------- + ---------------------------------------------------------------------------- -- Sound ---------------------------------------------------------------------------- I_SOUND: WF2149IP_TOP_SOC port map( - SYS_CLK => MAIN_CLK, - RESETn => nRSTO, + SYS_CLK => not MAIN_CLK, + RESETn => nResetatio, WAV_CLK => CLK2M, SELn => '1', @@ -939,18 +966,11 @@ DINTn <= '0' when IDE_INT = '1' AND ACP_CONF(28) = '1' else A9n => '0', A8 => '1', - DA_IN => FB_AD(31 downto 24), + DA_IN => FB_ADI(15 downto 8), DA_OUT => DA_OUT_X, - IO_A_IN => x"00", -- All port pins are dedicated outputs. - IO_A_OUT(7) => nnIDE_RES, - IO_A_OUT(6) => LP_DIR_X, - IO_A_OUT(5) => LP_STR, - IO_A_OUT(4) => DTR, - IO_A_OUT(3) => RTS, --- IO_A_OUT(2) => FDD_D1SEL, - IO_A_OUT(1) => DSA_D, - IO_A_OUT(0) => nSDSEL, + IO_A_IN => SND_A, + IO_A_OUT => SND_A_X, -- IO_A_EN =>, -- Not required. IO_B_IN => LP_D, IO_B_OUT => LP_D_X, @@ -965,7 +985,170 @@ SNDCS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 2) = x"3E200" else '0'; -- SNDCS_I <= '1' when SNDCS = '1' and FB_ADR (1 downto 1) = "0" else '0'; SNDIR_I <= '1' when SNDCS = '1' and nFB_WR = '0' else '0'; FB_AD(31 downto 24) <= DA_OUT_X when SNDCS_I = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +nnIDE_RES <= SND_A_X(7); +LP_DIR_X <= SND_A_X(6); +LP_STR <= SND_A_X(5); +DTR <= SND_A_X(4); +RTS <= SND_A_X(3); +-- FDD_D1SEL <= SND_A_X(2) +DSA_D <= SND_A_X(1); +nSDSEL <= SND_A_X(0); +SND_A <= SND_A_X; LP_D <= LP_D_X when LP_DIR_X = '0' else "ZZZZZZZZ"; LP_DIR <= LP_DIR_X; + +---------------------------------------------------------------------------- +-- DMA Sound register +---------------------------------------------------------------------------- + +dma_snd_cs <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 6) = x"3E24" else '0'; -- F8900-F893F + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndmactl <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"0" and nFB_WR = '0' and FB_B1 ='1' then + sndmactl <= FB_AD(23 downto 16); + else + sndmactl <= sndmactl; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndmactl when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"0" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndbashi <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"1" and nFB_WR = '0' and FB_B1 ='1' then + sndbashi <= FB_AD(23 downto 16); + else + sndbashi <= sndbashi; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndbashi when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"1" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndbasmi <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"2" and nFB_WR = '0' and FB_B1 ='1' then + sndbasmi <= FB_AD(23downto 16); + else + sndbasmi <= sndbasmi; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndbasmi when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"2" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndbaslo <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"3" and nFB_WR = '0' and FB_B1 ='1' then + sndbaslo <= FB_AD(23 downto 16); + else + sndbaslo <= sndbaslo; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndbaslo when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"3" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndadrhi <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"4" and nFB_WR = '0' and FB_B1 ='1' then + sndadrhi <= FB_AD(23 downto 16); + else + sndadrhi <= sndadrhi; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndadrhi when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"4" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndadrmi <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"5" and nFB_WR = '0' and FB_B1 ='1' then + sndadrmi <= FB_AD(23 downto 16); + else + sndadrmi <= sndadrmi; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndadrmi when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"5" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndadrlo <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"6" and nFB_WR = '0' and FB_B1 ='1' then + sndadrlo <= FB_AD(23 downto 16); + else + sndadrlo <= sndadrlo; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndadrlo when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"6" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndendhi <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"7" and nFB_WR = '0' and FB_B1 ='1' then + sndendhi <= FB_AD(23 downto 16); + else + sndendhi <= sndendhi; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndendhi when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"7" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndendmi <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"8" and nFB_WR = '0' and FB_B1 ='1' then + sndendmi <= FB_AD(23 downto 16); + else + sndendmi <= sndendmi; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndendmi when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"8" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndendlo <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"9" and nFB_WR = '0' and FB_B1 ='1' then + sndendlo <= FB_AD(23 downto 16); + else + sndendlo <= sndendlo; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndendlo when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"9" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndmode <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"10" and nFB_WR = '0' and FB_B1 ='1' then + sndmode <= FB_AD(23 downto 16); + else + sndmode <= sndmode; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndmode when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"10" and nFB_OE = '0' else "ZZZZZZZZ"; + +---------------------------------------------------------------------------- +-- Paddle +---------------------------------------------------------------------------- + +paddle_cs <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 6) = x"3E48" else '0'; -- F9200-F923F + +FB_AD(31 downto 16) <= x"bfff" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"0" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= x"ffff" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"1" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= x"ffff" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"8" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= x"ffff" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"9" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= x"ffff" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"A" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= x"ffff" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"B" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= x"0000" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"10" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= x"0000" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"11" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; + END FalconIO_SDCard_IDE_CF_architecture; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd.bak b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd.bak index a339eda..a789c9f 100644 --- a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd.bak +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd.bak @@ -115,7 +115,7 @@ ENTITY FalconIO_SDCard_IDE_CF IS nCF_CS0 : OUT STD_LOGIC; nIDE_RD : INOUT STD_LOGIC; nIDE_WR : INOUT STD_LOGIC; - AMKB_TX : OUT STD_LOGIC; + AMKB_TX : buffer STD_LOGIC; IDE_RES : OUT STD_LOGIC; DTR : OUT STD_LOGIC; RTS : OUT STD_LOGIC; @@ -132,6 +132,7 @@ ENTITY FalconIO_SDCard_IDE_CF IS DMA_DRQ : OUT STD_LOGIC; FB_AD : INOUT STD_LOGIC_VECTOR(31 downto 0); LP_D : INOUT STD_LOGIC_VECTOR(7 downto 0); + SND_A : INOUT STD_LOGIC_VECTOR(7 downto 0); ACSI_D : INOUT STD_LOGIC_VECTOR(7 downto 0); SCSI_D : INOUT STD_LOGIC_VECTOR(7 downto 0); SCSI_PAR : INOUT STD_LOGIC; @@ -156,12 +157,15 @@ signal FB_B0 : STD_LOGIC; -- UPPER BYT BEI 16BIT BUS signal FB_B1 : STD_LOGIC; -- LOWER BYT BEI 16BIT BUS signal BYT : STD_LOGIC; -- WENN BYT -> 1 signal LONG : STD_LOGIC; -- WENN -> 1 +signal FB_ADI : STD_LOGIC_VECTOR(15 downto 0); -- gespeicherte writedaten +signal nResetatio : STD_LOGIC; -- reset atari bausteine -- KEYBOARD MIDI signal ACIA_CS_I : STD_LOGIC; signal IRQ_KEYBDn : STD_LOGIC; signal IRQ_MIDIn : STD_LOGIC; signal KEYB_RxD : STD_LOGIC; -signal AMKB_REG : STD_LOGIC_VECTOR(4 downto 0); +signal AMKB_REG : STD_LOGIC_VECTOR(3 downto 0); +signal AMKB_TX_sync : std_logic; signal MIDI_OUT : STD_LOGIC; signal DATA_OUT_ACIA_I : STD_LOGIC_VECTOR(7 downto 0); signal DATA_OUT_ACIA_II : STD_LOGIC_VECTOR(7 downto 0); @@ -169,8 +173,8 @@ signal DATA_OUT_ACIA_II : STD_LOGIC_VECTOR(7 downto 0); signal MFP_CS : STD_LOGIC; signal MFP_INTACK : STD_LOGIC; signal LDS : STD_LOGIC; +signal acia_irq : STD_LOGIC; signal DTACK_OUT_MFPn : STD_LOGIC; -signal IRQ_ACIAn : STD_LOGIC; signal DINTn : STD_LOGIC; signal DATA_OUT_MFP : STD_LOGIC_VECTOR(7 downto 0); signal TDO : STD_LOGIC; @@ -180,7 +184,22 @@ signal SNDCS_I : STD_LOGIC; signal SNDIR_I : STD_LOGIC; signal LP_DIR_X : STD_LOGIC; signal DA_OUT_X : STD_LOGIC_VECTOR(7 downto 0); +signal SND_A_X : STD_LOGIC_VECTOR(7 downto 0); signal LP_D_X : STD_LOGIC_VECTOR(7 downto 0); +signal nLP_STR : STD_LOGIC; +-- DMA SOUND +signal dma_snd_cs : STD_LOGIC; +signal sndmactl : STD_LOGIC_VECTOR(7 downto 0); +signal sndbashi : STD_LOGIC_VECTOR(7 downto 0); +signal sndbasmi : STD_LOGIC_VECTOR(7 downto 0); +signal sndbaslo : STD_LOGIC_VECTOR(7 downto 0); +signal sndadrhi : STD_LOGIC_VECTOR(7 downto 0); +signal sndadrmi : STD_LOGIC_VECTOR(7 downto 0); +signal sndadrlo : STD_LOGIC_VECTOR(7 downto 0); +signal sndendhi : STD_LOGIC_VECTOR(7 downto 0); +signal sndendmi : STD_LOGIC_VECTOR(7 downto 0); +signal sndendlo : STD_LOGIC_VECTOR(7 downto 0); +signal sndmode : STD_LOGIC_VECTOR(7 downto 0); -- DIV signal SUB_BUS : STD_LOGIC; -- SUB BUS MIT ROM-PORT, CF UND IDE signal ROM_CS : STD_LOGIC; @@ -265,22 +284,36 @@ signal NEXT_nIDE_WR : STD_LOGIC; type CMD_STATES is( IDLE, T1, T6, T7); signal CMD_STATE : CMD_STATES; signal NEXT_CMD_STATE : CMD_STATES; +-- Paddle +signal paddle_cs : STD_LOGIC; - BEGIN LONG <= '1' when FB_SIZE1 = '0' and FB_SIZE0 = '0' else '0'; BYT <= '1' when FB_SIZE1 = '0' and FB_SIZE0 = '1' else '0'; FB_B0 <= '1' when FB_ADR(0) = '0' or BYT = '0' else '0'; FB_B1 <= '1' when FB_ADR(0) = '1' or BYT = '0' else '0'; -FALCON_IO_TA <= '1' when SNDCS = '1' or DTACK_OUT_MFPn = '0' or ACIA_CS_I = '1' or DMA_MODUS_CS ='1' - or DMA_ADR_CS = '1' or DMA_DIRM_CS = '1' or DMA_BYT_CNT_CS = '1' or FCF_CS = '1' or IDE_CF_TA = '1' else '0'; -SUB_BUS <= '1' when nFB_WR = '1' and ROM_CS = '1' ELSE +FALCON_IO_TA <= '1' when ACIA_CS_I = '1' or DTACK_OUT_MFPn = '0' or DMA_MODUS_CS ='1' or dma_snd_cs = '1' or paddle_cs = '1' + or DMA_ADR_CS = '1' or DMA_DIRM_CS = '1' or DMA_BYT_CNT_CS = '1' or FCF_CS = '1' or IDE_CF_TA = '1' else '0';--SNDCS = '1' or +SUB_BUS <= '1' when nFB_WR = '1' and ROM_CS = '1' ELSE '1' when nFB_WR = '1' and IDE_CF_CS = '1' ELSE '1' when nFB_WR = '0' and nIDE_WR = '0' ELSE '0'; -nRP_UDS <= '0' when SUB_BUS = '1' and FB_B0 = '1' else '1'; -nRP_LDS <= '0' when SUB_BUS = '1' and FB_B1 = '1' else '1'; +nRP_UDS <= '0' when nFB_CS1 = '0' and SUB_BUS = '1' and FB_B0 = '1' else '1'; +nRP_LDS <= '0' when nFB_CS1 = '0' and SUB_BUS = '1' and FB_B1 = '1' else '1'; nDREQ0 <= '0'; +-- input daten halten +process(MAIN_CLK, nFB_WR, FB_AD(31 downto 16), FB_ADI(15 downto 0)) + begin + if rising_edge(MAIN_CLK) then + IF nFB_WR = '0' THEN + FB_ADI <= FB_AD(31 downto 16); + ELSE + FB_ADI <= FB_ADI; + end if; + ELSE + FB_ADI <= FB_ADI; + end if; + END PROCESS; ---------------------------------------------------------------------------- -- SD ---------------------------------------------------------------------------- @@ -386,7 +419,7 @@ RDF_DIN <= CD_OUT_FDC when DMA_MODUS(7) = '1' else SCSI_DOUT; q => WRF_DOUT, rdusedw => WRF_AZ ); -CD_IN_FDC <= WRF_DOUT when DMA_ACTIV = '1' and DMA_MODUS(8) = '1' else FB_AD(23 downto 16); -- BEI DMA WRITE <-FIFO SONST <-FB +CD_IN_FDC <= WRF_DOUT when DMA_ACTIV = '1' and DMA_MODUS(8) = '1' else FB_ADI(7 downto 0); -- BEI DMA WRITE <-FIFO SONST <-FB DMA_AZ_CS <= '1' when nFB_CS2 = '0' and FB_ADR(26 downto 0) = x"002010C" else '0'; -- F002'010C LONG FB_AD <= DMA_DRQ_Q & DMA_DRQ_REG & IDE_INT & FDINT & SCSI_INT & RDF_AZ & "0" & DMA_STATUS & "00" & WRF_AZ when DMA_AZ_CS = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ"; DMA_DRQ_Q <= '1' when DMA_DRQ_REG = "11" and DMA_MODUS(6) = '0' else '0'; @@ -513,7 +546,7 @@ SCSI_CS <= '1' when DMA_DATEN_CS = '1' and DMA_MODUS(4 downto 3) = "01" and FB_ I_FDC: WF1772IP_TOP_SOC port map( CLK => FDC_CLK, - RESETn => nRSTO, + RESETn => nResetatio, CSn => FDCS_In, RWn => nFDC_WR, A1 => CA2, @@ -695,13 +728,13 @@ CLR_FIFO <= DMA_MODUS(8) xor DMA_DIR_OLD; I_SCSI: WF5380_TOP_SOC port map( CLK => FDC_CLK, - RESETn => nRSTO, + RESETn => nResetatio, ADR => CA2 & CA1 & CA0, DATA_IN => CD_IN_FDC, DATA_OUT => SCSI_DOUT, --DATA_EN : out bit; -- Bus and DMA controls: - CSn => '1', --SCSI_CSn, ABGESCHALTET + CSn => SCSI_CSn, RDn => (not nFDC_WR) or (not SCSI_CS), WRn => nFDC_WR or (not SCSI_CS), EOPn => '1', @@ -745,18 +778,19 @@ CLR_FIFO <= DMA_MODUS(8) xor DMA_DIR_OLD; -- MSG_EN => MSG_EN ); -- SCSI ACSI --------------------------------------------------------------- -SCSI_D <= DB_OUTn when DB_EN = '1' else "ZZZZZZZZ"; -SCSI_DIR <= '1'; --'0' when DB_EN = '1' else '1'; --ABGESCHALTET +SCSI_D <= "ZZZZZZZZ";--DB_OUTn when DB_EN = '1' else "ZZZZZZZZ"; +SCSI_DIR <= '1';-- when DB_EN = '1' else '1'; SCSI_PAR <= DBP_OUTn when DBP_EN = '1' else 'Z'; -nSCSI_RST <= RST_OUTn when RST_EN = '1' else 'Z'; -nSCSI_BUSY <= BSY_OUTn when BSY_EN = '1' else 'Z'; -nSCSI_SEL <= SEL_OUTn when SEL_EN = '1' else 'Z'; +nSCSI_RST <= 'Z';--RST_OUTn when RST_EN = '1' else 'Z'; +nSCSI_BUSY <= 'Z';--BSY_OUTn when BSY_EN = '1' else 'Z'; +nSCSI_SEL <= 'Z';--SEL_OUTn when SEL_EN = '1' else 'Z'; ACSI_DIR <= '0'; ACSI_D <= "ZZZZZZZZ"; nACSI_CS <= '1'; ACSI_A1 <= CA1; nACSI_RESET <= nRSTO; nACSI_ACK <= '1'; +nResetatio <= '0' when nRSTO = '0' or ACP_CONF(24) = '1' else '1'; ---------------------------------------------------------------------------- -- ROM-PORT TA KOMMT FROM DEFAULT TA = 16 BUSCYCLEN = 500ns ---------------------------------------------------------------------------- @@ -769,16 +803,16 @@ nROM3 <= '0' when ROM_CS = '1' and FB_ADR(16) = '1' else '1'; I_ACIA_KEYBOARD: WF6850IP_TOP_SOC port map( CLK => MAIN_CLK, - RESETn => nRSTO, + RESETn => nResetatio, CS2n => FB_ADR(2), CS1 => '1', CS0 => ACIA_CS_I, - E => ACIA_CS_I, + E => ACIA_CS_I, RWn => nFB_WR, RS => FB_ADR(1), - DATA_IN => FB_AD(31 downto 24), + DATA_IN => FB_ADI(15 downto 8), DATA_OUT => DATA_OUT_ACIA_I, -- DATA_EN => DATA_EN_ACIA_I, @@ -790,40 +824,45 @@ nROM3 <= '0' when ROM_CS = '1' and FB_ADR(16) = '1' else '1'; DCDn => '0', IRQn => IRQ_KEYBDn, - TXDATA => AMKB_TX + TXDATA => AMKB_TX_sync --RTSn => -- Not used. ); ACIA_CS_I <= '1' when nFB_CS1 = '0'and FB_ADR(19 downto 3) = x"1FF80" else '0'; -- FFC00-FFC07 FFC00/8 -KEYB_RxD <= '1' when AMKB_REG(3) = '1' or PIC_AMKB_RX = '0' else '0'; -- TASTATUR DATEN VOM PIC(PS2) OR NORMAL -FB_AD(31 downto 24) <= DATA_OUT_ACIA_I when ACIA_CS_I = '1' and FB_ADR(2) = '0' and nFB_OE = '0' else "ZZZZZZZZ"; --- AMKB_TX: SPIKES AUSFILTERN ------------------------------------------ +KEYB_RxD <= '0' when AMKB_REG(3) = '0' or PIC_AMKB_RX = '0' else '1'; -- TASTATUR DATEN VOM PIC(PS2) OR NORMAL // +FB_AD(31 downto 24) <= DATA_OUT_ACIA_I when ACIA_CS_I = '1' and FB_ADR(2) = '0' and nFB_OE = '0' else + DATA_OUT_ACIA_II when ACIA_CS_I = '1' and FB_ADR(2) = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +-- AMKB_TX: SPIKES AUSFILTERN und sychronisieren ------------------------------------------ process(CLK2M, AMKB_RX, AMKB_REG) begin - if rising_edge(CLK2M) then + if rising_edge(CLK500k) then + AMKB_TX <= AMKB_TX_sync; IF AMKB_RX = '0' THEN - IF AMKB_REG < 16 THEN - AMKB_REG <= "00000"; + IF AMKB_REG < 8 THEN + AMKB_REG <= "0000"; ELSE AMKB_REG <= AMKB_REG - 1; END IF; ELSE - IF AMKB_REG > 15 THEN - AMKB_REG <= "11111"; + IF AMKB_REG > 7 THEN + AMKB_REG <= "1111"; ELSE AMKB_REG <= AMKB_REG + 1; END IF; END IF; ELSE + AMKB_TX <= AMKB_TX; AMKB_REG <= AMKB_REG; end if; END PROCESS; +-- acia interrupt ------------------------------------------ +acia_irq <= '0' when IRQ_KEYBDn = '0' or IRQ_MIDIn = '0' else '1'; ---------------------------------------------------------------------------- -- ACIA MIDI ---------------------------------------------------------------------------- I_ACIA_MIDI: WF6850IP_TOP_SOC port map( CLK => MAIN_CLK, - RESETn => nRSTO, + RESETn => nResetatio, CS2n => '0', CS1 => FB_ADR(2), @@ -832,7 +871,7 @@ FB_AD(31 downto 24) <= DATA_OUT_ACIA_I when ACIA_CS_I = '1' and FB_ADR(2) = '0' RWn => nFB_WR, RS => FB_ADR(1), - DATA_IN => FB_AD(31 downto 24), + DATA_IN => FB_ADI(15 downto 8), DATA_OUT => DATA_OUT_ACIA_II, -- DATA_EN => DATA_EN_ACIA_II, @@ -845,18 +884,17 @@ FB_AD(31 downto 24) <= DATA_OUT_ACIA_I when ACIA_CS_I = '1' and FB_ADR(2) = '0' IRQn => IRQ_MIDIn, TXDATA => MIDI_OUT --RTSn => -- Not used. - ); -MIDI_TLR <= MIDI_OUT; + ); +MIDI_TLR <= MIDI_IN; MIDI_OLR <= MIDI_OUT; -FB_AD(31 downto 24) <= DATA_OUT_ACIA_II when ACIA_CS_I = '1' and FB_ADR(2) = '1' and nFB_OE = '0' else "ZZZZZZZZ"; ---------------------------------------------------------------------------- -- MFP ---------------------------------------------------------------------------- I_MFP: WF68901IP_TOP_SOC port map( -- System control: - CLK => MAIN_CLK, - RESETn => nRSTO, + CLK => not MAIN_CLK, + RESETn => nResetatio, -- Asynchronous bus control: DSn => not LDS, CSn => not MFP_CS, @@ -867,14 +905,14 @@ FB_AD(31 downto 24) <= DATA_OUT_ACIA_II when ACIA_CS_I = '1' and FB_ADR(2) = '1' DATA_IN => FB_AD(23 downto 16), DATA_OUT => DATA_OUT_MFP, -- DATA_EN => DATA_EN_MFP, - GPIP_IN(7) => not DMA_DRQ_Q, - GPIP_IN(6) => not RI, + GPIP_IN(7) => not DMA_DRQ_Q, + GPIP_IN(6) => not RI, GPIP_IN(5) => DINTn, - GPIP_IN(4) => IRQ_ACIAn, + GPIP_IN(4) => acia_irq, GPIP_IN(3) => DSP_INT, - GPIP_IN(2) => not CTS, - GPIP_IN(1) => not DCD, - GPIP_IN(0) => LP_BUSY, + GPIP_IN(2) => not CTS, + GPIP_IN(1) => not DCD, + GPIP_IN(0) => LP_BUSY, -- GPIP_OUT =>, -- Not used; all GPIPs are direction input. -- GPIP_EN =>, -- Not used; all GPIPs are direction input. -- Interrupt control: @@ -885,7 +923,7 @@ FB_AD(31 downto 24) <= DATA_OUT_ACIA_II when ACIA_CS_I = '1' and FB_ADR(2) = '1' -- Timers and timer control: XTAL1 => CLK2M4576, TAI => '0', - TBI => nBLANK, + TBI => nBLANK, -- TAO =>, -- TBO =>, -- TCO =>, @@ -908,27 +946,16 @@ FB_AD(23 downto 16) <= DATA_OUT_MFP when MFP_CS = '1' and nFB_OE = '0' else "ZZZ FB_AD(31 downto 10) <= "0000000000000000000000" when MFP_INTACK = '1' and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZZZZZZZ"; FB_AD(9 downto 2) <= DATA_OUT_MFP when MFP_INTACK = '1' and nFB_OE = '0' else "ZZZZZZZZ"; FB_AD(1 downto 0) <= "00" when MFP_INTACK = '1' and nFB_OE = '0' else "ZZ"; -DINTn <= '0' when IDE_INT = '1' AND ACP_CONFIG[28] = '1' else +DINTn <= '0' when IDE_INT = '1' AND ACP_CONF(28) = '1' else '0' when FDINT = '1' else - '0' when SCSI_INT = '1' AND ACP_CONFIG[28] = '1' else '1'; --- TASTATUR UND KEYBOARD INTERRUPT: SPIKES AUSFILTERN ------------------------------------------ - process(MAIN_CLK,nRSTO,IRQ_ACIAn,IRQ_KEYBDn,IRQ_MIDIn) - begin - if nRSTO = '0' THEN - IRQ_ACIAn <= '1'; - elsif rising_edge(MAIN_CLK) then - IRQ_ACIAn <= IRQ_KEYBDn and IRQ_MIDIn; - else - IRQ_ACIAn <= IRQ_ACIAn; - end if; - END PROCESS; ----------------------------------------------------------------------------- + '0' when SCSI_INT = '1' AND ACP_CONF(28) = '1' else '1'; + ---------------------------------------------------------------------------- -- Sound ---------------------------------------------------------------------------- I_SOUND: WF2149IP_TOP_SOC port map( - SYS_CLK => MAIN_CLK, - RESETn => nRSTO, + SYS_CLK => not MAIN_CLK, + RESETn => nResetatio, WAV_CLK => CLK2M, SELn => '1', @@ -939,18 +966,11 @@ DINTn <= '0' when IDE_INT = '1' AND ACP_CONFIG[28] = '1' else A9n => '0', A8 => '1', - DA_IN => FB_AD(31 downto 24), + DA_IN => FB_ADI(15 downto 8), DA_OUT => DA_OUT_X, - IO_A_IN => x"00", -- All port pins are dedicated outputs. - IO_A_OUT(7) => nnIDE_RES, - IO_A_OUT(6) => LP_DIR_X, - IO_A_OUT(5) => LP_STR, - IO_A_OUT(4) => DTR, - IO_A_OUT(3) => RTS, --- IO_A_OUT(2) => FDD_D1SEL, - IO_A_OUT(1) => DSA_D, - IO_A_OUT(0) => nSDSEL, + IO_A_IN => SND_A, + IO_A_OUT => SND_A_X, -- IO_A_EN =>, -- Not required. IO_B_IN => LP_D, IO_B_OUT => LP_D_X, @@ -965,7 +985,169 @@ SNDCS <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 2) = x"3E200" else '0'; -- SNDCS_I <= '1' when SNDCS = '1' and FB_ADR (1 downto 1) = "0" else '0'; SNDIR_I <= '1' when SNDCS = '1' and nFB_WR = '0' else '0'; FB_AD(31 downto 24) <= DA_OUT_X when SNDCS_I = '1' and nFB_OE = '0' else "ZZZZZZZZ"; +nnIDE_RES <= SND_A_X(7); +LP_DIR_X <= SND_A_X(6); +LP_STR <= SND_A_X(5); +DTR <= SND_A_X(4); +RTS <= SND_A_X(3); +-- FDD_D1SEL <= SND_A_X(2) +DSA_D <= SND_A_X(1); +nSDSEL <= SND_A_X(0); LP_D <= LP_D_X when LP_DIR_X = '0' else "ZZZZZZZZ"; LP_DIR <= LP_DIR_X; + +---------------------------------------------------------------------------- +-- DMA Sound register +---------------------------------------------------------------------------- + +dma_snd_cs <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 6) = x"3E24" else '0'; -- F8900-F893F + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndmactl <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"0" and nFB_WR = '0' and FB_B1 ='1' then + sndmactl <= FB_AD(23 downto 16); + else + sndmactl <= sndmactl; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndmactl when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"0" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndbashi <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"1" and nFB_WR = '0' and FB_B1 ='1' then + sndbashi <= FB_AD(23 downto 16); + else + sndbashi <= sndbashi; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndbashi when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"1" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndbasmi <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"2" and nFB_WR = '0' and FB_B1 ='1' then + sndbasmi <= FB_AD(23downto 16); + else + sndbasmi <= sndbasmi; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndbasmi when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"2" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndbaslo <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"3" and nFB_WR = '0' and FB_B1 ='1' then + sndbaslo <= FB_AD(23 downto 16); + else + sndbaslo <= sndbaslo; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndbaslo when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"3" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndadrhi <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"4" and nFB_WR = '0' and FB_B1 ='1' then + sndadrhi <= FB_AD(23 downto 16); + else + sndadrhi <= sndadrhi; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndadrhi when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"4" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndadrmi <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"5" and nFB_WR = '0' and FB_B1 ='1' then + sndadrmi <= FB_AD(23 downto 16); + else + sndadrmi <= sndadrmi; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndadrmi when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"5" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndadrlo <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"6" and nFB_WR = '0' and FB_B1 ='1' then + sndadrlo <= FB_AD(23 downto 16); + else + sndadrlo <= sndadrlo; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndadrlo when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"6" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndendhi <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"7" and nFB_WR = '0' and FB_B1 ='1' then + sndendhi <= FB_AD(23 downto 16); + else + sndendhi <= sndendhi; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndendhi when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"7" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndendmi <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"8" and nFB_WR = '0' and FB_B1 ='1' then + sndendmi <= FB_AD(23 downto 16); + else + sndendmi <= sndendmi; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndendmi when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"8" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndendlo <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"9" and nFB_WR = '0' and FB_B1 ='1' then + sndendlo <= FB_AD(23 downto 16); + else + sndendlo <= sndendlo; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndendlo when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"9" and nFB_OE = '0' else "ZZZZZZZZ"; + + process(nRSTO,MAIN_CLK,FB_ADR(5 downto 1), dma_snd_cs) + begin + if nRSTO = '0' THEN + sndmode <= x"00"; + elsif rising_edge(MAIN_CLK) and dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"10" and nFB_WR = '0' and FB_B1 ='1' then + sndmode <= FB_AD(23 downto 16); + else + sndmode <= sndmode; + end if; + END PROCESS; +FB_AD(23 downto 16) <= sndmode when dma_snd_cs = '1' and FB_ADR(5 downto 1) = x"10" and nFB_OE = '0' else "ZZZZZZZZ"; + +---------------------------------------------------------------------------- +-- Paddle +---------------------------------------------------------------------------- + +paddle_cs <= '1' when nFB_CS1 = '0' and FB_ADR(19 downto 6) = x"3E48" else '0'; -- F9200-F923F + +FB_AD(31 downto 16) <= x"bfff" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"0" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= x"ffff" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"1" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= x"ffff" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"8" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= x"ffff" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"9" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= x"ffff" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"A" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= x"ffff" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"B" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= x"0000" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"10" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; +FB_AD(31 downto 16) <= x"0000" when paddle_cs = '1' and FB_ADR(5 downto 1) = x"11" and nFB_OE = '0' else "ZZZZZZZZZZZZZZZZ"; + END FalconIO_SDCard_IDE_CF_architecture; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_interrupts.vhd.bak b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_interrupts.vhd.bak new file mode 100644 index 0000000..915c271 --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_interrupts.vhd.bak @@ -0,0 +1,391 @@ +---------------------------------------------------------------------- +---- ---- +---- ATARI MFP compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- MC68901 compatible multi function port core. ---- +---- ---- +---- This is the SUSKA MFP IP core interrupt logic file. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/06/03 WF +-- Fixed Pending register logic. +-- Revision 2K9A 2009/06/20 WF +-- Fixed interrupt polarity for TA_I and TB_I. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF68901IP_INTERRUPTS is + port ( -- System control: + CLK : in bit; + RESETn : in bit; + + -- Asynchronous bus control: + DSn : in bit; + CSn : in bit; + RWn : in bit; + + -- Data and Adresses: + RS : in bit_vector(5 downto 1); + DATA_IN : in bit_vector(7 downto 0); + DATA_OUT : out bit_vector(7 downto 0); + DATA_OUT_EN : out bit; + + -- Interrupt control: + IACKn : in bit; + IEIn : in bit; + IEOn : out bit; + IRQn : out bit; + + -- Interrupt sources: + GP_INT : in bit_vector(7 downto 0); + + AER_4 : in bit; + AER_3 : in bit; + TAI : in bit; + TBI : in bit; + TA_PWM : in bit; + TB_PWM : in bit; + TIMER_A_INT : in bit; + TIMER_B_INT : in bit; + TIMER_C_INT : in bit; + TIMER_D_INT : in bit; + + RCV_ERR : in bit; + TRM_ERR : in bit; + RCV_BUF_F : in bit; + TRM_BUF_E : in bit + ); +end entity WF68901IP_INTERRUPTS; + +architecture BEHAVIOR of WF68901IP_INTERRUPTS is +-- Interrupt state machine: +type INT_STATES is (SCAN, REQUEST, VECTOR_OUT); +signal INT_STATE : INT_STATES; +-- The registers: +signal IERA : bit_vector(7 downto 0); +signal IERB : bit_vector(7 downto 0); +signal IPRA : bit_vector(7 downto 0); +signal IPRB : bit_vector(7 downto 0); +signal ISRA : bit_vector(7 downto 0); +signal ISRB : bit_vector(7 downto 0); +signal IMRA : bit_vector(7 downto 0); +signal IMRB : bit_vector(7 downto 0); +signal VR : bit_vector(7 downto 3); +-- Interconnect: +signal VECT_NUMBER : bit_vector(7 downto 0); +signal INT_SRC : bit_vector(15 downto 0); +signal INT_SRC_EDGE : bit_vector(15 downto 0); +signal INT_ENA : bit_vector(15 downto 0); +signal INT_MASK : bit_vector(15 downto 0); +signal INT_PENDING : bit_vector(15 downto 0); +signal INT_SERVICE : bit_vector(15 downto 0); +signal INT_PASS : bit_vector(15 downto 0); +signal INT_OUT : bit_vector(15 downto 0); +signal GP_INT_4 : bit; +signal GP_INT_3 : bit; +begin + -- Interrupt source for the GPI_4 and GPI_3 is normally the respective port pin. + -- But when the timers operate in their PWM modes, the GPI_4 and GPI_3 are associated + -- to timer A and timer B. + -- The xor logic provides polarity control for the interrupt transition. Be aware, + -- that the PWM signals cause an interrupt on the opposite transition like the + -- respective GPIP port pins (with the same AER settings). + --GP_INT_4 <= GP_INT(4) when TA_PWM = '0' else TAI xor AER_4; + --GP_INT_3 <= GP_INT(3) when TB_PWM = '0' else TBI xor AER_3; + GP_INT_4 <= GP_INT(4) when TA_PWM = '0' else TAI xnor AER_4; -- This should be correct. + GP_INT_3 <= GP_INT(3) when TB_PWM = '0' else TBI xnor AER_3; + + + -- Interrupt source priority sorted (15 = highest): + INT_SRC <= GP_INT(7 downto 6) & TIMER_A_INT & RCV_BUF_F & RCV_ERR & TRM_BUF_E & TRM_ERR & TIMER_B_INT & + GP_INT(5) & GP_INT_4 & TIMER_C_INT & TIMER_D_INT & GP_INT_3 & GP_INT(2 downto 0); + + INT_ENA <= IERA & IERB; + INT_MASK <= IMRA & IMRB; + INT_PENDING <= IPRA & IPRB; + INT_SERVICE <= ISRA & ISRB; + INT_OUT <= INT_PENDING and INT_MASK; -- Masking: + + -- Enable the daisy chain, if there is no pending interrupt and + -- the interrupt state machine is not in service. + IEOn <= '0' when INT_OUT = x"0000" and INT_STATE = SCAN else '1'; + + -- Interrupt request: + IRQn <= '0' when INT_OUT /= x"0000" and INT_STATE = REQUEST else '1'; + + EDGE_ENA: process(RESETn, CLK) + -- These are the 16 edge detectors of the 16 interrupt input sources. This + -- process also provides the disabling or enabling via the IERA and IERB registers. + variable LOCK : bit_vector(15 downto 0); + begin + if RESETn = '0' then + INT_SRC_EDGE <= x"0000"; + LOCK := x"0000"; + elsif CLK = '0' and CLK' event then + for i in 15 downto 0 loop + if INT_SRC(i) = '1' and INT_ENA(i) = '1' and LOCK(i) = '0' then + LOCK(i) := '1'; + INT_SRC_EDGE(i) <= '1'; + elsif INT_SRC(i) = '0' then + LOCK(i) := '0'; + INT_SRC_EDGE(i) <= '0'; + else + INT_SRC_EDGE(i) <= '0'; + end if; + end loop; + end if; + end process EDGE_ENA; + + INT_REGISTERS: process(RESETn, CLK) + begin + if RESETn = '0' then + IERA <= (others => '0'); + IERB <= (others => '0'); + IPRA <= (others => '0'); + IPRB <= (others => '0'); + ISRA <= (others => '0'); + ISRB <= (others => '0'); + IMRA <= (others => '0'); + IMRB <= (others => '0'); + elsif CLK = '1' and CLK' event then + if CSn = '0' and DSn = '0' and RWn = '0' then + case RS is + when "00011" => IERA <= DATA_IN; -- Enable A. + when "00100" => IERB <= DATA_IN; -- Enable B. + when "00101" => + -- Only a '0' can be written to the pending register. + for i in 7 downto 0 loop + if DATA_IN(i) = '0' then + IPRA(i) <= '0'; -- Pending A. + end if; + end loop; + when "00110" => + -- Only a '0' can be written to the pending register. + for i in 7 downto 0 loop + if DATA_IN(i) = '0' then + IPRB(i) <= '0'; -- Pending B. + end if; + end loop; + when "00111" => + -- Only a '0' can be written to the in service register. + for i in 7 downto 0 loop + if DATA_IN(i) = '0' then + ISRA(i) <= '0'; -- In Service A. + end if; + end loop; + when "01000" => + -- Only a '0' can be written to the in service register. + for i in 7 downto 0 loop + if DATA_IN(i) = '0' then + ISRB(i) <= '0'; -- In Service B. + end if; + end loop; + when "01001" => IMRA <= DATA_IN; -- Mask A. + when "01010" => IMRB <= DATA_IN; -- Mask B. + when "01011" => VR <= DATA_IN(7 downto 3); -- Vector register. + when others => null; + end case; + end if; + + -- Pending register: + -- set and clear bit logic. + for i in 15 downto 8 loop + if INT_SRC_EDGE(i) = '1' then + IPRA(i-8) <= '1'; + elsif INT_ENA(i) = '0' then + IPRA(i-8) <= '0'; -- Clear by disabling the channel. + elsif INT_PASS(i) = '1' then + IPRA(i-8) <= '0'; -- Clear by passing the interrupt. + end if; + end loop; + for i in 7 downto 0 loop + if INT_SRC_EDGE(i) = '1' then + IPRB(i) <= '1'; + elsif INT_ENA(i) = '0' then + IPRB(i) <= '0'; -- Clear by disabling the channel. + elsif INT_PASS(i) = '1' then + IPRB(i) <= '0'; -- Clear by passing the interrupt. + end if; + end loop; + + -- In-Service register: + -- Set bit logic, VR(3) is the service register enable. + for i in 15 downto 8 loop + if INT_OUT(i) = '1' and INT_PASS(i) = '1' and VR(3) = '1' then + ISRA(i-8) <= '1'; + end if; + end loop; + for i in 7 downto 0 loop + if INT_OUT(i) = '1' and INT_PASS(i) = '1' and VR(3) = '1' then + ISRB(i) <= '1'; + end if; + end loop; + end if; + end process INT_REGISTERS; + DATA_OUT_EN <= '1' when CSn = '0' and DSn = '0' and RWn = '1' and RS > "00010" and RS <= "01011" else '1' when INT_STATE = VECTOR_OUT else '0'; + + DATA_OUT <= IERA when CSn = '0' and DSn = '0' and RWn = '1' and RS = "00011" else + IERB when CSn = '0' and DSn = '0' and RWn = '1' and RS = "00100" else + IPRA when CSn = '0' and DSn = '0' and RWn = '1' and RS = "00101" else + IPRB when CSn = '0' and DSn = '0' and RWn = '1' and RS = "00110" else + ISRA when CSn = '0' and DSn = '0' and RWn = '1' and RS = "00111" else + ISRB when CSn = '0' and DSn = '0' and RWn = '1' and RS = "01000" else + IMRA when CSn = '0' and DSn = '0' and RWn = '1' and RS = "01001" else + IMRB when CSn = '0' and DSn = '0' and RWn = '1' and RS = "01010" else + VR & "000" when CSn = '0' and DSn = '0' and RWn = '1' and RS = "01011" else + VECT_NUMBER when INT_STATE = VECTOR_OUT else x"00"; + + P_INT_STATE : process(RESETn, CLK) + begin + if RESETn = '0' then + INT_STATE <= SCAN; + elsif CLK = '1' and CLK' event then + case INT_STATE is + when SCAN => + INT_PASS <= x"0000"; + -- Automatic End of Interrupt mode. Service register disabled. + -- The MFP does not respond for an interrupt acknowledge cycle for an uninitialized + -- vector number (VR(7 downto 4) = x"0"). + if INT_OUT /= x"0000" and VR(7 downto 4) /= x"0" and VR(3) = '0' and IEIn = '0' then + INT_STATE <= REQUEST; -- Non masked interrupt is pending. + -- The following 16 are the Software end of interrupt mode. Service register enabled. + -- The MFP does not respond for an interrupt acknowledge cycle for an uninitialized + -- vector number (VR(7 downto 4) = x"0"). The interrupts are prioritized. + elsif INT_OUT /= x"0000" and VR(7 downto 4) /= x"0" and VR(3) = '1' and IEIn = '0' then + if INT_OUT (15) = '1' and INT_SERVICE(15) = '0' then + INT_STATE <= REQUEST; + elsif INT_OUT (14) = '1' and INT_SERVICE(15 downto 14) = "00" then + INT_STATE <= REQUEST; + elsif INT_OUT (13) = '1' and INT_SERVICE(15 downto 13) = "000" then + INT_STATE <= REQUEST; + elsif INT_OUT (12) = '1' and INT_SERVICE(15 downto 12) = x"0" then + INT_STATE <= REQUEST; + elsif INT_OUT (11) = '1' and INT_SERVICE(15 downto 11) = x"0" & '0' then + INT_STATE <= REQUEST; + elsif INT_OUT (10) = '1' and INT_SERVICE(15 downto 10) = x"0" & "00" then + INT_STATE <= REQUEST; + elsif INT_OUT (9) = '1' and INT_SERVICE(15 downto 9) = x"0" & "000" then + INT_STATE <= REQUEST; + elsif INT_OUT (8) = '1' and INT_SERVICE(15 downto 8) = x"00" then + INT_STATE <= REQUEST; + elsif INT_OUT (7) = '1' and INT_SERVICE(15 downto 7) = x"00" & '0' then + INT_STATE <= REQUEST; + elsif INT_OUT (6) = '1' and INT_SERVICE(15 downto 6) = x"00" & "00" then + INT_STATE <= REQUEST; + elsif INT_OUT (5) = '1' and INT_SERVICE(15 downto 5) = x"00" & "000" then + INT_STATE <= REQUEST; + elsif INT_OUT (4) = '1' and INT_SERVICE(15 downto 4) = x"000" then + INT_STATE <= REQUEST; + elsif INT_OUT (3) = '1' and INT_SERVICE(15 downto 3) = x"000" & '0' then + INT_STATE <= REQUEST; + elsif INT_OUT (2) = '1' and INT_SERVICE(15 downto 2) = x"000" & "00" then + INT_STATE <= REQUEST; + elsif INT_OUT (1) = '1' and INT_SERVICE(15 downto 1) = x"000" & "000" then + INT_STATE <= REQUEST; + elsif INT_OUT (0) = '1' and INT_SERVICE(15 downto 0) = x"0000" then + INT_STATE <= REQUEST; + else + INT_STATE <= SCAN; -- Wait for interrupt. + end if; + else + INT_STATE <= SCAN; + end if; + when REQUEST => + if IACKn = '0' and DSn = '0' then -- Vectored interrupt mode. + INT_STATE <= VECTOR_OUT; -- Non masked interrupt is pending. + if INT_OUT(15) = '1' then + INT_PASS(15) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"F"; -- GPI 7. + elsif INT_OUT(14) = '1' then + INT_PASS(14) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"E"; -- GPI 6. + elsif INT_OUT(13) = '1' then + INT_PASS(13) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"D"; -- TIMER A. + elsif INT_OUT(12) = '1' then + INT_PASS(12) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"C"; -- Receive buffer full. + elsif INT_OUT(11) = '1' then + INT_PASS(11) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"B"; -- Receiver error. + elsif INT_OUT(10) = '1' then + INT_PASS(10) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"A"; -- Transmit buffer empty. + elsif INT_OUT(9) = '1' then + INT_PASS(9) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"9"; -- Transmit error. + elsif INT_OUT(8) = '1' then + INT_PASS(8) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"8"; -- Timer B. + elsif INT_OUT(7) = '1' then + INT_PASS(7) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"7"; -- GPI 5. + elsif INT_OUT(6) = '1' then + INT_PASS(6) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"6"; -- GPI 4. + elsif INT_OUT(5) = '1' then + INT_PASS(5) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"5"; -- Timer C. + elsif INT_OUT(4) = '1' then + INT_PASS(4) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"4"; -- Timer D. + elsif INT_OUT(3) = '1' then + INT_PASS(3) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"3"; -- GPI 3. + elsif INT_OUT(2) = '1' then + INT_PASS(2) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"2"; -- GPI 2. + elsif INT_OUT(1) = '1' then + INT_PASS(1) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"1"; -- GPI 1. + elsif INT_OUT(0) = '1' then + INT_PASS(0) <= '1'; VECT_NUMBER <= VR(7 downto 4) & x"0"; -- GPI 0. + end if; + -- Polled interrupt mode: End of interrupt by writing to the pending registers. + elsif CSn = '0' and DSn = '0' and RWn = '0' and (RS = "00101" or RS = "00110") then + INT_STATE <= SCAN; + else + INT_STATE <= REQUEST; -- Wait. + end if; + when VECTOR_OUT => + INT_PASS <= x"0000"; + if DSn = '1' or IACKn = '1' then + INT_STATE <= SCAN; -- Finished. + else + INT_STATE <= VECTOR_OUT; -- Wait for processor to read the vector. + end if; + end case; + end if; + end process P_INT_STATE; +end architecture BEHAVIOR; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd index 77ea5ef..dac4e9d 100644 --- a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd @@ -190,8 +190,8 @@ begin end if; end process DIG_PORTS; -- Set port direction to input or to output: - IO_A_EN <= '1' when CTRL_REG(6) = '1' else '0'; - IO_B_EN <= '1' when CTRL_REG(7) = '1' else '0'; + IO_A_EN <= '1' when CTRL_REG(6) = '1' else '0'; + IO_B_EN <= '1' when CTRL_REG(7) = '1' else '0'; IO_A_OUT <= PORT_A; IO_B_OUT <= PORT_B; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd.bak b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd.bak new file mode 100644 index 0000000..d81f23c --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd.bak @@ -0,0 +1,229 @@ +---------------------------------------------------------------------- +---- ---- +---- YM2149 compatible sound generator. ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- Model of the ST or STE's YM2149 sound generator. ---- +---- This IP core of the sound generator differs slightly from ---- +---- the original. Firstly it is a synchronous design without any ---- +---- latches (like assumed in the original chip). This required ---- +---- the introduction of a system adequate clock. In detail this ---- +---- SYS_CLK should on the one hand be fast enough to meet the ---- +---- timing requirements of the system's bus cycle and should one ---- +---- the other hand drive the PWM modules correctly. To meet both ---- +---- a SYS_CLK of 16MHz or above is recommended. ---- +---- Secondly, the original chip has an implemented DA converter. ---- +---- This feature is not possible in today's FPGAs. Therefore the ---- +---- converter is replaced by pulse width modulators. This solu- ---- +---- tion is very simple in comparison to other approaches like ---- +---- external DA converters with wave tables etc. The soltution ---- +---- with the pulse width modulators is probably not as accurate ---- +---- DAs with wavetables. For a detailed descrition of the hard- ---- +---- ware PWM filter look at the end of the wave file, where the ---- +---- pulse width modulators can be found. ---- +---- For a proper operation it is required, that the wave clock ---- +---- is lower than the system clock. A good choice is for example ---- +---- 2MHz for the wave clock and 16MHz for the system clock. ---- +---- ---- +---- Main module file. ---- +---- Top level file for use in systems on programmable chips. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Top level file provided for SOC (systems on programmable chips). +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- + +library ieee; +use ieee.std_logic_1164.all; +use work.wf2149ip_pkg.all; + +entity WF2149IP_TOP_SOC is + port( + + SYS_CLK : in bit; -- Read the inforation in the header! + RESETn : in bit; + + WAV_CLK : in bit; -- Read the inforation in the header! + SELn : in bit; + + BDIR : in bit; + BC2, BC1 : in bit; + + A9n, A8 : in bit; + DA_IN : in std_logic_vector(7 downto 0); + DA_OUT : out std_logic_vector(7 downto 0); + DA_EN : out bit; + + IO_A_IN : in bit_vector(7 downto 0); + IO_A_OUT : out bit_vector(7 downto 0); + IO_A_EN : out bit; + IO_B_IN : in bit_vector(7 downto 0); + IO_B_OUT : out bit_vector(7 downto 0); + IO_B_EN : out bit; + + OUT_A : out bit; -- Analog (PWM) outputs. + OUT_B : out bit; + OUT_C : out bit + ); +end WF2149IP_TOP_SOC; + +architecture STRUCTURE of WF2149IP_TOP_SOC is +signal BUSCYCLE : BUSCYCLES; +signal DATA_OUT_I : std_logic_vector(7 downto 0); +signal DATA_EN_I : bit; +signal WAV_STRB : bit; +signal ADR_I : bit_vector(3 downto 0); +signal CTRL_REG : bit_vector(7 downto 0); +signal PORT_A : bit_vector(7 downto 0); +signal PORT_B : bit_vector(7 downto 0); +begin + P_WAVSTRB: process(RESETn, SYS_CLK) + variable LOCK : boolean; + variable TMP : bit; + begin + if RESETn = '0' then + LOCK := false; + TMP := '0'; + elsif SYS_CLK = '1' and SYS_CLK' event then + if WAV_CLK = '1' and LOCK = false then + LOCK := true; + TMP := not TMP; -- Divider by 2. + case SELn is + when '1' => WAV_STRB <= '1'; + when others => WAV_STRB <= TMP; + end case; + elsif WAV_CLK = '0' then + LOCK := false; + WAV_STRB <= '0'; + else + WAV_STRB <= '0'; + end if; + end if; + end process P_WAVSTRB; + + with BDIR & BC2 & BC1 select + BUSCYCLE <= INACTIVE when "000" | "010" | "101", + ADDRESS when "001" | "100" | "111", + R_READ when "011", + R_WRITE when "110"; + + ADDRESSLATCH: process(RESETn, SYS_CLK) + -- This process is responsible to store the desired register + -- address. The default (after reset) is channel A fine tone + -- adjustment. + begin + if RESETn = '0' then + ADR_I <= (others => '0'); + elsif SYS_CLK = '1' and SYS_CLK' event then + if BUSCYCLE = ADDRESS and A9n = '0' and A8 = '1' and DA_IN(7 downto 4) = x"0" then + ADR_I <= To_BitVector(DA_IN(3 downto 0)); + end if; + end if; + end process ADDRESSLATCH; + + P_CTRL_REG: process(RESETn, SYS_CLK) + -- THIS is the Control register for the mixer and for the I/O ports. + begin + if RESETn = '0' then + CTRL_REG <= x"00"; + elsif SYS_CLK = '1' and SYS_CLK' event then + if BUSCYCLE = R_WRITE and ADR_I = x"7" then + CTRL_REG <= To_BitVector(DA_IN); + end if; + end if; + end process P_CTRL_REG; + + DIG_PORTS: process(RESETn, SYS_CLK) + begin + if RESETn = '0' then + PORT_A <= x"00"; + PORT_B <= x"00"; + elsif SYS_CLK = '1' and SYS_CLK' event then + if BUSCYCLE = R_WRITE and ADR_I = x"E" then + PORT_A <= To_BitVector(DA_IN); + elsif BUSCYCLE = R_WRITE and ADR_I = x"F" then + PORT_B <= To_BitVector(DA_IN); + end if; + end if; + end process DIG_PORTS; + -- Set port direction to input or to output: + IO_A_EN <= '1' when CTRL_REG(6) = '1' else '1'; --0 + IO_B_EN <= '1' when CTRL_REG(7) = '1' else '1'; --0 + IO_A_OUT <= PORT_A; + IO_B_OUT <= PORT_B; + + I_PSG_WAVE: WF2149IP_WAVE + port map( + RESETn => RESETn, + SYS_CLK => SYS_CLK, + + WAV_STRB => WAV_STRB, + + ADR => ADR_I, + DATA_IN => DA_IN, + DATA_OUT => DATA_OUT_I, + DATA_EN => DATA_EN_I, + + BUSCYCLE => BUSCYCLE, + CTRL_REG => CTRL_REG(5 downto 0), + + OUT_A => OUT_A, + OUT_B => OUT_B, + OUT_C => OUT_C + ); + + -- Read the ports and registers: + DA_EN <= '1' when DATA_EN_I = '1' else + '1' when BUSCYCLE = R_READ and ADR_I = x"7" else + '1' when BUSCYCLE = R_READ and ADR_I = x"E" else + '1' when BUSCYCLE = R_READ and ADR_I = x"F" else '0'; + + DA_OUT <= DATA_OUT_I when DATA_EN_I = '1' else -- WAV stuff. + To_StdLogicVector(IO_A_IN) when BUSCYCLE = R_READ and ADR_I = x"E" else + To_StdLogicVector(IO_B_IN) when BUSCYCLE = R_READ and ADR_I = x"F" else + To_StdLogicVector(CTRL_REG) when BUSCYCLE = R_READ and ADR_I = x"7" else (others => '0'); + +end STRUCTURE; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd index e60cc43..5ce2f2e 100644 --- a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd @@ -67,7 +67,7 @@ use ieee.std_logic_unsigned.all; entity WF6850IP_CTRL_STATUS is port ( - CLK : in bit; + CLK : in std_logic; RESETn : in bit; CS : in bit_vector(2 downto 0); -- Active if "011". @@ -94,7 +94,7 @@ entity WF6850IP_CTRL_STATUS is CDS : out bit_vector(1 downto 0); -- Clock control. WS : out bit_vector(2 downto 0); -- Word select. TC : out bit_vector(1 downto 0); -- Transmit control. - IRQn : out bit -- Interrupt request. + IRQn : buffer bit -- Interrupt request. ); end entity WF6850IP_CTRL_STATUS; @@ -102,19 +102,14 @@ architecture BEHAVIOR of WF6850IP_CTRL_STATUS is signal CTRL_REG : bit_vector(7 downto 0); signal STATUS_REG : bit_vector(7 downto 0); signal RIE : bit; -signal IRQ_I : bit; signal CTS_In : bit; signal DCD_In : bit; signal DCD_FLAGn : bit; begin - P_SAMPLE: process - begin - wait until CLK = '0' and CLK' event; - CTS_In <= CTSn; -- Sample CTSn on the negative clock edge. - DCD_In <= DCDn; -- Sample DCDn on the negative clock edge. - end process P_SAMPLE; + CTS_In <= CTSn; + DCD_In <= DCDn; -- immer 0 - STATUS_REG(7) <= IRQ_I; + STATUS_REG(7) <= not IRQn; STATUS_REG(6) <= PE; STATUS_REG(5) <= OVR; STATUS_REG(4) <= FE; @@ -123,8 +118,8 @@ begin STATUS_REG(1) <= TDRE and not CTS_In; -- No TDRE for CTSn = '1'. STATUS_REG(0) <= RDRF and not DCD_In; -- DCDn = '1' indicates empty. - DATA_OUT <= STATUS_REG when CS = "011" and RWn = '1' and RS = '0' and E = '1' else (others => '0'); - DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '0' and E = '1' else '0'; + DATA_OUT <= STATUS_REG when CS = "011" and RWn = '1' and RS = '0' else (others => '0'); + DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '0' else '0'; MCLR <= '1' when CTRL_REG(1 downto 0) = "11" else '0'; RTSn <= '0' when CTRL_REG(6 downto 5) /= "10" else '1'; @@ -134,110 +129,73 @@ begin TC <= CTRL_REG(6 downto 5); RIE <= CTRL_REG(7); - P_IRQ: process - variable DCD_OVR_LOCK : boolean; - variable DCD_LOCK : boolean; - variable DCD_TRANS : boolean; - begin - wait until CLK = '1' and CLK' event; - if RESETn = '0' then - DCD_OVR_LOCK := false; - IRQn <= '1'; - IRQ_I <= '0'; - elsif CS = "011" and RWn = '1' and RS = '0' and E = '1' then - DCD_OVR_LOCK := false; -- Enable reset by reading the status. + P_IRQ: process(CLK) + begin + if rising_edge(CLK) then + if RESETn = '0' or MCLR = '1' then + IRQn <= '1'; + else + -- Transmitter interrupt: + if TDRE = '1' and CTRL_REG(6 downto 5) = "01" then + IRQn <= '0'; + end if; + -- Receiver interrupts: + if RDRF = '1' and RIE = '1' then + IRQn <= '0'; + end if; + -- Overrun + if OVR = '1' and RIE = '1' then + IRQn <= '0'; + end if; + -- The reset of the IRQ status flag: + -- Clear by writing to the transmit data register. + -- Clear by reading the receive data register. + if CS = "011" and RS = '1' then + IRQn <= '1'; + end if; + end if; end if; - - -- Clear interrupts when disabled. - if CTRL_REG(7) = '0' then - IRQn <= '1'; - IRQ_I <= '0'; - elsif CTRL_REG(6 downto 5) /= "01" then - IRQn <= '1'; - IRQ_I <= '0'; - end if; - - -- Transmitter interrupt: - if TDRE = '1' and CTRL_REG(6 downto 5) = "01" and CTS_In = '0' then - IRQn <= '0'; - IRQ_I <= '1'; - elsif CS = "011" and RWn = '0' and RS = '1' and E = '1' then - IRQn <= '1'; -- Clear by writing to the transmit data register. - end if; - - -- Receiver interrupts: - if RDRF = '1' and RIE = '1' and DCD_In = '0' then - IRQn <= '0'; - IRQ_I <= '1'; - elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' then - IRQn <= '1'; -- Clear by reading the receive data register. - end if; - - if OVR = '1' and RIE = '1' then - IRQn <= '0'; - IRQ_I <= '1'; - DCD_OVR_LOCK := true; - elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' and DCD_OVR_LOCK = false then - IRQn <= '1'; -- Clear by reading the receive data register after the status. - end if; - - if DCD_In = '1' and RIE = '1' and DCD_TRANS = false then - IRQn <= '0'; - IRQ_I <= '1'; - -- DCD_TRANS is used to detect a low to high transition of DCDn. - DCD_TRANS := true; - DCD_OVR_LOCK := true; - elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' and DCD_OVR_LOCK = false then - IRQn <= '1'; -- Clear by reading the receive data register after the status. - elsif DCD_In = '0' then - DCD_TRANS := false; - end if; - - -- The reset of the IRQ status flag: - -- Clear by writing to the transmit data register. - -- Clear by reading the receive data register. - if CS = "011" and RS = '1' and E = '1' then - IRQ_I <= '0'; - end if; end process P_IRQ; - CONTROL: process + CONTROL: process(CLK) begin - wait until CLK = '1' and CLK' event; - if RESETn = '0' then - CTRL_REG <= "01000000"; - elsif CS = "011" and RWn = '0' and RS = '0' and E = '1' then - CTRL_REG <= DATA_IN; + if rising_edge(CLK) then + if RESETn = '0' then + CTRL_REG <= "01000000"; + elsif CS = "011" and RWn = '0' and RS = '0' then + CTRL_REG <= DATA_IN; + end if; end if; end process CONTROL; - P_DCD: process + P_DCD: process(CLK) -- This process is some kind of tricky. Refer to the MC6850 data -- sheet for more information. variable READ_LOCK : boolean; variable DCD_RELEASE : boolean; begin - wait until CLK = '1' and CLK' event; - if RESETn = '0' then - DCD_FLAGn <= '0'; -- This interrupt source must initialise low. - READ_LOCK := true; - DCD_RELEASE := false; - elsif MCLR = '1' then - DCD_FLAGn <= DCD_In; - READ_LOCK := true; - elsif DCD_In = '1' then - DCD_FLAGn <= '1'; - elsif CS = "011" and RWn = '1' and RS = '0' and E = '1' then - READ_LOCK := false; -- Un-READ_LOCK if receiver data register is read. - elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' and READ_LOCK = false then - -- Clear if receiver status register read access. - -- After data register has ben read and READ_LOCK again. - DCD_RELEASE := true; - READ_LOCK := true; - DCD_FLAGn <= DCD_In; - elsif DCD_In = '0' and DCD_RELEASE = true then - DCD_FLAGn <= '0'; - DCD_RELEASE := false; + if rising_edge(CLK) then + if RESETn = '0' then + DCD_FLAGn <= '0'; -- This interrupt source must initialise low. + READ_LOCK := true; + DCD_RELEASE := false; + elsif MCLR = '1' then + DCD_FLAGn <= DCD_In; + READ_LOCK := true; + elsif DCD_In = '1' then + DCD_FLAGn <= '1'; + elsif CS = "011" and RWn = '1' and RS = '0' then + READ_LOCK := false; -- Un-READ_LOCK if receiver data register is read. + elsif CS = "011" and RWn = '1' and RS = '1' and READ_LOCK = false then + -- Clear if receiver status register read access. + -- After data register has ben read and READ_LOCK again. + DCD_RELEASE := true; + READ_LOCK := true; + DCD_FLAGn <= DCD_In; + elsif DCD_In = '0' and DCD_RELEASE = true then + DCD_FLAGn <= '0'; + DCD_RELEASE := false; + end if; end if; end process P_DCD; end architecture BEHAVIOR; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd.bak b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd.bak index a0ea9e4..2e85cdd 100644 --- a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd.bak +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd.bak @@ -67,7 +67,7 @@ use ieee.std_logic_unsigned.all; entity WF6850IP_CTRL_STATUS is port ( - CLK : in bit; + CLK : in std_logic; RESETn : in bit; CS : in bit_vector(2 downto 0); -- Active if "011". @@ -94,7 +94,7 @@ entity WF6850IP_CTRL_STATUS is CDS : out bit_vector(1 downto 0); -- Clock control. WS : out bit_vector(2 downto 0); -- Word select. TC : out bit_vector(1 downto 0); -- Transmit control. - IRQn : out bit -- Interrupt request. + IRQn : buffer bit -- Interrupt request. ); end entity WF6850IP_CTRL_STATUS; @@ -102,19 +102,14 @@ architecture BEHAVIOR of WF6850IP_CTRL_STATUS is signal CTRL_REG : bit_vector(7 downto 0); signal STATUS_REG : bit_vector(7 downto 0); signal RIE : bit; -signal IRQ_I : bit; signal CTS_In : bit; signal DCD_In : bit; signal DCD_FLAGn : bit; begin - P_SAMPLE: process - begin - wait until CLK = '0' and CLK' event; - CTS_In <= CTSn; -- Sample CTSn on the negative clock edge. - DCD_In <= DCDn; -- Sample DCDn on the negative clock edge. - end process P_SAMPLE; + CTS_In <= CTSn; + DCD_In <= DCDn; -- immer 0 - STATUS_REG(7) <= IRQ_I; + STATUS_REG(7) <= not IRQn; STATUS_REG(6) <= PE; STATUS_REG(5) <= OVR; STATUS_REG(4) <= FE; @@ -123,8 +118,8 @@ begin STATUS_REG(1) <= TDRE and not CTS_In; -- No TDRE for CTSn = '1'. STATUS_REG(0) <= RDRF and not DCD_In; -- DCDn = '1' indicates empty. - DATA_OUT <= STATUS_REG when CS = "011" and RWn = '1' and RS = '0' and E = '1' else (others => '0'); - DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '0' and E = '1' else '0'; + DATA_OUT <= STATUS_REG when CS = "011" and RWn = '1' and RS = '0' else (others => '0'); + DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '0' else '0'; MCLR <= '1' when CTRL_REG(1 downto 0) = "11" else '0'; RTSn <= '0' when CTRL_REG(6 downto 5) /= "10" else '1'; @@ -134,110 +129,85 @@ begin TC <= CTRL_REG(6 downto 5); RIE <= CTRL_REG(7); - P_IRQ: process - variable DCD_OVR_LOCK : boolean; - variable DCD_LOCK : boolean; - variable DCD_TRANS : boolean; - begin - wait until CLK = '1' and CLK' event; - if RESETn = '0' then - DCD_OVR_LOCK := false; - IRQn <= '1'; - IRQ_I <= '0'; - elsif CS = "011" and RWn = '1' and RS = '0' and E = '1' then - DCD_OVR_LOCK := false; -- Enable reset by reading the status. + P_IRQ: process(CLK) + variable irq_v : std_logic_vector(3 downto 0); + begin + if rising_edge(CLK) then + if RESETn = '0' or MCLR = '1' then + irq_v := x"0"; + IRQn <= '1'; + else + -- Transmitter interrupt: + if TDRE = '1' and CTRL_REG(6 downto 5) = "01" then + if irq_v = x"F" then + irq_v := irq_v + 1; + end if; + -- Receiver interrupts: + elsif RDRF = '1' and RIE = '1' then + if irq_v < 15 then + irq_v := irq_v + 1; + end if; + -- Overrun + elsif OVR = '1' and RIE = '1' then + if irq_v < 15 then + irq_v := irq_v + 1; + end if; + else + if irq_v > 0 then + irq_v := irq_v - 1; + end if; + end if; + if irq_v < 8 then + IRQn <= '1'; + else + IRQn <= '0'; + end if; + -- The reset of the IRQ status flag: + -- Clear by writing to the transmit data register. + -- Clear by reading the receive data register. + end if; end if; - --- Clear interrupts when disabled. -if CTRL_REG(7) = '0' then - IRQn <= '1'; - IRQ_I <= '0'; -elsif CTRL_REG(6 downto 5) /= "01" then - IRQn <= '1'; - IRQ_I <= '0'; -end if; - - -- Transmitter interrupt: - if TDRE = '1' and CTRL_REG(6 downto 5) = "01" and CTS_In = '0' then - IRQn <= '0'; - IRQ_I <= '1'; - elsif CS = "011" and RWn = '0' and RS = '1' and E = '1' then - IRQn <= '1'; -- Clear by writing to the transmit data register. - end if; - - -- Receiver interrupts: - if RDRF = '1' and RIE = '1' and DCD_In = '0' then - IRQn <= '0'; - IRQ_I <= '1'; - elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' then - IRQn <= '1'; -- Clear by reading the receive data register. - end if; - - if OVR = '1' and RIE = '1' then - IRQn <= '0'; - IRQ_I <= '1'; - DCD_OVR_LOCK := true; - elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' and DCD_OVR_LOCK = false then - IRQn <= '1'; -- Clear by reading the receive data register after the status. - end if; - - if DCD_In = '1' and RIE = '1' and DCD_TRANS = false then - IRQn <= '0'; - IRQ_I <= '1'; - -- DCD_TRANS is used to detect a low to high transition of DCDn. - DCD_TRANS := true; - DCD_OVR_LOCK := true; - elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' and DCD_OVR_LOCK = false then - IRQn <= '1'; -- Clear by reading the receive data register after the status. - elsif DCD_In = '0' then - DCD_TRANS := false; - end if; - - -- The reset of the IRQ status flag: - -- Clear by writing to the transmit data register. - -- Clear by reading the receive data register. - if CS = "011" and RS = '1' and E = '1' then - IRQ_I <= '0'; - end if; end process P_IRQ; - CONTROL: process + CONTROL: process(CLK) begin - wait until CLK = '1' and CLK' event; - if RESETn = '0' then - CTRL_REG <= "01000000"; - elsif CS = "011" and RWn = '0' and RS = '0' and E = '1' then - CTRL_REG <= DATA_IN; + if rising_edge(CLK) then + if RESETn = '0' then + CTRL_REG <= "01000000"; + elsif CS = "011" and RWn = '0' and RS = '0' then + CTRL_REG <= DATA_IN; + end if; end if; end process CONTROL; - P_DCD: process + P_DCD: process(CLK) -- This process is some kind of tricky. Refer to the MC6850 data -- sheet for more information. variable READ_LOCK : boolean; variable DCD_RELEASE : boolean; begin - wait until CLK = '1' and CLK' event; - if RESETn = '0' then - DCD_FLAGn <= '0'; -- This interrupt source must initialise low. - READ_LOCK := true; - DCD_RELEASE := false; - elsif MCLR = '1' then - DCD_FLAGn <= DCD_In; - READ_LOCK := true; - elsif DCD_In = '1' then - DCD_FLAGn <= '1'; - elsif CS = "011" and RWn = '1' and RS = '0' and E = '1' then - READ_LOCK := false; -- Un-READ_LOCK if receiver data register is read. - elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' and READ_LOCK = false then - -- Clear if receiver status register read access. - -- After data register has ben read and READ_LOCK again. - DCD_RELEASE := true; - READ_LOCK := true; - DCD_FLAGn <= DCD_In; - elsif DCD_In = '0' and DCD_RELEASE = true then - DCD_FLAGn <= '0'; - DCD_RELEASE := false; + if rising_edge(CLK) then + if RESETn = '0' then + DCD_FLAGn <= '0'; -- This interrupt source must initialise low. + READ_LOCK := true; + DCD_RELEASE := false; + elsif MCLR = '1' then + DCD_FLAGn <= DCD_In; + READ_LOCK := true; + elsif DCD_In = '1' then + DCD_FLAGn <= '1'; + elsif CS = "011" and RWn = '1' and RS = '0' then + READ_LOCK := false; -- Un-READ_LOCK if receiver data register is read. + elsif CS = "011" and RWn = '1' and RS = '1' and READ_LOCK = false then + -- Clear if receiver status register read access. + -- After data register has ben read and READ_LOCK again. + DCD_RELEASE := true; + READ_LOCK := true; + DCD_FLAGn <= DCD_In; + elsif DCD_In = '0' and DCD_RELEASE = true then + DCD_FLAGn <= '0'; + DCD_RELEASE := false; + end if; end if; end process P_DCD; end architecture BEHAVIOR; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive - Kopie.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive - Kopie.vhd new file mode 100644 index 0000000..c6626df --- /dev/null +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive - Kopie.vhd @@ -0,0 +1,419 @@ +---------------------------------------------------------------------- +---- ---- +---- 6850 compatible IP Core ---- +---- ---- +---- This file is part of the SUSKA ATARI clone project. ---- +---- http://www.experiment-s.de ---- +---- ---- +---- Description: ---- +---- UART 6850 compatible IP core ---- +---- ---- +---- 6850's receiver unit. ---- +---- ---- +---- ---- +---- To Do: ---- +---- - ---- +---- ---- +---- Author(s): ---- +---- - Wolfgang Foerster, wf@experiment-s.de; wf@inventronik.de ---- +---- ---- +---------------------------------------------------------------------- +---- ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- +---- ---- +---- This source file may be used and distributed without ---- +---- restriction provided that this copyright statement is not ---- +---- removed from the file and that any derivative work contains ---- +---- the original copyright notice and the associated disclaimer. ---- +---- ---- +---- This source file is free software; you can redistribute it ---- +---- and/or modify it under the terms of the GNU Lesser General ---- +---- Public License as published by the Free Software Foundation; ---- +---- either version 2.1 of the License, or (at your option) any ---- +---- later version. ---- +---- ---- +---- This source is distributed in the hope that it will be ---- +---- useful, but WITHOUT ANY WARRANTY; without even the implied ---- +---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ---- +---- PURPOSE. See the GNU Lesser General Public License for more ---- +---- details. ---- +---- ---- +---- You should have received a copy of the GNU Lesser General ---- +---- Public License along with this source; if not, download it ---- +---- from http://www.gnu.org/licenses/lgpl.html ---- +---- ---- +---------------------------------------------------------------------- +-- +-- Revision History +-- +-- Revision 2K6A 2006/06/03 WF +-- Initial Release. +-- Revision 2K6B 2006/11/07 WF +-- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. +-- + +library ieee; +use ieee.std_logic_1164.all; +use ieee.std_logic_unsigned.all; + +entity WF6850IP_RECEIVE is + port ( + CLK : in bit; + RESETn : in bit; + MCLR : in bit; + + CS : in bit_vector(2 downto 0); + E : in bit; + RWn : in bit; + RS : in bit; + + DATA_OUT : out bit_vector(7 downto 0); + DATA_EN : out bit; + + WS : in bit_vector(2 downto 0); + CDS : in bit_vector(1 downto 0); + + RXCLK : in bit; + RXDATA : in bit; + + RDRF : buffer bit; + OVR : out bit; + PE : out bit; + FE : out bit + ); +end entity WF6850IP_RECEIVE; + +architecture BEHAVIOR of WF6850IP_RECEIVE is +type RCV_STATES is (IDLE, WAIT_START, SAMPLE, PARITY, STOP1, STOP2, SYNC); +signal RCV_STATE, RCV_NEXT_STATE : RCV_STATES; +signal RXDATA_I : bit; +signal RXDATA_S : bit; +signal DATA_REG : bit_vector(7 downto 0); +signal SHIFT_REG : bit_vector(7 downto 0); +signal CLK_STRB : bit; +signal BITCNT : std_logic_vector(2 downto 0); +begin + P_SAMPLE: process + -- This filter provides a synchronisation to the system + -- clock, even for random baud rates of the received data + -- stream. + variable FLT_TMP : integer range 0 to 2; + begin + wait until CLK = '1' and CLK' event; + -- + RXDATA_I <= RXDATA; + -- + if RXDATA_I = '1' and FLT_TMP < 2 then + FLT_TMP := FLT_TMP + 1; + elsif RXDATA_I = '1' then + RXDATA_S <= '1'; + elsif RXDATA_I = '0' and FLT_TMP > 0 then + FLT_TMP := FLT_TMP - 1; + elsif RXDATA_I = '0' then + RXDATA_S <= '0'; + end if; + end process P_SAMPLE; + + CLKDIV: process + variable CLK_LOCK : boolean; + variable STRB_LOCK : boolean; + variable CLK_DIVCNT : std_logic_vector(6 downto 0); + begin + wait until CLK = '1' and CLK' event; + if CDS = "00" then -- Divider off. + if RXCLK = '1' and STRB_LOCK = false then + CLK_STRB <= '1'; + STRB_LOCK := true; + elsif RXCLK = '0' then + CLK_STRB <= '0'; + STRB_LOCK := false; + else + CLK_STRB <= '0'; + end if; + elsif RCV_STATE = IDLE then + -- Preset the CLKDIV with the start delays. + if CDS = "01" then + CLK_DIVCNT := "0001000"; -- Half of div by 16 mode. + elsif CDS = "10" then + CLK_DIVCNT := "0100000"; -- Half of div by 64 mode. + end if; + CLK_STRB <= '0'; + else + if CLK_DIVCNT > "0000000" and RXCLK = '1' and CLK_LOCK = false then + CLK_DIVCNT := CLK_DIVCNT - '1'; + CLK_STRB <= '0'; + CLK_LOCK := true; + elsif CDS = "01" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "0010000"; -- Div by 16 mode. + -- + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif CDS = "10" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "1000000"; -- Div by 64 mode. + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif RXCLK = '0' then + CLK_LOCK := false; + STRB_LOCK := false; + CLK_STRB <= '0'; + else + CLK_STRB <= '0'; + end if; + end if; + end process CLKDIV; + + DATAREG: process(RESETn, CLK) + begin + if RESETn = '0' then + DATA_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + DATA_REG <= x"00"; + elsif RCV_STATE = SYNC and WS(2) = '0' and RDRF = '0' then -- 7 bit data. + -- Transfer from shift- to data register only if + -- data register is empty (RDRF = '0'). + DATA_REG <= '0' & SHIFT_REG(7 downto 1); + elsif RCV_STATE = SYNC and WS(2) = '1' and RDRF = '0' then -- 8 bit data. + -- Transfer from shift- to data register only if + -- data register is empty (RDRF = '0'). + DATA_REG <= SHIFT_REG; + end if; + end if; + end process DATAREG; + DATA_OUT <= DATA_REG when CS = "011" and RWn = '1' and RS = '1' and E = '1' else (others => '0'); + DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '1' and E = '1' else '0'; + + SHIFTREG: process(RESETn, CLK) + begin + if RESETn = '0' then + SHIFT_REG <= x"00"; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + SHIFT_REG <= x"00"; + elsif RCV_STATE = SAMPLE and CLK_STRB = '1' then + SHIFT_REG <= RXDATA_S & SHIFT_REG(7 downto 1); -- Shift right. + end if; + end if; + end process SHIFTREG; + + P_BITCNT: process + begin + wait until CLK = '1' and CLK' event; + if RCV_STATE = SAMPLE and CLK_STRB = '1' then + BITCNT <= BITCNT + '1'; + elsif RCV_STATE /= SAMPLE then + BITCNT <= (others => '0'); + end if; + end process P_BITCNT; + + FRAME_ERR: process(RESETn, CLK) + -- This module detects a framing error + -- during stop bit 1 and stop bit 2. + variable FE_I: bit; + begin + if RESETn = '0' then + FE_I := '0'; + FE <= '0'; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + FE_I := '0'; + FE <= '0'; + elsif CLK_STRB = '1' then + if RCV_STATE = STOP1 and RXDATA_S = '0' then + FE_I := '1'; + elsif RCV_STATE = STOP2 and RXDATA_S = '0' then + FE_I := '1'; + elsif RCV_STATE = STOP1 or RCV_STATE = STOP2 then + FE_I := '0'; -- Error resets when correct data appears. + end if; + end if; + if RCV_STATE = SYNC then + FE <= FE_I; -- Update the FE every SYNC time. + end if; + end if; + end process FRAME_ERR; + + OVERRUN: process(RESETn, CLK) + variable OVR_I : bit; + variable FIRST_READ : boolean; + begin + if RESETn = '0' then + OVR_I := '0'; + OVR <= '0'; + FIRST_READ := false; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + OVR_I := '0'; + OVR <= '0'; + FIRST_READ := false; + elsif CLK_STRB = '1' and RCV_STATE = STOP1 then + -- Overrun appears if RDRF is '1' in this state. + OVR_I := RDRF; + end if; + if CS = "011" and RWn = '1' and RS = '1' then + -- If an overrun was detected, the concerning flag is + -- set when the valid data word in the receiver data + -- register is read. Thereafter the RDRF flag is reset + -- and the overrun disappears (OVR_I goes low) after + -- a second read (in time) of the receiver data register. + if FIRST_READ = false then + if OVR_I = '1' then + OVR <= '1'; + OVR_I := '0'; + FIRST_READ := true; + else + OVR <= '0'; + end if; + end if; + else + FIRST_READ := false; + end if; + end if; + end process OVERRUN; + + PARITY_TEST: process(RESETn, CLK) + variable PAR_TMP : bit; + variable PE_I : bit; + begin + if RESETn = '0' then + PE <= '0'; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + PE <= '0'; + elsif CLK_STRB = '1' then -- Sample parity on clock strobe. + PE_I := '0'; -- Initialise. + if RCV_STATE = PARITY then + for i in 1 to 7 loop + if i = 1 then + PAR_TMP := SHIFT_REG(i-1) xor SHIFT_REG(i); + else + PAR_TMP := PAR_TMP xor SHIFT_REG(i); + end if; + end loop; + if WS = "000" or WS = "010" or WS = "110" then -- Even parity. + PE_I := PAR_TMP xor RXDATA_S; + elsif WS = "001" or WS = "011" or WS = "111" then -- Odd parity. + PE_I := not PAR_TMP xor RXDATA_S; + else -- No parity for WS = "100" and WS = "101". + PE_I := '0'; + end if; + end if; + end if; + -- Transmit the parity flag together with the data + -- In other words: no parity to the status register + -- when RDRF inhibits the data transfer to the + -- receiver data register. + if RCV_STATE = SYNC and RDRF = '0' then + PE <= PE_I; + elsif CS = "011" and RWn = '1' and RS = '1' then + PE <= '0'; -- Clear when reading the data register. + end if; + end if; + end process PARITY_TEST; + + P_RDRF: process(RESETn, CLK) + -- Receive data register full flag. + begin + if RESETn = '0' then + RDRF <= '0'; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + RDRF <= '0'; + elsif RCV_STATE = SYNC then + RDRF <= '1'; -- Data register is full until now! + elsif CS = "011" and RWn = '1' and RS = '1' then + RDRF <= '0'; -- After reading the data register ... + end if; + end if; + end process P_RDRF; + + RCV_STATEREG: process(RESETn, CLK) + begin + if RESETn = '0' then + RCV_STATE <= IDLE; + elsif CLK = '1' and CLK' event then + if MCLR = '1' then + RCV_STATE <= IDLE; + else + RCV_STATE <= RCV_NEXT_STATE; + end if; + end if; + end process RCV_STATEREG; + + RCV_STATEDEC: process(RCV_STATE, RXDATA_S, CDS, WS, BITCNT, CLK_STRB) + begin + case RCV_STATE is + when IDLE => + if RXDATA_S = '0' and CDS = "00" then + RCV_NEXT_STATE <= SAMPLE; -- Startbit detected in div by 1 mode. + elsif RXDATA_S = '0' and CDS = "01" then + RCV_NEXT_STATE <= WAIT_START; -- Startbit detected in div by 16 mode. + elsif RXDATA_S = '0' and CDS = "10" then + RCV_NEXT_STATE <= WAIT_START; -- Startbit detected in div by 64 mode. + else + RCV_NEXT_STATE <= IDLE; -- No startbit; sleep well :-) + end if; + when WAIT_START => + if CLK_STRB = '1' then + if RXDATA_S = '0' then + RCV_NEXT_STATE <= SAMPLE; -- Start condition in no div by 1 modes. + else + RCV_NEXT_STATE <= IDLE; -- No valid start condition, go back. + end if; + else + RCV_NEXT_STATE <= WAIT_START; -- Stay. + end if; + when SAMPLE => + if CLK_STRB = '1' then + if BITCNT < "110" and WS(2) = '0' then + RCV_NEXT_STATE <= SAMPLE; -- Go on sampling 7 data bits. + elsif BITCNT < "111" and WS(2) = '1' then + RCV_NEXT_STATE <= SAMPLE; -- Go on sampling 8 data bits. + elsif WS = "100" or WS = "101" then + RCV_NEXT_STATE <= STOP1; -- No parity check enabled. + else + RCV_NEXT_STATE <= PARITY; -- Parity enabled. + end if; + else + RCV_NEXT_STATE <= SAMPLE; -- Stay in sample mode. + end if; + when PARITY => + if CLK_STRB = '1' then + RCV_NEXT_STATE <= STOP1; + else + RCV_NEXT_STATE <= PARITY; + end if; + when STOP1 => + if CLK_STRB = '1' then + if RXDATA_S = '0' then + RCV_NEXT_STATE <= SYNC; -- Framing error detected. + elsif WS = "000" or WS = "001" or WS = "100" then + RCV_NEXT_STATE <= STOP2; -- Two stop bits selected. + else + RCV_NEXT_STATE <= SYNC; -- One stop bit selected. + end if; + else + RCV_NEXT_STATE <= STOP1; + end if; + when STOP2 => + if CLK_STRB = '1' then + RCV_NEXT_STATE <= SYNC; + else + RCV_NEXT_STATE <= STOP2; + end if; + when SYNC => + RCV_NEXT_STATE <= IDLE; + end case; + end process RCV_STATEDEC; +end architecture BEHAVIOR; + diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd index 755e018..9461136 100644 --- a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd @@ -60,7 +60,7 @@ use ieee.std_logic_unsigned.all; entity WF6850IP_RECEIVE is port ( - CLK : in bit; + CLK : in std_logic; RESETn : in bit; MCLR : in bit; @@ -95,124 +95,127 @@ signal SHIFT_REG : bit_vector(7 downto 0); signal CLK_STRB : bit; signal BITCNT : std_logic_vector(2 downto 0); begin - P_SAMPLE: process + P_SAMPLE: process(CLK) -- This filter provides a synchronisation to the system -- clock, even for random baud rates of the received data -- stream. variable FLT_TMP : integer range 0 to 2; begin - wait until CLK = '1' and CLK' event; - -- - RXDATA_I <= RXDATA; - -- - if RXDATA_I = '1' and FLT_TMP < 2 then - FLT_TMP := FLT_TMP + 1; - elsif RXDATA_I = '1' then - RXDATA_S <= '1'; - elsif RXDATA_I = '0' and FLT_TMP > 0 then - FLT_TMP := FLT_TMP - 1; - elsif RXDATA_I = '0' then - RXDATA_S <= '0'; + if rising_edge(CLK) then + -- + RXDATA_I <= RXDATA; + -- + if RXDATA_I = '1' and FLT_TMP < 2 then + FLT_TMP := FLT_TMP + 1; + elsif RXDATA_I = '1' then + RXDATA_S <= '1'; + elsif RXDATA_I = '0' and FLT_TMP > 0 then + FLT_TMP := FLT_TMP - 1; + elsif RXDATA_I = '0' then + RXDATA_S <= '0'; + end if; end if; end process P_SAMPLE; - CLKDIV: process + CLKDIV: process(CLK) variable CLK_LOCK : boolean; variable STRB_LOCK : boolean; variable CLK_DIVCNT : std_logic_vector(6 downto 0); begin - wait until CLK = '1' and CLK' event; - if CDS = "00" then -- Divider off. - if RXCLK = '1' and STRB_LOCK = false then - CLK_STRB <= '1'; - STRB_LOCK := true; - elsif RXCLK = '0' then - CLK_STRB <= '0'; - STRB_LOCK := false; - else - CLK_STRB <= '0'; - end if; - elsif RCV_STATE = IDLE then - -- Preset the CLKDIV with the start delays. - if CDS = "01" then - CLK_DIVCNT := "0001000"; -- Half of div by 16 mode. - elsif CDS = "10" then - CLK_DIVCNT := "0100000"; -- Half of div by 64 mode. - end if; - CLK_STRB <= '0'; - else - if CLK_DIVCNT > "0000000" and RXCLK = '1' and CLK_LOCK = false then - CLK_DIVCNT := CLK_DIVCNT - '1'; - CLK_STRB <= '0'; - CLK_LOCK := true; - elsif CDS = "01" and CLK_DIVCNT = "0000000" then - CLK_DIVCNT := "0010000"; -- Div by 16 mode. - -- - if STRB_LOCK = false then - STRB_LOCK := true; + if rising_edge(CLK) then + if CDS = "00" then -- Divider off. + if RXCLK = '1' and STRB_LOCK = false then CLK_STRB <= '1'; + STRB_LOCK := true; + elsif RXCLK = '0' then + CLK_STRB <= '0'; + STRB_LOCK := false; else CLK_STRB <= '0'; end if; - elsif CDS = "10" and CLK_DIVCNT = "0000000" then - CLK_DIVCNT := "1000000"; -- Div by 64 mode. - if STRB_LOCK = false then - STRB_LOCK := true; - CLK_STRB <= '1'; - else - CLK_STRB <= '0'; + elsif RCV_STATE = IDLE then + -- Preset the CLKDIV with the start delays. + if CDS = "01" then + CLK_DIVCNT := "0001000"; -- Half of div by 16 mode. + elsif CDS = "10" then + CLK_DIVCNT := "0100000"; -- Half of div by 64 mode. end if; - elsif RXCLK = '0' then - CLK_LOCK := false; - STRB_LOCK := false; CLK_STRB <= '0'; else - CLK_STRB <= '0'; + if CLK_DIVCNT > "0000000" and RXCLK = '1' and CLK_LOCK = false then + CLK_DIVCNT := CLK_DIVCNT - '1'; + CLK_STRB <= '0'; + CLK_LOCK := true; + elsif CDS = "01" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "0010000"; -- Div by 16 mode. + -- + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif CDS = "10" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "1000000"; -- Div by 64 mode. + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif RXCLK = '0' then + CLK_LOCK := false; + STRB_LOCK := false; + CLK_STRB <= '0'; + else + CLK_STRB <= '0'; + end if; end if; end if; end process CLKDIV; DATAREG: process(RESETn, CLK) begin - if RESETn = '0' then + if RESETn = '0' or MCLR = '1' then DATA_REG <= x"00"; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - DATA_REG <= x"00"; - elsif RCV_STATE = SYNC and WS(2) = '0' and RDRF = '0' then -- 7 bit data. - -- Transfer from shift- to data register only if - -- data register is empty (RDRF = '0'). - DATA_REG <= '0' & SHIFT_REG(7 downto 1); - elsif RCV_STATE = SYNC and WS(2) = '1' and RDRF = '0' then -- 8 bit data. - -- Transfer from shift- to data register only if - -- data register is empty (RDRF = '0'). - DATA_REG <= SHIFT_REG; + else + if rising_edge(CLK) then + if RCV_STATE = SYNC and WS(2) = '0' and RDRF = '0' then -- 7 bit data. + -- Transfer from shift- to data register only if + -- data register is empty (RDRF = '0'). + DATA_REG <= '0' & SHIFT_REG(7 downto 1); + elsif RCV_STATE = SYNC and WS(2) = '1' and RDRF = '0' then -- 8 bit data. + -- Transfer from shift- to data register only if + -- data register is empty (RDRF = '0'). + DATA_REG <= SHIFT_REG; + end if; end if; end if; end process DATAREG; - DATA_OUT <= DATA_REG when CS = "011" and RWn = '1' and RS = '1' and E = '1' else (others => '0'); - DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '1' and E = '1' else '0'; + DATA_OUT <= DATA_REG when CS = "011" and RWn = '1' and RS = '1' else (others => '0'); + DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '1' else '0'; SHIFTREG: process(RESETn, CLK) begin - if RESETn = '0' then - SHIFT_REG <= x"00"; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - SHIFT_REG <= x"00"; - elsif RCV_STATE = SAMPLE and CLK_STRB = '1' then - SHIFT_REG <= RXDATA_S & SHIFT_REG(7 downto 1); -- Shift right. + if RESETn = '0' or MCLR = '1' then + SHIFT_REG <= x"00"; + else + if rising_edge(CLK) then + if RCV_STATE = SAMPLE and CLK_STRB = '1' then + SHIFT_REG <= RXDATA_S & SHIFT_REG(7 downto 1); -- Shift right. + end if; end if; end if; end process SHIFTREG; - P_BITCNT: process + P_BITCNT: process(CLK) begin - wait until CLK = '1' and CLK' event; - if RCV_STATE = SAMPLE and CLK_STRB = '1' then - BITCNT <= BITCNT + '1'; - elsif RCV_STATE /= SAMPLE then - BITCNT <= (others => '0'); + if rising_edge(CLK) then + if RCV_STATE = SAMPLE and CLK_STRB = '1' then + BITCNT <= BITCNT + '1'; + elsif RCV_STATE /= SAMPLE then + BITCNT <= (others => '0'); + end if; end if; end process P_BITCNT; @@ -224,84 +227,88 @@ begin if RESETn = '0' then FE_I := '0'; FE <= '0'; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - FE_I := '0'; - FE <= '0'; - elsif CLK_STRB = '1' then - if RCV_STATE = STOP1 and RXDATA_S = '0' then - FE_I := '1'; - elsif RCV_STATE = STOP2 and RXDATA_S = '0' then - FE_I := '1'; - elsif RCV_STATE = STOP1 or RCV_STATE = STOP2 then - FE_I := '0'; -- Error resets when correct data appears. + else + if rising_edge(CLK) then + if MCLR = '1' then + FE_I := '0'; + FE <= '0'; + elsif CLK_STRB = '1' then + if RCV_STATE = STOP1 and RXDATA_S = '0' then + FE_I := '1'; + elsif RCV_STATE = STOP2 and RXDATA_S = '0' then + FE_I := '1'; + elsif RCV_STATE = STOP1 or RCV_STATE = STOP2 then + FE_I := '0'; -- Error resets when correct data appears. + end if; + end if; + if RCV_STATE = SYNC then + FE <= FE_I; -- Update the FE every SYNC time. end if; - end if; - if RCV_STATE = SYNC then - FE <= FE_I; -- Update the FE every SYNC time. end if; end if; end process FRAME_ERR; OVERRUN: process(RESETn, CLK) - variable OVR_I : bit; + variable OVR_I : bit; variable FIRST_READ : boolean; begin - if RESETn = '0' then - OVR_I := '0'; - OVR <= '0'; - FIRST_READ := false; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then + if rising_edge(CLK) then + if RESETn = '0' or MCLR = '1' then OVR_I := '0'; OVR <= '0'; FIRST_READ := false; - elsif CLK_STRB = '1' and RCV_STATE = STOP1 then - -- Overrun appears if RDRF is '1' in this state. - OVR_I := RDRF; - end if; - if CS = "011" and RWn = '1' and RS = '1' and E = '1' and OVR_I = '1' then + else + if CLK_STRB = '1' and RCV_STATE = STOP1 then + -- Overrun appears if RDRF is '1' in this state. + OVR_I := RDRF; + end if; + if CS = "011" and RWn = '1' and RS = '1' then -- If an overrun was detected, the concerning flag is -- set when the valid data word in the receiver data -- register is read. Thereafter the RDRF flag is reset -- and the overrun disappears (OVR_I goes low) after -- a second read (in time) of the receiver data register. - if FIRST_READ = false then - OVR <= '1'; - FIRST_READ := true; - else - OVR <= '0'; - FIRST_READ := false; - end if; + if FIRST_READ = false then + if OVR_I = '1' then + OVR <= '1'; + OVR_I := '0'; + FIRST_READ := true; + else + OVR <= '0'; + end if; + end if; + else + FIRST_READ := false; + end if; end if; end if; end process OVERRUN; - PARITY_TEST: process(RESETn, CLK) + PARITY_TEST: process(RESETn,MCLR,CLK) variable PAR_TMP : bit; variable PE_I : bit; begin - if RESETn = '0' then + if RESETn = '0' or MCLR = '1' then PE <= '0'; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - PE <= '0'; - elsif CLK_STRB = '1' then -- Sample parity on clock strobe. - PE_I := '0'; -- Initialise. - if RCV_STATE = PARITY then - for i in 1 to 7 loop - if i = 1 then - PAR_TMP := SHIFT_REG(i-1) xor SHIFT_REG(i); - else - PAR_TMP := PAR_TMP xor SHIFT_REG(i); - end if; - end loop; - if WS = "000" or WS = "010" or WS = "110" then -- Even parity. - PE_I := PAR_TMP xor RXDATA_S; - elsif WS = "001" or WS = "011" or WS = "111" then -- Odd parity. - PE_I := not PAR_TMP xor RXDATA_S; - else -- No parity for WS = "100" and WS = "101". - PE_I := '0'; + else + if rising_edge(CLK) then + if CLK_STRB = '1' then -- Sample parity on clock strobe. + PE_I := '0'; -- Initialise. + if RCV_STATE = PARITY then + for i in 1 to 7 loop + if i = 1 then + PAR_TMP := SHIFT_REG(i-1) xor SHIFT_REG(i); + else + PAR_TMP := PAR_TMP xor SHIFT_REG(i); + end if; + end loop; + if WS = "000" or WS = "010" or WS = "110" then -- Even parity. + PE_I := PAR_TMP xor RXDATA_S; + elsif WS = "001" or WS = "011" or WS = "111" then -- Odd parity. + PE_I := not PAR_TMP xor RXDATA_S; + else -- No parity for WS = "100" and WS = "101". + PE_I := '0'; + end if; end if; end if; end if; @@ -311,7 +318,7 @@ begin -- receiver data register. if RCV_STATE = SYNC and RDRF = '0' then PE <= PE_I; - elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' then + elsif CS = "011" and RWn = '1' and RS = '1' then PE <= '0'; -- Clear when reading the data register. end if; end if; @@ -320,28 +327,31 @@ begin P_RDRF: process(RESETn, CLK) -- Receive data register full flag. begin - if RESETn = '0' then - RDRF <= '0'; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - RDRF <= '0'; - elsif RCV_STATE = SYNC then - RDRF <= '1'; -- Data register is full until now! - elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' then - RDRF <= '0'; -- After reading the data register ... - end if; - end if; + if rising_edge(CLK) then + if RESETn = '0' or MCLR = '1' then + RDRF <= '0'; + else + if RCV_STATE = SYNC then + RDRF <= '1'; -- Data register is full until now! + end if; + if CS = "011" and RWn = '1' and RS = '1' then + RDRF <= '0'; -- when reading the data register ... + end if; + end if; + end if; end process P_RDRF; RCV_STATEREG: process(RESETn, CLK) begin if RESETn = '0' then RCV_STATE <= IDLE; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - RCV_STATE <= IDLE; - else - RCV_STATE <= RCV_NEXT_STATE; + else + if rising_edge(CLK) then + if MCLR = '1' then + RCV_STATE <= IDLE; + else + RCV_STATE <= RCV_NEXT_STATE; + end if; end if; end if; end process RCV_STATEREG; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd.bak b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd.bak index e8c82b2..8877e05 100644 --- a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd.bak +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd.bak @@ -19,7 +19,7 @@ ---- ---- ---------------------------------------------------------------------- ---- ---- ----- Copyright (C) 2006 Wolfgang Foerster ---- +---- Copyright (C) 2006 - 2008 Wolfgang Foerster ---- ---- ---- ---- This source file may be used and distributed without ---- ---- restriction provided that this copyright statement is not ---- @@ -48,8 +48,10 @@ -- -- Revision 2K6A 2006/06/03 WF -- Initial Release. --- Revision 2K6B 2006/11/07 WF +-- Revision 2K6B 2006/11/07 WF -- Modified Source to compile with the Xilinx ISE. +-- Revision 2K8A 2008/07/14 WF +-- Minor changes. -- library ieee; @@ -58,7 +60,7 @@ use ieee.std_logic_unsigned.all; entity WF6850IP_RECEIVE is port ( - CLK : in bit; + CLK : in std_logic; RESETn : in bit; MCLR : in bit; @@ -93,126 +95,127 @@ signal SHIFT_REG : bit_vector(7 downto 0); signal CLK_STRB : bit; signal BITCNT : std_logic_vector(2 downto 0); begin - P_SAMPLE: process + P_SAMPLE: process(CLK) -- This filter provides a synchronisation to the system -- clock, even for random baud rates of the received data -- stream. variable FLT_TMP : integer range 0 to 2; begin - wait until CLK = '1' and CLK' event; - -- - RXDATA_I <= RXDATA; - -- - if RXDATA_I = '1' and FLT_TMP < 2 then - FLT_TMP := FLT_TMP + 1; - elsif RXDATA_I = '1' then - RXDATA_S <= '1'; - elsif RXDATA_I = '0' and FLT_TMP > 0 then - FLT_TMP := FLT_TMP - 1; - elsif RXDATA_I = '0' then - RXDATA_S <= '0'; + if rising_edge(CLK) then + -- + RXDATA_I <= RXDATA; + -- + if RXDATA_I = '1' and FLT_TMP < 2 then + FLT_TMP := FLT_TMP + 1; + elsif RXDATA_I = '1' then + RXDATA_S <= '1'; + elsif RXDATA_I = '0' and FLT_TMP > 0 then + FLT_TMP := FLT_TMP - 1; + elsif RXDATA_I = '0' then + RXDATA_S <= '0'; + end if; end if; end process P_SAMPLE; - CLKDIV: process + CLKDIV: process(CLK) variable CLK_LOCK : boolean; variable STRB_LOCK : boolean; variable CLK_DIVCNT : std_logic_vector(6 downto 0); begin - wait until CLK = '1' and CLK' event; - if CDS = "00" then -- Divider off. - if RXCLK = '1' and STRB_LOCK = false then - CLK_STRB <= '1'; - STRB_LOCK := true; - elsif RXCLK = '0' then - CLK_STRB <= '0'; - STRB_LOCK := false; - else - CLK_STRB <= '0'; - end if; - elsif RCV_STATE = IDLE then - -- Preset the CLKDIV with the start delays. - if CDS = "01" then - CLK_DIVCNT := "0001000"; -- Half of div by 16 mode. - elsif CDS = "10" then - CLK_DIVCNT := "0100000"; -- Half of div by 64 mode. - end if; - CLK_STRB <= '0'; - else - if CLK_DIVCNT > "0000000" and RXCLK = '1' and CLK_LOCK = false then - CLK_DIVCNT := CLK_DIVCNT - '1'; - CLK_STRB <= '0'; - CLK_LOCK := true; - elsif CDS = "01" and CLK_DIVCNT = "0000000" then - CLK_DIVCNT := "0010000"; -- Div by 16 mode. - -- - if STRB_LOCK = false then - STRB_LOCK := true; + if rising_edge(CLK) then + if CDS = "00" then -- Divider off. + if RXCLK = '1' and STRB_LOCK = false then CLK_STRB <= '1'; + STRB_LOCK := true; + elsif RXCLK = '0' then + CLK_STRB <= '0'; + STRB_LOCK := false; else CLK_STRB <= '0'; end if; - elsif CDS = "10" and CLK_DIVCNT = "0000000" then - CLK_DIVCNT := "1000000"; -- Div by 64 mode. - if STRB_LOCK = false then - STRB_LOCK := true; - CLK_STRB <= '1'; - else - CLK_STRB <= '0'; + elsif RCV_STATE = IDLE then + -- Preset the CLKDIV with the start delays. + if CDS = "01" then + CLK_DIVCNT := "0001000"; -- Half of div by 16 mode. + elsif CDS = "10" then + CLK_DIVCNT := "0100000"; -- Half of div by 64 mode. end if; - elsif RXCLK = '0' then - CLK_LOCK := false; - STRB_LOCK := false; CLK_STRB <= '0'; else - CLK_STRB <= '0'; + if CLK_DIVCNT > "0000000" and RXCLK = '1' and CLK_LOCK = false then + CLK_DIVCNT := CLK_DIVCNT - '1'; + CLK_STRB <= '0'; + CLK_LOCK := true; + elsif CDS = "01" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "0010000"; -- Div by 16 mode. + -- + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif CDS = "10" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "1000000"; -- Div by 64 mode. + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif RXCLK = '0' then + CLK_LOCK := false; + STRB_LOCK := false; + CLK_STRB <= '0'; + else + CLK_STRB <= '0'; + end if; end if; end if; end process CLKDIV; DATAREG: process(RESETn, CLK) begin - if RESETn = '0' then + if RESETn = '0' or MCLR = '1' then DATA_REG <= x"00"; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - DATA_REG <= x"00"; - elsif RCV_STATE = SYNC and WS(2) = '0' and RDRF = '0' then -- 7 bit data. - -- Transfer from shift- to data register only if - -- data register is empty (RDRF = '0'). - DATA_REG <= '0' & SHIFT_REG(7 downto 1); - elsif RCV_STATE = SYNC and WS(2) = '1' and RDRF = '0' then -- 8 bit data. - -- Transfer from shift- to data register only if - -- data register is empty (RDRF = '0'). - DATA_REG <= SHIFT_REG; + else + if rising_edge(CLK) then + if RCV_STATE = SYNC and WS(2) = '0' and RDRF = '0' then -- 7 bit data. + -- Transfer from shift- to data register only if + -- data register is empty (RDRF = '0'). + DATA_REG <= '0' & SHIFT_REG(7 downto 1); + elsif RCV_STATE = SYNC and WS(2) = '1' and RDRF = '0' then -- 8 bit data. + -- Transfer from shift- to data register only if + -- data register is empty (RDRF = '0'). + DATA_REG <= SHIFT_REG; + end if; end if; end if; end process DATAREG; ---DATA_OUT <= DATA_REG when CS = "011" and RWn = '1' and RS = '1' and E = '1' else (others => '0'); ---DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '1' and E = '1' else '0'; -DATA_OUT <= DATA_REG when CS = "011" and RWn = '1' and RS = '1' else (others => '0'); -DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '1' else '0'; + DATA_OUT <= DATA_REG when CS = "011" and RWn = '1' and RS = '1' else (others => '0'); + DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '1' else '0'; SHIFTREG: process(RESETn, CLK) begin - if RESETn = '0' then - SHIFT_REG <= x"00"; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - SHIFT_REG <= x"00"; - elsif RCV_STATE = SAMPLE and CLK_STRB = '1' then - SHIFT_REG <= RXDATA_S & SHIFT_REG(7 downto 1); -- Shift right. + if RESETn = '0' or MCLR = '1' then + SHIFT_REG <= x"00"; + else + if rising_edge(CLK) then + if RCV_STATE = SAMPLE and CLK_STRB = '1' then + SHIFT_REG <= RXDATA_S & SHIFT_REG(7 downto 1); -- Shift right. + end if; end if; end if; end process SHIFTREG; - P_BITCNT: process + P_BITCNT: process(CLK) begin - wait until CLK = '1' and CLK' event; - if RCV_STATE = SAMPLE and CLK_STRB = '1' then - BITCNT <= BITCNT + '1'; - elsif RCV_STATE /= SAMPLE then - BITCNT <= (others => '0'); + if rising_edge(CLK) then + if RCV_STATE = SAMPLE and CLK_STRB = '1' then + BITCNT <= BITCNT + '1'; + elsif RCV_STATE /= SAMPLE then + BITCNT <= (others => '0'); + end if; end if; end process P_BITCNT; @@ -224,84 +227,88 @@ DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '1' else '0'; if RESETn = '0' then FE_I := '0'; FE <= '0'; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - FE_I := '0'; - FE <= '0'; - elsif CLK_STRB = '1' then - if RCV_STATE = STOP1 and RXDATA_S = '0' then - FE_I := '1'; - elsif RCV_STATE = STOP2 and RXDATA_S = '0' then - FE_I := '1'; - elsif RCV_STATE = STOP1 or RCV_STATE = STOP2 then - FE_I := '0'; -- Error resets when correct data appears. + else + if rising_edge(CLK) then + if MCLR = '1' then + FE_I := '0'; + FE <= '0'; + elsif CLK_STRB = '1' then + if RCV_STATE = STOP1 and RXDATA_S = '0' then + FE_I := '1'; + elsif RCV_STATE = STOP2 and RXDATA_S = '0' then + FE_I := '1'; + elsif RCV_STATE = STOP1 or RCV_STATE = STOP2 then + FE_I := '0'; -- Error resets when correct data appears. + end if; + end if; + if RCV_STATE = SYNC then + FE <= FE_I; -- Update the FE every SYNC time. end if; - end if; - if RCV_STATE = SYNC then - FE <= FE_I; -- Update the FE every SYNC time. end if; end if; end process FRAME_ERR; OVERRUN: process(RESETn, CLK) - variable OVR_I : bit; + variable OVR_I : bit; variable FIRST_READ : boolean; begin - if RESETn = '0' then - OVR_I := '0'; - OVR <= '0'; - FIRST_READ := false; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then + if rising_edge(CLK) then + if RESETn = '0' or MCLR = '1' then OVR_I := '0'; OVR <= '0'; FIRST_READ := false; - elsif CLK_STRB = '1' and RCV_STATE = STOP1 then - -- Overrun appears if RDRF is '1' in this state. - OVR_I := RDRF; - end if; - if CS = "011" and RWn = '1' and RS = '1' and E = '1' and OVR_I = '1' then + else + if CLK_STRB = '1' and RCV_STATE = STOP1 then + -- Overrun appears if RDRF is '1' in this state. + OVR_I := RDRF; + end if; + if CS = "011" and RWn = '1' and RS = '1' then -- If an overrun was detected, the concerning flag is -- set when the valid data word in the receiver data -- register is read. Thereafter the RDRF flag is reset -- and the overrun disappears (OVR_I goes low) after -- a second read (in time) of the receiver data register. - if FIRST_READ = false then - OVR <= '1'; - FIRST_READ := true; - else - OVR <= '0'; - FIRST_READ := false; - end if; + if FIRST_READ = false then + if OVR_I = '1' then + OVR <= '1'; + OVR_I := '0'; + FIRST_READ := true; + else + OVR <= '0'; + end if; + end if; + else + FIRST_READ := false; + end if; end if; end if; end process OVERRUN; - PARITY_TEST: process(RESETn, CLK) + PARITY_TEST: process(RESETn,MCLR,CLK) variable PAR_TMP : bit; variable PE_I : bit; begin - if RESETn = '0' then + if RESETn = '0' or MCRL = '1' then PE <= '0'; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - PE <= '0'; - elsif CLK_STRB = '1' then -- Sample parity on clock strobe. - PE_I := '0'; -- Initialise. - if RCV_STATE = PARITY then - for i in 1 to 7 loop - if i = 1 then - PAR_TMP := SHIFT_REG(i-1) xor SHIFT_REG(i); - else - PAR_TMP := PAR_TMP xor SHIFT_REG(i); - end if; - end loop; - if WS = "000" or WS = "010" or WS = "110" then -- Even parity. - PE_I := PAR_TMP xor RXDATA_S; - elsif WS = "001" or WS = "011" or WS = "111" then -- Odd parity. - PE_I := not PAR_TMP xor RXDATA_S; - else -- No parity for WS = "100" and WS = "101". - PE_I := '0'; + else + if rising_edge(CLK) then + if CLK_STRB = '1' then -- Sample parity on clock strobe. + PE_I := '0'; -- Initialise. + if RCV_STATE = PARITY then + for i in 1 to 7 loop + if i = 1 then + PAR_TMP := SHIFT_REG(i-1) xor SHIFT_REG(i); + else + PAR_TMP := PAR_TMP xor SHIFT_REG(i); + end if; + end loop; + if WS = "000" or WS = "010" or WS = "110" then -- Even parity. + PE_I := PAR_TMP xor RXDATA_S; + elsif WS = "001" or WS = "011" or WS = "111" then -- Odd parity. + PE_I := not PAR_TMP xor RXDATA_S; + else -- No parity for WS = "100" and WS = "101". + PE_I := '0'; + end if; end if; end if; end if; @@ -311,7 +318,7 @@ DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '1' else '0'; -- receiver data register. if RCV_STATE = SYNC and RDRF = '0' then PE <= PE_I; - elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' then + elsif CS = "011" and RWn = '1' and RS = '1' then PE <= '0'; -- Clear when reading the data register. end if; end if; @@ -320,28 +327,31 @@ DATA_EN <= '1' when CS = "011" and RWn = '1' and RS = '1' else '0'; P_RDRF: process(RESETn, CLK) -- Receive data register full flag. begin - if RESETn = '0' then - RDRF <= '0'; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - RDRF <= '0'; - elsif RCV_STATE = SYNC then - RDRF <= '1'; -- Data register is full until now! - elsif CS = "011" and RWn = '1' and RS = '1' and E = '1' then - RDRF <= '0'; -- After reading the data register ... - end if; - end if; + if rising_edge(CLK) then + if RESETn = '0' or MCLR = '1' then + RDRF <= '0'; + else + if RCV_STATE = SYNC then + RDRF <= '1'; -- Data register is full until now! + end if; + if CS = "011" and RWn = '1' and RS = '1' then + RDRF <= '0'; -- when reading the data register ... + end if; + end if; + end if; end process P_RDRF; RCV_STATEREG: process(RESETn, CLK) begin if RESETn = '0' then RCV_STATE <= IDLE; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - RCV_STATE <= IDLE; - else - RCV_STATE <= RCV_NEXT_STATE; + else + if rising_edge(CLK) then + if MCLR = '1' then + RCV_STATE <= IDLE; + else + RCV_STATE <= RCV_NEXT_STATE; + end if; end if; end if; end process RCV_STATEREG; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd index c8ae6fc..8a0a9fa 100644 --- a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd @@ -63,7 +63,7 @@ use ieee.std_logic_unsigned.all; entity WF6850IP_TRANSMIT is port ( - CLK : in bit; + CLK : in std_logic; RESETn : in bit; MCLR : in bit; @@ -108,58 +108,59 @@ begin '1' when TR_STATE = STOP1 else '1' when TR_STATE = STOP2 else '1'; - CLKDIV: process + CLKDIV: process(CLK) variable CLK_LOCK : boolean; variable STRB_LOCK : boolean; variable CLK_DIVCNT : std_logic_vector(6 downto 0); begin - wait until CLK = '1' and CLK' event; - if CDS = "00" then -- divider off - if TXCLK = '0' and STRB_LOCK = false then -- Works on negative TXCLK edge. - CLK_STRB <= '1'; - STRB_LOCK := true; - elsif TXCLK = '1' then - CLK_STRB <= '0'; - STRB_LOCK := false; - else - CLK_STRB <= '0'; - end if; - elsif TR_STATE = IDLE then - -- preset the CLKDIV with the start delays - if CDS = "01" then - CLK_DIVCNT := "0010000"; -- div by 16 mode - elsif CDS = "10" then - CLK_DIVCNT := "1000000"; -- div by 64 mode - end if; - CLK_STRB <= '0'; - else - -- Works on negative TXCLK edge: - if CLK_DIVCNT > "0000000" and TXCLK = '0' and CLK_LOCK = false then - CLK_DIVCNT := CLK_DIVCNT - '1'; - CLK_STRB <= '0'; - CLK_LOCK := true; - elsif CDS = "01" and CLK_DIVCNT = "0000000" then - CLK_DIVCNT := "0010000"; -- Div by 16 mode. - if STRB_LOCK = false then - STRB_LOCK := true; + if rising_edge(CLK) then + if CDS = "00" then -- divider off + if TXCLK = '0' and STRB_LOCK = false then -- Works on negative TXCLK edge. CLK_STRB <= '1'; + STRB_LOCK := true; + elsif TXCLK = '1' then + CLK_STRB <= '0'; + STRB_LOCK := false; else CLK_STRB <= '0'; end if; - elsif CDS = "10" and CLK_DIVCNT = "0000000" then - CLK_DIVCNT := "1000000"; -- Div by 64 mode. - if STRB_LOCK = false then - STRB_LOCK := true; - CLK_STRB <= '1'; - else - CLK_STRB <= '0'; + elsif TR_STATE = IDLE then + -- preset the CLKDIV with the start delays + if CDS = "01" then + CLK_DIVCNT := "0010000"; -- div by 16 mode + elsif CDS = "10" then + CLK_DIVCNT := "1000000"; -- div by 64 mode end if; - elsif TXCLK = '1' then - CLK_LOCK := false; - STRB_LOCK := false; CLK_STRB <= '0'; else - CLK_STRB <= '0'; + -- Works on negative TXCLK edge: + if CLK_DIVCNT > "0000000" and TXCLK = '0' and CLK_LOCK = false then + CLK_DIVCNT := CLK_DIVCNT - '1'; + CLK_STRB <= '0'; + CLK_LOCK := true; + elsif CDS = "01" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "0010000"; -- Div by 16 mode. + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif CDS = "10" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "1000000"; -- Div by 64 mode. + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif TXCLK = '1' then + CLK_LOCK := false; + STRB_LOCK := false; + CLK_STRB <= '0'; + else + CLK_STRB <= '0'; + end if; end if; end if; end process CLKDIV; @@ -168,7 +169,7 @@ begin begin if RESETn = '0' then DATA_REG <= x"00"; - elsif CLK = '1' and CLK' event then + elsif rising_edge(CLK) then if MCLR = '1' then DATA_REG <= x"00"; elsif WS(2) = '0' and CS = "011" and RWn = '0' and RS = '1' and E = '1' then @@ -183,7 +184,7 @@ begin begin if RESETn = '0' then SHIFT_REG <= x"00"; - elsif CLK = '1' and CLK' event then + elsif rising_edge(CLK) then if MCLR = '1' then SHIFT_REG <= x"00"; elsif TR_STATE = LOAD_SHFT and TDRE = '0' then @@ -198,47 +199,42 @@ begin end if; end process SHIFTREG; - P_BITCNT: process + P_BITCNT: process(CLK) -- Counter for the data bits transmitted. begin - wait until CLK = '1' and CLK' event; - if TR_STATE = SHIFTOUT and CLK_STRB = '1' then - BITCNT <= BITCNT + '1'; - elsif TR_STATE /= SHIFTOUT then - BITCNT <= "000"; + if rising_edge(CLK) then + if TR_STATE = SHIFTOUT and CLK_STRB = '1' then + BITCNT <= BITCNT + '1'; + elsif TR_STATE /= SHIFTOUT then + BITCNT <= "000"; + end if; end if; end process P_BITCNT; P_TDRE: process(RESETn, CLK) -- Transmit data register empty flag. - variable LOCK : boolean; begin - if RESETn = '0' then - TDRE <= '1'; - LOCK := false; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - TDRE <= '1'; - elsif TR_NEXT_STATE = START and TR_STATE /= START then + if rising_edge(CLK) then + if RESETn = '0' or MCLR = '1' then + TDRE <= '1'; + else + if TR_NEXT_STATE = START and TR_STATE /= START then -- Data has been loaded to shift register, thus data register is free again. -- Thanks to Lyndon Amsdon for finding a bug here. The TDRE is set to one once - -- entering the state now. - TDRE <= '1'; - elsif CS = "011" and RWn = '0' and RS = '1' and E = '1' and LOCK = false then - LOCK := true; - elsif E = '0' and LOCK = true then - -- This construction clears TDRE after the falling edge of E - -- and after the transmit data register has been written to. - TDRE <= '0'; - LOCK := false; + -- entering the state now. + TDRE <= '1'; + end if; + if CS = "011" and RWn = '0' and RS = '1' then + TDRE <= '0'; + end if; end if; end if; end process P_TDRE; - PARITY_GEN: process + PARITY_GEN: process(CLK) variable PAR_TMP : bit; begin - wait until CLK = '1' and CLK' event; + if rising_edge(CLK) then if TR_STATE = START then -- Calculate the parity during the start phase. for i in 1 to 7 loop if i = 1 then @@ -254,6 +250,7 @@ begin else -- No parity for WS = "100" and WS = "101". PARITY_I <= '0'; end if; + end if; end if; end process PARITY_GEN; @@ -261,11 +258,13 @@ begin begin if RESETn = '0' then TR_STATE <= IDLE; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - TR_STATE <= IDLE; - else - TR_STATE <= TR_NEXT_STATE; + else + if rising_edge(CLK) then + if MCLR = '1' then + TR_STATE <= IDLE; + else + TR_STATE <= TR_NEXT_STATE; + end if; end if; end if; end process TR_STATEREG; diff --git a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd.bak b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd.bak index bcff094..d6953d5 100644 --- a/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd.bak +++ b/FPGA_by_Fredi/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd.bak @@ -63,7 +63,7 @@ use ieee.std_logic_unsigned.all; entity WF6850IP_TRANSMIT is port ( - CLK : in bit; + CLK : in std_logic; RESETn : in bit; MCLR : in bit; @@ -113,53 +113,54 @@ begin variable STRB_LOCK : boolean; variable CLK_DIVCNT : std_logic_vector(6 downto 0); begin - wait until CLK = '1' and CLK' event; - if CDS = "00" then -- divider off - if TXCLK = '0' and STRB_LOCK = false then -- Works on negative TXCLK edge. - CLK_STRB <= '1'; - STRB_LOCK := true; - elsif TXCLK = '1' then - CLK_STRB <= '0'; - STRB_LOCK := false; - else - CLK_STRB <= '0'; - end if; - elsif TR_STATE = IDLE then - -- preset the CLKDIV with the start delays - if CDS = "01" then - CLK_DIVCNT := "0010000"; -- div by 16 mode - elsif CDS = "10" then - CLK_DIVCNT := "1000000"; -- div by 64 mode - end if; - CLK_STRB <= '0'; - else - -- Works on negative TXCLK edge: - if CLK_DIVCNT > "0000000" and TXCLK = '0' and CLK_LOCK = false then - CLK_DIVCNT := CLK_DIVCNT - '1'; - CLK_STRB <= '0'; - CLK_LOCK := true; - elsif CDS = "01" and CLK_DIVCNT = "0000000" then - CLK_DIVCNT := "0010000"; -- Div by 16 mode. - if STRB_LOCK = false then - STRB_LOCK := true; + if rising_edge(CLK) then + if CDS = "00" then -- divider off + if TXCLK = '0' and STRB_LOCK = false then -- Works on negative TXCLK edge. CLK_STRB <= '1'; + STRB_LOCK := true; + elsif TXCLK = '1' then + CLK_STRB <= '0'; + STRB_LOCK := false; else CLK_STRB <= '0'; end if; - elsif CDS = "10" and CLK_DIVCNT = "0000000" then - CLK_DIVCNT := "1000000"; -- Div by 64 mode. - if STRB_LOCK = false then - STRB_LOCK := true; - CLK_STRB <= '1'; - else - CLK_STRB <= '0'; + elsif TR_STATE = IDLE then + -- preset the CLKDIV with the start delays + if CDS = "01" then + CLK_DIVCNT := "0010000"; -- div by 16 mode + elsif CDS = "10" then + CLK_DIVCNT := "1000000"; -- div by 64 mode end if; - elsif TXCLK = '1' then - CLK_LOCK := false; - STRB_LOCK := false; CLK_STRB <= '0'; else - CLK_STRB <= '0'; + -- Works on negative TXCLK edge: + if CLK_DIVCNT > "0000000" and TXCLK = '0' and CLK_LOCK = false then + CLK_DIVCNT := CLK_DIVCNT - '1'; + CLK_STRB <= '0'; + CLK_LOCK := true; + elsif CDS = "01" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "0010000"; -- Div by 16 mode. + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif CDS = "10" and CLK_DIVCNT = "0000000" then + CLK_DIVCNT := "1000000"; -- Div by 64 mode. + if STRB_LOCK = false then + STRB_LOCK := true; + CLK_STRB <= '1'; + else + CLK_STRB <= '0'; + end if; + elsif TXCLK = '1' then + CLK_LOCK := false; + STRB_LOCK := false; + CLK_STRB <= '0'; + else + CLK_STRB <= '0'; + end if; end if; end if; end process CLKDIV; @@ -168,7 +169,7 @@ begin begin if RESETn = '0' then DATA_REG <= x"00"; - elsif CLK = '1' and CLK' event then + elsif rising_edge(CLK) then if MCLR = '1' then DATA_REG <= x"00"; elsif WS(2) = '0' and CS = "011" and RWn = '0' and RS = '1' and E = '1' then @@ -183,7 +184,7 @@ begin begin if RESETn = '0' then SHIFT_REG <= x"00"; - elsif CLK = '1' and CLK' event then + elsif rising_edge(CLK) then if MCLR = '1' then SHIFT_REG <= x"00"; elsif TR_STATE = LOAD_SHFT and TDRE = '0' then @@ -198,47 +199,42 @@ begin end if; end process SHIFTREG; - P_BITCNT: process + P_BITCNT: process(CLK) -- Counter for the data bits transmitted. begin - wait until CLK = '1' and CLK' event; - if TR_STATE = SHIFTOUT and CLK_STRB = '1' then - BITCNT <= BITCNT + '1'; - elsif TR_STATE /= SHIFTOUT then - BITCNT <= "000"; + if rising_edge(CLK) then + if TR_STATE = SHIFTOUT and CLK_STRB = '1' then + BITCNT <= BITCNT + '1'; + elsif TR_STATE /= SHIFTOUT then + BITCNT <= "000"; + end if; end if; end process P_BITCNT; P_TDRE: process(RESETn, CLK) -- Transmit data register empty flag. - variable LOCK : boolean; begin - if RESETn = '0' then - TDRE <= '1'; - LOCK := false; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - TDRE <= '1'; - elsif TR_NEXT_STATE = START and TR_STATE /= START then + if rising_edge(CLK) then + if RESETn = '0' or MCLR = '1' then + TDRE <= '1'; + else + if TR_NEXT_STATE = START and TR_STATE /= START then -- Data has been loaded to shift register, thus data register is free again. -- Thanks to Lyndon Amsdon for finding a bug here. The TDRE is set to one once - -- entering the state now. - TDRE <= '1'; - elsif CS = "011" and RWn = '0' and RS = '1' and E = '1' and LOCK = false then - LOCK := true; - elsif E = '0' and LOCK = true and CS /= "011" then - -- This construction clears TDRE after the falling edge of E - -- and after the transmit data register has been written to. - TDRE <= '0'; - LOCK := false; + -- entering the state now. + TDRE <= '1'; + end if; + if CS = "011" and RWn = '0' and RS = '1' then + TDRE <= '0'; + end if; end if; end if; end process P_TDRE; - PARITY_GEN: process + PARITY_GEN: process(CLK) variable PAR_TMP : bit; begin - wait until CLK = '1' and CLK' event; + if rising_edge(CLK) then if TR_STATE = START then -- Calculate the parity during the start phase. for i in 1 to 7 loop if i = 1 then @@ -254,6 +250,7 @@ begin else -- No parity for WS = "100" and WS = "101". PARITY_I <= '0'; end if; + end if; end if; end process PARITY_GEN; @@ -261,11 +258,13 @@ begin begin if RESETn = '0' then TR_STATE <= IDLE; - elsif CLK = '1' and CLK' event then - if MCLR = '1' then - TR_STATE <= IDLE; - else - TR_STATE <= TR_NEXT_STATE; + else + if rising_edge(CLK) then + if MCLR = '1' then + TR_STATE <= IDLE; + else + TR_STATE <= TR_NEXT_STATE; + end if; end if; end if; end process TR_STATEREG; diff --git a/FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf b/FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf index a455469..16de480 100644 --- a/FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf +++ b/FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf @@ -37,6 +37,7 @@ SUBDESIGN interrupt_handler VSYNC : INPUT; HSYNC : INPUT; DMA_DRQ : INPUT; + nRSTO : INPUT; nIRQ[7..2] : OUTPUT; INT_HANDLER_TA : OUTPUT; ACP_CONF[31..0] : OUTPUT; @@ -56,6 +57,8 @@ VARIABLE INT_IN[31..0] :NODE; INT_ENA[31..0] :DFFE; INT_ENA_CS :NODE; + INT_L[9..0] :DFF; + INT_LA[9..0][3..0] :DFF; ACP_CONF[31..0] :DFFE; ACP_CONF_CS :NODE; PSEUDO_BUS_ERROR :NODE; @@ -101,6 +104,7 @@ BEGIN INT_CTR[7..0].ENA = INT_CTR_CS & FB_B3 & !nFB_WR; -- INTERRUPT ENABLE REGISTER BIT31=INT7,30=INT6,29=INT5,28=INT4,27=INT3,26=INT2 INT_ENA[].CLK = MAIN_CLK; + INT_ENA[].CLRN = nRSTO; INT_ENA_CS = !nFB_CS2 & FB_ADR[27..2]==H"4001"; -- $10004/4 INT_ENA[] = FB_AD[]; INT_ENA[31..24].ENA = INT_ENA_CS & FB_B0 & !nFB_WR; @@ -120,15 +124,15 @@ BEGIN !nIRQ2 = HSYNC & INT_ENA[26]; !nIRQ3 = INT_CTR0 & INT_ENA[27]; !nIRQ4 = VSYNC & INT_ENA[28]; - nIRQ5 = INT_LATCH[]==H"00000000" & INT_ENA[29]; + !nIRQ5 = INT_LATCH[]!=H"00000000" & INT_ENA[29]; !nIRQ6 = !nMFP_INT & INT_ENA[30]; !nIRQ7 = PSEUDO_BUS_ERROR & INT_ENA[31]; PSEUDO_BUS_ERROR = !nFB_CS1 & (FB_ADR[19..4]==H"F8C8" -- SCC # FB_ADR[19..4]==H"F8E0" -- VME - # FB_ADR[19..4]==H"F920" -- PADDLE - # FB_ADR[19..4]==H"F921" -- PADDLE - # FB_ADR[19..4]==H"F922" -- PADDLE +-- # FB_ADR[19..4]==H"F920" -- PADDLE +-- # FB_ADR[19..4]==H"F921" -- PADDLE +-- # FB_ADR[19..4]==H"F922" -- PADDLE # FB_ADR[19..4]==H"FFA8" -- MFP2 # FB_ADR[19..4]==H"FFA9" -- MFP2 # FB_ADR[19..4]==H"FFAA" -- MFP2 @@ -136,27 +140,38 @@ PSEUDO_BUS_ERROR = !nFB_CS1 & (FB_ADR[19..4]==H"F8C8" -- SCC # FB_ADR[19..8]==H"F87" -- TT SCSI # FB_ADR[19..4]==H"FFC2" -- ST UHR # FB_ADR[19..4]==H"FFC3" -- ST UHR - # FB_ADR[19..4]==H"F890" -- DMA SOUND - # FB_ADR[19..4]==H"F891" -- DMA SOUND - # FB_ADR[19..4]==H"F892"); -- DMA SOUND +-- # FB_ADR[19..4]==H"F890" -- DMA SOUND +-- # FB_ADR[19..4]==H"F891" -- DMA SOUND +-- # FB_ADR[19..4]==H"F892" -- DMA SOUND + ); -- IF VIDEO ADR CHANGE TIN0 = !nFB_CS1 & FB_ADR[19..1]==H"7C100" & !nFB_WR; -- WRITE VIDEO BASE ADR HIGH 0xFFFF8201/2 -- INTERRUPT LATCH - INT_LATCH[] = H"FFFFFFFF"; - INT_LATCH0.CLK = PIC_INT & INT_ENA[0]; - INT_LATCH1.CLK = E0_INT & INT_ENA[1]; - INT_LATCH2.CLK = DVI_INT & INT_ENA[2]; - INT_LATCH3.CLK = !nPCI_INTA & INT_ENA[3]; - INT_LATCH4.CLK = !nPCI_INTB & INT_ENA[4]; - INT_LATCH5.CLK = !nPCI_INTC & INT_ENA[5]; - INT_LATCH6.CLK = !nPCI_INTD & INT_ENA[6]; - INT_LATCH7.CLK = DSP_INT & INT_ENA[7]; - INT_LATCH8.CLK = VSYNC & INT_ENA[8]; - INT_LATCH9.CLK = HSYNC & INT_ENA[9]; + INT_L[].CLK = MAIN_CLK; + INT_L[].CLRN = nRSTO; + INT_L0 = PIC_INT & INT_ENA[0]; + INT_L1 = E0_INT & INT_ENA[1]; + INT_L2 = DVI_INT & INT_ENA[2]; + INT_L3 = !nPCI_INTA & INT_ENA[3]; + INT_L4 = !nPCI_INTB & INT_ENA[4]; + INT_L5 = !nPCI_INTC & INT_ENA[5]; + INT_L6 = !nPCI_INTD & INT_ENA[6]; + INT_L7 = DSP_INT & INT_ENA[7]; + INT_L8 = VSYNC & INT_ENA[8]; + INT_L9 = HSYNC & INT_ENA[9]; --- INTERRUPT CLEAR - INT_LATCH[].CLRN = !INT_CLEAR[]; + INT_LA[][].CLK = MAIN_CLK; + INT_LATCH[] = H"FFFFFFFF"; + INT_LATCH[].CLRN = !INT_CLEAR[] & nRSTO; + FOR I IN 0 TO 9 GENERATE + INT_LA[I][].CLRN = INT_ENA[I] & nRSTO; + INT_LA[I][] = INT_LA[I][]+1 & INT_L[I] & INT_LA[I][]<7 + # INT_LA[I][]-1 & !INT_L[I] & INT_LA[I][]>8 + # 15 & INT_L[I] & INT_LA[I][]>6 + # 0 & !INT_L[I] & INT_LA[I][]<9; + INT_LATCH[I].CLK = INT_LA[I][3]; + END GENERATE; -- INT_IN INT_IN0 = PIC_INT; @@ -206,125 +221,14 @@ TIN0 = !nFB_CS1 & FB_ADR[19..1]==H"7C100" & !nFB_WR; -- WRITE VIDEO BASE ADR H WERTE[7..0][7] = FB_AD[23..16] & RTC_ADR[]==7 & UHR_DS & !nFB_WR; WERTE[7..0][8] = FB_AD[23..16] & RTC_ADR[]==8 & UHR_DS & !nFB_WR; WERTE[7..0][9] = FB_AD[23..16] & RTC_ADR[]==9 & UHR_DS & !nFB_WR; - WERTE[7..0][10] = FB_AD[23..16]; - WERTE[7..0][11] = FB_AD[23..16]; - WERTE[7..0][12] = FB_AD[23..16]; - WERTE[7..0][13] = FB_AD[23..16]; - WERTE[7..0][14] = FB_AD[23..16]; - WERTE[7..0][15] = FB_AD[23..16]; - WERTE[7..0][16] = FB_AD[23..16]; - WERTE[7..0][17] = FB_AD[23..16]; - WERTE[7..0][18] = FB_AD[23..16]; - WERTE[7..0][19] = FB_AD[23..16]; - WERTE[7..0][20] = FB_AD[23..16]; - WERTE[7..0][21] = FB_AD[23..16]; - WERTE[7..0][22] = FB_AD[23..16]; - WERTE[7..0][23] = FB_AD[23..16]; - WERTE[7..0][24] = FB_AD[23..16]; - WERTE[7..0][25] = FB_AD[23..16]; - WERTE[7..0][26] = FB_AD[23..16]; - WERTE[7..0][27] = FB_AD[23..16]; - WERTE[7..0][28] = FB_AD[23..16]; - WERTE[7..0][29] = FB_AD[23..16]; - WERTE[7..0][30] = FB_AD[23..16]; - WERTE[7..0][31] = FB_AD[23..16]; - WERTE[7..0][32] = FB_AD[23..16]; - WERTE[7..0][33] = FB_AD[23..16]; - WERTE[7..0][34] = FB_AD[23..16]; - WERTE[7..0][35] = FB_AD[23..16]; - WERTE[7..0][36] = FB_AD[23..16]; - WERTE[7..0][37] = FB_AD[23..16]; - WERTE[7..0][38] = FB_AD[23..16]; - WERTE[7..0][39] = FB_AD[23..16]; - WERTE[7..0][40] = FB_AD[23..16]; - WERTE[7..0][41] = FB_AD[23..16]; - WERTE[7..0][42] = FB_AD[23..16]; - WERTE[7..0][43] = FB_AD[23..16]; - WERTE[7..0][44] = FB_AD[23..16]; - WERTE[7..0][45] = FB_AD[23..16]; - WERTE[7..0][46] = FB_AD[23..16]; - WERTE[7..0][47] = FB_AD[23..16]; - WERTE[7..0][48] = FB_AD[23..16]; - WERTE[7..0][49] = FB_AD[23..16]; - WERTE[7..0][50] = FB_AD[23..16]; - WERTE[7..0][51] = FB_AD[23..16]; - WERTE[7..0][52] = FB_AD[23..16]; - WERTE[7..0][53] = FB_AD[23..16]; - WERTE[7..0][54] = FB_AD[23..16]; - WERTE[7..0][55] = FB_AD[23..16]; - WERTE[7..0][56] = FB_AD[23..16]; - WERTE[7..0][57] = FB_AD[23..16]; - WERTE[7..0][58] = FB_AD[23..16]; - WERTE[7..0][59] = FB_AD[23..16]; - WERTE[7..0][60] = FB_AD[23..16]; - WERTE[7..0][61] = FB_AD[23..16]; - WERTE[7..0][62] = FB_AD[23..16]; - WERTE[7..0][63] = FB_AD[23..16]; - WERTE[][0].ENA = RTC_ADR[]==0 & UHR_DS & !nFB_WR; - WERTE[][1].ENA = RTC_ADR[]==1 & UHR_DS & !nFB_WR; - WERTE[][2].ENA = RTC_ADR[]==2 & UHR_DS & !nFB_WR; - WERTE[][3].ENA = RTC_ADR[]==3 & UHR_DS & !nFB_WR; - WERTE[][4].ENA = RTC_ADR[]==4 & UHR_DS & !nFB_WR; - WERTE[][5].ENA = RTC_ADR[]==5 & UHR_DS & !nFB_WR; - WERTE[][6].ENA = RTC_ADR[]==6 & UHR_DS & !nFB_WR; - WERTE[][7].ENA = RTC_ADR[]==7 & UHR_DS & !nFB_WR; - WERTE[][8].ENA = RTC_ADR[]==8 & UHR_DS & !nFB_WR; - WERTE[][9].ENA = RTC_ADR[]==9 & UHR_DS & !nFB_WR; - WERTE[][10].ENA = RTC_ADR[]==10 & UHR_DS & !nFB_WR; - WERTE[][11].ENA = RTC_ADR[]==11 & UHR_DS & !nFB_WR; - WERTE[][12].ENA = RTC_ADR[]==12 & UHR_DS & !nFB_WR; - WERTE[][13].ENA = RTC_ADR[]==13 & UHR_DS & !nFB_WR; - WERTE[][14].ENA = RTC_ADR[]==14 & UHR_DS & !nFB_WR; - WERTE[][15].ENA = RTC_ADR[]==15 & UHR_DS & !nFB_WR; - WERTE[][16].ENA = RTC_ADR[]==16 & UHR_DS & !nFB_WR; - WERTE[][17].ENA = RTC_ADR[]==17 & UHR_DS & !nFB_WR; - WERTE[][18].ENA = RTC_ADR[]==18 & UHR_DS & !nFB_WR; - WERTE[][19].ENA = RTC_ADR[]==19 & UHR_DS & !nFB_WR; - WERTE[][20].ENA = RTC_ADR[]==20 & UHR_DS & !nFB_WR; - WERTE[][21].ENA = RTC_ADR[]==21 & UHR_DS & !nFB_WR; - WERTE[][22].ENA = RTC_ADR[]==22 & UHR_DS & !nFB_WR; - WERTE[][23].ENA = RTC_ADR[]==23 & UHR_DS & !nFB_WR; - WERTE[][24].ENA = RTC_ADR[]==24 & UHR_DS & !nFB_WR; - WERTE[][25].ENA = RTC_ADR[]==25 & UHR_DS & !nFB_WR; - WERTE[][26].ENA = RTC_ADR[]==26 & UHR_DS & !nFB_WR; - WERTE[][27].ENA = RTC_ADR[]==27 & UHR_DS & !nFB_WR; - WERTE[][28].ENA = RTC_ADR[]==28 & UHR_DS & !nFB_WR; - WERTE[][29].ENA = RTC_ADR[]==29 & UHR_DS & !nFB_WR; - WERTE[][30].ENA = RTC_ADR[]==30 & UHR_DS & !nFB_WR; - WERTE[][31].ENA = RTC_ADR[]==31 & UHR_DS & !nFB_WR; - WERTE[][32].ENA = RTC_ADR[]==32 & UHR_DS & !nFB_WR; - WERTE[][33].ENA = RTC_ADR[]==33 & UHR_DS & !nFB_WR; - WERTE[][34].ENA = RTC_ADR[]==34 & UHR_DS & !nFB_WR; - WERTE[][35].ENA = RTC_ADR[]==35 & UHR_DS & !nFB_WR; - WERTE[][36].ENA = RTC_ADR[]==36 & UHR_DS & !nFB_WR; - WERTE[][37].ENA = RTC_ADR[]==37 & UHR_DS & !nFB_WR; - WERTE[][38].ENA = RTC_ADR[]==38 & UHR_DS & !nFB_WR; - WERTE[][39].ENA = RTC_ADR[]==39 & UHR_DS & !nFB_WR; - WERTE[][40].ENA = RTC_ADR[]==40 & UHR_DS & !nFB_WR; - WERTE[][41].ENA = RTC_ADR[]==41 & UHR_DS & !nFB_WR; - WERTE[][42].ENA = RTC_ADR[]==42 & UHR_DS & !nFB_WR; - WERTE[][43].ENA = RTC_ADR[]==43 & UHR_DS & !nFB_WR; - WERTE[][44].ENA = RTC_ADR[]==44 & UHR_DS & !nFB_WR; - WERTE[][45].ENA = RTC_ADR[]==45 & UHR_DS & !nFB_WR; - WERTE[][46].ENA = RTC_ADR[]==46 & UHR_DS & !nFB_WR; - WERTE[][47].ENA = RTC_ADR[]==47 & UHR_DS & !nFB_WR; - WERTE[][48].ENA = RTC_ADR[]==48 & UHR_DS & !nFB_WR; - WERTE[][49].ENA = RTC_ADR[]==49 & UHR_DS & !nFB_WR; - WERTE[][50].ENA = RTC_ADR[]==50 & UHR_DS & !nFB_WR; - WERTE[][51].ENA = RTC_ADR[]==51 & UHR_DS & !nFB_WR; - WERTE[][52].ENA = RTC_ADR[]==52 & UHR_DS & !nFB_WR; - WERTE[][53].ENA = RTC_ADR[]==53 & UHR_DS & !nFB_WR; - WERTE[][54].ENA = RTC_ADR[]==54 & UHR_DS & !nFB_WR; - WERTE[][55].ENA = RTC_ADR[]==55 & UHR_DS & !nFB_WR; - WERTE[][56].ENA = RTC_ADR[]==56 & UHR_DS & !nFB_WR; - WERTE[][57].ENA = RTC_ADR[]==57 & UHR_DS & !nFB_WR; - WERTE[][58].ENA = RTC_ADR[]==58 & UHR_DS & !nFB_WR; - WERTE[][59].ENA = RTC_ADR[]==59 & UHR_DS & !nFB_WR; - WERTE[][60].ENA = RTC_ADR[]==60 & UHR_DS & !nFB_WR; - WERTE[][61].ENA = RTC_ADR[]==61 & UHR_DS & !nFB_WR; - WERTE[][62].ENA = RTC_ADR[]==62 & UHR_DS & !nFB_WR; - WERTE[][63].ENA = RTC_ADR[]==63 & UHR_DS & !nFB_WR; - PIC_INT_SYNC[].CLK = MAIN_CLK; PIC_INT_SYNC[0] = PIC_INT; + FOR I IN 10 TO 63 GENERATE + WERTE[7..0][I] = FB_AD[23..16]; + END GENERATE; + FOR I IN 0 TO 63 GENERATE + WERTE[][I].ENA = RTC_ADR[]==I & UHR_DS & !nFB_WR; + END GENERATE; + PIC_INT_SYNC[].CLK = MAIN_CLK; + PIC_INT_SYNC[0] = PIC_INT; PIC_INT_SYNC[1] = PIC_INT_SYNC[0]; PIC_INT_SYNC[2] = !PIC_INT_SYNC[1] & PIC_INT_SYNC[0]; UPDATE_ON = !WERTE[7][11]; diff --git a/FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf.bak b/FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf.bak index e3e49eb..459192d 100644 --- a/FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf.bak +++ b/FPGA_by_Fredi/Interrupt_Handler/interrupt_handler.tdf.bak @@ -37,6 +37,7 @@ SUBDESIGN interrupt_handler VSYNC : INPUT; HSYNC : INPUT; DMA_DRQ : INPUT; + nRSTO : INPUT; nIRQ[7..2] : OUTPUT; INT_HANDLER_TA : OUTPUT; ACP_CONF[31..0] : OUTPUT; @@ -56,6 +57,8 @@ VARIABLE INT_IN[31..0] :NODE; INT_ENA[31..0] :DFFE; INT_ENA_CS :NODE; + INT_L[9..0] :DFF; + INT_LA[9..0][3..0] :DFF; ACP_CONF[31..0] :DFFE; ACP_CONF_CS :NODE; PSEUDO_BUS_ERROR :NODE; @@ -101,6 +104,7 @@ BEGIN INT_CTR[7..0].ENA = INT_CTR_CS & FB_B3 & !nFB_WR; -- INTERRUPT ENABLE REGISTER BIT31=INT7,30=INT6,29=INT5,28=INT4,27=INT3,26=INT2 INT_ENA[].CLK = MAIN_CLK; + INT_ENA[].CLRN = nRSTO; INT_ENA_CS = !nFB_CS2 & FB_ADR[27..2]==H"4001"; -- $10004/4 INT_ENA[] = FB_AD[]; INT_ENA[31..24].ENA = INT_ENA_CS & FB_B0 & !nFB_WR; @@ -126,9 +130,9 @@ BEGIN PSEUDO_BUS_ERROR = !nFB_CS1 & (FB_ADR[19..4]==H"F8C8" -- SCC # FB_ADR[19..4]==H"F8E0" -- VME - # FB_ADR[19..4]==H"F920" -- PADDLE - # FB_ADR[19..4]==H"F921" -- PADDLE - # FB_ADR[19..4]==H"F922" -- PADDLE +-- # FB_ADR[19..4]==H"F920" -- PADDLE +-- # FB_ADR[19..4]==H"F921" -- PADDLE +-- # FB_ADR[19..4]==H"F922" -- PADDLE # FB_ADR[19..4]==H"FFA8" -- MFP2 # FB_ADR[19..4]==H"FFA9" -- MFP2 # FB_ADR[19..4]==H"FFAA" -- MFP2 @@ -136,27 +140,38 @@ PSEUDO_BUS_ERROR = !nFB_CS1 & (FB_ADR[19..4]==H"F8C8" -- SCC # FB_ADR[19..8]==H"F87" -- TT SCSI # FB_ADR[19..4]==H"FFC2" -- ST UHR # FB_ADR[19..4]==H"FFC3" -- ST UHR - # FB_ADR[19..4]==H"F890" -- DMA SOUND - # FB_ADR[19..4]==H"F891" -- DMA SOUND - # FB_ADR[19..4]==H"F892"); -- DMA SOUND +-- # FB_ADR[19..4]==H"F890" -- DMA SOUND +-- # FB_ADR[19..4]==H"F891" -- DMA SOUND +-- # FB_ADR[19..4]==H"F892" -- DMA SOUND + ); -- IF VIDEO ADR CHANGE -TIN0 = !nFB_CS1 & FB_ADR[19..1]==H"7C100"; -- VIDEO BASE ADR HIGH 0xFFFF8201/2 +TIN0 = !nFB_CS1 & FB_ADR[19..1]==H"7C100" & !nFB_WR; -- WRITE VIDEO BASE ADR HIGH 0xFFFF8201/2 -- INTERRUPT LATCH - INT_LATCH[] = H"FFFFFFFF"; - INT_LATCH0.CLK = PIC_INT & INT_ENA[0]; - INT_LATCH1.CLK = E0_INT & INT_ENA[1]; - INT_LATCH2.CLK = DVI_INT & INT_ENA[2]; - INT_LATCH3.CLK = !nPCI_INTA & INT_ENA[3]; - INT_LATCH4.CLK = !nPCI_INTB & INT_ENA[4]; - INT_LATCH5.CLK = !nPCI_INTC & INT_ENA[5]; - INT_LATCH6.CLK = !nPCI_INTD & INT_ENA[6]; - INT_LATCH7.CLK = DSP_INT & INT_ENA[7]; - INT_LATCH8.CLK = VSYNC & INT_ENA[8]; - INT_LATCH9.CLK = HSYNC & INT_ENA[9]; + INT_L[].CLK = MAIN_CLK; + INT_L[].CLRN = nRSTO; + INT_L0 = PIC_INT & INT_ENA[0]; + INT_L1 = E0_INT & INT_ENA[1]; + INT_L2 = DVI_INT & INT_ENA[2]; + INT_L3 = !nPCI_INTA & INT_ENA[3]; + INT_L4 = !nPCI_INTB & INT_ENA[4]; + INT_L5 = !nPCI_INTC & INT_ENA[5]; + INT_L6 = !nPCI_INTD & INT_ENA[6]; + INT_L7 = DSP_INT & INT_ENA[7]; + INT_L8 = VSYNC & INT_ENA[8]; + INT_L9 = HSYNC & INT_ENA[9]; --- INTERRUPT CLEAR - INT_LATCH[].CLRN = !INT_CLEAR[]; + INT_LA[][].CLK = MAIN_CLK; + INT_LATCH[] = H"FFFFFFFF"; + INT_LATCH[].CLRN = !INT_CLEAR[] & nRSTO; + FOR I IN 0 TO 9 GENERATE + INT_LA[I][].CLRN = INT_ENA[I] & nRSTO; + INT_LA[I][] = INT_LA[I][]+1 & INT_L[I] & INT_LA[I][]<7 + # INT_LA[I][]-1 & !INT_L[I] & INT_LA[I][]>8 + # 15 & INT_L[I] & INT_LA[I][]>6 + # 0 & !INT_L[I] & INT_LA[I][]<9; + INT_LATCH[I].CLK = INT_LA[I][3]; + END GENERATE; -- INT_IN INT_IN0 = PIC_INT; @@ -206,125 +221,14 @@ TIN0 = !nFB_CS1 & FB_ADR[19..1]==H"7C100"; -- VIDEO BASE ADR HIGH 0xFFFF8201/2 WERTE[7..0][7] = FB_AD[23..16] & RTC_ADR[]==7 & UHR_DS & !nFB_WR; WERTE[7..0][8] = FB_AD[23..16] & RTC_ADR[]==8 & UHR_DS & !nFB_WR; WERTE[7..0][9] = FB_AD[23..16] & RTC_ADR[]==9 & UHR_DS & !nFB_WR; - WERTE[7..0][10] = FB_AD[23..16]; - WERTE[7..0][11] = FB_AD[23..16]; - WERTE[7..0][12] = FB_AD[23..16]; - WERTE[7..0][13] = FB_AD[23..16]; - WERTE[7..0][14] = FB_AD[23..16]; - WERTE[7..0][15] = FB_AD[23..16]; - WERTE[7..0][16] = FB_AD[23..16]; - WERTE[7..0][17] = FB_AD[23..16]; - WERTE[7..0][18] = FB_AD[23..16]; - WERTE[7..0][19] = FB_AD[23..16]; - WERTE[7..0][20] = FB_AD[23..16]; - WERTE[7..0][21] = FB_AD[23..16]; - WERTE[7..0][22] = FB_AD[23..16]; - WERTE[7..0][23] = FB_AD[23..16]; - WERTE[7..0][24] = FB_AD[23..16]; - WERTE[7..0][25] = FB_AD[23..16]; - WERTE[7..0][26] = FB_AD[23..16]; - WERTE[7..0][27] = FB_AD[23..16]; - WERTE[7..0][28] = FB_AD[23..16]; - WERTE[7..0][29] = FB_AD[23..16]; - WERTE[7..0][30] = FB_AD[23..16]; - WERTE[7..0][31] = FB_AD[23..16]; - WERTE[7..0][32] = FB_AD[23..16]; - WERTE[7..0][33] = FB_AD[23..16]; - WERTE[7..0][34] = FB_AD[23..16]; - WERTE[7..0][35] = FB_AD[23..16]; - WERTE[7..0][36] = FB_AD[23..16]; - WERTE[7..0][37] = FB_AD[23..16]; - WERTE[7..0][38] = FB_AD[23..16]; - WERTE[7..0][39] = FB_AD[23..16]; - WERTE[7..0][40] = FB_AD[23..16]; - WERTE[7..0][41] = FB_AD[23..16]; - WERTE[7..0][42] = FB_AD[23..16]; - WERTE[7..0][43] = FB_AD[23..16]; - WERTE[7..0][44] = FB_AD[23..16]; - WERTE[7..0][45] = FB_AD[23..16]; - WERTE[7..0][46] = FB_AD[23..16]; - WERTE[7..0][47] = FB_AD[23..16]; - WERTE[7..0][48] = FB_AD[23..16]; - WERTE[7..0][49] = FB_AD[23..16]; - WERTE[7..0][50] = FB_AD[23..16]; - WERTE[7..0][51] = FB_AD[23..16]; - WERTE[7..0][52] = FB_AD[23..16]; - WERTE[7..0][53] = FB_AD[23..16]; - WERTE[7..0][54] = FB_AD[23..16]; - WERTE[7..0][55] = FB_AD[23..16]; - WERTE[7..0][56] = FB_AD[23..16]; - WERTE[7..0][57] = FB_AD[23..16]; - WERTE[7..0][58] = FB_AD[23..16]; - WERTE[7..0][59] = FB_AD[23..16]; - WERTE[7..0][60] = FB_AD[23..16]; - WERTE[7..0][61] = FB_AD[23..16]; - WERTE[7..0][62] = FB_AD[23..16]; - WERTE[7..0][63] = FB_AD[23..16]; - WERTE[][0].ENA = RTC_ADR[]==0 & UHR_DS & !nFB_WR; - WERTE[][1].ENA = RTC_ADR[]==1 & UHR_DS & !nFB_WR; - WERTE[][2].ENA = RTC_ADR[]==2 & UHR_DS & !nFB_WR; - WERTE[][3].ENA = RTC_ADR[]==3 & UHR_DS & !nFB_WR; - WERTE[][4].ENA = RTC_ADR[]==4 & UHR_DS & !nFB_WR; - WERTE[][5].ENA = RTC_ADR[]==5 & UHR_DS & !nFB_WR; - WERTE[][6].ENA = RTC_ADR[]==6 & UHR_DS & !nFB_WR; - WERTE[][7].ENA = RTC_ADR[]==7 & UHR_DS & !nFB_WR; - WERTE[][8].ENA = RTC_ADR[]==8 & UHR_DS & !nFB_WR; - WERTE[][9].ENA = RTC_ADR[]==9 & UHR_DS & !nFB_WR; - WERTE[][10].ENA = RTC_ADR[]==10 & UHR_DS & !nFB_WR; - WERTE[][11].ENA = RTC_ADR[]==11 & UHR_DS & !nFB_WR; - WERTE[][12].ENA = RTC_ADR[]==12 & UHR_DS & !nFB_WR; - WERTE[][13].ENA = RTC_ADR[]==13 & UHR_DS & !nFB_WR; - WERTE[][14].ENA = RTC_ADR[]==14 & UHR_DS & !nFB_WR; - WERTE[][15].ENA = RTC_ADR[]==15 & UHR_DS & !nFB_WR; - WERTE[][16].ENA = RTC_ADR[]==16 & UHR_DS & !nFB_WR; - WERTE[][17].ENA = RTC_ADR[]==17 & UHR_DS & !nFB_WR; - WERTE[][18].ENA = RTC_ADR[]==18 & UHR_DS & !nFB_WR; - WERTE[][19].ENA = RTC_ADR[]==19 & UHR_DS & !nFB_WR; - WERTE[][20].ENA = RTC_ADR[]==20 & UHR_DS & !nFB_WR; - WERTE[][21].ENA = RTC_ADR[]==21 & UHR_DS & !nFB_WR; - WERTE[][22].ENA = RTC_ADR[]==22 & UHR_DS & !nFB_WR; - WERTE[][23].ENA = RTC_ADR[]==23 & UHR_DS & !nFB_WR; - WERTE[][24].ENA = RTC_ADR[]==24 & UHR_DS & !nFB_WR; - WERTE[][25].ENA = RTC_ADR[]==25 & UHR_DS & !nFB_WR; - WERTE[][26].ENA = RTC_ADR[]==26 & UHR_DS & !nFB_WR; - WERTE[][27].ENA = RTC_ADR[]==27 & UHR_DS & !nFB_WR; - WERTE[][28].ENA = RTC_ADR[]==28 & UHR_DS & !nFB_WR; - WERTE[][29].ENA = RTC_ADR[]==29 & UHR_DS & !nFB_WR; - WERTE[][30].ENA = RTC_ADR[]==30 & UHR_DS & !nFB_WR; - WERTE[][31].ENA = RTC_ADR[]==31 & UHR_DS & !nFB_WR; - WERTE[][32].ENA = RTC_ADR[]==32 & UHR_DS & !nFB_WR; - WERTE[][33].ENA = RTC_ADR[]==33 & UHR_DS & !nFB_WR; - WERTE[][34].ENA = RTC_ADR[]==34 & UHR_DS & !nFB_WR; - WERTE[][35].ENA = RTC_ADR[]==35 & UHR_DS & !nFB_WR; - WERTE[][36].ENA = RTC_ADR[]==36 & UHR_DS & !nFB_WR; - WERTE[][37].ENA = RTC_ADR[]==37 & UHR_DS & !nFB_WR; - WERTE[][38].ENA = RTC_ADR[]==38 & UHR_DS & !nFB_WR; - WERTE[][39].ENA = RTC_ADR[]==39 & UHR_DS & !nFB_WR; - WERTE[][40].ENA = RTC_ADR[]==40 & UHR_DS & !nFB_WR; - WERTE[][41].ENA = RTC_ADR[]==41 & UHR_DS & !nFB_WR; - WERTE[][42].ENA = RTC_ADR[]==42 & UHR_DS & !nFB_WR; - WERTE[][43].ENA = RTC_ADR[]==43 & UHR_DS & !nFB_WR; - WERTE[][44].ENA = RTC_ADR[]==44 & UHR_DS & !nFB_WR; - WERTE[][45].ENA = RTC_ADR[]==45 & UHR_DS & !nFB_WR; - WERTE[][46].ENA = RTC_ADR[]==46 & UHR_DS & !nFB_WR; - WERTE[][47].ENA = RTC_ADR[]==47 & UHR_DS & !nFB_WR; - WERTE[][48].ENA = RTC_ADR[]==48 & UHR_DS & !nFB_WR; - WERTE[][49].ENA = RTC_ADR[]==49 & UHR_DS & !nFB_WR; - WERTE[][50].ENA = RTC_ADR[]==50 & UHR_DS & !nFB_WR; - WERTE[][51].ENA = RTC_ADR[]==51 & UHR_DS & !nFB_WR; - WERTE[][52].ENA = RTC_ADR[]==52 & UHR_DS & !nFB_WR; - WERTE[][53].ENA = RTC_ADR[]==53 & UHR_DS & !nFB_WR; - WERTE[][54].ENA = RTC_ADR[]==54 & UHR_DS & !nFB_WR; - WERTE[][55].ENA = RTC_ADR[]==55 & UHR_DS & !nFB_WR; - WERTE[][56].ENA = RTC_ADR[]==56 & UHR_DS & !nFB_WR; - WERTE[][57].ENA = RTC_ADR[]==57 & UHR_DS & !nFB_WR; - WERTE[][58].ENA = RTC_ADR[]==58 & UHR_DS & !nFB_WR; - WERTE[][59].ENA = RTC_ADR[]==59 & UHR_DS & !nFB_WR; - WERTE[][60].ENA = RTC_ADR[]==60 & UHR_DS & !nFB_WR; - WERTE[][61].ENA = RTC_ADR[]==61 & UHR_DS & !nFB_WR; - WERTE[][62].ENA = RTC_ADR[]==62 & UHR_DS & !nFB_WR; - WERTE[][63].ENA = RTC_ADR[]==63 & UHR_DS & !nFB_WR; - PIC_INT_SYNC[].CLK = MAIN_CLK; PIC_INT_SYNC[0] = PIC_INT; + FOR I IN 10 TO 63 GENERATE + WERTE[7..0][I] = FB_AD[23..16]; + END GENERATE; + FOR I IN 0 TO 63 GENERATE + WERTE[][I].ENA = RTC_ADR[]==I & UHR_DS & !nFB_WR; + END GENERATE; + PIC_INT_SYNC[].CLK = MAIN_CLK; + PIC_INT_SYNC[0] = PIC_INT; PIC_INT_SYNC[1] = PIC_INT_SYNC[0]; PIC_INT_SYNC[2] = !PIC_INT_SYNC[1] & PIC_INT_SYNC[0]; UPDATE_ON = !WERTE[7][11]; diff --git a/FPGA_by_Fredi/PLLJ_PLLSPE_INFO.txt b/FPGA_by_Fredi/PLLJ_PLLSPE_INFO.txt new file mode 100644 index 0000000..797d4f8 --- /dev/null +++ b/FPGA_by_Fredi/PLLJ_PLLSPE_INFO.txt @@ -0,0 +1,20 @@ +PLL_Name altpll1:inst|altpll:altpll_component|altpll_3vp2:auto_generated|pll1 +PLLJITTER 36 +PLLSPEmax 84 +PLLSPEmin -53 + +PLL_Name altpll2:inst12|altpll:altpll_component|altpll_1r33:auto_generated|pll1 +PLLJITTER 43 +PLLSPEmax 84 +PLLSPEmin -53 + +PLL_Name altpll3:inst13|altpll:altpll_component|altpll_aus2:auto_generated|pll1 +PLLJITTER NA +PLLSPEmax 84 +PLLSPEmin -53 + +PLL_Name altpll4:inst22|altpll:altpll_component|altpll_r4n2:auto_generated|pll1 +PLLJITTER 31 +PLLSPEmax 84 +PLLSPEmin -53 + diff --git a/FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd b/FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd deleted file mode 100644 index e09ed0b..0000000 --- a/FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd +++ /dev/null @@ -1,75 +0,0 @@ --- WARNING: Do NOT edit the input and output ports in this file in a text --- editor if you plan to continue editing the block that represents it in --- the Block Editor! File corruption is VERY likely to occur. - --- Copyright (C) 1991-2008 Altera Corporation --- Your use of Altera Corporation's design tools, logic functions --- and other software and tools, and its AMPP partner logic --- functions, and any output files from any of the foregoing --- (including device programming or simulation files), and any --- associated documentation or information are expressly subject --- to the terms and conditions of the Altera Program License --- Subscription Agreement, Altera MegaCore Function License --- Agreement, or other applicable license agreement, including, --- without limitation, that your use is for the sole purpose of --- programming logic devices manufactured by Altera and sold by --- Altera or its authorized distributors. Please refer to the --- applicable agreement for further details. - - --- Generated by Quartus II Version 8.1 (Build Build 163 10/28/2008) --- Created on Fri Oct 16 15:40:59 2009 - -LIBRARY ieee; -USE ieee.std_logic_1164.all; - - --- Entity Declaration - -ENTITY BLITTER IS - -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! - PORT - ( - nRSTO : IN STD_LOGIC; - MAIN_CLK : IN STD_LOGIC; - FB_ALE : IN STD_LOGIC; - nFB_WR : IN STD_LOGIC; - nFB_OE : IN STD_LOGIC; - FB_SIZE0 : IN STD_LOGIC; - FB_SIZE1 : IN STD_LOGIC; - VIDEO_RAM_CTR : IN STD_LOGIC_VECTOR(15 downto 0); - BLITTER_ON : IN STD_LOGIC; - FB_ADR : IN STD_LOGIC_VECTOR(31 downto 0); - nFB_CS1 : IN STD_LOGIC; - nFB_CS2 : IN STD_LOGIC; - nFB_CS3 : IN STD_LOGIC; - DDRCLK0 : IN STD_LOGIC; - BLITTER_DIN : IN STD_LOGIC_VECTOR(127 downto 0); - BLITTER_DACK : IN STD_LOGIC_VECTOR(4 downto 0); - BLITTER_RUN : OUT STD_LOGIC; - BLITTER_DOUT : OUT STD_LOGIC_VECTOR(127 downto 0); - BLITTER_ADR : OUT STD_LOGIC_VECTOR(31 downto 0); - BLITTER_SIG : OUT STD_LOGIC; - BLITTER_WR : OUT STD_LOGIC; - BLITTER_TA : OUT STD_LOGIC; - FB_AD : INOUT STD_LOGIC_VECTOR(31 downto 0) - ); - -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! - -END BLITTER; - - --- Architecture Body - -ARCHITECTURE BLITTER_architecture OF BLITTER IS - - -BEGIN - BLITTER_RUN <= '0'; - BLITTER_DOUT <= x"FEDCBA9876543210F0F0F0F0F0F0F0F0"; - BLITTER_ADR <= x"76543210"; - BLITTER_SIG <= '0'; - BLITTER_WR <= '0'; - BLITTER_TA <= '0'; - -END BLITTER_architecture; diff --git a/FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd.bak b/FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd.bak deleted file mode 100644 index f674080..0000000 --- a/FPGA_by_Fredi/Video/BLITTER/BLITTER.vhd.bak +++ /dev/null @@ -1,75 +0,0 @@ --- WARNING: Do NOT edit the input and output ports in this file in a text --- editor if you plan to continue editing the block that represents it in --- the Block Editor! File corruption is VERY likely to occur. - --- Copyright (C) 1991-2008 Altera Corporation --- Your use of Altera Corporation's design tools, logic functions --- and other software and tools, and its AMPP partner logic --- functions, and any output files from any of the foregoing --- (including device programming or simulation files), and any --- associated documentation or information are expressly subject --- to the terms and conditions of the Altera Program License --- Subscription Agreement, Altera MegaCore Function License --- Agreement, or other applicable license agreement, including, --- without limitation, that your use is for the sole purpose of --- programming logic devices manufactured by Altera and sold by --- Altera or its authorized distributors. Please refer to the --- applicable agreement for further details. - - --- Generated by Quartus II Version 8.1 (Build Build 163 10/28/2008) --- Created on Fri Oct 16 15:40:59 2009 - -LIBRARY ieee; -USE ieee.std_logic_1164.all; - - --- Entity Declaration - -ENTITY BLITTER IS - -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! - PORT - ( - nRSTO : IN STD_LOGIC; - MAIN_CLK : IN STD_LOGIC; - FB_ALE : IN STD_LOGIC; - nFB_WR : IN STD_LOGIC; - nFB_OE : IN STD_LOGIC; - FB_SIZE0 : IN STD_LOGIC; - FB_SIZE1 : IN STD_LOGIC; - VIDEO_RAM_CTR : IN STD_LOGIC_VECTOR(15 downto 0); - BLITTER_ON : IN STD_LOGIC; - FB_ADR : IN STD_LOGIC_VECTOR(31 downto 0); - nFB_CS1 : IN STD_LOGIC; - nFB_CS2 : IN STD_LOGIC; - nFB_CS3 : IN STD_LOGIC; - DDRCLK0 : IN STD_LOGIC; - BLITTER_DIN : IN STD_LOGIC_VECTOR(127 downto 0); - BLITTER_DACK : IN STD_LOGIC_VECTOR(4 downto 0); - BLITTER_RUN : OUT STD_LOGIC; - BLITTER_DOUT : OUT STD_LOGIC_VECTOR(127 downto 0); - BLITTER_ADR : OUT STD_LOGIC_VECTOR(31 downto 0); - BLITTER_SIG : OUT STD_LOGIC; - BLITTER_WR : OUT STD_LOGIC; - BLITTER_TA : OUT STD_LOGIC; - FB_AD : INOUT STD_LOGIC_VECTOR(31 downto 0) - ); - -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! - -END BLITTER; - - --- Architecture Body - -ARCHITECTURE BLITTER_architecture OF BLITTER IS - - -BEGIN - BLITTER_RUN <= '0'; - BLITTER_DOUT <= x"FEDCBA9876543210F0F0F0F0F0F0F0F0"; - BLITTER_ADR <= x"FEDCBA9876543210"; - BLITTER_SIG <= '0'; - BLITTER_WR <= '0'; - BLITTER_TA <= '0'; - -END BLITTER_architecture; diff --git a/FPGA_by_Fredi/Video/BLITTER/altsyncram0.bsf b/FPGA_by_Fredi/Video/BLITTER/altsyncram0.bsf new file mode 100644 index 0000000..b0acfb7 --- /dev/null +++ b/FPGA_by_Fredi/Video/BLITTER/altsyncram0.bsf @@ -0,0 +1,110 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 256 128) + (text "altsyncram0" (rect 84 2 187 21)(font "Arial" (font_size 10))) + (text "inst" (rect 8 109 31 124)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "data[15..0]" (rect 0 0 73 16)(font "Arial" (font_size 8))) + (text "data[15..0]" (rect 4 16 66 32)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 112 32)(line_width 3)) + ) + (port + (pt 0 48) + (input) + (text "address[3..0]" (rect 0 0 89 16)(font "Arial" (font_size 8))) + (text "address[3..0]" (rect 4 32 80 48)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 112 48)(line_width 3)) + ) + (port + (pt 0 64) + (input) + (text "wren" (rect 0 0 31 16)(font "Arial" (font_size 8))) + (text "wren" (rect 4 48 31 64)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 112 64)(line_width 1)) + ) + (port + (pt 0 88) + (input) + (text "byteena_a[1..0]" (rect 0 0 106 16)(font "Arial" (font_size 8))) + (text "byteena_a[1..0]" (rect 4 72 94 88)(font "Arial" (font_size 8))) + (line (pt 0 88)(pt 112 88)(line_width 3)) + ) + (port + (pt 0 104) + (input) + (text "clock" (rect 0 0 36 16)(font "Arial" (font_size 8))) + (text "clock" (rect 4 88 35 104)(font "Arial" (font_size 8))) + (line (pt 0 104)(pt 104 104)(line_width 1)) + ) + (port + (pt 256 32) + (output) + (text "q[15..0]" (rect 0 0 51 16)(font "Arial" (font_size 8))) + (text "q[15..0]" (rect 209 16 253 32)(font "Arial" (font_size 8))) + (line (pt 256 32)(pt 168 32)(line_width 3)) + ) + (drawing + (text "16 Word(s)" (rect 133 35 147 90)(font "Arial" )(vertical)) + (text "RAM" (rect 149 49 163 72)(font "Arial" )(vertical)) + (text "Block Type: AUTO" (rect 41 106 129 120)(font "Arial" )) + (line (pt 128 24)(pt 168 24)(line_width 1)) + (line (pt 168 24)(pt 168 96)(line_width 1)) + (line (pt 168 96)(pt 128 96)(line_width 1)) + (line (pt 128 96)(pt 128 24)(line_width 1)) + (line (pt 112 27)(pt 120 27)(line_width 1)) + (line (pt 120 27)(pt 120 39)(line_width 1)) + (line (pt 120 39)(pt 112 39)(line_width 1)) + (line (pt 112 39)(pt 112 27)(line_width 1)) + (line (pt 112 34)(pt 114 36)(line_width 1)) + (line (pt 114 36)(pt 112 38)(line_width 1)) + (line (pt 104 36)(pt 112 36)(line_width 1)) + (line (pt 120 32)(pt 128 32)(line_width 3)) + (line (pt 112 43)(pt 120 43)(line_width 1)) + (line (pt 120 43)(pt 120 55)(line_width 1)) + (line (pt 120 55)(pt 112 55)(line_width 1)) + (line (pt 112 55)(pt 112 43)(line_width 1)) + (line (pt 112 50)(pt 114 52)(line_width 1)) + (line (pt 114 52)(pt 112 54)(line_width 1)) + (line (pt 104 52)(pt 112 52)(line_width 1)) + (line (pt 120 48)(pt 128 48)(line_width 3)) + (line (pt 112 59)(pt 120 59)(line_width 1)) + (line (pt 120 59)(pt 120 71)(line_width 1)) + (line (pt 120 71)(pt 112 71)(line_width 1)) + (line (pt 112 71)(pt 112 59)(line_width 1)) + (line (pt 112 66)(pt 114 68)(line_width 1)) + (line (pt 114 68)(pt 112 70)(line_width 1)) + (line (pt 104 68)(pt 112 68)(line_width 1)) + (line (pt 120 64)(pt 128 64)(line_width 1)) + (line (pt 112 83)(pt 120 83)(line_width 1)) + (line (pt 120 83)(pt 120 95)(line_width 1)) + (line (pt 120 95)(pt 112 95)(line_width 1)) + (line (pt 112 95)(pt 112 83)(line_width 1)) + (line (pt 112 90)(pt 114 92)(line_width 1)) + (line (pt 114 92)(pt 112 94)(line_width 1)) + (line (pt 104 92)(pt 112 92)(line_width 1)) + (line (pt 120 88)(pt 128 88)(line_width 3)) + (line (pt 104 36)(pt 104 105)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/BLITTER/altsyncram0.cmp b/FPGA_by_Fredi/Video/BLITTER/altsyncram0.cmp new file mode 100644 index 0000000..d0a0d93 --- /dev/null +++ b/FPGA_by_Fredi/Video/BLITTER/altsyncram0.cmp @@ -0,0 +1,26 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component altsyncram0 + PORT + ( + address : IN STD_LOGIC_VECTOR (3 DOWNTO 0); + byteena_a : IN STD_LOGIC_VECTOR (1 DOWNTO 0) := (OTHERS => '1'); + clock : IN STD_LOGIC := '1'; + data : IN STD_LOGIC_VECTOR (15 DOWNTO 0); + wren : IN STD_LOGIC := '0'; + q : OUT STD_LOGIC_VECTOR (15 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/BLITTER/altsyncram0.inc b/FPGA_by_Fredi/Video/BLITTER/altsyncram0.inc new file mode 100644 index 0000000..f3eee7b --- /dev/null +++ b/FPGA_by_Fredi/Video/BLITTER/altsyncram0.inc @@ -0,0 +1,27 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION altsyncram0 +( + address[3..0], + byteena_a[1..0], + clock, + data[15..0], + wren +) + +RETURNS ( + q[15..0] +); diff --git a/FPGA_by_Fredi/Video/BLITTER/altsyncram0.qip b/FPGA_by_Fredi/Video/BLITTER/altsyncram0.qip new file mode 100644 index 0000000..c42bd21 --- /dev/null +++ b/FPGA_by_Fredi/Video/BLITTER/altsyncram0.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "ALTSYNCRAM" +set_global_assignment -name IP_TOOL_VERSION "9.1" +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altsyncram0.tdf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altsyncram0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altsyncram0.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "altsyncram0.cmp"] diff --git a/FPGA_by_Fredi/Video/BLITTER/altsyncram0.tdf b/FPGA_by_Fredi/Video/BLITTER/altsyncram0.tdf new file mode 100644 index 0000000..f260092 --- /dev/null +++ b/FPGA_by_Fredi/Video/BLITTER/altsyncram0.tdf @@ -0,0 +1,181 @@ +-- megafunction wizard: %ALTSYNCRAM% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: altsyncram + +-- ============================================================ +-- File Name: altsyncram0.tdf +-- Megafunction Name(s): +-- altsyncram +-- +-- Simulation Library Files(s): +-- altera_mf +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + +INCLUDE "altsyncram.inc"; + + + +SUBDESIGN altsyncram0 +( + address[3..0] : INPUT; + byteena_a[1..0] : INPUT = VCC; + clock : INPUT = VCC; + data[15..0] : INPUT; + wren : INPUT = GND; + q[15..0] : OUTPUT; +) + +VARIABLE + + altsyncram_component : altsyncram WITH ( + BYTE_SIZE = 8, + CLOCK_ENABLE_INPUT_A = "BYPASS", + CLOCK_ENABLE_OUTPUT_A = "BYPASS", + INTENDED_DEVICE_FAMILY = "Cyclone III", + LPM_HINT = "ENABLE_RUNTIME_MOD=NO", + LPM_TYPE = "altsyncram", + NUMWORDS_A = 16, + OPERATION_MODE = "SINGLE_PORT", + OUTDATA_ACLR_A = "NONE", + OUTDATA_REG_A = "UNREGISTERED", + POWER_UP_UNINITIALIZED = "FALSE", + READ_DURING_WRITE_MODE_PORT_A = "NEW_DATA_WITH_NBE_READ", + READ_DURING_WRITE_MODE_PORT_B = "NEW_DATA_WITH_NBE_READ", + WIDTHAD_A = 4, + WIDTH_A = 16, + WIDTH_BYTEENA_A = 2 + ); + +BEGIN + + q[15..0] = altsyncram_component.q_a[15..0]; + altsyncram_component.wren_a = wren; + altsyncram_component.clock0 = clock; + altsyncram_component.byteena_a[1..0] = byteena_a[1..0]; + altsyncram_component.address_a[3..0] = address[3..0]; + altsyncram_component.data_a[15..0] = data[15..0]; +END; + + + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0" +-- Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0" +-- Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0" +-- Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "1" +-- Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0" +-- Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8" +-- Retrieval info: PRIVATE: BlankMemory NUMERIC "1" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0" +-- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0" +-- Retrieval info: PRIVATE: CLRdata NUMERIC "0" +-- Retrieval info: PRIVATE: CLRq NUMERIC "0" +-- Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0" +-- Retrieval info: PRIVATE: CLRrren NUMERIC "0" +-- Retrieval info: PRIVATE: CLRwraddress NUMERIC "0" +-- Retrieval info: PRIVATE: CLRwren NUMERIC "0" +-- Retrieval info: PRIVATE: Clock NUMERIC "0" +-- Retrieval info: PRIVATE: Clock_A NUMERIC "0" +-- Retrieval info: PRIVATE: Clock_B NUMERIC "0" +-- Retrieval info: PRIVATE: ECC NUMERIC "0" +-- Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0" +-- Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "0" +-- Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A" +-- Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0" +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0" +-- Retrieval info: PRIVATE: JTAG_ID STRING "NONE" +-- Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0" +-- Retrieval info: PRIVATE: MEMSIZE NUMERIC "256" +-- Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "0" +-- Retrieval info: PRIVATE: MIFfilename STRING "" +-- Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "1" +-- Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "1" +-- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0" +-- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2" +-- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "4" +-- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_B NUMERIC "4" +-- Retrieval info: PRIVATE: REGdata NUMERIC "1" +-- Retrieval info: PRIVATE: REGq NUMERIC "0" +-- Retrieval info: PRIVATE: REGrdaddress NUMERIC "1" +-- Retrieval info: PRIVATE: REGrren NUMERIC "1" +-- Retrieval info: PRIVATE: REGwraddress NUMERIC "1" +-- Retrieval info: PRIVATE: REGwren NUMERIC "1" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "0" +-- Retrieval info: PRIVATE: UseDPRAM NUMERIC "1" +-- Retrieval info: PRIVATE: VarWidth NUMERIC "0" +-- Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "16" +-- Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "16" +-- Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "16" +-- Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "16" +-- Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "0" +-- Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0" +-- Retrieval info: PRIVATE: enable NUMERIC "0" +-- Retrieval info: PRIVATE: rden NUMERIC "0" +-- Retrieval info: CONSTANT: BYTE_SIZE NUMERIC "8" +-- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS" +-- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS" +-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram" +-- Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "16" +-- Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT" +-- Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE" +-- Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED" +-- Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE" +-- Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "NEW_DATA_WITH_NBE_READ" +-- Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_B STRING "NEW_DATA_WITH_NBE_READ" +-- Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "4" +-- Retrieval info: CONSTANT: WIDTH_A NUMERIC "16" +-- Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "2" +-- Retrieval info: USED_PORT: address 0 0 4 0 INPUT NODEFVAL address[3..0] +-- Retrieval info: USED_PORT: byteena_a 0 0 2 0 INPUT VCC byteena_a[1..0] +-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC clock +-- Retrieval info: USED_PORT: data 0 0 16 0 INPUT NODEFVAL data[15..0] +-- Retrieval info: USED_PORT: q 0 0 16 0 OUTPUT NODEFVAL q[15..0] +-- Retrieval info: USED_PORT: wren 0 0 0 0 INPUT GND wren +-- Retrieval info: CONNECT: @data_a 0 0 16 0 data 0 0 16 0 +-- Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0 +-- Retrieval info: CONNECT: q 0 0 16 0 @q_a 0 0 16 0 +-- Retrieval info: CONNECT: @address_a 0 0 4 0 address 0 0 4 0 +-- Retrieval info: CONNECT: @byteena_a 0 0 2 0 byteena_a 0 0 2 0 +-- Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0 +-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL altsyncram0.tdf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altsyncram0.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altsyncram0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altsyncram0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altsyncram0_inst.tdf FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altsyncram0_waveforms.html TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL altsyncram0_wave*.jpg FALSE +-- Retrieval info: LIB_FILE: altera_mf diff --git a/FPGA_by_Fredi/Video/BLITTER/altsyncram0_wave0.jpg b/FPGA_by_Fredi/Video/BLITTER/altsyncram0_wave0.jpg new file mode 100644 index 0000000000000000000000000000000000000000..84314f4e1a03352ec152e2aff9a922132f3d7fea GIT binary patch literal 90072 zcmeFa2|Sd0-#^aaw<#N=15GFWe6!@ zVg@IQWSP)0W|Up73DcF?{#W<2{hxF9`aSpWcc1%t?&tMNeVMt8Yp(D0{d_;4_vigt zM)*cJ3EOFV{N!=ih7B;-2IwD5I1aOdp8b7aUrzG(odNo5;WL=jwham!aho>mgKd=B zut{ozkOqT8*SY0i&JFw5uMHbFZQim~WZQO8G3W)2J7F6)Y}&MO^QJ9ZHgASrodEqF zwpnV6^xi{9x5_yAiR_D%)w^<|bepPWUAvs~0Pwy3*-KZqi|&$F*sZ9xUtL2}%fQgc z*yOOO)iLYiHYZNnx}0%!bNBG{@;?_47!({58g)7Prx;9Z+_l7{S92y>>zZo54vZmg>pPreWn`eJq zSzY6N0za>Rnb!u`rhmU>|1z;Z%u5QI*T&78H*FUAGOrCAW1z7~YV(%8hqg)|brSK5 zl-Z|uWt*(!jncaI?W+3DfZW+j1ERaWH(;uhX8%61|CrYpY{#Yz z(Bf^9f+1mo+ZuP%VgGAJRRZ4kAuw_yrh5Khn6c4MD4Sx5D@?{tOuak4;Vm@;K58H- z7E;jHihtxeFvFE7jN*6)6mS-v*FSn(qDpNR++g)f&Z0D5=?WOXg89b>4f)dC-<~vb zFWjgaJ$iqx2_Mj!Joa&X$tdRF%Xhxx?NJg!m@ejQuCF{Y%x;V;8Rj_7MTRZLPAw(m z8>=^RVrDp4!HoHn*w%4|RpG*8WDPzjAwryAx)xExw;6xEJ~PB8*RC^$WBHWfR?3G2 ziuywi<>}1Kt2cMkwXN=H)P!|d=)P)+D)k0$QDfxu6xkN+rWW-~zNNSob-k~Y zxfI&PwPs5Y%EP?Erwgk?ypjpgVfRBg_4hdBj|x3UE;q`~yHq>Kg+TvZ6GL4{4o=0U zIWuw^4l)^$Me4iCcUwR1IbbjrsNmzKq?}Bhy6BOv(4wN7w8u?GKB?MKD!J3IPIk&I zSyd91L$qxbT_uV(ggF)$Z}+;z zj_rMVu(1i)M?rW{%MlqZ4GjybVVh?A1@-964ZVqN`rp#I>|j zJa3F-9>-`4uHh9Z?0v{!NkMGmjG3Em`FVRCT_tg6h0xm4!}KoKQq41YD#>aeJ4(c) zi)0V&^y#~MtKjCllbXo*C!9#33 z&4{BPhLRdywGTN@_Zl!LwzTtT+&1~Rq=T`vT_>b=IfG_q2oF=xx)ptKb?;PtsJ8vNwXwp0pi_yc5cVsh3&A^)J+?^*D+z}K zWoB|h*ilL*8oU8-5D~)6#;9X~gjJDzA&l88C4}`6&~tM$31OM|St}|M%nKy&x2y|c zj*e&Vw#57?%SEqqKQ2ufsl9#PUA=z2PbCZIaN&YuxP#&0!%zHQ_P)Gu!DE8{-o0+_ z-IHuimwnE(pnF~j8@m&@>Cif*fipo}c;n?k@L!76j7JA7#hMcz68n2!J{SA==PeK< zlu5fM$?M|0vqBgxmH#X9^E6$*^X$AE?R5vUc6e`crKn6XHo!|d_oUzKS+tJkWSwTa zmDH9O^O}cAy2ozb`baFC!4%=b5_|MAD`jjnyPTf6lkWsQZh2IF%HF45_oa7PN(aCR z7qK+K_9e=lWcfL}mU`)C`YD_tEuL||4(*Cez@5KUa0t&jhI<9)tptP8pOC=MZ^wQQ z_3EqU-(qV|UAPhyOJ0bhq^{u?vn8-0;FVuz^YY^+TI268m}YZ+$|8Eqy>h(I@b%#r zjL60kel(an8;SNJCefI+tF1L~DU?iU1}Rktiyn0-uf!HAR%nu3pc0a%HxeX4%RvG$Phl+;qts?dBkL& zUSe#S>YMw2n%+9XVoQqKjCG0L``yQUo2AQT*8JH>+1jDc)1^)wqS5}E&n+)G*>_3* zf@lk{3zK@|fguGl%dylOL<}t5dUfoSJ==gbg>%owt%qC5av? zBp$CC@Qly24R@a|jcPrp9rEZPykL7Y=hhk2K0a@F!tX&x;tYDXTVlDh zN1Q@_uP8>x_Tp*U(J0e&hfup4-{0erraw=p!wZ;tnPpnEfu6{mi*gIoo*xhgDqUpU zb$aXFW|=^XdEwDl*Wvo5Tbwbs&*TQXWt1r#m(z-ulbfP^MV(n}ZtdrNXKd8ul~-Sh zKgY8L$A9&l2wR^Zv&_+4RVqOd_g%25TKPm188vU(SH>?c3mGxJEHiIRcSi;`CaDCy z5jXWHavvcvBTdemBf?T>?uoN!=g%U4pZ5#tk!7wsVGwfM zgE0m$`^*aCx3pguhWEQyG11 zB=2Q(wam$(?;A5tUl&VTJRo>=v#U@7Y_Xy`aq6y;jNK(Icjo+V(tNwfTF1~L_WqfR zSBpJ*E}bsQafwVUzO@=v)f4Nsfi>qhm0oQY==n4C70H)La+E0y#F$m?SU9U{C1Yx^ z7p>$_9`_5CrDd5JI5$vfs9-k^3H4Xh;=otTdX;%ah!FNeEMBmu4$hlf6O@$1j6CiZ zB%0|%raut+-77SCb(N!~-HrPbRx4iavY$3TYFB zmXYcASxY$Ac$E^n+mJdtH|h|vh$Hh!c|YpIE4hy0ix#a(C^raQs7L(RJ{rFUwMo*o=rJ{g6TjDv*by@ZmM3fM=P5fo`NO{#fV-zXf zW;DAira;hC31+(segkH@2&sw^X(2Jy3-spe_4kFapy09S>&2Vbv(|?DN2~p8?r=6a z~pVOzL z@$z9+y~x^&dc7AH!OW+ooq_m|I-LOup%4V7z4NrG=MctLXB_Tnxe0bmY1kC#nWv{~ z({P7I+v=*YGQisca@yrqZ5l2HNNW)Z=TAZ;8=e1RK9sC{}&9)H&5ly_f#H7>|%f)`_Ujef+;R@Y8Y$& z0Gv5p3z8D>I+4F)!k$I)48XJpA!8G%*_CtE7DObCZ_MmYQA<}c$5{_F@=;Outaj)v zG^|{ zO&(9qxV51@hboUhQkV3~lRVTh6*d|9*h}HXX7(LifR&_+?u(0;I$g>#p0Vl_&RbSm zR@)ky**wF22goO3;jC=A=WJtIbM_U8$x%Bw*ahDe9oDNXc50Ae2aH@R^~6|p;?Nu@B;N98qdG5wuhf;v*DKDc}p8)i;lOaLBonfYnUh-hCC zD!TqtBG2wV)_Cx;5SEHl2O72~0OO8ec94AX(q+fpm0 z>a}<8KEJTp7HH^yJa@;kc)nA4M~e-0-t&U@9lyGq$hX$sTTq^Dn^eH-HR@Z|v>-z4 zl!c;RWm=ZITe(?Z#${K@)Mczol)n(Ry&2bsGh=7de76oxs&|>=4p&82qo-0*RvDQE zNZ#Hu=5R&!6hqo(%Db1WFmDtSH)RJjBNak-ZS5Jf8}WX|(OZak5XN7=T4SLYiZcMH z7`rL?&Imb7^2mzw5Z0Hu##YZTb1LtzAxMP%gbV_^nG0DeTw72zHhg~>88wHO>}+a( zskq#=YkP$aQ*6oV*_cWOlR})WBApx797*y#8|)xedHmi*AA*H&h#{i2GtSaxY9so?#ablJMwdtCR_b5-@r^4#x!a&%MOt8PUk8y=~tjBf-NI!Q4-agN&YAaKiA_X9HI&DkD4s-+nW$CwGK-kx_+-AP-a9peA zkAUuViFu0*fiX*^$M?y51d(J&I7z;ZyW^oDYlIK!1*DFT5a5|?{T|$C2UwZ+O z`}hp;MqlxXCZMmVd^;jeFLKCYKjiN(a3Pv|^z4Wbwnh*fhVVlV3IQfPm`BUt1FO|( z@EvCHlXAlrdYJ1B+aaDyJn$N#R)?aG;713iChlEMb$>>Y!UmC!#_rGeC(R#vi=G>a zbH7pHb98^XN~uM0P{LYxP`=~X@Qe8e(M-|Dpe><^N~hXJUiZ#-iOMpwHg(-&eotK@ zTE$(%L9=OBK0=JXK7q)H{Dm5*5U0?lTI#Z6MTe}{6G|_4Ofo@>n-0}}u8VJ6*}<5A@1*O6Phy5Q1Niy3Q3Xw=!Ib!NtGClTT2 zq#31+ytmMe`|EXqI14f3F3Rc!Axwb+#Bh;9*vbmo03z-WxI2S|T*DBH??AsP2CRm} zzD4_K-Hpg9WF+UWy|7%)^Y&OLO*_L>(V{vh=@`qsdt7B7`XvhnEpk;~#ylTDoC<@Ye%EJ~J{-(BA^-BxzY(UG$&m&4;|{aefKdH9UK z{rt)d`BZ|R&C_8h3Sk3Jzp&!%j71>~qD1>z%$_RQCZn&Ex?T4ZZMcZ>a#iK$-|5XO zHf@vN%P#TatqtqoY=X(%kP6UY@Pnww$|nMgPg`F(+9;E%Nh%5;u5e1ye{(3dq4Dc z%2CQ8*G4jAJGIy*w?`&Dyt8~BXvJ5vz^2_hjQmncGgzi_2mAGUR&*+=qiu6;>yqAek&&efKUCNKMPhHN2sp72pE4A1eP1ZVSuCDR%gT~~sx8j|4{ z5eGW&a5Qj)N>J6T;!JzQVwT+rc6KLT5ko!pw81x?_2F7o=k)B@T3U&? z&57D4O;1*S#o&KZ9?`m6di%$PzLI@s@+1$IYo6|4MVd8gx%UP+=wDaN^|UH6cwq8G zP5$|T3u%3kcDgK|?1SW_7Yjc!Z$uhNl%Id9@iGb@kk%QvN7Gx`?o>e?`}C~pC&lew^4Uz5>v~M=W3aJcJScUxaE1?9!$?N>)q~r zZ^rbthvm*Blb)!e_X=HyZrwV0BzBY&pY#H_y+=iI6D?YMh-IeSZr+`pX>!g>h{l%N8+}h&@Y7Xcnj3tx`z7! zprTyx^v+5fk)(2Goj-p3pvZhn+5Iys z)Z~SPbjp!r!qDPG%yh!Ll&9~ z16U2VZet}@pJ4r}ZEriEK4s14k5r0Wftb1VqE{%MP6L>Kcl-e7N>xY*DKt;-c|=Hp z3ZXKD;Xo%JZ_uWW9d*t04jsPlM(tZ@{X!&4FTOp$Zj|syMA_!xuXQFEf6c*5IkJ(X zIHV2@Wn|x?8<5;_HpiDg+N>or+~IsON!H1$I0ecK+-6h_x&4YUe8CeT?42!=xpkN_ zGvy$JQRqls8miJ77VFOYZmfyN3t@a(pMm^p4QO^sZbBF#>xe)I^AW;6s>M~yZg`Id zu7xsI*hD;Ifgm_mCfFJ7Ex;KpbNNu-%5S;z4W~tN@g3ro`2Mb9Aq-!G|16yi9&L>H z3=UG3*PvUr&;7x`4=S$zRF~xH>*xh?ca`6_F2fptNAdS;5@J+x6G*&^?220?)Evny z!$0PJh#RGTqA{!j?c6v=H0ixW*u`4OF7dI-5thkP1JYm_8q8bv@cuKyl4^aR%}|=1;k}}Sl)9*?|i&9 z%X)X`Nv)i)NJG=1id(jqA9ToR_OOdozkgju#wf9DIOMAorov;uhNI5=o{k6V@J$tT zN+X^r4lS2)C&dr?q0O}zTqFRu@Ez^YGnpm)IEAhC<<|mfhPpr<|7LCQ4=YsK0_b5+ z!8f!-O%?0A0x_8uyTCkT`pAULU}LMg8^oc8k$K8s8c^v2w6#`R5gkQRFIUT-0P9$Z z$)BuloiHAo&MynS;rl2jKMqyeKPQAqS?GWr+s%#wGt6#kEBe`|{IOz6aw9_l>%&GQ zu0=@AHKWR7?h(_L3=+g9DcJ_eKvUYix?3o~sL_wr>MSV(YC8c?X4=)crOHQl0?K`U zQc1r%vzE->nQMDyZjv2c`PkZJCI?szc4$=-aVrXq_qzD5Xlnb%m-mZ2BxL*aweI8` zq>LUS=CDYUb#LAVNdX^xb8Y0jJQ^XkwoiW#T`bq1n0{SE$$ML^$qU;~W^E(eBgkFc z!PVXVzmiT5A#9w{5W|-yTt$Pws6g?B+2As6JO@ea%fdKc8Y&%?O4<6YJto=L5AnJV~~Nlw4ZKvxXe2%FqW7?9h>8mk|9mu znJw785+OJ%xh81_<+y)<=()~pCZtTPMPB`%)kZeIm1~0^&;-?>72hyL5hSN0n<&A{ z>uSi&6!v#!F;I5mfX#opng7MT{G(#}6W&2KdU+G}gkTtO=c&r8Y!lF+JyozQ*oEM% zj(y^gd3z~9GT5|;1d{MUV+pqe(h;Bs61bW`=Eexr&;WFYI=rFaAZ?ke(j4&zo!C#2 zL*UdVzy;3vCv5T+fy|uB_pdDs!)CHTFhtq%6-WpK}@H-kXn;XkiPUuiy2a zgB0}kHODl8dUD8e%VC+Yl05^}UG-*zROV9580DYt7Jd`>f3=f;f;j%+UVan!Zvy{K z!~cCYfJWmy{M{mf z|B2`|{wqL>_2=8q%Yq>)zQ3wl2;1=)%C|TqvYt|ce-*P8&*}zNAe?t?7V)2r_S$u~*1iZxLxpCp~TzA1v255!#=Da|n4D z^K{_gQ42c%DTH{*pcS5Z;3J+D!_W3L{?E>&_6#FEpCY}CjpiEpfb?h3->zm$hrksZ zf45=oA`r20;FSY}bll!vt|>O*b+ow%3L}J_<2xN#t;8p;6CtQ2LpAs`u_vvuUm|#9 z%CjVd32>e+p}*~be{(gy?SQ{uZGGDTe_@Bd*?@oZp}yIGKhXv}Z#gygsF97}T)H)t zoXwQnh?-@{W33duq zS-ngSt3*=H1ySjBFv-TO-l(U(3UT1rTj%a`Z{FfWUEDs+b?=;ai93_%ec~hezq09T zUfM4Gq8fL9{^PLl8K4A9?#84$ULC8*2T~SG#K4v6IjCHYj zl$)E>*9p`=ROUvOixk(X7omCR#7IYqV~OS+z)PL0hfAd4&h5R2NLi#jAuJ@IU##G4 zk4BZFcbxHjv$Lfblb1c%=a-(FXi)QG`pS)8G-RulJhXYwPLfZl zbawq5xwG0*wsxY&acqFJ<5VS`^ZcXBddr;O99L6ai{d$R%{Ftn=}fe_g}ArR2$Or%%5R16c0cFSD3Wy($X{0@bBwPVL_CC$ zcFIv9?4+QNYtLBsnTY8b))90nTx!<>%lvv$NI20qEbc-jb2)is)>L^U zLxKnlQpftz?$0U8amv+t777;Qsw-M67EIq)R}XUt2OjhW80(WzXJ%I>Kg{>sJ0#oM zs2Q(ln;WZ%@~N#}(z47|IW`p$(Z9dcA*gYOimQ#%?F8>M^PA63x1YU)rE-rPEajJG zmmsyv-Lmd;ecU|Pb{MH2e1U7yaEnGh#F0~oI>(L0Bhql+A<||ZgLv+~SqP}LxKxCd zvG%8lV$p+bTHrh~ZG9$r?_e|~6)L8VXmlNU*W#F3;7BbLkLHCM`c1(%&VDM<0!1E# z5F~hqO0fa2Ql4d(w@G7g)X7h22;A1$e8q{U%)|j*Y&`Qws|{`9d$z9-_OqE0VwE8t z!jLpOKCy2&8V%a4p5WaH7wmZS3ul+g_W&cwEWCm-o5sSY2==lmG?b@c8^)hy{49Gj zXxC1V!8#9s?wy)!N#>`{R!1so3%$kaK1lz8z3WN!tcuwX@{ySsajs3LZU}3K!CJ*k z9oRU2Y`9G~_|o%AAMg`R(dPOZKZ3?@TAZpVr%<0n-&v!`F0`q#(dpQeRUn%e6vec6 zq?saU_NH8cl%z7obcSZJ69~Gp%8-5o!f9>tLsJ(MdD&|ULS{-3?ZBnmS z`)~FDt|5U#TKy6^3zM_-XH$OeQ2B|HW|?iK*16Ro?K9EEyXmD4vAK8I4ewJPcNJe3|Dj5~kj-sWeV;yCIE>%RI-dkJ@YirQ$sX7m&6#F6V{bSqMbNZ)r z9Sd2tZ)NA*v&GKNPJ`+?hGrj4q9$hVrgN`-_R#KW+dGf;W5+xzM1yWSX87oUj$Jc2f^5ccQ;vVp?f!xni! zCxE>UU`jmX0)Mg)r8iWoQsZoB;&x8pQ{w!=&I2>)I2Ajfo`t$q5o{{ckBlKkN>y?D|!HvMy7DC37;H>PX+y0N8_rBcp; z%VW1gIjKnjkcwF5^mqFDL(zuB%0)P&%91qSV|RkjtMDB!xi*~rmHb>jG$4%~wgiO$ zfc`s>Hx|J~a4$@8?F3T&JL9S$_dc^>IW?wD6?BZ6td6&RZDxEA`@>KpJfj&`w!?V> zLu9_Ah*_x3nFe0_wWYx5K4-m}(wXJLOi7zA5L=e89fPMB7DiR|?^waa`@&ZL&8nIG z^Iz<$=wDiP{jU(yP4D~1+$QGMkXN?$4YKm;`Q>aoFJPL;L?_{;*9gh${b{RV6ex}( z!?RZ_YWj&FWuZ8mj~s1gBpQe(=o)749P{-YoAb)Le&Y!K{Jf%D-3;pBD?|ffltRU+ zJ&MSVLy@N>QwjCN%nR5}G3-i~D(?rNMPSa3=)iBrG%@$znL_Ub>pLvexZ)Fq55m^5 z1@4)=lYSL%FchC5Lxw)p*>g@ELI-wO8_-{!rY(eR4!sCD;a!5wZGc1*3Cy-8w72wDyh~IvfqfY34Gxe|qhZN7JC&|2TjryT&5Fdyhlj(j`&0c0cdTLCi zq+JRTNVCaZC56QxGA+iw9%XQ^<|*P2LzQR(BUtj%PQBb*-2$fK$ox zR#S-&N3fA>IMuCb%&lCP%nVoLwom8`eRq8W%iH%7voZGlfZ3sWlo5z2F$eu>um?w4 zJXyD^vG&X$AUoB}lSoYZj*TK!OpI0(lO4Y!bkHqi8`{`vS6Ul}-VL^B2W%+_b-x70 zjaxNmIFwLHz;rJDZtzGPipUC&=#n3y1h4RHSV!>UV^9yH;uv!p{`|EL3pmh}a%=II zm&!>L4(^(N^T>$EQ?BcZ&xB8S^7C9Bob;u8{Oj_F4vk^X?#r_5GYkF?Sh8iuwQ8iR z=2;go=QI*1{%L3)s1Fw|z3?@-Ehh zsgrCUSu}hU?Ck|caVM`oKm53@#*cP8))DdYVqeMOsmO<)H!+LGs%z4?`>@s)8f*w{ zr3p;G@K`Se<7`G|%TZ=)kU-jTl)+N(JmAh%eYXDL>3vYOJ-#J^SuF2T3n^kabwWwd zRoj?PjWd2@b_jnz_!BzZJq_bB`BN?vDmB<9HHB1Km{0&C2%sBk^GN?S7b*_+5o=5W zwQZp~D+9#V*%IRsDE11~AuOO|znpWbQ=r4OPA=CaRzZCmz>;xCdR6PA=8tCkRYeku z&8(3D#?Bc|GsGi33VW1A*T@bo+1%s0*Hxu{8a~NIhj|^Wc8)|JW)XM3v&;p22h?%I)5z}mHan3dLErjyZ*QqQ=E2-~ zx%cRuYlvF#>7+fGr;Pv|@sDs?3yM&%82uwRh^OhOJ(<#F?+=yYjUnp{(Tn6IXn-#0 z2rfPu+YfrUYk+biDTs`27LOi&?pY`Fm!7`H{% z>4z^v1@c*(xsn-eo1uty2LvDzKXHRtHFXuxGgpq}BYa2B$F^~pZJc>iu~$iEenGNl(F+qyX?Q7-e4_zdIRd8f5m_PUnrik?tQDLMF#%n zA1)+8KOWXtZFhPkns5c$IfmhAx3;H4YrgI-V94ZCzMabudFJLk_w*2=ror<9If8tl zJa78LhiOms$0aBC7uehw&4Po0*`wWpEFlcaI8h{Q#D7d~F?Ir10ArgW#A+6L3fYl> zaDBaep<&7K)DUhTXxR<*%@o`H?on$k<>8Z&eNXCJ>z|~1$5(o%mX%Ck-lcoIJ{BNL zVcvy09rds4GPVj~zznD^gyrWh+EDihTKrKeDl>AWURqV!Hi_&;RX0QFqR``apBXwE z%I4$@hT7VmY#213#Wc}CjFqG#?d^J!sZ^H2=@i94+0x^(HxolFbD}i5ibA@yq$=*_ zNIRWW^Zy;HHH~1p=BFbAULt+k9s{|{iEX;`VSq6er8IbxZaLiIAI3G}#R9xGskVl? zSLCWyvP1}4gbdZ*j$O8kVrG~aqIU$l9SnVFkSEwfH;s_uNr0MD;(;qPoGyq2nmR4^ z4&nOwrDRO@7ouaWHITcQSL@-GP!Cl{XH+hbAHEqI_ZIV$I=gfamTYy($UHZ->t?84Nbn-&PRyR6=j_~-J;cnQ+-Zf|uH|Xn z@82HP*`+V#(CFb_?a-zzo>7jf(xR6`&(9QF)zvSVoRN9<7x#|8(x;gUS1gk414%7BXCF$#pD#pSsc_<^55 zV~E~Ewj+5hHA&|teftNTL>jj02M#Gx6GP{A_+-ql$J zk$-D8qEz->PW4OnjX8$=%Dmx!oc8*ZV0RfOQV1)F^C8?+OuJATqfVejn5uTWklKw>PFl1`bOixd&;|C|lA zG401gXA9;R;b$3w?RX{$fVQm$lqmUE$HJZ=zp}w|@KkF-KVj9kO&rRC>jxZ#FoXtF z2?yVxezS#Ms4;FE`>hd5g7Sz0l&4(NG4o}s^bNW<4;ZYn zyCIKgE5n-9`(QMrz=%9g0bauEv-!}iX-Du3Eg;c*FOJP-F~-7}FH0yu8>0ihORzb# zO=TDxb>9Pfri}uUCOtm17*3i96tTyK4VEH~*|75p2Ir%Aj)S;8m`fg|_4IeXO6cJk z(_;szx=-)MAb|mV{S03|;u;=|;>ieMy*+=^B7ar3|E^7y4JH*?LAAp(rVvGG1?3U; z31NnxQh3KzpnTG@avB^goJR6i%!RP8iIUboXb~W&_t$cvoy?9{G6bgor7MkO27aR< zS~9fl@Q{v$78=bv1L(w{6oEZ>af^MS1wS?2RRw$PL)H!p)aNJ?W`}i7k1l-F%_7gQ z6z@~;%l93S{M%-3@%Ssk{NEwqP+kVJ02u^dhtvv`f*Ok5E`;?cBENDBkOYG%qbq`p zrgjSNumF19`}gqwM+uv6+big!JhUf6;Jls8GX!Iq_E2+%$|_Hc>QUem)lt+t1TJId z2>-$hW-+ds#fax$BQKG8ntqeLlJZ!a`i9{T4ff_{kx;Osy=fry()=T@z^ux3GEd)T zaSD<&$hg}<+Q#t;^0O6M6>Q=ZfKfqY9-;|I>7-myB&Rf@_ss8t%OS`DEzGVXWO0lH zGMOM{Xn(|eK#CVo(Xd_waVV>d6qP-B8t2zO%O9t&#rECUaj>^$wz&UmhU4#&@&6$e z8U_)b|B!|FNcn5YV7C0Jpu_5KG8{Eu6XmZR`!mJ+e@uazl2h^ZVt!kPnv9eHCmw0@axz-nrLSbyH;p@K??i67vaK!%#~C8LY#GU+HdP5(`BfM3zJXLJGLlb3jV z*%6b+E165~-KI$?op#W{^pY*t7pSOB*-RqM-o;^L^%#D4$p5jA*Z(?%@O1_H@gKDi zJo49c57bCaFo>2ozXmZD9KlYo2~c$fIF(bymQ+?bbg=ZAd?3*1EkPpA!o4h;vcLK2(0B8ene*AL&zycagck!#c#uUgHjK`cvp5`sUO>U9qJ)V zyyD*s(0`r+L)bEBpb8r)c$Zh0BdMQ_vj?^2)SZ(i1aPz!%HjqpFCJ(pYT0V|F_5J97i z_R>yc^gG}?T4MbnmdOsNLBl{9>iXu1L+mWZ;wSd&eh(l!%}`mgBdV`tk7Kev&x#$_ z8BM~(^`WIeJL-dI?+o(8U`598@MoxucXtC>9z$W)TmgbQA?$}!^+I8q&O~I~2re-K z`kq#Uj?7##m7@H+7lvpzxY{pk_0tNaGZnWBbe@JR)w>LPw*895osBa-1AJD?TL-)J z-?UmNyK`82UhK@!776tYF1nQp!|qw`$(6R5L!oMz{+olgb5B(q^ewvBYC(6VR;t_* zQj7eprxjjw)r5GRzFRHoDDTx6cirGtLr8Ph(Iem2BuH6fm#w3UO25Pge0DJ81iQu^ zBf}%v+Rt|Sj81@+4o{m3yDXH`<9)53HDlu_S&O>+60FZ%{nS2oW*`)&)tKvsmkjyX z9befUbbdi|xsvrXI|a3Gs0|USqC12Wn|S+%FqYk+Vw7+}5Rug6GT$Z&d|F(q;^_d( z={t=xi9=((P|wHH;Gn~xp;$axI>ZZ~8Xip%4~|h$H=Vdq!KZI}x93PnZ)!Qsvx#G` zLrh_NR-k(e&OJ%+8PqR#OWI-NWVyRD)MBDWeY}5XiOl#J;+{QouI09QYE!i+-Kgu` zlX)9{JV^1%(^j?&)z{K*F&>GxI8Z$eUi$9A(sNcxhGf0+h8?(QZ`g&#}AH zM)%**^poJ6RLjq75gIyWLZ*?Lcpr=C2@xP1b8NxTd^= zpk`GFT%r*^It^i*<9DhtlBe0HnrTgXJeSvI){{?KHju0Pa_^7(V!T;yh2)bl5qF`t zmcRcTK4!Mp4h4!#9YA)NB7Sb5BoW5-=HM_&7*cXBZYetz>h+3J0hVd#to7oy>Qb*@ zdej_z8{#sf(KBRhIpzIhV5Wm08H`e{W9Q{E-|T<#%7qqJLs*YSh?yNu4od1^VQrr; zOa|PUs(oC9l1#;f7BLe$-j8+}(u*Q7seZLUSym4aYoR2U+&R5kPcLzKdGO4|8@;uk zFC?toWTC#pgyx0-94)y#l_amrl|Sn5wjQobZ6A2&kZbH*mb=IPysvGvrk~nX4^6*H zhf1=G)D>>Cq$0+2!I8b69M001 z{+J+t4yQQS;{K&AC9&%;PG(~6A!d+@6k9!l*chTnxuOQ%shL+19X5*!AuR|F>N92C^p`uzd^V{8G z5^BsHh9}R~`vf|sbX}~5G690m2BdT`FCH#YH|UH+4zqV#IO;sAanJ5ua9{tRt+NVz z?hA1%Bf29x7sQmVUhJBY)msPGBfI=dBoDj@b)ohv@e9*l5IwNHhe*whr zc7A36(E4=9m*G3=AU`=D;ylRQc!A83WzZ4H+zTBdK!?yv1mG&ZLkf>ln!Fe4DmydN z{H0}jEFs$fO0Wcplhyq^9W-c(d}y(MzBz@bioC#8=jlosPck~IwFPo?Xd;gc`j?Q4 z(121o{J8R|Efmm|GKPKw;GrpX94(Ctz(6ejQz2}_C^*Q8YhvTlND$#Wj5`?S1{Ynf zQoDHsEspt!{29F`+TO-{WWX@NFlbO6^sC_60PmdagUDUYeUy6+2C0F`2V#zK{xv)A z1uvG!Z|X#Dxq$!D$e=@te}ir8I)r5I=Egwn3ogb|wh9h}pn;mUetumAJ_Oo9U%qvW zb0y!jSigrJRSRAVy03AO0%>uvLG5mV8UvK*?;_L>Q!-ZV9bMTHmF#O?wV-=~pU#aj zFs%CqZzDMMAk=i?QCj6(rNtd2Ros|`Oxc$nW{xu)iRSN%yk})_D6IKAk=lRDk(kDr z4GP9tgsV+RsHFyTo8ULF@WDJB$mBnTI%zyMV_d`UY9NE|=pezHL1cpvR{!N2Gn}8Y zh}!oNdIU*Q2;RS)4~gRTtx0pa5SJ~z%o7QkavYs!bgu6wLJ=ufu)W#?tKC+ccVY=^ zIQ5%g12%HlP&vZ;*zoEw;S_N{SlGAmEPvk=b+657d z$g^zuFFU7+YsXcQT!g}}Ckzm$$Z#+pKY0YHi0gL~AO;N0-D#%eF7Z$*(|0ZLp-mW* ztYQO*OwiixD0m?lgf72{ z1Fyqm^g@rk`Q`j<5e}aBy`p@Ddp6IG0w@!*kU^Dr`PqV!N|v(w)Ye8npk}?pQ?(JG zXRCr+*xhG_qFcjd+y~tf^zg}w5j4Dnwd_b7FRW@|{n*rrjJpVK>Ztdd*P#SnP^`tffS($YTO_%QV2w_Mxbpgx&Ym(am64GfddWR0ZJ_&YW9QX zX)%@%ix?!N6qw(=YSnAOv%VyxFY-dT=H4LX*w7k!=R8Hhuu?K9W<>hAGC8>=7XA!z z-L#^tdLg)=t)PDH7VqF7P8GbQQBhBy@(n`2R#!ZxZ?)^`U0D1UjC`7f2KMM6?mIBQ zJx=`^PSL(%R?(PR9SE1g^s+cjlhE6Po^gycGfgI6^YVgYB2N3NcpzR5ba5V7I`87% zEO^bur`YE_4E3t+x>dnl!al9Wn$|-hGC4d8uE3LTrLStkckt920UO#lsRagL&=8oA zXt8IDu;eDnh$q_gQdqh-0^&&vZ88JrvK@dq`}otZmlvbC+s*co?uWwTpBb2h)~Kh3 zv5zZl$!MQ6xrA9fumfet3_H^~(0@t8?YigDNQ7uhzkZ&(yI#_sw!^uhH_LROyf)wK z8Fl_cvet)IlH?{i6R~%*i2}@1zIw?6;+6pvkd41 zSj*9#!Oj@QiLeNn&iHWR{7#RBCgWY}zKyww&DAfXST>zmigadi8Sema9;MBOvZ-5q zC!e;$oxwVi_ne~P$hCWze%ksjasYV_E!H@?R;<*iA`4iQRqkzm)u4<%-aNEw4_Sy4 zvG0e=2cD2KDH2rzRUY&a$N3p;ViP=jFgjvVGSxz1#4vV0uwjsQxEgE8mZ#pXTFdZg zT;3gw(j8pJ9x27x(2R{CZZL86dGwNzxW5Bh%?x$X--SZ1m-I1b0cXDR^4#ggq*Uh|mCcv%H zbg*Z_KkdvM@c!f(q8N)*X91QS8#tQtoD!69!Rwy`?W>km|WyNgjq#?nGDb$gSqh ze1bB~{?Kp-df$Xqg|%2d%$$>jm0slzfkq8daYbGF2L*e}o;`g&@y<;p%Cq~#^?SV) z8Gmwvvz_4cJYr%FJ1(5O;#pw6Bpg0`5A$cf+57ll!v1ajv9pY%fmelPzoX>1ScNg& z0Ptbx^a2=gGECD41>gi#@laXxhMKpX1|2jp3u`K><-X-tb0ih zz%?acVt4rJkNxx;UG0%3*E_w9PjE_k6lj$dXq%uVWv{RMG+^TiGxf3V{2)ucwwt|W z+{rF{q?Cd&M+3XszI@D2hGm6+=obB5cUWLo8)(-SC0rV})d>r*Ejoz&2{1jpWsdKo z{YzWT|2sbF$7{z-(KTSLP~iC#MC&tNXCyULE(U!agY*aB|DA7#jrf69z|Dlu5vS7h z7O)H8OC-;J8pGluks`U^x$HUAV(bU~a@^~(7lyC%QSAPi7=2-Wg#dRgAd;FGj!RYQ zB{kihT>VpeKhq19F|5$4;$YV|TVsQ>ahrJ{+UU=a7MRF7xJ~jatEuBMXR`%jv+Sh364}$n{^}zSjLs;y17VFB#9jqs#vvMVHs^0f2`f zby17~VnG-L>IjzrM%;BUOVv^cVEif=A2$4qDovin!Fy}SAK)J1^lUxA^0Nb4Wq9!; zKo-mpis}}T1;yT$YV{I1tGbAzJn*lKKDGc9CcYoQ3IqX|_w$2`$bu^#-k>@GU#EO< z5nj*|)FnNLZ?^#~G=I!H{*8}f?8#u!fvZxgJz-NA*Y4?=G_R&M$F5pyt%^Mk-3H38 z$Qq#~mL6*zI4H58_1j1t?G~*r>pvz&ug7v%Z%uX`GV+S6uw8^>ejPsdJ^Web1VA)e1jY{US{z{q|-e3A~718&I z-m_paU}C6$P>37AK8=dO`c2)-HmaVZcRZiVr3vzY!EvP{3Ky?uOZ)ff{$AH0uVcjU~%YAh8HYK zY?vSY!iAt;BP+b>;j9U1I(0YA*g`toSS@y*=DwQNcxZp= z$~)goZ(ntFm)*20!PzG5Jmva`%_zN30Kg64NsfQ#M>?Bh}1UCD>ma zn7{pQm%yhC#{EE$jtT z8Q8_S&;<1swop2Z=q-9eoN*8>4m&3CfqEVAj0QgJ69og%oqy1+`H?H&cOcdfxvK%J zicsooO!QOYPaNXt8$U2{T0Z(w>`KS43{a#xj+xg0!;C;k%`i~IYdUxGBBchdV0#I2 z{snOMFgr1>W&`Y!=|73k2mwMAH=E-yjmsp3tYY9ksXV?Ky%G!dn9gAvv_lEgL;o=#e zoqOl!;trn$jMRTHOP?$KWEN=b|Cs>9mZ-ksqu7ku$cOjd!i%7wM7~27saBIk!Dx#m zR0p$^xalBm|LZ2NPypmKrhX3s_QADCK(62GKPBGrS*8^JF2kt`qXtUA`qSlaH z3Tt-n=OY^#>&J6OlPYHz8z;cQmJsZK$!?P1{7z8jzBt*>!u?1S77Xz~YIlNvCWC|f z78Iz)gCvCv!FCLE;oxS_I=I0?+AJZRDa3jda#$HDPmrqX7ew%g5)%!rEENx1$bxj0 zja`+=M>O*ZaxkOJ6V_{~ayxF+*PpLg1s%)gPA8tp8o1Y&MxmzC#5r2GYc;|>JoPMl z?^%9oP(Ifa(wwb=DCQLrj(kk~K>MJ)AT@U$+*R`8eEM2!8e@LT*b?&oqN&Q5Z3B9C z6)g)YTr%eX3a08?!NN_^gC^kMo_Bl{lX3(9F(Ruip@N~N%P(-Cet&d!R2}#nhbZ<8 zUp*XM$KWxPVVqMRddI{-M6ABqs(C!X6&9(d3{zP`_vyxbgXFfo^g0^Uo^f8Ep+MMQ zQwOFhgUkrN!#?(BI>6_YJ+YVMGuW zo^BB-^oD07o7UwGr%COl=SymFF-crli%)dE3;CrTz4auxf{N1f8E!|i*z2cu)<#t* zV{wXjsV0|@0Q-r$hGQ9Jkr|&Er6bkE`4t?jV6QO(U8SNtSP zquu3-#|u{Yay!n=4FLX7K`D@Ui+ zy;oIV@Jp#7u7TATq^yqzgV>m(3!Kh{gX=DHrYtlfKfjICcnB6pAS;e<>?xsl>j2U$|77;A@DBQ{z zJT|BS!agiK^om0(v!UjQclMiU0ZoQzQ#~ettpIPD_dUY;) z5a7}CsX6-FGwOewvFq1cc6kdKpVb=PPA94=K$6)hXz{^7(H=e{e%8~6n_fY|tL=Xh zOgV1_I&ygW8Ue1iQlQ9lEw53Y4D49@6xOo_!-{*XgS;j!y8BzaRzR80-7hs%R9-He zX#E=LDlC!X{T*}af0V_8AN0?qccE}lpUEsSo^A-)Qn@c24#B?-s59?HHM+Co3EKe# zT11&YdTZCLWFRj%`Fln_HgN#=vj7=dG>8v%xf^ZN+~3dD+7pDHbiDaK`Qq|>`+87; z{WPf9#N0)_d{k9S2D{R>Ebe<=_Q;(x4y2LTTY=)4-ly} z4C80(R3!VHijz)cIo@TzznxQCT05Xas2clq#L=bnvtRIud2^Ajde-?L@D&8fQv7*d zQAf*8%ce+|mPsM9={>GiatSA-4#qKf&*@pR>x?}3&Zd)+qdmeKvjUT+lzci6IO03EZ&6pzkxqOrT z@KT5!Q@e0S`$UKIO84AC+X_?NT#u0(FYjQH`t9DCt*b`kSll5aWy^1@jIpKfEbhew z|1=RDC>Nhx{9$Wup+-$#)xqNEcjhrcFp-zt60AaODu8@5K^!(+>lqBVg;e-$xE}Pn zr!kNFa55k##Se-$*l4j7-ap{;SUG;@g9NLCLyP?{zHr5Bak2_-xZ}^eb+OnfD2*Zm z5=r26o=Z+6BMcZML(KXxVsef`eC0{TG4{YH*K?M9ZUz~jzYA&~DuAR~>54UQcm+Pt zp_Z?}5^7oW6U>Y77qL}vMsYh|hD%Ne(ucuF>zK1Df}i~>&r@bbGiF7IcJ@Gg6(u@qI);$W z>ln6WuDPA)`+?=|I2P@bZ+rr^*`s=(z*0fR3-&b$$$4M#Ze=c@SY-nl^Rw9Ucm0@xB%WXrF^QyV5Nb_upYwauz)_`XSZ zZuZoYZ{hnu0--BXeC2jVlE+tkWv;#D!P`o;v;ar=!u4&;J9U1Sd}Tv3F|*+ofYAN* z^h&J4`7+J3_w=8ajPyoV${mf?++}Fz|NV=c8y$1G# zZoOlo5dgbOe0;v;av45q-(3jskjzbkFKc{@O;q#zbOK>7WeESOqseOn91>ayYaNFD zh>iKid@{>3YIrE=DxS^Cmu-NI;@$`>7Y>Yb2RVIrLZY~4TFnt`Ni`TW*7q%N9+Q2e zh@}E+IEsG~Bo(dX@3@fYy!>ToviX;%V_EVHX}Ti5kePsF5-jA4L)Q=-n&5{=Owt~m z+O#*B*_y23eVSk)zWTCDQ@Q7nh_yfF{oseEQDrXv^scd0w#?69mn+JzCkwOE`Hpp> zMo+qA+s;QN*1HNx)N@64Be%+uDejf3a-POd9tEDJsc1W)ymmT;ec1JDg>!aYm}U#Y zG53xq~gM8xvVd2ePxqOW6K7W-ZzNWfO*HB)@OCbF=GBZTp5nJ6eKz zebwzg{o5yhO19b8d5nQGoIuM%k1sB`H8>s93=Pk&76>#=~ z1Q=yHq#Da81Y zt(wfH$t`Y0#B%R(P7#U4G=980*H-D0#!+3(V%5wem9`06!qpt4ZLRJdLd!eg-O>3n zGS2soH08O6jnh<(CZ5cNW}2H~SI4m&O4N5ajFjx)x}ao__&+#p5$+g${o#&lG_@Lj zo&zT$ZB`O%$EXn&()Es?sqcTEoi(sMyFk>T2gGo%z4_w)qVcXt;y1Ht$2=s_MjqBC z2GKajo}rZ4mbCrbuL?=mjC^NCT)3PvdCZ2KQX4ljxnHSQ+N%Y1c@3Lya6qc zCzF-}O$-85+Bym0K;4LQpuRH}P7S~Ib%p$Vxh3QcCUWB~d7$=hicDv~SkWW4a9!=2 zny*Twc(}iVyg@U4saN-;E+?Yr%$l#L&f{H{5_jPe7a14>%dd&x*DNJ$fJ7!zf<>(? z_Md{lz_lQp{}%wLqV*rep5?p~$x<>Gm)xtsppMZL0%~)o&ba`G<|5Fb)(aU-v>%wl ze9f4;n*l~3Em3>toWMn2PJw-exI%Ey4FU0^n58+tAJ{DLxq;~_=*w90IK3v#5nrJP z%WXDV7|SnffPS;od*8(=`m@(h6D*V%njXx%B;bx3p5;c%U65_I6cN>zu35f{$Vy_5olxC zoz?5ocVH85`9#+6MS*b{OS#9hn55e2Rd}SwJ*Xp7=}&(85b%w-$C*FBkV`~|(8`U}CbNZ{DR@bB1& zNXXZM$O%&?M9MJ_`tuEI0RVk)cr+FVrBPd^GwSoVb_tBA=4ELZro#Jt=~});&QCq4 z&D@BdHwIb~(HJ|(sb@uVAKSO_Y;$O??WuQ9A-c@UteMy_(4zKQP#$N{&|zwbd=FDO47%iktyx@&_0HNH5a(`{HqC81iFM%;P^7`kv) z$6WaHq@c4eA3cnN+d0HUUBMyPgM)kaQOq4uXJVzt+10^Qn+stpn~26+6C%aVik+yv z3kLoJ>#_^SBW)?ypW*|-F5dA9%0z?`A~noL8GAEl2rP{zDEd@ql*62Yi8CNweo-ti zy3!OQ*>{q794jA?6_G=UJ81w0!1tF-;=aKgpNeW8NH65%i8s?%HS|o+E|g6jn}7Qj zDLvjV6F88Y^QvHbk@`SIFrBg5fmFu9@1vFe#3!%!rFrJ@ZgeEz<>hWYs!!11@1tmk zD|sn!`!*=19l9d!m7s;JXm*ND)yqY_9S9%$k&^nhv=y=DPPuHzN#nH^PUi~^ejByj zm}=ppUG=~&_jY=AZJ1hW#p-VA+HcPeZMfEKB~xDFiznW9$FlB5tFyf1gj9k*->|W>OBcPJ?@<2P+tU zmwl{-2)D(lH2e17j`+{#rH#ZtKlQ@HW}4$8x%lCsb;d`t=r%Q4%~!84o6 zPbyXs=c=cGhJEmA_^xBGHnFOv%<~x2t+wl0S7FBC&LBI1Ng%~vlHxW#cV<4Ev3g(}f4XU@#WTrL{VAx^3Bk9IL_yUTZ~CG@p4we)SQ zD1SY5EqQ2QXa^@jKTXcE<&|6W<}Cg?-z+rZ#;wY24{jaVw)zxOjJNBzR8^m!xogb{ zCqiAJKAelpgXG_NYn9I$u0DFoH9n~VE9pkljwYa`X%;J_5?#lHfjTUnX1kx;h*Hg@ z_vG;AHORH^l=zfLe9I)VqAzUHVeVAs4>7asB|Lx4QZej%cdeI8Iol4GPsVwc3{DpJ z-l6{1IW$0c3k0!(3y+%d-+;CdN%W|n3>BfMu?R(j4A_kUqQ3<9Ug9mlm3xc9v596( z0j^RE2Xu3N0TuLfqCc_8ge!HcY*}$_$G@g=mi+Ys+wnE6G0xv1Izb!!J*4fl#GBU+ zEGI_*`_F%KiiKIqWkyx}&C$ss$SsGO@tWWXZSNP!Q(JMW|IMes;7AECQ!yN?vp9fA z7>IzX7q=JJ)`Ci@?;`K7FR>|Sfj9_Q{fJG2qBhasZBZBSAEC_%UzcSiRp|bTHr8?{ zS4~SsCx|6u&3k>xOWBN1CIAV6e-Bx!mMxK02G;Vk^7!lCHxpOCA;?kv-7OPlG7^=t z3i%P(9`9t24p{*zo8#AfPyNu7Fola2y{c@ddbp~Tu#1oC-W$z%;ISWiRedu2GABP+ zDv*BeZ_cj%Uu^9E7n8Aw*u%sjp8h9f_)c6p-Awchp#AwXAi(jCSkUwOBNn$vG4RV^ z+~|i?%yNp1@)ham<9|d==5IC_A4v94YcfiXFFqXCFjU1?pZmGCU!)e8vo=Dc3$Yt# zyU{C;NS#N>*S>_AE8l~n@VO!7zOc3hct#^eoD~tu^^`c2!{(XyT`}mL>J?_Clt!C* z5qUfJa8;%gMKaG}Ew8Sc49RiCdV`&o+&APKOxgN;4fre)aE(UVUcNep+@4lyMlTEI z`#8eh+_S~83(O03Bu@LW=aYI&)R1a_^q*+U*8=**&RnkfgsjURkUJj(!L ztQ_a?UUu}Hgd}VG6BW*TA8g}uhK70 z1-9ir_R=No8+(#-?Jpc^sYFP5Hue`-R9}By(oj=i*L^8lyGY!)?bnApS+}3nyq+;h z={S!QpOyMBNttJ zUtW0I^-!4j~yX1%c-)H4KE(;0?-fEi0wE+pvUzd1z<>n3^ zCZPHe$8q$LW|aA5o};k%1V_7%Fu^cF`)Z!b^45Civ*~-jPGNE#?(qG$Z-v&Y+XAFV z=I^O`9nlP2Tk#;!yE`CuAUVikWD-M>y%`$-K|0$75; zk>d{bn;~_9R>r(K7=cWLiK6x74-!N$3-x=6kSqj=+-5eMM{Fet;u%~J-66>Iij2Q{ z{H5E-eiw5!txei}?emcAH_MzOIXH8hQHr!M@Y!$Zrx-Pr=&z0_x=BoRnlJ zHapUOyy(e&$cs`i_C%`+uxi9BMyNDvZ%k5AMq_F6w{55XGp9TWGwg<@^fCdg09X}Wm zz3yCrzv?E4O`_>>gj>BP+~Z8QlPJ&e7rpo{DLUcPa+6mOP}Xq-s6u=cyHL*%q*)5K z<%kOw|N63G`lFbdod>GDO15gIYU4odNRAW5V|R1^;fmjUUTEyQu5t98=`UH{xYbi7 zhnw40I>>3O9P(0Lol>&THFvvGh59B{`3(g->{8{Gb|RG#@AotVXc+*Yc9yu#i?KK|DquY<-XHy-IcH*3$v?*=Rdp) zYWmTi%Xi}MYV_7<(WN9b?W;Z5DoKj-+1QjOws?m1;hZXR#To z-*wKKS^jYMiAc{Tyof#I-@kjDSe-E?S?Pb_x$ENm zTe8B4KF8$xosl)Chm&tnR$E_g*-&QJXrN#pWMbW(sm;FpmUpXHneL=rCa1B3ec)yF zZzcLQK^7YK9GzPqf~^bDF2Z;GMRtw}kv1{CLG|7+F1evKnXc$hh8~k^;fd-T{r~hnhPs1ihvFXv^-b8tb@>*yu_fG?*kkrRMmTax>-YmO^&evvDKh@bMz{< zbGHt1*2cw=ak~mOH^@lXUe&MmM5GyLn#byfgKhbeX`@#^@h-T2V}vN_jTTr5XaiBw zm`wk?JJmNAbRS~eK(d(Y0*JITw85W}A#tGu7!xD%6^Q<1QCJv&CC9H20XqZw2q}yj z;IK>q0nuNzFgNB$SAceg8H)&C_C*N)6bXoy9G>}MW)N9K4h2Ni9ffTG0-g5FN3ngN z!HN@@vj_Y>ish-Cb!o<=BL0Nh4_ZB@j1&Z~l0?NT03>rRHNo9aphuZnSxjv5;iYtd zOcy0hyItMA2%D;d0XxdnMK1b$aG8I$!hCUADek$eU`tLb zQ^s}j*D<1;L7pvlTwp}OC$vCcep@|}lGc613{nsd_A2`Ot z%u5P3C)U5Z9VEWLZ%PNOXMQHIKJqf2*}Es0PXt|g3L}(x4%8qi%MNITI(4SjEDJ0l z?fu{ROTDH^=;A7iE7QPFO`PBs!m)DMD&qqSPs4+#F; zL+L?bZ#?k!KMS31r-LR(9X4@Zl3r1K1UHdWSwal)fsz9eYi)cgEeiyWec^jjD9}(I zS6P|)756r^V+oTF*e^aalvD?BrKvOklsA8v%ynitEZWpI_qbS(1yIY9rVstNlR6PczlPk=Mo zjy9$(4h%FZh&CB{0wOkP2^j{=d(zkH|-Au0~h4Oe01Tq_@dFqHbcM(rt=J~HfA_qcR7Su8qiQAWMwpI zloNCf((kB}_zrG8Z*<7a$cV%f!BSteKzd91%u@^~H|8-Bxia>W9+}`(aXwK=RuV# zCNXvoZ}*GOKH7F-mEJ^dc(%8w{#^6vXrGlyb0{gP;5h07L=dU0!-Ar1!qIW`brHYZ zKNmA7bFpvEz}qXk_Cbi8S!O`Q%L**ngplbS@xb0N_vGu|XYaD^@-m)vuvE8q3Ie&o z=e_pu6;f$?76GQd`zV$Y&VI_^J*IMlBo@>TUvchYRLxH9AI@tjD<&Qbs8>+RC(mi! zMzd~U4W{ZdL$!WyO(TRXm$dO)3;t+EnD)Lm`E6jC*o_%DHr@I^QF$LwgNs(lDGgLU3DPmj#c7JyXPIAH@cUPjTPA22zo#XGdpD zc?Ca^b zL&k;KK7LlkM#!Sp%h4!#oiM*Om;92On6Ywe-WA#Bs#`hvw|D1m-ch?_`;nV&sgn-P zSm}#cX>%+6z_zVa&7MMio`G%I<0HcqMT2dM+qMow*yMv?_p`8TY>BWpe1iCe!&g`$ zqMmwPO`ex(!$932+#l^6Aw!*BK+Ot>U{Gtz^pqaplu2K#Gqy;bQ{4=xhVyW&41WLq zewqZ|#T67hfEQ5go{I%8L6^@O1-v5p-!Y)kr?trQp+hj~HA9l-!xv|QOO_Q_40BF)^7H( zI9P&?0uto!eu$a>c2<-{x%HShh5_jb(-vefWXr6jl9DB@VzZ?nSfn!K{fa=##B+X>ar=w-+YdX<9>gSq=J6qvsmUG z7)@Eeq?_~Qn`_~>L_k~kd1BFD0zCI0%EO=7$$z<{{9jcqK^z$-&a2<10(K?sLZBX4 z+;~8g_NeImTfnNsWqg=9`_Ded$;DZ%zei3n|7o)T%m{Ejb-=#4`h~&!^DgO|Yr(i1 z_6DA8ccH24-SEg20vIYjL6)9Tj`lcoo6&3FX)ofoa%B6^8*^HZWbB7a$|oWeu$+5) znhlLeU$#JsOF7MqB@&%4mjnN$juBym&)^~(v5DYP5&ib;3>f9UPoUvAAimAt!dGYt z#I7gEg6vOn1uJF`qI$H|Y=sl_rh8ldGgGY^ey^RNo5wb9(NzdujY)uo$-2HtR}a$-!00S{6q8Djmn5WcB4MG%3MR# zvE&^9yHsm5$Z{^DGmI_AhIK`o2(Glg*92lX)I;>cNA0BpEJ-Z#+*UY+gD*Gu0cGE( z_YB|4T;CoQh=13dFCJ?=i%8Xi`VY`<_MQ|zPe}-Uye;1}-}2{tZ&dwChuy6$c_$3i zlnUuS6gTrwyQrb`!fhgzhx*fPca8}Lp(mv^PzO7f$N2^pq+TA#E-Qg0X zzgI*^5yEfv(DiFY1}efl(^~Wzr)`L9$Ei|P@YJP(O3Q`q`VAwkczLOm|Df(AI|huDSPzx{xzAd+d8p zd?0TS_0Yv3VQORrH6FbU&i>&xU`hy9@|Z9+idXCA2STJ~4bF7ZfJIpm%y5M2?s07V z8gEs5vZWOL(JEaAJF5UteD5rIBMtzX)90We<&ein1?)HbNxIc79nvVRriZQpPGf!P z2)Wd_5XaK~xSOY%e>|m_A_nl@dRe(ZIzty7cQSK}Z0I6+M=zQA37^62q>l&&5Z(tsceVzuWNYQe#+ zb2;Uz7;HiVSmmPan&f84%Lp|Ao!s zOA=JJU%4R>l(&a_E8rJ=R!hfyH0YzoO*a{OsrH0-B)B-|Z|oM>sgk)B`yFpRq0UUN z4^Y*rg*~WlUVEoz}b7nZy#!U|KaivFZCEs?po6j9} zk;AP{D72QypvE_Gs!eOlxEkF>7f{EHR>oH3_gp%CLT8U+T;tKIo)Fg@*?^$6qdQA` z{ErqoV+U@uT+-~xEwzics@>I@3LwB*G#vw-6V_;OC+vym@i0w;?wKB@gRpHag=8 zULIEQc&A4oG-S2IKo}!Mjx?4153X_|T-jqph<&=3B z$W}kPRU-+Sy(nnSYrQu=?8@^>y+Q zTRiaN#HJ2@y-=Cbf)%L7bdUwYvS&M}Hz?$hU2&UrzT-sRic?c`DoNp)+ZQGu?8zx& z&5UcbQ#3Tg#v4u0KkP$Qd7ZdvOxfNSdfD7?Al2V@QO)Go-C+fTw6=dZ94_rF26ht}0uhG64*;@H$1{-lkZZx<-RH8Kv)b`B zPrTRy%88#y8BDZ%D!per3WeSeF=KH6(n*__AxdSGF|-heS;QxkdVmzw%?NZ8u@{$L z#Gp&~$ww*0E*EHQ(rZ~_xrwE4eXa&5FXo1TPG|OP#E8$oZ{{DN{QrG3mjw9#_s#rY zXft6p*D|g4o)qsGl@mCf%uqy`T%CwCy59j?gi*x^7_jd@u7pdB*+KX-pTzW_PO;_i zDIE3W6Ew5J==uX7&kF{1NnFzFY3fNT>R>RZW9p8BH8e%)J(VsY)#Cd6Prfc%W5>ioo;rT)kIyQGZ7Ak(YToiEG zM#+G$SQlb1S0?m~GKNOb2crR0#j6sOmxRPY^H!-H<`&mWZOg}-WM94<0I&^T>nb2H zMnTu(#6@A1#cVB%Cf z@P=*8XNI)--!{-1DyfCA%z^xVX5Do8aov=`Jf9-CAe7fZn)hpL$JoJbd>!HxIVol* z)R81GA7&@eB>>oe?X*;Ysx+L*%aE`blIa4JZS0Odf-VRV>q%h}71*YHh3?nklDps( zuihFDEP9A2CA2`qmT*ty>ZKL@3I{ur6f6@1UfRc@g08e4=0u)teiu+J@#l;*2AG#wo%A5oH~7IE1d2w1*617f&ziKGP)P;bULROk&nwK>utp%&USAlTbU zMJo{wKq%GqeeH}X8SgdYSzep@S@FE5X|t8}fx_zHw9O8Ol0THs=BeKSu7=DDo;Sj# zl3|pPjQOzOgh}ATR2D)asP+X0@C?)*7j1cl4{kxP<0Df9n}>fu`EaDf@mH911sd7> zb`_LQE`*VGe1nF(sKcGLSK8Nsv7F9X8y_smwUgjqbbP}=;Cr;97e14=pO>aO${Ofs z#)^*-pVmd<(gfx{9FLv0!JEvZxlv%SNxBvg87M<%&X*n^TAyMIU9ySxzk1}LFL%nJ z#cN{^>L9TU4z-8g$B6=!&$sPzyq%0C2~f>0oLqAh8Y6DYNbb=!plCZwtiY6_VuE6s zR$;og8)`H;RU1=21e=!a09K8I9x};+LqkX!(}^8JsNM+bP7ZU z-0%)`v>;cGlO0JX<2wDkWM^!}Pj zo_g$m^ASOpL>*awq|yOBru45M)0vIOFDEY%rf*ZBDA5)Gj5Iwq1`V9H`MYncX4kq1 z*HvQ#aum-_3#b3DVR?yTzyglke#OLa=-EjLjq9B6%2ja=x+SF4YvmIf$L=Kfri_-* zx>=_Fg7vXarV2m|@Yb=}nPoM#;Lc~Z6k?ALO754k>KqRU@O;^nyrWX>$N%7z%ey$- zpK6(YlIDxdAnfKdT9u_z`rMBa(7kF=(P&IuPDY~{wyEA_im&8EyGMhLG?>32C2gsy zI&aH2OD`;Wjt^aA<_KD0Iln#m{b}26kB!fml%Gz938s&4J$#1tox1h99-;Z+2L_Dm`<)hxp3Hu8x0a)&!*WjxsG(DKA+@Q9#rwwk4fsJGvU-{`SZLV zY9KO+7Fu|GNU9F716|>4zIBC@O{%Cp1ES3KaQ~73`uFuju>iz6f;5HbGm(QxD6Z+M znI_dS2IT98zE>(P3N3>ZRDvz$>B$SG`Fi+YU8MKRxg=^hQR7)W-KYLezvE9{KlQZy zjIzpks*9A>*#jkq>lAcbyrCyW-#Ikemu>v9faG{Q3b_Tfjmf8&+TDM+tHdf(DcSgW zlTMMQ+zuy-(goKdjiE}_)Cnv5(-k}F-FimJMvq&EDM@b((tMihG14b02aMCvHL~^Fn_1mZlFbxJpK?a=16)HE15Ye{p@83c)DB+)2InL4BAH|Y&YrILUqo*JC_z&MIza>qU zgnIj2E;!#my8AUX&v#9*c2Q#6so!#*5w1h{=LZ5^S`Rn(vACnSx_ry5&MPHW`CDW% zPuOm*{q2|%H{_QJtaMT}OTTIZB@t|AbMVLFEJfGD7NJ*zPKvj<^-zB?)_nm%V_mj`NSpJZnV8 zVrplnoNWx5O>;ckD>ksraB!@u0^j-EHJI6GT1O6=u5mViTMbxt+z7A3S(ucnnySlv zI%%6!C8X@SD?Fst6WVTWJfx!_o=EkOPE3o0!)-S-9Sw0c=5VlbiQy*|ZRK;{zB$ml zwlwv|@VISwpsl7|yup;N+(d7Q^ZIzxlj}>`w>jsTJ}%7EB+wBB@Ct4giKjwrw&si9 zSIWysA{;{20#Ya~zN|<$Slm4zyLt@$T@Bxy(IR29p{cEDew*-dW`T|G@NfFHy*jhO z8v|lgdjwc6PL@5H&oP%9@iTejLv}7qe3ZY&=_VX$Y~|26;^yp_r7UTYg^;v3_3)
T|A}>onhB4-{8sm^{C3F=TH}S){l5 zFxuba&~(ZpPUQ%=lAE2HbgpYa2@dw_uUO~rD$y}2()=a$&Luxh$LC%4VZ(!|glA6e zAILi5J45b{oNf=XyO=g}QfvE#ltAZ8*DrP+d=nnClffU!XFzmzlhXFfrEruJAHdJ? z?dL_VyauTMXCCa&mjS%#_oNXn-R{x0#H9IPX2v>eS;I&{N@3tUZS;qPjlTV1wy)?% z`N54+t65Y5(wdk;mL(`lcBF@Y7fdrD@)vkcz5T2!PT*l1IB3M!#R;?GsAfa zO!9>x__WrGV>Zg1Vk!lDB43r!AG~u98MZ^O24fndpn>uOV*sp3>q4EF7j`Tk}U;0$lrqR z3+}kPAA=p7DjL;@M zo9WO9nBkpHb8*4R2f1)4&DL=+@fx<2;2OJN(=#(TrY+L6j^g}I4Zo}(oRCA$GrNTc z8#$h|8Z>2bl>0CrC)#|+5+FRqFuI@2-RTgD`I6x?V3hmP{F!7BCx0$n1ayrc19l@i zKr!N1z!&gQ3^o77hs{}OEjA4f!0Mv&WJL@gY=a!fh|bOso01@`P#m<8xaNQpNbqiK zp1cA`ct2PlN*F;1Rpvj6VfPP=VrISp>qCQJ_vNue86Px#GPGyGwVxBM@6>O1VGdB! z!zHAWv-{t+s`MwTwvVoq^h#aQAzJ*RsjRDkV{*@QpsT2S5p(o-4NJ8F7h7gOi% zwFrZE3Mnz);ca&kIguWMBXHsH)02eI8~dXHGOMOwl(0R+N zt;=||Cj=fuUYi+_6U~Uzx6yNg=E`_^`Jabos^f<^!A*~h=G-PKk(me)>TaoMq|GATIN3(V##pm)HA%H&NG>)H6z zAH{g@Tgu9)DTZa>dE1%@m`?RxwD#WU;)%$h8F`}IwtLV^mxf0Tq8L@K6 zJp%L3*4AfQ3CpLir^!pa4u|Fe?QaSR1g+vOHg}YTSj7wlC!jpN4kw6#d&9%|$9iKx zvGq2VG{1G8!b(KeyujMfV>`Il>*<@4-@9G3fc?wHy9d=t)Y-wd{a>S9l)#5O2~s>| zOv?QG<{xMtoGhp{k)X%HtQmrBvEK%eyi%}G2*0?n*d~xC$DbGd?*ZitLd$u7?hUII5uD z>t5rz>z8)Y?xj0m2fD+`dgI1=M+@!s2s0zTfpj$plNydp1_9u?0=S-O>YNG2R3?Yy z=+K+8;WURMJqDf_7JUnpP|J0zK<)SEv84w6U2b{cmG@OWxqgM&P^0AdcA|eEo_<&5 zMP7Oi!5Tb};89B0(<@Npve&|1qxV&}_YxdSxIkk0yU#oIAO$L1%(ou<+KTb-@4t0( zb07CY_P_wDiCI9N60((Db(fEBEQlv%|Or1FL-OdoV~#}45R$&>y~~nTa&)= zl-HI^r)dKwmqOPX?oLok4tUZYbF(_NeSy%GuP1HgN-;Gkv6U^d&M97@=xlr&tJ65B zoXq6uu0vT~>Au*^@lt$JViorGX@}%%Q3>h&uC78`s~m^8OT|Uc2!DP8Hdx8uP0Ryw z5)dnVce1)9I(7$buaF#F5}n^-X8VxmR`oWlBC2VioiR6*CSOqSQ7m8#y$$@_H2}_Z zVod4rmGY;qFId?7O5&*m14^D+b3@0^$e9Xsn{_u0S&U!7=_`TWVV{HvO;=Z>ox8<= z<9TKNuP;0cTZq=_w@ooWZynopJT>Ci=YOvA+WU{NC>+Y=Q!La4s+477b$@1GOPg-4 zI)|~^sijq6hqp$QZJ~U6!ruN_+Ba4jcuZ|)ne_tYuux0$)NB&PD+JF1V zzZM>U^BGQXCh=+C>ajM>1M6VYJmW&S+>8 z0~Yd2CnmY=rHk3$DYDee!C7p|dYpel{*~yJWY)o8f{EOl>g{Pzw@Wvr4l9M5tk25p z_#1Q3Wz^U?D-c#KQ(T)%S>k;_zARV|<+_7(X{H{&!?$d_`5Yw72@A|@0Axcq@bo0O z)#4J!(mFC6Q4+d@e^g@1$e}yoa`ptIykTuw`#UsjmyXoXoPz6SGf5>fC6&2z@8sN=Eq2o z<8ZR&S2(XtrP4&(aQ-e44M(zd32y1u(F&eDJAZ_|Lqg@^D{5RKhc3=|;!WaF4f&f} zHCa9(zuEp^fZNqJ=6joDM~y*BBs{7Pu#%447pSOV6ENQWbgDr6KnYvMDov?AB7V)g zW`~h6VG)4*x1m?f9n`t-pQu<-j5#zYyZrecz_byoV8FeIr}J3hpJt{7f2sqyj#Htz zm>c0xB_87CbVJ~4gYZgkbAf~T z>edipNV`iQt-zABXlpV=OJ_GnjwZeq$XxTVym|zFh)kaLF2_$Ez6lj)S5lb{S0|*R z{kUy5w!tKqU2wZF=N^iw{%H3@y!-8k>*KY5+B()#l+?r>FRdxGa!pm;g174B#XW*T zsHChtnyd!JtZ$C)>QIckS|xk-!`RWWqrUd~$3`@5G+G=d>@TL~W}5c&y6){|_MXZq zOe*RiRgU*K26Q~@$lkMnI0!0dUSJ3MXJ@t`Ameqky69YFgy($%0uiQ@RoZNQ7|N2>#-=2U02~R*3F!my5C6QAIfuft< z?5r%5E6)*k!Eh6uPNkHrA#A?X6SuuZ_^=kvYMH*XY?4xop>m3etgFJC}XUuw6{8TtQIg*~Ko~&@7 z{w`wG21G1zV{IdU=cv-EQhiqMPn{QsA$s7nCnrH zg8$Rrmq#^ub$ioVrHT*{5CI`oR8%Gv5Wz^Qh^Pn=kwK;uDMN@zkts+>s?1|*RZtXC zK_(HRGARTigrSNU83U+=0 zeSUlI-wz2oUTOLm;uy!3^S=GqN>J^PW1-8SopJmfJ5}f zJE_NFz}?R(H5RKe9sq793YhtRMfnSe@&B_evqr~n&Li~eA}YSDuXQk?RTGW7@rN!n z%4EB|phYc3)nSvJ2avSMltuQcCr0l2K7>ekqqniqG}yzCH-7)w5sfumG42lrR_g+% zk6nTC{(}w_DBFd!V~lT*zwInXCsk2$pfLXPKTt1foh`Sl?DCiB_|cbRaE4Fuq|**h zMJBhNWqOl*uCn_kexb7UfLO)UDb|-Ps0{%)@Rh%SEdOuq7qe8bjF1tQL|NjjUoV4F zFR6xcj_o(#y+dhlJqPN|A)Ij4J+lo=;kRA;FIU~l*iP0^ZjIz$*AzKf8_%B#?Uar) z5>0$?Fae$Ar}ioxe+AJheBaUw{&36zI{kr*p88kbFGI>Vc~|m5Uhb7G`sOy=H_B3+ zj@*J%)Jq5mHCw(O`;}xHF-qX_#8CDaA?fDB9IZM&ncJ_r65ANvL9H0{|CSVlpT@rD z3uXhF@OORcukye=?0v|w4%^H9z0eM=ju&^jpOnx4jRn}+hE2Vreqm-U`7;_^Kz>{e z)Q8%tM9Tohf#m>7;`3K-jQ=~k^@j65cO{do4?So&=q6@;&xtW!;L`~jV4S0tmYnC; zXbP6(7Kq$BrqNL>xtD*C*TBgB*G#UsKQAiWc;CoB$Zi5Y7M6f!g0whmiW6_P9tpZG zsWVkhHNwjbxhuj(GlhJ5EdFj|T0&qp=?Q*C?@)ThQBsFMIy%IWcN4K}bhcS|O?aO~TWQ#f}Yw;ZYsvs1!-(XeKZq%nGKMz3U79Kd?(`4G#we&CYxy~o^! zldD!@dYGqHMSn9Iap;ovp1r94z?Y5QCTVhpFY$}cil_0OhYSOI)3)Ru%6gJ}%Bh|G zz0%Fvy(i585{|wI2TZJiVRucchDPH^{o;%yQInB;Os7{du&? zuuU1UA%{w0eoGic|-rkP9s??yRyoqWJGn<^&kOp_eNo(F-5mS zWWdif$H9tOMqMI)5Yu) zq1g!8%p<8VGjI(w>pIk|;)r5D*G)=Z>o#x+W4$;A)+oDkSxcw+3u#*2O=Q!t=I@3% z@+yLYrpT?Wfn8gU9N52@KWls!=2krc> zJ*O1^6UPt~MnCYIqxBz2?`(JEp({t*rvQ{de)V3iTU5t+kSSBAu>)}v;Lf@)LCm45_Le5oGO9{GXzcnC zqs4zgZNe@)B~c~sDJz9yFBB3qR%T3V;gaphnsChX&4oz#hIWxA<*r}lGVE<5RyMKj z@#dGEu$+m5wpw!i={+}RWAWy?4W=m(Fv)d?*VUs(lG+uV9v&h(+GI8RFFmor2FW<) z+f~in(Hl7MfD<-w-2(g$YAaZ0#6mQ zC%4%+#%%5IDE}EJ**UfbnwzZWI-(1XIlh3f>Yn#hT`e5-B~Mc*-|$6_D4U8!#>JPc zWX#nZqDN0;4|$B*ROlsdDnEB2bEn76&P&JZtHd2}(6zMG)3@arV{5kV9C4afMVwC9 zA8bqR+-!E{rz5$>+TE^qLo}5X2e{j2HFFVzrpkVKL?uXwU4rL89TwvB+NC5li97=^ z{*_ub()$+ec?!s)w~2^1Nc|?YQb<@cWhHDGLv}L!b*hMnPOPe|uZghe6qzg{IBU_S z)O1gAZQxdP0`_Yof2;b8(6hn-DUlP*YB)cyCF$Mae{$@^_pzWAhqCN`UBpV zq@2cn4Vcl4k|QNa=s?UeN+{VQbWW-TaJtcFqa zBafl`v1sksRaw#o&EA&}YsjeMq?Z{LdG$6OkD+lldEI{Ow>P--vAdR8%wgA|!PRpr z6m1#HjZS`@ckm{9U)JGJ4l#!h-+WY|5vyA4*Xd>dXhp+!uoC`m*4n2@$+wRc4&MQSI5D4W3Cmd;nEKwX(*irZkEx_L7|O-Pw;ew>3Vp-;Q)86({5`Yil@?zol#oS$5t`@`V1S zC~O{sNFRV1bu9?fR+$|j1L)(UYcWt*18Na6=-jP~kvAnG|v0>DXAYM5BiQh)AXwUyyBYLpE{ZqJbh^oRAtj^+R_*nA<&h zYHC69+1ixn)M2E)?zI)-A7UlbYWm7e|5)eLZX4~0(Qw_o3pU+TR;}3MZ4>P#$8Swr zuah*}b-ey6EL1s-d!%u@EyRfp2BW!Y?i$c^dXHfds*D*})A~aEq6@s5asbhANnycr zw~?y;>f({guqsYGX3wpD-YDgp?ultxqI0MIw99})zwVeQrrp; z#B*t!q%~J{^`@uw9z*R-k5X0B(DR3!OfPB=IB23&Py6%lkk0Jv3+dl(qonB`*EMLR z;&4pjj$9A)5@J=6Q_U6-qsiB7BN8FNv9(E4FYx9_0dL75VX!sJ%h~A8)4FE)mb>Vq{9kq z$3}tHQH8?9;Le&$U-Jb*i>@DvoVQ);I_Ym=->i^GyBp(sl-;!Y%(h&DqOAp)->>MH zJd!auE-RN`&_|T1Cqs{6&lO|1LoM!+HCsQ-d$^#oo|GyQV#47 zwBN})H+<|6;o#=>B6@wX$qlZN=}*xE6Dm#HlYgG{%HVryDO+u4y5Q0`w!T!$_aRt* zDcsO!drH^us&krT3xS8yCx^`Ma7DQ8UBR@K1hi`T3rqegdcL_%1!Xf5r$06fzdhJF zr5-M9E8kbyUMx`P9ZcB*!JiJ3K!QVD;sW58b!J0nN`A$N{4q#8)IJ zq!v{906*Yy#IwOPtO>13I>+I=-=hOCbVOML!!0M$dn3JpyhQ=n_6F?owebEdjW-jn z2rY-SxzmYMJKF)6`M&`Q2}9=>z|e+7cwrg#j^pR9UIm3;pJh}**aILCzG7Aqd6`vy zn>D#WB*WGNm9WRsRc-E|bhK1@foOLh4b-{TJJNszwz4na3X59M5XrV&sC2E=1_VH2 znKEkOeU^9$Uj`!C$G6TfJ~1PV-NI9+w5FRGfgw1} zh78N5;xJppB7gX4i!MEpvbJU3lpNU}vRm4nH05urJ5@xDp383l9lmVCxBY7p$~khr z-NNHp1U}IFwUeww_4!B=(4b6ofC2jEr}P$TT#YQW|AL~htjmlKf)&h*EdlE3!>6qn z=B*|Z1Txr|GlB)0#R6B-qc9Xlq=fDk-9+CP-kGGLUcUA($UD z7h8j}-jG2I7Tz^LmBf>QxW{Ac9~P^-%n_)q?^zHZY13RNxg{*n5=mnEKDz$sky8Pn z;eUbhCV>a;NK@v6vojvzVxS8`2jk2tL3GJ?ySo#CSn&ZYfj+mM`Xviq$E1QStF{!a zN0)KLE3u$jcHSNEwhg)E{Dm*LnDuFwe%$_zV=~hPp5X$Cm4PmnH#JJ4&+4RnBLS_?v9G0iliap%Dq{Bgi>?PsQT2S%~KCfnx6F{`@2SZP{H~?Y258k$F zj9QQ!KQsuy75hhb)+Wh&1>A#5Jsrt}z+vBKMx}eB`+D%R)4&1q(@j8We9;SHBjr_r7JJPbC)}oh1cqy*ec=b#;U2E4a~lC8MA*~RKwF(r!mhTl}K+-U6tv) zv-c=l&<*C9MZ2#FHgoeJB-wEIwAdlNw6G;UWK%a&oZ|Nby)^R{i8HP~z>)zjst$Vl zfU^A#(u#_i=0sst$;t&tIzKf5KKJZ!hY>B2vI*IhLkewf(AWyCN(tvHc!cC5o=wJc zB?<7CLR-ivr8XVt`6!&7BGhsB&2U^y@V)WkX*HReQ$RoVXo~;Dls0PRRh!Yj zx{SOBuP}R};+A;0YwD&gin^Ps)w1=npN0-(wkj86sif2ON~Ofs&GY81bk&=$f^Rk* zN;Nrj{M6EiH-9QTN;Vq$&X3ujogZ&MdD7h_q39@C|5|5q;Y+&xv8_D?5v!SQ%4-a> zJ2KUDEWS_IPIf$ggK);DE+B@Y0=-JfCzUqLNwaZF5xe@dp9tNdb8nMMFedzJU48a= z(ZjqR%e;pS-f)Id>1ak?I=^^FWW;eR?H05&;&Yt)x{M~r3&%dl)O&EZQyd(P}vK8fdrF&_u5)A#3Fhof$l<7i?wXMU8VX zZMq{!U;VA8A3u&okx#>t{2QcQV-#sP zJp~+eP58xx$Up}T(MU%}B`YS7eJ7`BTP8Vhb0Smim&i3);3!gZx8T!*}+}tOh?V8DS6y#+>Z{9ZJOT9QLA>)n*;Em_uBDYS8JYg<)dy9{N9)B9Z zf#~2&+#YV$Zna}pkz06tFhGE9fLeFIja%m*#Lh6f*X@%*BJVB%g@TXVEy@=Z@IEoP z@${Y4pI_ysKkeP*lV3FhKI!7m+mqRaq^m+HBnko()6!!w^vt2HoEqQvGNm$=tPZ0a z(emZkDCcX~C1$#Qw?%uinq9!+9;9X|}VH@t=gA+O2+_q`` z{Gz(Y+vjFat>p(AZMEN0u=mt)idVXK59N5#jXPHyv{j-na-ZcDRbA}AknA4kzYJ=y zo4F`--sa!b1yWpHtKxT3AqlzrZ@K~AZ@rWlMO)YX&7eoVKJuN^5xR)}PU^KOmJhmQ z3UCtKJE^zo;V%@w7@|XTYNysaDez}Lm4@J0BMR@NE&!~l**(lc>Wr31i#NR#XmSIX zMVKQ|n3#(O;)M(NRv9Cfn>BZ+ipSt!!Z$;t3C$je*b`&0!ZG2-B`0~P}S8C&C!@DOR9o%s-$8pokpKTsl zT{TL+_13j5xwr~v-e#sH@~MU1rm%dhH-dcM?rE_o1is)3l@#Uz@|2C$MBy$qZ11G7 zG9?G#s!oo;h{DE~hUeXvooRlGs@~-04XD-uHHy?8(?O zZ%3G8oGUiOt`w=ka#u=78534;Dg%%-q&KSKMBmh|iL0yC?H(uF&&Y84)L&z8GaO}K z$wG69M%q&zm}05-1RK5nXLSR1U-Ho@UJoG95QFP?6csr^_6KO3vZI9Ig`RSQ@+Ih=P;#@yz2QcJ-9Xh6VIv-N0W z*gljbky^(RZ8O^efRUseu{$8=t_H}GCLrgIq84Gb>3BfSoo)b#AMXQPU^fluiv7;a zNjv~-Ccg!xv&ymI8-4hZGfJ$~+U>+Fr7pv2S9PPdV>Z-U?{DNqv*p5**%T$iT9A}Ko z;qSiZgOFzTsF}QuY5ZbmU&;o=SfFm;3LEvO3)S%wCH+K0I1>8V%vt;GL^`<^?<*RdtSs%6A>4;6hekWqE5G@ruCo8!n zDv6{5#CoqQz^0b`#uLq$75v^^2EX?$XYuo>1zw+QIuro#EL;j}ZrzZCy}*$)lrK^P z)dK}#fF!;O+clOWNvZ`WvEFQfE7f?e^v(Tgk)wEN5LToHxKew7Hqv`eJ4N(2EHN;` z4?Sg&=@hzr2mL0prNbQ7uVbwk&KOK6nPROT0mr+LYUAO98j$YFn3F-x=&3;ld>Z3kv|LF4AXU_-sUe;Cp5ppf$6_e6ihdgp2` zQrp4+9%$K&76W(WKyfr=^zS1^vQuU#r(xA&>dQ<1||{`#NI^GFf4iSAcFV!ZF99PiTR^bkA1ErEcd%`dzW z&ZEK40pfocia!U4PaPm;SH6=vD9+ccYE!U6&O+8nKDE2C`}2gbl=b_B z5dHfAQS11T?}+`E4(U_41b|6RFn0?BdOHr5u{x);sp{nKxft!6gizJ}2_=2VlP1m# z85tM)ij0a!GHz8E_b>0z4Z%ti`nM)E)T&l=8&wzk)Mr>m<#%L5gGokWycG~p_}%3X zzk2j3rL&I$T7j%l4Xh<1^E_hK#_D#FXAub7x$u5)Mf_SnZY>m$6jF^>iaa+t6Bj{K z5SKRgVPnV&;<(&0;~5a=FN1%5aDCiiXeLLo#`vE~3cKFhulKGHe`7$0S%1eOPqIF^ z&y@Il;)L|ibHe#u@8yIG75x9}Z$@8IKlq9{|LXC4-{0cBzW;rG9s;Mr_oE0N|$oju}2^48+H%IKEt@>AYkIM=ZuRv z6=d>DX`=N%9|-24{I*$jd<0!Ue+~|xHW&RI9R7~ru(nFl)@PX{QEfJ3K$T7XOS?oa zHwknFwS7n!gQV>OF`_&8ywqubt%eNu>&0Y$c%Sm*Ls-oULdU!gt`3m%dmE64WXy>y zeEjoY_@!yU?s6V6*P|LtSD$QI3|i2m(+u?UFL$sX9d!)u402`ZHcoc*`Sa~}NS3zx zg+47Z?VKI)81?W9t+^EL@zQof83X7Y<`RO-E%ji_{}OamYB&iRAf=SvY|Mepg+C!Q z>cES&6orSm=u~6;GQ(D!Z94`p_e&L}5R${Cq&b(1V=CkGD~P-=pRIRDKjOk$k5(GI zf8lVvXmx61h}e9z>P1N6-NPMZB6+4YvZjnz4vTN5jv_>Deb7#Ip`pG@~hIIL3f|HDS2d5|K z#_!&!o_@47yjVvg!nt^H+~XoK(V)d^f0~-i^u3)OP8|O&(9hQ`70j2W)Fbzwptd*O z`s(x;uIrLc$d-G(I`$_GZw_2nF}+OM;&gKFwVTIgtW8W^6J>**WF9K>BPlV)m4%T( zI3&W;C%@NMl@U*oCT~J&7zo`4v4m+to2;t11}BWg@>-?akUra~xFlF+(<$<nHeTf81wq!xP)Zl=41;059 z?gN&RZ(n4wm@$)#m7C5a?nln&5Hsuu&U)2+bX*@Rwm8HH_Ug|s5yxPZiXz5Y5704b z&X#dgk-PSF2h$LXGGDUMbz+}ZDmfyXBxtFxsB{dg$U;%$GjIuG%^d2|$6yV$p15e=Qkh0Tlu>YjPEd7DU^W{WOLUsc-K>n{lJr1Fmnv0rVS%~Dpd zj0#E^_+d6{mjXt^V8g?}p9;@qxm~kmw@0H_*cNe;Tm61B$=ev~ncVur{k<()yk_@G zS{q;WU?v7PTnxMjb#3Mt*Wc`5Kh3+@-sHLYkWo&2-IE*FYIAn>rL9^$W@Pd-H?}Z| zbeY@uPO8j~ZC?lNU@1v9%ZM%Om8)<+u7`60nX)2cd&AwCBiO{;#&+~3BA`>qKV{Ei%En0;_WBz@>T*Q7 z(bRmP+^Cu-JMz}?%wQtMh2gh~vK~s0{RRq%WBUB!cjieowSa_g zp3zV*E4zzbfiViYfpou#*tOec-o2{JUzd@6-wTR+aOTwc;$hQJ`mNzN$klmc$x58! zaZ*cD8cUwMN1PJ;))YI#Yutp{gKo%loZtL?8kYyq^av;BF4Mx4yeGQp`{~kaa~HR*!MSH1R=lkkbd4cfPs&g_jcGkW z@HU~}X?_y@hJiz+4?+c!JBj(u=@rd=+S?oIk3Q(iNsLuktcBCf-*DV9O+mrVFn_0T z>+5R;9`_42H!Hl9Ad2`dkWpm2gc)~ zLeR@^WmLxcz+p{0LnaoF(EET`z|`=RSZ;#-PO5j#vB4z`2^7u)@*{v?%k+}$8V!&N znS-Lu@QR1Uyb+en#FW0$96p9DlPlT=1^25WVV)7X6`5XZp;vJN#u}vAsbe6EV^!HP z6)C44){t&y*hMztU(V?m^VhuFHWpwgR$UYrozMI#;wO;1_ey!DWqlJh?HhUZPQbuk>ywBbcar=&cL9F{i-&Sr4_|8kTMZavncs zpuq1b=EY43w+Y;p0P(F#!#6C+k>B*K`r?wYwaFn$} zxp9^{A7Ss;S98zwGaBBTvRP-xM%(;lhMSINO9(J7^;I{^7YziM8)*$S8ZCQ~heZgQ zt)W_tgurIJz3IOqZZOB3i;3953gE|+(xT1z+&DeV=_*d_ z7}F6p*bhxSH)=wzK5$osDU1Pem@Do0g`<#0sa8B@>s&x0)BYFd-jPY?@@O#l5PG(l zka4Q|6`|C97#G0k^9wD$;aAoFvxlUW8`f0|srb7l#b#Mt z{_c*^){xV4_L~N;G06)+yNDU<-1;yD+7A%l%Y?r;oO- ze!SSVS1|gt!BXw=E&pYmLIWUk5&&-a@<{--}~Iz|ZyF1LZIkytqZlq-Wo z3h$&^9%1>}3vkw)9&e%8IEa8ln|_g6u%L{)F94Kj1iL{&Y7(6>&z>iO64>>M5 z!AqPYHhkL8J4u?v%?Bh>mOTen2jY9Q=DeohR8ax7-e6_|l&*fS(>(9_XEM!sjt?am z1Y|2Z&w={$t-iqqyc9yW>yT_5smzk=oQA)X-uB zn3|CSM%+xgb8f|*??4|3H~LmiM|S6g;W*xEii7yFdM71Gm7ox7B3b%Q>g7xHh}Ifv zn;K9&pn1QO5;ec7g(Q6sSwsFn@qnWIPAV1Ikg)QD?&~=MtLH zQ~QAehGsA8oz%8j1`}IxH(*W;C}7}Yz|Q2~{e&Nu*Gw~fCspz9TH-o*Wbc0}MxFwN zBt4Yz0I#uFTcX4T%UWT`8OM%+7ve(om{*QxvJiV#AHD~og0fltp6h447F6AVd$`-m z0VdyCLbiZV3Ddi=z~aLP#sl^sN&JWuZ9Xra2R^k(hOrvycEPUddDeq?&(|CGZ$YSp zkee>VRVbmpI_c1(-KM%WlQsZoKK#!)zRzy-ue(w5ZdjV%%7|zAa+IDEcwd>xiVn{E zL{YuxX{-IPD-6Z!gpO@fDL6quBNj!B(56&1g2O0rIALi~50+ElE zWfKWP)Ey_pcYfky{^6b?{7z~tN167zc4H&VeISoi%{^k<)MR3P3+?tWJEp34?{7JL zy9zpih)8;Z78^HD$C}&a>FkNcS>-qV%)Y5i-5okNXq!Gkl3v_IR!d}jQEhC<>A#T^nrpRW9F0d)$(|frBNemw^OFps{m*1F=XdXj!eFh@DYP*ARE1o0g-kRU< zdR->gwB{Odme=WMtcMjl5aG8Mj;{^Bx|bLH9M!Uay@;=38BvJR|0c` z`v$==^g_#%n!kl#=YmCEDxfa!Ro`V<)z0!Q43;%hH?uz4a-4a)8k&g`ijCP-#c4$a zgeupJ@si?P{2oT#jo}@ponbSk?sWf?Bp!(EcWDhKqTN9Pd}^(fvYBE{ZD+6yO;*x& z6j>LEJ<=IGTb5J=>z^Z2`NMkpHkU#o^Y(;k4xGjfM?&zw+X6DDC-QlN&`c}A7&!~tE`hJRLW0&6^q`= zSrfRrkjp-eT!K^#UuJgaB=d9a&`FOpmR-AZ-<5FW!OO`7^GpBaX1@4j3mZd45w4QR7NP zyNJ1jzObkX=DGk=w}_eBV!ENaW1TZzq#GbLiiI*j`IwFEGexD66$*yk73TFp=ZX-G z9KaC60ouF<+heA3|KILq@-EhnEmf0DF9Ck3FVzP>PA_+{gE$SmUe9_}RVeX%xk~V0=EnWvpCk8Ju{azXC#Wke<+q}c` z=FJTl4Pv_R^mA8_Wi*+~9>f87S*8Wa`e{Q)zWrXJ)4}F6t7E;-%;n=6?Pl)zO$91m p4Yc26ALDn*wjVR~a?^_t$Ep!f(+gBvtZ4h~=hr{K2IzOa{|B~NuGIhl literal 0 HcmV?d00001 diff --git a/FPGA_by_Fredi/Video/BLITTER/altsyncram0_waveforms.html b/FPGA_by_Fredi/Video/BLITTER/altsyncram0_waveforms.html new file mode 100644 index 0000000..7b89eb9 --- /dev/null +++ b/FPGA_by_Fredi/Video/BLITTER/altsyncram0_waveforms.html @@ -0,0 +1,13 @@ + + +Sample Waveforms for "altsyncram0.tdf" + + +

Sample behavioral waveforms for design file "altsyncram0.tdf"

+

The following waveforms show the behavior of altsyncram megafunction for the chosen set of parameters in design "altsyncram0.tdf". For the purpose of this simulation, the contents of the memory at the start of the sample waveforms is assumed to be ( FFF0, FFF1, FFF2, FFF3, ...). The design "altsyncram0.tdf" has

+
+

Fig. 1 : Wave showing read operation.

+

The above waveform shows the behavior of the design under normal read conditions. The read happens at the rising edge of the enabled clock cycle. The output from the RAM is undefined until after the first rising edge of the read clock.

+

+ + diff --git a/FPGA_by_Fredi/Video/BLITTER/blitter.tdf.ALT b/FPGA_by_Fredi/Video/BLITTER/blitter.tdf.ALT new file mode 100644 index 0000000..1ad8825 --- /dev/null +++ b/FPGA_by_Fredi/Video/BLITTER/blitter.tdf.ALT @@ -0,0 +1,427 @@ +-- WARNING: Do NOT edit the input and output ports in this file in a text +-- editor if you plan to continue editing the block that represents it in +-- the Block Editor! File corruption is VERY likely to occur. + +-- Copyright (C) 1991-2010 Altera Corporation +-- Your use of Altera Corporation's design tools, logic functions +-- and other software and tools, and its AMPP partner logic +-- functions, and any output files from any of the foregoing +-- (including device programming or simulation files), and any +-- associated documentation or information are expressly subject +-- to the terms and conditions of the Altera Program License +-- Subscription Agreement, Altera MegaCore Function License +-- Agreement, or other applicable license agreement, including, +-- without limitation, that your use is for the sole purpose of +-- programming logic devices manufactured by Altera and sold by +-- Altera or its authorized distributors. Please refer to the +-- applicable agreement for further details. + + +-- Generated by Quartus II Version 9.1 (Build Build 350 03/24/2010) +-- Created on Sat Jan 15 11:06:17 2011 +INCLUDE "lpm_bustri_WORD.inc"; +INCLUDE "VIDEO/BLITTER/lpm_clshift0.INC"; + +CONSTANT BL_SKEW_LF = 255; + +-- Title Statement (optional) +TITLE "Blitter"; + + +-- Parameters Statement (optional) + +-- {{ALTERA_PARAMETERS_BEGIN}} DO NOT REMOVE THIS LINE! +-- {{ALTERA_PARAMETERS_END}} DO NOT REMOVE THIS LINE! + + +-- Subdesign Section + +SUBDESIGN BLITTER +( + -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE! + nRSTO : INPUT; + MAIN_CLK : INPUT; + FB_ALE : INPUT; + nFB_WR : INPUT; + nFB_OE : INPUT; + FB_SIZE0 : INPUT; + FB_SIZE1 : INPUT; + VIDEO_RAM_CTR[15..0] : INPUT; + BLITTER_ON : INPUT; + FB_ADR[31..0] : INPUT; + nFB_CS1 : INPUT; + nFB_CS2 : INPUT; + nFB_CS3 : INPUT; + DDRCLK0 : INPUT; + BLITTER_DIN[127..0] : INPUT; + BLITTER_DACK[4..0] : INPUT; + SR_BLITTER_DACK : INPUT; + BLITTER_RUN : OUTPUT; + BLITTER_DOUT[127..0] : OUTPUT; + BLITTER_ADR[31..0] : OUTPUT; + BLITTER_SIG : OUTPUT; + BLITTER_WR : OUTPUT; + BLITTER_TA : OUTPUT; + FB_AD[31..0] : BIDIR; + -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE! +) + +VARIABLE + FB_B[3..0] :NODE; + FB_16B[1..0] :NODE; + BLITTER_CS :NODE; + BL_HRAM0_CS :NODE; + BL_HRAM0[15..0] :DFFE; + BL_HRAM1_CS :NODE; + BL_HRAM1[15..0] :DFFE; + BL_HRAM2_CS :NODE; + BL_HRAM2[15..0] :DFFE; + BL_HRAM3_CS :NODE; + BL_HRAM3[15..0] :DFFE; + BL_HRAM4_CS :NODE; + BL_HRAM4[15..0] :DFFE; + BL_HRAM5_CS :NODE; + BL_HRAM5[15..0] :DFFE; + BL_HRAM6_CS :NODE; + BL_HRAM6[15..0] :DFFE; + BL_HRAM7_CS :NODE; + BL_HRAM7[15..0] :DFFE; + BL_HRAM8_CS :NODE; + BL_HRAM8[15..0] :DFFE; + BL_HRAM9_CS :NODE; + BL_HRAM9[15..0] :DFFE; + BL_HRAMA_CS :NODE; + BL_HRAMA[15..0] :DFFE; + BL_HRAMB_CS :NODE; + BL_HRAMB[15..0] :DFFE; + BL_HRAMC_CS :NODE; + BL_HRAMC[15..0] :DFFE; + BL_HRAMD_CS :NODE; + BL_HRAMD[15..0] :DFFE; + BL_HRAME_CS :NODE; + BL_HRAME[15..0] :DFFE; + BL_HRAMF_CS :NODE; + BL_HRAMF[15..0] :DFFE; + BL_SRC_X_INC_CS :NODE; + BL_SRC_X_INC[15..0] :DFFE; + BL_SRC_Y_INC_CS :NODE; + BL_SRC_Y_INC[15..0] :DFFE; + BL_ENDMASK1_CS :NODE; + BL_ENDMASK1[15..0] :DFFE; + BL_ENDMASK2_CS :NODE; + BL_ENDMASK2[15..0] :DFFE; + BL_ENDMASK3_CS :NODE; + BL_ENDMASK3[15..0] :DFFE; + BL_SRC_ADRH_CS :NODE; + BL_SRC_ADRL_CS :NODE; + BL_SRC_ADR[31..0] :DFFE; + BL_DST_X_INC_CS :NODE; + BL_DST_X_INC[15..0] :DFFE; + BL_DST_Y_INC_CS :NODE; + BL_DST_Y_INC[15..0] :DFFE; + BL_DST_ADRH_CS :NODE; + BL_DST_ADRL_CS :NODE; + BL_DST_ADR[31..0] :DFFE; + BL_X_CNT_CS :NODE; + BL_X_CNT[15..0] :DFFE; + BL_Y_CNT_CS :NODE; + BL_Y_CNT[15..0] :DFFE; + BL_HT_OP_CS :NODE; + BL_HT_OP[7..0] :DFFE; + BL_LC_OP[7..0] :DFFE; + BL_LN_CS :NODE; + BL_LN[7..0] :DFFE; + BL_SKEW[7..0] :DFFE; + + BL_SKEW_EXT[6..0] :NODE; + BL_SKEW_IN[255..0] :DFFE; + BL_SKEW_OUT[255..0] :DFFE; + + BL_DATA_DDR_READY :DFF; -- 1 WENN DATEN GESCHRIEBEN ODER LESBAR + BL_READ_SRC :DFFE; + BL_DST_BUFFER[127..0] :DFFE; + BL_READ_DST :DFFE; + + COUNT[18..0] :DFF; + +BEGIN +-- BYT SELECT 32 BIT + FB_B0 = FB_ADR[1..0]==0; -- ADR==0 + FB_B1 = FB_ADR[1..0]==1 -- ADR==1 + # FB_SIZE1 & !FB_SIZE0 & !FB_ADR1 -- HIGH WORD + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B2 = FB_ADR[1..0]==2 -- ADR==2 + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE + FB_B3 = FB_ADR[1..0]==3 -- ADR==3 + # FB_SIZE1 & !FB_SIZE0 & FB_ADR1 -- LOW WORD + # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0; -- LONG UND LINE +-- BYT SELECT 16 BIT + FB_16B0 = FB_ADR[0]==0; -- ADR==0 + FB_16B1 = FB_ADR[0]==1 -- ADR==1 + # !(!FB_SIZE1 & FB_SIZE0); -- NOT BYT +-- BLITTER CS + BLITTER_CS = !nFB_CS1 & FB_ADR[19..6]==H"3E28"; -- FFFF8A00-3F/40 + BLITTER_TA = BLITTER_CS; +-- REGISTER + -- HALFTON RAM 0 + BL_HRAM0[].CLK = MAIN_CLK; + BL_HRAM0[15..0] = FB_AD[31..16]; + BL_HRAM0_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C500"; -- $F8A00/2 + BL_HRAM0[15..8].ENA = BL_HRAM0_CS & !nFB_WR & FB_16B0; + BL_HRAM0[7..0].ENA = BL_HRAM0_CS & !nFB_WR & FB_16B1; + -- HALFTON RAM 1 + BL_HRAM1[].CLK = MAIN_CLK; + BL_HRAM1[15..0] = FB_AD[31..16]; + BL_HRAM1_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C501"; -- $F8A02/2 + BL_HRAM1[15..8].ENA = BL_HRAM1_CS & !nFB_WR & FB_16B0; + BL_HRAM1[7..0].ENA = BL_HRAM1_CS & !nFB_WR & FB_16B1; + -- HALFTON RAM 2 + BL_HRAM2[].CLK = MAIN_CLK; + BL_HRAM2[15..0] = FB_AD[31..16]; + BL_HRAM2_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C502"; -- $F8A04/2 + BL_HRAM2[15..8].ENA = BL_HRAM2_CS & !nFB_WR & FB_16B0; + BL_HRAM2[7..0].ENA = BL_HRAM2_CS & !nFB_WR & FB_16B1; + -- HALFTON RAM 3 + BL_HRAM3[].CLK = MAIN_CLK; + BL_HRAM3[15..0] = FB_AD[31..16]; + BL_HRAM3_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C503"; -- $F8A06/2 + BL_HRAM3[15..8].ENA = BL_HRAM3_CS & !nFB_WR & FB_16B0; + BL_HRAM3[7..0].ENA = BL_HRAM3_CS & !nFB_WR & FB_16B1; + -- HALFTON RAM 4 + BL_HRAM4[].CLK = MAIN_CLK; + BL_HRAM4[15..0] = FB_AD[31..16]; + BL_HRAM4_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C504"; -- $F8A08/2 + BL_HRAM4[15..8].ENA = BL_HRAM4_CS & !nFB_WR & FB_16B0; + BL_HRAM4[7..0].ENA = BL_HRAM4_CS & !nFB_WR & FB_16B1; + -- HALFTON RAM 5 + BL_HRAM5[].CLK = MAIN_CLK; + BL_HRAM5[15..0] = FB_AD[31..16]; + BL_HRAM5_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C505"; -- $F8A08/2 + BL_HRAM5[15..8].ENA = BL_HRAM5_CS & !nFB_WR & FB_16B0; + BL_HRAM5[7..0].ENA = BL_HRAM5_CS & !nFB_WR & FB_16B1; + -- HALFTON RAM 6 + BL_HRAM6[].CLK = MAIN_CLK; + BL_HRAM6[15..0] = FB_AD[31..16]; + BL_HRAM6_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C506"; -- $F8A08/2 + BL_HRAM6[15..8].ENA = BL_HRAM6_CS & !nFB_WR & FB_16B0; + BL_HRAM6[7..0].ENA = BL_HRAM6_CS & !nFB_WR & FB_16B1; + -- HALFTON RAM 7 + BL_HRAM7[].CLK = MAIN_CLK; + BL_HRAM7[15..0] = FB_AD[31..16]; + BL_HRAM7_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C507"; -- $F8A08/2 + BL_HRAM7[15..8].ENA = BL_HRAM7_CS & !nFB_WR & FB_16B0; + BL_HRAM7[7..0].ENA = BL_HRAM7_CS & !nFB_WR & FB_16B1; + -- HALFTON RAM 8 + BL_HRAM8[].CLK = MAIN_CLK; + BL_HRAM8[15..0] = FB_AD[31..16]; + BL_HRAM8_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C508"; -- $F8A10/2 + BL_HRAM8[15..8].ENA = BL_HRAM8_CS & !nFB_WR & FB_16B0; + BL_HRAM8[7..0].ENA = BL_HRAM8_CS & !nFB_WR & FB_16B1; + -- HALFTON RAM 9 + BL_HRAM9[].CLK = MAIN_CLK; + BL_HRAM9[15..0] = FB_AD[31..16]; + BL_HRAM9_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C509"; -- $F8A12/2 + BL_HRAM9[15..8].ENA = BL_HRAM9_CS & !nFB_WR & FB_16B0; + BL_HRAM9[7..0].ENA = BL_HRAM9_CS & !nFB_WR & FB_16B1; + -- HALFTON RAM 10 + BL_HRAMA[].CLK = MAIN_CLK; + BL_HRAMA[15..0] = FB_AD[31..16]; + BL_HRAMA_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C50A"; -- $F8A4/2 + BL_HRAMA[15..8].ENA = BL_HRAMA_CS & !nFB_WR & FB_16B0; + BL_HRAMA[7..0].ENA = BL_HRAMA_CS & !nFB_WR & FB_16B1; + -- HALFTON RAM 11 + BL_HRAMB[].CLK = MAIN_CLK; + BL_HRAMB[15..0] = FB_AD[31..16]; + BL_HRAMB_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C50B"; -- $F8A16/2 + BL_HRAMB[15..8].ENA = BL_HRAMB_CS & !nFB_WR & FB_16B0; + BL_HRAMB[7..0].ENA = BL_HRAMB_CS & !nFB_WR & FB_16B1; + -- HALFTON RAM 12 + BL_HRAMC[].CLK = MAIN_CLK; + BL_HRAMC[15..0] = FB_AD[31..16]; + BL_HRAMC_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C50C"; -- $F8A18/2 + BL_HRAMC[15..8].ENA = BL_HRAMC_CS & !nFB_WR & FB_16B0; + BL_HRAMC[7..0].ENA = BL_HRAMC_CS & !nFB_WR & FB_16B1; + -- HALFTON RAM 13 + BL_HRAMD[].CLK = MAIN_CLK; + BL_HRAMD[15..0] = FB_AD[31..16]; + BL_HRAMD_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C50D"; -- $F8A1A/2 + BL_HRAMD[15..8].ENA = BL_HRAMD_CS & !nFB_WR & FB_16B0; + BL_HRAMD[7..0].ENA = BL_HRAMD_CS & !nFB_WR & FB_16B1; + -- HALFTON RAM 14 + BL_HRAME[].CLK = MAIN_CLK; + BL_HRAME[15..0] = FB_AD[31..16]; + BL_HRAME_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C50E"; -- $F8A1C/2 + BL_HRAME[15..8].ENA = BL_HRAME_CS & !nFB_WR & FB_16B0; + BL_HRAME[7..0].ENA = BL_HRAME_CS & !nFB_WR & FB_16B1; + -- HALFTON RAM 15 + BL_HRAMF[].CLK = MAIN_CLK; + BL_HRAMF[15..0] = FB_AD[31..16]; + BL_HRAMF_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C50F"; -- $F8A1E/2 + BL_HRAMF[15..8].ENA = BL_HRAMF_CS & !nFB_WR & FB_16B0; + BL_HRAMF[7..0].ENA = BL_HRAMF_CS & !nFB_WR & FB_16B1; + -- SRC X INC + BL_SRC_X_INC[].CLK = MAIN_CLK; + BL_SRC_X_INC[] = FB_AD[31..16]; + BL_SRC_X_INC_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C510"; -- $F8A20/2 + BL_SRC_X_INC[15..8].ENA = BL_SRC_X_INC_CS & !nFB_WR & FB_16B0; + BL_SRC_X_INC[7..0].ENA = BL_SRC_X_INC_CS & !nFB_WR & FB_16B1; + -- SRC Y INC + BL_SRC_Y_INC[].CLK = MAIN_CLK; + BL_SRC_Y_INC[] = FB_AD[31..16]; + BL_SRC_Y_INC_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C511"; -- $F8A22/2 + BL_SRC_Y_INC[15..8].ENA = BL_SRC_Y_INC_CS & !nFB_WR & FB_16B0; + BL_SRC_Y_INC[7..0].ENA = BL_SRC_Y_INC_CS & !nFB_WR & FB_16B1; + -- SRC ADR HIGH + BL_SRC_ADR[].CLK = MAIN_CLK; + BL_SRC_ADR[31..16] = FB_AD[31..16]; + BL_SRC_ADRH_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C512"; -- $F8A24/2 + BL_SRC_ADR[31..24].ENA = BL_SRC_ADRH_CS & !nFB_WR & FB_16B0; + BL_SRC_ADR[23..16].ENA = BL_SRC_ADRH_CS & !nFB_WR & FB_16B1; + -- SRC ADR LOW + BL_SRC_ADR[].CLK = MAIN_CLK; + BL_SRC_ADR[15..0] = FB_AD[31..16]; + BL_SRC_ADRL_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C513"; -- $F8A26/2 + BL_SRC_ADR[15..8].ENA = BL_SRC_ADRL_CS & !nFB_WR & FB_16B0; + BL_SRC_ADR[7..0].ENA = BL_SRC_ADRL_CS & !nFB_WR & FB_16B1; + -- ENDMASK 1 + BL_ENDMASK1[].CLK = MAIN_CLK; + BL_ENDMASK1[] = FB_AD[31..16]; + BL_ENDMASK1_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C514"; -- $F8A28/2 + BL_ENDMASK1[15..8].ENA = BL_ENDMASK1_CS & !nFB_WR & FB_16B0; + BL_ENDMASK1[7..0].ENA = BL_ENDMASK1_CS & !nFB_WR & FB_16B1; + -- ENDMASK 2 + BL_ENDMASK2[].CLK = MAIN_CLK; + BL_ENDMASK2[] = FB_AD[31..16]; + BL_ENDMASK2_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C515"; -- $F8A2A/2 + BL_ENDMASK2[15..8].ENA = BL_ENDMASK2_CS & !nFB_WR & FB_16B0; + BL_ENDMASK2[7..0].ENA = BL_ENDMASK2_CS & !nFB_WR & FB_16B1; + -- ENDMASK 3 + BL_ENDMASK3[].CLK = MAIN_CLK; + BL_ENDMASK3[] = FB_AD[31..16]; + BL_ENDMASK3_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C516"; -- $F8A2C/2 + BL_ENDMASK3[15..8].ENA = BL_ENDMASK3_CS & !nFB_WR & FB_16B0; + BL_ENDMASK3[7..0].ENA = BL_ENDMASK3_CS & !nFB_WR & FB_16B1; + -- DST X INC + BL_DST_X_INC[].CLK = MAIN_CLK; + BL_DST_X_INC[] = FB_AD[31..16]; + BL_DST_X_INC_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C517"; -- $F8A2E/2 + BL_DST_X_INC[15..8].ENA = BL_DST_X_INC_CS & !nFB_WR & FB_16B0; + BL_DST_X_INC[7..0].ENA = BL_DST_X_INC_CS & !nFB_WR & FB_16B1; + -- DST Y INC + BL_DST_Y_INC[].CLK = MAIN_CLK; + BL_DST_Y_INC[] = FB_AD[31..16]; + BL_DST_Y_INC_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C518"; -- $F8A30/2 + BL_DST_Y_INC[15..8].ENA = BL_DST_Y_INC_CS & !nFB_WR & FB_16B0; + BL_DST_Y_INC[7..0].ENA = BL_DST_Y_INC_CS & !nFB_WR & FB_16B1; + -- DST ADR HIGH + BL_DST_ADR[].CLK = MAIN_CLK; + BL_DST_ADR[31..16] = FB_AD[31..16]; + BL_DST_ADRH_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C512"; -- $F8A24/2 + BL_DST_ADR[31..24].ENA = BL_DST_ADRH_CS & !nFB_WR & FB_16B0; + BL_DST_ADR[23..16].ENA = BL_DST_ADRH_CS & !nFB_WR & FB_16B1; + -- DST ADR LOW + BL_DST_ADR[].CLK = MAIN_CLK; + BL_DST_ADR[15..0] = FB_AD[31..16]; + BL_DST_ADRL_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C513"; -- $F8A26/2 + BL_DST_ADR[15..8].ENA = BL_DST_ADRL_CS & !nFB_WR & FB_16B0; + BL_DST_ADR[7..0].ENA = BL_DST_ADRL_CS & !nFB_WR & FB_16B1; + -- X COUNT + BL_X_CNT[].CLK = MAIN_CLK; + BL_X_CNT[] = FB_AD[31..16]; + BL_X_CNT_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C51B"; -- $F8A36/2 + BL_X_CNT[15..8].ENA = BL_X_CNT_CS & !nFB_WR & FB_16B0; + BL_X_CNT[7..0].ENA = BL_X_CNT_CS & !nFB_WR & FB_16B1; + -- Y COUNT + BL_Y_CNT[].CLK = MAIN_CLK; + BL_Y_CNT[] = FB_AD[31..16]; + BL_Y_CNT_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C51C"; -- $F8A38/2 + BL_Y_CNT[15..8].ENA = BL_Y_CNT_CS & !nFB_WR & FB_16B0; + BL_Y_CNT[7..0].ENA = BL_Y_CNT_CS & !nFB_WR & FB_16B1; + -- HALFTONE OP BYT + BL_HT_OP[].CLK = MAIN_CLK; + BL_HT_OP[] = FB_AD[31..24]; + BL_HT_OP_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C51D"; -- $F8A3A/2 + BL_HT_OP[7..0].ENA = BL_HT_OP_CS & !nFB_WR & FB_16B0; + -- LOGIC OP BYT + BL_LC_OP[].CLK = MAIN_CLK; + BL_LC_OP[] = FB_AD[23..16]; + BL_LC_OP[7..0].ENA = BL_HT_OP_CS & !nFB_WR & FB_16B1; -- $F8A3B + -- LINE NUMBER BYT + BL_LN[].CLK = MAIN_CLK; + BL_LN[] = FB_AD[31..24]; + BL_LN_CS = !nFB_CS1 & FB_ADR[19..1]==H"7C51E"; -- $F8A3C/2 + BL_LN[7..0].ENA = BL_LN_CS & !nFB_WR & FB_16B0; + -- SKEW BYT + BL_SKEW[].CLK = MAIN_CLK; + BL_SKEW[] = FB_AD[31..24]; + BL_SKEW[7..0].ENA = BL_LN_CS & !nFB_WR & FB_16B1; -- $F8A3D +--- REGISTER OUT + FB_AD[31..16] = lpm_bustri_WORD( + BL_HRAM0_CS & BL_HRAM0[15..0] + # BL_HRAM1_CS & BL_HRAM1[15..0] + # BL_HRAM2_CS & BL_HRAM2[15..0] + # BL_HRAM3_CS & BL_HRAM3[15..0] + # BL_HRAM4_CS & BL_HRAM4[15..0] + # BL_HRAM5_CS & BL_HRAM5[15..0] + # BL_HRAM6_CS & BL_HRAM6[15..0] + # BL_HRAM7_CS & BL_HRAM7[15..0] + # BL_HRAM8_CS & BL_HRAM8[15..0] + # BL_HRAM9_CS & BL_HRAM9[15..0] + # BL_HRAMA_CS & BL_HRAMA[15..0] + # BL_HRAMB_CS & BL_HRAMB[15..0] + # BL_HRAMC_CS & BL_HRAMC[15..0] + # BL_HRAMD_CS & BL_HRAMD[15..0] + # BL_HRAME_CS & BL_HRAME[15..0] + # BL_HRAMF_CS & BL_HRAMF[15..0] + # BL_SRC_X_INC_CS & BL_SRC_X_INC[] + # BL_SRC_Y_INC_CS & BL_SRC_Y_INC[] + # BL_SRC_ADRH_CS & BL_SRC_ADR[31..16] + # BL_SRC_ADRL_CS & BL_SRC_ADR[15..0] + # BL_ENDMASK1_CS & BL_ENDMASK1[] + # BL_ENDMASK2_CS & BL_ENDMASK2[] + # BL_ENDMASK3_CS & BL_ENDMASK3[] + # BL_DST_X_INC_CS & BL_DST_X_INC[] + # BL_DST_Y_INC_CS & BL_DST_Y_INC[] + # BL_DST_ADRH_CS & BL_DST_ADR[31..16] + # BL_DST_ADRL_CS & BL_DST_ADR[15..0] + # BL_X_CNT_CS & BL_X_CNT[] + # BL_Y_CNT_CS & BL_Y_CNT[] + # BL_HT_OP_CS & (BL_HT_OP[],BL_LC_OP[]) + # BL_LN_CS & (BL_LN[],BL_SKEW[]) + ,!nFB_CS1 & FB_ADR[19..6]==H"3E28" & !nFB_OE); -- FFFF8A00-3F/40 +----------------------------------------- +-- + BL_READ_SRC.CLK = DDRCLK0; + BL_READ_DST.CLK = DDRCLK0; + + + BLITTER_RUN = VCC; + BLITTER_SIG = VCC; + BLITTER_WR = VCC; +-- READY SIGNAL 1 CLOCK SPÄTER + BL_DATA_DDR_READY.CLK = DDRCLK0; + BL_DATA_DDR_READY = BL_DATA_DDR_READY & BLITTER_DACK0; +-- SRC BUFFER LADEN + BL_SKEW_IN[].CLK = DDRCLK0; + BL_SKEW_IN[].ENA = BL_DATA_DDR_READY & BL_READ_SRC; + BL_SKEW_IN[255..128] = BLITTER_DIN[]; + BL_SKEW_IN[127..0] = BL_SKEW_IN[255..128]; +-- DST BUFFER LADEN + BL_DST_BUFFER[].CLK = DDRCLK0; + BL_DST_BUFFER[].ENA = BL_DATA_DDR_READY & BL_READ_DST; + BL_DST_BUFFER[] = BLITTER_DIN[]; +-- SKEW EXTENDET + BL_SKEW_EXT[6..4] = BL_SRC_ADR[3..1]; + BL_SKEW_EXT[3..0] = BL_SKEW[3..0]; +-- SKEW EXT MUX + BL_SKEW_OUT[].CLK = DDRCLK0; + BL_SKEW_OUT[].ENA = BL_DATA_DDR_READY & BL_READ_DST; + BL_SKEW_OUT[] = lpm_clshift0(BL_SKEW_IN[],BL_SKEW_EXT[]); -- BIT 127..0 SIND RELEVANT + + COUNT[] = COUNT[] + 16; + COUNT[].CLK = BLITTER_DACK0; + BLITTER_DOUT[] = H"112233445566778899AABBCCDDEEFF00"; + BLITTER_ADR[] = (0, COUNT[]) + 400000; + +END; + diff --git a/FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.bsf b/FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.bsf new file mode 100644 index 0000000..9b12256 --- /dev/null +++ b/FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.bsf @@ -0,0 +1,54 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2010 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 0 0 208 80) + (text "lpm_clshift0" (rect 62 3 162 22)(font "Arial" (font_size 10))) + (text "inst" (rect 8 61 31 76)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "data[255..0]" (rect 0 0 81 16)(font "Arial" (font_size 8))) + (text "data[255..0]" (rect 20 16 89 32)(font "Arial" (font_size 8))) + (line (pt 0 24)(pt 16 24)(line_width 3)) + ) + (port + (pt 0 40) + (input) + (text "distance[6..0]" (rect 0 0 93 16)(font "Arial" (font_size 8))) + (text "distance[6..0]" (rect 20 32 99 48)(font "Arial" (font_size 8))) + (line (pt 0 40)(pt 16 40)(line_width 3)) + ) + (port + (pt 208 24) + (output) + (text "result[255..0]" (rect 0 0 89 16)(font "Arial" (font_size 8))) + (text "result[255..0]" (rect 113 16 189 32)(font "Arial" (font_size 8))) + (line (pt 208 24)(pt 192 24)(line_width 3)) + ) + (drawing + (text "LOGICAL right shift" (rect 21 50 114 64)(font "Arial" )) + (line (pt 16 16)(pt 16 64)(line_width 1)) + (line (pt 192 16)(pt 192 64)(line_width 1)) + (line (pt 16 16)(pt 192 16)(line_width 1)) + (line (pt 16 64)(pt 192 64)(line_width 1)) + ) +) diff --git a/FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.cmp b/FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.cmp new file mode 100644 index 0000000..d428d99 --- /dev/null +++ b/FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.cmp @@ -0,0 +1,23 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +component lpm_clshift0 + PORT + ( + data : IN STD_LOGIC_VECTOR (255 DOWNTO 0); + distance : IN STD_LOGIC_VECTOR (6 DOWNTO 0); + result : OUT STD_LOGIC_VECTOR (255 DOWNTO 0) + ); +end component; diff --git a/FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.inc b/FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.inc new file mode 100644 index 0000000..ccf215e --- /dev/null +++ b/FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.inc @@ -0,0 +1,24 @@ +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + + +FUNCTION lpm_clshift0 +( + data[255..0], + distance[6..0] +) + +RETURNS ( + result[255..0] +); diff --git a/FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.qip b/FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.qip new file mode 100644 index 0000000..737f0c0 --- /dev/null +++ b/FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.qip @@ -0,0 +1,6 @@ +set_global_assignment -name IP_TOOL_NAME "LPM_CLSHIFT" +set_global_assignment -name IP_TOOL_VERSION "9.1" +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_clshift0.tdf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_clshift0.bsf"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_clshift0.inc"] +set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "lpm_clshift0.cmp"] diff --git a/FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.tdf b/FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.tdf new file mode 100644 index 0000000..d7d910f --- /dev/null +++ b/FPGA_by_Fredi/Video/BLITTER/lpm_clshift0.tdf @@ -0,0 +1,92 @@ +-- megafunction wizard: %LPM_CLSHIFT% +-- GENERATION: STANDARD +-- VERSION: WM1.0 +-- MODULE: lpm_clshift + +-- ============================================================ +-- File Name: lpm_clshift0.tdf +-- Megafunction Name(s): +-- lpm_clshift +-- +-- Simulation Library Files(s): +-- +-- ============================================================ +-- ************************************************************ +-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! +-- +-- 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition +-- ************************************************************ + + +--Copyright (C) 1991-2010 Altera Corporation +--Your use of Altera Corporation's design tools, logic functions +--and other software and tools, and its AMPP partner logic +--functions, and any output files from any of the foregoing +--(including device programming or simulation files), and any +--associated documentation or information are expressly subject +--to the terms and conditions of the Altera Program License +--Subscription Agreement, Altera MegaCore Function License +--Agreement, or other applicable license agreement, including, +--without limitation, that your use is for the sole purpose of +--programming logic devices manufactured by Altera and sold by +--Altera or its authorized distributors. Please refer to the +--applicable agreement for further details. + +INCLUDE "lpm_clshift.inc"; + + + +SUBDESIGN lpm_clshift0 +( + data[255..0] : INPUT; + distance[6..0] : INPUT; + result[255..0] : OUTPUT; +) + +VARIABLE + + lpm_clshift_component : lpm_clshift WITH ( + LPM_SHIFTTYPE = "LOGICAL", + LPM_TYPE = "LPM_CLSHIFT", + LPM_WIDTH = 256, + LPM_WIDTHDIST = 7 + ); + +BEGIN + + result[255..0] = lpm_clshift_component.result[255..0]; + lpm_clshift_component.distance[6..0] = distance[6..0]; + lpm_clshift_component.direction = VCC; + lpm_clshift_component.data[255..0] = data[255..0]; +END; + + + +-- ============================================================ +-- CNX file retrieval info +-- ============================================================ +-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" +-- Retrieval info: PRIVATE: LPM_SHIFTTYPE NUMERIC "0" +-- Retrieval info: PRIVATE: LPM_WIDTH NUMERIC "256" +-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" +-- Retrieval info: PRIVATE: lpm_width_varies NUMERIC "0" +-- Retrieval info: PRIVATE: lpm_widthdist NUMERIC "7" +-- Retrieval info: PRIVATE: lpm_widthdist_style NUMERIC "1" +-- Retrieval info: PRIVATE: port_direction NUMERIC "1" +-- Retrieval info: CONSTANT: LPM_SHIFTTYPE STRING "LOGICAL" +-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_CLSHIFT" +-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "256" +-- Retrieval info: CONSTANT: LPM_WIDTHDIST NUMERIC "7" +-- Retrieval info: USED_PORT: data 0 0 256 0 INPUT NODEFVAL data[255..0] +-- Retrieval info: USED_PORT: distance 0 0 7 0 INPUT NODEFVAL distance[6..0] +-- Retrieval info: USED_PORT: result 0 0 256 0 OUTPUT NODEFVAL result[255..0] +-- Retrieval info: CONNECT: @distance 0 0 7 0 distance 0 0 7 0 +-- Retrieval info: CONNECT: @data 0 0 256 0 data 0 0 256 0 +-- Retrieval info: CONNECT: result 0 0 256 0 @result 0 0 256 0 +-- Retrieval info: CONNECT: @direction 0 0 0 0 VCC 0 0 0 0 +-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_clshift0.tdf TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_clshift0.inc TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_clshift0.cmp TRUE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_clshift0.bsf TRUE FALSE +-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_clshift0_inst.tdf FALSE diff --git a/FPGA_by_Fredi/Video/DDR_CTR.tdf b/FPGA_by_Fredi/Video/DDR_CTR.tdf index d5b5ec2..6c74c7a 100644 --- a/FPGA_by_Fredi/Video/DDR_CTR.tdf +++ b/FPGA_by_Fredi/Video/DDR_CTR.tdf @@ -373,8 +373,8 @@ BEGIN VA_S[10] = VA_S[10]; -- AUTO PRECHARGE WENN NICHT FIFO PAGE BA_S[] = CPU_AC & CPU_BA[] # BLITTER_AC & BLITTER_BA[]; - SR_VDMP[7..4] = FB_B[]; -- BYTE ENABLE WRITE - SR_VDMP[3..0] = LINE & B"1111"; -- LINE ENABLE WRITE + SR_VDMP[7..4] = FB_B[] # BLITTER_AC & B"1111"; -- BYTE ENABLE WRITE, BEI BLITTER IMMER LINE + SR_VDMP[3..0] = (LINE # BLITTER_AC) & B"1111"; -- LINE ENABLE WRITE, BEI BLITTER IMMER LINE DDR_SM = DS_T6W; WHEN DS_T6W => @@ -384,7 +384,7 @@ BEGIN VWE = VCC; SR_DDR_WR = VCC; -- WRITE COMMAND CPU UND BLITTER IF WRITER SR_DDRWR_D_SEL = VCC; -- 2. HÄLFTE WRITE DATEN SELEKTIEREN - SR_VDMP[] = LINE & B"11111111"; -- WENN LINE DANN ACTIV + SR_VDMP[] = (LINE # BLITTER_AC) & B"11111111"; -- WENN LINE DANN ACTIV DDR_SM = DS_T7W; WHEN DS_T7W => diff --git a/FPGA_by_Fredi/Video/DDR_CTR.tdf.bak b/FPGA_by_Fredi/Video/DDR_CTR.tdf.bak index ead66e8..d5b5ec2 100644 --- a/FPGA_by_Fredi/Video/DDR_CTR.tdf.bak +++ b/FPGA_by_Fredi/Video/DDR_CTR.tdf.bak @@ -43,7 +43,6 @@ SUBDESIGN DDR_CTR nVCAS : OUTPUT; FB_LE[3..0] : OUTPUT; FB_VDOE[3..0] : OUTPUT; - CLEAR_FIFO_CNT : OUTPUT; SR_FIFO_WRE : OUTPUT; SR_DDR_FB : OUTPUT; SR_DDR_WR : OUTPUT; diff --git a/FPGA_by_Fredi/Video/VIDEO_MOD_MUX_CLUTCTR.tdf b/FPGA_by_Fredi/Video/VIDEO_MOD_MUX_CLUTCTR.tdf index 2c9adcc..6a77969 100644 --- a/FPGA_by_Fredi/Video/VIDEO_MOD_MUX_CLUTCTR.tdf +++ b/FPGA_by_Fredi/Video/VIDEO_MOD_MUX_CLUTCTR.tdf @@ -620,7 +620,7 @@ BEGIN VERZ[][8] = VERZ[][7]; VERZ[][9] = VERZ[][8]; VERZ[0][0] = DISP_ON; - VERZ[1][0] = HSYNC_I[]!=0; +-- VERZ[1][0] = HSYNC_I[]!=0; VERZ[1][0] = (!ACP_VCTR15 # !VDL_VCT6) & HSYNC_I[]!=0 # ACP_VCTR15 & VDL_VCT6 & HSYNC_I[]==0; -- NUR MÖGLICH WENN BEIDE VERZ[2][0] = (!ACP_VCTR15 # !VDL_VCT5) & VSYNC_I[]!=0 diff --git a/FPGA_by_Fredi/Video/VIDEO_MOD_MUX_CLUTCTR.tdf.bak b/FPGA_by_Fredi/Video/VIDEO_MOD_MUX_CLUTCTR.tdf.bak index fda03c9..2c9adcc 100644 --- a/FPGA_by_Fredi/Video/VIDEO_MOD_MUX_CLUTCTR.tdf.bak +++ b/FPGA_by_Fredi/Video/VIDEO_MOD_MUX_CLUTCTR.tdf.bak @@ -650,11 +650,11 @@ BEGIN START_ZEILE.ENA = LAST; START_ZEILE = VVCNT[]==0; -- ZEILE 1 SYNC_PIX.CLK = PIXEL_CLK; - SYNC_PIX = VHCNT[]==1 & START_ZEILE; -- SUB PIXEL ZÄHLER SYNCHRONISIEREN + SYNC_PIX = VHCNT[]==3 & START_ZEILE; -- SUB PIXEL ZÄHLER SYNCHRONISIEREN SYNC_PIX1.CLK = PIXEL_CLK; - SYNC_PIX1 = VHCNT[]==3 & START_ZEILE; -- SUB PIXEL ZÄHLER SYNCHRONISIEREN + SYNC_PIX1 = VHCNT[]==5 & START_ZEILE; -- SUB PIXEL ZÄHLER SYNCHRONISIEREN SYNC_PIX2.CLK = PIXEL_CLK; - SYNC_PIX2 = VHCNT[]==5 & START_ZEILE; -- SUB PIXEL ZÄHLER SYNCHRONISIEREN + SYNC_PIX2 = VHCNT[]==7 & START_ZEILE; -- SUB PIXEL ZÄHLER SYNCHRONISIEREN SUB_PIXEL_CNT[].CLK = PIXEL_CLK; SUB_PIXEL_CNT[].ENA = VDTRON # SYNC_PIX; SUB_PIXEL_CNT[] = (SUB_PIXEL_CNT[] + 1) & !SYNC_PIX; --count up if display on sonst clear bei sync pix diff --git a/FPGA_by_Fredi/Video/Video.bdf b/FPGA_by_Fredi/Video/Video.bdf index 6210cb7..669eb72 100644 --- a/FPGA_by_Fredi/Video/Video.bdf +++ b/FPGA_by_Fredi/Video/Video.bdf @@ -6758,124 +6758,6 @@ applicable agreement for further details. (line (pt 22 96)(pt 16 102)(line_width 1)) ) ) -(block - (rect 296 2552 568 3000) - (text "BLITTER" (rect 5 5 65 21)(font "Arial" (font_size 8))) (text "BLITTER" (rect 5 434 62 449)(font "Arial" )) (block_io "nRSTO" (input)) - (block_io "MAIN_CLK" (input)) - (block_io "FB_ALE" (input)) - (block_io "nFB_WR" (input)) - (block_io "nFB_OE" (input)) - (block_io "FB_SIZE0" (input)) - (block_io "FB_SIZE1" (input)) - (block_io "VIDEO_RAM_CTR[15..0]" (input)) - (block_io "BLITTER_ON" (input)) - (block_io "FB_ADR[31..0]" (input)) - (block_io "nFB_CS1" (input)) - (block_io "nFB_CS2" (input)) - (block_io "nFB_CS3" (input)) - (block_io "DDRCLK0" (input)) - (block_io "BLITTER_DIN[127..0]" (input)) - (block_io "BLITTER_DACK[4..0]" (input)) - (block_io "BLITTER_RUN" (output)) - (block_io "BLITTER_DOUT[127..0]" (output)) - (block_io "BLITTER_ADR[31..0]" (output)) - (block_io "BLITTER_SIG" (output)) - (block_io "BLITTER_WR" (output)) - (block_io "BLITTER_TA" (output)) - (block_io "FB_AD[31..0]" (bidir)) - (mapper - (pt 272 176) - (bidir) - ) - (mapper - (pt 272 208) - (bidir) - ) - (mapper - (pt 272 240) - (bidir) - ) - (mapper - (pt 272 264) - (bidir) - ) - (mapper - (pt 272 288) - (bidir) - ) - (mapper - (pt 0 384) - (bidir) - ) - (mapper - (pt 272 72) - (bidir) - ) - (mapper - (pt 0 56) - (bidir) - ) - (mapper - (pt 0 32) - (bidir) - ) - (mapper - (pt 0 296) - (bidir) - ) - (mapper - (pt 0 272) - (bidir) - ) - (mapper - (pt 0 104) - (bidir) - ) - (mapper - (pt 0 128) - (bidir) - ) - (mapper - (pt 0 80) - (bidir) - ) - (mapper - (pt 0 248) - (bidir) - ) - (mapper - (pt 0 224) - (bidir) - ) - (mapper - (pt 0 200) - (bidir) - ) - (mapper - (pt 0 176) - (bidir) - ) - (mapper - (pt 0 152) - (bidir) - ) - (mapper - (pt 0 360) - (bidir) - ) - (mapper - (pt 0 328) - (bidir) - ) - (mapper - (pt 272 424) - (bidir) - ) - (mapper - (pt 0 408) - (bidir) - ) -) (block (rect 1664 1664 2016 2600) (text "VIDEO_MOD_MUX_CLUTCTR" (rect 5 5 211 21)(font "Arial" (font_size 8))) (text "VIDEO_MOD_MUX_CLUTCTR" (rect 5 922 200 937)(font "Arial" )) (block_io "nRSTO" (input)) @@ -7322,6 +7204,129 @@ applicable agreement for further details. (bidir) ) ) +(block + (rect 296 2552 568 3040) + (text "BLITTER" (rect 5 5 65 21)(font "Arial" (font_size 8))) (text "BLITTER" (rect 5 474 62 489)(font "Arial" )) (block_io "nRSTO" (input)) + (block_io "MAIN_CLK" (input)) + (block_io "FB_ALE" (input)) + (block_io "nFB_WR" (input)) + (block_io "nFB_OE" (input)) + (block_io "FB_SIZE0" (input)) + (block_io "FB_SIZE1" (input)) + (block_io "VIDEO_RAM_CTR[15..0]" (input)) + (block_io "BLITTER_ON" (input)) + (block_io "FB_ADR[31..0]" (input)) + (block_io "nFB_CS1" (input)) + (block_io "nFB_CS2" (input)) + (block_io "nFB_CS3" (input)) + (block_io "DDRCLK0" (input)) + (block_io "BLITTER_DIN[127..0]" (input)) + (block_io "BLITTER_DACK[4..0]" (input)) + (block_io "SR_BLITTER_DACK" (input)) + (block_io "BLITTER_RUN" (output)) + (block_io "BLITTER_DOUT[127..0]" (output)) + (block_io "BLITTER_ADR[31..0]" (output)) + (block_io "BLITTER_SIG" (output)) + (block_io "BLITTER_WR" (output)) + (block_io "BLITTER_TA" (output)) + (block_io "FB_AD[31..0]" (bidir)) + (mapper + (pt 272 176) + (bidir) + ) + (mapper + (pt 272 208) + (bidir) + ) + (mapper + (pt 272 240) + (bidir) + ) + (mapper + (pt 272 264) + (bidir) + ) + (mapper + (pt 272 288) + (bidir) + ) + (mapper + (pt 0 384) + (bidir) + ) + (mapper + (pt 272 72) + (bidir) + ) + (mapper + (pt 0 56) + (bidir) + ) + (mapper + (pt 0 32) + (bidir) + ) + (mapper + (pt 0 296) + (bidir) + ) + (mapper + (pt 0 272) + (bidir) + ) + (mapper + (pt 0 104) + (bidir) + ) + (mapper + (pt 0 128) + (bidir) + ) + (mapper + (pt 0 80) + (bidir) + ) + (mapper + (pt 0 248) + (bidir) + ) + (mapper + (pt 0 224) + (bidir) + ) + (mapper + (pt 0 200) + (bidir) + ) + (mapper + (pt 0 176) + (bidir) + ) + (mapper + (pt 0 152) + (bidir) + ) + (mapper + (pt 0 360) + (bidir) + ) + (mapper + (pt 0 328) + (bidir) + ) + (mapper + (pt 272 424) + (bidir) + ) + (mapper + (pt 0 408) + (bidir) + ) + (mapper + (pt 0 440) + (bidir) + ) +) (connector (text "CLUT_ADR0" (rect 2786 1272 2869 1287)(font "Arial" )) (pt 2776 1288) @@ -8363,34 +8368,12 @@ applicable agreement for further details. (pt 560 2376) (pt 664 2376) ) -(connector - (text "BLITTER_ON" (rect 226 2920 313 2935)(font "Arial" )) - (pt 296 2936) - (pt 216 2936) -) -(connector - (text "BLITTER_RUN" (rect 578 2712 675 2727)(font "Arial" )) - (pt 568 2728) - (pt 648 2728) -) (connector (text "VDVZ[127..0]" (rect 810 2920 892 2935)(font "Arial" )) (pt 800 2936) (pt 888 2936) (bus) ) -(connector - (text "BLITTER_DOUT[127..0]" (rect 578 2744 731 2759)(font "Arial" )) - (pt 680 2760) - (pt 568 2760) - (bus) -) -(connector - (text "BLITTER_ADR[31..0]" (rect 578 2776 712 2791)(font "Arial" )) - (pt 568 2792) - (pt 680 2792) - (bus) -) (connector (text "BLITTER_SIG" (rect 578 2800 667 2815)(font "Arial" )) (pt 568 2816) @@ -8457,12 +8440,6 @@ applicable agreement for further details. (pt 192 2584) (pt 296 2584) ) -(connector - (text "VIDEO_RAM_CTR[15..0]" (rect 178 2896 334 2911)(font "Arial" )) - (pt 296 2912) - (pt 168 2912) - (bus) -) (connector (text "FB_AD[31..0]" (rect 578 2608 661 2623)(font "Arial" )) (pt 688 2624) @@ -8613,23 +8590,6 @@ applicable agreement for further details. (pt 1192 1288) (bus) ) -(connector - (text "BLITTER_DACK[0]" (rect 802 2952 922 2967)(font "Arial" )) - (pt 888 2968) - (pt 808 2968) -) -(connector - (text "BLITTER_DIN[127..0]" (rect 1042 2944 1180 2959)(font "Arial" )) - (pt 1144 2960) - (pt 1032 2960) - (bus) -) -(connector - (text "BLITTER_DIN[127..0]" (rect 194 2944 332 2959)(font "Arial" )) - (pt 296 2960) - (pt 184 2960) - (bus) -) (connector (text "SR_BLITTER_DACK" (rect 570 2464 703 2479)(font "Arial" )) (pt 664 2480) @@ -8671,12 +8631,6 @@ applicable agreement for further details. (pt 1168 2192) (bus) ) -(connector - (text "BLITTER_DACK[4..0]" (rect 202 2864 337 2879)(font "Arial" )) - (pt 192 2880) - (pt 296 2880) - (bus) -) (connector (text "CLK33M" (rect 218 2432 273 2447)(font "Arial" )) (pt 208 2448) @@ -8971,22 +8925,6 @@ applicable agreement for further details. (pt 1032 2400) (pt 1096 2400) ) -(connector - (text "SR_BLITTER_DACK" (rect 810 2560 943 2575)(font "Arial" )) - (pt 904 2576) - (pt 800 2576) -) -(connector - (text "DDRCLK0" (rect 826 2544 894 2559)(font "Arial" )) - (pt 816 2560) - (pt 904 2560) -) -(connector - (text "BLITTER_DACK[4..0]" (rect 1058 2560 1193 2575)(font "Arial" )) - (pt 1048 2576) - (pt 1152 2576) - (bus) -) (connector (text "DDRCLK2" (rect 1018 2672 1086 2687)(font "Arial" )) (pt 1008 2688) @@ -10625,6 +10563,78 @@ applicable agreement for further details. (pt 1712 1472) (pt 1632 1472) ) +(connector + (text "BLITTER_DACK[4..0]" (rect 178 2864 313 2879)(font "Arial" )) + (pt 296 2880) + (pt 184 2880) + (bus) +) +(connector + (text "VIDEO_RAM_CTR[15..0]" (rect 154 2896 310 2911)(font "Arial" )) + (pt 296 2912) + (pt 144 2912) + (bus) +) +(connector + (text "BLITTER_ON" (rect 202 2920 289 2935)(font "Arial" )) + (pt 296 2936) + (pt 192 2936) +) +(connector + (text "BLITTER_DIN[127..0]" (rect 162 2944 300 2959)(font "Arial" )) + (pt 296 2960) + (pt 152 2960) + (bus) +) +(connector + (text "SR_BLITTER_DACK" (rect 778 2560 911 2575)(font "Arial" )) + (pt 904 2576) + (pt 768 2576) +) +(connector + (text "DDRCLK0" (rect 794 2544 862 2559)(font "Arial" )) + (pt 904 2560) + (pt 784 2560) +) +(connector + (text "BLITTER_DACK[4..0]" (rect 1058 2560 1193 2575)(font "Arial" )) + (pt 1176 2576) + (pt 1048 2576) + (bus) +) +(connector + (text "BLITTER_DOUT[127..0]" (rect 578 2744 731 2759)(font "Arial" )) + (pt 712 2760) + (pt 568 2760) + (bus) +) +(connector + (text "BLITTER_ADR[31..0]" (rect 578 2776 712 2791)(font "Arial" )) + (pt 704 2792) + (pt 568 2792) + (bus) +) +(connector + (text "BLITTER_RUN" (rect 578 2712 675 2727)(font "Arial" )) + (pt 672 2728) + (pt 568 2728) +) +(connector + (text "BLITTER_DACK[0]" (rect 778 2952 898 2967)(font "Arial" )) + (pt 776 2968) + (pt 888 2968) +) +(connector + (text "SR_BLITTER_DACK" (rect 170 2976 303 2991)(font "Arial" )) + (pt 296 2992) + (pt 160 2992) +) +(connector + (text "BLITTER_DIN[127..0]" (rect 1042 2944 1180 2959)(font "Arial" )) + (pt 1160 2960) + (pt 1032 2960) + (bus) +) (junction (pt 2984 1688)) (junction (pt 792 1192)) (junction (pt 792 1312)) diff --git a/FPGA_by_Fredi/Video/altdpram0_wave0.jpg b/FPGA_by_Fredi/Video/altdpram0_wave0.jpg deleted file mode 100644 index cccdde749490246198f99aafbea75cceba7d2e54..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 125146 zcmeFZ2UJsA+b$ZnTM-cHAT?V7X<|@12C@YK0U^>m*@$!j5s&~O*-GzQ5l{poQbG|T z(v%kIpCHm(P(s31q)DO>mk`2Te*Ztt9p9GoUC%xH+;RSK4~`%uthMHxZ+V{QedpYr z-kpc=nHifJL-y^1K=y(EAiJ{=L-4!*xsPub`JcN2_}9BHApD2+mHd>rf8TM)PyGA# z^Y7d3hCspRJn$dahWzKpzMuC0eBdC*Ax$#Q@(PMd>Kd9_ z+B&+1=Z%a_E|{9x*xK1UI666dUh(qw@%8f$4GX^!fsTxdjf+o6OiE6g{ zyhp_)rDcTjipr;T^$m?p&z?7Tc6Imk_Wk2!|LEBG#N^cU44Fz>`19TS#Scr%j8C68 zHkn_5uUp^7wGXoYzfIYH4D2uC;s?j|)6YNe|C!_4xc2=N0lxP0|9s%s>4O62tT;SE z1dpG&c}U3Mc2R8yr;M64UHJ0#5iSu~b*dcW+tB_wvL74Rt^Zde`)>pLzsE&}9NxbV zT)h4K5CnvMPvKDtN452qucL6e(1mIKD4C)+1Nd9sP* zO%>zlfV08%bFQ=GbBh-X!(Y)mq?f$Td!iVki7fdNw-vVHR9G;NucoxgY(pE)=IKa% zDy+e^%PWA{W^PqTem%RUm8;48BXUf>AQY}@((Ggo;Vbua~W1PgGxk`j~zu zmzp=cwAj|o$*&e&T_iqN4z=r@{}AIdOQVltOA|7*#MS~v37Z!s*|h_y-Jb`e539FV zq`V_K+{xN%JU)i)C7kLJvT~L>W+ZfJ-+y}vzbEfPI`P~$8ZEZR zywsi|!r?+E*X4B481w7MY=ve&_1Q%Wxl@vzWnPwPUfEPt?N^3X!n#fgo=F3~y{Tz$ zDvjGEP7V@uEB*65ji^PO#x@U#qL!)^OX?08;FG1%9d-_~PvdCkvBOZ-=YRwtnI06Q z_3PM2eMxBY)-ELJ3S+2qo5#4%VW$|YZy3Pw`z9(GD=^Ad3J8Id#MF%fkzJ_6FgS{) zCvYrMJ!?hRE{<8mE(A_SP>s>b>{#4U65}|+mzNz`AN|+s@$PZC zRolHr=DQ1t7n>(;@vtuMLb{W79wNTJA6ZjFZtWk~h0xz6?Lroj#ElL8hF-+RF)E&A zu7+ga+QAVBwN|JznDc;^{)2~pU!X^LyLWKiXV8n(n1o`_D)tBodaNP#MHI1{#Oa3< z)_7KkO3ORmNT3oEL14jvJk!krrOrcP=~zEOgYgCxER-eQ#?UXGe*jCG(`#WA zW_sskR8y5v2sHsP}w2= zdt=w^RA;VAnO264e|BbsmXF+Iv*-p|Tv1fc! z$oPczqwZ)@ca*HbCqMbgu&P7HMm4^cSa4hGmHF*LevQPjC2OIqrA>BW;^ebFb{t%7 z7n1A^{%RNnF6~y(j}PvLF340;?hc3k?#|yfw*I)f)rrw!^1P+4xuI#Iew{435Z9cL ztJlpd0cFV>6~9rMH+Y!tDJx{WADi0K?(ZQ^27dc;GU6^&|T@ z+MfaEtOoQuBR2x{Y-p>^4Vm%kFy5ssO1kBC*PJ+zN(*%9YRuYtu|1@0Frem$7!#vwOBh?lnsJ71Yt3<7eJ?QWwSVQWeJIWVkXO>y;E$ zD;6U*6NPi_x($<`I7*gf!|TNIMta_T&4FomO>}vM*r}O?$CO!QPnD*0U8*nvg!C)oB{2h!C50GSU{02wvE`&P3zYBSd2csA2zoO0C zjI|$O=}xL|OSzabkUfDmW)mmZ!ll$~#z=m!Os!^YF=6gSuBOAJRwG47uCb-Ar7`Dh zs!LU*>@6CnfMdZz_~o`npK#H*f#-RFCfi8<8;@uuqwM|`tLvt1Ss`uDZ^NW|`a{Y- zS&G`pi@jE-hROFAQ$=T=o$X1J5=Ve)j=r#YiV`9hD!Po>R?Lv+? zX0pS;1cfx)ngTC6oS1-PoE$`Kaf9w(*kgow`F94GkGQ`x7x@Xj! zg%yk&Zq9w3d7_CMFV}ksG1PS)j1fb#n)=q{1$jNWD2ecUt0xsF7EtT7lpAUekSY>?P{5(kMaEI^ERODCw0~9HHx(q^75JyHny|Es7i&k0~tN z&z)XnpKvhS$Nc1Az>ri@b=)hzA@0L^Pp%JyT{c*Y zT(KOLxhBVWKY$#o-&T-*&)nK#F4E%cCv$G(jF^Umhlj{sbLo&6P%iO(C0KpGN5`Bq z*Z8zWKT@q*PAGde@SUk__H0o907|j&Y-)u;xYCt;m}P->f4CAdwNBfB@7DYLMa65E z(>#w76wNHa_nI-8%gP;LyzvySR;Lo@0JaFDubU|FL5q!>4sYAfd;lyyUJ@mFJ_`vLwR`NaDTP8s4Lvohu{reZ;HyDvX*r)nNW$UVu=uFVQRYF?I$K$&z1ucZVdI)LUhqI3~WK=hO*w7 zkA9wbqHU4lua}I~h3>L3g~0Q?&4plB}J-+FABy&FNi8 z5%1w$2+b)Ew;>7=IlYvwC7r~{xp%BPoiA@#w1{|Nkz zE?vcdbvmPZEP~{77fvKqR{#Oj_{CI~$)oeI6L(^K%%0qml0oI2A8wHOp-A}OG5INt zY8C>}pcWXO8^xG1B>LK+6Bs*m*!p3=Jj$9mqt0|3Zc@&xE;u&n-H(it1+I zg95{VkMe>Pr=Gf3%{SeZE~{}_g;pgDD4x?M=-#hJ8|n0`rd-dl&3>n&(Bu9oE6x7t zg)YIo5aT1M-JWM^1UfIJRT$VY;9mDG6^l((S;imLZ9r@CSywriD2%4w30Hbupe?Uc z62ohRUS}x`9l#9-FNm^bP1g49LWVRm_h4VB`a#48Uf3?AD@SG*QlJmAs=a75$a`Pm z|Hj!rwYWz}Gx_dWhWCVDKRPz)@9~`BimT@?#6VgMT+KT$`neSq&DSg3? zZq%MkL&VX6*&b{88O#u)naHymsZii-&)EC#++rO4RA)sqr%w7*MQu zsr;2MxZ0w^H~0{C zMv?&3y0-8=nS3~JUcMy~J&uKF15Pg>rC3HIttR0W&S)-PzzBN+5cuNG2uh~GI6mO$ z87sOjK;bTAtzY@|psHg&R$|&CWb-Mxa8wPQ!hgNuAI0kP)z$?>MdOGTWLD0lyH`d& zwR-;H-D-OGWRn8THG+%gu2kUn{(iWkZI7;MsXH$(GFLD@>}%zCvD@J5Yr#hTZ6 zOuJd^orhSNCEdkaIA3lzhlL*e&8sHAH$2lniiTNEV1>y`yO5(8Xbnbsgk|VSJ1Yiv zqqar&U=`~a$dt`>0YGWW0l*PKobg5)YN2*sgneRcGsb%Lf5}zXHx8zJI<0e1jem3d z{b=UYqaxT_&$j-6ZIhhb=MN0OsIrG$@A__YA(zM79xKg70GQb>_!rRnoOGT|R>L+k z?iATiTOQweErM7kbA;e>-ryZ{ zoBl7e=m%Y&{0FE~g2?QR^yseEh;C#uN+=931!Q$?4fVnjNQY^3P*#)4yOAYQ%YePW z9Rw-qnZ{>ypM-{V&)z�#=sA34E?{_np#*O~5UvD^fNVj6S9ji6wI#@VC$pjP7cF zPpa8jF$zd}88R_>tV_4Yqtd?5L|E(+dV(uVL~1nWhemF&7f!)ZB0hz;{b z%Ewp0{-nA?-q(x!X4>si`WQTLTK3gu0-w@R*Jhn7bh|UUXtNFG0c{E%3*XOwW%{$WT0w!4*H~Z zd>yVlPb61SF{418abOg4QD0_UUmk;K91R=LGwE<}7s#R^es47rO$ovn1GO|MUbm+Y z?13pCYT#+O2K7M;k;hLrw{sVA%Uy3=etaXqykawum)f^xIL~uKFX;86UF#i}Hv5GI z`M8Z;2(QzufBR3lhU4wWG5U<3+f}y9Qj-6SjLQzId*dqQU%zZ%z7kP%RPnP7;cAaj zW$V&w#yd;yJAC$5UHnvv;ADcAI96uSRxYF0BSbsu5BBWhK!wMooL!g49ooIIyQeeS zbS~>GHCu(rY(@#mycBn2OSL>F(b@4a(OTqSSXkhhj~^Gd_dC$>_|Q*+#JdJ4;eF88sG_Exalop%^C zAF0W(CWao!q{*2b#6!z@@k~PKV~l;uqE%~i`?E|-V4cxrGPY3oG2&VF$*=->np949 zDTr3ikeA3_*=2Yyh5K&(5|PFt2~nYH|=g^HOv@aweJXrP**K^0s1zUq22U!_Kn=xGnb(})g z^KEWSlsBEoik4SYuWxy?^AndppPii8xK&Dp!nv`yvO9}+75l@z4)r^P#8ujcSQxzy z3_X*gJlL=ckwO<6Pkh{Xdv<=Pn<(Nm8!2r`dgzbmSgQvmCtb4GpWCwfAQhulN9qrp zBzhrc>&;cBG{^La{d1Zl2t8E4a%MoQWk;}a2nEzRgCJMZEv>srD;ujXgn zwOM$jCaLdYtie!cOdQj#eN>$L?tV_7lciPuSdN5pr{`(Dl58DChXRF>wESaADdCE} z?pf|Wi~uBijNX_XxC`MHWeW#qGqmPwigqEKTC=1&5XbF8p6Z`L^V)&BZa6b@EuH%n z_*DlJ2H4^~wy*9&$T<3gU5NKC#1lwe!_hOBBN6mEOu#P0c>SB0#(@JbvI{}zenzCC z1j8tRQ9TiG#?_H}VSq7?>dg{n4}dBhrDN!;0;tVDhlAAst_Zf#PzH_+{p5h4g5PIm z0=IF)W4jQcA!gh4U5K9tD9_D-pAz!HAKqi_LiArTb|I6mi0qqa@L~AcK?u9Zi(j0< zJN#4bkWep;*JD31eO$g2n@}v58#|USU_!Q;lPr{ z*&X~Y%WkNx`F z1X4ky7XN_munl9&<2Vq17K3%AKj~1GBIT>7zRoVh7x&V27ZL|$>mz7JyAVSp%LYN- zT*B{d6O0Ch%PSrM#*SMkhkVILpIj#i^#n<84)Fz%CmTEYZ!hvFR5VyC306b}+26&Y z5Z&))CeNPe9joX@o8&kYD~&I{kn~Ch$sGK1V%?Heslq#SaOG5va-wQj&hd~Qn|QA2 zyY#y9rSa1LfrXnY`flaamJxecS7Fb8J@&win{-dk9J5lXNuHq;;4jM|AItIZzW%z>Y*M z#)f;*Ge{LniI!vD4XvP=na~~tC+a4q5X09zEf|G$U}PfQ3>y@P!F5=@`5>KL&bkDo zir`~TWNmA*?AszZTE3|KK7UIfCBE#m?lV2WC^oLvy94JA0eaZRE%w>OQ3o38y5 z@hsJ{?T$uc?&UtJeIbd9LM^MUa(92TtQnO)*RsHK>X3Sjcd+zIbHh~1CMj7OddsuQ z8ST(bqT?y<==H7uLh@r4v?d+?;k3)FpC-RySNio=Z@JLUb~L)3$Gy+AC-?GC$|rTT zP*rcEn}u8)lbi2UJICff+4%6uE)CmYO3EK9bxB>!rGCOlds@08(u#WYDOxYpE*2)p zs}IP@-?>sxD0l~O_UjZxUiM#Le7(vLKGS;YfCuAl#p6Xz9cQ3{0LDSU#jFvWCos%% zHT46aS6%{L@4*^n=37{vfr^2W6X>4J+a}E3`1iQZ`E5~_67tDTBW?`=SnNXTaJ4KW zCJ8XvL|i1^)|X`&K6^^nN?2__i#f#jSSw8E=Dm5N$+;<3BQxCbG% z=jYm;bi?Jj2?IJNbN``9IJIl+LW(246>?%p;HbfPTL9fN)Zo6ed*!{tyWM-72$=HL z5Zr$D6nZU=YX21_h~-*_(z9Y(wh`ONZJ7mmuqqBXpnTcW!>vPrD-^6T$D1;tjYB)& znsAbs!AwL_`xJ=j*n})FseYGxh-yFsLkpb$I2SYUPYK&+zm=)ue87~{fm$U21uV&3 z$em2^PqSX&=mgxKuE63Bn33f|*?c$v0JEj&4iAEHaTgNsgE=O89lRP91=@mK6|Qp> zyxCbcA990tjRGKdA+-pqz%JyEf?TE#vxy~(Vt|q0k0B;*S|6Oz(}>y_{EqTJh?+aO zEF&tIT)$~sn!jvU#A`0PU1*zg{u4X=A6eR3&je)B6HKFDou zjqv4Y=W+jDq~NNx?UJthJ9z{9@BmW_9rbo>jn_@Q(EPI$zSoK)U02Yoymkrpu|9El zm+OH_1wZlV zfD3;58!Xs>u6R3uRq0l6Rg+L)h3a!62p|T7Q=M^4e0+UXFyKg{S7C_Bqyyo+fNA^N z9sCYq=Qbk?Y$jkS6YFtTecgRnr+8~|oh946vp#GvX~$8vwYH(%r~vRwoXtl6R}gqKa3USRJq5M82zn^n48b~u+y}05!7k)>=mMUZ$jTl9&h0`L z7TB_=4KU#MsO=El@9$-l#oOk*AddRX%Tj-jXZ3+Oz=PfBh1=lnrU3B_(0sHp-(VJ4 z2JZt=+jonFv;vA4A}ab@7V^wMpgOv;&nIllE2o%7{GIHMk0_TtGHKsLE@;-tKgcITP=yV^48N`vJ!-bI#$=XA4Wr@FX8?*6$m-7{b~8167O#=KY0*zY{Y zyZ^(NJZN0Q%JllfhGDQu4|AmlJ#Ocp+SF5BB43?s!qdxHHi7iTOANb@ZIAuh)h4kg zSfcb(_a7mNfYRB5{j>TiU_SvFD>7P5qJl2kS^cT~1WR}vK|Qe@!30;9Y0`@XI~V9R z?ISz2MUi;=Gkq`;ab>L{0`c2OwjgemvWnx6A+q^*EUPm+tM#zLq%I3j`_{JS<5xE& z+9GsUd`!Eg$EFYS8xJw#Ls>9^>kt~j*4h+1+}6nq@WXka1)OlzTDI}di8i> zZ~NaHr}a;Y)(?2O(aNV9J?)*+a-iHU!kZY2AjheWakP@1jje|`SK+ZZ-`)}e`Tn@o5R`OjC{xd&2Scs`kSj$}iHlR9X=9<@hnAPa}F;_*@A zK9=cMjSsv#>Xlw(Rb3_!cz=v`T~>#J!HjbO0y)< z1~MV&gn{lkf#KG30aO?#+IzNh%d*qY|s zKp8WYz#gU_58i2~)OZt%EYpfJ@)rh`vSqT~58El(=2zO5FTnMj6m2VXEF&tEUt33* z8zmqMy`H^T*@2~km;tjVO9mw0Sgu`&7YOFp z=NDObae!;#e$XnwrkCT3eTX&QugZ9O>@K9Qk9C3c0Ss>`KHKh1d*!qxT=jj_&QA<2 z_A!hn*#80rxq^Ppx8mpb)R}dXBEAb5Y54|ZIw&A(1vBL9%(asU*7hp|eJl_6849xT z#I2cZP;!C^;%K712o@Ej#A?%3f5zBtZ0wY&z<-@=ihZ%A_db!T62(0GK_yJ(EHiZq zE>Q)G3*SLr)V=XQqk560gb$jKG@iR@dhL2TJ1!GG&&Y3Cg`~9L~<{tiW*2$UTe}i(gA+D9!&5W>CT^+i&k~xL7SALe%HY2My;XI%4=)_oP4$2q zOHnxEQhSCUk-II%v;D^<-z5@E?mYI~th8Xgk5PJqf|Gc&=0A&Hr?R|`C^Emco912F zIIUCWqzKQFD}}GaURYYaS{V>@fMyQ(BvoWnuPO7Um0I{{oAyujRD&3`lWf<-I*9`8 z+8w$nx0(}KvXmh95POXM58&mzo&#HWii~JfhpDkeIi^We>zKr~I?!6dz!JRk00eO` zP_61jRBU-+k{O`z*OPm*Rm+PpJ8zO1o>Z;>3x>O)d7@S9F-9k~V~fzsjY}o*(g4qL zz*?vM%o0{Jv&(@bp4Bm>D}W|m9BcHuP9}D9OIZ98z+`LT6;SYqy-tKc@H_`qACeqy4sv9r><{7B5dwwUDwE7X3V* zUXE30yXiai>ofibSpL{vHjmm1#tr?~bLby(z2)VvvCOO~_-QY&bRhxwg`;@0+~Tej}@U@in0aLl zIx8;vjhe)+qUaU+T}+UCf=ryM#U5n$F+|DWm(cM~dvT9Ns1R0m$>xK*cmq(ojlj6o z(X-ckd4IPT$xDCTKu=%Y$dpF0!hmoeI^JbmuoEE>#5xC}e2gu=Bd?JloSi_BY>p{- z6_s$iYNKp%P!j!?F+;&Sy$MX91}B*u`v>I z2-*0yZGZ!ufJ2(qpfoNXvBL&Y+Mi|!>cI)p;)3NagfxX1Wxy5Kw9TBo|dJwC^2?9_vr}%pl+>D|q(#Vm4o(3mdDxzP%H= z3;9R(a{VQaY+NT#6>g{(bu5S57I3a1<~VFs_Rfl{0p21T_9S_v=VjbOgrZw~M-oR#1`{PUea?tqYT#ypyjE=klq3fQv zHl{HxfabSQX%OydWC9ydJ4t?;U#vqosp$~cd-<5D(sgU1u2r#^wt=0{vQ1jm19>*@ZkZr-K+@0NO{{;ohW?puud#<-!BQ)$Q^C zHKU_{Z|L={+o|h#Ht#8^9K;6Uxf3Wqz>ItftEx=25 zVJE|046!cYptud#4~ka7{~zAVff0POT^8r%jO*kKna^A!0j90O%yq!rdy4dwMCAcj zV*u1q;!~N()oA25d;|(TT-$5`9AMD84uHPpwG+G30xlGCjcbYYuYQa=%ZecZgi5ri zK_h^lhsEhj(%+!ON#27d7su6u$s9DvFS$^@jZ89(>RnAwJ$L`u&h3UNH{~9L$jMe= zYI>BX=g;Ys|7x~(|1!x> zaMWLRN=YB?unvO^B9ZY0Y|hz%{yq1~{x9kx`0u3SJxeAd(0?0)LC(d=v8J*MIiEZ4 z!vrt!-&(90?hHv}PHWE{(3B>Jl=Gjbh3#r26@tsIKyhy6kEpfm+tIf8=tn&BdHC6xWcse~BVc zt+8?x!&!;89_!Pblb?{<&^rU;bYJ3Mp|6nB@<#nW`7#xY&6?w9mq%vw@jspLpQ72IgSP?)s-!->XpI*U#?YzZvOTxQ>o9M zm`H%%5NU*RG3pWmvlhjm`T}RJRVQ_s>%RC+Cap9stE_gk)9mSs7@va-l7r)_1o0hP zg|5||xmtw;&Ygnu?=*cYVBcy7qbcWA@)xE9>llfC-xooz#lGCh^aE=irX(r~*NFrZ zo&%T>1&F{!(i2=0j%K=30$H#sP{9=}qQl}^agSV<^V)I~Jts6~ zZ5GaQn~N}Fa=}Vh=eccj+=v_?1_poLg>`oPR=-Y}h^d)sU;i1?UUQ{Ealeu=i{Dnq zEYv4+w5dH`jT{Y1;Ryb5g7xVF-9P5%RP*IIOBE~yGR`k3^sAViu_!ATt8M##%I1!U zJscajfba|6k|pg&FpjZeK)OysekTok?Sb~R{u1?Ehf*;-44G}EF*cuh=FhmmZ$WdO z*o5nJ(QMlRb$~;`tP{?>AWwaY^CW{BsX#E`K%r-WZxdd`byu+kVXIKEKye4>YnS=` zL%Az6n4s)kSTXO$HA}<&-p&Vvc7hvp(J_YqZ<^R2>Nxnj zR`G{!hU#fQ2;APu29fz8xxQP7#&0l%?l4QDsyuLKgWV8uT5LfT4iL=GAZpk2!6Fx@ z7E5^@Fa_Vo^_fHi0VHQGlb5;9GDXxYgIeWZ!766`?_V}l1MYhV+KbEWU8Gt6S0HTl z-Qsra6{R;#Y#FFEJ;G96`VOH38teRSB0K%<+s4#V_6YW5qRr$fmFhq9q+pi0&O7<) zG2+T=2IpPOO*H~t%*O<1z99aydfFiHrn}H5A?12lorLUcqtye`8Rey;^Z6y)vJZmK zKRAIw-5rZtHs|a)qMAmKJ922jtj=Hgez^_d56eFdKQe<2Qkqw6`8 z`(btHIkodKXK8k2ZJxY0HIQ7+==ZbTTgB~(Wkyuxx5xFcQqfjf&KCL>(mm>a4wqVD zoX^USt#v2tsN{*+>FWbyG+Yw60mz3ch3X~oV8rH0`vRb%2yb2?z!9Cfz?;E3%@E){ zYO;NfrNDr8Ah>|VPF>t;2jd{6bE}cW(1rd4nD=eTwO3Tlpl|5exHagjJ*lq^7M%&O zfhG`E+qSY}8W4fV9 zIpZ~IkFE>vFaMf&_8@z|?UgJLdttU80xe!R5kP`w!n7l>e#wh=x zFnU{=%|`())<-j_Dnnui$7_#i)ng{<1Ewew9 z`oQa@L=kR=DF-LBe*z4tLp(iCwzlt^MF9<85iuk+$-e)hF;LGB4+;SCzZ9S4(9rF=>X_oWaADdDeZ@ zD$8rB)s~kCYtG%&5XZBlmSY84sl`Ti=_hDax5m67L~PE)UYeDEjjen(T?0I8F*RVO(nuLVnNhG%p%vr#n4e#`}S zKPZ*O2`qF#XL0l_wDKB-o-;_qdEq)GKnu}**vOEy-9vM_0 zv+(oGkVM_Ji&L`cVn~^V%ZQCt9N}5u?7Ws|9Y;kTxUBtL_C|1c$O`PqTk1Xi5kqJ-C5fP z&B6Z)Fde|e`M1k>+YaCR(hs)u%z+R77fJbFm5j&G@9CGx-+8-G{lAaA+wTR2B6E9^ zS#CsMY2h(80>q(Tx9VA;6 zFtZnU(94#H1}4LU*BfJ)+C%0JPbn9WRQ~i?~W4Sb!P}de~wz( zRK%qn6C%F{e`e&?Z+c>~UK_8{ZC`9qD3Ro;yXiL)S4Gbhrk3}H`y4fz?7n>6*%6~B z`)7gK#PV3N8JC?Bcxs0t>|3Dzx2r<5d(@Iy1h4v6&~^8lj(emAp3L}>J2neAg zx+nFe7$e(~TDrnb$-&`xz(SwTk2Dh{OHLqohDL*Y$0r$k!WSwGH)RTq2A^sloDWW9 zE4NH)f_(&NZ=Q(mkfBG08}VqL)b^kK^iPh%uOQP~!ylquXx<2_FTi1_&xJe8GWgu8 zRtiAv+0*0U>jwhbb%#k!815q9LVmDeYCj`4PJfWFbZt3Lo@tU26b|Kc|N8vVD|fMz zHC7plKU zI@p#WTX>W%pK_aZmZtLi-;6y-Kr-gMm42qByX
}yqYohc(H0Sm*}537@s z^Y}*f704g1VPtWDqjTIG*C<7g$ zk@Hn{8t&5&R7;%ID@0ugZdK=W3yqRK3Lt3*h+Q~vNF5Q-UGK7|@P6Dt ziaDdbQHM-uaZks?d6S%dSjWM=DBuOXemfP+mN%T&6SQfm$D7dKS5>bx=O(C=_##Q^ zq(E5Q95+LFC_ye^YZqbz?qX7IbEeob5<4>Ebqg~?Xet~R8O8;r%laa~SB48!KHalj zT6%KB&EVq&jGF#^uaI)nhi{fo19&6GiR4FH=Sc?|%rldug@Dvh29eg#TR~OfWN8GH zwk3Al9nkD$lDLDmGno?+tnR=w>=Do>+U{AHgWDV;5A?5Ccr(4%);sG3%?M|KGX=6vE*slsq z;fLMBV+RPy?70eEVYxh7HgXf2vwy~lJz1LB?JcR%w`MorLgGiebV+m4Nh$2({#Xrq zSu(gK#pOfuP$%x-GFE07bM9eN%1Ib_3P5lgPO$wbdaC<|GL^bh6kQEAed!VtuLh}X zrXO5!O6_I~GqA}I-KRi#lGkreV}uR$#U5l#rD7b2zRp-usjn&p0|TOI0oxXarVrdX z2>^5S0rUyCaSY%YzcryC5p(kF{5X8~fT`|06U1g@7-x0ac%K7c=B z&QPWqCB|xSOL2|a(=E&KJZxojgyS>%TKoL~f`48n3pSL95ZSyBON%;@8Xh63+bZt$ zv5oL@fxAE#DYoJ+%Q#Yxo@K_=GRp3UQeR@_Fc+TCy^B1Hoc-rGCj_aap5P-ZqS8`L zV=7^5HlWxP|CPQ-o2!#!WS$=hs#!>Mh`rc0RsR+45lS#!&sw8~!Tk*#VdQvjWTIghbTQ!MGJ3)5d-ZYx9Gws}?SSmB}iIU9bqcM)!6Bav28dnp5T+deYJ&)a>mbXjw&_ddaY z@;1dVpwf}-uQ}qM=T0bE4sn^A?F&5|m62NQ?6>tg6LY)2Dx!3GQpC9se@(WYRNvT~ z;Ar!H$ApIHhH-=26;r7$yoWFsfala$I)y5lre46?IYf6cZ=xS05LfV`aGmNGO><`$ zs4f*Bt6GLSmSZ&hEV^bBA@;`6{|0&5rJDC*^XSIZGJA^g+2C7EG@)G_qd0-lDF(IS zUnk&J+eR4EtZs5nG65`-`Z=(V-`RyQaSXSOytQ{}s;>U)(KNik+r}cfF4vW5~Y)~hT`;L>qzOs`pxDX zQu*}E3LD0_@i1?)SSo{1+5YrBZNPGDtv;RCWVy$_`?6=8qt`v-MyLRIl1w$Hht5O# zy-I7_!T`$*USadu@e*(sll`4^Un9Fx%M!h`1*tsm@lTFkszv+6uwnjDmWM{l^YNto7dQ4U)TW$pIL&YBfy1*_g zvb!Y1J-!5;`|CJ%Fv5qqBj`4^2A)0kWi^-XOmW_+>|N$$4@L(BMsVDJ=h|_&pHZ{s zfkt&X%g4gis1y#se_&gyt59gTK9k2+Jc1mwuHW&<*Eyy=x6~=7h8EiTu1?{igrvEyK5HvW#)P`5=%7_vQNC^kd3)A zPI}rZQ~Va!2_}g6ruQs6K=50~t1^>!4Yo>L!>5D0chzxV*Sin9oAK>zE-o98>psU) znA|uJm;Xv?Ks2({mFP5S14p7hA^ zH$SKty)UyhI-Ew?2i*D6Gd0z$)r}%^ED$=*5+N3)XlJk;HuN0eh=&RqFhmp9ud)yU z3naj7Qv{GN8mKX+A;5Fuy6Q;D7-w|~&yv*uwVZW&9Vf7{o)kq$RG$q_5NBpnhXjlm z`>FciAwS};P9uFn=$|hDg!#8Fw2!e|7R3SO&BPR};0$`IOZ;$WFK6K9AjQ$C0G^y1gqS$v%nc40Nv6G1W~Otmu<@4#}+nG+u7M^#!T(zHI1N@hCk#AfwGU$pm&#aR_-kN3{&<)kPOFKy9@O2Eqs zoEO@}q!~0Xut%0Vco3+f%Ughn*kKh)M$MpR5fW@^Ur-#W!w&5v(|BQQAp%(bxV}SL z6#;izqUbkq{+@!1>dwf3JLUqoC1%JkX=OTpkMc??60w%%-wxLN-Nuqj8 zgi{-%ELT1j6H2e6W%eTDw*-CHz*SDbJ#DbCxj4KrXyQECARz@c9$5|Av~aPXIJLI1 zqh>y)z8!gLeN)Pq{qaKJ)yG$>J#yZE{P^Cndaasv$FJnV$URIc^k%CI4YmI*E2wEW z7(BTWlyx`O)1^7+y-$;iS9I-TsXH>Z!*DUWCKDk59!a6O-3=N=I7J9B?44|WJCp=J zOJ7-l_E1vr{BRie>t+`t>f-5ecku!R%TlwTG8sWG)8_2!{r;zWsVYaG+oI?E!xzPmo@Id<_K!^D&x53l4wHCKIpt>oToInt^G{GTa8ORvjLIc-(M zcg{b}wc$ak_IZ4udAZ}6E)~d`_A~yd8F&7Xk0h!Su5;PySieUGLD=B#U00}G}|AHdpXR%`2P?l_zL*>+MAk!A)2)G3H zVFuy_N!ZUh6pio3{R|KEqDgso`aa&o#i?P=(_ty?vVOzU{_W85^^=<@F_suo1i+m$ zACy6kpVSx(w!AUk3X6nHh2dR^{(|urj7xQl|9M)K04Qn6mWml$1%jnq?U$N)egyBB z9j=WKbzj=GiHggrK#J|kFwvkyX@qF}SlG<2e4^|f*WF43E3g`Tw@BO6Or`9em65P< zk-Hru%bML!&&Ui1W90x_gz|vlFmL$)Tpi*xq8@B+X~b%=;3HuD&U**HE!Yiq$|)kj zBJI0v+_Va~_nSohi9ODqr4LPmZ;=^ovj@x7H1`4quPy!kgFt$h`)I2U?Lzx682RyV zJwvAi#nq4c(tc1OmP8fCZP>%KJ}_L=j)ClqhKU27=k7UnsI)(?TAJbu(3i|pU>TPF z9)^{BGP!9X@WqnOB!Q3BSP{wem0|qkXP-AXm+SlG8jtm&S?xG#8@3&>4O^@IAllqh zR`gI2y!qX$VKD+MZ1z3c3IVUoMno5>MM6daa-zf4@|KqLW+nAiK$+>_6sLR+U z?(hmTRX>qd!0SeTUtHn5DH2=2}!`{v2V zudWAQWx*byeLBfFCN92JjXK0T>w?C0TSKgPUW zWLba=h6QVwJqoEfYQ05j2-_*~w-nZ4KYpiO9TH}DAhCz_T8-oW1PxOxny@u^lEfR| zgY&axk93=GB&U_rDyVe)49PV|jOIrR80m@e+*X|IwvI0?_^l|n>*VW}JcUPX`v6WGbi;&f9 zwAZwMG7uUO5qi>|Ims|pAC(2qv-4N%xA=CLokhtVv$e(zQx%se*^7%@mkP|X(sjcY z6vr!c6u=|wu7gL|X&mi6ZE1Zs&&srM)TFn$tl%0&v;jJEgYzWnMWIf6%T9?#Qbt9Y z!~iZaS6cqgA}z6VJ6&`ws^&S)ld*px`+a83idMV&=%4i946F#o3V2B;83anTOZ)K+ zZ9sc1%(s<0b@irL$}qqM8{C7ssSED$ApOP$&)j6s02KOX6EHwMVB%Jhe33YMss39q zk>#%KLVj!dXNjJB+h#ks3*iYSwM;X{Jr)m*A^=FQFNC+pVn`A&mIDFfOGhMV+_iu@ zjn+eXm&D6%&JW#ess(P3QaYOE*e%g zNLSGCN#OPfmKY6p6RR{@|DJ(JVjn`22fB3!<3^m8K|l5elIKyvmu&=U+x%?HwW9G?yc^(?$=-U@{cT8%Ro+kXPVJLc1S$JYi+A2$$V zO;Goz2wsj%G}Tix-#qjZOy^44Pm?#&N=~Hfx&b|=H*kv`2OsM4nyi@D;TiFghQZ3-H|7PCz<&X z&KZ}c*y5LNFK6`If|()fI|OMHjzIcc^`Jwj8WMkNf()5%eUbJiA3`BpR~qyscPn){ zMg;uyh>xv#cJc{(VCPxz8iqi_-vfq}l1LZw4a*wD<+M&)mXbu*UkZ!eGp;EC=xdw-CwOh&T zK!VG*qPUNm7>h{9+J}-IiEzVrq?5TXS&gNbyKL{+Sb282(&Yn&We$i1T2dAWLSjOr zXnaRcZk1pxf&R^Bos{V24Pc=gTv|Y0c>OL5V$B>?mk0}YX`1!ostmv4Lqj*^F z_qlUalzpE8(2g9eq?)%|yr_s$Y(zN@R9e+vfuHGJ>M|R(s^74%qu1Y3bk$VUbn>aK zudmI}jPk=3WMTFgoQJAgj0ei{GoP#y6sb#!6Z~NUyYVQ;;;P{A!v_~WcBkLx6HX5p zNNmN6H>NUEGKAtyJb26A@K&?kyvow*5Vi!6Mdr8j!r5e|tys%qX~qj~qv92p@+ zLEfX>V7A-}Ah|uxN(!#AGS_iXHp(UJSdBP9cIhbZFOnLr;TyFf&5;-uQj!8Bgw*7_rD8sZmg?qqX|Bkm z+ctn?n1vb6C7ftf`YfSph;{nE6jUiYD*RrQY(b`D4KcMRNE*MU`Pvky0(v4c5mP8_ zcgn8lfB#h9LxCsd&cB+6x93avk#M(9RPqTN_+CHdJv^Yu#*)q;NMX^J>7q^gxLz^9 z9u2^sG)yMO?p=*F*iI;W2!r}jtMa@i>4~pS*EK%ZxzY`CV0epW&yDDP-1r-8K8>gH zq!$NSTc$~1h!PciXS2J3Z1p9m4Bv5`E9bRbkdesS1U)zTX}&SUos$ ztf@S}&}jUbw}-v@hKJ0IL!9mwhjs}U12ql%;85&PV%qFkuxX%9p03{2LNkqFvtN0d zv>Jr$s14XV5vsq_Mpq)|XZaxu?e@OT+5VQFLb7-1AI>+eEZb+%n{+65g07W_CEvdp_V}CendqzkD11er|K12{*<}&nkCEZbV<<+Je>Foq z3c;PcxsQL9n`_sF&s65P%qMU`&k(Sh zjeGE)6(zP!E%NJG;f%oekD!DT{q3-e-zd=kW+`fWfJ*tt%s;a5@M|#1h$DB$yF4ZY z>OB3na2HWV>fRA6KiOQuI6;OV*N*OAvetOF>ilSF$HG`r^x+}cmhn3ccK54eSW&i0 zf`gBS=3)L1r|U%HE9jeMKZ(e|6j<{&U0#orQcL-lTEuNn@*|4*xlY_UBgNg@ZNUH1DTd%kS|XPKhSIGUhx}ikfpqh zVOMg48PvXm#pOpjXrgJZsvYWfdFE+*5tYRQM93jBB5mI!vS32~gyf~$mPZojNknHhUU)e0~b0the}8&?WYM_3NISDd9f!x`GDqPa>Q7H0BZ0CNd}w7}a&f7lTLqPv4%G z`gfZU*rvD}pC#a?Y6W}2N8TH!3Ec+`9|?}dWsz^>-S&FNCd)gLu9A$lzP3-pnrpXq z=xA8F@UW{Exp#b`)j#P3K`L66AT_9WUc3QI}936IAjABojq8L8c>6;LO#S z^rfNRUAF?~odt04^SK|5QbE@h2EQ3}u7Z{w0AiKfZYZ{cwkw0CO+f1_xjAK{eHTqh(`+RJJFKDh)nqCA2DxPOtgBQtl)ROFmjg}n>rSHaYvAdfCL$s5I z>Z}LeRG@!zbsurF#4cz}Zy9KKc+DjLy#0ls5Bso0fDeX-Ghz{9E>=c? z4vQI2fZSq6w{cIs9r3+x7?sH-GkX-?T!8L^g=4fIx?K4ra#et4EAI6~y)Y=b_vSp~ zxn^hdVSc+CSMJ(5p82&=so3|h5bgtpX9KUQyl_fcxmO@c6W9ZR%_dd95NuslJ*#t@ z;V}u;yAt*lZ$_CF1(w;gudMf>e`xCNH?Nyn8@7cJ=k09tvKIt(yJOrYO<0FsBz-Rv zfk1}#CY?)vea}+$a<4^+YYa|B+`LpplA)v-54uF{sUD3NGY^u?VgL$3O$=%n0Efbpjk7?!vLLFF38C+Mx~) zSzhjSK?u341gF*-4dKP52Syyo38wH}-FpSc$<0M4w=_Ph()XA)LSKI2amqg&6RcYD zdwGGJh@kKj?p>&|C+~xE))xIy^ z))IEH4$aFj?kHu7$F{enjjE|Ke!9ToJtDoAQK)+*rHa?E4tY&ij+6xDrh7E4!-(VNfh&AIsORX-|)mHIs6em zfn*5)aO?EK#__ROq2%L%d4Vkj55OKWPNiAyHio!!;DcvNt`y8S>^|O@_okq#46`Z} z<$2z?7$KKMwuzM0e(6ssOoV_7WJhmscLd0-3aur~3TB3OLV%tdfz5BQ*E3Pt~ zhiWD&^V7jNmzk0Ic&+dHm*DYPw42MRyIOS$7CiU~?TE6_PZ@WF zbS_MtkPOM5jA57`igB1wx9me4PC#Gs2g5Qfm8k)e<4J~)nk0*zL8VZMcoMQQa`~~_ zgLH^A=6HXJ3)PvGzax}#LMKea#ty_U>IS#{Ko|WN9?W099xMa~7JtaOoaz~$7b=Zy zAuN2TA#gw`j3O%ZZlI4xD_issJ~x$@fVeNKI#VFQ_qmpZ?{uhbAO=2z!=!+>wN?WgM6j5fbF2WCEuX#P$ueXp~>GD0@=+RUiqaitgK zp_Rk7I!|Z7u#TVfIx61LcBFA@oLj8&lQ`CGR@Qxfwko47T-rCBprtY=Gewq`hirrW z)VZKqGh0sy7rDnd8vTzJ$w(tdWK34w*vTHDUUXOPWAXTy&%9Hnk%wWqvStxU9~bKwa<1-)b@ z@<4h>)WerRS4bP(l8!mgWWLUb}%oPU$pRT4=;t9GVr4a*@B-r!%fqE@^5<-JuXC75^xVY>rAd z9*osGWf}r>p-9H&4-&8En4B`ZV9@xb+u^T=v|*!s*EUdX>CQbu9nY2F`?WzF8sBDx zwE?+^a4X){+^u;#WmolHc10Duaes9xLZ@Sx0>SjrZ6WWI~9& zn-dn>83fyO=UldrG3$|Wz~0uOpldcE_CZ{VUE7Xsq+Nx>J-?GPBWrS;_9qg<$kiXO zGvRy8pnSQO9;(2buYPPS*#H_Jtw4~$rM7!~&z~RPhSz1~ggaDo<7z=M9om`;#X@v{ ziB?gZimfUGp_CjyW6XVE2^6$J_h8vv$=@DiykI_WaV(rj%8x5SB&3`345n>zRAnN% z>L_j7L9+5rv4O#k|QF!iOtW9arL5&7zk)9}T;{|G9~)Px4}8?Ls3fq!_9 z`Y%Q0@GtnRpr-$6)KS_IaoN^Ul47+f!+~swvnR*4bnkIj@`VKGxdhyEiBMjVi^a() z#*-47xntYUaVy#6lK|CSh~!5;Z%mtZB*o{L{#N%mZU4aFM`gl)Dk=p^&;NXr;o95a z^0UNmxMw^LK6h;iY9yybOFQ|k5|0dqzS+ze@%&{O)Z~dfxvNZSfIr%C2yf!Gm7FJl z4d4Og>9RV|*I8vcnmQzx{>E0UzXO9)080F&oD%XfTA5)DfPtrv7K2eqn#d=;_pS$M zAPiMx*%NXy`>D9fsQjL1dUUactmlmLcf&XN+_~ACeBtb~L)pi!Q%&`oFw%NVXcSc7lYN+|KU}kVPG6CX=p29p-QtW956ND z8Xo9J`WH1L91&gh&YBTYS33n-&t@O$xLzIK$&lu#w~Jq81bxt{kJ%HFl^-9ANIB$q z=~nWChp$}r4t?pQd}f!dABq0`h_d91NnUu%eB7AC62%N~4IWnvH7IiFEk|4$0hF|? z`v;3@{#)F>1%LhKtj110itU^9p+X{F`DjJPpf=FWcp}u~iKoygQ&|pxyXiG0GeMUZ zc$ebDnh)dhj|XmVSplPV?7V2BxL3}7p%N09=*>ey4V*q>Y)@rvrMs&;cOnKtjOQ*o z@XX3sFG>AGt1(HZX~!dV7B>Pu{KOTK`(Wh|!=1`BAWIMO_-tkRJACz21Eru#XRzzn=>(hr{MCRuhI zirF`D;FkY?#*0V@&W$a92Qu66KO&5^d43;#*&n{>2z=~SeuVP;7vuBSvlF^vxSnRA zN#DDH1}QdO9LGRZH{7N_IYHkg@b?y}_ ziE#cl#JsC_h!T@`l`Mg|njb^9d7Kz_C~c}m#y;TwS`i77V00_79`WH-`P?NpdVJ8G z@C4SgT~=`|91bE->K5yfK@k5XawQ?@&BdK6wo;Jj-eQuPdQnKfonIE36AiZM74>#R#^;4GM5pMb~zwtcXN7G%dhgy6A_F3jY|7Pm}@WvPNNv%`6pn0fF84I<1 zN52tQN!u+p1^op>$BI?e)e+hu*zDWrIS-Mjr+0f1Zq#a_hEB|9?Bwz~rBd50feZ>y4-U8(nqxcqQB_x1OTGa5m9kQP2GpxmfhGCWf=|QX6FvXk%V&p z3*nw$aDxpc|0&SxJ~~6-%}c2r*ZsDYoxG(%O>6|rGd>kZkKp+GT0e&!Bk?6X`IPY< z2|NOfatrehXJqWgMnV}~Xy(WE_;Z=a2wnUsZ<5oCnCuf?jcCcl4Vp^7ECCD?r@M!+}4Uzw)o&T)2eF zB>l6z)&S_1>~j4BHT}Pl1dFi(75MOWQ~XHvH9VR{lgBu&-ogw)a$_ss=rSRANX#ME z*PY&mA8v<*`^&s_9J-vj$E6|B^mtgH=65L3bgWZEA4L%i!nAe| z%meqg0{nc>@K#2PDNLxtcjvxh3Dea8TjYpi*6Q_WIlg%(n$9yLeXbwpjHiC!vQ*W!AQhVBDxMHU}$pb>eQV_FquKJ&Np%n z4t}mnFkYJW<*RpO`<=+xmt)eAR*cM6u{+h=o&6x!0OIk*>)~^}`e%TAnFZy(fR=v} z*^q-@r}IPbGM_{`>*oK55V_vJ^B=}a^p3!wZMo(VV!kg4*TY5t8hrGDEP4NZ%JRIek93xEC5G=MM_GT+ z1S8@JoUVV2h`*3^p3YVP2x$|;u54f;`@Al7J$%7TWesd7b$w)A0O=>Cu{P2%iYyX(JwuWjYe)H&Fd$jR@AY}b0 zp=B-6V=$Cz(F`Pk0-Nc(2`y?Yzrd|H*B|dSNARf}T`}y4Z902HrIn~9?0o)k9(DvY zQiIl}_M#(=#eOT7-JIqe+*D0b`EePl-H*wtGB>bkdriw%%AMSF^vY8WRID#O_ahd# zk>uax9%Dwd8L76gG{-L$*H-Z4r&t;-*&&uEx0^ei@%WyjX`%MCd@hRgKB)gu;_$@c zHELqP%mB$6VbO@Y-gbFZiKq5UgGqRSpAnqBJO3tZ2bkpn&iQQgfPmv!;KX{3>=wMuK($Zrb^!p;LxsR>1RZQHb z3dO|14#;USxup_&(K7K&ma!`|x$DsLZthy#j<6yh{>|sD=ZgB;?3-WMV`#;*DZK(; ze+qxBb@W?P^K!2uzJ)nAuIXd)RIlRcA%j$fr)*bu)A=8x_Ij+_d6vzXNe)$XA;bgE zya@2FEw`LwHT9KJ0}Izs7JP@IsUT`~o99&mx3@{vU-3zh3vRNLZ^wbp)r0wCnb%;t zv?=Ha0fKjDNl2eu>A3-sNX7@geK}o@k;~=Y1x>;|mzz`vVW+&jLzuZc8lnKV2wM%I zU%$8vk2gjC(zJORRD224S;y$ZgrvH71{KAICj^8Z6Kx;e$J+_%&xqbL*nrNPiJNBw z*61;KD_x2o-E*9$Q^HE!f(2cDw6%$Q?~wMsJ4>W&tR#^#hdzMmyC|oN-brOLKA9TQ zMdnmfLo!O#RnfgYBSkqyP0EodTb=HjVqE$#2vn^UvRE?~hOKtYiCcNu-IZsw^sj1&Fd1LFe3d~?w#?2K(_Le$SIJW z;0?LNM*sEXz?RW{{M2#9z}+}Mbo^>$#?{hS!?-MAx45r)gLB1u8%3+xR~KmhT0jZ-5W~cDE!2A zP|@Hf<(rrc#CRh^?cE}v6){N4!Il6y|ETQa?KKy-qG7%}fAVQp03(7a4!`QMdM|MH0E5%xc7EDr-&Lh3TpjX(@w4wuRWp6yhTDz0Z~Ki{3T2CZg0Ss;W^2 zS#`meu^-zk5xRA^tdBv?tiQCjkI^_~X&#)!CU5V}LLw|}a!$99O!jX~*(dpm;<^vt z!T@@K-nE8sPOjjli`qtp?(oz?PlfHemS;I#SRu;L81EvyMc*a7 z+zN_Fb~8}JHo}4h&v)at^SrQ_XHf=-mj_wH0Q1$+4SX9HskZ^|LSV;4Z#9E zKyC6T`JN4nA|>BXBKrxlgkeJ>SR73{N=DkweX^H$l-nt^@ElPQcFNxTB=Qi%vwDpQ z4Iq^hq|hrYHZruOz>LXHBI7<$GC@A{56kd5IQYW@g@@Kk!TKZuO8_yddYv|k^XLR z@eREO0tY~|zbuVynW~0LE?L`pa+h-D;l3r}rtPOQP6yoQy({6ZvI;Y~G}m>MY zKEqRL9`-%^Sb$1|LCDmIgFp%c5$Ku4Qo?f)QGW<=d=}%70YieWW8jOtqE8}Yvw{Cm z=vEU(8$#DN{DB8g+caU12K=NJ@d7Y8qYX435UBJ&G`cHt*ZBQ}`Q>V$(G5hr?L10A zn0@5-XZfqt4Pn*)DI4BPnB>?2+3>+J!A&6JeF{_@zZ;_8lE6I#3seM0~gMwnH}EB~rkou(n` z^q4|}ns3ykhc=TNVY(%Lm`aN4wXL+;JobdNf*vxy(uj+-p*FK&la@`%d@?WRkdu;iOp;^ z%i>#?@=PD+s~@zne?8ro7JXXC+_(>)D*S`arNHqN-bffXQ{mgLTput9-1P(OICrRR zC4(*_+&T+sj|V~{ECdajMXm>r!b zUX^SVABxK#G<4n0UVjC&T>gtuq)&{=33SKz>b68$_ap+pN!T=v6xi{hWEVf;o+jdu zLlXe^c_mLEw%1?^;W~Hk&kSj^a&HLr8=spg;|51Qv*3ER^7B0^29~uI5yVxevbRKs z7>dG)OYJsNi7_l#pMIL}c1?s{Qdu%W4~2CkDGld%r^Pe0ST17y^@^ zp3(+@$GPstwPi|d!bGA|VOE9wLJklqZ|T|1&p+E&DW!$c59P2HeT0oh^ee?1GI75@IqG0^OB z_K-2D=~R@!I8rg@MBlrp_zIe%Lvc-CoX(+Z>CPQ)zb1JppU;lCs9+|>`8HqNqa6I=h({DbhN*KB%R2t2+Fs~F_hQ67X9}d z$H%w=KAlAnnU0p~4Zyo|z`S?~L?%1+$%bj48#jGvrH;A^xFyLRBE5LY@y^=NE>XwY zz?}jMUe1TB+{L!4UV!zD;*44$%Y`(`g%SJJy4FL#@YOkd z#T@=C%J~&@_=-9FYe4dAF=_ml{vDD&P{CJ1vDZ@8J^sY z>X!LEI3$-Zf#%1ulGWIb)#TZc>h?G0Ej=hMnbA2f#VDDiKdKtoq#eu-M#maENMn#mc;w+&HLpDbDkRR1ycJ^jcLx z71pCik!ANG&QcQ7)MR_##c&QobW!~V*x>~|Cg zsf%y;rVMdMtY-1X$hWzO|h&WtJw zn)KwS=@z2I<^-y`V=JnTJU2}l$T7Y2acja_d|NMusK)c1^Wog}hp9(B92J}%EO<18 zH!6Asw*2}T9(sV z?n6A$Rv_Kg$+r1zTtW(O#Pvw#4z)(2uYNeki)Rp|1Sk5JH*8i}lUJivtZB!KF3@G8 zAudyc`-a$CGOo+U9!P)arrj1B_OPjOe`LRlS>o^I#?=nyv52ZR6yTSe+rK$uQPEj+ z-t5K0A0PEkE%Z?wjBOs4Qqz-Ln}VCpXc@E$rZ5(;@t)i>T%k1=t329b*mn4=+6T;q~|wUKB@|tec46RE#&` zd*?el367;qp5Vp*BCzGzqH6mE{@f52txdgjoVPWR2WJ^lNh!I0Jk!n=9;O#}d4bL5 zFsePiyMjEp{IX)NMAv-NcWo#AD>e;!L2Udq{?tY#tJD2+FGzFk@-Z~SWsKP)>xnnze#rFkeUR+vxoe>Z&d|VN zxg^r)TzD+71efd=r;#b)RKJ(g@p^ zAt!ZX@)}hmw6Kp+)FDN+c%4R8=m<)N(9uL+@>28V_n@S_o>ey}PhypG!TxK?D0 z9{!a9EigU0ui{lXwsV9k!UZsa9Mr&2_c0$QR{~e!hc8CIS%Fqx$$X#dRlbf+pWMh8BizdA z3biY-Y1D9-wj!ougGy{1(;_JS3E8Th`wM6aYM9R?Jz_lNTANq7lCspH=KhtJV0>wu zzL@JR65J0gH8xV_SdLT6Lz8J6y|UP{a zjKB+D3G34ivkV2DODR|OOrkdOqUEMngx~cV^gyP})PQWuZJ*Qf3If4&R2qw1TFL2a4g2o~T(j ztLN!?CV*E*&aZ%*jPVH7!Kir4(W2+IiAO)tu}qY&27eZ zn7s(GOLs}vv|kA=-|3(coQ`;$W4VBe`6+us-9`OKdy5Tu1vcGJyUD!b31esP)u?&q zsHS-HW0hEfe$oNioHHJJRJ;ShD=yDGNzJ1YLF~>(-76cXSEPmXa63ABN7!PDfVh!J zFE738S8SDsb7h81Wt!%`7vs`xt9e_0E5r>Q=fUGLnM7#TgdtrFTNf8wWC=XM9w&^8 zFh|LS2xd*}1cX8g{>mp2i{m^%z})^>Dg_LFW~Y8(!)phn80}I(YYjTkX@Wqe%4-Y8~W`1OkSf$LIse0^?wyRJ_paVxj_ zdWB|c`E1kS!I6=P(9@;Dr&_YBQm?P%C^vQkJzQNu>R6@dMkX9s_N;-hN4nT6FSgaE zmxNYWf9;NNP(eden5Z21oFL4`8O1!O(RZ1G$nKkXhfKhf)OTxYVc0e zKJx(T{0hwMlXqDqEc!sSN^5c0p}Ry(BEu?E>N*1*^9G99k>-8S#wdNG`+v<5wfT!j z^q9vXieu*XU~3nd5>^R{_3Q&l$y~PaqRxR>Fo}SIq5=Z^q)n4@qdLjdaLS(Sl6<<2 zWYQ9x^czrs&TJoB3WX{GL&^oxP#={6F(}rGGyl<4B89-W1=3I(5;7k`?ZE*Cwm13C z3rNLW?E55g4@NheOI@}FY|#6q2Y^~vUlL($V`6R9Hx4h`#6z!;+vs9Aa$DVeDuMM4 zpX$Y;ihA&La>m~ubrmxEqjw6v=XDNykgqmqkH6o+nfo}O6joJL>%K>m{@7|uBXbq% zYe5U4?c`g15>Z)we;hDRdw_b&$1Zp|@E9;ab8-j{p}>6;pJB`$u=Z5caPPCj_LMdU zjgBz2r#6z;LefYV3SL3Co94a*dJau$lFRtTgrLx3&S9tQ0JWKyItRNC-Ej#!jO(c6 zIc&s1Vj+ieA_p|0OoMF#+OG+F?ZCyVscGeRLo0wL)Dd>q`IJ(0Vp)NbJrCSw2o<_5 z8)joni1}TPyC@R~6Yar8`=t#Ew2NmTvUzIp0!uHF-^b8kY@|;*6A*a6;0iAg)^_88 z{*F)2iYH+BX7H^%CY@|0lx%!&CL?MpAvmSYF$XziHCU{}VTD`S8$?LsL6a_2A<5*_ z(>BROe3@m$z`}?#P40X}8LnYQI;g>f;c(E4t8_Bg$M}K+^Bvw*>6C9=N4b`)a@g!i z@wiyTvU*3wG;69a?X~)e!`vReeG_Ob&cDwGonwF;{8=~XInScmZ(fFg#rtuq6Yzee z{8iy@-Go79$n&uIJ=3GR`YP#j))wPEEl{P#^ckFD%jmA>rDi>){B~DAzw{UT>eu%_ za(!(Zyb>C@YRc`2p)bIr`=Kjt0`N^A_N~K^l(;xKnM_2wo9}#Zn7VzkTl7&$n^15W z@CHnLY$b1$SdWl2LToedBGd~@=Zzm0$Ju5FkWb^Q*+__cNQGW0(6CF&Gaf~Q&-WZbm`w70d@%mOTapJpiL{Ol51pwT zP<`H@%{E!G%CTLE<$ID}@voomgZbU(=Q6C=wh~>Jvc_U7-A|tA-w!T^n_31`f=!CH z?U~0l@uMXS_&@KPyGef9rPpm|v!}a_m0XjiyX|LASV`Em1yMvlw=@}d?@7wvPm;|# zvy5vYxwxse8eVXu#ZhhJ_3P4tS?~vk+)_LJ2RP<3oTc{UN9~h0Fhfheg-EKyBQM2eiJs@xs03w!(`Gg7wGn0T@kq zt>zw(#IiXI4)JQ{Sib(eQBSca&m@$8XP#1QCVgve<2 zlQsIt@%c8WAkwyW#+PCy=zlsALKH&e-5lLD9D;KjTl+~!!(jg0DU&{7PrLm@I?Q|@ z)d-tL=`!>1Iarug-@txctY8-0l77hP+2RHb);i9!FUz)Mnh+sPiW_J)%!Q2Fe)rv- z27}sQW0)b%`o+qx6mz{8PK4*{*=7Rf;AAcbAg+581~=^Ria3X|kJRTgNPc}hOwrd@;P-rPo^4;EAz%d4t$6IMG82tgxj&w{=ru0Cb zOB1BhOsRXuj_Kt$*uuWx5a*nbZu$~$qZ~TRn(fU(<$J^;!ixHnuqYsg`xN@+NbHMF z)?@ON?MeVt7=0efzuX01EAL$V@cSnb`vv;P9qd4XwQ)N*!lRzKmvO%TS$B-C?duF& zM$4JrUcoiArTI9L5Cg|@v=}moY#-!9G7_K0l2y?Qt0wvZ(kI=h{Of5{WB0FU>ZC}kmC5*wm&vWay|nhF#|;(rdCr2pfAkj9-0 zUct_x6o4A1mne?RXI(#oG!=5LfQ1PZ1Nj6xENPCcl{jiwOQS|d#`wshN zZ~dN?hDEvSt;n`uwcYP@f5gk`;9aYB@VIVx@;cf5NS_g?;uSVTaO zf6dc2USwg4ZyR*0aJS%O|M*}7feSFfl(2iQ@)h;|u5HR&x$QSAk6zIeODw4gozh*V z>a5Ht$_LN_1I|^XI8>*wKg|4`WEre!!jZU6*cSc$Opu=kobSLLYd7tpCb_s*Q8^Nu zao)_4oTj^5S_fX6hRS^$%!~>XPclMRS08q<(0J7z93G};zP~0txA5O>z+tZ$ z2Hk@eKl!ooqVKWoSI$!&Fy5}V zAuHa-v!=bh`)hdJcYO+N9}Htg58a)6Mm$hf@uIXe^q#9VhUWi%sq^OCzGUt5w+@v5 zd58N6Ezb7|AYm6GMn8!x7@`Lb6^9f(dKrc+sGYHW**8fsL!{M`bv!Uu!viI@S=LR6 z^zWmcpB{6xx~;Ly(^T)2Rg*!#VwZ_+ign-_HqmajL}8a5bTKZpf#5sOj4CMVwln;P z){5(<%ig*=Ahb7OTfvuX#qm*m>UhsC7l4{wP?q4*vpyL{j`VqKt z$fm026`C^Ft$M#}><|3F>U;0csco#g>k$D4<&;l02kvpRD8bFM0vUuGLhX!ptBS#f z5Kb;Yvn0Y&W%)!7qEFkPsM0#>Y<$b0W4WibpU*c9mt`T*cd<7zvd-s_r@5}q%~J$! z#s%o&=VNfInl4DT_|vIygbv?1kd3tqn|@_|G*Y9wEG_Ii?Q zLWO(kv7k(ejy?G|pLFUmOilzf`#Qa5z@B(bTH6>*UhiB?ay+`_YPxBd8Y25q=t0v^ zUyVb-1+RA{BuoEcv(LIaseSHOSIvJP1NVZeZpFoYh2 zo?o2g4m}~HnCZXRzwS^VS9T?l*(AXaFXe|IUx`1%glyy#zqyj~-uF@cf-W_Hn)m)s z-sVpq^w6(e@}O#biFw-E?Mt*1xEsdKqZ-mY`SS&1n#eGSrQz?dY+xp_unv-ZyJqWn z5H8kHCoE)Vz2sfHbQuK-DtYG--?VNSw>Ku{<;-qLAeM2$roh*>lg`Q$Z2lwy1`UJq z)u~S+Bd(uBatq%<4LF z6uNoZQ|5pt7*9J%*y*R|gc*!<&!K_ow6ABNlB^ouuDcOl2THh?S~PPL>%@~A)Jw5h zlUJAC>oepW&Gy%NctPrJBke87)&*UD{5F`k(M~4O>c0W{7d#ZjuOhsX#!|idJ zntVrBi=}}uyY$A%hP?7PW2Zh@-}?fap8X9 z^D3e`AOr;RDQ22DQ2h~KjceM5KhGPyS#lwldtbO67d(Hl;rMvqCVuLPdryISDRnyh zNN3ST>EOH#@#u|xYhtT#?sMTLQ0^jta^k*EBJZ_7iF9W)TKv0(EUL4DmyQ)2fL25eE@{q|?0*f&%ACO(N^Y-8Syj?T9#8}g&>LJDwPrYk4*J-W4o9OZFUqS`IM*n z6m)ke9XP!`gbS{=(tJO5wE)b3X*kAq-@4B5{MJk#H~Zs2g)RRq;oAn|)hdtgxJJJS zEb^@1&Ne9xF4f=j>5m@r3n$y|WlG{>g$e&;ZhvwcC35j4?kw^NAZ--%GTuY4#N1)J z^Pa>FM#r8QP1XdLt(2B-ttx|idL*HH;o13f3t4N?M&egnCrq--Ar6P{?5ItF&?-7W zj~5AYCsHBK*})^j*YpuZ2{}PQ?699yFleY3LZDCJOS+%6YnYxJB>GzK&~JD@{@6HS zH_p2SqFt5CgIm@0Hyw-aT&b!iYV#F&)lcfS)e=TfER*W$dY(mcwDOcPq>tQmM>XZ1 zY+i}W(_(CSI#wmG2^H%vVlgq!dRZE^zMkmo7{>g%J*Je})TShQ*w<{8u9mdZfBrWp;4c_QYE~L{NzLIFEgNUGK6m$IJl7keDpgPN%(bct` zI@ZkENapj-#b+t(^H^$7+sl8a`_jiv)-@(KMV4kd_K=xf$wJQ;$EIHv}^ zj7vI0GO>~}!-Nzq6sdmOm)596(|mU5r6Afj%bSavJ8vYKF}~-CPvzrhhFV9QUGIZ!DQ;!W4B;@(OKg(ej(k6qRQw`6^3pp7`_Mv6-VS~Q-Z)-W6=iwKL(lp_ zc|*Cvorc0D&t%3=!4WpTT5aiP&VN(t9ar*Ruc1eSVqT~m=au1rCf)6Rs9_;pi$z{b zH)*r}98<={b0s#!z?_{=B0M>83j_*7E8luTghqTQQ(2xHm*`Ix*!F&?)J^q#yg{W- zCPr@slrx=cI-VjAw9|U$B&-gmgxQgld!tLILtwq?u$Ji`VYsPJ|b~pKo4+cH} zv`F5&b>NuP2 zt!cD^Zd;FPwM`Cx)BMf}X0utA+n{^r1@qw%y(I4Ps4~?{V|;1 zczj#n-V0e(H$jz8Vmvcmd8LyH(m3diCH01!a7NZ>X2`|5)RFfAOVga1Yr4PEffE;( z7>9n869NVcTUXdSCYbi?C;Uspq3IFjpeIL8r08#@SV`Wb$qzhnq#)tWOb2Gio@{*$ zyIif}4h=-M&aD8WM&U`Z+rc^>Wd?eJMU}WcRlfJ$8DKcZe$boDUg2O@@Lejx@UXOT z$reO)SxFKFA)^wT*JX3)QX%QtSO@%XwUZGbp0-C|MS2Z})~B>T`G{_{%mhPbBgPnz zXBm(%Vy3Sjm@!*z8qdW2AMCw%Skr0OE~?`wqm+n9N1`Gi9i(Z*WE2GjAxiHVV5EwO zfCLOgMS97rG^J$_AyR|V6^JAOMv&eV6-Xi-BvFVzA;kU6x6eM;cJ!L}{m!26oW0NW z{-I(neex^Mv(~-tb+5H985tM5Ih-lw$yFuJFyBXe2JZ0BE^eHRJbIShHcUv+T*+C$ z|NM^D$g`sr{uW3D}4-XWpmZN7q-ilr63H``_2sC4^ry(ukI zwa$-11}Hel8S>Q%5pr86`{*d5UXRP zOp-6iWT=MNe#pPU5io}WIm+Ca8V)+PMGfC}hT}{dSL_RH(q|j93{z_?oKJ$NPJnGr zBV4<{1hF`b9T{=b9 z($~xGGD_Fal657EQ8X_|Njw;d@lP>1S7n1ni4a4 zbaQH#P9yi{s_;yh*!8w1Ex~EMAT{CSLZf40ab@;NkMv6HxwguSem1mGk|jxT{ z(U2meqxmsM;6{@G^Vp6+WiZ0MzUa+s%|h-|=Vk=<{obT^T5mvGOJhiYAM<4sP)#L) zS-awR3fh93xjZ`jI>!7l%uu(R(^n5&M)SQxBu7LBhkt97b*cz&Zt9vcxv zip$&|^vOG(-f5lwNOw95K~TMU&fNG3b zg^X&WQ%bW;-LqpAW~-{xFA2WZ3p+`R3=`2pX_F$eJaHW9H{9_7zAW#|MnQm)HG`Zu z!Lh>Gu|Fk*$Sw=xc0%2(3NgEW6yrE=7n?Qy3LE`wd<#cD#xM;~7S03j1G3JqyHo6>J5PNO zWS&`cP{lg;*MSeqkPjXZF@2OjG@+t+ZYD^Pn7f_&o1;Gmhkt{C5rp0crsVG$xWxZsg-rpGnBjT^G} zcy!Dye~qHaC@72Rs>z~dU%ZMG7-&&FOWBDO>)}g{{8}|wzVh@aCNWC5aR{kE3u5j$ z^nq$&KRI>F9wiwfD~q*u8P@OJGB@TOt67da6ZT-jnXWQz76i%wq>r0v2E}6B#L~rF z`je;b4V_D~Kc9AM$k_tqMm`k8G8;w;)h$D5!ETTokf692PjJ07Adj!zO~{i1dal*{|a zUufaLQfkOBH^`V~cXj{BwPvRoy3F)Fk(A=S!?oUz2i~P}-nv-I$0)kh?N5=>${a2o zCRwJ|kZTft5%jU#(&w|ykE(~#d9FT~@ zJyyyh{9iRIclJyt9;_f}tF?onT(Ju$M~yu1gS_ANmV;0;Pt@D}q2DM{lE7Fbgu6eS z1!+QV*4Vb_O5BM)9)|qtja03MOy`U_`|S$^IYAG;6N@*EG_~m`FEO|g9D?k;g!~?k zQVvJ!Y)f_K1ohKDKp)I^5@FiEU&JYri}On7p7c<}pFYd1Ckn4xV2nAqY(fHgX{A?y zr_8Z$I~FzGm${a|CT))TO01T#IWb1h*yzx!~6T`V1)@~v;Qc?4h76rT~4yjc=m=u~Nu^2~$f zY?!Qe`MtdgQ(huJICrY{kzScq@m$w_RO;xU1tb0!NQ+}KW#sD}6v;4OcMYDj7$Go! z3Rv7XT<04xMQJb5yY{rJS^i9Dvo1OnnwVdc&#Ul9*w#*G{kC9#RUXZWW95Ew+te^r ziPPl-Gc-z7~SUoqwi+$k|7sooD4f;9V zq8+EOz3E3WyN!^0*!(m8c`izb6PDPr z2g>On?ua@Jy`IF!82L`h9@|F_h3~*&29O$%ev~wp)UhU!SLQqBmgYVQm}y6F?A172 z*K0PTn$?r2xbdxxeXEgbXNFgtCx~n9zU*Fo`oP1D=fUT?F39MMSB2(QWVPF>Fm#Wc z%kV9-1hddy;!Y|`T3#V8eA)Dp_akWjY<&H(%T>`Rej;r;*WX<9?&QoR#je6ry-D-^ ztt@Qxjl!IBU6%**4JzR&hwTkJ{jJGzZnCf#E(&rPn;oSvr0_Q|lKV$xPxHrbwg;dm zZ@~iw?tEHD&M#Or=CBSq&J$mS5xhm}x8((e1{dJ{p(qP4S*a$|-&zW93oHp7YtQ&? z;WlqK)bPYUeie&Dk;c*CY>$znkrCH&Dvsz`glk4=w`s-HhK{OFvunlz6IcUU0X#2m z%Z`RvEeVXn?5H%HgB%Qje@+7TvdTSddReXaJXk90RWW9cPC;dMLq1j& z`dJ^^Z9d8z&Mg!Fy_n%vx8q5&Z;#D8yvJn?;UFVX+Nw|A23Jk|=8MDc?~`wIE#38M zSgaS+)DA5>*Ut9xzZ3NSBxe_`^p%?{{ne>6cJ1yZEFYINR(^%txN;3(7-5|I{-8&- zXmIgW?8TKOJk>A@zJrgNdlC}tI5#o^ z4~!kdNND5@Q^#qH-tE{su3AjfTly0+^9FshsOsfZTqtYXV9Ny4KlDJp6j%rt=^c6r z<^Qn~;1h|972IRe6 z6}1TQOt~F$cCEiWk~;e9J+9hoT2fluS6nfr!%>QFk5~FT!DFNLU>7=i8D(9rYIH-s zR3mha^wJkGHBKnTCLWUrge-B9ldspGw)N@16|}pvU|vP(rz4u1@B0OoI?ZRw;CsLz znB(IF1%{Y2tA2mD)k8;0Bzk*^vHUd>0CLmD;vN8fFp!xXB1&Lchg?7vexG_l- zJD3dz3dIW%Q{rz|)zKRwx^SL&`j<@~%RdLM7AgR_R!}Pua%F;lWEyuH-01I|tPNRE z57^6-;|TzI?3J50$G=1V5SRj5}@&t+@ty2vU z;l5u4sGfZQwXPonVjjfF$Ht)o1bqyFBCJP=iFgCXZr|7S&6k0Q;S8AQLXhn9LZZn4 zc{1npDC72u#_6?8WqzDAfxn{@|9J$yU}6d$2`d`Keo9C23ENSOU$I?$(9D22!xxDH z(xs1!g?tIqWXkLWUlTt$GYRyO$j;TygMYaU3_Pot+bpd$Lr|MegpNQk(3k5m0dkZ- z1Rf$DYW%V(ns^;3LD$t3T4k2o3RqqEpP*$sD6}$?$QW`{<^1aQ6PuWTI|i&?adWx9 zLAG~{y2dJA6w7i0Ss~JCjsVw?o{=~|`g8yCMG8Z-rg21Lg}BsxsB`(vLYjb_$)WVp zjzc{Muh`_NoM@KIu&|VvIWy3;V3l6gb5sXNF& zLc!UpkUA2Xs;2s)$ueU*gJVe=o>Fy;lbm`vk8&vbiKR^zjV=

YVUwx!&OB%&aWoIu$c3WLs27|IZg1oE<=Aq4JMwtN{ddJ9W%cHa}p zdtmEDFJjmwNE-JQ;QB#@yCJ`u-@%a_13$utHgvyz@Pxl_j>NUCp&RC6pmjoW2N+~^ z0mWND;x~Li`Pl56%ierRY}}Vk{fu|`|HPr$9r^Wouz&5$I3Sfqms%8{A9_MKv1GQ^ zxq+xdIF-kv0`cUK3N5;w6FDZz01~r839jN7F_N136n0b1dI0L#n7YLH-l2ddTLvK! zv1cmv9y1a}mx$0LFWY`VEr|yDPks(CLTk|?@yy~l7C{oH_?Y;tMP{h5?;Sc7xdXb* zK=0%UaHb2(EJ~qZ6E^>P{(*s-w+dhoT4=Yi!_%PvoDMsOCJ`k!y7JnY0-MJ{2_v0D zL3fj*fG{)qa$9?|oI;3i?`aR;a)})=j!#0v_gTU6k?j>`O-)00qUx;Uy0GtyF3ELb zt@r=lkS6xiC}XVA&6B<});on}o+EaL@Y0f)b)?m(P1WGs_l%Wm*bO5!aKJDzdSqA^euMnbn7d?(0VskC zgH9XSljrU8_j1DGK~=RKb6!}Pze`JOKD(uUgK$A-FoXbdQ(kikB1HcHp~z5wv~X(0 zPs0^=J+*87$i7AzKV3*GiVgmhDX*_O86;LZTU^ppUCMF_%5X5rRhBu&YM;qf$?_|x!+GiiX?#D0=K>nr^ghG$Bf)5hZ%uOJDa_C#)XL!(c($E2(DqeleY4F! zP}<0H*e+{!T}A+SAX;s`F)jA=iJMR2cn2ofX*_|!|2UtIk%zD_(6}ikluLkoTm@f% zA6vOvkPXp&{UV6k@a!D$OulULgp!u@`?cs<=;O`=b=e&%OrTEA*4_^wm5bBkBgj5_RnM&q+sP%QS z(=y>H{v9wQm&@TX5!mFAs=FdCThFSs<9(Qq-$)=PzS$5N(|C!dAeIK2I%ZqX+e?u| zN_@tMMeUe}v(xZYG#ifQ5AuJ9o=+aL=ZlYyp%?`rTDp8mftM79Rb<>!^?w*{Y9Q$E zLttvvfQ4ii_8Y2Q`d@oqxL@@#;E~W zV)kta16-a5)EKe~_S_WdwJ(2L|1Wi%ZG{0$vJmck-?Dm0uh<-aZ*_lYRGBT56}qjl z!Y4`^3T2Vus93T_2zloO=NMRh|e2NZyzbyIlXo!ZBd4(nw zK(d|lTy8>1ONoD}gD+oe{iO34gmgxWb+ISFAnF2$)i$yHB8jaPTYGTjh!~4-v*iHR znvUAc3x7C2=+`3G--P;2IYF<&@H9kV<^`V{(Oi|q2;r32ZNxbJ4TF(oFrvEO?MF75 zw=ZhW4M+srppOzP2q&@|kZk}O zr7fZYi0f#+7=CeL5ic4^=8JBi=My(mp;5b>7$K6y3@~M)sHokM)l{VX@anPv4%MdxsEr@}#}%sU zhV~5_ohs?&n6@J^FL5c}=GWAEg=a_W>+7z#sMq0tc~X@%TgvQud$vo!RMyzw#jw!H z@VO(V`*U*T2U_4;+_FdJ+PZCS0g?I6J3ecdv{PX>u}Oy*xYxAtZ6(9deoXc787hjWdg$y{JyG6b|F^&D!SBQ$5BY~DAeaT) zEh&ftKRE>K2~RRSW+*2OOx^fC(5njj9gLC@%?yZo%|u;SpFv9jF6W0;VP%#wHAmwzHu00$0Poa= zQplbactc--O|j>+8L`O1U5lAIvFn*)1>m-j=|jFIE?0%5b; znHFlmFeyMJmm&S6W|L7Ge0!6QH=`SGQTvq5C-uhXU92#bj_+VTayV=#Qm?K7(kJ9NIfY*M>{2IPg%ya(ea-}$|`V}x5N~9^2 zHNzgBs?1=55L?KFcWiJ`FYn5-DcJq;NrpUSB$6Gl@s>F&^FF5ROlZ+d%q(+{+jzge z;jl)ixiFIW?HL=zicu--7|7a;%>(FlZ0#26(opC|;3DN0V4b4dBKSq&Oqe8=u&#ee z^S1#!V?PI3QnrA9$+g~NczPYry>#~Ttd<#pxAj#%EW`O{4b3IwBmr zQQ__^t4aY;L}j91?gFAxpCoO2%aeCPE3M&;>30c-?^u$BblX1# zc1QlS$>C}|Cr(FlElSYWZi0Q2=K?uT;VdAvhj^+5ASzJLB2nw;bp@94^;HaHkMRL2 zk9*kAZaPhwUL$t* zEEboln-b)3#;!oAbRbntFoE{ub|N{h;!J05^UcJAl^@@M-+%kz&%avSph2L_K06MB zMkQ&o8wxhy-pd~N!N>R_Lrq!|1!N3pGJI1H6MN?mq|WS`NC1h>PjPxNY;H`UTQ?Xw zk4@xKxx#_gb^P&lyL$|WsDk?qy6R71+3wykbVOe=%l1U2e9f$Vp=ym97+04&x%jTc zzD(Zfc8Q6Zg-wx_Vba?84%S)L^^c26_%y379sR0Rwz!Uz(2NFky3y@|u~zrv#rK(l zvN815?sNGl)n~(@Y}=~v6oFHqVMR;(R~_Ac~8z-UDISJ2RGlmNdcQMxwekgTghd$wH~2WG`lPWt7^ zX!+``!NRrJ#2NapFL9yDaW57;g4I!nvI`T|nh%=z>Bb$x${|IrG^tvO=qn=v%y?O6 z$lgjE-NOu{cIl2S7w#GU=*1~C(m&gEz_AA<>MV?aT&xNY2Dt^(?>ZrS#iMB+Dx<9o z_R9vF2Y2Y#j+pH#Arza~D!n`-V@hdCdEDxf#r*3CV!lm@ zYOSj6otqhFdLCpTLS_f8a&xmuCdvEE(!~N!FnHyp-aH*i7Z?LVzHz;6o$=j~F;j~_8HK#6h4Wu!|{1CMH2x5YMeAG{n zmU*?rqaM<$g)W{w`&w(1K81LWvwIxTa4o4@;het)ib-j+5HJRo;&?W7*`(zW`~3~p zG2NdB$$ASLhiEo+ja7pI#TFi~^iyVRw62avc^iwm-ICaqFJHVrBO`tCcb00d zpNd(&thkCvvkF?!PQKeMCZfXP%qjE5!?Fg?ALmYpY3^&EaZu0Mlj(7V=l}baH=4e8 zZMegiSF36d_P2Y7Z&d|E_f@!H{-h4dElbHieQIUieda`k?;mnaqVE$JuMOa%1bB5O z`O7Bs6H;Q75>Jr=!q~cqPsyuzX=od2?FQse$JBhH;aUASc*jwW>V%s_{kRwuxa}Sj zF2W1vNP^k3kg09WP|a*PPM^CR@AeZWg|EQYtk*1h;DZQEtXYl;lOZn2vcuLzYu|?1 zLiZS$MEFjn>d^Z#a_*QlBp{@mQwTB$RN!x;#Spxz-w0q!bb^sZ(RYv7<8v@Dz*_fzF_ zGSrEv-Vcd)&e5$+n*KM;l^xp+m^>nNy(}Q2XDVv{8%Kx)lqI+FNAM{VvWj&a_?TXq z>o(SU#CGI9JtqpW;N{ENLA;MfM^2IB*j(?Eo^dHF7HG6*o$fQp`#p$it-#_0#z8L+ARRc`7Upyn9jA^EgYx#IPeu>ip$=fkUi|xzHZTnpVlJtPH*Ja;@2XFjjTC_42=!qM)hcucNx_C40!q> z7|m_}2B`%=Rr#bzK4Ka2MgbYWC%@-4M{*stj^XcuRpF`cp;uhg((=+WWJamucL888 z_&Xoqr&~n6Dr!lC7{CXe2ogH-HVXK+?ZqbHwAtnNp$^N)gB_)AuU^i5%D#gOgWhF* zx+?SQSWHijXE2r`dWz1Ch-|MY?ez>$CkQ_n%P&yhE<66FCXVYBu6AUgb7(rZv?t#) zk)Y^TmEu=>@c5Km3C*Cu_z|LIVt3jjRZ!SR$TLDF5ZPr+g_D7QGme}^omyVzJ zxbkM3YO!P1sZRoB4rq}#ue%;N&AQ1$DXd6u#xtmy*&COyju-W@8<96)!xy_)u-#Gp@EzqL zdAjtvsDn@n=xYxb9YOEL7Pe|*ukuF@lTAbHH>MNC1@?^2GwLu0& z?wmvGwA*t|8?g`glEcRY+#q`feCK?<({LB|so9V|Y+tQ18&Ai_xBO5ytQk;I@F?#5 zaLt!ZKZ2z1SX4<_G11?%c#rqF+Qwmw*}l-`TmNy*5{0aCn|T9lMs5UEvG)daqn<}xAhADW2CI@ z@Ff|>B4zsxMlQ3(I?c2CvwauGVNp|AyW`!;$0o|w7^2iv#ueV{cpuHZ-5e>Az0c0m z7}Z9DTckZy*EGZd7Ja}2`}Q~yr0V_wmq&emcOFnN=vK;#^dFhJgv}g)A@ff~_Zlc_wxr7|L#nsy)XxK!|uqwbc6H;cer1#8&5xkonb`A z7J8O-$r)4u@*K)yXlOBu>&3dtW)sJVu`N<=SPDJjz=;pO$|E6VKkXaP|NOv0&}s(7 zI0G5-qfwG5&R(Pu{^ReJvP|VxqR{c*e3!jB-b^&@Oil+%kbxHk$#yxu*2LJnT|H_S zPcbl(%|EC=k!Y8xGmn?Jc%cEZzwg$nwt%=)%~BIKrDcw`?5iDEoHqrcK(-SLO zv+#^TF_2xjyhey4uGj<-`Fq1bp7?BVB|8hG&%wI4vZt9}Hm%#+bG(yk$>RPp#8*)? zE}>>4=QMjN?qy*^Lv0dYl(=PfT%1i9tFU{$?#&kk+2Zx}(BV~A6UT^oz~x&-34?dg z3o_29VFWnu!yin(^5n#t&>u+<`gMo{60Q5IA5^REW|?Jf(M(pjn${h3B`y8I%#ohp zPDMn9s-;zlUBwx*BBwhUW_Qx3RFH3|E~42iHBS!DwLSEaesgwuRvhn`Ne05k*BBN{ zbFX@d7gceu!m7*5WXLHAY`IlvDsZEl!*P+@Vo})(_$XOu!wEz>#k-aGfd2_iscq~+qS11vw`+w zXl8eEJ$%QC`Afw}Z;KJ!1^0*0m9bBBgD0-Jpj2B0wGG5#-XNQOK%j%b4;LrZc2i~r zLE$W|7=%u_Gm=9%qc5B87bXK)z!reb*F5tZPXXHI&;M~Zo|?uE+}IYSiD&+d!-8c0 zZPTxpVtjKPz;bdScnO}}P^BJxtFPT!Glhnh#OVwKx|!#g3oa?N$s;-T(Mv{n7Daes z95b6GW17;kncvf*!civhwmy9Dgr8E19qm8}PsI{Sp{I=Dmbl;r;y35j&O3>>y#NYh zjKnc8BGB4LhC!A$FmK-RlJxAjgwUjg4L?4MHFK-Uw;YmRr^|p-y;PfG_mP$Q2&C9) z=6A`f-6sN^0^?!Dp!Fp-Ml+3;ovL5;@&zpoMxgytG8x`nxqtVg42~}S$<+)YqXMIC zVy^~m8+CNcWZqja3gR+k(jSRmKo52WSIPqITKSBTVqTDeR$_+a&F37)IFSqC@^Hme zgO!g)WBCfOHr%Pz7Z)G5B|N|UITH7Hwp`mB!JN!E?l3;6IZHqA6iBKu)vody`;gE zDff5n4j*Y|lc~sk!9{R}}`=P~gPk_QyEgHna7VsZM-2)urhy_wpqac9&VkVr2)}o#s@p4WA`$Y5i>Ce!X*n zxvMPx*#&6qO=y-qeF}2=P-42-Ui2o7DZguXWHag_NqHgN9vGx=ci%T#R6Ocy1D#7b z&;H0yOw|RJ;SWW|TxtkjRErm0JS!8~K}!)kJIXUwPK}a$>1TjwdPMUV0CZ0R5XkaX z{ez62w8U4GfX**5Gf6zt`zN)O?nHW^MzPuwRN6}{lxJ5S(HiNaybjH2WSVq1>%C8YRlR+ZUWPfj`1NjuM; zs$Gr`2zh#Bo%pS3<2KfBY`!o7g#bF`V=l6gF|#2q=MCQ9A0+Ld+-fI>5CN_$fPWko%zGqt-{TZB>*)?i*U5`Hx(F|s5b3F@ozctg3gp5^F5GA&> zzA~xdWY&)Kg2P1zi?21h1yElZY%%CMG_K1MLc)&5Ai|U3u{<@miqnHsFNYu5P&pcI z*EXqav@Iz67k`_s1%{u8wgb;jqG|qI1tM@%Efz|^v$_p`9(<3K^U3z2Fr|%x*)6p5 zkA|mGWgUzJN_pn&%q)(zbHdc{%BcV}4I`vwgkc`rwJ%&RZ2@6>Yv-H{Z$K%gB=}py z0X(+YWN+-=KD|%XP&G%H@t~VUjA2vaSMjNM$>pU`HD@B&67?+*emBtRsF_QxqLK^_ zy}_yVYyFb3nrG<9$%rjvboo#09Gkluyn4;$HUIkKWgfx<|G5W?`SbpZRQsDu>v=b@ z1-^wS-yYNROTmF_KXg&pb0Ez+b2!qJ*1M*97^GTu8WFy1Dn9ZK|6gFCmjOchU$GzvPOv58)YydhQ0EH2sV3JVKbg3HjHN*+CW?;P?Ch6iFw*yu_Hcd-f78g8v4pZ2 z9z@qZ8WgF1==5fuT;%)2F7s0gY0fFMmaL&JVF*K!ty3k6QM;!<%2?BFi{c&@b*=gU z(Xhsu?x`V$km3%)_TwJDmUa6p5VrFT`R|V=H251*zicXn=3l)Ri#a6aUeMaGh&-Rg zs>UgrUAo`HkpgWn@X-ZvandZE!>N0_wQn|>iMeTlry++Fh5SFJt;wFg}p2&mK$A~ej8Xlk8!*u*3^0SyQ z(H{N|_FUpR4Iz2G=4dz(a|b0X7-@dCx-as?zXqf$amUm<1f|SY*7u|9^;^{C0wlEx0-M76;p8r&?MNTfE>Aq|Xs|S+FfR@_&>oRQo!{2!8(OAY=3( z894ZFBLTvA?o|yM}F^kyx`z( z=%GY-h(4YgV*>7mQyKucAE(aw0ZKc^(R>t%ufV*);n-Oz`ot|0*k}yrSly%2aa_=d zG6nJt7UwrUv?#OSY+jjIB=0O5zy_ahualL&d&QjtT@*Kh8P?KIWFBf!!e&_x6vU+~ zU#DI}_|+>Zg?hR^Z_?BLP-vC8zr18E{8A_l2Vc#dxm8`M)W)&8&vrzrX)|7s6=?4s zwU6g}=UCI-A#!|6V@jq2$YH{@$eAaSePf?DRmm=t9dvH>fsqKI>rk)_wla|uoZCpwGS3_0uS0*huYaS_&??2y;hi<&X zZ|HOqWm<%NiBd*}ksvPdbHj$w34p?boKJJ~>k61J8G|8sDP(HCa?OyQmJpWKTE{ zUC2>896)NCAp0W~M&V0V^pEdHaK@GM6%<5jb*Y;)nFMmj2jiTV>kj3lJHa=z_Lnl} zp9GQ4bPpC;YOfh#cK#~Gm+CxhDBHoimdMDB)_zfaHcgd&84epR%3yvBJ?@3EszB`= zR|NxetYLB|**hz%cDCELu}a(vk~=*8naBS1xApXE$AJv~`gQfX0Fp-W%O--}+b!q@ zDCoW~@EP&Hg1BH^*rdZg^Kif~KmiRLo)f0c;*xTfeZP1uN*Jfz#KFg}oQ`=nfG(f2 z+iCp3|KsUwiK3owBW@RaLKF<^j~?Km9{PUSB!S$|GiVxYQR2xB?c;1~<~(JNR2TV8 z`~uZa<}@PrxcVZMA)-iJ37$HhC<&prrmTd4ZPdsq*M9A@HpO~9JG#2#UQVv~S@|FI z-rOf0^m0f{OO|yRxTTn3o&2saObU@clzpa0<)eDgVdU0WxTrc@loNn+@fpsPh*iG% z7^f*;x9@~yjJkY8bXX zFEfl=71p&K3VH3SKsPXa?1LE2&5Dwz4DYQPs>w4pANsXss6x5+be`GejKe(-_Nfkr z%(e$7U$DDRvZ^Lo7=Q_-R%NzSmFLzZtAHz1i%@sA!y8xi0Gy_nctSy@yL-wDe|Pq( zzf~98R;S_YlYA{%t6W7PC5iA@_v_C<2F_;ATsDR3Zu1srArt(P-!Xunl_cRO#ew=m zrf?m825@O^dBA7cP4N6`e9DfTU0#e-=HG}2<8OAxb4pQK?<_ipv|C z?XfP3X}8I$Y3qW;PQ?gxEp60H$%GX5R!s5;O1+#{v9gHnk4E=X1rFMM_UO)eLT&GQE0JpZ-S~o)qDHV6s*uS8Chc{2v3( z)KY{sKx@d159&mL77?HE9W@+MJW`mqw~?c@ILFL0refro1cvwZiz^e7ki;J4vyB`{ z!uyqgqqJT|m*AYymNG1ydv9=sECiIJ9Awtl}D_6nyC zZM_WgLoMpv>qy?-{u-DV#;}!=6Ly&V2MR&%gR10ZT5xA{kya{VFafI=+mnT&EPD&`4=PQLkMJcYA` z!3&cYV4ra1orSzBT>YKmZsGPZkD+Y_rw0%4CkFM%@$l+5Yk)=)HgA*JsH|oPqQN-;*d9X z#Mn71OXuYjt;sqqNKsDstUBj#1RM{NYky@aF~YBTA{%#W@w>5C_=AA;qrSCgC@<+w z#-kXbP4y7|flpS1VR8jeA)I+M5Hi(N7|>|)WDp@o%#M9S`k-PF-ulG;`YQ2OefEQE zpg}G=|5~aOI(kAtFL0|9c90GSZQWgsMHW)a5nrY(t}6TCM6=0B|u>B!%o zkaAmJ)E3q;`e`i9KT5{gn0ZVMD2~21B=1t3El2sg_5?HRX%^R7Cj@ba@)g-y9cTeR znHLDR3{3qE3{pu;#a!WnCP1!d4UelwaK!0jS8ITB zZLyzB)~)55Wnss;wNXNoMj$@?!5GeUl&|22IJx9r`mAiOLx*f@RcI<`=CD5EP_BR0 zX0D&Q;dDOc41zMi8a%0W2knBFV41^2{OvqUbfdWj~;qa{f3&gz2QRb zA)$q>|6n|7jKx)FhXx%+?CdO^fz*YC?40AMUQ%u?Ra(Qtela%L_Hj)cvGB z%2!_B=4(^%2iHr}i|RrBQIhy0g*^m;tWvrj{@c&=$zSImW{7`IK>TUt%>VWGty<61 zHC+VhKoc?eR)xJ8aN6g^ z_egnPIA|yd4Ik|1wvn7VT62i1*H`0NA)8SOkr(|@oa*(h)LALWNPF_0f_`@D%}vf@ z?bPZ*jZ9n0fPz!k3=9KQmOdM~cu;7$9nUCXD}UK^(4QzwX!lfEzo@95BW}XwHe8&q zhzOfXuIM#aNe}Eg*f~m3zt8ohI3pOE(u^k0u7;#NOiSat2d~**?`hKM`q1Q2Tsr*Q zypiTnx{Uacc!c=u#}8N5o%DSt@^c5OISG2*vQ(#2W4OIlP}LyL8j>!83l=8?KHQ_C zKaoO&)f_=8-raVCe0Ow`9+8A|zqVZUOpnf1@Uy6Zd;?(dD`e}hF%|hPUy2g6zigTk4*81N3rGE#YL1xs zYnTkO-rp|zy)TmgI;j%(oqXY+K)Rdb|N4V1o%qh>g)3E%{DJOPq!A1fDQ=!zj%krb z?}8**r07~&AgGBSYG&N|=0u^--qKYs9nuSi}(nZ)$^FrDLkAWx3BZObw*mFrpru zd-*@;&raJOTFo3R*oeE;tLyYRRr-Ps&9kNc>z(swG~N=yCQxBpap*yBD1(#3z{fP5 zXHxb|m@|**nn7ukdCJZsNO?$=Dd>;+5xYYTF7BHhTf{iJbd+Wn5mn1t7IdB%_cb6& z0v$;FSnBPg4t`attElfhRaI^QvqN01$(A76CFs$|>7UmFuZnRpRib^K9$J(5KH*>qrYZMx=>PS zXZxEJAGngJg0LiE!#327?DOm=KACGb2GU%iSL}7;G^XQqADPc7Q9`B<>)Rz;)`hm5 zMgL&%U~D2bvkxMet)jj*as(!3k<1>nVNd4-uxXPsi|dTuU8ewQL>89J%k)xFaUWm3 z!5Ix8RUkt<&=a1ThE;GqHH@=n=XbTYNcDM1XqyLC`mKf1WqRY35>Y$nqHX|jPXGF0 zQ0PYC0m%r>dJ@e)*Z)s)H4DW5yyFB>Dn)?uYk+rK)IreLo*g);RKTSC2m;k}oJ%Rb z0JD8WGaw_E?3!^of^~+GQ9!^lC}WgZTRWyh;txby1fZ;*)ZC;w3}^=4$L4nKB1to@ zG?>-AMd;)Q#wV8!+05I8%#qTSkCfV!4qr~ZVly|C<5HF8>VQkT85HuUmfg54&-A%) z*TFMb<|SU_L-x>Pp7_~IVw$9+_8}7U0FY7iYQNBy`pHABGf%}csNt+?4mqLF5`W@P z0N4KiB=`OFYnFNH&wTa&CjR?hJaPp89DJVyAQ0ouqQ7i9Li?Ka`mZ>03U-4458sM& z0n?ra-PmE&2_aGfPLMO$Iu=_kl2wE?rct&T9pfZDbE;p8Ve@yVnT#&!VFP#?c&4!b z@zKz_{)zx{6k={%jvdmntFJ}MoViEv@qd9yosw&BwlzzU(@^nTcJ!zk*0Cm;3alt(j%2MhgDP>6-q@ z-2(~FcaW;-_dax5|DUtgKnC_tu|&9c`+-5d!0o=0zHA`XpjmLxlV0gK&1}V%-$EXY zMj7Cceea;mUu3qmcw(YO=QTJn%Pq7`gJRE8N(|~5MKwr;fwJ#G`Wc`z0|Fd;Y&I!Q z?{#1-Tma=gA%eZ51;+QR?m?d$i4x_Z@_Sf}>D!={`jh&$x7&8-w93qDmNAL9xNiFF z_Gs-#H=QGc?FTFOj^K{yormJg{~5?d=Ki%S2H895LT=E1bnXD`ZY=2;kylXoz0dv{ zw2yvGr#<}oTgmBBaI6*=0Tpn4jrOb~vHR!Szic`gM~}E#Tfy%fqeSxzOJ_$h9{xwW z73h2&2=g2En%#N`BBtVPOiNzLTUX3Wy(clbVlT(ux){%6zT@fL<2pPag%n~0O_k~W zSu|%@?ns51GwN!QQSrG5y_LYwH!B~bBpGh-4%^O;i(T}KX}Sf0fmvRBnG3HjAyQtO zk1=#w_MN9&KTWs>eLXchB1r@29wCtROl* zadH65aNZd`Pc|1yg-OYHyQjRHze-YsB__MA4Pn~T&DTo=$y!}1w3nX$TDLmP7rhh2 zAFg#7gnzvwK1uwnVs(5M*8)46S4oX!1@DYRkZ3EB(zn_;ksRiNJ^9&CD!Ax&u(j<=h)J{i8E&VIzG>|H>&*q z2(F}|Q2s*OF^evs!9MNRoE6vFpvj0p$5u~+(x#L{9wOR%fpw=|B*@MZ4jHFb?3;z9<_6oFKvornZtyAoApY-idd=;vV?4N9>5KxGc zc)Iyo-rBblS$HMe?BWThdl>7WBA1~6e)nWVZee+#{cfLSr=LE$6=dB0LPRdbAVW$$ zCnL&d-xd;gU7DN+U}INb;spUdS0;}i!yC!xcp~`m(FdYg*d~NbfD)~#L7ac9Cp6gF zwFhs(i^K4iU#n|Pjc-(eD`bgZDP#c!Ka7R@Ahw297T?P7v?)V8fzuDSfELKCjpcm z+ZI;PMQc(&E+I0~MCQcfpTvGK6j;&5;i80>1Hl&ZZw?l}@$W8})^g+@VxfonGfe}p zT|CH7_w(trKmGbz*@K(I_Zm_=PU&FzDc-41%u3Ebj3O#0wg@eC^JhKkm(Sjw)fPG| zA&r&H;uYX|&w#8+=d-7=#`t%y>b1v+>z)Of>42qs>gu4Zxo4Yrz6k|_L(m2`@lCxu z8Tu(KFK$32TT4k=P-vgd1g+XwPu`wR)>yN&NUwLg91l)N5+PcBrD}=^!x?(`&TpiK zLlrmhK|Hle)&x?P1&b|*ofBYLsp}wgGeI3HWw*m!QGV5Fmb^PTXIR>>^PFCll@;4YC|M*-Jk%ar8FDQKIU0 zSM!lEsUJLq0t2gVddI1Pz3awVeoj>zs~1qx*J%Cg_vUJ9v;{@&?{D-w(_yl)jrEJ~ zGpW-{xBsmYucwY8qa{S-+{5>VT$`ozly^MgArTl9eRTVCo4}+rIW#Xt=*;SDRWBwU zafb%ppuRKH#}TLVhVr=c_LSpcZ!}X(JfLS(-F#p!g_n*Re}+r9km+e*N&Q2s;(9MfW3u3{Isfb z5ZeR~>ejp@t-gS137I6`o8yCh2=Xki7>x1&WzSor@ z&pUC8JZSuWu&**~rrxhNd=`qmDeB5F#xx?<0_nxECSnp8V<{#OR3LLkrT@q-9wHu# z{8_Yv7k5_w4DyI!^h;q*k2!a5`e@z-B?KKdw8M*+k|xbB=XRPy`)`flP9Lhao_+AK zR_juTfmZG&=dv4{pap|0G`rfk$@AK&aPalSClD8{xYtSLUmG_2~^fJtc z2!l#SRuW}*chxREn5<+J0UcOjn2JLy#$&XMd%|laux|ul2Fzq&M_A8ssjl4u!$Q0bPj_sXa%N%s6ybY_$g8zmFf9k?MUj40*&so$u53cB85Vif~YE4#h1jZE{i)(f)p766k#mHttS5DL*+oC~U#f12SYA zMwcPibFFP^d5Gj0syg0maWATeQ{M?W5w_Ft7Z@ z?m|x@aJeQ)-9*UTrsf`jxv+zu630dfbd=$7#ARiG2LUMyjx;<`KNa$#n%rM(rYyj{ zM8n)o1^kaRKXqZ+;y?4p7(v*I2|ic^Sp^eldY!HeLkQHB*4ib8{rqx78NT-v=zz{j26c8~cH1W-r(!Bq%#>2p zVX<^?y!mK^3&qPh^A+w`7Rmjp@7hW~(xaddENSqLCjHu+(CzW-0fiHWQapnL)35pz zuyS_X(?Vyq;lr+5pTriuZJMbnl7yn)5dXv5lG#{AwD8jL=zn;dIY&I5-Qe{PXLFwS zO<8odlH;U2j_N#_o|j^2D{89ck)IKk;r+qt#4xHF#aheD$l>Vv(amI|7hK%p28b+- z-~^3F1TJIPlx0zr&Za?bH11sk(<6cnqrrMCqhu6oU|O{hXUOV|Jq8ZVN-{NuYFIHq zfP#q^893u0C)>>lTY*dJ1E(7=;FgG0-Iy?k}4c=clr0> z)8a+r3WPP>;x}__u!IrdrQ2<`O5hIJfNALxK>cgpXMmN!r8X+&8h24-7q$zu-Rm`J zPeU>5p!e*|q+=*w8@L@*01VOKG6BX_WS~=XjS`!1RjXbJ4Y-~0AF%5nEM26>eKp2U zjiWf+2=G#W8V0L;;TBcDcL0#1n(DoOlgV{sx(RQ$Os*1jo(aZ=t@tFS$6o2{oJ`nA zgU}qNq(5BROb366`!<1B&$)+pgitJOe7{Jo>t~)?bkrzfH6E;hjAnyTn{?wXoO1{F zP69WaVQdH*_Qy7l+;?M);-w?gYC_J?0CRT#vn*@PplQB z5?+;oSY5I9ZueNIX}R|p(xT<1z*7n)`3k@PqOWVGw7J|>r*<01ofS~H2^-1T-rUVw zgF`aor$$ds{?fkV*d~W&58YWUBr45Xv(@jim)fr4-tB{tFXY*nVP;jha7`Wj#yOzpHKSMEKG5piue5pD(dh=Y?=?Axfl<)C8R;rrKO(vmzzjRSL zm(0j?Lo;m!g4;C#n??jE8M5B1#i*VVl-Lt`e@gc4K zXFn8?Vm>I6PM#Go$gl;%=T4KQ+#`7sGA`6 zz`_2!LtWTUV)yWVTsob&EKGS=IT&M^<2*3Mpw-g+XXZ6f%V@mskzncbX_qB`Zdw&I z6pO)d?FVsihVx3=dD37xaN^`xOTGHTCUM3aP5ivNZQiqLbhdGcVTqfJAr|Y8Vt6|I#KRgpVGmSM21ld z?n&?g+nx9LP+~ca^EQY3{t#C$HkgO<>cj71-KQE5+Otxw-tvFiX8Nj?VXDqgf?P}S z8=v~_3k?n%u;QVclMu^s-d=FsFMvJ ztYx7Xk>ZPb%^ghokYRJ`Ivn-A?SKIs=$G^ews9U+WzP(jY^dr6tL2xb_5eX(KbpBQ$Ru!IEouw6m__dQm06qz>*16bMXZ>0d`bt-EN;HAZD zy1X?0Xo{#mdHO}lq9|V!Nx87geU4@brL_!ZZsxVe<>?|$bSg&wYTDysdcjom$ z)-)2&TKs9=A3XSuqDz-xKMS*R(rhPhu4!71-N`_x2~I%DD=Jwqm^G23D&FX&3>Z(A za8u9Cc1ll144g;R4F4p|`(Rxp%n#djhk`0{31G^;G1~|Y@2lhL7TpW8fu$-wz4wW`g-8pl$Co$AuYbHcEa+yTmEpYEy5bAm;jN#< zJVT5+R2Z*af6_q5y?b7t_)ce*^ZpoKGdk^w{|RbjLaW{56K8@Cw8|%x*xyk~(UwOq z%{X*z!dLzf;ljV17fw$#>VAMFp^84?ya79{^gy!AANl=GL!Td*SNF(tf@VrTKba*j~Cnm zGU!!D9Br@Rk71X!$t98#SkHUnv|qYhrPw;?FjI`Qwc95~x2khm-?aN!#26LN%p;uM=Bf}Y7%*f>6sxDQ34w5jqHN~@Bg5G@Q>C?n?7JD zm{c$w6*r=XgIL7DVJj$|MNXwDlo2*S#w`QRJWV=n>7-~2PZX=k$nmDDZRV9{ zCYz~G%{fKD6Dc;_w8nXbeD53nm^GoPQvMOksM~ll<)g&!AcsaTsk{A1?51e;BMNMW z_y^bfv*h`jqe*J!Y=3ezH(+m(t5>y4+|JTSUAp>w(XPmOQ8IR&kh`S#%Ok&xY{o+7grL;ruii{ zQEU|uiW%$@ThgX-9R>9v`;znLOQx&YGJ#sdG*w=(ysv=}I43T2_{SFvT3apXbVbxotmNRril! z=2v+sa>{8ll^#DH?9DJYk8K()_z^<;VOi74?A8lN%$ee#tkh=IiV4v=-pe7Ixi`JP z3ClT`X_GiS!jp-cSUx%sp!8Wt`Ci@=cy%g;L;GWc|-+(dAM_lp#bv}A(PLK zEJfG)550<|78j00T@p#UPhqNEUhGB<&ghoEz0Q2~e7DqN9=Ri;C6$eqfGiL4YE!9- z{&@<74Y)Z@+{0%Ec`I=d?w`cgjhjhuhXhzIECvs|gTp%XQ)GoTLz-`Z?|2$cOO~{U zu>kd#EtGnMr`R%NF>o%}Anmq)ln?bB&yU3~1Z?!I0g^}+s%-=`>bBJ!&+Ws_Oj*43 zsHt^RR%TMMr(cVb%IXP>1XaT@{#Y1R#RHe!S}~P5|00He3hEvMmuGp>IaZXCJ5@rW zNKww+pk!}tW&19tjmby@xBD0LPw-x~`Dv{UsQV;Fxjq#YW@T`@i{VJOzp!CXa^S`J z=lwXHIgK_*eEHQ^dG4d=0O!q5wmo>gbV=HnFW|+DEs!7I|kLxxMh0t6=8m#e$jjm$l;mrB2uSna_P$xxk&iP5~6om0&W= z6nm@Saap=^%|drpXAD90(e=sxy!8TDK7_G{BH3`sPL?k0VXiDU6DSvrVwd@2WOcAr z2*~y*4;3#!l?t4mJ`t_qHjDB&+LERb-BT?@mw~?&51eH@G16!0meTm{s>9PV_yXgQ zLfdW0U~gaReqf*a$`%RR?WIPyFWs8ho2+OXizwl!6q~T0zpV+K;3{~!%gG$W+~vv9 zH#@d^2lkgIHgkCQ9*&(kE^|k#8gF4`S8BN=u2e@=W#bdA*RD512C0VuN~|uN-tO?Q zPQDggJsi1XBsSEyurtuuH^0DKXD$=I`a|jvg5_JzP1=2RLs#{Hr*<<+L5CvGN{;aM zUgk8fM!xkN4R%D=-2^+L(~j>l88mtPsS2>AhKeWpGGoBd@(mp5&qtaNVg5`7`36Ln(^IKVLy z4rm0T=2G?BR25qlsR~>n^TLPV?LTGObmN^vZVuV7b$5V4qq$RxwX(G5jBfA`sgAu} zqlr5Kq3FH`X$-s%Po1B_J$=!y6f}rQ&>1$l21kCFD=&J&#kS=^vpG@y4!LC%j0T7-J>E#g>so>Oi1<^1Ia!$deqqO(wAnwlfyidD9tKhbL#5(u zE2CE1lXOa{acF`4+O5yR&0LQZ+ZdoF(HFZ5_d1t&_GhSPrQThT8bEZs_gc%!U0*`t zzRNkTOhUjcccsRwt+(7tKF{!d&=I1dO|~@6Pr9a&)LDUDQz>=aXFpv$-BP>Yva##U zN@DO0iuE5a>1+R3?KQwYyU_4HiA}13Zq4rJ>wy{*oZcx)gawo3p@m{RvJWYl?~X?g zRAXdt#}UbxO5XwioYCLjc_xGh+b6ssQV3+OtXh9bRoOGFo8rJb+Scf`ZlGxARts$Y zdH+1wGfan$;PzmTs#Ex8hwa&uJ{!(JFcfx2HM>39a^ft%HD)eq| zAY02)y7jr_1%_45I;)$UxW-W^g^G}OZPB%-AMtl$IN#z}#cHMdtV5NI-&mZQZ@!Tz z_8xRiX_IoF#L_;A30o}%n#@^%C3*BoOvE9Z+&F70Cz6|)2bt#OC$UdrAz*gCYEHO^ z_>TBV?EX~8_;uJ%phLYN%13=feG+>fN^FYyBxaW<$onMr*7$wh=A~UImKlJhqebXX zVsol+ZXU5$^OG3(Zy|;9Hc{*Y`rqfbd%zfZ@y=biNZVkO=6S!Ssc6nj?6ya2PY?gB zoIAzdhRtyC=G%DV#9@rJ$s$Y8y!Q)%Mwh`#jVSE?ethte+fZQt0^@XqV>;uja#HVG zI{B|Xrd8A*1be7S^r2G$BZwX|MGrU}za<5|W|H$$?{t{Sdg^A#OxJohd)`V64@ zF+FNCEWLzVyS1kxY%4iI(#~|JS|H5OU3SN0=JyAN(G`TyxN6y>4GJ8#SwhK_NG**c z{$}<_vCG7oN7B7&$UcIZK)+igKXsDgMvZST!UeIT#$u3`c9#--%nfxXwjVCdWfCaP{ z<7fvU&lC74ZqY8Jb!oDkLv`;PU#MUdsz%2hbPt;FTjbIq9*CsH)NRUNMlPQ)?o2K- zz(~6>aVecv_wLWoe(!tu+OMbS({TPj85qJI0;e$je!Y((HlOw{C8Y1L38>ZN z8(jXiq41;+ov{PrtxO5;G)CS1E&~%!+ZJr187%1#6eeFo%{UF{RTV$9)(7eX|0%gk zek{~(iN)IAUKl;W0pX2VSnP-aPcv>d@4G<^6mHJ#NM@G?haceKr^_(`a|C6mkYnn* zUSJr;G6_;veqlm~FBNH;T~#4$p+&n4EZ%Bfw8Rxd1q|c4bA%h@%{;?K7>Tg04+)^n zdAl3>4PbJE=EZ^UJi%W6jTJr90##1x5(`isHs5LW&L1Q;ZR2UTI^A;{KRpyG7pV3F zjVIMbi;tz2iVt!1OwMmzpJ7H;`}rd&EaTAQV#_6@HXk?n@z><7ZMPj59igYn(wi=y zoOexLzpJlhcSnPf&^p(y<*)!hnQ{sP+p}wv9tkF=a=_24Xv6L%oZ}vfkIfd=w#+oL z4st*zKtEq|x-3VF8ohq|+UX^>kg=>u9J zUVnnBKB$ zj5Ln3KdqUtN%Z(`PgNUD0ZOmN08BdJYT;m@QbS)&wzqtPt^=P4S(ZJzMFo@|+jXt? z_6Usl3iERbWueI^`jGQEK@fM$_9+E*<5`f?kY((LAe6Ykf_EodCX-dKtJQp*vOB!| zqqtYffJ5!V^LkURQVM(tdh6)O=H`Kdi*|Hh17Sm$j&GEB+U<|Y>z;Ce5VoFLeg3uH zSh$Z<&N}bSN2ujaAtaMk?4w&ff{oK(neS{1*n=DF%|~C7KG=vVKWUep>*(a@w;ZYC z@v&gbR?$GfSpaBtS%=*xhPj9{->N2D<DY@9>UESn|xK0i+1*s9n z*?bc^QeYuW;`Y!-%($d{j?eu=jNMMfKzWaHfX(2W#j7-x~d$n z%_goN8Ue~sG>Op2Gpz!hpvVTrWT>GODxtAX1u14xD_JihS>kVcSb2$FYkMdf9Q2wY zC~_~91T?*->-z45t^B}ZB_R?b^uuW|r0(*fY#xjrL5dCWE_xo#iZVvX;u7h0b4s-5NpID(Jbo9=vwR3Vd?8-9yZng~!&C^Sgnp0d2 zMYhcEjV+z1b55n~kjfmoL1&Sb27~6M?1FMP)TG+FV`YOb2C6+%s@2xx% z(%pElJkR^2V>V~%$kf3n?-Y?mu`(Mw0$9&a;cGQIwu~8Y(_-P?Ek@7l(hvALM}y6Y ziZfnkE~FS=uIMP2ce86e*b?OwqqPTjEV#lUcj+pv1XhRrHXp^qU1AsGdA63 zSW<5!YV%G_{i;KCAN$n^?icmpf#mFOI>VBRBKhCR!w)a&^nf+B->VEyC;wBC;lpZI z|DLwQzn=WU+n^^R-2kw|`+I_Rb8s1bn;jUQRPHVa zbL7^u$#<>NWok?N2pW*JHB?g0csDt}v8I?sCMo73cxnl&DOvkxbF`XPh9(mNphD8bpffiGnjcxQa7p=k868(NvXZ{)g zGa!`&E#s+a_^^`VRR9f$euLqbn9=!zzxor)P}DAJtjd@R4t%xMP3M(^HYxjAT56c*xC6?$th%=6GM$av>J$ERM8T%o}=~1H?#u@ zO3;xrVEI^f{G#Nen|ZF?W#7l`8+d(DU)TDcf!2WOz^CR zh=cI;fKMJcd)U7(eYb! z{1zSm6VcHh;Qc3=A0&H;T#2#YI9^MMPZ0+fDPHqL23|83VmQEN0nlGRHdq3p*gM2u ziDGMo-_61W-#u6)ihcXRPCSPAKm4aSg9Oigl|C0+bqnvvooW#o_sD_Z@80Gq*W|Xh z;>_)5P%0XFG-~omOdQwpR@ZpW`aW7pV8RQliQ_G8skQfLJK{aclnNTCE6OPg$e7Er zn0pomp7@#%Gw~6>@oOmY(|^xp^kf^_FNFJkA5=X0!kzs#TEeCv=vEy$ksvpS8=xym zHMOh?o^8k2-j4>0e_fVrRh^~rqSijzxFW#ojLL)C?;@+L(;}-Z0CJplMhOBNMiRxi zfHlq?u*#;2mUsY}AwVlTi=AISiGr4&TBMbI0S1MsX1chOj~AMT4w-2|VH~1rKmyNj zwEWeb1eUJ43#IQE-m+NmGZ(C|MpL}Q6>=gApKFo`s!-jqIdqQWUZUr7w}Oi$8BD!! zuJTYBF6sw!2zC<&rX;e ze&Z}s{flG%;)LfSHZSFLCV8pcqk>u=mPl2_Fq%px< zJ^LHip24&>J@CkI%<>;3@F?$CNhGEtUH1F}qB>nZV7uF0tLq%=Q0LPyy8sS;iHEbGM3X#>h~xobqj8Z(p8L-G$V+39hE)sqr5^iGf0##tpx4 zoZUkXt&ib$(rJqB{>0VDpfHUmH40|ZU{^ZwcEC`}RqUCYn5ei#MoC*J?(c+>f|+0Z?loPKQjC%x_zvt2PT~}OrA3Adr5UU+8=Y{W%-PBe6PnZ+`;DLZ`^!K^PxxVWU ze!O@`rDr&gD0JuZoatm`XzBnEpdiJq0d4RZ(5_UzUp4hYkA>U; zPy_u#a0X22#r{*ev8mDcZDg;>tkV@m?jr$;%p(JN0_z^?hRIx&o?z;_pdsftWq@^kaqx)P7uIv@0XfZm$ihMd7t;Tslj2S@w@GO8@V*=t$1emUl020?<` z7O3_;Z&_XJSSEJ|pT^Z_DZVo}j5C<7vY~Dl-bA9LcDfPr*$6|rnQFhmKz+1hZX10~ z6#2WC*LLK-b`cn^9ivV1SCAZ$PRgp&n=SKHRp?-zApNGa=_KPlD`Z_=ZcCho{{p;h zSEPh|0RnE^;%lU1Dsk0Ua%#3XF?LrkH*+R ztsDe^+Q&s)Q_^I>5}DEz$+8zN7Ps94fUdzntYBNo^MJJHo^Iy18jqAuW*9oS*o1jU z2Ft$;F`#5BgxlRDS)Xx4fJGBl4lSV?w%h}6!TmvPdpD}$lUOxg!!U`0QcS4og!WZS zOYR4le?IB_{Q1cm%rLmjAa@jjD`-Gf(gNC!rx5GoGxmIP9v==z;G#$U81<>^p|+OO zS<SSqJ7dYic&>PwJASWTDb3KAr7c=D5Rb8W^^-m~S_+vs+s zIeRnt9qx`kkd&tub(6Xg+bvAHZoR3Bg+_9^(prx7wqh?M$62zsQ`OYdg1Br(Q@WA> zibzY5ZkxPvrEa#w3g!D%PEI=L*W;I-By8+LTJYRiHRsBpyIfg>rOfzjA4lR;J$hir&bH(Z9&P{d5d151M9kIzXAHbZNXtn+N zpTrbL=%Ye&JJAr3aOe7F3NL346|Z8^&ePo9kqiMS4D$j3uyR1?5r49#4i z>@L6!O^Mb>YqHdm*sypvRCEsulkkBoJyqwMK8ld@A0nI!=1KheEzJ&YUQq3iHQ9F6 z*{u(`naexUw|G}3+2-y?hK|6Ka87yrlq1$ZWOyeub``kA6s8HCk;UdQ6J0HRtw$>{ z(_zi7j!0YAUwn5F4DZwgWS8te*yL%wUP*h%=gc)Kc@M66PmXJcoVDWgR{N4Ht5EN~ z8H$r+oo1_CP1QXO@O%UE1)8|Pumno_iKp0%B@KalkFun$Lvz;NY7SX)0$8+uyA@|| zRZlfs)&&#zi>H5$;+)q;uCO}&b)kH9LtjgMf%&pa`%4COAh&^*Wfi=4Byl{`1cx zE}L!3wyX49vG7QwiQiG%k34l9Zvt3yh}R(uV7`>DB9n;gLfa7!=X3JT-GCHXIiS(# z(52sC(i|LI3|U&zY|Jq6#N}lI*r<&+n3@-le-eYMLq)nNSGn2rS0>~nks8!^2iM6m zBZC+~hf9M|E{m3=CpdKqaRF@T7c|c2mXu7wWvH40!|dJB=q|H0xOe?SO+y2%8Eyi% z4_RfkiiQe?ZrbAt6%@BeTPdiV!GkIJUlSXFo4^GjaI6N=@cY&)AX+IXE<2 z;{K%8l$=w!)~*8+=5kK!bPUktZL(--qsK8G)EF>{d*?8@Cvo%j?hufZPe#X3RNbtY9PUu&7(~7;Gspx$i*}E;gG_e1l$nhR7{6djTd4nbV)d z4%aR+-N#5SI4of4D3HWrQmw>h-4=%n;D!8mf2*@@zh&fRg4qNUW`O=~+=(eSJMB!* zRZikKzZnGlW29uM$`KE|c{j?R7MoSuq`TthxV;0Oq2#p!mwQ}ilEFms1zGp;2x>uy zStaXlN7FzPq1rhe|8p2i=Mk=A*LS*R-0FCiQB$&oA+DD~S$Qq37KQ4a#$Q>ct zdmZL`gW@Mz(@qoteAqjuHo$rb#zrxf7{IafNlcIqlI6=lF@E6x_#gEiFjalUF832q zTDX!wiGlH($ZC-I&H&6>uu4!wPouF4O-`p8C5sCYZ6|bO)CH3+swm8X`P^y*(H})p zz^tks{P{c}r#an&MDXl6jky~Aqd|kL2VGU!3qi?n#?E(b*8>m3eGYo<0N6fX+9xp- zI8tq&Phx-TC4T-(#Uc&lIVf&M&?hnQ`96tVs=)}7Ed?5YQc|$^^~-Wl=cwC>+kDN* zhVVP80W{6Qz}#?}=9z4tjAAxI2GxQd>>jYW+pT_nWRl5VJ~J)OZE9oftk?MkGk$!? zFIJ@Gf!o2TdoCS`G&J6sMhp%qfJh^*q0;C<)E7p4)-)@Tm-mGw7kpvFO9x9kzv?9F z4-dN!Ohkb?)D(Kz_({Qmd%Xe+Rx9*q!Psr0M(L*$?l0U0KQ;)ji`Kc~Hx2k)k`zi0 zAK=oOty5RvGTqOS{YYbbyRp-E^ogs7+w{(roQ+Diz;%9kG++S##R)HY)9ZZUOXGrn zal}8W8h*{`;|B?7fK!`{Hw_rgk-;QnxaGxDfKJYOl%KWdPWrwS$;eV-ydtd%PM1W) z486Ixo0wl8kgEulgp78snL1(chWmVc$VONV*iDqr_&ha0{rq1JF^d#7UvFZJ|HA`! zP8OWzk>kpda`|n%?QIS`#W*-e^UXw1(X#;AMr;_C_uU*n8am>`&GyXLhxlL^yrb!p zn7kfxJ=^p6iiTX}9OeDAn)_V>bF5C?ilQZa$G_x&m4C&VLz!Q3O91gyn}bOiG2qS? zpAX$d*yI{W*vRDweir8Fh7L<_G}3)rF8ba}^pq&2LzN4<_h`9@G+l(lunSwGk=Er8 z2P)~O3IYuI14^j);8&SH_6pPf;DEQt>;G`hf8xs&u$}!C=TYy!jCWurI^054tK!0^gG9w`BS)nSO<2YA0^;4SGS}h)2fVl)1z6Vp>)hJ`{C>=E#PRy5sFq>CBBM|X=DaafMR39Pmqd`% zHbSY~TwOmlobFTwB+bdVrR<;hL~#x7Of*Hc2uIsP<)KIv8+P`LJT5V`i=dtwpBYh< zq)>h2x_^yQOvG^-i>bbJl(~izU|+7|i;21LZvR-Hlcp|b6~$~#?tUFn;Vz`21e=pk zYPoz>S95RMtK`PRJLD~OTiM+E&wam3(Y{@)@T%8uvzEbR^@S7(vrgH|h4y6?7az7* z5BrAZ7jZ7L6wp}&O(x!(+h1KW zaT+5_IS_`4r;2e!=eQO49iz-;h?pvP^3E*&#Uk7#zG&E!Tbzir2w-Ik0ny9>UM*j> zGr{cpASDdlbSeKV@4INt^8!Sq_bHBIB2@_hevU!g*Z_0@b}WtOQq7cH{qtn08v#dw z8y6dcHxJ`>gIOL1)-r#JLQuKK)4WhUJe;b8h%2j#GC(SiN={7^n}=R!W7krZ0E4;5 z$y900M8*lB+tp;9_j;WHM|sF=+SWT6U{GGWoYXdUZ(`dHj3hD7L~5{A0jDf)a?FcEcZg-kPcS zXZh0D>yf9pRQkb+zE>&AE&!P!u;ylD@*La~UiE#j2u9N}QV1l5ZMtT|8U3^=W5<}) z6H0>aO|d0k8QN1kad{CLCFcC^3NSmcwC5iiCjYLuo_U{Np;7Yxrsy)U50C#oxHS5= zMmrL&{)&xS{_hMiduY0SaaavrGRkbg&!4LQVk!DQ6mlZ~^aA65=5;nLNbhZR&M*o- z43KL)M3Wn)+2*)rrgN8kHA))4mBJ&&f7loMvKw7C;k4TPX3+b6Sqg<;8St1_^c&T| zx9Iq<0w2FcN5Q|0di=j8I!b6)f0G{Wa2Amrm$b8Q$CNih;L_b}Z z*`5gC$E+27v@wqDCo$RpN|0bF_;cvqn;VG;)8@tIi4JSagpZqMi42x8+jmqM@U$jBc07 ztlW#5Nx@Y(itW5i0g=V;>qs~gazxYGGw+K}@yACI>fFq(u!gDFYRV?0$iY-LtudH7 zRCf27%b^mdb;pcLwrCmQ9Lt?<`uDslR!R@Fv9LOcHL@?X=?$IeDVppJ3%tK)Ynayk z7QI5twGSqZnq*IepK=Ks+3#v z=r7*J6R7qfa}DZVIf}LHKG%}Z6#OtEu@ElMs0?BbVz@w1qsiww_+RsaCf~Gp5tIyo z=&?~?_<#~@@CpZ-cdYHAMiJODO3>uTirIf9J25*3afqX)hK&)rt&Au+hXH}9W(#a^ zl5Shkt#L{D7V^w(K@=2FDA4YIg{zK|%|5^#U@Ua5#HG5&kJzZp?@T8y8`?{gO3e@S zYIMfCk75(xgHCze^By?$1uVd0FORAhtr@JI0sA}VMAr7FMAlJZ+JagS(0ocGHZ9V( z<%w34O+*?P?p5O9Ph!UbYAbDFPaXDiFR&B;X9sVu)iWjdtQw&8*d+>@kp5raM3`~jiZv0_kZkhg+>PFWMbLOxPk!0eSrFjNwYeF@{oA}k;T!qzX6g#)qA(p? z_*QDP0(Fx`E95#4(^$IMUcYX&8H(g|#R1}e5LGd425#M}3DU5upd>W4OY9pjEG|2T=9P&vcI|F|AyrBn=5{E#cx^hTUPw*RrI&4_)qC=|6L1I zJMr6HzcDU>-XeaO!yJliWJ(Ew*#IIV#T(sjQ6p+t{boQE&&qs#F!_Oh*U{ zg_$z-di8}t^G?46(rPs6rf|FOX7=y~xzz*bkn4Gfy*z=jUmTNe{7LLQK8Tg4hs;YKf44`ZG*#!6cBB+njDaEnmQG2i3zJ0dW{h%; z=2Z|^4mJ6@Mj?BaJ8f?osrl|+V;c-Jh}=_-o(ipiJZxps14F00x1KCXZt5wIp|gYR z-;XgK$QxJRLT}Gkx*stk?WTKZPP=uegq}V4&U(-)*($7XmDSq7TV17_9ZPK2%u^G2 zIYDgUbZtCX)an!$Xad@9WAsYqpg(m>uRt}NOSbOON69k%jSUmo+&3IR6Ai#{^EtEg zI1D3KX+Wc)tLg=Mx5E5%d1BD^pq+00R}0^r6m<{TwA8Xp;dGRgnGS9U9xqx(jHgM4 zF{LJ`s{oJ=B{l4ZgWL7#l@$#L&Rl0g>I<9btwRR}b_hIrL@E<=wWsHl6q2HDL#cM$ zkyP@TE4C}x_+y(pf$~kS<6Y}*fvz<+R=8twjl@7p+0$(M-hDhhQBZw7{vquktg4d7oW=IwYB6(#I#MDsiD#1>YjiJ?3yg6IA zw3#W1*B-4u#m;eegIZ4ol|dK>F4;?x{`PwY=iY@Cx`*#&J$St_1E!aOS~F#Qr4Ev+ z-%%Jxj(Hs5do@D_yENP9Sytb+D@tp(hVl-H>fNP!FP|*W9o^E^?0j?TXhC$b*8SK$ zc^i{AJCjN2`y89CrQ^yPYLps`_NE7Pl$EqSYbwf|Cnats$C>`JI1TyA@)U$VFGpUQ zz34GFB{d8TB-=y^%xs?XsBJd50Fj@es%ZCUH3UNe5=>25zQVi(IffcWumuh7e6JRW z&vXGPAC2{$s29jbcRmB(qTYSh)ama%Uf9=F()jvswZZ8(#xow~D=RL&!mKv{aGsUp za~N(JjTQWnCQn#4LE|P0qZa_EYQc{~q_@LG3fMuQy^Gxa3S5vcgGPuRrdD{Kxu7jt zjhIGH)1-u{qBW+Qm-hMp9V7g2{XVt({C}k~{AQqE&zHU#=vQ>4ZwC4;f_{sjUpK`s zj&gr}QG=n23tJ%*c5yt?lMR=LN?WmpN&4DYDPc6aj$4?U#}cj?W@Wa}NbsXiY3z#` zLcszomAM+Z-=Kp=BzvaH?Ju};d;`!Z1ck@TPh$HIdW~2x&M^O<_Rch_sWXk^Sc+6- z5yEDqq=>SGMG6511CAhzr~yG1L5P3|1dt*i0U@a%gw+&fDK1202}z_8l_D4tAuOk* zRs|9S+3rOYK_sytSBY`1I?g%sbtXNhbA}H&$;bEPee&de-uwUme@bAY&Toa=S><3; z;GQF~;l^&~S!QNUI&lXX&M7g2$*nA4`>WFDCk`fN*FJl}^g9EITS=-`bX>XZnM4hS zz^{5;t1*+QX~Mv4a`k+`vZ=9%9%BSwu!`-hhtSN91_F|v%e9pRisIo%(B!5CNt9Dg zm?#u>%pklppX+UUz|qZ!zvc=qWJ`@H`-W0>su1z~3n#1TMCYAK#J`bm=yL`#&~*Gb zp(Ti7GzA+)?v7*Ihb%a|z=eD}wK+XRKSwP-){s{-3)3o-_CNt*8i2JGrVCqudjZ|Z zv3J5s@v~m8;b6+d=Gbxc5L*&rQIVF!;1)+(?gC$YDLA|~R!M=(aIq*i zkT0LM$NC-CG&wSkQpF=Ecl*1-^|N#3H&E_6ESY*)c61VTH5!i0fyRDMSS68uQ+;@) zIsRj;Gd)-m%IuxH1x3f+&jt|r<;j{^(4Cln>sf zf6MvER|H(yF+ubYb>*1dC=1!AKK*5rRu(J2$O;3f1coQtG=NrWjG$r@c;eR2Fuwy) z#MS_}g%Q)H;e-%r&4)h=kWL7nh;7?bQF%6&TEj#GsoJT`EqxySi|CzsPIAy5@eU~> zPZE;WI7&dNk^#Akol%`6GcjiRa^qNNocrAg1x5A1BA_b_gncS%Zr}Nh-rAoK9UgTG)(D+qNu1N#n z=(5TUd%%k9N9W%Tg5sD(2J_dUwD6{~BqbasOia~uS#kc^q1LK!6EcxS=>ooe`^cTb zD4&d^v_=w5I1#M9BYh};O)Km3PcFOSN{xMM=1okKUaQq;@9960$iOuc{a%-J`TN3x zqBk`UKV}90AzQ!NjHYbq(`ND`4gWkl|HW5oInway^ej_n5$SX&TD**d(wIbT=bs@O zo50l-jpC8KWB1(m4cbIUR=t`6^-5M;C1wJyTD0|62ivx}IwBqHuE^q8vG>ItDVT5( zEN#wTqN%uORKa&;y4p#M7^^v(F^ zY2@GD(Wjx)Vl)1S8-IMn!(WqY|Ee{y>G_)fbX;MFKwF|T(@?E4)b*nX=nsQr+eI>Sz9 zmu)rfl97L-d$dp8IswDj_e^b5SGaLl^k7#wVW8Ui9Ih_thW8m?g6aHls1L!afKzAU zW`)~tG;zRHvn%cc8bVX1%nADQGT0ZQn;=oFhb&!hL)5E;bofC+E!45%7#JgT*nPt# zMUjfZQ+diZyqxq=wif%Ubxai!qNM?8kk3P%DWlQc5 zzn7DpdgmjhMD9bV>wwJgC$xGQN~*q5J@VlWAAZTpmLh}hmD*20s{2Kug^6O+?!hHE zMrw~Z`*r&DfosY6M{{RY^$0u^2^m9PztkFPj^BN30E-bj{n4psAO!8syE_%v;X7=7PplnhmYpOpDBrJ=l)tyoj;^~ZVcLp+=8 zxiTE`R52X-zc`^V(}Gf4-0y`KEz)#$MzNF~dOgZLj$aW!Wr>%8`U(*{xC|65y2V@b z@rVViKInMdAk8LeX2ef|h(Sueb;@C!QuyQ+S?!kpt=4h1TmGMR%a0efA37&j0h$)! zd#g-g5rS%uo*Z=QwX)|*N88%s2sp{zr6b*f4km1zA;S)2);+Y}EpA~bH}LPc_^Uzk*r!^VQZjy1>rUq%9JpFe7&AzB;kDo2CL2$e5Pu z@bgr=1}L2G28VmTNSH!FyB3W(+CZbjaz{|(P;VaQ9)7PdjuRFJHWF6$ifo%%84l$6 zN6nXwyjzEwsR)lWHY(!_sPfb`!drR{M=d?WD@H`S8>&{(TcKwzDqG0MMoppCNwnTw zQRd}s71y@tA;lK$r|KjD?eD6dP`XLRqUG$Ry)-0*>f~Z>J+yg@l8-_5P+>c8=F1TH zWTrh$%vh_vu2jT{j%?Lb(d*>TR(7f14IB4*QFqAuzHu)i@4zqH3sTU`64u{_x`cG> zQAW5i^yAsJzcyje0#?Cqm&7{5Q?q>|z~+?M%-G6Z_Z5tA%HV9Xj{WU!=S$m=o(HF2 z8MaK`$@J|ep~bKSWVm2?YHO8gyGYss1Q)yUC%y7hR4L<|@m~<#J?=nBWXmp8UXX80 zOIt#*4O<&JJBJe`zg^C%qji59i#*B8WX_I^`j5u9bg){nWKo3_@m}t91#jb%ha^Pz zB&u*iU27R=mu8F6J$B_}MRVARtpW9@ZiL{}5_%U;33BCZ0}Cs>^oTCr0<#oWrgn(v zes0Rw{sW$a*GThMIYp{Pm-bfp)VV8W_ld;S=e+c<%sf3DwhIuQ`(@h?zKooM_RP}n zQW!^S=RB*_ZMFxF_UOd*S$9S>-8NH>v-3Ny-q(aEo%3fOxW7p^?v3cpK7l7|lWuZN z0L||NXDnosLc$mAkT{qs0tr(#EuEv2VIc(}MYE%xIJiWy< z@je@6zw$_7$@E8pcbVtIGrA!jf{Gz4ol9|J(YT@}OoZ7+FX1%>28|-L0^d z7uX-w6SS6A8y#vnC{fFdg3)bKGz?`^7zhcS8UGTh04#Nh)K2w6N3T5>SFAx*3TFqC zxFOgw#hf`azKs_=tI`l=L|%!38KK}iuMTY? z3C1vjtxK1`3Bd?n7Q;VmlDfDzPoi&pb8xYechl(`=oG(={(bX}WuK9sioxL5+yTrT zwZt0y_o+6rClktYfy*|s_gBkse^)DTwE`npeY&>SiK>2Z-!iuZ>st_gteJulS}s>7 zl*sE!-|GA-#z>gV`bxha^QLzH2A`L)s})#`*f%6`F*-}qenhZ!;56}L6~AA?!+on? zY8sn}ZR6%OGN4!>=UJh|{pxN@!*iKYp4YR!Ho#xl{h-<6sVrN}Y7dmvzwnxWWgEfa PBCDVO$3OwhkU$2e$>%V2oSFBvMT5QeQb>iR`DmNmQFI%x<`N|cmR;^qKemequ zj#w$VN@~lVgR7-&Pl|25AhY-K)x0&ThaT0++O>1H>72TFW$ijS`ArInYTMO!XlUx{ z?bA2dZ)kGZ)Xe;dg{8fNqm%P-7uVB2dY&DIOyZQGD3Mu!CiXWF(R6ePCT3u7eWYsq`{_?V^qqD2Kr}xdUm(hFI}8k^MTc-_1)B%xn3|l`B??eVf;^ZksM!jrVP8f0@~zo7k2At(pC8V*fd>KE(PJ z%fRBTkVIe+@QodJ6A}ONVef9I63?9g$m%~>95+|6VO zW95nL)T*+(z6R=$9^3IG)q|y zD@XhR@@M;7x$shAqx6~hWJ6&~TC^a1gtSap<=jrQ<(k-ZJeU`!u7IMLz1ea62y%Sz zQ~w{HKh5n!O>5nhlGM_A&?wl^x{A~mFd`3cGoM~2LbUFq4V9htb*{H#vd@>t%2n*x z-`migzyI~|v&L$bHn}S{UU#^#PNOEJN^UCMyook~Wqnj=kk)+pIoS-gqw!etX#6XK zD5amuJStC6v|0*wuphqDzgZ`fhts8)X>$tpzrOySy{2ggUsJ1*#5N;n!BM154Bl3( zHxdr5Ak`&vorSC6JtWTI$TpN<*7td#j|lO7C<)&D2qhSwhjX(d{E|syCQK}pd4?=p zwID*^aHsClf8=J>R?p~(5Q%ay8Y?~bcan~5XP~y#@X$ZKhkUp*4qd^|{iR2?-)r+d zPsDZ6RiTSJ3d`HJ`73?jp{{titwrux*%vG~A0sP59AqTpp{uA0F%bgOXY~6giR*dV z2uEXdM2Lhl;33=a)VaAoIW2GgO^R^Y2N43g$Rf>BdKbb_t|O?0joemP?Is1>IFixX z`Q|=VS%ipD7^W^r2u_I*ta#xa?AMR&BE&kKTKt?6R1fYfx%fS4wk5ys40%p0ON3xI zONtP$$@uZHCB;Mwfn~g|Fvj$GNg{-lD*q=DV)WJtc~(H2EB0~)X#*jh8L0}D1r+xS zoFEiM%NM)ZSO<#2k#Rh+2GTM@xa%W&JJDohz}d8`bY5HDu}gQc#N7l}b9uOi^z#wP zUPGv~5oz{h>jUJfsrz9qP%w9Fa3M`($te2i&uT!C}+`L5z#zQgF0PZ#SL#g4Mm%k}z? zqbSPQ-Nbq1qjg%b+zb&S4gJ@JZ`WTv%a#*`#+i z{U5HnF2dGS=C|X7el%4O8cG!$tKvl_6#96mbkG7RZ-`p-hnf3#(X58|8!HkIbn7Vx zxE=1E-yUTj#fdE7p_o@q^>Qz(diSlqYS6Jg*1K{bp!&}8#2tSfT8)thj9LZX?dy3` zlUaUGgzzI;LTYzBJiHYLsq7Z~qAH7|7>OD)94IKPx-&T5_c}+IpYN;R7c@KG+f#)- zQ*%@5$3g2rPKnS>Jc0FjR)|NsGSv0a*vAyj+q9l6w7zzAwWr_U>mJOj$vyBdFK5s8 zzY(5ZMDJ|;h;`=YHuejx#GR$5BB*M3&*_LP^$LFQ{{7X}>gSxN9Gp`{h~L|x_Y#WO zi>+wEjv>(^1T#}rgvc=lI{Rv&cM~v$xL6WzXA5>g92jhFy(#e}8yyum=qEzRXbU_d z)yMx%jKcg#V~b!8e%VWICws8y{$yC6dV{saovvYsTtqbIzPGjZx^tv&-{pHYx(RvN z+97VA{^&Qtk9NX8eHI}E`%huNc1{Y7kYyLrglh<1K+9isiV$}g`0?>SKeP5}9o)i- zW)Xt>As$!=4j8s^Wdn9@3!5yk(!s%3gd_^(k*&vprA%=N3p4+NpxTy{6Jh3$?l=vy z&0Pm(Fw}q+97*e2AwuN(t90sucQ6bQV#Dz?IOv-XG?_ecT7)>Hq5%9vIrwx84V+52 ztn3J530H>wgX8_P0(_M#1?d}oWbh6R)sJ!_GuYEwjfN3%bU(gsC5{P^mEehL&p=ti^pm*atrQG)Wnj5{qFmGIfjwP zeO|lVa1<|lgFV*6a;zPGp0UnR%Yh%766(MYx-)8gq&llm zyfC&IKkRv%tH0$J6{L18=K@q2!%1#iP%Rd#1c{sDV!|S5sPzrxJB0aQYZGROv#khm z76Nf?Udzaev%O>yOT=b3vKC(LyTm1)=iw5j^^_vCYQGr9UEW0~X^>aMHw>*M?o8t6 z!}ahW_tGPOjy1|2I7>BjQqYjxcnE6UPNJ+I`%M8iB8!hrj#MSp9W3(;9EZ2H6I}}Z zvVW|ZuDU`~zcXUmjoHIjlbxNvc;e{9DX;bYiuri?Se8A-5c>FV&WEGP*|W(PhrDqz z;?>dOrsN+-d^dS_=Dl>Z%hx2`JZ&JhkDA!x*EVu?K_+nhq~@!K&{?ySESvpj#Ma(C z9eA{NM{TPn=j_e!^&N%#2#SvC){W>UpOY6wh?7aN;;S(FwRlNmHKJ_?F@%FdPGUFF z6$Ls;OyB`iefo~NHnJGY1WF=AbW`6*ZLVUEUYep$qym)ARUdg>7MgzoVmR>h<4S|A z^&3%d<-lL1G_#9zzgEs{n9PQs;p$O}G@rXT-U0hAx*oyLv^!EIvK6%+Mh^-w)+lE7 zj}pASz=!dUDyCg=>TPf}CiA4txbpFp2E>guy)i^9&j8-ZV5ADcxc@LO?Wgx$TiW#) zZHijCg(f#F3qnn>4Gnr)y=7*%2enHvzIOG8QnrnKGzhWV6xy3_tFc(=q$pXk*3zRx z<%||HQoStxRmm})mNCUj{>DdxcNvdt5@+p&w5vgVOhFm7Hor=8t?vH2Z<^-?$M7}@%<)KhhDXPm?okwWdaSN= zoiE@>LD;y#4htLYsyWQTYrHsV&%maU+sB6c9#JhT0_n<)BZ2EL zZI>DEr5Iuzs8?S0ESJ@E$WL^7rL(EQK~AxBj||1|n(nkYu19xK+0BAp-mP0^_qx}% zQ_sk7LVN&g+d1=t)h(?_rGBr>zE7_|^&S7DeXi{NHSzdu7NK5VP(3}GZ&I{& zok>qT*H&02Q^&XI;iC9`rU3r%$G}ZF_$=W3#cU^nr?j0gRDmx$WbSTZvaL z*;q7b@IES}qO|iBp=`p$&pF52ZJR&8YTj2$+40(^St5hI=SIAp0(bO~W&M5 zZUEVAK+5tel0-g35FsYdID;gMW-UU*;{kk|jcc8qYCZM8aN)G+omj!*D=fD&n>33e zkG_ptcnffO8(Nygk#E2X*t3E~9k&-@q&GBsUhya_hZbxXA%IAwgUU=`Npe*L6_ybp zGPnWkUEuH5O@asRS0wYj_+SXM84ra?Ogeaho<>iFiVzi8_IJGzd+D}Z6l*{qmLjL% zxl!aA4Xzt=tAJDo%q?N4w)N`{;Ef7lDG|a`g!lzNLgteM*RYTy`Lh;@l>|p( zIfcNjr9RhLLWcZI6ddsp1^KjKzor3^FokEE0J4%#VDQ98Q1JP$aKz2Og31;iRj9-O z5KS3w1u#@F_U$P~@C*7RkU<_0l0}HGU)zNRaUujcG!9k_#KEV5NWeO{?PV;i;sgi| zL5(8BZDX(=zk;@MB0$S#GvD$wF;e-r<-;0c*=L|$IAsVV>l;J}fNkN(Ad=5Xu-=2< zOYCg`bZ-bm2;*1So>x@(GU1j8v5~$9e2fGu5?dugs4wF-!@tZlVujWuuQ0wQ*Ik9Q z2`V2Eiy_(<5qI;_F6*KshZlzs!cd^?BuWnc9>2j!Ii<|P=4*s0h$x#FIUCrbBHG{`Hi<+l3 zx~`mCtH0LenZo%N^8^;p$h3$|bDkmb1I5+gM6*P6y{46H zG^^cF&1}!@vDT|EwPFAcxjOH46GGw^0WWdowi+IktjQgZI9sW!uc#r&< zE+J6sV6fdI$cv}#;a6}c{0b~b6(9A85c2I+fv`ZBhULczwkggOI;RPA8C>Pj6s)%! zX^nSwZU#qLYh-oONuJ#T?6R$rhfdoDt>PYV=&XD$iE{4Bl-P@mRm@_hZLpHr7q-&B zbWD*pdL-MYpf{ND!++*@w2%?9Ai-5#n2CNnBtp2ZU}uEOhTx#77BkO{F zxmhwDd1mzOl{TASkGC_~-cI$W{JL{p5>vnu>{F4|;%If>I+lMZ#xSGA;kr*}^yrTI zh01T4!=F^bU~J!U($_CHNNftoJU(Kvt>vmqm`d5O5q8Q$1L_VGA;jfjY0@+)p~fjs zgjmzsPwxd*PilhnxmlKAg@XB{=@i_e&LSAF+|ZlIdiD@_k;TvAV}Rd4aewxs-^A~L zkeqWs$=Bi7=?Au=p29teN3a!F3X3Pg+ZQEJD0T^I8|Numwt>+4@zM z!2vECi{jan>dZZEg6Gk1V9cHS=0Lb1i&)?SXY&`WkieE^kpkV1WI^NTSN=)(i6?1J zoHYc+@X|yG1L8MR`<3un!Y=Fn;1b{tfTvn%;ETk5iU_d>xQ`p8vYU9}a-KfCg$UBO z*C-%5qr^ns5adD!ltzBYH;yNY@%EejlXFl@FUS%;9rfSi(f`U&{lU@wAIP(Zt3u|Z zWdy#}Kn;NNTg%`xSOZ$efT4R$4*{PTgZ)5Mf~17S<7K!Xv@ zcuV>$4~>3v*4xrxSua825N|7xdm2>4V5?G(f_wjArvF!6I$%}+W3W`9Pg`1l{$Qra z`Eo75BzS=~i)M9DP*b$mm~Ktm+gnt8PRg7Pwa|KbuhReC zEf00+3#*ZP*z_&UT*8L!Wl4=chCV@xTM2DA6Op~ri7%Y<50NWMt{u9*f1)cobizhv zBt)ZWkDcGR;f}k{%jcwD3B)MEqk`qq+bgm8Wmng=H%&h5$Ii#(l-FhNXaJ zJfOD<9~FrZXGj1iogvlrFCyR24tyllb-*2PBYDvTmXZkR)M|tk@z93Z26BZqBU;xQ zXUW@;!HY6|2o*(;c3yLZvKp@umqW_MK7E7nX(ba@t8a=iC9K$uacYT5M$7m01W9-V z-m}*2n5-Fk_*ZuSKUjX5V`Be~b^nfa|BiKkkAVLj>;7S^6N5B3=rx2acW6HN4kTVr zMhe`#cu_|mLX{K(eb(eTt(!(*EQi+(`nV3}!U{ZciU6x}17NS2NX2n2xhzs)gPw%y zv1>C&tS#LJtn9xeeu}=%R;ahoXxM9cK4*Wywro3!-JaWOUNeU-By(mIOm#aJ6lL?` z^Ua>?Iqjxe=6IVuU-!nhJ?4l;y%Y14PY3JdM8US=W8f2C`{#xgY=b6H_0>$VX@xiX zyTOsVGmAnHY<{^;s*@-owKn945TpmBuTsyQ5)q#Ps;dn63UxAO=0R4q6>xKF_LTwL zrWhiG0X}$dIq$k-MH7R)x|=aNVk1H@da;58bHR6gRRV#}(3geLZ&9q<`wmhQgnuO` z5X(~zz#;_596qa|xKX}CvpfoEXp#&craIpJ2~+Yf{7ALBs1?K`a5s-C*!D$b4a@=( z$?k+@d-?18zVNAnEevifWHmj+%@!fNT_e(AsQ~CWmYX9?UlfPc@Z4AsEY(HVC) zO;C|@azxo?JxjaDrpo=sF3nll9ToZ8=ocBXo-%u$POXRy#!F}R7Q{9P&0`5!d-BXB z-Bv}v(&#w;YPD@bZFhR@$ivEe_j~UbE#kdw8%i|~DGmKbsq=rU&lynwPK!-zix7vi zhP~iz*fhq1JRmCm_`GwBCH$=UA1R%^^r+#01XSO*TqQbpq!#st%uRO%$Q-V{xAmP;@6HWYuksOsZ$q2L5j zy#wAv$o08H=WVunKuB|`GJGX{P(Q8$?YrcJ|1^zq>z^g!f2})CisPZ1yvEwA-mcVS zV;O-)6f-+3mA;vPwtdF!ZA8mY)(pf6b_T?&C_oWDMK0cbl&M8_k}_^_?;?v|^<`h+ zM2voqFsrV>}o}sAgbFiz#wbJ$G=94xV2I__x>O1N-CKqhK?&d!9 z+t>iO!QY34urk>(vIAlJf2m?OK`s;`<}t5#T0L;MEZnhMU{NCQZL35j)kNm6f8+wW zaW>=2DKE6ukG2KLr<-+jj95N}a0P8I>fq#5eCyhXww0H+;d2|Ppq<~#3R%n}ZKqZE`(ME~#-(FGiwBv!X^f+lf2B+JGC#0(NV$4hXbIz>2bBoz0U-{>z^xrJyE8fPdp{v4@ z5j?0RCH#BG95vDOAo(;~^6uMQ&Cv*^7oEQa9}}V)e+IH9RcIT(1j5x9>_kB}@JnF~h}_g~@|Bte43Y4WyZ&!2 zM@x%+CWrgExe;HH(|V3FgFCYE}Ewu*L5z0(`b@ z?7OMve6*y85|{5L>GHHA&$7Vx@v$6pMbLthjk94JKCA;B_1V~GDWZN<;z?B z7Q_5LO#u4-ov?s0c1^GzP*`!iFQ5lT2vX+Aj-fe=$kil{3A89eyPyOC4QtzsE4yl_9c+T6S|hE|_SDJW>jxWFY_ zK_@w(g;y3?7j{*1jLy89+-<#bP^Im82`q)|bAuDmFIojhNGQ@A`cIac0)FRKf9J-X zkb-TfiYlQL{xTW*88!yBFMR&L@Acbq-G8SHo!f{KJk>?#1_n3%9YJ+b8kX|ILC*L$ zI(|caAb|rpni3mbMXK`?=K1h(-&pP+zSB z7T^U69g)%y9R`H2nHE+W%4aFs`GJNGuO~T$5lHv8YqwPmiqs4mENrAHy7$s89VX0l zqDzHiHhXTnkL)PS#+w|f*dycJTUgv6J8oaLrZ>+`!gY7iDud!TXRQs7CmT83%dq_R ziDd}I>9)Fp>7N2JvSxXI>zD>yYKsUVN%9Fm68HANTgPfdh|9F#3m_VdzNo>olv2zZ z7TLsoxjWnS4&Y=aQhbI>tOGbsDGw$UKjq{RjUX~d+1%_|`&@HHyRjmnkl%d{ZfAQ7 zEJ!ZUd}tn2b(pKyTZ>FChsgCRGISn3W=eOAF6X;%q0if5xPf=+>h>}po{hBoMWsWM6pMJL63~7_8q#|IX0~CMM-5PTQyHRy{jY{*C#v;OL_GlAR}t8>QFz z+r-KpD>&47|3d=BvXt#~z2qS5naqTeaI)Do$0z0=mcM>{!xQzk;;DaAu0_HtUPgJ% z)0)r+C^{Y+Mh?8C36$#b;G>#Zc_VG8BV zm~&Vqy=Vj(g<2PEq%y*C-EfnWa=@yKsLh+@RMp`W8;KaBvay<&cRxdCBK9_o97{h~ z-F2F0oW!w~HXW!ImJpG$4HRv1G<};dys3k(1gVc$52emciycvs!bPd*cIpjSN29?}eB%lD3%x3ehih-5= zV@_2s^BYSCCk=Cpnh3Y}XFG@>6BggPHd3AF)H%mU7+Oc%&-HTY$m=4?0=B{n(qdx! z5`1eS8KA{sIpJ1=VeGT}ZqTg;eqUoe(S?JT_U(%ks4IS$d{_1&4=V1`>T$8g@ID4TywSI*x--|s@Qotj zP1nL9`pK?HRly-Hqmdj>mwm{MW2GhKZo*2yk_4tjn_#C1v8v)33E>+CSMvgy+3&<7 zM$oc?y*HnH0LLEFgVU9hjB5+T8}zO zZ98f9oU~MrZEZAbj++&BF5I8Qa#fFIoYBDS&-bf&wWlz@WZZS-HSg@myub@S1qY5Z zS19UZSJQB%gerUJx-safg#tN4as>NYV-=oy9A^E{8lnYTTXU#x?Smngv4srq{F5_Ggx(I^kyt}Kl}?^msbzDe!UbhU-~*%9PP4C zdw4Y6%Rt>y*5E;`bnI;6u}03ra}N}HUTLVWIkU+CVJpW9||BzVD=WhJ^AZqz`pY&pp>{o(`EEz`I9eHuS79 z?hFqO48dl7eAlY`>hr$ou(=58scw}ph39PENn&d*ioF4)y5O&jmBtd2peP>ME=(vOfdtU= z+n2iRMN+@O`U7}%4{nD0t6<>zqXU_6i3e$T-~dNCD<0l?0_yeXs3b{DfEF3u0duw- znPMX2oGS-~%Gb5VX4_EiOtz||6g+PzxxhPZ1-w7uOztA<;)6Jjk>WeQ-6kuI0q$D< zw;ooE4h!}9;?P>sRBU9M2(dtpY@YuV%+3Yn=JZU+N`&}PhaV?GbS?7n)IchB6+C;3 z^rkKgE`H4XcoFqg5p)k-e}faACL96e_#CnjQ^NjOz@L#PUaACDXF!6jk>~5zyQ6?- zh%T8zfmVT--j9NfkbWuXb^vCvJwsR`1Ovn~ziAO7fTs^&=DPGn^y0apMUY0fA{WX+ zK_@}bO#CGeRp?RRhpW0)I7#f0t4{GwRa zSf7ICkP_J0;WLs=HK_PGzYC?c>o-E-hvwG(ZTl8*NZzEc8;PKA!n2i+7a@AUoIOT8 z6c$YYvmeD4Ar^OiYr%jks_I;aTS)JnZ<5}u2JEQq1WK=g^x2%}B}{jjfs1+O)$OLT zgAp1Z@JKy$72(-PB~_q>hQ4P!qHB&V1PIjdKP;jIyBPYzakbA+gNk$?_K_}i8b1XF zWRDM6Bqh)okOTQGssEA)@s`0&C6K!PS_MiJqRC?(sy>OVIN9e!Wk1JrR^PfW*xETa zb}DfeBsyCm7jCCT*PL?bNP9)q)9!P|JAFvf0^It}AwsHSo4`EZE#=IbAL0O4aOaP8 z+6*G5i$1`aN$p{9OBw9ta0675KhEH0L_|%IxHW>IE2!1;peE1ohFKke{CND00I`l> zOvBqh15LIgffe@e2X$tkv-^R#9I06Dxg6exW)?|q7txRE zTE&T&B(@jRTHU@acr?wdV{pXrDfFm7fa76wa1osS&L%vSlyiDFwp>90g6Q)1t7L3{ zGgKV8vv!LiN%RA*;GSS@qQw`LI1kba!B38S0v8whFq{3|?9YvxHRv!dpN;N8^M}G|*~T6T&)xmJ}SX<~?{`;0r5t!{7PTq}6F- zZDMy&G1}bE=oqquZVv8XZ?2J&Rd|Zi2&W;7hh=eFjK0Kwa7VJj^q%(o5W9wGloz%N zA!BR$n-S{FY_Xai+yzbh0sU@o9@!MRm@-Lazx#ZU?VXP!koYMCq1{cBt<-^pGY%xzYMBo1Ysq|dPZEXY}x{t zkg@;VKji!uSMd2ehy*v2rx+qcnKn1``D@x=Ji%2lrU=0Yg($G{LZ5)>%34r&`GpEV z^TYLCaDJDuUoxm~rEyvpx0eqI9XV-%cN4W}3-(QP6<_>0UPz-K9&*BSFOyCa9oy%I zAWM2J9}Brh2Gk;>!WuzONCoMX55AA_77T77eF&_XbSQ~igau3e1bB#Y5_>aOgedMM zL;5yQoF@mHByX(OTTzB*hA~(Y`nHfMWxTCkb~J{rV#+ON7p51D8O}E5`vhDlen&js z0joo~3KT%Dm*hcdW>t!>Hr65mx&HlsHo*PA=Eb!}!*;9~OZ@ZSK9i*cVvzEP(YY@y z`ff;%OR0}k?V`5`^Qll4dnj6O0C1aAmwrC(8d2rgts7o4NqzjLukWo}=xFfQC~ht_ag1*Zw=a+%@~^&Mn0dta=*>JqqYu5~-=+zke5npC zD`-Um-|R%ESP6Y#CfvHvWt0XqqRW^v-|Ff1b`d>|dKcjbHi)ICgGk(eaq;#jmBd8D zE!epL)Cw%O0}>M8Q;=@2FnU_TBiUNIagLp0$srnxKtzz3=v%G z2(b%PvSQ=EHE)eo3zPxqy){gQ-P=J+UzP9(c2*hSffd}(NT`!B?~k2z`V104C{$UV z+4{Def3OBvl(#N2W=MkOTs+Q@4GKpqjTvu&@NA_VRW>={{Wqs#TfsHIyyZF9Go~^w z1}#t^u~G3~GP6y4swj+9#Yyr47fAN+HqkISS(oqqZW~R5>p$EQ3?{jx7?R!Kd#JCezfMsMRKgdY zkiV9Ml3oZfX(3BI+1wIq&0T5@QQUS^IdE9=*eC`RNR$;JnrpBlasbtd!KZ1A;YgK( zfQ1i%%P6q#ud6%&mgkR3gW`hdQH~QTH3G&;m%a=%jYiT`VMWz%&FgnZx!@r;1YBW! z4Ov>b>KPN@J~w925Gw9x(zlj@5}+a3RapWg^OuFBTHw>+jRH*9Xb)`}w}j2OTzRWR zA?R6-TP?hr+ZY>sAZ2fOl3R7f_{^O9uBHh;g$Jdj4?HWbIaOWbbo6*7zYLI8zvo=X zSZcQHyI3y(@OF{JNZgN*mI#p*+-r`yc5=9g&8v1_=kuhfopn;<(5GJC-M3GN6bw9= zGb%+&5lETGj-RM99-d;XE6`|^xZJY$sM@OiZ(sYSsysLJwZC-nTFQrl{EamBESK!X+8mFRw z;M2i;w@Ej*{s7~(n51XkyH54%?x_&~!0^XuQ7zjrrfd;H&PNV-mzc@{C030DXm{Z& z2YlZ(RhhH(%T$$)i+e=6T_>fwyn0dZLuLIv_-O0MNYv-um{X6uf$J@m-&L ze`CDZQ9nUL#jA&_D zEH-g_?I}(6g&U*|+#AKx{NRUgvN3ull4icG*UA(h#aISf)PH`hQBtn4>2;7FT^-}5r&YHquheWK+1sFa8h>lurnfxewaTo26GY8VB3O}+=vHnIcw z!~Zzj04nEdS#tRqBRR%Qw)=csJ$l9Ow@)Wm{=<#vOBqWSsX<$WutN$O{}LvW|0e`z zm6@d^@-58&A+)lWj7)#jgrMI}GYZz75xU_7-G7N)=FfoC|Mx-9bFJ@r@^J!}d#--4 zTyIc-)R;a@dK3J7h5h56proP4?^-;A`PNo8xgTGTPW5K?%B6qR!KMeUY_oWBJV)Ml zQ=|&3rIUH=o6MM12pr zbNlPV9^3+~&|@Awii3)QC96A(6`)+)w|rX(w~`>GG_?A-+i`*&$V{_fNhmGU=bpP? zSU5Do5lf~PbaA=^f{m1p%;T335?&p$;%7l2zaIWTswZD|b&ji`ZXV~O*3Fa}YY-Hz zs8Y}dTr7FRytTPoPdmo5NLTSTN_rk04{uJ?D4koYWY(se&~Q~($MnHu1VB1}0LuCB zo`8j)NgogV1p%M@zYdp940&=6FB>+CS z%o47!4!e{=|Br{jccIY5eUZQDdjQsA^=0lec2(lMyFTDrJVzqLSXgm^YT!Mh4i7^H zZ05wi+%?>7`t$ zz0V}M_bif^Naaw!$>adXnF2tY6G+_j0=_}=tDnG@%jQ1-{3Qdvn0Xdc|^ zRmfjZ{=Y(enk!qu@<8#!|+=N z$mJexCtPvwU%}R(k8%6kQ$guhLao{)`7gHz0=rrT<+4iCE~Y;^Mtuiu$4xUb`Df9=V& zfKeE8y1l9;Ni_ik3e3WP-8%KcKKr@hmQmh z6;Aq}WLtqG5)bxf8ht3d8eBF$Gm;jsvX`D^pXB(wYtCP_dnq9i$!v5Vo;~pE85sbL zN3Qz&1B0M~VV~a}8N|!{hX)d2mk6h6(BG%OSL6PFmfkNJp`0riZ(I4{ZSzJ4T-zg8 z3KZMtb5s^O9Xf*jL6i9vT_Mh@Yi=?A)0CdFA>3&aJJGbzG_mOcfG-7!oIcKukFkfZ z%Eq-Wg>7>NvKp;S-(Za<9g3Y4 zJKjb*Dml-wZqLyqL^3XgGg+Tfy2o z3t&Wd`>y|(ec_tFZl}#Fu=8k)N zoo^VtMFT{T>u%OMf8qBvQx5&@B(@!QHXPs}lc(v*kZQfk0eXjCPM{4pH6@ffQFG}h z-PrE_Bb}=Hu9X9K{j%wC6l>v4ig|ER>xzl<@7}q&w5-mN;ODCqq_my}=;=JE^YHy(mFJW?cVQB+}kEV7kZ=mNRk+L_K*z0Yf+1{I){T* z`f4oI8LYjvAC@9b_bXM?tnT|=k_)2ig4UMNdWn!@J$JddgdmcPJLGrt5$FRfleZAw z`hbfIeCORh@P@&{%R@ETjRMy;ffXAa?;01cr)+Ku$reu-M&4w{S18-R(07hBG<^OF z5b*f@ue_ZapMKc%%3(*1%=wBP9W07V@z-R(Q${rI?gF2V{Fv(}ZJunsecCBw!aneR zYvb%LW6td=6f3>p#an)W$ui8d71uqVu2=ER-FHt%MYG_>8B(7fbSV{?B^~|Z$4Z}L zbt8dC^>&QFN5S+gKK*A1|mO>IF~ zP$H+R(#5%jjsf7B%EHP`etBZ7*aJFA;f5#eunh5gZehwdHu4Ms3#(mm*Ky!gCBj>M zsu)TFY$-%)?5*Kf8GWhk1+CT2(G0e77fnfCuoFG~Sh%UQUpY2*--V_}n;Ok!59LZ_ zDsH;bMU5?sj`4E6SQN|mJyu#`d;5p?MYy+}Wm5yi4)cMjx}2SN(>6Ni*WS#H*eQ1* zi+%B^oMT*z4@YNxiSpI9S8AzLH`$B`4?XV@cIpezZyS6%`T_Up2~xM`4$cMaxxbu4 zC$WO-+AEaDLq*))y0H1GPkIb-LJ|l2lRxbsyUYVMFyXrTS%4?UZ_z+6N0E1?v(msH zP4&O~{7KGt&#DvbyuOZ%m@{!w0@vPPq$Ct@gx0-l9w*`RGf@_z3?D$g<$PgguO^4* zo09;~C<)~^svLOOMc46h&UQ`-*7jq89SpL$M|KkB)nhA3E5&$=lj!YF-+j#4e4r$& zJ@h%@^`1=RD!aYZHBCC{ImgZP)J;truPz=j1!wPUXJ6{|+IZoU(z1+J1?DD&3k{w& z&ovz{VxnYio}7-0u?(KDe6lx2@pv(`sm{Sk1@Fe}I9BgiaHwLeO2hn9wk9}%$>Ic`gAWHXO?cvmv-E;?y8;b?b8NDbwP#KuU)gJ*a2*5 zfen*YRj3`*N&Ye0RL1t`ox6!U5MZqMe`0UB*!2mLyskf*^~H64wtT|5pfYt9U6Jb? zPxJSaivflF##n*R$TsdI0nb!SDR|BBA34z9;!g7%e%fir{SsZt*x-UqEVU^rd(&75 zWz3pBO_1^rcEUCmzY4c%U&7etZ+YC#o zyA}1P#_!vuN6Y$R9Sfo!6jS}eZX}lU>*iag{c^tNWX{MQ!9jDK{KQy!@l@)1iK9+< z`{h}?F65rv5?9-mvmSHdjcoc4pLf=6`bFs1cWUvcQ^uXcU<=u z<4wN!4Ve8qkG&m}d{TbLcQ$9MPhpmOkMPRh8jaR*-O5NuARW%ork5No#uPbDWoJ9h zglB@I?>^Du$)1sc+>ZL2b26j+{k+zh$_uvDNR*;vf{+`$T_dR+oD|_o^GIt_rM_q4 z0P?wW3t6$k8qW!c$6!Hmr7kVsgi6G~FQJbMsn0z9g9}{=l*7-v{Ug^ymxQC8=YstY znDNq*=F%j6jd$?mubdN0(4ARJ5W{n$MTj4gIQz&E9!>$8*B`dAPUg3!N`V0Swe1id>3$WGkOde*NC`=L2S=C zOyGzW%D8WGQPsJ7XNB;96_?sqF@CQj7zuq(+j5WK1w0r3W4dfkRU(NEs+Q3YI2}f~ z6J08JiwAzSutulAkDa1aZ}_8rW@cY~cI)<=#pbK%<#`j52l{;nH}h6yJg=Xg6oxJDfKllC@*qJP0(Ihe29xjgHrSonM_!xWdBit#?W>w31AI zRqU91Kp`QBjd9YFbd$6Vx4edF{b!${MFZt&5#pyAjL+hse#qo-*Bo`@IDV6^8!|Dg z_w!3NY63A-{RR4RUtvz!So{M0-a`-)c6WiDeHV}CmA9$-dwt(MYIwNQde^hE#Z^JM zMYV(x&b}C~P@tz$>B(`c#yE5ENP^qZ2x+F_YbvGRS7jRy8z<24-1q!Jzbgt!IMbqs zlzh{)jklq!5LZ+y`+*TRJ)h&Ws`JMgKUSn6C2@vm#GY2K%U#Apr+mVtMS}M0`8j2) z7kxpB9%Sw!C+;%M|2~s2xR;j|vn_Mhxue40Z0K;>(X?Zi=fy9`Q7`28TT8slt*5x- z!YOYC-;MWX8?_ANlyx_x-=~vz6f|7@HpF z-b)P!5)5|qmhEIJ#ATBo7MQHHOQx52WEh9#4me+_w>C7m*_fF;^ynJ@!u_JA&D`4` zW^e3lRCZ37oq9~uqA|p>-ru-QFMnCSdAm|Sr{Lz!M&#x}n&(d~B^?eA^(ga-50ASN zZk#M;3!iT`^{oO8fHTI)TD9jYg{s4?NyO9Y@ejZ`ERmZDp8RN3&=9 z@2Ny3x=K`*-PVx7bFYoy1Kh!TB*Sp-GMQ^58C-X z);?9))=5(vRwmU+3$LK#`y%E;U1-I2OcTl2G~<0K-Vrw0X$Q*e3dVuv7u7jx&@jba z#reA9by+=lt}aC1UzS+w>7aut%<3_STakL_^X6?nn8Q4%)G}8|{&FTb1FZXkfzOAG zJx^&TGa)TtD_!{g4m zX>=XKx3e(a0-WQroEv+UO^yS{$7LUNx-_T(tlSNjdX{u#-YD=`XvFqvsu)DU@u;!7 z0W#x154yVf$@yWj&lGKzTX-FJ|L}}|2_cXr=k!JX!g#J4cd%sDrzno~mIrEN^WLCo z6RYa2A3GeCwJ-g^HrsT7Y zZC|iI6Q3yfhjO@fwQW=rWhdJr{GQb9;*ywVSy$chon|_Fi<}5kXVf~QdB;ml&zhP} zYaW@!E*lpiPVsOJC1mJ0gL?~{5iPLps6;|$kpp}NWDh&nGNNmo!Dc|vka51y053u!F@Cq7_GA$m!mXNmZpqUg9e`r5ztck}r zZ_A{s@!pdWbTQxTOI3GOCl;>N79Qj>?Vtb$pT-sW<=2O*_Y)9DN zwpN@7Ny0dXvl&xR5Mw3O*yx&?$FFv_=H6C8MNMToVb55VOq;mz(&A~VY&WCwq2slF z1Wb>yzD8g5al zevGp={AkIX3WH64itL#K5DQRY*Fr@A6b4sx^xgHIwaUMm1CkMhrL+l$ui{#a&UDf2!JnXo70p~5bG**Lh9 z&t0g{Af5iu(GsW<2Gwi|o+oZT9~!66BSpmLipiU=FzFj9X)7_2utRsy4p7Hcc5>ku zPR{a~=>=p$kiQPT9ZgHRg?}=x*m7Ml^;QVq?T!DhZCmRHO$TW5yJtR+#%egWU(!M` zAG*0hq(haD+puiu@+a*Tzi4B$-;c`;aZ}t(JXfCgMtQaEnwi^#eRS8Mla?d3@a0I- zRKITjvs-$xUT+>G?mCyD?pWUyG(2H&C}{X2=k~jkwlzPe>3uzETV3yBQN2CvxW*~< zs5+e7xRpF+m&);*$MW$KX2%okqJU(0HpjDNa?I6jQn%VsE#+d)Oqd=0pRIOzUH{P! zDmz@|3SZ@V)zkN+vz$q9u^TWh`Gh!5ESdO2b#^mzP=ovAMqgUJ_UgW#*D{IVyssdo zbIr0fs4(g+V?FO|25V>|;ahSOgEEWrfI@}oyq0<8 zOHF-~M=N+X3E{Dn|w-N+SYB-6c7vSUw$oJ`O-Oo)o-g)ejnKWg459j)J!Yww& z8QiMxyXVNrLBGfy6^qCe8maUhVYDIBIHIzbZ$>S4@maW(#l~0qbXwe-KyfbvXlqv{>E&AMIHZb4 zc$su<4SCW{+s_f#3Qu}E*D3`CI9~a3khlHkUa8jn$(l=f1@Eo~`e>$RKHGghfBi1y zW4B67JEGaH)|SEDhYNYK+wxVyDnF>ZmYIXYrEgQzLUo3Ixj%gVtFhbqCo~@6|6}jX z1DedTv~jyEMMXeG1cH!qK?DRu*@Q@1DWCuW*=3DLA%uvCfCLDnluh<76;QSa7(##$ zkWE<p!qk6^p#N_nvdl@|@>U zyg22Mn_PUfk9xmNe9P?|&v*(fFzt}^1KVQ6jgxz(o3JJJ2dfX}Eu|g~A^f!PWm7qp zG;Y_$KZb(Lzig@!9GP~CzV^UkTc$WMKTuG z1v#OHQLjD%rW3%%T)ONDE)@oFB!2*9f~DvhZcH3`+U-Cu?YMU}TtbaHamNg`2l`<7 z6KZpnxt?>+?!|DEi_GsJcQQ_g`%Afj*F&S>&YQ)ZfpG;HuEEYrJEl*c|CgNbpYlRD zY5-Xln9y(@9oqTynB4dFwfZ+bmR3$B$ET^4tNMMr{9ri0eYqp=SH)^k6sH ze*PJDJF6NBXoiW_e7k(4q1f5jx7ffdM6oOkrni6d}#ZAn^1c&+PX{86c$>$ zhNi^}>LiS{Q-!f1nkpx{3@f?R*!txv|J^T-SCUsu&XX-jH7RA8MDwG4_moyWhLj?D zK@N^1I9f-!Ju!Vz+w89IC7t+k+F#!)iV=Rf6m`3aL$4%*p{PspkqjdZf4k!leNK(s zwzFJQUE?S_g1TB%>^^Pr;kkd=%L5O7sU6+S6tr*%Ne)PEIi9U87=$v3K5%a0YTX>3 zOX5=_@!JEbkORs~@Tw0qFp-sOf3SU5W8b;Senhg-cr@OlYc&@v-qyP5)N#Q8!kcik=Q>ZcT70#AMPcu=$nT=+_ojrxuHEs!Al==HLD4|#?iwpo%BrAxjg<*dPxRs^ z$F0D8&j5=b2iPeLL#beZ-jdJvL4H~u0jx|%L0lqZvPQ^c3<#N=@gL+jh1f}emUbi> z`H@%nWfN=GPw@R3fsKM7LKD8S>bu4f^@j;tha%v$L>>Vm%~sF^!Bgm;_kgM8O2TKT z4?n+H16ZN}m4nsa_Mz2OhC`@AAIrDq|jZ>XU;wUwEQdD>;{5^ zB>eJ0+S21F!R>ftIS~I@R-^+&Z7UWORr3zgz&?I;Jm6m~(26#|R3lG{ z@%1hf_(Kz)Ke-FY6Zi!Qz|NZCp90>hr|Z9i63#>}<@af#V8fW4!;l_(?xX=vvmkwJ z4keI4##Q-27WJpJBXRPSH`wBL`|yzR;Pr!rd3HJQ(3(V_w z;8fl;eciJ*WImIVBHVz_vTe*50tu9QOhoHnrIQ3{@NEF)<^=LIS5gpLsH2is)>W!i(&ILo+;)oyZn zGZ;^6^jbM9-xj0a#+mbIaoa9n^usVKDUbo3eK`3{0XEhmUNv+5f+-Kx|ACF)GzxgX zqpNR@(`BH1yB@*OY2DzYh0~$SAq&)4Ife8wYLkc)voU8!{HHVJ)fL>1Pm!9I+xP}` z)xD}!*{AD0$Gi5uX(t;Nz3~avzdM8cYs~Zi_3hli6l+njqhfssdD5&6X1Rk9hj8Z5 z_sqB{@_>7pgW*Nd%Q?A-eNL)LA}O(N2kQS=YfgyeOXotUrW@r2d6gS$C-D1SGUhU06DH@B6U zzu)ti>LKZ9qMH=%>WNhR9R;phvxu0(;Cp=;XrvMFlHg2AIyjh)%`Gg^MY@zR5sExt zT^Z?omto_L6pw&APQ$e7LVg@Q+OIJbNIARosdafifo~pM^17WPj=qGy1O(s~Y$DbM zd=hz7Kw4)Q?zi4A{@ROKtv-mZ^T)nGzp(y=c>k>i+OX5Y`aIE0Vn^Wk%aQX@hqjIO z#5?W(vS}vGf~aj;5E7GQT7?PQDJkJ^B(&WksK~U+Ft%~*W4zQkO$F=g{<*RFrb!x~ z(ac0&agNGXvEh{S{WuJ|6nl4UKDM$$ta%^<61CI*R{wV4;OQz<$z*XTigVs%#F0KTf#pXKGtE=gxvLht}=n*W$7o4 z{n%1-ea6bC#wjP|(Q?W^9Q$8(?4{}KPmzma+tJH?!-5Jgj^#dx+FY9+59kzR^^6FN zj0jSp<(9OBd;<^m=PK$h)w^rGgst8YlHBYPbdhTpe(O&eoyGnkr9Pp=#lc?GSMKoF z_fcwKnN+Bqhm)GP^)>7B%dOfn@lpGG6G=O;S%yyj#m})yJ-3Qs0mT+4&r|GAPBn4| z9B#E*wVib=J+wPE$(udu)hsRWHxN_e+RixSMs-vmuI@=b`D*1HLcMaTP1;QOcB?zu zAqFm!NJRY-#~0>pHt1hmNr@3?af4$k;d?MAu^Au#$O~pP__gkyj`*%mh4S6NFWkOi zv1V56K&Vkt>8PW2yr#L9tMd7V1|F>r07=DNXSGj2QNtGquLzYwt9w~s0?Y$}0n-Y* zQOC)NPZ0?9Wb1s?>N~KlNxSk=S}byzc$aM6 zOU`l6x28CaGPbn1Slw*0$@aNJv2y2P5u6xt5tF{GEN}Oz-h6X?r@(QU@Bb0v{ZqvJ zj}Y%4A>O}9+5QpY{g?9D-yX65BgFehi1&{W@3+)q{(qS4{dZo<2fHt>7A}f7v{q+K z#_5YfVduK}=4c|M2TDTGmK;E>FHRLTA7gFD1iLA%Y$42TOP7;cfhSa@NMIFK#B9;j z_eeI#t)lLn+WLSat9!K8Z(T8vdYLN}&EFix=}O)=ER@Xm<0Ls4L-~)UN42{bXQwB7 z0SY7sb&I}D6Jxm*tEBv9YwK_qLwj^*KjIKi^!*5!S_)j^rKcdAgH?(9ii5~g%a)+D z`@iI--oUm0cW&t4v@rTNHO7gQ7zend+&D)irR6?C;h?wRRCO5?#1Y#z^+{i@f*1VL zTPSQy#VOqHe79eH!1&0jn$2Sa-4-SlEi69V%k-t^<{C+bYIxfOdG6Rt?ujZM zq{LB<+T4nAy<%~M=wfuR*vf(!y69tHtk+j;9dPdvzbGCIn*OR+vA&d^Z&UGadWW0x zXu_+7nqvELKS1Uyu2c4sD3OKvZ*a<7QXC&i@pe;zLW-erH=YrxfG@?RwjQlF&Yk7* z&j1AT*vg!~rR21hzKmpqC@;MACP!_j!MFsChH3W|`e8p_9dk8k%a~{Q34^u9 zjHN_|?ggdyy`b5`7UO;lzw6wKI4RU@?)*pKC|GW*4{7k3W#q6veAZ2(4_SrN<2rDN z1qrL=OPN3NBC31~p+ja|j91^akF8-YstPlZorzJE{EmL*j)9ltOW6pG!!s+#4z~OB zWwGX!42DhjhG)xLQ{TRt-%}=i_0VZ-eZE%6WwZVJ-IJTn#^_1hA57DW=Y}wvCUim{ zw;q!-mfPEU$zNhZ&>#1(+^+EAKAG)1E!5s+D8Gfr!6uV6EQiI}kE#i~5sGZFm}!O_E)-|Wj(VWZ*|aK zia7F^ccHTTlw~qXmUa{?d7k&Sjyuu>MjA7qLt~@SDuBI31`iqV5v(5v7E*RL^2F@{ zenWeZ?yVNPOiNixiCrFy4icL~iSi{NGCB{ybHWRT5GabXkN&pa#b%%~TP&lrpsska z{5a#eb&~F)QY-cc4|%t2n4PCxFX>EQ*8CQmJEh#lESwJ%ty`?a1BacbK#3LmF17 zgD#L?+vcSl=xH#w0=yo}q@czIpNZJCI_N7x?!{2=c=K=uRIwD*6G$;E;LbO9#oRFn z_sI9I9yV_oEgD{J8GYcDcfr}DV0fy$C1@nE#c~I?C!bRH>o@N{rArHQ_rReOD?{VVBpkvB>u4!FlH?{hzAU59{8rP zG1PV}a|J#}7)A~ux%Z}E5l>e$S96z~;Wgp0b1csluUA(D{SzU8U#o`o3n{>LuMd-I zni^_7Np#9mVx|)1e1Z;=wqJj)sN8BYyaxYP$ep=Ze*a3FP}IxgL8q(5WTSHvn+5<* zf0zxP)GgZ5%l>$=XsAu%Q>C*KhawzXPnaL9CpFVW`KZ#_;M&r3-Z-Zw^4L{c$1hk6 z!wLCpmLhKcLFK#Z^mjH8V{9;%tKB*tuoFee)U*xugsO{15bC8{1*FZw89x?>LR zkdSv$G%?ZDNi>25n-uHb53MX1zdSFbu=U+*=R~KjD6_``T=xlv*FBp&q<- zH1`6NF{T%?sFIP*7I*CqPn-?%G_pRQMSjX89fiF3N+>wKryCaljQgKRl%}xx0tvMg z`qY&EDPZErHMWTbgu~Mw7y8f>{O8X=!Eprqr?*|8Q-{DWS}Fr=xY8qlSeps7;Z{MD z%_|1qMC5&1l@)43@)g#|paik;NVYY!B1n!LCkVvXrhdO{GH40Q-iyBsN@SC7-2tD= z73P;snF!F3L-r%6f?H1jnoZn79lZMq^j-)ud<5h-KKuW%9g=um&rq*e5`p1B*_8@? zkG!1u6|)&bb^13@n}ILA?or?UzD$5ttC;|4NO%w{kgc#3TmfC9vM-x#KhT$V07X}G zoi^~^C}`AS{}Vf5ymS>Vh`0=gZUE8Q3eeDFtlF&6{3rv_Sq&gMi(hN4vI$%=F8s?T z<1@T2fJIp2Q2|UjoD|5G21vT|A3~GBU;i_gRyWUW(h$CGcg6lIn~Pf=KdpA|3D2*k z3*JS#&^1oqDj38+p8Sb_VBC?SGQsnU#))wPSMP9m3XuqHjxm4_iZ$gNNNE%3rMPh4 zKM2D-@_9av+DBZ?Zh}%SNYX#A8Ssv|M|uT2jVMQ_AwTXFR_|vbIC_a=SKMC*uvwg&L68Aog{$kYKq{tC_`~WZ>bb zf99-IK_*B1D+?sP>A;Ex03!X0Qc)ls{2MqG9X7I8uiu%*H0A4WxKTTlv5}d>H#~<8 zo$+qRqzVmvzOG@sK5;oLd#!yMdGWqf`RLHW+a-%g86b1q zcH6Jsk;D21P&M1@D}zx1S)>gwmVuXZ!Dx?eT@|lpE~F5D(FrTrtgH336acS4L3}$Yw%)lEYY(r4!0)Vx zsK|4gfmcc<`4*&HsGtFq(Rcgw;asmIoZfhc`1d@EIuD+~S;%)xPgdMImSgxfrPzNw ze`i7DOSGk=m3x+*k3_{zS8s=0CoAGnLl1QcvQ6=hJ4CnaADBzMfy9`o{Qc(65W>(j zc8li+PKn$h-DU%&Y@N5#5y-fTlBO7sbdMrtV_&X?^joi_M)&gjI6D_PkC+x~1|r20iqKse~R zaS4DCZ&^-xD6m28T=znUo?%bmtSsE9=bf)cgMvx#oXW!LNi(L#3U=<8#++_bua57P zk}DMV_~G8(;iHr}3MX00OetU#* zBO~V~37Wrn{f zFE*F5>oe><6Vg8aGWIVgq!={mx1}sE(NWz$)gi#~kcQ3z(1>7YweRpyZv{anF zvWNpbHs7e;D}|)PY#gsp1O%J3UJ65|PFW9QHfKN1F3CAn+p}PfY|YU8(~=W3vQ*!PEK@-Ub7W;)263l20Q42b zWQ?i|B9z63aRzMq5Z$pyB}i;oxV4&TT;j;W+6Z^?#+Qgb_@d&+w z*0pAwwMsrh;maK)8r*vP+23AlclM? zz0_AK6;o$iBD?447dP6zIKEie(@~CF?TqysrzYY@N7TbVhjnjWpPeYc&GX!?;d_PXrhe=w4C76~p%;daCI%ccb z`-m81k#*^wB2hNTZ?K6=ly;xC)OcC(&cf4LsZ^gP8IL9XA&Q(>v|1oP#??7DE*8@` zHg0d7EG}Z2c*sDM-1{lZQxWIK{Rqwjb&cj^P_U2ChWx|-Wd^3Rcdcez0pb3?B}@n4 zzPjH+nZCi%RId1axv3r21<@6MtJGsd(*w}db%)@6;O`&m560lU!HhbTAlOY2Ye9-t zswL2r>4G7-Zy;Yzbb=MPqkkCWuSclkYP-=+#DXezhxl18?!+rbF&{`?Xcx~$>}B%L z__Niv7!*TPj>Us9)PDE)#%@M;_JuBKMdP21Gy}3YS(hht&YUq#y<+HSo9UxLX69NG zeMv3s_kOZKXC8E@=20~ zO-PdBi(U7o&9q+@Oh0cqWph17v&lm2&GiKTyXFPVy4fZ!?VD;D5$D~iM;ix=&nB5d zCcL(N_Bs11r(5lgGm8ywE1WGUG_SQL8wC)pT3%!kw;vH`Lm^yN+u*-2iwj$h6Mmxq zU(R{%?T8MoU-P(waVpo}#N@ugVH)~M5l8vq*r5yAf>g8xSZ|4+IMfA1Oj z?;gSb7t`kr9sBF4{B?=OMkxIMT)pLYFGe^w(`1=^hdj3_7_qeuND>6Qk*)wc%XBIj9(rd~k^b1W1`w^Rjf>ff~ z!2+|JL<0Lni2eaA?y}|mw}IuwDNlL^lCD(9q_Qz=pNpg356KqN)iBC2TmQ#dq#X;S z=v(KD9e~^ePMf#*>0fj@n9$_dzfrv4AB0z!6Mij+!cGqaS}6aa9twVgdhLw}5hm@x z5H^L=(v=i6r|iHTrSdkL_eJbRF9)g{hOqr&f5shy(2r(9MeBJ}!_KdLYT)}c=y3vt z81#I-vC>q;p&m+W#ka=|*mJ_&%A|EC!;88>)$D)xX#D-vss3w*#=6Dx*#{%FW^cCT z4%GREv%BJ}VIcGu=bHic3zGqX{%Qpnj8xlY$kSSYkk3$J^{2@ArqiM|@Mm?HRXvOT z>R}u#(xPr)bj7l^H!$V;?=3{*+8qx-*iSXLwJLT7khSveSlB6<+GLe9Om|vmWltz- zjo=N=CLUk#?k<>lu~*S1f4c+KS={M7Y0I|SS6Sw!PZAC7^Ri7BXZk4i!DRbKlZqzy ztPHIRtz72$@)<(>H6e;$DDz)79Re%4{qjvP2m~nel*7RESl=Ide#gJ{5;S#KP4L^H zS+KzrfdsJ9&I*jjzI4DJz<4$)#nU4B6`b)83Kq@YBB&yczA^9+>7Sc>Y5((!YTj$t zH|KtiQ3Hif{B<+lEao5vJhg=L}N#5V3teS&!#$Pr-eOL3g3nV^A)@H zID#29EM}b5;owUU02KXGZR%ombnb-`nA^`= z-sj_kMF|)`*^ars7ayO8S*;TEg|T-yr=8pI!VxljW8Rf&UDtxDal(GSHWUW*>6$;m z>>r?shDDg+DE)npt1^}`&POH2%gUGw?Y7@nGBxIqmbZpG#SB0Vrvh~7312qxQyakf z_d))8EuMm|+;MZAzPwpxtxuY270y#iryy_oe2Xo`G$H<~dSI@QRE>mpotzI_6@E|N zSo~(1XUz2|_N~tHr!gTvF*-A{&|O05lTsx&gf}Y%&RC?Lx;S+{aH`Yx;<(8ZSqX_w z(A#i)hzGqWf$8X%O&>Jj+%#|a$F(DPr-sf?a-HnSmI$$oi#P!pG-bSbf3wK@%O;6Z zYKeZwWEY$I)0a*Aab9^QOT|B^U0RWh18O+)u0R=~TIPQ5buTNH2CwTgOMMb7aK6Po>_8I3!bpR2R50XsrcP1Tbf z5}u9mc9gixyp_Ij=tRDf(n)I)OzKLPVwTd=+UrSPaao6?Iz^+hf9NEn;~55!kN^;5 zfi6YDmra!bCZX$uWasiX1I6Jln?O6%5J;zjP0v;dP5Dc%sK5Q)N6Y1%?Vu(;avQWk zYp4rVJV9|QazUR>;D7(oQjl~SPo)07AKDj&Uh8DnuHQjr`brk1OfdXn_Dg=&xgWsd+ zv`@=!#YEN!3wJQ4t@$GgbH^LMW5L&AbQ+;u2!*zG0T{-weSlX6zWXu?kA;S^Q~CAO5Rf|7$;+ zKlGNcAe{~zQO#~J?dpe`_6c`L#7~7YkWk!P!YVBE%O*3FDtMY$uGp$DIP+gN@g%=& zLi-5pn|i}0^LL9nM|vj7ha%>EOYp)OnsA+2up{IUu1ZN`5b8C-TE*p0)N;n%tZ z2SZ3eMk$BhJNWFqK%T#?58+INz@RnTuQ`DwJ9Xm(I#ey`D!@|Ar+m^^=~;Mw*DBss z&y07NwH4*aeCL^Rp+EmlZ|{;!u(^$uQ6gpT&*{Y*K6n+F{QH%u8-I27Z4Jck+XMvi zPW>orQk%N}L=i7YNmHu!Zne+Tf^n&q7Y^W)eGBtDz<%F$hOFG$#UNdoUsP-C;Sv@t=)Z_zG8;|NX%cq zmxF7N!~e)TIjlEE)=WK^ST=Ys4UVcMKtxP2!RqoWxF0#6o)N@AkGGo2KBa$ZHsez= z5GE8TL74@3h8`c^2bNfr*Fpd)Y!TbaxRb9cS&@HogTm%eBK5M|l@``3!FPb6iU5EO zbI?`EGlLptW+=OjS2ll)wP)HNMC8rs`a-?+Vj_dhB3j|d=HF@Hew$nFssBmt# z;19rT@c?0R5U`g32v%oWgYj3^u zdPuAC3I^I zI|+XV!m}IB+6`2J{-!WCuW8VUORMAQwQ^@*9lWSlEgXDIjuZsB&u+Uw}ecm~>Nt~>7|D^*0-5Rw2yL=hjYvhg&(*tITo&Hj< z_Z`yfxc>60jB2rsWK844kgD=Ao3`4MjPB-3MVyM)Zybm*L}zg&9c=HTG^IfGtE9>% zYvY>`vUMMRbKrBqUMz{h+M}xBw}oX!MVZPD8_z(PmOT9t(zixZtu`V~{cIU>lun)yPdV2J1 z_0}qk$Xrk1sst7wbOvp1|sq=)1;d0C*H$hYHZp92OM4A7=z;3#Cr6OceXgumOJ-BpgJ3w_tX{WJ_Te)QO% z66odpGb(SXNFYNx!hNk8S?ZmZMgx9v{Z(PyNR#j70Kw5XRh$?RDB58667phrk?}KHO;!uc@!1 zso(0aAb6ra@cmG1!I?bp?SSu3**`T<)8msiY?+7zu3vD3sj{e}@}6>_?_${iZRhAP zBV2?sH&^N4-(0hMexG}@rr}gcv1#86=AQW;U3q_hzyW&Xg1hcP{yS?A$}~fOWI;z zln=Xe=TT9|8RHC>QP&Mt9mJFyT&;ichO%217X>dH_5>W1?;G- zfg|mBrc}Kpm&t%{ey`afevT)1Gt5u&FI`mMUwc)Q>fI$7#~2`;wI*An?vy`wdiMI0 zvqADU((#i?I-U7Zdp&%TB~Cphf3N6ys`HS{t!A%~QpY5QXTQ%S?khx{e2Zs1_LC7d zR4UQV#Xc;vXrZjH_>!lw7|ixgi$#n|-_m{4AGk;%sHto0>H}m`%3dgpW7wKBRyQ3; zkAc-h3ijY^pp*h1)b`=gf%!(KKoE(D*2|8|xE@@2wy#DTzC*r}XY>@AgfR9SlR@1c zevO7FUvaXa{uLLqm8Ebpqe49WTqJp;EmZRrXVbBx2jkAc1U~hyR6hTeRDw8f{z8b8s}N`(tG@ zQcjwa(a8rXFwnFn$F=Cb%3vJ>FvJGn<=1*Z#gK(%a_HNJacX=mGM;v1n!p7)4tx;_ z8PxlG0c9`Ntz(E&ODfu9zev*LRvZ|9LO6Y1@DlR2e0@KNMxu&WB4nbwgF5!~4g#r& zjjYET(r&JGSrcQH@4C4_-OLCA^)`YfPd{5e`psmko+eNv?i~^wnjKiSc;JU8&eXcD zHhgM2dIe{xx%Bi%ESGB3H~0Q7BQzzpMsPpc1`26%v2>P@o|;n^^Z2isrFB)-r|S7+EZzLh3y^C(Mwdb(Otx)IB_fKe;RJ1SR+JNO>f_dY8zqkjl6{9qfU zAY-~c=M0e_0J-K)XWU50gY?E#{}q~me@vQ#lcqD=9*{=b(C#Gkz&^q@_o~O`kE>#o zF=l4oc{SBF@jC8FhYYR4{tCOagPqE(HwBKtO$y|J>W+Xz ze&&8^z+_luP1U4x~U+6U^2H=s)&AnM-e#BE zDfQ&2iN{hbqKMYnN>Zlx!v-dU%-v={ZYu**Vjn8mm6<-JejE~rZtJt_I5Z8z;swr_rsET=)1kI&xeOrAS_@8_`y zF!XQRHBeZ$fZVJ=7OU5)RcrX^ zCzY#L_4k^gIZ4;?Fl;jGnHGI_)stT2{#TXRsJ~`!@^U0)W23y?%dtPOr&UdNQEpP~ ziMr~&sfu_gmazbCG~&R` zBJ5x62x~)01mY!d=1e3zTY#Lwb7QfbuCdrg`nMOb0q>mr8vm?@JH14W85M=XIrH!E zyUaq0LB_S+VTrFT{BSlyo=64MZW~qEdboaZflt;H+RX@?r`?2NW;t6k^$DDCT{Gdj zuEZM{pifS$;2RH87P3!(@}pUQVBJdCeAM|@P!4A9y15wJEr~qxMj>VqE_PvPS?H?@ zh26^6b+O+Z|NV6Vr`7s;gZ|$|?Qep$Q6>k3pw}nJZh)fftMMCP&aw_k`4m( zCngszrcrL~7+Fk!xvjS4>p`)+yZd^twjNnZ>~=N@9eeW0H(CKgTKgAmDgMVS@3 zOzVrSrqGa(*SRNslQmV9nN~RrL+GR@Mss1H+TOnR&2w=V6F)RY_|G0SaW<^4UEZ&& zCMBcd`)7@J%}!jccYinTI-!~E&GfC=))zw3jl61^YL@ol>ImzOqrz@WS<90-?v1@K z$>*_7AyH41_w)L=oz|HQCSa@$VxQ?Gn&_$*lAl^w`(L&8n;^szBx&D5VJ$4#D*X26 zye^l)`XC@{$#ZCab5bD98W(_a-nQW6V*(&k#x;zM)o&@_@4xkl!SVsX@%h+MRY4o? z+nS7eP*6_A`!TN7iayPAa$2UYcO?|~Rw&&pp&7sL@KdgS>KOJa?K^bEv_OIRsI0CY zYP(Dq)`vMGo5Mp{CQOz2g$4&RdJPRS6iJDDOB+1gEs&TR&Ti<%`dM)olL!yL+H~~# zqdogulc|3g)4%CeezmT@)tEm2P9;&}iVoz|Nj2b)uO9lcDQA@4+qc0sYI5OLkRufX z+9BHU`Z7MFCmQY~JR+!rP?tMQi~O&WvLs9Cf1d3ftGD5)HRTBR9Vp{T^HlC#2O8I} zF@M5Jw&{{07m`j-K8bOj-wjQga3?-RBGkMtR#%Mrd~!QDSouW5Rb^{=aYI__;oy{1 zpM`7OC4jIlw5d(0q*(9GeYxbq^iN_LhS6f>^o~FCyeFr8qV3`bzET#t-a=2@c>5WP ztKE^5+u6E40qDY(7au|ocP_;P>7VpAVawPEF(^_knpjWgwMEuzhEwvW3?OBTu3st2bMLiVP6Wp_4k8usDE(4lXW#zm|!Mu~4cXkSoP9(+K?bgb|R>JP9tn;tkUH!ha2zM=P* zi0r)V*?!-%sJ|RO649kZnp3Zw%cQ^C8P3&7aX+p2;RTAegf!@Jv*93<01QHb6EODX z#>eLB(Ia;{!{*dXs-ZBRm@T21>sau!YF^H^yQbW##hMf~jWFNqO`lwu_0n2(h2Bn~ zK2FKy7*CHpi~}qroL9_Vd^9bRIvIy^kQtgDWcfkC+)o^M^BnA`X1M;~1?HYfHz*iX zgS@M2(uY+94@#ZUgW5cwJyTA!1PX=RTa~T)VLs0>$64Aos$%C}Pb1P}iu9!^MeE|r ztEu15DC|fx|6ro%sO`~9ZmCx^Do{;wJHno^E0ZFSJ;=75k6+m~j-T>WE4su!W|{^U zZ!()fyn525npx_{>67oS3YT{DP=u&YRe0f~?j_Dqn z>aB^)hJ59|Pd|S4^sdwPDo9iS-_dgTBM&KN@T%WdIbhQ9N_Z+d%*?77XSx)GdR*)i zP|2zwd%iavr5M^Ut7MTEnD2sok1TiD_Ewqcxf-AATbM0W3tTm}Y`Cd<*56M9Fy?pf_6>w}xXm^@Ev0WwAU+(>41V1ED4Dmcbm{m4x~RXnhiLd= zm||KMt=+{PzJ4d+?TS|D!qaKa$8!~bh)zbz-XFV$m0r<5cUes`mcjO%OP#*XQMQei z4zr`^nSZ2s1T^HuD|^PZ_d-Uyt8=kSY zk0zv_H$^Ec+T2R=ZtRP;lm(@e%yHDRHa-yr>8%m~&gL`dn+j{U(icD?Cq?H5uZgIA z{7Ai&_cVfZ8#HjL!7%Wx4|KteFPj`9?0H`{l?7NXtLS8cSQ4uT-bc>NzZeBC*8h%t z!9Kqv{L~wPI(}?^2@iTSlWr}BaGPd)_Xr@xZ45zu*`$XrrYpl=og%I7%Q6SaY(03w zZo*>lgx@`!&^QY=^v{Ix%3Xlb`2*8U?*(^F9l4& zOYkLYmf+>s;I&u8RpM$2atVwn!R8C_O&vVystmnVjV~(znGByl&HCNw!0&@fG1SBW z$e6mvC=sECSBxZt;M+5?o>ZGgen)gd&x6ZMo3?%U+2sc8O2iG6Ro?+;B~5 zwNFyR#1-!lO%@Z2Yw634B?HN;b*lny^L6KBu-wWOwSM!$kQ?pZf99a2kU7XH-~0Hn zdMbco(EC}bDev|(1ql{lioMBA6m)Vem+L;%ByaGXv*ldl#JPIEM=mqlA7S)m`T{$= z?7B7Qg|UA^?}qL&YH6w0dos;0v%c?N?9heJoz^wiYtGoeR7-qQUC#CmIK$hL$V3k} zWcA+A{Mgo8i8+|j z$UbU!mt=QV^T2%DkR913Z6Pn@bMzIz9cOcb?(?={GJm{xd1_LF2OZ11{)}Brgh>~` zPVF;EA6IG@Nwhu6@uvHkUo6LFIaJs*on1|)@Xo$xxejW;h54Gi`DR6gdI5wty9S+^k;^y$ra_w_NusL#r3nG`y8k894d!k@14H-VvqG6xmh-}OC z*6Nz_6G8zbF~(7q1kv_F{1u<$;dE=BXx$R(9Y8SrQ18rI;pC z=OjY<18r<4?D~C5#+80f(s`l5W=6mG$iFI=c2c(a!GKjli{T|@Pn{k6Rh)%WYrBSx zRY|v7ew0qS;!<|}-nFW7s-%tw#=1Bm-%P})3ZV)A-{(ADDG4@kx2zQ*kdfyxlt zfg=MTHk~OOepHym-f+v^AcwfZ__Ars1fD+!zG?~nB7o;O0W$hMYdnc(@xV3I2d_V; z#v6W6Lwvmc21|wrTjNQ%h#9*rRz6aJDHXDC{7Jo$=Y3CGh?!uob}aX& z=1bwFj!l)`wT|fnG|I8lKJ^E7V4u|7qQX+I^%fg}aXB%igx#i9O8Wna;KO&FIn?C- z@3se;6&Id@!+8F)Knhh~9m`rlajvEo;+p_wX1gV@I$%0G@Gl^3Zn`Nrl0i#&$h*UG z<>U(Z5$t2VifCc8z>D;y^d$sv^17IigwvpNWhax6-p=@K-WfTm99iY@ ztqJZt>t%uC;VPb5%3){=SI?GN)vz1x(3d81LM#TB&PWk8+p87&t#8Q`tbX!`3^Z{t zh<-7D2Ai@h11M9}ltEnR2Le8i|My&79sFBt=Sb_aVdujPqY8F|@wtH@*UfI+nz*e$ z!{ZQo#nTQd(v<_g3+5;nX0CwAe8j9b$?d`vxsG7u_JM1C*M$zP?Bbyg1rHPgXELxT z7NxI{-Zrcn8NyLPa#XTOk$!y5i(b{YW;ySU4&b+IDvwMZW0`VW2q}*q&?K;ow$THy zn~~=e#$xVI0~t0MyShl&2TEEYXLj6QC+jf$h>|AR-8tU^ee{xIiQJxON8KRXL)LQq z@KmSNQ+}ojg!}fb+((L&jw!n?Kdm+~x|$qd3BUD1;g~3_)+#r{J^$w)A4HreDSOp& zHu*@x(!zkSWL!&_CgQN#s~Of_)w#tt0cW^$21<^9_AWy*EyMEmqL{ENPKQ~!3U{sV zsif{P&IRqn+g~kvdc2JXBD$Oevs{rq?if>#w(0(B>vQ zHwtTJ!hKg8yVRO5G_t6+YnJZ07TQN8w9pRp&EpKm;o|tqDjlz3#{9!MO8r4e!7H%V zfCBHevp$sJat%F@R%ZOFpUD{aY0|`a@UTu*l9f5I#1qp@#?zG-Q9ibf4%rTdnih7h z_C=j1$WqM2d<$6}7b>!qJ?)|X+9caks@@jpT-p4T+tgq7)VXB!(e)W@qWzis11;^F zw;KyP!*~HPT2)Ff zt1Q0auNAS_`I>)063c7DYcTuw)U>6pGh5%kSwi?XN-6%G)W^7w2Vc+v@*{2z0LjP# zNpIVdC;%iHlEgu|R0zMI0KyD-KtaTv8K(Lztnc}@xz802b82u$>$*v7Uu*+Db`Q~MXW(tatvGjmDH(wv{a1?ZO zzyGpH40pN^t?ec?5crmhzoj9Jl!I=4w54Zq_K`SvF-Mb!ShLpQm`Lu2S*sqJ$V^(b zn{-<1%V{@}PfiRGi|Qld_W}@|qS+?aSxP-G@^w0uPE<^^6NRv*CvX*aBkz&zY-gEd zQ$l8{d-+fmtRL+kEXkgXY3^&fbR4P|+G;~Fs?xD8%2zOpo;^=Ey`#^k%CySFebO3> zaJe=VBO@8f_)i9#67+T3Ihy`A*w6nhu{$n*4D9hhdkYd)if6mwF7fC~^yW9p=Ye1K z66_%i3FZX=Z55_-I^htKWi|}N@pV)f18OW|6Ub?0H>N3;kxi(mu{RIcd(7V z>k+qQqTnv)v_aD#N)!zG7!Ues_$oL5JQV=g4|&3kPSFz_Y#6FrGfs7(Sj50+7iQlQ zx``iLgip6&f(^B^&YIM^jZ_m^ZB@uRu zR}j4W2s=5w^+)92&F-exrJ>G)|J6LyhS!$FcW0|fVSU~Nsr|u>h)rpx$#LIDa^E@o zq!ae=JxQ#Y95@rE%@s1I= zv0*_0JxNZB{(C(#E?beKv)rvu67S6vP`8tI(o7T!pSMb!QogR!AD9Yz6`G1D*|Oiw zJ+b5XUZ^bred&7q!W4%*(0I+hoGNW8=C&uFA(6k$AxZZx$zT^3nsM-k3$yueA%>F(9XTf zc8i8Hip$x4FlhV?^UJ21OFhi-@AqkG58KcBC7fry@tzIA`xnj7+TD=9XFO7uD=B4k zBCANJRXym)Lz31Vi|e-I+Z0Vo(MQkjs>7AXKSmjx&6>8#HzkHXd9XH%!qe=R8fdoI zWtAG*!?0qo$L)(Ph=ymQcPL%=NrhdTh%!BzSJ(#xy*DYp6^n;gTqf}JTzLR*jr^%f zR=IVbKYBR3E0HF3X58{N;BsLZRdZM8QkwkaUPHy_sv*3WY*l5>p>E%+2n7yS19e-s z?Ka<4$>--;k$mTHq@lmZW4@fHp*ye7E>y{fR1rY__LqDe*V=%{I}=&VgsUp2Z64P| zHsjQP_P_egDb%j9Lk}(&~fxZaEspfMT&I6^Ew>9Chp>W1&j1AX$1ZUsP;l5Au ze+c=R*7Yu^T!%}IPS@7?h`)gn94ekxmz5)2xn7*D^jyAaw+7+%sA%so!3po)M&2G* zV|Gjp#f7lT2PwLMj0qhejnz~`l-w5f8`$_6?r3T-amwizef0)r(2YKYI^I62SAeg( z$3nJ5yA7Zb4s#2=5Igs|fmpG#N&D^cAW}_LF-#v{%6Ymj-D*|%T1u5qBw0_){y*c~t zm@8XHGD0Ir@@W)5&Pt|TpVxRjW<>`rILrgA%^scw{N4Rmaj1}jnc51z3nVGjVt$!< zo{2k^hqYEV7j{i(%Mre7!5v(3h}CE>tkla?F~w?*Q1I5Sj+83raP4!;5%EPsN1Sg* zn_}Z7lv@jwbcU3k)O#8)-ao%w>C+fni-R<`e!Db{b~E#d+It@+Ett1 z?)498K`cLRopgMwgwZ0VBl2=oqn$qAn_-7sA40%#qqFy)%=fNUc{KP^PGL2tO2jB! zwjN1^c08|yi+Ibyy6X)}`NwibILH`{Rbk5nbHPilS2H|PUmub#f{YnXQT}h--e7}` zs$;&bZ8?L zL%!5Y+`;DgDAcZqZL_2Md#awAFOiG9mjlh-&gjeY!sAg2QJR^^?bC3R9;;)KN*NSs z_kwY^z#03Lf$})pYa9~{W2l-!h zK>tqjD=^Cb!$n4?G7^$unlr7@hf|eIP0nsVyPpP%K-&kC0xhAt_@)O?3kNW%ra)-` zlCer&L5|>?td_(UP|y!FkZlS(H-Q4FVB`b6vOWbe!s$(fliCGMy`a+XHS)P81^ff! zmk?ZAT|pg&bcKG#i$?w*_TD_G$#h#E zwcA!iL}Z?Xv?4Nt3Xwq|DlI4ok$Dm#&BYXcvmVM1`EFqX#Gu+MQ$si1kqMHHKuFOc+*^*QRIF+$)Km{*OnN<5(0a={$Q zZzAACda8S-XvK$ocqEOuDEg~$o)7|vGC}jxy!v5tE zT~~xKw==fnwC|A?4>>!{pyDFCjTxkc`Dr!776Yf*j!(A99sTeVZ}nQjHIUExgnn=y zrpO$dvK&wko;#87>!Bx4w56Vq4Ib{zSen&-Y&>{uN)xA@8;7h)3VbD zA%}-UpS)SUaEr9dIw3VtPU1{Q5asxTG;2_C0)ObRUb2$K)usEy!^4UXYKKvfH3Kg+ z`zdrZzX)ggq_%EJe>zwoaZEyA;i1BtlDvwP`7EBOT1>w8ap?y)W$}+@o{afCMN_ZV z&b4L7O}?xx6TF2Dwejh^ry#X56>}>p=N$edza5iq{A+hzY%`0+u;^W%G zJd&{(caqtWSAmj#65WB>>1PM&p7$!IY|X6`y=%1&D83BBFlSms4GzZxY}+z-H)v}c z14X~HDMQ;qZ;T&|m9H-f2F)5k8T40J1<#jl`a_ee_edMxO@hM4H87e<8e9v-e%a;( zhBNoEI=S-qKsVQ^h=$(Y*M-!to>p?4y2k$%*lvmi+Nhu3gSct8W+Q4@`YVDSC%AqR z|FJ!P=rUoMCldr?Z2;QtAfRTZ!+pVYsS%hi&A3e1*s=Cy8`6SAv*+s94ssQpp@yG& zwWtDUSKZ!uL(wq@v;CQ_@~r&?enXkrtmLYa2R>`5r^ttiUUK1Ty|7ai9T^iMzye~x1T(0_V3kOoweKCp*~EWp3Uu^6Iz1+|oTSI+ z#afAux)Cx0kd8!_{l-pE4`%)ZgaSDqeF?%w(uudhsJDb9O?WEa@yT&Q?Mz2nT8`@D zy#YDOmFSN9*(59B!23UEo4ssb;(&?ZJQMz`fWf`)ie05_5yoD4Cu^)WS6mo~uic>q zr1RS4p?DIT8G#Z`J>=-7E~-^}DExr7=)8^n*ZSc%_XilzrVlx2QUOXC0ve#~mjU{y zaty&Y?_V4II$RV3hKp3ea1q}MH#fKW49GbZJ9pr_{6Wd(kjVm=cI-T!vW2k$MNnXV z`VC;{#vz3p{Pm+7&0X{W1r1qAU_a&H*J%x4ZegN0_JjZ*_zKds=n|~6b=J}_jj(%u zXxEB?`dPKgoD&nMc#ck{9x|4L2n)QbzKjy$9Axcm@T6k>?VZDYPu34cD9x-9A62kX zbcw8C;#RL0#(?dbcHP-k!qH|t3u_Bk9{uRhXN!^XaAfbyGt6W1dtG4ftqcz@!Ny$Z z$CQ|Uv>K>%F}hGw(+B4xkA{&xH@OL3qr@~%d_Drr8}5}*_q3{2a-VZo0AiTRTKhe3 z(Zck6stzBt^>BPqtFNeMO^Pj?VNG0nH5a=P?Ffc_Ok(~nV;ldf@Y2WP2(+_ihFJd* zUEK5lgOfe`+Iu2rf5($!8G5$+AHUQMW;rAt_KeS!hA|rAF#@7kcP0H({5hG4%hGKP zeAtiYA0>zRo`6YsTRa&m9`a0IXl|kSGN}8E{cz6XXn5*gG6l=mWGFsZ>c?<#f|ss- zJ*CXY7X`s7HQ5Wbp6$cH4yGh0> zbDy6&CZtEJUG7}iKyO9Tv4KHpu87yIhH34uB{(6uullxA*|x}ayEM6T-Hq-BS??U; z@6Ik44J3xY?x$Gj`Z>^wnQ2AFa0Qt6E}P|KA<(bG48onryOl$ zvX=`RyiCLsX+4bdp2`w0m-D5nYk~u93yXg$3R7Cw7M1qLO{)>;15%=sV?kRSfs{>$s{cyqQP4Ibum=q3JA!e3@wp8HgZMvwOdAw{4RZ1Z zp1Z#c#+d;-F=n8;m3vzsR6F7>gP*!k)aB(>WfcI$8Dmwrk$8y)_CX+4&Am~9-?aZX zJss?S{=i4NKLAC{&E{jW#c6^DWC*gLO(sUw1oRDs<4Jj2tezf$7X>YW#4OLBxgmVM zr`CXookBi>?8Dtuueo3|pI^giK_NvxdZSO`D6{4}Njyy(W=urP!FXST?~S`F_zwm? zG~d(hTQe4fI)*hH&y11>-blW+88Ag1iym&(!yPx={|NfT&K;Ozz$srZ76358m8Z)M z@x5a{PPxQzgQ@1TRGf)uM!9SfTjOl+Z%^<74&L^e;hq28mr}<$0H8)cj5u9`jMjH% zP;4cnr^At#A>R7Pes2Xn2IxnN+LIpN;0~vo3~W2&>eX9racF*|R~jPT`Dr z+QgZskqbegcK5SxJB25PR`%z7pvdGD`GnM964zV_A%%x_RaM#Pd3NL%Uz`~T5kGj& z@5)uUpHXZ7R?|Rp>yF6Pm6;x*Wt(nmM>grqi{3;< zq z_v>EMC<#p2*o6fh0z$7qs{UI8YG&q-yT|SYP2}44HURfc#)3l+2{xNyB_KgL07y{G zG?Cm}8+a1wUwFXH-nMJAv&})?rgCoFpmHu$u_NLN(5|vQAQX9xQ>lNHp{rhNHm++Z zg*(v?m+^N7jXsAXts|KcL^h26>lt|NO*!wOoxkez9FF#`eCz*|dQV@TWk$O*2a-Xd z3FcVSmu-?peiJ!{(y+Y_xG<>G7sJZxuLqZ_#>cFUtf89Gi8_yoMYAL7Jqxf3D2cAGU^z0E`BQ| z->Ba}bl;G_%FH2$KDeveLk06~(Pt#3V z#DtPqAlO_{*cF(;$2&h$G;%l2Hp%NSi}l-#Mef0T5v~CXL5{BnQO4i0;%Wcb*I4{18@UP#%LA8UkplUu0p(FnKAtZeXGWVaV{j+tG&g> z_jV?cupz*x!;cN0?y5a1dy|3Mi;j>T8J#V7|VP-;L%+#KO+?^*2$RT-@UZ> zwU+vA0zV+(qf1vlUP}}ge23kw zd)4Kap95$Y-mh9Vv!{eEWAa~pCbk2>#$Gak+^(R6K)c#!r;XL=YX5Q1I>6nWCnC+Z zP89##Q~nR<#(z2gKh62yAN&&?tG_Aa&&)Auc9n=n?lbc8oG{qA1ja%1dsXFfhdNqY zq=ZYJP>$d83=0e_8iIVA1hY|Mkd*n)^dg_p@7V%TD|6Xcd%GlG51OH1S1o^@GvrUd z{wZV4w(fmdVbQE!OF5JObhuHIR7W0D#%FEaiM=3bZaSN#C*yO{`{o&-SW>Y4bOWnei zJY_a~hb1(Jwij#XYL&}wLkdBf&7TaVGih-OaSN4%?|o~;Lz>n26SFSXuM2k#B(p~@2)CG)8ykz;wEwrv~*Y! zt?Hb#6gPry&lMlu8+G1Q8H*DWywKQ%nO&C>*?5@p$J5y-o6_yjE%I$L3v?8uXutt1 zA;#6{)@oOw57{RNuM0$l3<$N#560nm6aelRT998d=bcsmu*)X^hwQ7DgRUtSly@ES zlRnv_AoWvMyV$dmPw)xUE{?qC_**2Cn@z%Cw|G3qDcH9! zFFGgm0znHskSi^q_lxPZymK#lWJ!!cA5UQvuFV2NJz) zB@Ix&clSxjvDa(JjqjHiIp06|vTec!?=gc|=Id=>?FL1#B)cS$?{fahMckpOmQfif zkf9dVYN-CS{xPdHS`}q8=)b(c=gO98ArzdRu5wDuLPl4#dpKsaB9q$RlSBMT?fyjc zFD|n+i5WGX>60To$v8j8Sd6UDU~Ld{E_+U657xbT#r*o0Z5CaXi-IHQwV%}!FoiE3 zLcZq*;PJilnEVYwM&H_0 z`K!Ruo`(_Sn}pQ}M5;LI4P$a;zn7ZHiqA+k>L0I}XxWI@@7K}tn>BROy0A0kn~wqe z-9>HlFBaUJ@ZUQptHws%EWYZW62}quVB}agiHV1b)fEgk7hoIV*IBFi#Mz;Yd+2;@ ze9M~o_KW3r7U@~h6o1lesBu2g$I5Z`deG1zQ=*RPeJ`EUwgodiiA0H)C1)%!7nKTn z@AoU)D(kc?+01lYpS+z#d!oW0LyjV%1W!j@#N2QTu%XzIEDAJ)_Z*j#);AOrPVkMzdV9ZS}vn5L>jpRE!KQqAjwd#o6*lrP&%w>Y{AZ%=H}E3+ovy{wb? zB+Sn#qeNWaZ>!fsYnRrg;tR7K;3ImkV|W7uTdE{;jQbJFEqmtyEc;=keP z8bBLx*&ntYG<`sz$aZgSlh51|z15fxSK!_Z4dH(0jAs`i%9aUhJ7&h99iZ8?g#v(G zP*S^0Skq3qNr2EeP|$m|0b>D3svNl?-TJ(fqg4-TG4CT%{t$Xt;RbRJRSna&`l+_u6Vr#vN~0Nwz}DJckc)Q(uEwhrt-^@s1E- z!{W3W1bqdV{=8=jW-_g?&*c`2Guy?g38SD$h#@-CsT6sw& z%c49hbv2!WoVq`2HA^;GN)CP#HV;M@>F;{sFfmS0h5v0a*&kf^n7O|aO_W^gtW3So2>U;U^LHddrf&*}o`tNP86tIeG$) zV{t<`q_TcumMh)Q{SjT0LQ_LnKnT{7N+%yqKLN10nk!g$VWv`^|1)(3#1=;ThYN$^ z|JeTk$Zrel-^y+`9cWvCt^dpC8L8|a``@on_nwBYs>j{6I8ZdAn~lS`UUPiU0R)}M z+0E8YG!%ca5j8#*t#F#n(~=ScTN3E1)nsVw8JZO%uxdE)rT1fJyK2QJWWvrtaU11S zAF0c^;Btw0RvZ>-TEQBm^AR3XOPGZnguwvFNh0)4@Y_(Gq4ad+QvJTV$CO(%T8>od zu?I!#_8P@Veq$}t!U*~O$Kr|aVrgJvM&-p4r(D#|!T#Q*Ada1(j{eUxHFx1D(b_Rf zR}7`MC!{M^D|*Nt$KWdiCGEb?*!%32yffe8mu^ocqAnkE{eAdsP*}ERj zQD%|iYn><7X8`y13_=*k{}8Bh(+S&0oQH<6;*4cGS=F8u86-`6$Uj`JoKtGS_SDvY< zmWCa8uW%GSw4sS#+Y&lMni=Ea%6=<@0!f>NCD~0dTQb>*CRV$_r`Smsfu>M+^}wa* zT{wfhP@b*M_CHw0{Id?fKh!w#&s+&8GH#A(K%2_u%{09!FWVw5d)@H6#V`E5AN!h= zMx%gM?DVMNPCSFi68N%BbA^uWWoXai$6@oYSAY}!#4vAPEn98v)k5-eJ2DXa^vy%i z1smxYb2|hdmhU-e7L(|zAXoA$_u37PnYjp?^}$PcEE)ir(O_^w*lS9BYZpnmlJ(hB z%5w5O*&beEasLKUqBSe%<%H;sbH>^}OMzzg9@&!FY;~7ta^kCF9s8a$6qmxT*l8vm zg|5Ig&{iVkb<-6{FGn$`pS(NZ{hcYY&S~wm9>eV4zt6XRxfWrzaUUrA`30Tttt=5A zN6v2)dk-}y6_6j!4x#7*F?!MWiqKh6wISD~l5_CrymsF(k1$^?`{S9{d)oYi{8fXD zs;bUi0RQ=Iv z^<^m^-|k?a>X-49g^TrN`f!OJLe(`=c1L;QPPttlIaGzVrB}9&Zmym;JJ}AWkQm6A1M8MUSImx*f3PW_=jMt}%4IM0syz zXRND8Ri8$10wOWu0F+Ml{`iDIIZ5f?%2cwj_i43qP8oc=3i~fE*VP-=DR-n*l9bc( zGx}{vif|?C)zkq0J67*4x}(~w^Iq{g2ml^fleWfBT^17+QAwIX?JKQernkAkbM zCHKgO_U%{hqiy)qK3XD_kuCdfFW?zV=&Y242;CuV8lS-T>QQXu*`9p1k$1*w&PO{-|3$j;j`{528wQ-GYP-c_I>7If&%os^e&OL@_(=8}Bn zvVYUl>rw@pN7{6Zw%^Wwu~6pFq1DQG)K^D5Yeia6862Mt&g-;$s6@{)%YDe$HEMl! z&HtOc^!G_IYeQo-Xd}I{UDINq0(BEnzFL;=D|S4qAeDl~?=jpzD|MM%;3LL<``Skj zvr!NOFIh-hDDJ*EeALdTsB+@WMuo_8jDA&1EOVDULYU>$wBZCLg>@gA9Vv$Xbbbvgt_``I@Bb}#Klv~k9C%o*}?FG{> zDP5YYrP)5J|FZ2HFydSI5;r*x7+NBDAaVhc4H|-J)ZJK0b3LLyv#G{4m971J$oOe7 zN0(*LTvtN6838-v#%$NH?BmFV7eMZv7K1>|(rWBN9T?|13dJz(i1{5u5hdSK?YGJc zX3@-`-K-=Z2i1f5wn06s(AqLZ&uZX)kyWy@t=0YC`iRIO^TzsfX7^4QiyvnuM#yGp z@A&0s%8rEirc1eQO*f+XWb|e1JEJJ^ji90R=OgKJ7Xm2Od@Dsu^p_DWL=!9F%71G# zvtbj$Sg_^Dz<(okiuw#Y(G7rOcaUQS`2Uil9yo+Q{_uZe z?7kkptCTs)SBxFYS$}pHNc?Ga=PM1qBDYwRquTOzf$5E0wCmB^2dPS?Rxj@)x~E<> ze|YB^+V#!AD=d}YxKvI!l~oE8h#^{4hOSi8j}eWdq%L5T2S8n6r?JS4^=(hRbOlA) zzJ#=_bCv%LzxW##HLft9GlAFxg|x^@L3}JtE7nx}vYK2|&CYz#ycpD&f%or*zcn1Q z>7hovz%vq@=TManZ%-lKQ2qQ$$3N;*?jE@33V*xRft80kM&8v&ifZ%XZPC2V$g)pU z;FVW=c`VtcFaOY@EYsm@35-sX>FYC~cQH<-P9wnLD7WR`G z??gG-9+20=98lnGYynA>=6@r}UETuarf#+i!Y1&t_fNXnCZKdHNWFpeS*zWoxnci; zG-F51P4UwZ=^@$@%BwI7JH^g93@NZeE+T|_f__6AS-U8kdvXP&C+pdYNnGLj?2W4J z=qY*@5BZxI-98Ja$U0uf;!ZFx$EZf|_i*={vA-X-gya|kKTJEJVy@^5u$J)AVD4dj zutLVfyqjb2+nZ7f8F#r7Dw{CL?iifRv|zhtp&S$Vew)sH>e3YykU*Abxq37x@zB(+ zj<&3$_w&p{XHLuA= zq1{-~ZAPq^1*Hj%Jyydd-KRxOuHVB}BW4g7 z-Z&TbjuljN7B}g^P{hq{*Q@AE)y_SSdML_ASAQ*>5;gR{t{ESYu2P3ApkOSFQE z%R2=GB{|`iNlUdJG!}C{&l7&M@`%W&a_&J)VM|rzC&fV`uO%hAc|1_(iiIrE+atgs zOXu$T{;T2w%FAU~RPm)bZa_qr_oya|u)qh4U8W8hSq;?MkGohRyxN7IukkEsdoi-X zzME^=BJcECusv@Z?n3PuCa<5$ z$9B^26{-<(Jq>7nGbd2u#Qd~D&_ZsXhE=>JMEi48N;#serRg=mg{Q{qpba)&uUQyu zZllT$VIxmM{lsBx3%{Y6`HAL?eb51%=GBJ$W&8A4##nK92thC!?}D#;|2*g;P6v0;FR`(~j!Xm~yB%eIpJgrWVP zY20osY=t7a@yqNwVt#D?)t%9?S-4>(t242nyVidFBvwhSQeddcgcXvg&sSh_7(q=A-jX_oC**kOceX{&% zG9e5*GGnY;N?C#a>m8~DGu77Dx&-ELTyWrJ3EWb-`h`t%kVlbGmTZgY#elT8$ER)= z&DpQkLMgjv`l3B8aswqzBok>9Gy1LH#kG3@-8F~8R>|DHW-r;^*fJ4YAD9*0L*DEV zU0-X`S-!aqcDL3}JnBCVD<{m4En4?g)Ey5C zw;F32umepYvxIWO{HIc%(B#Sz94`bf_SI`%86{JEhDdaQAAF>8$>dpaA(ydPy`+uN z7DCC0p9_p$Gy-&-{YVpMzIOumVB$j_QgXI<3Y z)gRERdd0W5m8p9)?b62m!TP62@GV$b0Gz6TLO|TE!Zp?4{8%ppm`DJ};VHzD-j{8c zKtK;j^#8t{dkD28vySK7#51kILM<*M4nNCMq}nARJWSKoL({|4b*xv@iJf+&LpC>N zJKAy|F0|`92A!+&44P*-_>(WO?jnla%kVa|E_%4HwEgfzpdl?y3G|wvGGvEEol}S0 zm6uwFY}2ONWPK0DtGvXS72^Uc2No}}@brc#y~P;0b?w#b6ecRMUV~Log{kS`dA5G_ zCXvI#&Pf7t?1Od#qb6|}jY=n@9rFzyS?|sG9I37nSf#!sw1T`yA%iV(?`^?{8ODrl zR#Iy1h>h^$YZjJBefm-QWQ7Mx7%5{VOp#L7jc~koxj$`EvR&5=jKgXQ?mlOIC;diG zlEe#|P$9|czUOS8eKekS3J7d=%YSWYh!dDt%&DrrqI>`!0_apM{o zp?3qb9HZc$==-2C;x3r8G^q5y5Wz>qUHP6L$R&*EYDWsU9)VhkXWyb;5d3PN%{K62Ip=dbgzhP54l zCGzywEbG1@o^aU_awOsOAF~G+6o6z?m~B7j9EIc4RS8R|iOAnm<_I}6_oK>5&(##p zcLj^58utJt>S_oH#1Gl}y{E#NI++*QvgKDXcMsq47w~rNM;*p$Hxpz(d@Tv_E3A4$ zMhw1<6F_{#i;3SiixB5{G1d|BSrZ&p2wmt5eLU4)(s223cB_16t=$-W;`o!m)*`=(Og=FC+A$&oYaQF*TgGp-Xo&xXB@4?DWe`}uMD&a; zpNrUuXBt84V4yA{1v-mB`>!2p*p6Ty;Dm!_vIdjY3>Y{3Jq$v(BR;2eew?RoTzLsT zmv~$Qn{NWf4fxCrzc=Bk)&rklj>YBfPN5sBR1ZY_7|}acPH1l68y&)0H`(V3J!Og0 z`!?>qV_z>R!g71hXFt!Cs_z+Oz*2sSkYa1cY2ig?Q;6tp?=>|}t|BYTmvH3|TVDV} znenJH5RPY@&Tq1?P+5m*-HOt64|J#$=e|(TEqXmW(|7UL;B>_>xE@B?_VY-pc-qg< zt6^Z%lEw#bhr26Au20`-licF(Gz00d$7_4)s)rH zQo?5mJtNH?X%i(x)gNeH*Ta3^6Wq>o>V}q|nz|Mx<@Oq=8ws~-iI2*~VLAopj!!w> z@;(ee*9F@puSlFD`@vs0;l766`XA9xA{5wr^V#^82v|8pE=7Fp#ffT2 z(UNf*UUf&;1`^Su()FxQblzIa!XIiY1`YT78ty)GTy|es2oRI~@0rKHuw<|y2mI$x zckv7oD6hXqAUewhwpcB%r`@jLi6Li%aLZmdTiG!Hz|JyD@9gOIcQYW!x zCmQhr`UeOV` zIHO)n%6C2u{H-l-t)|ZRV-P!?(dD3hX46?$G8V-ZW*<)l?_i(6{joJqqX{K5_t@1p z01C3}(>MAJ8%EcIW#>ZzjS-TA@H!s)(EOTMYM$}v!G5)?%fo7hKvn$+^efX`+Pvoq z$08Wg4NT7UGg~(lVFwUh$nF%|M)!cxjwl7Ggg0iA(NVhgWLvA-LWz^R^eXRIJxr0- z&y`Mkgr9BRa~xx|<8Fs$JNtD9to<7Cb{i`wT3%J=;<|EP6y>ga;G;&y^l6c~zP!`e z+F&`UyE@t<5UQz0A(5lW7y}$fpVrOjxhh>1DMHgyDQ`;WxnmD}Yr^ZvMAwZwT)zL8 zjGRg+;UL&yi~$le=LDlFIzk$1XmmZmcCDI7QXg)C3F#xp`H?gyLZZ636FVdF2R$Us zKdzm5LI%|uBC8196nj?an-$)i)0$LT3nNYI;bUr*9+-uMZSo-l%O7{_GM1>(sb*e! zs!}9*-OVYI0=piRXO|&cp>X0$KPgupwO}?&`bxh88R&VOi5WJb%)VA+YI@(0iB3d0jZB@=Hw}5VVPEdy| zrW&1ADHJHx9_r8YL5K%$7)!dBv#OeO8oZEybF#Si+qA~vBqFgTJ&*-R58RkH3T~}8 z1*$&<29P!FrJ6Wsb1U+O_7IM>$hi}Ww$eN-jc{QFbpwq@25{z@Bhyq6Lu|EUw}?8ncu3gXWdJ&!tThKj zXDGm~@G%DXr_La%5>(E_&+`kZNU9sEU?XJwUqx%k;0{B05c_F5vqtmWLJCGtk=hsu zsGT_TdL(qV*qHo7X!97o4n;qHJVPqIG`|!Z(iEB!IcNunUjEnK@+@|v|Gfx`K>k4g7@_C z2r=}SfNCvf{oDwo;@XeF3xR%msR}g{<_AI{UDYl^42lt-pJDNx>(!Fk@vgg~qPnNl zP#8$<=_9qeP}pSoL4A|r;hf97zh#4l(MtOlx%_Oe)@M{fjzi?RjV!>22NEm`=w`ti zh|r{$(hPh)6w%2ns0PMhDCHx@)$hXi`oD=QV7H``uvgdVV|xy>jeiqb>b(dB7DGxR zud%0_$GWz%d*4m*sU~%c=;$x^_id>Em;3w6{r%$hpe&0Cyzg z2#^oAjq(j5dpkgt_&C07BzK>mf-(1{bLV4kS3Xu|lIBE7*t+Wp{MQa3$A=2HitFi2 z0TJIZ)*U=e&6hRR`iBzs0g2)(Di?B;kG(pwqVV^0)I4tJdi;HvvqKW0aPdk~yIF3I zk1aZA-PHDgmEfI^LCHVTCzj@o1-`S7d;H2A?;$aP=yN?zePOB-Z{5`ME-z#J=#jMn zG58~b1I^_kn z*#~}|Sv!+c5J&PkE~}Ib6MlnoME^20>@tK+R;--!jeQtnp9KG*+OmJ}kD?rCBrJ+# zk)zYy(xS!KWvsP?>&ek6Y(8TwG9XxZN=32pc)n;`hzFIg>8Y_ee>AQ4`BWd7F>RS= zks*Flht3~O+O0KVA;N;Z-vuSh-j)-UvJrVlwze!F%1dYbJ3B(uw;%za$ouz0F+O0H z6c$cBn8gcz&=+TYq{+&bvGH*nSU93p#@DF6uDZOePhXAUr|HCchuTA3bQ@5u@Kau2 zjZZ}l)QdWjnhdlZSYi~`2+prxJ-FT8n&tT<8vzt;HbH1_Aru24j7G51u?@^Up+cN9 z?9pfP@2do2;C_Iqf+wa{Gw*W^;%^*rMoy4(7tWxxGY_pN;>T388dx-c-1`p7oDhhU zJ=9(C_Hbv@6f!bXV&;8cLpcK}zT0*vL%H&zm;(R&v{hhXU0T^)Z|n5XbX&z!iX9gs zDUR~WXW8X17}di(+~Ny#FPkHdi4*!`GKmb%pt8gH1|A)EtH%D$$3+rOPoov2_sGiL zK44L2Dx#3kdip3iGBUg~ievTw+etT+VaG&M@fEeY%sRfaZ1tOk8(AMZ7uF6xBMr}H z*)G1(7_Y3aT(?c?6W+*L9T@r`p!xFYEy?r=m!Z#VV{|~CSuf)gq10P1jrC$QBydET zFwwaPot}kSH?~|8cUvDvo($0#7^s)?!SCtKP=L4>(b(PfbG{9G~PQmd_4B_PJ$%pK(SB ztHIEYhcj7wZ!LKbIbB5C!+4h)qGc7byftb~gywSP2K+k8f9Nu2Ebt9c-gWMT$|v3q z#)2`@hun79F5Ce;33syh3J1xQF=2w~0}jHAZG90RMc{|?;bpz`Dy!z3da)Cxy|vom zjKyeSZ2kq_8|YG;&Hzp%{)+wq_eIc*w<%SluA7057sHPN9If{RPAdSTE`Qm!b!Jtp zAp|8LSp{)n)Y*)+h5n?NH?@#HoPig{b~>jn*atYCS=HdjBF+xtOvrv&@3o(DJ9< z%<8qa$&(7ql%v~BUR4TGzfQegT;Y2COpfQ9<7R1-qH;~xry!#ePxt6XMfDwO^74$yshI^mfzmQ&lU|=i6c?JK!a9ID@D7~vR3+2Q7)lyeZptzcG<8eM5%gz7dtvIrDw5^O7=Y)@vAHDih%wkWi5tJS&^G6}*P zrWS=qFEVVnvI))^GC~F#=RPTaxSht3Y(A&da?CU!N0)dg%Zg-m^uD~;;_1Ld=Az^o zt)4Y0(Y)Av<2tzA5vpm9w{hL>*FN1*XO)`m=%AyZ$!(T+sOSRt#mBl%uY#fT60krk zCm~M&3}Ky{hxm;6vTX#2IRIq+0)a#Lvh9Q3#~Q`$-3SJ#fD|IR$S>PI$-r0ye4oOX zZQyS`x%NZ+wq+!QY?u}PvJJq68?7cBg|QXhFWX*#($xg@#Dl*X2y=xO*FYuf-B)$2 zz;1x?eA+mTUjk@H^<2mFZvsF48{a(}1g!h0geHV&#$xlDS5gUsy_zGN$)J4q!0|2a z$1((8y|kGEz2xeYsae8;vvuE!E(Vrh=_4y2-|7rlw(=jMFE};CXtjU8`Vn--{pVM} zum+oaIUEY!3e(CHQ5VKgW<=l~jorf|3ls#|eQ^`PZ)>pb?w2bUiHR$qX+p5A>63;W*K*CI-Q|imM<)7?x z_J^A$UrlyNF4<*AH5sDaz`5zV%~?d5h}y#}NE#I+t@|_06;wZ4t{p+xJy1hXRe&#W z?+JmJ*2|Ki&0QsQk-~wJ3=g*CRb?BuB<6W_B`b$wHSgZ^D{#pULF;#>mJNMl|J7zv z{;Rp5RKIL<2TZBU))7F{jgiO(HRhkrz+Mw7cs4}FA{!tNeP1vaCy1Q8o3bVX>O7jD zHZhgC;x!qLs47RU9fUybZg(}X;0K+vouKk#{X6sho#o=nH{t+mZMQiD{(H1$OT&hs zXb=M*TkBTr0!Y9)eqoFfYg-^T<%d)AFM^!uL!_wXuOh8bAnQ}Bp!xA63YOAhfBe%g z7onFQXy=5T@9@Q{F1&XRyCHip;ii%I<0Ehs2W1x8L$=WSKRRE}V;KQ8`wtjRj< z(Op&BvmL>5ra@LLF0npEkM{(l1ZDJGR;Sk!JXW4Aq+DmR*P-<7u3-nVNw#BEDnqJ>GYcktT8!<|zGuUsUUCV-10-BZK z6wkXHW9RsE2@h;4U%X9*3ZD~bir_a6x^44WD9wLG`@f!F`M*252HOyu?9ycOj{;gYh)|vm$90PAHjJ^9a$B6BCm4hn44voTK=*B=c&%^1 zsMg96r>|jdIb*NOn2x*5No7#NF=JbuVmG>5`wHJrPrjb*it!v~HI_^80uJ)rQ(d^?2LTsVutg3y0;SYD+Ewk8V_sCJxB%e2z5rP>^qOrv2 zAsRDXKAtv^q-#gFyw4Cd{D~;N0cs2X=}y1a7ylnWj#=v5Y@3#wHkAnXX)LI%TeyLq z>thYv8+f}2``-01P~Lo?0W>)&K$BCITg;*Us~f}KP#j8Vk!l`mDiLTIte5JCqrQVy z2WbOq)Tmm6A}k8o7rZ_e0~5dniu8I9RmInO2KnFE(V18}f9O~E(;usEb&PseRsH(T zijkB`F;2fCroq23r5sFha!{h#%9#>Fcvh}lK8UUfE;^^ZgRhZvXi`)quSt}c_9#%xfzBS+9 z?euShl+usWo&PvY`QD$0bGjbCk7MWDAU>0Oyeg)3C^!@qUA!~S3&XnA#8HR*R0(@4 zpXDg2YgGCnt@|eXBGk?lVlz}^t{O-)lYb?i^5O39)#4lOSpVI#4ANbtx@*HUn*4`^ zrWga|tii^NOoZq%FV1A6fwkT;dc2=w#?*p%S*F8WA?asOgeGKd)_Wa$T|fYPm0#fu zi<@&PV^k)_s#-j>g;+G^0(y)#onx-Sfh)?oHM-aJDh@c+!F+iq*|#TSO7ukc+g=RU zyIBt$|Jey=9@kX+(<6PgCY^ahn9N=PtCI1*>YGLIn*#$xsXJoY8VD)B0&zkvs-KX)%pC<}<_VzV zMi~S(2?z>8nRL>0iRs)-W3_cPmEUj z*#0wGL&r;)RLP6Oqo;xgww7FM)NWwvsbCY z8XvsI+0-{=oKwS@O}sGt4!5^oYr+2~ll~R?$n%kmXd-KZey5o~_olS3-cG7+51{G7 zy!C(mPXWlUQg;6#XV>blk6~}OWh*2EBV+1$S=XO>jVE1hrGvTG2}EqxSfu*T>>X24 zwYn2VvcHnN343bsq92mPBAE+2b`o!p(IJn0ChQ+`Tg*;K8(7<}D*tKR<*uq2eLvIS zjGe`3b33b|NgeB;{P|hZE*o-WEA7~7X<80zp_*oC9hu&l%hX5ga}TIK%ldFELqKp( zu#bnQRXvPP@AZz`%`_WDW}u^hV0XU#Txz4;RmY!4rn^f_;e{_B{MwEk`gkF=d8|CT znAB7+{d7P-tQ4)+8T0cXsp{tPhV?kU874R~9ih~tk0=>~%uuyGm7VyS_z+UHjOI+6PAoVXJVsXnrrP+SRg>^*XyE7qBw zt95in>Utcjt(EOM-R*6t-gUvpJ}V~JYOOk@7%^0M-NxO477NQJfD)C>9e4kLtS z0-<9a1Ff{{vI3xYPvE(fcFd2Ddshr(`KDU8VQ?jsEs3Jyf?sRzp0~ig8iaJU%ZrSNqn-Jz_k< z8>EbJ_AePQ^=7(YRJxDp4cr~;aokaMN()T5c-R?2jwASeB4lrM(o#YK*}}}7kE@`gQCK>ziFGO+fI8DA;dyN`C(F| zT(Ekyb>sdO0f9G;ZwxD$DI(sB#p|M<8c{KWK@SJ)BIH>Q(Ox8njY!5=lSV9lPcZsY zkJh>i?0gvL<{OL0X*_uA>M;F8>T--<;mB*V!ZUejDfQSYBh&7RXD7@ktQf`!p7l#C z&R`W=YnG2aak93uvcIy;Sxx0EbYqpoQX@qc`&H@`a{vy#D`|3}gUXoU@bSc`2UGXy zLCGE7mD72B9#deVys)t5?uaJEM9`|Jn25|ck|8a5Djc=R*;!UFvhlra=P?>% z+P=M9R_^(D5fBd%%$U+*QRH5QAFjUwRj!|GXVLBZ#fE|IdIsc6t2s6&tJ_y`w*K%e z0O}1p{nX3JGybqB?mlceVu(yhJ8glb8R5ci=>cviM1G88wAGWw_}GdRQ4_e4-Zp? zI6A#J4@5NXoEQ1^(5ZYE2dD!k))~eyGti`k4&;}3*LarHtW0>`XFmFn>tgO%P1LE1 zZK;L(2;EBTn=sWt9K(pPP@rAwJF@y548VDRthlMh3|nxvtEub9n6)OueM?NN>z?&#cxn7!?7eqXlUd&`?2My~ zATo-8)QlBrBGNG?qYfY-M7q=rI&={ckN|p&RWm;);iyrKO#cN9kTD={?%(=mw#xWpTF|m+Ll%8xfgdW zo=+IPI5J;g;id9;^}3pmw`W+GB;$^@SQ-rNqFxD63jXLH%AkA?Rqr#WifjG8igNihvSQb z-rOhmjEznhFJNqOT}j6swA6>tz%2z+YW~!LdV~Z&TR(vlz_BMFFd<0~z|npV?*s!L zNB-tqrJW6s$S0=w1E3{6<(dwD;s*P?Ee*ULIcNrc;ZbQcj?DuI=q1~X4H_ezn?x-$ zo>bHnp zc1~gUEP6>VN?&Yfj+Zw+=3ngm@UC8CpHG^+{#t>Z6~l6uA~@C6fO*$(BkKrpSA$*7 z3G)!Yx^#QHHxjKxK|;*PD1ya-a8?OPf5nHvXdQWo6Rz zVGp@bhnUp1KmJiTK4Cq@m>IWL6C+gjP4dUDZ+;$M z>hLNK+?Po<=+^D=y-ocTWRLR(nDbB$meaX@WGM5&)bT#fEnq#1E4x%1Kjut zisss%syiBnbDINK{Z3Hj$&Bv6eOyR}Jd%gNST>$eKg!ju6a2hw{5@=V2+iC59H=KL z1I)|EPR%v^`gHy1vdxW7KI}P_@3n-+V7FS+9gsXzRRk(^hBhdWgHv~n$-`0Zl^#B= zXi6$Ot@N=oFMZ6gUP+1a+{->-O)CiLR#Q<`MtJ>zn+XoGnLeja)vcH)W+}QHwaCiT zK}l~CzNO^qn5Z|loJx2!obqdi-(4S#UbD8&2=8wChjKq1ufCE4Si>LuqC&)`tfK5S zr}~+5ABl>6UcEP?0AlYr;L0(+1WZc2_aev!mr(_RoY83XM?HQwZ1r*(iU)Sc@2PXv zO9Ih+MXoAan~ok9GU8OylfS_rt*fA-hhAFiKv2?!u_!VlI=zJ52`Tu9Eo<3V0NQ?) ztV%$0$9aFmXM3l&-@X@jCB?8cEwwUd91HRfl`HNCpn7?jr~PAv^AE-!q^4`UyBgH( zyqL>*XM6vbQ*FLGnWf6NL{uA!kJBwNS+|ZQ?Yo@?A>;S|2t)zwY@xx`qDjgP*-{*s8dgYOcl}<$L*h}Tl!PUGy1PNoV*POU_iNPz_CQ#$MNkZ z>e!#RIq96{$8~_iOte+tLE4?Y7e%&M(=qCITz$spZQ|aeFkq8H-qqT%0nz{hWRHFm zSi9Zw`9MJY=yUG(&{5aGRZ|nQoQaOfxxutS@q3@tk@x(+>oTgioGmdzcD0PUc%;A* z@cyy4k`f*eR$`>5Wc^S?ofGD7u{+D z#1dUg(A}`{gCac^M@$u4?wsmOtqrh5YG`-BU$rGR#C_O;iadZPh=)s zUsrm+j5r;)w0oyr;@CSI*QEM!$hz@BoUdpSy}RL(B|(65B~td<&(pn@nWhFOZ0~g+ z18UlU%lofwWKUkv<^h&gRWM_0Lw??-yo3%O=!3}a`s`1SP2K+jpz}g2~y>h1n;6RD@GQaEDWK`B`dRiSJOfeL_+fQc{ zTF_lMGH08_rfhR9#5@M`Y~xE?QVPurOmov+Wx48crm(Ror|BXup~R?v#m~DWV%sT=>=cVF}3C_;x70;OL&JaF?l-ivylw|yPyJO4x3;_Faj zxRud;>2GLTWFv^Lm-IGQlp}%X+EK7!gIty3sga{yzI-)LoXfznuvx2Jk7{@;`|wz5 z>fn&3ie6~uX+o*9gQGp_LmS_;P4w)sp(_FC5MrvC*vY$OGxIF@#J0&@4ZzPIeZU-- z1hk;Wr%ZKTYh`$n+}!KSr{Qc(oA@cn@FpD(RPqH|V zEU$`ne7!ra&e_#DNv_!1a<6@=AZ}PRxva=ye{S2ywwBh6>uN8jC_!D&f>PT_NjL2X zKfAQk0_hCf{Z|xf%ub6M?mBCRg*C?g5LhBgGBxwjJn+I9_49*e-e2Csfuz+6;JD8# zQ-NCsN9eev?O~JXFGGCrpBheErHlY6^L6<6+Sg!kTO=a*EmoC{z8!uD1eSQs#pG%b zY0BSA)2oF6>%EHVoZiUq*c-USu(JjDV*vg*)aQZ&4u|7?A)$lBvdA8>Ce$V`gG28eL?v z7f<&SIAELW9Cg7u&pFZgM5m%fkwKC6aVw(5zJ%$%NRWyeoBL=q#2u&ny#A0PyGbs7 zm@*IGR<7}2_B()sB%K@4Co#TE3OIAO9jniKSVoY>USLZ^tT-gc4e!kJ&Bu_M1m`Y$nZG$Ev}YsB3T|M_WBheiv}|Y3}hUfIPVT_-hT;kzvpL><5IM zgL$#9y_h%p$yZK7Nk6g#mzBE6f@R*_g^fewn~Yicxbx>JtR|2YSBEnp22tDQ-LoE}($MTJp`<5ME=*MyRsn2J* zb3a6*jllZkdnX`aw#Bg0)U|RSgPsWo-RnLl=2_Jjh6Qp4m`DAOoKpN0oEoAN^1}L} zzL%B4=WQNlh@SEb7I^hmb)^%YRZWYJYDdqrswgL4x!xZUZgjgmCx?!5G>^&W=**eQ z9NnSI#)%(4J3u$f*3>QQyD}bpW}kcS@_*0-Z&3tpwW9|JU)2HGxUXXUA_!2k;|!wg^w?^EMe^#u5O# z@5>J;qka_y4sVesCV#P-U)b_Jz7*^ga#@uNb_5*_=zKo)3gzxC8F?{5eHmE`hyF1fse%mB? z{8NLc$;nr?WGO4PH+uc9;r0O~8eUfE%8ta=?@eD1E4&^$t*^CgtM?3xqS+-K%Mnp! z$|TFi7j@3vsDi)!CXU{}8Zd4{D$PB=SFiK~aaSKf8Lgtza=)dk|pfK+YKfgfMkKh@8P1(9zo7WsyXeG ziP(Tch#xs;=1I|9Z$>MSns|LRo)#hin%!U7i1%%~d^<_AeQh`PX6trjv6P)r()d9=(12Bjx9I|6yvN2 zTWu%M2g8BRSQnK8eCuA^ChgIriOE;pkB?ilM*jhf?7w>JFYhuL$;jny2b5Evw>2ZV z`k%KAJAB@jtrFz?9hA&K$BJjXAB`do;+UC(sOa)p*goiV6Jp1}a<=b=DDX&j&JeCy z51g`lgPj+mha4mO+#C)XI#Hx~;7DZ-I_p?U>FymNcZla@BZ_Qn$4Mrl21KKqjV+GP zBHv{{%F4c1X6dW%UnoH5YTjphj(y}G{0HYv^*esEP(=H)15ZuS?q=3rp?dq(L<uGLVUthK9@U#0 z_oc+FLC**aATdgaToebcjtXPy+MeggC0^IOfABU8P#^#Plic3_d7~<{cKVU8p{n18*?J>EWIOc)@)xebyX81k(eoLz;?_P=xjm637l`s^#&1<~;6gh|}w>C}`yc5=$fb}CowoT|= z@H65OSIHiu`?$7Dn84`lDep>gJpw-Pj5=d70dde%eb@uQckE{e^inCmuM}yUr}_Ti zp)I9PA9h?FsO}5W_9W$;gkA%1=LBhIJnQqeII1vL`04x0jRg*#h?AVoXt+B0o#(xG zPWI=Y)VmaUrP*3uZVz+~^$~mLr&*IOo_^_Zv`MfvoYYh&0M!alzVgOx!=T0na`Uh< zb!D6#Esg*X2@diHw7xe*h-393J8e8%Wvo_$QQ0Vs7KAKX2Ak6CM`C{En3eds`jRT6 zMjBahsz0<>^I=f!7(o(i)X)8fL5SvSbk`llP>eZ^ZFQRjv^acq4j3w8;cQjfgR%n} zJPC$2{iTx|eVB`UKKN+x*ZzRe=&Hf%W$s;9ll9{-4^+u%%Sy!Y-g`L68te@`c_7Og zt|cBEsDOGy6A~0tD_Q61^$~TfpG>z@mfgD?Xe{5>*I5;pvJ~%9(r3?<*&*fMcw@jP z%jJ1iPNm@3tPMs=QeWn!D1AS5!0{MTz@koCGL9TYPF{cSb*J^!060^UKlb6jx&%Lj{!R0aR-d9UE$|BUScX54z^)@8|@l z$rDqrDE73n3l%yUk9IEdW+x=2I=Wz6lt2NoWzWcSSeeq$$(t$=^G6?peg}CtxB{>PI$1!lB0B?djam5kEvK{sx~Ox?lE%c8GAXz zbuC(xu*0#@PdxQ0CVyo1;(&(fxrtfh>X-M7qu02q6ya$q=LAPJ8lhwlCDC|7=yHHa zK@F=mg-ccp%;WqD>H)LyWvonT3CB4~c-g=CF($30XQ0=qcVN`2qT;snCZK{2*47<5NzJ^hF$k9y!d1HuPe5ax@2`!h!=i zh%f~%66Y^RB9ibula}Jc(PaNe9$}c8MyvJG){>OT<4o!>%TNT~bm<|xs!-WLboaoC ztng<~PI$B=O!r^1J~9m$^v*n8igStK{{yR%<5Jj1%zUdy{HSt2$DTgxl!%~*ozcHBD#Qgd1;J4UiAKfahS6`4?B6jG z4bDRRHyg0kpw&w5q2Zl`TrhUPx$_D(=8)GnM272{S7$q)f2uPaF4hX}d^boju$DJY zndx2CbT`{aHq6mHlWL@|+q-(F%>DH-R_FdaC4UvkRYE|tp>UO!|ET#r!D}1Vb_e{@khUHKHxx#o0~jZF2GAi ziU4jZ4SuKCLLh^%3-=+M_XIijVw2g|jOd#_B@= zm7N6GJ)Rq3h*{fFb!v1igs=(&Q0bZ81K7b`K(&Sf5Mr*X00cPek^`W0PLn-R821MB zCm7XBWaC6Q44@-Cc{xh&W`Xz|_;udKCESodzzw{{X`1Y+{?L4{ldW^N=-p}CPgnNJ9R(R26$x;6EwnH_x zyp$SHa~DO209;QH!5D}LY;g}LyCD+*?O2;X3qDmR4dABRk)@3{t|CWHQ8q-#pSKm% z{NvNpHNHU>_{6R!ls<2}%vV0s5qG?JY5H8;@rNQ?zCJX2>m`W*6TBdBQI}5?evul! z{RV*>$3d@Ja0vVg$teIX7zsOW``_G)O^x?24XZxk^EONibq+z|7c3o~C>{MIb;F&P zQbplig`TbH9e?z)llZq${@-VmV*h595oc@mlEp?)eBEh#fG7n3@kpT!X=ZV9KKRah zRip%bnOzG19xFY7WVrG2Hbjm2{rnbwKY(;;0v44@D6X#JeeF0taGf7*z@_d0 zFhpc28tAP65L+tvdp>w=TlM-s_)-)Fjw+2RFfIH6NKovk zy@HXEo=$>+RFF}j-u;lWe3sjyfc(z6cMb{mjJ8vA2v-9QHBGfXhG5B4V){gInx$Qb zTGqZad8NiNj_BilBi&2ccIGK5@`~33rdu?q3=3$3pA-RL3ZkF4m7)N|uo1>4W5Ygg zGd#OFR|Ronhy;KP%wk|Ec9hTCz|Z)`L%5HcFm{?ZIB2qYv+q`*xrvU{p(@;`Pe4@T zEnuCQ=v3`|3CFFVfZu&sd<@M0dw~WCZ~W7mt14tw2Z-qM9zwu!B0q1N>jgtxjv-eO z4a0SJVg11y;Z{At0T)am^^5l~{D*tz@7mSZUp_Ka;pe9fyHXooQlrDA z(u6`)Ma~U(;sZm|x+klu2 z9Tr)Wy2chMS&!fP8CaU#h85^VLPdb-XXaz_qp^VbP7>cE6Op$|VEZIRch7v=! zDRiz4S@E(dvVS~dl|?!>T59gB4(_fS_476)*s@9hCHap&+&|x8uUm5M&XQql2P<%& z3Y);8&dMfg+{m}!yEUiY8WV~KLh2c${$z^qHY6ybMrG{R+UGbK?mhdCmIE7P+E=T-m7K>$w9|LPkGfy!Q9T%u0DH8Rk0xHnaCg}rjn@@~MV zJWCOaRQ-@Z#k0lN?F>vcI@Q%%PU_aeHR0F%kaHM9v5VK((r%hEy^GF6?~M#pV18_~ z5fzoYrll%+?uK=3*7QJ@`z}u}^p>Wbyrn_f{wwcRjGKFhbrn3h2sWJpR|4{5q3{``CNlOabBT2y>(8;LHOYx`gx5V! zVhUKaOIRsLf9%0S4v`YgRT%3Ow4Y6@Q)IixGJ2Wpj<||_m@`;a|0hn4m^hZ>(1JCG zLKBgKLRd|sWsc6fpZ6^j_6}ix?V1l)9vyA|uA=TZ^c!#++wt6hRb3{>Qb6$UGdHsV1iSRQzJ&&_oB;*&(0*{RAwmhEH zOFgQ0FKbf4%s-2$U~FdLQ_<=D&2J6k_w6xoS>4`TGwXt*7Uft|yMDSYIhJly6ie>| z4_o>bC2I<>_i`nhB8xypGs}CvLr*rv4!;OI$S-_u`Dqb1%I-Qyr2yAp%|h>o99ZZ^ z-*0dYp~cf9M+eJb!k4jZF^BAjQ~0;5KrSL`rUsr} z0~;@eFT~a1kZA3eEUP*-PB5npp$iqcutau2(L9a&aBDxt6NE7K5c^^mre}~AzMt(L zr4rbR7Q?91+0z`1yS~FNxLlnCkTEQV>-!a7TT_Gv8Tdr(89$cq@CntOc3vTZpKwD)?4@T-(CT& z78SVMo~-FEl4AcpvVGmLr!!2YJ~~s$hR*Z?4<)9WSivALdHd8t8!`|-R(M@G*Jle# zjDL3MUxsY^Y<#J0G#V@3k7OuvC~;U74ux6y8P^yJo-p&wG_6tZ ztyas%jcc)IE?9lYMtJnm`iSPv*~Wi(XQr9oGgWVE`%1*Ih4=B-vnZ|L^j(g@g@l5fB;GMYyNk2;3o% zwzxmwlgDw(VnC}X!!H>;R|9O3xP@IG2l=uIYjIsqBnbzh`0YrZh}gee7-Z=UkV`F{ z1PAmgKN1B&89Wg$yISG=OrW}l*`Y^({G_AHBO`BwbwZHDwH_HkI1=C>|<-Dg8>)D zseL_fFIGafLF`VNMZK>pW6Hsfy+FA+3}2HFon4=N{zVcI*qw(GG1DN+AJBij(VK0g zYj%^Y+d(ukdpxPzVhOyvvBkZVOrO%>SHGNm;U=CVB48FUWtr*~YgL36wF&eSo4MjA zR(QovQweck$H)E4wSj$ACWvfRB_MBu zJO}Q{Ub2GvRTHqzSbveEa3w&N-VlC}YI;mW%n{=y5`q4{MpQ#iqnte&1(#%)INcm< zbl%N@>tUTGyKNd!0+gtQK%v6qy^h|QXIknsAr}@}#1Zp$H9o#R%|7QI^R#M0hAgEq za|0Sn8*GIA09(aEqM`Y-)kkiQ&UpIdJ8+d=LhcOmFO|>P%PLQyAlnx{a-s3DD?I<9 zFVlzWscsUUBxQ9k;m`-(bjRZ?lCD+Oq{U;Bg@4w#0`TfY1)~Q%+9sOiM@m*`}qmgvMm3Hn~;vx5{HqE~-`8PTZarq70^7z_EY z3L+bl%UnMreRM}T3No(oW)g(3-k>H`g;0U-Pt&VcBN&Au5qe3nyh;-0bi>F_lehAm z&IZ_l*$Qx8rK?8vkxF~1_s!w3Vub~jvC56}M5nJJ*O#CB1?Pa5&Xe9mYs)q3Gex=< z6tswin65l3L-XW{f|V`F;<41kc*?K67njuGdD}C4X_igRqWtFA^$GD}k&|tw+Dvz& z`Z)&-Epk+q8(q}YCTLeU8uB|FhB~r6n{K3~{o9=EM!iqOS3BgLM=T^Pt8M)U6p#1+Fe1?nl0&bu;1r0gNz zhMe7OV(|-aCS@lkM;4*Fd#cbyK4P$8O)sh+%xN^+bH>q9Ky{XaFNXVU=r@kFs-TQG zvgu8xdj^^9Jnjt>Zy;_VvVp+vs_hMYzfae9MWdoug)jD=tIqCw<}ic_5g)*wE__#! ze5R4U&VMmS_`>R(0z7(Yy@`rOO?z*KFHc&SS!NZO`I9XyfoH#&0{pr~%H#24Z?COB zJFxqNT@)#zzBgNMKM(@9R*DQU68EUHCI=N&r^&TpOK|0@7qXd7p=a6s`1)+apZRZl zYh)R|+mFuQgC-dw34w2MWggCZy2U4k%3t^(2KTRtvmJQ3J^#AB0VQb4Sa~)TkT(i) z2C~Su6g*il>mI3H>V8N{fl@EoLfHRi%PG(N;0HP8zqd~_$gHcepSNA5^ZbQu1@5~^ zx*dy_pMeq%lTi|BSDxL!zvNPa$q>C=G&gBh#?mn{`FHtO&_CHCYhKziZT>g5e+<7Y z4rp7{2Bu2}sXBnZ{=Vn-RTd9f8o0P=x1DHYDpqv)(5tHqjMtTe- zwX%-ky*X}tzRuBdjv-xuM?icxGF`n8D^t0i;ou4CQ^5tkB;<8jWv=FokT*iMf5E{p zhsg}XIj*9&K=$vITDznJcCiGQB#A57k~YJ5+wn>=^Ny*`d0_d+m!tR%ZLj_T^sp$QC!V zGQ->TF`fUqP9(nx)x@~2)%#fT_fe!EQp2beUkM|`7kwXO#yL^@5b~mpb>uz5`Am=O zVORcscl9;bpN((Qo2L$Is0w(*`(GP=S3&TO3ysI9@Vln}b#DV}AeE%3!LqjE^`pGa ztO^HdeNkpcy%UKS&lp>aP4|&^zIfp(snH8>>pcEyVwv5?DFK835@z^|sKSUg_1&dF zKWhbRu(yvC->P=`;>F-+Z)!|;)!VH4lkEMnjuOfLHW&K>v>v`ro`VTnX3ziD22kEt zMS{x~H9|Q%j|SV%Rr2GU>SUtm4#~0hri*kTA47&&VZmj{hDIMYq%}dl?1h$%vmC2% zA-4Q)aO8^`*A!U?_>C~BW@ zV7E0A&*7p*1eXvJcAE`jA0PHxeU4Tp1?R^7iA{=un=n!HNI5ULgKYO~hLfRLPce=m z#iu_n$J1{~wXcjm$aJg15`rd8zNczXUJxGQ91?| z8HVpMp$xts(;$pb`SpH+xU}TljTK(LUXp(du{E~+c}+%!)hU_0({1jpaqZ9gl{yYc zn$v!nX8K{`%ARy(C6`VWWQ3Is*obQd=|xQx`FXng_#g_O9E}WG&+0mN$K(mxka&4I z!!anmIMM%R#`R3nnjW1(SY_?)#7su^Rt`}dtM}=BaCkv69 zazwfURpUa|Ry_un7oqd;9l>l|6G8`yc#Mgjy;R25fU)Db7ufm>FPOE`bh&+iQySL4 z+{{t=*shM%LPaELO9*oBW+@ba$X4X*c^oK(C_Z`k?y8y3$M$@dhi>Km#ow@}JGd8^ zdNrD~s;Bun1()rip{xFIr)xXypOvXyz9v;X+bN{C%&@6b-~DjbgZM$*Um_xwho*|BL_YSyj_#`GyuDX_&XRT&bJVJCAybB{V zrmZ(e@s-{}#yukP3=uk@YfQ$;5m~2+=)-zMg9@ogukOou87p^#$T5;&Z=%#fz^}vw zgFqlb5-oMp^Sq>`$nkQ`?aMeJ&Zjh|Y`4_s+@4?+y%%DRT30i==$%4wtvAY-93LHU zY)K(ImtQ+!n*}D`ZownsDef!9GWC-hij9m(`w=x*)EpqmiH5s8ogLkOjZn`&T*XE; zCw@D~qBMJy%^!2e1o)h98n#DsjeV}_vnS%8YUB9_Ju@m}HM38>3h%5t1TaWN(-Omv zb0mF`&WnsQG&J{Twrp}D;`m!klaeMVC4Ag%p?OY)tg3z2!m-%5G{lb{Snq5DpyZ}n zkx7%&zzKWME_Z{VUCHS0=161D4HD4K6T;}TeSuB_P56uN*-NbaJ0iE?VT{hbc6JAr zRprk51d=>%0Z15kuxq&%Z56B8d7HZL&_Ho{nA=)Y2&zE@FMjLyYra4Hilc9scHt&e zDclRZta99XSU=p7qs>s^5qPD8HSUE_=PS@M>=U6mAL5bfq(5(yiyz}7Y-e;slByif zcwy^Sj4>g`*3*XHXU&-VKgKPX8|KVQcA4rD6(ZhL5_>k+9j zV8wck`^&TKX9k&A^q!i-4Bm-mi$1vN8UD`%kz!@IHZv4ROowZDgVyJH=IOBWjy?0? z8eE^MzHoW2Mo{LZXLUWxp(vT*_g>D2!CBB_)aSh?u%|u8=C@zsJ*<%~!rZE7u(eVP zJu7o^5qBQW=oQzFm5>*pU{3Fa%qIRf92nmBT0)3K@{bkeeSxjXJ7(o9r$U@51wUuN znkdm9rz)!JN<&#^iFkvVeU>>3a|J}{lNtNv1p*t`d5&27Z2$V)lPj=0kjbmz zx(&q`;Z9u4V46KAB*n|cOyH-=_6Sa*B~8NoI58zUr3 z?VvQHle#^JFLtn}hVhAIWmG6-xGA2|E^*mcgnO=6(|4b@p6hQs0#?5W)9cWqT5beC zH5^72!e|Ym2EtEcPq0bJCp0PIQ?R`OxOgz7e+rO*F)Om745uE9$g7h>T-omV<+oOS zT#>Qt9rN>si3mB!9Tjb=I#$_C5RNH78GgJ;qWhQrWm!Y(F04mD`=|&)&+`Z9aPx=^ zM=bSD@;S~2@j?4rcwd$&tUXM`q<`hYJx551b4bN&)^@-b>;9PgBjo4qA>PEilUQ_e_!5j?Rm!PsJq!0(>3xl13dMQlNz(mO9f1t#8zdh zH}vL3t==SMv7WHh9e2RfC1UD78tV{TZnr^|w3$y)*i-Rz){Q#(8z)W`Nubo42Lg4x zsgY~KIF9J6TL=v(&xdv3>0mQ*S9vy?RoV0=pw|0*RffFpZs_-1PH~_#ayL{r?7JJ& z&DG2kzN!zoFh}vWhIAi}kaJj=2}%euTL9Cz(fEghbsA^c0O2T{iE*&(DaR#IrF_a! z+qmb{O-|rFnY&c@N5AXxJrQVv`vH{M`Kg88dgc8TI#ef%F{G_KB@v%sGD7+BeEH$) z5udlIh2fZnbK`}dxAiWNnS@yCF5fx82#{0DI)iQs|0bFLFkFfwF@J_V3N51rIFx_W z*4y!WeMQ#E0~cPm$aQ3U?UzazkIj1aCgkG{Ki&vJrv@*@Bw3gjrVl=OmuKcdZiE|2 z`A4h9V{Q`#1Jsa?O|C=5o{|F%7O!tu`9B?1%-wy_Ph{3n9*wVYV5C}L95tohoH*6O zUbYs5s?|S!Lckm^V|?kW1oj_Xj{z*GJ?OXAqhAn*xt`Elzb9N2k>wsTFucd zukNccWU78^igV3(gl_fL5AV#~IE&G?XU|8_#(b1)dVTd&AsfEb3xKeK<9-M~VZ?yN zIq&5ULRVSBqO8x`8Vjj&MIp_m9i{o6QbnCfC$MJ*YRW3I z(aFRzm3uhXW7xFP5Ei>Q&tNwroL>k63TdQBpNlyh zyd!^JXyQeDgHN#c_5X1pE6A706RNil{Lc%03!MpsfeSI>q6M}ugu?g8J+&YzUdoZX zTWBwn>gAHF!D=gD-9SmE_h;KR8tS%A4H(&EkEB)=#!J(mx{J9Dh1uV0wro?g@=v(N zw!5x)`6*>b&Xs39iFTLB>FiEX!)S>14gS@oLK(y88rKKob^YUSY|Z2X{|^6Kg@1{@ zn=7(6szUlch0Ua}ms1LRlJ@HMJz|-f3}5;9ptt>GN#23#;H2%+-y5%Z$>U~i4;WW2 zEWMlkCSi5-Wy4i}Y}iGFbrOZX%Y|*1;(hh#u3xHx=x~JkZ%e~N#E`ppNvQ*>my?ne$R1_2wHvB^;BNY8~Fe#%^pXFHQ0 zPc3>fR0R1Q;S*tpH?y(O`m2_IW@FlkT)=$1XJqKlY|Q(~Y`UD#0G#w^Hl~40L<^61 z`vm@(jWvQ#w3hC2?bnN;)3aL`+>>Gk{p(Ot&j-Q5k{WTOsCy33R~ z{#nXle6+kM-Y;226JNI-QLn9F^h+V@iGiY^xvneS@oW;UdDrgFGi~hqkc+3wbL^;A zTVb~#*uxTQ&Cbn!5oBb!%)6rUXxkkEmM%d$YGk%{oLJq z9^_*}o5FQV`og6!tqoE&zJbO3_F)(e6ysduz(Av*+ z?DRN|Fll;-1Rb?|dhHqHhW=sZeJ57|37B@f+?kX7BLdCI{9rK#?0FeqIJuE33DfUe zJh8yFE1KdTW2Y8PCN98Hp1If`O%L@)7Bg~YWI00=T!%kaJI{UYZA@HPfQ7698hSU=;7kgy|!OLvCCBX=RQtd zj}>_!RoPU^8cb0`_92h4t~m!Wa{NvRG8~uAyngloh&szAw=PKyxyd8i{FSbN`P;`< zHA|Ah2guGv$Axj6#d#1YbKU6v#DNPgYQYum`k!E5eKs%|y2tkA?F>JGWB!E2fHD0Y z=NI}Rus5GjJi(8P+(R_n$2{Q3nTH{O-_oB1;0&gD4sOZs1CITe3lj6Qgm?n<2TTt6 z>4U8>BT-~bBGGrEr$(9+L=RW#SDE_&__(lY8#Y|KLCV;(IPXwT-~7^^I%TJKhVHVB z@1O2-tnn5!_4gIk3C^=wx2d`M%04W*lKI}fF(fcChrmE>x0^ulkj~&voW;y5j0|*86lSbizoAj#ZmQeL9j9vw0TiF!9CBFK8ydCJz;#AP>*It}0lKFGK?UT#Z|E8YDz zsm6c^FWeDHPGgB*VBLl?IQ4UiKW8#E%LN z;_r2#elq`v=IrI32Q0)(34r0}cqj5x)koylFU;m3X(eMO-(!Qu!p<|3ik@OleMJ7? z1fefMxty!b6?G@s?|yh^50%pXz?jf;R0fsH347l`*B7m7*|JalrWe8wUdCJ;@iO;d zSyfiA%_u7VI&>}fsNs$Xnhl_I^l&-3JnJ&kJVLZjVVP>`S(;}Bmim?5i}zglrN)Hi zrBfiu8$UMc7$M>V^++X^|n^N&=lPRa6W z5>0Nm#88`a)CN~@+qdU?=E!jfN!J2l(K)Bs(G=;0?^wYH*oa%^*}a-&%m=^n#1l7WxROKx)Q^LugZ>V21kk&P2W*%Djq zuT5~ySD!azTx<$=bsV{@)JkQ?0~2dW2B3$SWG0L!k>w87#UL2K6q@gV-rJWO-A)|0 zn=b*%$I^$>d<`f*tQh0JahktRR;qLLE;JNaFohmo?F@eWdE2$=E-WgvU3J5vU2fKF zBj99M#gJU6uhvn3)2}n+Wx!o1h}5ygZ@n@GBeB-O0<^qhsFT09_Sl*+uvN6&S${_7 zJXIL`%Z6bb*IH$bj+UCuIl?h3B#(Mk0IiGbT>Y_5X|&T+M)vqZ9w>{}9wg+ZxcCj- z+Gl6xn47fT8W^4znM%}WOk3nhg^$}R_WNDRB%9?Nv>=`B#;a< z4W=UEASbItMwJ&Yg%MdH#ds8?_#bfBnY-@lAb~a8sd1CL=WGn^{Eo!N@qKM-L-{*% z(8-N%8qbFI1kMt^@@xOyx=(|t(LXIbIFR(07T$3&mM@$9?d9_<>h>Af{y?9r_33w@ z+lvkB_(qXkhR5{@1J--W2auBgWtSI)8q&&$z840YS%*4l84yeK%OtiFl zwA6xe*fHUNFTEs!jCi~)v(?WVx_9LvUgVueISvDuL z!o4yZ`EX7WwGcWWtA3HamcaGD`h=^&NsrXTjLbUmGRu(Bgk3;sh9WI&YdU!SLExEC zCN6FT=v)r#FT{p1RQG$VYsW0B#^gx$F1oPW>JIk5Bz*1N8j!A@TxnQ*_$fp@dBo{G zRO-;pHDxF{bV|R&wFJG1q4I07`Iap%}8=M@yo8g7Yz-Y97=M%=5)~vVdth8 zFb*dODa-GMAC(DLKarRCT3v>=Yxgl#t+pxZ;lCUPDCaj|3IMw8yg8=6?8~>p;2;5~g@DFFO8tRVURuOefYPP)VD?H0NT8Kz~QdIdS zaQs&YTY9P?>`JhiRYt02yWtLe!1(;hD(uBP=>{JY5%|x~0>eJ}+tB(l6XoU4rBBHn zapMNo!+(07pdEww(QIE{{FA8(xM`N5^!XXP3BS9RMb^D^MsHpg<6|7$Fdd*%=5Dr4 z?!YHHHtcuFU~&KI-LFOe*V}LY2|)1w&orb-EQ&pc+1CJ*gGg9nz`c)Qc z*W=N)IXh&IuZWV8TGif!yeTM~aq)X&*WWO(Cc_XcCdx~dM6#Bw zMpQYI34uKHt5?$*?)VyaR;H{WgOpHnu&`;(esS)7E>{CGVWMR*Z@j=^gMe1@?5HT$ zmco_mQ4KIz+=a#FZOxdvc$p+pwFXHPPSCj*2W`!Hntq z%IM|f-B?stIZ_;|Sh~mwidSA-IekB%$hr5`aB*tr7+TD(^2vIOJb+Qhi|PV2PF z!{=@J8fw>TygD#4vc|7mVdeY~k#;iX*kCfAS=3+~1YS-<8S#XO)TLLi`vqQtk+KP=m6EdyX?u zTY$O3_T(S!4L}e3vb4xJ#_W>j__LBh<+*SLl;7hK=|lwo8y}o(O_R6uKPr4H9$1bR zPEexcPC}j_v8YDJ)JQN1-xAX!YlMn0XmD8JH>_&W)V|rY@E!dt$epcZD4kv>)qDMM z6}vWTP)>}UijTr7Dr;;|cTLTWvePvXAVJ|C%=v%Vd-JfS(tKSMwG;s%GS8$G0T}}V zf*43E3MB~0Jd*;7SwsYipn<3iVWw3E1tEn9ks$q-PQN$?z7K*`j4eNi-%;bZ>{e)zQ6Ysc;9&4hbWr)(4SfKs-{Y>@`oDf zhU=kjB>R#|g{E>1IZ(AWc0EB9zFVtd3zIuC75A1$5Q`Q}Pk3tGd;f`_KKp=&y>hpI z_>j>6l#Hak{*+`WuN2FYJ3X2o;ZluS4Zo*w{UowbV~g$fqo!O&3)baaOF^*t*Hx+i zP2~pl`^pXKj}&hHHwli^@AJxJ{$5l%?t@=6fv+aN@L9k_1QgvAMMJ|d$+lMq zdXiMwPg?LjkpLn`YoE%(9%1BdnZ=s3#5!vtlGG--)(nEw^4QYPbJE6y3_pdYESI7m zuFg@rRE8NXqhdE(y}C$C(r=Qsjq!UKgdBGis}V;x0o{a>%5XRStA9O9J&?Dvibiv@E#kKWv4e^b@I)UVbVQv&h><$BfRZeKmI@2d5qfN0a~U{&$#z5wljMoi5_v}v82I>`pgw%^-% z!WE3=xz}n=ki1$vZ7RK5)U*n;Y@Bc2EIEBEQ!D#uCTJ4TcT7+gnD(CqC{rkIhBf#5 z={7DmZ0_R*Sf(rcw`JdYfP#*+M16wBC~NCOV00d=_|AhQFr1(e&*OvY#VZ>D=KlI2 z{_aR`ev;AJCJ%)9zvkn5L~C(FeWjlTaP_!P5*JM$Yd3)uLD3CNOXeKre-;1*rgv&^ zR&w~%{3XI-$ zT~OmZIicFrdF)_&YO_fr_0BWf7$RD&H}&O{=2_4L`-|&C{r(;uol4EdmmEp<(qXPC zixZVj;-zN!3$kA{fHdTLqR$wnTm!07VO1j&m;0FK2G2+u3^ZcuDEb3z5A2z3@XIvU zp1`vnFVsBTdl;za&8gpKthM;Mz4_=ezNW0|c7NPhd*H$5^Q;%MK10#_u2K^J z+HHB9>i)6eZhphPlX?oyHU|oJnQI-$cW!rzrOS+-zx^AzdhyK*N7{X!nNiH_-l3Qp zkA%mS!k(>B*MnW&y5uJWIb|DM&m5^dWc@OKzCuG;F~ahXJo_c2YBqTbRC)(9jJZbj z!lzhBK+ArUNLhyYfeTR*i_?^zPSl^KI@HLO1$lW~bN$IKwNMM~drfA#gVR+dw`arJ z-EPFN5#6&pCylpVsCe687rmbM7jNO$FHSVGf#Cbg+r)q_**T)~G`&!H!l_ctsU(X= zXB#o-Zu+(ITH)c9rd~cBBSj-DvN*2hQ*%tz%4wo`G&P_hZ%gTbY3|m_U2z(zeLcT$o+5F~<4wLy6kg9_JJ+X)h05*fW{AQ! z5j516Rj&2?nu=c{nJ-};)iWE?J2i?l=lG&+S!5cZ<92KCi_piqj$ekWvCfnv{J*_iK&V3qqHA8HMgmG6rvJY+LjcEDpA?B6SH zf39$<438~Ww30i&en;)mVZ^WobJx-+$%>4>x!tYww62d1(}|oe>2t4Mk;>{aYoe%Z zLUq*bmj|Nny*Q2zb83w)c>RgQ%%oP^zUN@N_Ip8weyqt17J{MM31oA9O|p`0 zFGnMQ5~gx}=WR@gU)dOAY2Y@-O7z@jFG^H>1Pk9zDPW1co9b?D(@u!KGsuhGD9R@E zo#))bh2YZLx^}VWQi4YTOy`NS3j~XatcjRDUD*CJzPcM!+Ir|_u4|mNly&78Y8kR~ zvh3YQm(dOb)|7Qqrn$-S4(moM^j(miehw^Z=TUw zqdK{CET-q2LP~CB_5$0=0ch4^C zOAIXuqE>V{4JLWR`Er?hv)ZQw7Guq$wTo?3whJ;~TY(nD6qS&(5lmov(-iVDyA)sg zV2U;Q@?0&}yJygV+hmfy&h%9JI{A5Yk_bfhY-MFMvQ#SAZPX-%si=|q*u-$*^{n)c zAYczfOsGZht$aOC2;PtWk-a02SHyr{b;u44nxPZ47JD@8(FmDc>_zfw}%K(3BOyp{lSL9pPR?(0p zjxNe7nxW8*`NPed8r*$ztOgwY@TLYwmTN!T^t3%7v@AnsmrBRf#}Td7lJTJ?IV zr;*S`{@smhjFTvtQ@Or7*$a1joF9h7Hk#h-(yyA8DT^rar)yX$JBctv9K^Bc$Qb%u zHo0pnv^3Kjjfw6sU0NGOMJBM|t!FE>Ms76*6eTzCmy+m)MYGoc(e4D01QJi1AB;rS&ds&rJ8-< z5M>eF}|=%wB^3{K#o-iZ|m1q>-X;NmX8@xzB)v{xzf?q z>CU9&uO8!rCnO$) zm1k0RKDmwAq!w3IvsB*9xJ)%a*Nt6;IVW3#s$WlR?cC~|(305#9+_}~Wd8cM>Pk!? zy*@8Q>in53Oy1LJUoN_Jn6LauqdPCt1eD%m7zf8zxJT|lwewFV`ZKx|9O{5Lv`v4X zR}=O}UvDqAN(<|CELnQ_;E1B~Hb-cNP7#f0stENmZ1EI?j$2%{(5q{=PWf>P(c#P* zjg;+Xd4EC+tm$GEBhIxIDP#|k$zkx_+!*FzlEM((J*z{K^`236Wk&|P#F6dR#_F>T zU1=8D6MZnN0;9o@O^?&=L^Irz;a;Hj^jTmxylHvbKHoxV`MgSHXxG+*@t+0afFJl> zq?z}7r|5#Kb-C$!=uN`Sw`70W<6v&3N221$6n^4Ubx`wCPw8oO_13L*i!Ma;l2eXZ zT=mmZvxX%U}@zUAn*_0M-OM_%)wv~Ee$PKC{O@}_#AKiu6p3(RE6W_X! z{qv5r!$Mh)36hSa?Eav8FVqbcFVT{)+(WF17Sa%Hkt++JdU?Hb$tdLyJPn3e%bf@l zS$B#o={BUv@|rekpI9gPTg;J`K`s!v)+1i);%i$&6>$KQvv%NP1o@JbyEuOwtrq+eI@YlUfk6GVJNVUKgw7uV3omFVdMoGj z^gkaVnvQOiy1Kb&TBT^aU^>**&oouo7aV$eAoFI}QT7`*(@+|P;sf__GRXi4Wx zNLJ5ezuw-5Lx_rEW^FJgyJ@=v{$AETDpiMgozZyjg`NUQc$DhaA26X+Q+nJUWs2+h zm0iRGMSIX{R^keRmi}{Vu1=mjZiMosBi%jp5XVm}_<;MXX2X5F5%s}z5XW+J2C6ts z@bwDN)2N8<`|W`(Z|+WgkIOXAgvnVHNfJiLvIg5UQgcF${#{(wA{19bK--s~5gd$?>!S zpfKNYg8TxMWqT$%wkc1R>>$L`pJAP&8O!GO+H){(FTcdVzqTxn&bqZ;5|!RYgIXhZ z?rS^dANaMeMLx_e`?Z5^sz*k#Ho&vEY~$Z>7KOpI44nKqY3Q2wCG-uH6$c$6$H$J-6s&e8)lWi#Z|d1g27#vQB_ zXsJvChcvNpiEC)mhrlOEPj%RxIc-!z-o31H?OTuTAH3}*t9Ce%oLY9BLF`yQXEsdj z7u1T=Ix1XTs|F^uf2uKaB-+?ZWcz43+neOf5iT=|jn2K0@h(2w4`VAGn5!EbXgt*E zr&gZT4QPj6XIB@EmRZs~b+xYVXVwN9jF+cZ_>pwnP>TEAPLWoa@9|%4F_6B0wGq)E zKKSoVE${blCYYl6AGiNtR@*fDA2Krzb8)OzsgqUw z@!X&*U^SZ8gFOt!Xx7<#UmvBhC(eI56L|d4d<@cjSG)p)CC&Ccqv_c1e<#=!`LnOL z_|Z}%bz5$?O_xL)jZ>&1H-Qaf=g}y_NaN~ht{tdb&K*Tb*u8w^#>W0I(GqnLz4aCQ z;I)b;@%2df^J09roiqJORcggcKMb5|hz)?^>An|elW(Xe+Sy`_i>PmzX7}cQSdu~t z|1n5wLiTWziK9DS#V0g)O$iSriJRaXj)O>|Jes#3^a;{mcp|Xu!rt#8fZy@__ zYLM{k)4!vabNHR#X^Q%TuHc`$1^%gC?jLq*1;20;C~S*brmv(Wq{=?G=?uj)A{+!U zeKV_b+aoEBTYzBB8plgM*vb1+(~RQo z>5|xt=c-etWe8ume!$1TxEi>h_&p%?cIWP)urdP!AUA;UjxG5^m;L;u`c z`sF z5$r8Q%Nad@WgS$}?HGyDTgR!uF5$K#VmqT8aAKH&zT#b8fmrQMDB`w`m+x;k^%$;8@{q_$nnysby`0sptu6lo;L7e(8M916LZcdmwS5>Otzg@ob$iYwk za?cT0X%j@Wcskiu)LPJ{CA=kUo;6ByfTe=OgShLUipQXpwyc)X-U%(I-hf6^{LbDf znp@3lC!Zkc=YJ&)ca%kK{9`7#UWW8nNxY~CuFN=Pp=9qy8T_R^Poj4hku zO@G-{LJwQPYWg!D@D5yXP~aYAouSmuc|wLB!(2<9GNq9?(m@a7tVpx5Q}?GL<9s#j zU-vTgAqBq~Nyjnb&t!$T@JIK?N&4N2AHQdaY|ZDeN$n_oYQ`?h+l}AgVClZ_i1GGGaE2Ux|;5;2Bw34iX!+_oAt%9 zqRtVQ*n#_NA6{B)ET8NeIYT}jsrOrKq`loiU)vL9jGb>vPL8XMw1|5DaCM`{I>P(D z5y{<8eY7d2FylyYI$|&W@N~X|CoOWWU?$fNQmtn;*R@%z8I~(p+ zJ4l)`YA@`(pk(efu?JD>POEk)-`Qb}&{H`TUaC;A2S^ta6&!1w2=`%P==tmcRjS^TXT{`qetia< zG!Yp09Y76tw6?V;a@hy>rk-#j<7uaAAqh{4~diO8*dP#^dXR z77;?bcx5e}mQ;fD{HFOhIs^*&GDrm>dgsJfxC8f8ypp}4$-~$8i*QY@t(2;{h^}2@9hMAb3)`16x(BCWqT%O%Zn+a? zwz`IoE&VySoV~#GE1*--XVodtAy%u1LrVKgP62zz7+;o>rA8UnF`5xoq_uUa&%jpJ z)v9W5S+YK&M=kax5{`9@cYrD5-vFV~Ef$xs`?)|2l4?}DaEoJbGoVx(TGUWUzn3Sq?!Jf2MZpjMxGl-Xju;c4oDfGgf8ZIOLTXC7O7S#p-&W9Opsab_~ zU|(;Kt4`E?c!v0e?RR}v<^JTWu?`1W{HF+99!lX2i-Je`YIF~!wiesBF)#&^zj8e@Ozf z(#fMRW_URC7dl9w@;^yI<4hIz#|V`_iy+!F{_uMZwh*SVF8WL?L|bK z)5Dn!@`+KqU*jKX^s30cF*0T13A^8P&F})|pK8_&SiMos zMM2*42uZ9hU|67i7WfVtV|+}}OESllJws%+0JVYI`8NggormfC3cz@-up?QofC1YA zNm751MYH9K2l|M#yWty!SLmBLa=pu~Xhpuk(g{}kM|%j(y8Q7d)Eh9B^c`CYr;JP# zE4ed-NL6RgUaRt*_T@iuo934!)2iCq%4A^GqnHiY`u1mfv1(>rx(#n>)a& zy3g>H!dik+>b0$5e$wo=l{xmA&jJtUWU*01J9=RUue?hNja7z}j1F#d5mQ=*%YPeRAf-!tW8>hf~z@&8J zb|>ZmAdI+!eAw&(@NzO1fryXYaAG_kY^{C~unVz2zUy$WoeuK@Ml!Yb-}d0ik+~j~ z9TU34oKLrZTMT}l99ey|)J9&{tcYadz8zmb>$`H+xz-(a{VZQ?lH^9xd0Z$_7kb=1 z_7$@B;+_50%JenC(Hv8k%8dRW-=ig?F%~DAL~Id^(@gEEdqbPH84dT8#G4t+nhQhkjzrNfKzF@) zTd8&pBOSIE7?BP9At$f!_I)T=98Z;D{rrRN6IQd8h}KA~W4Zq(@rzPU{X5;KFB6n}ufw2xS z@)pvgkBbmFwXyca_2kO(5fJJPXZNSB+!@mOsz-F%*T#q$t=u`vy;Enmbor(4Q1fxjRO>}oO_Y|*)(#G}1 zk(W1cT-7<&1LF((K(!tA!}0XN&gYh+~w zTJr)@Po*%bfT7PFCAvBvdzU2inq)0WZxej&k?CBUGFZdFB@LmG63_9|>jM$Xd0VQ= znIg(mwl^mwF{EEbz8TuXY6TmazjMSWO1yOI9Ooii$~{SAq~k;c2@dnaoZHx(7cEOC z%qRffDOb9OF4wjOIH)GrH6|HskY9 z!M;&6IE;UA2_Dh{t|}#uURLf;FLmhSBR17iBtoaHIh4yx2)%jgv%rrS8!CG01BgAW zDfAPIvemWWvwO11b;0_1#wR~2nz>MN{0fu``l8Dn2$Ei<#|s{3a-N@26(Y>D#shOm zX0e95ly1K?y@%#l?+6Ir)Pbie8Ct?~r}Q4PKM^wiT$@I|!L+Eo`uf=mN#+ZSK*S2) zY2^3G^w1s8f&t&-g`A_q9*^?i`<1tJy!9l21B4QPy@Y{g`v za?336cH<#MJ=ZX6C&u(v^#DwwHWFvoHHDQYV(>IGY*D+8S7ft_!uW^Ph*P6+Gjn2# zW~<7U%%Q$cZ7NQ@!w$!ap`Vr^2*o{E)nAz8KV}IDR$VjNhTy+qA3Fc6b(?414ITACU9&Zd2jG9PN#fmEA{adi`l07$1Nw?_# z&tM^RR-GLS47mE+{}L^vSm-DCX-};FXS9H;3S9%yLU`fZFunmWiHD$9v1|Wk67loa zeR(im(|?%6Nvt7V4%L!+=RYl?EEoPBt9je&KP;liHs?t=Fo>hSiMQWx_9=Hi+~-&= zt>$MdlK)sP-p*1mi=^N*kUt3*%&NWkMAci??=tCHuq2`B9JMBM&qWreE|k%rBFlOc zm`pNrJy#<+)N!N&eJEG2GD(%b(%R~8n@v3G*(Sl_2xgfI*LzZ*2S+;VvJI2p`uiP} zG7R%q``ICb0RNHQLcI7}k~sJKRsj4L30Kh@Ir9_riD^9+S88%}qWOs;ZP?2$YSZ*d zTx24>mMo63u{&z+HDq^r117zgLtidEV|SRw#v~P`S{%Y!kLw`!FmUo%1D16fQk)FE z;2vVD5N~1Kr#jpj4qKr|+!NJYvt+9Yu1Pd2nW~V~*u+>ZBd|t43!Gy0XBy{d&3+be z&+0vBGEKa!vxc;k`TJY4coZXtEz=3O8a@kL{w&byei^l-U5N|DJnB-y&A_CmaXq6D z>^5$kT!~TTOHp`YXmQGgQ?%d?RuQL4OV8OcXV-C^#t~Pdo2e_F=2lTKMoLeUJXC=s zE3ONl#W@c)c>Eer{lx4pRXqRfHflh1|HZqSW0k3KwQmxv4(A5m7#}$MOyT*5CTxZ7 z;Jx>Xg+D#3-@_U@KxHrNs@Lvi{0J3YzDG=B%kMB0b&?adAH`a--qSy(qe4qr=0p_sN(UQm`OkdfD zEMKfFyRV$p&zAtf!g-bQJJ=wo$$#Eq8{iiqG|STLWdFqC5%EX_GlRRW3WIv6A~yWt zNt7Q@m%{Cu#U2AKEnPt3I)jO#QqH(HrPiVkCiji>1?ro6QbO<*_JtzT#LcQnh3DIq?9s?#k6jZ?1JkeoV#X6~x_Y(c_MHPXN*g6~Z9@(99fkcp5@5TAN36eb z+cTl{Nc&@S7;r0~-+In(<$3N`q6`8>YxW89}n__7rMIao21QLG0v6h99p z!Jp+-P~PTqC4m3A$eshho8$1Ax#oDD1mQ9o`m@Sm@MWRo$Xj{8zasyC)CFZ)$oO$> z@3N;>HDcz;+qfDN+!M9j@ZlDCR(nzfdztZ_TapZfmt9$8iJTZSQr`ZGckM&-z0rCL z$wk~Qq=V5g8k4Iwg|x1lDGe6-rGz>y+k%Tq8kzfGlOzOaR4@Q!R(|V#R9YcUB6cX_ zqo3krmjMtgt-nHt;eT$xTD4Dc0mAxE!~GzxmY5B7pH*sQU4|sP&s$Yi&V?l@j3Vvo zp|&0i4Ypow!Y$|mL$;^%=&aot^T-x&TxD$@c=`wPYk0UrJ@;Izty~(V-pSk9UvsPh za|=j2`Ted76&k{KTR>T%*%@cuD}C2OesKT1>`o}MtY5rn{=J#UixPRpOQd1Xo86df zky53P8Rt$u&Srba`!^}*lZ(dAbqAg;@OG*;i{;vGUf_V8a?6=z`(^OFAIB4w`ubiw zTQgUF_Yz_F=hhwd}ba^Zd|;~nmYL;YZ7IMF4_cCOTPPVNI{*4!@0%u~lWo^XOdYn^`0yBn$y z+;qp|!pi_m3AOl3(TM@u3FQv`d(Fu>N-Sa;H?8;YH78kx;OY?01EJM_uQ?&%p-uO{ zl$>q=oVC^ujn3P1PvzeUe)h;MbD?tAab%#SvQIx%4+m(cZd+k(VnE1-$z; z7=v~5M8+v0V|3IJTbJoI-1oO3Jbi(>wmWIWtmq=b7_ERk&L*yk&XW{-`MbJ`eGiJD zvN!s{=o4$(kzwxP3SXF*+8lS!bVxTz;~`*Cjw6M(Qg-VBMNKAKgce%VPmM2=7}<3A z%A&ZZCp~q<;QMjAyVNnseeH-#^X(9VnPW-MK{8vkH!c?ud}2U8!G?O=V(L4_jH zi}fziHyy+<=zd8^@FWX&5vg3hSUlUwK&SELJD?2K8qEuk#<#NO@JTP~^jjj{3}dEE z2ZIGgOjcMQ!bZCT*I?SmvN<`TURUCDZI$k!udBLwAJ%fIh*fLB6&x;OuCxgJiLLkDXJRuy|3% z*SjO{>zi&J@kKj<-9OAU0EkRahtC3LLn6FTz|QdY#n}+PECvrY51oPj%1l;#y&t7l zn;qA69C%`eaISPdke{hTO=joubNYAS=<(?|o{Eav*H#<#m7DOJIS&7eOQQaxt_UuL z)#-$af|%rK`-N^lLCB#Ny54Vi6<;!8p!hY#uE7{g#@;uwj1|^S};F}TQ-*7YM=5|`_hsX?gFClB#*Dk<9{yD~* zUf9M0%6|JY-=7*@M@eu4S!FHE!>h-=mdyS7`@JYs4qNcjx~{h4Jr<{$)q~y^F?n#( ztG4IX>R|rr}xfGj})5psSr)qqmlZuZ25Tn4Qb_ z*EF?$3z3&zD3-eXYM3W>Pw0)y0d5{VlbABdwIc1(X?l^TI}|pr{TLf{ykCFd&Knn& ze5G8U3+q#vqAb4BTihn!KpOjpt=+#Y@V_kZzbx?o84KJpUnbnno+zSif-cG|#MxxH zT>)f~Uq;oGC;IVRgYvgHG5+^Hei-}B?ylV|ueWA^es+6aI?}ifqWF$;4H;_^Tst-{ zt;4*EYdUUBkyspo$aWK0+(0@pojN2c6zth@Jfr4LU+m&fkE@WK?#msQ7DKef@55iQaf`O=@vSHnr+Sc!z}+UWRd? z!-(nSaav6-_<5Qa`%{{K(d+vmQ!z?GN;>3!tOKhtfs0${KxiixZB9H%343@1DPNBv z9%tne8R(r{A2uS}7y%3S(=KgB2o9mr*3p;w!jV?}zUqa;;(lQ{DW9ZVf>6^l7 zo1}y{wwJ-0JzvbcJVF_4E0ZtS=TUvRf4_~3;pv}hkH?Ir?Je_YSl65@aNuCK)6K?&pA3-}+B#)sxhjVWC1o$gu_lrd{{NHWy2*L9ybnc2Dg_&EOD*AG z&KoWM*jeGy`S?9e$6i)?zpF=q8@?%J!dQ5B@tZhB^Zy$&+)s1e(^J{al!m>^%i zRR3XU>svom6Xh4JG%D%c($P$>FXtT(?llV z+@MKAbj5L<8F-;iFc_nH7&IiG+v`j|p9IkUPzca?wKh<L2%AY7 zbX3+_760-0t!B1KCh|ySRg-2zq>1f@Oh+yKO(kbd7W*^kRHX)i28}Goq}LY?hO<&? zSKuHcOr3he-3^)4;d-8IT65G3c(pumfW}S4Dv*p|n-qZ`uWceW&&+KC`kx`#1}VNr zPd_E-kPBdrXuo#K`OfHxr{Om>$DFSDjGjvQz69HleY)sTK={}fx`@iOiex|);RW=b z!vZw$JwSEJIZY9!6RawoRiGdqUZ5G!=yB6BC19DM?Ru_yZ|43Q1L6I*{#~#A|NZ|{ z43qc}Cxsd7LCNY`$U~FODJ~*9k*?^l1ykZVfkaecQ5{nq)-@4u;jVp{ zIlJfcIodyrX^e8^?}W;6AjWAswugzo6Cf{n(on`k|w@HH2&si}$RvVseFs^lxx%SkArv5&l|3A~%2r zWSMsk@$#U)XQk4?!`rfnP6grG%0=^RgM9PCy{TApC3{J6JZ+@Xi|~z<=*|o7_iQ~f zqtlk554Er*=?j1tk{-1qRAn#g<7IEUNqUE7WjB4_vx-6{`RxvB}uKj`B`3={jt9-58*iU~=*D-@`I_u(7iTtR)tE{niRm^u|RQy;%= zIZgIj13sF8ceyHhIbL#Ra>a3PkJND6vS_R!yit@ODDUybS+5D4czlQMtuQ~OVNgfCu$iY^>WSBPEg z(@)tWEq7Gh#vnyiszR<$bARu?FRUcMrDV_o4dk+e4aL2svwGcXGXRRoI2@=Z1FcOP z5|Cr-^t2}d)xpQES`*cpE?<;?UcH(L!W89D7^zSmU{k%qE!N1QG$e^(kMR-Oo6dd! z9gu3wK$WZ(Me*`LV!lD90uI_7v7VVtOTH|MtCplSp*mur?43xMi5S3IvkuP_vyDrJ z#GwZOJ=QZP1>qexQJl0+1`5xYoLnziyX)2MAI5p&>^!PRuJ0NMjED@0T6oI0BX!8I zSJUK1Fii@knd9F#T)D+IT6QK`#Vxy3C^%QW$iH8GitH492Owb_^BUt=1&vajofe5n zgya~V65S^T5)6e;HxKxn@yr>BQPOiS@{cilo(5M`h^;&_+#mehUJ~Xlr02ub90bkH zFz3fmvd*LTg8588d95V1DEgBSTh=UzH9&R4onbGm43HokL$F&HwJOs($GXBb1Z8`> zDvW9mJc3eYr}zVZisgfoLItgXy)QGjyul{`i}8`G_r&j!ailkORCx%hz#b>#hH>+h z)q?rFjm$;#w90`fJe))A{h7dO?%K8pU)Nsr+X>be0ScT&w5VCm9P0_ZDeuc9CMcj9 zTL2ud#*KevR zp)wBHZ=?AX={{NxGSwl%GZ?#w&l#*kua^9gtxVear$zKmZAMf^l*LQt(DNd1_7|@6 zoOb;4)kq3m6$-iIfeCSDQ?mGv{J$$cc!fuvzsHy5kE5QcNHk2X^H6;8HOT4w@ul$T zw)DWiKl){rLN7*zz&A`l6%P%CV}$_4tpe&B=VV-qThyEix7LNoIoA%|2sE$Sd-ION z_DqlB0X^3mTiJ`b!qSPQHb#Z0EtdK&2{-S2cMs4&?a^}8_xMeBV2QpQU~pYJZN6U7 z<7A1VgAp~_%FG5J=2-auO2DzlG`v|(rU`pvbmvxWG%q7$lK9bVNR*1QR8PZ_0j_d z_Z+H&5~|b_!~~J~+#|#r(V|K)p%A14onw}ZFa%O1_Z)!0MZp2CvCrk4lW58RDJ|-a zBCetJ3iIE_qrX(oMIA1oK3Q6S>*TS!gRg6Hjov+u3(+c&Of!_K?x`c%D%#gnz58Te z*YKRC^+qlfsE8A73K6oGIOi%|T`pPYVvUH-LiSaN+-MIaT_tr17dF!5&$fyg4^L5< zP@w!pOgq-!R`gOuDJC-W;n}1(Z;gSwgJ(?O)EB5;w0C9hLx=6@jJW^t?P5uQ5J(H< z-Nb=mFCiSgnx*ksV1MX0&V^H&VnTxqxH&PxAK)HV=1CbbGtf>LpWecT zi8202L?jqQgHz3q0_nhz%g8;P2cKSzH0Q12w)e9wIez>(b|jxd23R6i9(AmygfcA=07w|=p6KKpG z!dmgxz_)$94M)Cpa=c$_aK5_76x%pT)cUy+d1h}cuRwmH+`gphU6;+(G6%nU#|%<> z&iR5xOQG~mvwJ_)M0(T2w$ogC8Ct>Im|Z{Xpr3 zNHvB zlB)15uO5VPudQN(F7?@yEq3HL8nfkN&xTQF=&ZSE&m={-maf_L_!hW07x~bg%4`_F zS0asU@6s?Fc!yh$Qhj`&SiVs4KzT3LBz1sK>h(-jD$;obJtd1jHZ3R!{`3N)o%Oy< zqT+gAEb9i%;y45gV#4w6g%nAwW%bOHd4fD zg}0~>%IADAtsi?Sva!9;YdTpX>``2Kn1w+*uOw+3CJC|gxfeRr?cjMb-WZ)ci4u)l zwNk&&Hov(+&RCz3U-y_koF^9gGk{Qj?eN#nK0}`IwvodsoxNUT@igxM$*XF+Gg8}ia@AcX)m^TplxJ3FRBIJ)4rHZa|QxHV~Ec~3BSJo{PpkXmI{_0_RKEeCN2=_~Vhk;*#ie(&xND6TfUXW*zt zNl#HNEk$Im5st)}P zA7*sHXNG_A?i$xD0Qc!B+>!O3pP6e2dgw6K&jO3N7b2w@=x;=m--<9*rVaw_2^|pq zi(M!1WANixB_Y{C2VG;*TbLz-`AwP(ku>gA^MPTwm2?4kc`w@gJG^=|QVIF0rOSmbmU~!l=&+ zVkQdGP@+i9nA=!GHj?n2h3L}3vYo7bCS76;tqos*w8;prDqH2<*bnWKA3n1CX)t-T zZFO(W?9%yzSC%N>ShwS-RWl=|O(D9lXSYvd<`V-q+lkkrtuJS;MLuesiENDv41D-J zO{>d9v6mZ}-W#B?s_j<&@CMwdGDzyGpX&ae-I+ONE_AuEN_%~x{chsU-oNDup?|-m z3y6R0BWfM-1J>;idW(_Yz0{_OU%k^U3pgpPZ#Blc=h_MSuR2j3(G2Zn#7-`9v_)>= ze&aYYf*}~;yEoCTujkE-`vX>68dEmOkj*WYC%BF9m7$2!YLnDS9|CFUh;a$LWqQazo@4HO za`b;qZN!8`zp^ijBhfhT&ZLEj->P`BeAK02mzd(To^^WV^#EGdrE5Nr-qV5S+Hze$Pj!Es_jg&Mbe_ZTT0PSH0%I<#J%D?THI-rXs(rYbAonuq31v$MN;c&* z3DK;rXzoreCU-Bx)7m)|l0Hz`(?oaL#%lIPU8Hh9-smvy8~Z>DbJ~8(<3e9cA>_VK z8p6_z#tpS1jz^rU6@&{VrDd(i`yy=g^ov2y+bgDqE#%bUmT-j~gtRcpe((1^HChI~ zEQhs^Ec_`UDN*O6kh8e6Yzn#9L7A2ywpYGv3nN-S$ZVuKlWMEl^D5zIMbV47j+#t> zA7LZDe)4%=pK9jZZ{uwVnuB6N_x$}$#zr2V@WBO8(te)+2ZW|EGofUVf&8IxG4%Hz zWl=$2;7Kcm0MM|CHP8T5;!JDP{%G!LUJrt=KY7OUl?_nb1=t-Z0f;481MVV*Ac)gG z^qc?T8_bI+!41p!0^zZf4xa@MQI{-Ka3hX=IOx(V9M9mf#Wvne3k9wrL|`~%@C8R# zu!eD9{>KAjl1kE3%3ZsutggdHe!&_;35-s6JE*qeIcDw%8%A{y_F07Q;yP$_ z!;;T~f*(>ybS=3~w+^X^n;!sG60UVe^Qc}+r#Uy8y{*rEbSXN#t-UPg_IdKR5*?p= zCoK%O*}I%g@N>sknzcl<$G$)5bh*~+Or@t4>bd9b7>vk3~leQBCCRk!f))Fh$t#y zTbD2f<=MoBrzF9+x~#VJ*tKR{$nvZbgrl2FdNywQ)^TKUffGhg_D*h0t-6`GAB7BP;VKP0__O^J56CRi~SKI1T$WNqr7wms}d(Wy= z!kq5dQnxj=M7+w}WJn00+!iilqKR5R11 zW_^#F$If0Ot!TE_i()^{&j~>N94wm$(gEWk32y*lYRlvX&CjK@yWGt>)Zyqqzv|vy zwzY|c$g=nz1PscfzjYj8t_E@%C;6r?Fu4mSnyq0EM08h?^3 z2qn@fsqS6-d3QeW#5S0{ZC$$1gDONnLKJh&-j*bCf}Jz9GQ(1&vN2YVM>mf)Hcem; z)o@iBp$Kxgf$>nr%EAQJq5j!WP2b21OpImQx4iEtF^x8_R2?*~f33&i>e+H{NpInX z7Aa}7E5B6x8#u;>zq4w-#T2S@VH*?8$h!-)dqZx(Wt^!@%#bl-mx;JPzY$M+^E}wP zXkm2dY=HqN588aX&3vcwVk$Toe{teG|zLqFE{5M$42#4Pr zr>BT-7`l#RdVEjBP%6ukc!X`s(8zAqj!>Mz7$M}QvHJSBuyC`hOVfE7YjJr(+=DD) z<~l`cDSqwF?6TQZI?}Rch`i)A*+_~2;uvj#&Y5}NvLfHCq4=z81{+75qB(54#JLye zWK_9p8Gd5_MC{8S?2X>tJKC)NcJz#Ng{hx-xMpoxD@?ij-mW&IM=Y*;uLI(#MsjUl zc?N4BrSWb7wo7grqhlp2p2Hlp($MSmUwmV_be8sdqTwFiLDKDJjg7=>0G9e2;$`2z zh`-Amz7gI1Yb*b2EB{a1%56Oq5nZe?;|H$81tv@pdb(*lVvH7nj-uq26b_aH_m56p zAK<}GO&Zx9b{>mWR;5{}^T$ehx+J}y;28ETOoA+^eC~Wr>Spimnn2pd*E7D6Hh(jf zPW4Ji4I8a?M+^|PBo>I+8M#}Pm`8_>1Zhbh3K5PAtGQB4^eQzQcC59R%p+dvJ^M45 zCDy;EV!%Y2>paCzuya*ZSg&dyXQhT4@3E9d?XJx1<^_sm^v*}0>vp3K$rlA0-2Yk2 zwZU}IUWNQOB}9|_-{;e1A>Y`~e~W?mD+#st{L8}(<)U=Hjt?~D2ZXLg0oUYiqnFln z83NH#%DqemN|5atN-MS}{<1uzl2h5)R~yX^v;{#TCb(>qcCH@JFjsgHp>O$}h01W} z)~@rAo6@cj|mY{(_TXUm)A# zaO8b$dAcEY@MXOBFh|zp80?U!>xnMl}?U4L^~2K>BF>_f^lx7jQf-^*wjK} z2`$b&B<1Y+R^njJFJY27dqab>d?z=H-=nsG>URL!p|6$zc~Dp-p9LbgcB3sY$SUb2 zhXOhC-Mc9%?e2g@y$RI5!*S0E)8JsW@~Iqz*eB3UM^_}JO)9U1EBZZrA$#q0J zUnx_w?t_q`)v!@U-xVXnp4=t5hMU!>)#z` zXC)}?*Ka87qjS9*>NhGe7i`#13I445jUJCz?QF!wS5O#h&1F2UGg8uhyjav8ma$Pp z!-*Z2nmqqqPDQA~G3F1&^0%hqy54jQJv@(l*5S;qS>Vecxayw;raucv#*!?7l2scJ zT95*geyk|E9(eJDmjQ}@MuETy;edmyOKIR`QMh(y{(stg6R@VTZCe=2QtTiiozkTg1*H`QQHV(?1r#76AfO;gA*FO; zL_h+Bq?ArT$W;WYK!|`C5g{O*(j-CxDW#Ae6qJxeq!ZZ@h+9bFzr6R|^Gd6}|JHlg zbMATP)6YO`*jan+x#pT{&N;@o;kc$NsE!+o^&8oXd4=5u_l1JmhN@JNJWWojbN{fv zbPO>Dz!=GoU~?!7SYCX%h&-L@w77E-yre4JC!`i07re<5Wr;vea}WvrTM*-yKllj^ z^EkRVGLkMnR4XJU-3-8L0nT396QVw&JadmxgTu%kv>MT}&rB2V^dhWf zRKtLDs~61tuE&&)2*B>?d4*Qy9&ymf!ft^ysB&n{$?UY+(t^N+^nJxmLW~P&`1rLT zyW`u-Rl!TYzZRfqW$O95_SwKMFv4k3HJM}vsGpl#z!#> z8Jopc!o;7@T9Q~726Xy-;SsoQ=n#ZWDTZ^{7RYA$px&%~U$Ak(K>mQXv>DDVmOh@M zaS0dp>MXRi41Wz}B~`%*InbhwP$&0opR%Z7H7Amp_%0J;`mp>RNmt?LQP)TMRy)!x zidOJ$pWJZn#J1)#Wlw@XH^YAavNC0fKyIv!eJpP3&gyz6&}?>IBJ{YhQML{ENF znjS)ay!G@Ae-GA;QP0${!iN`gNbUQBZ7}rl zQ0gRlJpl7#7S&;nbZyKk<7IHr!A8ivBwWas3-#!p&oN$qgaG#4Zn0cxAXlEcc+Swz zuGc7h+Lzs}6~y7nFm$j}YK&qY{%b5%ageABsm7fUj&f3nTcY_+8(>Z|c^T7xDW1O) z6=29oXmFroC&?^%3cd+uRTDd}PArE1f;CDc64TM&RRcp;>Xq2E8N6 zXdUhIckejb&j<1=bx}6E2n%;b_iUa=Q9WNC3T?9Mi6zvP+Q=K39HOnXxstJmm{bZI zaSwyh016$1=y)UiP&b)Q#FWDB0_SpAk?(EAdz&!uAWxy&NUFhY6Uy>ct_}vj&Jj53 zw@9_?dKxs*jU&Z=!UNf@xpZz|T}`cWt$HvN_}U362HEmBkdr{Cb4Yv?k;fvz=EO`@GA)gqdlCwwY_Eznt@#F0RWQDwRNlN zuGUA^`_r|T3Ut?v_7*!gjl2<~{C`aU)!$-I*7`#P;^w<{KPpZ7xXJ4kX=nx>*=EsA zi%VUjVs4V4zT-FO=U1m!FZGh^^NPFs>bp^kzLMV1R$Fy65$$T`a=X=5b8FvN+vdqu zw}R_MZjY-qP`7=cdH=3bPi3?gTnVK=09%F%WRq9~n;#iqn2Jq18K9ek;_WYX0RB!Y z3t9~EcYIV38r)c|<;Ab!NNGya?1REOcG~c$;<)x2R%=Z=am__G5B_4wDd{^Ml z%vmH^$acsSnaq`G*b7;)uK25>mAioS*YMQ0z=c%!ECbPv>9p&S&Y578I{t*v*v5j0 z{i;jsQ^NA)NuriPFV?a0J*TK1T}OI^p%=%ycnd1huA(bG0XC%uv+8NTZF{*POB@%!T&F?a*k_EK!&g|o%UXK8A#MF*Wh&>+6G@WbyzGLBRY2g}a_z^@@Q z&eYM#UMQa-jI}O@i(|+JS3Kb?&K2TUu;%T6!QqRPl1YcEy?P8zuMIw zCWj5Z;b_`DRmUy&_?!;X|39O~|NOqR1+6^fwGSYvT#guyBzSRCqm-~%d z5Ui`(PaAnFdq(zmclY<5xZ02s9E_LoQ8Kx`=uPa(hdl(POg17dJ2UAHVQCXqMTlUx zBix}1p~v}o402LyYmcFHCGne1W3ipwKqASAu-RY58P56+AXt%!^QjxEaTu0|+M8jg z8$pBiR!`r{_((g+bFNZ3;H#5_Aj|cgH|hMf6VEW&$G7kP&3MC^{#EOEQf1aav&Vyw zIDMWF*4prB`<`6Aww29T)p#vGO9vC*L#U7|rBP zzvYhNRps;yd*!X}zlFG!ze%ia-`49)h`M^;$K{&tGJku8kPz%cYXVn> zQI9+WA!#1xt~1vBk3Sqn{^QLeCqL*PSaVmAc}NZNoVw)byJHJdeQDf%s#NYF^WCfH zEy@D&6LJ+&0%EXOGJKo}DhFMvwtpP0lzsv^=MB-M3PKLR?lb$S86AJWaoK&KBzO>! zXDZ1L7H=#FjPke`M!%$HnAqYl_3p-Aab{a%T zlgUj?u?ZSfv&T~kCD=!p@p_(56B7}TjZ7*vWy%JE`70(mmynyoc@G=Zd4{K_T5vy9O7gn}ETpgSTm_#F8fJYa zQ_UnC@kTCm#rB&Xloicd)$z|3;-4(y&?%U{uUQUV^dJIMphOa@SLBTyZTJ&Tt{YyDLR6ZU8R<^P?b>9QQ&%Pbit^oZhX zp@gL33GBvh#&-W2q_Q!6^oj#+9sI`WC*0C%M@z3Rh4~n}A9}uleTs>@p%)cae%EaV zAD=II9F}x5+dINbwCdf!zF5)CUH~Q^49eRAoAai3S_#c=W{phaq{_z0W_b8u!yfZk z;+E3qgpyY(n=Za}TQJc{8Vgt1wk!#G16SXulx1O3?F?6)kEb{SX(;kPi zDN+;8VthNPcQBzu;N=*~W-b@+z3ETVsp=MMmH zbfBz>p|lKgk{c8yiMLG$-Xftya;a*Cu9CO;|MW)s&$_{X&T+A+a>ioWNP*L! z3b$EJhgL*Lw1=Ato)8Z+n3;BlL3!15uwKga{0VXwp1WpI|JKk|64%b#-4(dn}4Pr`wMdDfdloWc1a2<>Po0j5bQ?ka;6QYF>5oa1r zm48a8e-KJULn@`{TJm)+VT?1d;7&UsTzyywVoFc_c2}n>lPp#gsYvCrX3>02esNR= zu|4WcA+}mCeByXHQY3I>6n&S>s=LGWObJ1Z@%4CefA>%yX$FXy$p8>Fa56Uak7j6NUHs7jtG$_2DGy>!*Hb_zUI7usSX#qbxF5QSVW}G?TuQ9 zoTDdd>1K`4o8>%vn(|g9zui|+Qwg=djWu&xA-1Zo0Ub)YdmBy&I#iyw6PGzcU;VynOPg&xIY5-2eiRT_2gw zClA{@S7}KrPz?XbbbyfK@9odS&sqlb$skt4%ip$8H4Li|nlQITt&AeHwd-lX=T8mv zbQBSH3sKBvq_u(ld267<9(8i5)zk!h!-m@gTfXM=n#Q?6Ze zRImg-8FDBSVP;%Qs25bz#rnqZx6BHL-uMDuyao5eB2sL`G#^Q9YV-wy(1Vx?Q~EUS z6?nm}IQ$|xseuU}ramPPodXnwOel>&?(_dAH2*QC3<3ARoM8a-g0B;1TBV@Xgq&<~ zFjo+Rz%ue;0IP1&D69{~x>rGd7YZ6XPX*r*?~EB~cWuV3eLY>3QtIb~-$0mcsXaUC z99Zj_N4c@^L9+XIhM=DdM;6D_w{SH}$-JZF=4Fypp@(e`nWwiX`vl}y!rw7Lf=%KbF&j5#o%Pzgo{(Frp2O^m0!pD2K(`HW|jx$DZq&l z!8g2vETRc*oIJz&ESD6wy56}M-QG_;^RXFLyTkM_=pqM2idAjWwZ^aT$#rOu+F9xG z1PziatLg249~FNDY$Q1%$}30xMUO@Bk}3@hNdaxTu~b=CgcChyitu9XJmkFRKcT06 zH}e3HW6I5>pm%%uYgr1J$!6Y2ep)(>z_l8n)2Q}v2tSgvO8iY+B4LOMG1qS)m`;0?WYw^puq<8iO(4$X$9g=3nMr|IM^KrohSPe z-MZ$uusx$mgn_+D_zzv89I*knihMi(H^_VnUeHYjR|Kk$kz}YCa~D)brvb4ynWq80 zm$}{f`TW{nu(iMDX*)Ibj3mzP2+`Y`6*jw1x7ohX8sbOeD;rpu8fCid0I%i^mt7 zK*aOOF2^831F=LWJ~xS56+fIL3~HsWDGi%R8P@0??Urf*(7*weg}z794&+ziDni+$ zaEvNZLr6{{TJddDoD;uOt0|>>+u?bQimdEqSI-TeO!CDeL58ro5QLTzO;rv~tP6^a zcxj^NBFc8<4-n2R!SWJ}lfB3u{l&%~s@^X4aj(%z3(XjrB^s*DHbZ&ZYlKSBy-5?c z0a{zZ#;njqsiZ&7*M($_>Mq6mkB@H1@C*~Kzq6x6?U%zoE`$S)#|-V7%|h+NmG>Mj zG?#U`ro($Qx}t{PxccLO0f>rzyu&xVl`10vv}k;sVFC68%;HY+oJALKa}?m$=E88A zWQZ#Hg}I;^MEzsFbmF57=Nuq3{(ZCncJ)t||11|iOu_(gTmd`!MuwC_Dt7bH^u@_}6BCna!T2(83-gv)f^nRb1vK&rfYpqLM-0wiqXIZ?ixPJ4w zzH4I@b()}R$-9=agTp7#HoccQa>ndUG4IS1q~HEyKTm*~|EBfSAnch;_4L(=Ej^;% zJyQ-tG2Waf9;I91cl`*HR^GU4n+fw!>6*iVy`}ADQF;lR*3sI&?mGzBVH~cUyD%!s z8jDkWSJ_HcVfx3|^3BX>=3|1jd^zwwWC4uTzQ17P7Vr+qWsjLDO~!d=1GtCQ$ zP1HoL$|o6;ULH2B#b)y&z~mQc^?ga19&zhQP0YpFJk-``Ms1vig9Qxk-55(q*_U86N2)SY2a| zuO5rd{;|Qzy(sGH&blX&Zmo|Ri&Am}*RtBC4(6`f9ezIlm5Pd4fX}HBW^ zQ&prJ2FGi@8sN)io>z(0$++{(ur)Tk6wTZm)$6${<>erQ7Y0-_&1>s$6cols=)33+fJnjp8Norz!Etm^t*cbL zV}G2f0yRaz{ohg3)Wk}(xv`_O?+0DlDzN*nhi$2VXk_0Uw)0#l@#5Js_F)MwQJ z>K96g|`?uI`&O^w}r>*7vX4@BP5xKeCxuw6vb*Eb;Wm^851*-C4_Q@;7sKUidV}{A%`CvsMqn;P{=1{U)rlK6?{nhfZ9kB{-)UPwDR{ zc15H%`5c|)wjfh*8se2D1iE7oHEsc0QX3&9~XdIgNncxhf~*~c0ghmNjl28 zbTVrpF{J=bzYY6&WI6PSy$fNrcRixhlKg6QiR(ewFM{6~+PvT`d3^7%P*StIH#vcGP;2m4%&=V&!zy;u##2o+spz2Nf@jaQpi zo#VBlsy-Okie3gWljbdBcC1b*xfeEWJl|-vFsZ)cG@X9>cx9SfZ5sd0keW zPg3q0XDr}-eSuqzRtvDmi>0HYc4fX*E9JDL8iTEpmmNK$@Td-XaV{w2PScvTaPdOA1Y=$;YJq z-3|J}EUQkGf{!GJ_5^h3@lq&HXGUz3jpi`bN3E0}SBoec;PjT^&C>3^VZosk={n>q z!cA{|yB@<4ktaOW1Vqim$PsQbw^}Fh_EE7_pRoWQ;-#d-j!L4;K&iOQh?gI+dn8^(J3)8_>vYHHlXfmjh)Z!fB|zXXuyX z#N$(QYXs*B7YLW+P9??@VwE%bFgZS?SGZe)X2#(K@hikTulnxPtE$*uh*cc>O}M^x zx9hEm&Re62v{i>_YKNfmU;3BruQIuxw>)!Grsa-8z3_@7o@N^lCio^7C0;7N-&Eqm zv(w!=dvMn^@QYg4g;oBOVSp1^LNX*PS^Zu{lPpvv2T-M9pqb;=wGhy9f(Jjr-wTdK zv&ihl$MoqtInsoufK{1Cei!h%$|Ii4vL-B*#sf_mCY-{o0#!i^3kCD!sXy$Vpuda+i7w8K!`kR?KI=uu!U|{{T5>EDi^FeQ(K4^1H4sX+a1_qR;?3ATEmV?`3`?1b?O}2M3(npFGL1KYNg@#ULF}gReOX z&IB+{>KR?C%)>!lSQ+q_WC2~eX=WO9emqX2!2Wa@awk(b0Q4>+M4*dj%+_`xiG!T8 z5#prUPnqv!Oy1EOFg17a3+gARFb){PDDD5i&i(~Pca9;~!`S$gK;gG^q=rxHdqBf< z;Znz5l0v{jn2B{H51)7$h=B#%n2eHd5RMOeJqxTws+cm9q`Cna zw_EY1S9j_QaEa9Q=&uRUAX!;WUdiNmhhl{TfN-$|rx?}&`#BA+1{L%;OO6T|q%7f0 zEEe^64@s^mnm1ET+yzCjW&nm1zTnl4CByd2THZZx*<)RXhA|%h^XurJc!_`3p$)?3 z2jRpMd`yZe+H9bz6vv8UvgOR3VQbn%XN&S!JVVPGs^r~FFCMp;_oP8e<2%6#T(Hxv|7+IO<*n{Ea zV*CxAK;c&7=m#Fokrae{Oo}6HzHBCu(FYARaS;uGO^3e{Zw9t@o}QGOzzfq1{jREd z9`|K^|6!B+`})S9&y7C=ECa&W5!=KDZ{d&!lp_uwFq_c?nPjn>&>ZZa31O1!)fm{S zA;b?*(Qz*rp!SFi%}1W8GPD*wSa?|?S{Nb1T-?&oHwK(a$s$QTzB9aiUH1Se$^MJ& z;-7Vif8N+9u^ICYWc>n-7mXO;d;dvEZqW0fm-wfG79e&ac3yM}iqaJ|oTCe8ZE7+* z*jgGwWbFK+dJg$1O%yJNFCpMs2Hg|+-YSvD{qez@`l@oa8CTWU%XvQZ>oHSTuczD$ zgom$cAfnUcg7-fr`atmEZ<6A!m_vwbR*Zu5jnfi`Aa2LKK2 z_pLX!DBX>;A#6KnXs>MYuF*3z#U<6=E%a2dz1zku;TGZB9_^&9s|E72D^H#W9S84a-swk!?t)%&^U>>M5b{dx zf%4cJGeW!4l2_a>SNbdS)I%_5*B$$C#N5(xevZDB6%Jx1s*@0%yCwelSgWNOd=%<_ zD%GCqUpV*+o?J9p=PhY`+r0G@(aB77Undcw+w@MqPG?0?67QUnES0WnUn(Vohv5De z^ox|d;C^N>qzDf?m?GYNu!x6VT&YdrCm-1Ae;omiHF1^Sg1!=Pyvb+;rW1(a8FXTR zUwtpL1y6pb)^IXe=CfUBqCuVSZDgzJyNQu*jc{Edmsw;-`v#2w-iHzjb`v$&uu{^V72!3T#YQ0BMbsMe0oPkax< z@v}p1|G^ILFL+M*oF>MWZoUxNl4L|g6cM!4=@->bEs&GuCJc;b&?ZmmfY~9lLx{xI zc89e^ON`yRXQpQu3Rb@SNP6`{Q%ro+E*d^8PraA8*Vk|S6UT$o`P}&5f2^zfi%t_j ziPlYofOG~s3oYB-fRGzt%k7H6uouEIRU@eDUk&j5SPp(Lh3++BaiUS0b$cR0^p?9K zze0!_7<`e9Y;II{t*vvC18i#*m2-$s+)g_2^MaE9p?>bKIn0|7J}K;8gRStm19j;H zRyJXZzdQ#`<;Pe!tgi34bS?-S{fjEawgaVexjR7M=+GBdzZg9ecjyV67c_m=5y8Wz z77snwO#ob=N1iUoezIwLJY+2Gk+$%usU8@pg3L3Q4!}7@fk^0*q<)$V(Zuvv^2#te z?1A%>J^^XON(`tqR$_R;lEhb7%~=dDfE+;f?T~hm5+5lT+^x(UX23M;zBRwa`W?iMY- zscFTI%xDo}J=2}KP)h}tlGS}vqugX><;{Gd6B}#PPbY?-xZxEf-B1ISUG@#)t$gj* zZ3>fA#AKLkFqk^WFi6{bTIB5^cunJPzB0(!f58yLs?pL4iY&vQMp>&4LPoL|Ox|Up zv$Xs+BsgTcKB9RoNow=;44*n#vc0Xihjmct?6HZ*SMM&|PYu}C-PCk2eost9-u5N| zia1#lYK7Q;RA*hnPDO(QKG?jCP5ak->~AP?-ouB^U7>5BR1I#|(6+of_1qIn=Oa=8 zJLNDvBHvs0Qgw{O!9|O}fDvW_Zk=?a=Y+Y3dpWo1=9C)cC$To)(cG>d=U89fcQEPJ z^TEl98-dw2rCY8{)G>Yuk4TMJ{FbO)-uJSrOzicdO+J+eVz#ndgNUS@=30i9(7LoW zzhJ7)Bh}R!FFR#n)_R#XRVV2$zA=?m1BAdEbOqFPla){X(O(PG3iIF5lE^3N@b@T( zJ8;e9(1_~A`56_m&m>l_7p+6;z(M7wDFBSPYFumGJuSuhbUrCQn%A-X*-^r2)}eCf zW??8ldfMEhalq(>&?aA{P_8-^vw_s62;ZCB#f9>Y24o+Cmd8U=teQ+lDLH~4=?PD@eLzwW>g3#*GQRozNg(aJ z-qX|JVclkq+U{2#hCRm}sH<=7WnhQ~-PO^Ct77m+>wBwHH=y?M;<|`(0Uxx+PAo6yxqj1vVGBJm z{3y}+_K`ruZ3pw@dG(-r2S-cw?_e_laur<2%K$ut(Y&7C#_)H=7TNKG?xWS8)TEaT5;k=>bi2CLJ9NlT1uO0FxP1N*YRlnb z6zk&b%Dyx^i+SG!&dZ-qTzt&CVqf2EOJyC4YI4aV6_3K-M;~~UscTf~g-mJRar>Ud zkz<_OHO9$%Ufen{r!9Nw(x%Bntixdte#81`k2bccW`M!!jHtV#tVem9*5*6NC8Zv9 z%kQ2fBN-|II4IpNq;$&M9lI9vrw9?p`b}|532)h0Ey@Gw#y5{s`MEpU*|G^{hO%rm zvpJjBla?KbNsAjHPsSNK%%59M@SN6l6uH6~0-WYJdVLlj5y#|hps>`O5>AQtsU|cy z@tB~N)f^#I^z6-L-bHJUFT}Lw^DL=}44r{8FKg)WPYY#9g7#<^KzmToeG<})f1Akf zY4CF3o3j>Y)W!RtUX=x#N?%@E>IMU}&Qvj(H-%pVcQl=gdPdSNhsn1B0-_`M7=<8h zb`-$k?ajJ~+C97!xk9Q<4Cu`78(@=+lULLb14f)KT5!`$DXIj&R;gUisVdF&oVWNA^9Mvo~7P#J8bCWg!Dw6$VQ zs`{slS%iq6=*{rBVB`KW-DOF?RW=|M_&jzbajQ#FY*Y6`WrNs+lEV*9Mh>IXLS3f_ zbw`q)?fp039pYdEL+m%rK7L91y&Wa29R(A6T5|&lM9pK%ww;)NHma9Vbm=VTq)93f zEq@8B5FIXBArSVKbY*-$64-ZGawT~y{Z~ry@3odtiUTRHVsxeFqavhByvV}aGEnlDtNhu#z_Xt_9ara+`0!>R+7KS| z=dLh7t*BFN*{f|&X^|`N8bn;0FmJ-d*74xX^xUQPYS|MmLB2|kY!`)pmy4iLpF43>md<+CFeRrYI%0E*SE3j~coJL;XBW<}c_HB2<&AP+cZDK9+wiv#%x>z^HeDU=1 z9v~WsaQ*n+|GCx#1@&2z9Qrq4V)n^GJ~!=LDs+MMASIvZ+HHDEd}we><8}CPI#Cg} zEJG#*?CCVkFD}c_0T>wB)HhthRU2@`=Q>J<&R5Oy+LwY{!2gg9{nyqk==i(^n+Y^h z=a*Y>tsu9M_)R&qX&k3Cm#T+R+LeU&NAJAB{aPwNmB{xz7$&zhFsR7x4zo!>tR3E> zz-*4_A=iuqqu|hQ=P@5Gz<(;A`o)j^et-Nc&hU#L`#-nlFMjN!80#7>i8_X&Pbi`xvUT!ao4=TlEi-xt_Jme=x7zmj5^vQWRwhUl&H^ z!@5>|C_5*5cpg$l%IkoQ%Uy!IYxG2qDk zL|qs?-*jBKM_FSGXm~u_c}iY!wZ)9?%ceu^A(vSrq1#69wqs>2OJc7TWsE67?@o=o zFATAH;sds-_VM;pi#pYThlO{WU5l+Y#Fx6?@R=`h&r?e&_L8qyEjL~6eEUj^&lc4F zYkRXQix={(iFSNBTh<`wlK4c4*o`8}Pdv~EWOi?fwNrR$S&LZzs2_1_@C;3Y-plXB z`wECFDtlg4kyUir_eq}C7BN#dB& zQ0*fdZEo(%9w>1zF3J=pSbpO979J2rUKJ2fq89cn&s*hj~XiWxUD(2D|akDO^rET9a(z`Fg40P@VusGn=~J^=ykI^#iO^V zr(q`_@U!G8cKY3`tBGZE*M>9Y0V8@U#BC0JNDGpaO%}(Hc}#gnJa0zvIp?++Jpr|E zSI(Qat&}A&$3eK$f6z9SVGsxobV%Y#9yfMaQ)r4&A$ss|@VDr#aL}QezIk#|6geJc z$VbW%zMZP8Wf@wsamwMTmd%5*EUr8#9W`GVAR&jIfzEwOt(x~(#G-Z46WH%IK+lLW zguaKE{iu~O1@J*ROV$FH4Wx$-*Hc*wV+o2prxwh`9TQR`&_-rzcs3|?B`QR?x`nhA zb}j9oO$C&~c!6fMG+mHt%bLAlbQK-d*C+;xI(_MPCD{luvIalCgYZeBDL49XOl~pf}wd}8s zD!T*0HpM8z75$|NM?7bq`i96~t$1?EG+>~`(V6VgWv%>f&m7NM>2Dm#veeJqRI3ah zr4dngg#**Np(CZyZhd0A5^-Q>H8Q1+RJf+%DD1`8z*W*780sGA3{y?F>FyTT--Dfs z#M_0ao_#U=-C4(kT9v26f7ZExNBCp={y>!d|48rK|Kre~F_1z3obC55B$WUz!k{61 z(e4?nkL?R5uLBS~wJJkf{%h(jmVrA-1x{22Y_O~CdQ3H!0TJ4&d);Md#R>8nl#^*E zj*zxx0A+h;DEH*b>p84J)#|@l@RI*!&0j3}tG`bd=NC)<2uSkxvgAmvSeHA$5_Cd> z&R0R9RB>hj&=G@DO=!-jR0wfx03zjH=rT&9zd7HElTq-??Bt^v#=%OS3N+= zvN`6x%ps~6bV|MkXfZU9WpDU55fl%Out2^8U1q&Gaubt*YEFZ%CmZEKtvj@_8e}#y46`! zt?T;q5RL3-Lq$<5i&iu2L#nhR+LX^7@L3UhcK`OV^lR^q7q;*5%07GdSob-P^!jri zQUAr=^jrTI|KYzq+kQk;FXK7Tu>A1?2L13Vf95 zFJ*T#tI2o4i{}`_oR;dm0dwg>KJi{AcnI)$fJeFq1h8)O4C#8JA47;pW%@VjynZj^ zIuI;gEljt9%Cd^M6KXo~K_hMI9ZzRRoKkN<{Yke2T(~$w$AP+DvF|Oo8IYi64%zlk zhf|d&rSh={vsfU)GK+D2`gx7yziFdiX6^rGWq+BqFSGWS-T0Rk`hTj>ndkYNU(@d(4L86VcG83^l8eLUDFqDJtT$=IF! zK2%l&RX|C#a6YesQzX?XCQ?Qq2df z?X5oBU49Gd%rrNC@X%*ta`VWT%eBfi?(1?RISQ#P>&|?=pVRDsBDF|Kzn9kZ^UI$# zZl+qm3yI--U80NRlt1 zj}N|?lp|{ltH;_qYI_ctG`KFh1Zu7A(~&-feWQJOJtK&f#QinFR_vVH032Q&3|7P>8Z9xeN-YU@1%t91fGM+39z>On##M{8rBcxliGJwa_(MIrGB9DreSmrM>0 zu#cklhWp+K5HaP;=65r+Ck_#`y}_|12ro8R9bSwT`GM01AMc300_ycE|7|kD1b0kwynR2x0MjL zK`}EF)J}-w1+uHM;uztMC433`xv|(JM(EYdP_2jDDP;N}jC1QJ?!471H5X!%P)7@o z4x!U|lmyoaw0UP$t|EWSJ-Y8EDC^SBXC0f`#(B`;iLu$+<%DNwzbrqcLi+?<*30l9 zx5CT(N)5N&dV6Y)#>GuJ7g@i2GP%Lpvo}P@cFu20$gEO@X4jD zUBA6ahOb#RAJ-oxh~06X4CR6RBtl@{_6+~WWt#jmPfl4C?y=9IC+53x23=@dXZdFc z2Y%e>v>~3w&p%jDa&UdNQc1J&VO__=ae=LYX37>B-_Vqb9`0!s-@QU|CPN+%24;&M z=5Q8*JDyZcS=LkJ#aOUE9-XIkS1o#P>TnmDGSq~v>AJ~cM@fbcEg*|zDAW&R==O$5 zb~@bcHH$6@-qorfi6oTppzbHarguQ&3Inq@RRP+{} z^Iqogr2xNo)n*#TRjj^+s>3D$2AJw*pTKD4KvIufBGuST?KJA{!@Ef}V;LtZPm}uY z|8VB+X_|pxT0Jaxtj*;{q}0eW-J@!hyp;*-j|9Eze$g(F>>7LJ8J_!`lSncK_1`-S zJrkZWWtaU*2-!F}g1|1lg`^{WRNhn7##DhbfS%%{1?iWfr-5pXeKk40%J)bs#VDMT zKgp=NQn)MYHhl6?n*%g`GhT?`>zwDMBCIPMmnZ@;=nJM!%0~!BES7l?kBrdtV!01~ z9VLHn!SP1+<6QElo#rK7&RV8|_160}j}jUOwZw3gU9EdPe01 z@bQU&W`ZDSl5XxdnhOX+E{n|0%q^fNnord-Hb$y_r$$dItB%gmr!F7D4iWGznGB`a zW>IaY*c!r|Z}3MQIsvsO{9KRT1F0r3v;$P?RFez)PxhRe&(&wEOcW4GTCi*Dym9;M zyd-MV^T-uJo+?G=qLW3MjFJ<0vuBw#3yoBR-6s2aw5j%&2)vIOp8AT_mtaJ=W9>O_Qik8)ewI>2-*PZJfo|Mnzx&t2 zESJ(X#CO7fqa*KFt(9EcdaF0y&&B9U(ZRK;>Uz$0Z<_Yl-31sCrB{DHh{*r05C5&Y zMiHAbA_=&~R^y180tOxX-CgDemCR5vOhJ$f_cb|4be zvRD*(2c=z6UkBeAS8EviK0BajAe;$wEI*RK{y?fL1e`iq(xnYT+VpBXPfpRbyTPi6 z_(Rtzv>p!EwmB1=5MEGa7_x!c=V}YICl{_X-P{MUT;LGi!{Z4Z-=!Jq3CE@ z_qz7gA0*hFztzHgPW8b5Esg#+k;~7i$N7os_J{C>09Z5~KA+Ip$7;?W)SVH?�R9 ju_F6_a7hA+#LuS4^tU#ufPe1S2xobDy9{#-o;0Cq(AwU1LW5>@sckJ4=b0@fU z6!<%2r^v1Yhfkf|Eo$Y#cO*#c^qqSJd*shmwTfH!v5sn7xpkL+??H(}l2QuC6qSxE zYieoh=$_FtI)A~~SUVW{wk=$P2J_=Loy`xy^1 zv$7xN6zI% z_SfZ=Rn9kHZT6=epoC?9~r2wTTMpv(HDx_AGD4ThwjXbz4M+PP@B)LY&Z=Oh^%J z?=Q4RztN=npEb7a~=;e}6?mHubxSms-XF|7c zXL8D?GUFC$)gHWFng3(Y3ycDOW1B}r3CokEvziWR;FYDY95#3JPGOnnF(07Z<$yRK zk#!?V=U2)XLm6n|`W7VND!aFBL(sU(VY3ipXcWNr`zkUKbD*E691sK}NoroWj%Y{j zQ->j$1_us@Yi7*r*~RRimE!gvi!Hsiaf!nF{p%Kld*%v!jWWM!0K--UrEl&*`D{TB zyrXPEo{*5Uvn!+G6C_q4OneJ+mXv}7?m=t#wjeMXoMDVo;YDK)k=RGzzQVlln#eyN zPk5WdE!b{1GT$votmHUxU66Za3qnrVd;(va>RZ%6tncXFg0LnNwjk38;>wC)Z6|!? zFayUm*Ff;@ZesEHDl4Qq`V!#A=;a44&#woj!Auy>p0jm+--6U@krHt=^hJ?Ely!G& zy}LeZG&^0R^eo%@qYEl`y468%6aPDJ__Uu5>I+t|wfsxJSFKRa%Xk-tn4w3s{A2zomwIzkMuowQuBpT^QLhoQhBA2J~Vt zoe-QlR2KS@DrkHOIhnFTT9FrZ~QdaQgm`%E{QFxKfcsn;fbgk ztig$K?FTh0tlv|uC|U;kocq9XBz{gWYJor4E6OwSI{TbUK%;)6pXbZkhWh&#PyBLE zA#qH{Ugw9Is|~8id2`%^KillIX{m_@S(9Q~ocp$%VmVtORUf72k;a^R9%~k^C@_Gx zK9#5U2Xo>5&Bw~Geiuko>jD7(!>QU%$f%v7> zw;=o9OyFWUQmJXg4P!1kZb^a=8wf4+Hz#2o*1T7Or+JXoq62=79C6Z^>6$I%fvi z5Bl+0o*K@&O{CKu(}yBnUaM3t_Om3`ym`^EQsw9`uEg|Z%wF!W?YzAHZiX;Ef1Wd^ zGKrPs%CJx17=pX!&kh+L=Kcz#>m*}D9f97^JMsKjmzC~`pKzf@gvDB(IRZuS(FL;;n zxirVlPCf*uItZ()(9#_(RSxwx%89I1l)hNviRyfI*y`pNqqDXt-X+YJL}?idam}KI zDv>r;v4()u$`^*S?lo@}p)zB$v}4VN&M!F1DqYwgkPG`~r1kp&8&&3AJ+~m|pZu%xY=3sv6va_|nt=ptX)0I53eh zHKe56PYCr+3lSF^7PVcVR{}^spWtqBbp3s%$4)(Cl4fFo|6ejs(B6?SH#8j3@?u8m zx9X5Ynj-xs46gL7$||-wAZyh-yRo8kxoFd*5RW9uF}PJ^>pOt z1(*A2f1_F%vz!rSetoX6Tka#Oue!w3v*9P8D%sT~B?FT^0fuJ8`vdrE#L<#9hOb#a z`U7RmL<=^N=)ZyW%3{SL2v-X4k~a)ByL#tt)3QWMG^A#xE!%s$i^}5LL1gOXqJFqPPDmf>L_6It~QzdLaXay$Z z3sDTUfNpbEaWp%u9V5+ZTKD-~9Tvpgf(Qc0UqkzAn$6lR`a<0Joa>XQ?X#6vT(u{lS2m#{=AB=!z&?ZLx4MHaciFewl}6)} z)}JP^>DyQzbQ`Wj^vlJ5kV9@k;#EzyAbL?)d@;^>0=mAR)yq@J!Gp{SL!warAHrwf zc43U>ja%W%-hwc?MYbUCamd-3sDKpgj8Qur$nwT*?)n}U5m%nJT>U#4qyK*$V0824 zPZmF&^LX*rKR8zR)l@CB$hy!fR(ILUJU2LFGRC1<@oGlkC6%eiRn zFnr&VB)!G#TrH3I=R<`}2gW~^WzG-y=SiJvHmmkOnVeCzVj#ZUL2ciHMBBS7Qkp~~ z+0tEg`5Hs2bgO=}Lg#j6gjLp&d9Yr+fr+ftb zZhFrC=*31N4{d{OS;JRH&oqRJX*hoknNyI|3$C+W^Db0+(`kR-I@#~|F9o?l#tPIl zs4_$K{PWt$*bd`(NpEp?Y0*74r7(j~MD*1eYOG$(oLQ=+bCUS+Hyy@7K2=uRl9Wnm zref=>mC+rDm%vSo;ymwgMi*RQK}%W|$w>v)1k2@i3}O@jb911yg8Y?xwNJbjE{Hza z#KtD9T#WtPk0_tD-*5CRVEJP1!J=*Wk_GPv9!&}Pn`ybbdxM^TGbP`8g%COR$Uebvm~@&BFzd zNe!{tZOtZR+E|897+bX6A#vOyu$3d)Tj(^0lkgfWM;|XhVK3!#{lmuOSX44n)PGEN z04-Pv~ z9l-M&KRbNLHq>KLLD0_vjPm8WtHsSTo&R-3Z%LcBdW~R_iGPdVK~BNo&YXEFa7q4;Y-@~NG z3>j(+90LZ~$*oc+N}u@CMPRbU=m2(BHp7CCxfI9MVT7;rLflak9Xx4P%kT3=ei4~* zkDksn2-OCP6XR=zjkh7#l+*ZJO$;s3|HaeI3Y z$Ys@khY!i!38h_Bx%@Ld~1o(uI6`j8t$`j@h^){o04c> z`kCeq_k1p%sF=Je(j%=2Gxm^dd;EO(s=uvG$ZXS4!{b3iq%VUn^SFgkF6_(kl4XnFCdAe}9bIlZS?}KIM<(O>L`!hBv zS?k3^xS-e`-9qX3qNLVISB2y@YEqtzr9?{gK4ZBW>3Rd@ftT7LbH=kpN~Xm_8zW#O z%Q5^LDX?4bkIawwLkOHD4ZZB*#lSScY|q;dObC&nWbhXWzb_{TzxmVT76iCO#xCPQ zZV&y-0h(&SM8r!G@2agJM7WCaonuPu>-A|E>5p!+?%DvA9ZYVKOMe~ljjX=U7kW_Z zRgJm?`Z7{@P7fDnC_abLV5`SpX^!KaXCJ&*WPzWRdS4`-pAmVvH0Ml*ZQF02d`hKn zC1b3}M>-M)5TJ9A>itnn#OZ$S8 z2-c~4AIrzZMm&#xP}-L-FTA(fDu!Tf9V)*fD`w@^^&wWw>epT0UuYBdG?Sjj)nSfe zsISLP^wkLZv_)vua}?VH#Q}P2K6HSmii+MiiHf(_g2X5?HkVq{rBF-E6RAx73Ny;< z%h)y*w$AJ9hHuFs2oV(A2;3^nsh>{%wgtIi<$l}mE_s4A)-I4!RXpeJ=R%W@)>!+ZMGyOB zQv1}HXY#P^&eWKk87-6XM0RfzXz8W>Yt`?yoEtR|jZQsVnh>=D9QxlA{K#I5XFGH)qhpr6dxSg&&9F!AnaM>Hp9PG`PJl_R8Bq8PSR&^`hcKtm zT7Zv4JV-%hC^Zjj(-Sc}0G%xee`al0G)${JKu)uttHD+rM|9;mFB`vNV@jEU!j5yf zfobp;YT#bd+3nVT%iwXTTAN`@&ML0P=4q8xLXtx&g4T6kMK9IT zcLSbexL}JYs?H5*&)STg!iO`EyD)=DfvN0{T#W!~{Ta4g0b8H3S(j1lG-tTCf%O0< z!rjGGYO)Dt>U5;`p4ZDX@}B^TREa@W?{H?65HCM=4Sa zcjM6`rDOSlz=hhiFSSd8;V&9VoZa=I!GxI+Qg!X|siwMIV_<2bw}T`L1a>rR67Mv* z75Yl`#;gPcE+FDS2O~wp;H6wgHXr9Vw$P(3$R0%d20dC%lT9bPNt45zGx5Ja0dc~C z8F)uMbm`zs{t*@iw5B~@s*6a8OT4%Nj3COyc0j#WKhKj{!uK!KRGjEJdM}G=Nl~rP+)(=2#mRYOiOM3+?UP+{rV=$u4#_N(TGm#?x+kwnSpckGXW zW#zWF>Lt&1N!}$pkR3`78CwP2B$)4;4c3uLZ8APQCX>NQvd-WHe@adUl9hN}_{aU@ zv;Bl~ALw8VjyJWz$n8$-2hs#=0#1WEVpC(Ys9k1CDtU zp`N#rRA>$_ru^P^=R9LRs;jv0O7qe18PlSovFVxpHka>~D!qT2VrP0z=&^!kHmtzX zhM;6@-I$_aU6|y5A~+!DftCApA~4?}rA-Vgo~7@`D4<@vANj}E(9IpT0Q~whp>M&H?oB6IHl|Pp{-I!;_t{99(P-ArNpRu?T2lB57BsFksp;x{2GwZ{A~PypAAp zRfsj%YrgJ2+!Ml8*tTaI!XrLBux=4U-_Y5Bl92)6N36{okTE}+K(6ax!Rm$nCTS-i)MMX_!vP!8*AwVq-iIy7 z{a2uU!ntTHIhhxS1B$V=^Vu8b!dno-Wnr%76pq_9y~goL=hb;(R|Lp(AeNoJ1<^%= zzrR~=_|BxATC}zxg<;?I=xEaL7Gw*8%Y(A2(cpy|FMXG!`LNaBzlH0;Yo2dGmX}U~ zqO>JQW!_=1IB)2@x5F0X*CsFsCm=z=dpW*$d7<~p)21-q!N64P%qTdB@g)ux)U>Bf zxTgdFJsxy=*pcu*5+ zIZO?)*xf(JV~z>r`8f91ymVWt6}WheJ*r_vSwZYW%dqRJqkNvBPIqx|z~+QL{oq{K zWk=MN-d3I_mWF}zp(^Ly8&EX_tRU(ILISXWX;t>z&UJ6#DY52e!yG{6>FIPo%!R#S z%{r0kR{;>lO*+-oFSW3B?l#E=1aB6w^fr3fP%=W&7cR_|#fR&KbrQN`cpuqei7N*3 zi}%lGNnuA?=w)t>vsu*ax=o#J?@^Qg%FIy5V25#~p3K)+-*Zj}0}L;nSN75p!z-A{ z^(XV*Jjqj#3f`RbS)?`;u$g##)V?@4eP`>;}Z%4GlE~bZl zv*S28mrk!qtBUF|&u=QPTxGusFA^0WrJ*Dle4| zYNbM35T7jw4--1WIE6x=5EY1>e5V|R6gG~BbBz6ju%4D;YipR&6Ye)$zAl?*Ee7jr zN7yXj$^$v z1Py6##sd60ZUey+#V*hnup&`Jp2#Lb@kg_E_hAPxZ+wp?b)ek}AUOZwOM803nY>FH z#iru?m#50@b{;~yOv%#W|`nnXBnZu)2{@@JxxF5Yi zV{Yzy!Qh8`8G>!=VG}o{Nucg5%j*S;sN5M|KS;-Vo4_~0Gx#mYsWo2ILu^G3a`R`l z4(~A96BO#8@ZM^Jq!yDwBmzOZLLmzVpkTseC z+~=x>M-6klNtcV zDo+*xfs74gQ5*+}>Ni5A4UCuE*m2oAr3|Ze(nCj`=Q|?kR0 zj9LnL2qR22&JQ_Mu~_qHPXVLzmG_NUn3^&hrTqL|INR}(VY3-OqS)+S%s) zSMJV9nfFaqT0sD}4waPSF7fko;H~XYaLnThv@?kJHC(kK7i=47NU<)HXbV841lwl8 zSpq?C5x$U~lD}gR%W#V--0(cN3}@VoO6G|xe#DHxIXLdIEyytGBk#xtk}JQCD|Yw? z?f~ZSCnuD2`)#Cb%TClc$0Q1q?{%X~g-dI0SNp>zXc_vqdZ3ZTQ;*Y2kClHkaUy%d zm#YPq>tM3M1&T>4J^J3+YGvGCt7`gplLDdTpbz}nQ0D8-A0CyN|7a6vg3Wor~5ZVL%y0l`1FLXnx~f$ zOPPFJxFq)kQ1POz z<#ST+3kuIhg1~hGU8sT$U}?@BbTYDf3U;j>WJlih9To5mL>tYno~w!k>{=Yi z^t%o5+@tgxyj~uK_YdF=SQ_PtQ)%!zO?3^P1m8yz!#XN{5#&YSjI{-BKH5xYs@H-a z;ic252w!|Utnh{k~fd;uyhi#c2Cf2~kE2sn#>598>MFMD0re={TN$AWJk!#zWH5Oh%+L z(|f={<1!xcOP<;N07k6t+gq50E0YCN4TRa*jZ4m`I~9R^cUB^Mgxj1~7s5U`&p3xI zN>rkBz&w9`J^x|IqIQ5wFJOx~UIzr1pvu0v4{6dR=i#Cl0YKtXpCXkjF8lt@BJN<# zcWf2#v!}DFunhY(q$plEMXg-t{1aS zbI6#e#w|3B$T9YH$&;I+`BJ0PevXAT=%U|;%y#KiR;xOE`6R9}-|$yC#(d+C`36`Y z+>T`YH{}~Wfq!3Swzkv}k%r?->cr~=g=m<+Y*?Q_RoMFDODJX;KQpqbr+HgEd^BDBEkI3?!Ag#J5xb2kW$GDIPK3+baOo{7;g`v$gqJzKt=btyCe zu@}hZiEhmI$^zFz*jl*g)joXQZk5RE$J&%oL6uIA3J?NjP40WkHRRCtqN1@e>_cJb zV+YhF&Lszk=vdnkE(d4H<;j^NhKT5Qe%zB$|>HQos>JeiSJ$hbHKbQb|MxS%`NAHnB3 zW6EsSupBPx_9yLEy{>tOIMOu_V%Ijh&|;cTyq}KAsboJLNiU~7Ce7K<^=M&eq`oNu z@7@1uAflvb+*d1b_gg4op4bvM87BiC8UDEv z+XgCiP$>Jz7Nh{rJC0k7`0FB@Bd~<`m+E@G1xabJ%XnWUtWPc6PoUR(RFe)c7h(Khnho^*Nszen9Eo=TMtgUl8x_!h+a4CUlZQMw+FW z>g~zt(WHH7Edmndy@z)gz&gF^TP3B@(vzAF%M#-Ys7Kfbs{@|^8Rs8avr;o#3JASk zOam#M{z>ptjbL_jT)_9`&G0QVH1?MuAfqjU0v{!Q6F_bHx==jNWT6v?eREQXg zAPMu93sGsZE{Mll)`=+hm-e8QsViF$36S!ZGE)`FV^ZudnL!Lg!<3jJ6nX) z5fro$+sEn!OLf^LKu)o402ay6zkb`mp@Y`ZLh{^=F9Jwy!V-7TiZUvZOk~0QUsPY_ z3wI?I#(#ZMnV(q$PG6J0d%9fDp{qSA?GY@l-tSRvcDVxp)t4#EbV>N?tKl^h0aTk}r z*}^wZw^#wSY#mV3jd3vpsR@2V|GQ)x;{#4^D{_GZ0vWHdEIjtJD=@uT z0IFQUy!}`J0BhY6n}TpQn7ss0i+@z5<_SMIuTS-MVe6lT^1oN;`riWx(@-(Y(OH`r zcd1&SY6FgTt7c^`bqfD(e=s-oeJv|>VI^G-$qfNQeONe`0ns+N^bPJ=Fbbk=ajm&^ zc=60Qyi7w>-n)pndxY7F@ZwQhjlH6eJ)}^drhrcBu3M0=3K11zKTRT8(f;&hHXci#$MMb= z^7dbM;bAnFHa3Gn4K#DE<}zOo{1a#O@8H3z={N7Z$-ZP!f$~SlpNoeI^{n8QozH2v6us z3m;jltf**8KQM>%uZa^F#&l`D%R2ayO56t%n=`J-xSwQu6G*xAg%TFRS}E%>elvDM znSc0u&E+v5JH&J#j)boOgdbfru?ZxB5Gk8^PhnUVQhfS4lSrhfF3MF;V z*@?~Bq-6i;9=`+XU(*l3UsS*uJ72O)ICSpOvAr8%T!rcY`Y@6e2SzBbC*WJhh9buR z|2@8ex=3skm<_|Zhuy=tW+cXGUMp`DbZA9RtRpzj(VVO;$WwEc2B=y?yXcz&t4tC! zkav78f7geK7DYgSAsi3Wk?152SA!3L2ugGA0PzNsU1S4!PBP#`Kp*+weGz;0dMMQl ztl%Z9??QRHKm6D#-V#rk(-ECFl!-eIGb#d~|MBwxD@J4BTijz%Onu1xUata`@}YM` z-W?REweN2^1#Tb=mWy!b|Gg2}3v-V`Yw9--An)LSKX_oBXa-rxJ0MJR;U%iS?&V&@ zLa{6Ae^FEk{NH#k2X^3{mZMlNXKWjP(0KYH2{3IE=PUu{-c-^H5JtdqdpCFou)w*dB>?m-ug&PqMsT7Ki+g8D|LVs`eQp#9z?Y#U&eZ|9arGEO z8P+GH6v?~CZZ~GKd9Oy&Pa{$^xSE` zE=Mf+geV7Y9eTzV%3egW{=oFpS4=Uxu}mXi1LQQA9|{`VRQEI@|J7_C{OKk?$1;A| zEF#U^=k5cO=6Lou@R^5A=-+d$%>SV-f}=TN*SgVXB#?z1BEta(~WZol7GU(WGD zvxeA_xxQgT+>N6;v)4YnEiF>TNYza5X&9K?iy17pln{?@KDu~@f@;vTbL_vNTwOf9 zU{Iuf{mo)&@ak_b)0MmIiSc;Y?SpmDz3l3^>lxFMP{RYKZ&oCB$>nNYyY?6cHf;4fGr^eDDr!No?z}XWpk zsxWUh)BQN0f0GzUY#Ra$cn)AhJU|34k)C7gu}ss=0ymw1jkzjQ>8XZ_K=cGM4kI$i z4Pa4Q^95K3tJuL{YYQSaK7n@u=8#A2c;P z+4c6cX{WhzkCfjtip6gW6bsFvEL}#&+6BjRMKHL?e?E^lK6di4B7c#R<$<*G;PZHD zW~VKR^C(r#|8LRU5x$LM0~g_bf$K*}JK*fY+$gX)fb`eWKb=3Jo@;M1T97Tjp-kcJ zH&5S*z5X3E$BFgWHW%&YO|W{qCy;y0Ss1JWyuf4pIK)`{{$^bVLpT?32JW=%p z=pr4skM*@n|M8;SRoI*@2s6KQ+->g&6Z?D1ejvC#2<^Z5NK01Zav#YTnh-qZiZ<$p z`;uaF>)X_JUybJ&Q{6&{VqC`;EQdI)+0+yfmzju`!XU$H#y_rPkoBDYn%W;F@;BXB z6HXSC7c~V1{CePP>0mQQ`{uQ`V9b0S zBg|Rin!;;TioxywL{`yDfB&>0Yq38%&|l8&dzSu{2!qnWpJ;jOb|}4SV#`J@8sKMh zQ#bLg&}iq$!OYar(YoX!ULQs^-e%~8TE*vFS#`^7=gr5OQBo?4=gzyBn`&KmF{d10 z`hxt=>P78=Pvm@`xTISl)zU{t>Z~4_4y()_8h`w3D1D|~akHoJ z9WBIOXVlaPdA+bDzW4$|W%P&vMmEwa!`Z^nLasy8&*5@ol(W7fWsw}Wsg^5gXJ`me znAimHNiH9TEV7d%h?X2D{S*L|fO`vz0gkBj3E?#EDfR*3Lna$%xk_wkD||07-KK|K zXl3uFx2@Na*m}^P0rRePg_csnFzU8}ja#ju#`Bu0K#Ac18)zJUp?N(ssuq47G4~Q} ztdX1D=ucXBK)6N8hJ`Dt7)N|PbL;Ks!%F$LCvi5-*DN*W0c0fuUiI}|uL0+!&cdrx zfg2Kh=^T{v7!5bb77ssuMP1!PFaJGW5$uxxw*mGqhxAq4pFRCOavKWa{q0`^&o;^4 zZ`%b6_;#G_FOe26>_I@9X~MC?bAQQ}+rt|HP5n_T5)=eu>aIs_sPOjFflD<|um|rd zud4>^k~m6d5lIY1@OPE>V6bxF9z%YFkC50$c^@ht{VTQ1Tqbpa$4iR9-w9C(OyvCx z7%_SUJJFyrz43>W5c_8_gCN5EK%;nnt@Gy3AayvFN$5y7eSH-{1#mB0_g0C~9tmsCRBdp9X z_vA=I%_VOtj^U1_U&+-Zl(@B2$Y#uPm`0eao_%Gx)?EyO<;~;@%ggvhXEGzmQNQ1k zlBbhgc)>397?YrP1Jh2k=6uShWy9?S626v)`U4TcT^<1*ETXio_po8my=8{H;@*!b zn$_jIf7X5LXsQ<=t9q26$~SZ~Pm#U?Ozb9>==tijv<51k;mUQH{I+o$UL4rgojn1#*2OKx3npZNjWS=n*zVP;P%$^ z*ielwPK|6|crIT$!BcP5uP=tcN*8C8bcXsIx-dk(a?9BfZE*B6*l{;UDKy(_r#uiN ze_Z`LQ2*OmA=*7{OfP^D{*`n+_^#vs^Qk^MJDT$p2x7s>Lx!^Kz6}{2J@NX)z)&1u zVYuIqG#qi17Kir?js)`^pG3?tU#K|Dlq1$3c%r3eJTRW8(m13Iw$7lu1;fZey-$r+ zVo^THEj#@TRR>^K5vfg~Pf#vQZ#csj;4?DZi`~aPx7?&r1VHV19|uC0b_KNPeIV7N z1qyugMZos&9qjBF!yf$X&AD7fj!DvuQ0RX5wO3Eyxl5{6TBRKyNG(#bE7{MV){FN>YdrSGxDo9Lj*(6s?pt<2*#MN(Rm(ChJ? z)HVtst~4p_V4BWHX32!ocp3AQu6kfnfjNJ|GM1)4;gh%`9FLQE0=O{fi4t;$0S|`7 zl_fhMgQ3*2zb<-Q{ot&jAcZGC;ukTM!$y#^X!)lOoXmhp>a{P|LoA6M^y(Bj)qb>B z0WO&?UL&Z^^p4R?PttCXf$~Fn2M-qL+^r$SN7N^2C9W>TN-cKAR?fEweWD8k6MYm5I6B9S z?d|8u&W$MzDNHdX@q=lV3G&e2~7qm0_M>BBeYq!i;rQmv=0TAJBGAsRF~ z&Hb(89M<_+i4{jTWf$CI&lbdg_BYbcn-J{7TB2YGB(sA;_eD0lMUrr@g3Mi z=)Py{(ABJ3W}ZeX2PdFqq2bCFPm3-D?A7t5@SVYg4>e9J9-B_H(6*;*ge-YHohElI^mP6%pxWg?>2h2@b2v1c|GG!_UN117c zd#*kl$_w<=h)>jFq30o$M{6)wO6h-bfNbxwOmivq(w2BmNjIR&nA4e6Pz)LvI^)_Z&w4 z1N!Wf`Xp8LCId!b3Rbk`5Q<8^t-@ez7DQG6k?nfK_-i-RR#SJ+J0+8O;%rRf6L%^o zPYU~uY4!1-zL?!?YBJh^=WUoBOE`O>k@{y?QY{RkIr>WX@J$UWkv@5|G_Xv1eJ9 z-~@Rps4&Nuti_g`0K9*0I#<0n9)55&M?EFtSaN8Xj9!zJ*OzAen+btDJ%r@E`%$(~ z4QhlFRmCpO31+;(D4;JsXL%QR7C8Hl@ehhJNF9Mf^Ad8h^%S*`MH^6Tid|z(GsmhG z*y-o{Zd6XhJ49b}0}}d)OJ_{&@k$M1U)TLZz*Y+*KA8(< zX?bUK+efZc^%LxspW2=b<{Ut!q0ggjQ#6he%xW)so~$kDR&QqwNr|)GTxl*w-m`gE zguVNYTs_ZtG>anAfv*+~RvQ=4rWs^fRw5oO zlKMIDj@;jZaIkE*mE6V2l#{OhOOZ_6fzi4Gg?88Z^>-bs(z!bD-A#ycRJ{%Gzz|$5 z3J7M>529>Z4dvL1@vwdLJ!n&gnlinOzmo1Wvo2ILv2>>)i&XM)c%G-uzWpS3s8BWy zU)J(sirH;RS*%GFHks?NCtvZ5arAmE(uh@?{Ve{>tUI-ZGM1dny|R}$iTDB z$D{W5Q++Sk6PvuVTnZaQoj&D9u^ zR@DPm;gyj}Q2}%Lbg-&u$KmqYM=;-pZ$%<7j0$n;m zIB;==Xh(zt*?6?kAnZ)>2>K+ohA4!(ubu$qUzJ5%9`Z7;& zY{73aSAj?DBTKF8xTFvlwcQ(JXStjrt}6KDF9^m=lU*T@(as+gRSNJ~^euT&VLFu~ zseIN$2RetkoiZ*B)sT+Yu)n3F&ob0wG15p0q;ErS3RuBN!R=hdLT9BMVsRaWCtN6& z#=k-oaT*RVgbu;@g_F3Jq}`f(nw(Vg_daSb&s|Cqj)Uni5|4ej$^z>);DVP5__PYm zUqhS2+GtC$wS7z^KTzFnay}}sJz``gmma&MeyyBq^%V7}jTX;|k8QGG!i7JLprYGz zd!E_nzWX+G(rLaf!kCD^6^s`BU=q`$!)R6~yQ_St#qk3~S2ibcVp9((^a)ir($#VT zdytgMbyLWyWi%sSXX}ieLPCK#H5)Trt2N5S93eIe?u2c><%f~ZFk+o@bnQgFyI>Zo z(gZ8uJ7m*gc|TL!LFEB!<+n15ZPl$fX$`aHQWZ}n^@@(*O_$|sbVX+F+LT{X`;}mR zuUcQLOg&xKsk#H=&rf#Vj5S+x=M$=W==)oBS;1Val^eJkd*>&gWU_PzCf61u^@L{`jl7woS1MTW5PpbPVZbKm?0Vn_5 zwZ4@_`SVdXzVIw0&i857*Ysc8bbf`{3BWJ06yvWqohd>@g-am=8o=kr=kAYmm(F93 zu4%8wwP! zmUVB|o#2jTt6Ku`WvF0_I>3YI2cpkW54pV71% zlFI-*!yr2qed@_O)!(w{u7fM{30gQI3o*>${&j@y%3h_XzwZTCoS=X!UU3RHPP8f{ z1EO6zRBTOLmB^rGdw3x0>je3$E7(wo40^grw4zXeJu7BH` z1eY|Fn6W6VZ|^xG$$L8pG9x33mTZ9Yz_pMlX_KnPL9py%+gMLo=~2H#S^V5c8VHr% zcy+k;Mb(SiIG0C_jX789>*|wCi|@%BdwhKW(u%-Dv~U=^fqu3HnVQX0p|ohCpzTs` zkENH-It$0Iq}u$-@_9Y-k$Z7AaC~G*lzW(pwqXcMJI{w1{=!;nC#GN}Fv{Rsm`&<> zv)3i!A9oC*{6h-#GLJVrOu2OY*qmMW@scj-n3^k-Rukc+l%lw1U24Uif#CGPPlaoA zIjekaCwmFLb1f?3u~~|mJvV{#V~Ub(j;OYL?0qF0yxzlCK6Awq0(alKUDATJ%f=Tb zW=3F#Zxq43|MpooVH((Uz(sh{fChOB@-x@2$ghWq72)n@*JdY#KH`5`J;>YN!xnwr zq72-_8+nugSevHmL9`Fc3+BSu+@-FW3cviEs?~gE#G2Lod52qn)UDIc|re>ls_aAskUZ_=iqd5U;c*S`+-&R!m$bE&0?e;|p?O>)yJlDMU4}x*C)N{Mz z_J#J39w=Lv@*9WDodeZB1*N)Nj|*aUQnBFm1+fkHaq!$rJ5orP< zgk~h84lsZa>75KR2muihkWeI}^u9%kQbi0g1c*u%fe4|DAU%Mflq4e3B$4(CA$|{g zf8Y9@v&Zk8S?kRHeP#Iv$XX!0<$12>zOVbbuiL_WOSRSD^e9JF19FK9Xh+{P08Js3 zU$}$ZF76mK#ab}|`yp=~w}?6rhGXFkC&1RoS^C2BOWi*TocvohTLDz0C)g(GW^2wX zAod6kZ98p4&GoON3PzZ*W)qJ9Wp|MkZB6i!B%!Jv3VR4njVl%G&@-{e25M+-4(-T& zi;aHt)IA=a-`8%wClg%H0NsvH344F`chiN60P6iCU6_5sPS}RcZeu89>qibhr06%j zH<-+CPS+6nfD|2?miB8t!d6(CjsMsf3OHQ%{HcTRm%;jx`b_kG=sGWJG$syDZ?e~G zGzU)5l%(*f)W}0jxxIekhKSMghVtyun+VMk?B9^PF()E5a02tqDlA+a$2*J(+yj7H z8cm~`e28C87>c%qf(Z;XwE)@9Jq!xtHzW0@(K6VyDVHbgJ_iyr>7#IPGLi1c7qdUB2V8;alr_G9bTPXT|!@;R=O1)xzXSDYr- zGJbUgfqc|S!ahX`0blUe2$TqvJLN>+u~f5)F}1{Bi$KW zGj+;}wY`zL3R^7jqee-NfD*GTD>Q`zpI$=Q_cu>eU<0i4+M?iwil1N7wRB~CQ=Z5S z2RcyA7ls|428g8Qwi%fSiOC$lTJtzq_7KrnOv$eN6UU({MiZAc`ckjfHV7K3xYzLd z6}?ZH$bHQG;qkS?fHuj5OTkQYErPVu>En5Fx4j0t6{TrD7oWa$H*nR+KdvJOD+sR< zwL%+5J^Fw9V$1m;%420@^*@8dU-GOht$j6eR$8%~6bw3}RI=(mPPGn<73-td*bR zaQC?m|BDW=Iyj%N7- zAK<=wAHw}StPR@}DcF?WmX^&GY-S@{4~4cH0@SOl3u3_ba}1zPb|{0;hT?BssmvY- z2m5LbCCV{@0;c;!IQ(q;EP`$#$AopRW5oUN$mL^6eGbq$-8R(UAQHp4KroI(-?seJ zXU8sT$z%t_uZlJfYHy#Vx{j>Q`kS|I{9Q2Al=UfOaW=swKWv~`FbC<5E* zT;bEI9g!&Jvg|li*I9V<=?-y`%31&tRSA~m=!*k$?&3ME?(+Rn%7ho%qmf1o^EZ94 z3G6agxJkcR$1mfe^=Ljku1dgW>}@1s&`=rDwTGVHZ@uF)KCez<6veE&!&x2CC!XALxe??rRQbb5 zq`tNl6mR~%26robKbi5SPuP^9AvW$a-j~EtWG;(h|2Bx;4{lC@L6(KY5bA|O?CZpc zQ2KN7q1R}i)M?ar=CWDzB54TMIvx$3vXt(OUz1!55I13HXu(U8$;O#iuMzo@s`Ii8 zKHX>b#I_BU7-XbO&l;zxl*%^wx_{w0ZD4Jd8tQBFdH>1omB!BRqDyYuw_j*KcgQ}7 z82d`atGB4;<;vw_yh4dY%cgx7Pw2_aiez7sT$I}~898y+>`5B$iATk^$nk8xh0X?z zG=y>xeK|p5bh9V{;XqGCo`ZC~=u`X}@d3@U&huR9YN&>(AwHjzYhS`d*I`dl$NLiC zTQE^fGn}Ou?J=515BP1C)tP`mRdf;}%{TWnVgUDajxFy3rQ;(VpxY&;4D)4vSHD8h znrg`D5p;dyJgXqJDK$Oz0WH#m)$Pij%%PiSOE(h?6HBl|mUT}@8=aVfxHJ9-o!H0l z5xP%@r|Hh{z$%h}kzSvWhL>ff{F}jGrt+ha2a`vt=e8nNdUK9RXGw0UXtOr(HbQ8^ zVJdTuskI4>OBD)Bru05&p+C8o@#^ul)&Y{6P3JEPh;F$AD$Yl_Z0)gSnoZ1$!Oc>1 zY_~q^ZhrSk)vo5h5-rL`!N`H3=EL)aGDH5&l78b3@d#6iHdxGN8sU-OiT2Y4ozxzA zMp1M~KyrhCvQBE{gZXA<2<62@3;1a9ODfcj!fzNb1ih(ujN}r6DL-y{_V3IAQDxk) zv8)eB9#3C<{(ZK_G)iX5jXNmaW@0-eI76X!r;EG{VxObm=ty2~a&VM}k8;Snw1Y@t*nIDO9!$P4?$5=R`STZNipuV~s`D#{ zoS>};T$fEdW(QbyuZGO+JmxX{b{74R>;hLThoeT(WsqMK=yHY7k8v1K4Zq9@fWk_^ z#_ridt}7-WD3Ep06>v^;uYcir>;irTu66e|al4LQ^aT8n2|m0cOzy7+^|h|`Vm;d! zUz<$teH~gm!KL;6s7^f);I%mtn67ZHye5)#FE2LL_ zTWs;psm@m}5X~McfCBhF5IAQ(7{>rBM_XU9zZAWP{eU&~+|+?J)P79ulmL85m0EZ- znZet7!^DOLzk9K;mq~wrn~iE|sB53tBbsMCY88SOah>+OYcK;1<5Eg2o5U zNvg#1OASwxPSsbC{nd}wVT2Eo!uY!Kb)!EvMwDWijQG}%x`iw%Zd{$@S4#DNh)sIWv}KFc^d+ZO z^rp&2FBU4XMgTD_0429@6`pbjS+hy2YJex>7OdwzN7jAF{a6%;pRYyxJuV#C99^>4 zwP{(;QziM;Bl>j4v6pObV*>;^YB`{)$jX@yl{>%*VW18|)U!j8@IbbNYc!qXer!rPr0wHj_Sv zxB>fZ@-Rqyn`QfO%z}%ZX!hy&w)E6OamsLYlNjPushbO=$V9cl_ROgge3B!GFH2v) z@fqJ=guw)ak^G$R*4@$>4r%hU@oTbP9`oyp5(N*0?p{=Z!LVVS?)pzgLMDRRh`gyk zKsdQ|%Q^;G1RLKWd%S7Li)Hc~M@(yH!!eM;Q}epnA)=}dGC{^uQ{gG7X$zfWi8w#V6k)N4a=3J8LKy0n9;*){j z_Nel8>~bm;QF$@FvOB$fsFSI35jcrreW4_1+_CXmd$*W%<`Y#R8!-nVXLyN?*vrH$ z=c}K{DY+n|j0uh)L-uG^EoUl;^0(kA$SA618^FtU6`MkTztfSYyZD9Yb>R=6Kx$$J z!~qf-Z@4W1|Iju|tP|F!;-Wf1<|dmpUo#6N=BvvI;e>eYHvw_d>sjW$VUrTc$tB>m-p2Sf{hVTi@^PmX7Y=TV&vSK9R<>CgZ3sYsZ^3msyfzOvEQd;)^A z2<=hwwC0}e5;E|Do{E7_0PJ48{&z>`8+CTW+W#kAJwE0Vw(|0wv&$KO@z)-y5~&ZK zkmIS0Ux*APtF|+y7H6B3>~7^+C@axYGBT_)tj*?h$d`I$sK>j5d^M?;?p^0SNo_6n zYmM`Wp)!?Pt3CCMt1%Zbv>4wGF_p7$QCpg?r7~Vwk@ST}fU*TTLIxTmL9Yzed|Hm{ zy#V5lsGg#yg7GoIVH`Ksb9xa*pW85&`38YW8$nI^-JI}gA zzQz@W?lDhQ?4oz3Eh*F_qbMw766c&JX+Hc|R!~Iw>+s!S0Ub!mg~GqF&bur1yR=?y zBBVu$I{IxC>Wl$GnjEy#X z1H079+l+(H?*ebmPpIQv${jX^=$x|$lJjQ~$D}o5j*ykjEOV_=te@Y(9IYJxnYC~= z{duV{8_dYXynCA}K z3IF(HK7jTz^mZ=p!=&LJ939Vsec{nsqsy@dNs8;>pi6Ug(oKjAgg5E_Rq+bLm=na#rk9z!PQ>gc0qB58!6LKvL?^L3((;9AXfwA zb|G1V5bqbBdz(l)s1IB!+SE-4-DsG|UBE_h`)ac|yC|9yMCc)572Bhv*>PC`VaEyr ziI9uiAm=~2d+Rz}A8E8FLdHBk%u(gt)|L?4 z+AHiP<1KyVr1Or&2J0;jGH)kCQiXL7VGFF$4i@96_^cf=aXh76rCik+8 z-i>=l!y|H7gtk7Z2_L!rh)|4Lxie_fxXE!~fcXG61KOm#iAz-Ac=pGe$9DeJYY5;P z^`|KC!dG2)YzFB)EQc>V>I>4ZqhzTTz}@`iu%y;s?UX2C-P56R~VekCw5dTUsN8-Cz|1vTj8RvGIL$Z zD`)T^dS!vcz6!N{uoLtXYBzreI(xdw0JEbb>Yn-}_75v+NGPiDUC0$5nr?s9aJ% zS`#K7d~1Hv{*25(m5R1rs1O_lGf^O0l@1$dv*5>Q*8Y!L%Ntazki<2Of0V+OzsDZ= zR_DPgQ4+sDb9o7hF}gU>ceDA=eHF06ad3%}^vco|Rbs7ENr) znSgz*>xKG|l?Qne`^IS~7zV>c?Hc8(V6~`I!Zpuo++5sPGcnSI@vId)w&4@{Ydo#c zd`if1&R(a%B;m@(Uszni5TZ&6P(Wc(ZhOzF2j#Qw`g9yfYQ!rWV2m}*K3Y7?c#e@D zu4qLF#g#Y+CD7BvsC3YHYfpBsHP5szIh(3vkmYAbLTGzfW+@r<;!V3w#2lG9mf;_P z{MxfA;Y#7wL2F70cBfM+F6RZ3(>EG}`^pO3L7RjftJe?DIETO*&6_53-9}-Yi&JYq z02m0(;lQZBe_jUN&ujk36?<@i--NiPEY+;8@s4FZ zjiXjM7xlx?H0|)M$@eZ&N%rl=!Q6LzC#Q_M6AGGMQ!pA{q3@+E=01*6T?r6PE?#Q6kb&gJpO{ z(SL0M{qqo6W9_+|$=A@DDfbtz9`Js? zvPF*@?UyUI$q_SAEV1_+cM(GEwtPr?IC{EFL0Q>MEyy?jjzfcCgjP34tNV#zpZ*Kh zv0YN`Nayvi!h`Xw`rLk!b>L>Fy2=5PHC$zgDCd8PU@hX>Yn9bB^_Ar_@YPq|`n5A? z5_0K?g0XvxbSkEc#2~*8X}hL(xgj0E?ki&K}GPEwV>Pbm5;FbIM{#l^9$A6|o+ zUs3xMfAhgeW~KOEv8O3gmt8!kufacJA@jK7#;9i|a!z5H<7$wR)6Do>lpj`EU*|*{=FbC&O&%VY+?YUY4P*)^78Apo-mada%77`{uOWE;g7zUF29+z$|Fa2Ev#(o0~kd!Wpt(nkhla7>*IpOlQ+Y|orPDrS~*gN~t>p8;CjmZXQ zLIPBONb?zMa9$+j{JQ2Lo%vYG%Q?s))(q=d>zAvhzG$~EDN`QVsL&-Ausif?V+|BAh_y~8|w|7 zo23YfW;*t{8_`h`ka4#Ig>8u6$#@E;)4zAOD8*_yJj3xto@W<~++;C3uV;+66Q&?J zQ1N~;ymnf|>{-*uWnkg>6{t>${A(9cA&#SM0$%tR9;3eLWvQ;f)W~0dt4G0cZl|@mm5YWNoTordpC{P-S6`<~; zzBU*tQSQq3JDYu^K))-q%sOA*%BZCmxR`58yMOg~`15h?a-GEC@_K~vFJ zmgt{94uZcHb}YOE22n2DhjO3O{uxrpiG1Oa4&_!5xW4~{4p40VN?C$bVZ{3f#c|7}7U-GUZZ2`o6;+(-8GhqwBd3 zbt3tW!?*el`WalgNng@<0qSk-s6E&ShJBq5iR9NT^Ele3pDXLztT=)=CE9T3WduX@ zkV?ns&uqboSF&=n74YQ$m{_J>M#4Nw0XOjL>#%xahZyk}j73YGn1b}}idId zL_gmj+`xS$DKYulF+tw@)nGN^e|S)2Nz0r{$R)&=WQ;x<0+aHv(sz87b!flfRTVBx zlxH<2zL?>PUkVwKP} zxX*Bu*;*Z;&b-w0L*wRt;zhV=oEQ|>=|EexPG9|?!oPg3fj7RI^4-E09x;RzeL2zj?RaHHC3LM-5Ood;D}#z0S&P>5D23&O z@?g?IH~BW*&=Xjk&0L{VCWxpI6!n3$#ll@u9~CP2H+*&yUb$ z_foA$32j$9`RFVt+)mYj?4r=6Y*lQWdC07$Y`9SR1i>ux$gK6l8OgIk*Y23={98~Y zo~s$K`FGs=Q~wAqA~%5h(`IeaXHppM1qYE1!jeBSDIY^V<-|66Pk-T&nOgx$V>UXj z(F5-?X-aVQjS?RXru@gLU>3s@)eg5^+{Rr^eLo$a+dbS^eoMdP(wrZy^}>sx`05t} ztu_QFqlUX?!5(~Nx)&m8)~QAZUm8u|L;c6r_0`eT`tzsSufFG1pn3$d@w$mGufCSn zi@dBHVPt%zc8?ICX^|K^>pPh={duLD9xw|=){rNvE2rToXuP-$w23d8#cu>K9Jzm(4?95iyOtv*Hm3JAK}{kur7e%077HmWr2k`;)gK5-fj#JJAt(@zYf92N^Rvko3ixtR4f z&s5?1pb5z(1}iUUTq!R^l~Iicu5Y##?oF3-l<>x}(icKhMo9KppVk7E3&{m$cQQTp z8g*G59bf++9uFW;`AX_62enh?&j1gvWerF!{`SfgFoc^Q$GxxkCu@58&u74~thyAA z9J9dC-=)P+l{NamW(LxCAX!Q(@}Z#-^PeNq4R^l^Jw9AqvL zOBOSb%vVR<8KsWIE)vXYjw9x1sl%DY$13ak!P%WsROP)G?Ey-=IEhGg$RD7H*&R^b z%~Q3AXrb_Py>*RvYju+`4x$1=u!@qbLA-|GUI*w3T>(ai3N8&8v^OEvCoU`|2zC9RdZAFx< zlTfNBD)_aNCS;>LvLJNkNZdi~?t1>?ZI+pSXF+9xzIX^TkU3)sFE$sl%%3r{Q??X( z^k90{(h8L;sPVNEViosCf}E8O`J@9W4>!4}Ws0NU%=d+7W+L=|$dKQ&`fuRsM{Fg`Hk?GJbIhh-2dwt=^*GBf?fE{*pCsaMV)D16Y&nLakP zZqDM~q`L*7LH&1&o-`*XP4Tucp%!YeU{o~UoZ+!(#v#JecdTAqY=eMwb}|qRT2&1; zdb1S}%F`4P3jv+mFad0|qeOUL{9;c>Q|X2nHS#A4`+eSh%!b^4Z3`_lTL93bXpcv) z=RbA+%go*R%_Fr0Iyp|FP=hU-c%U)Ybge+8b#HKL6h`DM?fKzsuj*N;p>EcRdk2eCPl`V ztG``9p+~lp{S53&rk5hNbf>2hkaQ7NOz&FB-yd3~@C zEj$fTiQ?B$CG7!vz8T6}JEPXrIacoNP)hrK7{fEUdCC86x9AIaa+<7;)etK}d-q+D+ z@zduP`}V;Q-@#J6{AA-9=Ba@F*gG%WWu6bh^NJuxgWjt9nDL&!4<7t^Fyw}O>-cDj z@Q{m3h5M)zYRUf~HJ3i*Js6zoKBgW#8*P_&e#;_x;yQfAJC(_vh$~^qswvVPQX-us zs7sgRM6ub+Ke7qY@Hak)XKXSfJ}pv$@r6g+Pba)Cag{W;wjE^hlsh&k z3zRaPg`S{?mB?hoZV%lwP9O=IUB3<_A}iueK>D2?4cfn_qN4zb9D`~dnG|5vChFc= z0qq0s;=|QNs_mO5$q1+IoMNX*tUoYK;tr=@@Q<(^U0iJ3xOZ``(Z=z-(G}MaK3gV2 z$1qC;8-6bY_~!CuKAj(aB08cjHmBbj^H#++#kVU{-}-Y|zEeKkJ74eDu)<&F*!y?w zjw84zGZ3;O{Mi?=4!mikBr4--zFK<6`@25g*huPb1KLT>PaiHmvBfY|e)&+QJvtoH ziHXvxrEvln%YQp0@AQ}!DPMv;hrVIFiV=M1mur&pj;&T%5c=SB8u`W}^6NFZy$j=) z@O$b?ed;vdjy+tzI)xdvuN#UamT**P!Fu*@m>MrA5C$z=n>wur+%RTD!QdMyog$$`U3skDyaA(N7hJ4NlJ&?Ir<2ZE!VDVAREnG7Q)5}`kEv6`GMw> zwR53Bj5#S=#F$FtAieKHId-hhTQvcqeh!>ZJuAv8T5)!X1cd}5-`!9Fn@nQ4j%J5r z($nrNK3jR<#X3Zcu1Kw9cALOVL=s6TewVI_P8kP#Jy5g~=()NkpUZf}xc2fwueWol zxRfPM1s;U(vXpR&f@#EQ@#io}jHfc!Z`|$8se0jcFUmjH^Tabl5XjzxN__Uwcu{2{Il_Q$#;vW_#k<4N-16QomC$#NO8_Y*c7$qV}+^5ZY&-vJ1chNVToQxpiRu2g|fm?g5^UG>->zURTX2c=tghJ zm)c265AL0DKgI6j{!}5t?Uq;sA#}xetgfb{#!zMvC(&7PJ6mIH3QSGiMbEl=iSkMH z6=iW3C?P#sgXJ=jpXH${?#uEG(3FNPdHv`?(z0PDdnyk7$$&c`x9(Vt+V%#8m8_jn zYXX#aA=?j-i%)!tHbGjjOZ7D=TI~x@DDexA$7eFPLNmVSY7r-ijb68A7jbK)<^UY; zIQtHO{}R;;irW2h0;JcZ&M5sITiyq_v5VUUUwGE;8%jAmu|jc;@Ahr+bmP|K;Q|_* zY^mk#JFbdfcu1C7e1GzKlsa&YUg&i>8*ndSfA^+*(w^?yQVv9KcCtNouK!P7j8!hU zJTj4$Prxu12T8fN zgSNA7t_gZvp4%;+2*#)bKK^7=QvJ!Pjqsv%Iq-|;ha|zsh@C$G%Kcs%;596G6c+x; zw-+HM3Z5q>W#`iBzVKLUT>xc`mmYDzkx2VQ=|r@s`R zz%)!0cZgM+EVk}+C9sv)rwhh3|6`!WQ^S*37y!B0koEMXRQ^}stCn>Q z;GyBMbs0?R#If=~g7t;R6G{d)M(OiW_uP?eK-j(r54g4JlAf@6j6jCMQ7Lj&!*KD%1eonw;cQ<*AIF6|k_%`(AvDI-&y z#2u496o=!B+}M2c1sLG(>Uu;5_Y-r_^b2soH{pVLY`9Mfz_AE}Twy=@!ZWoH!2Rhy zOyxn71F*(XyqM3e|2)v(92j` z6Rt_4^F1lY=e!TgwsGp!%oom9RBfMTi#!}Q)xS{SWR;nzsB$HEt_yh-cQLA8Zq+7g zKPaQ5u*ty2+UTmB5Jz$A%zUnH{137}Kz_^!b9532ib7I7slXTq2)xIiV}pK#hNcgN zwrvg*5)npha@)8Yg>$6&&`=FZw2z<@`)CS^dt;nOZ9rHpNLR$LZ!G;`ReV}b=1Q>k z=g?0dn{A&w#isnWN{mwCz=kT|ef!WTzp^Q8ks~xbEvVQcEATw$e1C{vHmk1q|7l~&u7Vtr4-zV_Cug_wI?S}|F8DPzYDyp$@@ zs5IAKdngo$A1|3FmN>u?NNsv4r^D@(MvKuYdd(HmG~bpXl5vg7y?4ddSwHLYWzI^S zy_#8al$IMf;0`FIe_7VRp7lSjX!pc5lg{*MjU;Ix^1M-rRb=q~R^6o9S*S1+X%mRY z66oFukyei|d40ei;Lod-YM?h80Q)20>}C~e$2yRNtd zWN=2hpad@2Ck?cCKRJMA$^X0|b|ymnhrN(BTTbT7f9sVRUrn;FEk^`DJTq-$BFcou(RPjhmG$treQoBSdv9nAS5YG45Hue#x<*h_EFlFDIuAw@6DwV^FH)oqn zM-^Zyv1XeQZuVP1b<#oR!5HpkdA)786isrii;I$ndN+QA!k8|Y9U>5MkdYcby2=1iq~;98KX$5PES?%P)T&Q3f5PXl;`=R3U8Llt|yiSds*%enN?Oc zEp04oG~(=LpEF^j(`)*^=lsYL&%t9?+8P3qu4n^~>f>x!5?t`qg{Lgt=t$V{6AK2Y z_T@cqT%G#-r{9=E%p1b`OS6sjv6brbKfk^a|KF`Slt@fTvTas?-&St(c;+L9rX;3= z@RVfC9TK$991mWwO^$gu{kf7cBU$5AY5rSpNpzaNr${%u2;FM?;(b`5oqL+{G#krn zb@5vHC4M12^L=UUR$0-huztL96*Xvl~eZ>SFic#xr}H}ud%gfcdgm&7^C>bS#Jbs1V)a$$Zf@$e=> zHuRZ|M2=mlk@`K7=_6lhwc0$thrV^8f5&VfFaK-Nsqr}wp2c!@;USdiGj?biCt&)t z3OWh7YjwdQsMTR;e7j-TC!v>_^>~u_oO;3sX zjpR1tOE5N*3*!3cG>Z3i1QOG(2&ZHedf&564#ePm;k}*MN12d0S;>Gh&Y4HMH z_2D$Xp*FSv;cSILe`=IEqtQajGLxxS_Bzrs1Qa?RzO^PAH>qU$wsaLZ2gTqe4vB&G zoc~l>``1bW&?3&*I+OwXmj7H`OX6Al04%O{Y_60ZG)LhMM7p!$?~vuskq%A zrUWA$@L1XR8j_K^Y-F1n3Qb#%lEq3ew8vMa zEzrNQ3lRBCjCP+0RJDGR{i?Q5v}q(D>ZqT!qhIqunm>5sXG*c8bq{E?+;^l4Fnvfc?_-Q;e_7I8OV}?@NZrQV0Kq7K+%ki)J8A1;?FGJ#O8yLhB4&F zXi|N#p^2r^DT&;}zTsR#1Z(95MW}T2K1~~)j1*K0_7n1B|E>E>^4U9PBkJPJvkfC? z_l(oNYH~*Jobp}DO3vb4Je7eoy+q|osryafR1H+%MaNdpAx?z_1_sjKkPjFVMZ*`J_s75Am^yG}6_sYN zHu_ryf*+5aV%D`5jY-dNLieOrKnv3qv6IDM$E2<6auwJP>D9YgM-7i~$5}I#JB=jM zZ#N4`^ojt6cd|zFA#AAm)2abul16-(cM&}c0moXCj_Vw2GP5Q143&~P3S`dbKVE%{ z*VRodG3O&PM);NwlyzK7)mLPUvbB`s4ywGm3LW>lT%!9*6MJ0T(;0hNTf`c)<96+Id6ULgbj8MV4UN%ft1ksvf3H8drm&K37766A=4 zkT}xNcV*bF*>5bXFaN(JOtfi4gMTZ9_%mv#yg~sZT54*b0#=dAY1P05J+LbUAJ)AreEqNIWZL=%0%)+MP~}YhfrzdELfa$3|Y? zts+*&P#z_@#~v5gSZGjtglHSQ^nuH3J^ z9kivpb#Ad1d1VXsrn!5)@A23+scVJX9YA?$`MyDEnBbnJvWo9BtI@L~sG1>Y^G24! zGa1$nDR-)O>{5iF4Tw2eyW>-b*kbLV$tN z+2S*9H_+w{PVMuH*S?nKa<@yQK)-WWav<6Zvr5dncw#xi9^TCj5 zkv?z(8lPM*3Sh}%|hl*Wq6uGg}YDY#@9~gzMoBmQ)U&vhiu=X*8 zUbGMQE^7M`a`71i+TfiC>sWFSA$w}RQawa*ksX$*)Ky`YRTg336sMA<*M)boeE3

SLq$|`1`5`54LI1>xScyoI|`5>@wj#c&N596b^d969GDT)YzTZp?nAR+8UNE{ zrJrr`wHN+&VIQ5D_=>GbbPxxY48L8CmAS4fXkk_=f6}I?it2#p)h`RC5tN?kwQ2@r zD{B}uyO_fnizC?@5(Q_|B;xga@dAds5`q>9f_(M)eaW5)<*YG#uUpjKCLfQ-{X}=X zzI_4WwDh&SSS4daAa>-->6}^(mIF#mRuS+++LTp-)NU}yOQ_T+aW*P7WJ(qsrMubA zRI2m-CWhOomhtO#+lh}jQqVbO&eJB;F04z-xLD`d+LYvizyGy{qYk)Vv-u+uKN|L? zyU)5yv2wU3%j419?jo?V*K%>*Np>gtTNzL1tVt=`AJy?Hw@K-p7nOU9)}ssv$B7J0 zG0byYyd~z-in5XR@WiZG)`gcVX`;ki9o|JtVed6~lkh1F%fqi&!>p-!iV$Pi;O_Z8 z?RGl8JF$gMYQ2(P9c!kUsd%u9JNv(DlM?>qCM_gO+LFv;>Psv5hFQZz*85QFGw9cpNb^HuMG;`+irU5Js2cdwk)HX~M z*NSIvY#-w7L~;~&dQ!OYNgD<#xT>qbZD{2L=tQi=06&OAbkTK_O+pr!zu+K(V_-Uv z9PTI1Ru$EdAB`n#*)Y+ujW$fT&`t{LW~BXN)<`rNn`6nkUQhu{i+z!Mq7Fbai)5P@ zlj5xFv4QJ1LOTrJxVTm(icO6v+?r%Wq*s-UJ{ygTQ~*+_t@ZmrtvU-_U$!q5jRCkQ zbitL?Kcf{@wZGRcQK?a}Coaxik}R`js$_W?+<8aX+oIoPU2W~39#eo?1TGM0k%Z0W zuy#EIyTH5UmbxNqmnB5KCC{rF+->x7hRV29!LzB7mQB7{rwjB5x}GgKjM6MPSF`Xn zZQ{BPz+(~T?RIk1Hs>s>E@5^+Jp?%}L60g5UZ50L>HkWp!it6Q*%?~qJD~_X{#fN9kI0v&Sekp+ z8bXjB!0Y26=RF$fSy5Bd_2IVLc7~(cN5%RrgVPZOSnpQ!XE};5Y)d@~+~^2qyHMGd zdX7J-8*f&rwNc-YS!P^`Jd{8%z>Puk`A-Q6ZFZ$g)>-<5?pJuxA&1a>d%JUry?WNA z{8ELun%TRJvMSkHiF)x`R0k@qjAN2)JMW=|7?Oy~QCH-RBkyZ4928UPxR4*9x>bPH zSW=K#;hcP0U0Z*v0~lp8mKPUFo#!(?xQnx8HWhjaTW2{MLra`94>5)C{zw!Z560uX ze`XQTI$l{^>?@4LwPj1&QwS#Fgie)u`v_b(lS7WOT>tu^#;f)^F73#u_+-g+^sy%^vZ^BG3MJ@cbs|DZVZcS@~ z3oH@15Ja91w=oO$>nB>)NZ(F13yNV%$#cat(kUN47y>0d9l7Jfw~7Fg!9Sp@>e~-Q zZVwgc{$7Dk`*%)Oov^4IV{-F_UETl+lRJgev^qi$t50GP}%qR7Sr1_p{1o1E#fx!Xd~fvzGWsOZoZFv!c^;b{!X= z=)FY^KX$ds_c&2Kf03Q##~^J9!1=U24A#nQ*Mk}P6Y0CRAC?s2;_U6SM-MnopgC^a z1;O2J)^7Z*lk!DBJ)?c$@j=IK-k>CCr)qUHz!HIn+EEr~RJj6jv7>3LokhW*4651a z>IVjGwOcj8`zuHo)&GU(6R`0FN6aDxbXusfvYUDz7s~48_lZbn1^Q~U^mzALb$VW< z(aJ7rDd=w@;Ncg7atRh@*OKp~$culzn6W~dsjhNY@4;MThtZVi*r2$w3)E@7c*Cx% z{iMWKP_154pJ3J{$K!|v(E2FImo;ybg&Cp_5R~h!V?60aUyYa2|Gi-l-bPSBT~$3x zrM_>HF>g(juIF4ol0Wx_$D3Jpt*cO8$Ud*e%=Uee#>q?@3%AKYCp&>6J-XT5+@x$8;^b1`q{Qb>TF;m`D4g5r8+aH zkJZ&RIL_cd2n2=6l&Z>mer4vxSeLe-4><-!OZ+Sfs*b(qb}4rB3>z7j(^e>#I|HZi z`!>YIJ~9Pog0Le7_}9uf7lI*muqKDNue`N}AQPpTXFvuylz&yPP71i~(PFY?OH%08 z`?X>igMpxV(b&{XP5a(FJJzha-aN^-zXC1jT(sXiM2T^tX2By+TZMYO-K^lUp(4y6 zgtZ3xa|Xy~@dh+sW4Lm!NXoD2Uk}8-g0SSE2ZSwM7zk;#V4PEzia294pErKRm4%_V zcL(ZnkL7!UExfGJ_Z*@1Z^mNPw{tUfo229dQ_yYYX?BuijrT3=&GtybTb?A^+Yk-S zuBM3O<5i80y@pI_+|B}nEVf=cX*S;`8t)*L)W!@%+P4H62gbAx5tBRY$VueI6EvlP zn1vCd&Dc;<&~=2wdPZ6pSIWuR#r2G52#y`P9x|jBVj2u==F)Bm&)RGkM@h`BbAK4r z?vwsts0jQl?@(7GdsuD|e||o=9<- zNiy#xXAkyZpTqIV?Xwq3V(Goo#B;FU7&2SR)U%a}T8!5WRfLY+ym~nn7-ApJw?kfS)zds1dI(dyB} zVy-c+VtrY8B}<2`Q@r+de4;!Xy~Q20>O)dhRn7epj$a{j)w#V5UX?`kSkUp;_rP@? zSFO>yZ8+5?ZG4aE#@hybDTT37ewia2wX%6>@nXezj;ROUZ!TB<8 zu1BUM`~At7SU19mXj-n>BuInca;$70xs@Fc z%8WV+C-uieVt?jm!YC<*f}F!pJh7z$3ldn6x63T()M{d`kJqID`XF7z_xk3q5)uwq z=lanL&TdOIof8x8lW*HGGNgb*?Gv<@k{Jy9s64K4&n_;YX+PO-073|Kzr|Gj2-@Pl z@Nlx4Ktr8xR}G(DLIlD{+HP*bd~Afk_xQbwp%c+~p`>Q?T>7D$X)Oa7|Gi(XhQ*2X z!etL0iYrOJKg)}?7-&0-*VWT``zsUMWMiVmghk`_Mjf8N>gSGx>{wHs20axi&Th38 zOxP~0XWMu|^S#~e!*30OB{oNLB0>aHbRFvIG@VUU-gE|rhMY7$TA!5{rS3${U{YFM&~mk6j5`Zt3YOF*MnMy0YzFt5q1&TxB0$OT|0f6<7ES)wdEO6+CSfho{#fdELHLuL99(NYTcKzZ%wj&xu?IFLP#}IH+Qr9NEU5)QcffsKcjM~ZdM*3y3)h|5P81l zCvyue%b`_Bt$cbF37KodKJVQBOP49Gamjz)5G2^*D-lb$Qp4)UTzql`TFQ98@}mY@ zO*>WV2aLQFH>EQjYVFSIorU%0@iY6Z+NQnkdE^)C{Zdta#iQ_-6Dy?z>7bUG&mF3V zZoTL#Ft~%abTkk>WT2HLsW*6q*T^V{@}GCV2}dE9m$P#YZoKs+G1JOV3z4kM1@9>r8 z&g)gL-9Af<)Y;Ut2yS(`-ujH3FF}(M7Xhjz*T5Azz zrda)4&|FxI1LdkCUwD?(zVP&BHzqUDpgy<@OnZ_&FyIe-kP|oEM)2%~b#zTlBRk;5 zRBH3?exq*gV9~ywrlzSRgdc0;N7hKe>D89w!LMrsokuKeZ0ny62G2aBEtgj)Za)8) z_XcJUK{@92toM0`(r>PklkRAMVOuMdIQYHe+6$-Edq=^ntt%n01lC(@{Q1VmckCd2 z53xQlh^S*ybQEq8^kVb+J$f=pPS|ZucZ36HJxe>1dik{LCH^r7ymczdJI4WhvfnTA zF0;zucFJcjbtf~C6t7G4qq#W!yT87*%AM96yQFLQyEyD*3*)L}T`WDaBTd2MNv3yv zC2P%>ef?OL3b*UwcB&tHCC$$Co``=^|q`4BY9c?^T5&NHcR`-sVIAdM39UO*2ZNR*1uzJ%sWQoG0yB} z(S-8`-*>mx?ls6a2bX(ji7XR=Vuvb}OR~9Lf9U*E1AwgEQx+&YABa zDTf|&v(Iv`1i1aWU6Y*GJy#*>&yU>d_Vvp0ak%od);q4~PgxU84hrl9y1W%$R0;Rk zzm==hrt7IRRBH2(lC}zoGepzy@rY`5QUVUfapr;hV#eh-8j;})${nawQ}9EdF-5Kt z;*Oha*jvqgSefS$@~=vkgC~T1LtT5H&Lezlp3zAu%-t=gz$xJGj@x(X2`Z5`T*0On zfHp|=SBxoAs6v(1sovOj_o+Rn#MsL~fRMR)323f-G3T^*$R!=^5KA0YCgwSFIk(R- zStYAyr%RWh{g@Xx4{Du!_JjaUt&C!!ljmTYqI`X*c&AEWQns5b=u8Nigle|DiRDzkInzWoy@ z?4&}1Ac7eB#95Ip%fxfT z$;L{~k@3`U|6VkI7E@`2Hr#okIUOAP9$F6x#ty9qUtk!SS?H8X_Geg6r4<--+Fcbf zBTZeB(%*lnUf_mfa{tqvkv&haxx3UEShRLwyu%eQDaJz638yC4_+oSF(^7<|HMsxL zF!-1kxW!9iPuRcD72OKf75f_b+7D=gFi9K}r+0wPQedx8OtHfsg3UbH!X9mfB#j#m z!2Cpc`=PCxLMIk82P0;9($MFKRZT9~ z-)cv16;nSCj)Ixvzs#)MyxRD2 z(_YFtO~sVoI6L>kl%>UeYFflUdQhrWyCVKUB;kRP{oC+9TnmM`<@vl$I_-lh8!kRY z_;_uFMo)&rD@6&<;3f*zxyA8B-G-qMTai1Mmu@Nc>C=)|A`l>{2*7XX$V7Hu+jHUQ z*qckz88T|*`%GnhQ{n7O!#?(<_ImAM=0t~Rg!f*pWXYE>72DbJsS`VxLYeFdCUTJ< z!z2pg?7)>zsm!|ACW{9XSl`LmPX7a!vuoqQHW*|wGgfZByIpP<8ydH&+?02dmOY*s zc%_jrws>`Qj#Yn0^LOe1`d=p%C=d3UZGmPR0|1CX!Bur+JCac6)6aYW=>Oce-t%4a8WhTcv!k zXU0xUKEb6%`J{O+O94zNX~qB_FB(*M;ekXD1VCdDL#JiUWV{S$)d@N@8lSGE^AzW9 zI%RfI-b9RytaMO!fEqK2lM910Cwf#nqRiT-mX-D3#m>j<;7W_Fv= zGiGdBo>mj*m%hysDTsd(KUVD9rVSEcPu2pmG`-x?&0#0GGmZ4RFW;LlN9kFMq*V_H=49cCP7+W3)I z{!K8pF-t$C+R_=c>x$-MThIt$UQDotgS3b4AGdnO==HZ~sC6}6yipe##Cdm8;tzBK zXnq{ahHUYJ&eC7DaU{NM!}#-pYUUCD`smo-NAeR277vx}01Xp`D4r`(CQ= z87Y>|N{~g}DRzE6+-Y09_io#(X_DkI8|!KRDd<0XRu)04wfKl5gCF6?O1eBJ!&R9@ z-Qc1=_!1-el7*mQzeQCIxTo)Jo-q@yFL#ixsdjicLdfBCAh`X#vMw6dYvaN;$}7Qo z%y+eChFY#sAAASMezCMsl2fg`uv5BE4dz_oW-gq)%0fcaeq(*?7miOODSLSLY6Q!n zetwXBJ+m-+QjH*HDsCP$Oa(+yQVBYy=Vi@Ewh>gK62EQy8|qcV#CGGj?(R)1U?ILOKAa#A2a z#J5EPM;KkrPdR+IoA{U~_WCQjvZw2c-@Vl+Tz}@=Y>55%OX7RYRr~MqB(UB7T`+V2 zv2IDwPz*Cr9@B2fNq0I*v2uBhGm$%&b`TBGjNSLXs0^c2-f32CcQeCNMMb={c(B+HiP@{rxErb7`-7j=n5gtvWUweTJE-Zhp?1WbmT+{~ra(@c%?X z5@F|_8ermktII3v-R3V2@NT~N=N{t{(JRsh=`o$>^W~n=hRZu%XWN!XGgdg&1`H#cOSLJuA4*WVpAWC&wTgJ@%$T2UcoQawt~p zLaE(4EFfL^RMEBSW2K!!wnGg$pH2Va0(SFM)6IV}1D*XYZwKvY*5*dYaqV`+PGl!r zCEg4Ke!_rG>lQZHtZMi0Qhw=hf5jrtH2tKKLT>TwREV2$YX= zP$y@&m%2ZF`6mBRYEXbwiJx6@XnNok)9TW-IGgorg}Vom3ayK+5?X9t8T~Sc7vvr0 zy{gSuW{-CG1Eof)*s%6S!A~(QyK$E|Bk|>ziR=fwJ=lPyD@`XS{kH>zQ#mg{_JTZj zQ?L8cR>jDYRsQj~L!bG##J-Ob-&e$Tnh?8ZG^=Q*ARk7hP?MKkQaL?S4=Nm+c4W6b zt((z)Oj#w{T!nMbPb_aLtEXcMw#>aMvm^0k;IT`(Wu97MfwC|(CVe^tWe(F?)e(4F z)~wbS>~3vP+-;qc zG(6)9ogwy8ch*sJU`F+3YM5p7W;inH^AWYaB2ObniwtW}8Rb}Sra(;p4~y|17UMrG z#(!9h|F9VUM|18!EXIHF;s0SV{@-CSRx}f#ViCK5FWY`)Q=+*y^*j6bVD$0-wW#9s z@RHFs?hSTc6m=i>#OAL!aKf`KoX>_Mk-!s%Lgqs46L`uPBO!K0xn8kR-u~LbtXZoc|5L&?PWIOo^56WS zXmb2Jk=wC{{5%eXF126HKTzenB!UL;&y5hA7y_f-^NFR?MUGqp10vv?ZFD=tzp&en z{3m9kc`bdbA~w8aL0^0T6Pi!F85pA|7Tro;f8As$psu>S>0;>=6o_h_O7Bl6CXD&!4Br?$sIJ3e`==28d4m2z&1^;LF~cUL167i zC$O=dWA?EW+(Ab9abe#R!#R`6^f8k_bAT7Cdm@rKEpnA zlGzGZy!4ook$;u-+35z6jb~~mTv_B26y070Bcf_IP@i)A1eU`y zprYLK?CE-{dQ5@&p#OPaKK@-*t&W@hUx2mv8ZVNT#B3xMxjBv zox$1v+1bbPk@C0-{rt4`>hj|V35|BE7M;W0I`h_rD(73LYXY+kLW7T3=Z+|d{IP<| z5nni^m9ErTqEd38t;Q4%FDrv7hd{Y%1S$LgmFx0lTWkMwJTE+b8ZX`yz*0xHjiKte zzfdKN#6P1&BlgZi*{S$8BpV8PDf9jSUQB}9OT|XV5R8H#O&y*D-)kzvIy`o<3Z%Y3 zn%sXYXN$nptO5UtDBU{$Pue9n7!`xuZ9yj}b-weI$O|T(Te9Su#ue-JH2+pVU9&K%**j!x3iB8U{X)S9jMC zgt^*JhM^Yt#8>(>)<64pOG1v(XI3U8+99dp?4z~N*ojT_Qi#%*ZH-*iiQE%8H==k| z(bZHOc_UA5AI)x~PE!at2_awO8kA&K_rYD0>%n13?=W1ST|e=o78>0i9;!V}j^VZU zH_YMNu6zbNqKqW)pn-=({Y<4Si5ePXvwupwztoY4i1jPv1ZE z3_Mv1x+Rk$0Di+u`@p$SI9#HAY^$yvzs<2PUu&4Rb6y(RiHz2Bn&gOmOfLo!x>0OO z=fqDwri=*6Rw8qXKFX8GAo`I2nbUXPwo511B{XSsOpTi=>2M?oxYK`nc!O-ubRCkO zt|n5Z48e|t#F;)@Qy1SxCB;}GhO3?)MrhuJ6vDYU^J?q z@o&i*m%klTDA_2kD0L?R)J0)`-^tH@aHJ+J9M3F?Wf3HBN1hU&w@42azIu;LG1?2< zWgz!)`8d;s<(6eYpb49IEC29d^`G)gL_%<{vBR?=Kb$r@hbA5&JG%PTnF^W5pT>%| zQQ6UejX9eOlJa94QHZNU!CU?xs29M`6xk8VD-K~oB(Q`{*j0@OgLuXvj!|j(0{->7 z%>n&0oA~vsS-*ptk5^qU%v&@?QB&jN#nOP0cS@%X$#~34g#OdqsTwK9=gQT0)cZpdCj0IJGh zGi?*9O#fC_W1fgV zV8+`q_tjqg4O9xw_thMsanqEms}VhoZ=2kd;Hn^>Y}Miy5db)TRE4kPo?fQ{rfY~Y z)h?dF1OTyQyCnv2puY{Rec1*v<3z59f_?3v_=_>~5IG+zG(sAK-@De}rjGvY5*-fX z7_GF)$&WDgQ%#MMi_xumcPTXaS*N>eYRD}i9Vk~U4U7qo5hF3gvQg}6 zSInh`Vq`?J5}jnBFjH#R>=UHaW<=K@SsoiM-@RgWEy}-F*+jW!;bKS(Dt}t5`_VPN z?d~#Qmt`Jkx{7Eoj&8efJ@=VJ&LxAgg*}~FO)iX>=NBqrf2wInh{ivjD{}}H^R?PP zh5YgB{)<>ik>uDf?s)9rfK%kS_9sV3;FQ?0?SwlUr1rVDT`kh1aCf}tW6VB4!a9@Y z1nW!Z?0Al3TJ#!QaJmm1KT8i%hP{|(cf8NI;S@h2Up2rhU_Zpxo)Fs24G3g(Pl%X? zlo$8TM5_g#&@q1Y#L{CcNG417PxQHA%IfBe)$PUI<*#3q&0ibyh2VGQ7le5oXzs~% zkagR~hYJ_kt7*fA1IYa3Gp6(P zq}Zv}Hwrd+GZ9cM{?xHPeVym-T3Q|0ryP;?_aPZxsouXAr-lDYw$1@B zt8&{)#Ia3Jt0&p_Ga$nDGsHwU15O6G(q82)Zy!35$d9AMQ+EbK05d8>5rB~X3j;6W zF0#LF&fB}N2xY%&l(-MVQ{)FUyVQub{^q~74lwjV3xO_<#2Bb;gbr=#{P;}}SRi8E zTAkQATL%?hwM3%Xt3*kJce$Wp*O`nnS08Yu%Q>GIC7EoBb2@W))x=MSh8A6dA7q}m zDj%X7I6H>oiejX>M~$LO!*+&Jt=mBX3`-k?dPgMKLF@;WFyEecIq*vJ%Xgwz{lU3a z1Urxo1$B~MQ1(+exWvW;>}&;o*~W(erB0vM?JLfk4pkyn4SMiwI~!2&^aR`-bQH0n zFDnHGg7Jgks3G>R(u+u@U&LD`;+EPBQqt$kwx8An6vN#~kiQ#QOXmtcZ1rObn!N3BlLQJ2#vSJJ73tiQ-Vf(_YiN1ifcSa~ zB!k|*%+(*|sa%dQ;M{C;Rt6V#lg&>E{RXfmDe-dqIgsagIUmF7F-okiKV)_f(^A!P z&`2I2xeUP)n@vV(&^=As-i%(nWz91-kJKNRcZF;!71zbAbTH5taPb{z(>KXojZw&M zz3>Q?L$bdo_RDA12cMzx?p`y+1up|!UCO*2qlXlIR4p-HTPr!@KzaH!{N(OS*mt@O zmB%#naLD$C3iK(-o)(A4RuExm*>FfcAK&fuihLuIX0;DhX4u11 z73oYc`UtpiPtZT;=3QShrNd9lCF*k(jf~iSTYoZVr9VcOn*|rYM$a-2xQ!3M^oP}h zEd-5-KSrt1e+sKc?W)xBrY)dY2!1uB?fwmw7Ien7n?l}zfWWvYB!4=q!hpuAs%H!q!pAE_cXS*xk=ZWL zSEQIso2qKPyzTK~@UE(i~QD;B4rwk$+Jzlfx+FWYu{A-D_2@ZTPC zs4CZq)0I?%;K$faunu-#3pi6o~3vT+oDz$?Coy6(S@h-(=Ir<{4DIpSYk5?j2iKbNlr&^%oa5FYx3e%TgV z1hj6R0P9V|-<}!=^ATWZ0##6#8XfwMB2IazgUOc$h#?G!@Irvhi$bEwAZ0S=%qZjT zs=CE%rHu?lUaS;>xA!If^9b~B;V5BhendbJQb5Y&6|$M8<&L zKDS5I)Qm)dikVI-f6IQXG1Ig)+=dyn$eIxJ&DWwqSAuEWpZ$IX>#=NcT>ZBN;Wx894Sg-rEo?ekzt@^(o~B|+`=!{d@m}jms&8ED zK=JOu4A0vrZ>OLF9$mr;C8lOvxZ%&wj?qjkOtnyEFVQwq`;}Pblk9;cs>=a|K^Sl`oZotF&OHF7Onv-Ql4%&^cKJ6`sGq2`I1&%23^7_|E@S zHM>4q%pPJ`tu&Ob+}f9ZOn;~150MDmG4sPsc566|{svB}GPf@O0Ty%bu6gq$u(4mZ z4KUv0|LTr`4fY=)D|Bjq__t92vQ`LYsD%NoM8K5^!kTI99Uuo?3lJvxkI_4&sn45@ z&43r|l5Q8dL(PNLRAEP-7BNtAXL*LJIs9c?CC;T0yuNMA^hHp~yW{c`XKdv8T8@2; zk<#qV3`6hu)i2xjInFjxQDt0<#z>cuYJ>pSkTXgk((E%D?c@Bp+JWp($R~rr-ObRm zoc*C{6YN}Iv$gKi&BO=3jpF1ZBbn~_!nokDu-}FzY-@(qbU_H-dZ@mLgQ}C_rvQI& zC-W{j_Xej_*xyTk|aCCoH)2hq@Qz1_f2Ho9J_~i(@HN@>b>tDEoIT1wBN8 zpJXlxgZ>@ljv;9z_pqDdFf81EQ|_f_$sE+5*Gm^UU^Fr&`B~Y%gXz=s?Cnq?ny-iR z`eo2;m|2_C1y?1zLO4RtC?`FXPBJgjqSNf#HVq7`eQ2}VZ|or#>m@lkFP}K(+qAcI z68Ew{>d0h2R)9)aDswJs*C$o!(7cVhqBwU8(x&RKTt)E3_dR(tZJ+=6l1e^0>q4b0 z;qM-(;O~II2>&;al>Pnx2838U4bHIqb65Aff;@I(07S@v`pJH-1_!L#3)?`Ss=r&_ zH&Htye&Jl^_($XROun5Ey4+YoW%Ns7Ys2yF8@ou%XS>zlGNl02G}AQp*TJUqliiUa zWiHs|k@XX<++W@4jDf3aIi}Qbx8r{*5=G5h#1qMCqq?O_1I5xoa~I#Osf?1Xq9sj1 z)3rI0VU4>Srf*;J=VGM}z2++ft(R5rI;DbzwoR(ZV_muqpe2&KfV3y|XN7DsJyx!C ziMhHP&?ORcwO$K|D?9_M8fE}24`u;5MaHz{mj2D8faZw%4aj8WfIP=CR{tDZGfJ15 z0NuINqJ;Ej;`tVM2GoJ2)wz}fx{WS|8R@Jq+qOB6zj^nTYg&_VjA&k)J?^)Qc|$_^ zahG4=CgOGz3WWd6SkDnR+UC(^L3BG$cKEUQ!s5ut*r!N1@-g;!yE4gV*Z50U(=&$C z(U0_!AHAC!LwzhLhUHDI6N=oBM)!TYBPnZR^g>g;-t-4$gQeCnNJ$T6Lj&`VLF7#H zB3oro_VqO1wxo%=^GRMR!ReY0nDF9j;KEn!9^47`@%eC0pUm7MDj%OA0|HF zg~KU4;VmTnFN(!S|6F;V`NY2X+X@{Z{t(E)ga0F-{8gErcK+M<`mWml>+0vie+x`B z+k@a%eY%+vIaSSpQw2c|BOx1_0(WI+yu|+m_*xT;?;05Zs!Y>pxG@{rm7PM?D`)h| z&^CU;rkc}(2yr~+QJA2|()k*8SDU|pBM^wD`(5QCN>`YQ&Z_4-J+y(xc0z(Q3F*~q z$pfSl2jfegIH-tSnj3x}eZ~m8DP5zoykc#(@x}_O&T34r4^(EHO+3UrdsZGD>oXNX z*mp`QUtdt;ij_q&QIw9iJG_u`vzQ)b_cI#w#If+o(y(mp-fA$F0>ub#J zr%?`IKXYLrzQtH@Zi6O)fCOy{D!M!ySnU@!eb@_Lntno)4E`pzao4i~pFvm54T%kd zSo^waOUpG2S8Ey)Osjvy^5F5G*%a={f7Z)*(W#=XT<__cI17meGcYltZktsw_m z;t_e1#8~3k$Y?4STqx`qG{lZ6f6u5yN-|`Pyz*>Q*N>Kq#lG;5DUOd)arYf<`Dwgg z*t|%EZky+HH*n zkvW0fG@0pQ&wVm9s__mCC>jr!|0jDcWs>mUy!TkZx`vXxqzpl)LnT|Y5{5ofopj#B z?D~tgYuT2|eMhStm{@`$CAR%s@pJf*$a1G-CtFU|74HK`;pkFpktl5gEX!b2EGpec z#D}cJd{Uo#yi~Fb2p!5T?S2hf;4T@R`5#8O|GOdX|M**VYAG233hjC)zidkmz-dzl zVMxHK(WGFDGP!8c#_^F}<29FKIv zFtT>se{rb>lP?xKFRdDRwEM|tkk)fCChzWp*{U!WtfE7YmY=GXMk)6R^_i!KR!)^l zr(G->Hb=>0spQED-97_|QJeQ?m|B&nGX%ZeM)+3W^>-S+>C?7HxoCBh)DhPE}{5Zd($zvShFG@_x0bc*egcv2*)zht(oun6`Kd5$LEdf(4OG_2#LW zyEDcQxEFvLhM%%gzn|b^yw@w7Hp@@mxbn~ayXjl8R&|@GZp)Cs>2Vhqqy}m#E=iPT zUFbwQY6atnX|c~$HKollDy^?uPnip4Tk3tLCnPlslx0{t3meR2ar-seRF0+_ezrRw z-4`Izu97ySjO0)1Tb8z+eVIx=<{_U{Y7IMRl})pPdD#&jjtX)_z?47x>TS|HoWX!@ zFTVXKc7_oiQ|MXVEvxqgTsaG5GSoGhC3T|R<+BN6#F!RIH!QV1^zf-=jN(X8`R;>* zu+K%7{MIuFh8dvGi$q8uIKLRd@hg8+$S@UKi2^4dV3xc&-b^ITET;>>&%g`MgEI&` z&55yjyE=pj_lSQuo2LYuNU+P$p2v${@u~;xAG)=wE*M^|VyOz6(lSO{z|-_$=KXp@ z-PU%m2_Oh0iC1zrAdi3$a8k|`WOJE(V1~8YrM^Jrs{ApRCkKHK_h}afQ>0J5dMp} zAYF5k2)0vyhsq&7zdsMA(#Tfos?^uEYy5T&SZw5<4s#pT`?BqU+B2|gltttP67Pqb z()u@43_yy0ADr-ITgkEac-bHj0PKb;bfG&jb{ox98d3tMJ?QUdkz>KXDBmGx#IcWD zgyUIM!HIG7Y^Jnna?5sJUyCwFk-**gsHl;bT!tO(G8CMOA(R2n7{e{GflJ`e<0A2( z3uT8wvtS-EarJmNRRGJftW5C@vw(`vrqqt*js@pUb##{cF?vG;>k_zP3Ki}{YsjA# zcv7QR)tStT6O4y*ZxXhE|F8?AZ9=#Dy&%9*Z>-)r5Hr z$ZfVugTMGniK(!HRy{)5r^OjZ@{i22oreH_WAk`{bqL2RrP zOWPpjmtL*AOo2g11)~_pG_Tk1ZlG=_n}w?X?Gq3j=JJ+z>**5L&;$Ru4~ss}Ug0IA z=z!CQUpuRFDWOx>CWJM)AtkfY;a#+3(X*pmW5tvRiPt`QhE0_;Up|nnj*k!-S?N`P$AA*}(#da(Dux z+!6MBYk)wrZ&7=7H3%y12B2+*2Q5LTRMSY< z?ltThWY=Xul8-8-CcP%dSA5j)#OkLJ`$oGTulfETV}S$nU>38~5cWiJkIi)wBG91g ze0HAn?_~39<)$hmJCSIoYq?%~I!I#V3IbBGxo;}uW!jXto zWGmi^kZ{EvYG&6ZaUuE%OI#E~-NS!Z2lL2Ka3WG12sBMtu^Hg2*!?< zr0xXg%cytHZQe8+LLTcHLf01}A?8}iE)@aAdxJ2igh^(n_%m}d@4uiLBl>~BgoByJ zaMo3=&c|hvz=bKOAQrjjJe+>C;wku6 zi~;U%RL*qH1I#C=kglZ;nj?^Z3_!a-dOg3~CHPow$1pfoYGDDClG~T(HxAX37?c=^ zd`*sA{Jy4av$Z^xw%tL=5g1W$2YUAB@_!c3!1=UwZ_(1IkTJ6*ChH9jPJAU1=(1}sKSNn51m;A-SbAsVBw1y`z7D`JmtqVp z7hVKn+{25og~Io+dz0~OvwKT~b%s;-9Pwtf!{{*h-QKF%pNSr*K}rKNC!3xO ztf3`vhIOw#hX2*o?cv~W>mr1>hOfA)j0vb4PGRr^PYtKW`3Xop$I++^$CJ_Ta5#2m zGK{!m0vn0uoT#lV8^;BVC{h7Tpct>=k!86hXZz~J2g<(UL2Tgp&RQ9%tn2O^;EEU= zqF>W~D&uI20%*ZJSP+}0c&jbU(5Fs8A=uOPMU$@9a-ns`p~s~gAyk*B?{>>SVc&ar8C2PknZ4ape}U@sJ^Ny#{sgqd+jV&;2BcD)Cr z9a`QpCgPX4NJf3pXhBsKCn7fFCW9c0snzcF$9OXT6drkNlVerYR9`==-gJy|u$F_q zQ#9OTm|r^Sil-Sab~G8Il6@N}hNB>LZ`y819;vxLt}$36X#9tt85hcdGBt0JYbq_Nj?v5rIPSA*?Ay^pFzSSNjzY&bS5{}+L>(Owh9!K>RdM+PdiB8$S|0eAX2&En^DOcPnRDh%aRmM5x={%52<#$6VO{y@p9B{^MrwDbV#kBWZ*AtczKV0yy z3auaF0Ogx-8<;t7B!?e3--!oqzsGNB_Ys&!zHB4t{<#BL4+K2KWP``_BB#G?Q_!T# zKEuH80;p2}W4jZ&!}6+Pru~3e4MGs7)x^Qat)7W~KZtxhXSdI|$am#Tws`To(O$H$ zkpSQ!xC0r6NJNN4NS_@C?>s+1um@&15xi0Bng%edRSjE;<(#bGT31&RY=A0H^{%#N zk@Y=jM|v<(%E8A-wziogSdr#XGrNUUUX*QeAJp6U2+wooaiM?kajxp83*I?99Hbvr_M9?!>o6>*Sj*v$E~ z&Wj|2B;&zd6eFtMeb&TJbD!|ObT0n`$DEx5g-?wlnnsmx?ke{3Eef9adkJ4iR_@bU zjo>o-ZY}G)5bHd9P)G+W46(*yPIjE{o-4bFg{wX)eFVmhqH^U&hr|0UyBxhCjOBL< zs4lprDI{&6lfl;I$cbDNcmFUuy{`|$Jm?fckYvszy^j_4u59g=Qu}RrX%W{tHQ3f< zX|J)+mLYeTu4|wUcV(&~#C*SOyE6RIAC`wWi4=HkCb(XS4=6UxopNM7sR>h0;j`@c{@v#JaqNjD5Cyz{&sEE+q8`vQi`4BAwbhse$< zrB08>%=*ZVeZ^*OHn~M_@duM*w@pj-xEWDJ15k#*J3Dy^CrM4gdbE0LTZO{o1=|== zjqZAooy?p99Qyp+*$x64GJMfR1;+fbg{N|ryXKr!!Grld4TG>Zgy4uKL+@wj6uqucjMr-!UOXUOi6412>srU$%(? zSCwJ2S3Ypj1>>%OXP2~JQlRsg15o!{aP81E{qd592F$`=$oCJwCi}@!SfCK83@d?V z_dN^n-#6^(#KfT|Eg>|jP&HyNaIQDX*r$#t8yvsHlXmIASNMqf&~d+p>u;*ID+lGv4uz7#7-%pYl>O;zug+Xl zJvRi886viVem}fJz}~mE4Yjo~od-bfRB zggKo|4#9wAPRLeh?zI|ifTW)_n16_@cH*=Ky8Kigmf>UNuR+@Fu4Icf=NB~(t`x%z zQc&%m0^V8D99tx|?7QsxujMNLP7@Ro>~ddDq8`X$sMrLH-;4vtGFP|<1mFh!Qt|Bp zyD(9NeV6XN&|W>-Q>f9&diq$v$70~}-_1c(%fF5KZ9k+l;J%u8JgZm#SNcaI*~{6N zs7xt1nAFqGR}N35$T)zSORfbwBa>s}96vR@dfE?3Lknoa(aaMf2SapI7YtER`{ty% zg9_25fy5uen!O-Lbh1C@msh%nvBBQ96MT}-spHv;qjUC1YzkLF=%tsCp*6l_=r z7^sErGQOTc{27jB?4iu|2oOl4w_qKrEJO9r7?xUQXX-Id^&Kc6;> z>&7Q)DtfzvsWpu8xVDCQndcZ*W_}bLLs!uh2O_{YQcZ-w!9f+M1>nVQTwp|`db1GQ z=OeVK)F&-Dt>l|!K86{wpvF>fn*A2wquq6;`4yiO&@rlmmoPLxs8hFn6lH0t_`!2$`3 zJuy**Ci{od_u^jEmxMVkiCx5*fjXS~{jvd9Rrf@bZA8V8Z9KtN4{gbWtalUI8S>g) z7YtbZDZRd32Z%Ec*{DFciAM3>`z89XU*`Ju8vQSq(%jtqKiBuT%pX#k{D#w@Uh;do z>MtI*X-zM6mR|$pO-dBMY|CY=K_Q6QM=S*Q*JT7RYo_9BXYs#*Dq8q41lW21H}F0w zuqUs3XsHka?Lz5fNOQ%Z{gvq)o%Y5X=>qTq_%6{mbX0@3PPz0)OGZI#x^!Blm=}`X z9atd)wg(>1z>nkw=xHXTOWb+Eaf}u63Xy{zNzq$ffsf_OLppG$*Ltoz?TCMI?Q=Np z>3&b7VY~PK63Utz)OeQ z=~w3R*4fxosIVNv+s(0$t=_V+w=^2*I&0Wh;2T)hl3p_BGQrEn$LwaH!&CxEM5?g@^r zkwoQ)I@g=r!Su5P^@+z;sXMVZ2Gs*;dTu|})ZJg(tY5tltbX(WU&E^)NW5Msxs(HG zx0H7V?GIh11@3o77C~AjTsE75rtnn$cX-a&90%#ru{zy#oO9;Na3O8|u5;@m6`Z}g?R|7>VN)r~Lkahdrcx`}mQKTUp$sov70 zZNv~co=i=eZ|`w%KBV^)bf52pOpCg&p&fZ0k{Ge)St?_AB$bJeXU~Raa@A)G@KJ1s z2~+%fIZ>J>SWBpIJJFJiKUaFcq1Co^Qr_~V%JmqpxKe}GnqH+-jwpjZbNztGQcJU< zTqf~omuTdqgF8p0l>-$Y?dVK)bieF@RaI~|=r?+|I|G)7jF10x<1jJ`t zm1BD6N`*g_afIzhh*>)k+PU=GsP60`I?g4#3X4BShq;C#Z3rq9CFx&Vc(jJ?n`BNffeXAsIgHDu>O0cS75FOL!lde+Zaws?5Fj!$! z?eM4_bZ2tMVCQHXLmRZUx+E_7t`oG1v#U{~?zEAK>Mmt+YLwf~wYhs|U6K^|SzBz% zDy_2qor0LbcpIGiP2xCu1_$x=6voV{f?!S$*3?Z%n1k57`4U^)H5z%wvLw@vH^V$W|P)?=EP zh*+NJ$Xd?QQ>RvU%zCel&7cOQqNUr@*U#I3rjKVyZW8A##z+nXP}F|AkT0DsJ$&q5 z041(8_D*!(dlFJGA@yFS%DJFHOkH2Dt=HU??NguE@m=t)>5v=3=hI3@Up`IJ2#m`( zXj@WXj&-?o^Y=lLiESRHTUgf1{BG&qpb_bSa+T_EzVAMDQx!`DldT_BomdT=bmzF2 z03^1KxsimW$iz8AYhS925%ltPoQ0O)4zxCyB+w*1HOX(G`D}#SZrCHk0vi<64kVsuI|Lw{OT8*AMUtbaSHgkS>$=}l^^TQk#wYWv7 ze965;UL%xmLcAs?s=;5!h1az~0=tWui$*oPC-0&5@2A06-`+<&o#xS7!@zZ--<;`3 z-yY|$bz;ortz0}f=(-2bC}o4$pwi{Pc+GdRZB=seG7Zh4dCOxy z0BcJbboBtEj$H!+GmOmVI`Y<}rnVVaAYlVr2LX#yfV*Z~kVbbKVmDljgRmqr?K}OW zdEy+?1n$jn&A8QGRVMOIP@ca75H?vJr%uKRPbxjep-OzDGozNOmjoT>Hbx0e>i+nU zqA{H7C{NzU@V7-HB?`c`jB$QAf)f zc>Ftz#WEP|`!Ny;p3(g)a81Yzu=kC`sLoz`VO;5|=D$V_F3zB3DuyKO|95zXNeQ z`#ihxa>mB(!Bkh^4SUl#mFalvvh?TV2m#Yab)6C|n*uw|B7f2=8k>m8cm)v5K}J+y zVAB9p9aFiW&Vgn#iR7Id1x*&V(s|N8`LcAs7D=4!77=%hd8XwToZ?XM31dgVl+6n} zPKeDm1SNv~}+BTkAzz)kiwA-w&8F52$^6dVlD( zYy^H6A-}~1kVC&jc+>TD_IomuCr$hbzZ_Ffl;o;z-NWtK%9Cqmi!%H=)+y^<^dR(J zUjGd@IOoWp6?yBZp|vwy?Md`c0HIy}x54Ql-Dj5eZsFQNen-KTudh}&H#fr;{mtr{ z`f4?`Y4mg-09Tf*JDtQdYj=v1BZjv5Q->vx{-UVc2& zF3=B+TPNB-pW?|*IlS}2dzlB%Z_4V)v>VoxZK~*&*_FQ7bKRO`c(3}PLd(5xZ~pf{ z*7DmZXpgZU8)nU3PuG0j9~-(hnut@w`7z>gJ2$n^Tnl>e(q6T7y}^ZSw<`7$gP5S3 z*ew$RbCs&dmzfT8fK5RDbSbiHTqnSm{3iP&@lRt3+!KCG0za1zI2l;vGT|HQQA=VU z|CK#n>|cuYcNuDeRm^R~M1zLxbJ8C(!;2RhO^QqY9P@GVE8_HH4hmUNUXWm1V>V4T3!oPv#?R@d{F$I!;DUgHI zco7g>5Ysjz2{s3w)Wa#FagR6yBx6XHhrvd^NR7|EZXKnzbi={ie00kBMC@79st+yN z3ik`K7H6Izqr{=&(*6nf9lC{#paJ!@9mNXII8}`GSjG0LZLeS}(p*WxdH*EM@O8;u zS@}QvnblAQ)eAUs>GSw+FUbnDo%#mNC@BRUL*6oCTl?R9qU9e>Wb(Czo7xP)h*5aR zOjSJ)QiQW%UnPUymeC4qlg7j{fW$bFnT*qZ(4%%CW5Q*4bs-K$6tdhOad2>J2T!VS zJ>b8l?!lf+4Cy(MTTt;GCEQQ^fyw(ex%s~f1egEKO!CZk&JPckdHJT5Y*L1*lY z?TE=?5})@f0j|0h;lIwARdBBW;RP=^YR`2Aah=p%@XM55nB%5}YN4!Qu z7-qVD5p>g-iMCPRFC*0lZaVu(gGzf=MINJ{&w`=O&xmR{_=>cU)hMPM9wr!75L2#b z##CaJjoSJeG+3{5$hX>TNG9b;kIGu!bT6Q^hU85m{_M*bV6@2fUc;`n-JjTZ>CMQl zB<+D0RYqdZr>^&0pAYsl)e3QSsY?J7C6apB!W7e^rJ0Xw^B^DK3L)8}J=eOGQ)CXT zQU7%WUm1;x*oReRM&uycDM=IjTy-Wv4EVT#7M{ztZzujdXEJW!Yu>^E-F7htzw>jM*lk`vHdoE`$`$m zbR+r@Unhuvrm}|sQ2&vpi~sR8*uP~B9D(-iOUVrNLyJcH9B>Yp7GyMCTeO-#y}lsrffcS%7~$&H#r$nRq@rtfl)t&MfyvV{FPtr1kU>P67*UV_fs7)(2dh=%Q-~R3A*Ph3!TX!)B zhN98xsC^6Bkxxv(rpyg6=|kA~8rSHJ`0xA6@$Sb$v7(lvx<3zL7!9_b9epB-*YO7m zCO{HQf}QF)-_*yQs^9$*cS})*vskt=7e9L{bVo(atcv1@+w}~MtEEUi)<(X zzUf;uB#PL@^-o+6hooB@@7VLUcu%tx?}^}z?1eL0QD*hE>*|u^p13l&`fs!DV?=i1 zlEMoPN(I`=qjYjqkT-(6o2Ugc zN?PY)vWT*M%bPBhKsIKE%;`P?vQI%A&{{jQ%4*+i2{@1u`NdNT?M=w|`N0=>vo3@> zWaJDzyxDXGr|MzZ3vPf#|fF8w%Ce*l~9I4d;In!@(^kX}Yq-#KU%Z=2nP2~zb0WC+Sx{Bp`3J>qT$iAJ0`4_>KC+J=I9MW}u=`VXf z3hcZ;%|U{<9p-UjnSz|c7w=kL>`jZ}re5pl?! zb(O1oKH3CldZ^E~#b~i)-rjOQlQ*?P2IVz# ztsbWIT=C2%H(B}yyhYwQPYGx*U?EsJ37YPxdU#zATtGXjj}pZSj9h)Ty_@}p##MCaQVSGwUVAkET7OBg zLw;<5R@AhXv%(#XkO@|F`HrUBph~IXbXC(HP=d>vZIfqn(!GUN2eCSmr`rOK%lC$@D$K~sG%V>_IAK3`)|3y*7+?7~`~LGPP4~wE z+3&hW4H!@>3o~dc1B-K!`pv1Sp!g=87g zTNJiu8s-%Y1=P<^Cg=NSt~`$~WHN^Vn733e$8^EMbPWd3t(^maRqH8+q?AIbzmV$tjHru`KZcb4}U zR@8P>cklw(6VGfi&cU~`HuGrLA}O9A%5%8w=`#GdWa3!}hp9KzSOG;(z1mvSUmZ@4 zvOdVq1vfiC(5`ziM{$(!$j<%8-m)MAb4{migaY22)*WhYC|LidEL04!(r=m3x74!K z=TZ@*Gh1+3B;kiNzvH-P-0 z+f1(Z^p@_c>!~y*ZBln= zj@0PU>@1#912n|>&Ns?U&e~%B2(Pv4t4H3t9mp@_2`4{}BDmDgY6c&N5g*4cr61a4 zK2JV=>5I%OKqmKZu3-Y@T}a;e=K~4mp9cPaSZegG-5-(3QeSzk6KjLj+LyogG0j(>tU4>5c-?P*HJj_q4YwAkzj*N_CS8W*(+n$Zrgku(@1tSZrndlOOp> z8RmB<+Atq`^>N+L651KjUq2DSMUXknB{cWVr7&L(leOH$6q%|A>4S?r+{#nJy*t<0 zFvy;&fHP`UkptsA13bO%8uB-8!+3{Iv&hk3ba=wDsR-%1hfTn1vS^ZoW}{+=syhSX)qqcmkI&z_ zE2nj0Pj9oyAs4glYMWop_&MD`JpSil6DWFqo?XfR!ruWJ`cII@<$sZKDQ!di*Z0-^ zORs`$hF8tSE@%b`yFqI?^P{bFWI{cP0gGKphU)uS?J?D*6VWQJyaOCiTvX6kHgdSf zi7pQFFM--ed!iAX6X^yNnR^xaNsSLBIJIKE$unWBjo^^P_ay5$9AX zAqUHkKj`uCS$Oe_iF)L$av4;02wJ`k5f5-`8;W_Nz0ry<1s#Se8@tWSy*SDH>$?}l z&aI9vT*4dOquzt+WQjVVwzR~ztrhN*y9S?E7*Vb8%P zfI7oc{t{tUOqdbj6jzsziMsqoWEEBGACc40o7z8!Ee|4V^C0-+hjka&=2aGon(Wvz-hIX;ZXA40)g&duqyUe$={|HY9H#=Ii>9*1H%u zo@Nl(fO4WX^pMAQdtf|Xc-U&Sb4kQ2jopHdT+<%2zyd+%CjYGJf{^fCu` zH#c`nB^i#j($1Dkw~AUp&)XPlUxq3y!)uZiXw_hHX6eBlm4draib;W^h>843Z#gSk zb>WWQOsz@!i`vqT$GF1y`?k{A-uF_NX=m}Ckr_@;xYz16*F3u3B1|%VqL-QWX#CpI z;nWi6@`TcKTj7*E^fwm6Ucu?iz6aSU4+wDt&UHf5eTV?AF-3umEN_d76mXn#g1wlx zdk8-b5Skp`3w^H(T_*g3on^iSvx13e{u)rzFw2@Py48@R&rel25>;SBeR4y6)vas1 z-0`voqN{A?!Ib@r?(|Ik>~rYKch7xN1)WcW-^KUtbb*n_f?b$Juc{HHnLkl$JPQaV zKka<6h#+5}&#wZ#$M98!O@*l3qjf$~=!_3d^ZkKkBYRo!c<_RuG?>~T;JREyN$`H+ z`o`8|m-pQ@XAbKt>y3t`Xr07ozkX0x_twn1h+ontr~AX|5B-~6+@9er&CH~xtg3JQ zdNW5bVsEWA4 zM;O@Rwi?Kin}3K4OH|9G)09I>$q6bjKssxRxWq<^;LWeFwfi!C$_HLp-g!9@!E7E* zMepavJ&au4%{-c`&)or6?q^5v%%Q}{JiH+n^)nSdWgEyz9<$10!#AUJO1foR;>x0>JR_`iQkOT1aV349(dh)H=EdOovjxR3f?K+hReapLvIg6CUvHA zc#qwjqAosoEvR&RFI4N$9xNp&pWST_FP$+~P*Hv^Fu_H^vGl`&=PSJ%Nwd2fPFml4 z9(DCqyX{(jrS(+x7JhQ(nbja^HfESv9md~G0u2LyR{`xT6Mp%tkxOY{F2j*y`(ci- zmB1I1ULXx!!@gU*20%Uu6n0*#a*>NLFuZZ|4H$4}CbGuCOtEk~p-zGmmROC7&lLmX z8k9X_dMsihO(a^~?k1FNN9ofKoIQg~aMPtTV`$=UHh1|il*1SV6@d<})dC7)MPb?E z$;G%eHXI5@nim?qd5%Rn+_+R1hqunhwbG;E+^~3EWHsKLog-<(Rf#Ez%AM+-9Ws32 zg)N>8BORw*=v(QZbv8PLT8eB7j4U#G7q-b_HzjaBw=y5P(nOW$!3T}a#SW=8lM+15 zAr{9_%op^mWq`gC6W9fcAx)9Dh6P_UovYZhNdArxRGYYpoXE6W-8XgC14lS`x0|Xu zfVbqv(S1$V{X#JfUK#W)fQ3T4saqqRA{31*Jvxc-B++%N`aGXy)#xl_QN z?04nH#eZjlZXzezu@#lwTV++Yb7vx63F^GeZwT}saMI&qy>8+#RvB{_E)>Ty`hcWt z`OLh%Q$jvU%(+5UOvx<#%;1w)g;TV-9VSeV!>Iw)!P2LD^4A~Ace@>3XOJsm{`idG zo5mC2zI~A7kkb=A(Np0+KRW)d7ytTpU~sKMTF~{eysPhp?w#PaF-6*77@f8%(QMu4 z^BV_Joc*u88VH~+TjDa8mS=%A?k@x-)gOd`5v(Ze5RCBiX%kmJ)Pfm5bD4mG(Gr~R z0595jALz&f{2uRxt`RT47dkZGz9J5Is$2vrgoQ(qK{#^jOHQ~UWr;Y_`xs>-9+2$;g6JDoRivOlq=l9+foGeqtG-C|K2WsG2pl%xdO;Jj};t) zeQxEwHKQa6T}%@gr&YpR^i&h1rc|W51j@XloD+FrEVwZE;q~dH1iS|ub75sXezuS^ ze!dzjflJrIhA_Xy-Es}Bx=rw!oF8y^32;l#5meq9nlhq&=0B~!@PjkuQ|RoX$Q@-( zS9^~dM4Zhyklm96?4^s*J$~nI^^4JQt6ev|4{tslWEFfa@FnZH;`7~Fo!+HAqr7tp zcQ83VE);EDDKpc?{^ASmXO7ZUTPO&faKY|exHL-ST3=~wIa)ZW041^UOlch1&gLrB zzK16==AzFWjAsQxF>DY+V5BF26@?{GiF#9?9sQ^{lP8(jicP81eL6VZtTY;-4c!6teG812V_ zsr9^D#LqkFGLQJ|f8W__?n-_Ixa z?HF6-(yAp-tCuR_r}u-2Vf}Ogu8`fFd4aNveDLH?Nlc60Ma9HLlDLIbE~pQeP!9vy zO>){fgi^OJ7dA7@A+gP4KIruNVp+3_?A8=BOn6~n77?^hObX<aVrCuz14_=agNJU9IcV%|VR_l$lG4+6 z?90e!^TVD@AC}Fj09W4B^ zWLn~zl&mh za|-TTU%h%RwZg@HD#BxYPbMVM_gR1Gq<@lkrJu$ zfKWbw@Hy~gD+vraa2M9{<&_fP5jOekK zHth_A4p+A^>MVV!8#?=F$S8qglVMbkJ#XfqRX^B;yu0vjM!U>F+Xnbim(HM2xDMoc zdz$oZ2=kjMDw4xY^6Z;i^5^GLrKTKknoWW&P$uXNYQ=0Ax-c@Xi(%3j`1U(U$G!18Gm<=*8OFRm~7z0mLR?a9t^{$mB#_TBN`$SF2~oV1b+ zb4;89y-wfPvM861iy_+=h;B1(l1SfhINj#$(v_>lCdfNK?b`ENG1i|GttQfV?M9*W zg{D{Gpc#|QdMztYY`gdT`*!2(9ck`vt|QxXol=`#zpzLvO=?ExXLYo6(S5F}UTEsh zBf64`acA8@&`7kZ>g)fpZ^1YeR&DF=#Wsb_ zp~o#OQU9U)gq9iVmY>R&x}F6)v;2Y^vRCX0_P?Y!|yZM!ML#uu*?L~8)`I$_P8`F(n(lWI{&>jx7 ze?TTehrRv;IyL%ipFUwT4&7uzOr=C|9_|OjmLjb*B?MsBgDmJ>OsI7)h_(C22tVUh zN5NT+$gLSA&enD!efgUwX?`B|fn?ZZhC&!45|%(U?9!o#_?P84T1;y%z><-$8ePdr zKmtTD;>0j1e6unT`2o%2TR`;$bq4*x4}}Zv#1T)hQOQKkx-`(9T83O*goBV(<0trh0Ckv0#kyi(hD%88Op$TxaY zPZ`o3o>iHJ>?SP%s)0yWxYzWn!E;_$eBO$^QKl(87uAaTar+lCQp9B)WPNR_3w#)W#cQg6iN2BX$Zw` zr-Ps>gUHUYXv)ISY00^wJvuzq(K%^o`EV5%mQ1nbV2*P5)dD4sVJcg9b3y8x>`|1I ztxjzSamE}GDH14Vd$@|$r|<4zwfuSf@ugVs%-F7Lcqf>T^tHoTAZV~Z^H?w9(g$mC z$-*!6$zZR`guwStMl-J-o#-ODi^q;0;eR5rGN9UqS~S={OR z#`fBATz`CXJF>-*&Ms!1Rp>okQ!>guQq10B?{vC%viNZ31)R;)DodqcRm&eVZWS{2 zhJv!P=}`_Uxqw5Y!xKoG^5UGnPY__Ki@@|CrlLrAg_EbcBsz3wBwo`wjeX3$15|ap*qWEw{4t9nf zSa>(5-`ckjrN>x`I6=`*wQ%aZ;#xx^TK9$K?9w)He~S7&K8w}Hy7&kkdSqVXZtOM- znDC|79aq))?mBeT@R60WbpQK4I9IDfh4CrA8naCSA-zC3o`>2L?1@IL(L#PV8f=`> z6kZXWL`;f?AM-m_S!yz-_4Y#BX(BSuQLBkA-FkgiqbJzq=}7rWbEP{w86CwJTb!Pf z{)YxMOP^T3^=szmC;P8}=KrLm{t9URzYJ*hvN7wtdPA_#VffI9ESCyq-8QaSa_6Gy zq(st5j#|o1FyfRgkg`tC$C*Cui05fzstHYZxun5RSS*H<<&VY;u7nMe3qH(Ef!hDD zG3j1(aS3E=1M;pxk%#%W%&d#2nIh5BxUGbZIOZrZg#sUC#+Z=l?}gSu-7Z{3-DIqp z@F-@z?X3V=Sq036S)G?W+c9lNr*6D~G{{-w9q*v9XIW%VZYF~`WZF1nnG0fojf$-C zB>58fv2ZJR*8ss9&FVGNB0jBmVseNe z*})a3Ek(A^wBJMZex975o{AHXgG*$x)!BL~Ct+r8;W9YThr@wHC5hV%>@)QmeR}*K z98+iKDJ%xEiyaHp_DLa6J~JljKi_>y_i^QQF0NZW#gV3S0$988|-KH7KJ|>u}-8Tcv1IWy=%y%b3Hz7v_?0e}Z%2V2uDX;Axt8L$cAWSzBq+4shKp)W z)?JJ9_PjRGC{2wooidV~MkvLpn^_c8eV*BoZsP6bqFNrBYtpgoxxqFT7EFNzbJ3$| z*+u>cB`BZWt~_lbyhLlkd^71xl03=ND;7L=3r+3ksXv@we?oH<~CK`7c3Xi5iD zx%^gZo*Hv;!+W8}?}Y?oWYb$en@b8L=T<<>{_A_8_d>y)V3K^9zmM=1ln?JuKcBb> z+YbzHRgi~#hkP&eB81Qs1@hS>9_hW%8l(i!Svkffo6;OIPTWs-cDPYuk|l<&}0 z=qPF#aP_AGln6#vZJR6#rls#I)k8AHm02l}H2f`#dd^bv{fvukkk%kC{F@aU1w51c zsLAx9v;HHx-3ZyEa5!E)4Yhe{Y=6&esHr@42ZYdeWc4@?t+)<=*?Ua4${b54v1qU6 zbcB7?SfCi1?p!ybTGdrnVTN9XEyaLh6p4cc!6GV^wz72^=mZYpt-A5Dw_X4_l)|Q2 z0=*0W6F;|1e_B~}l#rHJAJdveZe_-0VVW9Fp_7;LI_0a|#qcN!Cq7~Ee(JBC?fL#_ zj@|7*&Mzx61+(vkN(Zg^vUqi11o&W3yTmT~zKTYY*|Z7U>tMX>MK<7aZJqeYs`5WF zsD41-K0v63^Fa|hh5#MIgW_bTto0InRu~k{HsB}) z#GKC2Xap?@bx!>#w8}bo2A7Fe*j^Y|Jn)Qb z-N+3fiQlU2?|R;1j$#Y0EfY3`*zMbZaqkKxDY^tu6>6wl<=k|iVCF{$hPMoj`EV8g zw~k{ANd(M&{-=;5@w~v~6DddCq4d2;mE6adsLa zuWWuzfQ+_-k<7})kBp*1n2lm+PEgDX4RhFhJyvKVce&}>uUwr9eLMSp$I5IrF^1iX zP__&r7v!Wwked0s-Uv2NWL?}$t-C#qFudD~HwcVko0@Ap8EYm0TI`kD1@=pOh%AVV}y1qgP?%d0TY61EwI5Ux_xCALKvD-EHVo(;YC6I1w75ZS2$XL zvPAYlPCsL{eLaroo-kskv|^Y}_-@FGCQ8f;u>RL}0?+$%>=AzCBP06A;o`|(+MR#H zC?dgdRsy;c7ik}4+Pvc1G#vx#!Mh%_J&yWic)6Be(4wg-`eA!<)rSz6Oo(9 zw>V2ThQg8;+GG2LTbUcZuQ2NGcN&;_*tcMl5U}JUP^fe*HRBxME0M{@f}5_qi@VaZmrVAkOXIag(h`{MMiSIrrrs=bviu2cXy}+4$<$-4x6n zyv}_D0&-N!-PYTZSUfa!P7m+E!MhdGi^^*jsy;B;((afun>-{BT|oCO@l+~O_g-4>6tkJ<&Q!&sCWnWz)9Z^H1dRlk+h5T+w;C7mrt6srL3-a;e?j`+q)xtOi20{DslOoo zAChnWff6xU-hMA$?s2m|BAGi!sdBClejzZX|`%eHsNC zP8t>>79uUX$cZ<;f2CwDf9yU=EH2fp%O+>fv0YL-)T^iZ3hd{dL{Du$d(r3W3H^L^ ztKG#W4{T!%wqLo?Yt~g@EvNQuoBfT~UHHFWEtg#;{1*Lw0$p-CG5Qf|w?2v*G(lqV z+oT=;_)tBd>#LSia1lx%8wHz2ti4C$yoqP!C^kC}y}8bQH|$33e#0~3+O|YI)q_q= zH=XMyBzEj=CB*b8t`o_7f@#+8eR zi7X3HQM(s!-}`Gl*E)H>Sm7{a+N$zx5=agtd!)5m+yhwzmocv7v|`OMQR^GIRhjfrtr&Db5U z7OE6>pDj&^$%zPF$u!GLX@uVOD!rzvTs(8oLsVtE@wMj-2lvHX_Rz^xg3-Li&>-uWoViURA zoBX@+T6~gVm)~Vqi(9x%%gxGYAfEB6M?tWMVzlmRmQ_uKH?DB$c8}SX5<7ksr)8;? zUie65GZcGrC_cfrn-UgSI1L8RqF}i>)GDxF^DV;GHlU|a4Vbv*&Cwk6^AH`CePz; z8L5R(@Qn82oTSU70wKPdyawuLJ zr+6dcNx8|+mP7O?x3V$ObCL|kPxpsHHJ`)64i z*p@rys`ecMIo{r+Wvk@9+~^B2jtxE44<`+RO9u(Z3esaUic7e)ptnAlt&DkONZkl| zttf-y~2msf#PGUcaCmypVmsAjd?o{{&Wb%?+Gwe8GWZ_s{NZ z=`FZyA8&ASonQLNH+z04vX)K8p*G*ODNuL^`lp|&nkk!6GuG(DseNNcHYiQXOKPhx z^)kM7_DaFEL-`xLRZaI%EURGNob#%h{D+d%+Fj> z3*dyt*-W=M9N^Hcl2>I}h4Fw!grCqP$<$ z)4LOrZV;Lw(5s_$m`Zv#?w6w?)5Lo-Rw8B2vWIGJF>NZYme!fQ`)0S zX=E6C^7y8vv4RWv?ueFOOO0Cl=zaOuf7J=M+o)uDqnm#J^}AEHHyob_veY&rT2q1_ zglb%SN?r$gdyl=P%*!i;8t3Y@#aZX* zJ3EE9sakeU3B)MCGRq$CUn_;q!o`ePH!?R&ErYQZG&l^o^8MAIWW%TJ=L)CswDSX& zFab4jOZ~GEr}9gNJ%^+2Jb69xhWR|!Y}!5HlEDu!a+MayS zCHo1|9MfKd>eAO8y21*(pj*Z}%b_)&oi?#%FgMinzDXTL0i^+MYXWb}4xk!z#c0Ww z0lKBbj&NjZJ*V8AIw`i%{X-|}j_K$Jf^Jj({xRZ;Dh?E#C1${w$~9j9Nbq~1pySL1 z!!{&`CIY?|Rp>_sX~no?J_$MT5dR^=NE#&xJVC8MOm-DP=sfo!{U48PMDi&4Uw9sT z*wu(HcCVeM3u@?Zy9alC&8L-qEmemwgLzp7Dh0k4?{m|C#VU67FkXjaxd_B}Wub~F z-yflDmSKHECuIXr2l6!L!Y^)p8Z5^z_1S?Lp_5f$@R38~ zRWI3S0w=|~1&WsKD>}>%wTy8{?Y&UuRl>jh#IMI)UC7hN%m9aMISguaN`Tu8Z0pdv5y7K%I*QhBdG%_D2$;Moy1hbLrZM1lp+t2vd zxx(}j%)5^IdE)DXd4bBUa>p)s$j{p>~U%i5V zesqvM_JE!9mJulDaaEqZ7kWp07RBP%Tp@G}Yk@11r~6(=+x+s^e3}U@AyZ)19U_Jp zW3?pS2^4I(0z^q?3>1|;U05|Sk0Qtn+6I4uw88yc56ph&9-aZGX}(#Y+PPKs$^k@G zfy-X;OXO!;{oFFoVs_#8Lya7Ci`zQVZ9hznTGQNj7*}YVMMxU&3n3;_B?C)eDn23s z^6@dE1hmh=m(AafooP=%sBqpCk7}Q6=&3Eu$7S%z)z3~bj{5cU+rPAh#6`(82)ySpIKsz{;P@>HR-mA}ga<1*`=PchPPjmL7jFIUJq)O}g0ao7BgOUP3+Lj4 z;tMxsl$=s6hWxRE7J!N!Sx>D3T3_#lq}$6T;gb06{pfn5^9Z2J*Q%n*xp=F+dF3E; zkhBSJ&U)$i$ZasPI0$XU)n3K;XT40g-$`!&R}1u)r~LChdGI~Ou& zK!)?SaAFrnazf4HZtBC8@a`Pz7`!dkt9a;uc;0Q#5h%=~SF1cUXZ!0mx6bkVb|@e+ zKI`1|d}So_ONLxY*~=v_`Eczoh2;g(6sTe&lXW!Ta0!Ga&gRL~$kdZ5MZW3b?odUT zgxi#xRn_eP=i01_#PUh>IX7xz>7Z-Cklkzs&_fHAt)x@7H9x>?Iv$>jJP*}LoNud2 zsZvg%ceBc#*VsS@w;RT(N?1vidKGt;npAu3u*z}!d!f-b`RBV%*S+NYmpA>0^ zb%j16M?~4;c)F}t-641%uJvei150d86IG61f>4GGJw%#m8)_QKmR!RAzM2MW(3vNW z*orf4QJ9N0uydPhH5?i#7G|KtAm76rwL}ARcXZDQN;lrF_~rDuk*!I#FLe*|WfM!d zI^K=UsXnL1ku7GPn&xq)`mNsgv1U!J@bmeXPQMX9L$-irdEb@0aVnUx2ceoczkz+` z$+em7UdcrhzSqd)*F@P-pH3jNUbhsdX84Pf22Rad%qq?6LdgU=*GSn}L$Ww7-!n&P z`xl3B5^ViCx)>hM@XcJwG2upx zyq`k!rM&1Kk_bg2$``0<2{cKrU5M?FT?IJ=`z_vqNehvlkMR-G4dTyqtsQx5t}wABV{M`2q*A+Im_{(sBZ#&-W1e$ zC^G71qwWNr+d5`N`#pdOk@Hmn!B>2kJ^AZlix>S*fz0PlyfioCeBq>m?Cb%~!$#S@ zXrT1Tez2IM%En$Cnp(Ev0Kd8cH^zwGbk!B29mrnQW5ePprX@HLcim9!l8KRRw7^+C z_exm>gZDybzp#aWdh9g#^)&JRjA(WK3%>1>*m82{>&H!B`-y+~%6}b){lUIcuN5PM z5a<1^8;@jRHwwC$VrFV&51t*gr^p46matK=6`_PpgeG%tU?W1c9t!pMFT~Z^HZ*_? z9@*#i3;fRem2r{e+98MA=Ep5loDz*PX_ zR_4WhkMLpWS|+)BXsP7Omg;!>Ut3!wlva*C>Xn97t8_simJ)I12JB0d*Mf zhwiC}`Cn)?^|kRGZD(%u?;)G%fbMSjitRb-=v=sVT8RhQ*lcv#CilR&<*@&3jw@5$Uf-~t)Z6&BwV7X~W$G`zkPHOb_3dV+5KJi-`Ruyt-$ z@4e9TG|C4`-`48}C~^NIeT2S9GArQg@`}fy-G~s*!(?oeSGC{?l{_<;g5%@aD+q0opf7bh89i>aRL2niA z{6UB-9|&=wk-Pv%6?bt6h0bEy5 z8R!w2t~@ZRMOK8S526xjYq8oPs15!K&96(n+2+VGwV&sB%43T6tEXS;u*~$p#CG2h zoB>mKdEl&eEHMVZi|jd-b*}P``-s2nNDhEo(xb2ySplH`XX^;Mk-Uj%K!n5#zw!^( z`bNY~+*!sYJm8ionu>_4TGbSEUHOEx9>1~QArvFUQ@h6{$LY(*rfeRb&Z6c7ud8A` zzC~o1xC(9sxAG+@XfW}=1d?M z|B<=?Sd-m>oE=f{4e-(2lF{g|yH%K*|E>r46W0~{$qgM&Y9@=jVsP#@@y!@<3U;h~ z7h*e4no`qgw(WMHY*slj0n9I@=8X&HCN2VZa?_pOIeMk@nIN?`?Q6GDNKhj!1UDc28 z`7!rm9iO|E9BiDy^h-zk zKK-`HXIodhk(G7^ zOwqvp`a3yg{u#?zmdk}-x-I8FNThyMq?$n}x&fLG_G6_1NHfm{cM&{mmHt;)@mE;! zZv|_gK()WZimwm=f3l{3BvAV+toY9q-`5P+K1FJOR#;IH#$ZY>q7r0Qgk!1Vwp>_~ zr`|(AZBBD|*vliVB6+7cnQ_~oa27LBMT!e=(OyT8z%f}co~nswDVuiD1eFFfIIh=- zq?)*zp~@zfR!&vrO;x!}%NX~MQg=0VlqWTxCT(Wj9SCsRC6{7}Pu9=h7rSw1s77D8 z+Z`GG$-@P9dwPoZSZ%s+=IT{P9}A-=0neo-UtbTkN#7>tSSWf*;p~mqJzndr42~A4 zA1G?sW%s!Ha!`)&KLueR-HLvulF0f5nxP+d{%x(4!#_T!tMCqxFP0r-(TIji;5P`T zR1;?ivzQHbK$4-E9i%7NtZlKc3y2}d(15JTwTML zO{gU0)=X%OkR1M;ep+F1!mAJDn+Td~Q8_RspM;%WJ zljz@~`;};Jg~rarQ2`cpX()$AOMt%i-RO@w#67s(r@BU7ohCjR*W$jZx9n zT%dSG)OuM|FPHeFP+#H5y8y=mmGBW*_TX^t>A)$t9M1h8$o(jP~f^H*eJ^p)6d}b;1{JZ)(PXEmGsw-Z{B=z;BVt<5s zkC}lNJelT)5^pT@cZB-cGIz{WK?{;g55&5Q9$5ccDKNDy_{=Xw zW5H0?HL5)0C$((5U#Ar>G#+|1#(j{p-UpZBX)08F!Z<+sY*CkBuq~jB_DymDn!)f@ zvb8S=vrx-VxLtWKf8P!N6Z+Gw8>uxj0ev|UQm5x}*AC}nNU+1fjSr$6C1pKp)U9Wj zUt!h%FEwW7`#-F`{A;k{bS$xAk%%&_$YG|Zrp>@9uqAIWeQ~C94LhinUQ4?Vb<3Hn$?4?@%4+dS1y z{9dkzH75eE$wj2I8o~~CQP#496j2@8)Ghz&<{BpNK<(%Qa_2E^$d`fUtKlV{VSy8%;rWu~_+Iy6qTeWrd_xnTqe!6_Xz;qi)#0`3sfzX3YS$xT+I)NI8*rNC@D1?|a zgh?<{H9DVX!I@^m7`E%HUsd<(QXI(4sR-Zmw{o9HV#S9bt01^L@o;>LUVu#CO=dWf zF&B4kr8O-C79YK?Yi74d4@#_T;+_8$IkNK9TSB9C2*q&L4D=!Bv-s>lp zCkxxSu+bXQdESOHf5IkxK78y~f>d*5H$oDJFAU`pfJm}IyF5>=R{)2+S+$k!r4U_D7#VLdRn%y#O8TDd2YM2n@Y>qzSZf6ywwogTstCJ!4 zzPD_l9DAs1!Lr9d%ye%*dA58Za%74!%x;gVK`KEzCl!8J+B9wAn+(|N#(zvclEEH6 z*t3X?!$^QzY%6_lPpF8k$G&OnyIke|*sUG92Gc>B?)N*i7u5}lLd2qN*LIQ{(v;&| z9TRq&gm+(fJmo8YT+jD#f!iV18>>qTA+4XT0|RVgJhkw# zc47PpD3s&dqN141K2_<k>q7^)h;jBE5?eQUM44Yq z(e`IypF?_!djS5Gs|4GqI1!Vr2{9E?!enM}N|L=O zV@9%PrWki-=I;0L{XO5`>pA6lI=}PteV*t0d-X@9;-34y?(1_c@9VnW*OgY1ynPxv zXlL%t@HEe9)aoH;MW@wt)U~GFSr)s{7|D;n$$xrQR;0((zYCl}%L?0rwsm&om7Pf0 zZ?|{XTX{;@OMQ6R&($B87OeNhf3l%#$tT?nQWvKFV}Q%%XC=)AX4I`N9@q>FEo;5f z7$Ti6*g`b`0?RT$Bye{iAIK9rDF}c=L2aGZ%*XIlRGPnAIXy&n@Pi>`IS~VB@ne-@S1e_sfLE-B~!*Yn+GHp&f9I~?DaZ5#ZPOu`{G`C zNVLAEvRoiq??O^MSg;XOYYIae`zs zfl3BwE}HxM+miIpBFYDsmHlg9D-;tCIwa^|RYqXVv zb*`Ziu2%{)w0EW1rF!W}sTc+;=0rDhoX7PIt2@|v9#Y3Vwg#&=t#XfmMVx!0+3kO zL4qeIWq`^vAqg}md%(g3-i$znxR?(KHhZ9iBlSB5SFz zBa@Q`(N+vW48RVN0-I4;KY_xMI4?Ei%ZCK*R=o|iO645uSRF>w7A(U<5lSMJ6_jQk z$v0b4(@ABBGJC{X(djh*b1pwoU%V-A5f#`!;CRIcKal6)PX+mJMtTO!xMJ1!hUH0> z$iow0h2Szk_j%zo(93;&IMTT@pGA(dprQA`PsiRK`Ye*!;sDIB*#Ow-W~c*t#jwaT zrf@YNiT?Wefp-7rDvlaU3jl4KbA+jJs*Au!8xMY(IU>9Q8X!o3e^aT9gaoL~cV!IA z1_tNkVj^hilLXVw2H<8(a6p!2;5QODAgO?&;;k=+r3HExz)gP^Q8`KdB%d1^_r2vkq;abpg#lrA)p((@eRKhtfCAP#!GN*~Vy~z$BJg5QH@e#k9FMTBH z0)hj$KhE$X;Uk`4S|M$}&Xj?_?%c4Rwvim${nXN$Y=tZZbL#yEt%7|4T2)KQQY(0u2lb(89J7f`OJm zJaEp2gY)LmhtAI;UyAdO_YSK1hsvPYMJ%jf&rWd3oJpOQN8;nxbp*m^KqIHG19uU+ zZ=Nf+0@X}u1cxjLw;tkwUpd`NE;te0^w3U8uqz0N3zO*TsPb%%l&!iRD?# zB1FJm8}=OfRL!bhU^^F#n^z%0U|X3?F!t%sT8)cOb0x)9gZX7SjF+YR4*LF!qT$6* zoGi5*MHkhH>KVVc2g-TmlPwDup6PE{J9b)sob!6P$4Xeykiu37^?ad^IsUc1`1YHe zW32dZHh%wNZspp1UIq1PC+-s;R3}(tyTH8v$4+QIi$1?yqJR_hhe!$aFJbeB#0GSt zAkf-&4@}pyaKsKAKmaPKEKQDTFZhS;9AIJj!b`wmU<9g4N{@roHTZ3~zv1%n*DP1@%R z`Kn);i9hjHKg9m`TfJ`0f0ooAeq}zuxI&*kXPSH=Xcuv_i!X5_XFzaVn6)LSS8U_X zE$>T^pF9BR`YJ8JO>pnY5+r8gCLYHwXpA(nEP32rMi0#MG2nH}W8(Y=(|_)0`BSk< zcJVw`9iY`;*{BNWD>w3Gu=GF8`0WgkBPhd@!b@J@8Tq_iI9*r+bRKse%>;j>$AU=} z=6DLc2OOTAoEd-;+yy8B@j2BWych~1T`5o@aV~^1xoY6=1Bk>VydT5fCoFJxnolc1 zC17FzC+><@-IvbxOe3>(R%05luiCn;?zAai=o@9SmrPD9(aSitD_ zCiJaHWg0hc+-WwSMu3y`rC<5-_HF(L8bLa~iG^x}#uG8H6SG2=0XD?L7J?N3+k+2O zWB6eC$#IAV;-0%9G=8xtdgTT$`q_yv%o zoohGJ;o1(=Wvg`c`@Ld4Y%R~^`z50oJ3chs@FhM0cl8A%@~sz|^WSa$DxSjs1bM%Q zzR0n_Xu|@AzPjJe(1t)zF;7ZAuYtmSc>`sfAD01RCtE3jI4oRYaVJ@S|JR$pxyHAZ#9ckT!?M|ng$2llQNxN@ zhIsVs#fp3Y?CgOhP%-+H*bIn~veHA~{KD%BjZ`L#jXT;I%#6N+Z`{v$)^nmDzezlP zGAPuuD=0iD)4qKCpL=MG{J1B4;&a@@?L_G|WRFw}-PF~h{o`BkwA+d*8ar=mo0v() z6y^4kz;1rVC0ickY^L^q7OCj>Sllf5`Pto19#(NpoR>+DG_nI+L$BWL7`7C{Zf&~vYOnOx zovXs5op8E2YSq7}9eKUMb|tk-B{m1w_`D1VC^jd)zMW#5ML2N!j&rc7orB8W+6@Ns zowrn#4j8rbP6b-ke>kiD92GJ53??vrKwS{Z-d|2l#)yFeEt-i)JTzJyOiH4Pp+O!+ z3uL(;t0T&DH^O5Uk&URb#s;uFF3)4Er|Z!TXSkA{t=e9#9|97pw^c^+t6XbiZ;#1$ z>kmv`WJ*_S-u9ijpN$56J$lqA`$XN}jvV2V9G;xfyYrwYU^k6cBVXZQs9$(=YlWtnth}Bk{Ii;|%I~BW1QTdZV)k0n33BDb*&Px9}u) z&;wW!Jh^Ig2O^arzVar?-&0t5bF8xawSQ$jM#7JXfh}1P5bxJ}@Da97958h3F5(7( zz8^OFe$ULW=uKEJ&RN`Q7_8^>N}ST1l!W~led@Jbr#P~eEPE#$A5!Ff*UwRYY2uMv zW;e%>^&hsP#kkr#QZ?EdJmLK}#TqXmZ10HFj0;nN#kjXD{S=6g&UkpEu5xvvAO8l2crDyym`_d3(~B zg>HfTXtFO%B$%vp@NO$HgwA#Am*U&&`qp*mi77K`wKy%Y6*y^+tlhNP6AvjqVb(cp ztDmu+Cr|2$YVwQ2vyM(38a0e~Ska#Q@H!Uqlt_72b^iD#GCN|X0VC$;nw<`IQ85}F z;KY7$@nMvxEFBCE?u9M)!0kR1A9=5Moq&l7=1P1X!!cWq+CDkeq5vIv4PRj|y;~sA zeSz^7U!%4iuS1);Z-Cy0FJ|2&@meC4bhwj|1YHXLBdZ`So(l+TQl=?OVKasSPE4E1 zQsD>!$h#X^O*(7wP3|=hxVdmxlUci6U9CuMZMVR^)aO3el12G}VA80@X~W+(6Ynhi zt*vGII4?~{@(HcH?4;>2u+Y`{WNqlhfcS!x--jthp3c{4r9V0!(l_!j*x9oEHcou- zs_?$%vfp;spIPN&*JyHN=mO*MlBb}&- zX~W#ZL$uo6t>x=6L5|#-#+Q1%0Tu3g-IX4}6V3IE+H?~@Me3jNwsR=qsjd-SgV9l- zA<6K3@Y;H5^{_?Is72D)5ntOv4ckJCRCBwtrvu5>)U6>gFEJOi)f{{Q|2Zkt8_`cjMevEF^TA4tNB&?Z~|0 zGlN>c5KXaWOUfdT_`S75@U!e-N$0AVD%PR~a0?JfF6i|>C9+lP;>+JG!ajgc6V=9$ z|HJ!;>Xnzh24cC$aU7=*P3M7E0{T)|21ql~$d&B@U!ppM+f$||0rBHKK>WBr z5JFCVz@3KvAo3Ii@OmZtNwcd707qsd&h47|G}H<{LA4Gur3iyuCSG=K6WqrZ%JJO4 zcC~IXu4F%>=hS)fYr;;96sR1mc>-9!c=E{?Dg6BeVoaC#52IATa9JR*?_!4%w+|=u zkYZ}rdElvxuuXeE_^5UT6))e=rvEA5O4N4tTy@I=i>c)sLi(*f9r4I(STng<&6Myzvjx@d#$x90&%X=-E)AvxHOeDxk_*n zj$n(g^{Yy)V>lWb#7?a@u<4qvu^nOGZ7WYk&)8D4`<`}%=J9rhBH|c#tA{x|UmrSqvh*yC zwQXG-%~??+X>f1S=&k#O?&>>VRTN?Oov(U<@d`(+^64|Eft%QVm?dMf_k4QH5=*Im zElE3&b)EXlvyojV^(Kh8q!k4?kH*dEh52dsyU#vPA>)co<)8PPrL(cIVVf)avn1ASvUvYhL1?E z0yProU40Qapo(n5O)LYgBIugS34m7g>$nWiihd8Iz6VnO_wnX;hxISwu)YWQf5?Kq z2l)Sg2KX2@Hl~MsVapU&LZBMksHDdAue?Z9co*B0Ih)HyXc%lzqSV=e8Z4h;a_L~1ui0E(kO^;8N3KFpcfA<#{zwkRq05eD8<5%39ar%q0{ zd=}XVko)C3Nol$5+10iAxJV-a-wMEWv6a>)>LjD-AhWA*lgZ{N|A_thJ2F!3a7 zZuCUW#JkG8SLR;%q9tCg4_bpNQ+4{&9owsQv_b#RU9Mi5;Z1VBIlI?iNk_6a@)i@0 zs0hsUIOJ^J)(yauFCGK)M^U&-bMd!r>5Y={jHAb*=#49)lEXSRwRXrzYdFLxtS+*! zxTqxU=TIoG_sOTB!1aoa?e)y(QiXQG>kWfOsw&pImaa)!Z&A7}vCyVoJM7}ts6&IH zI~&v=nW!|_xRbt+^VgyY%uw_UCC3?su(K4L9<>Kef>3p>z{S&_2dOfYP@Tlpy*~1> zS$<*+(s95LCu5{bQGMl^W~rG{Ih^KJT5>ZSSN=-B=1n8@i&p{KO8))p1ij+}r(eo{ zEJ=8JR`Bk6p+yGmorA8cy?XQW>#2B4wPzo0TNbaQ*$>FERrg&kG1J(7tI(btvoYD? zg$+4@5_S3VmBQGI@^+UkEHB-5L`h;(@8`evDeT);-f<{TCj-Osf_stVb`WBUW4u}r zVke;Rs#OKdrHMW`4nU{8ut_9N5&*uMVNGHBXA#MkNZbdYW301yaYSlTkVsljEyuhq z{d;8}g_;95bI6D~X(EiD@<*LZeFj%PX0FBDE5Wc9Kj4`0n1W4xEBPS;l`=mjm}ZRu zAL0qHELuHZm1j(zgTpohq$>hc05F0L9-!1oWo<|5kT(F|QsqU5Lu0GKef*-j5@LBN zLQ|eX_fKvqqw6TM>rX(iCiu}Ia~5cC7l2x+>BwAMy^K@_4h;tMW`Ft2Q`B$1Z`9YH z<~$ptiNv~)kd;rUpV|n(L5pG)u>tC&9W@(>v)nL7Li;D!Ak=N7dLP2eoS z6aL}seeuF=kUN8@slBJkh|HNraO=2EW@^ffLg2OK+n3Nxs69HJ+(j~|8tv_Cp_{LGaLn4 zmbC^_kR)m`RTFiv9(pmR3$Ee0hx7UBdAmi zgH$QOi|NmO>6 z^pZ!K3kxz4X)tX89xNL4{b_)IXyPy9haj6sJ<{!8TKMT$Pz%YGj0QJ+5i`3TDHYs~ z*e4B|lx_nDzT`MlFoO2}T5Q1BeQ94P1>Xt~K8rY?O_|-W(+>Rb&H-@Hbw($jHg;^o zO&LA|H|q$F=kqJ?=2eI}Dxw7uaV_}VFHdP8dJD&ZkuqM4h4*M1NeC-}L=7&~0^7dg zWX}v3u-ri9T=T|o?h>B}Q+z-@%ACr=K{PDTQ6~_ztfjyQsCS@Bh;1&+`L|3aU$i|fZG0(mUIp9-E3%lo?-U)};bQZGfRg%a+AFVE?rmIZUMe%1ES>Yi#3@O>;f7Fz0Cb=`4?eE!*&F0UJJ`N-eT=+5x( z?)_sdSn5?@yA-}8Oa)ola+Ssl7|_DT+RSkRbZ1*KJ?1v8L>VBGTb6+yt5=x26X@=_ zbOBHsz~q@t!67+_a ztz)Y-O4t8(U9YJ1ii3KiL@Z@bvx;M~Ye?j+!*{n{SJ7f_D_-|>d+M&Xr}i3Z<*zr7 z3Ie0$x~N5kF;)S>Ubna+^OfOt>?CJ9DZRO(&sMelP4S*&CX= zyp!II_ignhKlDI%S}XRoT=sZs?`v10W^pjj!8F-rZ;8d}^v)@#q%oZAq<=MNU0;m{ zuZTg4Z^N4+O(tAxa{m}LI?Ur*4t$Znr?uKiHr5NZmZ&PgbWBp(X~-r{*TXIElW&fO zEwAkMKWXQ3#pPaCd9%)ybY5E9DShgSVMGo-!adgTLSV*G2EFNSrLdP3XMZbt1AL;V z{qbx}VX)^8>Ok{SfM}s!?NCCuop?xMzaw#mur-e=AG|1cn{Z-;#l}oUgg>L5Hjo@R zVv0YxR4KRQf=i-p^F3cX`r&L*zU|JW2*X#=hSyGNcuG*RY+a&G-z&a+IM8VHx@YQO z=tUjTRwu)zTMso-M@R%S*p7J>fvpEORjddY?HbZ8gv&6_e(d=wOUszB+0Ih$ z*_}YVVy`x%t1#*Di=0Su0(rXU<%#^f)RQwmSYOnrQFW76T))eKp&|82%4cs4L9b|U zsfP1OW6y~@og*~8V(VZ}YmWwLJ!*%ZjR|4bcr>7)sYtnauIkMM6>LKzsCE-}pB&Q+x#af#7q5{7H5q*x&yxKGT-(kiTQ*p75gIH9bDgIk#q2 zr9#Z(?yQrJcIiWUgBJE(vfB$Y+H$N<1-&h%xtMyT9(8waSW8~lB4MbQ>buJ()x@H} zXq%L;5++4fNK(K~Pkp`>E-fR!~j`DX5*9Nr0ViIlep*J94& z;7cAD0NlD$q+$Lof@7zVXpS3b@n2R4*7@R3=_KRIPUPM6l{c7J!Cf2PloA(aHX+L? zbA(N9Jo_8+d&XF4Dw~ujzIZw2>`ChNC0>V=vAHwFZoj$2afYMVmoGPKe7Zg z3*+a0H0N9jm<0AA&2EBzq;fY_L!i0mk;jgn=XvG+HqkRSZc??czB!tM^G| zZ)ii93(YV5Z7sMC7=6BS5r0*s<`)&HibO^7KpiyKjH3y_YfVrf6^d58FaI+bCJt=f)zw5iTxUH8o$ zTTKFTMrV^5vn{b360mDVh@JDk&>IU&?d(zfZQ=jl$*bZm*v(XJRRTLbjt^yxF~@71 z+_+2{?gz8tf{KDSeThC?19syDqT*;qUuwXu-aa2}=`f(wqy%Hdv%IW3r+(?0(EFrc zBI(w4`J;LD)b=DI?)tljC$Q1|L~(L_bKoi&x7cju^^K=I>}T3gh+QqkJQwt9KC zx82R{3T%B9pGysG%H`A_q(sq=ZgbGR-eu3}&^)SPDs|S$V5Q!mt?x<~`=f6MWO57C zZcc=%6h_Z0>3_n}nN_INJvNEy!&C(&BPdnB7 zjT0jzLpzZr6n`8>PTX>J3|Yy!+6voQao+vy3XEf*)i~W3^Izx-Q4KXv;uHv$L}}Xq zuYt@XzKt`E;2oqT{uU*Rt0gVu{kGjwXFlt{XdZT$@KkCO3qT-_$wPN(p0)lUw z3xay-N0jX_`hnsX7Ryiw7tI1JJ&!%!hg@iaA#sb^BlK*gq6g1pMD?F;4LXyp+Q}Gl zK_3}M3N!i(gq4b$6~rAPj#TdmNO<~DO>46<=?7V(jSTMLF{eiRt7<3YX12(8-g#M6 zRzSZ*j;wz{t)M&N?1FvmQy$dZT$`pUuH(1bbwZ=I#qVne(K_#YdE-sFJa6f-kNidL zkp?IRzYeib^EkSit^~|CTL<9Cf%iFFH+znDv_BW~7`05Wi}j#ZpV*vn@!BnKX1OZE z{7bf2{>E?7#m;++K`1$WopB1_!pCuLQ(69>sM5s6BUDa;Fp_V{*W`N*K=fu5;OKh= zIQoqC0DOdY6*RkO<0^$0m|&yn8l4I31a*}#1zBsX*$FJ$pQs2du&_9kdBRb^4ZF~x zCQlgZ)L;dKLNhe(7HI0gZp46k+mWk8_opOdd3jT@wm%3ecby zESf&?S>$l#-|-(&z8yb+jyVQgK#Ik;6=4VfLkp=`^U2EWYkx-x1`~JRF7N;JPe`12 z^Sn*>WeY3!Y1eN{enBN=r1`bU=>`i97ChV(Qav2FS8S1|oQo;JV3x88kzr-Get|^=(1H2l(swu+ zZKER;ZzU-ZE{KZ?j9`fKn&2zU(wAW4LzT(H*Td1pvX}H0G*WeZf|~3<&?Ek}4;MUJ{7#dA50J zFkcupj?b`Cq@NLw)nmeDssL`}eb82Z4tq()H5_+|K2#~4K(k!rCb3s9%jJk?9Q|m4 zg=DdHUO_W%MeJ3w<>kDj^{N<8+uN#*$xWQlWWyk^HX*LSx~OEi)e{qkgN0V+x1MS^ zM!OWq1)5G+ylzeOkT$4ucNE)qu+vDNTgh&W3=r%Sra%L`rZmMb%z)%P15eq{c^=(A zFyMbwN0xx%{$hCIQ6U^iLloO9#CFpp;A3@7!b@WBGFk41$VZ2&j$Ige;uB;kckung zV79m{!TdprGbcN>Khe(x#El0d#OWDW8Z`;TSgiYHT@}>TzO`yylkdx0QqacS9eJg2 zuLswo24ar{J!;Cbn(|W*(xl$2`qeb;-1j%%(HGy*PE-IkBZDZ={=1k|T2Wx}z15S}&! z4m+ZjOafb|$Mv|x$`Y+>Z0KQlXu}wGTu^g}9cL(7u#4;~9}=a^X^c$gZ&YXo*ln=z zU2*WOgLj14<9ZlbyeK1k9ayWZN|!gF>#XP{U^rfM;V!fS4mPvoEXV$EvxK!mhhWAT zaOb|uIl`8K&#>Zyt=w$572OFX*$Q?&%cq~o3zd{u%f9QC8?g%V^ygio>8Qeo6gQYIJDY8c5g*>rp^`HpyD0H zrqxjIw%S4GF6VSLmAG>0LkEt;Q@E$3?J*vy6s~XL7EavB#QE4IG5S zfzw&sCyAEidc{+8LWmm$o6F%VykcX^hV0#~gk7b>cCcL|di9Hn^%B*(1CuM=BdRoO zM4cPNT(`v`4T$N{iiku)saXLXWn4wRkm;Mep;G4=&&j!kEu?eOz(_%w2>JsTyR zdAx&V-X83!(Ijnq=DK>jy^8$hLd#XZ+}(Bo@2aP1|IWgOaa7~TjT|2j0Do(1TU%JD z?`co)d3tE1-qho+2gKE}hGUEHfmZk7BNQJGMeZit8noo7VRp`Kx)d)2C9ao}Kosk& z)gIoO-?O7Cu?Qx!jMI||+ipD5I-JHl)HyX4r%zgKB}LrO22)^9=BrF3xf=jJ@)!~5 zBW5nn;Q0ts#*LKoTG*4(Br!B<#FpRyOM3cH@CK}qD6Is8%r__Ky|bi60Kwi@55X~mDB=3q z&mvfBj2{4IUMzJ1nA}OH&mz09_ij;uzlw1OG|at_=v)r%q9S zq;gteaG`6nX!2tK0v-gr;x{}5(YYCs+Wvy~utg{WcEz8ohdy4Nan%GlNjh`_H2C5` zVZdAP!)K9aLKLToT4o?rpa39Ij|h+j+OgS&C@VId4-J9>tHC0#7sf-@Aq5p1L+fthTv6YI!j58%*zf*t2n2{&X<^yb!z z4tJ+|%!+Y9HJiNj$g#!uXWvoChxPz?+dB`y+r!da3SiMB^DuWnM2AVNl_BWCP=PrJ z>8w(3*7P%@`_|m+oD^US31BA)8LwO?d&MVvRp)ygjU;L06?}uRllvzB{#~CLWEmG1 zcQQBv`%7DCKyaqG!+gSvz@7&cksLtUvF~gOa#0A8b0z{wvm$^eWg-Fe{j0w(cZ!}z z!kBr4XV(wSs^KYsbK`X$=-8#=Mux)=4I#g7ZxQT1O8xXSyd)Gd0rvN*!~&PTQo`#|14r64vc^p0p>{Ts~ndSr{+$~*68yi2H>$a2c)DzHsH^hh&HqkPCBUnTSCCok*# zL#itvns!^F&!_D|Qr-HcV$1CBR&!B_`T?@OeOf7OK=mLsxtTMVo>D@H@MJabuB*Z% zPEp5EV%~kCZImg>lHnd~Lx7ucj%8 z$-6kZ8)>^)XUmFOuiM{FKbVa6bw1#~^6F^Y(+@ALGcH?sg+>=y5MECg*AK4VdHt7% zqq~ltSy{T#w$RqPIMw`N1Yo{&5^SHGTQ6cdHdj#+L;Z^RM9M?tLgw~lq>| zMhRNFqo>gzOv;S~-kdA;6f?Vf8p+P8?FJCeja6l!@!=%}Ih#H9=P%eg&-G#}o{D_Wt}+Gis|*(gIz}w z!gr^{W|-AumX0!IgVx#lE4Z6yHzMpPnfl{W(`V%u#v%p{{9IPJ6yv-o~E)`$NyK{u0i zDspK-F1*{WnlKJ>B*wNyRqfiiP%R?6rvKe*jxjKYXnDw}q8U{_v;MBJLu# zQw&f_|QXKBBhailNC!l;$u+}b`RXksjV0M_h#+1E^)p1 zVh-T8JxE?*ek_i0kk(ol$LJ*Qjoy@HQE@zH`OOZ8-h0*g9mk|YEo_sHUeCbR<|b&y zz0__$3v)fixkMVPtx$VQ?}Yel$Dg)2SWk5^-0)9Fv~uWk1X z31AOPtyrl`_jDM*WoIUvv$wfe z2U-WE>N{@Fy;DA<{yfXXV;fl`_%y>zQcWegWN)(d@j)$9rJI{q%cQak+v|^P%74r5 zcw@flYToa!ujUOvoK~o8NGKZ+3BiE^$uBhmIpWKg)C$8l-#tAm4m2rtz40v7)lsG=bo+ESLW7N%|wc3){-E*Sy zsJ5QpXA!brBeIhTi(7F#63=i^zjRE4D9D@}$qT#Femf}sc+9A{k}nlSl=p#FPCxY6 zg8St}JE#PpKhl(xyVwR-%+SdNxVjyeD0Jmv*YwKi=X3F5_*}fW9mI=^r;)U3V$)o_ zC;;)I*iH%(Aps&i6QqSSze(?%PE0)UrZJ-Pqdzc!I!a^I*gz?50TfIqn^l}-~@m$6}kX@ z3iWtmf;t3HCe=A^Ur8;1GTp%9MtsAyhLFe)Edo6@_0trgo+~-9tPUsVEl<3ZL+l`l zR!c;90TNh5ljPEd-V7GhQGx<~Bv^9NFB+M#R+x|yr>;@U&_BW9^eXbN758RrdrFhp zZoJxd{YMgK@^CYluV3Po0T5~aI>lTvT#1sHvclpxQ>1kmuVOL7#{FsgPu<|YE9TCy zZl-f6ZmI0fDN}!4I!`5hlI; zOhoas2uQg;d`N-4sjogFiIsI!!7gOQXOY3da22VDz&SuK8vuF-?xi5-jiG|V@iNk^ zH~{q8=K#Ide?gtRG>=M>?}3y9GnaB$1Jxq^GS5lFuyO$pOv|h`6O0&ehG5mtBI&8) zS8cw1H8b#b7gE7d+W=*D9mlD`btx&|8&{!9n_P@@frr3~#G$UBlz6b-s`!n zadt;4w7AEVx+*2d*Q4&g`q<8|;|~JjNbArm;ijM4r;M{I;uuCzpu;^h`}`8u zfaV_zW+WupxTxwgY|L^CEdegSS$K`RjNZ4t(`ZRadR1CyP{3Md1@BtP%fw{)&mto| z+|MEx4Uk3c1lioz1hZCsV~E~HI4sP*tv9xQqsxY>$i@sxBQqugN2@vIl<3qdSKcB< zz*ci&<@<4dpOwk~=4nIC_nsE;2( z&UsWP+eO?3PDS&H^7@Cw(?p4C{ledT~mB!a||3en)HfF}1D?=$5=2eE>&$;P+-;SyBuA*op%w9Gly3$mF z6N8bBe%ucqOFXl#`ozYIlA?P_>)yUEAXsnAS8L5%3`?sTR(P#5*^#c7$|Q{5?n>53 zEqb@>kh(3|utHUfEZej)h&{9mwC~(cvI}^kxNJVfS@`2n(uv;rYJ|A1s{1Vr4e+y^ z%)#-9A}3q5h@X<8yi+|Co4u>`T`N%?d8SLbFuglvHM%l@0yBA0oRC;#8UD2| zdMR*|tWVXLn*v;`zrHaJ8z5y~yg9R9c*qx#?3k)CvuG!nzh}b%YL5qBCUr~F6s;7O z%G@q=EWt9+(v;n*=_>K$SUM;AkQJdeKag;PQo2N{86xfjLjLU3O@ z{QuybIW>Q60VsLjcDVn+<^GI*e?PW=IixHF+d>+|FVt>-p(j+{D=b9I;y2E=G-5;r zPUy0Hf)!X8?J?Z97*1#DDB@FSYZEcDBf8KD!XC~{Y%ul*KhO6C748a*%87`Ze&;q0 zm{P%l0BGSN!EeTapp^ZUef_Ip^8EhxFM6hrvJ7kzY6-#fhR>{NG~bq>%`urKT_noF zr4e5H;Y`+!s+!j76 zM^KVr)vQyM!Fe>;^wFrK%!$fvsh>T-d<6!Vj9G8&9=pB@FZ6dZ}1jCo5^Qz+eQxe~mUoqn@wlmN1#aMQy z2+mMBN}2sNG6QUMeBl_PbY)=K`1BF7^T^sKVjW6GokX-iuMLqNJ6r8q8`pdj@5hc9 ziZU`QVFYZx7@=T6z2L8mi!pmqq2N`~>8+ypg|fBd4HC+;H1a)%OXHwpG}V}C^}2_tQ5!E(4f zXSk~OAOKwo;Y@}hibm{q#MvYn>oMoJz9>#y_vW#vyJ+<{^Rq9B4PW(j;@zui(r}Dj>==p=L$w7Hf z;xdWNd;M>f63upE`*Cs9r4=N3_#-2G8`q0YiYIC$GN_#7QS`bytzgHg0^EqKiCC$# z1opG8;W!otbJ=2nPHoefI_sSA#jdq&0zec7=?PiZL z`PxEOz+w-QWDh}=BOB$(9c)Y_sD!hza&RLJT0-?+6u@3#?iQb9~=pQ36najsoPTo|BASdblVqei?g)5nTfZKsN*y+~h%0T~h?6 z9=$D+f!^6F@Zsvv(GmeG@VSHSjoE8D^exx>GEKS(x~wcShw`=xP1GZAit?fX)wP2i zg*J8l9|T6;$FKbEZMZ9a-9bEI(>?R!Qlm#4R%;X}uJ?6TH*6zEC9je(*cPL({Tb)C z@l&FU+{8NFqVA3VGHBRY+!5Gdrhq1(?euMn8qC(Kbq+Oc8f|dMy;0!syh72a=m=-p zyS2ns8m$DEajra`O=rk(Ok)dR1Ly8qJ%QefT1CRoDem3^OD>9zEaTj)41hejCKU=W znEy9>hxfAJI>qL}i34)g=Idt~D65g@G6s8c+x5e9%J@GEG~h(NzE#~siI?6z$>~v4 zmK#3gXE@?m|C{9yO*J2Xj15JjmB)JSC*Sf#$r2@p)$?#BoT10A_O((E$~#YGA`on9MkbJ8omSXaFTO_*?0kdRCTJgtcUW4PSdB)cb(YF6){tzQnNt?+_zj zx;CA++3D(Ay(8x-W(t;?b)9s``*}7-cICy&6@w2FLQ6Cf?3J%QNArG&u(&CIRmHaa z$TC@5eb4Dy{K|xF@00MrVb2Fz zI}EFb*<~lGo5}LFx9+;68g-SdykbX|-YfBR`?Kz~MNf58_dmts556t1u_*U7v>!bZ zS7MtaRmk#VzkQoK!WxW8VrN_#3XqPY+YMT&Rmfiqx$3`6THUN|37MOXu3T#SeB)nfPPrxK%nvIJWWH4WW8h#ta>z z){Mvt+BQcQo+Z5mo6&?)fOQvwj}rVrOQb9y1tg+~FNj)gC3;lYz3&H3_bUP*-j#&B zVM{Pnom}qkIE1XB%6X%=ffGS|{}GX2J@lN@l8Ctjv81`Bse=^WOk{9Y_&&Y~g_qKk z!}~1KIi80k)`HKWp?3mA(_psj0~OWH#Z9R^18CkUE5M_BY`93X;j;)}m+{8Ts)P0t z@E;7g7huNPDdU(PaU=l(*yuJiXqXvJ%oBP5M%_n%QCAr->PAAv7)=rmFzTl30{)SQ z0CqM`Ii6b`z!#reVvChY|YRs#3u6ZS6&xM{ zvFbFqiYGxV)T3&U!ACy)Sgp%$8Arh;1iyk%KVeP(8!wL+NUNVPk9R99;J;fuJPS|< zSr`EwBJ)slOJ+aNAUN+WftXt5t$W&Uq;7yat$t2TM6@6I+4hZ)(STgyjS3P z14I=P{6{UY_ioZ|I$8?>L@QBF4OLEQ)ZRX^uHXsr2^ne+#y9rnUpit7E2EU-03KK{ zDLsXbfIW*-c8C~|P&~I1P$#$p?%;)$8;C8O?xoCX!**co0v-U>Fy?5>)1mK1^1sta zQuN?TmJr9t7PE9;+0Hk!Z8P%ZG&Niri9h4#7hLQrFb4P%O3ByIG}BnnmEr4Wct4Z% zsAl&s@+C-mKAIBjsZ>%tBJbz!d+s;p*S^;5Yh#yl_3(B9kkOD-4QawKa6o<7?=w+PliR_%$ZUww(V0+$?F9a;*b*z4JXo!qN4R7sGrZQ{P< zoVvoME*U27qn4 z^nI4@i|f*dtD^WiKl&e9`^aDDkKK>z^*8KxKH|Um{jm4L{XKPN8$Ukpy?i)qzgV8` zKl2}J_rw9`d-tT5++u6}F!|{9U)K))nh>^J*>hxB#s-%_Lcq5jw{v(>mRT+NI5o@r z_`+$wd5-m^|D8GS>XC~*kM=J4k#>2i=QGo+bHTu)xjN#mZOiOlZ58tR^5M_BVzwkp z1$6z=>iW1J!*h!<8!WFsug9#d*1!LYT3y*rBGR}QM3pkDsnx(NH~qYx+Re$A`?0nW zF+&NxPN#Ap-2@Hz4W)KC;dU<3sgk&4bW>x!G`7Y7nek_}zhnA8o69As*$N zxJEfH;vwoq)v@s|VORc`emL|Q*sZ^)BtF^GZu8OzN4|;c&njg^O)rkO0+#FF-?BeC zt998Mc;ds|2lBkN(~sQa`e^>Gzhxi)kK1ln^XeaRf1K9*SpJ9myZ81F7rd)^&+}vR zZ}xwJ@lr42qW&}FSC~g$-(tT7$jtb=N^Ul0<{gk=vYiB+S)@`xY5r{oUE+MvAGDOG zP5s#Yzk;Q}8+51~bi#ytbBk6`H7QZKC>Sj-iDd25($jC6O9CKVHDaC{shcp#Z z(oD=?MRFL2qA;VJWhP8_X6ByvYOnq7XRoz<_Gi8Cv!CaE{`?6a7gI+Fk<+H=$P2J_=L-eSJSU$ zT+h65Gb=CuZb2cnsJP@&c}3;pswYpY>zJ(ihQ?oBHg&K&ySjVcyzS+1hdz899vK}Q z=YO7=ofCY4zRrJ}*CND{zlrSEiT!R~a$sJImo8nhRO;Kj7A+0~V~O0-WgE6Hm*3+g zb>ytV#vK<|DDJ(I`>=MUrlB)W>FBw3Y2{5u94-F0sr_YUe{N!z{;y{Cw~777ym}F< zmMj8`w?qzsLBKb3@)8mM^5edG9S%0H>49~;AjS`DBN~$6vx_}xsWfoNeqE-I7H=Iz z)^h!LR%%sQp8tIMp5j_Q#u-ZE{F0Z|`u&xPz$N={6BMkBJU>;vYg@EW@!+q6h-R%< z#we41gaSE%_8$C{xM&k5KG{s%k`^P17$PqcSK-=goOo7_9rx#CXiK1IW=~eUAd-?0 z`Xunj=TCBaQB!(1<>mDB?l+2bT9=XAf`(M!O*T`DB#73XH3MbG{BiZpOwO6|IOPhR zT|Et5`MX{pI%TO<>6o)*%{AAv(p#!is+1?wZJKI^FsxzK1_j-hpOdXoI*kXLM-pC{ zMyvl+=2Ll?s@GDW!+G$|F4l-@ZNM$q_4?We&Wa`-fv#R7nPW}VgQLl78T^eH zKO`JpL9R>Y;l#_~?PTr`QEe#EjQ{gOf&}q>I2m5|5G5L$gLASX1Cq(3R!j_Z{Uk-a zY+i!EVvpw0kMlBXpH3S~5Q)k#8ly1#can~3XP`D!^U*(jfC#*4*Ur%AfeJ&L@3#4$ zAz?e|n$S6&!t%CFf$HCPXsi9u)}s8Z>}Uk>|rG1p)05gDG9>7*W&k265su# z5soo8lprpj1P|GUr_Ij($!YlsZc@dIK1vYKITm?_+B1Iv^DcuoA>~Fkgq;B?xK5TKud!R1fYfC;Xl~(~{qNk}@lmDM4_W zG4TEY<}Pk> z>7vwE{HLqG=Y^j}Dx}rlLo1#%eu$Qh&Ntr|8ef2mIn!CvBXAv=By_S4Qk|*#zMj{P zkD#cdd5Lq#hthg+ybK8<4gJ@JZ#QbuWA@@wLxjlKux|NAt)9yyDQzY;{z74X*@Ryf z{U5Hn5yEMo;%~=clNg#PJe(#vSjCUJTuAWI=%@*%z9H$+A6(zHwZ?vMm!%qMcbD<{ zAg>>~<~B#WM02AG_$cO;ea1N#HT`;*Uoq|29Oqa0KIrM4#fdt99eRyXyDeHp-|g&v zTz$R#t^^T4vV*kl`1ts#_0u>lc%deXtQLhDHG5xBSaqj=toL=cI6vRtq&H+{tf#vQ zbF%uT{PBK=U~Z|{OXf1`^Nbje^kit8pfQiAy0>e(GtnjnPoJI$=zra9{%T@7{L9Ok zQ+;p5$AoD8#$gOjkki;FwwJ*vOh(eQ@F%7sGqo!Op}TfHeX4yLH|dH?l^}j^hkgqv zVh^UG1v837OAyTKni52|CD7Sd^F3>UDa6N-`T8xGc^P1^IraNUFFEMw;Qjy!LeW6v z6Qw=&cVZOhM_Jm2a`B5^^4OgI;-ZNQz1j^9ws$%QAxbgHhWEkA!S~Mo-klfkIvQQh z%`yn{`t(P?5pjSG|MXdc5bZjO`O2OUTOiBMrioV&eSwz0VoMNr82GWVKR>hfDMRf1 zl4c2l_b~xj2o@N&Wn}|qb_0hZvNy!Sm&9Z$^`Vo`?uATo0SmMFgP__LloN6KkM1}P za>|hgGZ<(@1hM*18XWS?2U<-WJ|;oz)lda~q8xlWiUv+4 zLP=?ev4AVX{K4`5SpmMvk%vqyh8g_51N9@^s0_}OUZYuLeBHANWUtB4hu?)X((%qL zSx4mM`Aimh^*+V!3rkb-{nUOK+MlJG*Aq$~`Ii>e0#+1o2}^r90;5hbJ5894=ctOxeh27;4HP!Ng)HuV__(1eUefD=S=}GGE;y_j?yI8?I{Zg9)mZvlROFo zvW{0zRb8slzB9D1%Y3^)OKE2A+~EV`M}1fIspaEU;#e+JGidn1EP<=b-M-czi@b3p z^3{QorsU&8{%if%xi8(E^L5ELkC{sCq$Rclv<;n_R}5Y?q5J9qbjtb&%W>C9sg*a6 z1s~|qscqHep1K*as-tixQO!-;p%L9gIC4&cIFb}6v&`J27B6S1MRMvOg>kXS3Cvo$ zn#eGT2|Qpbq4$7iBa5*}q%J|kH1!VE=BRZWr>PO5RH1a9_R#CH@chFN!H?LTG}P|o(4}#3SYsRr;<=3n!ipH{XvO|}Bq7;pNd7#yjF_$t` z-W(X_8y2V^rd;Lz*>)LAe$&I<4dabmfKxEaqA(6ac|t&6&Oe`WC%{sny^QhDQk_U^ zfLHNgD*qS@^){Mi79`q$K~6`lBC;FFav?!-@BQ6#7DvN!_{;RA&wFaT@`y>b^C*#K z_3P`fHe+7h2{PuacR5J!{1lp&*nW82Boo&oH#V>yHuak)1;2m&MZO?4{jSLBQAfoy zqpQ|l-n$Pxs$fsvSs8dDASh7rtabsRdmG_GWa`aRU#|8My3aq}`PttrHTRys{2sz$ zFV>gd$7P`rCF7ZC>->8>Q>hVQMLw^6h6Ur?VGpgS$%_EXL+UP zT!~Htf%*1zs>+*UJE!7;3uC4_wvGl>v*vrQ^5Ydw1UC)cJ~-I>kY-mAOkdwP6uj#E zX2r1{su{+WcIjpJVkKSI{6zOxhHD#KmDTQTSEQOTcpuGhXBt8=jpZc_Yc_9*6r-jg~vUDLw6 zk)2O(?o%4>l^{}Uobvs@TsWQ0^X1}_^rvdlwDE1m*l0oTJ^+6LSACAWic%E0^SWy& zC$8fjQKoveu20+|tXW1Xd@!tRRq@69cA%bgyD-AcT4 z-qE&c3x8NO6=jgG24xY)f6hMC?$rGGRrAh!RGrs^X4wqR_8SS#cDJvUzP{$y;J7AZ zpV_q`v~3;$^~ymh0?B~R~Q~Ui#&s( zjJ%DXe+zJV8(M+PRcXM8I5Q%lq1THG(2|gp^sqa+In_8muTm zWblGGTfyH+Pk;yRQ=Dx?j=Yi^N+J#2Wf`@G%msNL-Z!p}mOL4F59Sh!H!GeJ==fdEOf2 zwNUwxR4mD*n6!iI*U(uL*RwV5r{2lQ%|M6SM z&@1axL|=rS-+3?VbbEukJYkn3Ufa3wgvZ{B4PNV4b_izmj*OVvY;7Lfr5ifNE^eOM z(s}9hN|Tiy&s5K}*j#4u-OWr%=TXR1u9^}rZCmrhuipN%gfk4;AE}UHgv zVp#2NTGrcdkG5WUsTT`y$dx(Yn-CH!R7s37J`A!HkO9XG2=Uz08AaqeL&0<@&M zUg4LOlfhlDH?%zI2;X@g_SjU(N2hIqmhpDGvMZm

UnoWp^Os)H0cAtL+tcURWA< zZ&a;jWPcW+peK~^j^quhcFz9W9V*gp4@rmm z^D-4Xa;@o`D;?Lp9&2ZE{M_r026W|kB&L8R*r}nU$JOh)bufQ#tXW2>>oo#9W<;lc zzVch<@F$fp6w`Z%{PoKXGKUH>k6{d^wOn%nQz;v?z)bpVfx3bv2pJVvfjmXNTvTC@_N#9KE*MiRic3JlamjHJFJk?qQzR2#PN)X$D`?x_ayNMSs=9|D9NFaTC zjRK;xNKE7pKpu2Z(#Q|{R^y3gy!~eXlx)<(3$lPuNB#GB^uJc9{^02T6Y}ilX;1`c zMUnqgpa#JCtz-xotoM2cfuZ|O4FI1Qi}^@WhwOoeuNGni4OH<>F&N;EL6exHyyGlQAJ08`ekoW?Zzn4-`dUfx$UE`fG;p2{q zLt$H*wmS!mnd#&`FP~L-C6c0wlj<>Q_sJZ9jOv2KG`@*lCx)Xc3>ei9b-*2PBSmNh%gctb^%`L{JhXbIfl^_>h%s`& z+VNLs@T2!VfQlo@`d2-n%*Lyv#nAc^LT`UUTIsm`@|#jjS$j@nyjG&R#p0daA+kQf zcO8s6CaMP>{I$COzpMO;2c`ZU>;4_<{vGT79s&P5*8Rg+Ck1WcqE`?zy`j0#JCIC0 z1u63KC-qtwRqlrzbN4aTyX z2d_@=cd+w%Z}0LY@l(t-j%vN_mWCa6XR>z{Y|3(`I&Z(NZ4$5wbv zpcfovG%XZ^VDrm0a-D1`xwRo%f*{`~f0cjko{0DiP+euvSBTA+o&#CcMo^nuv9k=| zHnlJ@4Di7RyE#vtB~1*@@-D{6kfQ{_=)s6C+lapFtrCd{17GGxzD2PvzdJ}>5dPKO zK`c+%4NDLpbNH-<;zj!p%JhB!{UV@=HZXW`kp0vEFH3^(^NdV~<%6I@7+$tGT_^)<;dyZ&SZa*`P%S)K z9rW8}amUrQ?B;yTOl1&uQWrJAV%yJl>B!t{5??fK&>%9n+pxqMj?1o zmqc5*&wcBo6!{WF^48O&BST{Riwh?+3yDY^6r9(xRKbt2I!e>qAJ?1F!wT54G11;& zXMgX2Lv>hnmTg`F(9xJ^!F35D&z@%px=*Oa0kOUv7K{NQ{^s8kLJv*j*9$E^m7cQ6N=lPOfHEF#VcIzDTr$j+r$wwx98f( zc`b{1wWZ_GtL09YYrE2GhaObkE$S&M7UF%K8t&=tRUi0`Qs@6xpEIHXoR*q0kRX1@ z9Q1`ZVbU1$DxgsD$LF18EZ}Et{#er4L605`x{T`mmaD|%4Ar9EPL%`@y;lM|~v+l1098k2W z-;G`$)e&YX%~Ppck7s2u8p>pxpl8%^Oa+o*^fQxrDbyqo&K4Xd zX?MVDi8+KjbpAT~`@}SlDzjG#draah(EbZf_)nKnZvC@F{I7M#2^lnIMfyPr8mdqvq1eN(mpUorB(28^cL-U6sxLc( zC+2Y!LZI2ckn*)%*JciDnKlKdnyraBJhJO!`0ZmW_W3wpD~Pt+p7`wAE!$0f1npB3 zXLIc1@^Nwr1uRpN1?Yg`X!vM|o}p$$*wb0+S?PIm-4VwOQ*E;hZJoL`$pxFQd3g`~ zHa39T;P1o2g)*g4iYsyRf2m?OK^|0+`6GVMly>l7S%h1c$hK7E-&ToAs*cKE_0R+I z;;zG&Q(qWpA7~3vNw@Ck7_xf;VGBgt_~z_AkzCWv!+eeM)1fyuUkXC{`E-4+;r0jP z!TdHV`jqZNgoFI|??dB)(^p*d5&sXp$auv;sf^!6>$KlS1YAk`_ZlnjKB#V4i9QBF+IY)>`CA`$aS^gr|C(`8$AD8#5RHD z(7R!6a-S0WclUclS0)S~^=m?fw(lT4pRQ1{Jg{rE3IiK1=)^Gf-J_JDc$LX9o{TNq zX#KJe?G+VII__I4jFDHFV~yJI#8j;wbDMj8*(X=txy9^Nsr++O`frxSfVkrsD^v`Fm1Ji}X!oe^4`*k4RfeJ_^DQ zNam#{gv$dXgt%|P$BLvSn1&q46$X|sfpASk`Y6Z|ekqOxk(>5SzVb7mLL`3ZZSq^o z(bMCc%;tS=Zp2q)w_d88!r}OvY5dZ?ol#rI=972S`*MO3&PKhaAS$vA_q6#qsN378 z=nio#GkHwbjKi`o30&`B)`ga*-9Kintg*E;YGTRz`jO%@J zqMp3E26cC|xA56nPWFx=7buC3tQ$a{((VlHbC9Z6@eEDP4&^3P>OBpt!IZqS4I*q> z(|c13cc8SJ8lUea=kcT?*RH_-(ZOsRH9$ewnd`WtcxS$H=LS_r?Edb zj+L8-+B(;scw_E}QFT`g;QC@^0MpBQ z)BJy(+KiB6GXV)|@~@8T1%AbEJr~@DS;H;oRk2JNzSy5U9dF(lMQcx{6cjXMoaIsM zp(EVz!b?Kd*{x5x7AN0LY;#!JuhI6r6qZN!dcl{`FIq+W$tdzH`cJl+f_~>#f9J;C zk)lngiYl=@{vrkX8MXwyFMR&L@Acbu-G8SHacv}7zNQe@z~H67BWem2VEF(ngu}lv z3>fGI2^`4L)H&!Xa$SHpmmt7?t8)Jc-U}08C(#gy+3El#WCF0Qz?e!L`(4_6IOs)0 z;4)*-T~R-n7(tBEoFJ=Jl-Uf0#Z^2HcI9K@NUHqR$hQ*2pkvCNQA;Jh@8Enq7)!H3<|#1dKd*LpQYv;00|EfRzrnGl2|?dXO#j#f($7i&V#f@m=Eq8iUqPqA(g za!5OK^xKVhV-?3!2!o{#L0tEg`x9!PvU5om5QV$m#`;3n?bq|qo{*?;GJub=H;1ONP$&1D3>qk}qArGHI& z!{hT83aLXWR&}s^SEYs7v>h+(a*b2*c$7i~fAa_ne=$l5qRDI#ONMwepDF55z4(5hR$P2pFAn0vOAbD`{3jV$EB5k#g6YmO(sgNDudYI2?vf6Vt z9xRoD6{=t>WG@vO9@oV6HPSdPfFZ4>EB5X&l_krDnE;HUgxX4X5I z$RV_nXh(ObI!eK2FjCv4DskF{pIskE4J?bTZkuf`Lpwy#gf@bt4h9!@WDpx`srQgg zZqu)E;ijefY-+1<;Ck6(W+MX0EKlt?#>p+_yYd67Uu`eUFCFt-detv0DmVBnpxSJz|v$bj=cQYN256fHKjg)>4D79dEvBU5^TQ>i8NN5kA^NA^@j3esk(zNaj4zN(XRlbyW^SHZH*K$dh0 zuri4SO$9gi<}6WC@+{ESC3SJ{m3BB5=!R-ekKByI?1F!R>vHQM&#&i$=I*`DkwJUx zG#DI7_chhFQ!>3Drw})jc(9TC;Pidf?pIs1SDajHYHqC{lTjpC~~k1RUcy<5Ks0&y>5#L98I4&nw`Gd8_X5ij%mM zumG7lSgqY$l|xw#VVLgtxAb+q!q~gSfbZFKc38MTR$(uDYWBHq^HkW(d%Sn#^@i>h zmh6bo;4n<)@Vi!{SD$xIU6_reJt~+IQ>p}K1pSS--bVPiO<81O7?WSWKHVk$J6&FR-6dkNyWp&(v@=oAX@v|t)$89Z}~ z{H87wE_uWpK8O0M2G~Q_-eASYi2Fftd=^<~UdkCR5KOC(&R2r2Gbn!0jfZ3&#-6>WO5I%9e`PE&JdT1!2t0rU`m1r;+p`NDV;7v3r`OSK^onPoG%Lp zOoEWzcUJmu+qZy2@*{s;Ljt^s6RiTg1knxV>@(t{ zDzpNX{b-H^A>8_nf&o`l)p-uKkU!vVlHV)`)lsK$lyL+3vkl)@obE9Vm+)<#w(nEw zkKFPRk2FSC5uXiJ(nNY_=zGRPy6)(FkVp&vqYx$9$}ky>uYGXRsH6TR*<&T~9>`K=<+M)vIJ z(Zm^$=xl^Mcx>Cw+4bQ=?G;r|x=vf_6UYi8>?-yEG1aY2WRvfea&pCw@t{_4=Z}5b z43c>#{XKU&wVT1a$KWi68=%tsF$OOqGJ2BCs}>DhLM@*IJ$Z&7%<2Hek4N7MAP$j? zDR}c|pvlf;u)=|TpwA3+b{7zr8x6xdoy}j}%pxmqB?Zt3o{YFTa)R3Fd|nckotvoF zDnl|);`lNhv|ZXlN7Af2`iI<}Ko1KfL~JCe9Zs*uh{*F+cR%d{5 zjMJf+8}L4(V=1ym+1NcjITq^n5h?CN+=fg(hQ({K_>%C^8_Bw0{G|KGxD_Oe+zZPP zicb4}Gs1Dq7W=9Gt#C2av-@SY(E5^3h3<~(Nr<7#YR&18)Y|L90VwIHJu3c^7b3&$}l zD#T`M^J;ii%wOorB%_W{3n?GsY@op>W3RL%H9Y8_C@_t_^lN5>VB|)-hdeH=-2f^f zqyMpg2=^CP@cBE43^!9I84^U90q^?r*EN6f1XrY(5`+LWqQJ_F2|+QHwV?0v3k`tg z2djMH{7%b&WYFJAw&7l8=$x+GhtK zJ9@1E19?XU)gq%WGy+aY1^Fle-^+Ll2CtAl0M<+)oXji6fTey6JVZH}vyLZ0l=M&_ z6Gtfi1Q(N}Vrkq{QHEz;V6bFOoS=Qwv9@}pkyyIMK3+MeFui!xY^E`v5OlWW9qCX9 ztPSO;QbBROG#5&)-ze0q*~6UR-bFg3glB#6SP-Geuq`1+5>lIQ@l1 z-v$};sP$2ro%9xQJ`Kv`48$0}2er+~^FJT*jI46&GKwgjpgnri+xylleCFi`Pp>_J z%5RROsHD(#_P~ZD6fcJsc85siRx$Ci0o@uleH9MmMjw^-$_R9&msLc7;JJxYmjTUy z&h`xs3X{r~4)10&%_H(M)<5Ah4ho#$_Ib(!!Icm5(+>qcJ=YJ{&|{zA%YOaW_v{(MO)|o8&C-PTHKCDU>fT~?S5mE&l*UT3fQEN{OnfXH$=m^gq{zio5wD52e z#8%MBic9!L-Wq)>S`R?)tw9>>-3};yRpR}ane_kGe`iT@bxOp z*0<$?J=MUX{EU#X1F|)^k}-x-NCaAa)N%ua=cs3EawwNSd~+&J6+D}Z8=mt{#8$?~ zqD87?4l3cx^{jo}Ra8c*<#)uUd2dGp_b)E(6=`nZS@7a4@@T*1ax$lYhm;@;=RT8T z7zA>B7_jtu8M2DV15*0CO*Bky=Eb|e+eXvi`46`QgGnwZhGZ}JF6wLQuTzu)o$&d` zl&_`X$rk-UupIM)XC1G#XW-39D&-Bd_O;@W4Z^4!Xqn z8n&=<)icJyeQr#nAyoX&+H6ruQk?xvByiyM1V&$z; z)sSb|UbXOYUSnM7?vx!7NnTGY#-?Yzw>FIjsNTPK@BWF3tL{}-xgFiU$uENxwD02T z7z@polZWvI0BkDq)gyz&9R5>pX~N^;cGi(Cdq4H~Z@Yagtl<6q zS&Mr}c_R7x!9$0uEC(kU(gj-@WiPhuIH0v`*W1_rsT$AC{9VqUyPEQ`ps!6>k_h4c zq#P>X?k1q@CxCc4Cs7i_^>A9vgaqMjx*JY>4Qz!ezyaIx37EG0>7U$g!r#h~7ZAb#P(cF{Kmupi^bOM z6|x)8-gQ{j9#B0H46I%58|}6|7}_mC#Dm>PqG$O+FCgCB>v#~$Z;)Y+VLAv{3(Rgj zj}8=ZLDT=AcF}uic?i$6G;BwcjE9h`M}72o0OkixtzW{bwx--41xtDC*(I1gRqb9J z6nZRF;5Fgp)fZ&B(md&z-`1mjM%$}J05JSh z(eh(c+k!vl;wRR6x&;Jts8bwkT19jLI#4Z`QDHmBSis)XATX1+R5)b_a1qq-Ab`wZ ze7v}nM23t=w#e!()W@~?sRmW@&ZDuYZ!BjEKR&(&Q-r0qSkzbG+TQy2rWCw-eC}PZ zcVA=3l?tRq8Ov^X|8cir#sU^P(n)2yQguU*TNYU*B;g7oV`I_&AU;eAP9Z%Cd=H|O3vE9^=g^g!&tju+xpM1x0IIcG(*Qz%6%uJ zLjl}x^Fztd!R9SDc9ia@z{jMGWW{6DnV8uyF$ynvR)hWdgu%4MRuO~EG66_wJOtuf z9Y${2z$mFK2uof^`ktRLTYcNJ>=QMgpiwG8tYQcOfxf+lv zHKrGm$hR>6htSGdFf#p76GDDF&1l$YTI_`tb^RrF**pVM|Gx)4&-K3NtHg^u?s^8m z$~_@L@}nj&`Az8aB`%M;Ly`s_y=yrUDsZrO%o%+kgAtpU|X`AiiL)j|+ zYojz+Eo|n&mk$-3g3sjIFLC!@S-;Daot%|;?$Wu+^s~5UHs|rziTGRY*VT2KpUCWB z?M^`r+&VQ>y}wr~ zr<eg*Wmm97a8ScA35ebmaAAoW` zygg|CXY%mwzaZcv|IfkG7xDsvSXf(DEaXN2-2P*5`t2l9fO0wBOCB!!6_8sDECBGq zWfpLSb(n<=`hPqG&V#~*JEMLv@c~tf33 zpqe?pGiL>FlL>v*gU1he1)yMu7HRS|KC|~%ch7#|H?okbc>Ch|lK$}vJFko{6jkY1 zUgi{<_h|+Xe^~pJvOJuzXPblUE2d$jiIE#{SO0SFj(ydsf!5*`os;)f{Y`(eu{Wz%1g{ zZc4e2*I`fWhgYxz;4yA~do;wm=m->{V1kvk+RSp;*HRa&FY8gHt@vTcafknwrj)%FsaH0Y|51lIAI;h_)C+%1>dIECPXmF2R+jLvY)Ad2;xT8_N*|j_4rbSy^ zsmknYE)(QGo3T~ZW0ay)AoYXsw)`qq+9D#x?MZo>Qx)6XWeABRk`Gd_SrJKowA@Es zmFo64Pknq^@vJI!Ow&&z!Yd);)z80_wk(v$kL$W{N?bC`9{e)q8vQZb?8=M1XRbcJ zntb(|Pp?r20-J{+( zw6Jj>Z$@xR{PXD=Z+@@r5>6O1NNKz}sNP$nxnUle03P0YWIyD~4YvfP&dxw{xxxKG zB-JBzH%iNu4wnHC=luY{J3O%J6dXzZY8x+J+h@0<

{>`jBnk)Ji|4%m^^6RF z#-o<~{eeMH!64yxM+Wh)|HA``Fbjm!H0bZs-z)L|KTGcyj8M1=#@kjwMBALjZqN3p zr6RTVxonMjwrfXdARw7vG7@9$J7rt!7+0emS)h{5PDfC=CC;ll{z)CwnkibGuy$4?ckq9Dl;xQU$r+Evtr9@r7f*Y|IjT>hE!*H zPJ*LCbaJk#oq^qs9QQ;5ZL5tPBvsSKlmQYyN_n@W1o? zf92xAe?^(&pRO_Tq8_cIT2grVVFqZz@<> zXA6udulL&Vtg}}Gjo6N_z|Nylu3tNgQ|in*!dEQr$@Pid@0RbAa!B`DsZ*&#lhPK~ zn0&L)4O>72x#s0y_?P;=Zpz-joy4YdXZ3C_GI@%=9@4DW*iG*+&JK3urKW__#;ec& zWE9ucx1X(P;#v7VFCdE^PjwLAq}qfQw=Nk!^X{FON6YeTSwX&5K}zc}fS%4kZbeWI zD%HJ*vKZ9lPJ_*#o;&lU>eAMIB}=2p9Pd7F(vCI}y3h~ROO`YD<_stjeT915<=I?} z`d3SNcBsL|K3JYS)u;Zn#=a=vymAQL2vA!_>SeC4NU3DpEb1mFp<=zu3lm(Fnc4GK zpa75G^~%q^@yW-vuUvJi70*=Ybg-x%C0~;Rj#||4wiOUM@?)xP0480#E+;7Gh}G;#EJWWFWit`{--0I#Aa!g$Kpx+he;v+|CvKX~7BH{k&sDWWmD|7cMTHr(cPNML|xqyK+mTO7g*yw7Lq{=B&ZLi=` zH70?y%>lTku`tRLUmjbkbps|T-0-*^RwRATD@^%TjXX)jz*?8Q4PE(FiSR~3 z6+>Nwxd)LOd#VLh7GG+60JRzy!{Ds%tWj4H>7%C}iPzriTOSv<^K8?@wT(7PdvoNk ztF67!NsB9siS_k7R~#qsKX|Xy>GqEwim`9mWs~nqT<3yQjkx-GX=`x#wKsDj^_93C;hx2u{>wRZ zvP*cLJz^C+RLtwCyD(Sv$(SKSOyXjG3ar_~Df2a94l7IenWO|!2X`aia=$RMmQy0~ zZOEX`CDOR72*DU;Ow2vobx@tYtDXBUzE|R%3P~@w&8^1 zb6vM{=Fv)ykB`O2+J%nWJ>C(kcBlkeTj%Pof%jr|9ISUM*jq7LwZ-OBmM%Df$>I~` zSVS<@$M1{D`SVpcHOIVpQgvLW1#6{#b?9uCgP^#;HvEKUWhEON*pyGL;qUgqd-tvV zwCSl&lfSL4Ps`@}x4pCI53f2WeY%^DwNAGbD7bBqzT)h3`OvWOGv5PyAv3GHv|#L@kH7MJgYc^Q z>?JrpD*9@VRR!GM8IrbEWW>)RT(+pJd|ejE6LPUJHDN_#YNx)iJ;z?&8}AK^-#Ra&8n!%{!Slt` zfD0QfX~p_#$5E?{(eWDVuIrqdUD4;!W*q+diV@rX{zO#me-LJf2HlLifd3qne4MW| zAiy%yl>PcQK)KX`wOda<;(bXZ85Hi!=iBdjTv;BwF$tFUUfzvNG?R)qGQi;Y+Lz7u zoB&b0_tvBO)A9YK!>uWvV7G_~O9KUwIX3ONJ#-E7aZzxjjrXI+)ocTEmpq^G$BgBq z-BB}RRc4Q~^NEf1^EL^UC`EAWo5>PZR#;5U5*oCZ{9qqn9ZRR_nPk`<@;kb%eWani z3|Y)}8VN0N1$(W%jZN(eOyV;x=o!^6gU$Uh9}|Tr+sKQ^P7I zMLQt}qjcGYd6c(dp3nM_YW;4|Hi>8t`bFTai6g8MK;ssi~j) z$-2u)AXI;~Eme}h|1Dd&y^dU2)(PJe|#(KlsS+z&CZyqhR z&elq3IO(R_x;~jzeI`dwDWNQ(=y`#yhVMW5*diamr;s3Cgyk5Ca|1;i^87F05<+On zY6kK3_7h)^U+rPh&C>@}UQD?-cF+D0iFZC^^o!+MfBb6mUHS*#j>D?{9RE>50Oj$}g++Gu0M0o684V;}bMI!4q`bKKvrnXZx_9sv=BD);r zPKA0))o#*;BKsmtoVhWVVYXg|bv-L6A@CGX4Ur4AeqB~WdO>TjIZj0x@CIG8q6)}E z3@MS)kOS%$qxUiK< z8)wMUrsyrlczqo5MfLs9qH6)M)7-77_Fiidgu`|IxVXVVQ@GL8C(=jOI)tq^a^}!v z1ODxVf@8HCU!ID;wUyQ2k2Hu4w=3IUXY}A&(eRGq7^-e(?$lUAdWy#rw^ID)ckv0t z652d%U60HS>s_e*ZGmN{IQ#PeJ1=ujWi&VSBBwd?;r#Q3lMlUezm$9}A9BB3 zDstdU#ltAbY1S`vI-c?tvu?nt=TzDKie{|hXl8X8t(LNSpk_Ysbs5#Ke>*?w3fI7< zUSlKA;RSzlHV2KEfY(qaC&c_kIn$OCL4wGD*~*>LpsCX`)8mX%Tyd3<%=CS zAKeSwRH=@N^hbb1L#^kxoN|}Z&As{2i2jgex-L}eXO5;VS39l#s4MSH&8i1&w7AmC zOssx!N;tH;alWN7l|(o;(&tS+?mu5} zokArD6i2K~pcc|Rs1KW82U{!aB#a``*Krd#_caN%`JWD&kN5{<_LWiK_39@JP=PjR6 z{nfl*s_eX4G!{@UCB3bV)3vg?!du5t>24?0+tn^e&e?AJNU4u=Xi4W;#{%1?bGUR1 zQDUkTGX3L&=73g}OV?M&URXQ+D8=q;^4V>NE)O3nX{XvA-F`E}uDtQs_N}+I6YG!a z9o0n>oNfL`AL?^Iz3Xph^Zrx)N{~D4h9wfxYsj+9VGoZ_en_bO({4rPe+JMk;`7O7SBICW=>f9T+TVB4-v^Zs9I^&v{AfPB^Qw}j zjRF$#x{S+koX1oSTACo=KQ@Dkhovd7m0rtGtaM9Z~hE`^i`eSKUtv9d}w%k;OZ z%Xz7$<|Z|8Nv;3vgFI^hM^1wHY1*71+}j6P{m?l}TQi1VYvhGY%6oITVzyLy|cQVLQ0wN+H5dvAI zgw85WX&HnN=^{-jiI4y*h)73JLXuIbl1O`m5Z{|U=Y4-W$~iOVocZm$dp`R|G)@Nc zJkNb!<^EpR_5IE_dxu{yYe;IAg!#J3a55X1-SS-9_#s5ofhC3rB_`Ar%JOF}>_1EL zl@a46OevQ`p|sF^z4d*!1foGcFM_RKJ>SpMF1)Te_L`WuTs5!f?8aHSwegsV-UUUq zjYX2nH&X3J%4J{RoOJcx=pW(OC#&F4Y`vYmG|8+m`xL$=?hy3YpY2npy3d%IEMNp( zA?|Q?d{MVhm)RR#bXmffW17t*Ka-X)L2Rzc~Ld^GBEd5(7hB%ho zw&qHVLfn#wV#9Yr1XJ!qY}5H1<`{%G=gP;_El4;)<4;Di-z2{!u|>Uq@(T;Sae#;9 zzR8MN?xubVb)V&?MkA){!g~d9KXb2Vryx4CQhXiC+zXdsRbzGW9j)#xHsN-rgoBfo z&cgmz9y%E_eb-|p$If97asbU!CUg)IgK9SNBxcRZ^x+ zvP*uY`Jet$bI>a&1BT!_W~y#iIsSB5UMTKq*uq!SpSE4(qB_cmkOP&I17tjS=KXa- zkWu986)I%Sw{N9JH`)Wf2GBEm$rt~UI0jyvdOmGMb>BxKrn6&+iFf3W{3yHye;}KlWYHS3sk?k7ZJ1xjz%PQ3QOmuQl8|I_z@b!FDy6w zznoubo19;%8~plB&aZ7BN)S zbnb-J7PGw;1mt(ly>d=+Vm>=Hr|)T`p@vW!WbUpmCuP08o@wp)TrF25Q(m!sk}Fy? zWTJf`&(ShHU0&gG@N^gQ82%y2k8`hi6&WeC~TLVyUv!GT^Fmed^KsRi?z9(PCsR-g4G*|*b3O zKsJ;#|MF_*Cbn^?e+s}ka@)rLz-1)!EK5PhqgZg>nT|D?mI&Q7ds?b!H^-j2vjQ{O zyTdU2r_pgo$ZNedn;ac^`1LqO(&>5r#3}B(#LI66?+sn9(}SBV!+-gFEjMxqz%K3* z_|i2f{-qDR^#`A}*?gd`?FK~T=31TLvk5fu8t&E?mnXKx3P%KhliBHCm?+>L`h|6V zzMQmwfYp5Z<<8tU5o8%V5SAw(Qn3 zDYOULx!O)Vq+BZ`4Kdnbm8o1~lY!=dg4vOQUJ_1=t4rMxx!-pYN~8EYu&d*1U~(9zx~_n^MCz{erb>5{XBh6WC2qd z>6C*Wz66jVhB%aE#YH6o|Kc+M1)&C)cTGO*3--B$L!PcjGbjrA{J8rYx7~TBODFHv zdndP9c7($*gxJ%02iPav0}nh?R^ZUsf$3$uTgV%c-}!`5sDT_t$HYF)N)*f7D?rrE zM@9t-t$^C}ROzsox+2)Cd|1v|D2KDw`$J#dc()wasHC`?X4I@JnIRjyvW9i!lI z-I5tZYk_^o0a+FSNOr z=%l43@706ZV94DTxgI`5VV{$cgJH2{Y-jTzI#B?pSL_ohSKH5%E(7tA%-tk9-8Djx zo4qU1W~qB4QrpKm6PiUg2&Eb$t8fkh-)3?s>O6N}o|voVm+{cP2D`nD z|5XduyK|5K_RdI6u2ESb&k~e-q^81_mlmf1tc+4^MMuNx$WglD;_st8{Johu3p;)D zg&{(yKj@a$3CDJK<|{X4StZ&w4lYH=4}P9}{mZ@o2kt$XD%1?Wk2OOL7mqCGAVshZ z?UAyBfU}}^|MZv!C^IhWox>{Cy27O3LOm7O8^Jk9AxIs}kVMaWm|MLMhcvz!4slNG z39=qit)$%k(lP!rG?kJ5MC&hu^jZRjz~}7fh1i&<9&BvPbjBTuH9 zad#H@V|F&k#}>bcl;i2w^lSKE`|z~cvJ~@h+9_s!A$gf031u%hKF*@c_0#!upl&%; z{MXUVgKRWEE@6%FEAFUpU473r7B_t$o%Ga9?U_%1Vs36xfoZ0K*mURJ`hstbgj)*5 zYPG?XsZyTl<&5)-g0KwV;gtg_3aq4kBDu3R8NP`^QLXR9PTujgDEgUgAY_yQ!+aPZ z9~hJWSF$JkuVnB0e3U&-FTlD&VO{Qmw(3|AsbVBYw? zF9lIMqHDqlrHy$JSbpZJtz%T40$$XY!O6p34cG~pIX80cN0oqH!1s?houfS0a%@>E zax|>a93KcyQlY$KxBj95GTlDIfh}O8aLqsIs!mEVByd;iU+9Li@nXJ>$aZOY3oeCF zg+}RTaM<(@JaOo3nG;sM)zWS1^y%TqgA|Te3838wy*6ezTtf!skL#@Q$05h-oGVbq z{Sn5WCyf87*vyyC{a?w}e?Qq$!ku~qJz9keUy4*}WonBWb9?Ftw5t7BW8=r1WnyBp zfF_tZ@Ew>9i;aq46J;3FVR>0}Jya)O+@}hmr*Bq)q=iM2ByLHQmMH}#VHqZW4^%7k zoWlO3BR>xwJwVoeUNn|qqHR-h!s6<~RkF6})zI{!asLg$-6v^%h39h0j$a^IB+0t9 zTr$U;%N08^dod6J^nk^k5<(P5%B<=fCrD0dxg_~FHuj~z2Cmz}^78(c3{0GZo`C-s6v zg$g$jV>}^eE_>n@^N#)z-!TE6+}i5=4$v%U-^cF*e>rg~3pUD_jGI((WexOvYVEju z;&Pe4aVrcR<*Z*w$X6d@1|sd-N=*?Z$L&hoF4udSiA^&LSE#Yf%$l+$i`+(X!bh4`5%v^HaWB&A0)`su6CC4bM@~BQhjKfR&f_SqX@v$6nocJM}h$g9=Mi{bdT389Mul-eDDT(@RZHW+@GZ*XZkaKlJfl4%*vK9W7D| zUc1`fO^wNZN5g;f8q`E~QnvZ#pL)zi(FD;QSu%2iBkjamxkQq$vL+!?4ySQjYF1jx zu)hDY%Cgiz{TS44qqMd*bOqt#%nY z))?lX=dR(x_omiKZ?ue((V@D}0}p=x!N>h!>Br_pm*MM|9zZS@qJjyeZ~yqQ-iIqD zpxN1O%}$`xJLT$kdDGQNh) zI*5R0@)Ey~{}e0@`40ojy>pCtp@*XzO>@Z0>#F1WH1Cxv#ol#g%BO9zXR@aX?efBG z%KEeP6b6}gxfRD3txLqU%re1r!6}P=Q_~fUo{;s9B$}6&uAF;R$@~NCobp~Ti3VBI z$PsXzCh?%}@_VD=IP?$}FwjqSf|a zC{gG$H8tr2cf{iPhH9^kTibID9?UmGJC-N32}2PVQklMEXNs@2M_7 z?GE*uR`fU6W|0KQ=&H)&CpbU|fccUC83DHwhTRAq>OUu#W9@zqq}x~32)5UUIE z&Ug`dFF~o!onP_>za$QnI;vBK?X7n!8gHz#a%Qi-dHZvNrc%YVxn)$(^M~iFjz3+zG(N^XeRN$_ zsnZJyZoo~eBdcL8Q=(FSbR9ikO6eY3S3zOsX08TlU$uA+^3~sRJ0I8W`j>jPx1ptV zzbe2C>&V~GSQuMaxdbK_CM%BgGt4;|sW*6GKp|6!qRsIn#?G+`M)e$W@-Z$Iyu1lN zJ~Tf{4`3~b=~sJW$M~g}H+m=CfQ(dt3uwp&t?xqMmkLEUALV9&Hk=d82#J1%8D}9@ zqsMGgvsFlJMkka|Yj$9AK*L!Ilo6psy3Em*+5vz6iuZN%p$^V^p z&4S5HRNy4!g;Dg&8uakJ-9icMLmDL)NV=Edvs#jTl9y=8Y0`PQ!yA4Al3A6$9}2^_ z*y{g*NmhA$VUyky_%F>|UlY2{VRVlCJEP|w6r1>`|HJjliHqzx{Y(B-P}O(+O$@4E zuCn;c-ouzXptp4FSW2KT2YMEaKS zdolK7cH}~+lbQTFBd?CMQWnS=Mjd+XvnEGmo5TJRu8i|vck_jhO62e0?n|!pqa5Ob z-iJ)|I2Y z3oiis*1pc~2MeHE*9&J}VW(&(ep-ZCw+}jai#x?!qDeZ5PuZnoOobhu8T#7Hv=x=u zldUv1YV%IG7aZ>twc`s3TNSiA;vSU=#67Rx-$l02jzy=kF3p}SxbtRorj`?O+&cC; zsDn6M@`8)o3*2E=+dSxn+fJ5x9ta!sc{@spd}q+W9qB;Mryjz*6BcEwfIY(PU#-J&npRj1RquQpuDT-BsMxXCO6c^>#G{fRSXf@drq z)TT%|D@rLkT&%CHtxr%4_rn&(9_ZJwl`JdHcb5FN*%0S{{`)KhX5d*6OoL?Swv6&L z+ANt^Sv8U^)J(u=O4v28DhvWhY zv>!QvWhabx#gdGK3kWvT;m=Q{Q~rq!x@@cLg!(^=w3Nt=oTV1^9|i%_?`uEPf%4!U zZ&v4AJS#v3XFXKAZWgYLVxd!%E0JD)O#ufXK7UNBve}c>6kY{`y552lRf4OTeFD3k zBA0!pJDEEVcC--DLB+Uh|mfffU?=_btqp(tuzC6if&tBgg|O{tM8R?kLs#U zYxTZ^W!LDERp@=G@h*XG^)T(XXxhh2*LWJ$&on0NLIM4NlVeoJaMyHSN5_G^f|q(F zQ=VAT*S2zngY5}suO{GaSDW35&o3~>#%R#$* z-;z19BOCGO70{i!(maTKpsc%xB`xJLg41RpfSVtnO(>7(DhiF^44BlHRL4H$5TUU> z9rXjo<&F%jHGlseI4JaXP^7tUUO`3RjE~cQE|LK{Ydqlgu#-b7!#{1iz3WAM#qYF&N4-=f+ur?WN`E0$3QzF z;k=87Gc0n0_EO>Wm&5J`YTeaCn8}$7$&0m1vpFL$|FhxrvWZL|k#&BmPU>u6|Y{e|!W8U_Vc{#OE48BIFb1m3MEd zF(f6m&}Zdzwp&`!^tH^j$h)NJ?1<)TnXqel?wCWT>+Me4J!tpGVEo1GR))F8d)113 zN>%O6b?a4tX+UFl;#GVH$amgqU`)$fX7am|m26J*7m-3NaxbQzAW4S=jI?n`2i>Pp z8qaFxEIh3gD)lLn30U%1(IrWx8^yAd9If+gq1e_*ww+aqsGw=mQGLHkpG)_!7iU22EQ8o zRvnG8TjcRu9q7XI#PGinO5M`*j&HFE-Ut82N*LCAi(F}I2Qku$uZhem#=wYkO%)iR zS$4Oa=df{0*PPv(5LQpb1bCM4%((4!opU{*{%jWkAlGJP;5W+?ubZKR&3Y(Sq za$T?u^Z{e+L%*>y*N;$F@X0$#vNA3aKd|6bTQOaDq&cddqd8`h$)Sqa3e=sjhH1EV|_O7lZaYISFw32fqg}O5z z4(061`O!^Xq-IVbz-)rPc*bl{;f}ZG4)& zc4M0xM58)b|I8^uW!2{=@%-NZS%Lsik^c)v@#9;hGNW6ZzqW)~Y!_m}M&insky5ym z+|IawW=9s|YanZ6r>{7qR4a|N<`QUl85cjziEp|43dvYA<364m35{{ePi4bnHLuxS z8_pW5=%hL7289$(fgxWFzr%BN+=lt<_wheEVI}E0ryo~BL3Gd!zKcv~cCN(Q!D}J# zJ8L3q?m5lCYbBHYi&GtHC>%2HI|+R_$2%E!hTS9jJ=dbigKKaO@}E2-Eowzz8NN*| z3uG7WEslDIK}lM==i2&;*X(umu`h74Bpo;OP!lh)F57*ZSvs2y&l$tM;8|(7QQw@uMvJ^j|Ge_jhB`P7tYhbuH0E{M`nCKom0zlGPZ;a(A3I(# zU%^T_;PFGBjay~*^-C^CxZ>P8H4&E~GHSC;D#I~+NG}5hx)@0&rZah3?Z>T6b!He< zF-+4_wEld|UGLG{t|D8P2%M@I*JArF>w~uI=gnFtuiWi`3r4kel#>q0!7>gQ#Y$U~ z7PPvo{+Xe*sxN>FuTR_lXE@mZ$oT#PK;@qSY@kGP^RtRU^kltDeK%0<&1FR4{irX4 zo<#2FmJersfEwB;0$iQQr-9hC)_f`M(T=g_1SV>KCqRIuJ1eoF=UeLf5r5=XC0g;H zGjYb{dl-Kl#GN5eQ|nT1AlAc^ubC}~@b*G)HVSuq+LoYeUOJV@7@bhxxKmz%e4vXc z^FDNNzGPt&;7PcO9)%B!gntKj^qNhqhE2&pF zLt%I&)7Aqmc%t#ptCXa)wNAZB+zwp}5z-}p#LeFHla74*jIIEB3gT-1b`93tcoc@s z7OHUcIN{}Jc>enjBbI%cJ8R`?P?t#rEj)oJ$cu>hHzA-}zBcqXqB;P-Aj}PTe=bo2 zdA|M?jT-cp01_CQ`(4GHR;XJ5!T`koUl-l};S4NtPy2lbUm`3RB!f=#b*lt@g;7im zP;yea#mtj;hSpblqwwE0pOvJK4*=ZwE1W(M4FJ1oN#_;*>-nms`7?Io7>=)?&VqCJ zy#B07zh2kxF2wZv*Q(_J6$TLK45D%}ec+3m`Z2c~sJvujo@}-NZ}Xo&S1f$mcJzXP z;qUbSr~}zZ{I`*ZXRi3UAt74;Tk7;wBssa(SFnY)V?F3&d6c_5+J|201WT?BXN89d zCTZF?G^jZlD~xvrhK8InI`$|d_YtJYiCwhj)YpXqVUd>Mnn^!tQ8SKRMc`z>UQ`K$ zJkRN&xk3RJoH|~kvnw{TleT((L`SwbO_@Z=xYC1&zV<<+vlt)*HGcq8R-d-ea8arFJQ^WzD67n0OjW6v{E?lH((#0q35+8fSF{zao%`=-uT5YlyE!&gGr+ zcQ)mBj#MqJCtIKAKO0h!9|S|k)vjk(l+RtSQf_XFmoXaowZ~BD;G!|2#95M+8o)g) zv@l(=EjgoA7iMM}fK`p{SiYK6+$^p0(aqH2?!1;mN4gEcST6#i!k)G{* z{HJXn>{h|NDws(9Y(u=`KWo)sTP0RmOqV(|4sp|eWMwCk48*PK6jV+;YVVIebn%t# zy}9dU(T^f8WE`^C>6m%2OEh+mPRHAWZ?_BS_y&@7Wze}7t4EdgmJF2W*u041AYtP+Gq1}F= zjXO&Ud3KGI2kV+dWGrPnFOZubFF#iCT}$E|DCOa4EupmR%+bppX2iL9yVA@|WK?S8*WrO{X*^Vx~F zw#PfP-Bh*HRdTYRPT?Q|C+U+zkhhn9{=$Wfh0S3oT; zGznjm#QUZWm`2==k~aMbp^%kE^h=fLfka72oL1Q>S)rp!oY2 z4moa0MNTFP?Tbh>hqQMr5GX^OaWKHz?7ET4+7*Df4xlUrJ|mVHEFJWHZ5^0*_Q3;R z^n$usz!%1^0Lb{AnUlUCS0zglh-aDvO-3j_;k?HEVZeKUha#J}hhFEV^h5%gyn1}x z+A<}r*ctR#Rc7G>A~*>^(zPd|(xiZ=*jINZyofVV$efiz0{8dXmee7Hr6!K5_DfDKEEsnZwhF>IAfjIx!7kuVq zQ@ykCFTBuTN4zrrv`w!CPbyhR zm`|QB?;m#^b7@y@>1lpwpb;STkO;o|Kfl7X!n;qkx+SwrPnnylD$xQ}% zEM|Jq+W7*BrES48-Z)jOydMD5ZEtjtcH5QgH$WgeFej<-c*8*>lj6K=-&Ky@85a6U zGQ7u%4<8#;{dq_k z_LuP)q3~;~fzL+NC0m$PiJ+;6ckrGg)~^*5upy}kYMCfWUYS8J%@;g z@59%r)fgvq>$tNNx(@B?>h|j6e&ctqU-bs5Oc&o8AE*8@*rh^d8bTj8W8YI}2H&Wh z8Qp1pC0)_;LWYiMjJCmv3Q3Ebfsq}8Uh!=iOo@_?7Zz#*uZ;qjXf~GMiln|OQ011CowK)AdZl1c8>*S4{o}acs z{&f7}_{f^m@`im9eky{7gyP>4H(;PMzzm%kDT8x^M46jHu0uR|`A)qcH|_|~acxJ7 z2KPeV_|!Eb@9>0H&8ECutAxyOW* zc^i-M1IiCC_+NpYiU(acM?P(v2hu&yGiz~DELRm(puKtf-IF!@8_Y(aW7$iFh!(fo z-Y>GHvw2Do27uPW%d-*k=NqW~%dRT?iFKyfX?^+Zb(b^)$iC3`+Nue&#h5mHIuZnj z&)jyn?f^gP6v$alvydO>fo-5lxv3jMkHDEmSa$%FxKZe7KM-uUxHcdr_oYK|EBxXs zJ_|xJy`b;sr)N~)$seWi!#AI)^-MG95i)oWDm-))_;hLjJo}HKUpj!oFYR^&#Mxg) zIrwLO{|h%i_*=a^#M8WQ+Bn>R zX9kElIL*3Ajzr31C!`G=DJOFdG^02JH2C)Sh#t}NT$vl;0g}IVrQcr}EzR)hm5iqi zlh0X|SY+&#J+C)=_0hQyS?hxd?~=8i7eg|iGhk|&#{gQ>BwhA6%W&KgQB_C@a+n;2ebbqWTl%)Vx6wv_9U^(PVyn(*DS zwOpge$YfpPfJrHI+}JA&Jmr#;Mb&>}Wh_y9QfO@&Cr6u)U0KSK{nqZuaG6!!foaq9 zQrgLTr3x2JbG@cZx`Y$U6f(4DP2pI@ka4ojLm(bS zm#s%i#k>gV5$PWRv?T?+?Vq-t`?L*oP8ojMHs<_kTb{BHq)BgdaRa){vb{H!s$95bmQ~5+O&nI+75bd>C_uCB7;2R3amXdfS$T{R$q+*BPZ4c2=O}^ z@Fjm#yUv|QlqOhe+``gA)aenYH=M>H#F<;6CEX!cR1i|r(fOXQX+L1`Aljtv@{K$S zdQ>?LEaTV^;sJ)Bb^BNY0qEN;q^_MNv+~Znpk0%V>7i?(tvP-bS0Pv5?7Y7;4Zdl7 zBneAiYD1lR&n#N){bgt<{NefMwHW{M!hrF97T8B#z9lXl%mQgvgD~iD3;>Su^>0iz`Zz5r zJbzYzIPQvu9-D_=CFPX4Oib1-Drz zwg%^ZS`ABNl4JD+UioFq-DT;0y)vQttBFw@v)WdnFJD!ZP+<{GvdU99V0tHf_|28* z8Pj5Q@m^S9p7FQGJBAJ^1O-{eS#<^F8for`d%oyWBNf|SI@r#9aQ&KDLbn+AeG+F$ z?Lg_H@>NaSY4;L4dRK~!Mu}`f-d^XD`IG6lCL@KoF~ldYPvK)^PHqjC51q8#_9+TwxpR4EQaV@55G zK6tX$uXoQOLnjSTpRg892&qO;9HHyn@JSQ_)Ro8WIl06`%RS+pXz^gYIL>?k$;{&; zXYd>XmemU+&Z*xxV1wqI0$Tr~iql)Eik;X80dR2+zu)Y78OY3c*{|?4_xv=QEla8b zeg8BANPr*nX&Y$M1c_R0!>4UJPJNt!_~1vI>egn&?bB`ov9mz6TnF{#rhE87}1Ta!uefc*b`9 z^PC{`w+77r-bw5?9gDK?TRjTomIfV``q?c3^Z5Ppp2sL5o*5*}R7TOmMq(l*ct3ES z*RZ9SrPwAr;Bn_7xIpcAkY`VO%>q*Q52-}&sj#+wEE$&DVE;ASl5)r7 zt?Mg|e2^r6c4?pGOXnYaOd?rarN4QYCogYtwX5v0_0`m4dD^-|kF?KroeIP}qS%K7 zb4oI}hQ6aX!%HL4r6a9fMVyS8E0;ZVMjeMq3gTo!iOQ*<0)<*{9fYifWe`c*I_-)- z@@_Mng?gFFd`s4^n-sbcsmM896XKzg6;y^ruE>K5P@V<*d_HUVy}wTQhU8>&#^A8J ztD~b!H|AJHfNVRdy!YVk2|3gc|Gj0m>1*?Nz_FRK@0zkUud_(8c1jn$)?^urIZ!-b zR<}YKdw1ihR-)2R4<283Z+#glaVmXSYJ020+`nt=!jmuqRyp?R>6e$9u8q7Q5{QzN zZ=mpYhIAc%*Hdn<%SdwwP!Z(X(_gFe4>H(%GQd|uQAn3Oj^A6oyr7?U# z?QwxHp~COve$$W*U{+2BK7e+mao^*6PEMfe@WnB-0+8BenI+Qk62~5M^fM;0mnq+2 zYNq+}14R#-nxRfF>K=WVGm;(=#xNOBURY|eH={OCAVa~___vgiV=wsPQ)788{n!9Y z&T=yGr_a_K^Cd_y`!DOtih4kqQZ8o%t2E}N3D_gZYmDqu#8LhKMr|&bZbF$OVWm@O5)E+4rg=W9G z^Xjy#U9qZQRQE#{I|p)Vus5L~uHClX`*CBHnV@OCoXr(3$wbL!>f&n@Cb}qfI|rYn z#NRoc#yieM5h%x8d?xl#vdkcNV3ADuc4XX|7m1TsF@KpSPDbH5v#k?qb^WT%U-<dC(r@cB$Ud0 zbxl(|`iV8}(RuOnp8Mpxnei!m_7%hwx?vqy3Vns9*v31#))ny;A9`uMiHxstdZ5rY zMveX%dROT;p#zl_LS?MWcR?T40&uI=APGCuDS-#7iqH`njd*b&a^Kl-=0Y9lvkRpy zNa8)9o6bFMc*vC6zk;Q=@QZq;?iEQN#s;n{sqD(fc)CE`gr> z>3#>-37kg_I)*5yOl0Y|1QbnYuCBS2kr?9)+>zK$`Xbuzwhw;ylE1~o^d_zz*3tXo zGZd=o%gm7akBWQsZGouz0XCpt)Gj`Qa|*w>Ki`NiffAK1!$R$raU8JO{Q@xh>{M|7 z3uK09%Z9JPuk`YdTnB#LC?9~gPu}xodEXA|I+Gwi*z^JPM27U#wNscd)nt%IgEPvi zzH;Bv(=^Kj*E43^V~m|>$ALM|REMF$+x`73QlaM7mPSbx^MA?OW671D>nz9CBjGcQ zuX*;R*!NQNsy2xojj3}eE@id7+BXd5WO#2z4Z8hqGO4i(?Zcg35uOh93sccpdRS{_ za@g7DT!i|sMRs?koeG$e-s9OBo^iJ`QC21_F&o=!`CbF%_a58YFWi3_d7)wH#o?oqv7j|r5)FEF&#-k2aRxOS*2i~cB>R+a-7ZJkEK`JkN)q8gaKbh z!X?TVc=WHmWmd_%Gq~ynra^BrbkylAc?-dFwlj|!Z%^H?4E;6y zq0qX+=dWDTk5t8YW*qX(+P8sW@54`l|)$Ep$xVm{2K}oZ-<-QA^Bok@&8>f~-x_ZS&>J-G@7tSl%#2gRO%hGt| z5ei!L3p!Jtojm9%knpT}RF}G&3=0rVq4%|2u+FLdZuX+QMRx9(uiDk-{CM@2dlW46 zhTAs4WJK}5>t0v)iCoBsa6=sj+}PO2~8 z1yy0I42iTcx5tH8noSMy507fi&;O3U3)M^acDyV#OBoP1-nf~hz*2ULO(PC}ywdl! zOzI+abT;xWE|pmm`DvT{GcULAt`ytyA4K?RKB-#v+ir01?$x&ked{h6uP|!5O4iT& zpYd8)-wwy^J35Lo#XZbgXi0ssWSlfQ1(?@y8884SsD zbtN!GX7|ZAkM%bzNBFb5dt}C49<+=EFYGk0oPkN?XJ;0cJH2$6${y;-N8@~<2#k(_ z=XDlZykjLSWObY`&C`Pj+%rZAf@oCTum=6{2oO1RZigvXyje-a7yD(7h4k>8q8lZu z?#=r723L5SH8)LVdS`an9#*35IA~ciS7zkUxZ9@mCDqeXC%%o8hP!QQXFj@A8W^zK zvLvz4KK@Zy#-*L|GY&Jh>gDy~C$Y~R&1UXAG7}*Y=pQ<)R>ad4K6IdNKdl+MUv+{4 z4RO}`gJZiE=@iA}xuw~K2HqJcoGZk-mMjLN5dF$A@j+F%Gn|G54QJ=>d5KTk&W|Y9 z&gMXMyMmR`hQq^y(@xK`u3!7T?iHopZI4*oyZh(c(N&2*J@#7g=~~u%sqg5d((`h< za2GdVxAjUh4@G;ig0S8F>f^98+|$Xef6$j9(voLCS2~tEuQ@m47=9bfR@*Gi8>5Cb z)}@_IC^bVG6;{tjEC&#JIx~A-BP|COel*KboRu2)&K!IH{Qa22d*#a&Ki}RHcg*Bs zX!201G>aG?DaLUt5G2I)#$PJD{anw8?Gp8bqCKPwFTyP7(N8h3shv6~f-2};2tTu< zE`QO!5sX}rTJKH!Ad+3@YD1^aO2O_fo5@0_lOcz#JMl~} zXoR24U`z7%ecI*?nie91@ohcastqY>hbm8+55O@VZ+7&4CAx%#obtbepKPuINIP|i zkt}~-A?>fePH(@TQd36 zwmQDtv=f1M6v;{F_pahWe{)q7ephf6WRC_n5t}p!Cg_p1n}0CL!j3Z&@DGn|lDSHCn zAA;O3)zl+t3*F_4G8uCt%!oZ5nPE5`UX9z73=9fl2gGKMtO+JjcKHWbaZ>8srKYoV z(x5KDz=4kEpX_f|W0#qm;}G|u-d2V<1&%wK>Q>z!Vy;M&TqDp|p$ox8F=}+Bu0h#M z{YvD4RMyb#8T~_ODKlg|nx={JXCe1i#T`lg!z6uZjpS%mk^MF?Z68-8*T>T;CPUZU z7ImJQH<+g+p;F{8lS`Inb?{s9HOewy)!-g=j5Q9rd; zFAYoOl8eL4LoO6L3!B)+V(uDGlPE16(Msrc2sLR{>3;L^l!ZmIu6d@%czQ>_#Z(%!U-@g zh-}i~p2Kh21%N;TlJQfo`D*ydg%vz#`FQ7=dQ;cipB-`J-39Zbj-Yd+*iWbOMithX z9`!>iJzsigsVp;T%XX2+qCMc zeEnmyVT3lgXg7Oa@@z9#g268kW2u135RhZ^BkVJc*DSBY7#1_jtYfYm-x3Jw-DG1YM86=sDTBuHLcd;j<+2n{;NA`hD|6T8jj>0yMJO3ES3 zSY&GDgwL3L{LvS00o1U{lDt{Br<=}Mq5kA2;yP^yi%t4&Sb1*1Ho|VeZeR(3`deA< z9PTS75;~_VTLfKmHCXqsjGAA|iVI;p{Ht4QGh{LL&xBHra8u){H4<;%3m)Z*pu~L} zJDN6O1d`J%5{UVg*o^lN|^U~g_B4bXt=u_39H02-EbGV)D&fhbJsz+0?GVt zBtremJ!tVeDmvOP>l$we)(G(=!6hv=0LNedY1^nac|#%>a9%_=OM{*#;&SMl0PyAu z*ALK-J(?ZVB>)f{pmIVt1%ekBt1jM4{UXGq{#_!>Z;yh7GuYHMDIlkystBw)0NkL* zx_|~C!ybsIa1#JdQb8Ut)BP*Q!K_j{@;{@!bf0CjMD z63`>W>7~&VnI#&VtyH^1R1@h3+emE#yAVrj*Tjo}d_l@*0`{T~{SCA-(l)#zBQYF; z5(XK`%T?q)eHrNaiQXxYO=H{1r9qYfaZVRe%zYdUgd; z*xD6t9lq=fzu0LFL%%V68E?5!S`rfU$#I~2s^0z6wwoWQ{A+*RtH=jIs5ND+9FS*W z&wx*nAhDYOZ@#qo!Y`eaTe~6r%P)!Zk3cyjUpOZT zn27Z{@-_I2_<sf~q`$>ul7R1fvZmMQJf8hnrWhpGh;v1{|dKnNMk8%656*R=w0=W=b zpuGZEO+ZqCUD)z*r$UYtFcM!F3blXQ7DWXX4jSL{!o|fRP{N>*>k{qLwjFQqym{b) z%K!ge*UHXT8TEQD064x`-E5ui(`o0EN4f=ot7df_4=Ee1@X_&3~@#GfXxi6|)18#6f$ z5Ojxw^FK90O}i1qHgnUJwLO|3$@XSX%LT-^o#d{@8U6I*;1TF>v5o^a+-T_XWJhzE zXQ@^r^vXhhm%!76WM2onsex?M0||Zt(FJxEdA8pU5~y%bJCcQSfBd_*;?>P3c3&U% zpdYOCzipXQm^;up`7pkFdu(O8kJlZapB?4UNo7i>)h-mq-`i+G+-zqBy7i!T?OD-j zXy4Nm5$f^+r^*@Wr0y@`w7)4%W9b>RjiC2w%p;9Q0yO*;>9?kW@NMDTJ*`eLZ&=uH z^b171%2Ju2fzf_Hi4{yKr3_PsSqnjKx#-vQ0c#iUu#8AQ?u<&oM)m#Hl?^kx&ce&h za}4tcHy|$L3_}>(NoTxF3<}+O3z(vOLY=FJE5D;UcRCwv_7$(JL$DB1x$p`im;;SH zNOl_Kxk*$Q&dbLZ?rjX_ypQ})0LwUO`_8t{+&aVFwzMXx)JTJUe1Kpfso2YX6z1?O zRK(lSNL3uj`=(DGzfyNe#cmdfIn9BA7%co$??|#U}kVZnN zKbC!Ax6Xf`!|y*qYQkk~xkceyX6Y*mABa*=V#oFl84-@q%>W#tV1{y-Gm_lw9>{`& zzDOJHWnussQnca7B&s9}5tfMJ*dsqr_>Lg=E2|a`qv=M1I)eLHPitMznO{6J4?kq6 zFzRbjUZdL;xdF3`(Q!1^ov{amipPzKs?nl(PJd3-c=xUG-7c#n+Yw^+kKB(I`y9HO z(e00-%O)SxK7cOCf1?8>*?E9&PDn>A|7h$L2-`(b6*tPNt#V7=?R%NzR6E^aotg#- zby5%y|4pOLo_L@+U;_w`n+_tG2SL6|Uconk&5C@3lY-1h__oG%Bu~SOym5B}yujuR zm_uIVENs3rTQ^&m0f!Cf2L$6h_>s?Hk>Q0=4*?8hX;YXClaM z20=_!7mioMeQZuEUyLhP0bHoPEmt76Ryn|$({ayRhd@9GI-Au|TV4bt_vGhY4bTYB ziPu;!3?z>}_in(Sem-peLe553$?%7^OuxHz)a0`^aOQ z_f;g9TCV}ehCW0@kOg5KWszpVl_Tg?mW2A3W1T^iKI@?|cCE@=BX_uhd+t5MbwmTc zhlk)U&`;>9UB?tbsTVkPBedi*sJ`X#9w}4qv9Lo7PCoA($FATyHeY6BN${dsivsOJ zUo@<}CEK^Ebj)`wGOrV7GQ2DltuLR|Ii?bIou!OqDd&-+0(giYz3XqzvgVEt<98tx z$ETDSrkr+SYSCSaIF{BqaTsO$gV?44K-O}97h4g#awP;~L%0>)`R-u8iVI@-|6%Vv zqngU!wozvsMMXeFI+9TaL8>C53CSn}2ndnh$sj`?Ll)ASE;* z5fWe&sevGfK!VbhM2cGonX`S*hjaeQ`M-0X^}Nq|pR>*v_>i@-vw!7o*L7bv&r#sa zbE6U<&Vc6iL`2k0M7Njrv2&>B*PwS4M$(z#$_L&-tm_YQrG3zqkgOOt5kp@QaWk+Q z{EdnGe@OqU1=+}y2oV9`%2MuSof}K7*krWe%#N0oss0D;9r%?m8e76B;a(R?U1M`y z%c$DAD*mV$$-|$ym5~V}?~7Zs3364-Nv#-P_DuNQNM>}&cN|w=WI+hbCS)}|w-CNj z$L|~c*fkz;?G0)Cfe$cQ|6Rt*TKAwXLBX6EuHK4eqF@{mYJAW%Vp;FP_1v&~L~HA_ zR$)fs)ug^}(}LY<+Cway82V@C`an{l{F>qMh*|1)KzC0Eo^u!DyBwt%PZoI}au6li zJfCW!Bhz*C+oIsJ9=_}ms^y)XB zOP(@ZXk#kdCEQA>hjOT~aG)a=&gf2f6r>e2CDoYY!F3OHS(K@+F9#%TB|ud!IT1Eo zVEG1l4u9j5JY=XPz&^{OK^d$r&iz>s;bB&oVdFnavkvDTQ+)nMW>~R-gMuvyYN!%; z@Tz7~XT=muOx#H_wfBi-YIAow`h|2_fXXX*0kYvWo1~hAKCPt+oDeg=az>SPR-3EW zrhQiW7bQ7E3E%mLKB7I0f4=dLpHgNer9SOgw^OuptTBpN2?n@Mv#NUQZKDg`rM?jQ0cw zDJVuwNm~a3P0(b9ehA!-=kUV9xo#Scak(5h-?2xWRvnR&K=#8Z5Zfs+T+R z&f-Sa=?Yw~P#Jm6FO_nb_w(2~JlS=BCRes&!UW%KCF2Y`X<5cQ!`!IMWDA+Grm&m= z*Abq?=CpW&UfcO%cYm1daP@k-pgXo(xAj`}MEs}NlcOsif~(XJl4xn*cFh7&7*t!qalKpP+xqu>rhD%T7vk862%$gjEQN@u|P3sQQPZZkaX@qIC%#i%}9SB55Jv zZ#>8cKk!T{$0uJqJMSo&+!*<*ZlZ9kF#E)IY)HWGv@_|SDdd6P-W1OP{BmKrzHa&awu%ofH{3m`$=dGIBO)wvE z#s?4dli0fQ-vdRrxR6eH!)D<2jAlJ5h~|n*s9txDl|UuxZy3SBf)h9!Rn{t`g4(rM z%m~pWBfm3IN+`*+7>MjLb|iv`|Mb>X>Q+d`q6%gB)&$Dm-x zX)6W{|G1*jJez&Ow(w+v1-CpUL&u_8Q`%<7_ZW;M^W^?=iyc|y%?-QIQdV(lopuip z(-}!PY%QzRTdSWS=NXECRn@jIBU5tw%6$fuiK#`76d!|TPxnT|{xUB=v%?D$8mR%$ zHGyQX@=h|g!JCDMEc3sw3l^Zcf?=oTk!7l&QX_z4rNb{W*bGd)p)^-uW&lUoA4n19 zFpK1FIW>76A0idq*5Dbl+qEW^Ao~NEFwvn8pg1Ek$|!bcb72KXKeytN(a5Vg&sjpg1D#Q3 z!{PRpKfWjhk@ymv;*F}S4oc?cwl^$~WR;gczo;^l5~VKwq>@#$Z!FQEz`dev zan6DBDnA1LK7Yel%x!mkPfX_`|S zdlp6AR^Th*IoX)N*n!Py&i$CU9ZCLC&3a5Hlk=sD)5xoNuc^Qn#S4E%27u1_Nkcky ze3KtM3)UScUbEkPAXP1IQiSge^h819W!~h_;fc9s8L_83B zBS2(ZN7XBCA{QWIMo+h+Po255N|%Uw5l|cBWa6oyOq&fbgn2oM;%IB9yAw~^ z7ay=Vdtc0sWRnH^vi@XU zi??Ka*!bbL#O6}Z<(83%)B=Nk_FHpxQhGP30uiv6(AJv1a+mzFN%?X6FZXRz+V7cr zw47HA_Br)V>CN-TDNp zzEB2-KJ$+ONP27gR8!d!{wS$N6OA)CzIRr)Tjb#4!ObB5V1?~dw^<>_{U?MH7ap16 zR}6xiCaPV7Ue_3WoMT7cs8Rdn*FyO$nff{N?)FI5Op#yYX$Fn$b`M={!Z0tLHV8N! zIwyWkCEQ!B=HTt_tH+(ohhLtPGj%i7cK3Z}3+0Ua2J4U7+0V*o3LUV}%724u4NX9p zKL&BZV}5t23%Xwr=c5W=hG@>`nemhd_F)D?Kmh(HvoAB42XtCuO2Lxz&yg6uTrGsR zxWO+hgfp9a`0<8di6q$<{A>_ev%bEmq6$_AOi`-*IE)mPdlK$1!jEjgbf$5fcJ_nN zBl{O{gfwr>fAb-6=eu`cf9(yhzm_<*6$NnxS)4~W1AN7YAdB-tER`|b&QF*fNIHwQ z=gg<7YYzwpL_xYV_XdImMd-3#@u+Z95ui(>9-t^Jwth<0ZYF@ODu%NOSkr4p1KOULRH-DJ>9 zQu)6qIOR-qLWxq=D#7x?-goE58&#^$onc**qdSpuMqVsYH)fN{Z3~4-hkJyS+o1Bt zh=~rf*uFK3W3?6cx`&E0=#1hd;-NY-%Ne-9lDq`sSfI>@dcSHQuX{=naqNqltoaa; z^C4lUD42y4LTPm$7rEHRY_lv2$PNXfJ7tt6W~tm$O-9VRiRvPuuB`NTrMS{hWDspC zHWUXpk_wV5?m`*_{@!Ca0ss17kcUk56Xo**Y@f||A83I`L%T*Y@6RpS=P%j6cxM}y z|4zR@>^?zX_q5JyKjI$*`e$E>LJgOctS*j%J+NdPfu~Dm+ z0;HJ)jxLYYI1&O!E366TFTyg7Qc}QF+otdk*lj!w5=buLCia3d55bUKej{VT7r!o$ z0~RcM!TNPS9=W(Uwo!c+L<~d@gSr7Opl*QV@{W;F3I)Z*CV=2f`jj@aO})G?GMI%( zxEcIIRAJ6f5)=Ie+?uXfIm-eidMu>9xk)lgGdWfiwHH}8)}~uYqL3dUgQ&;WcWhs| zqH0)aR>5C*4PWnnI|mmZuDRFWkuS@6)BcW<6%tt$sM4BITLr{j!C&F-uP;MkT`3f1 zn{inns4^E>9^_hGROaCkD3dUr}Oi`8Es<%_}$Bv(7(Cx#4&=%hadMr(ityZr zd>}^&54z5`+W1{Nv_HeoP1^FfN`{M%Tq{b=R7|T2A%x>hcNt()+Rh#;{4ue=w>wJc z-E=}*WT~^65xD@Drmf@_>=>-|Vv{}VK<11kDdX(PJ*#v;$VB+vl&=T;tYj*X<_vCIi_AGty2OrR^JU*^B@n4OtD znBk(f?2+}wsoh=y*Gsjs4*Nveq`P|<=v9n3o^&v}zmu1OvtxmHth{FsINx2JhkP86 z>x6Bnkz3q^99peX%&@FE3J4<-@xmKcW^PQd4q*OhWCp;Oqs=&PZLItrU7FCjU1F`B zT$HPR%k4wZ9O5AQD5s?L?>${VGy_dsc=wgpsCh(U4=o!a&p$Wu27QVg0)E>E2#enY z%i+34zqhm-sUfxj<>ISJ>^i3R5JhoOCR}2GwJdb#<7x|-3Q5n@YzciqS?NjOaMsUr zquZAm{69cv&(psO|I7f7x$f537ZnsNsDh#fs-OsdG5cL6AQbeCf57c>zvLMp3jN5C z3igdV$Q5l2ZE?@y7zJ?bWS;M>1#EnfZ4e*p7 z20h0sv?}FEw!TK2<%~W|27P`MdOXDKm(h(=advU+SOOP9yK4e1ysh9rvHz~#@To+9 z@|%#Bnumsp9Lvso%is|^I?J90;~r__;MoG0EJWBD9SsZwMR0OQDd5*NW3XG3Tga|} zRkAw5mQuLJE^(qLr1ZMrOo5z|fI&Anwn|&Imoon!eXIK*Ayr|-P`nJ~Xl2=@6E&B` znSSOpeHbR^;tbq~5xG(i4l;+w<=*5r5<}TWH(!IJlHEeEQ^!({yImYc3ld7eUHEen zjxE7CFoGKd@xo|9?%vMWpSb-^Y`iS$JiRgYJkyH{-NZjapJ(zE!+h9+NI`IR+|4>y z&^XYirRft|3$VjYk?Z3PW9@lP?YWyqzEk}_4ZqrL=XcrB8d$c6CvLPo8ySxs4Qw5; z9SA$Gf)kNb$@+yOK4}OOPbrG)=(^I$C`P;i!Q_8>fueS~L5Q+%kJSJE zcX9*(akHMBT+n<8Vk8%GeY05aReKC#u$@nr4|?BQrc?H2vWT>HI~(RkgB8-&AF2ma zT0)BQ^pDxOEF9HIe-t2=e$wAJ)q}a6`#G}{`9s@j4J!A722354(z~xSrO#m1a^7Kk zsA-!`$b%#|@XMZJ0Ssw?z;i6zwjJ3}U0j8!m_)Pns>l!4Lz1IR3-;9mQM8L~Pd|Jc zu>OC+&J=bb4NNI4$Wwq>r-9_{233p@aBb@2 zv_(@J6Dsau=FCK2C_|K?;#@`yjY&vkkmrdJC@2`;HbN#jT^Z4+CJS9$x>dNy50(1G zy@JI>@h`*9i^L@gKD4hnkZg&uk26>m%FTw0uEQ}Riq4;A-Rq(-zAVQ3nLAn&6rbLjWT-kX6Hz0gp4dRwYm%s zLkWe053dpvdw>vjfpM3oR0`sVv7gVZ(f*ICol}MkHHE^7{+@0bF;Zit&O@K*(9ntr zAc!uShm-(htbU_a1WtX=6-n4w&OI}AN;_E(G*PnxUA zM$ndnUFRkyWTl|$NNbK#Dq5cyIPoHY*=PVBZ&}L%kM;C(mxetz8r~~hCX>5&u}`CR z{87Sz;qdFuINuhDlcfgjD&%6wO=ut^!_Dzbr5-`$Zn}BTg#HbRBZ(r;%@!1~+|Q8~ z_J30AjPiA^R(N?G)fS_oIX=`id#0h;PTC?-t6jOfTBAVDAy8FRrSL^;Uzb@q2jt1& zG(q}CiUePCNV`v!HsO>JzAch)i+Qw1aV!}vpakYHQKiMCW&d1C$zb4hG-8CJ0NhY6 ztsnd;SoY^(C7E9a`y`%{K0()%{+B02fjeL4pm{q%pemCwsLGV>i{IJzCBi^l{l_^i zE&!AWlLuL|ST!?HO(6zDEZQ~H|L56*(bqo^`@c3vX1uEGYxA2KI1B2Kh1%Zubz)w9%1w`#JoSk-PnSv0NoEa_49!@`LxH*Qrhw;VCd5}gl^!lr zOSR(@rNn5W^8jJ-Q`DWGQ==oiOWl_Yy7~+JLT~((&Fr3a993$#Jv`-Mx_N104w?U7 z5pB76abC5l&D$pK-DfqDAaet^*$)f9uWXwjV?#8J3@;nLLi{18E?(m^LAAf+?Psl* zM8oG?sWfX3TI7CtRE3lr)B?FYeU#Zj6Uk;N|9aj2$*V&=Rj0ji>4$aX^N)7077Xrf zk}F!6bfpcBC=k2Jp7dCtC;}!kLb1J`oT=)@ zE#~c*YMvcq!_q5&O-(!tZ6cs`xzE?@-vzt&P4m)k;%xEempB!E^s0iKokY8r>VC zGPUMB;t+A%+l9No2v)=v^1H$nCdb5(P}nP@5hRN>TPE4V_)2T*2vo3qDw_D2?j;)8 zj$!G>wV74ES5uQBAbmo207Jf*^0g z@erGameJ`;4DEEqRX6Kl?Or#}D3qbc!JV7=*BRYx_bJ%@%2DFQ$7rfknre@bt!-qC zo|&L&h@i>U(=W(T4U5dO;g3&Rk5#e3m5d#q9XJT)wLz>F?O#UVb*n!z z(dz7Ag)7m>rq`}OTnFs*5ITVM9ICG8{;Id!zsGY>`z>?*wTGp7`$%|VdtEIvJm~q% zsJhJI%b?+M(`o@tu+wGUq6E{xwV5N@YKY;qZ2CH?5jY)&_Q#9sz-c({Z+1Qu_wNP(D9^FILa|BSmx6(7Y67qmDi+Tu)f=JjS6E_yoq9a$Lr-eFU08f5zAq06;p?|73LPjwgHh3 ze$PAK>G*7{nD!6?^VmrCQgFio#bTxfXm@UA*DMiB=d`=S6wcAxdgLnS9;7&g$qdq& zL_2Y1tFC`s9wCo?ThI9PZ9(HdwJz075d|!IJ6iEwJ76Q>!zzH^zswHKC=$M11JLO5 zI-`8iNc=&V_{4M0(yB8Tk!t8tW42SQp2u^()4k;(`@9h-I^5W*U*FusjKKL+FX%U$ zjHG$%O0{$!4U6~l>67ZeQaTT|AuCx6o1bDye0CZfj3Ah%)oL%=(k-%dJ+lrm=r%-` z4ugh;v2tS}gY_bqKZ9hbBOmeO{dX5LGl~BLt~Q$9hM0r(A#3=D^ zN8RFo=Z4`{3_bqi9JO{GzqN018rT>7_nz)De$OywL6V4>5pVi?j|@phdGGmu`xRZ> zf%LZXoY_v-PZ?;Buoxc}?yxhZyn1?ZLZY30J{^8JVdxrJS{pAEklS6ao`ILm>$CkZ zjmVw0VEp(LL{!zodsTazMdX0jG^((nVhw7(YfP8vDaGkZUCMpWFDMF{QfOwZ|K%aE zY?EouVLq%1(t5SXZD|9$vDQD6)=64|?M^oL#xB>jJ&luQpIP5&YN#>Ak1kZ1#6~^A zKB4tad>kY7DXuI~yV%wf^st9Q1jBq&Y5yYl6Apl&r?#ro9dv@YD&tz zqMqQ0XH7{J?fXk+LJ4%IQ2R26{G0!iS;<@M@ zRFr+-z(XaOjd|>ygo3w3gh=u=^N$2ct5bRC#S#MTf&I(!p|rZTQv%XS5m$+pXI_R% z2TKiw=4D+Pqxn2+n0K(UOY?8jKB4>~EP}n*Ep8EF7e@;U+<#IrXP)PF+%x8Qx^4lO1w_6aI`k(Z`e-!Xof+IGhB+>>d~ZW*7-&1>+3p& zX#Gb~_)S*5}#o|3ADlm$EIx{^EXZhrSlG^UT*i6mJY9$cj1giEf!4EX-oSy;9 z#DCQos&hVSf(k?01&9k{h48%rA)ytMXy;+R5>O~jq;TabivXNylg!H_9U|BU&7Z+O zVk9^jdtnN;AHyPWME>4$ZvCHCtB|j@5If(mukyYJyW(c;G2V;tbwLJ|a|rBONdHnX zr)h%IpVvbmd*Pg600itFZoyd~5ax^D(#74z0|96dG<&(TOG$F~qQ2x;>jC+f=R1HE zf3WagkJypzc{ae)rhq8(T__?HxE6SO`Vlp59N= z4nDeNq~KIH3UW_&l#IF8@@hO_1@c*}yn#JIuzgRslk%!uu^`v)IQWF0IIp;pshRXb z$sC%DFA0*|AUSdi4dFO#nsTQe!YWwyHAZ%0@&DLj3t35q9H(}_h0NLfl|HB&8 zf2lo0T>aPO_}XuSoDu2&G1R&k1%N1+fwa#+{g4dq2c-Gg|$yk-5RO zcDZ1S7gf2b$r?~6n$s%3vlQ@{J4#CU^hFu;{}z0H z74*z&3h-n(@GdJYO!Bl0UmRuE<*ClyS*Iutuj7*``-h=@eyoApAJpFm8wzr^R7E5L zqB4jq+4s6MiKv?`T*1!lt%MJE{kS+f{3uyn{w8C?Up$Js%LTJTh&^zM53=p>5|^ng z%xUTwBe)D_H@vgGe`BKJ{=5AImDu5HLLV*MpHG}=X*%Z3S+8wYi&Jz~b9YquVNF=! zhl2f+4-6mAU;Lm~@9?a^T4L79cyeV+OYsO@d za(Yq5K2|yS=+q$E&zy3QcYI8Q-jKf_b7f@ABGUyE*Zn!9%|ZbazY31g34S&a$(g&o zg!vbH>+o?k4)YsWw#xpZsU0?pyhE+0)Ueu-p!RJU?<50MuLd3Z$u>?C?Jo*Av|>2I zNWc@t6C$*CSB7%EEde|m*X%T3(n7X7aa9M&)bJcFH7!^rZ1 z62NcfR!3zep*F{f;WGjUJs@q%FJ)ayLp_+t)%^ona|DpI7y?lR+k;S{<3ujs2uC0xPct3MF&l*twDVLe1mW;pHPmS&VWQvT6QW;81~+yr++a){Bt}y*1Uc($U%I zFojIf04@Ll?8MEfSbEB1RT7lQR_0$ZD|y&YkW(fN=(+x6X?or#?1dC`5g35ToObtW8? z=SC|!$Uy{UpBt%xTb0v6t3|i_fz)%4YF(}&JH`_wZ0}1b?d@(}@et5+u|CuYiL0=? z5qI;xeRV^t6G$bZy=6cl61=d6ka!9CA3Oxvg?9;N?8G7U_X6GFc{BKqH`jTV=KZ$` zLRR7B&>X-p1e67PtP5Cgg=|g=5%I$Q^2D!>6;cDx-9!K`KA=>lBn%3uZl7P`%Z~DY z3~0r5s>7`TIOn74fFRm1mE}jXQnDM2n8!VvaGMNlf=Fmnlle-C0jq6hDhsg+L!|Ed zAI=!F-V1_incoJO0pAuemUn}^zxsXu|E25Xz(MVy@7t_qMG`(@yimHV4OVhBn=02dub2#=S=J(}^#D~Om_$-8X(o<}hWC-PS&aYH1 zqbkl3Hzr{ciSi`{x}F(21Rsk^98~l7ikT-*h^CckWfhds-eobGP5SBWTPl%l%X-hQ zp25Lid_+^#x*W2_=bYvK-Xo675Ro>xRx0GpN@wx%L=vB|-&s^2lIlq>K)!c3b@+o2 zSG{)7v2*+HJzrVPukwYpoH)J^0AZItgwt2kF^Aetvuh*({uc7+VibZty*EH+uAVdh z?32W1W8pp^MjV@}-EL;bN#D$4r5c@g2NGD8F&95wst0=5kYv|v-1&g5hC}Vh-7IrC zG5MuxC$#+6Cn@O;1D3C6mxrqsEnRPvTj&QnSlo!S&4LH$?*FW)@!NYT_tzQ%5zMQo9kb}BDMe9g z=Pd@NaVFRh2>W>h{x4y~=UW}rI!tHpmk}{7+?o#L__Pyess@}jF%l~p01jdRan8G* zC^yzyBq&N9U{DxWV;H-Ccxu+68K@y`I4o7 zhQt2v9z?EVzRh_58Gx(#FAM)w{08!$zcp%+)Hwd}*semuk@;ctInMc+(b3^oy_Jh~ zOOSegCTr(hSJYuiiADyH_e^Fi38X{$PmA(S|B#!Q!2oKWIq?-ZD>@*=+c%k;I|1Nn zYk@8Uk{Mvz&eD|^iz8JN#nzEz|NcsxrWQfkC(uDIGHb*xklWsJ_jwZNHV!6rdWE`R z1iWgUKU+)5=_sU!j)Y2$4{u(pI&(kpdU)VfA1nK~eE;ria_gV(&6|z>`%=LRiU<&~ zErD9I!<%yko~_0?IazvZ)Rgv?#SUyCuL zU{k+C0yx@}*FYRi_eNk)5E~=XS01%%t>|%v=JBLE6QymEmWLbJyb#J z%75n^vEiF6Dq=U@!~cKZ{;w*P7YYLQuH5!K#l?1hhCgYO<;E&H81trCkIt*z^ zYlkHaPzE)4K_~GzLg$0Oyi}QwSdOKV%MS0b_jl4QGD?(!{(Bc+H)6jfIa~3+B@zEe za<=8Z4G0!l>zl=X#S@PPoyJJibIR~~YUL}8-_EJkPFGlaHK8OIJkI8`+wkuPW)Olv zjfV%qSO$_{XvVhEq`T69yiS{dR-chV4bE_2%V^hZnevPF!_{eidW`srxzX}+`>aVX zNyBOtyL+~wDW3`ovNzv$`=L#8E@oZs0S)UugN;R&|44Ue^?AWVuW~DFiCBUG@3=Ko zbtFy2ApF-i=4IyH>Zje7YW|&1oVx^*hy|Mqk7&e-yP!|)Z8xj$Lsmq<){0IfYq6m+IH2m<##77r_MsU{eeH-}1IX9>*1;N} zs$x7bKGA_mmcIc zt2vD}Ga$&NS1;r!(+86_-H&T}Cl?Puf-Vx(UC~4H@sW2|{=GN+$Axp`H{@^zaaT6{ zf244}TS{s6%>#E~qv!nR2cm0;1o{1A6v!m{^58pMM=O$+9Q&hNAp8gPiJ1aHOU`@j zZN5AL9H~1gvl&;m*b2us$U;XWG}D+=2}A$2$O&HE;*=`Ga`~)R_;Il@)mGtaq7e#G zecc+N@%b$2@i5bK_fNNUoiBUNh`VRrY(jBZ*FGL#Q>qRQi>#y2`m4uRM zBc#LE1jWq6Al~VntaqN-nt~f?$1(jP6GF1xv0^(#-dy>t?Ms2KV<|kr3Z<3Lk5Q1H zcS=`y=P)dfTQfD-9JApzFIGt6O$mx1dF&cR!vnR+pvwq!lQdp;p9%Qr8Zf2y1lu9V z%8P*eYllb!h|L5XJ<93*iSi&%RgOj(zJ4xwCT8zuUOlG|EYC$u-=WBRKrFyMDT?$f zS3qOTqZMe0n0<{n;t!E&cp4(rL3|!SMAdade$Y$|9$Sx1`B*D=egjv%#y&H!T=S{z zm2fQPvy|Iwr1f=3*r)GFXUK=$DM`J=T z8^xL1#&|vCgyvp8`6{*UIMQz?Z|C7Xx7RzSL?%U=dw)VV1r!?;*{9f8wC%XS7v^Gb zNBo7p70h}A*(~LZ-KjxaRZa4w@hliVG&;EGbpWV%^PE6U*+3o(lK+7UM3?zbG-g#U zKqR2OZZT$Eu`)~`Bza4KJ_@9=E0N;p%K#~;#2M46?lmI_c7W@?kC=tOpFT7Jh;-gv zn&8)hIye#KDT4jv`Tg+v^w5^-WiyeUqqV{$ zR}Ba5PNWYw$sa+UVBOD}m^#d*f(P?Oj8 zJA`SRAmYK%kyPCdpHT&bTA{}dKBHp>g%?E1CORxR_Ahqpt*9HIFQoL$6?QtD1)3dr zGu#a-T~*zf_KAOXl&=qD(j{Q~I7XCmmNWYNHUdxr#}<-6b;te!ktApgyyx#dwE`)I z7*5Z#2VAuYW^onj7KnZb#hwI4+pLJoxf&1I34mo4T5W9o{PeM6E?WNNlTm0ibwa?t z8Kk4f7bEu~1Ew3g?`$!iKN>eH_rRx6pH!E#5%GK}3Yj@Ss=+fO22Jnhd9Xp4Qev_2 zM@B=iofTkQ%~KgQJin!2@(XZ7%VAc|Hjoq;QT!e(?&&*}Rwz12t30UwJ>pWB@vF|t zjH7v_lbkG%K>iqBl;vUY=gV?Nzk>4Y*$3`1N)Kkv>Q^mY<@Ab6&7PZhP&GRdDseJ} zWW413`)}pHJ@8A+ul%jK#d}RMrISMi_4pKE$N5bD8~zBta~R%0Wr4~SUldV8K&jSk zOe3b#1Y8{?&u02H)qf362KxxbKtiA2w()z&D>zqmTOA$D-DfBrx@`h%+i<(V3+c9a z6J+Ye3IjoAOqiHIgq-p4abVQcLpCC9>I7Hle(Tt?R6!3-I(6I?nP#Z)(=CI9DPlmW z$5K>wPU%2Mg&UCjVtV1Y-DcQM;YJ_AhDolu4c|{r_j9H^9fbzF*#llP>Be@WP@{`% z%cnbLHq@tsbFJ-^_SRgtyr)ke`ZTvRXPcMaeS6b;Y0ERG)IZ9%;PFChLL&9QiOxw+DnVSV(0dhKxjyjG{x`G1&f{!_FGP!1l&zAUCoDY>!bJRMf zJVv~oc7|N+m|xlYFh5kTLDlPhGOa)3yVI^sWV`ghe6pA13ufi?O8}!kQ04=u^$5{M zo_vNG6rK|@eBoTJLCB3Ze0rw$SeSbqMG$*JrdsM}4N{-`Y3wwI$`?Zd zj(A~kfqgK~!9|ak>_l?#;HYyYz8P{w2+luR^LY=3p2|0-hWx$fPfeZ$X5ly=`*tkM zM0{z8xDsGX7_hCWBOZz!ZfIE=d7FYWav2XBDQF?8Y6R%4RL2ww3T>##iwSI`If9{r zt5gWdJ8&C)P3e_wf@am#<&U)2S1WHsUpDb{-nOXA|LooOn~g~%A~^z=q0{(8Gs!Gqe=KltZrpM2EJU7C3P7gvL@S$XN#_MDY4 z_vc)o+ zE=G8pm}&N&Q=6#EFV-ij={UuAUp-;2a>KU9z@}JQ@1n!8CA+kC*A&hGa0wm|vh@>n zFPwXV2c{W=R5RXBkcOt6qew7y`jZa>8}g9V$oFb+-ZrR!&d9~ALGbhAh48KMtS$NiNbw6am@G28%1_vW zH#`9;A**M=!n8HmDgH7RgZG6j`#OPii8d>6rZ*C7GF-zBtgZCI1+`bP*`5YFB_Gh@ zHG!?vWGE)xRic=C3o+uAtqK=J8>eoD1N%xAbA|7G^q+8b4{(AUT&E_=E9LrYwwWDW zE>vI!_t*b0Xa&}nCo10#><8*+-;9AAj0+|FKF9&|2@DY&Z2mhB!9H#Va^ur@a6hh{ zI|ig+Km{@K{s!cx6*>boYr$yKjbW`OilK_H9E=R8M(Z)r$5MVbJaKgu#Bu+O9iCn{ zkKK=98v|hFvM3h!^_pS-tCnmatVRY{BP>M`X|H507&T-UZAdcY2VQX5_~OkRne0+< z<^ss~K+yi)BL`H^TMt(iXzifZhO6vp(LF^XVppt7@tWCJ*F~v!^PTv(!upc>D$bX@diS8 zVUFv{097oqNt3B`c} zmW9x=MVU`YZHnB??p98*hYjTzzhtKiA2t%=V`8OfX+PtVKSz`6-k_S+C<)Yek-N|9mIV&On#$z5lG;= z(&!Y>ILGIJGn|!3)Bd^04tzZ9`?mIWPECrMHtyJh9v5+kXXYIo%odWhd`fAki*u{J zGk|8_kMQgdUT~Iv8z{ zY$k#>-gJne_Wi2-PRejhAa{h+C0=nQ>v!Li_w@wQlshTGNp!B`DMFN1ww)_DP%STQ zt&FCLXNI1&|JbB99C9#?KlsT&l?DoJgH!Am?(x9eNylX1a2G}4w7gy;P`_f7`Lz{G-c56x= z@X}3z?#ao{ou{SybzCZ?bxLUP!6Nmy=aoMUp7?<_@Q;u_@$WrnKl5WAU`P*-9j{tYFAFzAv=O% zf;KB<%apdE?@8oIdB3c%AI_r`F)FSaZONtKVkkT?u@c?SdRRITj%lhG?#D=90(a)^`LDoKFeb z=GRtt@rhG~zZM;!Nt#K@U6xdgFxGgfdL_d9Lw~r+FpU|%V1IA^@f$O!g^h!~N_i(N zTQWt#Si~YR?2rC(-;tALzN#9mYf3#njIN>B{&w_J$++ILBSAi|9(J+MXrUfnl{iXL zo;^L-)!lx`F;*gAT12faV%vNYQ1u**z#I((3C#`aX6z66GMXCrIe?X1S>y|B*{+C3x&9TJx^;uoGH$HCl_`E zxcFtT?d{TW08cl-fhr5qK8+ug~VIezGP=Fua6;VAeHvJj7i+Is9XC$ zt?P>bn9k(Gz}O_ZK%9l&#mVmyKYjfJX*<8a0HY|$WGYv17Q(*{nw^IqBDnCCzxR{` zJul}E7+B4NKCQ$9Ewu9hZOqAJ8&ZA*om!hd=);UgG~j;AK~_q%TxNS|z=SScRr)u; zd)5>N5`Z!68bOng(pPW#NM=E7O(CnQXw84}&SSzVrIO-EK~QD?jPtG43%`9XjyOu6 zsr}OeaiB$}=62D`Nne5qv-G}_@+fibVZW+U|2aAQarnmLc&+EUwrP5@X-aCB74m*_ zd3T_*s?Pq&$3!36_>D?^Te?cK^z8M)1ep#0+3Rh@xK%P-iWeEz#Ra8pPJq)Z68Yx_ zp_L*@{KL(h1ZwAiXpqc&XLf4G)c2!BL)uodY!h7iPaJF#87Ga(vEV9o#|T^=;YqXR zIU(tW>Y!}lYgg3R;?h5iTS;dgv;JTGX zNwH*~%-LdWx|)%ERi;jFU9R)=??CbKl$T+L#xpd3|lY9ohx5|E#kqcJ0T#%I*L4n((S^_ zfA})STS#fsA24PK?wkk7Onz+4ktMh!&yTeYPsyF-sR03HZot}wQ4-bnR9=saV*%^w zstEc_UYE=tmc3SCtnT`m5<4%Jpd<$534a@!Z;XC({LhX5SDgQFr^H<>;BFTlGU1H* z{OJLPMFg3Ib8yf>i)_@ZerenQ2RhL;(=eZDpyTyx8T$)Q-k(~|Gi&A`X#)pPQ9WIJ zB~Hvb801Efgts=?{XJJWO$iNsLA1MQEowW~xo)VTa&I^LwS3zl5To~V_a+)0?+C|Tslg1kJZ zA3L|e-^)QJM)ZYT;A}pHC6p}KG$oNO-P(0}5t(dc8tf-jCfK=}2Nx@V3A=j}^KAJ8 z35M>codTUJMz1^P>(&>UcR${=?e;3Nc35(-FZ!Wa|DrJIxBKM^-2+OAv%f>OYK?^o zu5|dGOIt(VJcnI#FZa^o$+40x1)N|n%De*Sr1F11gNizmV6dTl1*A(I=q?o&`UI2Y zY9!CX4+FQl;B@+pr`Prh1?JLkct2&>TlFL%&oEaj=EP6n?bML zf|?BnROSx&I;GzVnqS6<@H~Nta)4+J1hepod`*s1655Fb%vv^bv2>gmu-A^0O`H`> zV7B=@>JZN4UopD;6T8V4i1(p4w$rN1m1sKQRZM5AETyu%rsFx>+t+{ z1-5-GS6ml3(=E}til@#M)*NTdNMx4!8wfrx4hRS(xTBSZ z`BJFDfJY!N-?AEob7?YoDRw~@Qnt3KM9iPd zcSPj->cb2$%O(eW?p-5DUDuVec79-{^H==~(FB*@%Dvtl?#0%PCr;Og7GfY@ zmFpMRpm`Wo!!}FVFcR#{#igiglfoQ_4UIxTFCff=;lOEAa2d2YkiNe0&w?K2149Qj zsN|smSs<9wD@m0)p3 z0?Iw0DU&{@~pUmbsn8vZr{s&KeidZIFv$gEff<YIrBhmznD-$ zu^-E~fb+4p2iZ_CaEJWf$%%WahFf`YBvxZ_D^07*j}?*>8rzTG(@=2k!l0*>tfghT z$}9_(!=cgFtoD6MVta(qqxxEyzvdonGb)O9KtG(BmOw|hf>it@ZTxsKOC(-%eKkoY z7@y2DF5@A&c<5_M`SdJT>04!jELb0)-psAz;}FN@Isjl=a*lno)(D$$Uhp@M zU+py=uA%yuLwAB$4!LM!Mg;D=K&ntr_Z!>!%cBwS{cZvETf0;XNz(~@F|JM~_zq5~ z{2zOYH0j9W%XOYX*MTrcQ2pf*Dw<{h$twm#I%1{ApzQ**iIpvh%p%jNlcVa_)?cf` z5XrG;fV*rfS*zjSdDh{8erQHvu;n)F8238Cqx@>6L&w$YQ~e1_GO6R1(uoQBPUQ}^ z@ki6%9WWr@vn|2N8Wzf?Kfx?@9oC63-uIyYTp#yUKcw#lA-QElN0G7t20C%;H?Dy8wxv8JU^fuFW5X&{-m0e5sk1~*>4!k>N| z)EYx6CwT7M;|sbiBgxKhF2KiYf`hAP)(k5joOtL7eN%%c@!;HO7L&*>IL~TIjFknb z9iAt+o=vmqAZ!LE!-yFnM5inM|6uPu!4br3NFNEb4SigcA;GwJ{WLL@Y) z5gnw9Gzk#MDAL=EG^IsE2t6Pjfd~okD$<)E0twPV6KRhS!oGRm{e9~lWv!WY?Abro zvHcMhlZPbtbKTc{UhO<%WcjTa$symVA)7rSJ80@6=r%vmQ_vm0XL+uvK`j|=u_g6z z!mJuDyk6q5fnVSkCOWvXy!U$@fjX5M+SOXA0>Rt%Rw0G(+um8`$)XkF=bxl#^3AIj zprQ)0%#65JO6!e<1OiOu)A#urC}r_pIAiI@;i;uAn<*Q;=DRTUx?a>WF56m`(kaJv zCxO!bLurz;uAotvtl}){e`?BS9>~mnnP>LcJxK%MTk3S`!N{L{lQHDj;wRKafsF*N zc|+CIz&FSPn5gAu3$1UV0DQSdrtCl^5o$So=F<7p z|5bUcY3YMV$$t9le_SrM=7`QVD&Zqa(C`A5Bdor0PMQY{d$Fdnhb7EJ(TxZtbK~q< z67!AR6%2j~f-kr$wJp^B2_yI6!~%(3ShyHLR%4FjJ`=6jfQ6y;pH(rm2-$CSencSu zGMsk~Ye8jO2%L#FR`LJ$e1S>IAdSmI*=2XcAtll$K#U$#{XQc2+M5sc8vSavF`g+(zuMZkFH^}Zz zeeElC$FIo6s(5t>w-pIUR(lK~b%0akTS;47yfeCRRCZc+%JstYyoEh$rI}~|p9A`` zj9bjw`tsYCBs#>^Jl&<d7Gs5~hO-WW6yB$)Ez3`6VOfBfGqH~!y^7A?Kab`4Nmub2eyl%``CL{LT3wt>(zIRRIGAQgZRwu4+v2Y^c8 z8#IUYd?O!yEuR{+BO@Ms1gpuQm>6cej7c(*IvU>bYn^>odjIFacXw$V>i)@NW4gZ^ zgee&n3z?N(saLK}&+pA}zDi&>jg?Fqg%6ZHh|Hbq%|AYRSZ-f>0+<8}|G_+2eosi- zEtYShMr(tOEDu*){%?a>CcFlFqh5)M6cuW`Dmy$SeUgJ0C7Y^IT84golYiLqy6f*e9 z8@_j~F}FqZCu|plk_&@;$9KD5{ylB|dDF8~ujji%T~>mM#8X;%0LYp(^)&NbnfKb% z_txu7x7J@9Ku7_>2vB-90?|OoSrW@1 zXC7?Pw;2fXW{>57@M|FuewAhwF^T`(jbWk1546yPTE;2Gu-2hQp#eqoH~&-~-5`e6 zYZhS8$bO&A@o+c{>v_1(X{0);-oe|$e{WYz$>QER2x!XDBP+k4|I}|lGp-?Bu zjZcnqX-3kAV0A^J*-T77$8Y~CsA@Xb`4s3W@8xJB9G~Kq%A)Y*#5|v1j3P1|U}uOH z9QP>K3w}||Gi^aNT`S)o?kd?OFRiU=z<#&IG-l?!f}D1<*>zOTss0VuKkW3+4~3HD z*{=WkSoqdsKl6Me?gys1HHm*NQ>i+q^joO59v=~Li%)4BPF&oV@|6Y8lCl%sfzaL-T&%jrW+ z$teil6?Uxd7Ky&uI;J$hG@vO!>~#G%ENY_lTKIkXm|UZ+fpc zfv>lr(&Cd9)-aM%|8uE^3`J#83oi1&VS)dA^+8m&Rh4Bt#i1tOI7~V6bWM)lwbIIL zBeT+eM-^@4?-DxOY$ks=O#g6>V#~j@Ox%|)5K(dsF>CSwH}ML1#7y)6K52zD2H29L zLE%LbxZr3+AwufEyD7}NLRrTcVP$>{sSAwC4`G#t7SDq03e=NGEl`m>&Uov)u((eQ)KSYCMLI?zl#BQXDv z(}nkpY3Y@sChEw`@>lI#MyTeiWoBZk-LV`!x00^(=j$tK0ruPf*yW$&6RG+Q`9DD@ zX-%N$MZ{AOyvZM0HXLJ%sf@J@(G+UoH;*mfVt*_{a5M@Vh?9$N&gdINFIk)Pud0H~ zqp^$ViKsSfK=hpb#QCxnDO{oB+qLD!fB!7L^r5f{57Bmp@Y=mv$hU~8NO#ETY6-4bE57@vp?2e)qcS!RF~HRZbXo)ASk5IwNwz@ z%~*FHKtq`ipAI3Jj}NI0O1j`q-EkLEks$Zu$w7LV?9CoO$cD zlWBm5GvU_ddLb_(V^rOdb5>Vg9fFCFKMh`97FxYkb4f=n_kvaEB{OM0sneL-Pm7k% zQcMy{A4r>B?DP>kzhZO3Tu~Agi_HB4Q2ZRNf6$8g6TJQvvwp>_Uoq=f%=&ME;8)E0 z6|;ia`zvPsidp}UG3&>1vcWdnH)EK-wa{w77?(e1ceJ z-cxC)Zr#JR8l-o%??=c!AFD!tS9Zbikj6`JP}{|RU-;2gWx6AU z6p4TpSGuOTI=Nl#uMARuo+(40&M0)1AXvSg)3xq*m-Y4QRp=1Y3mojLh&?+v6fJ@j zMrEA1Qz&F&mRL}0ba-@jQ!T%lSMn-@9@9{mBaT(Sc{;z8 zpE;(GK28H0@91V}$(G7$3a+SFm$P|KyzP|g`;RmH z7O90247srPzVV_9sYd10Va2(ni6De21ZU_{{M6u4KJl;xKNk1U2T;5wTgkLEym?X5 zlrt~n(+dTf@eNg*jE&YahA5mCluVf(Em26kX=Dn2S1}EKaA71ohIPy}_+V`Ug+G&z zJ`;NoXmvcso@FpC>J+SC(G`bKNv72E zkMj**N_5{Qb(p?X8B1S|1mj3I4)}-vFd=`!F3x>_bjwtKjm7?iYkAkiV<+m#d+$&{ zYwJ{v#xEzr+skfI>>aG`XQGcMLhysw>!2BDL1~c11Hs5v`0z*N^z65z*q@<01sGvV z!wW5q-_lbkh3eMs;$-xp#uKkcEk_{7HZ75`=?&Z4gWe@2mG*q;8$qFQWrd896w2ER z&3Hkk_M^F~>J*k5lrkZA$146V>jz9b?cjzFmut0ETdP3uQS?u1UeJf1=*9SZ^)RZn z?e*3ayF;aoJ(WQh$ZO`ek;Rzo79sTot(G9V1$A|FPB94|iIottoEt=3h5Q&CG&osA z=!!zD){t(W=*&6DkA~-%t+q&3lL>p6^~Ob6iF=;Q$x0{su}pVwg}ZEL?>zG;dWy*2SjveZjlX3TT_Zn>1@6{3w%4c#oPb>(#8%ZJ9aLr==f!>8s0Pfo+YI}wh zk-qmWP-cpv8M-CwX5iO=7~ljdPz)OTb!>9 zw_IdhGLhO<{>GqaKES#Sw4I4cLpX;bGWB+!?}8Lum}x{mx#@o0uwlr7J`+ZC(=hZ0 z+D6Utj9l{8{-2FtKa*)_8mVw#_Cq8&O9-At^A^i z$gy=VMC!GCrHO zN^1)g(jkR$fi5bZ+j9Q4(r->f=34UME#+ens_POxvodeNO7@}a%?8Y{qe_uFA;rY< zri76U?F^CA>fWPlMU~!IcAAS`?MKBWC*$c{z#>qQQcK~j`JnuA<{s5e8e^gw8h}c6 z#J5YdO%0r$&+s+RJd}x!=wR^v!hl;O+9}IDS9@S)=1nc*j=4VHZ>Fi%$|;8|>yyd+ zXzi}nIoLX8sB7G>7<>Mr%#Q|`%uVxw5~8myiZK~$wP4);;pQsGaQo=kTN|79<3z89 zq(IqU5{qi@-_%ogNlcA))=Z1Bwi9qXsJ94@NOcNzQEvzJ4 z)g<@b{e*kMQ`(0u(m)YG5D=jtEuM92m@urV#IVW*nApdV|Jt=Wu!Q(p>oqM zEpI+~D0$quytevTNN1?Vf-^N!vqwK}*n(nD?>0NbJ4>B-_lRIuByp}Ix8JltU*bjH zi#)>ZgxgOYMeQF>)fx)Wyf3xwNv6)2D;!0iZlThB9IcGgCv_A(6+uGP;efBWkc-hx zg_+~2F{vx5JNlcC5suqz8?w0lIQldMQWz;dIP%ZIU7*Hc!`dlJbkM=*mFz;wrZspn zD;W)jbsykZmeY;Ppaa@gMV%GZ37S&KYv5HKcCH`(rJv{&4;r>u(fFourfTDXZMLbm zaC#5C9F*$#5umK%jpf~DYp+98J|%4k0y<#GG90`n)Aa*vwJ(G;TLdK45Dqxzz;q*h zhl)^)xCC-b4$&YvJBWh>?ON=$QLfOTLbymPD61&P99j1>drq<;o4K!GCZYk zmN$?)bs(|eym5xwZ;4qddipZC4~(^WXYr;$rtTo=o$uCT#A2BfegiD%9;w%b(=bk^ z8HAqjh#*z)B}{rmihfHE226w2KlQt>bRCAs-0`rtKM{% zU7D=BII=%;kaoiR_*uzM{z(BU0kvkAv|UUkz<{!mR&V7+RJeS*JeWwVY5nlHVf?~m z4e|7IhX-SvEjO+#ilRepj3aV^O1$Bb6MI$ZIKETo1}R1vimDa;*QWe6xgGmf{z>fn z<-G?5hp>n(P#T@BWr~1Xoi;&a*$(1IhS6IGfeT?ugSnZHU5e`&xCO#~T#qGC*a_Y# ziWPPQ&HPIckCST?0qSVpJ5|1L5J+s6OOzm-NX`cdZH-(FJJ| zm<0f>_RR8*AS$cwmfsd{x;(gU5hR0C>xahRyDV!{Fgp}YW=RhKxm?%>sBmVIQ?&LK4qXf4yHMs`VOTvK% zdZvU^ojk46-uI{{P8o5(VtB=5pQ_3cJemGWnxR5px%|Y)il?fKjge5Lv<{q$a>U*) zG=TT0d2E0p=9xymex*>wXcj8zqP{!<#hnPOO1q*D;K2r-`MdRg)D&hMsX})vSq2oY zEw|Yw90GZ;9tAj3nqTWp4-6&ZfZ$63B@)(1nn50DQe^126p_L#sk*c zL7d6Oc_TLMjxrrNZ|nW^gnwEd8U4BBmoRO#+*zV7%tA6hqF6r^vBcgsVxE8C^0faA z2Zs)2fwwCb&t|cHywd^)%Y~b2irPg&+UbQ+XAX~vi$rGMdqmKJ(OSM&dmY)AOHfLU zu_1~-zO)g%BWCp1wsPN>?t!@FGx1?VN(HzV*f4sVP0^oN|1ZhkzvgmgS%bieW*t(1 z6S@K4W=jUwBZiECPkLM)hNEwRDbr<()J^hki;9tJLU3VlEvf5mZ*k2dK;p=D9~f-p zOIZ`~_^E%fGUM3#BI#Q#c1zo!1XLfPw!C&zajLTA3F}hVyU`{EZuewy?ezjnQ>qEO zWa5-yGiJ2&R{HTA_GZgWS>r?pzW(gveK85nxv95rV1@1C#7`7PlFf4>$TXFZ7^!aJ z`6rS+L>(f(W0Hh$7lXLYR9OmQtiQ+@HptQMcfXd-0wqcpfvZi5%&?&1?lc}_bz3208;@f+nl_5tTHN;-SNCa{OoDuxqt=69akP5!H_6vA%DfM+m-+|udg>fYqfC}5+)6w=)5N@zwcnac&8L65&p0~i z-HIL_*|WnJ`qwtI70wk52%c@qCI zp@J?LdI3*$f%49g@x8c@@8fr~yf1uC_{Ln*_=@?hE*AVLiRH44#$b0_)4h;5O%4W? z+d-Q|$lA82-r&(V^I9*9Ts$k3kzD@7ZYyO%w@FHh_|(P9XI;q;aihMfrUL)sAu|n3 zUKl>5%r>qXNTy5LpFpK&t009RcJkZlF!$0LcqqR4xewRM4P<^wbr#dq(>R$#X#n*QU^t-Ge3l1>G z!_XhqSUvEyD;3BsuxsulEt)Ow4`WF(<><;3^azI@qnZ-`4F&;7_=+F7C;?_vtUdJu zY@TOs8M_aXaOYi7vZ~5<_LfPnR!X_eczfJ^PnWAFckO*aUTpo#h9jCb1-Zv6B@csE zGI6-G)f0&e52qd`r6`PE_v^9yki{6acyRUXE02A&a_QSJx#p5n6cflJEk@jFhsbH!+}k5xYj90`Ur#ZZY%U_--bOVPX~RX z$DcC4hfX;7t{EB_Wlnd_EDj|P@g;ncM+RZ`m?@*pR z-TQt_{YmU2|D~J9EY4myMof8VksV%`WJ)p5IgekvH@PHb8hXlGqx|gC>9m-e8&Ypq zwA7=P5AL&!oftKDh-;dH%vuDZJb2V%66(ero>ZQB*PrW=F?P7f2xmB;C&rn@ni<79! zbANzBEksf58Ar~w^3Gahp?IB!vMr*^UnUkB7aG3gl`y@Rtp;d)&I60GHaz_}N~%XI zPpU0g5ciLT&7X0@*Lo1Ec-B6PGK*KD!cZZd^n9EP=OiQEI?k=JcVf$Yl2&ym@68+# zGzt%|N8}+19dzM|oC=HXVV9BEoL5y|qa(I&+I)VmfN2&}^rtWWV)k)aa^=>lSHXj* z{yY;_cY08c%WpY{9FuRD+w^(Hj%x=thPQdz+5g&prd~MeRoQC|(t(<6E<>8<>r@r} z1KtxX>B}L-5gBSO-p+X~FFytx?;_0plZyQd)VS+bF8(qOP}^qv@}%$jr&{AKxN$e5 z``q77LIv^*>i1+mUd?Vv@@z_^0?9IT>pLj@{64Wtv z*FS5h@Be^io-qI2!}9Le7j z9gUvs08v!5bM9ed?EvwCy_gSVxlbZEr}#~2D{&SGs-C}Gll&Ay#_)}8h#JpQkI7q%l>ok2me3gCWQ{x`&;i{+&VHsRnoo4V1^Zvflotes- zNShZ2qZ;iT?BYaA%uKkfk`CZTc;YLHQHQf$eSGz@J@w|9XR}1VZs@(#tJ8uvltVl% zlhya9P%RE$lc+aR=h0<9XM}~fMEw9%;|YdF?ur7ncF3O}u59fncK@Y4>`VAE1eig8 ze#HC#OSF5JD0SCJrRPgugTd_rME*{#Z6QcEAA>{pv*e)c=5c`vkLUncWaG)#^L$FF z`y<@y^`2m*H}^LqLxV-?AYW%+g6qaq24Uobf_i)u&uj9&J5@6@(;+XXkL|ZN-d8VH zzGZKIBDMoPjL!TkQoWD*V_2dU78;N7zOJAr}i`>%2qu#_Rb@qz25(lx*8zO^5=org%^ahLPWpE zziNnm{WbsD+GuIe;o;K7^(Kr0cNldjmU$+B9?s)a*d?$Ku=abA^&FZ@LkGW)#SJ*m z+L};fcH`FLm>X@)N?N=S&d)dJjnf+Yq};bq)k{M)Tca-HfmP%sR@)zLL5YD5)H}up zMKfl|V`>9TN7|;Q9PReq%sqXMO!;fO5pG+6$OUyn#c|6tW)64Yh%?bsBSr$LKR()jJt=0VY!vy_C(FV0dsh-qWeX}ezGcmzdW8-bM>+|C)9Q`=@0r0-D zK(C+>*DVMB`?(aJrHI0jFF^ZQq1$Y6I4Byx*lHlfYlWa@G4}xK5+E9mU}|r(jaYB9 zWyr{VeggbsH+(4e*VObYYX0+M`U42&##p!24$$4}uoDmr}K&&swc{%Yn~x?Hr|lfIn(#Z?is=}OlhKiRtqk60Nn z=tmO8YEBlTTZ84wfuNO>#Du0Yb^ZBxOr~-ONQgXxMCjheweA*l_Ugt0fO?US7`LHJ0RD+o2g7BJ16Uy+$%rwouiRAL8YBP92KhX zbt~V<(^pQg*}2)%S^uojS-sr&^!!#0G5ul}UJM~z0!-TwLn+4jnGU}dUf>BW*3c4% zS*4fh`xH_a`tr{=2a7_A+o3yJVvq$*JGa`8>g+oX<*xQoiv!vyjfWWVcYGVftyz>F4V`3*MmVE0gxYZ% zu6~{&8d+d%QBb82)12aFiZO6+)L@nN7K*yX}+Wu^8@4vdZiXJ^1r{7l@ir*fMOz zq{PdfXxBS`vK<@7q82sDf8k8}>UY2T-LHQ4tKa?Vcfb1GuXy)A%Cleb?tdNbe#N_A z@$Of=`!&z7Tk!Zb&+tDv&#=T4CSWi8Zt^a^TgTq`{%Sa2wtRGX|2^D)m8!D)pv?yI_5XbEPP0x! zFX-XaX~MqfNsufeaWXlJ-d<@buy)ou&FBi#kk21=P8hYdx{%joU+j`>VREIz*CEiI zchpm{K7}vk@{=$Fe>2TvjlnzYYII~wvGi{Gsid=0}HU?%*awNG1 zeG?`7H%i2W7o9iNp044|n>%?6mQ6#|wBFqhuUxxdZ+{%S&NVHVj1Fx!ZO?x@*rpRE z$FueOL&tIBW{s0)pMqA?U#56VA*N$ROHcCz$9!k&N5ps%(D7C3yr?KfS5(2j~5Sep%-? z|84&C6<4dAr2av9TT8n)+I~k2Jx;Xb^h+GQKW2uMU=Z)H@wN{UtRh_sXHt@ren+hO#>Q{NLnIS~y5LcG)N`#2HW zfDTr6$g)g{1Y4|}tsGXg6{VIaz9|-55t!_`HmF##KekPqM)I@bYcsxQdug9IFOoAf z(^lVP?R0Z<=q0ycl2N6E5wDAySMk#EK@n8svZDO^V>ueM*KWRiHR0drq%&+3(;Nld z2;#-fHEIKy`@)QMWhsoka;quq@lE~2u-0n@_Ab|1)mBfu{&6)gqwDWj*Gp2w7$L`S ztS3XAJcdYU&fG^&0sUbIuyTyh>UdwGkoE9f%7!DQ7~Li+7zX>Ht=L(O?;+J-0mcLI zts6d#Li~WaJ8o4y;N#yrPrh86q8suuSP&}(HPH9yq%_;H^#Vc~qaLDLu;>f#5{TTE zDGpiYzi|N#V5;LF#FY-UpmB}541bxsT#r%UJ=^o&^7_epfPR!67iwm%7 z-4&W9ZA;+W1dyA@6c|ec@XdahZ4`nMis$T<2Q_k}tg>`=ha)WoG6a5vATO7i2qTBB*r_&0NfG`FL5H7e;hAQ5S*|&+UbHNpfoCpY+x(ZocSFiJjD0IVWxhsLSVd*bEZr^qvZF3=OfAyMH-r- z4}++H8{6WHjdqT!s6=&LpJFV}<=VR5l9G45Sq-2$Vu2js!8E8hpvFfHHi`ktr1L{d zSUEb+S~Q?fcCUPf9(5_j__gxE_e(EgEwU~I9bwFgo_JbOSuy0ZT0J0B{3vYhnBChEwcy?)q^kz)!8OEFIEUi{msN=yYn}O5&(@8aS;JD0Cp-P^ zAHI8dY0x(;XDk0mootR!Z4g#TN#ST@p|pI<1OtvVwoz{0X4?z86{;a;`UmRxTFP1% z^GCbA^pv~XY*kuqTNzs*?fZSz9l|Vb1Pz*BT^cuGZyL#K#Imir<;6yi-`5IbGriXp z7kZNPdUMn&wqh-TsFv|eEYbmGY~-``#9i>CUd=L~*Bfou32Ho0aP1QqDg6s;D;2wsOzW$m|xMS{v9>WT?yHTeeeG48iAm9qx zX4jX_fwtK$V5A!zi1L=e42)wl`V*Yw0^5`g1|4;S&RdyMqYEK2+iZUM+idoqh^*o> z;T^Z|%qRwW4aLB-ssv|2H|to?DGMNj2YS^u*B*ghwHZ*<*t&rqrZsfd%Twi;@#B^I zw^9(G&1*q{)y3Nsv(1KiNm|q*unLyNrpw1a3EgtsN~|GnU5857)lNNr)|Im}BBQa( zweNkYcy`>o;H^BwVl9LNU6O<~4AHyfVD;7*VJm!^v{BItS8T?8lxo2Z8?@p!UOQ%i zZaV*!tQ{eDmhOj<5LP=re4A}G73UbWu14>=NBW2e?uW10FhQS5QQxM9#XkA1Ny%-t z(hdAZ;j8%6F5ElkCj1(TMp})hkw<4AM}5#r+>vzJ?b_O*|70O*&W^7K;Md?_ZhyW{ z06WAE)J2HAVEN?)!LrzAf~FqZncmRd?*Lhg8@zmL^D=JO8?-U8%8`o<8-cF%m_inL z9yd=stL3T*R-dpBeCH@|-w@F-Z_pP~zj66-)TuqYU2QkB`+7{Y-_u5>}(X@h$B`+#rcwM52DnYK023=ScLV zppZozy^cA47rt*b9p!nih+j=6hTwsPXFl(YdMwVsC!7YdwElv!P;uZAN=@(Kht7quL+S|8A$#{n{YilVtFv#&=u4JLm%F&3s zp?c;~D3np07*|+EuS;jHXt6}i@Ux~DP0y71Ci!Z-4?crEG>$!Jc*$4ge37e!!>3G# z#6j;E$M13?UotQnKhG(mj7-JNO&w0Kzf8+e^NN*&OdA1JT=t`#R)u@pY>R!M?8(q& zN}}Poo^C8Ct2X1-oIxu&rjSHW2A*$u=ce7SLNjA^nJ0k52GpqFjuwMPb1@6KwVQBO z@C`V08>k4Bw=ci%f^V7Z^r1@umVO1m(vR~G4jMLK@yf-MW@oijfn^~!0guv(253?^ zkkU53;sXbr0(AUVDsDqm^26tE0A9s@gS5?t02U_&Eb<@yxEsJ2XQu7Jh=UvWWEn7nI^K8*bdH@rMy_&%*<_V;#Neooax4|>T5 zK*t#-0_}sCJ?fbHpW--Z)nN`rO{@m5heyq4YT*^fADlZ`F9RXr3n3PoYVfQ)n*WAw@gG zTQEelYp_ZxG|yK{5|?;Uz1VL7utu{b5vaF-V^e<^_fZl4*)6up2rst?Lu2^{5L8J9 zF$ycgAkwOTB~dkpd_Hh5jKIQ*v<}XziLZ@iOnl(L2+FzP+YsMlua~^p%05rO9Z{{+ zQQYplRzs+%zB|5jC<#oe{=qwZ@ug=d_Ib2yBSkahThq0QDg6el=0($Y8Cp*LdSfWQQFct zqbc3#ydI8fz68N$E31@U3_E)ldo&yWlii5lR0fa@ArE7!-@r46r#`JaK4j%j;Z}Ho ztWTs~J)XOv1X- z$*ql|HH_*de*O^YN=`XPA8pRJCmRVfQpgt<(0;Mmm!YR>6r_4ev!UQ`^o0;eZC?*n;u4VztH-FDOJcxAYpZ8$eq=bg;D?6I_<{bRK=!^$*6Uc z$6C1lvo9UhAHTFW?R3AVF+r$+@V+3>$}7jNQS^zVml0mU#eN=@M>NX0sMyhd>P7Cu z=^Oq!`;`e{gxEOot$3c*S28xD_75C@0tdd3b~-Lc!_G3Q`P%i4uojw=(Shpn47I)( zs*KFv=wk=Ew$j4E;r%e2B~p%LxqW1AmcQC&GyO=~H~=`s3{~2|lViXfQD55iVO(<# zV|`0xKWHu!2j~IM3Xl5JwSf=U;68l<(iCsN(J6+ z91tLQJfz`FUp9pXWR?wRN^mvmzL!OjD2VU19`4L=ZoQS9{I@yT8CC~~_q$$!KMoBOw%L?+ z;L0?vz#qM}*Hf8wGW|Mu_5(0TiCyd(K}A8EthkU#Jc|b?<{`l}X3L+iP5k00g2@CL zkV`-V(h(q)@D0MwbcY3yfOG~DkSws>p5mKu;i3wVe*xAdrBzE#OEtU=!CRzZPeuGN zo|~{gszgI^e-rVZ9eXNF$O`gk&OAuZDXDd(5%*y-MYQA&&KBB>hYU5ZtA!4*kax?aHYjZz&5q8>PTDUbBU=!Kz)ve`a;IK2Ck)zF0}URxYpLl^K+gNqT{i zcRtDlcy_Nu;MY-!Po_@3aa$`DI4ElwN(gD{%TPN!W%bxh%7QYGVWS=JAYI$#b-JPc z>vV0b&aq0X)rFx#RHe&+IO@ris?yeJ{h9TquU>@evFF560yIN~#rVF#RXEul>fxInuB>&}8alkrN4MU} z>Mi**tYiblC>}9&ZY{{)EXW*8&$l3k=O0Kl2uLiD>dQxQdV9S*>zwQVFw^)> z#~d|(@_Hm_*`;iGb6D(ua6|CM$uRMGC`K$F$)9|!^udE=`!Y-_&)wq18Ka6x6$696 z%fA9lzYA(!-W4{Jb}?!=Js%si&8B;9r#X^+n{8*OWYPX~eRMw$4#>O22FM8#IbH~> zF`%VrFbU_!A0bcTqXtD!)A11=eR?4+7NSBS6GP2%-*xPdmBA`gk^3;HA)88uMTiFS z5S~BG$E-A=X@MG;aejW1Vj(o$Iq7a973+7E9$s zCE!unzlGQOZfvgZedLkqjZ|xA(CvBPJxdUBxgxVzugT%6B{J~dS~rtM3&Po~AwPo- zC3OnU)VbEA`qMyY zApdosBF168$=w9#@d`nN=5ZmG6o!Mv^VZLZA=~f>av@K2W?RSdyb{iS3!n;NVMq^}H-E$UyhL}pQIzn-h3X^80TLVZ}Bh$hma(}3i zUf*==B~5)Z-nst#eYLd?f(m^auewe>pI)K&Gs-}ftBe+08(J9hO8#Iu&jp@UtPWQ{ zA-es{l}nfWOJCO;vNxHpc@wNW(@*5&|7|X|7I@pqdn2SZxlx!- z2+@#mEwO?Mn=-}2kEMHKjiS>4@wP+5?g;k?lug^i>cW5P;q%t-=Q!&vLz#+pT&N%JAX8DAZ_Q3Lv=V=4eqAQJ z%hOYfR1zrux%pYx3MtT6CiU-o-m}3ssP-o$&PXPt&zmOB8+oVa?6~+G301wSH=0HJ z_HZQIJ5SJkW{g5r&GVA<2N;Tu7F>3@;#^i$;ykD-aV|7hM6r28!0LQ|u~nsBf4-`b zA?e2BdLZ@vUx$kQi<+tRXE!IR@_`q!h{c*vJz{aZ^?Sij@1GGcDR$jhMSHrVaSx(u z<->lA_45~jzW|~23zH(Z$CrfoLn^dutK4r|BP&}pTk81$xbgW584fKmPF-Fh&w_&B zc|s*Y(rke`f1YrBZdoT+G)FROW!^NzX7p)Hs&nQI$Hc4N0T>s|YZ~q~17XuV&@?R= zW*M0kxzQ;0{k%!b)PtgvCpBKX*`2&MQ5dM&SFF;>-P`{+`dcuC^aYUC=-LfQ|D8D? z<1d1R(%oVO6G)Ce*@}lLB4bfdTgyz_X=sL486Kk{P7_|~y~;3a3ws19(xaQ?&rKSj zIU$p#%)^yKGFY>TE*>(Wg_^Gc;@J-G|M8#(&zPFdMD|1`bz5iii1?lj;lu{rayV( zo;kSZo6z>t6?BZ6H{pDGp{ah33zS-37(q1Qi72+_iOjd=i6BN$%nR*+&AXTvTRoXK zO(&cjFE_T6|Ffvk<+f;tonR2%+7w{!!q!F!dUY!)YV2F^)4FY6y#dilOQ;l*&zr@+ z3GfT4mznsb;VJG2^C%5lBqE`O`LEx~;brZXLPLDPR%4k&Mz zXyNrP!Ga9-6uqqlabOgCsT@jR@J-Up69O6EzA=VO3g(lwcuN^dztb6w!c6t2jonx? z_+2LZ1Ps<*(8kbjquCMd6-&|z^s#4(pkS$Dhxf-440;>9{x3(W&$4*G*WvPV;fetX z7?ivA@$>>ykaM&Q>;vvy{Uyr1iWL?rU_aZFWjK&{3PsT2CfZeF;{?ckWA52#|jPE^8QNy8K003RZDzTKFL_OblbnHq28k^CX%V==!XCB*Tk)mP{Pvdxr<4Wy(y-;uH6w@IThu4uhn7j)Dse>4 zTkoYL;v|##8kMe$cJW((lUyWo&|G+5Vcl|bXM>6vF@}6f?X}CzbV;=bN#`@vo`w&v zm>D82mktz3``SuwbeZ(7s;j$SFzm0`eBj}x$ieX%HQl+<`f>PO^|SJ4)%R7GO0M3& z=ot2Mvbc}$^_vYUFV99LS|$FHn0=~Z@>HcypOwO3ezDL1oCB4iuPA9;Y~)kWn?5&? zgW?X=_dP1ULjtig>}@1}?>^uZaaQQI$Z#F!s8^(EnlD)PDATdGY*9?LTE#w z6;C!bE0oH%QqIxaVk=?~wfS5YL#~OajW1cqC{A^y`Fnb5G)8MXpgF@^&Y4iCvowi( zi9CxOql&}5o+ifmg4%jID1AL!3B^FA06}xV^mi(elV>%?je|^ZT2p?77$CoJEFMAy zbAohNR|`;6hQ-5~AEky)l^_?f1XifOAB)SL^vQSy&fsER0Bk@hLKQq0ami8@5X9cFU zFD$g72g7lhlT9*doRLl?!b$sK0804N_C4NghY8j12&>M}U@ z9GAvHQ7RNMg%ySja&XOcn~1em!q&qr@Bke+9*c-;^bb4#GT1cO6vZvUpo@y*=lT^n zI8Qcjnhkgqt#rs;DzEKVlrgwm8}^cnEPWdK-b0Q^l(kb2G*CCdyvv-P_7@BL{<^<| z&(Ak_G_oaPPRK2eKIMzSYtU63zaLiaIPpTbRlR*IE^@Qow^5ja_+g%QYlSp)Q;o8z zzmmU&=4?@Y=cy7G@Oyk2xqU$;&T7@;h2G|Y!TeJs2a}1Ejx(0Qo!&vwFQB2q_N|;J zF2O(c)e}eF(9-c9-9E@A+)~EPc8`|wwPLZ0tmi|diq%sZ?NYEsL-dk~_EwtzyV2ei z#IIIUtmqskJU>>q$R+bcd0oGTdhQ&q(xWBg{5Bi9v@Fe}s-dyRZAnYo(6eB8c+@HN z6~BejnJ&)y5go$e&UpLVW&T4==m;FAG}cUW;6pT4)joS6b1y@*f$q3z(rUH0B{!aq z*M(vkqQF*_gv@?5u%O#!WTp@>eiqOAZuXJylAqV@4{a2F3*EN8zUIRqMi8p${H?)z zY8bEhl373Y9*=HeaSak1_sl)T5OfBPS3~ZO40+n|k&;kq2lt48hlWg5XBU}&>9L*% z^^-eO@G%BSO&k-d8A3RE2x0C{PL^I7t>)Dzk>emE=vk;+>0)c|#DoQs zrNN#hF~I@MA~87w>3$qYf!CykVTO*8J(sNf*W*04kWKbyRBW_^rCUwOH_XmdK*?7k zP_YNU3od6Bf?P~Lo~NEO;I*5G7XPHLg>VR~6Hq_lnGy&Q-{=Rgana2Xv@`!jEe2YKb5tL|j{6XEO z?RStz`ut+uFW!N7ArXvkCxUk+%7P1|mABa>VNe9?C}4u~Z^c20j(Fy%Km5zhk^UyG_(Ws})a$(+>iCOINRhLtWo9 zH#I{duTyQfW<;;0Vx!dV1f%kZ8T+&ilH&i~x-;v+yISH8H(u9QE4R;!BSn(0m#&tX zIrleDmX;TW7Qa_*=C#!~QoPRIHl1IOo&-bv8>BmT`V_ign65S@wRkd85OcvI_I>5} z@Ush`aV&+>sKzKA@OgWCF2!W1Q5+(oAN_QT0ok${( z3lT7<%#(eM$93t?F470%#`e(V+7O}P6tA&`;FI$3iiKzyLRe?%!r3l%zJC3A;=f?(H@>#@ z#(m(~HD>a#6Q6_G2BioFc39}07{ok08gi@_XT!{*s7RvC%vy=5h$tizzN*E{xlo(W zw!fk5UKhJ=1C;m#NWaP4%ChRaeqVivtBFz(bMm(=DasDCQ{@nfTmo{|uEnvWE1Vtr z$}W@w1zQB5;rF>AH^oVzVU&Sa1(xOcos|+$A~6{-~*Ur9|7f@v*MHQL3F}#CTDZ#?aVpZZ1=MwVy#ow zU~YelJkdRZ=P7fOb!gjE&Gu!K$90Y7GNDr;5TO$_IP0m6xv^W@h z4jicGgPD+#&+A#ck_kP^N;C;gr=xGt7H~?xC1t)o@^mki@mOshBcL{8C{d$bE)tk& zXSdvX=q{dfZOP>bwV?a+0f8mkw(VG$4=5oSF1cN>CFylxued|gcgJS&)s1T)37>Ki zo`q;_Xx-I&+ul>Wb1++V*scKTlLl=$VJ zN#iviLR@S=(e6qa6UR2qrUyaS=&9y9_j+d5nV7{tAT?c6UXu2<<9R{zfNG1=eaQGo zryJdT?5*>MTu%;@3;iFCA=A^Z=iGSD5*Mc#i^Faxy`2f_Yy7yKK!N>mj_8mx-b+5b zJVFfh@+#{2WD3 zYs;8v`%r=9XyzC2KEjqgG#`=j8~*juPX6OZX4E~`h#>OR!v@m$MghMQm@^#hi<{5t zn%cE@opxkp`o|A^+jIe+}F)bWZ+;_hIOTN|L-$&JHDtAIXj0u2e%?!z#9xh zLV_3Vrc9`$LZaSN?Y=}tu3TIX`Yz2AzRD5`OQ>{A6%3S=;4I0aw(bx;jG7P1(wrm2 zM6Uo+2hGkCaQzM06LeTb@y!R&a%61iCU+ELh>A@Ju5`IW2D_VyG(GO!p7-;Q`|0AhnFP&x-y9J$`8DXr}HxG6lf~rps$$9Bu#{+G=BaAgmRv8^bYTdUYP*BA3%g8G> zx^-Iu{_p8;u#94sIEdsaNGt$;g+kz;-q@X|VR0UvnY_SS=MJt%(#f9T`6lwmCyb6l zrU9)F)UtA;ww`QlVtV0zWMsv|oT?rC^rap%UeA`_nLlq&ADv-ctYthTjy)RgEe{A; z8?(*$i*ekizvH<7sd3yNV8mhqXtAT5V$a3c{Btiin+*~jBb3A_{RpIp~BA|#fmnHbF96Mr7b9k1ZbcVY%@Q) zngsZSz-~X4y26-tHZ4Pnibm`Z)%rSqe1VZ<`cWqnh%SUBh#-RkDlI4hktjYO6`pWUC2G?2Xa`MJlwzY%A`Upe>W_Y|W-d%`ZML=D&rq>dLk1W0_C{R4YLI z3`ALVVEuh~m#4E;p5nmS^0c2t^Mj0)I{R(T^@~*XSED$aoCXXwxbFH_H{CKTyw zE_OzqU|7$d9gkGPTpVLbQ;(;L+Ao2Ys!5?>Du6x_rOuYf>ST*Oeq6_lS&WaAbM(27 z?ng*WVGQ$or^z2Rq5#M=8Tkj!9_Qk@QSeRKN1+!cT4s;YuHDPrM8$?U3z`nve zGa?D)=;sU2<1c+8m58``u0ecEllWlZd;j-DHD=)<;GY%J&`?SS0PT1{4>}5r7rzLlG0J+wwIxb%1&`_t6xh$t28@XZko7d z?T8i|+OEEp0$o8r$BW-2@eB{%WXmuYbWzi-?@L8q1w#B0O3!^>3;~leA@yZssFrD% zzcOzZy+NevwwKtiv}g4NyFc7)tn?E2tEWKW_1DJ$3Z~nCWe5LXd8R-1+&2{qwf3PluQX>p#xSmwV6v&N#(;(1~HpG2_s&WF|;#@z0F%F_WX-95%-mdGz zKL%plsA^&5hDFK9*_FAnvhp;~`sfS^As#MAki@?*nmkItRYJove65nz$Ck{E0w)H0 zM=X@^2BKzPTNVPp^%lRv-^K82Vc%}z0Cz4iHS?IK z;4xFiv5mJG(7Ta3EJb~(%xx#;xd(fAX9s_nW(W?X@Z^f2ScCL&BLpLj!k8lCnXAQ> z7u4(ct$KG&ka$PyI&~lG5IO3*%R4tTdln-_7f;Mr3l6ExA|-xJAeE3+G%5M*Zc|kzL`RYe)KU_9=KA zcEdHWfGsV$`1ybq(@6hsWNrhe%Sa_r=A!*O`E^=vs zK#wnl$HVM99M@XE5T@$c(RxZKnYWxBT`oxW8@(V-O!6sY#TvRM{-+vpX6j)O{)ysN z0cWV%6==`|jLy8CmGNGB(;(b-6yrr$$`>Y$tgXoa2mO6K%3iHx*=h;dWr3g~ri9Se z>VbzVU&ZtyQ*?KdBz$D?)J?+EC_iu39FCKQz}uwr!>J+hls# zS_^9kkQyqheP>4yT)QnC^XO^4Kk5}}7#G@tpOb1o8mAT(Y0{(9r28=W3jRnRP&WUu zE%iutKmWjDCm<$T^_sKWDogaOlI6fGcaqu=Sk3r0Q~$OhAivnv4o+=cVF;F#tR^o! zyn!*MuaLNXLMKLj)_q(LjbX5~2m|UuX0~3xK?rqPPpdP_RkD7Rr4;IecL8j>j|XtS zUUD?=%~Hj0k^uB7P*mv$;UuO~gd>H=^v_`InX5HPFs&c7ggO)% zZy+a_vWX!BN?w#ueeoybDwrdF65)3W;%p)OTG{E2+T%(e+IJErO3gF-PgviyhiUk^ zrpUzd^H?-Psv?$c$}QAKtx7aR`<%4IO|+W}Ajc^knnekPuz`3WRc|0{Oidz7gT^^6 zoVoBR;?fem{@HCvvphlff%9#lkef~IecBf*%T0Q#+_YKaT8XSMx+K<)aaQ-*L+Y9+ zu+V1-_|R33`ZC)mp6qIQW4ZKC09k#mnqt*C)vr~T!?(dBAqeIxM;a4fpV;koJu|!! z!1oU1FIB_OlBo|d29=@kZk6HQ@0WWyW0X_LrAtWYvE@Zx>K4TPz2A8L^3f7$jR7gPVtdZ|B5U&!7<1Z}F#y5?dme*cvyL#L zx@>uuJ5+%fdJTt9sPJz~3}08-y;8QCw#j2|LvJ7Z9&mnt*3SfXHoI;c?nQ=A7ca@_HwsL^M-(MoIidw?w?8#vjEM#NL z{f}mM%*yG_CSqQ(Q#6~4zy2{0@Ske7)(PUhJ3QS5(WHinWSU>PZsF9O*ZSB&SG<$GNiZKNa=8kNNOM?C3&5mTRn>#{@B`dS) z4D53nKEsWv6T|WLljJe}tJ*6}6Xt{EXTJ5~O(ro>TWt7m2>O zb6DHwC7e8bZoYlW-2(@WL?^4iZH(;G+nB__N7N+`c1Ci%z$k#|Eq}n{5+gNsBbD0^ z?q5GfYTA(0GOBMF-h{78>YfSS{d}Nhi81{;qPbh7s+u^bKXGRMzJ_GTov~Y0)g@v! zvgvPs%`?53Tga&_R3#;6XlfZ_V>wtPt ztuwY_F&K+G1wVnhP%mnb8S*caIM?MzyKF0u_J-U{BiP#e-p>%V&WTF<7mDqpyHGh0 z3+ws?_H7@)whsI@BN||fIRNC#Z9pP*jo0Uv0~$e|)oHE;%qvhpmLoGD4rV!jehAm` z-DHz_0Htj%j%7v53y-jvrj<4@709-MzW0|-I02#LDGA%Q3!|9>cH`|Ai9?;?*q2{; zk{8)RDlBkJVhS973nmz_`3hPhYS>^%oB{I8DuclCV=G`?ds?hu%WDh#VJVSn_Y%n+ z;4dnxD(}GtRU@4G<79;D6Y5c`Xt~j7pHaL>H*d7H+fl zq-Y__mqc+t_u!e~bz2od$7)%@1j=|hiZ7mGS1#WKj^b>3>NZu{R?1md+7_1}OH53I z($f6XEe$Q>EL{p%KTfr zN9r(U>!{EZU16cW`)&E-m$z=~cGMLP-f@#Ea<=a%`F(CFyZCl!S?uK1=GZOm5OIzh z!7FcCYo9!B&KbvkeQU;FKcT$572Xj5cVE-FtsY3k$?E%^nJTE(!cpw3dckgg@llq!W=PVQy(K_A+E#- znGgzs98OIktn zcI$Hmex?`sd;gWM-NiUMFk{hiJDF%!?AzjayMTeEsU%!qWu?lxz6gOwH}BYN=lFAe zjL3xYvn&}4tp%Q$b`1rqQyTdzIbqq;t3v((A#fu0-`qF08cWuMLt^Ocmkx4ry6IB5 z^eK~SqdIMjp}y@@n(wjDgvPP3^mbS!G-jZVzb5Ia>a(5nvi|g&VFc%e6i6N@houo8 zT@Ra+>1lhBByD=GJfR$SlVCZ-BVUnhiqgh*|G~`K11m5f&_jZC1Z*R}GG-~JieiUJ zU+^GZL!DT5M8*d8>wUD(Nx2na#t)90B=vzb8=i31ihk6dH&}XkH*?dAEsVy2J!9%R z?wc#8@ALnojQ^dpWVxw`*yC1%vIN0wdA$lgk(A0#?mLX7hQ?v{AkY(N9-0woW;hVN zH2?@K@%nrqv4D|=?H(KHi=N*fv`G9!nR0lY69-U9`g1!W=?FfQC*j+iU z>~U~Wi_JU75%Gl0k6JyB04EK>(a7UR*!-k=tQ(e634RD%BCY|Tow#lXe)K2PqF(~0 zK83v=pAX!tFJOn@c80->Yq)iOh^5Tr0cWJii#&h>L>2rE`z4TxD)9 zK(~N-lniZ+GNq{LdIHFxnMW?H_ihOh=0!dHhk)sRG4X`Q8r-O=p`R^UA|Yad>xtlg`E6sZk||U#hI~G+vCZ# zI@jc5-7;?qADLH!2~5Z;J@au#FSlb_&OORy=;T9U&nE|>j{#LJ0%i1CFr|Q;S0=<2 zTI9Rk?fa<&#ol~w#o-S%Fdpi|j&qpvjOuopUyxhzYc$RttpDw^C8mO*2Qin~ z21hSHkf`yXOFT4C$~7Kwzq0nCrON0z-)Dn0Z#CHJ4S$D=K#PS&dA$K+da;f zMlnEKShw^dma?|%-WKrnd$esjtD51PQRWed)^hr7A{L^pV^xmiwH|j+1QEW{mLti! z$eZczRMYH0;tdu{SYWs)bH09NG*%lMN6p;3mhTcjxXe`IbUl6~p+?d3N=N!f$f>73 z)?LPuPNFF#oQ7hXKJInEtBdt90bbBtIQ3`r06Q7vDqCc8M;-)?&if*^kZ}^}-5gsP zJHI#&k^$)V@4)}$(EnuF@n4-bhnD}}A8my^rhXwE5ueG+fs0X&vw=L-O&0Yd8Wy zMZfOfGk9g?nd1ZwBq95np!b+_Mp?h;&mN9Rjg>~X@R{9JZjJ>Sa{Zu~MG?o-;Y!m- z$(J{OYMnlq>0WkC)a$#Okq6bf%-wIz^k&MYR89^AiOCHed`Nxg(K;#oOHIN+plQl^ zE`xJj^!nwO2?9$CA`-Wc*)TFXWE*Q4y_IxCQlvCsNhMfJ(gMhclpQ|c{*AR$Er~QE zLM7&VKv*`uF%RO`9yrf_Hl}~fw}9JUT?w+h-pLltp$n5q$5v)#S~SJXC*wj=P4=_O z?f46z$Xx0wN(?+Uh`{;O_Xxm*0H?ZOe;Ta8`hts~lRp{|-SHaqj5S*^cyKfr4ANtw zz(3Btg4dF0HeWtxopKFjfq`waLg}|J)6eRloNc*dtd?+8$YV)wH+octZpO(&<~H}i zkyuq5$upxRvK&Ur0_Aw|-nF5wKyxvj8^@IfwLNe^ifF)u&)b)|vo$AP^vu_yD?avG z4=f>0(iAf@t_TE<*F9LiO0lf5%~XIUrz@PX-3t6f{`QFNa}aBaz*_rP;rO3p-pH?A zYR=zo?r%5ux10Oh&3zq0|IdqHO+Iiui9j`DY^^Gyo% zcdGMus`GcM^KBgVcdGL*7HIxXb^cCu{!VrNUn*9h3!VvIE$a#1=)BI5s(gJOV!Mvbb)LJ;*9noJaARlwe|p7@u#3oO_*pu0gc>3QfW0 zR=Kij!k2NCe=`+NLfC+W#|OUtVIZKGJ9P|IG<$23Iz&N8c%zQJzfsLTg-+~NVtkl0 zXEbi<3)C`Svmff=lOs=}wNT@0RV>je@5qyx2yXATi5x|-p5{ECGUt`%w(2zeEgJIy zhD*gizHDjqiCwa8)6X+L&#MT>&X!x2A@Rtnsl=;zix8PHDVg?J2(@Z4ArPdgcnCQm zLiCc>O%V)yAaUqSZ?nqrtQS^2*R*qGPViIc%$G23q4dg%2f5c&xMIlNCE*)O1GDcc zbUkObcWx9!gp{JZTkM)OvqE(>@iIBeCB;L5KLnYV`kr_<6-y{KiExu@BFtplR+cZ- zz>pd#g?D`2AEzyX*f?k^QH=>g0Ak)_WSRUlQfw-j6wOv1X+&|tyV_NGzFT(u(8BZ} zPdz(+ht4Cw(j4Cuhn_H=Cnz9WQdW@6=q=rhjz*zH!_ga!gE~cmDJ9YN4%Ybi+(4W5 zXuT8&!S~m!@k*L?#not6sjMuXGa44jroZOWmaUS{jF%(uC#hGkykkS&^UR0JV$~Ni zvA*u`CN+$ZQ*;l~VZ!RS{#bsE9_!dEmAjbP6q#J+V{lp}j_kHVKAu>UQhv9~BQo<* z9ZZd;C*G?s&Hx(_M4hm`BI=sJyKK9-4M~Id+qMNahMNYCMp6j>kFiT)_bBEbeFc3XeyEy6!I*$DE9cL{`%<>(QeBds!5MVlhS-jv;EZ;ncCNl zc=+PF=w~-;TZu}(t=DaZ`AthWjl}sb7MI(BT}YcG`C)=lm8S(k{ZE=@rwILzt-5o10dbRGSY?QoN4IS$N#i z@)2fSwpTGBqH=oo^yCS9$DItpyl@+Z3r6`e%|fQ879~fiZ#D1x{Z?fGG zqY*S9p2{=-v2L8J^j`a}F?LuEkp2Qup_ACL3Gfz@_u7s${09>AM_4F0i#ZGmVf=+& z8x1u**BH8YqTn71_!V*64VBRV*bYx5}&0d7-pYZ{6chcV(A+0!y4RvLkE} zbiU8;9ZU(cYILeYi!Lazu7zt<@nz5M6_MVhvrd3m*I$@(VAs&_`hPMvwDH)gENL|4 zxVVeOu3=ky-IK=ViQqprUWF*h+=)9KD~UiPI*e}mpE6tFki0>V8V@EQ%)@BO0gb!U zR!WWW^K~Yg4cGh4WyWk^`5%3*Kd%3ycg=I~bj=epJ2;!?$&g z@3pRF`uz}Jd03!rLyY=NX*sgevPa`sP{t!x)VFV402>fFJhx#Q$pMb;qSwHF-y>oa zReG)mD+Z?Xj1P~QMLlOooJ1uWlmp$iex)9e3TEpwCyMAb@f|`VFf9I+BL>!**4?Zx zIRZQ9SK;Vmdmq4&kMsnAGoqC6ltOyyJ*?Qq=K~@xfOIA1DpM=PbA)Biv~wC?)j#nr zy9I~w_u2}GzV#Ag&CKYdK;!i#Mu`qvSZ=f`*@=-7U+SGN*wV&+&R{o1l&Hjm0Df);!zW>baJ zoGDE0Be(N+WiKWKqmC{|N;6V>hE4!vBx9?D_IUat1G5eU*Z?Z?rDNAa<|JGJudb1& zZk5EHD{SfJNtM;Ke~fD6T_n%0@Ka_bhKU|j5--}AavM9P4`EuwSE7SlN7=(6K3l8e z&b6(h8fNgOmk7TIzpYB~^7&oEyutP{an?W>^&!$Q;eq0<=n@0XUeiW9y)*7|ZxeZt z#d`0M6kUg({S@^aq%EElY1>(sXc?9064SsAV|**JR6a&=lsqd@m^qnErZaVnv{E1e zQC*WD>$iBi@mYGptLqKd1?2{WGY!>PnH7b(TAd=w&KT# z--T5GqcoLdxOc!I?^zXw=f=oVtpm$z0uJ`&e-Y!xQD2L_LkE7@V%($pTt4~-06d-G zXV?VX1*If-pmDBJmpb&tiHywDseR6k!Pc!rivD>ZhN(t@XbfX`4o!ApC48ZrSgJIm z6koV3hU-NoYC?WsXyJ%HyB9E*hJ$%{rqDs%Z0&+hU9TwCck`<}S0*;sPO!8XgNqad zF7njGAYrg2mUVvXty@ebN;9f=xYy&XwgbrvS7ecSd`iP?rUrJALJdU5*u>j--_bU= zx?0Fl?Pb|8I#la`z`ZQH`P_p{)aeOZfIyuF*RR;R_3#`#l4?ouw0F)9gGBslNqM{e zwB(mTS2h0FOnG$fNXH4^^s`r!h-QDuTC_JOEbnB>vT>rR>|_1dPZMa=iV=vKFrr7n zK?4A1r}CWG$H+pzaS1j4k5bFsvF`#Od_FK=g$HHV-PnykV>fPStASpUXaKqm22*8q zZR$Kb9?_)&Qh`WN)n=E%b~~+|IO(45~Sjh=oS#OUS1Y#mnw~qvVmKh-#E+cDrfqlf27@Myu_LdsR`A z>4As6B$~6nM`N=M<|CFU_5l@fWTg)!GT6z_Tpz%k9bK&vqHzJ-QO1drHu7Ye7($IPD- zK)aKv`W;?%5Cy=Gd1{yJC_SD^;o*Hb=i8yks$+t^$hekF zgYp33(JW`})_8h6vkFwN`X&>_HII)6cQ*6Ejl+6Sqko(bis*!AlJ zQZx?5+X}Gmn|tV=Kjov$c#=|h&iB~)X$;6y-`N$xer805e!DsM4WjPAksu=B1^pa| za&ka?KA<}^NctK{w4a6F_fpV5U5Wg+&-vTu{OxnT1onUXoc}j`PT1TptWbJQietb% zMR%slcK2>M`+JNaFi4B=>U2cKsx&E~oB`62L~0^=#~H<^4wdu~6OJLmW$%ULRF;*F zG}Z8~q^;;fodWpKk&|S{o|fduOvc;ThEnf|@JLb(wi{9YYVQ$;#`ef+@SS#xapgrZ z&)#wmJPCw}&uw|Vq)*nUCz?Zz#x~PQV;f+q;&Fx8$k=)qdpIOW#Hbm1?s;S-k~^3g zRPviqhKZ3We~B0ti7tCCD0taqjNF|QTuMb=4KA^opj9cOx?U!{x)IcsFK!I)b}y$g ziF&cmV74_6ep<3CRJ0Wrw-aSI8l0?*p-`oxDWkFcIuyDb8H&TlcVDGg^$vG^3fS6S z1!JL0`1vf5kO@qycf`)@6LNtPpzr<+jD`PqdWZi!e^sFc<Lq)vo_sX&5vTdn(_)c2nM9Hb&8)B-5y#JbvGLrA;j+ z#MCO-*Q)ZVHi+lSiII0NLk`09sQse;VO9EY{&WvCbpe1$2EU`7dweN~TbqzMpxK4Y ztqc2E4W_T4n6H}x(aGc&z8k_Aj|>~Z7%C}o?!+3KcU5hEB5j^0AyRju(FqkN463^^ff$;)8J+rM zh{Jmi|LuNKpuoM(5Dn<0I21qZ0^LQpli`99X7&~``q(E>$9%&fg=H8|puue(aS$9_ zEoc;`m<#`dv4_XOROs=ngQaMACxrXO#$bReQ-zG>oW)!MLTO4M$@VllfK0k!E8^I+ z?hW&oxTbb6CT9yBuDOI#at}@P|Hzka0VxHoETYPm$!U6@$w&xtDpVRhn$HxyUP-V&u z4jmn!kiMy98SnGd)85rJU*{xVG5^7&ME^$=y2uVlorlM^@gy~o4!m4p9|a!Llg%jl zf}<>{2%3p9k*fwH_dMMG7ZuI59;o@MP=;I_ED5Ot}xb>pA> zP(lE%4|*_C5QCiPI6a4vX<{BBlMVv|JysYvqXSp9l3ftb@_Yo`aFHVC3pX=M0LPZNO7Z6Nd!TFsehkw}$9P&z=w3=JjX>k1ho z+MV}y<;ll#Et3wh1g4Txp3oELI00P;MUBt`lLAWf)Z4v!Z?S6)W%hSoyMw$g*;+{$ zEgH{JAZ2LRm^>>ttP#NNH-(*2Cg{H|^2-z!yH@VC^@L+JfDk$E5dwpHH#}}>i^4t( zfT_t}F1aG4a}imX<00*+ke_}|;A0Q290}QwbC*=C*T{ra-N(BO=PFbnbBd68t|pYO zK&@leJy%Pz(Raw{s#ELsm`K?(y-e~T$nLx}O!2rCw;&Pdq?GA@uSCcF;~&@17+VKe zhy*N1QAXwa6>0@*y%@kz7s+e9k;A%Kzo=-S#4v_T{3_QxLA-~}*^%v{c^sa!(+Bo$ z7zZ!BV4W{=;o+8^W1XDx>LSQ?f}*b>1n*`NuQI3?`7U)A z!Hq`s@dHP$FtESCBny|aXWMD0Shgq;h-a)(96=3?X2u*Ya;EBRli$J%^py6qYe$Z2 zy=QFrjC9>GD!-Gl7-yfWEPu74PM*Ny#Zloaa8l#hvSxVL)^Rz;t{}JQGju3Uy9P!k zuY`5@Bs|kDod1crtesSOJPjc=RDVo6w*# zw-4Ps?1K7J{x@{|Kj`8?y|xafQ4JH?iRB80iuy%@PN@S<-QAA z+!e6;-6vbotIt)0S%7;qtWpRhSD<_gVK9w{DjRt`@5P=Mct8jql^-WMV^RAGmqdQPPh7GiIy9x^9zLN2>4NyyTkIEe-3D1qHdnoR;N1F9 zpn&4@$e0G@1EjjMx7wkx0jnVhuF{6ecba0cW%)5Y>xh}=2 zf4N52_*H2w@LK?LIKc1!yD^Pt3VQV(O@w`F1uND_Fs28@ZoKxhW~#&zMVZ_@uXg7x zk_)}{1)1D6^E|lF@Qw^D!_Ndj&~}$dpb;j(%xS5-K0a0b*Tv08*fBNophSDblb$(A z0+#B4?LM@Z%(OEe#Zu*WkAQ4~)R0f4AN09app1sd;l22hFBo&r{{=M9-o;L{%-@2L z^J4Y@d%A@^2tvt&$m~iNMq<)QQ41SskzVEEF@a_E`$5_GW5Hv^lj`XwkIKv`N{LH< zw9jr_0i^<$+{)&cYzejm7(~oIp2}zhr5&iTu|w5GP~3ZZJ(k-qyt#(9u#=KN>zhCO zDO0Ren15A3R_r&cBHLg;WQd$~q1;HNdAX5mKjE_ar$TLutK}Ts$i$r+e6$(*y`X0@ z5%-A#Onb+drVZT-_MFOInRK7|22LR#W3H4=x*Ry@lhEf0z^-`mc*Yf?c#Qd@DQ--4 zA6qcO{-$^WHaYViOOu(F`a?Ix@+C<~Yw7HbQ z7$%f~u$%-tVtS!H`HCcS56hGRhwL15T?mp9w z;(0Lds&FJFMOgS3`t{L-`pIMV@4>XN$TpTcRwgf;*O#P3V}i=jgW_GYU)sgd7#**@ zJnGtU?`%7qx+EC)+hN^?8_yq)P%{JLe%7|#B+9d{=^js`tMiNtqTyL(E^KWc2PDnXr_`V7-1UsD_TFAVcKny(B6-*!j=k_@X}F;K6a z<-)*H0}?O>WqSp?2Chsf8Jw9|2_M{krSwy6Rh)#n4e>aUHdLIrpO0lR!5AWXP>C^p*y|NF`iB)O!$ zw=$6FVFnb?(AV;JDYvR|G(E8yzq1BE=tEvSQL-4hv!`{nu4!zo(W!D;{E3;r*OgTB zEaZq+>%GfvV;ewI9^7{1bVu!P6U!rdcBW$+llf;Rb`kAOs?#PPQRJallUpWj%+Nk> zb)Hxf56rG&i6j_&M@9Ud{z<@xYL+KOEr@>uoMZ%8HZqLwo@{4?#5CbzR9K=|Dl~38 zGuviRP}meRBd{%)ziFzg>3VETn zZJBF!%r(lOL2nC*nhp1YewjE05eB{(j?V}B#o+s_t;>1Zc( zf#}c=y$(Ui1>@d9rP*b_kBy}-2SrSrPi5$2z@BGnrD~TFgC1Dpv*AGW%n^%HO%17> z-pxuR{fuo;al_0owW2q$JUUZGwflKe?Mpj@Y3~{kOYqIN;l0nA-`LjUmc8#h=YU|a z`oEqFsFVR=pAQ%si-OaAM}7mlTYY-X2}~8>TI#F5FC%|oeMhX|d+f*9)P0uxa~F3e;plqo#$v> zl4+T=+^y7~?uF#tN`S3pE^Yo)M4fd>D12b1PRm`LFRcsyhzULN=2PTB^%|T-HT1g& z9^T9e4-{7xt+G2$BE(Td(c+Z0$;6hxYrDf8cNhV`U_5s9(IB-#kJw_o63c)w-4m(G z2eE+ax>TpmACEXl#`@Vsfppn(-Ia3!kz?VJxQIa7^qdgOWmK4+6-zY1OHafU1HCI- z{s0#hAWC`qL=@V;TJDe-kL0muX-qbWWG_;-f|fgEC$D>rdw73<=@d@yvvYi`$nH0} zt?QRXOsKL?wXYK52{HDL3CHp-zp$=-P}ZgqCgo@u7(F46&K}LPi!;rjH9SjAlmlyv zUfImU;&HW~57?7Iv5p3*f%PS?R?`Ow4~Wv35%dSCKLUB5F?jgn2IMA^uh@z?K!l|R zYF}Re;Z{6Ca<$PeexL7NeV;WA{MS}_QTV^s$~OX7fOnJw_Q~j0r4zU$X-*xd;y1#-A+tPLRFK!qPlkR z@LD6m0^CqzAu9egsgaP#=cIb`$;6KH7kjA)CC|ZGi#+>y9O4=+HL*$MD1h{V=^RSl zPJtOlc!F5PY}+D%c$en9*+Y{=9WV&*4wq^0*m~mdUYXrj z;gfAh*sPhVx>0@o11x^@c~fittoe(9g@1On8R+# zMSTv*7)?|{&9UIXaqpk%wBx9`M&5I59)7pi*4Lm@>IpjzVd4@tRjH z^IA9>BRQjFE5^gC0tm7J^gI}ou4C?g1^lmuDu4o)x&oWzqE^NNE?^&{Qi9-$@6-F(l;he%yOcDp}%H~uEs$FP^*zMSS~5#oAM-Y#KCRbLU0>t*Kq zQNU_0dC!9)DFK2_db-kp)LZbENOJxMW8>x5ZIDdHV9&e{9?jCM{{CcD-0 z^-IG-|0R1okw2*k>iZ}@0gFHn3fMupC`-mVJ0S(c{ZM$MJ|9?00b5spIlX{nGad8Tn4qQVo`?E$+$0WotRlM)~5ctSU=%ocPXn-yPFr54XTnS>q=KCh%j7Scb! zJdzM8@EVQio>IB1{@SYx3Ea6lR!uxkeJLh+q&xc!ikEes-Y$iz8$RvT_F~f7T&(! zCrC)HnX0L-mTnnQcjA&IhYMC-c!c)2^n#^_U&=Pj8UPbLFVriU6|gGw`wM+B7L4gy zSqfHE-V+0U2kXrE80Fy9*hty5d0bb!(P$UshuH0|384vy0EyuVCi{_6vyMK(j}x12u#}cIYm`vRAy^9NXOBjR6HZ7aV)G^Ro(5-9|Qz`ku>P-`0;kri0t_F>&pI3cSy(4H_nC9;n1gr4>$dx z)VWxq6HUR%C(9_qFLR&p*e`%waIoVT8t%}*ghog5u#^}ralvbiSg(~?2>?sg<9Ddr zb*b7C#(Ipa51yLXnOwEiveOKOTv}RmoIwQ0yu0?Bm^^H@QQG8cC$;_28+3w0EGW9o zSMWr)vD{3tNOU~fDdWuZ;*+ZaVRK5O%U#A~;uArGvzb0UI@2IA$I=_%1JBcstiwJi z?mTDxgJ*k(=~cZQ;wn9MF}m8zjc4t1FM*_b@8#O6xiH)Fa|eLFEevz-^MM47A&|`u zM{P-9dCt#8w^`RG>JTm6=2z{y^1p9js3hwDxU88kIr4#cfxhaoRX4%boKsYIc+sA?Ks$wYj>NJjYK{OAR8ovx$CXsQcURiuAGZL7^K)^(4iMgT zKt`*BC83lT(k<~y!5}!L#VpIFwT`J-b7=oWX1_0ElFM00o(M8bJ7hhc3@$<5d>(Wx z2w9}dkJq)rXLMW34#tvoo+sjUNw(yQYTsmOX!!t8aI*iM=Syd(L}2vI$JXaIY9BZo z$6};Xy8C0jaD!)CiTYYxDRiPC=g{%@YQzsB*Ok2x!njV@idO#Ne6domlng9tR7tjW zGV6p4iR$tfH_;?~jd*fx3lH(n;RIESZYNFBTM&7COE1&qPtLY<+1T}M$x4&Hv z-c_&^Yz(dZ%Mt8q(z%&m%yDVLEYKTKc6oATn1PMwW*zwbKzKfo6G{&ib4cL>V; z@x2Xaw*y{aG2oC!B0i1Y3YQ&Vh?Zbx zhnlr9kEAxGPW3qf^g!DAJk?QaBJ&EV@eM?WS&*-7sd*T})5(bv6pKzdh!Cj}X$pY|p^OEPuAqd3QM&91ge@fT_jrHzecv-9_dRp&opbKF=bk^d z<^xIC`+3&0%6F~xU6{IFq@oU6GiIVk9AwVCN#=bnJ-C4ySF(&R^M{7|ew3LvD16WF zcLg}*?}Ike@NQnmhsxCJwHyx$s}>#e)?W=?G0rTq33>nENi6doV{zc8>2As(B_(LL04NFgucmQ+C(_zbpx&MPjZHo-%bsF$F!mdfrxLP9B`god z?or4yKbT@?oAhr9AN;8tw{8E%2ivVZk^BD=!b0YlKWBs`9M5wZEOX2#bu6>9E3vy% zWbpWL9shTuzGc4#84#a^^M=gL)6DH)o(1R3WJd!xvkVTz!k3F@&|7NwhO)P5P(9=4 zW@&OQyE3*XGXyO$H8kOTMfMwr8#g7jIQ)qG6+spf z2UTZLGUGF*#Wd!p1TQ-2^LbPyM+jR<*HkG4{3w&pb{BWWH(F$<) zs=vxIT*T2!;(dE|=nPH9P>i&s5!TYxDt5p!@HxIqA#JN!# z;%8tVzn^xd^yg2>SWMp3?W7F{KD%gzod}s4+?O+Qd6{D|>;S(}hSIJ&PJMc9l$gd> z(_lUdO)A`^QHq*`glj8^W`m)TDuoa^`Mmkfaci9plfB1KdJ*@hf?mxiA?k;sP!#27 z)z9o&yiOeldBvpj5_zgYNtrGoDk?)%Lx|(Iw1w{6g!{MVt^lfOqq} zDSH5+#Iucit>o*AdOhM@?Ny6BE_OlA@kS!kmfD3`Z}I2A6qm*Rpc0h1no75C_qF2E z4hJXc+&2dOcgs3--`G^jCa}G}x>tMGw&YoEQ37M2t);b(=4gm7-vF4P@3o9@ z`D+=3K!KbVmjF_G^AJcCh!L+4KZINGba8VZK#pT{oGDNM2?RiF{J!a05?Ao>5y*F7 zf^dTU&H&T;HlN-%oc_`qy@bdjvM5r3L$t61vb7f}`8D@eW z@{)VADENI3g!#BZOYP->!r5GLP!hWWKFRjVATDj49I4;?b7a?C)IvZ_a4Ze3DOOE=;56`SR@kdp2Dzw z&&oNYY9$WBbDZ6&Y(I}4(xP*P_fcWTeF|M2aRyQT+w>hOr~C61Y?Np}Obr*=g{`|d z>&q1N`s(CHkY6xvC&D+q5d1H}z;@NnuO34j9N zoTd5#1t81=3V^F^Bw92?s08> z4%@oQY!9_)cq2!xwSkmGJE$J5l=I|iN6w~sauRJ*3G=aWZ5}BlMA<)2RndmqF*fN~ z3-u&;>Ul_T1|qac4uiBW*jhWMq=&axQujE)$1fZylr;TCMf!KO?>cL= zDSN2ADNo_7-d3xadq_|@Y3zHn@=%_FyYPajTysbCpqZ6nnPH)gW7Zz6_Q-wn`{IkT z*giwlEhfHwg-*`3K1XYhshFowEH5}Jgb!h zGs2UsNNt9>0%?veeJ7yZ5Kj~A>tBk@QzeSdj))bqz<^_ayU@Z8hhuBU158F`^h{* zEs;FjdeUPH3MypQOo+XgV30E>pA8uf?U52M#n!nofm&A;Lc(%Z zI?q4=>HyxnL42+cxt0gkImo{`$8WW^M)%{y0+9fekrrsd_0XO_pZea8`SNin8~4Ry zsGl`fa(6ajL^-8)e~f($JGuxIAAW|{V^*c`1 zo#%cR2$%s-ymj$FarN`P0rKDWDa(ELyi2;VVg>!VSiXRi$Xup;=?{L0enXIlt%?A_`x=_tLE+!zg9{W72F{_+KntHP2LYX{Kx2nHs}-j%b} zIDCKGm^d_d$>nSTJ5bd3y^Cm2ZCS~3V|dNH>idqTryBc>F3z|q=dh>8FQAa^QbAIu zJ#IVdPk!Cn8>g-ze52et0xrjW)!WLt2cJWNw6pmh371T{oxa@_E>~ms?NRuy`hp8@B`eivRsfMaB%|!?=l$)sHrL90qyBH>(EVgWI;X2fd@+#4l%SA{oYb6L2l2po< zw#u77*G=rWs;gsGIU5C(#^>I8RS3X8eH!*Avk^k|Z9OS6XeAMx3`&g^X>4)i*pm1r z-{{S-C(EcYeajJ!&?!hPlZDy5715giHK-*RqXGsGS};eltzo$?TcdWUu0iHL9NZ>n zkxVcyz?U&rh$C|1i8TRQZE~Pg;^n)F=+Qg=hqe6-1DG!ZPuDfotyyP2(}~J|H#Rn- zC~$8(Xi1e@_Pj`o(P*{n^n~?N?%jxZko3Z8XhI=J>MlrOaZWk+wX<*=qx?4+urKnS zij!8~$ZeBy)p$02I?wmbgQ@3F(v%ew%2aiA&fTs!)*t6;s?z?zCYNPdnx{%0_2|Cu zFw2_3yy%X8BAcRH3I=n_pmo<#O8#q^>-xnkOq58q(43s^Ogx)UV z;DSKVqn1qkQkN?3>tWD8XClQsMR0)Bvpx1f3S?0e#hIM6`ik55r*=L_eG}ywoCMEc zr@iykj>D-x`AVkl_BosEKD0*u+;W}6i(}SglA@7rpq2or>R9F)j(tA!F0oaIyHE>$ zMtYnZt&+> z_tlES=FzXYbl6^iZK20DV0mg(;5wZ1Bfcb$fD5VSK3$8-IXMh1$=lrO@Qe&=}R&@$PMs`E$tQ`DPO)g4rqQ!b%C ztRkm7_m;|r;`cYHid_sT8EUgHh@*IvtGw?h@;QCsc^OirBTn|QeR|<0yo96er$rAFcoXN)%BjI+%r^Y)C6JL|p?{?9(Ms1uxw6!lJMcXnCX%qm+PCt=?Z+pM zpGP6t?hz|iFg0?`__25r&z7|yG?Q(DgwSyWf8X1_btaqpkg15J=%lq*jhzCmClD;6 zDXGH3KYw~rRlzupG^mrX??(oW{L=D%LB4I8^7g`Or+3a^9rri|Qxhv}@Q>}mHx1Yat2+m?Yg-S`4y+CzipdwY$(3&(^wSOsN{Z9B)XgY)`ipg7%cWIH z5)aG9BoM2m7CMfj93xr$z}9-XRMI2zjv0hF?Qru~P}72*8Ys zGfPhKN6o@z5xexWHH$3M#D%h16Q+CfO^@_Gd(axgVC}nR^)Hnf$>?pmg7U2 zsJ)@dtL&qw3B1=g$A0xuD_ydtku%c(Zr#!z;MqA_E!e6Y9_OlBw z=CWmCo~cH;G`qTxxKWz2ta51~QQ>|E=;6`A#ERsiR4z=_a z9(B-OK5%B*iP1S?DzSAf{Oqnczhwo<%oFyR`h9t-7ZU;Q|Hh(!(@ty-KE@Jm4=#J% z#lk7_bbD)L*3d6>ncD$jCnm8rGNA5W(eTJ}lhK4l>>QOaJNV#1{d)qM!p|8x6|i^B zq3*rMtJPiSw~3}v4fV@MwH}vrWR$8qd0~)cNACv z2fGTnv`oVrXVe@DH>u)X;D-hW8t~z#3-ycdd>Cy%qdoA!-crN7Fz=20k#2r&DjZav_$zc6`R<7-JA`e&akTodQUfG;I~N-cY(!gUFkW4iO&{nq=BB}ZGkLNN&7yUX%XT3-g73ZINZ~{ zSzxyIFXRo)LVh`y>TmCvS-sX$d<0_H!9lFYXX1OlO|8w_h|QgrwAO8SS3f7USQ#TU zZ++LV8Cf%ovVsB`BWFo$e`~Fl5jsy5x6_Xa<>4;|ZicN~8#ve(0O;@uc>s03;JKIM z%UaMcA_}dELEv7)czdt@tlP7Fy4S3qcv|qBxMVL71xGoNQx7s2?uZ#Kh%L;R!l3_0 zfw&~kcmCkEDo_)|J|qi7AJad~g;QDqSO70F&`>$O4kcO+R=YJ3-o!@4g~=lWH@zaZ zKIMq^@KlNSJqQNx2@V3M)KCB#*W15;XR;T(_hECoV28M96vZYcECJ0@YFyJKsF7I< zF*UQVgBfFJP~VPtgb)QCtcAxo)Ks99<$T}wK(khZMRN3*efK!T)QRUbov2cn?p}BQ zIcS2iHt7~Md|d;!5Fh20KLKVY{!W4DU5wVG-g<*Na@{ILf16fI(BVCr)Eo;<2EOq4 zp!21`T+Ub8?=lJ5lJONJYQFb}cwZ;|XC|s4L7K7JNNxN%W7Tbw&`k&J8|7jeUIwot zUWTH~P&#c6tcMqA<}yN;Gi`i4RR-dYeGlns_lA_(r%bO|xFG#(?0>hI%`T=dM*_&{ z_Cg#QOt3(&iVDhk)FlM2o%lRk2lT!@1h|uN`VY5hf$PYqfWiL>NIr!J!YYR3M4%v{ z0X+x?cqKRQ1RG%jx)-MOR;%AXT;^fR3c`M@de|1bM;1Em{jv965~_t^LbLvp46pR|)A#)9cISr%y^Nvgv)-ROr`C1R zHh*`e12iy$c^&6wS(x*rk?vkdlot0B{N!I!+X`5PWG`RI@xL$ISK z!9xWOUpvD4c6fKpagt^J#QYPERhLj_zR?3Xl>!=QPC!@iXm)mdE%8Sa&HmfzCz~6e zFOf-1vD(JeNL*b#XCv-|VRoB_J-eQPmYU*bgL&gLKz=$eKqSspppFvk%P@S>+7XaB z!hFKpBiF>bcw)iu4d*%#c7-n+hfEmfpZBD3?r9w-(!BnZLGC6 za_yB^jynE*|JU&85`sSTOO>hjPv#@tm&>|C5{q-(!(6$-ABK;_aEk{3>BWeD{ytcb zHLqjJK^A9^&*KDAT1m)2*oJ1H7em-r@fu$?Crzv|bi;ejMQaYB9LLFX#nXN%b^ibKyW0!<62U}jx#;J0g6+LX zW3@IzY=@{cgI%=DyMNrDjZ-=fZ5zK-Lh+B-Z9*+km-_)Bg47}@DP$cux3p!{`8hJY z`>JlgRpo4S3(jy#J9=OwzHGwPI=GF#nP*(=6TQEtkEd7$tU(dSyaE{ZVbXpuIjOdh zDiw95hfA_b7l}%5AL&e@N%Bdhy2C37h(v5Xt`KvABbK+*UGMW#xz2g+p|a^yRv=+8 z{^}N(J>PlX)ntrRkaFsae9zQ7|`p7W4tf@4668VDjpYKySAyo?rYxqBS&?-LMN#*x<9 zogYMMx@25pCQBBAH+qVJl@ z7j;S7y*_R@*%?Isl0nukyLl!EPiSlt#+SQC+|1towx+-x6R*lr>1$=f6vL1`v8^nM zD*lG4q`ky4!HCj%g@M{c4751Vop;wl+$QscxtVH6fr80KQDrf=CrB^DjQh_JMqp&S zL&@X*RJ1Qr>-Rf%AH+Y`chuSc#p?KquppCT#ZGk>GagDUmS`e}gT)pBU!(>-R@WM1$q~!s#F&A4iYTJ`H5WL$^BR~(tXS$hGM12D zHe8?aQIFs|*1CPO4a|GkEZ(69aKj2hLfu5Yg=HXV!Rcxu zF{s;NQ;Ubte0DNTNRP4bg=Nv=VTv$v){f$lrJAQ&tHO{vikvW&++t&!8ga1QmT|_@vc|5&MnA<^cxH!X zg`A^70m6JoaO}PVmKjB|PaNKkPg+0T&(gCARe5-%+1W5ud2|0SxrM%mk`9z7fhNQ4 z0m_1CBw~#ZBC(${z<};M0HEpsWjn+Q`iC8jh6gsL0I8He4r*gkEkMGUho8*|{;$mZVe26KUwxW$x}98^Kk%;XB7WlTjARqx<8nk4~;xw8_PfHkQR!uW4Kv zdFdMQw*)(;Qq@5+rjeW^ax~dw;0te)nhgO+i(b$Cy81-qHiJWVJ8EqhGgh9OTZ*OJ@#-gkmnpYUPk@$g-^eq zl1fd}y{XmoDly^r4Tyj$T{3>l>97ndod31MUvJX4k}l>NLSnT0wmoVEv%7;+CE z@nX(N@(ar*ABRp)?Hk7i+xogIeVyVAhNu~59enKEmS-)C?e(7*D*6rQs+`SKv&j=C z4EmX;s@A^QVyWvhSjw_-ZT>qPpDRpw!ZlEaUDwq4VZVs&e2Y4A?T3?{YvJP;KIEYUb;?q4jG-)P{LF>N_ti&owXb#9 zwVzh$ZgO!{J)?c5Q}N3kp6+7DhVtc3$=ZWVx|E|iMkclO@t_06 zvOHsteuq?vp4#K~2$^4-GJv}O#vFz(tgG18IiW+$&w&e%=-)txai7`6-`G}<$n_6; zoCU}?tpYY;I*buKWAepneh2P3h5NNJFZ{LU$(;NTl-Ro4V(~kW(ZBEGnLbjIfkYRQ zP4r!Tl#Dp^B&0inopzmqXPOREDP&7Hh#ej+%=>z<0<~-WE;U46-XAT(#OpXf>1{@h z0lR0N`$s!GP@I5Q4H+&KLzKd46W|;D#&7um+9w$}1QXvlQA_1%;L@7E6m$T#p=mml zNo+-|={N&>H@g_Ug&;qKW}W4OmP~(3!Jy!YU=TzHNbbiC_3*8y;N@|CHorcQ4=nMP zNfIBsjs*RlAgSQDUR?Tbj9ossokGsX4SYqJPTZ$d{nnU;#?QVuWX}seIkE61!VFTHy!q>P+P;UflIJ+cvQe-2WknV zl({(WYdSZOw1)3T zlj}2}BJ0nCOKOgZ5&_BKuK+4H7a*g9@a(wOTwqdz3DA;TvAl0UJcA_jH0gSu2zERL z(t)5&Fsp_-kDCJ*Y>x|EBPP=5umkxear6@KiG^jO1C2$z$cj&cptERrq@Ety)y+y&D3YqX@<2M&jZJ6Fau;dy_cM6nap zAL&)is#B|hynQ%`BzQJNgc^9vD~Qd@>98{$1ZVLsee_!5eQ>d?qv-R3{qI3IXGa8y zgn&_Cm%*Pf0ELP`G5^cC`#fj=_f~gG|2f~)|2iivn4M`K^lQ1Y2~I9%-DO1fQ{pCfyfnl7 z)=7?a(LBjqGWK40{Qfi{tqBtuP=4{SR8~Y3g_gCgNbhuXdw^<=JBQoKy5|ri3$l$d zjG@jm_ihL~&K@l`+7;VsUb#OjG}y96rMs3;c&PB`wMnXr+488aMZTYyaFqH@%7*12+^cJZs?R7#W%76N%dv|0FmPSC(@+}7kg1Uo)Zsh zA}z?B0WLmT6GAL!JzNK07fuL=G z0(Fo;1={CMFRS&!yy^py{pf>ik?XtT(W5;ZNzbMym#g&4HI-`aRd?FQTVFjpz>3W} zl%=-SCUmB+#9rb`dxvhWugX)u2OrFvTx1DiI&xDN&1;~(N38&&{kpXD5T15k+NQL~ z(D8?YT^-sL#~*swsQr;33xG@4DKlLBZ^h}-kA4;z{{|?g8n3Iz*4dW7T#oini9&t> zd1xGE*u(ul`Q^(E2T*wi94Ce~nN3WrNf((mWOg#^K<}j)drR~FF|rU|h_ymOYQYw# zhbCZ|03yYAq;3=wHHKNAGCg^sVwmqIu>r!1@v#{jf0OQaql(?gk zpOQSBy5e}Dfz-MXAJJS;IWt0KP`~txpeCWn@bOw>(^eBi(*VkhOB9(^60R4#ZhF}N z=HVbOeKVZgrnG~!cGN0ejbZq%>Zjt@YW7VvhR){$G z4ODa?BUIye@1Q*WYS6|nQ^o4qr7Lf^*^{x7AF4aZ(sZ9F3$|VxT7bGZxb4&V8yld>wm@nv^GEtdlr0}X z&0F_ZsDE4hqtjJ9p)1dPzkjc45SfX}NfSc29=!b?&#r=B zbrX)VJ!qKFKgh8N+E9Z#BylJoqw zGoH=@{8T^ma>1OmG}8C<2jf~F&z;frxR=9)mf~HwHnc1%Z~~p^V!;5d?YzTa!X4Dp zo`bzyd4`kD!0jZM4lMI+R#?NAP4-$-kKFYkOAB_5Ox1lk%ofeMEFH5yv;37tM@(pi z34L$GfXm_JwKkzBDD-KL=b96slL;8g4DjDfhGN#_dMkKGG)pS23y!nMJJ%{3A(?USBs9oUu=c|T zA#xiIkes>@!Q@GPBQ)ExO6SVNhol>=sWBSR-1zh${>=hkvd;rSPoFw1)#PcFi-s@PM4uK^pEaJ0N%J}MqijSTMQ)D@27wlVPy8W>Y6{Tgd?^bWV_i?b@k z!cNKyi=r`&sR#Xi9bFoG;{pn{PK@Kru4reJ91XV^+GnvhUtDxKZ9D6k#bB^u_}+WA z?L%euI*!%p^I~7GlBFEl&R#1)6|Sj39SG5zKR9#Glikl%>zAn@lem8Pp9f3k7TsEv z`o-1HlusW$$hdggI9_Pf>nbJQHce|*?NEumcxuaO=S5~aA{nQ^+ggUFTKkh@S3Szg zc*;;E9rA2l#A7;?KoNXwHv7#=Doq($Yom)Vi_0CE=-E8#Hsu8JMA;0csE)z9ze&!Om3LY`_kLw1@wFJf=PWYp9cZsepZpDx^ui zOY~8W!?soC~_(G!=Aq7H3KE_)C% zrM29oxjG}iuP(2_dz zFj%2p;&Raqw%w#ehrU=BL{Cd!dWN!gig%TQHPPDHhvo zDvtG~TGo_2DNMSOXBl+yZLU2-B8hSO>(Vn-JGBSi?AtQX=0q_U3$U~VtUa<1^*iir zZRX8whHS>F%(Qsd&QG6ImyV`~cf(Y&cC z5E~{zLi}wXHz*Q0GDKgpAS8r%H#Z1$V+4W^u#Ex!v53f7W32h_2btSCfHB9xIDyNh zX3_rUZ(icl+3h{4q4R23XpG9)Xgv@u;kz1g&@7x4NV-Z;hkftNM2OKiQzNdg{OS?X zy7WYWa=h;X%|dl5dQWdfNA*|QrmXpG&($VyB(ki@SNKSf8m%R6rFXgqdvJz9YP20E z8PWrLV@9@tUYA&-PH7?-eg*GlFvw^6qeWXHSqrsJoy#+EX;s@Wwz(`7pK{E^2rM!skcBAc&4#>{L2WW%tZS9mT*Wc-ZD~@Efx-e)Tr4 zA$*#3OI(a6!Xc(aZ{-QYQAF`pVoVOTg`UtX+SES*$8cmi#`ePQ9BJ_c&vu#KspxHk z%c7Tvq^JIDV@%8S>1MUQ@3R(NIO-mn94|q_dD=Jc>Z0}exl0SMHL+SCihsutNMlEU zK0d=w=W4-=02|o40>b+m!E5k}dKI!pgAroh+@UHieV$p*FI;oAU##ah&vvyy-34p= zVJ+ADK<4S*QDLpod-|jM`FU({5di}s7or%5S@SCDAcu1`uvV~)Khd9Cwyms8jl7$U zHtBoI9&rae^?C~*(zkPL(EBIO-6spf1ud}CE6;R=&5b6tZpIvMpO5KtlWcDS+_z!4k1z(uch2(rNe5ddRnAsc(L>Qhgz!P zj#4f;B{3Ctj-IH7Vt;G9ipv=~D7)Ya7hPqn6gNPMg@bxMHUJqVg8GBq3-dZ)5R6 z$xgtL#*ZO|8T{Pnp~pI?!?>*POQ^od&kkmmvPxQI2}(-HgHlm%3_5PbAyu!%dgZw- zs-+qj%JQT&n<^}}kvdM#VB4IozbQJJvB%DOpv<--H{|}sx7Tg0sapK>nle1ik>mA_ zXV1p$m>!cMAA^SHICo}OE#l{vaGRnZcSKo%(P%-?%!+BUUE?54Z=z=>Ua0*ZLIDp- zx))NSHSkufp4N{Wl<-$X(Pre9lfz?3&gNU=fu#H|Im2x|381(0%wQ;P2f+v)ybVAs zIn<`YDZ8Tl%dEg1(cR=~tyrD~1jJpCc$ziq5TFLWYby^>J@G>OYZip2qmdl*rb@h? zE$qlrG;a-*o$-+CGcNmF9}GVaIxBOSvr#u&`ode=+_MkPwQdtnZu$NKGFZgiI_;6G zsG;o7Z(w|@PS=H5(Kc~OE1|eYLmg+~IcYh3xs&q^M>hla6Pjl6&Sy_2wVp0LNmwd# zs*u~>VOz1*ZfMhFKEiMa)fUbz9iR%Ia*--E&qSGR`76Y0_}RMhYV{k999i-EkATH$ zVkctBoP!hWc}f4c;ot`<4gI&Z7k}*C`TwDV&YHe#2D4i@G2<2_nmcC{3*F*{4kH&7 z367vajH3q(Z+r;L>%QhTixqnP#OmEF(~eV8RLGq7(Mf1}A|T zC|iq`k9!{4wWDtsWB_i{z5qR*0B^$a%$Oq}>y@X7m{C?B_R0fly>wtUc%5&Xq5lTu z1K0rnxo$0w8WXaRaLHp2TopXw9%(tq(<|eB+aHREb&1XsvGu^avVOsBGm-N(%#Wd> zA`WM*$W?TK025jhIodLMkK+dq+ zFfA0!;^bi4Uh4>U^>eQb0R1DzX(xjTKhaz6L6a|Pm@yYT;K+HLC`}OpbzUz7UuP|1 z$$}l!dHB4{kzrjcE1cth*6I2~4^gp98*>}pyOXIPkc8DbqZOai{KsE5OY%ZEC&qSg z&R?a#>5N10ts@-L+{&FPkKNag3~4OrmLOltSaPt5OI^xXf783ZBgBN|StFx_fZEif zM(MI}RM9k9da36H{X4jfa*ANxTf6X5s4d!fST{Z4@FjsxKa#BQ!d38;n`NRqSdOw# zD)PSz-|rr77iiSga1?*B_m}1h4sdpAkL`^ZyHjscHGxQ^f6=_#_fJ0L?Eqgm&KXMe zCrXzD+`)Hp4f#J2FvYGj7hGSvnBHwUUBQ!Su8kMSyUvdKQ1>LB-&0R(h}$di%CZvQ z$p&=W2{}K=DYuEo0dPFD&;_*9yZR~}w+menB-?iL zIJcZahUeZ)GdbNMdnetZ$BEWw9hp^>xnHV`nR64Rei4&%ix9$fXjz``={#g2!qXf? zM&TT24+fCN_VxoPiGtV68N*cmtLyGK9Mj!eqwCF^XZK&Zy|UWdf9$={L9QP}UB?vy z6t$m)7}W0Se94IuqxxOdmTp4rvZ~HmUTK~EE%ra__%gPNoK>ydEqltwAWF7d7C)GJ z;EArU%7Nk%d+Q^SFskQ3D@*%ZEY`XZmun@Hf`)pE@4-t5)k@#^v9mxDi;-1}1s2(aAC<$l;m_93z6> zCJOvPGs^VycB#p@W+gMInpJ$gWXf={v(Ps%sPq-#RG&Z@&fi68<|vdE!0G1oa?iH6 zh?8oxzNMx{D-phjC0GkGgiC`w5DhDac13pLq(X>N1nYh@D-Z3Xfe~z9P;lmLhxNvj z#l@nMtzo@Q3#8^jXtaeXPIKp{v$qB!!-3II6)@vjA&SA@)zpHrmd}Hf|LGpuAB{Ks zN2c!~T9)U8*s=7p$u6FLpFqba0stfOFik6JLc@N1xC5Bl!yX%<)UKw%g*23Fzyw(u zmSN-&Njzs?mb{`jz|X>WHWX6Ztuc>g@A^tk2{||3XKsC@;EI(n*B2=DTqFn?<{KS; zcK<|=X!e^Ms{SKq7Dc@L9{62|M+lKpPnhAtZGwtf)|Ph)c6nn_PbO?^;?bLuss6UD zEY6LHOper@4}jEs%fR(e)qx<2qI&MbI|KIqPd{$(oL3#wk|H=q(s#nw+Zw{+Ci_sx zHI%QR;3})pSf&McKZtDCYog>vFl>6x9;jRn6onVtmA>Gd6Y5mj!@1Nrfk^h)0mymj zo%vtKV0yhF2jogB0ZitSXHEVH92Ffl`q7J8cWfJ3On~&sL3gBo;j_B4#QP__Ya6+m zGWV2)mf)db;_XxTh(UQvh~7%vB4g)>$d67}kE<)zewdH$eK>F9Tt$I#^~NdoaU4nqzaFYFl@2 zQ1Qf<6xCX_)-35bzpF(UiKEJYg@A=Fey$T2`+n_l-@r){G+1N=AsEJtQx)N`qa13? zSs26VZ`T2=K@H|)Hd^EyR;tQz!fXe;5F-VLJqIKqp-UTjj2Y4&T)ji9rE&7fR5#y<-2R!76Iq6NZNnEMI#Z(e^EShY#Yb)vzJ;+I zq>a6w+4(1n zAk`*>96Z4dhBN<-O;u)mIE@#@Pv$b`hyX@9^KnDEiK^hSpm$A~OX7NS7g~%!<|T?g zCyfqR)5_#ht46}t1U+IsLk}XTQeJouq1H3{7HuxttnyLO^md0w(3q!Ve?iPMeKI0} z@ur4?-AoZw_p%LlIbAAsXlYFoS7zAU?mq1yi;{WjIgxe7ZxVSr=NHLvfa(g{R@^u} z(PcPrXhe7B%-%xB&Nahu0_T*;siEMqU$Er^^Rf}uOzZ1gOvFg`d!_TYh&KtJ&kMj=K9hN?PuRXxqJ7A|1cZg#la`28% zsn#b3-p>FTUOwdu&g~MURSaAglJQGPH%0X9z>JN|%09y&#$c+!6IA8NRF@=;_odg5 zALoA;Oe^TnbgpzN@_JTyzCD6$7A-yYV;@2|zN5?lGCdLmJLDe{bjrj!b{I zr~np13YI?!Ww#lLzXa{`7?OI3BAU^RgorUTQ~x4&p2l;59KK|KWBt(X#sPv=iJQwT z+WVR@!eUja`D~Lg?6M5Tup%$K$VIwj9F&b%nlx_`Uh-BA^%*L%J6K{_p?Wn#)jro# z-{w%t?K?TfvNlqug)_hm*co#jiro(TSe9-PnCy2R{C1%5K;4}j-{bUAA*h*LY z!$$!2J$7XZ%nJoOx;6@kV7!9U3g`kW>+tzW{1Y5o{VixG1Mzic6KMPLL$lPMqd|E7 zal^hq;s-g}*`y8Jz<<&&qV>0dGIX2Nve(lMVJ*bOX!ZMbYv}82aq$_tP(V$pX?JZr z8*|^3O-)wXHGF;U{?mP#ouf-u8pBTg#?+B>Ib-i8KzieujlTz;pmCx(^O#+xxBAn= zPwxAPN#q%x*KR)xzY>!x^6d5Uh&YfzP?a4Mtc(C_UVE-Iq%s zkvrXY%6*LBS&fS$i)xVBCQX5Nrn6Q+(y)j*$|UTL?`&Jd`Cs!P3NHoNj7_8T?!plr zJoi zK5f}A6(A|H#}?qPXD@?JOQ5{eK&{lzgB&VP{o@9CVs8WC2hf=_`Dq$T&j_eV6dVR^ zdm->+K(W*F66`v;7BO=^5D@U>ssR3c=0>okrjsAIr}-5CFDE;b1-pXDg6~b9{G~(P zjQm_iz-?_qcQBXElXsz^a4-pAkz2^O1{!usCl1Xq8Yc=82w*_UGj#1e`r<6e8Zb12 zK@v^qCGOWEY4MxK#dgr4YF@y{4d&CF>mN4=k*k5Ip@EwDOp;0-()pV&Pz1^ZanP42 zPM&;8;?~IsqRtXwuWsUpAJ^1=t-yew|3-Jg!vbkyDt+p;$sywS;-^6~lk*nquI;iO z@GySr2E<2g3t%r+zggt1X$yt`Hr`VXPMgR>@Q*ga46oPL;Pwe9+t+h>iMo*y3UYU3 z496sIU)<}-4kIM&4E4Pf?3o=}wYeEcEShO>=Qpji9ymw9Ah{3slOU@3!2G-GjEHnn z`8oc^U*CS&BA6&>!l}*vcV6NK`0)gBo|xF+Q~(O-z(5sr^&94I`TkjjwSR%|-}}Gt zyk5jVLfhD`r)&@-FK{20Z-S66+u-Adw;SiEzt%0kHBJ+_b;W;OQ5tx~6vXJ;1MSf) z1mu;}vpC0Ca|O9tlWH{Y&?K7oC@S-}hYl#NUny1sNCSQ*|LaK8>MfAzeeNwxWQRQh zJv-Y!2%>Hf|D{I%ojdzqYV==f^j~W9UuyK%Zp7bDjk@w&2Ywplp(*$>mP{M{OW)?* zL#H7=J&9%&3FR*^T%xH_{$cx5eam0rP1)H=p&ELE9io;aOooeM+lX`R0Lro4M@cE| zbcw$UL5I?Eb2Rn1T?qp&=`V7rAB0f2R)hFMCN8Cp4&8e zw!5a51n<qg)nvgKIvfqWnBTgU##yx#9-0QfVMkeYuF$u84w|UL=JJTI zriV}BW)Pya3)=}uSZy39N>IFaWuZ;ScNMvig8FV1*Jk7}NN#b_07a=X{T@TtIxQd4 zIPoQspYNobbC~Gco5fNSfZ6Y5hBol~bzrqviC*ov&*nB| z-XQ$7VQ&2|nazKcS6jKTp7W=J_)UoNFTZ_Vzg}&Sfas?=Ldk60WnHF(zcw7r zZ1>pL1Y^Qj6=-a8ZR2(GnxXTkZ#Y)%hFQR0+Pb+YAdpod#tu*)nNd<5(iIoC&>pC* zFxk~V{%pSEPKg7H=P=z@;W`5=X|WU-yPS5aSk@k6-P2cJlt^hGbYQ8NipLkYG?_nC zvCo~CCi;&rNFA6cQL))RS&@0RM#bFzTCBU};Jph)mYR0QyYH~JjJ>~x_3rf$F-nA199!s>GK^VMp`$ZZVIZ~zF* zZ=KLe^~U(c6aB)R7sRLu}C z2W8Z5Fl&0PV+hb84}xG{cy>ZL_0Q(fK^cOc>|akT1yE8NDE9aZGfT<;3giA94f|&| zHGgw8+|QC{diddFmYXcvBDx0O(K&}ZPu^nnBp`9(emQgysNd)9gRun`(99ej+c9SF zJOnh%Ox558x~?x?;Cx*xqBTs3q5r47H-T&V+S-L_trG|lktryt1E3(FG9x5)02GAC zEFh#v5dvaFKq3TEWe9VsGE@X2AcQ#}lQJYi7^+l}SwRU&L`Ef1z`u~hZ*%WG_p8Mm7Iu`DENg;3EghzFIjLCPuJ};7rB0go z{5}U2WBXJUb;B}E%cp0p)ppg}(3Q(wWpn*fOKh_8)h1j0Zf~@{V%~51v>xiQz-HSZ*vE-*ZV_!Cq6J&y%2$@ZOq|!P$zjZ>Sp7`u@p0VlDn%8@xX=GJXu9 z$eQ$^VYCE}!fZWQLgaS-#oBOgspj?(4DV5WOmLzSW*s^Rd6mlK)dSKR=7%%=xB~tU zfit0ZrWuG3l=RN@LF3KRSkcx>-aEHPLE(X%UG$;L=S`%^zgErPeP{UV{!@2y9F3oD zuyKR;(cJW0V%=?W;OFzNP1pn%WDNZ3f6OLbN<4UX*9?dvVT#-d$LdUluuTv4rtbUs z#%V9{dA^kR#?}VearO9a`KX#SJbUb(w_~l5w%3{I-UZ@Df*TJPyAa+iK4s!vI_($MZFJeoAt-n z?<#HbXAG}mZ;hqtCx>!aswabSFeo|1{0ZUssBAOueS+pWJxO`@-X_0H4Lr)Fr$RRw z`dUb5*ZEkB!;_WjN+^9ptGcg=~dAGO=3L0~(tgcc1opCze=~1r1-l471}q zg)2Fe6f%iFrw`+E zYaNdjBExD5jJ_uhH)p$cFFPe9pUIDzIFWQM+w!MmqeBbD%cMA@CS<@2YaWdW&e=b( zpm|_+s+f93qzHJZV*GEvaCc=A*W4`gL$2bH<8@!CxkTu{VLBSC=7;*17G5pE!fVp4 z3a6L62S)V^_{;1wX{FD6?PtOsjTV&oJ^&T=s)=JbWhh~&)A(R*kM?*Y6jU^+tk6Ht zibtL9BOEUDYshB&_(otBa(ikGV1e&v*YpKPoStsY@(_ax@}@IIG`4meQmpbGzu*m- zgHlwBqsxNs!;Po#9n6+d1)kZ$`&j4WPzxKYi`Xzam;>;M_s+)OQPL?bgG?XB?`GLj0ZzJg{kwExoO;OdYETw%sa+wR06r ze(;pHi-qS?qwv2lhv^>MZp|F~{#5BehL*Aee`AdJ$+O4(9+pdG*h4~IHCWc@Osiy^ zOT!%=DJmEf7xt`3V} z=@IIbHX0n7JIHHeY$T`v)cV&*gU-?xCl}VcL@F_xR!7Qr zS}2Ok1{&_M@y;HD$nsJT?G~(#eM(_60E5J6F88|CAq3d$nLI9~Q-^6foevpo)N35efH4h>JGic-{+) zMHC6t%pW0?cE^nn{0#(Z4UcF7jk&cSGL#j;$9Z}M)weYU&){B{Ym1~A4Qvw&$)1PM z6~%#5^c-W_0HYe&n869GRqIOQi&Ga|Q}-%7#A8bN8z3)4%3?J$0=K7ydmcUW)DJ47 zDREw=(kXO;MfbNE^b|NKKho~7-Pdsq(TFa6c>UZxz@M!6iiQ50KK(+_zd%V zPlC6GJ(;Pq$6r{s8km2voh6cf`rnRs(LiWd@fPDN=N2WoNE-PwS z|3-npr0$7{V#FA2`!brB%(}cbPGGM$kxcMLGRivHRziErzOlY>-UR6unA|82dVjE{ zmmNmJ18>jr<-??z_=@f2&avv_3q0)^dY^RaIFwbYSx%VIOLti~#gP5+;k2ia1hZ0U zJsptY8Bu2di*IvW8dR+%T-@~w_SI(I#uRTjudJD@Y2p}$FFS&I$}5$5?cYm_Pqrb1 zbvRN9W*(M$yZgx1)OEJhKkx3-<56oi+nR~}_Js$b9dM$5ly(WbNrlMmdPL;JFcRmj zb$+9S9$oc29duRN-_;a;^vPq&KEijlHV~7W_Lbw^>@yc1kDR>YyS;z@-naFGHJXRi ztg?5s=MZ>Dqm499xBugMkGHaF~wi$<=4e2N7Jd26ymIqvpt!)i>L1VO2{ zrg?441KLU7MI^G9zO9p!NS1V)p~LI=s8Lhd=%kqq#ktrXjB_K0;DpTVS8@ z)fUb51NrOvialb^d?+cYz6u2H?ki7?D;x3=Nft>272tAPE?d5S#+tM>F&hrIE=7mUFOg!6F>t(gn=vDfV8GR016?=gO(Y16^6~l1eO4SI zXw7Fbhdh+|G4G=n+|L;4257VcDZ~6hul^<&d$3PW4@jF1Kdr0v56NS76TKpC2R5wu z#$kLoTP?<9J=a>vhBwigtYqCg)w2doz>dT|8S>5t{~yp{l^=10hD^GQ#R$7st*aR zhUml+4rqTZ?t4%*uY-AQylL#Y>M_gUpe$wgB<5-V)4ZQIXrAhIA^pmkdNm_^!!mn= zH$j)X?g{m<(qXCT!aG0rE;SV-=9(A`ys8en`@sC9<=q6w-L0Ux+$+|>)T<@zRW66P z7LRUgpkEGWTRXQQ!4f_~w=TtJO)D$)>jh{Hir#<6Fwl1mdC=VR=A24jMREtl(3 zux47>&099<#Zx`g(%405zxPhg!(|tps-{C5LI9HhpU1 z4x>us@2YDD7I4)wGbTrJzOKVXwf$g|de`+*SOJsboa+WN&lW%V{D*gbw)qKZ$Il>! z`I2W@d-J0^2210aV>%l)d(Bo}Xtkw|{~+G9w-(EFNcVvYo{>!0b{C4(b)DpFg8Q)! zP|c7y3qYf%3j)<$@11V{Oz!n{i9vh^untgT^=Sbgt!sHb%3OXYBIZ9 z778-wTg0BuXcNiP`6NywJ~|qgqv472r2G zW5&o4bu1rU(%M{_{^apw|0BP#B2TX?k7dER0Wjy(ndi~7C2c_J-x|J?T{F7lu zZIycJz4#5@yUn#nJWF~Oe~OIs*>Z#zlp?1`wH<6VIt+6)4132c^In@6quyIia+pT1 zD>dKmICae6jYHB0*LOuGn7}|@Clf5SUMP<=mXpob`HolL26z}o_wW}I0ng(M;MSmB znYaGB%gJ97$Bu@-p=zaPYRAfVEX^g%zA2kEQDajiUGP2*^#htadDL1+`&7RPdTeez zl;QkDo3OhCA~B8S?iE8ATb=B~%&^$8#)!*dgL6h zv@N@vzrQ^7M1E{1b8qYU0oP~bs{EU$s|?kpX>qAeF6vu8)DZ^Zx@=2DW%cy4??z2l zn>;qWYbF0WOWBPSs})py@JZ><9SV_`*x0^u195DVWp?G=ozwS>tQ2idI$oLb%}aoG zJQv@U_v7DQCPa3@N3kF0Ot8y`Mxet-`sZmIr!We-Zm@)mp|=lIXz_$gYWKA-4;N;a zPsT0LZ&zY}BJAx4JdGDl=2k!15#aOPz=ZLUK5MPU^5xa%M>jF}FCi>%&Y?e~IY7p_KU2~M7Qd9yMwBw!JQ(&(a=tJ82={2F zV%|^){nh_`LJh#oP&H3kT0O;rR)bQ)jv`TKFL6?yN*t4|2OaOXVC(XlS<8rHpr+3w z8w|vWCGaE9MyQD{hlPs1awGCf#CQq+V(&uJ<*#ieO5krgHx4drb>_I&zMgv~m?WV1 z`CR$v`RHZ6GX1N<>r9a>e>C~l)N)>Z@*8AJ;YdWuRAF<&JKDK(S}MyDe|J*m_dg%e zdr;afn|kI_tYdt!rGr{rSK!?&$xBaCr~1>LU}tb48S<=BKxR@S9lxym-r z^H1-pAK2~Zn-lrapdN^>G2>V@Rn;Qwjc0KFj%oJh~&_n$t)0!`=Mpy~W4 zP%QkG(>jfCTJVmCjU{g9CA`_9k6dnGHDMIMewU_ zfUNyklE|&kQB2`Ekm+rEKb%f2#-K0p?KD`@?cQab`2^60F{w#m4#H)}Su2?}wHDO; zmX$)^c=;7o(0ARmJS0N(MiErc&CVx$Tglr#iP=1#td82OACL1z>fC01Ba)gSaa?VJ zC3pGx7aS{Nv~UUaqbkyj*3dp;-B^GL6!hH!>XSWy8ltcCPIM)J-id9GK>2a?gNPPk z;&tK^DyTnh-JtzZOnpWDH%4ZRvLv-qi`}DDFcMbX9dt@kMfeP<%>xCI0 z#IlLYnP^8S9uDAUBb5+RCkc_zfPV-tbAS#f9Jos)Ej?etw8ziYYNGAvIqx{Po#{Ig zx?ITSP{wWS6E_s8Ojo0eJ|WtSzCxTdS}EAxq`ji5Jwd@7At0@FZ27p(1Ln{{&oQ$n z^xac%hsa$4n?|1ye2&rA3$_ly+G?^U;V1fsEU&u|qdGp|nk;t^qvr|%f$sg`OT1T? zr-`3zZU^EQwszFAyei!rDp_ZgVz*lUZRh|6CVKpFW}1i zbh9tL2ZSCjff&(FBgRKD{Y%<+QB@akOPj|j&_Pf`KW^~{d98o%fklQuR%4{-@gdPJ zmCp9=1mynMkxpZRK5|PXB;=P2&am}L3A#||c>w7z+?!`4%CP)ga|$9%C)$tF2o|#G z)ym0y?W29S>WHwDzRnpD-CywT^f-u+c_yF3O1YTKyTZJmm`kwl)h!a77*=V%1wFn_ zkbw?VAmXt`PjqvOE7DZ&03;*%EeoG&4hoW3)}oQiHSgGuR)K1TPo3CDF%O6uYSp_{-mhKMvIguVS=AuNv6mqzg06qT`YgWmkRzW)D*3;6V+(UBsL4AVhTv!r zQFQh#<~;HAOV<4EEf+h!!8PJ9oyqkH=_|(z=H6lTg zV1}2`0$blj6P&OjCsH;Oyd~>Xf}yhnBTxP^*Rg!4)!zxkp>NnC#7xi>QBIBCUu$Z) z6yBY1)dNb=&^%+R#PPUFJ$P26T=|5iwM_ZKQ57N0`=I;CqMfnjwGw+Z>9YJGhQy+OCIhwa_ft-VDsrExlcSF%Wkep6V#3Om8fTwDBmrzL9U zcM9cBIfH0G3ina$QI6Fc*ne5Hv*|NyoBUFQFf{Ue&;F?+{*#Ys`ptEo^Zj9Db1pu8 zcN4M1j}C8c>zdp2VHb6KKM3jmLVA&S`%pD$e@fChc!J&3jZ_&6l zxq*w9wqJcuu4a6?_debJMa3NgtZOm>pmv;untdk;<}xye3W+yuQg*Bd2%5fzghy7@ zIoV1mOV9FWf*Jg3nsL9nP1@0iS>tlt>)so))V7prCQbEIowB%>TZ{WjEdz@!Z|^Kt z6aOF0poX=(Z1$zPUb7}x!F zx;F1;ky?I*8mpq(`jZ@X*h|OeyZWtv2>2qm?cP;v3HTx(JhT})2f~>@#GIXTzhKXM ze|Jy#V?N6E3!n67@&GVzM?FXfq`yiAmov| zpodDhEmORw&;=&aTbx{f4KrwK z-eGg)nZVRD*Teli>I=8=r5)_I*i3R_q|vYeAc6c^D~69g+MCZm?3=zA#Wl9(p~v3b zja0ck@m+6hVS__vmq6K|D}rOIBv6YmSU$I=ubZR`v;XvH{0lAkJyiAI0|!AxM@m=m z&J^&8)_rtUedKApx({1vj|RScp@&SBjNO)i{AVW`)NXJ0~9 zI4`1B@=I62iC8!HEzi)nGJoYRcQxkAK0Sn-AgBfxEvNjAy96iaYJmkOwny{z+K%9x zW0aN`=LJ^B9$zkyv<@!T%YaO9>C0_-29V7XZt=M!l_KSl3Y@@d+6ex7;v)q?tXM1etHH&ClkGbD{)bHWOA8hl@HlO(Ff4pQr)Gr?b zKpeLkD(9nIA%J^G42W9B(2|!nPN8@}&2W=Qzc*4UvLCZilgQrmM4R3-W^M6^&-#&g z=740lNP4UO%(1~*{|`twJ_F#UygT&mkbOJG|9;a}QNyc~g2rXc`s)!E>N!3OO~FQ$ zcV7Owe->6*YCmGPxaFhR@D^UFU(>+uR&uq+$gn;CUD?Po0(Mw>!Sya9AR$HRneD}r zdqt-;f;vpDP1ILblN)^>bl-e2o-w5Y9-VJyLgZlLMm2`?FmS<19wmA~8#2R1%3;F* zNz(|~qx-V9$!hk2uF~YwsAu(@q1NUd%%v$P3YGGD0k%PKoL5Ga)1_1&YG{9mx52HR z8V*(CZ$}L)Sr6$oJGa(TYE-G5*E(a}%s7GBg@(}N*G)!60+$~8*O9%Wru{fw)Hjo1 z)Oe&+f$)9X90@cb1k@+g%*E7$+>+y~=HgQVjphM8A&R3-CZIqJ-`v%tQ1COmQs$%B zDbQ%-p|(9gi&Jz)Q8nOltEZ3qOTklh#ftrg1SxNmI+xP>6Cvk=Qtvcz0C{<~ILi&6 zg^G{kOr0opC;l*4ZkeNh(lTV1*WTKa{v>3rUmw#pM8k7%n`d*KxSrj~vYpg8d(xf7 z5R}6%TD-}@A}IVMpOREdOsEp|@14p7xtG{lM06lwUoYU~cmzA1$WDIGq^&;n01>B) zzAP6Okq#O>pbYJ{n1NtMyqp|rv+i;rb=a@&;;1~Sbt84XzYoV9%|W-g%X7{ZFQ1rd z5Z&XQ*}7vfhTI}8Al5+v#e^T4Dj_+#Ty-7ag89Oj7@M=Yvc4IkJOc+8ob~=9@ty$M zd^3<+?@m~AxfCLOHzXjyVtU(p3+$zTes%ZEonsS*IUexRII5lQontvk>81a7D9HqSvwIzhj%ceC~-8<}-0R60x~ zpe0pe7vBVSdU`54r>m*wrgZc*@v4~4LOGf~pWNOp21(dQ9pxj-iT=TZ(tb;+4WY3F zN6uEA*02rl<(;13Z*rvS*)QZBd+17#%_ZH}p11fIGEHE>eo!tj<%Hi|Ft6ox#;Nv2 zdO$s6D21s=)c~cV{QCA}Cy-E>yKHiR7tW-sk~rN70)Xx9^~E_6Q3);X21$4!=y~FLJG#-hli?O(SB%0y-M0+)Ll% zC%@ErS-S?a9^9&kZcr4Pl8_Mu5l``23A-UGe~mk;eRK!!OiYD!V6IvUavPr3jt~#I zH!lp(V@L|T>KMI*z#=H}LdrM4_;c@?DFlmo6**El@QPD;dHgLou}uRwUG0 ziE?;^%jZf{5%+(&^klL-@Pg-F?OCI^{9o+FEQ`pzf$*{h;M> zwvpkxLz2dsneaaDhs=0Z|<67I&bh zJ^3PXHIbdq1GyfZc_LFw^ebpPW_-=y^+2mWirrXx@2UYX;LpLlEyPcg5UmV$2Js9a z%)wj+6oZ1V0IP`*=!r9`4TMUx`!s=Wq!>T}Bbx^k{;4#BB@Z`ygICzqMwHVc`18<< zA)gTJ@y%HUGnDAhHWNVTo+4Aq3h1jK&~H3K3Hh3c)A)S*bNyz=pS8eZrqyG zR!uG_=tv9XQLG?O&ZWXD%WZ*L_c*3!p3m&H{$^D9NplJLA0d(d{Iu`-(yad;LIp&t z-mGUgMae^BKzsltMtp~|5bU2@5vMnw;el-_iTDxqfkF$(`xkz)YfVbas)XHl_=xsI z3S1x~%nl(+P6P6K-4_;YISQ2k81#P6usIf>`9{x;oCwFX0Y($1?)%XlX~8Jz$w98m z6@_iQ#hA%27-zX)Paj>`1wXTR{T|P$xnx?ja{!PTx{}*pploALmI*ZZQrge@#^kOS z`Wj0-$j4#>3r-Q#dPNHO9PBN?;%QZZC%e=e|0;9P0I+!a{S(pnAG>W#G(?J_i)R4e zQ3wR`ys_l_2thYUJ8o!P)&ayw0$_bii!qqUXXb_PzxupopJsvf!Vd=wN&U z3R2yF%eu;18@aXpchVq`l2v%J6PMGG!AG_69+|$68+V7bh3VZL{62Oa!8A8)?H4vr zDN#aqj+E|UEWG`OAWQRWV8rVYlU?QV`Jw23&vXrx1mSSvVlcG&_Ee_SmAAgbuBWih zi1qV~SY@?LU+pG~O*1(=1_K^ffAho|$d3#I#--2Q>A&U1{)3(22aOiS9iP^lD{K(= z__P+(v!UNA#e}x7NP)lOWsh9bJIZyu3sn^e(0mgebOgu9`7mEO`JCR*+pZvBz8-)O z;&&1!vgfIXg(!oVJ&to9$SpmD4*T&I{KfqUPAf_Fl9D{CW1n2r1jYkVf^R#T>a zdIsFFvo%7SO^Sb&DKRJA)-Vyba5Jc^MOOwNerU1epE?l_0^J$P)BMhcEFgP4KT=qlTAXMgZTN_*s2489s^TRk5Z ztMzg~Zm3O!xM`QmrmT)^Q`Q=sts!w2F{tSPv?>s>e&o(54a(Ca^hb- z)7wLMo1@9!VN`lZv9rFFnWAA|%shFPA)A;BqVj%j#v`vgk5yakn6I9Bi#xmx-LQw( zk3C})_2}($`wu3yo`Dx`Rk>hb>>UQtFN@y#J~T?UoGP#_y%C{D)`>G&k9Va%Y+N zwt-@dbR5ktq;!bpdZE~<)~{AYJ%z=33g=pm^RnE$YuWXB@obSjqdFg*gMQW< z!%{IEmTnwRXjI)BZFFy&LePW9geu!tS>=z6T(qzUG#sRp~ z54knhgW#GLy);MK0dTsDr7N19dx2(WNJH<7Iphdis6D2gyhrz=*mhw>d3h6A#t-9H z6Fa(ysd^NoO7SoLj|Vd8efPQknx>i4cd{5pRCT+;%6nCTLMXl%z=2@&@J)1N-!J10c06L8o0neTtD;Pk$Ea~0x;Otco;5jDU0aq|=*hdtP0O0IV8UnCjYYln*hlc#`HyZY+ zBq-A!p#d-<>X`6`2nK=ssSRM4d22RBD6kCLz4(2dl>8dML4YrcSgP zdXNh_TlLP(C(9hF<#{IqK69R0M=#$0$bfD!j@IN;=hs> z?5&xTWPx_*=+RyMUwgRvQ>64LtGC~TtvlJcwDt?jtivXCgwJh+Mivu$&&@5EUS!>8 zDC(lbr^4JtSMz+G=o_k^Dw)IQy z+xLqHU+q(n_Ww;dg!<&fn~|~wXMmbGk?pgEIPWcV|8R0CRzpMrg#Y3X7$15ASzkEK z$e(Wsck*vzru@GKM8X@iGZ5!iaCk|zMIQ*omJlA`thwpKA#R*TDG;#iWmG~YcZG|X<;XXy_7`t4?p|^le=jYrADTX?2`O$P0 zzGfY{e0T<_F(BBwCR>|iqISz~iF)Ug5E?bOC0`V0vl&>@W6MFhGidJ;rsU*p>PS$ZFyYuVRi5W${{mBHtqSbqsyK`VOwU0G2`WHrsUkiSCBG4$93SBaf&vk|NcL3=ONQR3w(aZD8bf_O1 z)#=l!MJY@p_hz)wRqA>c8Uf{97$fRdUjc6-dR`Lau!#OEs{8K}qvmWKW62338bHoE zPM7kGG6puO_WWENJb)4}I9w#~Q=Kql7`FxM8X7y-WXfyB zZT9<0TT`!_1n<6b)tVH&$9+Zn;f->6bhLQFDWf0Ao7Yq-kZ{g)! zE}hN+c))L9hrgn_|4;YpKU1K}1bq1{a{Y=L&zkGYIsybQMwAWoc&hm*z(1CR)a3~& z?bd-JKWM$#dMz^M*qq|>IKy51)7Y%F{LAo zPi|?J0PLdkw1hhNx%?8y2WU+L`AJU}566}(_2KJ-Rw^o!5j!MOS(c2Y`twp=i6VB` zFRx~`mXcv+K>+SG}R-p&Fg$m@Gi^3 z9oK?rv&}K$3%hw|j0)H8&bOf>t8*>Oy${Ja_z&8Y6%Ul;s~k#mIcR8G^x;*$)DO9j zx(&@Swze28aJP)%uOV?UoADN{7|A(;Eh35*`~u-NaIR)9x%#`|!F+bJOnaWBF)oHu z4H!!_H(BipMsJ$TJ6tleq~FvKh3Pbi9qYY*bg=eU+-6aKCMjC)7^5yyVe}~!46SO# zY%ITdg1=!YH05=$FuaAeN%XD1v0A)|Ob9!q>IuP`4JJbl$_^0TL?kX8)h0OO#>&Ot zytn8RSaA>=@rdcYkuWHcoO`*AeK#~S-8=2XW1dz;z*SFbeAm9cUDGGp?Ex3q_u{#=XbGAe_sHGX^9v?sf@X()5lMus`MyQ4MRQh`u#=u(79PZL^(M_>P>#p$7+PmNkqijGn4 z9?4VY))vw?JS%^0KP(^L!mbJ_I#IkqYg_MBDaE_Sd)MQ_-L)Pky=UJ(e^_todpiG0 z7S`DCSV<2xG26t{vL&thV8l=<(Y zb<4v!donQzO`)YT@aBq`B7!kc#Z_ui-rZAS;+^NepLxsLpN)}$9uK~219*vj{>Wn# z+sp06WE1SQG{2B2?#B`*Ai}wzs$}2b7~cTEC0J|~%tbJE+ZpQeBY}Wzbm-wMfr9+6lXwg3BisYkXqcJXOc-nh7S`6anGw)Pr}PRkE&06S@z&e)-JURE->rd|L{WDt1Hn|oBY(h z_vjK^W2w%WSq}cKN&X#D1%~|&(*sGoHqR-}_r?8b`1WJgCP)pL=%k_73gcz!)VV%!l=i8TlzxM@cbq0@u_fRM|3JTMC< z&ZOf2kqrUh=5cDE1bN+GnTf`JlmBoyzmJ86b8f>zX9Tlq$UP(7Io)5v(KEM_bM-#iTN zqyF?87E9v*AA5oT8hY#RgR~FqQe?za;ty=%#2bM6lgcIlRZO>%h`B;NGf5RFf#J$< zaiX{eROJd~&=Q#5HDG*g5ZLp1TFuu$S@s^5=tl@3w;OHNg5L@6diRF8tR?|;CWBA{ zQy-LI6wg{jtdIhkp~hGu1&R`J-mK>fLj@GeqI;kSb$%^KNnAM(vJHnvF_eplXNH&$ z%K+J9&lrJH@OK?R?D-3iLjG)NX+MDK5NKCnok`=wQ@hVL#}?8TQXn zfehHMbq@3O3NyxDV??sr33@olrpd@4il9>d0$(~SN31bEh4-3`)EYE#9HY#d+7>cE zW*{1XI7eTC3b)|NyeY<)Mq6jHmMTnaN5LzI?9%{r!U<`71IvCCTX8vb7)%xV17?kA z(-ekRLGKn;6@L^vL&UCpX&qUHJ#9MhirCsK>J@cTmJb67uFyV^#yeF_Tv`QkYzGZN zPA7LxySouKo24xfuHf$rS%4Mk5|{Y-&a?PzWryzA{$*pI+Ze@oa&Kh+aBL~p%{r)! zu|{B8=o_h8(<|6o3YM>cZ(a_r&O;#;3S$N5s(o81jQoBP4eALjw1%Kuc}-GhOwf1?+3ZW;4?J<~e9e;{Y-jrfvN z^%PzQ34F>uib%PdBEp&AK6jy$UvMCcmVa5LvG5DC{uGE;ENX8S_}v31L?W;;#v-Hbg~kcsWPDz;{J}q>#tBN0RROWJVHvg9 zK^5K*f)@zraI>h>yt$R{td;@0E%7xBI;zJy{?8nZ$^Y!RZNQ6lM>~Uu&=D4M(25wa z73PJR1Z(~(j=``XfHOrO;EaPGtBg;JHnGYnkP{L}3X|o9nM^iWux-hkHc|t64WF5T zY}Q09Ku-<6$&o{jr);J*5!sjoL;$42A@qGaierLaq^^Bf zc-TV5E=>^%VUKR*7W{b1+iL4NrZkC~Ncfq)s@sz!dfalR)+eewjmxjOFpW=Y&2fI4 z`fkh4>G63{d1gU!n&Cr#RCkHGI%DxjQ61aPp|&7)iZ2VEOCZ{1=PO{yI1RIyZlR1NiIQd|>uhWcKMD^Ae7!K~AIv z@;5O#zbeaI)g^8jc}g(m!=iP=DN@hyjrW5HNS<6dvYvR0g`emgT5_U#^CcYkAi8kX zcw~>hHqB&)MHa|i-CD3vms=c`c8T%_2h%{HW5ct0D!cV;VwKa>H+%X87q@14$xgP4XKl05ve}#DDR1<+Y&gNzCPW=DVH_)% zv$dmux2^!n4B<#BN^~$R$zm4?`QW5HO;IFCXM67v#5>Rz}OJ$b=RS>dV zoDv$8tfrW(mW|E!l55*+!5>(>mvL$a97qb7j2hYDpRJJg2JtE7^~)z8tDW1JCK z%dGrv0ORfZDaPcCJS-u`IHBC|w67g)o#TmYJv-@A#Ug+NIb6xI%h)-g^!DMg4=bd1d|bcgEO z%1a=MZQuMOt*#RTZ^~;%6w0UkR#4wo(=*m)3$XQ|ki9@>Zys zk87=-K^I^b8_aUbIaq=oH(3=e3*B4>lx%%k0ymD+00CVzwR9%Ky9mfK3sp5 zpJ1B{H4JvQ4SSTbZ)#|2GwU+t+fZ?tYh!gy<=S<>LBp^f>v~KaJ;xeh8(z?21STOk zNjG2VNn`Gm{xyH&5JB9pqcpQ4_`W1h*>!q*;Ks?%e&5R?MK1K12X zSI7<~G0Zy5m%lGs!@tEpn8DPCpPq##?t8$Y%fmNom{O>`V;imcjjc=3E*zMX9L(FV&j!$Z1fi_O%!z8P12xGS&8zH$X@<>!yh zMK6RiU{EQilZoCiGfaFYV&&nZIwR$JYQwc_U76wji_HeM0|B%EdY^X?E)+L$C?}-6 z%|QB1!pRrSD`4yJ4M+8N>9{Mu?tAKEX&bYpUWe)J$i?K`Og_fh=VB9N6P%{!v_G%1 zW@7i_Y%`C2RP~VaZ5A@SRAR~xCENTkzQ?sxe|eso z&n5DDh}9E9c^m*%g9I`k#kwA%*uX@6x|g(AE1=&5r1nuPBW*U-xqjg>!1MCLLA5Y{ z|3lQ$Hw&WlrpPXU&)pJ$ttV+n6GbQkdlra<;D2YC*Pl(jB z&J~#PV6l3phdJlcE^)WwJfK8&c!UN=Ev|2j)#@gJQGnFly5(4IEc}_yR(+%_L<|in z81Y?P&(;1Ks(WZ{>~7O-3o5TcxqED)kb;_QB&;Bvlrf6P!x;crLxu=Z{2LA63A+Gj zF)1^&u~mL(L=(FLe>dh1XJQat@#d;Q@1QN=1=GC3v^@!|#c;;`uzeAj)t=AG*{8TQrv zArba{|AD3c7mV-^wfjG_WjqkAf;KE!SUB14T zz8#;8loY5`*7C_$3Yz!<3(fCi&k}Zcu`#6gp|0+AVsy8Rznac6V;Ejl+-IQ>% z+L95O>xgW{l{W}Ltp)gI)zFU9+}4;x5J z!jeQg{Fl^7xPY2t6*U^}7Uq4kArjVWPYmcD@Gq(#YuHtgz7Ip(C3 zZ?~8IOZSH7mG8(>$84et3>{L79-Mj5d!g7SYa}W$D0-)GvYiGFqR)J*?H7(xklvz) z&a9-Nj=TpA8659a;{5sDNVM7n_Y$pY9alKg-0j^v8-D51=A@N4nu;6tCN z(dKJS(}RGJ$Oj)0JP;#TGQoXeX)V5Veu3m5@*c=B&Z7b4zp9G`$j;_4dixh$x`k^2 zOK+Vo4jx007QNBFqAlk*x(mNYI~vnuETh=nJ?eExa8c1mZr8aqU+@7 z`*;rZIhyqP6$Q5Fvjh#E=*^5(UC*pchsSDuKx$@iLv~I+s6zy(^=F~SN;>fW=h5*Q zpZhYz=TR0wc$OwW%DTrC2%p^WMhL$K0@hac&wNnx2q1hy1*_Yg57M4r2*y&0pC8T| zAbjYzjp@Zxl>eTV|L3)g7P>gTi!Gm`$08ed zw)&84@$|jebc8g)k?OBMJV$Es=Kd17h9H|MiDMcp8o#Oke)tT9w>WWMS-Lsl@m49r zCJT0Qu+{Bj7te(>`;7YL(a$s$SvF%mu><+BX|C6py);*a%=sdt2fb7`X`5KN?668| z7d$ODhIy#0p9Pe1S2xobDy9{#-o;0Cq(AwU1LW5>@sckJ4=b0@fU z6!<%2r^v1Yhfkf|Eo$Y#cO*#c^qqSJd*shmwTfH!v5sn7xpkL+??H(}l2QuC6qSxE zYieoh=$_FtI)A~~SUVW{wk=$P2J_=Loy`xy^1 zv$7xN6zI% z_SfZ=Rn9kHZT6=epoC?9~r2wTTMpv(HDx_AGD4ThwjXbz4M+PP@B)LY&Z=Oh^%J z?=Q4RztN=npEb7a~=;e}6?mHubxSms-XF|7c zXL8D?GUFC$)gHWFng3(Y3ycDOW1B}r3CokEvziWR;FYDY95#3JPGOnnF(07Z<$yRK zk#!?V=U2)XLm6n|`W7VND!aFBL(sU(VY3ipXcWNr`zkUKbD*E691sK}NoroWj%Y{j zQ->j$1_us@Yi7*r*~RRimE!gvi!Hsiaf!nF{p%Kld*%v!jWWM!0K--UrEl&*`D{TB zyrXPEo{*5Uvn!+G6C_q4OneJ+mXv}7?m=t#wjeMXoMDVo;YDK)k=RGzzQVlln#eyN zPk5WdE!b{1GT$votmHUxU66Za3qnrVd;(va>RZ%6tncXFg0LnNwjk38;>wC)Z6|!? zFayUm*Ff;@ZesEHDl4Qq`V!#A=;a44&#woj!Auy>p0jm+--6U@krHt=^hJ?Ely!G& zy}LeZG&^0R^eo%@qYEl`y468%6aPDJ__Uu5>I+t|wfsxJSFKRa%Xk-tn4w3s{A2zomwIzkMuowQuBpT^QLhoQhBA2J~Vt zoe-QlR2KS@DrkHOIhnFTT9FrZ~QdaQgm`%E{QFxKfcsn;fbgk ztig$K?FTh0tlv|uC|U;kocq9XBz{gWYJor4E6OwSI{TbUK%;)6pXbZkhWh&#PyBLE zA#qH{Ugw9Is|~8id2`%^KillIX{m_@S(9Q~ocp$%VmVtORUf72k;a^R9%~k^C@_Gx zK9#5U2Xo>5&Bw~Geiuko>jD7(!>QU%$f%v7> zw;=o9OyFWUQmJXg4P!1kZb^a=8wf4+Hz#2o*1T7Or+JXoq62=79C6Z^>6$I%fvi z5Bl+0o*K@&O{CKu(}yBnUaM3t_Om3`ym`^EQsw9`uEg|Z%wF!W?YzAHZiX;Ef1Wd^ zGKrPs%CJx17=pX!&kh+L=Kcz#>m*}D9f97^JMsKjmzC~`pKzf@gvDB(IRZuS(FL;;n zxirVlPCf*uItZ()(9#_(RSxwx%89I1l)hNviRyfI*y`pNqqDXt-X+YJL}?idam}KI zDv>r;v4()u$`^*S?lo@}p)zB$v}4VN&M!F1DqYwgkPG`~r1kp&8&&3AJ+~m|pZu%xY=3sv6va_|nt=ptX)0I53eh zHKe56PYCr+3lSF^7PVcVR{}^spWtqBbp3s%$4)(Cl4fFo|6ejs(B6?SH#8j3@?u8m zx9X5Ynj-xs46gL7$||-wAZyh-yRo8kxoFd*5RW9uF}PJ^>pOt z1(*A2f1_F%vz!rSetoX6Tka#Oue!w3v*9P8D%sT~B?FT^0fuJ8`vdrE#L<#9hOb#a z`U7RmL<=^N=)ZyW%3{SL2v-X4k~a)ByL#tt)3QWMG^A#xE!%s$i^}5LL1gOXqJFqPPDmf>L_6It~QzdLaXay$Z z3sDTUfNpbEaWp%u9V5+ZTKD-~9Tvpgf(Qc0UqkzAn$6lR`a<0Joa>XQ?X#6vT(u{lS2m#{=AB=!z&?ZLx4MHaciFewl}6)} z)}JP^>DyQzbQ`Wj^vlJ5kV9@k;#EzyAbL?)d@;^>0=mAR)yq@J!Gp{SL!warAHrwf zc43U>ja%W%-hwc?MYbUCamd-3sDKpgj8Qur$nwT*?)n}U5m%nJT>U#4qyK*$V0824 zPZmF&^LX*rKR8zR)l@CB$hy!fR(ILUJU2LFGRC1<@oGlkC6%eiRn zFnr&VB)!G#TrH3I=R<`}2gW~^WzG-y=SiJvHmmkOnVeCzVj#ZUL2ciHMBBS7Qkp~~ z+0tEg`5Hs2bgO=}Lg#j6gjLp&d9Yr+fr+ftb zZhFrC=*31N4{d{OS;JRH&oqRJX*hoknNyI|3$C+W^Db0+(`kR-I@#~|F9o?l#tPIl zs4_$K{PWt$*bd`(NpEp?Y0*74r7(j~MD*1eYOG$(oLQ=+bCUS+Hyy@7K2=uRl9Wnm zref=>mC+rDm%vSo;ymwgMi*RQK}%W|$w>v)1k2@i3}O@jb911yg8Y?xwNJbjE{Hza z#KtD9T#WtPk0_tD-*5CRVEJP1!J=*Wk_GPv9!&}Pn`ybbdxM^TGbP`8g%COR$Uebvm~@&BFzd zNe!{tZOtZR+E|897+bX6A#vOyu$3d)Tj(^0lkgfWM;|XhVK3!#{lmuOSX44n)PGEN z04-Pv~ z9l-M&KRbNLHq>KLLD0_vjPm8WtHsSTo&R-3Z%LcBdW~R_iGPdVK~BNo&YXEFa7q4;Y-@~NG z3>j(+90LZ~$*oc+N}u@CMPRbU=m2(BHp7CCxfI9MVT7;rLflak9Xx4P%kT3=ei4~* zkDksn2-OCP6XR=zjkh7#l+*ZJO$;s3|HaeI3Y z$Ys@khY!i!38h_Bx%@Ld~1o(uI6`j8t$`j@h^){o04c> z`kCeq_k1p%sF=Je(j%=2Gxm^dd;EO(s=uvG$ZXS4!{b3iq%VUn^SFgkF6_(kl4XnFCdAe}9bIlZS?}KIM<(O>L`!hBv zS?k3^xS-e`-9qX3qNLVISB2y@YEqtzr9?{gK4ZBW>3Rd@ftT7LbH=kpN~Xm_8zW#O z%Q5^LDX?4bkIawwLkOHD4ZZB*#lSScY|q;dObC&nWbhXWzb_{TzxmVT76iCO#xCPQ zZV&y-0h(&SM8r!G@2agJM7WCaonuPu>-A|E>5p!+?%DvA9ZYVKOMe~ljjX=U7kW_Z zRgJm?`Z7{@P7fDnC_abLV5`SpX^!KaXCJ&*WPzWRdS4`-pAmVvH0Ml*ZQF02d`hKn zC1b3}M>-M)5TJ9A>itnn#OZ$S8 z2-c~4AIrzZMm&#xP}-L-FTA(fDu!Tf9V)*fD`w@^^&wWw>epT0UuYBdG?Sjj)nSfe zsISLP^wkLZv_)vua}?VH#Q}P2K6HSmii+MiiHf(_g2X5?HkVq{rBF-E6RAx73Ny;< z%h)y*w$AJ9hHuFs2oV(A2;3^nsh>{%wgtIi<$l}mE_s4A)-I4!RXpeJ=R%W@)>!+ZMGyOB zQv1}HXY#P^&eWKk87-6XM0RfzXz8W>Yt`?yoEtR|jZQsVnh>=D9QxlA{K#I5XFGH)qhpr6dxSg&&9F!AnaM>Hp9PG`PJl_R8Bq8PSR&^`hcKtm zT7Zv4JV-%hC^Zjj(-Sc}0G%xee`al0G)${JKu)uttHD+rM|9;mFB`vNV@jEU!j5yf zfobp;YT#bd+3nVT%iwXTTAN`@&ML0P=4q8xLXtx&g4T6kMK9IT zcLSbexL}JYs?H5*&)STg!iO`EyD)=DfvN0{T#W!~{Ta4g0b8H3S(j1lG-tTCf%O0< z!rjGGYO)Dt>U5;`p4ZDX@}B^TREa@W?{H?65HCM=4Sa zcjM6`rDOSlz=hhiFSSd8;V&9VoZa=I!GxI+Qg!X|siwMIV_<2bw}T`L1a>rR67Mv* z75Yl`#;gPcE+FDS2O~wp;H6wgHXr9Vw$P(3$R0%d20dC%lT9bPNt45zGx5Ja0dc~C z8F)uMbm`zs{t*@iw5B~@s*6a8OT4%Nj3COyc0j#WKhKj{!uK!KRGjEJdM}G=Nl~rP+)(=2#mRYOiOM3+?UP+{rV=$u4#_N(TGm#?x+kwnSpckGXW zW#zWF>Lt&1N!}$pkR3`78CwP2B$)4;4c3uLZ8APQCX>NQvd-WHe@adUl9hN}_{aU@ zv;Bl~ALw8VjyJWz$n8$-2hs#=0#1WEVpC(Ys9k1CDtU zp`N#rRA>$_ru^P^=R9LRs;jv0O7qe18PlSovFVxpHka>~D!qT2VrP0z=&^!kHmtzX zhM;6@-I$_aU6|y5A~+!DftCApA~4?}rA-Vgo~7@`D4<@vANj}E(9IpT0Q~whp>M&H?oB6IHl|Pp{-I!;_t{99(P-ArNpRu?T2lB57BsFksp;x{2GwZ{A~PypAAp zRfsj%YrgJ2+!Ml8*tTaI!XrLBux=4U-_Y5Bl92)6N36{okTE}+K(6ax!Rm$nCTS-i)MMX_!vP!8*AwVq-iIy7 z{a2uU!ntTHIhhxS1B$V=^Vu8b!dno-Wnr%76pq_9y~goL=hb;(R|Lp(AeNoJ1<^%= zzrR~=_|BxATC}zxg<;?I=xEaL7Gw*8%Y(A2(cpy|FMXG!`LNaBzlH0;Yo2dGmX}U~ zqO>JQW!_=1IB)2@x5F0X*CsFsCm=z=dpW*$d7<~p)21-q!N64P%qTdB@g)ux)U>Bf zxTgdFJsxy=*pcu*5+ zIZO?)*xf(JV~z>r`8f91ymVWt6}WheJ*r_vSwZYW%dqRJqkNvBPIqx|z~+QL{oq{K zWk=MN-d3I_mWF}zp(^Ly8&EX_tRU(ILISXWX;t>z&UJ6#DY52e!yG{6>FIPo%!R#S z%{r0kR{;>lO*+-oFSW3B?l#E=1aB6w^fr3fP%=W&7cR_|#fR&KbrQN`cpuqei7N*3 zi}%lGNnuA?=w)t>vsu*ax=o#J?@^Qg%FIy5V25#~p3K)+-*Zj}0}L;nSN75p!z-A{ z^(XV*Jjqj#3f`RbS)?`;u$g##)V?@4eP`>;}Z%4GlE~bZl zv*S28mrk!qtBUF|&u=QPTxGusFA^0WrJ*Dle4| zYNbM35T7jw4--1WIE6x=5EY1>e5V|R6gG~BbBz6ju%4D;YipR&6Ye)$zAl?*Ee7jr zN7yXj$^$v z1Py6##sd60ZUey+#V*hnup&`Jp2#Lb@kg_E_hAPxZ+wp?b)ek}AUOZwOM803nY>FH z#iru?m#50@b{;~yOv%#W|`nnXBnZu)2{@@JxxF5Yi zV{Yzy!Qh8`8G>!=VG}o{Nucg5%j*S;sN5M|KS;-Vo4_~0Gx#mYsWo2ILu^G3a`R`l z4(~A96BO#8@ZM^Jq!yDwBmzOZLLmzVpkTseC z+~=x>M-6klNtcV zDo+*xfs74gQ5*+}>Ni5A4UCuE*m2oAr3|Ze(nCj`=Q|?kR0 zj9LnL2qR22&JQ_Mu~_qHPXVLzmG_NUn3^&hrTqL|INR}(VY3-OqS)+S%s) zSMJV9nfFaqT0sD}4waPSF7fko;H~XYaLnThv@?kJHC(kK7i=47NU<)HXbV841lwl8 zSpq?C5x$U~lD}gR%W#V--0(cN3}@VoO6G|xe#DHxIXLdIEyytGBk#xtk}JQCD|Yw? z?f~ZSCnuD2`)#Cb%TClc$0Q1q?{%X~g-dI0SNp>zXc_vqdZ3ZTQ;*Y2kClHkaUy%d zm#YPq>tM3M1&T>4J^J3+YGvGCt7`gplLDdTpbz}nQ0D8-A0CyN|7a6vg3Wor~5ZVL%y0l`1FLXnx~f$ zOPPFJxFq)kQ1POz z<#ST+3kuIhg1~hGU8sT$U}?@BbTYDf3U;j>WJlih9To5mL>tYno~w!k>{=Yi z^t%o5+@tgxyj~uK_YdF=SQ_PtQ)%!zO?3^P1m8yz!#XN{5#&YSjI{-BKH5xYs@H-a z;ic252w!|Utnh{k~fd;uyhi#c2Cf2~kE2sn#>598>MFMD0re={TN$AWJk!#zWH5Oh%+L z(|f={<1!xcOP<;N07k6t+gq50E0YCN4TRa*jZ4m`I~9R^cUB^Mgxj1~7s5U`&p3xI zN>rkBz&w9`J^x|IqIQ5wFJOx~UIzr1pvu0v4{6dR=i#Cl0YKtXpCXkjF8lt@BJN<# zcWf2#v!}DFunhY(q$plEMXg-t{1aS zbI6#e#w|3B$T9YH$&;I+`BJ0PevXAT=%U|;%y#KiR;xOE`6R9}-|$yC#(d+C`36`Y z+>T`YH{}~Wfq!3Swzkv}k%r?->cr~=g=m<+Y*?Q_RoMFDODJX;KQpqbr+HgEd^BDBEkI3?!Ag#J5xb2kW$GDIPK3+baOo{7;g`v$gqJzKt=btyCe zu@}hZiEhmI$^zFz*jl*g)joXQZk5RE$J&%oL6uIA3J?NjP40WkHRRCtqN1@e>_cJb zV+YhF&Lszk=vdnkE(d4H<;j^NhKT5Qe%zB$|>HQos>JeiSJ$hbHKbQb|MxS%`NAHnB3 zW6EsSupBPx_9yLEy{>tOIMOu_V%Ijh&|;cTyq}KAsboJLNiU~7Ce7K<^=M&eq`oNu z@7@1uAflvb+*d1b_gg4op4bvM87BiC8UDEv z+XgCiP$>Jz7Nh{rJC0k7`0FB@Bd~<`m+E@G1xabJ%XnWUtWPc6PoUR(RFe)c7h(Khnho^*Nszen9Eo=TMtgUl8x_!h+a4CUlZQMw+FW z>g~zt(WHH7Edmndy@z)gz&gF^TP3B@(vzAF%M#-Ys7Kfbs{@|^8Rs8avr;o#3JASk zOam#M{z>ptjbL_jT)_9`&G0QVH1?MuAfqjU0v{!Q6F_bHx==jNWT6v?eREQXg zAPMu93sGsZE{Mll)`=+hm-e8QsViF$36S!ZGE)`FV^ZudnL!Lg!<3jJ6nX) z5fro$+sEn!OLf^LKu)o402ay6zkb`mp@Y`ZLh{^=F9Jwy!V-7TiZUvZOk~0QUsPY_ z3wI?I#(#ZMnV(q$PG6J0d%9fDp{qSA?GY@l-tSRvcDVxp)t4#EbV>N?tKl^h0aTk}r z*}^wZw^#wSY#mV3jd3vpsR@2V|GQ)x;{#4^D{_GZ0vWHdEIjtJD=@uT z0IFQUy!}`J0BhY6n}TpQn7ss0i+@z5<_SMIuTS-MVe6lT^1oN;`riWx(@-(Y(OH`r zcd1&SY6FgTt7c^`bqfD(e=s-oeJv|>VI^G-$qfNQeONe`0ns+N^bPJ=Fbbk=ajm&^ zc=60Qyi7w>-n)pndxY7F@ZwQhjlH6eJ)}^drhrcBu3M0=3K11zKTRT8(f;&hHXci#$MMb= z^7dbM;bAnFHa3Gn4K#DE<}zOo{1a#O@8H3z={N7Z$-ZP!f$~SlpNoeI^{n8QozH2v6us z3m;jltf**8KQM>%uZa^F#&l`D%R2ayO56t%n=`J-xSwQu6G*xAg%TFRS}E%>elvDM znSc0u&E+v5JH&J#j)boOgdbfru?ZxB5Gk8^PhnUVQhfS4lSrhfF3MF;V z*@?~Bq-6i;9=`+XU(*l3UsS*uJ72O)ICSpOvAr8%T!rcY`Y@6e2SzBbC*WJhh9buR z|2@8ex=3skm<_|Zhuy=tW+cXGUMp`DbZA9RtRpzj(VVO;$WwEc2B=y?yXcz&t4tC! zkav78f7geK7DYgSAsi3Wk?152SA!3L2ugGA0PzNsU1S4!PBP#`Kp*+weGz;0dMMQl ztl%Z9??QRHKm6D#-V#rk(-ECFl!-eIGb#d~|MBwxD@J4BTijz%Onu1xUata`@}YM` z-W?REweN2^1#Tb=mWy!b|Gg2}3v-V`Yw9--An)LSKX_oBXa-rxJ0MJR;U%iS?&V&@ zLa{6Ae^FEk{NH#k2X^3{mZMlNXKWjP(0KYH2{3IE=PUu{-c-^H5JtdqdpCFou)w*dB>?m-ug&PqMsT7Ki+g8D|LVs`eQp#9z?Y#U&eZ|9arGEO z8P+GH6v?~CZZ~GKd9Oy&Pa{$^xSE` zE=Mf+geV7Y9eTzV%3egW{=oFpS4=Uxu}mXi1LQQA9|{`VRQEI@|J7_C{OKk?$1;A| zEF#U^=k5cO=6Lou@R^5A=-+d$%>SV-f}=TN*SgVXB#?z1BEta(~WZol7GU(WGD zvxeA_xxQgT+>N6;v)4YnEiF>TNYza5X&9K?iy17pln{?@KDu~@f@;vTbL_vNTwOf9 zU{Iuf{mo)&@ak_b)0MmIiSc;Y?SpmDz3l3^>lxFMP{RYKZ&oCB$>nNYyY?6cHf;4fGr^eDDr!No?z}XWpk zsxWUh)BQN0f0GzUY#Ra$cn)AhJU|34k)C7gu}ss=0ymw1jkzjQ>8XZ_K=cGM4kI$i z4Pa4Q^95K3tJuL{YYQSaK7n@u=8#A2c;P z+4c6cX{WhzkCfjtip6gW6bsFvEL}#&+6BjRMKHL?e?E^lK6di4B7c#R<$<*G;PZHD zW~VKR^C(r#|8LRU5x$LM0~g_bf$K*}JK*fY+$gX)fb`eWKb=3Jo@;M1T97Tjp-kcJ zH&5S*z5X3E$BFgWHW%&YO|W{qCy;y0Ss1JWyuf4pIK)`{{$^bVLpT?32JW=%p z=pr4skM*@n|M8;SRoI*@2s6KQ+->g&6Z?D1ejvC#2<^Z5NK01Zav#YTnh-qZiZ<$p z`;uaF>)X_JUybJ&Q{6&{VqC`;EQdI)+0+yfmzju`!XU$H#y_rPkoBDYn%W;F@;BXB z6HXSC7c~V1{CePP>0mQQ`{uQ`V9b0S zBg|Rin!;;TioxywL{`yDfB&>0Yq38%&|l8&dzSu{2!qnWpJ;jOb|}4SV#`J@8sKMh zQ#bLg&}iq$!OYar(YoX!ULQs^-e%~8TE*vFS#`^7=gr5OQBo?4=gzyBn`&KmF{d10 z`hxt=>P78=Pvm@`xTISl)zU{t>Z~4_4y()_8h`w3D1D|~akHoJ z9WBIOXVlaPdA+bDzW4$|W%P&vMmEwa!`Z^nLasy8&*5@ol(W7fWsw}Wsg^5gXJ`me znAimHNiH9TEV7d%h?X2D{S*L|fO`vz0gkBj3E?#EDfR*3Lna$%xk_wkD||07-KK|K zXl3uFx2@Na*m}^P0rRePg_csnFzU8}ja#ju#`Bu0K#Ac18)zJUp?N(ssuq47G4~Q} ztdX1D=ucXBK)6N8hJ`Dt7)N|PbL;Ks!%F$LCvi5-*DN*W0c0fuUiI}|uL0+!&cdrx zfg2Kh=^T{v7!5bb77ssuMP1!PFaJGW5$uxxw*mGqhxAq4pFRCOavKWa{q0`^&o;^4 zZ`%b6_;#G_FOe26>_I@9X~MC?bAQQ}+rt|HP5n_T5)=eu>aIs_sPOjFflD<|um|rd zud4>^k~m6d5lIY1@OPE>V6bxF9z%YFkC50$c^@ht{VTQ1Tqbpa$4iR9-w9C(OyvCx z7%_SUJJFyrz43>W5c_8_gCN5EK%;nnt@Gy3AayvFN$5y7eSH-{1#mB0_g0C~9tmsCRBdp9X z_vA=I%_VOtj^U1_U&+-Zl(@B2$Y#uPm`0eao_%Gx)?EyO<;~;@%ggvhXEGzmQNQ1k zlBbhgc)>397?YrP1Jh2k=6uShWy9?S626v)`U4TcT^<1*ETXio_po8my=8{H;@*!b zn$_jIf7X5LXsQ<=t9q26$~SZ~Pm#U?Ozb9>==tijv<51k;mUQH{I+o$UL4rgojn1#*2OKx3npZNjWS=n*zVP;P%$^ z*ielwPK|6|crIT$!BcP5uP=tcN*8C8bcXsIx-dk(a?9BfZE*B6*l{;UDKy(_r#uiN ze_Z`LQ2*OmA=*7{OfP^D{*`n+_^#vs^Qk^MJDT$p2x7s>Lx!^Kz6}{2J@NX)z)&1u zVYuIqG#qi17Kir?js)`^pG3?tU#K|Dlq1$3c%r3eJTRW8(m13Iw$7lu1;fZey-$r+ zVo^THEj#@TRR>^K5vfg~Pf#vQZ#csj;4?DZi`~aPx7?&r1VHV19|uC0b_KNPeIV7N z1qyugMZos&9qjBF!yf$X&AD7fj!DvuQ0RX5wO3Eyxl5{6TBRKyNG(#bE7{MV){FN>YdrSGxDo9Lj*(6s?pt<2*#MN(Rm(ChJ? z)HVtst~4p_V4BWHX32!ocp3AQu6kfnfjNJ|GM1)4;gh%`9FLQE0=O{fi4t;$0S|`7 zl_fhMgQ3*2zb<-Q{ot&jAcZGC;ukTM!$y#^X!)lOoXmhp>a{P|LoA6M^y(Bj)qb>B z0WO&?UL&Z^^p4R?PttCXf$~Fn2M-qL+^r$SN7N^2C9W>TN-cKAR?fEweWD8k6MYm5I6B9S z?d|8u&W$MzDNHdX@q=lV3G&e2~7qm0_M>BBeYq!i;rQmv=0TAJBGAsRF~ z&Hb(89M<_+i4{jTWf$CI&lbdg_BYbcn-J{7TB2YGB(sA;_eD0lMUrr@g3Mi z=)Py{(ABJ3W}ZeX2PdFqq2bCFPm3-D?A7t5@SVYg4>e9J9-B_H(6*;*ge-YHohElI^mP6%pxWg?>2h2@b2v1c|GG!_UN117c zd#*kl$_w<=h)>jFq30o$M{6)wO6h-bfNbxwOmivq(w2BmNjIR&nA4e6Pz)LvI^)_Z&w4 z1N!Wf`Xp8LCId!b3Rbk`5Q<8^t-@ez7DQG6k?nfK_-i-RR#SJ+J0+8O;%rRf6L%^o zPYU~uY4!1-zL?!?YBJh^=WUoBOE`O>k@{y?QY{RkIr>WX@J$UWkv@5|G_Xv1eJ9 z-~@Rps4&Nuti_g`0K9*0I#<0n9)55&M?EFtSaN8Xj9!zJ*OzAen+btDJ%r@E`%$(~ z4QhlFRmCpO31+;(D4;JsXL%QR7C8Hl@ehhJNF9Mf^Ad8h^%S*`MH^6Tid|z(GsmhG z*y-o{Zd6XhJ49b}0}}d)OJ_{&@k$M1U)TLZz*Y+*KA8(< zX?bUK+efZc^%LxspW2=b<{Ut!q0ggjQ#6he%xW)so~$kDR&QqwNr|)GTxl*w-m`gE zguVNYTs_ZtG>anAfv*+~RvQ=4rWs^fRw5oO zlKMIDj@;jZaIkE*mE6V2l#{OhOOZ_6fzi4Gg?88Z^>-bs(z!bD-A#ycRJ{%Gzz|$5 z3J7M>529>Z4dvL1@vwdLJ!n&gnlinOzmo1Wvo2ILv2>>)i&XM)c%G-uzWpS3s8BWy zU)J(sirH;RS*%GFHks?NCtvZ5arAmE(uh@?{Ve{>tUI-ZGM1dny|R}$iTDB z$D{W5Q++Sk6PvuVTnZaQoj&D9u^ zR@DPm;gyj}Q2}%Lbg-&u$KmqYM=;-pZ$%<7j0$n;m zIB;==Xh(zt*?6?kAnZ)>2>K+ohA4!(ubu$qUzJ5%9`Z7;& zY{73aSAj?DBTKF8xTFvlwcQ(JXStjrt}6KDF9^m=lU*T@(as+gRSNJ~^euT&VLFu~ zseIN$2RetkoiZ*B)sT+Yu)n3F&ob0wG15p0q;ErS3RuBN!R=hdLT9BMVsRaWCtN6& z#=k-oaT*RVgbu;@g_F3Jq}`f(nw(Vg_daSb&s|Cqj)Uni5|4ej$^z>);DVP5__PYm zUqhS2+GtC$wS7z^KTzFnay}}sJz``gmma&MeyyBq^%V7}jTX;|k8QGG!i7JLprYGz zd!E_nzWX+G(rLaf!kCD^6^s`BU=q`$!)R6~yQ_St#qk3~S2ibcVp9((^a)ir($#VT zdytgMbyLWyWi%sSXX}ieLPCK#H5)Trt2N5S93eIe?u2c><%f~ZFk+o@bnQgFyI>Zo z(gZ8uJ7m*gc|TL!LFEB!<+n15ZPl$fX$`aHQWZ}n^@@(*O_$|sbVX+F+LT{X`;}mR zuUcQLOg&xKsk#H=&rf#Vj5S+x=M$=W==)oBS;1Val^eJkd*>&gWU_PzCf61u^@L{`jl7woS1MTW5PpbPVZbKm?0Vn_5 zwZ4@_`SVdXzVIw0&i857*Ysc8bbf`{3BWJ06yvWqohd>@g-am=8o=kr=kAYmm(F93 zu4%8wwP! zmUVB|o#2jTt6Ku`WvF0_I>3YI2cpkW54pV71% zlFI-*!yr2qed@_O)!(w{u7fM{30gQI3o*>${&j@y%3h_XzwZTCoS=X!UU3RHPP8f{ z1EO6zRBTOLmB^rGdw3x0>je3$E7(wo40^grw4zXeJu7BH` z1eY|Fn6W6VZ|^xG$$L8pG9x33mTZ9Yz_pMlX_KnPL9py%+gMLo=~2H#S^V5c8VHr% zcy+k;Mb(SiIG0C_jX789>*|wCi|@%BdwhKW(u%-Dv~U=^fqu3HnVQX0p|ohCpzTs` zkENH-It$0Iq}u$-@_9Y-k$Z7AaC~G*lzW(pwqXcMJI{w1{=!;nC#GN}Fv{Rsm`&<> zv)3i!A9oC*{6h-#GLJVrOu2OY*qmMW@scj-n3^k-Rukc+l%lw1U24Uif#CGPPlaoA zIjekaCwmFLb1f?3u~~|mJvV{#V~Ub(j;OYL?0qF0yxzlCK6Awq0(alKUDATJ%f=Tb zW=3F#Zxq43|MpooVH((Uz(sh{fChOB@-x@2$ghWq72)n@*JdY#KH`5`J;>YN!xnwr zq72-_8+nugSevHmL9`Fc3+BSu+@-FW3cviEs?~gE#G2Lod52qn)UDIc|re>ls_aAskUZ_=iqd5U;c*S`+-&R!m$bE&0?e;|p?O>)yJlDMU4}x*C)N{Mz z_J#J39w=Lv@*9WDodeZB1*N)Nj|*aUQnBFm1+fkHaq!$rJ5orP< zgk~h84lsZa>75KR2muihkWeI}^u9%kQbi0g1c*u%fe4|DAU%Mflq4e3B$4(CA$|{g zf8Y9@v&Zk8S?kRHeP#Iv$XX!0<$12>zOVbbuiL_WOSRSD^e9JF19FK9Xh+{P08Js3 zU$}$ZF76mK#ab}|`yp=~w}?6rhGXFkC&1RoS^C2BOWi*TocvohTLDz0C)g(GW^2wX zAod6kZ98p4&GoON3PzZ*W)qJ9Wp|MkZB6i!B%!Jv3VR4njVl%G&@-{e25M+-4(-T& zi;aHt)IA=a-`8%wClg%H0NsvH344F`chiN60P6iCU6_5sPS}RcZeu89>qibhr06%j zH<-+CPS+6nfD|2?miB8t!d6(CjsMsf3OHQ%{HcTRm%;jx`b_kG=sGWJG$syDZ?e~G zGzU)5l%(*f)W}0jxxIekhKSMghVtyun+VMk?B9^PF()E5a02tqDlA+a$2*J(+yj7H z8cm~`e28C87>c%qf(Z;XwE)@9Jq!xtHzW0@(K6VyDVHbgJ_iyr>7#IPGLi1c7qdUB2V8;alr_G9bTPXT|!@;R=O1)xzXSDYr- zGJbUgfqc|S!ahX`0blUe2$TqvJLN>+u~f5)F}1{Bi$KW zGj+;}wY`zL3R^7jqee-NfD*GTD>Q`zpI$=Q_cu>eU<0i4+M?iwil1N7wRB~CQ=Z5S z2RcyA7ls|428g8Qwi%fSiOC$lTJtzq_7KrnOv$eN6UU({MiZAc`ckjfHV7K3xYzLd z6}?ZH$bHQG;qkS?fHuj5OTkQYErPVu>En5Fx4j0t6{TrD7oWa$H*nR+KdvJOD+sR< zwL%+5J^Fw9V$1m;%420@^*@8dU-GOht$j6eR$8%~6bw3}RI=(mPPGn<73-td*bR zaQC?m|BDW=Iyj%N7- zAK<=wAHw}StPR@}DcF?WmX^&GY-S@{4~4cH0@SOl3u3_ba}1zPb|{0;hT?BssmvY- z2m5LbCCV{@0;c;!IQ(q;EP`$#$AopRW5oUN$mL^6eGbq$-8R(UAQHp4KroI(-?seJ zXU8sT$z%t_uZlJfYHy#Vx{j>Q`kS|I{9Q2Al=UfOaW=swKWv~`FbC<5E* zT;bEI9g!&Jvg|li*I9V<=?-y`%31&tRSA~m=!*k$?&3ME?(+Rn%7ho%qmf1o^EZ94 z3G6agxJkcR$1mfe^=Ljku1dgW>}@1s&`=rDwTGVHZ@uF)KCez<6veE&!&x2CC!XALxe??rRQbb5 zq`tNl6mR~%26robKbi5SPuP^9AvW$a-j~EtWG;(h|2Bx;4{lC@L6(KY5bA|O?CZpc zQ2KN7q1R}i)M?ar=CWDzB54TMIvx$3vXt(OUz1!55I13HXu(U8$;O#iuMzo@s`Ii8 zKHX>b#I_BU7-XbO&l;zxl*%^wx_{w0ZD4Jd8tQBFdH>1omB!BRqDyYuw_j*KcgQ}7 z82d`atGB4;<;vw_yh4dY%cgx7Pw2_aiez7sT$I}~898y+>`5B$iATk^$nk8xh0X?z zG=y>xeK|p5bh9V{;XqGCo`ZC~=u`X}@d3@U&huR9YN&>(AwHjzYhS`d*I`dl$NLiC zTQE^fGn}Ou?J=515BP1C)tP`mRdf;}%{TWnVgUDajxFy3rQ;(VpxY&;4D)4vSHD8h znrg`D5p;dyJgXqJDK$Oz0WH#m)$Pij%%PiSOE(h?6HBl|mUT}@8=aVfxHJ9-o!H0l z5xP%@r|Hh{z$%h}kzSvWhL>ff{F}jGrt+ha2a`vt=e8nNdUK9RXGw0UXtOr(HbQ8^ zVJdTuskI4>OBD)Bru05&p+C8o@#^ul)&Y{6P3JEPh;F$AD$Yl_Z0)gSnoZ1$!Oc>1 zY_~q^ZhrSk)vo5h5-rL`!N`H3=EL)aGDH5&l78b3@d#6iHdxGN8sU-OiT2Y4ozxzA zMp1M~KyrhCvQBE{gZXA<2<62@3;1a9ODfcj!fzNb1ih(ujN}r6DL-y{_V3IAQDxk) zv8)eB9#3C<{(ZK_G)iX5jXNmaW@0-eI76X!r;EG{VxObm=ty2~a&VM}k8;Snw1Y@t*nIDO9!$P4?$5=R`STZNipuV~s`D#{ zoS>};T$fEdW(QbyuZGO+JmxX{b{74R>;hLThoeT(WsqMK=yHY7k8v1K4Zq9@fWk_^ z#_ridt}7-WD3Ep06>v^;uYcir>;irTu66e|al4LQ^aT8n2|m0cOzy7+^|h|`Vm;d! zUz<$teH~gm!KL;6s7^f);I%mtn67ZHye5)#FE2LL_ zTWs;psm@m}5X~McfCBhF5IAQ(7{>rBM_XU9zZAWP{eU&~+|+?J)P79ulmL85m0EZ- znZet7!^DOLzk9K;mq~wrn~iE|sB53tBbsMCY88SOah>+OYcK;1<5Eg2o5U zNvg#1OASwxPSsbC{nd}wVT2Eo!uY!Kb)!EvMwDWijQG}%x`iw%Zd{$@S4#DNh)sIWv}KFc^d+ZO z^rp&2FBU4XMgTD_0429@6`pbjS+hy2YJex>7OdwzN7jAF{a6%;pRYyxJuV#C99^>4 zwP{(;QziM;Bl>j4v6pObV*>;^YB`{)$jX@yl{>%*VW18|)U!j8@IbbNYc!qXer!rPr0wHj_Sv zxB>fZ@-Rqyn`QfO%z}%ZX!hy&w)E6OamsLYlNjPushbO=$V9cl_ROgge3B!GFH2v) z@fqJ=guw)ak^G$R*4@$>4r%hU@oTbP9`oyp5(N*0?p{=Z!LVVS?)pzgLMDRRh`gyk zKsdQ|%Q^;G1RLKWd%S7Li)Hc~M@(yH!!eM;Q}epnA)=}dGC{^uQ{gG7X$zfWi8w#V6k)N4a=3J8LKy0n9;*){j z_Nel8>~bm;QF$@FvOB$fsFSI35jcrreW4_1+_CXmd$*W%<`Y#R8!-nVXLyN?*vrH$ z=c}K{DY+n|j0uh)L-uG^EoUl;^0(kA$SA618^FtU6`MkTztfSYyZD9Yb>R=6Kx$$J z!~qf-Z@4W1|Iju|tP|F!;-Wf1<|dmpUo#6N=BvvI;e>eYHvw_d>sjW$VUrTc$tB>m-p2Sf{hVTi@^PmX7Y=TV&vSK9R<>CgZ3sYsZ^3msyfzOvEQd;)^A z2<=hwwC0}e5;E|Do{E7_0PJ48{&z>`8+CTW+W#kAJwE0Vw(|0wv&$KO@z)-y5~&ZK zkmIS0Ux*APtF|+y7H6B3>~7^+C@axYGBT_)tj*?h$d`I$sK>j5d^M?;?p^0SNo_6n zYmM`Wp)!?Pt3CCMt1%Zbv>4wGF_p7$QCpg?r7~Vwk@ST}fU*TTLIxTmL9Yzed|Hm{ zy#V5lsGg#yg7GoIVH`Ksb9xa*pW85&`38YW8$nI^-JI}gA zzQz@W?lDhQ?4oz3Eh*F_qbMw766c&JX+Hc|R!~Iw>+s!S0Ub!mg~GqF&bur1yR=?y zBBVu$I{IxC>Wl$GnjEy#X z1H079+l+(H?*ebmPpIQv${jX^=$x|$lJjQ~$D}o5j*ykjEOV_=te@Y(9IYJxnYC~= z{duV{8_dYXynCA}K z3IF(HK7jTz^mZ=p!=&LJ939Vsec{nsqsy@dNs8;>pi6Ug(oKjAgg5E_Rq+bLm=na#rk9z!PQ>gc0qB58!6LKvL?^L3((;9AXfwA zb|G1V5bqbBdz(l)s1IB!+SE-4-DsG|UBE_h`)ac|yC|9yMCc)572Bhv*>PC`VaEyr ziI9uiAm=~2d+Rz}A8E8FLdHBk%u(gt)|L?4 z+AHiP<1KyVr1Or&2J0;jGH)kCQiXL7VGFF$4i@96_^cf=aXh76rCik+8 z-i>=l!y|H7gtk7Z2_L!rh)|4Lxie_fxXE!~fcXG61KOm#iAz-Ac=pGe$9DeJYY5;P z^`|KC!dG2)YzFB)EQc>V>I>4ZqhzTTz}@`iu%y;s?UX2C-P56R~VekCw5dTUsN8-Cz|1vTj8RvGIL$Z zD`)T^dS!vcz6!N{uoLtXYBzreI(xdw0JEbb>Yn-}_75v+NGPiDUC0$5nr?s9aJ% zS`#K7d~1Hv{*25(m5R1rs1O_lGf^O0l@1$dv*5>Q*8Y!L%Ntazki<2Of0V+OzsDZ= zR_DPgQ4+sDb9o7hF}gU>ceDA=eHF06ad3%}^vco|Rbs7ENr) znSgz*>xKG|l?Qne`^IS~7zV>c?Hc8(V6~`I!Zpuo++5sPGcnSI@vId)w&4@{Ydo#c zd`if1&R(a%B;m@(Uszni5TZ&6P(Wc(ZhOzF2j#Qw`g9yfYQ!rWV2m}*K3Y7?c#e@D zu4qLF#g#Y+CD7BvsC3YHYfpBsHP5szIh(3vkmYAbLTGzfW+@r<;!V3w#2lG9mf;_P z{MxfA;Y#7wL2F70cBfM+F6RZ3(>EG}`^pO3L7RjftJe?DIETO*&6_53-9}-Yi&JYq z02m0(;lQZBe_jUN&ujk36?<@i--NiPEY+;8@s4FZ zjiXjM7xlx?H0|)M$@eZ&N%rl=!Q6LzC#Q_M6AGGMQ!pA{q3@+E=01*6T?r6PE?#Q6kb&gJpO{ z(SL0M{qqo6W9_+|$=A@DDfbtz9`Js? zvPF*@?UyUI$q_SAEV1_+cM(GEwtPr?IC{EFL0Q>MEyy?jjzfcCgjP34tNV#zpZ*Kh zv0YN`Nayvi!h`Xw`rLk!b>L>Fy2=5PHC$zgDCd8PU@hX>Yn9bB^_Ar_@YPq|`n5A? z5_0K?g0XvxbSkEc#2~*8X}hL(xgj0E?ki&K}GPEwV>Pbm5;FbIM{#l^9$A6|o+ zUs3xMfAhgeW~KOEv8O3gmt8!kufacJA@jK7#;9i|a!z5H<7$wR)6Do>lpj`EU*|*{=FbC&O&%VY+?YUY4P*)^78Apo-mada%77`{uOWE;g7zUF29+z$|Fa2Ev#(o0~kd!Wpt(nkhla7>*IpOlQ+Y|orPDrS~*gN~t>p8;CjmZXQ zLIPBONb?zMa9$+j{JQ2Lo%vYG%Q?s))(q=d>zAvhzG$~EDN`QVsL&-Ausif?V+|BAh_y~8|w|7 zo23YfW;*t{8_`h`ka4#Ig>8u6$#@E;)4zAOD8*_yJj3xto@W<~++;C3uV;+66Q&?J zQ1N~;ymnf|>{-*uWnkg>6{t>${A(9cA&#SM0$%tR9;3eLWvQ;f)W~0dt4G0cZl|@mm5YWNoTordpC{P-S6`<~; zzBU*tQSQq3JDYu^K))-q%sOA*%BZCmxR`58yMOg~`15h?a-GEC@_K~vFJ zmgt{94uZcHb}YOE22n2DhjO3O{uxrpiG1Oa4&_!5xW4~{4p40VN?C$bVZ{3f#c|7}7U-GUZZ2`o6;+(-8GhqwBd3 zbt3tW!?*el`WalgNng@<0qSk-s6E&ShJBq5iR9NT^Ele3pDXLztT=)=CE9T3WduX@ zkV?ns&uqboSF&=n74YQ$m{_J>M#4Nw0XOjL>#%xahZyk}j73YGn1b}}idId zL_gmj+`xS$DKYulF+tw@)nGN^e|S)2Nz0r{$R)&=WQ;x<0+aHv(sz87b!flfRTVBx zlxH<2zL?>PUkVwKP} zxX*Bu*;*Z;&b-w0L*wRt;zhV=oEQ|>=|EexPG9|?!oPg3fj7RI^4-E09x;RzeL2zj?RaHHC3LM-5Ood;D}#z0S&P>5D23&O z@?g?IH~BW*&=Xjk&0L{VCWxpI6!n3$#ll@u9~CP2H+*&yUb$ z_foA$32j$9`RFVt+)mYj?4r=6Y*lQWdC07$Y`9SR1i>ux$gK6l8OgIk*Y23={98~Y zo~s$K`FGs=Q~wAqA~%5h(`IeaXHppM1qYE1!jeBSDIY^V<-|66Pk-T&nOgx$V>UXj z(F5-?X-aVQjS?RXru@gLU>3s@)eg5^+{Rr^eLo$a+dbS^eoMdP(wrZy^}>sx`05t} ztu_QFqlUX?!5(~Nx)&m8)~QAZUm8u|L;c6r_0`eT`tzsSufFG1pn3$d@w$mGufCSn zi@dBHVPt%zc8?ICX^|K^>pPh={duLD9xw|=){rNvE2rToXuP-$w23d8#cu>K9Jzm(4?95iyOtv*Hm3JAK}{kur7e%077HmWr2k`;)gK5-fj#JJAt(@zYf92N^Rvko3ixtR4f z&s5?1pb5z(1}iUUTq!R^l~Iicu5Y##?oF3-l<>x}(icKhMo9KppVk7E3&{m$cQQTp z8g*G59bf++9uFW;`AX_62enh?&j1gvWerF!{`SfgFoc^Q$GxxkCu@58&u74~thyAA z9J9dC-=)P+l{NamW(LxCAX!Q(@}Z#-^PeNq4R^l^Jw9AqvL zOBOSb%vVR<8KsWIE)vXYjw9x1sl%DY$13ak!P%WsROP)G?Ey-=IEhGg$RD7H*&R^b z%~Q3AXrb_Py>*RvYju+`4x$1=u!@qbLA-|GUI*w3T>(ai3N8&8v^OEvCoU`|2zC9RdZAFx< zlTfNBD)_aNCS;>LvLJNkNZdi~?t1>?ZI+pSXF+9xzIX^TkU3)sFE$sl%%3r{Q??X( z^k90{(h8L;sPVNEViosCf}E8O`J@9W4>!4}Ws0NU%=d+7W+L=|$dKQ&`fuRsM{Fg`Hk?GJbIhh-2dwt=^*GBf?fE{*pCsaMV)D16Y&nLakP zZqDM~q`L*7LH&1&o-`*XP4Tucp%!YeU{o~UoZ+!(#v#JecdTAqY=eMwb}|qRT2&1; zdb1S}%F`4P3jv+mFad0|qeOUL{9;c>Q|X2nHS#A4`+eSh%!b^4Z3`_lTL93bXpcv) z=RbA+%go*R%_Fr0Iyp|FP=hU-c%U)Ybge+8b#HKL6h`DM?fKzsuj*N;p>EcRdk2eCPl`V ztG``9p+~lp{S53&rk5hNbf>2hkaQ7NOz&FB-yd3~@C zEj$fTiQ?B$CG7!vz8T6}JEPXrIacoNP)hrK7{fEUdCC86x9AIaa+<7;)etK}d-q+D+ z@zduP`}V;Q-@#J6{AA-9=Ba@F*gG%WWu6bh^NJuxgWjt9nDL&!4<7t^Fyw}O>-cDj z@Q{m3h5M)zYRUf~HJ3i*Js6zoKBgW#8*P_&e#;_x;yQfAJC(_vh$~^qswvVPQX-us zs7sgRM6ub+Ke7qY@Hak)XKXSfJ}pv$@r6g+Pba)Cag{W;wjE^hlsh&k z3zRaPg`S{?mB?hoZV%lwP9O=IUB3<_A}iueK>D2?4cfn_qN4zb9D`~dnG|5vChFc= z0qq0s;=|QNs_mO5$q1+IoMNX*tUoYK;tr=@@Q<(^U0iJ3xOZ``(Z=z-(G}MaK3gV2 z$1qC;8-6bY_~!CuKAj(aB08cjHmBbj^H#++#kVU{-}-Y|zEeKkJ74eDu)<&F*!y?w zjw84zGZ3;O{Mi?=4!mikBr4--zFK<6`@25g*huPb1KLT>PaiHmvBfY|e)&+QJvtoH ziHXvxrEvln%YQp0@AQ}!DPMv;hrVIFiV=M1mur&pj;&T%5c=SB8u`W}^6NFZy$j=) z@O$b?ed;vdjy+tzI)xdvuN#UamT**P!Fu*@m>MrA5C$z=n>wur+%RTD!QdMyog$$`U3skDyaA(N7hJ4NlJ&?Ir<2ZE!VDVAREnG7Q)5}`kEv6`GMw> zwR53Bj5#S=#F$FtAieKHId-hhTQvcqeh!>ZJuAv8T5)!X1cd}5-`!9Fn@nQ4j%J5r z($nrNK3jR<#X3Zcu1Kw9cALOVL=s6TewVI_P8kP#Jy5g~=()NkpUZf}xc2fwueWol zxRfPM1s;U(vXpR&f@#EQ@#io}jHfc!Z`|$8se0jcFUmjH^Tabl5XjzxN__Uwcu{2{Il_Q$#;vW_#k<4N-16QomC$#NO8_Y*c7$qV}+^5ZY&-vJ1chNVToQxpiRu2g|fm?g5^UG>->zURTX2c=tghJ zm)c265AL0DKgI6j{!}5t?Uq;sA#}xetgfb{#!zMvC(&7PJ6mIH3QSGiMbEl=iSkMH z6=iW3C?P#sgXJ=jpXH${?#uEG(3FNPdHv`?(z0PDdnyk7$$&c`x9(Vt+V%#8m8_jn zYXX#aA=?j-i%)!tHbGjjOZ7D=TI~x@DDexA$7eFPLNmVSY7r-ijb68A7jbK)<^UY; zIQtHO{}R;;irW2h0;JcZ&M5sITiyq_v5VUUUwGE;8%jAmu|jc;@Ahr+bmP|K;Q|_* zY^mk#JFbdfcu1C7e1GzKlsa&YUg&i>8*ndSfA^+*(w^?yQVv9KcCtNouK!P7j8!hU zJTj4$Prxu12T8fN zgSNA7t_gZvp4%;+2*#)bKK^7=QvJ!Pjqsv%Iq-|;ha|zsh@C$G%Kcs%;596G6c+x; zw-+HM3Z5q>W#`iBzVKLUT>xc`mmYDzkx2VQ=|r@s`R zz%)!0cZgM+EVk}+C9sv)rwhh3|6`!WQ^S*37y!B0koEMXRQ^}stCn>Q z;GyBMbs0?R#If=~g7t;R6G{d)M(OiW_uP?eK-j(r54g4JlAf@6j6jCMQ7Lj&!*KD%1eonw;cQ<*AIF6|k_%`(AvDI-&y z#2u496o=!B+}M2c1sLG(>Uu;5_Y-r_^b2soH{pVLY`9Mfz_AE}Twy=@!ZWoH!2Rhy zOyxn71F*(XyqM3e|2)v(92j` z6Rt_4^F1lY=e!TgwsGp!%oom9RBfMTi#!}Q)xS{SWR;nzsB$HEt_yh-cQLA8Zq+7g zKPaQ5u*ty2+UTmB5Jz$A%zUnH{137}Kz_^!b9532ib7I7slXTq2)xIiV}pK#hNcgN zwrvg*5)npha@)8Yg>$6&&`=FZw2z<@`)CS^dt;nOZ9rHpNLR$LZ!G;`ReV}b=1Q>k z=g?0dn{A&w#isnWN{mwCz=kT|ef!WTzp^Q8ks~xbEvVQcEATw$e1C{vHmk1q|7l~&u7Vtr4-zV_Cug_wI?S}|F8DPzYDyp$@@ zs5IAKdngo$A1|3FmN>u?NNsv4r^D@(MvKuYdd(HmG~bpXl5vg7y?4ddSwHLYWzI^S zy_#8al$IMf;0`FIe_7VRp7lSjX!pc5lg{*MjU;Ix^1M-rRb=q~R^6o9S*S1+X%mRY z66oFukyei|d40ei;Lod-YM?h80Q)20>}C~e$2yRNtd zWN=2hpad@2Ck?cCKRJMA$^X0|b|ymnhrN(BTTbT7f9sVRUrn;FEk^`DJTq-$BFcou(RPjhmG$treQoBSdv9nAS5YG45Hue#x<*h_EFlFDIuAw@6DwV^FH)oqn zM-^Zyv1XeQZuVP1b<#oR!5HpkdA)786isrii;I$ndN+QA!k8|Y9U>5MkdYcby2=1iq~;98KX$5PES?%P)T&Q3f5PXl;`=R3U8Llt|yiSds*%enN?Oc zEp04oG~(=LpEF^j(`)*^=lsYL&%t9?+8P3qu4n^~>f>x!5?t`qg{Lgt=t$V{6AK2Y z_T@cqT%G#-r{9=E%p1b`OS6sjv6brbKfk^a|KF`Slt@fTvTas?-&St(c;+L9rX;3= z@RVfC9TK$991mWwO^$gu{kf7cBU$5AY5rSpNpzaNr${%u2;FM?;(b`5oqL+{G#krn zb@5vHC4M12^L=UUR$0-huztL96*Xvl~eZ>SFic#xr}H}ud%gfcdgm&7^C>bS#Jbs1V)a$$Zf@$e=> zHuRZ|M2=mlk@`K7=_6lhwc0$thrV^8f5&VfFaK-Nsqr}wp2c!@;USdiGj?biCt&)t z3OWh7YjwdQsMTR;e7j-TC!v>_^>~u_oO;3sX zjpR1tOE5N*3*!3cG>Z3i1QOG(2&ZHedf&564#ePm;k}*MN12d0S;>Gh&Y4HMH z_2D$Xp*FSv;cSILe`=IEqtQajGLxxS_Bzrs1Qa?RzO^PAH>qU$wsaLZ2gTqe4vB&G zoc~l>``1bW&?3&*I+OwXmj7H`OX6Al04%O{Y_60ZG)LhMM7p!$?~vuskq%A zrUWA$@L1XR8j_K^Y-F1n3Qb#%lEq3ew8vMa zEzrNQ3lRBCjCP+0RJDGR{i?Q5v}q(D>ZqT!qhIqunm>5sXG*c8bq{E?+;^l4Fnvfc?_-Q;e_7I8OV}?@NZrQV0Kq7K+%ki)J8A1;?FGJ#O8yLhB4&F zXi|N#p^2r^DT&;}zTsR#1Z(95MW}T2K1~~)j1*K0_7n1B|E>E>^4U9PBkJPJvkfC? z_l(oNYH~*Jobp}DO3vb4Je7eoy+q|osryafR1H+%MaNdpAx?z_1_sjKkPjFVMZ*`J_s75Am^yG}6_sYN zHu_ryf*+5aV%D`5jY-dNLieOrKnv3qv6IDM$E2<6auwJP>D9YgM-7i~$5}I#JB=jM zZ#N4`^ojt6cd|zFA#AAm)2abul16-(cM&}c0moXCj_Vw2GP5Q143&~P3S`dbKVE%{ z*VRodG3O&PM);NwlyzK7)mLPUvbB`s4ywGm3LW>lT%!9*6MJ0T(;0hNTf`c)<96+Id6ULgbj8MV4UN%ft1ksvf3H8drm&K37766A=4 zkT}xNcV*bF*>5bXFaN(JOtfi4gMTZ9_%mv#yg~sZT54*b0#=dAY1P05J+LbUAJ)AreEqNIWZL=%0%)+MP~}YhfrzdELfa$3|Y? zts+*&P#z_@#~v5gSZGjtglHSQ^nuH3J^ z9kivpb#Ad1d1VXsrn!5)@A23+scVJX9YA?$`MyDEnBbnJvWo9BtI@L~sG1>Y^G24! zGa1$nDR-)O>{5iF4Tw2eyW>-b*kbLV$tN z+2S*9H_+w{PVMuH*S?nKa<@yQK)-WWav<6Zvr5dncw#xi9^TCj5 zkv?z(8lPM*3Sh}%|hl*Wq6uGg}YDY#@9~gzMoBmQ)U&vhiu=X*8 zUbGMQE^7M`a`71i+TfiC>sWFSA$w}RQawa*ksX$*)Ky`YRTg336sMA<*M)boeE3

SLq$|`1`5`54LI1>xScyoI|`5>@wj#c&N596b^d969GDT)YzTZp?nAR+8UNE{ zrJrr`wHN+&VIQ5D_=>GbbPxxY48L8CmAS4fXkk_=f6}I?it2#p)h`RC5tN?kwQ2@r zD{B}uyO_fnizC?@5(Q_|B;xga@dAds5`q>9f_(M)eaW5)<*YG#uUpjKCLfQ-{X}=X zzI_4WwDh&SSS4daAa>-->6}^(mIF#mRuS+++LTp-)NU}yOQ_T+aW*P7WJ(qsrMubA zRI2m-CWhOomhtO#+lh}jQqVbO&eJB;F04z-xLD`d+LYvizyGy{qYk)Vv-u+uKN|L? zyU)5yv2wU3%j419?jo?V*K%>*Np>gtTNzL1tVt=`AJy?Hw@K-p7nOU9)}ssv$B7J0 zG0byYyd~z-in5XR@WiZG)`gcVX`;ki9o|JtVed6~lkh1F%fqi&!>p-!iV$Pi;O_Z8 z?RGl8JF$gMYQ2(P9c!kUsd%u9JNv(DlM?>qCM_gO+LFv;>Psv5hFQZz*85QFGw9cpNb^HuMG;`+irU5Js2cdwk)HX~M z*NSIvY#-w7L~;~&dQ!OYNgD<#xT>qbZD{2L=tQi=06&OAbkTK_O+pr!zu+K(V_-Uv z9PTI1Ru$EdAB`n#*)Y+ujW$fT&`t{LW~BXN)<`rNn`6nkUQhu{i+z!Mq7Fbai)5P@ zlj5xFv4QJ1LOTrJxVTm(icO6v+?r%Wq*s-UJ{ygTQ~*+_t@ZmrtvU-_U$!q5jRCkQ zbitL?Kcf{@wZGRcQK?a}Coaxik}R`js$_W?+<8aX+oIoPU2W~39#eo?1TGM0k%Z0W zuy#EIyTH5UmbxNqmnB5KCC{rF+->x7hRV29!LzB7mQB7{rwjB5x}GgKjM6MPSF`Xn zZQ{BPz+(~T?RIk1Hs>s>E@5^+Jp?%}L60g5UZ50L>HkWp!it6Q*%?~qJD~_X{#fN9kI0v&Sekp+ z8bXjB!0Y26=RF$fSy5Bd_2IVLc7~(cN5%RrgVPZOSnpQ!XE};5Y)d@~+~^2qyHMGd zdX7J-8*f&rwNc-YS!P^`Jd{8%z>Puk`A-Q6ZFZ$g)>-<5?pJuxA&1a>d%JUry?WNA z{8ELun%TRJvMSkHiF)x`R0k@qjAN2)JMW=|7?Oy~QCH-RBkyZ4928UPxR4*9x>bPH zSW=K#;hcP0U0Z*v0~lp8mKPUFo#!(?xQnx8HWhjaTW2{MLra`94>5)C{zw!Z560uX ze`XQTI$l{^>?@4LwPj1&QwS#Fgie)u`v_b(lS7WOT>tu^#;f)^F73#u_+-g+^sy%^vZ^BG3MJ@cbs|DZVZcS@~ z3oH@15Ja91w=oO$>nB>)NZ(F13yNV%$#cat(kUN47y>0d9l7Jfw~7Fg!9Sp@>e~-Q zZVwgc{$7Dk`*%)Oov^4IV{-F_UETl+lRJgev^qi$t50GP}%qR7Sr1_p{1o1E#fx!Xd~fvzGWsOZoZFv!c^;b{!X= z=)FY^KX$ds_c&2Kf03Q##~^J9!1=U24A#nQ*Mk}P6Y0CRAC?s2;_U6SM-MnopgC^a z1;O2J)^7Z*lk!DBJ)?c$@j=IK-k>CCr)qUHz!HIn+EEr~RJj6jv7>3LokhW*4651a z>IVjGwOcj8`zuHo)&GU(6R`0FN6aDxbXusfvYUDz7s~48_lZbn1^Q~U^mzALb$VW< z(aJ7rDd=w@;Ncg7atRh@*OKp~$culzn6W~dsjhNY@4;MThtZVi*r2$w3)E@7c*Cx% z{iMWKP_154pJ3J{$K!|v(E2FImo;ybg&Cp_5R~h!V?60aUyYa2|Gi-l-bPSBT~$3x zrM_>HF>g(juIF4ol0Wx_$D3Jpt*cO8$Ud*e%=Uee#>q?@3%AKYCp&>6J-XT5+@x$8;^b1`q{Qb>TF;m`D4g5r8+aH zkJZ&RIL_cd2n2=6l&Z>mer4vxSeLe-4><-!OZ+Sfs*b(qb}4rB3>z7j(^e>#I|HZi z`!>YIJ~9Pog0Le7_}9uf7lI*muqKDNue`N}AQPpTXFvuylz&yPP71i~(PFY?OH%08 z`?X>igMpxV(b&{XP5a(FJJzha-aN^-zXC1jT(sXiM2T^tX2By+TZMYO-K^lUp(4y6 zgtZ3xa|Xy~@dh+sW4Lm!NXoD2Uk}8-g0SSE2ZSwM7zk;#V4PEzia294pErKRm4%_V zcL(ZnkL7!UExfGJ_Z*@1Z^mNPw{tUfo229dQ_yYYX?BuijrT3=&GtybTb?A^+Yk-S zuBM3O<5i80y@pI_+|B}nEVf=cX*S;`8t)*L)W!@%+P4H62gbAx5tBRY$VueI6EvlP zn1vCd&Dc;<&~=2wdPZ6pSIWuR#r2G52#y`P9x|jBVj2u==F)Bm&)RGkM@h`BbAK4r z?vwsts0jQl?@(7GdsuD|e||o=9<- zNiy#xXAkyZpTqIV?Xwq3V(Goo#B;FU7&2SR)U%a}T8!5WRfLY+ym~nn7-ApJw?kfS)zds1dI(dyB} zVy-c+VtrY8B}<2`Q@r+de4;!Xy~Q20>O)dhRn7epj$a{j)w#V5UX?`kSkUp;_rP@? zSFO>yZ8+5?ZG4aE#@hybDTT37ewia2wX%6>@nXezj;ROUZ!TB<8 zu1BUM`~At7SU19mXj-n>BuInca;$70xs@Fc z%8WV+C-uieVt?jm!YC<*f}F!pJh7z$3ldn6x63T()M{d`kJqID`XF7z_xk3q5)uwq z=lanL&TdOIof8x8lW*HGGNgb*?Gv<@k{Jy9s64K4&n_;YX+PO-073|Kzr|Gj2-@Pl z@Nlx4Ktr8xR}G(DLIlD{+HP*bd~Afk_xQbwp%c+~p`>Q?T>7D$X)Oa7|Gi(XhQ*2X z!etL0iYrOJKg)}?7-&0-*VWT``zsUMWMiVmghk`_Mjf8N>gSGx>{wHs20axi&Th38 zOxP~0XWMu|^S#~e!*30OB{oNLB0>aHbRFvIG@VUU-gE|rhMY7$TA!5{rS3${U{YFM&~mk6j5`Zt3YOF*MnMy0YzFt5q1&TxB0$OT|0f6<7ES)wdEO6+CSfho{#fdELHLuL99(NYTcKzZ%wj&xu?IFLP#}IH+Qr9NEU5)QcffsKcjM~ZdM*3y3)h|5P81l zCvyue%b`_Bt$cbF37KodKJVQBOP49Gamjz)5G2^*D-lb$Qp4)UTzql`TFQ98@}mY@ zO*>WV2aLQFH>EQjYVFSIorU%0@iY6Z+NQnkdE^)C{Zdta#iQ_-6Dy?z>7bUG&mF3V zZoTL#Ft~%abTkk>WT2HLsW*6q*T^V{@}GCV2}dE9m$P#YZoKs+G1JOV3z4kM1@9>r8 z&g)gL-9Af<)Y;Ut2yS(`-ujH3FF}(M7Xhjz*T5Azz zrda)4&|FxI1LdkCUwD?(zVP&BHzqUDpgy<@OnZ_&FyIe-kP|oEM)2%~b#zTlBRk;5 zRBH3?exq*gV9~ywrlzSRgdc0;N7hKe>D89w!LMrsokuKeZ0ny62G2aBEtgj)Za)8) z_XcJUK{@92toM0`(r>PklkRAMVOuMdIQYHe+6$-Edq=^ntt%n01lC(@{Q1VmckCd2 z53xQlh^S*ybQEq8^kVb+J$f=pPS|ZucZ36HJxe>1dik{LCH^r7ymczdJI4WhvfnTA zF0;zucFJcjbtf~C6t7G4qq#W!yT87*%AM96yQFLQyEyD*3*)L}T`WDaBTd2MNv3yv zC2P%>ef?OL3b*UwcB&7Yj1J$hbDay=$ST7L-l6uRw{9Os1RaBsu%)4cPAf7Nzqfa1C(} z_wdlA3i{L4##0Dz3-R*-m<&0HDRpwW&D>#PD#igW8X_TqvT+^M>fJFn>Jz8>6m4?z z$+*kr?ypX*{cDhK4lVUm7b&(cwNKv*e@^Zdve0BLQ!HTb*@qvPUeAz2_s>{OT`=V( zD2D5~J7jrO0-Rn=+64P`*EJ!P7qY*1`gv#hI$nKN>yz;0oum;m#}2Fny1o%!REqRG zxcyL}P18$ZpxEXy@&2k%f^CG)CqIdojmFWjyB**x5@rjbraW$tM?15N>dWo}==6T4*cU^$DP z56U3bUo|9(*%c_QPIbpqJf?Whh_IG{AVE{pLQq`!QqEbQu*(|iVdiL(MBEGJ^1~jd z6s4@Lovt(ihf!~E9@IMJya7M?cnQ%=BiGS3Rq^@&ey39KooshEP?=C@0^4VcfJT|lJ}O2OYb3$0PtqQ?H5X)( z0xC%;L`VQhA3wjJW}bXuuvje;8w^}fS1!fvPD(@`^6|lKzrr_fEA!6gmiZDY9XRCgk3pqudezt%!6%*p+W>? z-r)#L>{DGY)%Kqz6aLBLQw&giZR)WcmW3=~4WAkp!vw-{rg$-ueEEfH@@dR7egvIh4* z>WAuigIl~rc_aQkR&>u_m+xuVO_5Rq!z6C>5WO8#mI7;qBJ%A4La5BsEv(^Ip*v&x zeOmqpxCbGvYJvufnF&yV3ApgAO_=^tyjHX7^hhYAX7t@0ofh;9;z-mCR~+&JzN*Fn z>su7WHlDQ6KMW$re~GNzy`ieG`07~6%L3LJG6&q%OMfr3eiBucP?~sOR`;@P0nEwn zzHPd$+p)I+5u7+tIi_o~=N0dbX=8rbtGzm1SLoEhA^3qr{B~LPq=xf-Ur&V~`@QJ_ zUJhc`_mzzK46`3zoH93iK)N6GLk*=`nHKc}BMBGu>|eU~!CHurd#>;6J7<0EN(S*~ zupa_f$n+E_wDJJ95o#o7{Scps(|kS z!B-owql?#8=O*iKtNlUhL;Pz{Vdu$O^J~(awIdjnOYB>q+Fj{r)(iGv9}YWnAr=j7 zkupb_{l+?Y`6Zv-6!3)z(&aMM5j_| zf7gt?h)j}ejpAw3hm&$3q$C>xyScGohZhD&27>@745IJ6td@e20Hr!Xg+{}(wREoh z+)d|98gV3QXlSLKv;*uh6Fn`ewq=Tz*Ixe^rNAbV!4+7}As^|#RMI^MwEUd3%&nQ7 zCiILMo0ezQxcQ|oQ6drkBjd-4L))}&l2*l9P?nmvd%CHXL7tntmO-wguH`-Ju6ZMk zsr%2p6)e=#b7JlxH=N?k+r`RvNM(2hzrS^H<+!x`Psu2E(XJ~@dkHZkRQQsRJyFyX zX-#}zV)=TYIG$*cYvE*(;@IBi-v00LW>I9~O8G7JZZjZ&Ex#UH&9;ndQO2~JuwBSw zvabS~v{;6dI;qv>E}&dj>~5AB85`lv1amkcO8CJsi$+FwfZ6j}H{-<{b>SiGx2Hw_ zL_7z@kK_D7BUtCENc2s#i$!nut_p zKIsG(^+A^yDVNOz^n1;!YQQ~xZ*mQpP#x(bbhYEh2BQQW&jy3r-z)24wYqIwS+Lwf zl;=E+k{NEkMtbyBK=zL(4-=egWrUs6eQS^x3br0XS*w$lLdSob{Lm|$c%Pu?>C>$m zDsA`6qwMRM1?f{^aS{+LSSXAVlDb2kSbqDnBY$nJQyf07Q~5F~3Cz?lKd5m|pSSC- zlw5ejV{gls1Ls;|E0F-@D)x1%k5t| zLq{;yEeYt0Ap1(=DEjPl=aWPW*Vkwx=?nLdAcWN7_x<&x1gTI;HL140nc<}&dVjc+ zU4K;74II2~ibR&7NwEcCqZRwU$+PapK z#{!*TlVMX}uO66LY2~`~Z(rIx#1p;n2z|PrE5R|@&i9AfFo;RxY-_YV3+!!?SQ0?* z1G*>64%qj>8K*h>S(9TUsOT4CJJ`~(I%(xVuuK03|4gebx3aNZ=*@j+mqkBd82OwX zpLjqx3N}lf1y!b8KJnzLgk%5hrA*tjP0mJ~v!Y%cRPPOO_9@nqQb`HtKA@VK-w%K>Bps6WP9|146ZZ=|cq+CO**r@Pm zyvW63`*p3Lbj34I0;~0kse-lx&vQ16e{cf3b*Aa&k3^ueU*UF8j%ICcs4RhEk9RI} zwpHNH2tf^W>Eupf-K{E$r?+B<`*Do@F@0p)-jTIG%X}ZtkB;cAD$k3)wsHNEx~3zuwYN$odRpTMN*5+E7-4d7y<4v z?yK57Mb>b808k85MnzB>1U|;K>_J~<4<(jf!Lc53c~L=2SDQ{x1pEYG&*Z!W*^9Ed zo7$a4+vP(`7I~)x+%rGl>;?WZR(h>|{0d1s;5cS%)yyD9xArN>jyZ&g93lb2JA>i(JL!lV3U|vTw!?S5orefB z>e+%1!aU?kS=ZZ?amft=DNTyyzS%RkRu?tMqV}+3jr{>-%!4bkx(!)P{EzUWx@0vX zZwGJr73%e_c?FZwqL*#HDurO3BEb1-51W&cW-wn;x7aVKnexe5i*NrZiHDv2d4>EJKSVWl z0M+s*)KPy=sqiJrwLGaRzoq>M0P_L{XUAa~^_Ci{eljEp( z>Zn6J5q*SFdP>;OV5}^dDG+=<-iW@>ceH8*dEFTGpuLhFGTg3N z>-|{Tluz*4gZ8v6kr`)jj@1mDa(2FfV_}$TNmmy+Sb6tXq41d6O}mdd{`||48IS`U zE7o*9&O5`Q3b#0_mA8-+mi=b&kbgiZ{BfV-Fy6ZQAd>0lap}pE`3tGiHb}YW;uHq^ z;D(E@d6D9n65VRrdUg3}l&C7jqDA9ar^dW>fs$40bWL!!Zg{Ay^}`{#{eP~Ya}F(> zIgzeFEmSI$YO67ZLQ6`t6vH5#<5)3FABp4oiKn&q1%?}$K8-ol6f~(~**0od$N7~c z3OlrcI1sgW9>Pk)v{|wspq4WCPvGSQxV=%uw*>SEaW@2UntTMtn;EYSCPHqZV0-50oMuBNQtH8BNuLOGk9{xh!wCd}5*e;OT^7fs^gf@% zv|Zf*E22));P!$73;@!X(YW8iewZ!r>tpXus%`3k-Sjv>4**-ud!IF5Px|=vL(jmJ zi9xm{Qu)C*ytEIT3xz^ODWltU6bz43Pu__^?#_8}OR8n8w(|sA5vk)p z`x-N%h}+4`Df%#1Gy~^P03^=denSyYsY_~7XB!(fRnnoB1mJe>*}=^+2d3MA_;gJ^ z;KLYBZ9;R!n`-)-3^9ykTzo@hTw1x??50mbLEmLCtDK>Y36L6_+;+IVszIt&H}Y*u z8kW8pl`GuDmlt~w0MepxfZxQ1Kh#o<9Eo8T#!q5J(X!8QFIvP03SRwXnF`wr++|qq z*YuG_Ln#)0&sM?J|eFGvP1Hx5uL3+rzWgp-h~2#BEAmh6BoqVBy>e zgo_JC#^8|qWHg-BNP%;)LNeboou*#qa4OWh7;rJI1s{kgbEa)vnHkXPX2{(i0GM!h z%zc(uAAyKLcYhW~XxK95XsX6eW7;ORL^(>972CC#MK}PCA5~#0IcL{NfbklKZ0;$aTp+hsr}8C;CyrVwT6- zdc_jESJb>LLXbTsmo)E7g}=(TuqjS_!I*869(p39*z?rZ_IZw#Ik9A-<8YLIFN>pf z4+w2l1LsbICG8L0DM8hw7AL0KWio@$yGd#b$uJ*|pKSMRDTt;F7Q~Y;`VJ74+^P4{ zk^KbN%(rj-J1+BSa>`BSfOBSa(@)xEta%zueEKe1zTFv{#AM+TL$P~J9s$bjQHT0M z{P@&%*QIKzxRV`*R-hE#D!Yi2KUAi5;Nb;%L@_Ef2S;y2w-Wy(&M&zucbT&*Y zR*Dmd$4_=^Bxw~`Xh|wxc=?#V?&v&N3_IU&qc}e9)Si-JXF z$xsoi0pP?aoE6N1fE|k7#y@V$K=bWJ?pJ|R_M5=D4F500gs(zE{AS*K?UblEjiN?0k}Iy*5W4o5Ag-;^VJ?xV$s^A1ea;&*)SZF&p_1SW61_&J)y3Kg|5w$ z&t$Za*fxf2T5`+&5z7gLfUni;b$J?OC;A+VkPx*4Sg{%`97O9CpfLZi+>dm=b{E{9 zr9Ykj)NNk7UJ5y!3Mq7de2GsRN)5AnJ4O+Lwq~W zJbkC%^hfdTUWk`H-re2T1n#0po@%;jT_@-bRlIx2)g&>-kG1GZRA=rn)Sxo(-H9)Q zs+du--PbqwQN5SjJp)k*+xDehV3(OtO$d8UFS5W6$PC@}yzEMp7!W#1guvs7Dj~#u z;Y3@)rrK=V}Fbe_^>4UkKqs%XR|WZHc%E}-~9S|VsT5cUx_1f z^?OggyzxaI$TP>NwPicRPm#F814p)Q6c86M-dnpl$E1~q*OYtrp&BWek^Sjy&*jh~&}$Ht)Sq+D*9o|%?htm70N4IenNaM1k4aB8qlqeT)tP%j1G5)9G>dypImeENb(?hW2v8WQ2s8pkH5edpa$-8W^Ht zq#dXBZlv>Ge$c*LWQ2OzmTK%~V?!{iQSKv8_%a`rT0bqJ7rO|VrV-49<*k*4T+&vv zC6#RsWCU9H7~X#{Ql41c9J+Ee_ zLHoiks#XHl3P31U5Y&nT+?Ze#F^<8poc@OMe@0!lw>K znjHYeR_@R~@$B@5a~6cY{rZkoU`5~fCJd}s3pT9IdI$A*XI_%OYXF+rE>%xxB4>$jNY`n9|j8Y z#~kPK&4zt|9C5~1m*LPj>t;j;VX%gE1pfXQ(^$I-Pl0HB+inGaJ zRMvB(<@L!v58T5mvr59EJZ@92!~YAWBr^Qv``-YSR=zUL?;DdlxUq>QeR6=Kf_K5R z@v(y$|HH~A&aqECKY{UW5&j-~CvOM12+1w7fGaL~W(Cd&j7;W=$iI$y17F8+;K>|@{XPdxEYfYvPoko?pC?U`ZdZmbppOA^o| z#fHBn9wI*0K<0@9xG;v0@IsKp%L1HHKXD@G+%V(rs>->|40&$67?!)Y1G6y%`6?CS z{SI>eZdSEXI_c0J>BXo^MxXKtW*=bOB=_#|u+jj>Z4x{LLO{ksTgIkfX0e;eBeMX8A5Lucz#PPv)tYS2 zwkH;I3>%)Ydhqyn$RT_8qx3cJVNKPA*3Ch%atxIP2Z?H~>y2isO?Rapbiw<1 zU80R?vluf&LU?EL7vV&XGO-#%J~Qj?!%-Eg#I!vDMZ|o# zbnwr{L0K^f1>pz&im_Sk{SH)Df~V?mchJ$IkKdw=`?L%&iyc=gTu{+gwQPqtn8NJM41J$O&}Hm%nr$F8JAi3P_1R`(^i(w) zN)iCcgQRRoD%6dY(Si9H@UzAm-i7G`%1q-}s38kN%T6uRE@gB}kT-uurJ2%0unAnn zVJ!jAC94`1tu27x2?$2e{jYK0#VbsC7iBA|r#kS|UQmE6D!v++(nl~jl2};bs3dZE zZt$AFc#YEXinYn+hy_GtvLU@bSdno)`6%=Jc^O2!?^GCe-x;wy9Rby=7G^29 z18h~l%vW(5Y8lE0qAAAnHSRvQS|=h)3E1M!MR6jfu}G`i&ydwiCQ6|;I9g$TcvKuH zvLp%@3fU5ncWvxj?G-kD+zmqcUTl*D<|e9PS7W|!zZ>#~=%#MGLtVAG`I?!VHQ5pb zGT**{(6L`wM9z_@gZ)i#l}|kDE%`!kYNRkOTWYW2j9=OAq+)kebo-bLx7#JTND~K~ zYqBiy-5g&xxKA_hhmCLN6du!$EUQ*u8!Urr>sQOz*LvJ(8!Tyl!m2)!VUZ!$JLZTQ zD7{6oD1Dqw(C;ZtK~n8J!~-894Y3k=frV~K#LTIOQsf8R9XoVl$TQCil~Ydu??32< z6!q$q#=Kx#SjD|C)F|ei4BWUHcyQjk-ghxRB}pW#!s1N*sV ze6y>iIj2;t%}(8?2Wat$)turp`xraaGreVAJD{19a;AqbTCz_2gm1&8;lP5{L;07M zRk}i0j!$x&YQ5#se3kMn!!&DMM=p8Yd^Ua0;T^s>R#ooL5?cZORsHznS%uL z6v6c5J&Url#;Hm}frUBu2bJu6bqn(?u2&rE-}L#GteV8|LL^SS*kyoKtnxL6uRSdWoP>V@$XxYO)R50Nd&VcGgG6gR8z8Kof?q-#9m5Bn{ zi44f$d56)lqRq9L_jzy^wkpSfHRSJ1Zgn0jMKVkl*LcgCv?e{&+0+Ydp2e3R zw2>!EBlrz`EaT_TTo1x3Tay{e#lg1si#iT&fO3Jx``MaB{cTJon{D}odQ&3*H0SIe zll4O6><2WyDctDu76iXTGH~2NI!4Lfu0TJmci+_Yg7>WZv(uXDjx}+e!RO_??$KWc zjby-~9VZ;${8y|-WbrGo4A=ONvaJVy1kZ(;me)Z}ad{F`iArs!tZVu*lQ`5p$ zQ@{aP8W{I}nrq?fy9Se)&CVk+=3pnHdhNwSQ|})Cn z-#PL4by9SV8ee;n-|*&o*+hyc;|Ym{1)hCm`uyHx!00}LHpss+T!pzh2S$jB=4h9J zMN(bMU?IvLQgo%9zf+Ywo#n&`60DZd9lTH)U#2fI+flanHPV)#drD8qZl0F$#MkOx znw_F;3X@xRyPmE)0o~%o{Wb8c%lxVVdgpng9eSOC&&wSiTcbPQho~D~ya2K?F^I&L7_?xy9Bf$8%%4nx5Ht4id zl&Rwfnt1&~AC1h8rbe@7XthyV`VerKqUv#+zt{P=;dAW5^d}s{fhH5?Yt@IQtHxD{r?@^h4s_wCEI*o*ZkEY`@>g%ck=^ zx|Zs3K`%xwo41NJUFj9DIr;KXFqUFZwrCMOSkxiu@Q^Kc2wT;Dk@Y$$l!ZcTtBNQd ztCa4sjwwOTVWeX3gqL;aekhj8edgLEvaENQ$#avB_jA(1YsUyP=}M-cT;`=m zcjbETybB)9&7wBZ!Qo__YwAto`~_hclMw|uHQIclNQs!e!*!#3!YH> zF*DCNS1_6#%^Z%cezIjytzEgDd74E_sZJ53gn(EB~Wp$y?9Wsud zuoN&&@qPGGcbH;JZavepY(t1^H+gB6uAmRf%Fb9Qom@Rx;-q!;x5+%O6=>t0q7K`I zDJLUQJ&M`B5}ONnsH(=PKan;CN*2{q38^RX=LTZ+{RDIe)16_-t~wO6Pdw7dhF!QI z*5q$=Ef99RoW#Yhi>IU#j|Yynf^}0SBBq*@l>OFHmH1fMH%c7v2xEdXiL-b4UOvG& z^*{YJ{@n2NT}>6Uhak5jKQX?^|G7L%`5gewr1xljKmu+TT7B0oLNl%%mk1Y-3y|cf z#d3^GIl%x4<5%qbmSe_BZ~jOI9t}q+Iy=&eIZl-slMMI7h+l|L=NfwNJk^2-y0`;z z!)8^uw9)DD)t#9b1|7`%dxB?S1&o<(5lJ5~97uz(j4oMM&VjI}%b3kB)OGM?&@xD7 z5OaxlL0WL&15A8Dhr~((Y}&E|QZ-{({)6}72ajuh9*p7nH#Q{2Z&4eF^N)teHYGmA?}SXJKZOot)g>kcU;^r`%p3fm5R?=j|hW{NnB zmX@kPcz@CrE@(Ik9ASh;U6TeGSFf$(adov!U!3Dh@9p^8n^XtH=*6JCaox>#d%^OU zAZDAeaNprGU6RHM*xnVTiedf(4Z7)>yT%+v_%3i3)dws_AKOjCa>GOxBV6Bbe}A^b z(f7n`^h9~DL4@G5MU!yOKbGO#teLx4jzPGTcT|9}9oYlz?hm|sy;_Wx3 zdP$s9Yygy7GE6ajlYAm^U#(2ClBo=*Ya-lb7)D72;jm`TNvENr(c1Vr5 zR=S17g5uwWRTB|Q`~0}_wL@Aiy{Y>KGtzS4%imJ^^gfwqO->0jdd#>LP}u%Hyl-NSZ>uimzCFozA%&g=K& z`vsS@q!-RPyNqe$@W`Q|rs@jEw@_}gg|2fJ$0nx>X(?=OfC(|b8 z#C;{G?9N2I{_CXbIfoKvMEwUj#?x^=Zs}yHPrb##KRx2&cTHAo7$H)-S?P)m$)_lu z%h?-T!8mD2FyChCMr*biCuo>l%GwmWY?bL1G-AI?OLn&UKYjayi@^b#KX;N?b6{)3 zj2nB2Rmqzg_e?}K7L@f7MUq?6IVk=WBYkB}cBf|}+U2sVG79)R#DdOg2P6L>1U zV-OtSGcyB<%P7n9n@4L23}T#Uo*G*^abHum$y%;b+n$h=DCB`N1J8Q_>nMRwJdb+8 zn&vqnEQGTR>RKnVe8~H*h)0ZYoPab||7CV>8-SpMlW6edkLwNTWxW&o#k#6_C;ok9GK!_PqS;Q z7?FnUL(9H?lWr20wOcoE6WcOo^vBJtu}W{B^%T!Zo9f|<&9xQuZ|@28IN$ot=WN>` zpu;p(M(u^gy<#Kc@!*G{%001;_V{ikJvTj5_2NA*>1iP|*PN(U4N*ge4+1m!C&!TY z*qB3%%HEw>-t)}?0=hOQ{vuz_QrftoXN}Kde^5;k9}GlguX-dGSR8KBsSZ6cI6G+S zhoDLe4cE9ukjGS6*n|+Q5U9w!X`G1GJJ=$_8eB@&l*rxPp4lQguojXADmGh9be}PB zH!y6?-hmuVT3Gbjvc`KP zgBu~R`+QCR)9IFs(Xsw9vzIE1G7%4ct*MQj_PJ8VI8#aF`_EjXEmiJD@CeEusAj zqQjem+ca7)FN*HOGWeJPp3wtu{KU&IAHc9~) zW?XezK`r$jl$k#BDndj_ZD$&@N>H+6845F#^q-p!tAQFpl7QretP$_z1NRuqn;VxD zsCl6YJ&M!1&?w7W_~gYFDIgDoN?eH~^Kgk%aM9VDnNf$?)EqC#q4f-yN}rT}jb8P_ zsm|mS>o?@=Wr+Y0K*`*dTs)t*bC{!1{?>(}~Bc zcKw?NURt;kt~qJ)>IF0M-nyT#!wHIYsr!kKUiM|WQ|SeJYmVM8p=$YvSaoK&*6LMO zvX<1_9cVO7=F_{AK5HcpV7sH2?~s2=AEwAU2>;&6uBl&8B_?*VYNo7He=e8V8Bc*8 zQ`icR8nLh(Rv?0vpl=Ns`;CbzZGU0fdQo44z*+851h8WMN^=VvFE00h2*g=}ptEA& zYG{~O+>p>u^Q8S8Sv<#fh#3|dDePjy8Yc6BhK2nt!QK4WW>31uFZxC#&BT0Pw{G+x z`@lqR+^?@RKUM)%YFYD8AILY<74Jo~(WH zEn2xx?PB^`u8tEsJ+6S!={LS_bnZs*NBB1g&+3b4s{3^?)djbROgA$z(%`UGpI@G^ z^kI6F3={E-A6JkKxuu3S2kA2D=t+N{w$1qDvcCp~sSVmV|Mf+9>!wjA;cNt>*|Vc} zQM{c>K$f>g_^Gc&k{1kBJ74xrUr5{ zEcku@{?bm+^3!);Q*_uIgd!l2J;z7;pX1$1DKjJ+B{*pm}(K zJ6e1qN{oH3W~Wc%ytE&9+>H9;@tEuDxjOy0vLM1pZ{V?vQEH@vO?JQNIoSafW{5~i89pl=tmZ%&-kFBe-JjQi$AI|%$(Q=*1ddp@pkihO*}b);6+`kB4M{b%ut zu;sMt0rqbOHk7guLZBA4y{jd4ubsU9JzEZ(vH5@Is?1}G*0=qOZ18(*V*C%EQ8!V; zU-?gupW@d42>y)+(9lmjj|=XA_1YbOf~}QadC$*+#r>~y22gDOo5Z4~n>5R(3bF}> z@}GDfGXBmY{>~!)&LaLd&LVtgD3-fWb?rB~2OC*SNlkhMBd8n8OLmQ~&<+#tEUDts zRpn>3!I_p6-w1yhn)J^4EuWZcDr!q1$u3*X4#sYtn`8=NXgE7k<#6QGubXa22LrPoBC#fMc*)R6IKF-Y>gnB|uj3a*?+yrvVn<@GvN9!|;L z=|aIFX;Wf{Noo*O|oer=2S&h*ZuRAdA?e~x(&LRFkokJ)UKFVBnL>S{;M@D?_IlV2+2`h5! zE`IHdXi}}csWa+doB!mk@1a1~!&A>IqwVN&jj_^uYWU>uUh`UB`X3g=YdSWM31jl@a z|H6{bj9Y{I>LB_*lwbo#cfKYWl;iStid^0SS+P{ zo*J1;4W9}e7gpnh70!xB(#R+M9zMV4^kl!%_;Ns8^mi=)%`j~p*~=p!pp z-#SqEq~9XQ@_|=kE9>|PAn_uAP4;6>8a=J3R)>nDF#^{r_wEk?wOefKx5OL-jPQ1c z?I<>_%o3~U^m87i9ZL6G?*3op(H-x==9X35=FYisU?<2wQH!{=e$1>W0W%>2P8^As zi7V_lwFNN&30?QxPdvZdk8^yn?<3{8x5967e{#XFOZp!Fu0i^L|0~K}%-Oj38jx`* zXw`Pm0lNnPZ5lZ|ui5M7W54VWVPuP{xla z_$Tw??gg@ic%(teZ}T=W#njLvy!JT+BaMe%N;M+->ACvI>KQH5bmwwm3sX>r)-Pkf zU#ZY-Ds#@uj}e&l)SSPHkN=vNi%@*2a|YseaY~!_02?)WpP}G!qN+=Sf7j24la>jl zj&H9W*ju>3yh6{Tt;5nl!ms(%Cmx)EsOajM^g<%9Fp$&_+aa)G& zYzP@-8WzI4KaQwetf=0)TwFXS>M)G(uB@r8s#}@C$PJD0q1MU#SL%oVqoU>V|76iJ z`m3vUcVZ`Mc1yH5pB+X2S^-qh(Kdh>9>Q0c7*Hgos5PE~6ROsO$!6`kMa&wWpoAx* zJtCGWUT9KSGQQ?z0McJ5VYOtO)eWh_ejc4_RpV&Ee)+^RB>>W;6w(NSQCJMlV83C+ zxAu;FB*d0uUGmnJH-XM_tD+ zW{kTIt}Y~K;RMYOMjh$jF!%yd!J@yaHW1+d%JhjTHEyTYkMxlkN?Vv0*k9DZb|;-z zTuC7LJ?U9MLMY@J&`B8sJ4i>haO*eQl8KABMO+OMGBO&MxLtsE!?c-CEGcb}7@92H z`pc5J@k+rI@TEGu;r@a;f?@EnTjE(W6omJ7+UK{PNp+W71}mY`eNVxve#=2O%+*gk zSGP;gaeD?dEf=Mf7Qm^v-C+*h;8zf0KJnC|=X@SEy&VK@K$|#k-x^*+_$+R05HpZ3 z*IXS87CYB`Kh{+icdmytDXnv9ucx9k>^EtH+wsp>0izL^a*Wru&Fkf$&UKvgCmzS^ zLZ!>W5tzj;+(%;doG2ecsHTwm9 zf%f@^zsQJEmwQlvGCS938FL77NIW13vqQ6h5z?o!wgWHM$gX0n$IDZycwT9(h;t5O ztpe_-MXn#-m6i94zex>AKqa3ooj#BG;%e=djmijMCnT@nb5<#%uz6xBwnfZxKOj0u zh^`U1ETv}3ijR-tM@3AE{$3OChL6EfluIFwUSYifz=uH*ABrwt@Go$F1_E{eT%xMXaklV<H^3X*GL_`Q89SYu0t;+yd+&**V&pj z_N?8b#FJo=DmvePN6BP3bwA$eO!d4~@vY!Ct2{McdtIWBkzwG#2(~Df-+e~R4(tlpc`HAuGY~jW=4)4Po7u<{jbGvHyqdi5 zAQst2vE3B?myrQ1R$Ru8&_0hvPh@h%aX(|0NZw)HR;h&&z+xkpVCUxioUO45)k^8j#$;uc&idYrxH+9nSl{$&Zn; z%fsuJ+RbSq!S(c0;QEyUwqV8=b$7_u$RtwlE8l4RRZIYRISu3YV5@--;k6-pY7=$wF8!C9Xu_#955=vkc9I1GX4(7J>+ek0h@;nz z2f89qRzcHQ`NpJ>afdyor&pf27;Lxm9#Ri}ZHVG1huA(+qJ7C%7ho*oQ#j zEa{q&GV2#fLulU>K-smPMZ0sX3Al+zYc#Rf)4dqrcJK07;(RzU?rHTqdHa^W)vbkk z)tYzW%Aa_w=x`s>2*#Nnvh8C8Kv)Ot`?dTe%q>j^Lwe(ILIJDqEX_%`PnAj;TDH{m zdDk>oHrHe*=a@AjFWqMH%4Ca4>)5Lss)Mrds^Vg*N8NjJ{Vw#(4@Oa|Wvo+NY(VYt z&kNe;27u426tA5$Uwpv2DfrhP>(6_XDP4~F34aiUtE#g4O6D< zwc7l!Lo}WkOJxKsvg(sWiW~?QWqMToPdtay&i6IRK5-+o@d+gh=(NLcWm~Ztu4HW9 z>Q8e6Mp#>hX-uczuZVA?MDZIJ)lo%Tw)l6PxBOZA$>?}o#w!48x(5H^tZZPJi1$Pm z-4;}F_h*qOX5McxdiS3N#WZ0B#q;95ZSeS&k+*1QKTHwOu?HF-wWXnC+|CYy0WzNOv+c} zFc>cW6_jxYn}NRl*1qq4_yykorv9S0fcw&wPvQRikG1T37czX$ck~8{^~VBkZ;QC! zm>}T7xX)I*6{U|lbz#V(f0eigb#sCi-=dDTRRum|=sHo4w)K5gkh+;6e)vxt$0XZyr9T3Ozr4k-vYyYCm2cw1mG6A!`|m27RsVgg zOSJhiB_n42_&Ajbid}vSsHKOs!MyKyBRE%?h2sXte}la8p8q?iUhqRB)sr6_BDi8c zB1f!i#Cm^CxvGDiVx56e7|0hx!0+^MXl-AaKQT&wZcLID z(z5?m%V9I76yGxzwoPa!+LG=Aq_cAvnAj#OCP`}CjA@`@3ZzZs%DW7~qyZ%+pC95E z)LvzX2r@ek&p5SsifkVqRWrH7=Q2Kq)W(U1f<2X^sdrB~`c^1SNm85bOj9IP6up+5 zJSzs(Z3xDEYe*xJV+%B1>!po--7BMPo`O9jXdM6x7a;c6mGUdQ~0oH0V+c z%!zZc`L(CQNl-!}%coP1;BX*1pTDFWbNj`scJF$$oJTA(ixJG}(bFq!_+@1?~vAOZP_ z#~TxuO^DZg6A%a44fh!rMBP&ZRp-{EEH4a233K3iJ(CPjL&dVSp$=Tkb1d|tJb ziHlix*J4qlPgLG^i41n2m;XA1*3+~C;?2HfJA}SDB(R5H#-f6+&P)@QD^{=`^iSC* zSukD_Uf?+SL=`snHrUWi1V`K~SgFlhFx1gWihfIC7}G$GU{P}NI{#vn35Lv9?4K= zu&VJ0k%Y}!A&SyqbE^0qdFN(#OCO{A-queF_SCkN|LYrV`3)fy)xIAUah5Ghe9;>p zoV9|hss0wRG1Qi6CD?|vIDBS!%>dl9?tCq+ z6mexUa_z0C^M@3XPdr6)|9yvkI6sTYR?8IN&lFbkv8XBX3H2p;ISUsXl@(7}NA;BH zwS~;1HDU@B>cr&MyMR;i*Uv?`&WJECTbV7?zpWd+93?stxR2Y{86;8>mbwEc!rZB_ zeexsc?f@W5P{HQ4fCnphJ(4w( zcoewB!dVTh3HUG|yw|BcKY2-;p7pF<3<2+%WagDw4%wYeTWSy>u)o7Uq zFD^X3Fd5=uwl~c6R6S_HluLdLNm9-Bm1LIJm;FvPU~83(%NJ_`nXY+KIQPqfx^&8;>C)4L|>AF3VP<&*OF233s~Tzim~I``liM}-xfjuTe& zg+i(ecJIwAI=y=jrkpcspFAUf3azg1ZQT}WA->^9wQ>`6^Ymi|pMhr>*MwQv|skhf_+u%^~L*qg7a zWMAQMzQ8NgCjmR0JE~rq;NF1O`|tD5*>Y- z)C3#4(_(s#*7r(W$(m{Hj2qfa+4OkT_XCgppwov;n)cpbeD;IlX@X?!u6}`DT^uX? z!!CT3LBKU%hVcu>U`oK4r4)z44ET!{QxES727`5wK={v(S^n&Aofd#IkL&L5e z=xZqcuYih?WUe=TnIaL_r-dBABSv@P(^#S zUY{d@0pqiH#J<-trwejz_+Gml6%P=t^j`u<)}DbtB(U@)vD&aCD+#s#hmDPvc3@Ujp8|L+bg-*z!$sb(j%9KvN|p6Zc|?J^c=Rq5w@eeJDd zPMM%o)C=Sf+Qll;ZkAY#BR-1uK29~1nI_Jlk3IPqUfitlzVU71?vGz|490uK>Xiw| zf_YDSwPeM$-B)FWV`FNk0fa1rMrRg&z708C<4hrj|!L7n>5s>69aokMgl`wa9Al4&DH0mh0bF zTz;K-9zPUWZP7dZru7&ek zwMUgI_NuYeBkRHNt9kDWCx@Z~_3HW)0Mi>-9>M3q?yUr^HQe%DL08ABH=J=*8{5t6 z$EFr!o|!xENSsycsKRQs;Fzb2gSg|K>H8j^k*z&o^LQVPgwZaEXBtcMrQb|s5f!bj z7fm?a!CUwhIu7|PbWeuo7F77!9QOR~;?sx4euf<*LTVWv61n%%JVSq_;Gk*wT`wz@7qxD&7A>el z49D_emMw1HAF?8tt5lFnHR6$wd!pnoBfORLb{h{r_IHe+2wa{ z4d1z+_9SRez(T4=+GBLdr3aB@rNq`1GtIpDQ}&-Kh(#99FccBz2F(48xkQbHO}Gzq0yK60-1=QqN^8xxdO zG6d z4q69%LteyZ%b4FTP`C55QYmoL;4fOiVWkAQBXux^>f5v#dX875pXo3=(W~d}nfsQ< zRrzJvM6jo?Nzz+)hvELlsRBX~w<@`-(^{K^AVw8cgb zDV#JF%Uf(x$8qt(bco8zbjGq)B3jm30%mc{T3@t&Pv49Hb2jDSN=YnWe{=$&+H8RE zG&*XkqRBGnRhi7bScT zzoAPFaAsH*BVwHTMB-}by@-tqJ{qs6kJt$R8b&nY512Q?KaVZDYA~xORJKF)%t7?F z5uc0BBPlFr|IxS#fonrwFjn5Lo?fjv-+BMNNC2seJ!ei@2WDRhGk~`FX4>@3kdZI} z3%UZ1A(X+?lpe05U0km7td%-y@OsC9z(b+_Ub5T3uNKc8k^|yins=AI-q~p|pE$5` zCp99zXg@ibzt|3Nv87L)K9mvkx=1VBQF}TOW1ok3 zed=E3us3y+aC9Y~K7QpxJ%sfWpA9I^OpwFun$VR^luLN{Zz`b2W89m1OW4aKcb2z- z)b~5kT%&_b08wAqs}<4nUcx;syGgP6f&aq9yFYH}@B1 z4f(&U%E$ZtA~@1TQV}S_q31I$V+*`V+u=oiP^%%586Y-A-Wcp^@jww5!-c85GANTQ z&dos7(sa3plv>eBV9Aqc2g6qKIWyAZS-AK)W#iY24wQ3Uwe4b&SPRC%{8}45>yw(c!I=-jGh_6%<*dMDx!!@T-Ayt?^MH-d zCPxo6@D0*D2DInzt$Y27U(gv{uBRcsim{|uPn4E9p|z{d&n6|nE9*kJi6X(bHc;N1 z!)woYVz;{o(w6zNugIASf{H`v}rNz7aKKL z^m@AY%+gNGcXa+1R4C}z=`veboCdadvToz0gITq z6qieW8oGweZG*t6zZo^`*Fr*1uo3#$Z^s?jQuEU|X0B2a5BGWyTtl%b8>&Z75skYs z-t?HPdWPnjALC31T!X370>?WLE>?dcC0WvCJiIAC5M9mr`{~OpLl?|vpUaKR*KWaY zeoZ`B*vUl>)^jkd2vHDh=RRRGhYVWM%*;)g(0RDCA zIPiFcymd4P9mf$jYi$e%$1!gDm$c~<27)EPBiVVKJiC$niFsF0!Ptqn>-JN8Tnj}6 z4qyuRz;tM6${Ie*Phxm*4VdIu(pJ9P_53M{BpBUEWirAq-s5_sq`2bS4_9Si*G~<- zDIpgTGMiPlLa$YjRlTZwYE(stE2y5HoCmyZpB{hfFF4g%!-iAs>-KD>*OVLyx!tF3 ze$X^bp@GBKt3v%!5|8rTl_9iSz^acSQVMb@O;-V zC2C$D-y~zt>|uE+ppAApmcl1^I#1p{58ivFYCdpdGxzOMjRvmBVo3OAU-Y=(=za1! zF#8NrD7H}v(s5vW!9Zgi`(p4rMz}F5-AjBOLYG>T{EFu>t7r$yVWY7kFgLgsPVHPaVxeVW7jVLvSqqef zBp3SaDMMuRT#Bw;^|EX9qJsh6v#B;0QRDRdxpQar>0Lg18taT zHN#Tk6?#?Bk2j`l9$1&Zz?3uv^D;O&JMt}i&e4rZOKt5=TwE2elf5(jd@1nmK4#jv z3gACV(a>uUd{+0LS>I?T4O>O{?0-E8;TaWM6ms zt9}mv42hsw?`m2au*liYB?-V->?l+r&z+3$m*L_+yA|?3f0pzokNWI}p00&Lr&+*o z{G~XrqKIZ3ss!ON?7)(YpY_REpyAsWh%^60|rr!@L(=lNG69%tyA-lX7*Q z3Y7?W7dYzXq?<@LOqB%12*&)PPq8=WRjMa+W zcc56ydeL8(%D(dW-IERe>MsHRE{?F=Ou zmp=?*%09s`o9UA(05u+dt^l9~lG!Ot6ct4FG^zOJu6|n4q&hW3jYAp8wNeMGtwAT7 zqJkH#0gk&x>LQEj2Sht>cqoxl**M{*23L8GQ8)PYD9LZDe>xv&%8m45{;fq7z4st9iZ2#rRW&Iud zvjEliCRZPf)clO}R)bv8r-H4;@BkJ^hgR+w+#r7eI{t&33l+5x)2-hrLv(@=AIzsS z2{dC>)*_>k^0Zy(?L-6Ei;I+*Xhh%TBU$vduTiQ+eoecgn$cUj^^_ETgevb>PG&BJ zCJ-gLNQq|7vhoqKB5XKd-$R{8gu^AE46CWAp{9ja^WHe+!cA)hj0%F)AK2uapy`#A z(VWoL(M^hV5SexTHxRO2V)>pgq=rJv4$w$?MQXl(u^$P^m&oJD^aXx?&3_4gJWR@4 zf44R~M0Yo?L;d7skccNgJR(m#gwpeA&9<{URl=|exlI*yvnhTteXyh}9rJX`Sg+*= z6zWkR0lkiz4#_I%-zvszLTy=U^#M8pM2C?07KfI;9N+Xj3z_(W4f|av%!GZVdV8yG z+_p;9)h$Y$ByIFw%8VmP5w#&<^$kbZ7WWjy5vpc=M9o4sZ1Dt;$^eX!J{h>7HI!mk zU*VRR8C@Gd2-F_hV1`=C*#9>h5I(5qN3+_${n z*YHeUzVV*LOytJ7v>|QInF=WB@U^X7wF9miEg0E7G#O4xxQEAg4ofQ3;^$bemO#24=ksYf@Ec-phJj)(Qwa)N7 zHI>!dVxMx53)7_%v$xxnU)h3MJ(kKNKKKTZ~>X;%micZFz+ z__)a>ap|d4hO59J(GlGbb;i#H$bZ0)TF{GE3u$pQ+nYXa+nLH&B%w@gY?`2Z0}3)KVj@E^lof%9Z`$9j zMHBNW&#^V0(wsviVGy<2QWKzahGqcGv@~ttizbFp6(=%AwcsQ!{+mfR>0X+v;S_rB z)3G>n*q*OOGxjJWaCxlJLusez{jXK4DXp34O}C$x>mkI(yGNjt_In$$1}n_<@8|kF zs*?8Ml=iXQ^W)OATn?Vhw;Wh`A?h+!YF*)wx~)?2iu-zLKfAR4m(|T)ceU^j4(#dN zv&8;3!u+nOdrIeC`3)39YIbkRx&2J*j%rl!KFY$0(Ss43F!!k!gBRT|d%hcWcaco& z(A|7b95*`t2gBP+fWCj{K_%bfKfM_c{!|%wxrm4Y{7!i;MC?EMAn)9GaFy3YtmiG3r-1Y!OId?ap(xR znhOquUxgV*v{iduT0C1^r~t>cgr7^RB%1NH8Agb86GJlzHy~`hUdozQCzJ-&udzUw z1BfCBam?EUQrk&NYm-E6U+~n5@xXhL&tkVPIrYxRlboPEJ8oYPb{DMcXWEtQexdN& z8D1Q#oAuVTP$gBdR@KHXU(_bY@sZAjx(fY;&FeB>J(pw!ANVzCESsbO{^WQz`=C9{8oUta@^in_^dM(u%588&TwEMw86_Q|IeZaLb1%MFjD&^m(e`-mW4wf0rq zTp21BeBZum%W1#($40R8YL!HAKo)0r~gIqf|ykOJNH4p(x; ztCwZ(bNz#ao3vq5O_BI%!?tV+T;?>Qp;r@-?rp%xU|#nP1=R=MbM=064FOLM34&kZSVkpudZM*Ex>>UjD|L4M4;w zjRS5G6VbXZx1FEI5nsY3zkd>@7d0!4Y5*B&Sxg*dMOtMTFG_lD);zka3#~#hV38D| zSIM2R=v@L$xL|)2*MI-4V;8md@4~I#bOcF4VANo7yr{bdBPoc0@A8xpocfq~dc2`l z!I-!PgHOcq`(O)tEZ;)(Ddn>mtWwUgOK_ZnUptB3&tGIrOL03{+A4zcu+o}p4gz68 z<|&IdyD8yQgx^4EKhJlHPlgX%!qg2PU7^fb6t3ij9IT{a3LSmelCRO*;NfG9kY?eX z5KBaw;>0UGdbK-NVf_KXuT*<$|yYA7~*%Uz}#R7 zEnk!j4exy~;u?71$!69|r=vTuac`gBOMJU$o;Q1zs2X+ovG@6=h=jJ2kIskrpJo;V|8M@s&Gd@o*{YW{cJV546+j=?>TuWXe+J?^nR@zQUVx8I%d z#7j&vN3x-LZ_d<_V0FDo>vQ?VCFbjE-0iKhiDv`8YnMu-CUBnj#A*EIc#URdyN8{6 zKtrQrVoYb91JgZ-xW*&<#ntTn{+EglaCDEEiEh|YHK!xhKFPiF&b`Y1eqHfocr>Ua z75mm(vp-alMkeKSe6r5`S0yP^*Q{uKNWb7eD@k{Te6s9QK2(xY`&+xYla6`hEnoN& zpZk>3utJs2jNBgzydI5OUVo_Suawx_QjdKhG=3<9k|12u6M{iF5|v=hvFq2b z>SGmP~wi=7ZK7?vY&q!q84)$Iy`_-$j^t7j;e4==1ZTj)9Qw@M$ z^D7Tlx8mI!YSF*xUgxBkqxV4S@t`YQ(-EW~ED z>Nb1U?j@XkMC#evetz=4dYEf?O@@KwRlCQ!d(QHqg+C0dhd&9Bk(r+(YZ~sWX1S`r zuuu%aVLrC?-XRTU0C#4vofD8II26dojip{M_Cark^SPbMQ--1o^j7>g6Al!qvjW`` z;S=YOlmUU-y{Yzqq{O`g?llEt-lzE+ee0yGXt!eHd^9#vRx%St3 zE?w|ZHB8?dSY)L}4-dNHE)!;Mu2!3>dZ{{D3n`gcmdsJ>W?GlUmuxmbp4ZZqR1bDn zznqE`jp7=@G$Pn2~^qh>)wkzd@my8QH^f?bVy1lHM0c3-*4|l z-iri+BKo?;l_TW0 z=KsBSpT%zU!OK^MMBJrm@aVBw`$7Ap*YcX{Ttu``jlZAjU)L|)xa?M6MD&Jo(r0qQ z>*ZvH*f=0UQ0?3?#Ec0I@YT zg}$_H3TQG85>5Y0dV*iXnEsvi#P%_AYThU66AO9&P<~?iy-3-h*@_%d4Hy9t^s7D% znD=@?!ce*Naf@qUUh(;LK=0c&{*hJXe`HVtU{vrKxdyo+4dhM9@M$6le!Jw%7Le1T z00d#i*g|=V5_!&~OGx!Z&bdNGLP>rbNR-k0DCwP_yieap#+~+iyT*e#Hh1Au@|>*@ z)QdO?d{8(%>WcirJ1^b8Lhb_28#Zf0u7DudfrLZT6G2f_%L{zM3jx9il|H^IS7y#l zrRTa8pL7js9D|oRCoT{&af-W&{7Rm6@Xea}z7&a@bpzc`S`T5l!mEqqb-|WL*5O^c zLnum)zD6tbk9KcM+Zi*2=hGoO8=#q*-8-u{{Fv3Gt+(+8h#?1sXY|;k90FL zZH>I`;d?S{(OhLrGLIN zD{;$*!KPth1CX>=ZDp@W29v*F7C}=mb!pQ}GHkF5(C1doe`FMuqFgLXW1M!VXnziO zMVAxO3;^WS-}qXUdX`oLwpG`;X;Iuhw6cjmwIJsMvF(b^8{ww$tmsWm^|z+b`)~IV z_5C8bMu*fN@mk2YL3IqX1dI~wAH;$|9pR=Hjm%5QWcmN6%o|yesP%iDH?$}``H9jS z-BX&xsUoeUY(DoUR>mo#0`5Uz?c`>GI+?v1ijsK_i_-8q(24n(eBlRYrjaHiWUkx* zsluWUToW0DGpMcHL+7@K=>?4s*$bq66b1XxF(t@<<~&Hze}XaoIUZ^n zzlpRJZ^D^ASTiFxK@qD&q%}#msV0O3-t@iLn3K$wCL(1^ph*q?$UUz;dWG5(X`xW& z(cUfT^Y>Mq_+UPhQ|2-wIXK~fQ(pWCS9OxV>ZU}9e(se2&$%u?aZmrdAkM8naFZ=b z{@$PcIrrti&p*`?kHayMa&a{;duaGVqE-VM4cl(c-PzZgP%<=mQI}{95uJ;e#TB)4 z)m3S>Fum{)o8c;T@)D4c&hcvPSER;P1klX93Y<=bvVR|J&<}lG@cH^*LvNp$fEJex|C~TjB^T*&?Y@D@=--MTkN)exY zB7z>>xGV2FYQ=!oH zGU*HM@7BlHk-eVt@Y^1ZKdo@4D4y?EFHpBvHx@G%Yt^A9WN&$~`H;ft2CR5&igUMl z&cV|<(!14aCi@GlX6-ke+Z7b;dF6~=zMAR262rR|G5WhMXZNAH3(VwIJ9b)Szw9Rd z?Mj8*BKh~|_Y>%n(}mXySH1aB)Sv+pi~si=Pm?QrZP{cJDMs_-Vi8m5)pzL7n>bF6 zQj5dTn`_*6!_G}TZv+N>i`MYRy70Lv#>M{q292SyXiy@uFeas7>YDL?8m6 zO~zVa~1N*l46k#h}yAJq2K+WyC>2O^>B8>)Si-b ztJGEE8INi-x;ot4Gwq5Jvd3RJX~gV)F;}g)FQ_azDknT}DHD~K+zh|#+x)UgCHle% z*9|JW4qSb5|HP4~Xs9%X@F>fc;i0YS<``D#*zI!!JM3g=PwZ)B*J#J^fDfA~lK|fFO8`)w8AoUOyAyOAkkI?~zw~<3bzJ6fS-v9Q8o>kPP7-49pfhyxz9t z-}wxvc-%{q5V*nh9H)6uR$O-7*6G04Yf|L5URF&MSgxeI7x`q8H2E67O{%@YE4mhU zdi5j9{P(wNggY0#2HBf5r_0un#tgR~oikF3;K0|K^D|P86N==x8tN)|fb%3Lk3crL z-Ct3YCN|zrLcmEp*Zs=c%!|(Ui6ewdGcIo>?kiUo1uWjZ7%`^58U1apdo#^CiE6ej zFZQwDa`>d<<0XWu{j8!+UaP#J$$>X?f|B^#sSev!=G`YP}1;Saub=!82TmGA>@un<62Q z92>dN{$QyiEjDDuxRoLqLSH>{oU6oM4+pds9@=j8R46YvoVaM3beK=N6lHtAx8~l2 zeqh-k`E)^gOh!p5zmBdX2;?f`AM9^h54-34DT0pj*vkS-NTs5JXmXi3;9zJ<@q;F3 zY?HX?bkR%tY}m98WR)M(_tdmOo}i7Ry=>Y|>AU;4yY>90v98b}px*sTdvsnP1rwTf zKNYz8d2#)yXlMeaP_j#5T7WvtSQRs9A<)h|l~)Ow9&?gwrLT`stKGJl=NcB3Or3JpJu?$Zq} ziEvXX=k5L>Y#iwRh2dC+A^oaiia`bVpZJtkpfpY}pK7%}4lzxWmgP7_akNN|xP}{? zv@4TKRi0dGrTXRhA|+}%R81kX#9+TP1@ElKx5uTNVH``STTA0>Cy}Jb7iQC7$Nt4| zZ6$sLj&Dn5yzJN32W^*)iwwkI5fdX#Q!64^wC3)t{m}9zcM@p542P7Rnv|SiGG+0b z=DcS>w}!Krr2!WiJ1@ST3+UZN8B4)#+xRlEc{5GB;0O?1dZnU}T+7olra(0jcdf){ zNF5F$-HYJL{c`JYDV#NhyL;y@5p%g}SWSPg72arVg%(rhQp9jQ!C-*G>8XZGh``%Np% za{XqL>>g&r%XjB2vTdLEaa7l%+mZwChNxeCOkMMK=-TPGv{{ACA!;5u&gwOJm-3UB zD%RRXL(hg!7opZ{vX^3T0|`#NWf7uyX3gw% zlZ&8P69*0h=#8%dC7TucQNC!ZKr`QW0qoU_e(rT;4C(Z0t_eO6C_`YiKB!yYR`+HTX}iAOc#9G|`tMe7oW^n-SR zCv8itv`+OT5>D$lp4}mH!eLviV)m^(#jAe`KyUQv7h};c)j9 zP-^=+aw-=nP#3xS)rwpIsEq`DX!dD;#A(__`~lYBX|BR{>uC>N=7e6-E*Atr^p>D0 zLo*h8U2Wf+lrb!zV&=ES3%2gA=94ZPEO@by2tueGBwOb;>0;kSvmgx&ovA;qr3VV% z0V_v&X-nG))DJCQVCw3sU|=-xy@>yh?798z7>F(g-WFTrO$BMi*rXK-X8a!ULxzzu zMiIJ!T7kISGMe0V@k9DQ4%3Vg(DJ|VJmj#G!HW2uPQeEj#kW0!yT9hs%D&cmhw9JD zv9QU=)kM!5K1-%C%Qi$U$Yh=ZXs+SPNUvk?bQvg@^-cwG%Q1OLCu1>25?fGo1kdfxunJZP|J7)tG*Y>yh8q$ zp9qZS>qtbMDiY}7Ujv71G7M^TpbzUiu&r-D$ezlh*Te1K_W)0_a0_-FOPay}5i0(v zr6<4e4H*6*5%~lupsh*^nka{IdW>F9)weY zWTOvRM!zA~6@S#BSD+6uW?O{YySB+)K8~&~a6ByW3$lwaA1(gO<6_~L;{(j(Sh+?8DcuRG(>D$tvfG0n60 zd+W;b2^lNYnvQd1oFp@;K!S^0HLDx0uij_ z^oQEA1o;yAU6|Rw_OMDNF6etq(;HcZZGZ!B`eXs7s~>@`<+8YG8!qF3{|}H#88~dt z_!i4^s+qVhnOclEaW9Qej-NXg^IJEze8OR)@h!jEV_C8VkG^m&G=MMWM~zXFYs4|f zp3;4>F{5jns=*t)7m?{KpFm0xcMaeg4Sq%gVa_%%EE|2Zvt{W7dyuk`c!)D%`@nfH zqQoC(%GX@R`(%y8H*`@u|Jefl-ZAYeq2Oi(?%$xnzQVWH|HBfpAMLw7G)_`Ufy8%E>wkHf=zx$s zl2mb(<8ChF+jB*&_ewXbVOg!#M)PEuk4Z#1?{rn~95xmwRISD*=YD%1Bn;@WfV>F5 zhWI_4$DL91T@sB;o0g|+nD@sY8PFez!1tka%LRuav-pCBhJKU+_uA{T)7aSgfbXWL z5rsp9d$yBvkrv$jQ679SWh&wSlAqFciR_JycH7u}mKeYV@KUZ3&*+qTCJ^DvwM@OE zVY%c@#$4qfTZkPk2;v*H2$lTaOvMJLBD0IGheZQ38jzX3Q z&cWE?@n4*L`U3&fNM2HYS*tWY!y0m(PsyMb5o$wz=0+%oKN(=j z4$+)PXt)W+l$*{cvM}L$8jF>W4S;VJ~Dr}DO7Yh3eh5d!X{z74&K)SzB*r)ODU-9by zFXGisWuhZ w6z2p?i-8p~Ls9+Z1O^gm>$+(S5kHwZ0zw@(228`mzjP``syr#O8D zg*n_2t%XIQ?EQ?(fe?e+s_>?1*pK_JVn>(YuynV#bE-b9oqWDV<8;+2RaV2<{fg-) zOt(wow{`4(ns)?Hqt%ufEUYDa+8 zaFRVI)=P%gzXC!>xO-jSt4OY-m64xn1K{&OgCf)i(ijyVh$T58pugd2341VtanQ!~&ogwh$RxMTcbcHObP!%D6WDFervb~9Mws7CAfp7z z04_+$iT5H3C{gm*jQmJTk=sP*Iu0d{q*eD+xP{O^X>slB9-9x6i+NlNUV;|D ztIz=hj54&^F4WFjesWnAY4KoaBRO{!9STi8$L*m8-;0JinRGc9Z}LWzU&zkKb+Tx2 zsP%qCsn1aBwScf&`0!AH9_}a1I3At?8K-;8CxF@JQ!$|6`O?ysndM*4{0?sZNaW=; zb=e&26$s59gNw#ST)1zd)>}dv|5)Y4Ybl`(IcLhp3%3u_0ae*MDh*S2Ctyj*lLF(x z$$U{1`R7^dr>pvj*PnsCsUqa3bp8M+1B5Ps@r_qzAgTA+BK?8v{$r9R;liV3#*iIa z9S-4gYmeyIw%miMnh#i7J&A!=2LXM>vY)^5PJPhh`PZDlpSG-B^pCD- z`yX3Sfum5yFXe8&b?EIq!hHk@AnrG+b1%v2e)k(G zCPqTw>Ype0o?p?Mx$l`HY`|2Ue^XNAr|5bAzK9%!&P!S?$&&M(%v=w2G!&e=fHJk31 zO$==GLvPO7Eif*iOsZ}scPX`y;j}aFMFedxn;_xPL;ARX2AM;WdoPlav-pVz__x{W zCyV+Cg0iJ^ZqmMaFLLC)NE=>Y!X5%MKsjKB?(;?Zr)hH?xR%qdF(c-45-#HmqzFO^ zRaxvy^%;$-(KRWjXYH%_Dir?Z2cbd3Xuj??Es6e1$N$e-Qq%V$AH&`My&x)s z`~?WbT=v@qj$)k?2u)zT&^eU-(fR+knd+zO`tJm5s5b6E+#V`Tv%r{3jdL^L_g|$* zk=BnokLPac)=%niXk&$wTe07;VWU=qK%ap|R|dh0!%nKG!NjZRH~#w4MGUzH_Heu3 zr#J0!qMp{ReP4GO>F_~kHy`Ni;xGbV(2w_(5id}A`ky<1KXX+-fxvEFd_QIeZdA5A zkB?(gmEfrp*aZ6O0L@_RIv>TBmt`K@Ll~awPcs5#o>D{2)QA=br3>hG`iGD#gyP8Y zAkCPxD54J4Z8Ga(RiVqMkKAa^7jDZbp#1n%v8t2sW?opstoRy1@Slc%d;SV5{yWq6^`f;;;M$)SR@`Mv5pjL!EiU6KvhYD|7G@pc z$qe8ZTQQx%@!yMpB0T>d!%aSu^D2(CgJ8=d%hv$O3LZHc10_#{Qxk<7C(s8WYV4U_ zExm~!`RMBW;fcm4aitv|<&Hf3CAdxONS%fZgJ==UbT6@Eoz{_gyQe#4y)>XCE_1H+ zz3SKl|e`MVw8*9t-4Q#ct1GYt3o_*?eAM{sr8hoAvUAKxYK+=#T%_+HJ-}MB4g4Uos3p5x~izC)6TVpCXz-J5=^{ zW2)YZ)Dm|ZB+)Q(2{oPYv08Dl;~*)$5PNCq(qtWexRIKO(k=7`{OL7G%h;2A*%(jH zSI;Mxh@r}TL=CWD3+Lf${HRtHbiZC1^;;iB2kMvwW;MaH7O|0V$@R!=JFKvbhd1$T z2hL8@6c>heu@y+&D#%zRP0UHY+;t8`VoGspq`9=ylaqiR`1yjBLTAt(l2T$2dp=^7 zv3jnCcAziL(Te85DXJomC>DUPWLgr9q0bv?` z`sZac!Nwkx8rA0mA)(CJAuQAIVkSgyHgGmb-Lv&_vqhPcz_@RYx}K2cP~X43OIx5_ zGz14>8}4(^TS7yj@4%)>HWOb>o%VzpCJnMo z3vR(hC!xM*lGaKd%4kha0hWi4cfJax#f4aU*zom*^qoyb757AEm4hEV$Z3-K@SeP*vs}GH%W6;JTZqkcfwlx2<_Gf8vB| zcy9r+`m1bQZ0&#Se(XF((mQt>TmcP#-%s4`?paExKGshQ;Y4cNLaoodUCifd zh)vswRmd`gQ!F=R-5px*&AR%=hJj%3AAUWqZ?u!rQ8O*ZqeKx8^KwF&XmJ?J#ly~u zGjW0lu9#~mmz|6Pt&?jr6DmjwgjJmWGLEZCBxWow8N<eow zE<#1yqRR~z%VOsa-Wb8+(kt^T zRf8=>*d4is0f-iw26owOZ^5q?I;^qru8Jcz4~1p9wt0-;ah@-)%89zr$Sp6;Ro(M< z-OY5R0T;cF-dn{St%BqfndyDBCwN>Q>U5q}`KxsWNefri>^gQD>f~F9&Eqmo7ht7Q z^W4&&W(~CBql8Mm0+XABByK&^f0YxI0wxW(9owDx12J>=u}sA?1%dg_K0|5o<=VB! zv}#<$mZ_2i($J$>o5Z2fNuFz0-lgL^dS7P{HT`(sI>Mb}GjVg+^=z2Jz{m%@sO?5; z_>i_h$)jsx5KL-3Msm-#o{XMTO?*>2xnv@DO=85sX_}EAN1-P2+#z$Md`GcUWmF^} z7?NsI7@kr&_!O-SD_PK=6192c*dZJflWcewQG_z!z~?LlCCEyRmjYV zIgV=nc-0L#_RLt-ZZgtCE(aQrIz6JYvjcjkxrZ)k5$DU_SITa!kl2GQ5zPT_s zFQIIMtYT6Bi}<40Y|kTF_#@UPGVj#px0*v$bjNw_5x?o)onIp3-x{$emTj*>B&GK0o!5((?dy&(G zsCKZPY6~;)DSE*2YWf0BumwLv873(#BLzFcPl}dynMjLRn@E52fA$B(l|KFEFBAQ` zrwN#-3~-GK#0YLcoQiZ0>M#ete%wu)-irza5{x!Jxm)<8ys>*0WZ1E3Ul(mv!K6>A z&*%pJKnXMN+)F(gV@iU#+Rt&xENBG+qZlJ7CUY)C;@;Dan(f9 z0N_Y#oQc=N#y7sqyGih}gF1f}M1UR$mC43KT|ELR9(x)CAIEUy>mk}w7QGwt+*~BtLNhQ%$8IV#aWQK5d1c*px+scKUPx%P(8)PvxreDedrM;wR2>dH`+>iSVW`*VOLw;W4Vu(@VJxE%WdB?8 z-P`jvNf!d|G@|tRNN&nY3U|fK6}HIp+dGaKtQ$q*FTEF$LmBZA!c86LFj9mxM$#!+S_ZcPuCl|Q6d6?nveBU9#7!J#l}(O$X=AFCKOBw zErrFHBtw4O>qx%RiTbXhOh;N399JUngAI6?Xg5UG0#clP|4n)Y(J^2(!N{#QHKFk6 zkV-)@8%yRKJDN56%S4j`l)`3e$Mm}?!>-WsgDkBwuZ0|k0nQ|$&83Tk^a*Dt(o6!m zc=?GXT+$XutG;x|+aas6o;m_YYLbvnL#X3L6Z>-grz#kiH{3uzLk?^JGYd!cXMT69u2_8O6)V5I9+5$!`% zM4+~f7;#>fjJd8K2F%f=a1b+)=(}=VUs?BLS6)U$ds=+B*|Z!~?EstHc>K5Vp{dGr zE+t9UZ9ORJ>Qr6Qh(zFe(aPCP*HB7Xn`F|Y6HklC4I8y zgZmZ1C4OyH26gyh3E7iiX4VL908j9N0y^L_NYxTFBja8phwy{=VT_Vc1;l+&HK}tY zfs4=7F(T3kNJXm8Ey!H42DtSDu6hBI(W2B3^VAQ4BX=CMOMs62_d4KA z{MtHyw3QeSf=egHhk2mXiCT3+Zw;|W_Sw|`jM@2Do|n2&U%72SiT{ngpH)lKLkSFdaSm%aV{^k3XD^?*IPs?Cj&`qAeb(>%A8r_n=DLa;V%J$r2xSUrjLFM)ZGgwBXXd948BT+ zrbAJHkA!1UIT{86nFe-RYjk9~7qJ3{*#%;O8t7szP;^>JLu~LoHSo37#L;5WZZ z9e5QrZKH@%0d;1`Gw6NQT;c`(A;MAsM&g<1gKj?p`dhDLc^L#^Aqa)Q#Y{(#Ut9)C z5ne(9>jtYx280&B``|ltd(oc}J0KJrDX{+YjT3L!A}wif^v>YLW}bL) iRh^4Ss zw2q6)zZWj{!E1BPfGEq5w49aD8V&O2b2LZfs#EI#FawO^0Zg6}_VjX{EKc4sP z1d~5|oEyaIz3|^4PL#;1l7ZM$!O_mnnr*!b2T1Qz@R}oT4#MvG8nsf`CQ6^vs7K(q zsY3DelAJqf?l&zLR<|)Z(!E_6UPLO(@2t~z%;&F4xzb|$3fMCys6u&~d@|5a6YUaM z3T3M94Jy;`0hRfKtr$u12W_vjM77ac3xH~x^}m1T{>N?H0I{-#V2jr%f?f};5A%-u zqfyRy-XR1SoJ(<_Ax7@Qyb>dzF-1U#A4`&_+W{J;W^Iwi3Fdoc+EgR><_#QRwdKfN z0Q;i$RxG-UJ_gqgxi7f@l5hh5F-n^A>8ESHw#XmSk^P3in9eTmv5P*s2h@Pa1SE_z zS<5_?e=H@JufH5$Pv~s!u)f=@ez9k`m%ng)ObTW-^0q(J{TpfUWS3_Is(pmKjZ^tj z=Dewq$@WCZFCZI<>~RW|0j+aKN}!nqJc4+aF&1>fXOEKRvF7+6~Q@IxdcThE*e5mVS zf%qp$x?W(n%sOMeH$~`oZh-H2nJ%~%eDCo>G;-_~nZ(a&2s7PZ^r)kReJ0!6Xu3lg zAMMwl`hBY;@e@<=`7Jg7U$=VyrcT9k4xjP@`iTb(yzvCEP$4iQX*VvOffAXdQa^$hWPtZ*&be5YUzwd_cyoE0*nicIA)8--gN z?SzU^Sb^5)kngP*-mV``_<|jMg8dh(TEh(qdUnR?DmW$&-;<9$MTRk zHcgl~9az?K!XUb@ys{j*a9*@ay!jqteW!7~;*84utANWORc)DYQ~3fnuFSK9o4wsf zywJ7fDXt6bz93c!Va#RQv**xj~+4mk8209(!ZJkk!KfcvmU$UZ}Jne-522>nE+L^5u;Xz8yR*K5!2dRe24_W08sT(0%0}PPx2t z5r1DTxq&J<0hW47+{EYoqQ`C`h$z>3FE)`8@ zA*qsTp!1{)xL)wT)F{9{)jLWf%VJQlq&{Q%fsJ9H^5tR;I(#v>SGWQE zS%AupBYW|Db4iXXaW1W7Xn)1LlhBF(I7|GZ-JCn?{^wi4*#@|c$bhf^4L7pfbSe^c zd$=9D0;f1^(w-=gNcH_dRcfzM1HDEoO*ftwdhE&|ETwX%)z-#2bWjy)1#8sV+q|!( zB&px_!G(Wi7`?YO@ zU8b&~DSK1nvBma}`nJ50ccnZF&l0Z4j5-yuSNp@f!zpSJ5Z2_`-3JP4ky?s2)mA~m zEv#Diw$;}5$xD&&m%ffSt_N?PAap)>YNYu1*IeV!soB?16ky_Wg#$6`no$F>0dl5K z1R;BVhh^KTTfraCfiudD2%;@Sd^vG~B5jN+m5Wu@5ZWZ1XZSk5x!}R?T~4Okz-_%^ z^(%w0*A|}{wUR>LBOSDwofJp-PH{m`7kTE%#KC4%4w2@d>tPFKRNybBJ9yBVM%ZQg zXQcMdpm3<`UBo0K)_F}zHU3fW5*Ok7T_+G9|$vKEDC+&Itd95 zG-7_{*fqfYm@(DZs1>%^B>6O}vSoVb5_6*JLx~!kW|qLaYFv8hq)(guV0%t9tF=h= zh}ZKX{!!zB4eVBijs2F1X{FA-W5#x@+cr0GWg$tSw>DkRZ%S>`Hn!Pv`ntx_%V9VB zjj6OI(mG#gl_@@t%%}t9FSNyxw8&t;OD_g^^2(ByGVVp^<8;CJH$LdMFfHasB*r~h zh_6LA)d=NNGWntB>eQ6WI;yta?nZ3AOtr6tmZeVjq}}Ny1>EmlCAKI6$RAHXVhS`9 ze$&W{imp)?YsEPsQDEc>PNCbkXC89dj9&Ygva@eo$~!~R3ysWyS!(PgIk(p{~4CLIej}RkHMVEcS{?(~Gb<-=sQw}kWWR^cBJon0ee4Y(q zA*-T-@6%MfJ1`(<>wAw=hnLkIY79WCHW{t{IXiZ^sO~|~>L*JRLW(@pFVadl$2Qs* z=>BwS%a!TQbS;~0MH`+a`Q{rI@ZJkoZFI=CDjkw^A8CIeAV`rt4n8-atwc&dvA>Pt z5E3{pJ#_7Lb&l8Ddl`&C`<-Sl_C?>7B8@nt8v2vXM`dbtVJ6 zjKFL$^^-)M;S-{j>r-Lw_mUf?-`{xL$CU1Q@e--yGa|1+-MD3BW0t7SzY_M)a`Oghj|VGa{1k?1Nj~ zb^4K23x$fR+3bD%VpY83Esy=CjU`=&s|Z?4o1Yf1z9bFixZQjIdPj|B3SK>{CNKHu znWYs=+)uR%$u9+_Pl_q{6uapcg=#;J%X7Bm5Z1^?Wh|{(YM(c8{4|S=aglY-IcC1Z zCU8p$wL{J(-d8(W!{(BlR7}n#PUDqiXQ?*8%0RUb-8{=r%EL!gSr@z-3At1t+|)Jw zZWIl~VUZ?b94lmZ=(Tp0z35{e@V3bKp67v*CYSnm*dJT`YT5!@++GEDlp86ooN<*O zJoezeZz3^6XTxt3%L?RdlWr4aQv?CV$`hFzTk^EG6-DG(-ORHBWZfFpk81%Tf$_v{ zJ@;r9ulSU`@NkIIwSX(vz4;qjiWVB=$QvqOPO?urwjoa=Fh}FO5u^fQS-C#?%yJ4y z&p2_jV}srgbjS$h`Z!%DFXXxS)=4eW^zK-?|$p8)gD-|cx|)c`JNY`3x^z)_{cMoDlUjy>H8s0hI6GeV!D4MN2( z@DbZ8VNQ($Zo+$jn{e+L2tDzZ1g;0g0rtjR5bLv+>3^7~y#;*n2Sf`Eqp!vb*UgRr zLxU$FRt!v#Na40Zd<%eyiYG=oH)KoB1I|<33XtZkR0WYvnrZ4w?289RlBK7);_m?X z^EMl_XnnP3z1EMWFVg%E9>`iGn}I|U04wI*))PTcm$_ha`&}}|0ZHZQ>GN-u%QXs9 z|9dJ(ATh04{G=-K7-aH_v(wimxJ9%$XK0!pQCi@S9A?4=6b88B6@)?d)x45`U65P` zmrDUaqQfYKPI$R_iZ@}3A=XV1rrQ&30Vk|iWF*3JNWS1BWHk-*>1udTPvJVIczGGFWwKQqzdg^V)~KBEFB-J zGU6W02hG-lm!%)yq&qbieiya3h5Sn)zrfo5A7dep zbi~%EiIw0@^yLfz6r+ZR&nBNaua@qghZIcTMqcs8aG|@sHf=h3H}V}3De?5v8@=Ct z?woAb&7z&Pz5&|x9v2-+S-u1QU2&uqu^G%HJg64pBPr@<0)!rYM?&@#^E-c3)~m_P z6(57QSL?O)U$1P4`n`3uG(pF*Rcv1H!o}C*$iS|qDc@VIfg`>y3A;On$lIcgxiQA& zkw^$rDWLGSXK;^8vLjh-?K5hbRmx7q{W5m4`^-lsQrp}Q@jaFLge#LxY~$U}=3sXk zJvz3UO8mtmGx?`svZeJu8R3{yeA|# zG=nmDpbDWWT%OExS$iAFwtN0zo-a4vKn&o}za&_1RWq`<^Vi9WBfR`Cnp6&po(}FxC#DD%Pu>;%? zRip14a<;%zSYmy*vQ?}OPl*ExhA!{Qd-*HHGPC>eoy&J#0Ze>qd70rW#ad{|$r>&3 zu{O$lLBUo36NcM`%*ep>MciG&?Z6Srm96pYGf;MYQ+)QCWBRe|eSDgXQB)9UG06{= zVmY_<_r?V2tL;BgnVaw?IBo;QjNd!o*G;R5YDzZR)mn8-2#6ZW<4s-o<58%7ahq7( zn~%jH-FDlYuKgX)V@f3{6E8+)m?;Jt)&9ILoetzq2ZYW+jp)G ze=>6LQB}c$=*RgU+pNmoK2u$@?EW2feO5=~R!rg1yI40yq!V>zq;`bzy?l5oUEeQ0 z^7>`AeYVvdO}WBi!_2q@T?6-+NiK2-2P*eB2I>joz059Uu`#AJF1^w}9zW`c% zr8Mj31|nLN6#o*FzuNQ+T*E$8+y+8T4DESWZJ!wt5RaEKW3Rm==-0c-y4b-TY-z3{ zLi-`w&3gUJvt;*gP4+MiVlsVPxpRau_i=h4X6>RXG#4>>M?u6{^tJ}D5VhiYnxb>l zAoiNJ1WW~>(cw-_lcYE^m=0Iq!0nTziKBQwx`=?vL8HB+kZdRem6Z@$0AA*X2++7q zIv@g%G6LNLT#a{9)0?aT+sJiL6J5NSDZUMO&A(LSfBt!=dS!9TtZxk}hc>Xogq9@X zvWy)F$^G_=VGx5yH4J{l!7bPnU6hCT@*)P}#Fkk<=xbgH^|ZQsag93Z+7Hjm^mBcG zL%*J!KyS(CrPMH2HuI+y=`XeXOD#WleE(9*|6{G?8FW43mrq{T`-2e6B2xnRG=*;R z0IxctCs_a`Fcqt;d4pmp24y!~e?jQslD1n2)yeY4EbZV1RyCoXssWD@pZETnq26qe zS1M6=YRxKX_NRt3wjpJ?z*8YER-gnK5eNK6`4d3rMFiEL@U*dBfQNKJomjvnm_Lhc ziY%w=BVI$SK9QnWn{Zch9|Bi%fa@rMip3VwOc2qS`U-QE__rNd{ECv80OJ$Z+P_ft zsMVam=9uXg;bju!)t+r9uN~y=aO>(#y(BI%bf&H0fq2*+_bY!kexd^$TDS^mzNIJZL_uo>fLB0yHO!}XLYNEnj?mE`ZYG>s3Kp892PN0IG4w!6D+&SCev!#BazU7ll^^W|(p%5@)yJVW`7kE?iA z$wr4-a&6KI4z=a;7T31s3zRC8Rc!}u3l>{EBPPZlO)IrMa!ej5#2>{BYIOfqFvK01 z^|M%H19f9l+4*WC8$@5IUzg(8>-mAM5&S=>ipNizi#(XQK+>Tn)Yg@Lk`;?9`Egu~|YRJ{9QK;`_+}GbBt0&LUxp zxu80Ek=Y3eO%X%Thl@oOwSERF1+?kc2f}WVIcha9+fOD0f%r=O8D)rn742YDe5`aw zxN#I2p}I)B1zoY9_ATTG1Z~~ND2G@s+pGV6Gss`8>5LKUlI}qsT_BoU>5mY5;Y9E? zdC+8202-r5v17f+708QNj^6FZPVPRHiz)%>>CrX1nKyc^B{bqk$P~ zz$@VEdnZo<%n}X;vy>*L=Xht*{?Baqp*emR?e^{AY{^Ak8oZBdFesh!sfrqu!PHdqtqjyaKkI?iH`^ zSt>dw)+q7q1-GIifw+zVT$@!V(wa8Qokfr}!Bav(!3-~6>vm3T#pG>8YtdH#Le-j% z2<-jiNtU=j!4HOmmS$Z64UK0OFm!9Z&+W?!Q6NuJL2-iLlTPwuk3dJ#La)_6YwQU z8TEiUGKp4@wH6&suvzEraqR?yg@v$kI5rJECP5oF&$Vx26BLT7b=JN`y`pJMxUJZ z!>4I8YmM!|T8#xjGWx^gPa0ackS0xj1DoJz4M;%~U(YGFInB!q>5p#lk_S3A|7lja>7VCq*mQ*&EkG$7=S_lvFg=0shU0;qdy42tQURXE z4I{k;29bA~j6qk8i{t2Pn5FpN??5cfhk01+Z22xT7u`r73jxT}9B1@A?dv&epwl0P zk$=uE&uL+5z{~#k(Qo#jaW`#%0Ql?3S48{c2~Ga(tNPZ@h6?0!|6Idt@Xzu%@IW0S zX6BrDT^CWThwlUtmRKEFIqFitngU?IiM|eT5`-MdSOCo1PLRzEH29BU-s{k3@6&jt*CWdfg1*Z#@`{!Me?zcPWpGJ$_oCUBi{2uaR)>E*V%3@HZO zd~WyPAWDu$_*e-TeqzUE~jNpM`)iW@TsD_$UK0hj?3` zL%gGsM3Gv{7|0kPRt@kcbaVv+TqPmFSD_z2%mb`xoJ7&?Vn#-P&~3+T!bQYa+O|kL zi3f(*3sw`^Hm3qEt&0yh;uOQSDq3x5dp$rYWKy-+!K*EoY!WFgw}fT;bV9i}K6|5G zx^B+ytT=1d$qb@RR(x}RVy>;+zM6gYj#qLlK7&e5SY`zz5dr-4QN+7pL7Uesp8NNo z8b9Iqm|5R=Bz3zG6Gn08k=6`7N6zhjF1E(UWtPFfrAPWtT9ft(%VSP50+ACGS9}~s ztPa|UiNZ6SnYuC%(iCob-GZ+6t)yP?zeA>R@XJf_DxzS;<(?Gl7|xGxb!+Y%i)HaN zE)_*(YFibaD(1M~y;rcx`=nJ|uZZ)~v8D4&a*;P3n$t-af zegm=U5UD=GXtlXR^9j>k-nk$t5qlsFaHDIR(V%k;E$_p;6JE}^0$wWGj5bEOrn)wl zNp$ualDg%18MNE;&t;NF5$BOd8OxB=Y%;oL8+)9W4%OleVQyU28Sf(RnKR^c({sL( z#6ChKQ=Z~l=v_GwW)ON9gmE%KuXOg^ZL6|lfTj&For{_h6_N2B{}fp@bh+Yh+V0zQ zYcjkq7OZyncbV_>V}BH5G-It}?o{Pr@g^-Pt1^?I;$L>y*YmvFS?)r^yx5D z{pOW7RnE`+d&FNcjG}YLJGBR=j4S3ZY(mYDb~AiKrBOJlVy>B%c$nKX)-H(k4N$@PnccxU zW>9jVQOfAT(|e=VKEM1XvsB51oDaDcMfzCnaO9p^HOMb$4k|uW+md`_cP8QTo+O

E>42ks|ERm&eu+7t=wfI5N=!u34uhL2MLpffPF@Eq^c?%L zBu%u_L16ba1`=8f;@%lj`p=>Hv z=Xqm5#R-|<_PS#`sAp{KbFAIZXkRVTUiEsw#;Qsq>3FcCMq9kQc0jyPF7vTtcJgX_ z`+PgL?4BI24J~y<*1moFTG(S z@MwTL?xkGGO8f;9a@h?J&|+6`ZyD3&iN;_bF~oZrp#5fYQ%7af7vvg1LQAA(2mJg% z>m#D;i8Me`q6lEN@UYp@Pg#~Q=u26t(*XETq|4rveo6Gk!D53jv0eW`qKVE!@PA;@ zlw{)85rPARn7xuLRKcfrap~$S*iJdupynz&;nBugH>HkS+c#VIXAaLKaAvqsYhwv3 zhNx|Gto}vvxc!n)h@4isDO{d9HrIYuV!k$S=9knz=32>|k|LR*E!6LX*a)0b z7oZctZ54W6JXwgY7k}40rDs`7Renw(G2Djb`+nQ5zw z-RE_$m14<9wic;Mt@0?oB*$=E0TEe8wcV&=MlFe0n;O!^Izj&H_tjR1P0dbNAGXc; zTmGfw#a1~sM3P>%)v#<5GuTnKg>M0xdq3TMK#~2mcea2l;1Z9y29#zuWz0oz>0h_F!8`}zg7jC-HcMXV|iUKRZ%vll#FEy;F zwxr!4PS3NhW_5>pHMon+ZuE9DYoF4O3K0$0U^*Z#9n5mH8T*Y`g_lNBCgWPz;MPs* z4;@u!VC5MBKZ=8&*G*oqC#`m7{1HPIY2aYx4L~>@sW$H+X+C8;eC|@SuZoOKBmYj$ z*zwNe80{mLPuZ#q;|f?6FL9*n?t|RAcnu$={1!GZ{}8Er^&R5AqnkS;4mi4!7C08^ zvV!habts0jj-D>mnvO@{ifa|Qsoh(i4ViDtHbJZsk8E+2%U%5J=5aJHlGE7PdLxg& z)_F_vVzyjlj$@Ij1F3-FFlWG1I;RnT=d2@u=BU<}GyYJnhZ&#lvgN0N8zTtxG=IME z`5hvt~9mCkgb5MZfVkTj7`>L-v&j%VNUQ8pS|B3$_~J1+X`wa?Jw&apyQse0@E zA{~~AS%+9hA911j*O4xm_>0#ue*~%U6SNcQg(qgq)oIhvC}Bk~1n1yDxmkL4{O^zD zvy+3vrA2lke>UC&e56@TIe)%@_EjZisxwC<3^;IGaXLO33!fL&Xdw&wK<}2Rkzzfg zv*b{Vp^VCOI1*#l-@q|bpN>PE3MlKIAKwf8WF6FDB_!0v=`SRExc%~?R=y^xVAx1* z1g9Fg(bPOg!UR->iMHqy_!2D$wCOdX3cYDUVxJA@uvyG_fiGp=W8SA4iA_PJm3Lf1 z7s+t|__UD#8i@Ku&lVGgRUP#L>>%L)Rh`M7t?JWV{vd)h>%H#JX)YvR>QP zocJ-e*Su{?C1#4g+x#YF@e2h1l|==D z)VUHYKb2%Dh*lp8X190lv?O^4DSqMD7-dbabXMWBQ|vF?s@^qBMX2 zb*CrF5lVqN^-?>~=Ifa6gE_I&V7ldb@2#p1Sv87n85~ zCV1?LI{?=|Ec7WV9Ks$&o9>I2e(ixI9wakx1FC2beIeYgkmKyIku7g7U%!!WOnY!LQ1z#ecBy9S4UVue#pV;2#J?^{1v<$ zdsd4U(SvyV&G76QjdHer0<;WQmkHIW>xte^W3e^gk+1lsQ^B2=hiaOMmYZLi^PYk^ zERWGES=Ci>(GxYRIs7eG72Jt>bw}@BdDPB1n4sl&*y-rz7kRef!!5Um&JbDd{TrKq zzb%m3$L+K)SRxdh7OQ#Kr0e=E=5MsiFW4=2`jCUYwwGz-uRl(=)xRS%_dRLxQZ#UJ- zA+PIdw}vcRvF7mWM3^DKv&ephQ$_ylYm8XKhoYiw0xpeWeS4&4dq)+KK|(5BH@zLO z3srvNx^#S4S?2`{JnO}h{EB7mN9PeKM4hZlOnQIl2~YU<$9#$Vb(l2X5Kglz5Zu zxf>1;-Y-^+tHB^yYqq(zf;<>n?%frc&RZX zd?VC~#A%54!C)j&BkOE0M!Xt8%r=C`4pg>T{Egfr?*j7f{k^hc;|@yj?Zf1V8ddU9 zS3Ad6ieC`Fz%vr|Qv0q+z3R%ANe%gUV?m5}ZA+y7x7oV#2P(5r_OC8Q;TcPve%jb^ zx>2=Qj@2KebId6;iGiK|&HsU;VT#6+ zB}erZ66KVR`m$8-a`@hdI7iiO%arY+A}G5Nmvcf4-;*8cZ`%^Mfuhx?*H!n7Az>Ch z=KF=b!LRUg)4K;-iq}ogSfpIe8FYkJQ0Bvl{BvS0S)_8prJ@xFXxCWtjl#L%VDg4< zH7c(dlG0M=2ofDm=64DNJL zvg~$;-`06(zgD{L!xpG%M@>hZ2-@qRu+>07#Kf?UP2Hto?DQTrVopDS?Z^#|sbwj+ zLhYlTT8~X)(>END@uDc9xaQN|9bfQBiU^JwWTS zx1YbC!VC8V#pjLQ{SLm*cGMVce#A@OXeEE|Wr@tSj$~?xkHJ7x-SJLCW81)2PFDBo z?5}$+4QyMo=VrbwTUPhLj~NOHOWSr_NeWPk{l#m8Gx16uK{_t+%9YrIf&6QyQ%wR6 zr4|zD;{7c(Ylkyb0pkd;-^Bkq%zbm+N0Z#QC)~*zuGxqXjtNN1ytYXzX_R*uhMMqY zJlTmB*yz9-9dz}%SqkOsAOrx)k+erxF?TlZkX(a2M3}{c6UalJCz}v8V^5c-e%tBn z+arUx@}%|L09ZGZT0c7k>D)zA+2HM0`<}Y>i#H0l)t_^gV$;@i?e|rnLw%4u64^j( zowU||{m$v`G@APeAlwIqBy{Zqkc?PTnJq1}t^xey{1k}S4OZ~XZZuy9c&t?DIOrB9 z0i4`RJReLBmSEvVW{HtRg#mDK11i9-UQ=m#FkZ6Cln5xnPaXnQgI>nuq}iP_fF^vk zC%UGXBkL}G^V1&ICgMNZ%)Pk>*t!={7pmM+BD!>_@GU$$Fw)eipNn(ruDtwCny zPLUf&-{91|v8%)?1r*ok?)yspf)pKu1lD2p|&0WFp)(^j)- zaP!Ts?Uix)NG{JTHG#6_#&5bmrt}_Zn;eNYq%XH#MP1vBe7cLXN!&j~dXHx43xGD6 z*Fi{RKUT742CyKR|D~gU>F8fN`j;IAj_C7tG`PGDA2}o>uv64jQ|r}qVfzp$&QwF7 zG=-Pa3Mbj6*}=H#V|?cFUB*IsxY*;CiZp(ew~6Kh-Gf7SU%I~Zn!ayjWINd5eE;h0 zx6qfEWY-6NZgNkyEmQOUnSXLa_N7NhHy(wPb02js(m2FPv3stP)&Wx8s&}#1TWvL%nq6$$qOs^>mNC2QAl1d0c{4cyp3V{DYqu3j9ew zwZz+qo4_89rz$-V`p2znU3a&cM^YK;xOSYz7ZiGpdj@&)o$&Vz;;_8Xp#4 zi;AP@XORWGlr*6wA%o4%kiHLRq~(v`OWuVUVx!bn6P6=8+0SofUBeXx>6mFc*5_-P(p77Z z6@aOywzJr%4QzQ)U$ez@b-_z!1WuFuY~*_+K=5#%-_e$FF^11v@nU!;BPQoa&&YP= zLeFKo3i_L(Rs~q-s_m4Wy6&K?D$Sl;AR~G zS5#QPKRtTuOn%qkn-LkM;_<&``h?}4fX{Kqmx{NY|27>vLbwn z>7Dk(2M6;lA`Fb%Y_bI7HlOPVNdK6fnkA=O_7KeTX{wy9FS9NCFsSF?=N>&!-=7CG(Eak+XHsMAAFw2~d^^Ima=xV_)+tXUm+o zf&m>Uasj3vYMqifu9RC+fdt>A*uf`@gy(ieXf~C#x)ST~OGW`Rb;2Tdk8khKyk_Jc z*#!!JUfH1VS2xEh{!ywf_4!zje(aDN2%A3@^IQT9C0qazV%)gZM zFD3n-+2g;I^e;>L)hy|RejK)hF`CGeEMQ%GQw?|U2H5j&f?=lVhFBSd{Rk^#y74AC z0~39gUMj`jQKK-p*~eKwtjuf=*Gfp|B*D2C#nuL!yM8d;!k78cbp(ekF;bpROQ7gW z?TPSqKhvX86qBHRh26wp1-mInI1kG-=eo!e61F&Ouub0&8YSHWw&g4uP&M<`ux{0U z{p^&(W~ac74=n7HwjHqES1)rXc=z>tv4^f_t5mQYHs%>*4Sf4P^@aWagJENL{=Y2R zf1f%1_ra%!EKcE9;55h{yh62=shoQ~g&D>|Q1+-%Mtr(hPu~pG2=Vbjm|}0?-tMgX zCHG41$BKxp{+r%>w|7#qeOSk^y6t#NY2%xh5A_;eBQJ3-$$dg4F;)Ad5=B!Xseo9p zf#sknSghH)u_b)C?e^GG`%IHEjislOQjFs*mgy<~5^wDsxWRT`Yk{NHida7j*M~Y! ztoLjoCgp6X-}v~ZXm~?bMZ(3Z77kV!w;Ul5AA(3Nwnmp?07!*%CG@cwFt_|1&rgMT zPvlT&bf4+l612v#Yr1=EJ8}EFvuNPP0q2+I0cwLe3Ej z(xJvPrrRCd4Brn`v}UNwCk+@3?6Y(5(AJT*IemSo)j^yG36HICMgTKX1S}6tXA$r*3SWyCSKU$JYt>^e z)@*%lAW`2f$-^m<*UfMn@X}%;uH+`g8jK}!8|?WOFvRMsg3-n+B@w zS+ZO?T>$>vAdrT98%9g$GZ+vZw#-I{O<1u3Y4$?BMR#8>s`_CbAc1}RmWFsSJ15Y% z@>-^N2fF0Ly#D_48mmIj%sTN5;KUEyqoEhfpq#uvK1%?>O;E{zMA1JCLe7ZgKFn); zg6Cy{Zhh{|rrt%M)p`KY`Y^fpZRtQP079Y3>w7if_Tja zfJ}7D-$=5!%@lcI%7xq^WyP_5@WWcgb}HaF<3E^6SLgeOcMZSW18Z@ZOUMEabw!dB z!rYf8+Q!F3Rqf0tOS|X?>HWQf#&>L+OR=J|;fHwuB>ZF#^Kiz!2*w(Aiwh89e`uWo zC9!?Nu<4MyEro$GKSd5>)O?s&sG)E(NQqg?eiDGh zpKMe%s;ocDBa<}-`vbfYx(K}wc6)5`*=Lb^zoLpyC~^q#*oBm1H@s)|M2KuDn_!D6 zI-oX2?u2^oMbdcNE32ETmI(D(ZpK1vxP}5%zxg=&8xqDFUp}1iO?%_3{XUgOG5%em z1MQ<0^$F0+xwJu>aLEW=&_YqndP%WtGBktO&6FP{8HENTYt}iftqg0p#%Sn`yhdVG zpCrZ+n^u={WhjIyI4XLoBH{NYZnifOw!Y~L|2m_PGx|?IwsY#YP9zc|4C`aWm&)Mx zK4~Bz0hr_eDbu$NgJLxMZX1rH+kDNQt z=lK!$2=zoH?`yB3E1DQ+Is=OcpguFB+7P`4PNwiv6_wkj!TI7) z#5+f<)80=m3zbbf0C#Xi+{I*?OLUL5>df|J=-aM6%w@DppD#FPvU6?JS3b6XR>diG zLOFp{EorrvGWBvMwUsViB^&AqNZ?T&z@v@R1e4krf&Sl6_QR={Of7j!Ea-8QSD7Wa z?~wEC%G{sJ?!B|^x|6_nnXYLud?*``O?rp_)RHHDMaQ)8Yo6Lucv&%pzT7}XFN7pb zPOB^KC8x2~HhE;CcNyt21!iRXQ~eR)+y zInAoPwM=^X%loNIUcZmT=sY^bUFF!|AzXF$7prZ8>tV|Zj`}{{ognWbUu)pCJIKe- zhF)5*Q2R=_-03T}4YIl|(!1|y)_A0_5|*AWa13}H(5AYv*6qyixz}y{_H2A|r1)&? z=@89lo^zP6S*G-_YEeee<-+@U`~-977DFhq2aiB!vOB#xhVkDkt5}N+=bJ zQyJ-1!O0BvDD5YEHkYZ;RGiRO+)~(xjZrWxpMDm14ih!Wj8mX02os)`O>xd8BF;|^ z2SGBVm;2B0c4oXhY4^7uHwcOyko~d4Ki>Pz?a+mW<4T)Mc%zNFnep7aN-w!uY*X&0 zzADFWf=W~uIbA(^>TXVSS{`9R97#dB)FVOF(WGk7Hqtv~&;4~N+SSVP_l{7pvL=VM zCr`boq!T&ECkyJ0Ly+rcCYS65joOoy_Hm&dU+e(n`I1k99ERsdamkzp?$28S>=w!o zNG(jPcV0xl=|w8jVvT=GazX~cP{o1vKw1o#1Y7V*d^?pG%IYq)KeR`5}#H&LBoam=99pG2~O2*Qy_6yAAoMFkIwQqB~@CyHE zx)N?F()fMLWP&sxkaq2h8^MG548kKb&n^p%Sbjn0v&nLRJh&==k6&!1D<<81D!D3@ zV)v|RGhJAeTA9)o=)bbJZ2D@^i?{^k5A%k)Kyvi8T<^`##>;=j-haj3|MaBrv!3^_ z*!%x)v3I<%qmCBFTw&0QL0nkO(syjal93Kbj=J1OLD3D1B=UUINgOOpqd3Ea=r=WM zoSnUU^qR;0A)ariw-I*PCSCW8k+J(V`q!GRu^d@z&4}9)eK))iGy**e@xM6fLW`c! z%w-@UAd)F*i%j>pxqrRULGpwHB7$4?BgCR7LZ2D+?N@n>n0FZ~glgroRo8Y*`e~y} zN)xE7vAbJ~8L@ps2a8lUS#U}Nw&vIxhqNIjI-KV@uC@6NI_^WTn?g>=!8~vK>}8J1 zK|fwskIvT2*N)Kbv{`=3Xj8i3hRVy4#F*S2y9~KX_9_03o0GD^ysdN#h1TnusXEh3 zH)Pd#P414}aO0c*`=@3h(hrjwGPIFIA*Nn!9&&zK#!3Vx%_Vs7NBqodLpJ5|{Z|Y^ zOPO8;PjwthYvSCZj?hHX{Ij{Dopvq_p=_nSLNX^ zP}hl-+bO;R?n-h)9ep`f1IgE433~L5ZX-w8djOO+>My_|yCyeODe{U;-qku6bu>g9 zJ|*pMKT+lG&M)#2?T5FQ6;Mo|u@`0OS_dC=l+on&1~agfZ;-3!3w>sCBdTOWCV)>wINka4-j<3n0gAZOT-G28#2u3^}?IwYRbY*)#r1>#A->#?@@Ks4e-0Lsr__i z1k0*1ENwFA#xC$yuBXl5Ex@2T!H0Q@{bb4_#U)8_mDjNc^2^m&?BT1Nm5iV#8y(<;o@v6}B_Sx4O|=52~ALb!1&Aykn~pYLsp*z#K(D*X|Qz#=WSGVNkvl_j4p z+ZlSf2Xi(gfthetq2C{}2+oZ*V8jzms$cfV3wzntD!ZT(2^i@i#e!BL zX~g^8zDr$087?g~24tHj@19k=#Kl2c>=~%D=vZVkp=`gu#uzsAiy5n=pE)h z5kn-v)0?^t5WGGBh^84W>o!9LWzUYd8_X5YVxn>ae>A!he|L5|+|0%g^Jej64g#K* zwTU)$9^_wHNXb{ zFcH_D`EW-k1u$33L0-syaP=*r)X#AMUBO)Kh1&u|N_{hdDlZ>+2B>TBcOjm<@J@0+ zWBOfKQ2Kdukp*L#)|ENL{MQgt=Pc^?b;NX<{sJn+N&ww5C@mbN_<>GMMZoy|l?8`y z8_h=JYQS${;buvljb=*TK9~{{B}>lW#VUZ*`NfR(S5>3V4PRBsO_O z4*{>aI^Z=Ag9`9E^uO%ozkt20!cRvu8IG?Mo85n2WyT}Okt<)1H-HP)Wove`S#IAo zQS^(Py>P3L7#>5}w_`fwO)-Cb;l5ivfJv5odW6utsnqYZjE_vnhk5(1b?uk-8aGVX zIxvl$oxo{<2PIi0x(YOD(KLsa0rCUveD>8h)*K}pgTCKv^w$IOgZnEl=}YrfPqozb zBeCSdZAH3L(tQE3D;QRC5V4Lo?4~wm(UFL?t#Q9t*XPr}y4vLMZ)PV9otg{&RvDX2 zwo12gAZ;zOdb2VK3bqR9;2qy4#)=4!s`v9eBg^zWS;gcM5un4fBSm|l|JTI$*5@XF zWIiUo&*@jOdOm91x8YhzH$Ts^*2n#CZpTI+uUm>GaHyXJ<;x}Kg`Fwl`QBd4 zXZau|Pu%{|{;%hSdyl5dqq;s)L#2HqEuhNE8c*8cC4)f%(fB1GN*4n_1d0yuAkdS?Uv>; zZ0$!ZfrMJcQ#XwIQ-)j%y@jY2@QYQ{OiKMJi}vJWX&#UjgRlN6#sByWxl>R|Z6?yK z&6UY$w_%so;=NDsY|ZOO_uKDpk?%HH?W_M!yu6{t^jo}eh4zvAx9o&|*gwvd4&4cC zl2VkSUCjQw_}hxAd@^zx zRfFf7*Ta2O3ZR(f7**AE;5`h~4KaVhy*s-uDkdN5767A#?MA*4e(g5b<)J z^`$@d-EaeFpxsyyjY-UGh^=GfMx37v`WfZ18%NMhxVW5ElIZZvp^>Kdlx3 diff --git a/FPGA_by_Fredi/Video/altdpram2_wave1.jpg b/FPGA_by_Fredi/Video/altdpram2_wave1.jpg deleted file mode 100644 index 829d237506008ec048dc1e0f05655395d4f65a68..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 204342 zcmeFZ3p|wT-ZwrS6=`w~WmZY#&{T+oS!G3t$#Fu=>d25($jC6O9CKVHDaC{shcp#Z z(oD=?MRFL2qA;VJWhP8_X6ByvYOnq7XRoz<_Gi8Cv!CaE{`?6a7gI+Fk<+H=$P2J_=L-eSJSU$ zT+h65Gb=CuZb2cnsJP@&c}3;pswYpY>zJ(ihQ?oBHg&K&ySjVcyzS+1hdz899vK}Q z=YO7=ofCY4zRrJ}*CND{zlrSEiT!R~a$sJImo8nhRO;Kj7A+0~V~O0-WgE6Hm*3+g zb>ytV#vK<|DDJ(I`>=MUrlB)W>FBw3Y2{5u94-F0sr_YUe{N!z{;y{Cw~777ym}F< zmMj8`w?qzsLBKb3@)8mM^5edG9S%0H>49~;AjS`DBN~$6vx_}xsWfoNeqE-I7H=Iz z)^h!LR%%sQp8tIMp5j_Q#u-ZE{F0Z|`u&xPz$N={6BMkBJU>;vYg@EW@!+q6h-R%< z#we41gaSE%_8$C{xM&k5KG{s%k`^P17$PqcSK-=goOo7_9rx#CXiK1IW=~eUAd-?0 z`Xunj=TCBaQB!(1<>mDB?l+2bT9=XAf`(M!O*T`DB#73XH3MbG{BiZpOwO6|IOPhR zT|Et5`MX{pI%TO<>6o)*%{AAv(p#!is+1?wZJKI^FsxzK1_j-hpOdXoI*kXLM-pC{ zMyvl+=2Ll?s@GDW!+G$|F4l-@ZNM$q_4?We&Wa`-fv#R7nPW}VgQLl78T^eH zKO`JpL9R>Y;l#_~?PTr`QEe#EjQ{gOf&}q>I2m5|5G5L$gLASX1Cq(3R!j_Z{Uk-a zY+i!EVvpw0kMlBXpH3S~5Q)k#8ly1#can~3XP`D!^U*(jfC#*4*Ur%AfeJ&L@3#4$ zAz?e|n$S6&!t%CFf$HCPXsi9u)}s8Z>}Uk>|rG1p)05gDG9>7*W&k265su# z5soo8lprpj1P|GUr_Ij($!YlsZc@dIK1vYKITm?_+B1Iv^DcuoA>~Fkgq;B?xK5TKud!R1fYfC;Xl~(~{qNk}@lmDM4_W zG4TEY<}Pk> z>7vwE{HLqG=Y^j}Dx}rlLo1#%eu$Qh&Ntr|8ef2mIn!CvBXAv=By_S4Qk|*#zMj{P zkD#cdd5Lq#hthg+ybK8<4gJ@JZ#QbuWA@@wLxjlKux|NAt)9yyDQzY;{z74X*@Ryf z{U5Hn5yEMo;%~=clNg#PJe(#vSjCUJTuAWI=%@*%z9H$+A6(zHwZ?vMm!%qMcbD<{ zAg>>~<~B#WM02AG_$cO;ea1N#HT`;*Uoq|29Oqa0KIrM4#fdt99eRyXyDeHp-|g&v zTz$R#t^^T4vV*kl`1ts#_0u>lc%deXtQLhDHG5xBSaqj=toL=cI6vRtq&H+{tf#vQ zbF%uT{PBK=U~Z|{OXf1`^Nbje^kit8pfQiAy0>e(GtnjnPoJI$=zra9{%T@7{L9Ok zQ+;p5$AoD8#$gOjkki;FwwJ*vOh(eQ@F%7sGqo!Op}TfHeX4yLH|dH?l^}j^hkgqv zVh^UG1v837OAyTKni52|CD7Sd^F3>UDa6N-`T8xGc^P1^IraNUFFEMw;Qjy!LeW6v z6Qw=&cVZOhM_Jm2a`B5^^4OgI;-ZNQz1j^9ws$%QAxbgHhWEkA!S~Mo-klfkIvQQh z%`yn{`t(P?5pjSG|MXdc5bZjO`O2OUTOiBMrioV&eSwz0VoMNr82GWVKR>hfDMRf1 zl4c2l_b~xj2o@N&Wn}|qb_0hZvNy!Sm&9Z$^`Vo`?uATo0SmMFgP__LloN6KkM1}P za>|hgGZ<(@1hM*18XWS?2U<-WJ|;oz)lda~q8xlWiUv+4 zLP=?ev4AVX{K4`5SpmMvk%vqyh8g_51N9@^s0_}OUZYuLeBHANWUtB4hu?)X((%qL zSx4mM`Aimh^*+V!3rkb-{nUOK+MlJG*Aq$~`Ii>e0#+1o2}^r90;5hbJ5894=ctOxeh27;4HP!Ng)HuV__(1eUefD=S=}GGE;y_j?yI8?I{Zg9)mZvlROFo zvW{0zRb8slzB9D1%Y3^)OKE2A+~EV`M}1fIspaEU;#e+JGidn1EP<=b-M-czi@b3p z^3{QorsU&8{%if%xi8(E^L5ELkC{sCq$Rclv<;n_R}5Y?q5J9qbjtb&%W>C9sg*a6 z1s~|qscqHep1K*as-tixQO!-;p%L9gIC4&cIFb}6v&`J27B6S1MRMvOg>kXS3Cvo$ zn#eGT2|Qpbq4$7iBa5*}q%J|kH1!VE=BRZWr>PO5RH1a9_R#CH@chFN!H?LTG}P|o(4}#3SYsRr;<=3n!ipH{XvO|}Bq7;pNd7#yjF_$t` z-W(X_8y2V^rd;Lz*>)LAe$&I<4dabmfKxEaqA(6ac|t&6&Oe`WC%{sny^QhDQk_U^ zfLHNgD*qS@^){Mi79`q$K~6`lBC;FFav?!-@BQ6#7DvN!_{;RA&wFaT@`y>b^C*#K z_3P`fHe+7h2{PuacR5J!{1lp&*nW82Boo&oH#V>yHuak)1;2m&MZO?4{jSLBQAfoy zqpQ|l-n$Pxs$fsvSs8dDASh7rtabsRdmG_GWa`aRU#|8My3aq}`PttrHTRys{2sz$ zFV>gd$7P`rCF7ZC>->8>Q>hVQMLw^6h6Ur?VGpgS$%_EXL+UP zT!~Htf%*1zs>+*UJE!7;3uC4_wvGl>v*vrQ^5Ydw1UC)cJ~-I>kY-mAOkdwP6uj#E zX2r1{su{+WcIjpJVkKSI{6zOxhHD#KmDTQTSEQOTcpuGhXBt8=jpZc_Yc_9*6r-jg~vUDLw6 zk)2O(?o%4>l^{}Uobvs@TsWQ0^X1}_^rvdlwDE1m*l0oTJ^+6LSACAWic%E0^SWy& zC$8fjQKoveu20+|tXW1Xd@!tRRq@69cA%bgyD-AcT4 z-qE&c3x8NO6=jgG24xY)f6hMC?$rGGRrAh!RGrs^X4wqR_8SS#cDJvUzP{$y;J7AZ zpV_q`v~3;$^~ymh0?B~R~Q~Ui#&s( zjJ%DXe+zJV8(M+PRcXM8I5Q%lq1THG(2|gp^sqa+In_8muTm zWblGGTfyH+Pk;yRQ=Dx?j=Yi^N+J#2Wf`@G%msNL-Z!p}mOL4F59Sh!H!GeJ==fdEOf2 zwNUwxR4mD*n6!iI*U(uL*RwV5r{2lQ%|M6SM z&@1axL|=rS-+3?VbbEukJYkn3Ufa3wgvZ{B4PNV4b_izmj*OVvY;7Lfr5ifNE^eOM z(s}9hN|Tiy&s5K}*j#4u-OWr%=TXR1u9^}rZCmrhuipN%gfk4;AE}UHgv zVp#2NTGrcdkG5WUsTT`y$dx(Yn-CH!R7s37J`A!HkO9XG2=Uz08AaqeL&0<@&M zUg4LOlfhlDH?%zI2;X@g_SjU(N2hIqmhpDGvMZm

UnoWp^Os)H0cAtL+tcURWA< zZ&a;jWPcW+peK~^j^quhcFz9W9V*gp4@rmm z^D-4Xa;@o`D;?Lp9&2ZE{M_r026W|kB&L8R*r}nU$JOh)bufQ#tXW2>>oo#9W<;lc zzVch<@F$fp6w`Z%{PoKXGKUH>k6{d^wOn%nQz;v?z)bpVfx3bv2pJVvfjmXNTvTC@_N#9KE*MiRic3JlamjHJFJk?qQzR2#PN)X$D`?x_ayNMSs=9|D9NFaTC zjRK;xNKE7pKpu2Z(#Q|{R^y3gy!~eXlx)<(3$lPuNB#GB^uJc9{^02T6Y}ilX;1`c zMUnqgpa#JCtz-xotoM2cfuZ|O4FI1Qi}^@WhwOoeuNGni4OH<>F&N;EL6exHyyGlQAJ08`ekoW?Zzn4-`dUfx$UE`fG;p2{q zLt$H*wmS!mnd#&`FP~L-C6c0wlj<>Q_sJZ9jOv2KG`@*lCx)Xc3>ei9b-*2PBSmNh%gctb^%`L{JhXbIfl^_>h%s`& z+VNLs@T2!VfQlo@`d2-n%*Lyv#nAc^LT`UUTIsm`@|#jjS$j@nyjG&R#p0daA+kQf zcO8s6CaMP>{I$COzpMO;2c`ZU>;4_<{vGT79s&P5*8Rg+Ck1WcqE`?zy`j0#JCIC0 z1u63KC-qtwRqlrzbN4aTyX z2d_@=cd+w%Z}0LY@l(t-j%vN_mWCa6XR>z{Y|3(`I&Z(NZ4$5wbv zpcfovG%XZ^VDrm0a-D1`xwRo%f*{`~f0cjko{0DiP+euvSBTA+o&#CcMo^nuv9k=| zHnlJ@4Di7RyE#vtB~1*@@-D{6kfQ{_=)s6C+lapFtrCd{17GGxzD2PvzdJ}>5dPKO zK`c+%4NDLpbNH-<;zj!p%JhB!{UV@=HZXW`kp0vEFH3^(^NdV~<%6I@7+$tGT_^)<;dyZ&SZa*`P%S)K z9rW8}amUrQ?B;yTOl1&uQWrJAV%yJl>B!t{5??fK&>%9n+pxqMj?1o zmqc5*&wcBo6!{WF^48O&BST{Riwh?+3yDY^6r9(xRKbt2I!e>qAJ?1F!wT54G11;& zXMgX2Lv>hnmTg`F(9xJ^!F35D&z@%px=*Oa0kOUv7K{NQ{^s8kLJv*j*9$E^m7cQ6N=lPOfHEF#VcIzDTr$j+r$wwx98f( zc`b{1wWZ_GtL09YYrE2GhaObkE$S&M7UF%K8t&=tRUi0`Qs@6xpEIHXoR*q0kRX1@ z9Q1`ZVbU1$DxgsD$LF18EZ}Et{#er4L605`x{T`mmaD|%4Ar9EPL%`@y;lM|~v+l1098k2W z-;G`$)e&YX%~Ppck7s2u8p>pxpl8%^Oa+o*^fQxrDbyqo&K4Xd zX?MVDi8+KjbpAT~`@}SlDzjG#draah(EbZf_)nKnZvC@F{I7M#2^lnIMfyPr8mdqvq1eN(mpUorB(28^cL-U6sxLc( zC+2Y!LZI2ckn*)%*JciDnKlKdnyraBJhJO!`0ZmW_W3wpD~Pt+p7`wAE!$0f1npB3 zXLIc1@^Nwr1uRpN1?Yg`X!vM|o}p$$*wb0+S?PIm-4VwOQ*E;hZJoL`$pxFQd3g`~ zHa39T;P1o2g)*g4iYsyRf2m?OK^|0+`6GVMly>l7S%h1c$hK7E-&ToAs*cKE_0R+I z;;zG&Q(qWpA7~3vNw@Ck7_xf;VGBgt_~z_AkzCWv!+eeM)1fyuUkXC{`E-4+;r0jP z!TdHV`jqZNgoFI|??dB)(^p*d5&sXp$auv;sf^!6>$KlS1YAk`_ZlnjKB#V4i9QBF+IY)>`CA`$aS^gr|C(`8$AD8#5RHD z(7R!6a-S0WclUclS0)S~^=m?fw(lT4pRQ1{Jg{rE3IiK1=)^Gf-J_JDc$LX9o{TNq zX#KJe?G+VII__I4jFDHFV~yJI#8j;wbDMj8*(X=txy9^Nsr++O`frxSfVkrsD^v`Fm1Ji}X!oe^4`*k4RfeJ_^DQ zNam#{gv$dXgt%|P$BLvSn1&q46$X|sfpASk`Y6Z|ekqOxk(>5SzVb7mLL`3ZZSq^o z(bMCc%;tS=Zp2q)w_d88!r}OvY5dZ?ol#rI=972S`*MO3&PKhaAS$vA_q6#qsN378 z=nio#GkHwbjKi`o30&`B)`ga*-9Kintg*E;YGTRz`jO%@J zqMp3E26cC|xA56nPWFx=7buC3tQ$a{((VlHbC9Z6@eEDP4&^3P>OBpt!IZqS4I*q> z(|c13cc8SJ8lUea=kcT?*RH_-(ZOsRH9$ewnd`WtcxS$H=LS_r?Edb zj+L8-+B(;scw_E}QFT`g;QC@^0MpBQ z)BJy(+KiB6GXV)|@~@8T1%AbEJr~@DS;H;oRk2JNzSy5U9dF(lMQcx{6cjXMoaIsM zp(EVz!b?Kd*{x5x7AN0LY;#!JuhI6r6qZN!dcl{`FIq+W$tdzH`cJl+f_~>#f9J;C zk)lngiYl=@{vrkX8MXwyFMR&L@Acbu-G8SHacv}7zNQe@z~H67BWem2VEF(ngu}lv z3>fGI2^`4L)H&!Xa$SHpmmt7?t8)Jc-U}08C(#gy+3El#WCF0Qz?e!L`(4_6IOs)0 z;4)*-T~R-n7(tBEoFJ=Jl-Uf0#Z^2HcI9K@NUHqR$hQ*2pkvCNQA;Jh@8Enq7)!H3<|#1dKd*LpQYv;00|EfRzrnGl2|?dXO#j#f($7i&V#f@m=Eq8iUqPqA(g za!5OK^xKVhV-?3!2!o{#L0tEg`x9!PvU5om5QV$m#`;3n?bq|qo{*?;GJub=H;1ONP$&1D3>qk}qArGHI& z!{hT83aLXWR&}s^SEYs7v>h+(a*b2*c$7i~fAa_ne=$l5qRDI#ONMwepDF55z4(5hR$P2pFAn0vOAbD`{3jV$EB5k#g6YmO(sgNDudYI2?vf6Vt z9xRoD6{=t>WG@vO9@oV6HPSdPfFZ4>EB5X&l_krDnE;HUgxX4X5I z$RV_nXh(ObI!eK2FjCv4DskF{pIskE4J?bTZkuf`Lpwy#gf@bt4h9!@WDpx`srQgg zZqu)E;ijefY-+1<;Ck6(W+MX0EKlt?#>p+_yYd67Uu`eUFCFt-detv0DmVBnpxSJz|v$bj=cQYN256fHKjg)>4D79dEvBU5^TQ>i8NN5kA^NA^@j3esk(zNaj4zN(XRlbyW^SHZH*K$dh0 zuri4SO$9gi<}6WC@+{ESC3SJ{m3BB5=!R-ekKByI?1F!R>vHQM&#&i$=I*`DkwJUx zG#DI7_chhFQ!>3Drw})jc(9TC;Pidf?pIs1SDajHYHqC{lTjpC~~k1RUcy<5Ks0&y>5#L98I4&nw`Gd8_X5ij%mM zumG7lSgqY$l|xw#VVLgtxAb+q!q~gSfbZFKc38MTR$(uDYWBHq^HkW(d%Sn#^@i>h zmh6bo;4n<)@Vi!{SD$xIU6_reJt~+IQ>p}K1pSS--bVPiO<81O7?WSWKHVk$J6&FR-6dkNyWp&(v@=oAX@v|t)$89Z}~ z{H87wE_uWpK8O0M2G~Q_-eASYi2Fftd=^<~UdkCR5KOC(&R2r2Gbn!0jfZ3&#-6>WO5I%9e`PE&JdT1!2t0rU`m1r;+p`NDV;7v3r`OSK^onPoG%Lp zOoEWzcUJmu+qZy2@*{s;Ljt^s6RiTg1knxV>@(t{ zDzpNX{b-H^A>8_nf&o`l)p-uKkU!vVlHV)`)lsK$lyL+3vkl)@obE9Vm+)<#w(nEw zkKFPRk2FSC5uXiJ(nNY_=zGRPy6)(FkVp&vqYx$9$}ky>uYGXRsH6TR*<&T~9>`K=<+M)vIJ z(Zm^$=xl^Mcx>Cw+4bQ=?G;r|x=vf_6UYi8>?-yEG1aY2WRvfea&pCw@t{_4=Z}5b z43c>#{XKU&wVT1a$KWi68=%tsF$OOqGJ2BCs}>DhLM@*IJ$Z&7%<2Hek4N7MAP$j? zDR}c|pvlf;u)=|TpwA3+b{7zr8x6xdoy}j}%pxmqB?Zt3o{YFTa)R3Fd|nckotvoF zDnl|);`lNhv|ZXlN7Af2`iI<}Ko1KfL~JCe9Zs*uh{*F+cR%d{5 zjMJf+8}L4(V=1ym+1NcjITq^n5h?CN+=fg(hQ({K_>%C^8_Bw0{G|KGxD_Oe+zZPP zicb4}Gs1Dq7W=9Gt#C2av-@SY(E5^3h3<~(Nr<7#YR&18)Y|L90VwIHJu3c^7b3&$}l zD#T`M^J;ii%wOorB%_W{3n?GsY@op>W3RL%H9Y8_C@_t_^lN5>VB|)-hdeH=-2f^f zqyMpg2=^CP@cBE43^!9I84^U90q^?r*EN6f1XrY(5`+LWqQJ_F2|+QHwV?0v3k`tg z2djMH{7%b&WYFJAw&7l8=$x+GhtK zJ9@1E19?XU)gq%WGy+aY1^Fle-^+Ll2CtAl0M<+)oXji6fTey6JVZH}vyLZ0l=M&_ z6Gtfi1Q(N}Vrkq{QHEz;V6bFOoS=Qwv9@}pkyyIMK3+MeFui!xY^E`v5OlWW9qCX9 ztPSO;QbBROG#5&)-ze0q*~6UR-bFg3glB#6SP-Geuq`1+5>lIQ@l1 z-v$};sP$2ro%9xQJ`Kv`48$0}2er+~^FJT*jI46&GKwgjpgnri+xylleCFi`Pp>_J z%5RROsHD(#_P~ZD6fcJsc85siRx$Ci0o@uleH9MmMjw^-$_R9&msLc7;JJxYmjTUy z&h`xs3X{r~4)10&%_H(M)<5Ah4ho#$_Ib(!!Icm5(+>qcJ=YJ{&|{zA%YOaW_v{(MO)|o8&C-PTHKCDU>fT~?S5mE&l*UT3fQEN{OnfXH$=m^gq{zio5wD52e z#8%MBic9!L-Wq)>S`R?)tw9>>-3};yRpR}ane_kGe`iT@bxOp z*0<$?J=MUX{EU#X1F|)^k}-x-NCaAa)N%ua=cs3EawwNSd~+&J6+D}Z8=mt{#8$?~ zqD87?4l3cx^{jo}Ra8c*<#)uUd2dGp_b)E(6=`nZS@7a4@@T*1ax$lYhm;@;=RT8T z7zA>B7_jtu8M2DV15*0CO*Bky=Eb|e+eXvi`46`QgGnwZhGZ}JF6wLQuTzu)o$&d` zl&_`X$rk-UupIM)XC1G#XW-39D&-Bd_O;@W4Z^4!Xqn z8n&=<)icJyeQr#nAyoX&+H6ruQk?xvByiyM1V&$z; z)sSb|UbXOYUSnM7?vx!7NnTGY#-?Yzw>FIjsNTPK@BWF3tL{}-xgFiU$uENxwD02T z7z@polZWvI0BkDq)gyz&9R5>pX~N^;cGi(Cdq4H~Z@Yagtl<6q zS&Mr}c_R7x!9$0uEC(kU(gj-@WiPhuIH0v`*W1_rsT$AC{9VqUyPEQ`ps!6>k_h4c zq#P>X?k1q@CxCc4Cs7i_^>A9vgaqMjx*JY>4Qz!ezyaIx37EG0>7U$g!r#h~7ZAb#P(cF{Kmupi^bOM z6|x)8-gQ{j9#B0H46I%58|}6|7}_mC#Dm>PqG$O+FCgCB>v#~$Z;)Y+VLAv{3(Rgj zj}8=ZLDT=AcF}uic?i$6G;BwcjE9h`M}72o0OkixtzW{bwx--41xtDC*(I1gRqb9J z6nZRF;5Fgp)fZ&B(md&z-`1mjM%$}J05JSh z(eh(c+k!vl;wRR6x&;Jts8bwkT19jLI#4Z`QDHmBSis)XATX1+R5)b_a1qq-Ab`wZ ze7v}nM23t=w#e!()W@~?sRmW@&ZDuYZ!BjEKR&(&Q-r0qSkzbG+TQy2rWCw-eC}PZ zcVA=3l?tRq8Ov^X|8cir#sU^P(n)2yQguU*TNYU*B;g7oV`I_&AU;eAP9Z%Cd=H|O3vE9^=g^g!&tju+xpM1x0IIcG(*Qz%6%uJ zLjl}x^Fztd!R9SDc9ia@z{jMGWW{6DnV8uyF$ynvR)hWdgu%4MRuO~EG66_wJOtuf z9Y${2z$mFK2uof^`ktRLTYcNJ>=QMgpiwG8tYQcOfxf+lv zHKrGm$hR>6htSGdFf#p76GDDF&1l$YTI_`tb^RrF**pVM|Gx)4&-K3NtHg^u?s^8m z$~_@L@}nj&`Az8aB`%M;Ly`s_y=yrUDsZrO%o%+kgAtpU|X`AiiL)j|+ zYojz+Eo|n&mk$-3g3sjIFLC!@S-;Daot%|;?$Wu+^s~5UHs|rziTGRY*VT2KpUCWB z?M^`r+&VQ>y}wr~ zr<eg*Wmm97a8ScA35ebmaAAoW` zygg|CXY%mwzaZcv|IfkG7xDsvSXf(DEaXN2-2P*5`t2l9fO0wBOCB!!6_8sDECBGq zWfpLSb(n<=`hPqG&V#~*JEMLv@c~tf33 zpqe?pGiL>FlL>v*gU1he1)yMu7HRS|KC|~%ch7#|H?okbc>Ch|lK$}vJFko{6jkY1 zUgi{<_h|+Xe^~pJvOJuzXPblUE2d$jiIE#{SO0SFj(ydsf!5*`os;)f{Y`(eu{Wz%1g{ zZc4e2*I`fWhgYxz;4yA~do;wm=m->{V1kvk+RSp;*HRa&FY8gHt@vTcafknwrj)%FsaH0Y|51lIAI;h_)C+%1>dIECPXmF2R+jLvY)Ad2;xT8_N*|j_4rbSy^ zsmknYE)(QGo3T~ZW0ay)AoYXsw)`qq+9D#x?MZo>Qx)6XWeABRk`Gd_SrJKowA@Es zmFo64Pknq^@vJI!Ow&&z!Yd);)z80_wk(v$kL$W{N?bC`9{e)q8vQZb?8=M1XRbcJ zntb(|Pp?r20-J{+( zw6Jj>Z$@xR{PXD=Z+@@r5>6O1NNKz}sNP$nxnUle03P0YWIyD~4YvfP&dxw{xxxKG zB-JBzH%iNu4wnHC=luY{J3O%J6dXzZY8x+J+h@0<

{>`jBnk)Ji|4%m^^6RF z#-o<~{eeMH!64yxM+Wh)|HA``Fbjm!H0bZs-z)L|KTGcyj8M1=#@kjwMBALjZqN3p zr6RTVxonMjwrfXdARw7vG7@9$J7rt!7+0emS)h{5PDfC=CC;ll{z)CwnkibGuy$4?ckq9Dl;xQU$r+Evtr9@r7f*Y|IjT>hE!*H zPJ*LCbaJk#oq^qs9QQ;5ZL5tPBvsSKlmQYyN_n@W1o? zf92xAe?^(&pRO_Tq8_cIT2grVVFqZz@<> zXA6udulL&Vtg}}Gjo6N_z|Nylu3tNgQ|in*!dEQr$@Pid@0RbAa!B`DsZ*&#lhPK~ zn0&L)4O>72x#s0y_?P;=Zpz-joy4YdXZ3C_GI@%=9@4DW*iG*+&JK3urKW__#;ec& zWE9ucx1X(P;#v7VFCdE^PjwLAq}qfQw=Nk!^X{FON6YeTSwX&5K}zc}fS%4kZbeWI zD%HJ*vKZ9lPJ_*#o;&lU>eAMIB}=2p9Pd7F(vCI}y3h~ROO`YD<_stjeT915<=I?} z`d3SNcBsL|K3JYS)u;Zn#=a=vymAQL2vA!_>SeC4NU3DpEb1mFp<=zu3lm(Fnc4GK zpa75G^~%q^@yW-vuUvJi70*=Ybg-x%C0~;Rj#||4wiOUM@?)xP0480#E+;7Gh}G;#EJWWFWit`{--0I#Aa!g$Kpx+he;v+|CvKX~7BH{k&sDWWmD|7cMTHr(cPNML|xqyK+mTO7g*yw7Lq{=B&ZLi=` zH70?y%>lTku`tRLUmjbkbps|T-0-*^RwRATD@^%TjXX)jz*?8Q4PE(FiSR~3 z6+>Nwxd)LOd#VLh7GG+60JRzy!{Ds%tWj4H>7%C}iPzriTOSv<^K8?@wT(7PdvoNk ztF67!NsB9siS_k7R~#qsKX|Xy>GqEwim`9mWs~nqT<3yQjkx-GX=`x#wKsDj^_93C;hx2u{>wRZ zvP*cLJz^C+RLtwCyD(Sv$(SKSOyXjG3ar_~Df2a94l7IenWO|!2X`aia=$RMmQy0~ zZOEX`CDOR72*DU;Ow2vobx@tYtDXBUzE|R%3P~@w&8^1 zb6vM{=Fv)ykB`O2+J%nWJ>C(kcBlkeTj%Pof%jr|9ISUM*jq7LwZ-OBmM%Df$>I~` zSVS<@$M1{D`SVpcHOIVpQgvLW1#6{#b?9uCgP^#;HvEKUWhEON*pyGL;qUgqd-tvV zwCSl&lfSL4Ps`@}x4pCI53f2WeY%^DwNAGbD7bBqzT)h3`OvWOGv5PyAv3GHv|#L@kH7MJgYc^Q z>?JrpD*9@VRR!GM8IrbEWW>)RT(+pJd|ejE6LPUJHDN_#YNx)iJ;z?&8}AK^-#Ra&8n!%{!Slt` zfD0QfX~p_#$5E?{(eWDVuIrqdUD4;!W*q+diV@rX{zO#me-LJf2HlLifd3qne4MW| zAiy%yl>PcQK)KX`wOda<;(bXZ85Hi!=iBdjTv;BwF$tFUUfzvNG?R)qGQi;Y+Lz7u zoB&b0_tvBO)A9YK!>uWvV7G_~O9KUwIX3ONJ#-E7aZzxjjrXI+)ocTEmpq^G$BgBq z-BB}RRc4Q~^NEf1^EL^UC`EAWo5>PZR#;5U5*oCZ{9qqn9ZRR_nPk`<@;kb%eWani z3|Y)}8VN0N1$(W%jZN(eOyV;x=o!^6gU$Uh9}|Tr+sKQ^P7I zMLQt}qjcGYd6c(dp3nM_YW;4|Hi>8t`bFTai6g8MK;ssi~j) z$-2u)AXI;~Eme}h|1Dd&y^dU2)(PJe|#(KlsS+z&CZyqhR z&elq3IO(R_x;~jzeI`dwDWNQ(=y`#yhVMW5*diamr;s3Cgyk5Ca|1;i^87F05<+On zY6kK3_7h)^U+rPh&C>@}UQD?-cF+D0iFZC^^o!+MfBb6mUHS*#j>D?{9RE>50Oj$}g++Gu0M0o684V;}bMI!4q`bKKvrnXZx_9sv=BD);r zPKA0))o#*;BKsmtoVhWVVYXg|bv-L6A@CGX4Ur4AeqB~WdO>TjIZj0x@CIG8q6)}E z3@MS)kOS%$qxUiK< z8)wMUrsyrlczqo5MfLs9qH6)M)7-77_Fiidgu`|IxVXVVQ@GL8C(=jOI)tq^a^}!v z1ODxVf@8HCU!ID;wUyQ2k2Hu4w=3IUXY}A&(eRGq7^-e(?$lUAdWy#rw^ID)ckv0t z652d%U60HS>s_e*ZGmN{IQ#PeJ1=ujWi&VSBBwd?;r#Q3lMlUezm$9}A9BB3 zDstdU#ltAbY1S`vI-c?tvu?nt=TzDKie{|hXl8X8t(LNSpk_Ysbs5#Ke>*?w3fI7< zUSlKA;RSzlHV2KEfY(qaC&c_kIn$OCL4wGD*~*>LpsCX`)8mX%Tyd3<%=CS zAKeSwRH=@N^hbb1L#^kxoN|}Z&As{2i2jgex-L}eXO5;VS39l#s4MSH&8i1&w7AmC zOssx!N;tH;alWN7l|(o;(&tS+?mu5} zokArD6i2K~pcc|Rs1KW82U{!aB#a``*Krd#_caN%`JWD&kN5{<_LWiK_39@JP=PjR6 z{nfl*s_eX4G!{@UCB3bV)3vg?!du5t>24?0+tn^e&e?AJNU4u=Xi4W;#{%1?bGUR1 zQDUkTGX3L&=73g}OV?M&URXQ+D8=q;^4V>NE)O3nX{XvA-F`E}uDtQs_N}+I6YG!a z9o0n>oNfL`AL?^Iz3Xph^Zrx)N{~D4h9wfxYsj+9VGoZ_en_bO({4rPe+JMk;`7O7SBICW=>f9T+TVB4-v^Zs9I^&v{AfPB^Qw}j zjRF$#x{S+koX1oSTACo=KQ@Dkhovd7m0rtGtaM9Z~hE`^i`eSKUtv9d}w%k;OZ z%Xz7$<|Z|8Nv;3vgFI^hM^1wHY1*71+}j6P{m?l}TQi1VYvhGY%6oITVzyLy|cQVLQ0wN+H5dvAI zgw85WX&HnN=^{-jiI4y*h)73JLXuIbl1O`m5Z{|U=Y4-W$~iOVocZm$dp`R|G)@Nc zJkNb!<^EpR_5IE_dxu{yYe;IAg!#J3a55X1-SS-9_#s5ofhC3rB_`Ar%JOF}>_1EL zl@a46OevQ`p|sF^z4d*!1foGcFM_RKJ>SpMF1)Te_L`WuTs5!f?8aHSwegsV-UUUq zjYX2nH&X3J%4J{RoOJcx=pW(OC#&F4Y`vYmG|8+m`xL$=?hy3YpY2npy3d%IEMNp( zA?|Q?d{MVhm)RR#bXmffW17t*Ka-X)L2Rzc~Ld^GBEd5(7hB%ho zw&qHVLfn#wV#9Yr1XJ!qY}5H1<`{%G=gP;_El4;)<4;Di-z2{!u|>Uq@(T;Sae#;9 zzR8MN?xubVb)V&?MkA){!g~d9KXb2Vryx4CQhXiC+zXdsRbzGW9j)#xHsN-rgoBfo z&cgmz9y%E_eb-|p$If97asbU!CUg)IgK9SNBxcRZ^x+ zvP*uY`Jet$bI>a&1BT!_W~y#iIsSB5UMTKq*uq!SpSE4(qB_cmkOP&I17tjS=KXa- zkWu986)I%Sw{N9JH`)Wf2GBEm$rt~UI0jyvdOmGMb>BxKrn6&+iFf3W{3yHye;}KlWYHS3sk?k7ZJ1xjz%PQ3QOmuQl8|I_z@b!FDy6w zznoubo19;%8~plB&aZ7BN)S zbnb-J7PGw;1mt(ly>d=+Vm>=Hr|)T`p@vW!WbUpmCuP08o@wp)TrF25Q(m!sk}Fy? zWTJf`&(ShHU0&gG@N^gQ82%y2k8`hi6&WeC~TLVyUv!GT^Fmed^KsRi?z9(PCsR-g4G*|*b3O zKsJ;#|MF_*Cbn^?e+s}ka@)rLz-1)!EK5PhqgZg>nT|D?mI&Q7ds?b!H^-j2vjQ{O zyTdU2r_pgo$ZNedn;ac^`1LqO(&>5r#3}B(#LI66?+sn9(}SBV!+-gFEjMxqz%K3* z_|i2f{-qDR^#`A}*?gd`?FK~T=31TLvk5fu8t&E?mnXKx3P%KhliBHCm?+>L`h|6V zzMQmwfYp5Z<<8tU5o8%V5SAw(Qn3 zDYOULx!O)Vq+BZ`4Kdnbm8o1~lY!=dg4vOQUJ_1=t4rMxx!-pYN~8EYu&d*1U~(9zx~_n^MCz{erb>5{XBh6WC2qd z>6C*Wz66jVhB%aE#YH6o|Kc+M1)&C)cTGO*3--B$L!PcjGbjrA{J8rYx7~TBODFHv zdndP9c7($*gxJ%02iPav0}nh?R^ZUsf$3$uTgV%c-}!`5sDT_t$HYF)N)*f7D?rrE zM@9t-t$^C}ROzsox+2)Cd|1v|D2KDw`$J#dc()wasHC`?X4I@JnIRjyvW9i!lI z-I5tZYk_^o0a+FSNOr z=%l43@706ZV94DTxgI`5VV{$cgJH2{Y-jTzI#B?pSL_ohSKH5%E(7tA%-tk9-8Djx zo4qU1W~qB4QrpKm6PiUg2&Eb$t8fkh-)3?s>O6N}o|voVm+{cP2D`nD z|5XduyK|5K_RdI6u2ESb&k~e-q^81_mlmf1tc+4^MMuNx$WglD;_st8{Johu3p;)D zg&{(yKj@a$3CDJK<|{X4StZ&w4lYH=4}P9}{mZ@o2kt$XD%1?Wk2OOL7mqCGAVshZ z?UAyBfU}}^|MZv!C^IhWox>{Cy27O3LOm7O8^Jk9AxIs}kVMaWm|MLMhcvz!4slNG z39=qit)$%k(lP!rG?kJ5MC&hu^jZRjz~}7fh1i&<9&BvPbjBTuH9 zad#H@V|F&k#}>bcl;i2w^lSKE`|z~cvJ~@h+9_s!A$gf031u%hKF*@c_0#!upl&%; z{MXUVgKRWEE@6%FEAFUpU473r7B_t$o%Ga9?U_%1Vs36xfoZ0K*mURJ`hstbgj)*5 zYPG?XsZyTl<&5)-g0KwV;gtg_3aq4kBDu3R8NP`^QLXR9PTujgDEgUgAY_yQ!+aPZ z9~hJWSF$JkuVnB0e3U&-FTlD&VO{Qmw(3|AsbVBYw? zF9lIMqHDqlrHy$JSbpZJtz%T40$$XY!O6p34cG~pIX80cN0oqH!1s?houfS0a%@>E zax|>a93KcyQlY$KxBj95GTlDIfh}O8aLqsIs!mEVByd;iU+9Li@nXJ>$aZOY3oeCF zg+}RTaM<(@JaOo3nG;sM)zWS1^y%TqgA|Te3838wy*6ezTtf!skL#@Q$05h-oGVbq z{Sn5WCyf87*vyyC{a?w}e?Qq$!ku~qJz9keUy4*}WonBWb9?Ftw5t7BW8=r1WnyBp zfF_tZ@Ew>9i;aq46J;3FVR>0}Jya)O+@}hmr*Bq)q=iM2ByLHQmMH}#VHqZW4^%7k zoWlO3BR>xwJwVoeUNn|qqHR-h!s6<~RkF6})zI{!asLg$-6v^%h39h0j$a^IB+0t9 zTr$U;%N08^dod6J^nk^k5<(P5%B<=fCrD0dxg_~FHuj~z2Cmz}^78(c3{0GZo`C-s6v zg$g$jV>}^eE_>n@^N#)z-!TE6+}i5=4$v%U-^cF*e>rg~3pUD_jGI((WexOvYVEju z;&Pe4aVrcR<*Z*w$X6d@1|sd-N=*?Z$L&hoF4udSiA^&LSE#Yf%$l+$i`+(X!bh4`5%v^HaWB&A0)`su6CC4bM@~BQhjKfR&f_SqX@v$6nocJM}h$g9=Mi{bdT389Mul-eDDT(@RZHW+@GZ*XZkaKlJfl4%*vK9W7D| zUc1`fO^wNZN5g;f8q`E~QnvZ#pL)zi(FD;QSu%2iBkjamxkQq$vL+!?4ySQjYF1jx zu)hDY%Cgiz{TS44qqMd*bOqt#%nY z))?lX=dR(x_omiKZ?ue((V@D}0}p=x!N>h!>Br_pm*MM|9zZS@qJjyeZ~yqQ-iIqD zpxN1O%}$`xJLT$kdDGQNh) zI*5R0@)Ey~{}e0@`40ojy>pCtp@*XzO>@Z0>#F1WH1Cxv#ol#g%BO9zXR@aX?efBG z%KEeP6b6}gxfRD3txLqU%re1r!6}P=Q_~fUo{;s9B$}6&uAF;R$@~NCobp~Ti3VBI z$PsXzCh?%}@_VD=IP?$}FwjqSf|a zC{gG$H8tr2cf{iPhH9^kTibID9?UmGJC-N32}2PVQklMEXNs@2M_7 z?GE*uR`fU6W|0KQ=&H)&CpbU|fccUC83DHwhTRAq>OUu#W9@zqq}x~32)5UUIE z&Ug`dFF~o!onP_>za$QnI;vBK?X7n!8gHz#a%Qi-dHZvNrc%YVxn)$(^M~iFjz3+zG(N^XeRN$_ zsnZJyZoo~eBdcL8Q=(FSbR9ikO6eY3S3zOsX08TlU$uA+^3~sRJ0I8W`j>jPx1ptV zzbe2C>&V~GSQuMaxdbK_CM%BgGt4;|sW*6GKp|6!qRsIn#?G+`M)e$W@-Z$Iyu1lN zJ~Tf{4`3~b=~sJW$M~g}H+m=CfQ(dt3uwp&t?xqMmkLEUALV9&Hk=d82#J1%8D}9@ zqsMGgvsFlJMkka|Yj$9AK*L!Ilo6psy3Em*+5vz6iuZN%p$^V^p z&4S5HRNy4!g;Dg&8uakJ-9icMLmDL)NV=Edvs#jTl9y=8Y0`PQ!yA4Al3A6$9}2^_ z*y{g*NmhA$VUyky_%F>|UlY2{VRVlCJEP|w6r1>`|HJjliHqzx{Y(B-P}O(+O$@4E zuCn;c-ouzXptp4FSW2KT2YMEaKS zdolK7cH}~+lbQTFBd?CMQWnS=Mjd+XvnEGmo5TJRu8i|vck_jhO62e0?n|!pqa5Ob z-iJ)|I2Y z3oiis*1pc~2MeHE*9&J}VW(&(ep-ZCw+}jai#x?!qDeZ5PuZnoOobhu8T#7Hv=x=u zldUv1YV%IG7aZ>twc`s3TNSiA;vSU=#67Rx-$l02jzy=kF3p}SxbtRorj`?O+&cC; zsDn6M@`8)o3*2E=+dSxn+fJ5x9ta!sc{@spd}q+W9qB;Mryjz*6BcEwfIY(PU#-J&npRj1RquQpuDT-BsMxXCO6c^>#G{fRSXf@drq z)TT%|D@rLkT&%CHtxr%4_rn&(9_ZJwl`JdHcb5FN*%0S{{`)KhX5d*6OoL?Swv6&L z+ANt^Sv8U^)J(u=O4v28DhvWhY zv>!QvWhabx#gdGK3kWvT;m=Q{Q~rq!x@@cLg!(^=w3Nt=oTV1^9|i%_?`uEPf%4!U zZ&v4AJS#v3XFXKAZWgYLVxd!%E0JD)O#ufXK7UNBve}c>6kY{`y552lRf4OTeFD3k zBA0!pJDEEVcC--DLB+Uh|mfffU?=_btqp(tuzC6if&tBgg|O{tM8R?kLs#U zYxTZ^W!LDERp@=G@h*XG^)T(XXxhh2*LWJ$&on0NLIM4NlVeoJaMyHSN5_G^f|q(F zQ=VAT*S2zngY5}suO{GaSDW35&o3~>#%R#$* z-;z19BOCGO70{i!(maTKpsc%xB`xJLg41RpfSVtnO(>7(DhiF^44BlHRL4H$5TUU> z9rXjo<&F%jHGlseI4JaXP^7tUUO`3RjE~cQE|LK{Ydqlgu#-b7!#{1iz3WAM#qYF&N4-=f+ur?WN`E0$3QzF z;k=87Gc0n0_EO>Wm&5J`YTeaCn8}$7$&0m1vpFL$|FhxrvWZL|k#&BmPU>u6|Y{e|!W8U_Vc{#OE48BIFb1m3MEd zF(f6m&}Zdzwp&`!^tH^j$h)NJ?1<)TnXqel?wCWT>+Me4J!tpGVEo1GR))F8d)113 zN>%O6b?a4tX+UFl;#GVH$amgqU`)$fX7am|m26J*7m-3NaxbQzAW4S=jI?n`2i>Pp z8qaFxEIh3gD)lLn30U%1(IrWx8^yAd9If+gq1e_*ww+aqsGw=mQGLHkpG)_!7iU22EQ8o zRvnG8TjcRu9q7XI#PGinO5M`*j&HFE-Ut82N*LCAi(F}I2Qku$uZhem#=wYkO%)iR zS$4Oa=df{0*PPv(5LQpb1bCM4%((4!opU{*{%jWkAlGJP;5W+?ubZKR&3Y(Sq za$T?u^Z{e+L%*>y*N;$F@X0$#vNA3aKd|6bTQOaDq&cddqd8`h$)Sqa3e=sjhH1EV|_O7lZaYISFw32fqg}O5z z4(061`O!^Xq-IVbz-)rPc*bl{;f}ZG4)& zc4M0xM58)b|I8^uW!2{=@%-NZS%Lsik^c)v@#9;hGNW6ZzqW)~Y!_m}M&insky5ym z+|IawW=9s|YanZ6r>{7qR4a|N<`QUl85cjziEp|43dvYA<364m35{{ePi4bnHLuxS z8_pW5=%hL7289$(fgxWFzr%BN+=lt<_wheEVI}E0ryo~BL3Gd!zKcv~cCN(Q!D}J# zJ8L3q?m5lCYbBHYi&GtHC>%2HI|+R_$2%E!hTS9jJ=dbigKKaO@}E2-Eowzz8NN*| z3uG7WEslDIK}lM==i2&;*X(umu`h74Bpo;OP!lh)F57*ZSvs2y&l$tM;8|(7QQw@uMvJ^j|Ge_jhB`P7tYhbuH0E{M`nCKom0zlGPZ;a(A3I(# zU%^T_;PFGBjay~*^-C^CxZ>P8H4&E~GHSC;D#I~+NG}5hx)@0&rZah3?Z>T6b!He< zF-+4_wEld|UGLG{t|D8P2%M@I*JArF>w~uI=gnFtuiWi`3r4kel#>q0!7>gQ#Y$U~ z7PPvo{+Xe*sxN>FuTR_lXE@mZ$oT#PK;@qSY@kGP^RtRU^kltDeK%0<&1FR4{irX4 zo<#2FmJersfEwB;0$iQQr-9hC)_f`M(T=g_1SV>KCqRIuJ1eoF=UeLf5r5=XC0g;H zGjYb{dl-Kl#GN5eQ|nT1AlAc^ubC}~@b*G)HVSuq+LoYeUOJV@7@bhxxKmz%e4vXc z^FDNNzGPt&;7PcO9)%B!gntKj^qNhqhE2&pF zLt%I&)7Aqmc%t#ptCXa)wNAZB+zwp}5z-}p#LeFHla74*jIIEB3gT-1b`93tcoc@s z7OHUcIN{}Jc>enjBbI%cJ8R`?P?t#rEj)oJ$cu>hHzA-}zBcqXqB;P-Aj}PTe=bo2 zdA|M?jT-cp01_CQ`(4GHR;XJ5!T`koUl-l};S4NtPy2lbUm`3RB!f=#b*lt@g;7im zP;yea#mtj;hSpblqwwE0pOvJK4*=ZwE1W(M4FJ1oN#_;*>-nms`7?Io7>=)?&VqCJ zy#B07zh2kxF2wZv*Q(_J6$TLK45D%}ec+3m`Z2c~sJvujo@}-NZ}Xo&S1f$mcJzXP z;qUbSr~}zZ{I`*ZXRi3UAt74;Tk7;wBssa(SFnY)V?F3&d6c_5+J|201WT?BXN89d zCTZF?G^jZlD~xvrhK8InI`$|d_YtJYiCwhj)YpXqVUd>Mnn^!tQ8SKRMc`z>UQ`K$ zJkRN&xk3RJoH|~kvnw{TleT((L`SwbO_@Z=xYC1&zV<<+vlt)*HGcq8R-d-ea8arFJQ^WzD67n0OjW6v{E?lH((#0q35+8fSF{zao%`=-uT5YlyE!&gGr+ zcQ)mBj#MqJCtIKAKO0h!9|S|k)vjk(l+RtSQf_XFmoXaowZ~BD;G!|2#95M+8o)g) zv@l(=EjgoA7iMM}fK`p{SiYK6+$^p0(aqH2?!1;mN4gEcST6#i!k)G{* z{HJXn>{h|NDws(9Y(u=`KWo)sTP0RmOqV(|4sp|eWMwCk48*PK6jV+;YVVIebn%t# zy}9dU(T^f8WE`^C>6m%2OEh+mPRHAWZ?_BS_y&@7Wze}7t4EdgmJF2W*u041AYtP+Gq1}F= zjXO&Ud3KGI2kV+dWGrPnFOZubFF#iCT}$E|DCOa4EupmR%+bppX2iL9yVA@|WK?S8*WrO{X*^Vx~F zw#PfP-Bh*HRdTYRPT?Q|C+U+zkhhn9{=$Wfh0S3oT; zGznjm#QUZWm`2==k~aMbp^%kE^h=fLfka72oL1Q>S)rp!oY2 z4moa0MNTFP?Tbh>hqQMr5GX^OaWKHz?7ET4+7*Df4xlUrJ|mVHEFJWHZ5^0*_Q3;R z^n$usz!%1^0Lb{AnUlUCS0zglh-aDvO-3j_;k?HEVZeKUha#J}hhFEV^h5%gyn1}x z+A<}r*ctR#Rc7G>A~*>^(zPd|(xiZ=*jINZyofVV$efiz0{8dXmee7Hr6!K5_DfDKEEsnZwhF>IAfjIx!7kuVq zQ@ykCFTBuTN4zrrv`w!CPbyhR zm`|QB?;m#^b7@y@>1lpwpb;STkO;o|Kfl7X!n;qkx+SwrPnnylD$xQ}% zEM|Jq+W7*BrES48-Z)jOydMD5ZEtjtcH5QgH$WgeFej<-c*8*>lj6K=-&Ky@85a6U zGQ7u%4<8#;{dq_k z_LuP)q3~;~fzL+NC0m$PiJ+;6ckrGg)~^*5upy}kYMCfWUYS8J%@;g z@59%r)fgvq>$tNNx(@B?>h|j6e&ctqU-bs5Oc&o8AE*8@*rh^d8bTj8W8YI}2H&Wh z8Qp1pC0)_;LWYiMjJCmv3Q3Ebfsq}8Uh!=iOo@_?7Zz#*uZ;qjXf~GMiln|OQ011CowK)AdZl1c8>*S4{o}acs z{&f7}_{f^m@`im9eky{7gyP>4H(;PMzzm%kDT8x^M46jHu0uR|`A)qcH|_|~acxJ7 z2KPeV_|!Eb@9>0H&8ECutAxyOW* zc^i-M1IiCC_+NpYiU(acM?P(v2hu&yGiz~DELRm(puKtf-IF!@8_Y(aW7$iFh!(fo z-Y>GHvw2Do27uPW%d-*k=NqW~%dRT?iFKyfX?^+Zb(b^)$iC3`+Nue&#h5mHIuZnj z&)jyn?f^gP6v$alvydO>fo-5lxv3jMkHDEmSa$%FxKZe7KM-uUxHcdr_oYK|EBxXs zJ_|xJy`b;sr)N~)$seWi!#AI)^-MG95i)oWDm-))_;hLjJo}HKUpj!oFYR^&#Mxg) zIrwLO{|h%i_*=a^#M8WQ+Bn>R zX9kElIL*3Ajzr31C!`G=DJOFdG^02JH2C)Sh#t}NT$vl;0g}IVrQcr}EzR)hm5iqi zlh0X|SY+&#J+C)=_0hQyS?hxd?~=8i7eg|iGhk|&#{gQ>BwhA6%W&KgQB_C@a+n;2ebbqWTl%)Vx6wv_9U^(PVyn(*DS zwOpge$YfpPfJrHI+}JA&Jmr#;Mb&>}Wh_y9QfO@&Cr6u)U0KSK{nqZuaG6!!foaq9 zQrgLTr3x2JbG@cZx`Y$U6f(4DP2pI@ka4ojLm(bS zm#s%i#k>gV5$PWRv?T?+?Vq-t`?L*oP8ojMHs<_kTb{BHq)BgdaRa){vb{H!s$95bmQ~5+O&nI+75bd>C_uCB7;2R3amXdfS$T{R$q+*BPZ4c2=O}^ z@Fjm#yUv|QlqOhe+``gA)aenYH=M>H#F<;6CEX!cR1i|r(fOXQX+L1`Aljtv@{K$S zdQ>?LEaTV^;sJ)Bb^BNY0qEN;q^_MNv+~Znpk0%V>7i?(tvP-bS0Pv5?7Y7;4Zdl7 zBneAiYD1lR&n#N){bgt<{NefMwHW{M!hrF97T8B#z9lXl%mQgvgD~iD3;>Su^>0iz`Zz5r zJbzYzIPQvu9-D_=CFPX4Oib1-Drz zwg%^ZS`ABNl4JD+UioFq-DT;0y)vQttBFw@v)WdnFJD!ZP+<{GvdU99V0tHf_|28* z8Pj5Q@m^S9p7FQGJBAJ^1O-{eS#<^F8for`d%oyWBNf|SI@r#9aQ&KDLbn+AeG+F$ z?Lg_H@>NaSY4;L4dRK~!Mu}`f-d^XD`IG6lCL@KoF~ldYPvK)^PHqjC51q8#_9+TwxpR4EQaV@55G zK6tX$uXoQOLnjSTpRg892&qO;9HHyn@JSQ_)Ro8WIl06`%RS+pXz^gYIL>?k$;{&; zXYd>XmemU+&Z*xxV1wqI0$Tr~iql)Eik;X80dR2+zu)Y78OY3c*{|?4_xv=QEla8b zeg8BANPr*nX&Y$M1c_R0!>4UJPJNt!_~1vI>egn&?bB`ov9mz6TnF{#rhE87}1Ta!uefc*b`9 z^PC{`w+77r-bw5?9gDK?TRjTomIfV``q?c3^Z5Ppp2sL5o*5*}R7TOmMq(l*ct3ES z*RZ9SrPwAr;Bn_7xIpcAkY`VO%>q*Q52-}&sj#+wEE$&DVE;ASl5)r7 zt?Mg|e2^r6c4?pGOXnYaOd?rarN4QYCogYtwX5v0_0`m4dD^-|kF?KroeIP}qS%K7 zb4oI}hQ6aX!%HL4r6a9fMVyS8E0;ZVMjeMq3gTo!iOQ*<0)<*{9fYifWe`c*I_-)- z@@_Mng?gFFd`s4^n-sbcsmM896XKzg6;y^ruE>K5P@V<*d_HUVy}wTQhU8>&#^A8J ztD~b!H|AJHfNVRdy!YVk2|3gc|Gj0m>1*?Nz_FRK@0zkUud_(8c1jn$)?^urIZ!-b zR<}YKdw1ihR-)2R4<283Z+#glaVmXSYJ020+`nt=!jmuqRyp?R>6e$9u8q7Q5{QzN zZ=mpYhIAc%*Hdn<%SdwwP!Z(X(_gFe4>H(%GQd|uQAn3Oj^A6oyr7?U# z?QwxHp~COve$$W*U{+2BK7e+mao^*6PEMfe@WnB-0+8BenI+Qk62~5M^fM;0mnq+2 zYNq+}14R#-nxRfF>K=WVGm;(=#xNOBURY|eH={OCAVa~___vgiV=wsPQ)788{n!9Y z&T=yGr_a_K^Cd_y`!DOtih4kqQZ8o%t2E}N3D_gZYmDqu#8LhKMr|&bZbF$OVWm@O5)E+4rg=W9G z^Xjy#U9qZQRQE#{I|p)Vus5L~uHClX`*CBHnV@OCoXr(3$wbL!>f&n@Cb}qfI|rYn z#NRoc#yieM5h%x8d?xl#vdkcNV3ADuc4XX|7m1TsF@KpSPDbH5v#k?qb^WT%U-<dC(r@cB$Ud0 zbxl(|`iV8}(RuOnp8Mpxnei!m_7%hwx?vqy3Vns9*v31#))ny;A9`uMiHxstdZ5rY zMveX%dROT;p#zl_LS?MWcR?T40&uI=APGCuDS-#7iqH`njd*b&a^Kl-=0Y9lvkRpy zNa8)9o6bFMc*vC6zk;Q=@QZq;?iEQN#s;n{sqD(fc)CE`gr> z>3#>-37kg_I)*5yOl0Y|1QbnYuCBS2kr?9)+>zK$`Xbuzwhw;ylE1~o^d_zz*3tXo zGZd=o%gm7akBWQsZGouz0XCpt)Gj`Qa|*w>Ki`NiffAK1!$R$raU8JO{Q@xh>{M|7 z3uK09%Z9JPuk`YdTnB#LC?9~gPu}xodEXA|I+Gwi*z^JPM27U#wNscd)nt%IgEPvi zzH;Bv(=^Kj*E43^V~m|>$ALM|REMF$+x`73QlaM7mPSbx^MA?OW671D>nz9CBjGcQ zuX*;R*!NQNsy2xojj3}eE@id7+BXd5WO#2z4Z8hqGO4i(?Zcg35uOh93sccpdRS{_ za@g7DT!i|sMRs?koeG$e-s9OBo^iJ`QC21_F&o=!`CbF%_a58YFWi3_d7)wH#o?oqv7j|r5)FEF&#-k2aRxOS*2i~cB>R+a-7ZJkEK`JkN)q8gaKbh z!X?TVc=WHmWmd_%Gq~ynra^BrbkylAc?-dFwlj|!Z%^H?4E;6y zq0qX+=dWDTk5t8YW*qX(+P8sW@54`l|)$Ep$xVm{2K}oZ-<-QA^Bok@&8>f~-x_ZS&>J-G@7tSl%#2gRO%hGt| z5ei!L3p!Jtojm9%knpT}RF}G&3=0rVq4%|2u+FLdZuX+QMRx9(uiDk-{CM@2dlW46 zhTAs4WJK}5>t0v)iCoBsa6=sj+}PO2~8 z1yy0I42iTcx5tH8noSMy507fi&;O3U3)M^acDyV#OBoP1-nf~hz*2ULO(PC}ywdl! zOzI+abT;xWE|pmm`DvT{GcULAt`ytyA4K?RKB-#v+ir01?$x&ked{h6uP|!5O4iT& zpYd8)-wwy^J35Lo#XZbgXi0ssWSlfQ1(?@y8884SsD zbtN!GX7|ZAkM%bzNBFb5dt}C49<+=EFYGk0oPkN?XJ;0cJH2$6${y;-N8@~<2#k(_ z=XDlZykjLSWObY`&C`Pj+%rZAf@oCTum=6{2oO1RZigvXyje-a7yD(7h4k>8q8lZu z?#=r723L5SH8)LVdS`an9#*35IA~ciS7zkUxZ9@mCDqeXC%%o8hP!QQXFj@A8W^zK zvLvz4KK@Zy#-*L|GY&Jh>gDy~C$Y~R&1UXAG7}*Y=pQ<)R>ad4K6IdNKdl+MUv+{4 z4RO}`gJZiE=@iA}xuw~K2HqJcoGZk-mMjLN5dF$A@j+F%Gn|G54QJ=>d5KTk&W|Y9 z&gMXMyMmR`hQq^y(@xK`u3!7T?iHopZI4*oyZh(c(N&2*J@#7g=~~u%sqg5d((`h< za2GdVxAjUh4@G;ig0S8F>f^98+|$Xef6$j9(voLCS2~tEuQ@m47=9bfR@*Gi8>5Cb z)}@_IC^bVG6;{tjEC&#JIx~A-BP|COel*KboRu2)&K!IH{Qa22d*#a&Ki}RHcg*Bs zX!201G>aG?DaLUt5G2I)#$PJD{anw8?Gp8bqCKPwFTyP7(N8h3shv6~f-2};2tTu< zE`QO!5sX}rTJKH!Ad+3@YD1^aO2O_fo5@0_lOcz#JMl~} zXoR24U`z7%ecI*?nie91@ohcastqY>hbm8+55O@VZ+7&4CAx%#obtbepKPuINIP|i zkt}~-A?>fePH(@TQd36 zwmQDtv=f1M6v;{F_pahWe{)q7ephf6WRC_n5t}p!Cg_p1n}0CL!j3Z&@DGn|lDSHCn zAA;O3)zl+t3*F_4G8uCt%!oZ5nPE5`UX9z73=9fl2gGKMtO+JjcKHWbaZ>8srKYoV z(x5KDz=4kEpX_f|W0#qm;}G|u-d2V<1&%wK>Q>z!Vy;M&TqDp|p$ox8F=}+Bu0h#M z{YvD4RMyb#8T~_ODKlg|nx={JXCe1i#T`lg!z6uZjpS%mk^MF?Z68-8*T>T;CPUZU z7ImJQH<+g+p;F{8lS`Inb?{s9HOewy)!-g=j5Q9rd; zFAYoOl8eL4LoO6L3!B)+V(uDGlPE16(Msrc2sLR{>3;L^l!ZmIu6d@%czQ>_#Z(%!U-@g zh-}i~p2Kh21%N;TlJQfo`D*ydg%vz#`FQ7=dQ;cipB-`J-39Zbj-Yd+*iWbOMithX z9`!>iJzsigsVp;T%XX2+qCMc zeEnmyVT3lgXg7Oa@@z9#g268kW2u135RhZ^BkVJc*DSBY7#1_jtYfYm-x3Jw-DG1YM86=sDTBuHLcd;j<+2n{;NA`hD|6T8jj>0yMJO3ES3 zSY&GDgwL3L{LvS00o1U{lDt{Br<=}Mq5kA2;yP^yi%t4&Sb1*1Ho|VeZeR(3`deA< z9PTS75;~_VTLfKmHCXqsjGAA|iVI;p{Ht4QGh{LL&xBHra8u){H4<;%3m)Z*pu~L} zJDN6O1d`J%5{UVg*o^lN|^U~g_B4bXt=u_39H02-EbGV)D&fhbJsz+0?GVt zBtremJ!tVeDmvOP>l$we)(G(=!6hv=0LNedY1^nac|#%>a9%_=OM{*#;&SMl0PyAu z*ALK-J(?ZVB>)f{pmIVt1%ekBt1jM4{UXGq{#_!>Z;yh7GuYHMDIlkystBw)0NkL* zx_|~C!ybsIa1#JdQb8Ut)BP*Q!K_j{@;{@!bf0CjMD z63`>W>7~&VnI#&VtyH^1R1@h3+emE#yAVrj*Tjo}d_l@*0`{T~{SCA-(l)#zBQYF; z5(XK`%T?q)eHrNaiQXxYO=H{1r9qYfaZVRe%zYdUgd; z*xD6t9lq=fzu0LFL%%V68E?5!S`rfU$#I~2s^0z6wwoWQ{A+*RtH=jIs5ND+9FS*W z&wx*nAhDYOZ@#qo!Y`eaTe~6r%P)!Zk3cyjUpOZT zn27Z{@-_I2_<sf~q`$>ul7R1fvZmMQJf8hnrWhpGh;v1{|dKnNMk8%656*R=w0=W=b zpuGZEO+ZqCUD)z*r$UYtFcM!F3blXQ7DWXX4jSL{!o|fRP{N>*>k{qLwjFQqym{b) z%K!ge*UHXT8TEQD064x`-E5ui(`o0EN4f=ot7df_4=Ee1@X_&3~@#GfXxi6|)18#6f$ z5Ojxw^FK90O}i1qHgnUJwLO|3$@XSX%LT-^o#d{@8U6I*;1TF>v5o^a+-T_XWJhzE zXQ@^r^vXhhm%!76WM2onsex?M0||Zt(FJxEdA8pU5~y%bJCcQSfBd_*;?>P3c3&U% zpdYOCzipXQm^;up`7pkFdu(O8kJlZapB?4UNo7i>)h-mq-`i+G+-zqBy7i!T?OD-j zXy4Nm5$f^+r^*@Wr0y@`w7)4%W9b>RjiC2w%p;9Q0yO*;>9?kW@NMDTJ*`eLZ&=uH z^b171%2Ju2fzf_Hi4{yKr3_PsSqnjKx#-vQ0c#iUu#8AQ?u<&oM)m#Hl?^kx&ce&h za}4tcHy|$L3_}>(NoTxF3<}+O3z(vOLY=FJE5D;UcRCwv_7$(JL$DB1x$p`im;;SH zNOl_Kxk*$Q&dbLZ?rjX_ypQ})0LwUO`_8t{+&aVFwzMXx)JTJUe1Kpfso2YX6z1?O zRK(lSNL3uj`=(DGzfyNe#cmdfIn9BA7%co$??|#U}kVZnN zKbC!Ax6Xf`!|y*qYQkk~xkceyX6Y*mABa*=V#oFl84-@q%>W#tV1{y-Gm_lw9>{`& zzDOJHWnussQnca7B&s9}5tfMJ*dsqr_>Lg=E2|a`qv=M1I)eLHPitMznO{6J4?kq6 zFzRbjUZdL;xdF3`(Q!1^ov{amipPzKs?nl(PJd3-c=xUG-7c#n+Yw^+kKB(I`y9HO z(e00-%O)SxK7cOCf1?8>*?E9&PDn>A|7h$L2-`(b6*tPNt#V7=?R%NzR6E^aotg#- zby5%y|4pOLo_L@+U;_w`n+_tG2SL6|Uconk&5C@3lY-1h__oG%Bu~SOym5B}yujuR zm_uIVENs3rTQ^&m0f!Cf2L$6h_>s?Hk>Q0=4*?8hX;YXClaM z20=_!7mioMeQZuEUyLhP0bHoPEmt76Ryn|$({ayRhd@9GI-Au|TV4bt_vGhY4bTYB ziPu;!3?z>}_in(Sem-peLe553$?%7^OuxHz)a0`^aOQ z_f;g9TCV}ehCW0@kOg5KWszpVl_Tg?mW2A3W1T^iKI@?|cCE@=BX_uhd+t5MbwmTc zhlk)U&`;>9UB?tbsTVkPBedi*sJ`X#9w}4qv9Lo7PCoA($FATyHeY6BN${dsivsOJ zUo@<}CEK^Ebj)`wGOrV7GQ2DltuLR|Ii?bIou!OqDd&-+0(giYz3XqzvgVEt<98tx z$ETDSrkr+SYSCSaIF{BqaTsO$gV?44K-O}97h4g#awP;~L%0>)`R-u8iVI@-|6%Vv zqngU!wozvsMMXeFI+9TaL8>C53CSn}2ndnh$sj`?Ll)ASE;* z5fWe&sevGfK!VbhM2cGonX`S*hjaeQ`M-0X^}Nq|pR>*v_>i@-vw!7o*L7bv&r#sa zbE6U<&Vc6iL`2k0M7Njrv2&>B*PwS4M$(z#$_L&-tm_YQrG3zqkgOOt5kp@QaWk+Q z{EdnGe@OqU1=+}y2oV9`%2MuSof}K7*krWe%#N0oss0D;9r%?m8e76B;a(R?U1M`y z%c$DAD*mV$$-|$ym5~V}?~7Zs3364-Nv#-P_DuNQNM>}&cN|w=WI+hbCS)}|w-CNj z$L|~c*fkz;?G0)Cfe$cQ|6Rt*TKAwXLBX6EuHK4eqF@{mYJAW%Vp;FP_1v&~L~HA_ zR$)fs)ug^}(}LY<+Cway82V@C`an{l{F>qMh*|1)KzC0Eo^u!DyBwt%PZoI}au6li zJfCW!Bhz*C+oIsJ9=_}ms^y)XB zOP(@ZXk#kdCEQA>hjOT~aG)a=&gf2f6r>e2CDoYY!F3OHS(K@+F9#%TB|ud!IT1Eo zVEG1l4u9j5JY=XPz&^{OK^d$r&iz>s;bB&oVdFnavkvDTQ+)nMW>~R-gMuvyYN!%; z@Tz7~XT=muOx#H_wfBi-YIAow`h|2_fXXX*0kYvWo1~hAKCPt+oDeg=az>SPR-3EW zrhQiW7bQ7E3E%mLKB7I0f4=dLpHgNer9SOgw^OuptTBpN2?n@Mv#NUQZKDg`rM?jQ0cw zDJVuwNm~a3P0(b9ehA!-=kUV9xo#Scak(5h-?2xWRvnR&K=#8Z5Zfs+T+R z&f-Sa=?Yw~P#Jm6FO_nb_w(2~JlS=BCRes&!UW%KCF2Y`X<5cQ!`!IMWDA+Grm&m= z*Abq?=CpW&UfcO%cYm1daP@k-pgXo(xAj`}MEs}NlcOsif~(XJl4xn*cFh7&7*t!qalKpP+xqu>rhD%T7vk862%$gjEQN@u|P3sQQPZZkaX@qIC%#i%}9SB55Jv zZ#>8cKk!T{$0uJqJMSo&+!*<*ZlZ9kF#E)IY)HWGv@_|SDdd6P-W1OP{BmKrzHa&awu%ofH{3m`$=dGIBO)wvE z#s?4dli0fQ-vdRrxR6eH!)D<2jAlJ5h~|n*s9txDl|UuxZy3SBf)h9!Rn{t`g4(rM z%m~pWBfm3IN+`*+7>MjLb|iv`|Mb>X>Q+d`q6%gB)&$Dm-x zX)6W{|G1*jJez&Ow(w+v1-CpUL&u_8Q`%<7_ZW;M^W^?=iyc|y%?-QIQdV(lopuip z(-}!PY%QzRTdSWS=NXECRn@jIBU5tw%6$fuiK#`76d!|TPxnT|{xUB=v%?D$8mR%$ zHGyQX@=h|g!JCDMEc3sw3l^Zcf?=oTk!7l&QX_z4rNb{W*bGd)p)^-uW&lUoA4n19 zFpK1FIW>76A0idq*5Dbl+qEW^Ao~NEFwvn8pg1Ek$|!bcb72KXKeytN(a5Vg&sjpg1D#Q3 z!{PRpKfWjhk@ymv;*F}S4oc?cwl^$~WR;gczo;^l5~VKwq>@#$Z!FQEz`dev zan6DBDnA1LK7Yel%x!mkPfX_`|S zdlp6AR^Th*IoX)N*n!Py&i$CU9ZCLC&3a5Hlk=sD)5xoNuc^Qn#S4E%27u1_Nkcky ze3KtM3)UScUbEkPAXP1IQiSge^h819W!~h_;fc9s8L_83B zBS2(ZN7XBCA{QWIMo+h+Po255N|%Uw5l|cBWa6oyOq&fbgn2oM;%IB9yAw~^ z7ay=Vdtc0sWRnH^vi@XU zi??Ka*!bbL#O6}Z<(83%)B=Nk_FHpxQhGP30uiv6(AJv1a+mzFN%?X6FZXRz+V7cr zw47HA_Br)V>CN-TDNp zzEB2-KJ$+ONP27gR8!d!{wS$N6OA)CzIRr)Tjb#4!ObB5V1?~dw^<>_{U?MH7ap16 zR}6xiCaPV7Ue_3WoMT7cs8Rdn*FyO$nff{N?)FI5Op#yYX$Fn$b`M={!Z0tLHV8N! zIwyWkCEQ!B=HTt_tH+(ohhLtPGj%i7cK3Z}3+0Ua2J4U7+0V*o3LUV}%724u4NX9p zKL&BZV}5t23%Xwr=c5W=hG@>`nemhd_F)D?Kmh(HvoAB42XtCuO2Lxz&yg6uTrGsR zxWO+hgfp9a`0<8di6q$<{A>_ev%bEmq6$_AOi`-*IE)mPdlK$1!jEjgbf$5fcJ_nN zBl{O{gfwr>fAb-6=eu`cf9(yhzm_<*6$NnxS)4~W1AN7YAdB-tER`|b&QF*fNIHwQ z=gg<7YYzwpL_xYV_XdImMd-3#@u+Z95ui(>9-t^Jwth<0ZYF@ODu%NOSkr4p1KOULRH-DJ>9 zQu)6qIOR-qLWxq=D#7x?-goE58&#^$onc**qdSpuMqVsYH)fN{Z3~4-hkJyS+o1Bt zh=~rf*uFK3W3?6cx`&E0=#1hd;-NY-%Ne-9lDq`sSfI>@dcSHQuX{=naqNqltoaa; z^C4lUD42y4LTPm$7rEHRY_lv2$PNXfJ7tt6W~tm$O-9VRiRvPuuB`NTrMS{hWDspC zHWUXpk_wV5?m`*_{@!Ca0ss17kcUk56Xo**Y@f||A83I`L%T*Y@6RpS=P%j6cxM}y z|4zR@>^?zX_q5JyKjI$*`e$E>LJgOctS*j%J+NdPfu~Dm+ z0;HJ)jxLYYI1&O!E366TFTyg7Qc}QF+otdk*lj!w5=buLCia3d55bUKej{VT7r!o$ z0~RcM!TNPS9=W(Uwo!c+L<~d@gSr7Opl*QV@{W;F3I)Z*CV=2f`jj@aO})G?GMI%( zxEcIIRAJ6f5)=Ie+?uXfIm-eidMu>9xk)lgGdWfiwHH}8)}~uYqL3dUgQ&;WcWhs| zqH0)aR>5C*4PWnnI|mmZuDRFWkuS@6)BcW<6%tt$sM4BITLr{j!C&F-uP;MkT`3f1 zn{inns4^E>9^_hGROaCkD3dUr}Oi`8Es<%_}$Bv(7(Cx#4&=%hadMr(ityZr zd>}^&54z5`+W1{Nv_HeoP1^FfN`{M%Tq{b=R7|T2A%x>hcNt()+Rh#;{4ue=w>wJc z-E=}*WT~^65xD@Drmf@_>=>-|Vv{}VK<11kDdX(PJ*#v;$VB+vl&=T;tYj*X<_vCIi_AGty2OrR^JU*^B@n4OtD znBk(f?2+}wsoh=y*Gsjs4*Nveq`P|<=v9n3o^&v}zmu1OvtxmHth{FsINx2JhkP86 z>x6Bnkz3q^99peX%&@FE3J4<-@xmKcW^PQd4q*OhWCp;Oqs=&PZLItrU7FCjU1F`B zT$HPR%k4wZ9O5AQD5s?L?>${VGy_dsc=wgpsCh(U4=o!a&p$Wu27QVg0)E>E2#enY z%i+34zqhm-sUfxj<>ISJ>^i3R5JhoOCR}2GwJdb#<7x|-3Q5n@YzciqS?NjOaMsUr zquZAm{69cv&(psO|I7f7x$f537ZnsNsDh#fs-OsdG5cL6AQbeCf57c>zvLMp3jN5C z3igdV$Q5l2ZE?@y7zJ?bWS;M>1#EnfZ4e*p7 z20h0sv?}FEw!TK2<%~W|27P`MdOXDKm(h(=advU+SOOP9yK4e1ysh9rvHz~#@To+9 z@|%#Bnumsp9Lvso%is|^I?J90;~r__;MoG0EJWBD9SsZwMR0OQDd5*NW3XG3Tga|} zRkAw5mQuLJE^(qLr1ZMrOo5z|fI&Anwn|&Imoon!eXIK*Ayr|-P`nJ~Xl2=@6E&B` znSSOpeHbR^;tbq~5xG(i4l;+w<=*5r5<}TWH(!IJlHEeEQ^!({yImYc3ld7eUHEen zjxE7CFoGKd@xo|9?%vMWpSb-^Y`iS$JiRgYJkyH{-NZjapJ(zE!+h9+NI`IR+|4>y z&^XYirRft|3$VjYk?Z3PW9@lP?YWyqzEk}_4ZqrL=XcrB8d$c6CvLPo8ySxs4Qw5; z9SA$Gf)kNb$@+yOK4}OOPbrG)=(^I$C`P;i!Q_8>fueS~L5Q+%kJSJE zcX9*(akHMBT+n<8Vk8%GeY05aReKC#u$@nr4|?BQrc?H2vWT>HI~(RkgB8-&AF2ma zT0)BQ^pDxOEF9HIe-t2=e$wAJ)q}a6`#G}{`9s@j4J!A722354(z~xSrO#m1a^7Kk zsA-!`$b%#|@XMZJ0Ssw?z;i6zwjJ3}U0j8!m_)Pns>l!4Lz1IR3-;9mQM8L~Pd|Jc zu>OC+&J=bb4NNI4$Wwq>r-9_{233p@aBb@2 zv_(@J6Dsau=FCK2C_|K?;#@`yjY&vkkmrdJC@2`;HbN#jT^Z4+CJS9$x>dNy50(1G zy@JI>@h`*9i^L@gKD4hnkZg&uk26>m%FTw0uEQ}Riq4;A-Rq(-zAVQ3nLAn&6rbLjWT-kX6Hz0gp4dRwYm%s zLkWe053dpvdw>vjfpM3oR0`sVv7gVZ(f*ICol}MkHHE^7{+@0bF;Zit&O@K*(9ntr zAc!uShm-(htbU_a1WtX=6-n4w&OI}AN;_E(G*PnxUA zM$ndnUFRkyWTl|$NNbK#Dq5cyIPoHY*=PVBZ&}L%kM;C(mxetz8r~~hCX>5&u}`CR z{87Sz;qdFuINuhDlcfgjD&%6wO=ut^!_Dzbr5-`$Zn}BTg#HbRBZ(r;%@!1~+|Q8~ z_J30AjPiA^R(N?G)fS_oIX=`id#0h;PTC?-t6jOfTBAVDAy8FRrSL^;Uzb@q2jt1& zG(q}CiUePCNV`v!HsO>JzAch)i+Qw1aV!}vpakYHQKiMCW&d1C$zb4hG-8CJ0NhY6 ztsnd;SoY^(C7E9a`y`%{K0()%{+B02fjeL4pm{q%pemCwsLGV>i{IJzCBi^l{l_^i zE&!AWlLuL|ST!?HO(6zDEZQ~H|L56*(bqo^`@c3vX1uEGYxA2KI1B2Kh1%Zubz)w9%1w`#JoSk-PnSv0NoEa_49!@`LxH*Qrhw;VCd5}gl^!lr zOSR(@rNn5W^8jJ-Q`DWGQ==oiOWl_Yy7~+JLT~((&Fr3a993$#Jv`-Mx_N104w?U7 z5pB76abC5l&D$pK-DfqDAaet^*$)f9uWXwjV?#8J3@;nLLi{18E?(m^LAAf+?Psl* zM8oG?sWfX3TI7CtRE3lr)B?FYeU#Zj6Uk;N|9aj2$*V&=Rj0ji>4$aX^N)7077Xrf zk}F!6bfpcBC=k2Jp7dCtC;}!kLb1J`oT=)@ zE#~c*YMvcq!_q5&O-(!tZ6cs`xzE?@-vzt&P4m)k;%xEempB!E^s0iKokY8r>VC zGPUMB;t+A%+l9No2v)=v^1H$nCdb5(P}nP@5hRN>TPE4V_)2T*2vo3qDw_D2?j;)8 zj$!G>wV74ES5uQBAbmo207Jf*^0g z@erGameJ`;4DEEqRX6Kl?Or#}D3qbc!JV7=*BRYx_bJ%@%2DFQ$7rfknre@bt!-qC zo|&L&h@i>U(=W(T4U5dO;g3&Rk5#e3m5d#q9XJT)wLz>F?O#UVb*n!z z(dz7Ag)7m>rq`}OTnFs*5ITVM9ICG8{;Id!zsGY>`z>?*wTGp7`$%|VdtEIvJm~q% zsJhJI%b?+M(`o@tu+wGUq6E{xwV5N@YKY;qZ2CH?5jY)&_Q#9sz-c({Z+1Qu_wNP(D9^FILa|BSmx6(7Y67qmDi+Tu)f=JjS6E_yoq9a$Lr-eFU08f5zAq06;p?|73LPjwgHh3 ze$PAK>G*7{nD!6?^VmrCQgFio#bTxfXm@UA*DMiB=d`=S6wcAxdgLnS9;7&g$qdq& zL_2Y1tFC`s9wCo?ThI9PZ9(HdwJz075d|!IJ6iEwJ76Q>!zzH^zswHKC=$M11JLO5 zI-`8iNc=&V_{4M0(yB8Tk!t8tW42SQp2u^()4k;(`@9h-I^5W*U*FusjKKL+FX%U$ zjHG$%O0{$!4U6~l>67ZeQaTT|AuCx6o1bDye0CZfj3Ah%)oL%=(k-%dJ+lrm=r%-` z4ugh;v2tS}gY_bqKZ9hbBOmeO{dX5LGl~BLt~Q$9hM0r(A#3=D^ zN8RFo=Z4`{3_bqi9JO{GzqN018rT>7_nz)De$OywL6V4>5pVi?j|@phdGGmu`xRZ> zf%LZXoY_v-PZ?;Buoxc}?yxhZyn1?ZLZY30J{^8JVdxrJS{pAEklS6ao`ILm>$CkZ zjmVw0VEp(LL{!zodsTazMdX0jG^((nVhw7(YfP8vDaGkZUCMpWFDMF{QfOwZ|K%aE zY?EouVLq%1(t5SXZD|9$vDQD6)=64|?M^oL#xB>jJ&luQpIP5&YN#>Ak1kZ1#6~^A zKB4tad>kY7DXuI~yV%wf^st9Q1jBq&Y5yYl6Apl&r?#ro9dv@YD&tz zqMqQ0XH7{J?fXk+LJ4%IQ2R26{G0!iS;<@M@ zRFr+-z(XaOjd|>ygo3w3gh=u=^N$2ct5bRC#S#MTf&I(!p|rZTQv%XS5m$+pXI_R% z2TKiw=4D+Pqxn2+n0K(UOY?8jKB4>~EP}n*Ep8EF7e@;U+<#IrXP)PF+%x8Qx^4lO1w_6aI`k(Z`e-!Xof+IGhB+>>d~ZW*7-&1>+3p& zX#Gb~_)S*5}#o|3ADlm$EIx{^EXZhrSlG^UT*i6mJY9$cj1giEf!4EX-oSy;9 z#DCQos&hVSf(k?01&9k{h48%rA)ytMXy;+R5>O~jq;TabivXNylg!H_9U|BU&7Z+O zVk9^jdtnN;AHyPWME>4$ZvCHCtB|j@5If(mukyYJyW(c;G2V;tbwLJ|a|rBONdHnX zr)h%IpVvbmd*Pg600itFZoyd~5ax^D(#74z0|96dG<&(TOG$F~qQ2x;>jC+f=R1HE zf3WagkJypzc{ae)rhq8(T__?HxE6SO`Vlp59N= z4nDeNq~KIH3UW_&l#IF8@@hO_1@c*}yn#JIuzgRslk%!uu^`v)IQWF0IIp;pshRXb z$sC%DFA0*|AUSdi4dFO#nsTQe!YWwyHAZ%0@&DLj3t35q9H(}_h0NLfl|HB&8 zf2lo0T>aPO_}XuSoDu2&G1R&k1%N1+fwa#+{g4dq2c-Gg|$yk-5RO zcDZ1S7gf2b$r?~6n$s%3vlQ@{J4#CU^hFu;{}z0H z74*z&3h-n(@GdJYO!Bl0UmRuE<*ClyS*Iutuj7*``-h=@eyoApAJpFm8wzr^R7E5L zqB4jq+4s6MiKv?`T*1!lt%MJE{kS+f{3uyn{w8C?Up$Js%LTJTh&^zM53=p>5|^ng z%xUTwBe)D_H@vgGe`BKJ{=5AImDu5HLLV*MpHG}=X*%Z3S+8wYi&Jz~b9YquVNF=! zhl2f+4-6mAU;Lm~@9?a^T4L79cyeV+OYsO@d za(Yq5K2|yS=+q$E&zy3QcYI8Q-jKf_b7f@ABGUyE*Zn!9%|ZbazY31g34S&a$(g&o zg!vbH>+o?k4)YsWw#xpZsU0?pyhE+0)Ueu-p!RJU?<50MuLd3Z$u>?C?Jo*Av|>2I zNWc@t6C$*CSB7%EEde|m*X%T3(n7X7aa9M&)bJcFH7!^rZ1 z62NcfR!3zep*F{f;WGjUJs@q%FJ)ayLp_+t)%^ona|DpI7y?lR+k;S{<3ujs2uC0xPct3MF&l*twDVLe1mW;pHPmS&VWQvT6QW;81~+yr++a){Bt}y*1Uc($U%I zFojIf04@Ll?8MEfSbEB1RT7lQR_0$ZD|y&YkW(fN=(+x6X?or#?1dC`5g35ToObtW8? z=SC|!$Uy{UpBt%xTb0v6t3|i_fz)%4YF(}&JH`_wZ0}1b?d@(}@et5+u|CuYiL0=? z5qI;xeRV^t6G$bZy=6cl61=d6ka!9CA3Oxvg?9;N?8G7U_X6GFc{BKqH`jTV=KZ$` zLRR7B&>X-p1e67PtP5Cgg=|g=5%I$Q^2D!>6;cDx-9!K`KA=>lBn%3uZl7P`%Z~DY z3~0r5s>7`TIOn74fFRm1mE}jXQnDM2n8!VvaGMNlf=Fmnlle-C0jq6hDhsg+L!|Ed zAI=!F-V1_incoJO0pAuemUn}^zxsXu|E25Xz(MVy@7t_qMG`(@yimHV4OVhBn=02dub2#=S=J(}^#D~Om_$-8X(o<}hWC-PS&aYH1 zqbkl3Hzr{ciSi`{x}F(21Rsk^98~l7ikT-*h^CckWfhds-eobGP5SBWTPl%l%X-hQ zp25Lid_+^#x*W2_=bYvK-Xo675Ro>xRx0GpN@wx%L=vB|-&s^2lIlq>K)!c3b@+o2 zSG{)7v2*+HJzrVPukwYpoH)J^0AZItgwt2kF^Aetvuh*({uc7+VibZty*EH+uAVdh z?32W1W8pp^MjV@}-EL;bN#D$4r5c@g2NGD8F&95wst0=5kYv|v-1&g5hC}Vh-7IrC zG5MuxC$#+6Cn@O;1D3C6mxrqsEnRPvTj&QnSlo!S&4LH$?*FW)@!NYT_tzQ%5zMQo9kb}BDMe9g z=Pd@NaVFRh2>W>h{x4y~=UW}rI!tHpmk}{7+?o#L__Pyess@}jF%l~p01jdRan8G* zC^yzyBq&N9U{DxWV;H-Ccxu+68K@y`I4o7 zhQt2v9z?EVzRh_58Gx(#FAM)w{08!$zcp%+)Hwd}*semuk@;ctInMc+(b3^oy_Jh~ zOOSegCTr(hSJYuiiADyH_e^Fi38X{$PmA(S|B#!Q!2oKWIq?-ZD>@*=+c%k;I|1Nn zYk@8Uk{Mvz&eD|^iz8JN#nzEz|NcsxrWQfkC(uDIGHb*xklWsJ_jwZNHV!6rdWE`R z1iWgUKU+)5=_sU!j)Y2$4{u(pI&(kpdU)VfA1nK~eE;ria_gV(&6|z>`%=LRiU<&~ zErD9I!<%yko~_0?IazvZ)Rgv?#SUyCuL zU{k+C0yx@}*FYRi_eNk)5E~=XS01%%t>|%v=JBLE6QymEmWLbJyb#J z%75n^vEiF6Dq=U@!~cKZ{;w*P7YYLQuH5!K#l?1hhCgYO<;E&H81trCkIt*z^ zYlkHaPzE)4K_~GzLg$0Oyi}QwSdOKV%MS0b_jl4QGD?(!{(Bc+H)6jfIa~3+B@zEe za<=8Z4G0!l>zl=X#S@PPoyJJibIR~~YUL}8-_EJkPFGlaHK8OIJkI8`+wkuPW)Olv zjfV%qSO$_{XvVhEq`T69yiS{dR-chV4bE_2%V^hZnevPF!_{eidW`srxzX}+`>aVX zNyBOtyL+~wDW3`ovNzv$`=L#8E@oZs0S)UugN;R&|44Ue^?AWVuW~DFiCBUG@3=Ko zbtFy2ApF-i=4IyH>Zje7YW|&1oVx^*hy|Mqk7&e-yP!|)Z8xj$Lsmq<){0IfYq6m+IH2m<##77r_MsU{eeH-}1IX9>*1;N} zs$x7bKGA_mmcIc zt2vD}Ga$&NS1;r!(+86_-H&T}Cl?Puf-Vx(UC~4H@sW2|{=GN+$Axp`H{@^zaaT6{ zf244}TS{s6%>#E~qv!nR2cm0;1o{1A6v!m{^58pMM=O$+9Q&hNAp8gPiJ1aHOU`@j zZN5AL9H~1gvl&;m*b2us$U;XWG}D+=2}A$2$O&HE;*=`Ga`~)R_;Il@)mGtaq7e#G zecc+N@%b$2@i5bK_fNNUoiBUNh`VRrY(jBZ*FGL#Q>qRQi>#y2`m4uRM zBc#LE1jWq6Al~VntaqN-nt~f?$1(jP6GF1xv0^(#-dy>t?Ms2KV<|kr3Z<3Lk5Q1H zcS=`y=P)dfTQfD-9JApzFIGt6O$mx1dF&cR!vnR+pvwq!lQdp;p9%Qr8Zf2y1lu9V z%8P*eYllb!h|L5XJ<93*iSi&%RgOj(zJ4xwCT8zuUOlG|EYC$u-=WBRKrFyMDT?$f zS3qOTqZMe0n0<{n;t!E&cp4(rL3|!SMAdade$Y$|9$Sx1`B*D=egjv%#y&H!T=S{z zm2fQPvy|Iwr1f=3*r)GFXUK=$DM`J=T z8^xL1#&|vCgyvp8`6{*UIMQz?Z|C7Xx7RzSL?%U=dw)VV1r!?;*{9f8wC%XS7v^Gb zNBo7p70h}A*(~LZ-KjxaRZa4w@hliVG&;EGbpWV%^PE6U*+3o(lK+7UM3?zbG-g#U zKqR2OZZT$Eu`)~`Bza4KJ_@9=E0N;p%K#~;#2M46?lmI_c7W@?kC=tOpFT7Jh;-gv zn&8)hIye#KDT4jv`Tg+v^w5^-WiyeUqqV{$ zR}Ba5PNWYw$sa+UVBOD}m^#d*f(P?Oj8 zJA`SRAmYK%kyPCdpHT&bTA{}dKBHp>g%?E1CORxR_Ahqpt*9HIFQoL$6?QtD1)3dr zGu#a-T~*zf_KAOXl&=qD(j{Q~I7XCmmNWYNHUdxr#}<-6b;te!ktApgyyx#dwE`)I z7*5Z#2VAuYW^onj7KnZb#hwI4+pLJoxf&1I34mo4T5W9o{PeM6E?WNNlTm0ibwa?t z8Kk4f7bEu~1Ew3g?`$!iKN>eH_rRx6pH!E#5%GK}3Yj@Ss=+fO22Jnhd9Xp4Qev_2 zM@B=iofTkQ%~KgQJin!2@(XZ7%VAc|Hjoq;QT!e(?&&*}Rwz12t30UwJ>pWB@vF|t zjH7v_lbkG%K>iqBl;vUY=gV?Nzk>4Y*$3`1N)Kkv>Q^mY<@Ab6&7PZhP&GRdDseJ} zWW413`)}pHJ@8A+ul%jK#d}RMrISMi_4pKE$N5bD8~zBta~R%0Wr4~SUldV8K&jSk zOe3b#1Y8{?&u02H)qf362KxxbKtiA2w()z&D>zqmTOA$D-DfBrx@`h%+i<(V3+c9a z6J+Ye3IjoAOqiHIgq-p4abVQcLpCC9>I7Hle(Tt?R6!3-I(6I?nP#Z)(=CI9DPlmW z$5K>wPU%2Mg&UCjVtV1Y-DcQM;YJ_AhDolu4c|{r_j9H^9fbzF*#llP>Be@WP@{`% z%cnbLHq@tsbFJ-^_SRgtyr)ke`ZTvRXPcMaeS6b;Y0ERG)IZ9%;PFChLL&9QiOxw+DnVSV(0dhKxjyjG{x`G1&f{!_FGP!1l&zAUCoDY>!bJRMf zJVv~oc7|N+m|xlYFh5kTLDlPhGOa)3yVI^sWV`ghe6pA13ufi?O8}!kQ04=u^$5{M zo_vNG6rK|@eBoTJLCB3Ze0rw$SeSbqMG$*JrdsM}4N{-`Y3wwI$`?Zd zj(A~kfqgK~!9|ak>_l?#;HYyYz8P{w2+luR^LY=3p2|0-hWx$fPfeZ$X5ly=`*tkM zM0{z8xDsGX7_hCWBOZz!ZfIE=d7FYWav2XBDQF?8Y6R%4RL2ww3T>##iwSI`If9{r zt5gWdJ8&C)P3e_wf@am#<&U)2S1WHsUpDb{-nOXA|LooOn~g~%A~^z=q0{(8Gs!Gqe=KltZrpM2EJU7C3P7gvL@S$XN#_MDY4 z_vc)o+ zE=G8pm}&N&Q=6#EFV-ij={UuAUp-;2a>KU9z@}JQ@1n!8CA+kC*A&hGa0wm|vh@>n zFPwXV2c{W=R5RXBkcOt6qew7y`jZa>8}g9V$oFb+-ZrR!&d9~ALGbhAh48KMtS$NiNbw6am@G28%1_vW zH#`9;A**M=!n8HmDgH7RgZG6j`#OPii8d>6rZ*C7GF-zBtgZCI1+`bP*`5YFB_Gh@ zHG!?vWGE)xRic=C3o+uAtqK=J8>eoD1N%xAbA|7G^q+8b4{(AUT&E_=E9LrYwwWDW zE>vI!_t*b0Xa&}nCo10#><8*+-;9AAj0+|FKF9&|2@DY&Z2mhB!9H#Va^ur@a6hh{ zI|ig+Km{@K{s!cx6*>boYr$yKjbW`OilK_H9E=R8M(Z)r$5MVbJaKgu#Bu+O9iCn{ zkKK=98v|hFvM3h!^_pS-tCnmatVRY{BP>M`X|H507&T-UZAdcY2VQX5_~OkRne0+< z<^ss~K+yi)BL`H^TMt(iXzifZhO6vp(LF^XVppt7@tWCJ*F~v!^PTv(!upc>D$bX@diS8 zVUFv{097oqNt3B`c} zmW9x=MVU`YZHnB??p98*hYjTzzhtKiA2t%=V`8OfX+PtVKSz`6-k_S+C<)Yek-N|9mIV&On#$z5lG;= z(&!Y>ILGIJGn|!3)Bd^04tzZ9`?mIWPECrMHtyJh9v5+kXXYIo%odWhd`fAki*u{J zGk|8_kMQgdUT~Iv8z{ zY$k#>-gJne_Wi2-PRejhAa{h+C0=nQ>v!Li_w@wQlshTGNp!B`DMFN1ww)_DP%STQ zt&FCLXNI1&|JbB99C9#?KlsT&l?DoJgH!Am?(x9eNylX1a2G}4w7gy;P`_f7`Lz{G-c56x= z@X}3z?#ao{ou{SybzCZ?bxLUP!6Nmy=aoMUp7?<_@Q;u_@$WrnKl5WAU`P*-9j{tYFAFzAv=O% zf;KB<%apdE?@8oIdB3c%AI_r`F)FSaZONtKVkkT?u@c?SdRRITj%lhG?#D=90(a)^`LDoKFeb z=GRtt@rhG~zZM;!Nt#K@U6xdgFxGgfdL_d9Lw~r+FpU|%V1IA^@f$O!g^h!~N_i(N zTQWt#Si~YR?2rC(-;tALzN#9mYf3#njIN>B{&w_J$++ILBSAi|9(J+MXrUfnl{iXL zo;^L-)!lx`F;*gAT12faV%vNYQ1u**z#I((3C#`aX6z66GMXCrIe?X1S>y|B*{+C3x&9TJx^;uoGH$HCl_`E zxcFtT?d{TW08cl-fhr5qK8+ug~VIezGP=Fua6;VAeHvJj7i+Is9XC$ zt?P>bn9k(Gz}O_ZK%9l&#mVmyKYjfJX*<8a0HY|$WGYv17Q(*{nw^IqBDnCCzxR{` zJul}E7+B4NKCQ$9Ewu9hZOqAJ8&ZA*om!hd=);UgG~j;AK~_q%TxNS|z=SScRr)u; zd)5>N5`Z!68bOng(pPW#NM=E7O(CnQXw84}&SSzVrIO-EK~QD?jPtG43%`9XjyOu6 zsr}OeaiB$}=62D`Nne5qv-G}_@+fibVZW+U|2aAQarnmLc&+EUwrP5@X-aCB74m*_ zd3T_*s?Pq&$3!36_>D?^Te?cK^z8M)1ep#0+3Rh@xK%P-iWeEz#Ra8pPJq)Z68Yx_ zp_L*@{KL(h1ZwAiXpqc&XLf4G)c2!BL)uodY!h7iPaJF#87Ga(vEV9o#|T^=;YqXR zIU(tW>Y!}lYgg3R;?h5iTS;dgv;JTGX zNwH*~%-LdWx|)%ERi;jFU9R)=??CbKl$T+L#xpd3|lY9ohx5|E#kqcJ0T#%I*L4n((S^_ zfA})STS#fsA24PK?wkk7Onz+4ktMh!&yTeYPsyF-sR03HZot}wQ4-bnR9=saV*%^w zstEc_UYE=tmc3SCtnT`m5<4%Jpd<$534a@!Z;XC({LhX5SDgQFr^H<>;BFTlGU1H* z{OJLPMFg3Ib8yf>i)_@ZerenQ2RhL;(=eZDpyTyx8T$)Q-k(~|Gi&A`X#)pPQ9WIJ zB~Hvb801Efgts=?{XJJWO$iNsLA1MQEowW~xo)VTa&I^LwS3zl5To~V_a+)0?+C|Tslg1kJZ zA3L|e-^)QJM)ZYT;A}pHC6p}KG$oNO-P(0}5t(dc8tf-jCfK=}2Nx@V3A=j}^KAJ8 z35M>codTUJMz1^P>(&>UcR${=?e;3Nc35(-FZ!Wa|DrJIxBKM^-2+OAv%f>OYK?^o zu5|dGOIt(VJcnI#FZa^o$+40x1)N|n%De*Sr1F11gNizmV6dTl1*A(I=q?o&`UI2Y zY9!CX4+FQl;B@+pr`Prh1?JLkct2&>TlFL%&oEaj=EP6n?bML zf|?BnROSx&I;GzVnqS6<@H~Nta)4+J1hepod`*s1655Fb%vv^bv2>gmu-A^0O`H`> zV7B=@>JZN4UopD;6T8V4i1(p4w$rN1m1sKQRZM5AETyu%rsFx>+t+{ z1-5-GS6ml3(=E}til@#M)*NTdNMx4!8wfrx4hRS(xTBSZ z`BJFDfJY!N-?AEob7?YoDRw~@Qnt3KM9iPd zcSPj->cb2$%O(eW?p-5DUDuVec79-{^H==~(FB*@%Dvtl?#0%PCr;Og7GfY@ zmFpMRpm`Wo!!}FVFcR#{#igiglfoQ_4UIxTFCff=;lOEAa2d2YkiNe0&w?K2149Qj zsN|smSs<9wD@m0)p3 z0?Iw0DU&{@~pUmbsn8vZr{s&KeidZIFv$gEff<YIrBhmznD-$ zu^-E~fb+4p2iZ_CaEJWf$%%WahFf`YBvxZ_D^07*j}?*>8rzTG(@=2k!l0*>tfghT z$}9_(!=cgFtoD6MVta(qqxxEyzvdonGb)O9KtG(BmOw|hf>it@ZTxsKOC(-%eKkoY z7@y2DF5@A&c<5_M`SdJT>04!jELb0)-psAz;}FN@Isjl=a*lno)(D$$Uhp@M zU+py=uA%yuLwAB$4!LM!Mg;D=K&ntr_Z!>!%cBwS{cZvETf0;XNz(~@F|JM~_zq5~ z{2zOYH0j9W%XOYX*MTrcQ2pf*Dw<{h$twm#I%1{ApzQ**iIpvh%p%jNlcVa_)?cf` z5XrG;fV*rfS*zjSdDh{8erQHvu;n)F8238Cqx@>6L&w$YQ~e1_GO6R1(uoQBPUQ}^ z@ki6%9WWr@vn|2N8Wzf?Kfx?@9oC63-uIyYTp#yUKcw#lA-QElN0G7t20C%;H?Dy8wxv8JU^fuFW5X&{-m0e5sk1~*>4!k>N| z)EYx6CwT7M;|sbiBgxKhF2KiYf`hAP)(k5joOtL7eN%%c@!;HO7L&*>IL~TIjFknb z9iAt+o=vmqAZ!LE!-yFnM5inM|6uPu!4br3NFNEb4SigcA;GwJ{WLL@Y) z5gnw9Gzk#MDAL=EG^IsE2t6Pjfd~okD$<)E0twPV6KRhS!oGRm{e9~lWv!WY?Abro zvHcMhlZPbtbKTc{UhO<%WcjTa$symVA)7rSJ80@6=r%vmQ_vm0XL+uvK`j|=u_g6z z!mJuDyk6q5fnVSkCOWvXy!U$@fjX5M+SOXA0>Rt%Rw0G(+um8`$)XkF=bxl#^3AIj zprQ)0%#65JO6!e<1OiOu)A#urC}r_pIAiI@;i;uAn<*Q;=DRTUx?a>WF56m`(kaJv zCxO!bLurz;uAotvtl}){e`?BS9>~mnnP>LcJxK%MTk3S`!N{L{lQHDj;wRKafsF*N zc|+CIz&FSPn5gAu3$1UV0DQSdrtCl^5o$So=F<7p z|5bUcY3YMV$$t9le_SrM=7`QVD&Zqa(C`A5Bdor0PMQY{d$Fdnhb7EJ(TxZtbK~q< z67!AR6%2j~f-kr$wJp^B2_yI6!~%(3ShyHLR%4FjJ`=6jfQ6y;pH(rm2-$CSencSu zGMsk~Ye8jO2%L#FR`LJ$e1S>IAdSmI*=2XcAtll$K#U$#{XQc2+M5sc8vSavF`g+(zuMZkFH^}Zz zeeElC$FIo6s(5t>w-pIUR(lK~b%0akTS;47yfeCRRCZc+%JstYyoEh$rI}~|p9A`` zj9bjw`tsYCBs#>^Jl&<d7Gs5~hO-WW6yB$)Ez3`6VOfBfGqH~!y^7A?Kab`4Nmub2eyl%``CL{LT3wt>(zIRRIGAQgZRwu4+v2Y^c8 z8#IUYd?O!yEuR{+BO@Ms1gpuQm>6cej7c(*IvU>bYn^>odjIFacXw$V>i)@NW4gZ^ zgee&n3z?N(saLK}&+pA}zDi&>jg?Fqg%6ZHh|Hbq%|AYRSZ-f>0+<8}|G_+2eosi- zEtYShMr(tOEDu*){%?a>CcFlFqh5)M6cuW`Dmy$SeUgJ0C7Y^IT84golYiLqy6f*e9 z8@_j~F}FqZCu|plk_&@;$9KD5{ylB|dDF8~ujji%T~>mM#8X;%0LYp(^)&NbnfKb% z_txu7x7J@9Ku7_>2vB-90?|OoSrW@1 zXC7?Pw;2fXW{>57@M|FuewAhwF^T`(jbWk1546yPTE;2Gu-2hQp#eqoH~&-~-5`e6 zYZhS8$bO&A@o+c{>v_1(X{0);-oe|$e{WYz$>QER2x!XDBP+k4|I}|lGp-?Bu zjZcnqX-3kAV0A^J*-T77$8Y~CsA@Xb`4s3W@8xJB9G~Kq%A)Y*#5|v1j3P1|U}uOH z9QP>K3w}||Gi^aNT`S)o?kd?OFRiU=z<#&IG-l?!f}D1<*>zOTss0VuKkW3+4~3HD z*{=WkSoqdsKl6Me?gys1HHm*NQ>i+q^joO59v=~Li%)4BPF&oV@|6Y8lCl%sfzaL-T&%jrW+ z$teil6?Uxd7Ky&uI;J$hG@vO!>~#G%ENY_lTKIkXm|UZ+fpc zfv>lr(&Cd9)-aM%|8uE^3`J#83oi1&VS)dA^+8m&Rh4Bt#i1tOI7~V6bWM)lwbIIL zBeT+eM-^@4?-DxOY$ks=O#g6>V#~j@Ox%|)5K(dsF>CSwH}ML1#7y)6K52zD2H29L zLE%LbxZr3+AwufEyD7}NLRrTcVP$>{sSAwC4`G#t7SDq03e=NGEl`m>&Uov)u((eQ)KSYCMLI?zl#BQXDv z(}nkpY3Y@sChEw`@>lI#MyTeiWoBZk-LV`!x00^(=j$tK0ruPf*yW$&6RG+Q`9DD@ zX-%N$MZ{AOyvZM0HXLJ%sf@J@(G+UoH;*mfVt*_{a5M@Vh?9$N&gdINFIk)Pud0H~ zqp^$ViKsSfK=hpb#QCxnDO{oB+qLD!fB!7L^r5f{57Bmp@Y=mv$hU~8NO#ETY6-4bE57@vp?2e)qcS!RF~HRZbXo)ASk5IwNwz@ z%~*FHKtq`ipAI3Jj}NI0O1j`q-EkLEks$Zu$w7LV?9CoO$cD zlWBm5GvU_ddLb_(V^rOdb5>Vg9fFCFKMh`97FxYkb4f=n_kvaEB{OM0sneL-Pm7k% zQcMy{A4r>B?DP>kzhZO3Tu~Agi_HB4Q2ZRNf6$8g6TJQvvwp>_Uoq=f%=&ME;8)E0 z6|;ia`zvPsidp}UG3&>1vcWdnH)EK-wa{w77?(e1ceJ z-cxC)Zr#JR8l-o%??=c!AFD!tS9Zbikj6`JP}{|RU-;2gWx6AU z6p4TpSGuOTI=Nl#uMARuo+(40&M0)1AXvSg)3xq*m-Y4QRp=1Y3mojLh&?+v6fJ@j zMrEA1Qz&F&mRL}0ba-@jQ!T%lSMn-@9@9{mBaT(Sc{;z8 zpE;(GK28H0@91V}$(G7$3a+SFm$P|KyzP|g`;RmH z7O90247srPzVV_9sYd10Va2(ni6De21ZU_{{M6u4KJl;xKNk1U2T;5wTgkLEym?X5 zlrt~n(+dTf@eNg*jE&YahA5mCluVf(Em26kX=Dn2S1}EKaA71ohIPy}_+V`Ug+G&z zJ`;NoXmvcso@FpC>J+SC(G`bKNv72E zkMj**N_5{Qb(p?X8B1S|1mj3I4)}-vFd=`!F3x>_bjwtKjm7?iYkAkiV<+m#d+$&{ zYwJ{v#xEzr+skfI>>aG`XQGcMLhysw>!2BDL1~c11Hs5v`0z*N^z65z*q@<01sGvV z!wW5q-_lbkh3eMs;$-xp#uKkcEk_{7HZ75`=?&Z4gWe@2mG*q;8$qFQWrd896w2ER z&3Hkk_M^F~>J*k5lrkZA$146V>jz9b?cjzFmut0ETdP3uQS?u1UeJf1=*9SZ^)RZn z?e*3ayF;aoJ(WQh$ZO`ek;Rzo79sTot(G9V1$A|FPB94|iIottoEt=3h5Q&CG&osA z=!!zD){t(W=*&6DkA~-%t+q&3lL>p6^~Ob6iF=;Q$x0{su}pVwg}ZEL?>zG;dWy*2SjveZjlX3TT_Zn>1@6{3w%4c#oPb>(#8%ZJ9aLr==f!>8s0Pfo+YI}wh zk-qmWP-cpv8M-CwX5iO=7~ljdPz)OTb!>9 zw_IdhGLhO<{>GqaKES#Sw4I4cLpX;bGWB+!?}8Lum}x{mx#@o0uwlr7J`+ZC(=hZ0 z+D6Utj9l{8{-2FtKa*)_8mVw#_Cq8&O9-At^A^i z$gy=VMC!GCrHO zN^1)g(jkR$fi5bZ+j9Q4(r->f=34UME#+ens_POxvodeNO7@}a%?8Y{qe_uFA;rY< zri76U?F^CA>fWPlMU~!IcAAS`?MKBWC*$c{z#>qQQcK~j`JnuA<{s5e8e^gw8h}c6 z#J5YdO%0r$&+s+RJd}x!=wR^v!hl;O+9}IDS9@S)=1nc*j=4VHZ>Fi%$|;8|>yyd+ zXzi}nIoLX8sB7G>7<>Mr%#Q|`%uVxw5~8myiZK~$wP4);;pQsGaQo=kTN|79<3z89 zq(IqU5{qi@-_%ogNlcA))=Z1Bwi9qXsJ94@NOcNzQEvzJ4 z)g<@b{e*kMQ`(0u(m)YG5D=jtEuM92m@urV#IVW*nApdV|Jt=Wu!Q(p>oqM zEpI+~D0$quytevTNN1?Vf-^N!vqwK}*n(nD?>0NbJ4>B-_lRIuByp}Ix8JltU*bjH zi#)>ZgxgOYMeQF>)fx)Wyf3xwNv6)2D;!0iZlThB9IcGgCv_A(6+uGP;efBWkc-hx zg_+~2F{vx5JNlcC5suqz8?w0lIQldMQWz;dIP%ZIU7*Hc!`dlJbkM=*mFz;wrZspn zD;W)jbsykZmeY;Ppaa@gMV%GZ37S&KYv5HKcCH`(rJv{&4;r>u(fFourfTDXZMLbm zaC#5C9F*$#5umK%jpf~DYp+98J|%4k0y<#GG90`n)Aa*vwJ(G;TLdK45Dqxzz;q*h zhl)^)xCC-b4$&YvJBWh>?ON=$QLfOTLbymPD61&P99j1>drq<;o4K!GCZYk zmN$?)bs(|eym5xwZ;4qddipZC4~(^WXYr;$rtTo=o$uCT#A2BfegiD%9;w%b(=bk^ z8HAqjh#*z)B}{rmihfHE226w2KlQt>bRCAs-0`rtKM{% zU7D=BII=%;kaoiR_*uzM{z(BU0kvkAv|UUkz<{!mR&V7+RJeS*JeWwVY5nlHVf?~m z4e|7IhX-SvEjO+#ilRepj3aV^O1$Bb6MI$ZIKETo1}R1vimDa;*QWe6xgGmf{z>fn z<-G?5hp>n(P#T@BWr~1Xoi;&a*$(1IhS6IGfeT?ugSnZHU5e`&xCO#~T#qGC*a_Y# ziWPPQ&HPIckCST?0qSVpJ5|1L5J+s6OOzm-NX`cdZH-(FJJ| zm<0f>_RR8*AS$cwmfsd{x;(gU5hR0C>xahRyDV!{Fgp}YW=RhKxm?%>sBmVIQ?&LK4qXf4yHMs`VOTvK% zdZvU^ojk46-uI{{P8o5(VtB=5pQ_3cJemGWnxR5px%|Y)il?fKjge5Lv<{q$a>U*) zG=TT0d2E0p=9xymex*>wXcj8zqP{!<#hnPOO1q*D;K2r-`MdRg)D&hMsX})vSq2oY zEw|Yw90GZ;9tAj3nqTWp4-6&ZfZ$63B@)(1nn50DQe^126p_L#sk*c zL7d6Oc_TLMjxrrNZ|nW^gnwEd8U4BBmoRO#+*zV7%tA6hqF6r^vBcgsVxE8C^0faA z2Zs)2fwwCb&t|cHywd^)%Y~b2irPg&+UbQ+XAX~vi$rGMdqmKJ(OSM&dmY)AOHfLU zu_1~-zO)g%BWCp1wsPN>?t!@FGx1?VN(HzV*f4sVP0^oN|1ZhkzvgmgS%bieW*t(1 z6S@K4W=jUwBZiECPkLM)hNEwRDbr<()J^hki;9tJLU3VlEvf5mZ*k2dK;p=D9~f-p zOIZ`~_^E%fGUM3#BI#Q#c1zo!1XLfPw!C&zajLTA3F}hVyU`{EZuewy?ezjnQ>qEO zWa5-yGiJ2&R{HTA_GZgWS>r?pzW(gveK85nxv95rV1@1C#7`7PlFf4>$TXFZ7^!aJ z`6rS+L>(f(W0Hh$7lXLYR9OmQtiQ+@HptQMcfXd-0wqcpfvZi5%&?&1?lc}_bz3208;@f+nl_5tTHN;-SNCa{OoDuxqt=69akP5!H_6vA%DfM+m-+|udg>fYqfC}5+)6w=)5N@zwcnac&8L65&p0~i z-HIL_*|WnJ`qwtI70wk52%c@qCI zp@J?LdI3*$f%49g@x8c@@8fr~yf1uC_{Ln*_=@?hE*AVLiRH44#$b0_)4h;5O%4W? z+d-Q|$lA82-r&(V^I9*9Ts$k3kzD@7ZYyO%w@FHh_|(P9XI;q;aihMfrUL)sAu|n3 zUKl>5%r>qXNTy5LpFpK&t009RcJkZlF!$0LcqqR4xewRM4P<^wbr#dq(>R$#X#n*QU^t-Ge3l1>G z!_XhqSUvEyD;3BsuxsulEt)Ow4`WF(<><;3^azI@qnZ-`4F&;7_=+F7C;?_vtUdJu zY@TOs8M_aXaOYi7vZ~5<_LfPnR!X_eczfJ^PnWAFckO*aUTpo#h9jCb1-Zv6B@csE zGI6-G)f0&e52qd`r6`PE_v^9yki{6acyRUXE02A&a_QSJx#p5n6cflJEk@jFhsbH!+}k5xYj90`Ur#ZZY%U_--bOVPX~RX z$DcC4hfX;7t{EB_Wlnd_EDj|P@g;ncM+RZ`m?@*pR z-TQt_{YmU2|D~J9EY4myMof8VksV%`WJ)p5IgekvH@PHb8hXlGqx|gC>9m-e8&Ypq zwA7=P5AL&!oftKDh-;dH%vuDZJb2V%66(ero>ZQB*PrW=F?P7f2xmB;C&rn@ni<79! zbANzBEksf58Ar~w^3Gahp?IB!vMr*^UnUkB7aG3gl`y@Rtp;d)&I60GHaz_}N~%XI zPpU0g5ciLT&7X0@*Lo1Ec-B6PGK*KD!cZZd^n9EP=OiQEI?k=JcVf$Yl2&ym@68+# zGzt%|N8}+19dzM|oC=HXVV9BEoL5y|qa(I&+I)VmfN2&}^rtWWV)k)aa^=>lSHXj* z{yY;_cY08c%WpY{9FuRD+w^(Hj%x=thPQdz+5g&prd~MeRoQC|(t(<6E<>8<>r@r} z1KtxX>B}L-5gBSO-p+X~FFytx?;_0plZyQd)VS+bF8(qOP}^qv@}%$jr&{AKxN$e5 z``q77LIv^*>i1+mUd?Vv@@z_^0?9IT>pLj@{64Wtv z*FS5h@Be^io-qI2!}9Le7j z9gUvs08v!5bM9ed?EvwCy_gSVxlbZEr}#~2D{&SGs-C}Gll&Ay#_)}8h#JpQkI7q%l>ok2me3gCWQ{x`&;i{+&VHsRnoo4V1^Zvflotes- zNShZ2qZ;iT?BYaA%uKkfk`CZTc;YLHQHQf$eSGz@J@w|9XR}1VZs@(#tJ8uvltVl% zlhya9P%RE$lc+aR=h0<9XM}~fMEw9%;|YdF?ur7ncF3O}u59fncK@Y4>`VAE1eig8 ze#HC#OSF5JD0SCJrRPgugTd_rME*{#Z6QcEAA>{pv*e)c=5c`vkLUncWaG)#^L$FF z`y<@y^`2m*H}^LqLxV-?AYW%+g6qaq24Uobf_i)u&uj9&J5@6@(;+XXkL|ZN-d8VH zzGZKIBDMoPjL!TkQoWD*V_2dU78;N7zOJAr}i`>%2qu#_Rb@qz25(lx*8zO^5=org%^ahLPWpE zziNnm{WbsD+GuIe;o;K7^(Kr0cNldjmU$+B9?s)a*d?$Ku=abA^&FZ@LkGW)#SJ*m z+L};fcH`FLm>X@)N?N=S&d)dJjnf+Yq};bq)k{M)Tca-HfmP%sR@)zLL5YD5)H}up zMKfl|V`>9TN7|;Q9PReq%sqXMO!;fO5pG+6$OUyn#c|6tW)64Yh%?bsBSr$LKR()jJt=0VY!vy_C(FV0dsh-qWeX}ezGcmzdW8-bM>+|C)9Q`=@0r0-D zK(C+>*DVMB`?(aJrHI0jFF^ZQq1$Y6I4Byx*lHlfYlWa@G4}xK5+E9mU}|r(jaYB9 zWyr{VeggbsH+(4e*VObYYX0+M`U42&##p!24$$4}uoDmr}K&&swc{%Yn~x?Hr|lfIn(#Z?is=}OlhKiRtqk60Nn z=tmO8YEBlTTZ84wfuNO>#Du0Yb^ZBxOr~-ONQgXxMCjheweA*l_Ugt0fO?US7`LHJ0RD+o2g7BJ16Uy+$%rwouiRAL8YBP92KhX zbt~V<(^pQg*}2)%S^uojS-sr&^!!#0G5ul}UJM~z0!-TwLn+4jnGU}dUf>BW*3c4% zS*4fh`xH_a`tr{=2a7_A+o3yJVvq$*JGa`8>g+oX<*xQoiv!vyjfWWVcYGVftyz>F4V`3*MmVE0gxYZ% zu6~{&8d+d%QBb82)12aFiZO6+)L@nN7K*yX}+Wu^8@4vdZiXJ^1r{7l@ir*fMOz zq{PdfXxBS`vK<@7q82sDf8k8}>UY2T-LHQ4tKa?Vcfb1GuXy)A%Cleb?tdNbe#N_A z@$Of=`!&z7Tk!Zb&+tDv&#=T4CSWi8Zt^a^TgTq`{%Sa2wtRGX|2^D)m8!D)pv?yI_5XbEPP0x! zFX-XaX~MqfNsufeaWXlJ-d<@buy)ou&FBi#kk21=P8hYdx{%joU+j`>VREIz*CEiI zchpm{K7}vk@{=$Fe>2TvjlnzYYII~wvGi{Gsid=0}HU?%*awNG1 zeG?`7H%i2W7o9iNp044|n>%?6mQ6#|wBFqhuUxxdZ+{%S&NVHVj1Fx!ZO?x@*rpRE z$FueOL&tIBW{s0)pMqA?U#56VA*N$ROHcCz$9!k&N5ps%(D7C3yr?KfS5(2j~5Sep%-? z|84&C6<4dAr2av9TT8n)+I~k2Jx;Xb^h+GQKW2uMU=Z)H@wN{UtRh_sXHt@ren+hO#>Q{NLnIS~y5LcG)N`#2HW zfDTr6$g)g{1Y4|}tsGXg6{VIaz9|-55t!_`HmF##KekPqM)I@bYcsxQdug9IFOoAf z(^lVP?R0Z<=q0ycl2N6E5wDAySMk#EK@n8svZDO^V>ueM*KWRiHR0drq%&+3(;Nld z2;#-fHEIKy`@)QMWhsoka;quq@lE~2u-0n@_Ab|1)mBfu{&6)gqwDWj*Gp2w7$L`S ztS3XAJcdYU&fG^&0sUbIuyTyh>UdwGkoE9f%7!DQ7~Li+7zX>Ht=L(O?;+J-0mcLI zts6d#Li~WaJ8o4y;N#yrPrh86q8suuSP&}(HPH9yq%_;H^#Vc~qaLDLu;>f#5{TTE zDGpiYzi|N#V5;LF#FY-UpmB}541bxsT#r%UJ=^o&^7_epfPR!67iwm%7 z-4&W9ZA;+W1dyA@6c|ec@XdahZ4`nMis$T<2Q_k}tg>`=ha)WoG6a5vATO7i2qTBB*r_&0NfG`FL5H7e;hAQ5S*|&+UbHNpfoCpY+x(ZocSFiJjD0IVWxhsLSVd*bEZr^qvZF3=OfAyMH-r- z4}++H8{6WHjdqT!s6=&LpJFV}<=VR5l9G45Sq-2$Vu2js!8E8hpvFfHHi`ktr1L{d zSUEb+S~Q?fcCUPf9(5_j__gxE_e(EgEwU~I9bwFgo_JbOSuy0ZT0J0B{3vYhnBChEwcy?)q^kz)!8OEFIEUi{msN=yYn}O5&(@8aS;JD0Cp-P^ zAHI8dY0x(;XDk0mootR!Z4g#TN#ST@p|pI<1OtvVwoz{0X4?z86{;a;`UmRxTFP1% z^GCbA^pv~XY*kuqTNzs*?fZSz9l|Vb1Pz*BT^cuGZyL#K#Imir<;6yi-`5IbGriXp z7kZNPdUMn&wqh-TsFv|eEYbmGY~-``#9i>CUd=L~*Bfou32Ho0aP1QqDg6s;D;2wsOzW$m|xMS{v9>WT?yHTeeeG48iAm9qx zX4jX_fwtK$V5A!zi1L=e42)wl`V*Yw0^5`g1|4;S&RdyMqYEK2+iZUM+idoqh^*o> z;T^Z|%qRwW4aLB-ssv|2H|to?DGMNj2YS^u*B*ghwHZ*<*t&rqrZsfd%Twi;@#B^I zw^9(G&1*q{)y3Nsv(1KiNm|q*unLyNrpw1a3EgtsN~|GnU5857)lNNr)|Im}BBQa( zweNkYcy`>o;H^BwVl9LNU6O<~4AHyfVD;7*VJm!^v{BItS8T?8lxo2Z8?@p!UOQ%i zZaV*!tQ{eDmhOj<5LP=re4A}G73UbWu14>=NBW2e?uW10FhQS5QQxM9#XkA1Ny%-t z(hdAZ;j8%6F5ElkCj1(TMp})hkw<4AM}5#r+>vzJ?b_O*|70O*&W^7K;Md?_ZhyW{ z06WAE)J2HAVEN?)!LrzAf~FqZncmRd?*Lhg8@zmL^D=JO8?-U8%8`o<8-cF%m_inL z9yd=stL3T*R-dpBeCH@|-w@F-Z_pP~zj66-)TuqYU2QkB`+7{Y-_u5>}(X@h$B`+#rcwM52DnYK023=ScLV zppZozy^cA47rt*b9p!nih+j=6hTwsPXFl(YdMwVsC!7YdwElv!P;uZAN=@(Kht7quL+S|8A$#{n{YilVtFv#&=u4JLm%F&3s zp?c;~D3np07*|+EuS;jHXt6}i@Ux~DP0y71Ci!Z-4?crEG>$!Jc*$4ge37e!!>3G# z#6j;E$M13?UotQnKhG(mj7-JNO&w0Kzf8+e^NN*&OdA1JT=t`#R)u@pY>R!M?8(q& zN}}Poo^C8Ct2X1-oIxu&rjSHW2A*$u=ce7SLNjA^nJ0k52GpqFjuwMPb1@6KwVQBO z@C`V08>k4Bw=ci%f^V7Z^r1@umVO1m(vR~G4jMLK@yf-MW@oijfn^~!0guv(253?^ zkkU53;sXbr0(AUVDsDqm^26tE0A9s@gS5?t02U_&Eb<@yxEsJ2XQu7Jh=UvWWEn7nI^K8*bdH@rMy_&%*<_V;#Neooax4|>T5 zK*t#-0_}sCJ?fbHpW--Z)nN`rO{@m5heyq4YT*^fADlZ`F9RXr3n3PoYVfQ)n*WAw@gG zTQEelYp_ZxG|yK{5|?;Uz1VL7utu{b5vaF-V^e<^_fZl4*)6up2rst?Lu2^{5L8J9 zF$ycgAkwOTB~dkpd_Hh5jKIQ*v<}XziLZ@iOnl(L2+FzP+YsMlua~^p%05rO9Z{{+ zQQYplRzs+%zB|5jC<#oe{=qwZ@ug=d_Ib2yBSkahThq0QDg6el=0($Y8Cp*LdSfWQQFct zqbc3#ydI8fz68N$E31@U3_E)ldo&yWlii5lR0fa@ArE7!-@r46r#`JaK4j%j;Z}Ho ztWTs~J)XOv1X- z$*ql|HH_*de*O^YN=`XPA8pRJCmRVfQpgt<(0;Mmm!YR>6r_4ev!UQ`^o0;eZC?*n;u4VztH-FDOJcxAYpZ8$eq=bg;D?6I_<{bRK=!^$*6Uc z$6C1lvo9UhAHTFW?R3AVF+r$+@V+3>$}7jNQS^zVml0mU#eN=@M>NX0sMyhd>P7Cu z=^Oq!`;`e{gxEOot$3c*S28xD_75C@0tdd3b~-Lc!_G3Q`P%i4uojw=(Shpn47I)( zs*KFv=wk=Ew$j4E;r%e2B~p%LxqW1AmcQC&GyO=~H~=`s3{~2|lViXfQD55iVO(<# zV|`0xKWHu!2j~IM3Xl5JwSf=U;68l<(iCsN(J6+ z91tLQJfz`FUp9pXWR?wRN^mvmzL!OjD2VU19`4L=ZoQS9{I@yT8CC~~_q$$!KMoBOw%L?+ z;L0?vz#qM}*Hf8wGW|Mu_5(0TiCyd(K}A8EthkU#Jc|b?<{`l}X3L+iP5k00g2@CL zkV`-V(h(q)@D0MwbcY3yfOG~DkSws>p5mKu;i3wVe*xAdrBzE#OEtU=!CRzZPeuGN zo|~{gszgI^e-rVZ9eXNF$O`gk&OAuZDXDd(5%*y-MYQA&&KBB>hYU5ZtA!4*kax?aHYjZz&5q8>PTDUbBU=!Kz)ve`a;IK2Ck)zF0}URxYpLl^K+gNqT{i zcRtDlcy_Nu;MY-!Po_@3aa$`DI4ElwN(gD{%TPN!W%bxh%7QYGVWS=JAYI$#b-JPc z>vV0b&aq0X)rFx#RHe&+IO@ris?yeJ{h9TquU>@evFF560yIN~#rVF#RXEul>fxInuB>&}8alkrN4MU} z>Mi**tYiblC>}9&ZY{{)EXW*8&$l3k=O0Kl2uLiD>dQxQdV9S*>zwQVFw^)> z#~d|(@_Hm_*`;iGb6D(ua6|CM$uRMGC`K$F$)9|!^udE=`!Y-_&)wq18Ka6x6$696 z%fA9lzYA(!-W4{Jb}?!=Js%si&8B;9r#X^+n{8*OWYPX~eRMw$4#>O22FM8#IbH~> zF`%VrFbU_!A0bcTqXtD!)A11=eR?4+7NSBS6GP2%-*xPdmBA`gk^3;HA)88uMTiFS z5S~BG$E-A=X@MG;aejW1Vj(o$Iq7a973+7E9$s zCE!unzlGQOZfvgZedLkqjZ|xA(CvBPJxdUBxgxVzugT%6B{J~dS~rtM3&Po~AwPo- zC3OnU)VbEA`qMyY zApdosBF168$=w9#@d`nN=5ZmG6o!Mv^VZLZA=~f>av@K2W?RSdyb{iS3!n;NVMq^}H-E$UyhL}pQIzn-h3X^80TLVZ}Bh$hma(}3i zUf*==B~5)Z-nst#eYLd?f(m^auewe>pI)K&Gs-}ftBe+08(J9hO8#Iu&jp@UtPWQ{ zA-es{l}nfWOJCO;vNxHpc@wNW(@*5&|7|X|7I@pqdn2SZxlx!- z2+@#mEwO?Mn=-}2kEMHKjiS>4@wP+5?g;k?lug^i>cW5P;q%t-=Q!&vLz#+pT&N%JAX8DAZ_Q3Lv=V=4eqAQJ z%hOYfR1zrux%pYx3MtT6CiU-o-m}3ssP-o$&PXPt&zmOB8+oVa?6~+G301wSH=0HJ z_HZQIJ5SJkW{g5r&GVA<2N;Tu7F>3@;#^i$;ykD-aV|7hM6r28!0LQ|u~nsBf4-`b zA?e2BdLZ@vUx$kQi<+tRXE!IR@_`q!h{c*vJz{aZ^?Sij@1GGcDR$jhMSHrVaSx(u z<->lA_45~jzW|~23zH(Z$CrfoLn^dutK4r|BP&}pTk81$xbgW584fKmPF-Fh&w_&B zc|s*Y(rke`f1YrBZdoT+G)FROW!^NzX7p)Hs&nQI$Hc4N0T>s|YZ~q~17XuV&@?R= zW*M0kxzQ;0{k%!b)PtgvCpBKX*`2&MQ5dM&SFF;>-P`{+`dcuC^aYUC=-LfQ|D8D? z<1d1R(%oVO6G)Ce*@}lLB4bfdTgyz_X=sL486Kk{P7_|~y~;3a3ws19(xaQ?&rKSj zIU$p#%)^yKGFY>TE*>(Wg_^Gc;@J-G|M8#(&zPFdMD|1`bz5iii1?lj;lu{rayV( zo;kSZo6z>t6?BZ6H{pDGp{ah33zS-37(q1Qi72+_iOjd=i6BN$%nR*+&AXTvTRoXK zO(&cjFE_T6|Ffvk<+f;tonR2%+7w{!!q!F!dUY!)YV2F^)4FY6y#dilOQ;l*&zr@+ z3GfT4mznsb;VJG2^C%5lBqE`O`LEx~;brZXLPLDPR%4k&Mz zXyNrP!Ga9-6uqqlabOgCsT@jR@J-Up69O6EzA=VO3g(lwcuN^dztb6w!c6t2jonx? z_+2LZ1Ps<*(8kbjquCMd6-&|z^s#4(pkS$Dhxf-440;>9{x3(W&$4*G*WvPV;fetX z7?ivA@$>>ykaM&Q>;vvy{Uyr1iWL?rU_aZFWjK&{3PsT2CfZeF;{?ckWA52#|jPE^8QNy8K003RZDzTKFL_OblbnHq28k^CX%V==!XCB*Tk)mP{Pvdxr<4Wy(y-;uH6w@IThu4uhn7j)Dse>4 zTkoYL;v|##8kMe$cJW((lUyWo&|G+5Vcl|bXM>6vF@}6f?X}CzbV;=bN#`@vo`w&v zm>D82mktz3``SuwbeZ(7s;j$SFzm0`eBj}x$ieX%HQl+<`f>PO^|SJ4)%R7GO0M3& z=ot2Mvbc}$^_vYUFV99LS|$FHn0=~Z@>HcypOwO3ezDL1oCB4iuPA9;Y~)kWn?5&? zgW?X=_dP1ULjtig>}@1}?>^uZaaQQI$Z#F!s8^(EnlD)PDATdGY*9?LTE#w z6;C!bE0oH%QqIxaVk=?~wfS5YL#~OajW1cqC{A^y`Fnb5G)8MXpgF@^&Y4iCvowi( zi9CxOql&}5o+ifmg4%jID1AL!3B^FA06}xV^mi(elV>%?je|^ZT2p?77$CoJEFMAy zbAohNR|`;6hQ-5~AEky)l^_?f1XifOAB)SL^vQSy&fsER0Bk@hLKQq0ami8@5X9cFU zFD$g72g7lhlT9*doRLl?!b$sK0804N_C4NghY8j12&>M}U@ z9GAvHQ7RNMg%ySja&XOcn~1em!q&qr@Bke+9*c-;^bb4#GT1cO6vZvUpo@y*=lT^n zI8Qcjnhkgqt#rs;DzEKVlrgwm8}^cnEPWdK-b0Q^l(kb2G*CCdyvv-P_7@BL{<^<| z&(Ak_G_oaPPRK2eKIMzSYtU63zaLiaIPpTbRlR*IE^@Qow^5ja_+g%QYlSp)Q;o8z zzmmU&=4?@Y=cy7G@Oyk2xqU$;&T7@;h2G|Y!TeJs2a}1Ejx(0Qo!&vwFQB2q_N|;J zF2O(c)e}eF(9-c9-9E@A+)~EPc8`|wwPLZ0tmi|diq%sZ?NYEsL-dk~_EwtzyV2ei z#IIIUtmqskJU>>q$R+bcd0oGTdhQ&q(xWBg{5Bi9v@Fe}s-dyRZAnYo(6eB8c+@HN z6~BejnJ&)y5go$e&UpLVW&T4==m;FAG}cUW;6pT4)joS6b1y@*f$q3z(rUH0B{!aq z*M(vkqQF*_gv@?5u%O#!WTp@>eiqOAZuXJylAqV@4{a2F3*EN8zUIRqMi8p${H?)z zY8bEhl373Y9*=HeaSak1_sl)T5OfBPS3~ZO40+n|k&;kq2lt48hlWg5XBU}&>9L*% z^^-eO@G%BSO&k-d8A3RE2x0C{PL^I7t>)Dzk>emE=vk;+>0)c|#DoQs zrNN#hF~I@MA~87w>3$qYf!CykVTO*8J(sNf*W*04kWKbyRBW_^rCUwOH_XmdK*?7k zP_YNU3od6Bf?P~Lo~NEO;I*5G7XPHLg>VR~6Hq_lnGy&Q-{=Rgana2Xv@`!jEe2YKb5tL|j{6XEO z?RStz`ut+uFW!N7ArXvkCxUk+%7P1|mABa>VNe9?C}4u~Z^c20j(Fy%Km5zhk^UyG_(Ws})a$(+>iCOINRhLtWo9 zH#I{duTyQfW<;;0Vx!dV1f%kZ8T+&ilH&i~x-;v+yISH8H(u9QE4R;!BSn(0m#&tX zIrleDmX;TW7Qa_*=C#!~QoPRIHl1IOo&-bv8>BmT`V_ign65S@wRkd85OcvI_I>5} z@Ush`aV&+>sKzKA@OgWCF2!W1Q5+(oAN_QT0ok${( z3lT7<%#(eM$93t?F470%#`e(V+7O}P6tA&`;FI$3iiKzyLRe?%!r3 z9TX!G5@4iA2L%O^CcsA7@6dz31KExA!^wocV+6f(H^-o@cFJzwf*0 zXp`S|vPh=iVbZ|>?5w|%?Xnr^aGDb6))??2EV`eOSE(q5t7zwg`KVi-$L_0G9!F%& zYc=#+M&F*d?;4{qUz5DbENz~!8agjgJFR+{$Ch+o+*0p9`fI1x+J&bn|AMJs|D&xp z=>ccggbm}SJO$YXtq27=EX?^@;WvaGWKn`(CKH*`F2^F3hxoz^f5>4Frdk1JvCLe-_l>p`MC!MCT8|g50-}(a=vR|%@i<|2f^!`Sn<`^Eqo^9 zVF7qOAleyQWk$VuRX@7%9ItXXD=JcYG5e-LbMx3Oxy28?zY7#I3`3a(iQz7U6!-5~ zAFku&Ir=OfngNE6=oZlU2SHZ8rEoLNp$je#o${v3qA{b>uA@Fp;~OtSjUVa@eCoc% zm<}X@(B}7ptcWD3iTSD7Ha5PHj!Ynk0?OkAw|3UTH8MCldyw6a3>RF-Yr=pIaxi!Q ztTcj^&m|GUp$v#Rc0K=jh`!{W|kozU8haYoc&L-CPEr>hFc| zeIZVG0WT$=XYQxRdiuV5Y1SC8+ERCkHi6By^P8*fJ88SD`?R*<(=;C@DezprG{dL6 zUD->cUHkX@l*F=(pP^C1t#KT3&k!TuRcsfZM}ntiE|ev7%V+3!Hl)&*>) z?u_<#PQ+876p87etV=>*LnrNIGl8bhDFmySBMlnA1t|s4uLwB$<14$tYg^IWTPzp) z51AFuX8f~D@30;|mco~mE{Tmgc`Sa|bQc~8s#OWDdS`t+#k|iv@zwSDDJ(Oaw+LJE zQvOX$vx zzPa#V0%Jl;Kicp2TCc^2WZkbAq84tMub;n5(uI%TM?YjhT_{#vy}0tEP_4Uq>X=-(K^B7z=m#7O8O z!lwYQ=Ov?%K*pfp2|98=w$-&^0%sCRfB4Ay!{aOUJ!KD|I8VApWcjJ0H0zn=*?ZLi z=bm3ElsDNOL$wDyL4KY`*Oxt)dS*(TGnf`y`ZiX%;f*0pw^IDsb7XU7fNq6w|NVl* zwHK{7n6tTdo=p?dy zU?ek&C_Lrou}AoH(*r1aE@;<@d~;l6mGl(g}R9#Mh4| zIA_kI{U^m-Famj=6F%uw&k#{%L%_sfmFDN^H~c|FQEA9R<)<-r`-pA%L?+ zSN9v{q}4~x#z)fbE60WQe>mLfbICFH3L4oT=yN-FTfM(Jr97#pPo>K;x9k?(CzhTN zTSV;k84G!E*!#BUf!MD3=Xv6<2w!blFwOJz-oE-;^bNuLHF{mSkHSg;VQ?=I%u;;i zMF-p!hPXSiN?cjxZVwRi&{eG&PYq5A=zz`iCFc2o8^wG6{uiz$0|!P|35|5w)!FTY zY_IVUd16vXIV=8@TQvGHVUJdjU=MA|frgX~zymX-+Vn|>CPi4$VP}6Z8bhvz$Fer^ z($cGg*kQpS=rORBeVe1+*VwBRiE5dlt9w`BU>bs-?9x%h_7bhl1Z}7Klx|5<1Z}C&XjO zrzcvqC$<1F3!0b4C553XQ%uJ;V`UF$#kAfGRBt?PPU`9fyM$IGN$yJQB334cE4 zMO=}B7{VJ3HrVF-cQJtZW5m^ywSFigP?{RygPhD@*`;Lpa zjWChql$@uBQRwXBrNVek5UG9ln3vD=9PKpXO&Ms^M}EU0eRHGsDi3jcdI@hFvIulB z;CnL>h;L-ge?6TCR7r}UYwG@GK)^AWYx`fE&VO@Z4`zXW0iEZ1)q!!G51X&YegDWi zq}=G-7#Xu|!8t#4L4iV&PPtv>Ngl^5I=eiHlz&t*#-2Wura=t~Q7Sxr&ga7tYY+~_ zoM1(C)h4(rv9GiiV;!hMIDH`Q{SjxvFfi*g8uFfOChq5mkA5?X3X0CiZ?GauXSffg3sl~77BL`$! zcPZNT9Pw&YdVo8s8K5GlZM%?YCl^cWRZ4}X3wA>09X4319n{R`vteb$s-b+m%Q(lz zY6$)mqBH*}blGDU6fi&E(=DDa50&_rnlcqpq5f>KDCuC>?-Q`Os9*u}gR)+-;aMYJ zS-e^a*7-tD7K6I!GLAnm>jc5fhe7K-FSKK;rG$C>HV)}o0=2wH{Gy|sFE$pe)l=Wv zz?L1S#FI@7+LJ;LIp?wd$4Zh%qBv0lPkq0W)&T#yQXoq>I`wpAPP zr_+E3ul=ed_02u}&G-9%$>HK0hksv}(1Yh0Gd!|1)f0o1WAC1g10gO#3>6i~gb8#A zbk(My^mt;)K;!0epA%blF#g?!`RvZA9(eu&Lo^|FV7^2wUCTVG7Jv6{sRgNbzwISQ zlvbd7`r&wCm}LvRDtgJT+){JYrbJ7!$3;ilRJWzTo{!e9U6fpi>Pv!%27QrZ8Zud0 z4E||x()`EhpB9-7{a4^EO4a(eU9X6RUuu5TqkFQl+_byOQzZZ?5FVcSVMtT*RYMaL?n_@0rcFiA61n33aH-+x$N1gQ0;>*6cX=61>-OHv z3-M`UJ)e*TWc}LWLe`D1%FLQ2CgR1?5FsaTR)0T2v%pBN$eZQ)ThoS1tj5X`3gs5> zPmAY4zPaYt?>nFdFJCz9usf;8`#q<-#VKj9QKt7<+wELjL%;1}Z=|7^qooAaOqX-s z%|!aSFP!imCKndj>IjE!555_ER88aNNfQo38Jykflvc;{a z!0Zbx+3gQ&{3d-*Q0|WaAYuqev$+qxcNb*KIlq{8*+S9^q=B0W8ca}$>!H^E05x_Y zShs%8-*l?#= z-AQzWz#?2`0zd6jP6&LXe=*I+w`hqlr5|>7@dHqQ9i_LnZ3o4wJGn)+M^{;O91751 z+EUW9cd$-Vy48F6cgqr8%d_#~eD*>acT0|RRuqX^s|Vd1vr5i3Gd=VcuW={j1AJ~x z1}_X_h|4gJLarB;1x~gr7!1})B(M89l$&K0>VF)TZ;_8mn$O?{iQ|rz5=27P5%obBA-}otp-N|2n?+fl}|8WQ> z%MPSZCX?N&7vZ8T8j#>ph43Ci5Yf6}XkB7s#hXUiy&)_2(=Erb`R374hjB1x4h#IS zbtQZ9yUndZqY1U@LXyC-jk&dI>FzC9XF)8baUzWoNZbP{GmMK^#1pJ{H!5(Jq&})P zeqX~VN^9;K^NvRoMp>pO zTQ83H^+(yg*wa)}^92E(w?6WuC>?j+QJbyTXL@Zf{klL^aNyN#8?`&fnr%GiNZ6;5 zniUg@(viTHWqU#K?Q&B-&m%i2DlABCVqB_C;X$e0} z$TOfvt+Q{JvE*dU*By&*G#w^!=n+lXU61j+LpWtHRuu$!|HLB3uM-6W(LoJkl;(9= z9pi?^;SKbPtp1U(?aw<}7g^IUqgy&9s%pryh7(8TZfePfM~z*sswt7OQ^B7#ZdKbm2Heb)w9SdR^)FPxNB>KJ@=eC(!DR$I@MdExJcxt>7kpaKdM+N2&K}z)Nl8nx?qnK zb*@nmO{R^Pdk7`b9LklN0Y+xSN58q!zEaV)(!RLFy2R8h^wzDQ469RCiB@g}oFAuJ zIUN7l4_gZW!3lcEvC{Sc;*oZo`*{awQ@@wr5t8BH3*5YRH9$E@MSS9d+Vm?kH2sHh z$^z5!^A5@+nv?Vo86VN-pmilsNf_+T`@DltL-@F#2%TsS{s@gyRyRPe`QTX|$x~Md zteAk=HFgDxw`!c6pDV&*xBuHoH4uC53k3Xsi!0McSJ_~7PuKy zwzPRgzrDV2Aj(s&$knmEnTveVv6XuvS9f92lVQvBddGnE#R)3o$QV#B@dO;tl3k`a z`nQ6`tLX*af_FT1nclqzqgUY=Z@ zaH-mA5T;a-X6B(w==`0X^$C=DzyyX2hX?d`pPO)0h?0b1%9lZnj={$SZgl24;g9?1 z8z<#*w7D?Afu!~T{tF*8XW203lOHHKy?JrTmn)7<0L@(bTEbWFobiqS?_u&EoF%Ib z70f3=4FpFNbdA@l&=aXdZd%U|1bRdw;S(IO9}8m`12e;m>8^#q#E0+a9VrE@TZGPm z5eglc!v(qmCxZal5O@h+5ZXv~<2IUWir^>>eiWrJKpP5;VA~KnP2BH*SqiyskM-cs zJH*kfP!_0z75GG1#>@pLA*R{^7Cbhe*@1Wl-rE^WV{kii+_~f6q7HZ8EN}EfuCT`n z9|k}G0cMephbv5JAb1jJmEf1qPvlhy*og}c;8%Y#ErumYpjg)J{dvdrh5~MQ!qzb8 zq7UDn8|0|5VF0{LU4TJO@MGXR!k0c-Ou;Vzm%I(0N8Al2atrj%L8D9$0)IK!&`$i? zo+18dftDN#wq(wuA!SgZTW};)OCml=r}Kl`zq${QfuIb*Ecw^(3$XKFEkOAV$npMQ z@IcGsf8Iv}b;2cpKDy%xqiz?(w(GMZ;yF%{@Jwcb5VpVpatQGZp7S`&Sfx#=XuI!+ zG8q>5`L*s%vFbUAcTLYUw<&^DMh;QjX(_}Vx;izowv70XZc6frRSxd_Gzb{ zIHwkpjJ59dnKk(;MP5+q7A;@1&i%p~el#~vs;T107}1_DtxoT}QoJYWk~q(t21;Z? zLABrC3%m3P*Q$Oum!+2vk3XIkg53*MwTj$h)`5};{J2_mVxeWe=e3@nOFVd87*Xah z{(yE(sE6SZ2bUUK!5`*mLaT*{q{HvtD`VRa1x&R*Mqay&%`qLGe>e$;y&W)`D=lZu zkDeTUSBrwt@3gDqj|4!g_6(TWnZ9fhgL%k$Yp8gi9iCq%x|&d3jWn$Pj||?ua?*G;uXT0y zc~QSH*UWpplIOggQ=2M{FPD)zt2~_xv=n=R%0v- zd+k`6?FvnGtnNxCCKWFaS<$O4CmF$1O!}4(bo1is!PXRpadjo`J4jq1sVNU0_$XwK z+dpQwH=sZ;NK+NQwDy=QnZp#PQuZ#-9B$Q?vY1Q^Cz^iCDnBYa0o31!D;`qd*kD5D zh;K2FX*HVeM)-N4mJk3g0w=#GIJW&I@Qk&aab*Cr3xf2x81Uolb95brVfW?toP+KW z91z&HD3^YHGXrgQDcYAi$Lom4gg=n=^JKSrF%0fT2RlJR=e^UVnS( zEX}Ico}`RO%TPXIzZvq8`t=d}#zCwt0)rNR2*>{%^Wy*LQgi-xbAP+Jzuny5ZtjmE z^#8mF)@%rmnuQAN*fmLo93kid5UD@T)+&o3dk1ZLw#+7Sl0fYae^WseSLbq~M zw9x>Im`+x%{M2Yp+Uh_z8+OQ#1YFTi%Pjbkqx_xfe3e4|o$CCZ>inJRd>x1Vo$CCH z1)9H8oxf9^zf+z6FBL0adt9G6z#=4WeBMEHFhsDB$>d#(K4hwtTS8Y3Ol-!lHR~#c z$n%(TJ*&;VwTzO0@?l#1psL<3I>XT#5mQzBa3(cC%D6~%;@7s+*0%iecN-D^^%;Cb zr`pk2A3fU)Z;7^BXKn6{m_7~2RUEaxTk;@s>E z0RH}73JINn*2gAZ8m4kyPBbM`N+=*x(W~Au*C^I&nW1cVxm@j7GHC1l`>A*;#ttwM z@A%^v3xmK#)w7Oaxto*pK^jKJ&tvb~i#6PX*pyCH*1K5?R@0`TNFDnn_l`kX8vX!Q z$76i8iX&O&hd)5V2>P{6wdDEVb6sv}tGQKnnZdq|6F>$f-CG=e=#Zx0eC~z+ z)2iydN6W45S(jN?O{JVIvkX5xCU^MJ44huIkPHTSp5KA*mmvGf>!*u`+?LsWq`L*l zmo;S5bzV33@P1($ll=@OD3(!KaXa@sQXr1nS#ouKv2W&0g}%>=4_g-tqQgr){8}Aa zw6h}gwaX6YsFf5ChI}7tQ5vxS%~X7Kv1zoYTyyn{Z2QXc#afiLR(fGnfY*at3jp|m zAd)rMU<4rUElz*sgzi*+DMZJKf2@5G1$%}=Xb4aZ|YP(UlbE2!qFbzkVfn` znX6W|ZcSgdX2)*oXSO$qEu0#?*fgM5B${3l>*!=#mXsS}_bApN9bO&qYu0!r!?xmV zth-!R7VLKAuFX=Q5Qqr8d3%T8B5DbhjR*!7z~SHk4+81_W6z z@>3CgRpd>!L*lxu(c2I91s8{#`}m?U=HzX8j#%piC7{0TI-zmK#pUG*O5gqKl9^1m zw&hs5^**4mS#DYE{ZC^#17`sjk^0})qwjK z?8Sx6O8AYXg-#ZiJAf{vU8>S>wQ-e?Wwp|cG_!EIBbG|0#SSEh=m1RyR?VECBS0&P zFPs8X03F-L4U7=yXSQ!#b58X{ox$w1rmV(XM5@XKT+aN1*4FnZlY5^kCM1xDwhvA2 zcXZy$6wSM8r+mUV|8R?#nVDtD9{OwTn}Ii~ED=JO%$DM*>v@c7Ex3=`i~n3V&Rzb~ zqiqwyup%V?1p&pRaO0EFtrWl2EqV0!6!wp(2mq2C1_~8_q1VRnn4WEl__V*^x(D)rRhItritKG9zj_?%-Si-g${Qf2vZ5&a)8DQ z1JL4OpG=sOv^`ZERkk4V`RJV3tx`XIz9-uXi~b=ct~iAet^_vU|F?FwjCl=~=+vqY zl+Se%nven9nNLNOHyND$Ux483SaUoX|u`LiUMUcoKM=#a{E-mh5c|eB z%@?KR)|FOWT6;q??{Z?kzUv}{VEpjxx*47qU}~|epx<|w97C6%?IK8lbe{F@0lTQ{ z2!)@l%0Td9+t$uBKyqPRL-s@wvo@(+Yy?Fpd+v-w-M`h@VkkR;QV*~ zLIHS_b~U|_NxV*wTK~L5!VQwI#GPg9r2C9;EZ7b%<12>y-(dyMMBN>3{F%NK2J<343^o1;sRNdT8icMNDhaEl?{flM93Hg-_w z?Lv^>6?!DjHA;?`C1je(=!ldggyEYircz5x=?~a~AsLYsDuT*O?3x)NFN)JstisNl zHjHw{G0N`x{c~^CcqDU%JI=Rj0ghftTF9VWzWc(Rk)rhY%Wqx_QSA%u=&Z|(+@uB3 zhTo|MB-5q8x}6;;e{2qOh+nm#{|_Av_%}{#Q3$Z$gK-;3ehaoZy@&cpxFdTZIm~0v z5?-D~>>At;QLR~ORUH4)@<&k#?=SKdNPpZhnRdj1Jta zlrEp!K9x7{XiS>Z7fHWkeJc63%H`M+BkgXpCI^EfUW%_%VAjP3Z>(whPUiwu44mXG z9~S94*p}!Rm*|skfevHRed|)CIF(WAj7%YEGMma|>ly2$!-HcwCIKC{bcV@MX7ck3 zjTb}}`@~5`8dOHZ6XrcS^Ny!FR@_6tVIfa}hK3m;urZrSW8|HY70@UHnTGZY-t9Mo zWcjR*EY>-3d?(PLFaL{_U;_Q6)EjKbmn|kZYAE1uxC1IRBI5AK?&>GJ3uH#W$hIlEgQqW&WZTb&^I8v5vD#vh$15wXiu`$XnxU)i^p>=Y&ak zcJIx=a2Z%TWAE7o+r>k)qWL(wW=F!Kf3>2$UVBpV%YeIva6Cx~n>*6J zKOp1i*;KOmU$PdDT9TKxNDABpNg{V|FX7_^)??WiOidUwW6;0=pt(fY{%;sr#8)n% zHs~&~+>7ugT5r>Id$X@D?|2jH1_h=GQ*(@bf~a!Oe{hi=UweL%gcpB%02oS z;4ds(=wlNOwa7%g81_8|_H1?$t~se1p65%uS`#-{DY-rp#qV=v z&s}3hvsH^KNR&GgBhv(uE;}XZvRx2&B7v2hmn=-uDsZbp4zNN?$ z9C}VkuLdn}hjHmrmjl~ZSmsPaRik*0L+5be%@E@dVtI09T!)uo?Vg|W^lX#U%$n|g zOfKL<;^m)Xmp5-cU^!gl3NLXFjdQj9oQYj8(N@p~`#WVcAI>OcGYr~YyqGO`{XPE4 zmb0tB1A=#*5)W6%_Cu0Q_AlqlO$0q{{C>!SzQQ*}`6?7}ZQdxLWD(+5RkS>ILotulpFM{{8Bva44AkNJ`Xh6< zaWb-KSxf_abz;?NI2>UOonWk(_kg?JE)K0ZUGJWDV7F2!-$M`WT1MsaWwmFm*$VMZ z1LwB{45ce`rtejGwLKyoKm9IPZ6SSk+W80h{}^eb+Eyph26&q7%UxsCo}*ObB8%aS*GNzMCQrqzyq_Ch6dj_n1q}DG26cPcj?X>)?EBQY zswa!z*!ADfQRxdsdgrj!?Cf<_W@`5=gtKfHB<3}bt{)*!?j%jptP9m#{_5db|5Hn_ zK=S|TUH_jthIZ1#!~!uKvK;FboJbKglzo%WKZ&xr3z^ukk+FC+0IihDN@zxkKAjSe zSty`ht?eM})-Lj{ffygChJqw>0U$Nw%T{f9K)8_o!=0)nG580^{KKsIG$uj-is>|z zYvc~IJ|u@(xKOjfsAftfrqyribzJwI3a3vsol!2!9?gy~F+2d08}#nC*?E^i{@$A^ zwjJIX@=B5|$L#JtSTqvCs5oBDJg|C_bYP@U&dGD>iBkAW$s&25 zGu3Ss&*#HgulZZZ69`07uR8hC8V)Yl78WA$;;vqTjD4R^&d=qRj^qZ(e1s?oBWnVa z>Elg#+y(_uP>Y5@g7Iive=RAhHg9wpE#5)%jx+TsvJu@>=J>Hp)OM ztj>M7!u@q5Lrj4$IYX(+tkURtXFzt`9*a=@wEX<&>%BO`E~EHRxGept^59X{)=Y4= zSEJw&tOV+6x|~wytI^-r-d;~vK;~Ph{1CvtovT@ILz~ZJ-Lfsb9_#a$Lm>x;v3m5n zZa;x#Z}WM_)5gxvJDiW9w{&DA!3e<&;G0;-VzV|stN{1$Q`uY=Addl=#+KBPZ+M}o zAdx?f3c@yu)5@T`FK!u(aV(B+iJ{*mDz$@BX~wG`sXc zVAZlA$Rm)u9S2LX{xus!LCvWhX^t)Ka46wI$taVM-dn>gLXff$4Dh&P%1{V1{<5)j$YzVNf_GUWt;Tdz;~t>2sSr z)h?FCe=AudHTsO5s~Vrs2G;2N#ol7u0J{?Lep|>XimleyqSWABj>cqjfe1$zA}|O- zrAdfHoXH$ZFRaA$Bx za7Dnr-?KvP5LM$e71cBN(D*7=UDtd21Q>?2e={UQVdKJKxtn227Q+{>lsJb~qEyY+ z7tIRe&o#ITVpO*II^Csx_0EO9u>428BwnFgM!!6%aHFCrL_{o-riY%mbiZFrD&Jdz z{?hfLTU`IK-+k|^lu4%-#%2k9eS^N4wMYDE+Z($4ccv!aToS?>JgXt5IvDhI!hGJL zPyH(^s?b3Q8LB`Y)-2kr5MBm%d>AEJgDpG7N-tx0?BTewk*QipSb)27UK5gM5FNka zahmS68VVrHvx;augZ(2@9q z`HpoPN=7qrDn=zF;|A*ZP21%*jks_#o3H?z$|t&Duq!7{$?Kl=0Lp;gD;X47Wr!Be z@W#^TA(U*`8;1IWpF#z7t4V#@9oD(^k>@l}hRQ1W`sr{zlCb!-aMn0Jas(KFHTs7{ zv|pb2WAW_TG{b|?=w>|2K8^8t#}6JBYB{?Lx}&{;e&o*I-r!}2YZ4OnuX6XTXv|IA znu8_d^(UHKJQBr${u&#KV`!Q)=?@2a{XUg_ZAF!7Xx}4bBPJ!$Ll|{}=_dY|<%Sby zcNemHxcfc!23&;~-oyDojh=IuUD&AZf+lgAh4?>MpUM(YNM;geS1A_#7%n)pJ`n8A zMp6mWTLC;~xV(#Gr&8#4fxj&U&K#&@Aq7Gn`2p(dvcaKQ z?Fm)O*#$`)pS#dSH#y+@TiB&ZY`9)kaC7we52hm=xiYMY2YWIFWfV=9MN+5M#m~CG znNfYevn%*!dmc#4mCjH;=!)7ot}&4!b~v@>6qH|?hrMP465k$-bM~pC^0{TNJlO3 zUMspa3Mh*zF@o%|I$O4Fg?afm{PZ`n#h+MOv&pL*(YftaxIalBnU2J%(zhv+Z>G*A zspS+yHB8f{9Gdg_0+p-r)iNY)sfRPpQ>O6B@}drr3vF>rH$oL`+|yLl4p-}kiv?z% zu#G)jXdiE9SuDaR>9fvlXg*@8(?plYKGA(-#lHPwTmCUK1gnURe(ZSXXSQRiO1*^2 zG_fA5|DHOYr{KbyQql+-zXDU`}kG_zf{&QLmW|B1#owwLWi5NJ8E+Dqt3?FWI6 ziMWf^aAjMj&}A{Sb}%}_@Q?^_hmVmRj{CX8@(BVMvNZ(0CE26-( zfYvhg`cs3S)cMAHj!`eYusPIhom89-1GWcBAKW&f&L|FR1q%jF5vJ6t4PO=olEkIX zm-}u$21{JDu82Q~Yy@In=3?yW^W%W=a^7jvKW4?~e67f&1un9eceeH*_G2Ly*YjbT7l9^^iCvpz8i;S%s z7@dXs*ypK_f$Z-GP#QueW~*JJZ({_p9zDVk&lwis7nE$_V)o1o3KV=*bq(vJtY*!@0p$Wae!;PlhYV z3&P7Ri~Vgn>}u%N?P94v)~(k=S2KMQ!+vBeye+ZnJiYxw3=`Y!lZ(zFl($QtrG|(p z0d@y7#{!A^+b?8sS2U6?b4n$u#Ow;@B~pJ{OC|6w=$;Xf$Wycr2{<>3-{$@cSw&bdlmmhm={ z_r{WQZ5i($cAILJh*v~lyqRk%%Zj}KnC_IwTD?}5*jInQN+6Qnh}owu5joN6P@Yh! zVsI6AmF}KeW@(w}r?dChkX*N7;$JS-HT|K+7V`BZ^HoSV=r%lO@@Lu;<%zmT854hN5i2+BsN4#MSmp0?36S3}btd0*r7q%7Q`M z=kH(DdqLV_gd10@1Vq%MA9l^kRukw>gwEZc(%23rqXfFrHqSFqw+;VD`QA`q8Nq7A z4}VH3`7&(o^S>s}v$qM;9E;ar_Pm(e$DMBF4uF~RP%5|5jg^vmK+@7qUZPvAcuZtT z^JZvv+1{|R;z`Yn1A7k7s>n&pzjw@TS_Wc%i=Ox97VWF;t5I+%$0Rzd35YMyTts0w1cNCrg|>(Y_U zlSnq0BS97nM7n-d5>-*5e4rP=ove&!FNr zZ6=R~olwnouN|u{9v3Meuqzp`C+!alcyC+0WK&5RdOSfc2TUwhnWiVYFR~wHuPd^f zSb|Lra7p@w>yG^@b$Zu}uJ!B2z;4gEEAynMi;MrlyfB*FFuB+9Erlng$Ua^${&3#a zeE}3z1{-KQ4@h^+eCZp<;`Dq!<VZ9{jQ7P_r+V(`I?}D4Y^Dxi z!ls9aL>ePRqTg6fGL>fE<;AwEV1zhUSvY61C2~()y;%u_Icn`~DuEJBL#A1CfSH}r z7Y=wm?dPXNU$@IavMif!DWIs%abpqa!O1wId!GunjojG?Dk%FbUmf`HT=nO=rtS0P z<%{C~TxCmR>)Hb0@Wc!sc9Y8Q_h6EA@F+&WEG;1SiS8uLmfCUh>3f^9_%72Y=9x$I z{WYf-ER~L}^p>9+uNO{_B=*05d$35+rZ&?@!gWDNB8yd;OnW;&(3fU-um%u~#4kWjP^Q;1{2q{93n0F6?Q)dsH20T=RgS(F;p5Y2 zo-rKYMZH@Ditg-P0Is>^oj-jFo5j&EdCLU-1P}^1tAhJJI8iRS#{J(_!a!Da5{afWPGB3H!~nsgs&29ee09s4w2n$X1x%8W!D z^2MM?@y@~cY|FCWmIvW!C6Br*L)hNtfTs<6K7X5bxh8>OAoU{fsL}U^@S%sQmLpN0 zbk5c{kF7SjR8C7jG!ODUL$t`U9`U_@{j}%UI@FwpwjVjvUUy?+X~e+6Y;1ip|H#BP z=27#pY18)})WPSIo2G5-h#o&pSUd%Wa;R9Oh=xTWrQd)WqCed{PmW%Y^a?t_3btxu znOr;Yh!q~!oDhfPND}CX#1EwGQxjm6C*ANzZ10wvrKd^ zUd{qH;)uWg9YDL;;j`&qc41On{CstBQHJ8F%@F^x3jZu~KKh1I#!^ob)X|$kw^pi6 zc!74#$v9M;X{JT~soc0q+SD@B(K7G!j7IF;DQv#@r+iOV_)HSvH=Gkx;u~FzmGfX( ztk4taXR`3B+!qtLQw&|43o|7ia#_GO0v-oYJc+FJo7${dTX4GNJg${u;lAB7E8@!@ znEej-eLX~|!P>Zuw9DasqTHh5#l}&J70;JaSZ`0T_Y2t2^gkpMTG|h}FCt)Jc@bT3 z#kxtHQFQq;D5*Kcz%*PrFT%c!wCccKr41N$w^HcYXkWw^=qVUA2*B|I9!n|oH?FNI z`q=rk9V^S6^J2YIBXZQ{(`-Vp5%0R4LemPy{X$E#@BKD5ma!BXJ#n1K(#u3WCFu}# zOUa?PZOgLJQ0xmH%TjGExt#8eN^9m3`_SUX7sK?5?vV0W(&1yBPgCojIT%g*)qeOu?`S4b$ioS1LZ8pP*JCgM`t=_Bjyo?3FSTfkYfn9zjU($wJY*LTUk&wdwGdgW zRCiUjXmwLxky&#efvSmrivEI0{+_}bg8=3_L#vfOcx`q!3Q_eOB6gyAxMGkCO+R7^ z-MFzT2-4B~q^f71Y9^xiDD_L(=WqP8OI(?AoOm#7t@@%u>#Z=2(`lmcVCVhC_kO-K zGkh6!N`(s4x%Ldc%yYIaAz7s^b*lDe_*(DVOh&De7B_w_qR+S`7v474WaO^QmDY#7 z$3^hG`iS49S({*4gV=f7+mAir?IDoGsO-#>33rxIu{@}2I>MdJHw#ZZ*U?zUW<4LZCwoAhe$Cteh3Wk6pzlM29e@XT>;f zqvFi0c(Q4k{6t(a)V;hJ1PRa~vYd~9bfM$(rFNNdJj{`!HQ6kYy+GRxU20dDyx=?T z?e`9)S2+ERo#Ssq^|~Zz+pr{IN>_NId$u~MI?mBKd2in7A=|p!_u8}~<(#cTVkeZa z*`s+5iDsFM#(rXoBAre4&1U}~oe0X*j#MD0(J0rqw&;7`>~`{PvOI1C`%donkbV6u zm~djB;zZgRdnqTlxLjY|vkTu}PQu8pG&v-F-kPJiTLJQ=bNCQwP>`T>TIhHOT9* zi+J}Q6WSIwMmu#(*2b4xYmVC)H#-`Kq?sy=0X=O7_M!C<=R_&s2s7Np_DHA-A3$K( zm{^<6EazWYACk(3YH=ri!<0b_oq$VctVO@3gdWVdbZkaocX*%ay0o9>OZVQ+ZRf^u z{Q`a{)c6Zh9Zg3FIsv`|Y*gpe;Y|7f4`%z+`0TT=Ai>VrGb3-glLUkDjmhU1f_{!! z5zo>Qw|Tp!rjUI;Qu;M9p`fw$?X7UeYWk2LLI4lP*4mBYmELT+>kNT1=V)h^z6ljA z{DfsRH&f(4NBqtxYHpb?5VqF?ItHS9w9u-mW=eH1h9HCc2Rn1UE!VmFU0IPo90(13 zedotIffCRX!<+QF;?cQ`B|-pW+TS=Aq2g}Mw0NrN*IijA(N+<++iu`&$rCI{0lgY> z#Y{ZXuv3xt9(rS)bnzXR*5xG4T987!ovYFNm>#11TDTsK>T4y*mCpGdHd+H^*W%$$ zr9ZO`|D{;Q4L+$2v`ADQf^_(H0XH-s^FQj?ED%I+Zsk~$&ReGR-&KOiKp<}!xrc)q zX_i=cP(OwWWbg#K9gMc`?wp@?c*tsvXNu!B*qm(10{daEEEL$)ez3XaPME*_gW#_n zTnk5!b$qTYW+MkJ1ewf%XFkh^O|aZH*~CAh4<>MhhqZDL%~OM(5t{}!XGT>2S?~(= z4S8jmA6`w{e19?CU+8Yp!177kOnyP>DK(SClG|R&c7>ALjg@8@4ZZ4lj;9`2r!Jj@ z51Zt@e`#1Hf;-+zz3KG!CXEHa^%k4c~76d)g;&txr*Q|C1JgW&r8f%FEB9oD8O zz0zoR63v8Hf2K31Vs3H}FTjGO5_|^{vrv&MTb`1Lm&Vq1y9)r_6!RmEIbC9K!Ev1A zoHF`5sF5L9cq zS)H&cm)c7b78N(HJrroBb~GE*sGLJ9*u2(c`^Xz?AC#d^>YDqHpsIpcmcUsCk+T0>7kNDKf!O(O-;qn*JC$ zF}8sDSho!+;Qkm1y0>RS|Ai>b?~iX~SVUj=Br4+zXwcy%pLdMPY)&cD{%U|}P!sfd z$3L7RxU%YK&I0Tk;T*Y@=D~k%k}C&F9d;BVCzw9H%IlX+Oi%@s%_rs*aXOWLQ|}(p zR|vF;tM}PF*P6fZpmdq&#Bwye2_Yre1hcmKx?#}YiN!~YZGEt7A5;HUsQayJ-DC}! zGot#>_`ffd%BYl=Val3TWCR#jD~4M47Aick7Rt7`zjjJH@5bV5-5UPi*;?v%g2h6D zR8F~y9Y>ZcaiuS{=)-vK(3R#w*6m~n2rs{$WnKLZ*0_>!cE!Dk$~{lj%MWc6Bp^eu zV#M>&MYsW*Lj8oX*gj`ofz@YHLq9cuuKnBE2+wO9RFOwbGlgbY-!5bJfpW<&y6^{&6W%upEM=W=uVlwdscR&{+q zZEz)G?WKoXG^u-HkKu4+Xh^u>;4wyIsqc+;M<{YzpZi3|T@70K;Tmg_zL31(ro*Tq z`Y@w;Xn?6(F|-(`!A2E;;?a_J{vOsLop!;xmO54m;I%<=;@)<3X&XfR0+ z^YX5WnWd}RHhI59^?`{mrRnOU!AriyLlbwE+wZ;JPxv6FcmkZQ%zWZ~Ijvy%g!?5U8m?Sk`g3T}ZArrycQ9pS8o1Lm!(+I|%VV z+%`J46?81bD1Gh#=HdGrU%h64XS+B%&W^~!28(Fb1F7Tl7{(A+C{sbc`QpZR$aoB2p zqfp5#o=0FsT#jbluP$0Kl=|uUc!`;lkHpiegD=XB!w+Xj0i}OKuYQRZ38F@5fCCEM5Gf8i4X#%i1Z+!gd{4x ztSHSALj0!B{qfx@`M&Kww@%%C&b>dDPo9{Bx#pUqd&d~>XmQBB+{9Ch&L((T^`7$| z1xdZN&6tYOv>BmI8SyFy99+5+-(ZbUy{q85a~m%SvDS~V36iB;A~_4z0@&bvW(W^~ z^hZ{u)(D#UO`)bK@9yh@O+L%?=KMB{OlsWYm^mn$l2gKMa~hdTW4VXhB$Sb`KIjr& z#D(Sv$33ZhR+b9$Yr~z6+M_A<)>1z=I!B6hEoQ^Ztd|Zk_wE$+q^!1FpO}>Ibk(>( zev1`I&zA1%B}Nx{=%9XwALbyHn!{+DJs%|@=91Bxds=s)nCOh~=%V@z^KkTGs``|B~C~@&`mJ@T-8}ul1Jq1^AC#NDuLc z8d;4Xc4V?#k+^kmjR8uQ(A#u&8w=N;Op4Y#4T%dg|Ht2?3R=Pq*_P(xc zRGCyR`ph1M7s2lPdKarz9D?leTFchBrcV-1hxHprV1BY%%(L9Ig6KvbfJ>Dx$k~Hx z1bhseD|mD!RE4MIO~iR-kDg5viByBif;vM9QVKM;G1`tr43=wNSe zdP+gTi;AL_LUxf~_fUiKZoiAsE_*0<$0a$q-%~_GVEGv{-79?$spxwZJy0NFB=( zA@i*)&Y$CXf>Iu^Mn5-)KK@gtDziN3l7Z$R67J{77exhmui(elOX|Ihn>?NUD&(g5tYOWS4DE`5y<1QtU)#FM z*{k+qQM`?V_Thak-IUs?QtcpWdb7R8ax5~ZV6Alsnie;IHSc4kkf9g zNpu01BH=qM0rK`jHEt_rY6d}c{ke<2@6I@2eXD!CB$1N)(sew`oiaExTF0nc(o4C& zIU?`FJKjV@j#tyiU)t3I`o9_Y>Rs<0%-sVr+J;W#fICP^M`++SIWV_jr6iJREKX4LTx zw(MvOL)8qb;1*sh8Z-Ual8+|@7QZ5$=n`qdISN$JS67k?ryZ$Le7?B>0s88GqUA7t zfYnA?ej^=RIy}Z)YpY`X4(=`R!$_0V3db@SNT~lZdTaXs=X&RTdVz zOX8@>Y`c7$XSWTF`Ld2?GB)-nNi$|L$G`jPl6|YX7p~8P<&XDFmCYih{T+w5Ky5WC z^oWwNKwnKP7z0-Fbnay-$%e)*^UC$`RjRx4iK!XzON@)a6{-Q{asAT znX?AshiGUW`M8Fz`IlM6>H9ytE;?47zvEeFwAY@Z?ih>S(|LT0811TwM>YkvfpZtN z^60EPI&G+fg8Y%0=(%tv0xsdTu&|pZ2gw5>P98C;B~q@lD%_yTg%$2UUvFa58$b(S zbbAF6LJ6aXzQ80VlJ65wyspT&oGNW%!xASk*)gxPA04XnZdm@QG_Z;{fNsip~;;WVDK^y(|{4u z^F@jV^Ca-qX$Yh$B*>S^pTazznjzgr$cvhfXn-18Hy`{67B}t}t~)A<`p_;k;xRwX zlGt2>L4R)BJEq_ehy7VhPV@ubL$!+@M14upVLX6~Mx6EOmLvPnilqI$#wrBYp9L9r zJN(X(ustAAdtR%sqGNl2(obEQia&R>$vrMzz-Mk*-W78v7PgG8>4+&p3ut=R>{Mpst+4um~y1OgPhDMm0j;@jHMPYyF zDcTUo1;d|;_BQHMl}=aQxt*05RN{0g*W$Kxy+@mezw4d*y;71YJP0}5UX*e2(CXOM8M5r}(50K3#?Fzd zHT6lIZC^{gG9pmF%FcZnM1?PNjw~jJZg_k1OgYp9k)@tFd&#;Yl{Mq(nm16U4nZ3n z@R%u)6g!9qaRwBs&UkOgMDJb|)fxy-c>w}wRW(V(o>-swCT)qFfK2s-Om%suAKSEo zmL7#2u^f7L{S)4Paac~q-!cQV>?X?KtwV|%r2y3Mtw)zc>)(qMCA`-GUCXUnpfgUo zf6-;}KT{Tn9H9|z>Jvyx4vla`${^zhD9JxmlQ3U2OplC22dIg zG)!MeIOpMDTX@L4m5FulS;E=KHm`ud(7-p1BCAq*zf?ft4wVS~N5}*Z*&dVwH{ldC z+vn(E)M0Q&=rE#ZEjl)Re+qRfcfZ^C@rlstJqxC#v{=$%g*w0-mfsm|T39-QkR(!n zs(us`5~f(wXnCppW#V4V%s{#0f}j(=-Zx%owHm(EWmI`hjqwd1S-7cODvfXOoV1V) zygtSob0Yfo&hMTt)^_f7?o~X0AC%hb3>e^bjdg3Jk5my4ezZQC;;*_M%@S2bt?<-o;*eYwRfvP*coDmg3YKS* z==%+t5Nk;1;kc0i+le)Oj8zkgNERj5Wi5*`Fw|t~hThsU3e_YOzy%}7&7@F)J|+Lv zxE)LY?BB=@FsrfOh1_J;PdA&d@=ya~`}}0i-FC}YIb z=krs^zgJ{+KQ}CkAw`(lP~%uFT1{SC7Plmy3EFpfT@g>a;}-RjJl?Fx~hJTcJz2B@$>||;@L@qeVGFvMM*UcOyNEeNY%f6 z8?G+fx`L9gTl$~1^2#T1#b1+&2)YD>BZtQn{_-$Qbm;)OplGUsvWRHKK;6KMjCTGD z_Qz(0l~EtQAdg{mL6XrLh$6)tq~=*>qISxxJ3|}<9_zW*J$u}jn?Y5_$^ zA}R6EZmq@9RUq|xfK7&PdLfs;zxY|q(r&;9GmFe1bE&d`3_KrnDXn1Quam#tI-LQn z{K?x0(8#p_zRB~tPM%#qxvYovx(!-IB0+vJ_O=tCJ5B@p`qdWOtRz^c^U})BVV0#| zfv+WGfRA)&(q^j;WCVe^zMp(Vih(%cB8sqrzhJ)7*41B4MAtq6deM^DyZ1Tr30rTr~j{Mp-&RcxL#=SFGAK8tQAb>i-L^+WGTmz|DK=bMR zY&47OJ{QNve*ZLthx_g+n1MT7bZ_$Fpk{KFMwDF?FR}pChg~r<&bg%KJGkb`-Y$(; z->TPy+7-6VvE?^F)=*BQ@*UcRx;WShOm-D%jJtr433GM{C*1K_OlO4C=&l3Evj+e- zuQ6t-eHvV_E7@~NK91B5yWj?KFF%5airjdxY|-nVx>^4R3G~0{}z3yu;Jio_*54pM4V6NR=0l zV|m_l1S3qgB=+3v$hQvh>q*|aV+&6`%M))=b*4oxW$z=iM{gcYT)RGDpQ3#(#?-lK z!oJA%F4uZ9b-i^EU~;PNLPa&=D*IWt+Q_^ZW|BxxxUP$Spny1veE>T}cna*EJai{! zJ~>Y^fUF$&e6d=m+o2{CFEx5g}S~cub?Z^lc+G? ztaCeVGkk!dLHe~8hEBq@T-?Ti3DXVccZfQckO>R9{`D*3Aw;}s%WuK74aA*CMKXfb zphfikTo~zC2$+1HquyUySsPGRRn<|S$;$b$3*`!eP__s1v8bbiWR;JP{ISzO)E?qL z|60wtJj$l~tf)0yylT2;@JyNKt*M0z^9#pkKD^(W=s@f*QA&TKa8@c~KeB=D70v2x za%}Xd+482N)Lb%-me}|r!(aofGz6rfwMlAn)!CJ2|cyxn<{kXkoa6aTJ6^F2mYz~?~-sD+ecjcs3?I-F=3TZ_v zDEsDXGf2bz=UT3R;h_KXIP5P~5Fh2EnRr^92_X7sZzRhLU17-rVz`Ci1;rC8TV(O5 zmrmCS41Rk91LN}2a6g67+W}v`+Hti`%hOY16Ccqjh8-b1lX`%tz`0b zPW{ybi2f^^t$%ZSk3I=yP8&n-KH}h90uPXek-s;hA@Cmix~I^xoD(E_NH^0%9a5%< zqg5udQfo@{h^@B1#(UA46F5oXJ{ddbF{wQ%ckt3F+kCx~-20X&Ut9b$L$b|9wUJFLvTHgu4V8wfv;C_^hUO?g8^BlEinztdW^S`qum7 zb<>&2^tA}q%y(9$lc5WXj*m+RtEp6>Yb{LS$|XJRc$3OvDH0>L{ZdwQe=$9b@)vtk zq_(i*=@+{iyGzW)wX4+Q3Op(ejmM7%T`RDz-j=;d&veccn_;YTcw=mgGZ;~;)ogJ) zV#|(u2ko!>*nlB$xofSZvMh6sQ+M=USKHySCy;fSk+j_@1MmU zFf{$h6?Nka!#}1SV>}duUP7t!0?=Cvh3HOD^BOT{7D4-7FihZzywcisok8Ogn!NYf ze@N_jo}XHDXs_SRSofP2=ct!jMwBOtKY6WVpVY)jqQK?1C`$3)GpTJL>YD2W`&k<2fgrdUs4~i10Ud=M9$o0BcomZRQa5$V; zWWLrVV}o^N5m)W->Xhf6vCk_|8vB(lKj~wIIC6C#OYXC-@|#l@Txo8nAg;IB7nfgY zu`mw%@YJ+C-S^%OhoDk(g!T>60T&~G#~5rJLsz&RLKg^D(=;WUX$G3C1BvCUqSc?wJz@$-I>P_I*bC zhp=mg21u5jsTBF&D#=^?pqDV&;}U7#4-dv1>qdKL9gT!;JX0fLWDK(sfBJ@tO^GF{ znP0IXEcR4v%jrjSRZqK#-VcL4n2PapE#kjE*z4<$ z&tl)7c=j+bLn1{{DmSj^u)IaJD!OY+Ja(vc=W`vWdn31tPu?zSzCLbu-9jsmsg1q? zvJ2f!icZZs*&go+8{ipkVagrmfT*Dmj^bhxNmeC80aY>jjQ-Mbjv`9aD}2{j z_tCy`9fES7TI8ks_5>I8fL4HlEj#QQ``J&Qnsu{U#TD4bnlFZRBx9-1vTXc}m1ndD zCA4kR3OYSZmgANV0we@tjqA%b~f}jTA3hv?LiFtqnm~l3M zwi;#ftkSacCtTVjOk0$CM}|!_07_I2k`F1L#lHS7@+G+vxhw-p#K`bTQULg4^5%>6 z*U6osjTG3t1-T3o7>wL3v(s?R6{546Q z0^3EA^Y$u%LE3hBHMHNpyQ*Fi>C^*8q9S4yGg)a8mNI)T{t$3~Op!i%Gz(wQAHuZ% zUqSm}iKw;HR`>iE#+CgjONhW4^p4~CTNyMAGKJbW89xq`O*~In16#V*37lR6kjppt z5!CWh=zgDA(tvq+G2eeATIEq5F{0<$7GJG060Z-Uy&H_)W39Zn5U5Zsc<(ogB<7LQL5D|RM3k{ z5)xEnxVNUA*o)Iu8Br3{JpBAQeBU$`-p!iST~Mrr!W+=WomGhF3m#jc`kACG1Y5p7D@ZeVdS?8?g5y%3C6J8&+J|#OPB`Pp<8` z$fssR&OCA&u8Awg2D#h{EHX+6Q(UP4Yu!l=* zp_!OSSvaZjVr>0AqQ`|ky5^?gtv#ZhM0Vwpo_upgq>A9om6zkk&_$TIfLYhcxQ;44 zkLHE^_5V2c%FxKq8%4O{_{1iwG==r{hPA$Pq0UCLa2NQOvJ>w&7yOp$lSEzb`S6ps zEcA&Kn6A}|Ol1Aqd&Uek!LL|r9msm~@}*POn|zd+TM@UYhw^yCqjYoQ^w78hjbbPJ zt+tQz6^dmh9L`14vGW80sm`g1oFv-N9~?F-?%KqZEUV&3y0%f_v#r*hXyZxDrbtDh zqrjXMvD*pieePlqKhlksCLM&m&$xxn!}Pn>>f0;MulU+RSC zj+47C5>}Z5d%p7@k=^1R*=JUj$U1SF?3(C~25Wcp5vi_{(_7bCu_QP6r+4|zTj+pD zb0v98o5BntM2TdOX)r{CzKXFVn%c6*Gl0l*u|hR|nkb4~g3*~Vj6$3BZWJxp8FhwXqmg!v$q%$aC^Hrg-1&8maQ4LWNDQ14R%S~R6^ zRS;=&;UH^}Hxq*asV>Z-xahvHEaE?Nbtkd0nW9y6K*6z*z!jIa>!KenApP2T2Ca?5 zwQkQ~s0-du#29P+vM$u*sZA_iZ74hlv25W$?$eX8?LVbdWv_C&JuYo!RQJASO7>&f z-(gsgU)ycBMUjpux|Sjmf6Dwc1+qze^4B`S{A(R3qIn@_-65(-QULtdgUnt^dOMBB z9J9O$S}kAQ`Ye{y^3dj69g6?5>pBK?eHMEXnq#z_8z9`8=XcR5KA4uQs29h!ocwh9 zYJU?0b!|lc$+Vqy-|Wv3INK9OzoWPK;UrM|bdL{=Nmf_f@%xy)4PTh)-nV?25z_JN za#5AIQ*(9JXhNho9R5p(&?pt${2j-sF5x$niuZ5U`W0N~FcZ1gRTHy8_NIRWJC#)c` zD+yxnRK6&Q0lc|JG-w_iGg++oP&+4dT3#Q75h`6He|-6`D46`edualu$^e{c0Y{Ah z+(I)tgre;13${IJr2ggnYpl5e{t@+kh!zw?`ArQn+>n;QD2N~~%U%YeOarVsHaA$ozJs+Zi zqAPK`p46wDzeC4`JHNwA{MahWP35Ck$Duu)b~W*!PoeREuA^>lxBk{P{GmF^CWl75 zf*7{II(W<+3>~+&7wnAHC{&w(L$PVAV~HC?!>Kme`;UVG+}byi6Ya+j?Io>Iv{tUY z?)NNYht~~ssAK8TBD-r;#mFu{P!{!#PU43Z^c=45|2PHQL=iU-t_=h9s&br0MGfkg zzAU&Q50Ke2m>I|PNS6Gk=H$0eAZRAc+Mpyf73OzeO($^ z_>k9xmpY^FYY>CCj`x!M@nyu!5l&oX8=|Q%3l~*IhV2rOJY31yz{$>q)jSK3xew#tz zmktfVhkx#wrEMO^Z8361Bxd%1c&biIAcbjyN!Ejf*`;Igi;TMu@c$s~>|rPq&!5Px z=uivr`Kfo*^yh9X{l}$Ct4Wi08kX$*6lo~|#_du@AQ;GSpP0i`P1-7>Xw_KF%*`DrVR2*~&oxFW? zoyGC=9TtYyi`p7q+`4Mjc=q;$-T5fe!{7;Paq823N4mUZY@B5-(u6+_VueCK%)%nT zI<9~)CR*tjsEtZ72OJx&f{(9N0D;n;YoEn1ifPND>d#_tEHKP_@wbiDqnD+U!cw_OJP^a}i^RBC_9#+rpdL^f% z;t?F^T#dVCm$JkD#QkSE0K7g{)SZ~S?yZ8ie}aRT!n3JyD6*^Fbi+Pxd|sd?FtpaLX$4 zEjXbjCT>32t>lp6;|2d8_p?g9ypyM_Z^aHI1 zW@Le=EVnNWwvWVs+({lh3CBR;x63{IU5oe4whF}053Yq7`sk*_;GcYepU7Xx);A)?saRC zS@CPXi|A_;m_ObEEeowmG8QZ^Br*28fZghaCr1pX2#IxQu=Mp#!mVI`j448WrpZWL zL;Wd{9AOZ{&8VbJ+C024|jl6%Q3ZSe}e*dJrzi}L?W z2*PHB+8EF>-wEoc!D`9#-XI1F$rs5Y)4+={hADu|F-yD2v!!gn`$aR%(B%YB~K7x@N{}q}me|cZy`}B()MXAl6JFk=^6lA+~m2LFY!ob`kroFViwr$#u*`_j|ihEKN9sHkdzV6#u;?Q`zhV-8=I;)w2 z=IUX6I1~EVKtX_$=K}ND6y-|nrkC)0J=M-ppn0MyIhT>E>COWA`J^lQ^u7NW2FF%` z+x83SOq3CzOQ=FKsDQ?9UoX^y2uWp_a^oFB!`ubrii+gXx!e0K%2usUdrpkn{(ElP z{KqHUkEUVEXRLKL#+B;o3VOKLPCHla^;AzTNNlvrzF1jo-}GyFV2Y-q#reT9v<=NM z7P%_9xlZ{?Daz=CRe50+V%Y&pKU8oHh8P83QKoPqy$Q zXJxgvl7N;nSAZ?(e?~Gl{?RO6|Fd+`7gmyU;A*A;JZv@?r$UA(%Qu;eD!$(Yb#^fS zXwA+4sC;zVS5{&xKACTULjT^|I~n&I%3wr^BS$({-GK__lV$wsFl-e~YXKvUhQp%M zA%4>bp)7o`#D%!K!Ny~3&z`0!K~+7PWO*HWx`SA_W= zA5i*7(4H5|z%T$kpg#_FVXBb+U!qfB=`i!&6#z!-e<$1wo7^XZ@f_yDU47}xCClIf zkIjGjvlu~O0(8fQYfA=8XE{qIBFT2dB5kE3^bLX1p|89+Zp!r4_0NN!E0 zkx;9P(>!e+T*4i+nq_9wFixnAonlTuCQor-a})+ptE}kqeM4&G@6`vV{(Gytzx(#I zh^rb!-_;9zS~do(YKb%v94W~c+H?iaD2-j5oBcQr5)N2{23)ja6*USaEBij`RDcin z*325e97#AXG~lkgziBwJwIxUIai(pOLtW2ogk}%L_)#-{G}Or(gjd_8B-$Y ze}a3-kqwS85lPYD!yuaR$H4B9ga$;^#TKD1r;^Ol!{Y{-1K@%R8Jv00Ga5#QiZBmB z2L#Zy6=be5C_*S+IVk$S8t)Hr`~RB5^Y5n5b4L&x;WZ1uJJqX1sK6YyVp*EN{8%@g zkUQDm-CjW2D?l+h!|GIc9C+q)9sPujiHX87d4b!_2i6&%a(RO&L5xtg~)Jz_&YtMjZj=8TC0)?2NinMG{N^Pld>H_ZrWV(p3yawBk|E9d^&Za<&a_+`SDMQ9+$mGi7xT-7 z-Rq-M+^lpb-lhB6W&3?P;&miOz1^d-*lTyn2E)G6u*M9$ZRL0ewaxLaZ&!)O@#y>` zDK2F)Zy*01B1F{tES73qEeLI5#^r2+0hY9(zeQCSew#=1ZfObholnE02~`S#L#@Ya zk7ri8C4_LBVi!c4+a>&b=1CAWVa^@HGli@~cZbcHa}m}g)UD5*)3WL1xrfIxeLgdYw{WtFx-`h%av zth=iMswrzqXD8bNW@eX4HIFW6f6AKW9;x@UpX_4W6*v~`J$dg4-S?#D`e%l;BYTVY zp7{munCP&hMKUhe{m?Ood<&|P+E}CYx#)uRw%79&EN;J29j9eIfcl?4Zeu1R_T_SFWU7z>CXql{i&i7HTGdoR8qAT`@=vnXrUaMj6A*Be zwO|+j39izqiMAP^6_;?W*(u9mbUrnGX(yPOnOnXo! z0;TuG+z>a1ItJ{@Dfm~!>ULbFdk?a zHg9&6#si<&DG{a4Wy+1IN-s2j|cHE^-Yqe+em)B19qA z3(bI-zmK5;635SCLre)e5&#*VM4zJ{nGfmvK?=y%cL6z&C3kZ^DQ#+bTkG%LQ}j=a zHiCTCQccxg_N0d2z6#|Q%8UQTIt3$E-{@+1V}E`@JIq*F0$qK|?2UkZN>Fg>r$)S3+pOKqCw6S_4nwb>yqA^s^bw$x%y%O~W)hmw@^a7%g9o~?12eE>;4 zH@WKYOI=;RF4l)|zm8_D<+IER+L7zXEWio8lgMfQGATI@5Gn^@O{tI?t@8H7V(RueZiZ$N7n79$u}K_yziZ~>w;CgN_Rle6kuUowtIG^@34~y#DlwA9 zYnd+vgd#(w+Jk-K81CA6<9t{6vb&wztwYyX=p760p(6%Q+GWV6K$v3%o#JBRnOv2Q zN)XQz$xET!{-`#pp^F!7qVb7C#^LE^1w9>BME2dtf>ju079c}$(r+NfeO6&&S)kYsER6W6V z?utGY`=&8`6Qa6R4ZA5{8Q16NWm||;y4+YX%1p$_G4{dIjslOYe$4vWdM76s%XKG@ zw8XrFD9I>iklHa|x6UX5A7LRO5;>u26xEU=UR~Q!3erUeaSX*yq0@c%FqbX`Hj&ps zHxFIc#n?i8&#|3EZzp)tKsn<(~{Y(}M zv!NF=?2Dr@vyYduf3fJhSpWQDOVa(|(6pa!u`k9_q;-eeOW+ON9)g+}x>xb!#pxdO z#w8$Mu_U!@Da596hE81<$&6c)rWDpUxE-xa?>`Mul28Y^X;agO*(M$m?wI4E4(tY6 z{PdZsRzFok*cc-7G^lH81gp4M7D2^-Pqife!XPu5w2@1ep181hT3+7i+;|6W@}m1( z&z{Y%aUQSOKFTEo753Ynr(3S_9D_DCyB&y)#ae8^O~s)Vd1q?k4R0H#d)8OEfFetY zUap&}TM@6s>%=Q>`PG-H*u8+*^F{fU=O5`UyWX73Ro1icE3-?xCpe#uD?R^i-&wU) zmWE9|Z<5dLg}p<{#k*29Qnaf|_Id7nmMW3N^4tlBQ%!7l&1Qj)6?ODo(6K^k;wT7_ z+yiG9Sc`>ef|C=U#jr~zlt3=!H>R=>pLcA`LPgUutXC7Je<_7w%hzB8&7z34s5 zXt_|M7%_T<>>m<<$jx}WuPn%e=$5bhe7BpGsVxnKcD>xhFKLYSvA$hmohp~@a-~2q z9dDOzF1y)U(%eCq4QvGM$G~Dgwt=BG2E9VXZ+)(U%-fvd>Uc-XMWnE8W9wP zNKSD+i`@|R4+nl03pmZ0-2>=Nm>U6=7B(c0t|L;^d4ilZ5Q3~;llyWZ`BP^nV8)Og zK`hFPKvIvVFY3k!#{ed1vzIT5AJzdM3pe>J_6}pb5I5fk5WK@@0M@(_VhSs#NlH}G z;fDewJBgw=Ip|2^*5i0z*AunfS4hgV+W;L*2)EW>v!Yos~6@de5SD@nmTs zc2hTpnCj3WG|zWU@m}|99BWYiR5AXdcWt4csYVU;gumjRa?h}WiNzyDK7@Pttiqf3 zT%Y2}RKGp)fo=W~o)P{=)%_WvhL(gNg6==Sc-ATE8*Ch93;G9QI6xh%$m^Lc?m-@c zetTySVFz*_EBE7zvBY(dn^s?+MzoVLl4sE;=u5>Rm2cXU+G}jAf^{ zMtbdjaUOptP}K8`+NPj?j1Lt{*ZF4n{Z-` zO|U*zLZ|>6@+h%PY2gn6Zw2j1By%234DMzPqkB+c#V#TPnVxu(#g*BRk zOdsUH{5-B2zSV5Xc+5Lsd8U7tdd+-lNyz+uvnXuE2VK2@fZW`XnFQu{43+U~V-$o) zR(K53PYEIG7X{rV?w>bZzC$uBbn^=u8XUB`*Y24|k}t2y68XC->EH?56Uw&NR8+;h zF&t_tiW!-aihPcgnAOqLa&o2XFCrR-T_Q_E=N%>}~L_f3xEL=j>&x{gIFtFmwf3j_~=D@GZFLG%~q) z^zT5A!e=p1bYaFB^!Y57tpeC&Jj6gX1Q`@vY@3~p9-hgiPU6;^StF33D86K7#|xuZJBsYDtLaXR-gLu1?PwV(51IDc z>xSNquw`tkr08kO15JsMgC~#%-Xh{a4Jc<-C(;A{Ln#VGI zQZ#X0C=;JNSZCgP_k@ckt2HgosZQA?eYlhhT%PW%R2x##}oK++gB%caMM$BO)xsqZ4t#F!4rOn~a5k2Igblq9RM&h;k;N_bn zP2k~z=CoN$1i~dB?;#IkN0BsZkUTc7x>R!G+VgC(&DyJqXjNiz8$fa;%TLhCOTwFkP zz}J4}{{~sw$u; zS-i6;w8-DlYJ&H*cS#2;Y6Lkq@5ApJIrF&6azSCKCvWeZj=MQK;{wA#5Ku*ppV@Zn zL`{vrJU%y8pw>61UOShzMQ86KIg*F=Q5|Y#FFh|F&nxkEuL|pk|D8=LP z%Am=;t;Ha`&X0icWn&J{#=Kwpq%=Sx@6qd6WDNfdD#$HEoLk_e5}&!{*9rcP@H0h4 z=NN7o`=tc-)O1qwE(H%Y`Lw3{LtAeL8t<%;r*MeiAB-k1pX|+K;J8a_m1bRk!5~mAg#hFW+kr(vy!h98FCw|Z#?BI3eI=(JdpFS9(9F`Sy&1&G8EA!i{=86kPmej^uw&P5zgf8SDOry3nTm29m-PwSuzx0zZ*bujofSa1r$|*0EYNlpgfK zAci7tl#M;upL0OTGCakR&uh*UV49$|0}JtQ-4RU}jUV;>8oQ2kAot>Gl0Wp3zxD~> zmwC*urg2T+$uj?8Q@8|lyYtQh9AVS=(m_8m6i4K>gMwq`4=0F0Q!a#tM+T$=^R(Du z2{?i`GezEP8CC*>_};TGNlI1_YCw{yYc zyLGr<^dpDO4WCi)qpV?=2n`=X$mp{H?`b43Bb1;F*F0e;cMCDRR_wZ$lcu4p{l6FV zszhr0MXq%}e3bH&Y1``z*jkJ?_$bk^1)2}PHnOirFi`Dv)th*RsoP-Z(Jg=Dl#T<- zE_x@7LiwH4UV0XkVzR-{L494TY3(~F#q+_2u&#T!OR78~nbkv!FV$?d0Q?bmZxuP_ zr|ca+{kBab@0JH{35j*%$rXf_5D6_gS`Z@XSM**1XyoN=5xPK`EJ}g3^u&d3JIcpvbcRp@v0gbh>e#@liLI@b&Uik?pN$AessR> zhFj96htFBE(JcErpTG=w7o)Ao`K}9z!Pys6s$%a={3^T8p~yq#L8T60#v~?6{ws%z zc4H+ol9Tx-1fUT#ju1A%OMFTrc{Oo{RVSZ9QZi{Ir{?Uq)##zuWdxu=*c&J9i{81M zGn>7!$=27DUH>j!<8j`&hqeHH^X|m7Z;1GQtU$Hi$0ty{y8NDbAYcB10dHo&Y2IAW zA3sNt^UKjHXD-Kw93#9HP?K_N`a>`>LPvOA-Ecl%W!sQz)Dc1Na#M=>+tShG+2xCT z%bs@>$F9@mJ?}LhU+Y7i5}1sbG+FHum*%Z)WG0|ZJ4*??UcJh+Eut1&B_d(AHNtvh zc*)U_ExN|c%L{!EI4u7NFdF4epkC93h0No3FYixq7=!y;kQJ0B8laUu!CXTR<P|`CcLIw6A1S|BttxpR3ZcO*z9tsN(x_GdihulIn_On1Sxr(Zq%i z%@x^h?q>4Q=R*7=aAu^10$~X3nme9#At8@w!rzmY?>jGd(c{WpJo#bTv>J6h%i|_> zs0Hsy#rMfk)^e-LACyiF;9@0(XsU6Z)iGeynJhWs^l+y7>6FCsGAQJrwhPD&s1-2|p(wzVbJx};7_B_&m2KlEW`d7y~ z?a1${3}UiG%%#IbD!00XzyGx>h?x~DOU-%JSNMc=Fzv};Tr^|r%Sd3gz9;QFb!S|p zBA`VHRd`D7+B4jZTgR^ zw>8%nXjw}of&Y~&P%x|7-fdMVV`FyO<^?#Z&UeUQO(F}>m+-+D31#>qfy4D#>}m~D znBuY9Of1|)sGhY}_~pGfr8A$!)NFv=^}YnU;s6Aq18N$6@8ugEUt2-`Z~IHe?{a<= za1w(9JZ7xA85@O`02Gk?a8P54h{68gk!6D&i_q7IewIpi{guoOR34oIK~V zb=5bgBfC%cErhDZx@MdVa{0*O`gzS3AG%($&)d1$;o5O9R;4>IR>!1yX9^U=#cdxznS`(|T37y0Bv_%~qAPv(21SXp1!7MNDe8=M+Aab1nK8&b9^1hou z@*ahyd>#XRpG`l`7hJ|5TNn#xNzzF6MPPOEZYl38ZCK6#&&;~KHse_#kH9m%tsnSd zH}Jmh_=y1k8b`ZKfEy#x+&Wp7tLAD2dVS*2vg2iD4Zy5A$q>ovdgGgS?(^hVai9VX+4Xsn*32NbNfMrayr)~$p~`H^SSWej9G6=A2=8eI`vune&`)T!mz__ ze^Hlr#hv2NmS{~c)Q*91^x|(L4ZWS`gYigV`!h8`&o|G^uKI=yla{=ez=x+nyR#Bc zr-E*T@f5;4NxT&h0k(no<)dn;*(zyS!4l02J82~?m4_uIN zz6hliOK_&0JP?KC92&#(V?aP7o+7L6(B92}iv_x7AjtcIL+DSlndxWU1rQaxg6H>9 zz+{S(^ie>NQ~?GZ>4W@oc#9s=RyLd?^ObR;;OU_#X<~@5bYF@eb{Y?PcHlq!ysXwh zRqA1Z8^>5poM=8)L6#CDb7mPIyD+7$Igi*sL}~1dPVMBt+^Tzm+JLi-eb4;dJXOrd zgLRQo^;ioT6?%~DACxWIhdb=yHThW*$Ga@GE@L__>qp4rDA0I+;#DcF#E{0#kJ5ga+0X?oxydEG4K(}kAz zX8^(fG^YaW=~Ihc@C@0<9qf(ps#lU}-|^Jd-fCO&KFCL+q|f(yie5*z*Ai8PV{=vidNNZabjZQiFxgXY zuW?_Qv*2dC+*i9Zr>(Xo&Z{V02$L9NY?}(e5?M`Y2*I8@QQ^TR;e%nwrsbeisSwhR z*+BrvTX;c4iu07dXFVV%PK7MJXKc*5%P|-newhwyte3T|u0aU{AN9Kx3!KJA9Ahawb;I9`qWoZah_ zS;{^9ox=sC{LS5dWQdx+RGF%8-#(F`ZNd23ZpdnT;IGxbk0MXtKh23;Zg$zN_WI@< z)9bcnu{kJFhkCgK9f5M|no*(_5>eSZ-TUngb<;&k2=~eD_Z9ci-HW+0q~lp=FPZWk zXC!r`_u6KXH(HVV_bslZ7pVqIATeznQ+=;!yUYIAdNu_AWz`1&u+PpWe-`VX7wi5U zf13zLHb09+i9~PXZ7P7`PY~!!d{vIdeB&jWFlM=avFv%ec0ok|Q#8&^rLU3!{iv6|5yzY!JjQXjdkY(?7oA^*0k^~(yv}MXnUh6XWUCY(hT|g+e&g#MPwwQH+ZUS( zUvBWak#JhGn7qk+2Tpr)|FrgF^UMkF3NBg@TVyJ4W`2%v_)Lj*j`??)$-AZ<$|9mv zt=`Eh3KX9~<;wl@4J+S~uk;7(D}cf(Q~TOy5GNwlm>^FR+r$ui%*u zmMvs`2LKX_{-9d!rTNHX&!BAIx$~ByOt-|Mkr&F*!1?(2(6Zp?2aKjArvVb1|86`j zb`cI6uqyxs$ufPER>W8@h%X`g# zbtY~hZ5&;GX9Lm7rV)w*XDPt|rMj;l$q>OEDTXfD_45T+(wOkZ`prm!qemn4Ag3dO z48%!{^IAE%qb-eG^B2AxA6aghyube&ZCA%3-`Bp~*)sKK4x8Dem`nIrXBIl<#O0{; zWag+?H@o{d&`)CYjDZOLqEAUCU zQsK0+Et?j9X5o0{3Py9{9xb9-eA0{=KeKl>h_-clIjjHb-M|fmThO7_>~9Bd_b#9W zAaEC8xET5&ghiR1D#Y1xq~fbe81g4DlHg@sv|pXt?c>9c;ia1ki3nH}4aSGH9n1@Z z$14(@>(lHZZV?o_`~KaoTk$CN9D$HN>YFh_6f<6`6S_Q>5bjCLZ@t;#e*IPQ+oFL- zC(l0{$O;`Qe)`>X5W6=@E=@l$U!7X+;bb0k=bUYh720(oVIQ^=reBuXMej;Ai_A%A zY7^h#NRByoELx(AqGD%-t&_i9(ki;XO|`7(@g-Ru2k`bJg2jly>6E;fbTk{+K-=_E zJJQp!aAsN)Eykh7vcDhjnlLpjd1J_pP?BX&a9Z!#S#8@~ADs&|H5i$KYb9o!GsZ(c&A95*Pip<2>S_D-L=flA?XD4T29KOfxo(7?LT zxRCDWfoehDYvOC_CjxQJRHxI)25WL~`s}%U%Fhej6ASfHM$i$?I5W;=djDklKooPN zc4$%bY7H@_XN2x1%|0DLp5iOqVN*%D&Zg&w+bN^3h6FE*)5nmN5F>^emu+l#-)nZ? zjVE@6oOKuVo0$8~eH5_Uf3NIHLW!4oWbr`3gsBjLVk>S{aaB-?b#ni6pJK;ls^!l? zsRz%|-}UFKw5{X!&rT2Ehb!%TwdLUYk*9zQV5rS7{LuNF}uvs=*V_vY;I_yAw#3kP6Ak}4B1eZ8GkZ!-L* zr`M{b8zGEsZ3HjkJVTfi1?V(}{Sus?Lf)Z~{ z*;E9NbW1|c}K4qG2W8$@~88}P4=p&eJq2X&L3HG4E9Xm3q_+t1rh2HP-W7`1vpY`r&ak)sU)c)zRc-Ga6s?uQ_8^#qk z)+F!imp71YF;VD$%MliIvRM1dt@Po!x8#_}y*Bid9uD^2K{ce-`KWY9-tHb3-_Z8{ zv`7QlT%OUOcB0gy(Zd`mLLM6#gR98Hl8jKf<8Q! z@_PRXtZh>Tu!U5@4z`AhMk@i+9XMp-!EQ-nW+1m3Gb!Sbe>0w)#rt8PO4)ywNC-uc z0t&HK6U_P8s+rVo+<{w&l3eUNx4t?@R$=AMIzjg^CR8~u*#jlA`CMS3uob7ho_ekH z8FYT!#6mQ-W*QBJj?fVY*sj^tu$Wl{Y+A<2?FB?^a{3hz(=hp+o-9!jou6A9kueOJ zpuNGtfc?R`qCt|uinBzj#}gHsN2NKmh@cS-K@-Vz9Rd%-o^j@6mB+GVZ)#r(^KGvA zVHn;tFVHMmQR=N9MUHOnDDo&_c&8iRr+6`67@6JUq$T)i*R-)m<;T?6RDIoFkCntW zoD5W-7i_{l2v9(8-d^+*JLsOV#kb7j{(aKfA;i4QzU5KP)Lqr0r*=H0$yx|G#_YRs zf@QvVV4D53u*NEY?34`?bX;S8A}mDDJRjpBcXuek11%bnXP_RIqGG7a3szn5w9%ER zvPYiEjZ=H8IBgiW_tx6Kenepq20wPFQzpFYK7VVs_F=Uqea9AINjfWkk$2C`mxWd^ zV+)O4C?flY?m|$C)MZY=wrIl%3UaA?&n#>lInkwkvE!OnuSNMxc!P^hB!zeJFDB37 zu>}}6g`T=V@-v(o^-ijuW}U^D9zq6ps9#&&-}#6B#lLIl`|l0>r)lWs(1g&)nlPS| zaevCy5~Y;BP|r7c?ua7t(6s0`@t(o>0%srn!yS2^{^w7oPB$_fdnW2G@2-xwzI)yH zVf-u6pGi`@5Y9z|oh8mVb4Z?5>%k;#f=Db<1aIe9r^M9o`^&dDv}gm1z}wzSd^Mza zomY+vlyQ`EA-cv5SQdn8rWGE^9hsI%nRPn+bXlo@ycnLRkfTY$OI{21^eBGp8LV*g zQsFaHF=i<=qG8vND|#w*_$o25aLD=jjr^KB)%^<(=f5@6VD+6jb?xlQcc=)4NU&%$ zRiuljUG77b=4h5MfuR}t(Gp^B7f%)$87wp}h=p57D#-K(b3#}|DVOQAny~hP+QRr7 z!NN$3t6>)wFw2sp-PK8q@XNoP&OH3{SoZ$BtK>A6Zjx;L<2$@VCRFFBCe~i2YInQ$ z1XOe~0EZ;n6&WVFY`NpRDf{KaXxM@L=;rR@r5XljWyP4|cb+YOXtCA*j)H>cSxDQ$ zbWf_{U=hb}2Hy1oa%RlPd7NKx3C9+R7$t91@wdZNB>DRjZE?fNjsFkR?(~S|fk2zX(r@-w)0j z7*<;edQ{q z^(L3vG@_+Y5{9>@I|AtAYR8%eayISdzd0T!!P!@Kv8exiuv6r;dCCqOx^0fR0`iZv z$avtt2@Spdi|go$_|f0GB&(nQ%ptuSK_c%Dvl;uTT(;4XZ%{YL-|Gy~e(3$JJ*tJ=XXdCr%YWA{w`OI#%N0V7611DuFqjrz10Rxi-x3f_xoD8Pmoa?wk8-tKTs zjwIQW*|`Do;#!xLkM$s#N*uScJa6=fW0(8^6Mh%Jum4npWo1n^5~URF>8SSv^RnDm zx9H~B&g7b46`R5e6;_eyTBbu?j!E)>O3$kzr*rw6oa~i$>={I89>+5G+cXa`6$un| zn`FGOaUhaU1t4Q=ZPs$zKru9&k)^Y#A-+EU3keMB`o@{!RoZMj-z9> zVhoNHPAP2btBe^oK-9JGbLeg{`w?oKl1 z!-=(&EgDYPex;i&w1e)Qx^|hx=7|zfNm<%5_Il^U8oRQb_9g14Ogi|d7nkS(&J=FV zn{4ZGq8QW!3OuwZPb`d?C1lT$iUz%rC5mB7=r!c{N^TgkL7)6{<%yuB{g!VxB2czdqZ8=@fO5>$axGIi;(H7Tf-hP=Scmm)fqFo zcfbJeSB$Miv0F%mP{`52=w$U-Z3aQIXUN$ZJuT%#NvMK}W6oiYc^_*sfESulP=#2J zd=B{v&!_|<(8Iq2_@2$n)m*NHPYu$`*Ru796ka5$JbzXOd$*$;Rmne^117z;B$ zeEP7(Bfh-f0b8_~c4Aq)uS2zy2Jiin&akO$F;AW&OeRpbVQn8}Yjs!7i{SQlSH92` zmSqV>!0UoNSZeb?@ix5m5nr*N#hy={`S17zY=?8_Wv>d3<~UBBgN9AKVw(B?R&|>QK9WxKi^d3$2RB?Txl~Iu4qcDBse_fVBB&15GxJ;;!uRknh z6?pv|Z8O!EZ=U;<9G5RA6y@|bO2+m$*&;O`)0nJ;u}l6b!#X}yLHDTL-3!$+izuw**@~)hxoCSvQ{Eu4>)Se4ASRNkCrKPid;M;RwvDh zMWMu~fqMCyRTvU$$}OmI)Vd)_mMYYq`$ahe9&{^gL* zNK^XY&?1M>SSHv?TF?I$dmS$AgozzP%R;Z|jmMx0RNP@b1F!MJ&X3%LId`E!mgO$d ztv>pukyXf8l8k{Rry7CiSPzUp6bc^g-+*c@D2io6l);;Ry^B@zkZeN25qD@d;NhaLk z`x3g4L$SUmjld2GW!39>#_p#kEKO3ZT)sJ1sqB!TXq6u-k@32?xWjn6HCo_O z&cAJ6ZhvgH;#1r(?WH3JwL{3+%v#&d^8qQQ6rg zrLB7s^RX3=mXkxDhNfNS=?|YSpziXOb(S0`J6q}eVSd)Xl94{XX*p9NdpX2(@}D7hskg}?f-Glilb(fnQtwgu?j z6X=fkjp3W77~)!@LO5^&XLZ7kQz@Pb6)gB>2>wHtde!MW1N(m3Z!U+QJySW8bSdxoa|^PoY$BpD@NiwUv)T!r?=#ORtl=OddGY|7;_c&uBm|C0`Qki#+Nm>CWJ#2~Wmoq~X4L)9H>7{UO<9%9hFjr&!Sl{BaMNy$? zsRQ1QRQcIDDW)s(5fwD(idHP;Y!F2d>t)C;zZp>Y_?zL#Wjvv>)^*nt-w%Fevvc|N zsly%0HP=Ub1_ZNidzXzRlv>PjBo(84JSC=Hwyl?Gi#wn?WV~7T4DP@dWnufW8(bN^ z`)cA>a%7-bW6$e3of%&3?s-<*bFQ(9PIn$2e`Nb~JU;Sn_)x>E2iTJn`pNQ}A11gH zCbA{7^n1@0WHc3x2wkx%NlLz({3`0WW@_AC%9X>9a^v<2{PnZ0l`n&aMBcTKDm7@4 zT9zntjz|h8!uSqU6oyy7?gXW^UdOG4eL%D_qj+I44ZJZg?I~PtG^QCREGDJ{rv0 zWR+!RopnaT++NAtUd5(J^{kah(A4ABbTQv8CQ`!jSIBYnuBP6E-IjH8(*LGtpzi)*toCrYkck9tU3LLx$e=yE( zeoULRO$GA3Qh?$H+lFt9WusOE0oR&k44j;K?|^Jgl=v8FS!9)J-4wrSzx!cga0LHs z8MU%@VV<`Zyc!v|!+-jl`9Qs5MbgC)v{(c%YumFe-iXe+WbmW(y!cz)@gJ-|3^L(Y z6vWfe(5*C>6k;#*MAlz!3ixlIr;opHDRHJm4wSKbnJ?%(S1i>dFxBuzQZ1>w6?S7bgxVyq$n~dkt7de-toSURGqj#iSGC!}W%B z8ihpHYDRHTKlbEtjJ#8qBF6PC*{HEM55kphPki4KT~K3}-o{hVX$xan%kq@Nbhu|X z^mY=oL~TD^0C_8yfF_Xo0}2>-ImSnU41=`iuxAf-RyLpSTQ z-Cvs>@HF(xkfDHi`g>9QFWs|ult%P72FjW=&Jj(7CeE6Zd~j5+mwA`{iqJZr=unN` zROZYi(`yM3zN|B!cRZVG)3>NLHIGm=zQockt-7(`9~)|twY~xhr5o1OzQHqpfRyiaS-)QG^gt zAPVG6vViU$Udk_;cI+L+*~PtY3OM1rf0D6nAyHq*i@g{fbur{QNEV;v^qEN_;co`W*h`OU8l<&`OH{FL0g^W50~Mg)jD- znK{}gRSELbr1eq24I1aiYl7mai2z>vyzW$bFSw*>32uNhD}W})J{qqOO8Uz7Xv*75 z`UY%=f#B)MZuF{0dnbZA@>zEOvqv4YO}MS>%o?Ct{mldDA;+}k*a&t472Qftg~6!W zPA_nKs{BFS`3A=1S0mCmCoj!e*!EG#bx@JSd<^T}fJZk~X-XzYvXeO@y!q|?!>?^n zgWWLEq@#T}XHG{qb?b4gSP(oe)FcHKC;LNnB}}@<{|a6(n9k8q*58nv1S-@_-@Z;JoF2AF~J*pNgewis%|*SUkNtiSIUC0 z>dzDUKUbg1r;zJ$!g({pQn4p9T9*q-m?b0iriT6!I5((z+!ATk2d{K>q*v>(C$r(4 zmWR38Gv4X1DP+@NP15cqwvQCd>$(aI%RTh@!uuoz#AW)oq!bR)`&suglfW9F&;v#B#<^#fV#v@xDcNQ4%U@C%=@VV74Zwi}v;Bvx$8%M#?5U6G%JKmORO}B{w)y(wqJ6g(a$H-RpWK$ux6g~SC zeY+ghtD0xG7d1a_5wkdB;+n>KU3~J6u7Tx`&4$|hclc-*+{(OtE8k|@^|<7GrR}qs zx92X*|8emg3j1P_j(>VG_~U-pm%r+NRX+H0?fkiRetSgx-M!$?we#CRbOD()O#5!Fu&Q&9=l7ICDV+=f4FxhEv91(!9~Ls=GaTX}RU@Y*h~qVR^us%$$@t);DOLbOImI^1;8(ToE5RUjVeP9}Qn*zrH;EDf(ys zPJ3ps*|99H*`Xx1iRA+nkD45d^!sN9%k=C@oT{9zr!ayk}^# zacllYTk^(Uveo`5{c~}VJ2xurFcgckPVm^Cx1(8U`*pM3SYwGd9|b@BGw_vgp5`HB97BAO5=mm$qh}SqVGmvt0lHko_5+H>{!NSJ;*?Jj#^Kg_-) ze(6~uvpz-2rzAakSG9r1W6evKgmk(06EZ*4kDds>zS{Ebwyk_6aFtUZXwRWE6E{I9 zpvfQU@Sb@(Ee9vD@?dcm+V<{|n|NK#g8{{rjBpK{T8{y;oD_2adc!!z?riGZ+{*DV z<7%mux{xDZv)!`D=kePVS8^&}1UmQQ)Gl%jeZn<+5nFh=#3n~IGIn%?o=$Aek{wf? z(-?nY^3I5DMJUE5jZLE&I4cOxJvf3bv4WffS@894zQZY>A`^+qx^wtn;dR9jejp*H1r_+ann~ifX@-lRmCUc=Xz~%`?4DB*alr&qA$3 zh52@|(-Gm>l*eL%>m>__^HLz#iLl+AtllajI{Kjqmg z#Wk8^qjWF9y=)f^ga^c9elNY^D_Xi%Ol~-?5J)ewWvitoLu5QbEx1%@N zg%iKt3VWN~bKL*zgxm#5v6PD^&lm5Q^*hulB&Ut<_Ic;OgXh8){kck43oz;jm#Qtn zEq{>(8SB;T1}s68Z*>L)`w7NUznuw}?+$jAWzr%ilB@<~L?u=Y?djoi=?wa)axKx$ z7rh00#ZTwee4@fS&eb&5>F!FREbe%}KOX^!(`kZrhgja>>JX)o#{L;+%^t|{D*;(( z+XC3@u+B{g8TRGDVE<^RkQl1!j7&&Wr6_?a4}@Hz)|c~;)epce1MI9;ZO8mlyv1F1 zryVeA0F0ZK9DFHu8`qefDHB3iq{Selp`s8ZVX(J$ah7#6-36w-m#<6)I*W(F&%fM%f(|S?E9l#7jXsDb!(!c zH(d3|R5{7a@F@Q2j`Zz!3Ew!t72B9``ScIjz6Mr;DtQK{6x0s2G+yz5}!DJ`eV4cLuoVVPmV%%$C$*XwWdFI_qiA&GrQ&y>~fm4mE_6MtWE4|M3 z9G!&lEjVS4SIi>30`Cn)G%syB(KwQFEUf~Kt0dXxkqCzdR&(vrO^QNPR9+}akLhKeb3x)tL98G)#<8^{<4_q(2q-@|nCT%|R7l~&Y z0PDP5(ezMSldz68WK5o72!_iyUu60duHk@a&h6n!`i z#W2eu4Gcnn8`hcm5)B>!V)U~kCEActaXly^ke3f>UhB-u9?>k&hVOgTb z9ij?(uDy#pJmWeW8CzK^S%@_l{nHV*>e3IUrpeg1Hip5OgxJ^VLi1uxH4`z58G)q@ zTH@GChD*i&NIm`suO8rBkcK}E#D~zA(U3Q94NwtU0T#ft3Y`^M$|E2=9S&5OUWeBY z#QoDZ4q?vrpS{U0_^aM88?_YN&(kU4ecu}li*yRlVuvuFJ7!Bl7o~u7QMwiR)=Vet z^6yxs-1^G;sb*JLK^Hy8DZ^G14NglXB~X$h)Su&nlnPogkv>_$u5Qw$d7*xGvbuR| z5)SA>`7J2{Y;Yyx&bnA|h1(RM`H*$^^z)g0mfwsjbk!ICxv>B3hUO1UhS%$4xqEOb zf3?iviLYb@qn=5))BW1!M3az96Y+QvY4+*zdUmJewv}gv{3G zO{HI@gm86v(&>X1ck24ip6uZZLMWHMSJii`ufO(Qm=phjot;xUBQ-B~^ga-ubPp?< zmfCR0Lg-LNQEt={RT9GxRj&)?nmvcq-1>v@+k94)6*Wv*Z%Bo7b%$_Ch#)mP#TGK_ z)skQTvb(bKK~FgXyrAD=fYRzhW3MU=8km-jWS!o0D+Ad1luf56Qi;IMr~Y}!JEy4& zQt63Lo!rujX3{h7FCBdA(yow|>zx`JT~Ugz3;1qmD%3b?iCpNiV@_TD&DnxDsR4pq zK(qM*=A%GaojW?aO!v}eIpd6$`m>l8#FO}?MPTRkOTkK_vt=_^ZzSdE+cW9=GHLhT z7M^cGWn;IfMXG1KPJbCSF8}i3cy9PY2zndV^yo^Y0eJd!VAY}Ik?2}{a}%IJESJ}E zzr`jsx=C|PdA9nL1Qt-k4~a*Jd1p)3a?w$hmX5ByOTIA9cfGR(87MC5SJ_fv7DRfM z*IJVaTtyHYaMCq3&YOb64!W8yh4tVL7ho%nTwx6iGC}eOY}sf6x*=PeT^+@<_QQ<(4?-E@F>Mgx>URkl2|VMX zv~$^LCp$2i@~2b0``cAarJNFFo}EDnu~$$Y2}SB6)@F{`&V=kkn_`oaFF z#NOTv)(>V&A5@b{J|)(4I)&LDk$;_;qszQK*%%mQelb*|z;W~yd`0czMQ~1Ec4uVpV2o6kk!|Hr3UV&MWu((+u-uyJt2tAgH^8RrgU0MnUFP9OP=1> zCP9j#?ri4jTSkwLc^a@}Y@I^iO)p*$c&)zm%${1tl0MjxphOh1d4UUm!XMXD~ zb7*Xy{@^pIc;q^ae?akb-0>dZC7CTvrgG#;av-8fwanA44Wfif`1fCnP=Ds>EcV+r zAkv)Gd8KO3(UG%=m&fp$r za85aJtn89~KhLa$=hIaMi?0dK+j92=RVj#xvA zV;=>+nREgstRDr|@eCe7{_HpMmyYyly@1h&h0~{NNG-np@d&Mpk;A-uQ={s=7BlMSvv$c6-K=;#T>}rp%|`$J}1Ezr@BS z%RDKWtoOtwIWxm6Z=+%IPOD5st1R7??Ng1aTO+?scHd~CVzNKM2H@|>HfFnju{K`S z>bS_@DKi!UoAoi!*&fg1i_b4d0#W8wMc;rf!CY&%5KvUTUophL#eWod05;}GEZwv!+Y$P7(qre+|Bopybpb*7JeH3^vFA%CEF@a~3@O{c31;9Vt zt3(Jzn->2l0Py;i*6$T!f9KbOpR%z!8qWkI#7F?>zYyY!!)M`;F^#Fg|Fsv0qptpe z7uSgE%ok(K&4a@SD8JqD;7d~{S8)zM^ig0KHbwK|qUO~u)Xjg=IRIn*tzR=vRWpN2 z;iFYfqb(E1;?b?3yz_`)0+Wfg;+Nf%gKk$%3Z(3xCm@fIx&N;3ctGWYY)tTV@ z+R?CT`ZD?vTIM*0Z_IUdcD|^vr;pl?5w4%5d8EI#L=4*gosM+11w1$-d~u-JQ!hNw z$}Zp1Jy7*#nd2VSMkMdYOP>$g{q$Yoxr$+pAoSJKSg;nkc*bXFLACxUW#*pNN)c}3u7%kEe2`v0b_`-aQj2|hMXH>{@ z=a31rd{tlK>gh7af4p7L;r>e6u)iF}DI|Kn?l8O2f4k2bxQ2EoL8kM{HA_OIy6eh1 zpsF(L#gBynT;@j#49NRx4ob7>7C#1uog6e@n@{iqGYUmBe zM}a{0TAZJ9bfu-OdFnE^CDe0(JT7nAvJFaWx<8Dl_AP}dj_e?rAgUZY`*O*2HdwZQ z3uCZ6kDn(l?_3r4719MGmIt4nf705wAHAUe6i91302XCO($%j{Smjs8dlvuO1r7UT zoEHgu!K8~vA=wpIk;~ul%Xy_?MqsXtRwa_xpJMQ)bmyTTkr>kQZv0vrXICA_AYHYl zyxp+M&XsLQfMQ*919@c9wY>E|4(NZ`F42LoJcC%hdXm|Y#67@+v7`7|02r;{AY+1I z2?#Cr3aQyLfDarI`!skLZ%q#{?r|;06Vj&S2>7~^F?enKB%zuZV1qP z{USZMc+o`@-jD9&RL@D>e!-Xyouge2|IRyHqGzFYMe&EOGMuyraBRSB;#6kKbZc9x zI?v2YPo+7L5`tknELiAmBi_p|$}3p)=!Py#4;0uKx`9%BN%@ngS#f`YoQwqa1M1^M zegdt8rUpCKjPIHO8(YH(Ksnd9I`n1!Uac3t*!z6%f?WEyf(ZXfDKsFL$B(fB-VBW$ z;GNH8+j8yOyNg>KS44nQg+vnm-R*JO*LE}5S5`tT?6-xJ>A!MsP$F#q_;AFFRo!73 z)NCgk-zc>l0+fe4oA^8X!uJ8|?j^j0cI&E%`mt)x>xdHP@U}Uft6F7;=pmyDkh@Nt zwm@2H`UE}EtKr82dZVN!f7Ny4%ehT}+&KUaLL6MlUC5|iLAh45;VqV;jWup*_}kv; z5|jvae_(NO8F4U)?zE>U-y$q*{P1@(ww$YZ{f=)<=tAQQ!A3 zqE3ApFr|8?D_d7>DWWn1K&_Lu81l;Ff2Iz~4Eb_n1}+0%lrbKk6&$|}|9`dKFh_*} z(Q1SOZZ9LuR&Me|Aw%G34-8<2AX1Y)u>~fB4ew+XJOI@gLdHjuZ_pL&>pv7$z-dV# zW6yHwj4gXOCbzb|?R9|yN+Ff)&#;Eg3;-y6rN#{)Z9yDhU-$5$R*^rY&a1%HCwzY&&K(|$v+&ECxlq#?w}=-! zLbhObZkm*#7R{3WEa?6Z)~E)D8mJl&HyEH?TQR`itpOaP(ZE|{VuTFA{)p|1REx!w-cEqCiyNQiHsVU)0UdO?cD;`@Y! zwlY+UJ~2Uw1CRBq3_Ck`g5yRRo79@Z=`jzlbL>By^yy*X&!X->f6o42Q>7BHI?XiL z*;V3?u=0`@gk%b>90GFYUM&39Y2*$ZhRH?7rH`+AWfeL@?~e4B(L9$jT4fxvn6>kw zxP2MTGCy0iSq3s&D#mWxx-*5O@ZW#+6kFAT+Xr=q0pe_Ucc|qHKDm4Zk{aJbV7kIB zXgyk%n+F?Gb%2-BBa*BcvrOEsC!b0MzSY4+P^&d3lB&efxKAt_o9m3eRFmR@iEgDc{apHX$zw(V`p`6ylvz<+mM%o4r^4fc~#fgo959 zi#GSq*aPt}$tuU~H-Fdc(8TgIPjDhz9ZxV0eIsU7=2N9dhMS0; zi&Rv3Qku7;#eUB%vUT(B32m$GQ$?2L7}X%=HzO}2J-jJDg`IR9;zJwgG>-Z2njI41gG7p$0oCtx_=Mz`o zzvo(+?~PHFl_G7?jXp{EGraxvciB^HLExk5d@zS4y)Z97Jhl8jf~v&(ejo_74ZCNi zamM2oltBlBp~2A~;T}XvP5qij(*>? z$D9FT4_5z)u8W^BO5AcVVd{w;yO&t2uI;T?r0;X?@jB(=DY5tljwj*6w_INi{9j8TN`TxA==gU&hR;an#qs2uN z978kFVhe=^V&&j$tX<8QTu;p^Kt{m%dtA{z>}N`I(bw|OKA}L+I#ZcYXPX$MpS}U#B-pTJCh9;c=M<3F%iAzoWbFkBf$jN6=5s9LurU;bN5E z>xgLceqx<<)Yhl&PTSC{hbd=6yP8ec>-GelOR~>HN$F!lQ!sixWC!3t8W6m*eW6O? z9V&sZ1C2L2x_uXiik8trKcfj793G$Fh;e$~bV7?Jft`08(7xm=fXKiHR#=k{^JH`VF%hO;;i$H;BD{ptBSjS<(#;xnkgYS zqTXm2T-cNQ?o9BO+%g|sh_$!tRSU<&{tA8Ew<8~8u{LMUyHhx((eg=tD1Ac-`bY;7EVDr~D`IyS-_Y7Q)U(GDbactCScii>=v#Q-uq z92Ah@@w^;;a0ypld}+;2D6?*3c1=gY1Vlb#Q=l~pMQ zCX(4`huc%;@mD>QU!7=Q4-|Dw_qqq-Bo7H&QM7dn2cvcjCdiuy6c+WDNHb&Ty-f|a zMXH>*>*-jWgYu?B`Fn@@8VB-htShsaD!K>rl%@7IQ)Kz{RUMm2GEWvHDDiQBeoPJW z&Z!FceVwdwLJ05x{OfNkie zN8l<%^kR6}GyEwge&P+tCxp@oAS%`=3t*kkZX17gzdcTY>mk1frn7gkYDZmn};xse3 zqN_4Nxg@qfVAP-zY0JB2JRXJOpZ&#|Q4-Dr*DBy0gLqJx5nqf{9Y*=WHgrVhcU(ii zBQCZ9eC!qij6#z*Kuwkv-txG2_>X}uPUmxg`iq_bUv#o{RtT#yM%^d~{OxGv7RHKL z5Z)cA4K3L6g+T{nIo06y$MurZc6|8>+R7R>ng4C3C>XT&X%jC9OIA|+@Yi@K6u4K` zacHy1VNre@zJbQuk2nZsCqC~hJssMcw{pH6{HZ8#-TVf)ZW8Kfh*{*lbF_Ew0jx(K z2m~TU6N%t<@QYT!zMNOL$AGw$3dZq!90->f<#pf!=kTi!@7-6DRvkkhlK2W0B)-3a z|CcS9{7U34nS+ZGmkRvyI)FJI(FNB*IrH$&TG7uU>|J?;;GAWl4^_Kz(7=N2Pai%_ zVEJ0Y8-{5-RiNX}U}s^^`)`0OoNG9a&(uLQ2R&f7KI6HTVoMs3&qDJo@c={G2ymQh zziM@Eo$5C3{mP)9!HS}|QgPwhE+F|fgD_)o(X6v6h4{t;OY>FWzmeWjg?UOnG^T49 ziR)p@f6DLWgJlp^y#%|94O#sze4i;N)LSa*os3Ab0+C z&iLSmNWRu}D+!g(RTcscwt-0AVJ{?a6wCM` zcXof7HG*f8|BSCsb67{s7FgB6oMLF8*M$RbpowDAVXD)6OYn`s%*S=I zOpUWM&FG&hR&sjA=`at@g}W>YcyZ%Cov6Li%G=3cUpM`>*T9HuEM@tXalbou7&+^v z0`-HuDI~=g$IszoYaDVwdg&aY4gv-&{t2YRPBRBF7`%j^OGI%GaKVQ!$#@pt%w&LX z(w5Se3|9FU>|cDTmkXaADaO2C_I#Rl*V*Twql478so|?RdDCJI7r#k;``Eo?O3FdM zJT3IvukF5tQ)%}@qY{{!XUfaooQ$(8#(AXc|6+fx4!+qcz+M^kGgc=5$HtlLV`TN{ zWFM>jwFycN=@~BNx3_0rPqmGHg{wNCtcI{xf2Wt=QkHxE_>gYFf}e?{hMik$(m%QZ ztmncpHKe%8PD1vcfrXC(L@KPW5*ba}g7egg<#}?_nn%^y#O4>M)^IUSbP{VlTF4b* zv{1JbP3~k1>$FJTFQ>|LE@TuFjXgjBOVOzOb z8b@Ta+lXd~GXne6L1&YxaMUA@x3i79a&NK>YG_Y?3Y4oAmrELHJwUhboMBk&||5cRBe?;uQ_r4q~aFQdt{T+X?u#1*pY#TC&yzhDgT3u+3_XqYx}BK-{aA{&yi z07{h_AxO^UC;=jhf&l{AMT!tG=So?MM1&Y4CDN4=1Okk57&-_-NOB6HXhJhW2=}r# zJF_=3bF(+@jeE0yPzFNyy?LMf-sk;%-{<+B(fk`G@2lQ>#QPiM3_}79@{*B)IPeL0 zixGk5@(b7ZS#}Wk;V(_gmfHTKXW8#RKl-#8_$Q7q{Pf+X6_-F&dMehGwMVQbSjx&5 zW%t?&!s*~{nc1oe9Fe^D<}@+(47{y(TiS^jRyTwhFCid78hW6%&ngR5!5{Qn2(SPjk ze#`yc>&9KBaKnanrmZaTAkN`bxA;oP1;I2EzPtM^{u^KJyG@;fm8YJS%cGL((L6E~ z&G)>M$vgo1Mkof*P3_^fMY1ydTy6;Z2_g}R1@7m zO+AWiP~^Xk7`S|EpybB0E5R%sdQwZh);pNEU7%Ya!+j8i8F^6z; zCi|tkYIxQ)E_+XP5jWb}vDc*Tz)56nb#L&uHI#=jfRb!q%rb@a!S=tgqy-EU5;dCH z-a^xxx2U2h8v!CUW-osjlDL492^={sV5Itw0}R11?Y+<=KI%(3S2B3RaIx{r>F(jF zaLF^v$jZm;R2`kRM2OH*xm|YgbXx`?$Hl36#m)j5-8E;%@Kt)&WbSL4X_NzU4&)uNjIE7#4DH4c zy%%FzsUD-RaM!r+TN|ZWCGd3WFkdOMCW#^#ylIjJLvllAie$dAs}qJKq1=S<0xCcI zd`5oJC<;?;j7l6Qx3mha61meTgghpao)BDI+4#k90D8A%Ux0>k*8)nROAcm1!D*fn zx+TWWzz&BqAOc~3y(#vt_1$Sw;qaMa{@|SEVKC`(JO|@A*RNW0ZMR$RKyOmEw&>JU z9>45ba8f?j>0DukyxfW11?XLwWkoi|ROdZ$&i1cWY_COldyN!H&(Ed|S!EstY5+qdR2f7ga0-Z*ts@><$KMM*e8sgVhUMi*B$GmqR zO;>!Tp~=#9eHL_K-p*UP@r$0NW9s-?>QWfKEE-Uv{^o(F1{UYOok(W7(Op#E2-E#_ zR&3^6`40l;#0mu|@ph(qUF|HginMTy_N+I+WOC}we8WVZZRQm=v zliqo($F=|5^W^57&yhp{ zjW6dV#2UaGk4bib4$H3rri{MwJ$Q~h(D~M`oFw_)fkTF`uLBUpyJEnh zWX$N2XpN)b8^{Wr&>g-Gn-dXD2yuPEfBCxM$>RvpnpAmb4dA2p`C?0fY=Wu9Nq|Qq zcneDXTfI48`q8+Wb6}p zvu!}Zw+Vn)8O?)jaOsTs)|!F$V=85WR8o8lbaWIGK5P+->v+mIP=4DX)1{&>EZU{_ z|1|DD=g4>_*(?I3V+JEQD$jKo%0x?vd|dkAT6|=l@xbD{8w^NI4`UxL6%Is;M^!>n zETvwEU2J%t5RBLK;h+=WU-LX)P5MjTA%PJwxUiSfH?ydYc3qIM=1t7Z{=_6%?c_M& z&s37F3_JWwEUB@-tp93V-%YEa^VW6^6@3Q&JFfVKgS)Zl@F&6e#d?s{FDe z`m=+q@=^m>+2B0;(WP@DEN41IT4c*3wb){}c099(w|I!={kiO!4pfkug?X=iPiZ}h zhYfvi+g)5-d?3H9+hm1^-PaLZ?&$$cO8$OZ2`x|XO+~b;vY9CKO@s`vh_o!gFrfXV zTHuMU6*?9M%)y4;D2?$K#aKkV33!ium}q=b`M9^z*7kv66?wN;`$00(b0#~nrw>U* zCWo4fa(mTKvfM4fei1g5UGE@BCQRMV;qr-UO<7`zwFw>s zHnBvfHVyOaiuHlE6M3pBdVf7jiB0prPT8AKjNxc+cSzGth<%|DU}N&om8#-=_Hz80 zCR3F&2(W;Ew3a(U6%v$&Wq`+YY10>~rj|TdtJ{Dx0;ZKPKPhbd zcqxZ|yp#cPZg~O-eBBnHuXvU(boEb>pxK+tOMk=y6u72PK|vF%0O(g6taxdJkMj|I zphQluYni9sgTLhZrV$o)Os^hr^vwkq8RG#)ma>7Ax}|zlk*s^dUx_2%2m#~Or?=A~sM(@~BJl+bD= zhOxl4Chq{Fh9T%A#RcQ_1(LVZw$s8ODufV4=5|pG3F0o_j|x ztW06@0%ovC8ec~9RQ58_>$JI?Z*|C(H`!!=Lb|ZPJlWW7|910BX+2(Z@y8sB^Hpr# i9!$5nsr%qbXQ|)6O7IoV{+plg&*q4~gRk4xUj7q}hJQN% diff --git a/FPGA_by_Fredi/Video/lpm_compare1_wave0.jpg b/FPGA_by_Fredi/Video/lpm_compare1_wave0.jpg deleted file mode 100644 index 0fbc2520920965bc5935785c577e0ab2e3ee623e..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 30655 zcmeFZ2~<Jq_7!V`*&(`QZl$pHeSLk%f9wh1e{VmBi0^@tDEXU1;w?X&G5Lm7}U^ z>KX=yM#d*jnwbA&VQF>7+Q!M*#nsK-!_)5<|A4?CbZ}UB#MMY#RP>FT@d=4Z$tkz* zWM${%-o2Oifb_7qg#4(qtfscEzM=8S)20q8t+T89j~6|I^r7LA(KllZCX4-UW_IrV z`~vsmr`5If&%l?BukHE)BJe-D>>myLQ@g~$cJ0`?Q(&jy*LMA|BNDs>#CPsGthZa@ zl!KsesN|93*Y+GZed~U8yO5H;BS-4Om4Uqnl?|9G+^!><2twd{X1?Eh&O z1F}!x2XOEN#32X>|E}7D6v%&_t9or4B90?;L|aU@u?izCIU_fG-^D)j8eKEhmOoRo z>GIOZwGA^=FS}f^+)9rM!=eQXk4KH_Q+LJ`XN#AF#h>U2%ktf0=~OVMBGVym*W-8x zZK-Gd)Vl7rU8A4I@FV7<5!wY!M=F!ETINdesXyaLvP@Sq$;P;rJ9HhGce?3slC7%N zu|G8{&${+PidvcBUbP3m{^Oz;jq(owC|Xm?WaFa+qC_P{7oTaOAiy^65)+yiTE_&1 zC~Y3S#>6TFF+>vH|87NGG6`v9RC!{?DJCChSy7=Bt)G4_Qp}dCowe?2iDFLQ4~$Z$ zQ(0cO@ue1Y>yjxGwEE>)DSeG_KP`&TwXO>a?xlk-^$%HkSsI)Vm~k}Zj0J?89CmVM z%jt^ju{mBafolqlM_NB}FUhI+E08~Zu^ ze3g6TZOEy(Hah*yBZ|T{Bwlu!vLV8|unnOlZT*h;GCQyh*{k1fdJ8*Z(tLwHGlu6%c6oc_QP-C?*{1+(eMyZD3)&n5Td9Jh*n^j;6|7VFy6 zcV^8_Z*XCDP))&5{-B#?%kpzLT|8|z4I(HZ!|Cc4BVsR{8Ohore>)H!y)*UYQw6&y;`S64b}g= zN^-i~+T;2{(c>>M8Yc>1TSZD@F7)X!jfnToj%3fYWygY1Ew-$;?uEY`d*$DZ?tI(- z_pv8F6!!zp@-wovrhyySwX8V%p>JVi%9Y+0gvyXukURf*Kg=Q6NN-^hF>Fw(tMxGA zX}ult>`?gUB4w{}`DcDA&GD2@@6)|Z9}+7BYhC*cNM@GPI7b_&H-+W~D%OyxH47u~ z1FxGACCE5K(-koshNYWaj}={j?;ge5?X!UGVnc<2UhkCtv(NI}=N5<6Y%s@)twdy) z3oKv9_~<8PSICJr?n%A*!ifdJPB%%8`_nW`9z~%J=*^Bl|1K< zF9R@E(z&zl&1^9@k?cqATXzj=$V}>$?r}bE`rB(4CE2nQRhnJhk`{LAFAzx32sARj5xXh zco(c~8zSnS$q)aE5H=g5G9Zv8CJ?w-Ainy1j2gA!krE_?gcB>t`6RTBqi*(Gs zA@IPA)=_VnPGfag|NbmTw~)qc<=bu{&os61CAbed#X>`+w=cJtgtOI$O5r*$nR`wP z=Yczi{38Y)8^4)GT!-V?bA)enflI${ImV<-nJV^gyg7N^vN_w zSncV^a5?Gxu$-QzA3PYLW-PV*dyebdd7n_5huGaS3bF6P9QuG%ahMqlj%puXxbPUG z*Fh(BJz1!w%`6Y5bo;VJMYGC(ep^16LZdrAnDDeMT2mrKKWMhH2TVDO?)0UI5Y8GOhaD37F<$b8T#-{VXMhruR7NtRwJ zs`GMAr~_@If0NXnaXjt87m`}T!wPz>*?(f-L7J6f$WtC(xLWqr%&^G72n@CyJyoaM zEfgW56O*K-D=rvksrMN_=vqf+TD0lz4DfBSOyY+>O%qq4`p~&FTn^ z)6$rt(DZjLO(|S?R7z8PZbyq1jWKyAFp?`tbxWSM!?v$W_LDpoh|>PU6?pagIKtT? zUU1~3B4?C_k_?_y7{ZHG0eLbhIN>h1G&kp&RMEXigX+A<=MxHbn+Lhbv{p^r4ce=~ zV7vtdJtZ5b4;iO#vdo;r>a4KfMISm-%NlKsf!>PL_@B3ScfgeF{cN?mD>Gs)3S{DQu$ zuR7<0pvc`JN{;WRi*D;hz9?1luN~~*;rrK$JqCOAJwJ6{(Dc=p3+teYT|89t)>&`( z@o@0Z^Q^DE@K*tcg3cqnRzz(>61A+hAttc|atZN2h4nOBIeeWvR`iwn5HE1<)U{~Z z);0}Am?0g$&Ydyz##N%fz}v|wl+RnN2jVvIYSty6y+bDE}LMO`IYr} zk`tg^j6fPzaRI(BrQc!b7j8)AvMsk}g(^P3VLD+|j)J#fxjuI4TB}dBC{7MdnCe}3 z7~a~ww2_ZD``jz=flD)qJ#0gJmjac%5hv&0*|NhkQJ!&qqSiK7XY4wS@=ulp9oVFK+L_2wO%R-uomG>Te%*Gw{UIhp}Q7c&;C3 z8!|mo%1q=o+yhxzQ|65$wL=lIFfYHatn3+w79E%I*C`XlxwcohhRyeN-b003rEs-p>PC6m?95~zmDgC_HstYQwBWKax8Gw>H?B9#Fne^& zP}`JM{Hm~jjG|qot@<&5aCBDa_d6G>O*9g86&yN_k+SVw)HPPw`xteFHX@xdK`Pme zCT<0erSk1htx!>tR;DbipE#?WF9boi(v8SdU4C_pTR7%KePYD?-MXu z1oT%Q@fP|@MP;)G_nFnxXSGfBjl*>-3~Bbwri5HGn%Du)^t9;4%r!d=+g^2rOCe59 zbVCKRx#WZET_4`Oz#hhM-OkkjZjXR`ufdBS_(yQTT$oTL0Pl!e#h5v0U+iy}Q<$zRHh!?df^IH9sq`5fq2V8dt|M=*ITDs0`&dH568;QJ^>JC)P6VXrZ zI^XxH(kLip4(1#=KHI^ZlgnbN4c%1Qn^9r*@P4H_39*(amFq$?Pk!uvs3aR!E1Nga zIrAk)_XKsA>L2Q&Zxaz)VwXKyoI*WUY9(nUW|N>%ay)S)&;ljssoLn^qeRAw42&bI zu?K)&R$~(E?8sFz&2znwo6APrSlz;UA3Hp}76TQ+g|Q4NiOt%9rNPjkmU_GyBECtX*j@&=9XB%e9(n<{xtHzYXl(uQl~Zpp-6@@Mo9z1VWbQM^ z(7KcasL*nf~BC3IbQyzuasM=T6| zru?6v;l#REi1%W;+YoAw(l(?J-bNp6t?xpt9%d4Gw)#l^^(_LKTEud#nZN-g{jz)r^snVz+&V5Y9F`eZ`Q`Yjr>b zRvvH3UAeJZp8Ch?Vl1)~QLo$8FE;;aLGn~+m{gi^Q)6e0EgGxRQ1|Rf#;`JaQrIim zW#8pLdJXkt)75N>&l`E!6iCfEmSBALr_eoYJRDOzKQO!^>HF-_oiZ9yq3$osZ$7^3 zDLz-3OylPGosO6BRyCsxeaNj2%tF&lSV)~drENL zP5RdS$ObXxE4wR#(&vVbUT4i}%3vd~DeF0dleQt~$WVo{GxX+zjS^)t%v)Jprs`oY-Q6E>*tEI&EHr`RKCg|&a6&bd7;tRGg_PW#s81Fp5mUR$%c-GSR#}E zbS+JK*K2-%v1J2dJhas)cPNN;ax4CPAVRQvVW@o5q_wN~(wX7)uy@#;^KIq>e>q}2 zH_y`fzkb|?@J?Ppe4&FFX8QlD2>f>1$Nag$VwItpTYGSUpjh*g4(2aysQLLNXSa-P z$Tu3xcM`9GWqss^K<_q$Gm``gJxEZofq!QTTS&c!o;~1T0r`4Kaomlgs!(Gcv|tap<+`!<-z)hVfZUHVIKx=FiL2|qbmUNbJQgc zyq@HN;3*N_FwVLbY0wSRZ5CHNHDA7ZEET48=y6@OW5>x&i<6yhw+l4RRa$g}Qdy59 zRHQVj%Sg*lRZJYxm?w-fe`8;g?FtRB@;cf+XL!XbY2&3POPzYGbT5Fn_sV>3E9P0` zmH!Txmv!Gs)>f{x`O1CA2GMMoh1`(;38*kW2pD5MGmAXe0-)GaBA(VH0CRQ-uQXkV zVToO<>jvnLeBKWL<)>PKi0P+rQQTY?;Q-!{H9K6l4cUbr^$`I`)5$zLR;-c_hmuJA zaX6gLDl~5elFQIJQ!;Q-{8>VBUSHz0EhVAVw4ScRGsQBsF;u?Z5ID>5N~5c~fnTxBFqGiW4oaK1>96VIE}<|^dg_!}Wn(>DT|R5HvjfAFOE4qF3;smyn&s6J7k zs1dL3MA>`dtt1m&loC2v&ZMMbN0(M5;1d_y z9VgGd)P|YHN(V7^*D}rI#y2IIjVV0rbiddF;UMhP)?Ju+2^eUS9RBC&?sQlrSK5-R zFj9=3RzonQfc$COiI~nN)ud+Veef>Rig_$6W&8*ysD5rQO+cxJR& zlR5X=(AxkYpW7@+=@-8}>r!MoHU~6`caD->Z^x^n1nu)F!6%|(12i;jDiJ|noC7$k zeYFS8<0$TEib06aiXFXmAJ2yC zU)Xr--QvdXQcm3XnYK@r_luA<<}6~$q}=G8rJ9~~r>$o{)l7ti=rguTUR8dW>uJIH zPLmxC9~NXek`ieb0Lb3O#54;>Ae|IE<=CovHIfNg@>-CClYBPR4oM z3mDFtk$rX2x2E~1zW82ir`y?4gXuCaIwT&E9Si*D4gL-}ueg*g`8H5!QQ-H3sLXp0 zLPI_qwP8#Eg%;B-;x^>Vmr>pI94J3_77CzWA--hxe_HB?Ze8pF7h~z30rYn&N~A0Z!H~>0 zK_DK1E;SI7THM%sayXnIg1H5Zwo^!pP3grAxuxV({P7Vtr>d4>`Pz=W3?d?#F9RHv zUp(0y$V4&->#1B~3QR?6NCHQs#))zF#?c*v6g5Xz4}_Jy=gW;MaVa-YR-+N}wjsJs z$b*1?MHSgQ#>O~qVjCiC+|{;vX&WNb#);fSY(qYMBJmGm(+Te$gl710Z|3{e1t3;3?_-&e?sQ7x~x|wM7M*F7c2(@eA9j|TI?di*ev5}X! z1oDvHScnxt1lI>2*9J#$h*0i}m_XHb+iqF(wzT?fzJ&3gW~@i~>%NVFigQXxKpe7wVN4UhqrJ`H@_06B(G!-mG7W z6v+l#MF%BH4Vbd_jx*#vRW56XRFiw31PUaz+mprF!=AuN$5KTITT8w;q4y(794qJaS z_#$$WybaLO)#i`*fQjx89the&xG<_DT$0p$S{2u}3(?+@Ei3K5n`s~VeatJro{VBcTgU(N( z-YBnmlZWfSnZC6k`@E1Fx2^W$lp|5`SPtENn4)_rLf*`B#haUuyHgHcYn&M|;knou zJw?kDYu6jDglV!+0CI%_i)7Z*X(MrBqn1VCGL_49`Frj&yPgJIiic@yaB&)sUq*4= z&)Of9r1?&8?w)D(-m6{l(}cBa<*7dR=l}-S z&3|{V1Zggr=YRXoi{qY7eII!{XAbo>R~v=`yars#Js;^EkAWWNk+7QuEuJY{1ydH3 zwx|v7>ZK8Oz+x(J34?tjqdvpUvK9D4sqGsjwb&gNWx?hY}!8=%!ro`_C^>RjFBHGwWFBNSp>+ey>VtB&OE0ZE(Os&hw0fSFh zkFl0&F5fJ^#!7L_@>6#r?hXwrG*-^PIRU#}Y^-M7t7`v{8U7_uZL|9y>DXTa1>~l! z7#Mz^#CQg?L|*sYmv#T|hEj7RyYT~0AS8MlqEeL3)tt^vs*h>>5>iJI12AkPb&EiY z{!o09=4xVe?f3bnjK<1^NTgIw_Ct4{1vh$oAO<$@{Z@Yml_L@~r4u`SLr+{f-vM=} zj@<9xx|L^pXWS_pehF1(m7iP0YaVFHYZ|5)oAiBbo>F~PL-eP;AuOM*RmhF?+p=QI zwNe+Kcs{{~EVWgmV^IFfQCq}1a(@rIU-+r6_|TdH!i&@0g^&*#9f@wcq1y(M+h5`O zHQY=0B6fjGfi4U>-MDpEiJO_S9I@z@Yx9INdh;D8F;$Y*v}BAeevf1l#C1v|f*D62 zYCnUDEFgr}mQ~lUbCKzk=3SL|MJ}QEVaj* z<=bSRwLk~dTsn7|u++w(cA%GHPNn}~j~;stz(HyN|DcBZ)%$5T(uK5mJ0g07>u(uq9tO$6_6{O6K2!#iQykg<(E;v98-`S{9W~jwg*-(sT}Yjr7#K6!nIAEB?SfD+NOiJznJu zR36g$*nII(%o(S&Vmns(#}_?xjKx1eJVueyb-ECC zJwn5pl5l{n{$jH_H77A|fkGxP>!De@>zfq?2UZLaLYUF&sZ*HyU=_jV>GXsLUWu|0 z?Mts4tHdIh4nWB`v+q8ud?Lo3jt{Kh*#WxK-ugcgQ5@$;6Twlb86(8rx;4NRT!akM zJwL9`In)kaTAPwVUp_@z)W?1H9q+mM_5jZa{@;SIA3oZbpY z&z(w{9JhX)awzs+1*~u_>AGHjZ`PyH20vGiv>d3gm(&{G?vndx`w&jU#mU)MZg0`y zE=@^9h4bf-9{l=gE=&{F;n6Cn=fJ}IUs5YQL{aSyM2tl>n03fzSS3g87Lyk|v}+$nFa{U*n zFjS!}a#|iU`bBFMn~d7oY*9YZ)*DicBT!LtanMD+(rAQw-;wHpIuSv;p@@~9$Ia|w7_Jpjrh8WyglVy~rDm@Z?^6V3YQG?$y$uQ2 z!}DW3^Nt>#8LWaCGEc$|vuIqMXCmYC(UPG3#kS1bvmv=u7z+~AZ}J4t*YRyHQj`?- z$}omCV$MdKaPDYEsIDtwPHGU{US8&u_b(lJdO+W#%DIJTP;4*aa@`5Z#APIS(`0zA z+ALhAkh#?Deywl>OEEM%`Z37Y144b=%nw#W$5wxSe>zdxPt|QVr>EHS&3XL7?_x)0d;v}9}udkfodJy`4Cz0k{4AUM%Q3rk*MqCibMv(sowG(t?uXOYpB&o&EW zVcQ8i=JS+6=fHK+)7NI24#0ixL2dYko$7iBP#II!9T>jhpF?6%er5O&BOfV?j<_~5 z3LCq$FU;B3K6xtM84-(pxNwK@<4Wkk!Wd;th)!o_N2OVuR2$XK&$YSb>CnYB`Ig8o zx%2yjHeODejYeQ7Qi}u$7-DC)YaNG@Okg5fo4Hd7qew{)0O2hc_4-0%!{EguiHUME z_nHoH>dHH(%cy#DoxXY}+>zpmksZEAxZ!FI)shh^p7nw!edh<>mCI}e-yxhN+B8b{ z>r&qVu&#n91X=Tx*jDWAfO}@3UY%ouRDOX*n)Y%ev%*Y1(uTX)AIDf4{R{csOyWOZ(wl|LlOsRCLgn z%eT{qmzIxK73SN_y{4wtfYL;cV2ZkpLt3#tUbeF@{O#>alHnh1vflnarB!HhC!Ri2 zKw44!yPxB)(+|X-bGGd7N7Gl^+rKtt`&#e&>yrubow)>E3~&QId(C#+kR%jnZ26S< zReZTX*#+ES>52imY(XmaAgxdya=^DQBNCc*ux!g{6Hqc|JQv7(TX`bQzcASCiI}aHI{w zEjga1=`Y(LXjClsCdePBK3wdHQyX}6Kjr?3j)%pvlSXl%s%wP=0?GUylSW$1A|i3a zHGT6KW^&(%AwquQ6w?l2!;OCjt?hh8jyKeth+5LFz}rTIFbNWGy@K2vEy|FBi4kKL z>VsAbPgQQ9gcnV$sF~NG0+O93pKr8E0w3tpD>v|l#h~+NG~t8gE#~4~1E|0YR{x&h zT%_NQmc4=mz*M{^gIyl9bl&GUe9r*h~z%}%e>x7%reoqwlW>i~srr+daPn#Az{DcON^4{h>82y_R@CEKZ*1dm=opVxQzjd* z>q7GhcB7VI&E)=GJ@>L<&aqyup=M9+o}U+I)-D^?G<~_GFYdO#oaJwslF;9t4_)fN z0U}-a)KY99bqZwQB6wlHt!pfGP?*>sMEHf%nk%>te`dVylQ@Sl3CvyBwnr`5L0`69 zkL35#KdqmMJqj91|EeC62GQ;z?=t6qB#*}0yK6BN3Zj#`sX4T?F#JhuAYl3Y#t?R2_g#4cTb8$Gi9 zhy7`O2Xg<3#MkS)(%*;wOiA&d1SRME*!;fS7K|--evuhI~|st~~I= z42p9jcR^3Ddq+&$bj$F|>ww2dNo$v)*4 zkSMo*$w#W60qZmH6O6^k$2bIYs-rNHdTT3x)6|8l+l7(_oV=PQ&;k=%jXw^8#jn0D z>L0C`atv09)|AVrJbZl}RsAYVCBDjVkt(*!sRfqd(=6zvKdfqk{pnSTllTeeZZmjqEdsdqQY(WW4)ye})L%YJ{h zg-I6sYvS~$PKN%w{;hxlXAo%YhH{$#f_s=33-YKoE1oj6u5n8Ob&Ux8#)pHlJE{ux z=S8gu@g3F`^Y2G1>rVsqn85toR&m?=+dR-zLQCX+1`F+5P|k00gHx;4ak~jDb6^v+ zoWy1R`OOml`@R0}VE^wv{F5U7zY!Zx&73+3b?d~EVB>Y-&NvZFuB)qYB^Qe6v}(w+tPk&OD}4%XwyhlOMlth8lHxtv|6Yxvu(#Jb|;r)Kp!aTU_yGwut+ zoYlFEju9%;$LR8_8a!KRuEWw^s#*pe=)P}fXx8J~;UgyQ)~@bi71NW(3yTUjBEF#h zJvusk1B~xh+YZIOE;>RtSlJ)cwi_-#-(>X64_$#aiOhuS`Cmz!cO>rw1wZLMN zEplv*cC}T8>s?vFJq40NFI=Ke<3I#%#o$durK72TYtiR#@uPy2=le?*X&;`X3|3bv z21@em3`Rs>8PM&}ei?^QSuQsS&@Zy?CT8Py}k3 zvU%>-!NEa0FW13U+LJt^wxNraKQ-#9-eW!}DAekDVYHkTFnHBw!}5fxI{d}a@qwc+ zh|)6#Oq1Ikq2_5y>MzW%pBSuQq|62%n13f(>S%{QMwYclPNbc$GwJ_d&D4duwnKoe zI|p9K)u8)SCqB<3$7{pFLRhg5Q|9y|oa_&`6x&2w9=)hMN<5l*Acw1)#^7vKy!$m$&n?rZ-1%^Sk)s+|Go1rQ_W(zW!{) zUeCCGxKcf*J7qZ}Fhxup7d=ihS!+!#?~W>=RtDc1*IwNi>SmU1>c$nLLXhK58&y#8 zwAtbh49cd8#@o7?ensn^fuiP&^EHhDnn@qiREJi)B-1wd(u+@!OZZy-{@5y!O`Wq| z{LXeZSYmB#Ag|#qd~DoPd*9fTYfE2@{E0vOiRihCeG4=szJwUVi=V9fyq|Z5041#I zju5_~z9$LaDbnZvtKj9kxxx2r0ssAu*?%3h|LgYZi-jW1EppwKzC&9bpv1wPZ>p(& z_N-wbyp5sT`P)KtXJ>u$9rNP(!9`SULMF)~_R*PCH2P>|IXe2nc{_R3f|2V3ue&W? zw%q=k^_c?mQxcVii!ykjGMpp5+h|gCSYg%dxUP`Ty!aw#k&%`+i2fL~u1>OPiXUGX z7=sfpDI3pUeBD!8tQ99$H@By0Xl8HRaD~0J)QuM9<&$(=lYxu-;3bXPlDQ?bV%?Az z%cWs!KR?OT=ys(fl3`a5HbD1sYZF55%*jIG62~uBCQ)rop8u?rR($hLN%dfdP0jPz zz}?(7H}@rZ3h40of6vWS|HT0Gx$QeCh5sSCuyV1C-;As>TO~Un-Cz)1^7tycBoAYI z=rW7FK9 zyzRfy=Xu?Sp4UIo(wg3Iep;Q-NYv=6Ub1 z-h9^~m-DTm-R5E{=4`=b3l4jlkX(T`Ws}xVTng93N=z;yIC=QL(FrxH*7YLxU9+G0 z`}-w$XJ5lLaCer}A5MD5=0Bej+ZRc5|T z%y3Eq7uKb?i%U+9z>3d@0VcXjsVxGaK}7_QP?$IQoM|AuvZO2G4zz;X61rSRS`Q7^ zKih^ZQ}%$1r}XYd!^~8z@CB36rA@yoa?(W#Tm^q7^GEJldN#R}A~H^zW*ea$6JgBRdx6*sO}X)PDqTEx z*V7+1yW&i0xX}1IZQG7qpJT7r6eP{L#wpF3ECgWX&n=0s@J6>n8>?S~$0HnX<>V%; z*_qQ2Vg@S$KsS|Wv>C@anJ?z>0?oYr3EwD zq0L{?G+)2GVv(>OMw<>|9RpUDVM?^o4y#=$U6;blk&fJ~9mHWW%QSen`<2FtLE|(Q>jq5}s`q~}+xVSXA8z8WrwfJGz-4cEt#akWP zP&NRq^I(ahS(iJ<(v80eJIqyL%_WFY2{(O?4Td9x5$z#5Q_tm!+N$v9!A{*Vh3oAk z?5i)d?4}I>Q0t*(*0UjAV5o2DIL7x`DVx&q#Eyvt7 zV{+q@2iGlyXI^IOx9$}cfe`m*jCsBZIw&Wa`Y_N__HDI(R*~ky>u!y^5!Z82_H}An zaCjPP@<4D7gxS@f6Wt$+Q_ZnAdZ@4!RyzMSWuQO+l(XlF1N)jJvAe@U4D?FY5wSc zKI-O+Bvld4T^>!v3$kpdq)|Tar^E?C&7qoPr@Bcz@Gu9_KE4V!h>kZdw$e=?aoU-gP~7@rXR82LWhIqD3CAY2 z)roZ@uSfbo@@+VEJ`&(YKu$Frel(t?D>69-#Eo_nIN1x@9He>f`CM9@A?UsfBuD^t z=vMhbQZCg2@EfknydEuji#3jruwv;-O}u9qr|>-3E5g8z4=7O(f>f9&MPMFw4z!|{rZ6GwHpSkf*(|IaaHE3}19UscAre>LuM&m2ne;P&>hJT4+O=HexFcNe z$#fEq(pd!OwEe0x!&%`S@sZ-LWZdZ#Vy#G{BO8k3>$wwK>kX5p+@%_{&rvQV38qbM zON$UE0R;O@YfeF&!k6e1T9XL3_3UbicU=zIsP(bdOUNZ6)?>14wtZxy0kg!ZTHja} zW~#?*LtJ?`1gJc$?WX>s``bS9?h}f_Ou5z+R6&)by?ubk-*|o0%zJC#5;N-nJ@$53ucMHRBHA?!&xU%R1|H>eW`$w$_pH?l`j? zJ5Ac8Ay+WI?lU*zfdN5meqbIhnMrN!^(k>Nmpz^C&JJ{pPzW;A$euyv=L*Fadxp=b zzv@W8=nb=oHfZUyiSUay_+>&ZHgUKAmr3tmy9WBpS)npd*^m09^gQCvb`Gt37&+YR zW*r;WaIMsW3n~;aYtMEI+-QI<0O$Qxv_yA2BwzpC!9r>Q>ht&gTwHi5`Mh!Gvemlx zbz5nUY6iAy8-fSuU66xp2FnW z#CYO?xZ`-;*ZEf1#Jr#Mx3bHE^8ymVLk33bAH8|MVU+0?Sr*J_D2>FD=kt8-k;h*| z5*{rWf4*Xl@%Qt`>}xcRj6B|n4Z$9`V|T!4!uawXTM`>!=t1GfgJ+8ZZT0rM(=+@WYxKk@;8iaC{tlHu#{oWUbj za6S=(3|+C4sb!p@`O^^^P7!)CcOC79%5$6?GK__SI(tZ6pPb0HBGI7~Pw_`{(DJ8N zpITug*u|O(9npBatERA)JvxucNp7~+zxkLO587Cj&ynpT^se*|pVg7xmDO}NI4Z$Z z%t}%N6rXD*YzW>1?mqupXrRn6C>d+RU*<+~iSgALJ7PZw+amKA9KP({sN!Z8(H0*v#Gb;EERLhG17;tTdalVx`ZFYHQUO8oR#6elP%*B9@_U168_py;T=~ z(RA*(P|AGA_Q3^n?yIN@$_*B)(QoIW+e@F+E7Mcmkmf!8L4KhgN5c|&HEc5cl6z|R z%Ekt{<|u|&*FVlKWonp{xC4bh~2XbcK4M*Y9%{O5&Me zEP@D7bS7dRc4`8rxY*saoY{p;T;}fB@D5~trlspX->{+;qNuG0o4FS^M5{SdOgCDr z+qq`CL5Lf&v8VR5-6Xav>SXjt=b~R3F&_Vx* z==+U>&)xx8>W1p|BmB+*Jd|lB$rpd$EYm8=J$mQ=lo_p40B_*Ma?bH#VQGe2o z&|oC%yQS#eCOv@ zI^F8N8lguuB;9T5pLDq6iIT24zOGmL*;WQj4O>$(%=r;4^H{dlmnY0gbUa51-0hLP zN|ZlUw%D|iyaf6VOJ2haDL_AUq(~G5Nn31oJ!cmdQyx3(EY4 zVLa&Bhe<}30;2ux{G)c7Zq=g|&3-IGSe5+qqMdad?UIJwjUZfjbM2e(wygexxUBcd zmB1Y@JIS9oErrX=#Q0U@KEMmf@8>io;7>9)F<3Dm%(5j zcbTj{&bptRRqPS=G_23%C`sc^_6ZxuQcrv5`JVl^Be*&`ItUNi`1sJ~C3$MViL<%8 z%neIjOH2^%g>F90T*LeJ4LU6swf7E}u|kIx&Kn&pK4f;LU+J@lWMr6@>-q@S+F(#Q=%r+^dXJr@o?VaK!`n8?4Xf7LUeU^D=k}f}w7HZ1k3)q{ zs-50{{Yt@{x}i*$p1osMo`ZG6pjB5>N#W%w>3ZncRUs|Z^P-cj&$b>KCS{bC$oCQw z!86is&#@9aHq)h-qpO}0{I~+_?Agq!MdMb3!FL>NM%+QX1Mq^=b~;3%RS~_vf4vi* z487Lu#X<>8@GdpJ#^$p9L4WP)O1h#Tr>iEJv}odbgSn;T{2C_9FH60CO_%f`$*sKg5yl5G{hp`SWwY5RF;$;F9C+@Z zm}GCt^RDPCGnbs)@mfdNqR7&|uq+PeMuupSzKHd!r;oZnRqaX~u9mIPJFxIN2eb4k zLm@u0XZ|vN(apmLdAgwVbvWX2`321pO7;NBoXEM zPQ7K=K%fH6XidtSD889Dl3Y2Dj(j+Y8=lH+jsY`OA-pqZ9M=Ty*2Bwh{>YODR3GBD zA#Q`sT1DC+f@}ePKcx&v`Pgg8;b%@;H@h+8fqqIS^Q0fg8Lr^`x>*Mg?pKt2A=;vv z1pkfOcw@C+0k}Fx&8zr4656sJUx{WE4~)sB%HOBnqPcGt8E^{eJPMtAUJJ2vRg$SIfx|k3n_t!@0y~Q|U-M!sfo+IG zF13NL{gk_M6V-v7&Xl(De*j?5a8&9)-^hKgxGU9m@OO@L+`(bVj*-O9A}Cim50o%Q zVKA!5U02#r&cR~O%Q#v3jf|tt^BR2_zJgGH*)g}mXkc&M;-+bbOmO+Q6TWUSE|T`e z>VRMEdGCw)(rMs{9n`yNI*Q?+g5R81*6Y`0TvZ$*1i33uMR@%M8A6L|s@;5^<8wGSY+k9=NNR2nq&T8{Jqx2vDw5E3H@`{wVw z!T7+qD4J<0rTAHYWD@uFW*G^|o^AFSg0zt3*cIJGX=v3*u6Iz;|I$oUb zkTO81(AQKjCq;QT(ZE`^Pgiw;#>`a)gy1|H=B?F*Sa|177=So6NZ?`8>hYrcYdk6`iW;uq6Xhj>~5iF=0`cavd?hYcPk zE>$`?(+$k@9Y*RaExWA->SE+uoLqL zcH>1_GHDq(e34czqC+9F6TY8YU)31K5)Ft(4wgJn| z`K3v;j@y@t&)4Log+8&h)NxTX&MP!=$I#QGU#DB0*z)c{6mn-|+5XwSm%}w#)$Se_ z!p@G0-Lzwc7N{hqsn2~m5^oY#nwk?==6m^xR`C$k>80MA=o9zc$XhuJP8%OmIyh~~ z;Ye8^klK2TGrY2%n+TE>w4%yuLujq{*jC$5qv4yePBtx@D!hY@BW=OeP1gyvK8$hi z_Sq=6W9G-3G0%L4RQLXtZgT}Z%%SUYfpW1>hqVpp2VrFWk{5bA#DH%9a&top^ac;m znB|T%U+#g@(fdB}XIw}=>Fyd?n{gV` zn@@_y6U1nhpmotzh}mBG;t^U-?2TcINtc;Vx5sCbPlQAG6G)lhXtAX5erbU6Tv3~| zobl|z{G=u)8fUZOq^Q8P=(-ULT4#`C+^3ErV-Bssq=C#t>|Jo2%oHnW2@L(+v%Lg! z&?J`s)W3`yaA47;qvwEGIkCQ@$ARSWy3)je>l}PRonBVvaJld-ESR3UUPr$&6P9wx z_BrdKk*V~ZVN!0zFXdZd>XnW~sEi!1bjmeq0C31YFusHBm-4(xiW?Q87&yMpd+|}>v6+;BOKWiAQa;~*-n{0gCYDqRO!U< zN3F^@0!uL+&9uD-*TT3(I@mp&0FvGYO)7X{CA>U4E55=qbl|Jq)NPVOkGx zhKfvDx9;iimC)k2)1O?Q3~TdsL40Q(O|L-5i4B8$CFD^;?%fzxVRYYu9m}X*Ek`zAT-&Kb&SIE2wo-|x zuZ<8)K{Qs*y8CfeZoFdK%8;ETJu4pT72Cb;>d7lj+on;6d;$9nMGj`B#Hq1L|`zAawAbku7QAD0>kk+qa1Rsf}((C1TtARgoq%A zKq7==5D>Y~0m8im;R}}`$H%tT9-Fn?zkdCGzdmpv&L9rQ z(zZRdwo<&yts+ymgS!68Ek0FuY`MR;!Lvf_;l77@okK*A@2Kz|4{o1N-OV{)9PuUn zuE)z3Zsv@0n8LK$6RYC}5pnVuPHkt~lwFy$%tDC$UW3jFVi$(Dv&K&J=8n0vw6gcf ziIwj|%`c7*jvV#uF;Xo(XGZAAWp(eftg1@0>I|tlY@mJ955vKF1ys+RdCdpvTsVm zD&w?;;WvL@SpU+lk0eS7f0y_lnrd1-dkX@1POde4bTUphN|#ScSVfmW-aKSKm=@VE zSGH(x{_fora!;tO=A4i>UuIlZ<}ebq6tVlxOIM3B)h{e2ybFD~u;A{2@IB*hKuP?e7Q^Ael3vVP?01ar`^~CrXG%Ep8tum$=FNPimm8{7rXe3cGc~iO*4U4o4MZ4Ta`_9);iC*n(&98J?{3A$tJ$OJmU33G)bYB;NBJAtb8=Ay>i#3RG znjdx>nV&h+ZLqJ3-5shSs*&@h5AlWysBh7RYf|=&OIbde1WydKsY5$qnfmELcg|hS z$R7#{|J;mReq|_RVd$%}Rlnt#+F>n+;DR%;6+u+%TN!g_9}w=G49=loXr?whrgW{{ zSE$oO)Q zJ&py|chXg@7<+QleJ$s|{4X}|(RcP*P2&5__E)>vPDa`Dw?2#6CXyCwBgSyrHTDx+ zkK`Ume>mR21js|)l6au9Ll#M|)x4q%;hNT3h)<#^ts?v&L;S;oDA&>yeYOG3uFz); zR-)*X(N#~?bzOX zu~{&0Le!u&Ks3(_7k~&9m-!4YZU-FlckvsK!{&aA130k5Pe1^Cf2~@!xH1n>-#Uhu z>~6mf34*X18&WMxN7`WQmLxFR#A)`1l&Ls# zI5JHP3_TAN(=7RKSQ)bDtI#?nZxc)R#c$%fgiTyL_%dzz^6OEMs5z%HjN)%Of)*MI z7R8Q08)m(Ik~J~>QxQY8*}GGQ-(+HcEzpV-VtHpTed z(M=|8leyh9tScTie?7(Svv@5n{`B(}B>Bxnv~nAS1h1njUZXZ~62fMNW`aBZcV{ha zv+14Y5~sO~?1RWtbOrwZVnO02b6H`ztm|A{!ka(-_ErvPCqoxiUBe^m-M7Q5z3KE} zaDb1b&k5xyh0ZCur3|!vXZ7JiLFK{F+m$`!&=91%6Kl@cdn{Vds)u}Qh8S*SS~^CXe@3Z8*2hbsI$FMN0@0;eP2mQYt6>Q{2C?eYAK@;AbU1El_SPoJbl+w+I+(j^pk z0$qHzTOaFH6s~0@u;;5ZWW{}*A0Fmj)s4|;kL`VWcF-|#UoWGSPIu%J>)En%^6XPU zuq0$)jB>KPGH&KX))z8e3oBK;4XKO`Den|Cp`ujq$E?M;n4JRP?h4gAjcH@i(&GWi z7&B6;`}XWp@IiKLDf7RfOKC zcL?#dYdg2!C38*l*in0Q0heceik28MqMfQve`psJC^^0lrpE^PW$TY?YP~QNw@WT^ zTbtBwPpvn&rR%g@xa(1|AeCz9>~AC}sC!Z}(BWpAMLa`%^uUav7*5&_m0u(#QYFx$yzcX#|%)vT)RA{9@;m+{J6ZjTx4;-{z!z1 z1MJqoZh4?eb+qU!B5;wEKMR7N#mK;G)q}@*St{3~O!9nzZj2e(?6YV`n~uW5(A^yv zk-6E4lHyMFC7IN0FW>yXToM?i1vk%PP-Vry7@I8LfbLeWVa4Et50d?^eX_ecWp7mByLsr}!1)ot||x*wd~v zS7T#q^$BI1#`{FSM@|-w*@OB9du;|j1+`DXt^a(f>PM^aAFo&ajL(+LeG!``4kX$K zY2a54B@|wt-uJ7_bu%U^K zhP)kSUb(!W@UPYNhCLvU4-=)+zwMVi7<3|E5}kcyKGl@l;nc_Js{icw`E<(z);=%m z#}Ab}wRP_1*yo*Y>e(g$nQpUwT+HFrkVYUL+LGF&T3&Yxw^W3z^D&4C;6g&^m z9TX>zedc-8Iy9ref}nWvdf={W1=h-6SU>S5e!n4A%)&w)C*GisIASA7vP%j2A}So< zzMF4w-)||&Y~e?GeV-H&=c`S`l2!=jXG67+;{0StH0FZ`Z42a#cSD9|PX+Q4A8)Dv@kx0Q_h+djJUZ{di6KPB| zNtDt6^0_1i5TIiVVa=o|O{j}{gG`$R;IN+iK}}F1{xLkd{Q59}D~;q0skVm*%ZswI zwU#0%!h$NAS+^zpd_Wp%#qKTYNausB+aI=}`bRbKv-xj9j?M%cN!YRa{1c>w1GNt~ zfvXy|@(n5Dc;Wg3=%qa1lvltYf%`D{CmSeFga(d=4@QZxo}=Qy_xAZW2YPRx|GdE7 z+vmM~evSK&W$YM56RL~I7mPL{N8r>dNh}w&JKXW}F03Aapw4ibIAyT?>($61k?04~ zI3X3+vj(&UULAZzCcn~$CWPb8{`;236W?y?k8)mSP*V!#=j<4&y{*d!x+PTgn{;bC zs-w!W;K_myZFTETPbZSiwoZ(Eyyld3w&3y$MP9i66_QIC>DjQtoe3Q69uOQ7%wYlt vAo&Z$6#<1~#YdBktnd0+9AG^!oKS0e^VsMLG5LRnLw*S?^E3LuZw&ku=0&5V diff --git a/FPGA_by_Fredi/Video/lpm_fifoDZ_wave0.jpg b/FPGA_by_Fredi/Video/lpm_fifoDZ_wave0.jpg deleted file mode 100644 index 63d8667e35986c03b7ebcb8480a483ab092ffa40..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 86257 zcmeFa2Ut_-x<48#N--k6W)$flN(YgQ1sFhr)KDZDLArAcyNWazW4jy@_TEzZ@CkY zgBGUdrjQ*wAdns4KL~deau)pUzxTC$lmFfwz`y3cf(Y(|tnIwAYsV4DPQe|!1b1+0 z5E!`5J%7J9$Dy@t)~>+HWsIOv3E$%C4Zpmxgn76cpz3oz*X$#I?S!Pk7!Y*$g`GvwNh%q{;(br zx|V1@P`p$E^|vzUpH94@^xy?i9P{!FQ!G}8C=L`dKKE0{WUB+roExip*9szT$QUb{ zydXzvQ8%K>AHVkYl*+3xo##{ju|EX3TC4h{u7BxR<)u&+yAnjGUzc#X?d`|*<+e64 zh9Pt@<*wj#o7;zlrhbkO{@Q8d*gZ2|i{-qBRRXUp!mG1BS_4Reqfmw@Bjnc>Tn-7O} z%Z|>WV1OMn+orFkn-7Zs(k85o1tPhC4 z`PQ+{uv#TtOSzC3i3#F{0Nb4lp~Y|Ahkuob*cMfnEBE0S?UC(85@eBCV<7;}Lbn+5B#=)y z`Hx8g{*x8Bb7U?g_9n0#x~`5kWs=Ju&DG;P8-cW7@8EU+4j-@2$ChU5^1QQ+G-+Ka zYi|CrGvm4+LalXbMJ;(X@^cZS9&MB zsg@?{bUf9UHs#rsIeoAYoy*X&(0Mc+x^l(HL)ra$@`Dh+-tvrrt11OP2$A~(lS=J} zO+;2&33PvJY4$Z%S$gF{;i>vQ5}b*rA1f*KEffU`Sg=>QSjo6}BR5vVs53dY;}u7R zxm3G0wN@V&Vi|snIN4C}U4H;0W-?i`*1bwZDH0{@d#2)|RoIz)KZi_7-_{uHxl+SB zB`9+hO!%WmeVNmYA~n~$;|6b72DtSAY0(3*dQ!R5hdP)wRZi{q_|+7x)!zhL)T%Ok zCaNW$CQ?0X=~i}4L%~GD3)$6WGmfycy{MC12(MNXdQ}Q&;X)DwH^0ZNbP{!ePA2g* zv#5y+N#rQ^7+J9rsVL?!6)oexA^(M~4Q;zYtn%B?i&?WWvwFFyzD&E3ce1D&<$6}{ zPFUcnno*+{^elyts~1f*G^rPe@#VK(J-<+5TQi`g^69GZ{TX=?wMymJk7|Xdgg;dF z1rVjQx}FnNI)eH8g{bUPM#io;Tc$TZKd`Wk+EF*zEkN(JePIy7(Sm_rXt7#C#k$2UE~ zM7NAfRn+FqJt09E!~>&f6xtONcCP;JJm+M2pMdU|5=x({8bV=~7>RHprzy#3;0~;Y zhYK+pS-F(h=D40tr60drDhVVCW?l*Pb2!QzoWC@qY!{10oj`7FNvU#I*o}76RC+P9i>2Z2{u$m(>zTA#4j-K3{sWd?QaRHH-s#%>W zW?{D;DsO1Nm6-U|Zc?wgk*68Q!%+qB-?Q{uRRwNP(E`{|;%xRfvj;BoiQGb%9TOYW zkoi&AB^`$9hix7BSR<2b@> z`GJrMt>$qdvK$~}9eshtlSI~Y_1Ein#=u%oGIeAUxsLfMAy9sh9cK4XGJte}6cp?D z#PLWel+c`_WE0%lHS`*C0%!&F(_2j;B=PU zYU*j748GXx93`5iDq*)H=Jwpwi&S67QmmDgHcyuyBtxv`#Zoy{52A0L!v zwixJ$KFEKNS36==JLwfZEHdSM^-``o1{a5q>$s**Y9=WKp*&UkOQNaWf{xlAcG2a{ z4xYT%?I#U0CT7}8^%bUIk7pkwu31;}s?MY!n}-Sw0Q#hrqT8_1jlfb2j&9xTW@gcE zq|Q3YfZx;xbf5<@FDFCmsv~u>Z?YZeqy7sW3xNk_vp&0_+d>UbmyNdYwTXLP&E^Pu z-=fUwv68ruLvrgsb0IT%s4FL&=EwRlScOCOC1}AjniZ)P77q(08_yd}sa)$=XjSgY zcyCKkrDl>H-+O!x(Mmn?#<<#5?e%q+=PCxVzS(_*G=|zwd?L2t2+zcJmWaxwYwQ#E zY)d8YCCm8s+O#@ee=uhe)%6f>QB-AvR>67!$oqix1Q*hR6P}e-09q~)G5&O7YVFpc zO^zhbWaIGL+DNJ9jk1!m4_jGZ7^gZ5y5AAii}QYYSzkC3P7zPU~sKK5!N zNL=~=^4^*7DF66QrJ<6X;m)V53rY~DtEN^#Y>8?4rR=nri33Yr%yj9 zu|Vb}VymuNVrR5yQ(VZqnrlvm;_t8e-?P+c?rZT-`SJME0;Bp9ohk#wgpylt{F+q- zvW8=Hta+TfNONaUU3mpgkx&!NGFz#853VP0QjBxdY-tA<(ydDx{U$2sMUXhDL*NYg zNEzQw`k54q{tIsiFP_^*=V#bIdyZFlFkqKq_tQ)BI?|PHLk5YU4ys0LD07wh^(v3p zJ!H%Q)ipvu=TnP6Fu0hj(Z zxU`Y)!-a;Kw18D2l&uU{KALm!jv*^z&6o;Bdy5%RG3?d4p}?|dOn4&cWI$wiWB~oc zp)pGW@CpBe_9&(pGs$1k2cB6n6S=jQa{|XW7u5q}ulRSys>-;ISVM0&TV(h%luR9} z2FvZ!smSuU{8EHOB&NlnFE7!-6LY=3eKa`=5gSBvjvMm#%sFO>++%jUQ**;1h;5SE zPYGNW3X5)Ui%U|!RQJ@75(-udpBk4cLN!7cIzstQ`X7jysNPNY#2af z6zrmni$Bp>7QpJThA0ovIO_N8u!c=hVhILqKM*oXc{av2dr|#jQ)jA1D_rcSl~Jqe zjzS4{Z_|y+TB`dA5!GQT!^ft?Q2W|idT~PG5uw;4n0rS*oIfVgYLg|2w9vFNKUtP* z`1#4O7H!%&6`4ErR{DV4uAA*E`>ZuOgCt5N2Z9a1*2$j8s4_6MG1T!HX!p|-LDVSn z_V|G&v79nA(z!Z>;$b1<0*FM73ew33uCGIJG6Qpa^8$r6q%UPQpaGjgUM}SR zc&i5chqRGhTu5O+_|p~-!VPme^PahF3f5#_d!1pe%3X}#+VPc)a;gSV9B*hBWbuS} z!11eVP}=LBF8!qA8=Y6GOrOKOzcMDXaT1>FztUNj@nhuZVLPXeh_c3{sBC(BhVl3Hkc-3+l@PVa% zLAwvG2J+44rsjpMyN<_y(G7!pk?LXtk9-=t;ae9TOjSESJMJ*_{EF$3(g*-+#jEXY znkxG&F@%H_tf}ecy&~*&T3Xp(=85Mx3O(!YAZ)BgmJ~)<)kX`6pP$qp?>u1y zr}k5)o=c-Hp@j8`nwh@6P4t;~g5-(vrUAOjvls)FpaP3)!Be*RLf6v<5;Un66o{VF!Z_+kmiHpfz1YXMZ5?Db52&$UV68H=mR4w>}!an-9Q zz8Xrj33|btE3z)XP`@Z5P1Ww0b7*6Up4^jIZiLrt@x&x%9)BJs{zln0<-F;En%PH_ zss=V8rEqUsyHe}7kBFJZT3FQ{tRfS~pd^Msg|O~VheJTDU z0TYi9Phk9*9(w#aQo_{9*G=iQ&e2b~J`3&D7rTXWybMtO**{*>Pd>n-`sT0^MTh2< z;cxS1Vfrnm)s{9Tac*|7#7_Cqdk4dweAUzCtu`5F62B$f^lNcfxv)V}>WguCp8F|A ze}JH(-Jik>Bv^#XnUe0>GgoYEN>w{sjGgM`$-y~{>s-jNU?^uRo4^axCf-LKLfS_-$w1cf1Zr; zj4ehB+U>b{t=P2G_mP*w`}fMHyDU_kFWRNs_$jw5zjS*ziqiEi2tqkzf%;J~4v4^D z>vtu+QEiSBnYOJk)HgC>iFlam=o{wCJ6^!cBecp92e6OrZe6w6s7zEM+HW3z@I1hn z3u(KHwPan*el(kV8OE>17GQn?k&CQcqSL7JAU3?*p9>LI=g7@wGX+q-CH>k^s4tp# zxh4U9rr#rXfz~i$LRbjcJruzc{QVwbo4>!XX$*~nK4|9CsG}oT8z66TeCPW)S^3`k zfPATMLtXX6Tb%&oz_>!5fk2HYm`{Ugj=%5b_dq5a7fyIP2I#p~126WZ76&{4d@!2r zqb*v#Q7RjZ#EG_vnPj}FAb~fky`e&B5N}&6`P!z!%8p=BD91ltY*lC9E`* z99gPw0XLw%kh!ucaI@G<;;g`$QIp5x-quS&PK$dD1z$}*{TtQe8s=iRa)D0|F{vbH zV#?@zmXKBlQ-9umNR={7>t$vgx+N>a~LO59m2V)vP*a6oDq6Si&3X<5{EJ@8r^HDiL)gbOu2p zlL{4~Ne+HJ6{k0~nJXcW5zm6x3y+<=t;K(FMW3qwiq3rgrvCQl_qvA+ObsuTn#Bei znR>=ky|lOxCl9q@wXWjimZ|594QTt6^UrFYVj6(?U|OUH0}fako!&|VeTC*AmMTYh zn5{tp%qa99xsc0aTlE}aMYfXlQg=Ogy_pNS?YbGv5h1eG#({JYb>e(+S8&a6&@k(< z)jx0{EEk)}3N!kLqE~4n-cHQ=7MM6t-CPgj2`$)V`I64AW&WfeBubg*ORpJb_2jyHo?rdcqbk5^!+|%nVW`g`_g8az3kdmbn3nG?#QeLr} zn651mV)3LKlW9xiQt#%AL@Tc>k}QMi8hmWz5Z05~Zw>e|R8JkS-tC8jhKLTRYdc?= z>J8AgOgn^01h>mjF-d{tRsY2QZzFRQC^mB9?2|3HiO9l_$E%y@TPYS#iEw|HhXm8K zs!XKgLwvXM4U5Fk5nqSL`6A}WJQ2Bmd`p->McUxQ13JP%_ug70p9pndIJ-aQcFCDN!VafQ=WnPRZ>*0ZNJGa0)IL>K ztQHuo0<{9RH!!kJH473t{!1Dbsh`)+x%wjq)=r(YHlH$WB-hj(x@h)xB=LIKGpm=1 zikFEG-SZ!ADwU1)Ds=x8Y)?15Ya4Xi(?ID=sMmm9`UO0wiEOPjeiEKk?i@Lu{ID-f z=~on;H;LZR!-3(klUqex$k(sETnL|DD`oX67a~q!hHZi@v$9eNT~dRyH{ZaS{kgam zSkcV8B0Wx>CvKIGHV(wF(zp|AOVeIWYAzz5(pad_c&bBrbXyPAeYTY> zTWYu(S<8F1ls9AHv|;FBWz6!DAQz$l%1Jlpmu1@c)|uLdb(NLC2^mwsTN{Ff z_yT7DANo7IAIJD^-czm;6loYOM+&gevsrsdS7nm2Aakfxezdb z(Di&gmZMQbqtuACELd4LqvV;U)n!;IU`LQ~G$V(k9Qw#OryMi7o}Pvnq&G0piALz+ z+JdFAJc6@XpaM~rz`x-}%Z>=BEojXP#fb!6pfR5P(pQ@D=Mzaimf;21wUvrq3P|W?VER z#J74$AjI~c(WJQ_Up>6!-!wpU$&~bSP!y+>f`LGvw6A(xNGcBGL6FjUk&59eWFFS5 zM+Ya01wC?lz|Q`qjV}pNlEA|Ey=vG^e{|jaMmHG!K5136>99C7^wYR6=|wEe_!EQA zC+ur_r?ADR#_$Y9yJK$-?`sb(KvG(H~ZGw?mg+ zz%VCe91P%qT;k1zaH2wR&7CabmJ|ha;flOG z{*uAJWbiK;{7VM^vV(uw!N2U_Us&`nEczD~{R@l!7%-4_RD zfSR?|mjScY?jH46}M-K_;& z2(A+M^-!Z@BIGj>I9(g~73ilduYn=1BQ{*fKHUl~1TGo2#R2!?qs5ww(yn$2eeWP; zW)i`LP=?{`1T*$`BlT>y@A#LE87}0G>Y&eks0x_vkaFZgic(H;xR8rn$Y*&NGum%_ zg@wnBFBEak5gi`e;W_BQ|gdu79*az$w!$;uPS1Y3li4KmlfF<^4q`4c*0sF_}cLlw$NSc;&b zXEoY`uZ-2qPRzvM6Dm}k9r>gTwI2<%(hsX-mLLu|(8XVzEG76(1SY_kIsW5UpEJ$a zs>^^WRvtW$ws#7{6uKt3za5*%Rtgh5zrgUJqPIoNWG=)V*W3VJvD}1n6euGUW-b?U z1@{1V32F6*ll(eJ zM-BqBYR#uNEpff_+p+Ql=;SgdW&=+DZmX0sdzZ}*-Ykywg$p^e1sid~ef@F|N5^Y( zA=7YpcQy2%c%o`f4O5Sn2Ar>5uD^(pA}w%d=>rNDq;t z+_GuHwjZqN-hn;*9H_d%L{5knOrrU%Hos?|b%Xu@gqH#f>*+6mOGMvco^{h(5}{~8 zARP(3#4j9gW60P#sj=1XlSXuJXCFjkk~w`~A$B(j{3c+4=R!_=zkNxjHj`;r-QCY?LUINokW8k;g{C+Ov9(y~32OoMv@lk31-9g^DL=zA?LCuyg5hVX_O7IS@2N)Ae{f@Csum(zZyRTr)v(A zKLkyr0myM?GGNIOOnYWU1O)|re)c*s1xG*08C$7o~R*t`V4&oS?Y+;2DY_lEK*?$0#NA1O%t zeSS7><6R~wR~kY%hFB|{OZ;o#kIf@)Bux^0BB1<{od@qRmDlzigDBXt-4m7 ziR9%%82RWLbc>bid8SyiR9cc4Wlz)&-!UB~ZM+6b)9G1Fi_1l)QhZMq#Y(OhT*F=V zIh^glf+gtSk{Y6_`J)aG%HQg49^vaO@i7nD^Cf*yHF~#7 z<3Lyu9>`l5Y&A;R1h$Zqj}WY#gC~qT9aJvtHy` z@527Dy``wl(6(D}IvU(cx&~ls{93nhTQJxP=n=9G_=e@p8(lTqa&g;xQ-~un%szsC z2j;hRID_DS4R3mE32pK|!Tr(ZvE07>UU&a9>^l3qef%RpYywyQCtBu@H2hie6t>`n z;EcxK4u_O=c- zF{)O}y`aV1WEQLz>API$@CQr@|E*(yBA7tJk-yUu-wtFE z#ui#az9m`Wdx^hY?4MxJhzj8yQ|SND_|Df{;JNkxnv=Z1llePd`JId-ANPJQ`^U4M z4loj6$#I0#Z!8VV?gLFbh#B{F-=@&TH;;~d0aY9bnEk*i3L(nUvSB}{-UN$4#Ee8U z6L8)jQXk$#azMnKwraho@}+_0#)kmH|KW`2EIIyrUqoB8GVUSPsE-}GY5tyle7I&I zy5ux}12LX$PGGzBuif)t9Vk~5jS}ra1xTH-jMpHU?jZbESo8nkv?sC(_X2l7y`9y# zzL2&X*G%5l*Ue~Va^&5B8=%z$1+x|lh6eVJuYW1<-L{$gx}5cq~co=Znk9q&oJlj5B%F2tj13ucIzk0n*80<>Ad0a8%KwqP&@~N zYExvQ`oiG+I!lHVvpr{z5g718Ai59>+42%+pM7k(rzoaIEYGy(E`x7b@aJvZ@ta`9 zKgXhfqK+`~|DzyC_1hA@>F@{r`R7auu`v;bAb-itUeY4^a89w1KkLAE0=AeLX?c7y87`Vyl(E?`CQRek6(A0;}lN=U06#hzxm zu^UV}hvHb@eejKfyhv{eRG(^k4#1gFJ`<_daT}^;(_R@Xh8d4YL_tZBV&|^M`AS^{ zekv)*Mf{R)mu2CzQV|tfywZw+1wy&xqkbD-%kzBMofly_b{#AL8?xX|k1x4d5!3c# z@z1TVe_VKi5)yQj9hH$5(RXMXY#x0081ZnvJwuUaN*7iGYdK}sJYGGMxJc#)Y&pa0 z(N+C+ru~ai$58^-)QB(fq&<^q2`;?;a`pi7;oKKl;c8}f%#}c_H_>+_nRBGKQX}*w zj29!-Htcfj4lK!#BE@zE>L*~lU;+1#F~5&Xa>pc*7o$NN(T!%g^X0vy00@%DMA1Hs zoh{%NN&sMIt5|^}8l=ltYW?8}LTq79$Iz;}>4;Q?B{f^pJ1H;>>&-NT3eCfypF*JV zV}<~_l&!I8G`5dfPi>T=%h$(-oH{c~HCANWyTnwaB^irh>gc+dlPwLz*!#VGYerh0 z_|oKcNtv>8pWLLYY)8OVqs0nt(l^e4rIG|ZO8gsO2`K2ECML&vDIlte8xDh{7%vrXPL!D?4kvb-1Nq^revG18|lo>!(bIf0XDX`CZ~ z`Te;s6frCx-I{kkN}h$v1N&9?&o|&&miAi5-1Uo~#9`ftP4Hy$cfi6KAn*xrrtMr> zQ`j;i;YTJ!Sw-Vx`!fVH4Y8&NRpOqzfFqUwy!p8T9G@coq zz|%B#V8Ia%2|Dl;vi?gZ>}JjKUSMd&nW-HRxwkq{+E}%Q#Ytj*nmilkpQp6exYJD) zJ=oaY0^?up76*qX^y@6)T7vyKJml(O_KC?4Cmrg0u&#Jadk3|F66?WAzB4N->3zFa zb)f)`8Zs@XS0J0~DNvn^fy&iRbW_;K?#_}SA*>+tQ#t)ZAeE!bg45FCH8FQLn@7rO zD>2b+4eJTz1=g=N)+q7p!;gULZS;>E9%dW$<&u!y(>}Z&j-PaDq9f({qUT7YoTJE>Ne$Mo_ ztH6-zTlVA(ao#WtZ9CxACzkhE>%aQw_mGu&-N?;|KiDYB_2>0_SAG&pI3cdmZV+Xa z+Wz?RJ(W+5e$Qv5bq&*g=E$?Z2RED|%+_P2Q6u@9g)n-r$bzh^gvvSi!70|&BEkn? z2F=RKx$goX-myjK9Sa|L`Cz*i&Z35}*3jtMmrx2ZxRH*JX7FBD=_T0Gw_u zg8^&ETOwU)E@CYKW+p72n^CY?QHl`xC?<{$Itpxg$#H787~5fG+>$v%r5rMY#)PQb zQ40;2AKGHCXphIC_-bBoeqqU0Ft$_?EHWVy#~>0^d)igp{U*M$0!5a{)hQ`e8NNM4 z$>S|Uu@V--Pk{(quoWyt*`V+CTo(c%LNM*eS-t{Dqf&PazYbK#rE!M4=dOD{=ht<+ z*Z-=gi?ynG&#~lI$90m7<&-_sK~`?RnP3djHnMXy;E|S(d28^5Y&|vFepxh6-Pc|qm%j?7>@<|uaY(C=* zaA@_L-fR`?MQ{=f8T8Ng%M!N0U=km33HG)S#u?niB{VvcxDcy;^5GVib*oDqp6H8& z?O%?9v9l)duC#4 zXW~qI3K=(+1vmCY@bv%M1{3a>Rvu1~;vAj@?~dDurIi0gsuW0V>k*ulSvT;eFKxvXsIA%Hls7Py4p zNMU2?MXX{YfMfO}n8?_}vGT*(Y4H*0c#hgdw)JqW)XkF9+6~BfwjP0fq<_`tG6)rg z#R^4-3uUCv+(=jkq2jEtjR|D?^)J0nvsvN4+xSeMjqE%Yg&~{v>xQW=!gERbc$GQ_3@7lWZ%T0v5uf6k%^rhH4Zdk%(`;Q4jH1*=jWYrr zi17Z9<@g}19V@G%d|||)t@*|{cu_!mc@M^2+}$ns2OzE#NMp2g)3$EdJeSlKvMj}< zQ6nhL>TuIo>x1)mPKVP2!s)#=iq8u-X+O%|G!eeA1AOuP%da)+=HI)t{-uxpA1o?D zFRE^1#~Xjgg*=s8dU&DR$zr}@AMS+f1 zxqGf#O(VK#7jw-V@F$P&69$Q$(UUj1;AA&nMhdlLL2)-!{cg3M0E#FYxsKM?XZ&?E6+bgU=6yxcMWhhO`6RTbC^d zYYJ@p#xL~iSZQ6TzuU)!AO@}+o6H?rZ(Seq4X9i?=AJb+J?4BkS1;wA^{rm>(xa0{ zOC=OaMboWxymBM7hf+>SDqM?kLKOU93eE$|P_fImr|VnkcL^n@gJWsxCBPvE3jJ1E zNR9+<9c=q4!E9%vW3yku+1 zmCaOst|!WvLI_?}Z&h!3sVDx@O*PyA2fZv|;J3(8b4VbKxHD_tGG@wcz`2G!hyqc*;eF=g>OscX+fVTr{x|GPiP!FU%K)=!n zFH1Y$V|1z%t4i*ZkL0sT^(P)$@D(Li)Cf7x%5;XxHm!nV-Wr8>teRjdWAIp`r1d1A zoZy?gP6%STf0-b@Qa{;B7SEMHp6xT1^^G#zdiW_y+4!=)%h5Tn3ug7HL{$+N!B8?(C7m=D!cADAT z{c8NcGW#$?zci(`0NIwCMPZ#8XBa2oAcNDnr?kFju4ghUH-E@nRo6ABBw1EGbRpOE zSb5(M(*`&4e`Y_Kjb@XSS6i?P%La&}OR1kl45;C6_>W30 zs1~@Z=2>=F-g{WzQ2RX9U}+|Wk$LExr)(&m1Ip%sk3cr#gN6-I%~XNLibm}P!fn> z?flo*th9Z7`Evt|LTS8hKG;$^Q|S4(d_}PiC4^>+vZ+n>OQqKeg((VAcY4vhpyfIj z1twHhFK&1L(L0%7PU;xwyu`+DmwC*-V9S8-$eSQ?-1@*?Xz+hLL6?i}1>-`p!il7` zwf<=Sws8}5l?4^ER;K0Q{YqXC~Z5Q}q?ikimR24wIVQy(H6Z!$EXK=ltb!)*1+ z*)jQ^Krr9`bRl9d-t)B5kkab;8&2rqGs9v0iPJk9_@T##IiY)@{ z!DEK0LT6QGBh09s8g1yBf^Mq74a9Rp?SmbUfizk!rR4+MITn6!{%(^uJz&ptZ_Ux? zw>D`}gJ_uV7miUn1DzDoXm+muJK&P{L||MP=O9bkwsoY7FxhE|28sh&uyd53{Z_1G zbM9kqSOCb#hZY;6dD6ou`Jp~_w5yLobEO|B zsTP%^@$E(n)?1|cgS#(mZZHI(O4TFUV=|^;G&%0@_`p)O9q)*BUmKyYzw-^~9 zN)0STl)H^O4(lT{vM%I%CfX*KX#8Yz*Xoqy`7OBzWH8|SN8arPT|B| zI7ltsO754%wi)6#7Ymj39K_{84c~09LuCaf)_DSn*O19>CVT@y$PBx?<|rGh`2}p$mzP7T2zm7)2T-oX(R4!+ z0Md#@j-FI~sSbMH7aIGFC4fUR*5~`wpJ*pl1PXHnfZr>{y+rNaxm=#O8e&Y?$T?!MZ&ha~!!6**;9A`+|5LkO z;J4DZPqcpfM2)}`RsD<(LeHbY6IBFH^wRc;X1|VXC9*Za2{2&Ektu7ta!)|xXWZAK zl0QK>Lk_~Y%Tu^j^$swalLqBN+S%FfVgKX}i7Fu1d3C?rYn=iXGp#OI$BYXQ+1~zO zKs~YzRH3#Eo z?>~Sq^A#PEG#RR&6`_7BH3MDDCvsw5;5dSy6Y~{)cQbm+a$>&OTW?9VfyFu62a#y6VdWtB>!w7X@9bn&h|F{om-L!W?Omi%M!+V?6dt9#$s4q3afw! zdd^`DARb8Sj^PO6b^&%&F%B5ct^fE}fj>8xOHs z%%g^dIS*Z(e8pVG?;{29 zXOBuY6~Rp|z6$dEZ48cs{742Jq0uj;Ji{c@pWVqr<57CbqEWp z)>vsG_(*K_d%r(h3H(pa#?$7%bH~pWu=Oijf4dBfv!I9?z>PV=g|z-e0i(ua3n2d1 zFct$$*igDPKN<}B)W{05C~;3bnU`H0>JvHN`85QltimMR-udfo#C*EL?0)sP`3SE& z0hb=S`A6NnsQb+f737~&k!c8U1JPT#xY;q|y*PR)6Er|ttGGX&X#0b-e@2TBe%srX zGTZ3cudL%>vc~Fd%$F8@SeeN!G#&OTjP>Pbk}4gXXD@s3DKj!Vnc`Cl1TYqyv;zfv zBO-?rjBG00ur|H5bGUjP|ABrZG5YQ2eKq<51>^C?ncvpU{;402NR~rn>f7S?_}Jma zn+4rU_LYhgkKR4S))f=DMeS>zV6Gm&=OXyAIF@RIKMOV8Usr6AvOOfFY;@|j?aK(i zNI?_qvWfHa?KmBB4*}}{pzqI1PN!G0e_)CxJqFyn`fXUpatIhIb>ydF`jRmxQe~ud z^Wrnoz@-;`SC+4af>UDqz`5X^zQNcXv(RShv8vRp$wb5(MoDg0Dw zT$w-kxdC#oo9;1Ai2Di8#KzT>8#ziwrws<_mr91tw`RIjin}5Nsm<0x%3T99l8D=Q z3x^VyqRt>k@0=-c&NbQY?1K0c)4)v6&-kshJns|um^UXfnD035D&xz%hl?0**NlY~A zS=MrMu5mW8WpBkg5%^(U?rp~d--fltbyL?5dX|Gm#k=!|W5^l++=+>6#vQ_>Ut|v7 z3PmT4Niw_Y>1q7_QHp&N13EHiX)dUws1TXm;|0fNXxUjv!%s!{bo|`HDcToD-0U^; z8@qXKvBapOAD|5DM6B}z>``V|Y7I;VtJ6o8HZDBIhL>ENizrx5jyj5|ZWY2*4m7A3{Lj4oYaW>!cnLi?0UgE&}}kwh3)YG@JAX;*Y@LwzI%BKqi*C_ zD0P?NbA+`p?OdU9FGo$slFrnB-3H~~3l}scD?$^R&)iChz<4TmNFhSq#Od>n>%!CX zjwKFsKRokYnh2{-t>n$?=+al75YVo*Pt z4=rINU{o!X7JgNf#ByTqJ?3nBOlt#Y1|)#mnPvdGjpEc7Rf=lczejx&+^ZBMN2CY%YZz-@4oGQ;GjPap&ksL!NjNoY8rtAI+?L zS%S$vOom|fn zIu8Ufx(@(1Ho?K|;;gh-qu|PsUyNaR+Ma%+Q*@1Z(Gjoc5r57iHi+cxwY1<(^dO|U%c^I$ilPJkq^;EsdZ8cS9;7_!yOBkPeGle#aN zBdX&fb1)wAcVHXO*>gZNo-GboDc;s5F1ab3T!LB;JQ$2pzqlX^d)^bEbDR0m#S(}T zQ1QyCkUsYa=VjkwDjqQ?hsu<;k`zxkyWdX8ytO3th*LzS>KSpx=mM2N;raGwG(8LP zD`p6dWc{`sIYS^y9F#@`T0^ruSRpLHXs_?j9o2>znntLA=u9K~^6AX$ZxD*GIO<2C zU#i57t}2MI(%a5zmK(|Q6SOvn-~W0{E!nzRC{fmMG|4g?S7Oajm9pAJ+fb+uzCqt~ zLj~+yaI1+%kY8lYnAQzfRBD^A>Dw$84^HG+-3=ur&{3`AD}aa2(w8<|a&A}21RD5W zL#I2IvP+|^KTyL69?r0`Tx|H#rY?EPqvaXKWyYb$W9V{{g_UlrDohB2mlf?}8^{lp zdxXok#fCs1F7$Vta0t4G4sOIVB~;7|DmZyxhY zlpVqkGqVDdyEQ%UO?p^}6nYm-94fu}Msv(B+&DPxH62yPqa7%7n~?0plUyj;Fx?z^ z>5|Ar+xu0|?}EcAzu)-rL88*GH>(x!cHs47Cz2zov0gM9C4rR(y*0XRdJ-e zc+L94KxN~7a`RzAiySEX0ELB%pUN`rtwrycM`>>r2XLf)vJT3id^`qL!TKJwh(>L= z-I@N&xx=)EBbI~(|J}L~JWv0T2k|cTrhh%A9te8i^nGY}ahhF^(b-b0J$Z1-iqGn|p8E)_h|YP@M2)C%BAnWoeAaftll7jDV9S6sB|$EJ}VZ z;-`f2CYEtGi1%NCFi{Lhb-o-R<-n9JowObi9jCV@T-q@>9ec|9d)9$WmhC1oQ(Ilv zyaH?a;AjK6?&(?Y`{7@$*@@4(H^n9>Ym#?Xwm-P&y;)Fn{3-8>+?mT|$h6sd&aU*yWm=;KqE|=X zSn(Y=K3)a~7UBqYsHK$nk#`M{d^gXGvh{n_zB45Cw3W}w9_}Nnp#46V#gx6)Atr>J z%SH|j?YpuH{qf)AxD9M^`X#dh6h-%~2k^D~#tK7qnfR}ui3$fj6L4|;n}Jk~+YLCd zUZ+01hmOsv-p@o*Vt6J4%>3L1O*k9 zYLD?f)j!e*&ihOKh)=zK&Z;3ER|KM9HkSv$nwdzPgT$1hPx#MilTow9W0g=(~t)G{eC2PE7#vRYZ0Q z+{YCcCnVKC|*?xCzP+uGQX>ItAJF_TN6SY~|Fy z@^=2CzA0z!Us#SI+dQrW`O6^x|IZ-r5dj09(Z28%)*~)td?Ao?ZoB7JkrSl@+uRD+ zo~N*5${x9`!v!9KE!nLl;8=wU%GX0+r$SB9S6~3QyjBlRQ~-l1p$|7RX#-AF7#e3Mfc-Wm5!<~;)@-&P{L98DsCR!Y{5Rj8s9?qcJ05YL z|M_)eZSE$xw#5b`7ZE=|yrPQ&lN&t^@{YIys;C#ng%KgwIxt*EGlBva8 z#gCc}6i2SV%pnio;78hhO>ez>ptTYCJ5s=gpx+Qtjkm}Ye{NHX$hcUlCwVPJ|HbPu zTR&w*WAYc)7a4O7n|NRgr!Fk`B+!q4xRB^K}CuHwsL<#y+;G z52lbSO1r~$o+7!VWZYGMgQEUtd*|49Hz=&y>ZG2SSH;5z0}nR!Yx)PZJ7@OT3gH#y zC0Z|}-=4AXHP^4_&6wiN_?Z618)1_#Q@Y>OT<0@b7Psxl<#H)94{_4~uP*{?#vY19KH5`|sX*g1Xvu0MqlKB%{^Oq)oUIa6PC#1+us? z;CjG)^LfjM;_!3Sco4eZV??#>BK_7-mp&#gLazK;ls34%;55H<)`bYOO5YAGBEvBj zLzPTt#z+)_y|eFDZZXTik@vDKYZVIaO#Z1Cn(t{%^q$hO;Q1F=A|F?DKAObxg8G39 z-(in|M=ZqCvm9U6okuh1^`5OcjaonjMq5wuWZdVi<^<`aI4$^*h#L*`^pp+Bi@`^U zrBF+dZJ04S;%T$_Dp%N-TL5c-R#bsoj`~+_Bv<*2V}847&6oiYUer|x>lUzisO$gq zfy}k-17#1TL=r=D5yHdVj*6WA)0P-A-Gur48CX2b?pQnwsSULX{n7G1gZyqS+y)*& z>ZRt+P7y5#!V%JS^fW9L%kP^9NhMKjS$T^*VaVYX2|}tr)E<=WO&7Vvd-32jbV)zH z7Ikm}ct5Dgg$o@5FN81!^>wSE>gAgA0C9YEWZGIU(n){yW=$}5UnDZ-Q`g&kyy>mf zy(I(=w6&wKO_GW^08TB7>Q99nd#`=}y*lzTI=?rsI(;!xsJl_yrJGqCf{V}vogYQ{ zk7k{h#9f|o^8u-k&5h?t*TH$$KXTYlzU;F5NZQ^HTAwX-d%^$BA+Wd5p!w`i*~S0+ zOZ*4t$Z-+?qJJ7c|LDxXCZGh~-KKotu3@DPPSjS;yI0u5F6Y?R1B)u*KeRC9J7;10 zmVn|ayR4Ws%M*hoR>P>r88S8HtjV!%50G@k1i)qv`G&zc$7im_FRUThH$OT)VF+>L z5kHQVBrTF9N-W1PSHM)N4cn-LAR$O$0Dk@llW^?}DrQ$dqk^_K1Gz|&oJSA#Q$xE1 z%@C~Hp^*k?oi5%{KpZi;X1k0uhW+J+uZ;e}&`H;FhxBYik^`>SC$F7fF=quXl-3*S zTx_TtRjtQ@@E#-in-Kp0)+N^FXwsvK7f|~Jg&Y8Tcdq;;I;Yn|VSLlwz!Xc~j@XV* z;{?%QQXXWl61NqP6U{YsHO&ms>?1WV{lYTW_mo?zblx|$&-l}-fg7Q}jk!wwM63X7 zFCrCjNHZTU&6;EP+(HO+9P$NOH@UxcX|}UNoZeGL8%jGecbHKWjZ}?3lEs(UcDwvN zPiL6p8suGx@D+D)B&Y8&DO+l>tS`D3Qn@)?0v80MjZ)mM4dbj*Pd8fyXfB;Qe>kX2 z!7krA$;vhpe~O@>r#)Yvvv8)_VfXIrACZ080;-+VCr9;ds}P6v(QeX5J?R_o5-8(U ziGro=lYKnc9?GY#Mmx z!T+e9l%D&ObCkcUKw>vH>}ZO#vi$+zbgw;7n>1VkxU0vfQp(>ry%b%ssj}S@Q&2XU zbwS~B%)^Ht=Kts1a!!Do`u*JwUip0>j=1+b>>&CFktP!LuOQ98b+dj#k>PyHGJEO2 z3~%~h9im87^(IDy&AHPO@-`$hC-|qcra^~Abt4z`3;`;Zq zF4iA?^hVG8rtim$41czB)NX;SAJ6Dr-CI!hW9_Pp)Eol?+TM!T8_*eLSd=*;WCT_xtWJGrbuIQs;J5F-6 z;?I#7>FE*9Uj77*48ydpVj9zRdl7R8J+}gHod{k}<;m2I!|K+d#(~~@#`RC-zjHk& z@a%eR&Q)OF_1oOy>xBe!AoY*tj+HsiDrT1094eHuk{8t4UtLgc(l6+ek?F0dnV<49 zYa!3VmGwE>Bzv!|=}>pr9UUb)s+ZJ*j{Rj)X4#_3{T zA=2({);@DZ)isU@l5fpSC#8N(c!h%HyUvltvwXT-9>*`DSa!TqO(2ZLQ^I;G7G2?D zXh+^*@WQooWlJ!6JTeawU5{Dof964^!03gM(N<|n=?8pMbu52(9K=><;IW+DYCVJm z2}^t$2Nk(!pcXs7PfHp@ee-H#ZDC%3h4=@mfjV-1}n=A275kEYB)CxS7O@1s}muZ@fA+GjyS4GScj~YnPS&H7*7AV}Ag|{{SieXJO3AKZpfE+JAaB z5ZU^>-THA&zKi!w&Y~kl@YGmuluieuFsExhMk0+w|M+4179ADKQ7=c=Eygy+MELwN zWARHj?i>vz~~=Nzki8; zpAaBie}~?`%G#~}J>(tnKjqA1{@Ymmk2djta)p0?rHVbD`IFND=K5Fo=s$rqvHxEF zngYo7-{mI%y$k#w#4HT4KRp$HrStpj*Rc+1Bu+m-lIZvzsa<5iXx~a%?GTUnemn&5 zGdZDSjnNTm)KuGUtdvTd?4se`QTM$nib5iw?l8hZ6|)-N_B(Zqs}c$EGW(Nl$Aa_y z3{R{$Z$iET1^;G@`27z44=(T@(JhV|fBMZn`xP}xP#uj>TR0Y_74er*e`x4p`1-Nw z2vyd((v>f}gjCn@sJ$!%SpuJIr0a?{>j@Kl)N;VZPUaM-pp>xYjT!y}*)@@+?nuNz zsMrzw<0b9MFq6sJe>Wx-0o%H-D7*jW75?Ai4F6p!plEN-;!iRLjG}bLu{NPf){&_$ z1Q2 zhxo&Hq}Z79?ojX`z~^e8?XFS8-e@HWkB3onxN2I0@Q=r6+1 zmkgD)Ky!+|`sajbx<-DuSkC8Kz$)zt=B(!V1kmX4IhMZ7TDKhVIZmDZ;sAuWY6!X5N zU$|GepC)Jvxi#943PLFd8O!!8_rCqIOA5V0afFGtIWGtxl8r=J@DlXyg{c^xM%7?( z$$R}ce6`_vBJbq;7VcE?TZU1MbSX=V>WARJW`m~9lN~&S8OSEa!8|7B2uDQH>`2)g zqXUy|;h}6p-ZO|`huCuHjC>l$gbhO*^a_-l(bNRcj+bPF>GF4tB;V`vu%Q(!?7~#< zgSqW>XVyKcL7{C_kP-Ump~tB0bfe z({!}@o8nJXyQBN*P7!_8stBj&8t{s-G|#*J-ZsIWuKc#*aa9T(G5e_W$wo!8=fwf=2wE`kC!@4=j zrsPe{;EAs-=XaRULLdYc?o4DCJ6esg7!!%uovM$E?f${3iR&;Qr#3$D# zmh&TYBRLP-0~ZAa+WkDqxtGRNR9p)to`~5mpX%K_E>6*(B4dxeR77?tWUGkxBtPt? zYT%%6vnX3aeq4XAVCv2+604^0_%JOG~+ty5eXfvR~QFS|8{$tj#0+YC`(WYY^l#jKZ#7E9m4$@U);s{|YB|!Tv9THYW6h0T&*DV9dHd19 zkg^u1yr{l*ytPC&!5Q_n&^)GIUKTlM$B)#@!-+Mixmi3b+3H zI(u6|%MfESLX<{OEFK%9LcS-`KcUNe-RM0zkwImtnjXvg?_why17`O7NqDE_;8*ms zb7>f%%@8W~0LPjc4o_`)2evmiKa!fBG^YcS&X!r12@YXD$B;f4`|z3u3&K9Tb-5|S za)hYjv(Ogx4GT}hDA_lUt#Z5;QAc0RV}6|1#!;*IGDIBmvXl)y(7lH$JSu&M4i-yj zav$9%@Q)Sv5}Ql*S!qe1b}T1_o-grG^-t;QdMu*c%?`7xyRc}-$Yj)i{MB=5;mMGg z!WF;b908(BUSDu<}B3U=fPkFvc?e3R^L5;zgj=E# z!|?GNUv|w5@x%q0cZ$(@C>wxs2p9tL;Bs9}M<>me&8oR~6%0W`4%DhizV0W_I|X%UQhQS!QbQ zYu&q#B~Ns}w*PqDN<$KiH*QqSO_vOeyuQcVETIW;0&fa{ZKJxAxu$FaO)Rm;q5H=m z7n$DOjsmu7hu1slJ3Xya2m_P$AX+4p_yy?n*rF5RefG4gK{q^6{Tn$w}QNlI{ zQqEXbEDHq=@SaC$O@8PQW#PNA;vC!RSyu0bsQ^NhJS4$EyNECO>13YIoe0@T>a%r@ z9=D_vjiCb9#V+dwY!c6iKABIGhW|isqzFl&-%h#~o}kTva=^Cy*o;TnW52wsg;m#D zQqyWm{ElenJQCk?`?N@o1Q74KVUgN zr72mp^A~A>YbmF9ej^wn1qx_L@$S=SHi4AIlNDw~$!S5k7wzK}v0ByL}h zkta%G3YBM}6;hFEs5@CkP|$!WX*S(cTNM*X+gqdAo>J^MV;vNYm$Tv2w$g{P179t(g)uGhrzeg+eY_G-GW}(F;1}vU;tYNH8t} zbZUEKEPht@q@MyNbCOn!%9h8a+cLT0F$9b!EbZ3Z$qehshpl6;M^*2RuObu}@MI%37T&#)k#?{8l?TTPcBs-HDkOfVN^|I2mMNQ@ zG0zHOn_Z@ZoeZp0V@f(R6gHJo5k_vECkl#6knuRUb0k7I@)Ak827~Q2KGjtM1b5;XJDPnc_mvCGU~`I@L>qX^xcKx-M_c zkJ}pz!;`RYIA*A7UnBWOZZS{o9GDSd4z7Jy${Cgc(>>X3LKAk-!*3=&p6GAp0H1z_ zS`V(;4+OGC@*N|@mHfo(8?8f!SEjVjbZQey4M97qA_9UL8IA}7)ZE`(Hr}HN-lLnA z8g65nYknr<*F#bzooa{^nuV?wt&QWF1GbmORTf*Hj0dlTNbknx z#%#Ufdy64n#$=Dv^r4gu3pHUD4A{vfarDX}@oWPGeUgA*X_5P~>&1t6Pg>bWDsV5| zonA#|Z%;1wz5BHYe&WMSIP%uOfrO5(rwg+&4zdz&Y!2ddD;G5af@w=-c6Ybe-T*i- z{)iyDe13i2k=;c9V5~QcKQLsJb;)x7gGw!3#?+BMbc&XIe5#wt(MoP#)&85^o?bRY z(Xvk3HHC}%!*4%gS#}+u4XxxC);oZ6{@#r{%y2>oZW?NJ$SoH^fRMxw#&Xk{*&9pq z6B3J1oK%h4gFxq>pIim;{-CoN;WsF# z*G`=dQ41R8SW~egJCi}Wv}h^Cyg-(4fF^ZP;SFstH^SUiiP5&Y$7;I7%`r&?BS6#v+S zsx^M-THR4MpVjC-_t*cp z{j&Tj)W3W4iCC7*32H=A;jt;+%Wlup!)dY!4)Vub#qJDT3zrgfQ@PYpPU#Eoc>8BT z)X$=S>W=T#VXL#ITw7SSH0+TG1jDKowJ0s?-qOx0h&t{xgO*X-?Sd@YLr>j`mnYHR zG1H1c$uS-?JI`-+H%f`cCcB^#LJUQ^<_|#w7xSG1f|HZO0oU>#3rB`M&aFn~-Ku}M ztgYXZTIn?7n`c#pdo{Z(akcER?-9nU7ry!-+(#KMb1&v*2E+z%uZXp?FK7FuhJR(W z)U1=+RQ=53RQivdM<*$kla+hL<14K4^6%O|VY#^>$Ex^M&FL3g>@(jFTHUy}k?U3) zaJJL?^K4m>_vR<)fxw^pio5kDom09zOI(6Q)u*po7TR=C1IHE3mOp15?F#Dhq9S%D zROxS=LQnm{p)dIZFz5(OcDiMbF^UqsX$U?Rz;1|mEj1!A+418^Ol)vNe;~1?Uoyop zS0;j6lPe?%wev2ooZUW)JbUdv3-?!@F1{!FXPkkRG=bf67kfog?pMi#sp<`S%Q;Au zM~u((kdQJCxB@`w0H^fesrO^~3B zGS9{$kS2o%3$iRe_N|kRB$vbdB0wh?49}ay(3?<1K>^C7j3Udv(v7pfgP|Q;^K*Wf#!Yvtybf}+JDmMNK0~NC= zE$cyt#TcC(C~6-q3^rotYDGU52yMAgv`)5Rk4wY+DcE%ONx(lpqSh`(Un zTUp(uek}osjH9dyvO|#w<6t`SA=>d=2MhJkjdio{oqZiWo!Lt!9AbrnuIe^^96H{0 z1S-ogrV%LluC^t)YN(#)1NLh5%kH_THk5^nxkPbG6rJt4~Iqp_+n8O z6B3KqyQ#)%YA4M3Ca?BW4-qE7kOJ52~@Z(0?%&6@M>Je;-v3x?vgra@|dd3Ki<*3j}ZU_<9CuSc*9vIuAd(CTy9Vtet@E7bZ z{dY;husw6WVR3~es#TT1#A|(XK&dN~r!$GFBvJ!Ie2P8LB-`e@lFs#PeCu1@i7&gJ z$$!~(H{;8$ms?+URoc@%+K0e)`FL~w2x)c4n06Z*H7+)G(6=d(S`7U`&Q?rOQ_(_w z(AP9mVPf#Oyi4BmrIwF*&t{WjFX=~9DtdgA?YWl>%2EcD-iQVsE0SrD*Qxkxe@zIw zB8?$R55DnY(12{8ts`(ym29D2;UXnqWB0~bEc<*)-L+5WTl!zu9klI{_-}R^g-0*uy*3(x6)45qe#p;rSAIN%@Rl9TD7Q0+4}q2b)iczpQD#EC&dVU5LB2^l(<%!Hcs69 zSdUDaSKKq|omeZ)#R8K{M>Mq4ahC zZPUVEEGyCGaL5vD=iAsm{rSam-lGn!v3#a=J3Z6oYTQ0qTJfLRR_IdkdVun?baHqlqS0{MT@+u2oJ2 zgSv`Y?oMx6NqV=$b>j3zSwm?zHq~D|e{A$Uq0&>aKT-W~KfNjO#sTbvlJ)cQ(X;@t z6a=+Q23P(LD9WJ{B;F-(;Pj!LBaqs5p~W$d2oXoeKP_WJKx4GKkYyXgw0L1nk`mT% zhrXZ5K{|+U&!?)jY2kfCza5YuKDAKlNV;2 z8GM|A#x4Z=IF<XR1Pt4nmf7wOcw79+T3byJ{$8EfP z*UtcTmZp=6MtuGSu@y1T5uP#ngJ|=l%;Pe-s~nx?+vIXAM&$XYA{TVn3#opICv}J! z$1)cImEa-;{Tmt8<&ic<&$uywpO#Ks5R8;dhHHp1wc$d#J(DK=!>XVUd*A|&m?cQHvwC>c4$4i+hg}=l!V)> zh;t0mTF@daeyiws^f`LSdMd}>lP!yOc<0tI{F-3|`ttX`LgzSgv6XV;3nOo)pgtAv z^`#o?dhyRHSVdoU!Ruq|1s$B*cmF=(0$*S7`@C2O2P_%0HLUco}ER0=FcQc1Js%dYXf& zhyw9flk}~n7jF3;ddeC#ZQ9>uvy`_uWAboWopt}+!bum67c0WPM-DHA`i1##^0gB! zE}rsxV4QdBj&==I0g8FF6T-FN-x_O@0FR-+qT{zit*6IC6 zNLgEP!*X{M~XU{fe;4CxV;CA{XAlRrDY@2~M>!VP}FP03UOIQ~=-x`h~ z+pDitwb9}}Shc|9W=2>(c3r;VI`e7(563*@eAiwdw=L;9tCZ`1GAlr~v9&&T@$kzZ zhRix|Wg~=PL=x3~=NK{8nK~~(yETj|(80amX3NdsmM{sR&2LR@6?R8_-V^LMR7Wq9 zptOeYYWb+cE%Gl=+mY?-bOVJc7#GH6Z*Rd4VV?Cz0Aix{7#s9>EJw1{CO2kpn%|_< zpKm{4B%5<~@We{LNIvamUQkIyAI8BB7rXtOYP(`pUbZT_q}wvKabq;7yx66|@ARAL zG(`5>qM>B;a{hDq{J@^TPTlLK-wY*{SC${u&ovnE8>T2z7d;bsL$MK}rEQU@GxT+U zK?t0449oNw(shEcA41GOxWb>Wry)ujU=SNtw0|*6(slB9-AJ1)>M`fre9Da_4nr@I-B+LF>9Q0D`} zgFd!m@i^rcC;a^hr-`_(P?tBjoH!^z9cmO(Bbc*cxCl7}_Ue~iKceAo;KwFnMf|Wc zGchw(S={tr<~jQsC$wN|hBkANI&ijF<(FOlHl;)^W5P!RQ zY%pvPXTa4XFxAY$@T^>EQ{112rWe2LvR$9K+u}Lkco?cFpAb`i1!o$2@v7dyh0$33 zX3EJGTjxR@4_jx0z#C=pm(f}10c&4US$v3kE-vC>nydzSlJa)*#<5$f1hK%m6GaEp zB#-r?eQSHDp4~5ySGD|%@A#S*lwPU*)jHc>=9;5(M7C!in*5i1>f7AC_2AQIEof$U zh<+9CiLL&wJ%a4hET2nFWklG{ZTGUTkOS7TO& z;`-Atc>Kofd`jbdJ)rF@W!>rXF;yXuq^VnwTJ8MDD>8?`8`!kb<=WTNu5z)(_2W>T zgZRb5D=S^r@N&z?W|&1m^GIov-UQXW^^_g+&bPgo)t(3tT{`ZVeHC-MisT$Jr5qFw z6X5$xdz>3kde#+*&f+8+3+X)`1v0_dx|GxAe*35D(;M3%FoC>YNtG%Hwz5iRF*S;wDEh;|mCy6Nl5dGB> zW%iC#6CRGP)uWE;td>v<&o0^)%`JbB))(OVEy!h6PK~)td%WyMN>v5Qwd2O09ZQ>Y zup*FumrehF9NWD?%IqFRZM$-?ua1i?np`1A?H}L7O1v@=n=3n&OYP@6c56JGeu?lMP&-Cd`wS9n5OhG95;RCB zr5^!__frf=w10)L7weNK@^Ra*YTSyt%>Z`tearc>%ZW#Jo~mb(5REmBY_%s$=o;_K zu9YJJ(Vw!B;+dF$n}F$Y+)l!8LNfed0V>`rEFe}6#5LX^M#1(D{5LfOLiEKbz zl^S*9hXmgY<)BVn7>7cF012NERIp}q6KKpO1}bf5cKZGm57`>}tyCIn zT7()Ozljp}z58;h=*XB>A%a;qM&Ov0CbzDsj=y++tMTk|=#_W2V^ss~m3RGCE^N7( zEy+kS=63I_*^B0zw?q<-UNBWR00kLd6%rFy<|$I7ev>L!FE-MYd#Pt0PQU zIb6~X@Dfn%Sswg2$tIItAn0kY&KXv>a$66~9N8$b22<7g#iXEq7J`Vw2gsUvSs@Q- zH@5@r=5Ey-y*629nqHUlq=#HYoG|}6Rw4_6k10tk()g|>D=5s_9vX7JLjCy@4!nD_ z*zs(-=v$6@EM7{v?JxLTZ_OH3!NJ|j6AtbaQL*b?MD?QuMv!k3x-a~m=@i9u;TT(7 zX}(?<2XI(dvAp=CEq$d|ya90JhMt3e4(@1Uw0Am;w{^DhS-|nu5sX z4$z|8Q3UFGGFG@vqY62v#0Z&aB&WwntYRP>AclZgj&pp#D6#y-t3_D8Ur2O5G9-Rm zYcsub32La8dWG2BK2>k1zqr^vKIZbip`|c$W@=dM-F84Bqz>;NK5F1Jm43t3g!=P<`!~ zEs=S2`moZUqLSwus{0jz1iFoF7AW~`V3by+< z{>Y*ljQ|tqc)fs+%^|mlCt#>DQ-H4&y#|@hGsRY5JX!e{KapzNOiH*NbBk;Z_c5ap z7&D6C{o414N5uTqru65LFLCpoq!|797$RvG0*tCcg)dkh+_tneq1(^jX;TlPsz7XW zH;;Lb2a^N`a2=`md5cpu6&K}R;WBj&Za;pwcHD0^Lk&>S|NI+yLRBRy@rn<^#N=!a z7QE57d#5lKAlMaP9dJ3IP@A@Xgt~XCRr2^^%BL)EC*{Vs;_v26y$Xx|?AliS%Yd+*`j zPu|CPU&{l;R6BDfq@Ae3&8H3s{4lJnbDS-cSb}u1C*^qIXU-jziKmmO_&BIWC0dP) zILHy8uJfVe*~V;4R~RIQC@4?Xf5&XV{ucoy5!sPb_GK4x=@uQ?5E`x@laPE5VuNaCczmsyygEm2IU#LswkY531oD8HlO9jm_6;TL-P zZn-_17U$+B&l{=w~IB8UGg;iFUs$rH#luyfu zun_dIrydB-_ayM(3nY2A>oc$);9V|!@le9r`YL2?NR17F*G+Q)nX#`i4p!f=$Ts60 z9^hLm3T2vNnNe?>=UEn-LZ5dY@|o*A&$NUmJg}RG0XxwF@X`0m%dBzd_ZLdoz3+4x z#_b!sTWjr*B5eNbByn1<*7U)pBSLB=Qrf%uV>>+;16+>o=!K7d?9!Z4Q9KhPR=n?= zi{fz16=IUb!-xOkgDQ+m-&YLq#&$^N4+{_zU!xq$>?$ zs;}ui^`1Cl>ce>xe^^|H8b|UULrge^tSTz}Ad-aS4Gu%K*e7|z+eZ>Tnf=Y{A9&q3 zB!3v9w4DwnInL@TTNYO4ueTzUun=21#Tf^8Hsk z+)YX7fjqyml@reDV4xp(e6XUi7WMQv z`Epq-c|3jZ+rvc=L3`>ON1^i;Da~b`#vc;&tN5%_c3HYczcb;9#Poj`9Eq ziSeVZccX+bUB=bRGN(Z~;0f@j0#0=oc`q5-Rj+quB_%tt`8sDYYlfk=Y$#+#qJ14( z>hbvy_c0BwqD^JF@!ebcB`TK5?IYeq;kK!WH{hk-r{YnAHI90cT*Rh?Z-#Xtv=zjAI(ARpXgi& zJVUW9iCLI3ZPyLAhuTX?yI~GpZMrT#RmOHxRjh{|Sb-XyXsjueGR7z1pMxQL{u_pS zC$zA;=YfZ&%i89AywP!I4#0HB;zhZ*meMMozqH5={`UEf!=PyIH^R19s* z3orQr-!MnDg-9ifCpiGZkuRupsFLMk^4_JXsq7R?E!N{D(sEIcQ?JCXU3rDHC)3V6u}Mm2o9?w=KBweSs80+;UsP1- zow;e3>Ret|(2lPQUb5X_XUid9(g{`87pM>JkajA*dD01q~zVfTIb3G z?<}u$5R&l8RZ`y9O-z!}w>_UUS(%X$;ygi?#t*ghsc4=I$KijSE5yBzxfc1qP8K3X zH#BIId^=iN+M7RqpFY&uT=dp`%u=?dn1f*HP}A2y5a`%>lP%6k{SU>oRG@ifUgQ>U zVAqC3eCL4bHK9KJNrZGGZ)_?AR@ccbu9*A09lL%{XeQv~$1xPJp8IFFk5jKedeWnk zgg#nn@BO4Sdl$t_Jv%+5Twc@%Xhlx8wp*F$q=PQTI z`xZ*sx+6?o6B%_2L5mk%n(c*R`@(g53Y)Lo`$UK(QO#Lc+TIfH1?=?v>eL);xXn+# z8!OEsG0_a4u5e2@SwFKu-f1|b5Y>w~psCPt!mk6$kSTi%51|_5XOC?fiU6>k81l+l zji>_ofdQ+H_%k;!81DU>d)SO4m&XT^7+~>Kwf<$7to=x*Ro4EEiA$P_lUSJ60YODg z;VndMw)Ehm^3gIm8~e{IEo02hEX8q2yrSy@8gn=ri0+jG_3Wjt>bDZsYCp(y{do3; z2|y+K(?8W5EpK`*qgYNEe;!qnYa#7^RrgJFulL97BWU>k5eyP?*TsE^qqKhTJz!Bc zR)+SWQRGkrJ?0vzPHl}38AQeG^S$ZkA|Im)qe|4UETvl1;x_psWNFf}{0FHNHHQ$f<>aEI`iam;@TkeEm~tNRPQkt$mjk-pIXge8^3pvi=S0}M*{k} zEF4F=zNVgSzd13nHgxa1sK{5(x6XdZLrS--=}=l+IN*xyXF<$ISLMLu&QSqW@{?zt zrMN*=o|CDJS`m8fnyE||m(zcrWbMdNXlk^0IcPo}<(G|GW%ZT<4q zJ~Su4n^Ru?Ed8@q|;<5r-%tO_KPh_0~)_+L{>vKT+epMRv`A)IsmQk&XF$^+|+Y z9!>7A`1Edim75Ho$N>|5T`R$0zp?mwTQEj=qL;DPFRn8(3|rqttFV1KSVyKQg&!NC z=%bS&zUnoo5KSz*@R#MNvrVHMxe9bBB6a-{eQ)e9tQ-X6 zO{|>RkGbBx53Z4j>76R7?|5Qc@xhqH?T~jdP#tP3 zfpuOJF`dJVCN|SaF9QiBk^(M6V>v!3i0!fLtG7+|IAki|a_O6wdd1EkzHCeOtZ7nS zk;{8J7(A)8%qmB>jPy8A?3^0ovn2&$UPov#Fbnh1nigt;XxI)k*^dsgWW$-a?obKS z^33>QqJ>a{`w%9SsiI`TGVt^AV^*wGRLo*e?BlRob3b^$(i}CA_!9vR@K611khA_8 zn@ptKXkwL{>!wsIrrbVV`o{iYnQ@kJ_I+pkhsD0;+g{#%nf~5haYb+n(JLlaxj#n1 z>>G<0KYGFMGU#dh)9X?pUNP2-qEE)#Q)DfsM=rcnWFj1D=#zJ08ke(5m#@;TPAw@8OSuDeUr$a#dP7QtV)GZCU^QaB>0 zg_S|u(Wr5hXhZt|95Ucwuxz2Hyn~F;UVj92D*>S1<1F14CUDZ_cW7TEB)0f4dvKvf z_o^{n(o7ZMxydc^-1pg^z&N8~&TdfE1Jg8M923x~14=E0D%X}eb;Q*!1HYDu4+zXTU{K_d23TgEu>5`^#6l!Q#lZAQ9B zBYm@~ke5TdO=#c!6{LgvuVS-i*S_>O1|aDVJ$5uyLkIviS_AuxN|J?RerrFB4SsTi*{ z+U{r_B>S;vX`1)oEGw7~YDaV7jp-_2OaXu1Z3v)#QaS+b(gmv6-(y#WK1%?=0@MY7 zdlBHBBr$ek&-YkX4yG6T!S6lcpXZEw{@Q)IYya)@DN4#eoTv>;Izy2U@i@#IBl?}1 zwYRagoX-#cTtjVptNDH;HHt4)%1B?YNG204B3d^5yhOoDFIB=X`7_e1L}AdnyVL9t zPEX5bt?^TJ^J4n+EQNP!goC6ZqKotyLMai3J8}=&KoIjRYrO)UZ_Il(erke9Sd9z= zD!Qtkvd5UKzBwYxE|?e9zp#%KL#MLm+$rg@Ke1YAgw=Y6u^Zw5`V*Cq2)N9Q&Kdjc zwhkFa=xRKpt{Zsj6JZh_zF|>?mDL%Q9LaID4MU~w9Nxak>(}cKqx^iT=g`KsU{qBZ zQQ#4AJNm1i_D@FZlqW|)`t1XKXiYKKARPN?Q_62pRaK+B=<38plWyHUUn><8JUZ4x zVo+(UXQT>oX9Z}I#t08aE1o_m&-}E19LGOel^Vn9uJ1?n(EbM&D!m-^DcJuliKduO>)^9Ab%;48V(fann zi_nqgu{yu|mOX=$bK7>m25r}?+m|n*RjaN?NiI7r*Xznk>OXi6QHt)mQf`qVRddwm zn3YjiU7@P8*0ZZ)bVGxkhlh08pm$%~d3X!@$w~dkIcj%_>pKsh6N4Mm>TS(&8GA&3 z)!6xf=ua0GLf7Y1-29cUqkd ziNMeYa|6qUP<}}562rJ;`qjQkzon|{l~uUb`=^@j&y7xs|J;ib#&>*$4Zq?K%ypH2 z@-`2w$n3F0vL()@Sv#D?nLi6xv~k8Qjny`ubViW05UonzUooem)G7oeKoPMj0W+?v`mX3E+a0Qzy(vxi@F&<(N)4FH!v(sxay)^ znZo!lWqmgb3i5AeVDv#$4P+Z&c0#Lw5>ND98fjp8uB|K_6kfOG*VDT1rzN(xlkre0!x(|8st(oN^BkIyO!8>YYD} zZZ5kbRkC+kM|7w#0=W~vX=Y3mM;X2ozJbi>AA%8XN{0ap&z5JKt&(OSz!4q02h~Al zu0MIfty}GIoayNGd$-Pp8hp=i?7>bq(%c88$m^0U$sWuhHK^g<=tar-@6Z)YE7m(& zMd86&w+za*d>qt1gj$7I;Bs1ilAyFeQZ`cg+_L-jZSrfTi@ZQ?*=l3UyM;z!zfC|q zFppU|76?!lX~yhca&eC#3GpP(`7>@EQ$9Hb4ZMw_!IFg$5xV2S{gLX>i%2jKIBo^b zFiMTAK)78COMTa47&cFyYzW;(B);vq`IPp0MbED9Cx)WHp*I;50WFU+f2=@gMopa8 zNfG_rY=6JjWx`5kNC_HIai!^0Wu4P-98$4BFggEuaa?>InJn|BM{rU0eBlyk3Yt;8 z9Pz|DEj@ZXN{+J+$S@#()k4LR{;pfYEd`>LthwnOuz%<9^M&$RA?r{sQb=fi5r$wDrCA z#n|?I`owmtz`o!ju2PGy)G#*G>(IR4og7 z#De|p;r~(fo*eZz4Hpz&82EeD+u7A3^rYoZ)w@#dc-owtxskvQs-n-cEqG${JD^H{ z?X!vjUDdI?9)vXK?-Hi}629GS_?w1_up@li(J-}q)Q)`U4;+{ORkW6JlNOiAz2tGs zN;g!hsM3AkxVe^?8%5n}ew=c-SlOF^oZVNJ+8T~N zP((lYQ3~A&l~Na-s;iQM)!BPq8@EZS`-~xz#4z4fyJfBs?NeoBiVd&MtlNCn$YiGx;!`;_5CDAr4nlEKL0-S z@sul11f0(um76nyj)wxqQ$U;tiYqKHHJ~r2=K&}v&)&^5C9rHrv!svT0$iZR0X2|c z<#}@RjCbt34ba&6pJPbm{xzt4jz;OF>T7x-?kt)KrKS1A<7B?;Rt(lS-DjKTWtvCh zxj4P=3(5?`XrXEg$aa~MkcP;dKDOhFwFoX?)#H8s6(?e?yjL-> z;@HsX%s}Ckl^$n9Gl@^h$tlbD+i=$2DlFdm%r(= zOv+u6MrU?{3oHLp{dn{QnnwZyME9x^9hX*&rZ91f(aW zlp?(fh+s&{4oVOreJh9*(nO31NPs|8gwV>i6i~VpB28#SI#CQnk^m)$ksd(_2{yE{ zq7auPr0z?dbMHM>yT;jje53X^_K*F;F_58zwbr|yW^Ut~ z%X5PE*W$Q3fqmTm@90o`$;Rs)lgux+!Hb!H=+oUOe`#A*;f^|2;&`z#%f^K&)a}c5 zaOtYn^LjOKvq!Dq;Qq(oy*@V|x=?b0jHz@|^t^9&b!MoO+gftH(&_5ndTM&xr$?w= zy7wNnb;~7%-I|=!Gw*wM(>ps9jreOqEL%ck3(G;DPf(6Q5)96N5qwGp4I?NL;!X}y zWL)YU5BUK$5_+_%I_21AMsts>(VMJ zj`<<)_GYQZccd5Ja!IE;*7zek?TIz-O{H+{AyPVI|n^3##o;9t{ zyBOM3{keo0-6KWNHNioas^*~{L)}!zi4!gs(QzSlw`K<0oXAS$T-|{zo1Y47r1Hyj zo;_>QG5aLKfT&%WnQD=lJP%;$pGX;=R$0Zk(T6Pv&~?`Nrds%rc?a!c8Je0yks1zY znWi-ThU!b5jB#zKBcuE^Td|ND%;}5>7tMMDY@n5?VtMNN_B}2fT zBf)kUkha7+;%DMsp^<gl551k$&fK|A^_^W0^{$3= zn`Ue}`xEu)$YWZUa!@P^wfCd<>G6FgI^zYKc$RldB)T^!Pl*r?tMS?$x)r}>uoVp3Ou6V=wg6+*Gx-3>i5^E-PZrbK4p(AiTe`VrA4LP?V+$Lh8%$G-Bkymz6o zVduVv%nVF@Xi{E>baI`vm4T_96R+hSuQ z#L0-XRO@(HYa3P4SxNvUf(`$~rs14z7Ip3a>VQod;L}9nVcib`jN1qCFO}@2*s?iu zdZW=CzNU`8bMEW;#+o^GK;Vw^pQR}+WrC_SKuB8BQk$pOn-5~=7I5N6;Vae@&T^UA z;MaMhz{se!|J0P97T_QfXi8twS4ErTNP=u&TVQJ~GQnIXP5G`$J0#PEwxrJ`H6UdE zq00Zm;eRNIE?e0c0E)*@7U}cY@UrJJ(q$64jJ&`W?}#n~UhReSzF{U>8BXIGWuQ?+ zFMi;)Mx$goqFoN~oF&P^lZ^QNaO@<9d}-9}iV0pNzSlE{iPjAtRfA=o;$QdouG z@|D^%%$!^61{(8_MvRzKk7|3*@5qhAPkZv;{3~nGOZ_eiJ1V;5%X8=!5$|la#!cG0 z=-KE!8_4@?DKZJ$!|c1huTcsvQFE(KVh%9;X6!$HDoLtL?HDLl^LkyV`^3)d#X>-@ zgZIKe%0+``KcxS+B;XncpM(6sN#CS+1nD%1aSSJ*z(3F%<2!#{qgckkZaOFaMcgB_ z7G)U$&>KN-h$02I0nip0cGZD4C51AA?k`(;`0h&wa+4bL_0H`1%wm{A6=~JSsTGuY+1w&khj*iArw(Hicy5dgYx|+oFYgUBVq{^GJ%7E~!%Lpq>Zw@nh{&## z(8*{PXQ+PxJQNDcbu_+_yW;r8e)v35n>u3=5o4BezqVDKz-HxAo@OQ$9&GJ11;hAC zZx{y&eFr1v*ATo;3@-Kf`o4^?t@ixbYue+>Kr7adSuPEgp%B#ROTA-9OjINGVFk7- zxzBfZ-P^7_l&|X-rd;ltXtvv4Iiz9Q6)aZZ<#l_rJkRfOzf_^)nO|nYt5CPST$x&Y zI7>Y;L^+?b@5Kdp=75`LMvS?=k#s^QP$JZ^k8U{;seAjm3H4=?CpRV0Mcu%2aG<<% zq`XE0$h2P{qNE5-jNZ5 zbT2tR#5}WSshoG=QH2fRoU3Z1zLjRRr|EWcU^N$^c^eomul=|7n*(-ptNv(fYW|%~ zHrHsj9aH$tvQ*;V+HVeV`sZ&}O-pHPn|@JEdLar7*Z}Goywb$YVVuH<6}87`Z1^yy z9_7TZ_^|2>ix;qdYmgI5R%!r0iakc>BKt877%p~&BJ@8celAoZ$L*t${z9YAHLF&h z|7BYGZ*2c+dG#_-sk|)p?`(p2dF|Y)q2%hH=)%9w6?8d(AWkDqn4{4m+rGtld8Y(k z90g>xE5l+VzIxp+qx&l-ENwd|4F+^(##Y9<%AUiv5=60ebX07B&&x8zqM{~=TI;Exce4U;;)v#)`^6|QG=-wz%o zx1||i90pJ-yf|Nm#lX;h@phPg7iW96c_^j)7;ab5y%B8K`rt4@#C2zO)1Mlc9#ojc zsw6V{SuV`OrD`h4`BO}U?oZj8_c!Ki5sz&?s-VgmxY(eOce0_+&i38s=t;iHdxu+o z#wX4?9g)upe4G^nOPL3F+u1xmZ%lqL5@YcGaeTmG6LsTrCuYk1COuuYAM0rFQ(=_d znf9^dSN*>(u{5}y`u~Rj(N0Xg=nqb@aL}`VU=_O@DAMPsg3RwiFf65V2@T)Abb`D zuhMSmuU3B(N&yn8CxT&*)dD{a$a#_gv;kHbECjl{mkYJTNw3Ia=`Jwa8CyB^)m_}y zgPCdoCTKf>Z{M|F*HqH=2n&CDc_5JT7c$QLmyx#OhYo}PVb+S_>a0-Su2M~ZZ>G(( z`p0hCGc$jsx9sIOtlY0_j+_HDi4E^aqIvOsQ5EU*d&;6`n3;Gh6a@$tq(M$r9srlk zI_QglU!Y8fqE8z;`#4Kd{5#MRvS?;Gvc2!6|&AakProokTT4Zmg0|1W!DlWB63>n5c+Y6OY) zR#iw)d7pq|j&I}3(9==!6@+2zqkhrO3PPnTBpNmGG|EIHUr(D|{m>!aVRzPcw&kLX z)!Mt&S*@A7C~>=LdqzYmgCfg&L=&teVOD6wB1sZ8sznx1qo9(T7K&%abY3;}qDURV z`%PvdtSf>&Ur?(?g2p8v=Ke-5R+*rAkgo8`d)A=z2)FwyZL8%>>gTeo(;@cZSr)YZ zi#bnH+ZlUq@lC?Qvy>0h{K@%z6CJnwDXaVvNA*5@uG`lbks5O(cO-S`!XtKYa)D>& zs}JUbQiPbs&)(ajd>($2q0T5!uWKQW8MeJwtb8{BHHPqlgf=&CQr#$58(-35{kR!c zeMsc1nQ>z}&F-*FEK4j?-wbu6ezr`Z_b!qo3I487e8sqG(gFPN_f5mZ(EBh28#_hu z;zy-!`^7q}hamlwz6B)#6(561xJkT3i0YSXi+BX^gc{#P;f^=S-awE=mSsVsE;PUz zN}PmqhjU-lTNWhp^BntuIPL8A@YrD8pzduH)7FwXXIIKeX7jC?rj$q>zY6Ylvy6_% zx~A_`TXqyP|G1*>bC@c^BYkwx-#7l3D)yJQd%uR77Q)H~Kkd zd3%Pw4|VQvp^}+BXCoCpTVN4n!GW%LMvitKQ40!8Mr(*L(C`&7hm)Hc*8#Eah*dAm z_-;rpCdr7X^Mtv)F{N~B`CLp%#zLy-l%OY|m1){8C<%@(edQf@clYVuD)IAAub1r< zT;Ujn2Ms!Y@#6C)$(!#+^efj& zH9+P-RTv>@|4>^oooXvXzFKAl)UHQI(p~U@_Is}d`n1^O*B*a%?`oR)zx3eBr*j_WCf?#2p1WWD@yvDS z!Ett$wjSDfEcN`T_ILOC@Ry2rWj~D7xEX#juT1&H-SmP3FV5%hG@*PK=(wkHx0Pev ztx5ah)blp-xUAQAX;ESYVB|h!wwhHc1zNRHV2>l&U%E@@F|cE!@701e20KM`&D=X1)Za(_f_ z))&b@9|3(sQ!CYd%wv!kO$BLP!9c7vl>^E61Q++4AP|7@x6qK{d$`{}cb3&WdaQCb zbp23_M7Zxh@R{pryE$7$ULehF6Kl`7?j@*kUk?G62M_+jFSHD7YjTyf#FVq(nqKum70n(795k16%0zrU_Wp_qxB zL^YmoS}2FdVXfG77_B27%;j*seKp0#omKGunK%;fst@sd`oL+pO1!d)=j z(d}HHVD+FGwyS0rdB5R=_-Lj6BDhnwvi2RoBQF9xvTS%c2I&dl$Sn|Cyz@>OxB>C> z{{HD^y-pI>il8S>ASu)NJ1{{AadZQTkq)`7Yy?FK?G0^khN&A-~2w!w)&oD>%*6Jfj>u?e%?iaY#A9KraWBW<9YEV{z_L`HG1&SeWOg0 z%H$AHEfP)VA2LFJ>pQcD=t|o1CYZ97`>+;zehlb97O982%WX59G9SNp121GMDL{8>q?;ncv)eP|jFPtjL$^;WeG~7hxn{av=u4_wL$0;krzy%y0=f@$>Cliy|hVA z2Vse_@eLMaJ6m?L(sDXdk-{?b3}ihDts zo_PPdH+Q5m>92ZsFLM6mg18MpwADuepAv7-L`oycFX<`MKtY8gC591WVYX)d#29ty z*EOk<(R{!rb4cLT!%4Fz;2fF8OtMLuf#VAqRmLoLe-k<}JSvV#xUQ%5&!kFh>C|7F zd$DK0+(iW_yty`kIdYl+jMs)P!+%z2KH+SFtq(){6Y*TS%-FcswCk7Lj=PoRv#RW5 zQ^_U77Muk+IkIwg9>=mss;mxi%gt`Am{Cm}94ab5W&imN=7rX#G==HO3jcCmn8Jly z!48ZwQ=ZoiAMUtUaYpZSi1nL7X&Gh4UZ(T=oP$}fwG`l7ci zV%<+42`FP4YJ-7K5DWYqV2*ZyUvG|Kd^9Y9&EoxTMSZ^cRaI?P)eP}tAa z#`hwZUn1pkBbA-L6WGh~{nS&QuSGU}q{hYqyf3Z(C3?Ro804#!8lI)k7oVYz^Cor@ zyp09L!JJWx7sYYq?2QHfxKKeJwP3s5TQ^EdN$T>rnqpEJxpM9S+$^6MvjniP1;q<4 zS_fk5laB#lAOFZX`bBlVbmqXZ!SwA8HSr2FHdQ->R`;mAw{r5zB;Llt z!Dj#sSwBEkVXwVejkQcNHI3O{@Mh9h-c9-{)pLIn9c8d_40pqG?ry4X4?9ZS*+-gE zDkDuOf?T6oEJPj$9lKA#uWK&5azr5wK|gO^n2XaEUx|qluk|AFD=@W-l;sW69C!oZ zcyv@+rLKALZ}20^XJXFgRR=dGWmHWIEFRvdbbm9Qdq0ahdWcjy6B8=h>d6USPRtm% zIJ#=w(QVN9rsTQfp|JHo9WlYH)!kYM?7Epn(G6`k3zh%LG1%;h!%bT+%d~sc=39fo zFA9_n=+>9mn}!_D`^l-m!m-lIG*I~sBfruy{q3z&p23fIk^HAIi_-mcNNViYH5p(l z;vPUPjO>AIy&hg{>H~0+&Aq|{V1PsyZ3R1{P7_%1Nzj@9{Wpgx^WpgAZ@THwbPB+h z%mqjX=(9NWI)Fl02(4e&OkeltLu-a)lhn}P!tXzIKkb>wlq2fH!1NH|@9?FmbTa6uKoozrp2-QY2lHRma3g-o<= z!^<8VgH-QI!9k2u>jajNb>>2=UQmwD_Fj|Bbt244UZY-%kxgB1L(BOO4ns9dMoQC~ znm3PL*YN3h3fD77Imsy1$h;o4A2fHEjq5`{`e;oSMkZgI?ax-*z)rfg-F0vK*_*^A zJ>Z(D@OYm}Y_v_IXT;Z_SgVqq5m}?lC`^($S~tllrKBLtZ18i1a+UqY>T?NK_5f4T zZC;AX==2@9e7Ot1?cxpKr7n{tV=;k+xG8G}q)tl2`y^i+AR{i4$9S_sN?v#Y9d z%%iSuIqa4x#!nxrbNseT4p37VhZT4;gDsJ4dx}xZhxdg_ya#>Ef$o|2gAbfPzh-~? zf*;+wj=b+#fHLiFAx8eTv%7aw#(|_(J?VtDw|B&P@)?!tvTL2X%9hTZ)f;WH{fPYE z;`A>7?aRdkBA3lThvW-~5G8+I)1`{}lkd$59yhJ54dB2LEHER@|H>|hqruXVHRwlp z5;uUsWT$2LAF@Q|?>_kx20okls#BZ+7NT>+s+4a?pOR<`9drN%pXF?t@kEjrIjcb+ z6XnKJ(+GF(7a4GoiIk0@ky_k^&Fmr%LV_>lB)^AqRb;AoJ&Q^xV=PBJ^!Ew9_%SYK zG|udYmIt*%H72ymNn>Dx>{^}BJ-O+T^_%BmS>L^L3@fwWQik1GU~`k|7L1^qb|$xG?xsvq0bly~${p19`*2=oa}n%T zMnpA2O3cqB?X*@kU(pXw_?V<~4cIL+%~1@?b*y-$94q)b(PL6iCJNiYZzNwc>9H7V z7n?Tp#jAOs8+>F}vLq5w$9M)Jrb+5}z7 zI=c9HB|(!XY@eNEuRmTI@;5?{XfF_WnwLmzT#$VRxYw3SIYNIqoKV01=E#cwD4<#S z$7R+Fke=@ZoRQYAeE;?0Ac*50YSb8}=fD8sSzsqH}U$BLESj}mrA+w7F<90#q z^re`paqa6Qgm>dm0v=Z$s4Lc{jpaA2=fQLQkzz z#H|Zo<7UzB9AqXC0&OhR+{1eOW3ZpLlbn62=B>Rx9g(#P9}eFN^xS$i-I{zyR#hd@ z=2fTi#ekPCAhNAfK5g`VVH^}<2i<}yX+~RlP4%%2U|Gjd4%Gm?NChc}^{W(Ud zni0!^#h&?n-S(+Ri~F7$$gk%iuH*G-o5wftl^E=VRt0FOv5Xu+AmR|IG!-7_dJH|i zjK8r7Nj6xrJHq&)YMqIaMkXv)vK4UKRQFfoCevEX4nc1^o>a_e>V9noT9x&n=9x#C zBd>yOvN!S*OJ6c+8E%4j_%j~r=C0q?4D5ywuUAZRY!9y5l|uDs6dLZ6#lTqd%u zNOTD3fHYJGTD@FAX-xhwx6oJuJuF?(>Kxz5uW8RXLGbzD(zsHLHW2NBkrPH~92t9R zjf^(ejfqU6%hQ9$j8t($K6{`>a+2wz##4IjM|h1Nf(#M;NC=P2O;oq>yCynw7!iAO za`+ma=ENn*Kkw_Dz#s^j-#5P0Us%k*v+_0GNg(_iy!?v0DK z*SbXN@x#jbitcuO`Fj<@Zq0Dtx$dPH<+Rh*Stnh1bmH9JS1lpZdy>|fm)!pGtNl8a zESgh?wGq{-(5u};fY?*0+j_iRd9&5l10qAc-8~2JYB?WF9w^TGxnRpkzXLSN|Ii47 zo;xXMC7(3K5lfP|R7m^RHM@iU7vkP(6Z3h$UmvL2Z2wid`2!}BXF+je0t-p3uLK4y1TfGO<>C};R7T;U+|UjYk8+`aKo(Mc+=HM( zlj9jBQY45v+*uq}b_#-rkcy!GqN^{FRIogm^B7sLnOt(>N0UrV!ZwV=v|HisA$^lj z&*4s`nDYtTCmB&L11Ogn(jR(pL`pnT+@&eY_hre%VFHX0xMj@M#cCxhxO&o3?s=m;mi2VG47Q@mm^mY-xjjeAG=i=~Z=vTG}bhsmFcCi5fy(q!b~FZZ|?@XWQn2VPsPwN`9H?Y&l=SaU5KxB1kGencuCeO*ht&ClmpA?xy#qyO#%fe2~p`k*JUM{~1 ztqTRF#hcHF_fc4?ujAE$i4j8jb+9H1(vL^<)u0@z+=E6NYpxqEzL8)?seY_1Cselc zps2ZWln&2GE`+q&w6w^(K{crnzTe<{)(xPy615)jPtmW_T*V5$8(_zSJ*swIProRQ z8~JJycGwv^Cv@Ps8GBLKAe2iD;gX#(D{Shq#p;3GH8jh^r-=fD`v^z4rS%h(HB*{9 z_;j);c*2OhymUVYnmuuox2^0h-1!5vz+7?TDP5kwZ>m>~=@fWYv&l!1TNC5!ON==biUVP&czPs%G_MC<#LsfY^RTJ_fZy`*K9U4LtGAHKyI6X#$F}wL)H;#Cp{*Yh^KcwJUU3UE(#X!h5aDp zNpR58te_P!xs>qJXZt5`bT#~`qhI)qupO;*^%KYUaqsyWQq%m8z26QN)egPwt3~N> zGhc`zk*^?qVIj*%hvs1hkBP58eMBlmU0G8q#}OXr9?# zxB&(v#Z6W}<&IZE9^i%@WRhfQ1`}f~fgW%|5v&Q$qGu*K0;w1*#ta(s@yuN8)pJV) zw%mfj`*$jsk(JZA)n%8LES*?i3QKqgG$Ggb7=MqY1Z+m(SDJkCm@saM=U4i)l z=0gZ%{=|b<*Wx^f!Qp63g{qS;WR&mhq{?7#D z_m5uk>R;BF&d#bdENu4nu;sRBxfJ5%W+ba-N9}J0+$UUr!8z0~I#NE9t+@?q2V;&u zn;{H|hxdaSjy_;U%HF1k!wUlkh^SxJ+$~Q3bq#+V00Ni&3m^YsL;;rfZ~jljI~u5b zSkFy@l@cJtV++iNu~#r(kN9lLMb32qSA)<=;ljuV#^|ZxD=0^?>>ygxN2Cvfr4u=$ zMs`!srEQly(Kq~fwr_UK2z_p{EY68#d&`FBQAYqq@KNZHE2sC;KhLE*a{;ap8fUj^nY9%{E?W+VWVx7(Kb! zyZCm1im%p$Sdr;Wc>P6Df18_)0zZEDN$PN+$lTT^JZw^o zL`tX@TmT8V8rR9?1f2Cyqe5dEV1eXJBIQdnC)M=WDnGPha@lRm*pvpLIZeJ;0g(T>7>d<=l|Up*pNyMj1= zcIe}>@7&4}W~&KbQBb+^#6KXcl3*rOIxzsMFB6ESG;RTP3d$}oX5d)M!7BwqQxfC& z3P7JX+udE=TkivL{5U9!kzz&C+#4`?6^gfF!LajeT$2z;P+{jWbKnpBx41H)(mXis z`G6RA|2Ih`@Omj63)K9UYH^`bRasjqOL4bZN{`dUEM3#PuQk6fQ@vP{T9WikyB`aYFLH~pd!ApcXqe`0=Pf>1s%@y(FWcAV z(jDYNz1_!}n02Hkrr*6Oy!pRIa2VgQ95pvMQ61PZ8X{(mYNs|($aDx?C&O*hXfx4h zB`@<@1O+}`9cpw}{Bi(wY!WNW3HBXvHG8<+lum!x&|@s#LYHRyPu9o-S`mzJ>m_2T zp#Xp*&&^KYw|c|=_A99o*c7)>($!sjL8Ug6bPcn12|w4OswRAcKIqkB?9B%rCWj+i z97EB3n(;l)sU|ZYW1(z4e&XHm0?n9LX(wA!IFvbLL~bM1J3CjDr1pF_@Wyj-YiaS{ z%zV&e(#fSWCtY+poX_TGr3b-I**r~0>Id}`!2A<(dcN-qD(y1W%01}x#q=K9k2CP& zO#xZ&F0((KJB8X6sIO^Qt==i4>#WTV_`lR#$WozMfp4EFat)lvq}M5tTfd#9s}eQ* z!b+#mo1qU+tMT@|Gz`~EjiPX@^7XVTn5;Oy;(qb4ZG5pgGa+n^yWigydTlmmV0<_11p52yIwk9*?%fL1qTk_Ofc zJc741jczW~94O;o&)7(h;vv_Lyuz7{ALtbw#Bq^ow%qK`T{AAHAy_lSBrAAK=}zO^ z>kIW?zN=GGt#|0)dQ%<4D;0gzU%Fj-K}mdk${W2-aWf~i1$f}v>M_EhFYBDBOOJ-x zdpPqZx`akmSY3Y>8j7{g#%N#>m#g(_6z6J<9nx|D%Ky9G%lY@6gt$hR9!%sX-4Eil-Z5&W$}Z{a1fUtmD-^ft}!TKWuY8mCc5O4$?hs&VoC zEHtXNrMHHLC3zvZJKLZVW+#EFxjgQ6$bsfMsU9W z{F0sS7pp0_BN;t-H>kkoWvukNFc(bAy{RSnk9Rap8}+5A(c}3cTYt7HX}v@+egrJ9D~38(H^zP@(c) z(?Kxek%S|HNIpBofVQ_>+-{-G^qN1?wgm>;Ogw7_^71lPP?}-7l1LF%~+kEq|tEP%B7XG?N9?!v7xd> zjoGTp$0x*Zz(T{0^)P|xR6W+iUC}xQr}09!NBV9(REbk9%%~w?7@u(zMVg9V8C;=Z z4d#b3XymKe@of%l9CqX)7xJAq)zEcoKU;e~o*OjH`srtDHsH|v``rY)dQmR-M3x|B;l*3&Dg=KnY3?;q z>mCTucDUd;B|%aV&q$SUNoXTx)V4GY(gIc*OM@v;BJ2~3)F4oVMo(i}(|B<<0W3u= zo5+$Q>#6OZ@NyGeXv#xddozu^6UM+wx+z` zGkn5s|EWW73z3YiMNY_^fC%aU%b6c@AVzug@pXLm1T~;>rvG^eZ||+(enyvLaNM(h zbjL#Z5)5R0%@x}5aBjvyfle=ar*E)$Q(ot26-7q8MIcv8JoiJTXQ5`k-_9EchRy??1E((h-9>wE>VDdCyz1M= zJ$KGqs0=I63_}w;CND%HWiK2JSn{UpwSRDLhMOJvXH4s+oVuU`RX_UpW2I)D?hbBn zyjLU{Yjp$q>|77O;!AXzW&3QzuP3B&1KT)YuW+=V*^EM)lG}YY^YNXQz8y|*f>$Op zd%3iT8=IlkS-2syZQ12Rs%e^xnrkD!eLU}H`26Il!AOK+4CN1HH&F=nbDN%$$Ry2p z18t^;u`QIzlJVjyJw3}`xB^Vo3Jx;Sau1-$%yfEC5j565^Z*$7^eqa3Q(m#x6S%k- z2X5^7kl~b4;F~5HRuXhU?I3$goVL%BnFGVHYP(cMEL7&`;-_*c_-g@A&8aB6~j zT`&H&sr%nb7aO7_Iz#o^V}_ZyH<-5ULY;xgOMEO7_oTYB)pCJ~?L;}s zme;cJOQ+q>A+@tHq;%9VK|u8Q6{wz}smiZOj^93=&~C(|E4pVGdp;Qye=GW)zb$Wn z-nQzv`yRo9cy&G^WeF=2yv@R@q#~qmYFjSoswBv#hrn5qvP3go2f(i0)<+l5$#~P( zLrYYy&H#ZHdFg?}1?D4OZ5ChQYjCr30oo?g-_9w1kYO^Z0(um(mWrx=ebsf0H$pq`ggQX_@z=)sh;Mp9x7ED zJ5qJ8m+dOqmRD|D?CH*#;g7s|R^mPrb8Xo^FP8e}?F5`#IXsuixlxMrgp2nuEQ);CR!IZ|AZW)17Wn0u;t#zIz2ZQ@g5dBJNI&787SMSFay4b2tKqwe`YXWr$6JJd52D8x5$d$B+{$dIE&s3!mVwG*h1VX1`=Ya zZrm3Mpo_qyH)7{yTswiGK+1ly;0dxRjywQZFr&QudBWRTe;z9ndrj;zeFw)8m?ut=Qg3#7$fREfhROcOn5VRa*T<$j+=BZDpkoU>9hZa-7M87n&G zvmQuGW)CL0sqc50^Jl$KHmbl%-*H}ElF$YGh{kB$WBRhlya8a=3381smyUolg<4)O zG2Cx^O{(!i3DywumCtv*n8tGk3&5}yb*SWPJ*YuvWAGG#r6-e}Hx~uH_WD{E9Xr3Aw`xGz}Mnwf#;en=hebXC1EWGbVn##Wg^%l3-GD`782uXULn z&%o9<&333PjVTjqm{B}CzH?v^BONkwDGJ%xfIh&NZHeNNuDZ2u9-!$=ywUm|LW&HL zien^(881%WjsNCD8toK#ZbyCV{RSh!l%t`V)TU}C*f6&j$h3m~jkHo+YHPqwU5X@E zh{soo=~K5>nUt){d=3zQIOgxBq0{eBlKfo9+1<0Dz?%80;3(f%fMzTG0^K;?d$PLw z@W)&4PMLq!bx3d7Oiv8r@|`Mg2dE=&a{~(BeZ97)L3Cz4b9)elj_Si zHa~N5(8>7i^@Gw_{rn5}3r<9OHqe@m@;8&}tp)Tek;wG~PUkkWX7KD;c6wg0Ib_?} zTxDj_9qoCJB4b$Ha8QQC9L0|K_0NIDYR|se_IVr^lW3uoB-Vg|(CkCB1XPnQ-c_hR zR0 zXh|f79ynb>yr2Il%DntRh+{hLa8y&~XI{s!eUAt$*ruj0dP*A{%@QYZJo6(gG_!W4Gq zoY{LIr0`HFAzOH40Bq@u+6%c0sjkDk(5143NGv(mmtmBg0~`<~iyHVN9x&6XPakzK zs*tLJSUG3^ikpE+o*5p!%Z_CROAg2_>}c6NP=MNm!nf5WI)mCSSE8My53p z@H{lhjn9CXlT-Brg`Yb;n-YxBCc$4cH(wR=`duEh*7B_r(F!3z#%?hV+cv(V0dl5n zHfY^~8-0H>bP|!=>^({!7)|^zZ&1~ynI&d$;Q^5ozDVO3%?O!nl*fDt>`M2~`t&bl?2vx5W4Q?sQV5+sbUr7s z3cRzj1TU_tXdi6s2U#EKZ8&Hg3DGA(zpYHP<{J!WydZ~`1_^R=$R_=Wr#d1tu3n8C zhY<4#y9VcJ$ssp{>NyO2$KQ)x=Tn*CjjD8Ym%7oT!<5e%cxtPZ-=(O-%hxpR%swz` zy7zBcQ`U$p)Qn;;8H=0DPY!$YU9wMa_g$CQ+r4kNeMDCzk->UP^SjC$^~P`?BIT~M zzct}I!y$@UA+L?^Ogsu#B8Tlz{!m+>L5LcX98(JBz!xrM(o~uA087TI(*hc zQLF!Z2*b4iVZ2zZTP=M^{1U<^fVpR1(IAQUWEee+5NUCszkTJr8dm}|M4EVL@Judy z1sQmokU76FdQhB#Z3FA&2o1nYG;#R*aJ=MmI{$2zcl&W(@L)R7eK&hX&hQMUCcRtE zDw)@@DnXuGfn$Axa!htmo?2fE(OuNFUDtNA2)ncWG!7v9JblO{zBb>ryY}`u!{~Xp zt)KgrOZ|K$?|}Gu2xX`>p#jY@Rqv1( zcnDt$6vobz_^xo%is7(O4TQH>Bwkz%3G@enai#q$Tk!|qeXdE)so`SMFtX_FGoF~# zNQ6`{Nmgt~Fh2PN%1ofSO}?>Vv(Sb>cQ-DaDd>m8pN^U((`>TMn(nqi#mh?9^ytZXooB}$F~TnWwD8L({j+u{PtTw$+m=c;)002Z zco8%YNSsJyZ(w=29^6S?igsbw-X=CFUU~XnacEl|V^RmZg*wRMR$A>V!F=1lSP;$} zSAY*qT7p+dNBj%4FmJ#g<~?i-EQ5Vn7VOkHlr;YkU={|6lq#N0SgP64`K+AbdA@a< z1egkHYUHrQN_MUvv5G;X`Y{s8W5-Qpw7vO=M6?miJ^^u3Np+}WLR+E~Tz&V|jHVJ_ zHiHKs@oz*%q*tXF)sR{k;n9B%6{fM2Ks4k(?njwp$Y=PNRC$|*n~diDjhb|B$KVsM zgPEhFNOc0)=Ltk_)8lLm@lk-z-}sq;5Gx^4=jmKEK02im{`k3l+z>qDyGE}b%rtk3 zc8$8yCobzq*@H{XstzqI!CJPZ-l1f z!)U``dLz1W0+c}aM&U1l;9j%>Y-OZG@MU3SmJD#6orYm@*mbivXT$_;z1eTr)X6 zUX$>J+nH4bbJ{5zmM}7}riUn7KwQJkljbj>*YS^j$x+?#unc#1C27d=e4IsS;L%Kn zv41LyRR=Q>l2(q?+qR=FCBECTkAUuUfcc(~KT00VD>AA)bcXMudVfImZ9CBo9aY7G_+zEX#jUMpNJ1HJ*$C5v(YY zZh%(ww}m;$r?I&8>WVfV0f?<|ploI2-S}T9vYCk@ydRHrg)~Be>PZhpl9NUV7!O7# z*YJWUI0b5Q5&y#Pcv2J$NSCD?H8}5BzdnX50jhh&$W%-I_SMR}op-_U)ut^?XnRu-4{h;^`U!Bwtl?GUtQqQ=)iLL8v`N&s`cDN4o zHkdQn;?zE_291|RZJ?wqkv5DrJgzG})@K1zwp1mJMmcaM>dXaWY9rN9ix6X=(YgJv>tuPp0HBm94 zsjWh8>+KHmE7}~AmhtJeWr!l*F|9=19<5vL&p*Gm(oWJHa)~}LY1SR?U9+Ruvk={C%Q#S#U{al0RER~U zE-t`!bRL*@F&?i*@D5FqjT z7m8^7bxpUbDMt<1yLUe=l>O}|EO&~ueW6>Vc9)_c%&4XeNOfAO&K5Nyx0ny3T<}j~ z#aodFg$Kc;W2%WVI$GuA0c73gJ|pD*K8O8DOY!8ne0pEyZ7RynqBch$d-m%dex-fn zp4W88hL)1u1I6z2a>J00%LT_PlymD&(KBcu&u{V-?eOIvCxDk1%7!_IAgsv2 z6CwB_(!z{!a3I4qwbQ3B(MQHN^|p3{8!{ieqAff)zn?O7Gn!*mKs?$4=wKdj7$4!- zD{?9)IN8Ec{P4EiM9wv$29K^e;~Kx6AC(d>JzI!;NMROk?4=#!IoG!I6D4^m0Yfit ztdPstexZKU5Z9>Xjx=2P_&*gHs%qUU2+1zwhUYs9&S?-WvXA7xFwynX>tpRSRW~pn zO7v{-XCs5{Z45f((;9N(t#A16J7>R6ZpjBxy*of;o%KP!gvTZ?>b)lz?&zw0Wq_^h zx*wO$eD|nIR$|Zn2aVZEDmH{f`}^85p8rpK*BRAhx~=s%3?ga-#0Y`l*g#q=6pex0 z(J_pmL_mrJiGYHT!GORJAS9!d&^Z=BLC8U*NeLiL1OiD2V?m@BN74k5GJLV%rwN(+ zdVb!SA9L5b_x`#+$YK!)-`n9m$18%dZ&K)cTNfLYZgl_3S1#wd%sk$N9ima0*b=*;K0C6ASdk*Ug4`R@0MbO)L$z5-91n#qaZ7^5#>nE?Ayl%&$|g%7ww z!4a7woGRBk)xUG>Pdq)A@4VXaYapIW`&Z3GNLLMPIn}%j`2N zZ${(uen+&ZL{j1+d2y*S%yzkVncXx4`hQn-0d=NvksQdz%z4^0w>=y4wtTel_H6#{M@9l- zCS#L4niWYzO~P^AAe+cAg(J=m;{u@fz1)pBkd#xI!1s4KH}{V1-mmgOSJrH5g^td%E1kpo$3IKebG1hi#<(o-b!=apL2re zJ6K~1H#Qhd*^ibP9T3b6+gHERi1*e+rd8_K-><)1$vRc8F;G$J>&w9C7D!D-OP$oZ zKQJouWDT|G9O4$`;hK*IXlmDI4C`Ul^Adwe*7B$+9sf`9{Pf2<4D0Q=2WhwN_!@7x zCBEsOl2kVB>oED}sw-UhIFEk1>QeC2^(6eiV*+5-FYPmNlfQQ$2`TNI~M!y@f!dv&vX`^ujLaCx8Jro^(v@q!Lt&p<1By#TC}s40+9M!|KK#4* zf!v-We&hjbNiMnxmy6JOZa2E~KE+O#Cf|@=xi{CA=$({VC@hTbq@(1fL%wj*J($$P zFn}ERsO+mEgc1b>I1aSi-aGq>z8}uH=S%l#mQ&OES)yY@ALhZSLLlZuYBlY)l84Ig zWA4QiX^d9iI0n5&Mk71FYk%}jG1fIB{9xLlh%c{@Zt5gV6-m#a`49nJXi9tRayhbL z&ON|8YS(%@AHsg!ZEsC2H`mGRO$zDu*c>0iv70jn!5U%9!3IdJ3wOv@p3*LJQ2heB z2$d~_Uf~{}O2%i%TlF6XBGn0<5qYoMty6jadu9$i3zmj=u=#8hlh*@X%9I(wKeSWD z}#_@p3Pix_k-$s*P+OHjDjDVoRFm43}#MQ=_ zv;X{zxBXi_?d*s5YFj0z=Vm~T$fxx-XyO_6WrP^CRY5Y>t%#d*KeT7c{?o37Ywxyp zYE^pI#^Eg06ZS^d!(-%~rT_M5^+w}cZ8NIQoQp4Y-sRdCnwWz_j)sTmk{iDCbyUC3 zqZZR%Dk6lSzvjQg&H+$9pavW<8N{8@->do|Y6eqcJXi+e&O{J*+A4SAq3js^#FPn$ zJ0GYXk6cLZU)jODWlwq+MTQAX36aUe$bj$%_?$|-Bp^t&iKxfqp}_8^Ds2!-3~`YS z1E)SthN`)*Z!-n+3cL!CR=~uO;gYZMum)G@mb1wHTk%3fgcJJ%}sHesZPJ9aQb1BXgtG0DX zWKz*8#T`=j#LvbXl0hLQ<<0nQ={uhxquYTKxxv>YqvTW&aPh?N7T#k@u3i?vd4gY~ zNN07HAHk70Uo98k&%gRF21#-Chi6-J> zM{hI17<*Gd;w{sUf=sn$*U|hzYq3$w4kr=_7NWrgAC;wi3kViC2pV5P<#9G%^kyY= zf?z?4FQ|rh^sx1<@!DtRY}g3UL%v{f%|fm{4r*VH)?aD9O{s}*o3qo7CxoI%+0Mm5 z;R@1GS@x#+F$NOe6({a<;uUQev_h-~piUw`+oIgTFdndG8cxw3^@yOG#}qb(p1_GD zzH}T@YLzh0`SQ_h2^aPR+!XeF!*4Lh(<_$qCx*d8tNch|$gO<$@VN#7&|g}<{Vf%H z`tw|1j_Hy19fUjcuik8J(r~Lvo_66!5E#!nEg$Cn-{S($Bs>lu->6-5#yq#krO@0s zU1cDt9~V`fYelFh3NFy@Ph=fH+AR^nOLz`-8sE0yc@taaLO z{dq0vjNiT&&y)$L2BZ2n!EVw&R%LwX-vERkK?QGPOBW|?(xRwX!rU}FWyXatyiY6n z0rIjcqhCH2+VFd|L|(SMB~;-7{tftNj1F9ERdpO^Rzh)^R~dwQ$uHfgrTYvqL*hNV zeNpn`P4cCMp}X`wP=>E1m_eWc>phm$_^Unsx2fP$7e!hhL>hCDSFe$Pyw;qtqrJWb z>Us7hr>~~=f%Ry5Ex#-lps7D$0<)Y4tt&Of^4^rFd9J2Xy8{X=l@PyutFI0^PfEhz z+LtOVuFh;eH){!ZR=NZ`ZeJDwFBHbj9)ep5-H7q)iKY*v1>E^D$slmuy<`%~Y`7xswyqq8Xci!Cl#JzN3u5HE$FFmng zYp>cB@kQz0gTED(IeF?zIjj6lBn=DK8ED*Yq*bw#J&$-mILu1+0n38dNO?T#Osk%W zY?w6Dy;7b_9{uBae-g@%$e=n99v5M^A@M(&@tvskZp2+_> zHmV%Z53sj_tT>zfi_*nzT6iV2a&ngI*OX0SI~SZ8*fC6Rk=()7jHW8K)3NqQc?T<1 z1x&d=lh>zu2^nXAlAI0{n3@TZ)R_0mQ?a90|M#SF+74j>ohl7Qo~Q%o-bi4-Q#Dc7 zmM6%!eW~2%S3%j*`SS0?Ufzy{`Z;fe2|Tc?OMK8#@BC%&+XTmY28I@q+Iy}OC>%XQW3=-9 zD`vcK_Mv@7TCK@t=vRi>?VTJVW8m3ghPn1*8~`c zju2!GfQYCKV}|6-9w0U!Mx ztSdRp+(Kz%r)MWHHo(yy!{-LALWB5i=h3PEIxc_eA@{vzn-R%mF*KmSynyPnb6Yys z$!D5muOfQ%Uq22CC=SkBl#&w}>P-W5ivUVgEd`sAf9xp@3`1ap)=4uw(*GX`f_%@E zOUnO%IH{H&*=s@fifglZK#M$RS#{Hjt2Nj11)V8ne+zexKE@rDkosbKkIK(a82}{0 z`X0h()_i=5SvwzF-NN`bfp_hADLCO{O9PSyc(8`mSLvYZQAQ#Zxf4KFqrD@huOGWb z=@*mOS~zz-XX`o7@*_zneCk|zetU1emHNyRqIyQcKQkgEDnIh}F292>_X@*R0V!SK zHi*OB=je`=ILB_c%7P1=4LAH6%!OI{W$uYj0;26H-9to0+SCP5I@CjwU_LzJEV93$;6aWebz_GrbERaN z!u{|goqg*?d+5qT8O9Jk3j~CkCLp@GpI~&W!=i zPt`(jO~wQc4znk2qr>mRH^@4q#1Q9ND)u0HeX*0?RsM@7!A!v!aR_&O{0Z$@a}zzf zF;BZP5bwqFi!eZr)SGUu_+wQ_y#I#b?o+Odz#@XlP0t4O=9{l`1B60By8?|Cr7?3H zFTaF;ZMTvHuvwmRml24~u8C9u_;EalRsM-kp7@%lFsIBE5(O=jGo=-b!JqL6y6Y%+ zJ*QTQDple}?6v4WG{EJujtxQAdGCe#f!COlmnVH_Ws`XAkfY)U-1pV;0%CoVj9TULh$6Wrgg73zja0pJwk^KA+3r+58QkyN~G}2kpru(h&=%SvYPDi8Xh+#=%q!WXEF|>c-Co<*Z*Sho0@vZ{Rqk@4bL_E_ErouSG#in?LY#>W)fO%bjSv^n`{g&8DCIurlXMmIT|Mk4 z?!(BwtAUg8lVrt?uD0l_II1`fWueWN?yjm)2Ee;yuS`*)7wE5S@X5K&lhetdryFVU z#T>H82p$TiNIy2ogLs9}0`^9wVYt)`knL4M=K2n&zhD%e{BKYfXWYs?C+~lhH|>!H z_2s)|Z+v4lx{u&dvd;C?Wga0HZB;jxP26Dqxnzv|r`PI8!6?beco zRvjcsNZk;AUGgMnmREZrwb!L+ch1J|IJbfhJUdY9b7C*;CySqWGy{9|p`TG3lFOfp zlqU*gwVD4?T982_sLkz~RWy;p6|W1I2=MDb=a)%aJ_r8c(xA#Bq8rRM@)zYHe>(L( zIe1yM4c-N$l#DdNk>3|h@sr_o-g*aRTiGEc>gn0Aw+=|CgY6I0h0!f5+?5vay=Nal z>#OA?m7WMV#5!gG_|x#$AaYr`4c={098m2tf)bh3_yh%2wFji|xDt0}&nM2`OCjGK z*=6iqW{bkPJBIVdII8NIdiOAw42$nwPk#n=K1JKx>$M)e5j@c<*FQZwbVW~GainOC z8c%s3`PVwH$%ntY=im*Lc#hke9^HEDQuE0&KR4vZjKFnzQMeM5QXmO>u5QBGz}@HU zPkhuZf4M!$Prjde#oML>YU(sny2?ju#Muk2%01F-1l<&_sh$;SF(sCd;yy?9qu{6f z&NXtw6nSS}e1#7!K}Jn$^rE`}lVJC1v{;5;AMDM}w(g@y)DutY2==M^j3!lT!*nef z)4*$LHV=f9pm;+3rW=EvtNU%=aL zeNk|<43)ic95wrp9U? zA3CP-UbvS@OnNoe?4yVS+iCy_9qG1v{!`f~;pWhPuP=4|m12yCz%w-dX=ytX6R}Ng$ zins>m2yMx0aXOe@^yqWhax<$J{oPot5(7DY>dwzg!lCY6M6Ut6nJ;}rg$YU`Xkv1> zT^^mzm6)V2|Aeir2TR+W!-01YR9zj(c6dG$0@k-N^6`a-a^KpzkAGf|dlkHWNhbdL z28xpl1ma52`S&#hzg5_}>0pccu+Yuv%sXN4TrzyI;csqU^vf{?eRzD!cIc%&ZuMvm zzT8Xrj;(SJ(+B*Knwzh0bbY?mBHaoY3g$xgKi-058u!Y=PmNB9l>FKj zdA2w&JF+6QDd&CUxJuvqB_&s1oz+BbIa=XMW6DmJa?(e~df4kgPZ#=OD5^K5njS9Y z=qdMORJ%{g#|SSNTR41x9(~nD+Nmp*MrleH(A$Zu+Zc+Hj48L<1~a!j6ld$v(z_T2 z_4c+Sm_`M26J1;G(S!h~LbCNyQ=Och`l04PZ$3I5O6Zv?{c|ia{nPJw%0=*h4P%$U zp8tkJ*Q=ztb+-|&i1FZ}jaf6mhE&0q-5lAYekARYN;`!c$iF{t1Qi5(gKLgf)CJA) zfFb2q6aU95g~N$l5?gm}ey!yBoMWvS>QKP;ikZ-`DXLlq@5rfB#V1Yh_Z_W#O%rNP zK6lNsjF@)6D0xFX=)YylK`d=OD>I`E0iUC2OwwT?ypa(+MK5}wWBJSz;kTo6o98%BW+P0 z-~wv+oT?Z6hU{1HLIy5Im%1FJbi_;6s-_g`%Oa(#2r6Xq?gO;8bc`i<+^KeP@)K_q zX3CvFvCdU|gA6K9!`VSq(&h&x^kd*d+7_3l$8b~`W+RLc{JcZ>VV<+emppIVX*1NmMv5Y4qIbiYa#P^RMkgHv90M=q)(^zLGk0O-jyGo& zrsK1&-6x$aN>!X7ZQ75HE}5}Wrj7-)9MbxEznk|>p5#~0^|aL`-t@1(rQ~Iuf4{yZ zss0R0M-t?aS^rds*)Z#nvTt+P`^uYA=$7}v@xfoqbKgY1TX=Um>^kQt%57D{7w8Pb zSnEifzJ2M8k_xj*0Dx&wJy9TdoP^jsr6sv8h6xpcH~@YmYvO>YcagZ@#B65r?x}=e z=Tt2iLD%NE6I`fGHL#K@`O3exzy%|ep7zzq-t_Dg-$SD+W8+^U@vKiEm<=zbX?FW+ z$~{VCPBpedtVfI7eo0D9vyPAUgh|kwQ%*qmI)99}XzV!17^t0?cr0FVeK%#eJ>FUV zks8dYDtEQ^)4%5ClHcaOXSl?Q+u>OKohw4|Ao0R$#_CL-dzXKec)nlLwHbY>@VL0X y)%>aEo}GoW0SyZTGqu#@w$prn)1gamo!{PbIi?$A@>Q7a|G)m*bFli4iT?yQZa#(p diff --git a/FPGA_by_Fredi/Video/lpm_fifo_dc0_wave0.jpg b/FPGA_by_Fredi/Video/lpm_fifo_dc0_wave0.jpg deleted file mode 100644 index e5d0f4be9e3cc828ef4a4d648e0030bde4bc8eb6..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 121926 zcmeFZ2~?BWwk{gWQUpPylb)0!y@1k#fs`U3Ac=ILQz9b0h;$M#kW%T}QaYteA;bV7 z2BZ-bND;acr0)b3NFpGeB+~c`A-vyv-Z=N|sv2kSb8qc&-+QBQ5QpR^uDRA+bAI19 z=UTgOc4r`mt;{XWA$#^fAbY?+klnWsQ}AE^dtcu^|b_f(4=f3~=Y{>upwdcFN-|yScbAXrcAoxJtVaRuT_U`@e`@Q@2eg8f9 zbTs%r*R5}M?Sbt5&nf#4!+vL%5NOwT-+#aNd!BE0?fEVO{N5|{{l258_6wh} zIi_{zfaux##nr96^4fMRv8y42d`FJ!&=uI=|KMnhzc1=R~ z_wE4~Z?6yp4&gpjew+;X|I~No?P(zl&SrGoX0PpdSb)IocIqUWmF}DSqA>d@g|Z9r zbW`|5*-3iR4~xj7Y&sSsMU+R!OLE(;FBp$!i|{DqCN{y#{kNv>5CdN5a+~RtEooUq!c-n&eVykUa~dOEX1soI*7e!Jtd=-%~qXp?$r3%{8$YK(`& z$8a^fkhjfo&6JT{$Yi5&Ld$hqGqK_!QCl;JsIB{H_QWR~eNTN|-AG-b(zYAJsa5^E z&uc%9ZQu_1??NWz{0j=K#DI zdhyLAgi zqSkJjOfNdSHsC#1B2~9F1C|?&i8bY~dV61;4xwIs+!VnT^|?#^sLxK>g$T=U{_YnW8h4)f?LvNx#BpV+p`3*cZc&lXSVI>#7N)%mN%98Y z8$eUm*Edzw+G7s6v}9Cbue07oQIf)K)Y{NuwL7Ox(V{?2J6C%|XT{{pOczb?@H^)= zGUlbz*v6BZzyP<=x&td-BggMf-QLcqDYb2BT^Vf=ZmQOCv^-;LtZ>OY9 zgQSaXh&tZ!){#QK%r=ijMCvb#wgi3UbD;Umns>Vp+TOr`fbsw%9~tFUb${f>Y&@JV|r2TeSogLkmW- z@<(m?}KSx!6qxuV8zQBJ@FFzWF{ z-v9>w2nOF76<`TU3trxTTp9|TH#4Co&qa5r?lo6qXm65+} zqm=v$8)b3+?~U^JM)`ZA{L_r`_eS|Uqx_vw{>~_WL$AM~*FWbde?zaoIm+K01hdff~7$!UqnUaw%a&u#sE0o zjHHc+*H>l$Is-2<>94otbnjER;CIo*W|3cu_CJLSEc-Hp4frasY)X6qUCqFOVBp}e zXqQD-4fkebpEn9;nm0j>CGeUZ?~GFzmq?2eGP@96debGfiuD>9qEKS7Z71eB;!rdH zg_8{hvaai@9@XJQt5Y2pi^NY7?!5LLaZVKwVN%5~G^RE1maZ9hKV}5?hWd8u(3pCY zWyvCrRZ3vr$Y;FQVA9Pp?vk;mMOy@)al6aET`CY z8Q&Mgc#VJ! z$^myMJwB1lG`CJU$+~uT2$m;eNq4JOrQm4ECO^^+{t& zJ;W+H$vkrwd(d~18Kp}QPYLezO6pmfbs(f53aT{unC4JbtQCNtNfUJ6d4x=B`2lm< zbj+y}&dOP`r1V4EUOo&Zc{J_WYDfy;^^LP8(wR=OK_kD^8*X4fvsj>%_$yKie;Cyn!n|4qBv0hTaJ9~Jz zP8RMwyc`~=xYh44RA+tqvc-jw^`$b+upJ9z^Bs-rl**vMBDa8-r(gPcHq^a%{@}dE z5BC+4ru0$z%8#2zZ)Vwopy zq}eW{Fp&Rq^aH3U2gMp|!h7X7J;Sd|D&#EX`xT9^=miEvm^d!A3GOqxPd@(Pakh+! zyvXU=_wQlGsx`LHBJz{(-a=S*tFY%J)1m4mQa~PN@#jM4LEE0suY2?=iOPL`Jp$SE zQx6mEtO~M7eObPph{M@tMp;ZvONuNozY95rO4@~ZrEEs*LdJdqyev2;rlocvgD*K( zcOk9Q%exRzyY6c$VJfvZ-$3#MsOfen4_5)BeW3-QZ|g2l7{<7ZfMs;4^VA})7D;;# zw~YVvmIj(*&)Cl$9({Vfw(R(`0m`xGjV<)4#u>ct4oP*$+nP&Ord;3oo;@9p{%ph@gl;<5 zB6oatA$PKu9oISw%K+xDQwBimaU2ilHd8>YQ_gshV_&>fbY#p##FW@iY-8oqGh%NX z&71C+7HLu;yScjsxQmWHeqb1ueP_n)cFOIflKj~P9Nilj=cY}AQvab{2>AKjm~h4n zJBzixWJj`qN_NRUf=8TqO%#`$GpP8vK-HesT|hTLXvfl3&e}f6a&yJ+x$pDl!t;aa zt;~}!3q-StJYzD=o-U`_ZdZ81Ld?gYz}Vj)RnNvvFtIqXZH(X^7bWIzOExc6wJ#_> z-p0gpl3bN`ax^EVcOkBO>Djl%uxac}hWm4+c&u6wL+~D0mS~cEg2vw5$y*<1%Tdd) z$6JO@1ck#VmFPF{rEL*`biw2p74}}7-{QEQtAntMuhV_Echjc9Wv@J+m_?Sk?u5G0 z{Z#?ZWncSt^GwLR-kmtDw=7ibTg=x<`c(oZ)zX$frwvm(%D#ZJfw!-;;3nvbi?h#gp1 zTVQb%0Z+PgqW5!lMEfdV0BSsEay(Agw>15-!WGPsDaI7TckZjZ2i(hEy<%a!K!y2a z@ixCP_Cm3w*F>DIp{XFEl6feScIbvGpM9zu!tyjDY8T?rakEGZbG=Q-^k94V;#GII z>^YY@SJ4ULw1X6wSNa{>5vx<}ESl$dZ`UDVq}}x$!0u5b%k} zg2)Po5`(j_A)0dM=Lb%imi})o^_re4GWg{@+pwm&Gb|Y!H}Uk})~?GP$=xdK7}dF25(b6UdB{UrNS2BT2$605$Nl_zTwZ32y*=Euqh^N(>gfI_;B z|K#VluB<0y(fd86m4e^BedqShMrK+Q1V9J%JE`k8z-&cjMQp=&A!}Q1ZcQ z5WZX;)3*!R8i4YX-jF^7rQ(G*8e!UWH{4+?6v&?G)!JqzERR2-CT{GQ(iJxEd)_YR z4#E$H?I=pW3_5_dXCo7(w~?sEXG6a{=sDYzJT9}mmq1c74w=|7Qy&YmqDnIo@_|9X{ z9AEra|1M;&+8fe*+G$&M*PW(d_TBSbLEuZLlv66~b_qZ<9fzq`VigmRcw_=yzYTie zovAK0r9}y2?^@qfKh~r|GCLl!ptkqd`Y%Vmh*;=%ukmiHJ_>X~G|`c=`u1-;mKa_K zdNf|Ely^%+h5JZ^_8krlzGzo)buz?qT4a3diCQc>v&~x~S;AeOVlVvp9Yw3RVu0Wj zhshV<8?E~4E+UyoJi|~M_+_d4L5bAp$KfodQI*}699VJueaM5dYOn#j5cAbt=)X4_{f6lV-?Jd46K}ziGNz@-JG6eSVg>aF*vU{Q1zf-l50z`S6_Mk5u2U7f*Q z-pKbo+A1BLk?E?XN_<(YXG8;pNGjdH>SES4!jUoJuh(2QMbv4`D$Hv^pu8|6;L?s2YJ0k-9QS@X)4C;tR|xObrCvDbiH z@+&%??=5f-M5*nR{eHRAGH~x^U5*815z4Dsn`;SHF+@KLpzM*8tH+abR8q?78cIiA_15)B*~o1?9;To(Yo3CI=YRkihQo6 zv)sPt4bL0$3|pKYA}1Vr{9lC6^I;ZV6txMWMU>55Zh6=sF18Jm4BCor-UHEK7W2sP z0|Zb+9X)kPDYZ!YWcx)LTQ=%pZq96EP9Q2ywMni0jW3Fv(9L@I+RR8$$UTn7-630I zjAC9ulpMXAJFvl|{vqm>?Ly-6ndmKjTq+tky@TI{eEm9}^%pNy(?q;pHg>;WnyO)J z#Tf0XpMA!ryN{fIwsPO$44tavQ%$AWABJ4(hioWnNe%aS97M#3Htozi;Q zlpSemrzS_13r1QFXQ`u=sX|{EBcRevw9`*(#e8ykgwW7_9qf42z=0T-ZAiOW;KNI^ zi!D)5uCFuMd#u0e(G79gd!1J>>4i~Pi;g-eA`Rx4NHB6vSM3Wnh#Co&xSm%J6*3h{ zAX_!_t*efdxTc+VAR3;vOz47t6|O~YpFr18xwSlPs++1`rTtdwbLUj?8y)Nf>VQa%B`^XNj9%KbQ*_le6c9byjt>*tr+?6Vw-o^%?G~$ z0X&GOo>|_F7Ip3PYK|jX2$2RG=ebLAdo$EY_p%EsHVWQkrQ~V{n_*VlG{4H?d^5IB zxGHhM$o^|LXblrFf(@PtlEGei0KdmIX2)kU1?4_+RR%Wt4+cPai-+fj>3|KZi>80L zH;A#CG$lGlrl{9Z`1}VgWnNhQ%2IFcXl@_u{oF*0>3-toI7~6H@3I-$l!yWzoz?28 z;qwoPmn(GXlv#_FdFLQXl&CLw5YfKDEl;MyuCXTKkHw28E{(J|Jy&~O<6o=dNOxCk zJ6m_%#3{D(s>%Q+d0pA)b7@&;U6jtOL0_e4OTzy_vNiYmR4r-dRIQ)wYXwxjh=^4I z?%A5bnnSty&DcmntZmxtaf;%D(fS90k(X@RC173gK!RrLj6q(#rtJN>H!yY0jngUR z+m{e(d)(9bVuqet@?D%K*$K^;8`!74BPw@TQl5h1(q{hv^4}c;-E;p0Kx+s}A_Wn3 zs-NF}440j>F zWk1GET-_<$g>3v{BI#7^^xL$giNaC{#)nqV{Q-cp)mrnszH|vrP;78QOIryv>y=}j zU+i}t#~fMMx}bk+>M*E@;1BC>7Lh}}2xk;>;v&VGd)M`)Qge*1IpxJs#&uhcJf>uH zjK#su`N0&wdytLQP&(LaS9rZMG}SYSU}gUy&GiOCh0vE7@xqutUreSeN&7V|URt{( zHpimP*(f|zrbM^f_^FaW2BQK<4)dF9fQh+Ib>`?FRLvyt4re@%z0{bWtkxAHiTiD7 z`y6P_AbbPQ-47bmFLkSgnXwncWPX3217)wK>QE#wUo6;&gr^ucXTatV-UKg53yL=p zYKRZOiDMD0Cv}05fnay+@C1SHoAM|I~H3} z_}F?gG80i@GFFMW6bLBqaFND82K#puU#ZPk2C^$ zPg;ppx`%3A)x$go=1%UTt~`R3cC38wiDRijDhiQ0Ipo^RfNsW(A6n;N`t61>f_vIW zt1-(NdaZOnT=~1p$Vo=9GvB(e{bqK^dAkH-*PkA*Mq2LfkA+lBC_tDpr1FrA|iv z^jpocqFY?o74}0pd7?XBh#hEN&dLzGs)ERoPp&CI$koZ1ODmES+Ap?yEZI@cHuKdf zkCoVosq|fZ;KA((Gb(r*UR`RJWh~BT`#GKmgOOU#)GZkZ-I@Jv>4u#5yg6O7W zv#;NQO?a#xt_6Bhp4)Q-RMskYAuKJ>9?WnZR0bp61(i6S0m9l0tOo(p*7X9O9A+F! zo9v?bhJ9TJVnnc~SZVFrZoo@MM4T=upeHbZmRDF z?Zh4983gJMirW#JxJ~?~MJIC4B9-;DWpJmuI1Cb&#qr>7hcFy>agTUlKg{Roc)7)h!gL+%KW5S^2YN5$9{gTj0leP zV`dhVh|cGDJ1`3JEW5)`-j6+&e`&a&d|l6i?tVdvT-y460W}! z%s9BGxUa$)z?r(BufQ;Mbpu3}$DAq#f0T3lKRcvG{1HH!VX^5*=Su-}?2p|Mw9vSaRTTXT+&aYXZ|iD;U;;e)oe z0LBjdTxN%w4?WGozL_=Y{~{(+BftE;tAD+r6B#LJUVp46m~b}RYV=yMQM%5;nZCfY z1zvW6=IUidV-_C}?)Fq+3SzV>mB-urio|)$F{x(fJy;`4 zR|C35%lm9g5=v0bs4NxxLQ8W^5S9LZZK40Ltd&sUJlrp6>o|2UoPCrN4fc9dEjY)a zwa<5i(Rc8`&s>vT$Vc>3p-<$EgPdT zed%lm)qxI=CEIdDom8m(ll8iM7V@w2ny2~yI4RkkF(bE*OlHuUja1fOZRC^CX}Fpr zlwTI^V;;Z{v_>#?cs6qZOERFMi#tq>Z3!bWA3sg@NK~Jr>S_woBVs^|*|}q-U&W z-+MA&x*g0nTtC1`X*P*SUYwIG@p4$>*R`tsNJx%dvbsoIVM#2*l$3`Hoy6=~qzX-f zd=MeFp*Ce!uj;Ozd}o_|H5hY&-?PAjEwNaqOh4k$R$!JrNOsK;7fLIXVAPx-@y0o# z#1AHtr9#M(eLDUjDpq>pzgxT4!1G_Hh2hW0aQgQREQ`%)&haU}?Ff!SO~CX7niUV` zBClV-myT_vO=BWhV52L70tL9Mc;TF*?hza-DqV})%6$(;7NyO&+wZZf+qQ4q{Na4- zABn?CV>ie#y4=^UE%%<7G0t=3_f4m)LnqO6#pg4nqnxu`VfO1BIcc=`!q)L36*oA) zzfs|8{IKKj`lGP-h{a*Y>II5xkzCq!GjFCRAH|x3p{ZdILkiB~hXQ3?JmddnGXQW2Gkn|L|(vSw4q(<-xW= zk~_%?3@xQ4;-DJ$Uxs{?;2&d0$sc@RTxl~0%8j0b0)D;luNnPo%l+az*So<$Bc4QM zA7nzgH@|YDA2t88)M3eb-c_W?E}$M>2f2XTSr##oD~nka+_$J#B*nf}%)BhT3t7Pn za(LMLhwYw?g(LR^!e1ktflp(!xxVP{;Kx>xg^U-C@xBw$t}n`*2uYkY}Qz`3enTXmRw*gE5TTp&1&HZzpxIGUSY z^9~qB4+L=(T?IKO(9dw5lOQe;4g#E}S()HtV)M9m5?4fX8M-nJJiz%n+5BNvnDD-v@1!SI?<&IodpYs+tdG$oqi8Gz=9z!&k9&`KbJe>!#xhqpl*pTMf`PH zr6Mw3ir^Y%*KszSplrVh@ZXXX$@1$XC6}WG5P1C>qM>r*lM#h$lhqP8l)I}9niTh+ z>N^RfhP!6nOgTyKJJ$VijBI@{v9m8V*d@m?mR3PJ7}t(UGeo7%OX(Vl5~L6QVfE&) zZZkni&s0O^aK@9h+c(XqKuK|>; z#(4O_?3q&&MMkCNSDr1)DM3?7e7bCHVqEKBk-U(d1XkDRP2T4?)zB8DM`sSt>6-t#>65~(_rk3oY@Y_=*crPJ11$Ld z>#2VRh)MxBX1@rg51kkVmYdXzG4}1aLrvj4cQ>Sw0+^Q<*-w*joBavgy}&)ca+d%j z;yo-c_GKkDBETcm$K($5egv_Pefd(G&h-}ZWe2sP_94fzMgv2K1S*1{Qf^nS>L{-o z?!otS7Kl=^d=Aty)~lDj8goSSXr{7v3SH>)P9kPTz;)E2TD2=|$13Lv-KvI31FR!o z?J4J|5r2EKdBMm+v${7&q@!g&aDOKoWI_iNy6(d3za<-%(_1QCJ>Q)R2Gdx5u82Ah z_lV{Myn4lC9Go?Mj@l|<2|mZSMrDA&oHut=`|%9g$;$xs%npGo91z22gKpQPYs$Rxpx3cu@Q*DS*)^=rlJY4a zQ1>$2GS_D06Is_y7X3${>5S^4e?(y-D=$=ZW*ZHq@gLC_EiZvXRQwVxyrfm2K?)(}KL+I`fVl4wQHzGJj&YAnVewzwom_=Tv=BFXsYxk-ZZ0 z5?FI1vXz0^!<+L$USR(J_w3P%|$enTMuH6(rlG#r<&!Lrv6K z`t2FZBqVS~117Zd{F@WpZ2{p2@Ab(qn@*ggRMsP3IIBA5)lP=rCKa%x($P2?5}Y2V zLU0x+zy)d*?m3QOxl`=^1$~W{DOc{;#QnFE$;Ur+gI7C*1dty`CUB)fkzCJjOb3(`+_b1$`xrr- zvq0A_q`(A+_YV3U-}xOMw!^Bk=aZUzG~12Ao}MEEO)3m{g1gbZ)~GaMeADGJ%=kI# zwoltGWDn;|?MP)^p?z!1_br#lOitHTHP+yN%=qo)@I2<}Q;$47H0o)E*uqsm)sagD zG8LxNM7yk!a))fy``JcSap$c-!~)8FuE9~xn_BOBc=J7urvKUp=5JEc<3g;S8jq`3 z6{h0N2}h|nmjY!>RO4JFDvkYhRmMsX{$W!&H8H%5>Al$V-0oU%I)s_6(6?aT!KkfF zvvPVVI4>Mc8g!r>Fc}{dU&g=L#DfLy*nF2unaLxQn(zQNW%KIjx~!I_umxR0gMkmw#kDe(T(VdpPvI()XQlS-$3a2)EV(;=opOuDR9j}XC zrMYynRwY7{_fBePs)@WTiXe0BwLxg&vlqG~I~wCuO^FQ3E8F8_MFou>ELMVWEHUg% zLztNfm;DVwb0{^$lDxI^H6?{5NM1PqD0kW=4y57_=peuUonj;+rcc`$+ zKHpvFe6~~pgf0q_Gqk`6u50L} zL&eUL`B8FpQdvv3L|vmGYZvPG?4Ua>$8lb+I2v#8OvVbBbehCAR{?A9aq2TFUEo{j zI0KUAluhLFZDidyrUXj2+gxEBaJFd`05wOioqIbk!R&-w;am9KtX%S0vG52i+R9eO05B+p6}kI@{!`Qc*ortfAtu@3^)U0TkVKrEX0@d1W#opY*e zF``A<#tAv(H5`7LWP|E*`U7oypkBe3ZOEha^f#JoeX4!%nDBI>|0w$Xmv+-Q}{>Xt_tQ z#Kd5_npSt!Lq|uCn+?f>MAg9praAFgR*47hACdp1{=beSH;;qj?OzFBK*wz|X ztI3DSppU2j!g4S1qk~sV$mtGhf(J0b)(70-KwUL;9|u;@9nIYEjP#Z38rSCsZo8<>V>F0Y9|bW7U5L-kplM|H23xmif$jbMwoPeE&b$Lfa$ep4zF9n?CN7AM#4`|3p^na7qk{$6plV2d6GbI^9L1!?+wS8uU}9%DcgC7 z=xSShx0B)EH(KZ#_Kuj)HcAv%v8`y7$r{SgPEJXQi8-AV(nN*Ao;8KKzL~_pG)%}R zs0nMFNl{kAB=FAU2;qXcQ;z4!ky%tdIyJe(sJqG2ViHl{*OxW_PgON%_#XwJ=P`d- zdQl}l^r&zonw@Y^aGOzJ0+Z_V=x9tEm5g z`=9#!rA&EhsUyZ@VOmfZ`Q1mJrv;2<}Ub%X>~! z-+wK^eEf14MU>1DwGEq!MyiK&L<@1Y;yT+DGzFJ>RS z0H#_b7wifIE>!O81tp}9Sf0oJ5w|iwg4g4OH%Hj9I&&FSUsOoSbgnPP41_C~wdGk0ml@Is`&~#G*rzuvw&9k>bhTiax^;x@lg{prRYBS0 zQuQ1E7Jc>-^Ak0QMP!0#f~LvOK?S0JE!x*Su4!`2cT&I2=EyL8HHqAGkifZEHOO(J zYo@*EOJg*`sC)q?k|Q7>SeOmN467?4Y{eA8 zij9$Eg@E@EnMOPT+z>5IqZ$+r-lxz)EU8?@Qvp$0W{-9%axIn;_4f|3`*i?3VWiSm z88Bl~19Q#xt8grqO4q4+#j$R~+(8=jvK{?>>TWjVHQthfPlN*~9X~IC-$~pd4I$IB zmTGfJPh2FG`0!@`W*zpE7Z1wah+X=DCUNyG~ju8Ae{33g0QJaPz0UyGN^7z3Z1M& znuu$X3R0n99Y;BP*tZ!s?w9p4s8GLL6VV;~4Xzwkd*DRVA=o*tI&hDHOKp*0AIhCs z(9CZg^1mf-4ul6WSA}0OR>k~z>CrrN0Hva12dNw|i|SN~~)|3S+v|WT;@wQGn9!y0RJvyIkq}B6e#&F=$0o zzpc{d8rJ;TlD5<;sD{q03UPj9D|M(NZO74FFN)&mm-n`EmE)m&ZSKk~9r;w{=9cs1L&Y{BB|u7=dc`ERlY?;ZyPnhCNC36p1h8R2-(4 z@wjSL@Wdm!YK2arf6Iqc_rpKZNdpdEN#&+Ob}~~_WOeo%69W=j942tW9V*=LINrlr z2*!BOqmbh;qxwir!+`%dyP<3O+KDB zW>v$LMyvh5d#GqsQq?|)ZQ(%nSkY`-*&by;wC~t48*NLF0Al{GI$In7yK_as``=qJH_CS&VawLlMA1~fhVKf=<2r%F+MBcfR71+Lep|1 zw+B4aF*MB^@a`i>3gs{O?EK_K-MXI_FV3~*|H6IsRAd)2N|cQI*T-e9y~6}mnW`=P z7U}gpW3cUmxF0uR4GwG!o&v`B|IVm&{%K$1f#jHNt>?8$(XL=0gVUkUDDz9i+u`j1%=m_ z;0=3K98ji4J#3q6KyuA6lx-DEKd7_uum3kzw7D-C_gSYC9G%-Pq+GJh1NWh-AGe%G zhwr!sKXm%nhb8I>pVFdi3zmO#gx|EMze?To*~x04?05oIUyS}6BT60TnnmXB{NxGW zko)Ct2m2S?{%;5S+rj=2S^th;e{BT&Oi9hl-E@i#yG;R5XjVOEI+^-i*fd}k)4D_0 z$=<19Q|WUV-_ALLsN_x251+xhp%qw{7T0{sZ4LS#O$*|i#LemW7_j`oE0?`kHxFuZ z>#K=T!~~tULGe1I1MibWY}%%Z>Ccj=!BTVqPM=1;h=QF8o zi7~PmZ*`|LtoV}h$&WE6?DZCDmS8Hst?OHxnO%rTK>b!a*iAO{ekm#ns9`99(lX?K zoc^YTGbub6&26_8^aPHTgTbF;&2Q$uiRs<^hC5eMmf-c#87nzB|84z8o47i+$hR=y zIS5#hUXZ%UkG+6tMqM1R=&-v`nM4`=KIGebUDSkONe976AV(#k5w*> zQ(TGsqh$9wmu;)MiqW!JqilZ!BDCDlDzu=n^lijx!DJ`|?uF#@EfQxRD*vY7QF*7W zfv#;hlD;a1H3TB)g@PTnn1zLATFz5lW;p}Mwa}{b$r$T^VJH*JfQ-W;0 zmqBHVTZanOr=Amc!qNG7A-EqdA?n5*;ybJXP{UF~v-yh*0klWin?;bSH3Ezkj7JSHhkZEOkSw*L?sP18~V8Ww133|?nw7!(#b z#!O@a{169J1S<^}BEhhdD;9*RD_R(FH8*>jpT{%mu9e3{*nmab10WD_3zma6=aC zCL+8XTj#?6%v<&U(s=P2&u><4_CeK>c%;ZZ&+kcIfWz>tAKAX{g`9&DeIFXR#nF#-ea^EWjAI3o+}TS>?)1@56om zl<_A^6@d!?TZXhi_Qk3J*+~ydIrk%S)#$|kKsNb`P0Dh;8=5j+AbtF4A*up2IN8O zm%d%&LGNWb?Lst`l0)fvnc0>-#|q|^4EsWQW)1t0d3IU(H|#R~8ui}ZSb6t#Ym_73 zK1NDvN3rIG65AaMqc)Zt=y`RdF%sMlRp(kKL$o7XzUm8CQbB~~>g3;;_xSgC$}Z$7 zX)TnY1a_XS+6?GyXCy$6#Ow>;9?k56A6(XzmPIpi?-bYF`!$NvPUZE(iRm^Jp(TBj zC-Lzu67Cpkd(`o>pZ%1^!bk^>4(Wa^wK-@9Uc3H>i3)G#_cn{SOP3bQqBHdhO3t<% zdXQ;({6l%SN^PFy%a=O$KYC59CP4cA+f&WN} zp}D%b)`LK$Ys=B2?)D7yPvB()O+Mr)Ah#2`zeNSP1?;(EyyGimSXLz{`f8bsmI?)?Y|c55%s6#+gt71J+&&&iDr$c zT|F6oTMm3F~{2X=mzY6Qj1nz5QgM_FrnB{F(`MK|4j65^c4Qea;@8MFGQ&emt5jD_rE!&Dw)(CtP<5GZ`dQHs`NLYH^o z2~B>idHQsG7+lPZ`2<*HF`xi!|ACNr#*AEH?^OX$Qj6V*EtTjx=V{6YG?l;w*I-!#%?` zI>R>pd04V;#jWS2-Lae>h~U{}xIp;`c+pVddF%M228csiv2^7+I$3~7UIPm-#3itBhpDoza)s^cMZoCVQdju@3ef0tHK?!)Dlfh|j zav!LHv~7a>ve!Le)g+6p`77?ul=j#v)|x4J56y>lVi;R5gO|&L?H@6+fa&G2Rc@Ex zzBuCB@XPiVFIrw~tEZ94+0XH?A~Qnmk-@-tiNTvxdM?4BRjKFH!g_Ij!voH8CZ`kL8B^th3v$D$!?6wQkS9}}z{v{snN{z+jjRqSePsuP& zNhH@$+?)Liv{7|YqdqIDVLeBWU+({tX?k9q`dd}EZQIpn1u*a7EMKSAAv?e01=)sXdYP8`5#A4s z`Cl5dn96Zhk%-V%LocJD)WzYR8kv-Rd^O3lsf!i@u30|H9c7(%Hl@pj881kG3DH33 zfg$}5k?c=H{=!(-HOxa*OscnI;@t;%ao5ccRf-PzS(=AFu(PsJQ3xv?x)n9%(QYE= zJ>nVPtKE0-HH$@(ViiC1j+E0%RWsL)4KU9+)_mT)(gSrf%}h*JDl_?3KJq;{fH@xz?%LEd*y2K*klk7kbn94NO&|4B4^cYcoE~qpnwfUGK(U9CcMD?8BGcQ z`ppo3eJP(f@HoioVgJK^tp1=t_4P4VL`g)bSb>xNt(?!7VFBME!-GT&9{7%y0!cV# zul|q2pG;(Y^Sr4HNmwYWrOmc_bT(bu8OBoqCgGf1w!K@@?C82#AhHe3uL(mljD?Rz z>SQh%ImRAdkm3v}#+4gM$mG;|x(VFtUTn2~PcjvZEf-U+-I*A^XJzYWEIVu+C=l{V zZstU^DrT7|Pv;Mm7~L7u*67i?ZU!C^Ri?gYoE%XSLuF;5U+OAbntdEHX?@%h@wnM^ zsjsJ33^pYo?kAU{%=Y#0||FobM7>0fg295pL9N+0r9N@PVV@HgbzwOUw0o z_4TMJ?B~cMIRkEH^%9+fx+{Jc8OH0DF59OUIwY4_y3B@11zM9)-oh86XCwiWBhnEsjMd-V2 zSBg==m#PcT)64BrXC<~P>}&{+ZL}md6l8DTbD8xq+;&)TM&UhP%q+~Ip_Ac!rugEZVrs!hi0zmznidWK6&>`^?}J3 zo1Um0sg9r(u7&NSz&_K$Y73Q1A*UzaZU>B;q}Ilxe~a4<6*_@)7BLfx%!{&0%sW7m zG9v9tvCt-zUj)^jviH;fQKtV6t^T7-|52v@DAO0pQ~sk&Us9RQb3C}gt2g<`yBK?y zA%P4Z0iA0wX{QYLoncQU@Yl14S{qPtccBp)f34;fzheHIE&b6fS5qDxJ-M>CS;Y0QJmUW2)A(dKErr6;PD+6$EXz58gO+SHrn zp%=9Kz%#ML^Sd%E!Xu2Zi$=ll6XDy}egLcC{_BI5;9rBjD#G-&%OB|HYcL2RuFhBo z_AbH%N`6jP9?r&&L}zcjQ{*iVujzkXKX^XIwx6Qv!FhX~b5&}Id`Sm}epmTOz*2y{TDjy?(1Vwldc;k94H{H2JZWvbN8&d)(P1y`Q6Wl>>_`oAU41 zp(de+$DV0!E#{f*V?5!b+{6czhj9|(`iJ*qOW(ePs-X8psfxOz#b67YCIC_=@L*qY zbnCeasrV#^vz{@f+$eF*czpAA=)wnR=tczVdv3 zJKeA!cNj8z$Kr+$Vr?11a3LT0tsH!!#xg7>v>-j{a?mkClrTdM-7&*N$M!&@%*#m= z7Fw+h(@h9OkG^5?27ehyby6EXt5)JeRBVMdgO>$d&FFx9nTc+Yw*8d4nB*`*TYmB-5Vmx}PQ3 z{)@g?NZt(f!8jc`4{-Q`t?a=YD;vqBf_^(t-P*K#NB>L#CX=52e5Ro=m+^2BI?3dG zlYSMVI&=JGgWJc~8%|In@sb(>WxfVL!QUa*(wv>)oA|Cn%amw0Er2WH;v*5e*gA!T zU=}h?n(`w*;P3;4l2`L?PUH>ETL&8}l`$m}!f$qvuD6+}--o4pU#|3G6 zzXT78m93z^u}J_*otubUUH%^GixE%00+OA)n(!;^&_vKC#MR|WaQ*n^)Cy`PD7W8P zB?_Xr8Vd8&x_5Kun(ys+6M6n^^Tl@i$oh%5DIYv9zBfT%b1A;#IPBIjZ=)RMt?fOQ z!mT3rH*IMiNtn8kIz9NBv_L*KmW}p=c?qL#>OKHH#60VcAnL~>uxK>b1b6h)x>+CI zvBBE5QX~)6I$~Q3=B^>zW_$YhjfNON0CHK-E$9>c0zC#q_5$&t5oC?FhL%7==mnKw z6&|wyx=CQ>vej=jbCtl1&vAoDA3v`P$t{{G*G_Gg>lds8^I65r9g%Zp1FZ%!flUwgKwSSN${0X<*POL z1tetgXXrzmiUg`Y6cZ3$KDpofcD5Ah8Y+hN1AG|P(KeK%$9>xUHa z!y&H%zRKVvraF9k<|+0No!7kyLvW5AvyfdmoQnTu#F)C3kn8Q%^4*4=XTIAILi~cq zzH%M|5=$8{F*nmJ+;bVBFrAS@Wy~NB;=1jmgOYz%{prjLkA63Ekhn@>_$rTr0b0KDxC+y+ z#nljuX4m3Dc^=&V57-|-u@ao|+yZ=5TH+39lt;{?*<=Kb3l6#p)Kqi@U4YbIVg&pM z?_bqy#IusX_|4MzhUr@P_9Y7xn!QAnM0ysB=yjY-J9+so=S?x^1EVmVO>s_T4lEh_ zYSGYQi~75n2A35=v;(F`Z24kd(tJ%s6gh0euP#RX4SpB+rUj(1m)$tK0?)Afh!(?b znT4}c!XNU0aPt&cil93S*`qHCUOaE?hFsw1fM}R<;Wgc>Kvp(Wxqe(^Y%?fOZxWDZ zQdyudO+>EZ~$$+ zu3&v1R^r}EtVxfK0iM>2J-eDyqCF?K$8mQ~(o-P&~7KEb|6s;XNAi)v)Y z#4gt*z3%DG^Rj1KUW{IOAK}fG{{uVl5z*`}kIizu^Fo^Mu5l^#gc@Yj_^d zj?SRoeL6Zl`u&YivcH85jeH~xF;-nzBZ z{MDApdvbhGf5Wbw{bdO#t0|fY1bmYjDg#T*5+<@Kf+p z3s(cOA-eM}t=VICCMfcQEyz#;;C3L);_kR1IqjeuAL@5w$(azlvY$kOLQ#qE%7N%? zk9_mJx~DPkZ6O}J&m6KZeZuixQ8;{uL5cg2vyCHPyS*{v=#sCpU~^RxP6~dazv;%W z#%#;Kt^VbIHUD3s^1riR;BNVK>9)!j<(=zO=@5J|1MrhjIk01Ewrt%QH{g{v9Zp$e zfg`L6Kq&Al3tTULiUp!@>fks(4zRKr0ek!H2#U}5Mt)cs{Vx_czzso6G65`b&iHrx z)`i%L0}j0iFXVd;pjjTD^ZOeMoT31y1Lv&*ng8Y1SCcmOYte*AKA2){2kkI?DfL$# zxGLgDs2{($TnjMGfGF-uK2%5zwSa%Ne&FpJc5QOA^z?}EN4R@m5YQ~d0ggJww`OE# z1JA9NguTGd&R)#M)QYvdp56t&P?IKOiWpFZg#|3F4Q>D3clU6MJhbgJS-Ho|%(RDo z?qFYog=0T$pg>nf7jyK8?gi${b3>x;>F)2959P*@lS!Lwlg_JBwVpo6035>;wZy&l|aKrpj(CgIVlUY`p)b&1VI&(QT7nE~Jnzj@W!?XiH?UtF9E~Uo0Xvkr%wpN<*Re6!QE` zuT|1-}B*l?#BrC2~iY-62b-Cbv`vN8dA{M)sdl#H? z^Nep}p6`rmVcb6Vcj$CtP-Eaf7D4;tGdX`r=CQ0V*Q@YGB?u(gqUj8S{ZnmY z$2im&(XR`)`ex!$vT*@R$U>4g2>w62JJT}s@YDj-y zxItNQI5XUXW&fi#@f(chTUV{)17*%MXUuia!!+tS{!(LaDx!7 zTYA*oXBRPKVtl91U`BI6o|pC5+^%o8_k1zW^#4*VP1X0CAV~ViA7rN|HHtCEMKC_L z?4jsJUxrTtekY`8!^t7upAl#c=nEB_YajAL=(G2AMNLL^Usv04RQ|0%I9B7Wcq#Md zf!F$e31?UDFNG`jF19xBg^sc0Ed9hVD&`HnNQO0(NgMZIzo}=b34PBY#5a%M7d*c? z`V!v?Ds6@?oLa7|w+0^tMD7D$A=Krk+0g1NGN6h2oy+_u=)6aZeyxaJHJCr!k~$@w z8lLP<$ld&GC;4<@Q>v_m-WlAJq$AA^CYfpP8VmLdu2Q#5igW7b!*YTQ#qI#=zV=m< zxVm(8fTc9q5ZO61;Gn<`$dmXbaX@gE;ZFb$(nv+jLkVr=xc*Q?s#h=ry#p)9NhayWHHsI! z@`AI;d<({61r*@INsG9L>1ady_2Vy^`o2XnHn5X(%P^xnQ5^|^B6yH6!S*KglR*Yf z&unI>e|pxY%r9>p5FmE^gNZ{{URm3!bPzzRYCyrID+f)y2A|Eb2fK=0K%FX%1Q4w6 zd7baycHjK-c@pMPBkKk6egFu5C`SjNyJ9J&;BJ3+e`{o=zl{O~T{LiKPr)Ce!=N~F zI0P5|;xAq(An_AgFv**-OUH?G6kEn6X9F;qEl#e3KZ6Ppkv=BRgU9G}OI_4cOvKu9 zS53H)X=5zGHuR=h>8T`YIqM9biHA(644K~7G1dbmlc-uij`3Srb93e3TLoYB@)h%6 zLJvE@Hca_cjW+o8m7v0UhRV!Bkn^J099+8bt9(eICH?A5hG^;4F)4_^I`(QkV=BqF zpgIARK>Xr$<}A=wJyqnzpaikMBv2gUpH4E5C&mS^$a|S7TzlopXp|Ke`Mb+2I@p zh`q21_kD5>3usA3Koo&w$pf|VGruW^va3wh^ZV18Q7-%|Vh6(fOC+BUSeh3AOS5PC z)T@{kQYs*6wg)85UVx-o@Q%-`eEnzL_`h(YfJ3TFUwqQI8YswC8*UK8)&$des z%Ez~oIJz;-9gMDkb|=v|7F;}>dS*3uUu_*YVu@D0=z5ml{E>b%L=LFdb&mcQErh=3pEcybpS{4! zIA9n4Z8rVKFzny;I%6BZthKYu{PTIK41e*Y!ebWs`@HC{xzvvee}1}u~ zImq~`UkdtkymUkijcWRQ1C#9Dz7s)AEdUGl+XUmEpe*gV>CeG_oBj^n&BmrEt*1ps zbydB$l+R6WZmX)#J@RCSy;Xt*sZ><5^UCu5AyOPu$}-9+C|8>A+J?!{%vNgmw=IXV zX3OB)P3sD*l0t0{3`C^rRZVR+Q`b`g<>}wK$3M7omAVzN&nCt@zZ&lOuR56#cAN!5 zB>yU?3(Tj-jKKy4J86t=S&T#nPPLE1H=iI#jLqSMKqeGcggww(_PWVJgQ=eF!BG(G zIJPMN%E{U5phoK=Wa6tB;h65mksbLaLn!{EKjuC|$+(1US5n}Vv_V=qGlLvUme#&p zWK(#{(=Bl3s9XOlBdg*l$$?_jFVEh`hsf_p(<~E~OOA56wq89+wOP_THBC{g&HB;V zqj_;{?q|vNPY+3+k}Z1QfbnAH#`cV`%QwlsWN*CyQLLmz~H1J+ce%{hSFqJR@j%anuhq4D)}%`su9WNwXBS{-o_qf5x#~N+cJWH%foJG@?QBp z0+TY7AXJpJ?aOp>0pF;v1h*I8Y7)*GEjIVvzX5Uu^16`E_R*XhQ^@=-ZC+XSDFxgepdZ}6ax?P`vjbh$fbY!aAw^o>^ zy;)af$I8&@1HY7Gu)Y#E91>}Vo>hXWp6I5;t1m58M9@OfG*8FFaCJ<{rRn~l_d>CB z#uZ1)jm=&f`3ER*%YdSTTGd|4(vXD09>GOQj3_kTq6o&B9x#KGVaL$BG+Av8BwF_d z{)vGhOO8+?(u*=2;b<=?IGFYht5s*(9K*Ye&h)bS8GYK*)x{6x3?1X!dkvgEtuyZ{(+=1C zU~P^W6f9cyUS77iI%i%{->{?0i{vur)Yg{zu*3H-`M#-`YgcGf|EOsdbHt);gyVbZ zqf1^;Lv(u?cW`}N(yIP)Q-n3}FoHc8GH3It}aMn_U^!TW8@A;i) zPTi#_LyyV$^B5BoAgWR4K_|tp3o2$Sf)GE_ejd=@52HtsG6MOFYeQMM?$tOZOhd4f z1bB|Gu2ScBfp!#{eI4(O_k}#?@$8>x+=|`s91Tk-rU(;YQ3JVCyxe3td(qnvVzYWV zxh1rn++a9Nn-Gr^8E96YKA1mpxFMkkA~6ioldy;GK2<%NHtsU8G#9Hw6t&oi+ui%f z;McCyT7&)H{7F~8{#(1}-+i)Mb^ZUD>;89tRE_5c*4>Lgu7!eh+Ld0yl2ot#(DbrfGt$QWHj~`Cjf4`Hz7n~6Q|q=! zk4^2$hfFVGHyZuK&{9=DCY9LXFK4!VgplA>i%O^~hMDaw=i6p6%9k!O*u!122>EC@ z%s6$+&I48?<0R=TB+KoQRtR0_F?+mYK`Zhql~6hfYdD~Pv~U!AaHxtRin*x~3*WpfhdMpz z9v^m$5R+ljhTJ$iE)ghc!7(`nfFQ%UAjAFe>`&A4DPxs zdbke%@#AegV-yT0zv%`QOatOFO6AkKyJZ0TLGMe%e_REnPS0q3YXRrOs+>>3io$ zQS}H58`zx|(eE&U#OoRI6tALbdx@WY1X6>6Ngk&L_y){y4U?g&hofPuhsTU~TN<^v zF`)4+1nPZU7qA)`kVJU-MOHt)eU^Osk%x~}>22du+5P)VkKzH>-6YvEacc9`&Rr}O zGo=wzQju3-ALmGB3_B!Pgd^%6(ZSJ?brVwPs<`b$og+xta2>MLzi#ptH^_E*8%TO= zm$mP)l^99o$TQ7^o47TKEU-Uu4f+sb-)>>fQ)$&R7~-pFK+ZV7HuQBpKY*1yE9ezG z5e!4)?Dr<%%`>_9dDONLJi7n^2KI#07e1{!Tl?#p2VtHy&yR-m0PzyRY}x5O2+l); z=?2!c4BuLsNSGOWDsB&SolQK`zbtY=l2lm-h2#SfxLnE!J|4Bdr@G(Oz74r~zR`z~ zw9(z;o0^q36q3vF66os1JV1pv{WnyBeJb{ce(Hlpg}hhz)(7BuYTxi}A+bUr%qm>4 zQe>X8KuiJ|sWu*RqLhWDQ@7i-b-tQEVy5FDbWY z<*x&9(^tQK0;ue?i*RrZpVr;1rSg+Z`1>-100S-nLX<87Hnr12Mn-?(@3{Hh=gUBb zC72o{e0F?Gv&?MHv1p$8z#dLn-h|&)H>gGpWoUk~%GDUT!)4~`oKkpR2kC`L!K>2g zy1w2gJ!*TSd~-Jg?t90(cwm|YW?=QmJ01A%pUu%W*SI0kr>DT_V3zj@9k14VNheWT#Ont?`l@aULK>)O6=>lz-$ zSOVCXQ}5#C+=}Q~F87Vf$w_C-TlKevC+X=sDtl0%$h$soaEY>`gYCmOg;RJ=Ek{=9 zEP(;W4TDR5kdd0Is=nH4YEfCT27o$2#wCHJ>Yd;5_5w}yaPq3zH4;3WTUmROhl0$t zVIS9S;IZ?#z!)rq>RK-VG$-%uJ^%$QmO6V-E2{{#Au`+4QfHr)gSTc@kukq|pQ4cB zkyq~?*X|3xPep<8N###8oUK0pfk164*|p zXeHY_dGjGv3(Q{QH{o{AUh#25Lbkvh>vfeTI=R-AvS8~m9`upy<~tkO243m~N~{c~ zhXsiw>e|=V9&$2K9_{cC4$?Hq<9gsIHcGuVr zwmO-!{<|K;kWPP%n>0rvQD22gocH~-?ovPN#+#A8h0s$C1#ii@sDe4_`2pW1li$BM z=>0}keg_~ofR{7135ch6#>Z>xx1+Y3HN!-#B&#o(1)j~mkavJ=b2C1RB!2X&&6}x+ zlqDkykXU1U;dNS>3}HOQfXoUZNO%m^Y$oSVBx z=he$l%anqdIDhQ~cao!1Z0Wrwm&HG*66i~BzHlA1p1?f3N*DkH4ZOG+f5!fSsYJ`;@xItO1`*xOfOE z4yOqjwr0F~d%Xzcd*Wr35=7TjH-iEsQ5NfY&y-tyQsW#?A`S~@FS@ed6x7Jv?w#Tt zvu)tXjdZ&QzeYQ~ayA_K2Rdh;yyvtz%q~gk{r*X}NY1t^m5nw^%!6H~&35^-+BbcE zuF1l@-x88)b|~3C;n4(VONk3uH+M}zGf!Dr%Zel|d8u0|OS!(`YLaJMmV)Fn(a7wR z&xq-Gnjs{#26j)zLkR%2B6ngo3Q zA_w?Lo_(^uFreF-N)kw60u~y^TRMxCKu_Til)_lt44LrcCDZLWFzysrDCVu|@&d}@ zVZ^N8@0DuJo-$q4S+tBx*APOz&B~{!Amx1~kR1F007{o09z%nSx4s{tK=WtHX})W< zu%DQWv`0z=%E(}>T?TZz*UtcCw0a5FG&q0U`5jNcPY?k{ANYrv$d3zit7=$$5r?n} ztMmM{Zo58k;&~|aj88V;Nq|kjS0n^SKdobG2ztl)GvMB$W7x1&VQ^)i)^Q{NTG~$# zSPg2gf7dFXnSYO3+1d%>n$cJg4%AYXsu9KQ$Rz}W$p8L5N|0oLFQ9z>jFF67{(7+X z5J16^e9(>=0R@+AwNS!864w5(KfWaDGw=AWyB(D<{x#NvAqPJRMJRS4w@e?#gIEqK zqFIA?4TeC#xmw&IzhTW)1MKG3#-rRj&Qjn=uN zsy%0*{%nXzjJO;Gi)FvW#GGm@PqBrLx{G(Wz1rA5wsT0wBH+==wL6T2V)zc%8Qnnv zP|n|L=wEy3$??xU8lcR<10(*Nx)y71$FHqRnlg9G`_otaLI32tK_q$iDHRAy9YGKl z3QA1YvyC8LF?_-$ZI8vZN>$Lx0NUmC4LfXL+!#&<1n!tLvQ3nJ+bkBM*w8eHyBJ2XLYeMgbs-s;G_9>9TfVBeDxI=Vm+T>7f?O^?yO0 z%RckMfC3Eu2)U%e4**Al2Ae%U_6`9@@pq#LlgcjSw3Y^FlwVf(v@U0i+S|WE0p0QE zyl6Z}tP8oKy(~y;cKsJCYbR0)p@H4ZAw&j-D=@bbW%(+1hu4BeX0ZrLAT`bs#BeE~ z+Rnn$x@Gv9?5WWpYDBsn(5Y4rjv{SLj7{L`A5y0<;S1gKFxX4SxsjaA;I-kE&l%dD zFKPZ(g#Ktd{=#kkU$IV~SJcL0mSWrDb;KcdG9e#(JcUJ!3Y0+ten+gWI~kncF+Tpe zU;tF}`F^0)iH~-Z6+WEW(pxKY@xb(Lq9< zc)|*Nq|tu@y_Rn2`>{J|MBhPysH-Ci*kJ;l2*aRSkuTWv25Kz67Fn*3^!KEAhx)#h zFaC`F`-5!MtDPCq5&s8!ynD$somKwu9Mt zzaN(ktWWg`)?>G^+XnMCUT67=(NEN020}#bS$N$&ZEflDAnG@7vUnax>n{I^`iQ**vXV`H|{A zm+ueRP9;9&K=Dh{`Z`L?0GDp5jC0}1^0pkUyc6P_)ZHhtI7i}t%98{u$h*w0zQ+?9 zf@xjWj~c{l>8oM3?5SubG{8ITt#=_e&rtP4I(*v_VMK#*p_H9){Lb#4>LFK^HsmhV zMsY?`sE5Zlb}RCf`!7+TASsy-3X%)9EC6gbFL(*syU87oR_xnM)0sl8A>%aZr)knb zIq9B098^oKUJM;`S>LeG&B3&YFIyfz1vsZY{I>XH6xL6KA3Mcv8z97~FJ;c*K>_9u ziNK73^}T!bq`j=_q1)U!<1B&%ABld9#{@HW{z6)&QmnrmM#=<|EanBd*=OcPvJOP zz}0XMm{SZ=Lszkyq>O!8OVHKO`52NH<}~|3|LL5%VCeDtOQg|oG|yVKV{+VqiyM6r z9xQAxve1-npy4y$L_t<^Z+-k262icp|AJa!kNi{MH}v#B`OE*LeDl9Pf9Yfbc>48b z7qlj!QTmT9)eAM&A5b!ScCd4< z_390uj6+$Kdht8FXEm>6BzV=C?$4<@_|jgw|9srDy3jIt9j}I^`&Zh}$CO&dXSq5B z`t&pBPXR*Ooq3j3Y$(<$GjYY4qliP^LZ z5AzCrlf)9SdKUgQvquMM#zE1kfV$^&G>z^_uQ~JBQ$EkX?Dzy)b~XprtNkH|DdpE_ z!pc^prH^f8H)Y=#=?*D=g-LMho#+Xyl5Q{KI@$a@h7{r!eq~4RNz;HyL?#KvW)=4& z=>^bj=+;qEkNX={l-#`otTPhqlj@0@gf4uUtain4&BnrjG^-p_lt!9oZ1L?0CB~K1 zN>xjr$lMzgJBQ-u9Vco~3AW`gVy&{Q^Y6}@_9v-x1UX{c9sUFJEI_wl7R67wH3 ztv!92ueQv(5_bZ!Nz#qwO_%hIvF7Jx)BI<3rC-Z$;DG(As|u))x4YALbllNi?9uRv zZsFk0%#W9NFP<+jm1B)QJ*dPyT7kiYTUA|w(ydCA+LOHcq8$3N z3R&`A*5r*PBffRxIa-OKXt66xZWoI@9nWvL$s(V>Q^Gm&MA9208;(_n%a{nemF)?f zDXKpBqDU-0@pV>#o;|nU$C@BX58%}KNRH^w3?E5-6VCXfvE4P5&;qH&kNs@Oc&H@s)rGe( z_>?|R3g!U%Oj0F;ttj54%#cJ zRlmx9RrSF6mD5X;y%O6_a?A)a4{qy(iy03soU0fLOww|$h_LR_sZ(7J6LvKll=GxH zb;ZQ;j~2K2h3tIZL7tZ1-CNZZ{5|!1=Ta5NzDqjhQfHehYjY4zOa9`d4JdJIVY5Ri zDS2DOimiM*Qg!2U-LjNgmF>?&WSiQcaxx0M#}FRZpH@`g?-0&nUd8THwv}@{zoa<= zJ+<2tP)H`DbUNQ}Jq#C)DcDkWh7^;HwRQO(UenswQs;rC33mA<;iq2-4&f&j*O>aJ zrcC&%4Dh`!-UGUP3dU`skM*IM6W&&bPc>~8xFess+4s>3a6|3$fHu#UYc{FbrRCIJhp>z zV`8T3bnBVy&}Z9R_Gi5&_oXCSyL21*6#I`5+NcsJAb!utb(+awvjpVI|t029Y9kE!> zA%lmy){uOMJTr9KZDu8z81}WxFxp{kRKI5ETJW{r4u78@zr8=X9N%Lu)_A!Dy8|63 zIM~~Gh*fN1fz`PWb+?R*H^Z?C1h>k2*GdS7DtJS%nG)#&Q^b>M(%A&+pcyBJTNaEtVZ zn8ju}NUP1R#x7@Le~`wGwtE)`8(>MLd?iH0;o34sHNh*q z_+&I*6V2aka;)_=&>@ql956v znb+exa7uIXhuFH&%P3)t2eURxU#kdIVI-J-qI|Qy>ct4@jYO8k7I*>`#y8BzIJLvJ z^Ml#CvA!jOV_s}$zE*Wl^_-lp|AZ2Do#@Wo=%7nYd9>&BD{l@rNsD5~o}^+gs8{PwcUX^w7L-vHBQsxQ`WBGZK_NuuKmP8hW(qar&n4NqMGC zMQ_emGC)G+yFRPzVR-6Yt71C)oK1!6FPxDkSzK=-bto%{-)Q|JknR6;W2`brE-6!ffdqW2Xll<<_Xw98=K&0-fzV{f@P)f|` zs3o{FiCX7_hH)p10C5s-kJ}XeZQ{yRRD57dowbE>>=iSfI@emUK zF>&%}U(30oy|>&ujnAYy1u36N6!;u%@7_;8cLh_X!yK`_c-}TZH_p*>BlF<%$yQIv z5$%1JL=h{xEyZ~=?c+1$ZHZotSNa>wbo_5$vQ%7;+P)ZiEsr!O9iCj8Kkhi2VMq4# z0c%ThvV%6f1*4@O%J+4pE+;KicKQZ;2K%Z8@2a(XXS#vDV{gT=_Sud}SR8WaGC>lO zp@ov78V_-tTXUoaaNlBu!N3k~pV!ETmZbG4PGJyH{V$Lnu~o43eQA9>mL4 zL23f2k?E1;soMYH$v*csk=S)ki$}VZK+!t3>IXxY8ES z;ulV{cI9&j>A_3-CX6mOm9Sq5qYY5saYR!K<{I{`?0Mzo^eof8$f0w?a&{xX3C~3*ri-F`-q()|WHL3kCZQ*xAgG(9_fAnoQaK z>&0WbDvrwO1y*QlNju_X)QS^Bo=NOvAK}ZAGR{`I$f>G3CbW8#_onSSLZJ*~skn2V zw=(kdJDwsL7oZ_Q(l|?EZOwxxK#br5@qgCf7sWR~rz6|2MX*z^FhwM*p)8k){u)A_ zN;#7pmV`w0BfiB<(Q?*581ySCEmJKEGB?;VMgMuu-btr9FTcC=_}LX3r@@4M%-NcN zf9zMH-P2iDpKd&++2&8#sj7|!>#Qr(CDlc<2Da{#8Y*FIX!Uw#mVNX{o6gfEyM|i1 z`+R54wRFK~#x5fb@w9B0Od)+5Vva*8&<-{9|K zQTQk!Q;s=g#-i&r7yEfKVg+iB>UoSdPE{q8%GV0yjw!I8KsOF70pfQ~KWi!7`u z#u}Tu%o(^*Y@C@sFN&qAg9@aqsYvuV8Pd8{A}2@(FhfcHBFB~hh4|*XD`xA zkGVmI?s^HdpXWjk0bGZ!XA)I%mILp=ug64>bhB!R8>qBnt}<>FeL|n`;Zs8vpW|E$Eog?}NTTMhge0uIqbs7)LKWk?7hpU(>@qSSpEDd{M6(JO0h!1*dF0P#*hd3O%(zAN z-5G=uezOZE#(uzeo_`45R=lqtd!+er8h!^g`f|=F9Vdm}W+Z>TCB9fyb=HcUdBOkI z!Crb8s(8}6uoNX`chKKq(=+RA{awoUOpRr$&P&;ntO_K%-&AH@dUwfKQ7E3}rdD7V zZELTENlm+QSwTe9Wxsz?-U*u-_JFF9({gzhGK-nJsXa%o?~zTOy;L-vc}1He|KWcS z4dPBiDIAmohj6`7w+Q1*gNrvRF|zHMLXW6om|&(|HU%sB9AE^bFP`SRg0;GG3ax_& zF$5O%dZVGQCubCOW1Nv)mPB!wY3O<>kFbE-u+s{{{gF``O`cy;gJ)KnY~9qeQ65eyn0SW_kZu&4RUe)y${De;iaKwZ z5hO^CtW@9KdiIb5c2w-=K9aeZ;h}pkZ9b0SQa$D7~g46#MpQ^e+8B5t6r*^2hc{>T=g}^*gUPP!fS|mK*g9+|DK<&@cEfTiM%mwC+Wi1e zHn@iVJbL>;>lu=S-oU}zPkf7lW&#*_^FF3Sd0WO1_Vn`BH-Y62S?>>abR5i;)j8lV zvNh#vwye=Ie_Vt1nj&@c?3G)dXt}sw-al2Hls)VbxzcWJde(or;Lh2LtVSLa)n?$) zj@ZZ^BQyNAV(r+Z=pb|~{A)lmF&^i1t%>dNT_4{o*N_v;0BD{-g0Mpi6PYa7$PuX~ zcK9NM@zK{B4mWue&govkeAEuNZgomsrVDm9FB3nT1cc%!_b!gCme}dN{khQR+ClHo z{k0o%DDFOFCt3;Q<5k7Y z6)nv9`uCUo4APO6d1T{W=Gxb6+%tcnN7S9KxJ>Tmu zR-!7O_$f7mCLx@inNMgnzb>!s=A!% z$Zc;gQPj$CQm;A{WBcstZ@htRa~`F{sO9(Utsktb5XTkUT9syA@a`{gDljrsxutYM zyFw?g`%-Oo!!5Q${c)=(^Drr;cV-0}tf$_){BZTsr7IYLF7t&>L^0q5-kp9W{1ieo zN`IH{ZR?=^BWIY(=3fT_S!hJyb zv8~T?2i^UpQvaF?8x z{Y8^6voh&Ii+*3CEw`mU%~4tMlEoz>tQI-7zwLu`ZJY4J@L-qcSPk}22X$LMyKS;C zg=t{eI)oP0UO<`*`Dy#A(0`r|z_*5Rgj<}VCYhKp^m851CMy;(G~VX3i|bX?T%W<5w8hLU3z7YLcp${G`m*Y?gDJ&!rACpRSF&`MRn?C6-@4DZ-+hQNf9-H>`8|eN z;r?cYOmRD%Lx*xBqa551U=}|sgM`n%PnbBC!>(NuCENR0gA{rKgRD&f(B3UU8VNa) z4|=q-tW zf;`0W>1fvJ{~OV3Bh<$J4H>jx2N4(;)bClY8F~MZ=6c2Rv!_>w{~FV052fhR640@F zy4S&|wJ6^K3i0ENx9VxTNjI1_3I$9Mw_#N{8Zn@9yy!fnZ{)$Uz#9+h`!kw6zUQRf z$-{_RNYLfCSX}NnVP0z0g4HE`>7&0@QC_@^a~aZc8#`m33A-g&uvtkjPc=Wk_=>Wc zcm1`^YJTqWecr_$t^>iH$?6>(Ib*PpGbm8WEB7PhA2W^E{TcS4k`|?x-qyX<@nQz3P5j?$U& zrg-#;Qh@tA;;SN}6?X^uQWLKlVBD|h#}lh=A*$iN(umIO^IP|a8%nKa&O@C^yH^YB zvXAgwYHy?uc*F@>1l^_auNh>)8~~L&9SNT86kg8g$5+qbFIu&PqqJ6H%)wNXZaa19 z@~3r@RCe&%YTWnlDS*?QH7-4i+tpi2Ww>F_LH|ux3|e_8P;Cbo65tAdOUKRb$@qtS z+$;E~wSaa{ z&xlc+pZO>lv6&;(O5FhkTMS-aZVI5=A+(2?m(`8?K%jykn68X>;Q82&HYB=lzkfe(fA>v4{1L59?5$*6ag%^^i zR-(0dy2G4wX+xe_sh&T#-fx3OQHR)S#46EQ{4vdXb@05P>dN9kn#7#W{ZH$BdIir5 zZmi^ZE{n4MYGb3G@`Vo$@nz+|ASnu6{O(PC5%*oZ%L^>&gEy(aDYD2}1Gj)*kcI6b zE$oApnv5C~9?-+qZzi5@$6w$fG+8I{UbZAl#E{xV!LkDrUyiSwJ6C_i8{hDhI+!fC z@}PC~LN$CL6g{%D9ButnklXuL<2{`(Y{jNp$3gFeW0%Y3qIPIR=l3>i@RjtWVL#aa zFIMra`~TlY@hBm|&45$(H%fi+sdkO1|6aJjz9r~h0R-_}lXeuKtz?%q_W-P_RBi~7 zU55bnYfH*J(wE3X3B>U8%>3a(+HzL!ORX? zCq7xQz2_c#px0vJ81Wk@f`N|19s{XI=vX~d1upHga=3y;5Sf!!OswjXd35z+^S5j( zpKE$MT)oqT8BNG9Eb>Yo?)J0%`ZDjP#(U|9;YzC`pc`>+>a;jsg z3C}H^8>K4I{~mcikosAV^SNW|!m6z$72@7-*bkgNkhg^j69{;=IddvnwaNn2POD+x z%&c4je*HG&?AE`?H!O3;FyDpw#Wi5TCIwu|#K}EGT5vj?ooo(|{kDev@e7On6glKI}F|=X*lg-j8W)PK4vV!Uv32I`d1KOpAEqb_2B&`s! zYp5FF__ocZjU8#s0XuMrfb5-^5AE1QV!xW~;49qhU~W=tMBbS|NqYl0%LT~aha+Un zMo<~!32>Mi=)jm5C(!Iob$@(|6=TApaQoPAK@VmwbSkz4>qVI!=}6YsExDMZ*{ALI z)#H0mM2l(Zi)quKA_tA=Ck`)cSE%Yf85F+*1zj;u@YjmM&0m-mJoxZ-NYL}>oieWX z^h$qt)kU7FN%_G$%UeCUew8eB?HF#VQy^>M>ev>vZL%Uyh=-_ANr@)$N;+3BGRBKl zH3ogo2!;w)bIms_>vzw}b$m9m{Cr#sZ!WWiYCqW(V7oB6v%dTz>g@oE z9Jbk}#%*;3%%>fZH$sh=!JP;-N$~Tr+>K(0+(bba7kj?_CqZwqWmb5ZbBpxAn14n<7>fVGl5f@CN*VYV;4%;vVx)cvVa=LbAcU%Ayvi9hlMa(KDIB})hS>H>Ps zM0C~B9arf@;5KP2Y;n*azrmlL!T+`HX2uszU*3Odk^fhj!_Sw>>Zo#1ahtqqpFZ-Q zH$omtWp8o^-dh>YEvhJv6-IqT94|{JO)^xUQi&AAN zA|fJvn^HuiFQik1q?8f_gh(%K3K3&KL=+@INJ^z|Oeq3NmqLWl2oY&TNQBUoB7F}^ zNTSk9qBK8Ahp9*eeY?{dv z8>mT@^x%jm!&YN9vX>dL8F1C1ipGn*&|5KKmPs2)C~$nZ$v1GS%yIxHUVgVxjAa|V zOFd3IAkH*rIyQ4P18wAS-~4&?fi`LRM$v-BTy3edB`jCps}8G@VLw*}jz?}}lA^&Q-Y31Y35I%3WZ&g?;|FC`LYFGq&zr~^J z0BD}=5x$Gm=>P-~NSTxq#u-BZs}!!)i}tB2=(}bi4}GhsNjW*KuX( z8%}NGT}An&SW!zTFe;2$?r8@lPd!mK?GZ?jcAOjV7@fV|=*pVCi5Hr3O~ z?WT^m^7a(6t>#spXI*Y%onhNcq~u~gs25UY^*JNg4Z?};c`hhLF<4?}plNPX!u4O1Di!~Ld54q*{*q07(DomR8+E7&@e;WaEPxqpA-`Q0{H#slX9n~P-fzI+*ypGtWcI;yk- z9gvm#F4qs9Nq#ja@~zI|(2cv7i|1uc!*bhxzvbzvnCj`A*Dq`v5vDk%8hH1D!?8%~ z{e{v|dv86tbj4=;x!rT*leC~F&-3e}N1S3b+Mcybr0khKG?eXNqtRVxZC_|@*fcwM zn`{zc@0b>J+u_)Oq{!4|1s_s$$;-mm|3;F!l3N_85c8|Yk88UMZ=~HHpPXwbWOpd) zROA-9d(X*M-L8F9Q~x;QU>+$xm{!e49m3XJbEJZcUtWVQTI7klIL`?WBlzX7AU5!v-d0#D#99Oo(x;=!FK#2=UyRC5B+f=UD*=}FC=E-#9rtwtg9Jl1VW~+JX z;%*u(Z%&PGi;WDMc`IM!n{J=$?wqd~rqLss@fN~4`){?^HF|hk%ePRmueDn)YmmK+ z&&i7Mh)#*D8OnWErkq>lf&^B0VQ9HWja z>%18ZK9gGE&u(;^+OTL>5v}PpGC$ibzH{6MYtZU2pJ8gqJ=gVFWQ2H>n~@eNP^=%W zpb+CK%g1;= z>tdf-rL74-K>p*~5uM{_r7N^)$Hfj!f?J4bkFsm+|czaS)X-Lh! zTFtdA9RWE<#!knXxnmwcMcvcwcs=e?j6i*IejFXIK47LF#1@ZVn%Xq=riPO~lCTo( zjK!!zeoP~-ZkkEz{UM{ev{qyx6i>G;nXR00gUjn={;J{U$p7`wG z3T$kNIb2C*U`%V4+Jc;HhP2;RFCtG2;t{xrrhye@_^NPiQziA$V<`QL6l2nb2b{;z z$K6~?eIM3`TPDZKJGHYb2XZkz5+<&X%D3-5RMKd#)=+gS#d0@mPQcrdua@xk8HAR! zI1uNX`214JBdpT)nJGt9Os{P*0Gyg zHviFUzw-?=kvXxnh!6(`ZL966V2)i(@dQ=C;4Ju9#jo_#j2%G$3r6wPqQ|di#z}Wq zUmeg}Z1U@Tl=q!ra8Q5saRugC@iFpfN13<#Lw&r125w}8t`{ftP<#dh~IFLT-V$r@c+72!R`8{3QyKF|4KE<$gIeWAj(2EE)5N$n2{ zWF(CjrI)(D!i?wLE#~8)4^iYf)93~9peVm+|I1uW&%h^#pJ2|^HPqDKIIjEsO;);! ziN9Go2V43+-RACvE#+2m8H$YVs;%wLuS^H~a~};q{-}R2LE9pxti`DGQV-)C=YvxG z!50B8ZKvy<;`Q&8_`4jq4NM~?2MRq!w2l2@Q%#?fM7mWNqi4tRl+Rv>^=eO5!fQB| z^Jd##LT73{!mk@q64S8pKpO*cNBKdNl0di|Cp^KhOvmy$@>?wGSf64G_1h?lG`3wF z(L5>Lt7fXSwhr3gMzEcB#Z84xl!=8#1Ub^}pD6(&bAmXxG6{fD{{k(eb#CjVNb8>BV%HTm>oOj%_hmS4csY<&04vw;`PE2dv z{;=J3Po9?K4YFhC!K@;^`TD!3%Ld(J=Get9IfWaA$=DnVIB_8DWHPdn=-N=#G~`!R zV`sl+UrDkZc(?N1RhiYfjuVdu!;*7NyIHTTb;?uQ%S(}%O@)mOsS7u2UNnX$@nOYS zdh?ZrE#wDd%`8RRo-NoU^Gh9;c{=i+6}lv5d=B&nqv+uZLqlB7P)A}T;>Od5D(&;ZfxCahZclaSeX z(yuQx`_mQfXm6jjPnogTGj5MsEI7evDIM3M>>jF_(Xn9{CcXzPOyP84xZzAe!V%h#;&0-6#n1%rBK z`m9bnbenNF+<;3U;?%kDHJ<^qLvWx+6D)^A5QJdDI+U1-Mys;90=hMf4iljyhTd%q z+E-HEn71cduNAJ~jkF^keav}wzItg(AWCu{R~(FGa~@GUxG2YAoc`3(PK>KZ>g~Mm zIMn2OCb78h)_gR%DJldo@AaEa=%FQW^|&(t{(ZJXlx-BMZVXGXCl?EP2s>(0;XLah z3SKMVGv_&s91wZ7fXicd{V&$DdCg+#N_tOgNl?YYyT!s=lXJtYL*Lh5vr2NtzPil| zL&tW`9c?Ig5{sob7<%o0o@b(bBWKQER0rN}?lITB=5nKZ$msAZ)AndRp^Q-icemF+LKNoWu4wYzR+ifNnhBiK_X`>Pf{g?-fZ1(vQd&!)o*g)KKOUi18>@nV#sS$NE z4khi*%y_3~*h^vid!4;9<f7!lrE_=MhpfI23$%&W`&vf} zyYyAD5Q1rm)e>AM$kDiafc1|cq6X=(kta|NRESpSYVBL4q>UMNhU_n{3h2f!IP(Ufnr{uyvAH(s!3=xdX}a2@fkydq+==W~1m_Mo z>d$$wwrE>-4j3FfQs^FF?1+_YS=UXNl;%jj!j`rF5FyyXsko}qJ53wmA1Q{e1sz+| zS;RB^nHz`u8xKbVU*!!^N5N=cqs2yk0Vb0%Ay7{Kog;X>`eeU4@F~t0433!PDms0D zPZS;7sCy7`#px+&JSz@9V%&y%_SJW$s+DYP>^7_i)}t@hH0e=!VjFXU;uuomSbc_h z$A(gqU2;hColE{c#;|6TO*{?xP41cH0}IA>vCs8^1Z;?Ydxvrs`j8j-&gn`i?x~zG z)3p57A$@{(Yp1l&y%*|k%10l((OcB^Y-P#+Z&hv#I>-6C-Yy<&{uyl(iar_=QER{` zbkvk|ywxdHs4mrC%&2y|U|@eKI8)jpv9jKD46hdtMb=76UTyWSPjX_P=dF#NaM|BS z*;XUFwX~|t)Vl4oze!TOk+oB~h)d}kq(E9FKY~e=@d$)#R6XXBlKD|gMB-Y*>Rslu z<(}=HSUQsj2|^4uT<86=_8KqUUDpe22Gx`)X6Y@6Bn&Gpxva}GUKg1u!Z{X9MW zwhmZo;T`6q^Cor8t}i~Ab}D-0`DeYAuFCOrk8@Kp8}=vuh9U%DWU}rBDj3tyr61Re zZaz3C5fOQ8Eq+DoE~W91&iw-C;nTE<-+IW$;FWR8*>!^DWy>9gT$tHHvQ@Cy6nk>*#VhmZ|o@| zZns~*u|DYB>P$(vc9~e0R_5WffU{)++k4<<@k!`AEcqk@%~nNVli}5YIVbH}j~kRA<1&?0Ff*_(5z|Zn0LbhZnQu>IA(GCo zl)JGqe<{by1(m+Bys6C;gQ+-k7O6sjjVk4Qf$so zex{WC4DKMd>PB$&_m z(&Slz_`~b%W#`5(+@)ZNEa~65`yWHGEcXjxf#n`-+pMk2TG&SOpnarbuX#hh{8Xn- za0gzMOH9F86<~W$KS=}&)Idf6T=wYL5$~HkS ze0PwoWAM&76<9{+slM`{&>(|W6%{JAe)J0+lOb^#tng7z4?R`1#Yd65GTq{>*~#i@ zVeF(N8o?w3P2=**17uM!oH{!?uvvC;4_7=%XQkZZ13RN8q!?$^Ks-4TCbEJNd=J07 zka?8beO*afg*%T^`T76uq%;+HQVmFcs&zr!nMIB1`jR z+U;}wjurDKbDqSMYIkZ!qH)hlPwPKy)!on1Rc&|eFtbF+#^s(c_Rn~8ClV?> z#h*5Kac=rhhN?lE{|egUhOqFqyU87IChsy|T@t%Q*tJ1&siF~&b9IK}h9xkjabN@+ zAB{i`Z0=5{G?%>Uyc`}8ep#Ekw{PX#@`fyOs1Zhi&?ozYjLbDzovniJ$7<}3s1JIq z&ULfKJzJyqX?e;osy`ZNC;2I5G^DnI8YQxjJy$swUJ@M?RM4zK3im5A&eiG84JixA zk)d(2n54d_nKP*!+4gr*2>8k1^@C2lfTx|4NG_1Cgw&Jl8iKMj8uG+?@i0w;3`6?1qpA~ z{Q2r0xaBPKCE0(g{;c3{xCkvF#Z0 z8(eZ+AD^(gW)6SXaU#gnGuITfRm{Sfj23f?W{>#TGlPvz=n4!@a4l&|~*1 zj;7^B;FrMA_cY9LI^Dzj8lS2$RD zvi%LD0HFB{oiEmTO5O36wGOdlh56RkEgDZ&L^#pNim9nCVbHa35Ol17E z8u4w7BY)j5~#CyfW+nORj#U@5I-K^$JoO^dQ~ z9>}Yq)g-|##dyy0&AEo4+N;lSKS65D+$=kHq#T^e6&HE!_E+35M})_XkrrUnzW z<3!cBRElnZTX&WG7^Un|$%i-ZSNq5-W_piOFJSxEn_y@2pD9M%@sVr?_wrQ&N{g2{ zY@wmFLYzdbFRIfn*hpW#Cw1VHo1hWwS zLoOF_{OC5L$NsPd%9%=)i8#&ZD;bJBarO0FrQqTHQ=fz$aS+aAtGVUJ|I{1u@)r)P zmq{z~nvc}=9|tCTSPa0kh)Xj8w;wG6)ggg7A58;ukQcxdy3Hhy$v+uLlP=fx8x&}d zc7|{$KQ&!*8xDPiZg*86#_LdU7J-Fh-AX;Y#kO zpi9x>C#yL4e8lyvE8JRg2+RD+L>pesGdO-yDoNS%Xg^N0@IFvX{`Dmy{yx!VAgEgO z??OS<|1D3-hOk2*F{iR^&`fJzAuHSbvJDhGrL`0X+oAmccL*L|><%GLlA5~?V<(*I zxhhYBShQW`Kp0@#u^r|482IM?egbs-0*u~oRXSTc{tah|sggfcZqf26z(=EM#E=pv z_?8O!a#+th=xH;Nv83xOB7CKRy40G(M2Y#@NiDAC1P;!*e{ybICT+@FM;%s)8=*Co!1w&O;%NqE2ak- z4;;Yu^Pj?(*b|3lFFAePuq6I9L*}MiP$I{+<=1lxQDb~hh{OSX{+<>H)f!3bprx#> zHl&yLw9-U888}3eSU9VuFeQ@ImMwn)E1N`s5JrOI1|rE3B^-vZ;`%c ziv0!mRnx!hUrLqgzvdQl#!%tHp#v|rtv5a{L7BclpQV;RC--D_PFRu#In?JykJ+|! z%h6f!d(Zn~k@D98MVKaXahdRFuCyMGhqJO?J|eEVJvv1UqD#Y{*otk$r)}8ZFqxOS zNEpMyN}UQ;BE4=4zG^_)^mU`nG2=efur)fW>lyzpM ze|XS-C2;O#Defb#sT#9^6kRCr%rm4?tj3BjS+>i@aPJ_%FjN^QQ{0NDTUvH~n*C0r zymLRu%Ta0xt1tDP=BpnvMk5e|Gi-dNmGDO9)%8MCgj?Y=_2`tDL4i%<$L~3VQp##l>9vIS{T+(!S8N8e%6_4iyhLJ$ExKK3$K$ZGbGHt3LPtrTMK~d^{b93|okq z?a8+2Uen9oP-?lF; zM5_y~MurQ%@g#6d5tYlN_06*kXftqRYA>@)66*ekzeHsiO%WSTr|#jPW5c4d=Y!C! z&8t;~kb_@u&3qRaeRS##Ra^p2v|*Dpz~7lsQ0Dd;Hn}+slp6suQ~hxHa{0+~eT-*C zlO4it4hpxYHE+f+4>@F!UG;DK1EIo$E+>oAE=Y!!4ipz?Sr3$mOk{)vZ#($Fcu$dL z`u1bnRxTQ`W83=+JaTRBoH)T5#hw2FDn9C%q0;ye+qh5HFre5uLs2@u;@+%V;UP4^ zZx*pEIzZ!WoA@M@>aals^;fSRm>PSk6)Z6FFm%bj%NSipZhX7E#Q(PTlMvha&wt^X zD)mk7-~5%2J2%m=OR>e{*f{R{htR_ToD(Ep2oo(z3@%pIFk+;V#H$a%)$VM$O1U#K z)f$2P&o}6g8k`ZxfC1| z`VSw*N#RufX*&Z;PR7kEq^;U;Z9|5XU<<~oW%i!uoUn~uI2%o0+<{Cy`^|5GZ;c>* zm3s_1AKt({iw!(aVT{$DHhZ`=1@EB3E5_CG`a zzs}f~yk39)S5*AJGT*=Q*uV1F|3V%WvaI-D_~O88F$OZf2c&hH^Q5@lsezop)$2n# z)g(D=_;IfB-QbdDHesx&U)fSrETDUJSaBvOI5_CulN)OFHzwcBN&RXSq6x;^X=7m4 zx`f$fJi&}_MvXD(d3%$ARYkOw)1VRQI$)ou|BV?h$G9Q66e2UtGgEQ;zrE1@IfLOf zv^<|+MA~5|h2P!JZ%gWMrX&}}xA>|fMSY~q3(toII2FH%rJv4ex_w}sdky9O+IIX| zXWHHOA1-yg&IoBe^`P@`i~nO?TTjunw}uDaBzA0)&$F$wz+> z46Zl2jcA$X(I*h-#prZIG3`${rTEX#nF6TQaVTIwJu?a4LSPnh#6JlcEEDK@f-b~z zFl-Zo(+>gW>D_f2CX3Lkf&#onZ7bl18BHJq<2?^HY<(vOn1|gZ1EMOPHZU;ypMSR% zI))%BP{5gN6jBwzMb;B2db4?y*|(TY2rgka!0T8G)nloGdZE9H?5FZ?sy+xlUNX!!WMZ`T>!Us zbqopHjcpryl{5NaI`PsBGw`jvij|Vu`5yJoGUsNlEggMWt*p?pb z=cc%=imdIjBjDn#l))^k`?!C8^yrhn@;3ZG3zgk6zQQLP(*oOJma%gMxdT(n*lx6_ z^~b|<=X72-oB8%8Fm`FE16G$(*_I;?VJIoS`XeqS&QLx!W!J=f7Bx3yOBM6kJz}fr zDPh##)FoDb^RdqL{RJw6G$7<~?En7y=Ho}6m3VRkITd$&@;fSbB*qMtKjWGK+j_nl zu@&E+cYxDFtf4Icl9hs>k_C$=N#Xzn0jv0e`?iDtE_ZC8`Kg{=DiKKX1Ntp8?}9zHa=}Jum|#w;(TZhKVU_fp?zC! z$kTzfVYr&8g!$50g2aM0RUNa+Y8h~;uI04CC1T;D_o#Sx>3LRJ=`wjG=Y+mNK_VR~ z5tl|*I`MO9FSZ_dNQBs39!OO|$2E6{kiY4s^O=M&}_qQ(v;s>QK6orx;Rbu2bXpK-O+g>C6$zjgOKnbPCL31mV9j z%s1y|x(%9Xu&TLrDN8znUD&#gth~&k0N6KF14zCC=Typ<22%!b<+`MaHo^D(=Z%^~ zo9ix3On3#@mSG~#z;{J?|LBXetRARAj3eoh1_7k%)ofPR>4XBuT(2wQa!s`|VVY{Oh4J~OPNd=AN}~fZ6r{>}Zt3SL)HfKAO|dsT zqVK%h+Ui%#=G1&Ru|r)fm8FzyP8@j@2{oQjO`CeOK$EymNpSDl$|BTo?z$?9+;Lr% zDj9joHh8c@RWyNqHXu*tMkXeNJew63J6RH4;q88E+{0_$<9_5B)4a-%pkO6~fUFb` z-Q0qiK2*RiRqt0F_h(Ig?qo_HuT=<3FHRcQ8g%gKx6wG}^K5U$%iLSFkJ2usy?Z?o z>^gz?F-H2}(HyTFU%3|D%en3~QulJ^oNv!Lr`b;CTH9O>zx_tTcWoE8fz zo+^0Ny+#AUF7a_sL89K%9{zCxjIgW+E@ef8KimBNlsSbK>_rf1>#{Rnc+ES6zrLb* zcM_)uI*z~uukWR8LU4EUqd~WZX2stNtFGJFg}O?Deiguhl`g7)XA9CX{DU~(@GXho zG5vAXS5WIuSQc$%K(SonC!vEl@aq><+%fO^qAo3$bKYTjsS!eaeaRKPNFPhE^04S4cZ7r1Ez6ZQD4=}%=0f>WQ4@G<)S;D zz;HWSZ>EF8EMc@zSZcgFAU+Yswtdxx!=YS9s2IGQldulRn(vNe7Sfn@>l zfCDz3xTuZb^IibYv@F607-@Peetj(cb2n0wz>;l8@R=X@yaPQQuMRWcmP~nXn*hhN z6uL|g!3At&8z~!{?90!H>LeyaS}n?Qs$8LCzrFZ%W_-RPokdEP@!7^{Z_=;4rWGyj zHh4jO7moB?pT>tE9e$SR;0C=A3@maU#24DGV8jB{Voh3}q)Rij$EJee}r4_FigRy4RJ;kDhdT6Bfw z_V%si%jPJDdXhWmwZ1h=S#P}Tbx$H*8(Q-NMI~XUpbNGYuR4kV2Jx#`1S)-0Juuf77Q{v4`WPt}?mBWCM zn1VdIu^x)QkMARh8U@FAY=5>RwW49xM+2(#pQ3CJ98i?oQ`h_1<}w;h|Fum$A(R$C zNrS6FRqR*9c*8Ni19TxaR)XkLTBaX6D_EZtQotoDa?%-PjnDta6plEXAZt=O^PV+Y%t>&t$$&h;)Zcp#oX#7)uhDrwWOWdJ)36mI|p%rwc4~(=q_=go7X~B-Zok;6 zF%LfwfEx3W=zB+Fx)WL^KHxR^A_D}bG*5UnbJcCN=d;;#76Ql$R(%pWjlB+}u3|M- zmmn`%FmE$$)s6o>YMeBIm*>Iwdm|m6nwZ{=#oIh2C$zT|>IGSri#(U;T}gV<41jPGZvkIc>RXD>yyyf_Ko~cLM!l%%=wq| zbod@@Fbl=krU`+Ghwyt?*;W!K6?jC%Ut39qwda|P@I^lfsSeXPnO*}cIwmK31Ft@*AuzWdtdqQJhPY^AI}2Zajg^xvpIm|zjVVM) zqDFnsxl#@~6gZNr$j0{;+`noOj~_zq!+rJAC-}!N#m{8|#urT3OoDH5IRl@B?(jbs z#E9V+6v0(&Hb_ZSeei2>P=@49AH$-*faw2HxAkol#sjmuhNuF=iD+MXaKb67PcrxFKO3pO-FgI?px|w`Uox9y* zGTAs?r37>G#eVyc7z{ftr$A~tZzdu+XTd^le6O?}ef zIVXC^cC=5q=@036309+#T=xU^)`rm(ds|!a`1?6&B_2&4p_n5!g&x1g_^YjWOF4LV z^u|g#{HPKRKG7POHhNF^BvcRPMq+q^e8fi}f%YS!jB0>s`J$uD>(q$eLt!s{^Q==Cyat2$y6A5mH_9=;CK(qIDyq@=wcKz zJP~JAIRem>ty(jU=49hs)`kHy zteLyka_2Qyx5CiQe#EIVn?=0N8iFey3!)U}ex}K9=)V)}n#qdUMXkF(4>x`|gfj|^ zW*s)ye9rD5R8q|dea9gyaNv;bsEwV{plhZSgo`MG^p4d-MAlLq5Jru^4>j}5Pho~l zt(u977Gc6fBNUM)W=M;Td`XdA)VXJX$y0zx5lnH3`4Git1tiOU%2f985$4Th9ow|| zdeXY&TLfgH0nTpzGHi|t-pvYj9l?ojMF@WB=@tLuX0ZC>XQgBUTF&4652XlxI4mdy zZ*oA#Y&$81w*LM8^>^xmn2$t(*mJ_inZLY2@t-y$?2r49iW0O#;7}e@Wx@pV2zkQt zj}9BDT(%&|ss+J6fCtR5nO_S2^a*|=lzxP5DB(d-+5+48NoakOdGgm=5$d1L)yGdl z-1d=<1T!#~HAN+{&MG@%`hf#&?;N z#I-!2MO-J*n0075NK+tEor;%-9UW}C&QoM}Y)BDf2+$e6KXAwW#%d%4v8?`rz`5WA zI;bEjySzuNALN6YItIS`lhE>(=p+CB$$Jk%l}QJ2T?4iiOb9)LKrX-cEpZ{32wQf9 zOMvv3#sw?*(`J}=E9e=KK=5vU3?hR0rVY2>!INck(1M*%JouITitr!T{U5x?-x6dR zjkvD7mT_me<`7?!U9Jz`$Cqxb=`&N~sIxY|E%O5&4s7*bmiWqS#ro={aVy(; zAZ&a?y7KQwM;z_1JMN!#nHEsH@VimRn2U$1mt<#2q7~vqs#J%1Vpzz%fGZ8TDGVtb zOs0f0rxg^fy#NO3^k#|SoXnpFzfWIjQg`Rp#Fa72JeMTKW?kKs*Z#QTlo){yHjq`m z7F%76b18$=J3LO~>>#a(z07y;+QTnmUaU2 zzKDzF6df|NElZVjsu^533l&U3HOP1e&%jxnm6Prnp1q%jRZRl73ey&I9eHNko+xY!Yw@gt0;wQNEVWaGW4!5nN zTjsB`mtyswvAn&`W#v|o{Y=_m!fmBE)1(QM?P0kUMDn`dE52Hv(N?wSVC!LAkZ&mz zFwASc66uoO0Z`HZgPZ1=h-4oHs4SWpqzRJ_5QuPx?~o+%+a^6`@^(Rz+;2a)R00us zZramu!47WfOONnH)xwwRad>5@VZs9VR(h7``ai7X1jiZ8zjCr4HtdY*+QS<_{3T2N zhl@1$r$qQCK=zMVq$&Jf{!wZ&ef%ji`1G;Sbw&9Q$PTnsxbPu&l}b)1-k zuH)q0H|DeJw{4e40vl9RvB^}(TQ)s~| zM>WGu2P9d+&7Pg!k}arj@!$Id)WTH<1P8D?Knj}Ff0As!aX<7)3{aq;$$Fk6>@*7u zQ+rV>0~Z4~5>Y_owEb>y#C_C%oVM1`e+*)O16x5h9A&5=X71y_`Jk(_^#lpq{s|W< zuMJqzN-z7U3}oAL@pm~5QxK1N;u1E~O<^B7uw=B0Yt_sRAnmwUJJR3%d4^wbXN@2d zYIjrw<=G!bQalwvRj8qImGjd5Ll}RGpAeEY5=Yf!U_EW(+dOF3aA8I2t&D4R84c<& z)bIE|HV&P~S&{i?ILg3PywNXQCYN`7He7^BipT5L_6oko4$s-%J+F;ZWTr;0IRlC6 z1Ct+)QYzHD^3LdATQcM7V>o%`dIBp}x=Pu(y4C za1vZR*%=CxuBB#N0n>uA%Ns>$PcOE zzRjL$l3}wD$yCKafl3-%cwxntd}PnTG57fEl3p=XVqJy`X69i#E<`A5DowBkH{A|Z2zH{{7CrAfw%es?yO)D zW{`J22~E8u1Hr|sg0k0y)ILXG#B%cHp;GmhGnYEAWn6Pv;$+>I4%PawFsHsvkNM4;aaUm z*HBhTi9ys(t|W7z!T9FJW8)I$qHg<=6;&`?%i(Y{(#z-IN?iNo*ApFjen-pAj5W(` z7K@p_3J$GDPdbLBqXIqB6>MVe%?{?2Y2t@ka?}qE-6wY;W62x98a*Up@>u52?@L4H zhI&F=K5TnzshOb}>gsJq;~{i9&fXb&dpnS>c)g{sQ^n}#-AV1IIintO+i@Jme-28O zX2qrPEINFn_oagh^x9g({VU;mMPqZYt!5!br@R^Wb%(EvjHlOihhz_d`*qTT+KvA-fldjr&_c3DI* zwP3O@XW^>-LGSp7f>_qeIu=K1X>AQ>3}zEcZSOO%Xq#lGp}kz?TZi3W&UlCj9*@5{Dyn9ht+QnDeG{uc< z)5kBWY#8nx9TTRb=cTvDYj$(7lu}Egv56#7d_@~p_mnP?M0We(sfFZP$N$%yDNXuQ z(P~lmAC!~-m}p;#vxZ`$W#g;g4m6^QaJuzyIOL?1r#94{STa6$#Q^8P!FiDB#pN~2 zRh2|1h*o6IXz`Xj2}DJfbJ6X?3Y56=;6^KSp}SW&<4;WqNvMWNNvfNa>Cfl7Ql?1C zm_)A0RQa2VM5f+V#7;dUPnZN~N6DKB6Q-8rUbT_&{ifb6STwK|Dz8Q)s2DZedh00) z+XDIdGz}Rp`kkn2?AL2D_-hdT(_{SqN$t;&VvkgNZ=$;~6l;36Kod{VY~iPh-}Rcw za(dc)WVqjO-%_{(%;7XnvS+f_6KF9y2vdZ0V+}1`Gjn0>ClAz|S`ptd(@>E!ZuvkL z=nYkr%DwoBytPxaV<4qat|6@?{b?iQff9#yjStpGC9|#Hw>Un+vapxc^W$6H z3Oin^rIcBwdQ@|;=V8hg5=kZYyK;UQjqp3DB^r|&@ZKg}<8iapf+gZC~|iY#mZO7uvsvOQp65&un5tyUhC%+3so-tUbaS2x z7hi!h-*v8c5=zx;>^!V2X+OMY7-wGKIivS_`ec{?)#CS&NpinyR;5JD91RPKt0-|K zo4JDN$dosU*a-aU&X@xEqb@TghbX=LA1F_y4pKy5yDnC>UYy*A-EI`nDW1*Ze2gl| z^FPqx$E`mfZ}z)EWW9&Gl0hVrhmcKbbD;Rd?TK^0GgP2txKV(N`lzjaW+>>vLXEZd zBFV98V5w+uK}T;=DzGz9*=8Eqf5AxfpzijYo+xA?Ce6Dg(X1gl?f2oniPEe{REMvh zO4(&#Dq)2_pOyZWHyr=#y-Bap**ep>@(}V^&&9nNtJ|3V!QoiMa1-}BQ!lp0vs@VT*rf2v*vnp(@8Pcs0w;|* z!#7LEHcH18JA-R5<8kERh~U-a!^u&_W;0G*wR!UFS5n1Yxj1{6=w>I$go5~@*T0cJ z-wa&FJUe1@zd%-9?pZPU%Dq<)?oOnix!WC`kS7j$)MnGN_9>M{KRkBbBz=da!DKq- zYOvHTgn@fUU#iC-=J|trCGCYC7cV*HI4yfHse4e+2fJQF9x+~F-(3n6hg9P0JsdnA z7U35+EDmf1foet}-+7o75f&}s>BJeKi}uJu#Gev;?DnpAr~7_qYDqIp%n$II<{Jt> zC9La^KKB}5V@*B@Wg5}JguOB z{lE-@rGy3j$)8}LAIj3pBYY59E|-2y;Pk@20f@5pe-?H(rx*gSKEOQvh658Mqe0*J zkc!wRp*LNyKfYEkpdW>>U>iGeXz&v?0tI+^s)5c1Apztp%D4_D$ zFVGAOF>9bEl$St(%-HEICGQ|c5c9m zyOh9}Wd|JrToeAO$`M2Pd%aZsIXAcnr>Q%;f?hb|qr{~{GSd##{pY7{wMpeg_h3^Khx{tHs(7kS#XoAp!V4^g;2uw-N z$f{dnF6#%mb?k8__oK9%h4f=*1nYKU#-MF zjXEC=hV0DqyK^!>TyvIqLFz4QrWc;<$jrxH?hv2y%(Wb_ zuDWI`8U#BIukI@gT!keXGsaM3sIvp`X21K<@pfPsJ%-RibpgSwMV(1mC~%-{{JMgIjteHZ zX)SMv{ov><%LgyhWjXY5g`PQ|9=Yr=vor?@`NS3m5l)~PT#4)3p{DG?PKJ}Tl8}aR5*4u$)@}IS z&dZRh7IT}LEWwqF#Snq1$_s8sZmr|1<>~hE!z(sOs~IEO_yHD8d_mAU6ojX9_f7D$ zcv?WPVpKbn_;9wC!68C!&#O?-Pkf_|+W}v3mG6b_w;i95Z0R8x{15itJF4k4-yg?u z91CJZqzf5EL_t8LLm;aTpfG@fbVx*o4n_ntKp-k5QnMC7L5PSDdPF)xB7~wKAiXIe ziGVaoMDQbo_=+s#6F9HP&?mZLI zjl8hX;VaATn7j$fOho`=rt`$o+!%aTC44Q_x;ae%DY=>6&uvXA*1*d`#D)m1KB-X_ zzByhd@K~C%AX_#En3@Z|p01tKLq#*Y_8_la2$nWK(7E-na(TEMD@ZDZ!VEv(yBuCt zg;>w4E-W2{k!|$3iw;h~A?((NSp*^8?Nj0Hg+2s0miUl8zq!>D}qnib{oO zlA$NUhkAj{Z{gQ~gV;HA>QYNpC9%ACp@lT4hHBrz&yQYi5z**4xORfHk2^`~horaC zZ45{RMVjiaUN9M?v5yjw!l##)o-E9@G0wE3`+eB7{`-X4;X34i^XjS!IbK5`;wX$z z$R^4-dhrdo@asJPJk2VQnZ%3fO-5=sinkb;PBj>c*YpMt1=S1EGj;Iay`IrZGrzyf z-pOmlr0JceGP-f4nLM}Zc>!DYm(A=Sp-`$0w?CK2W(Y&7EhCYDnF5u%m3XNeW#QcV zN^l~~uncV%g4wG&T{eNE+?nnDXt+T>x{~+^XAx=D&r>aOjOePoyu7qtapO!Lga15~ z!rPDchh8wnz+*0J9ziB8G0ONoBNN0CoE>wGG?Z3M8H(6Hig(Amho}F%x+&@AvW(U! zA52BJeYW)li$sc{J&AplrRwWvDQJl6#P;Lfw5}zt1@c8Q9^aZs#Q4L#ofwJ8lJoT` zGHcd?^9cvM)6T3A42{?w$U=^mNK8Q(a)(U>N}kLw#J9N1M(oR)pLJ&pCsVUiXa)VP z_(EOSU>O!)RP$-s<ncF9Nog;1mx4^>GMXn5$ja7*VsX;cIj~uOj1Y{OVp{ zBz|+Pimea@NH$&KUVQz*h^|#L-xQ=b7fo2kpZBSxxk9)7*OJ$gm;Ke}#Pk3dXA}dO z@RTMTD7<|UQv5cB<5Bg+rHI3y7j@Y-i&x;w+Dl!K#pOn`6wUhb@ElBp2EQh5+5XDX z&#IM2?&W%$%y=elL~jjqI*)Z&oD6I!oP3X*!_1O6_vfQh z5Br9Bt(uPUyw?In=N>Q2+(rAjs{hvV%au)> zvZjvu6Lu3UNBm3`&*RJ#OHp>L(q-+Q(~Pd~O0n~mm9oFCg=rI3+DUl#zI81{y4JN! z8XH@u+h^Sh&@+0w<>&olnVwzux}+%S)d1{9E5SDgR_<~xEuPPwR|?~jmtNXEq00R=d`>X9tu-_4-iaN6Fe!M~hJx>3xYO z&z!QdUY-fKf4eY_VyrRUL+=6lMhK%9)s(m+xV*pU1A8@+Y+f^+m9UYD9 zjIq1TEY>w3ER+KLBE0dUn$?*u=$~x+c$%EX#b&--_dfC4rwq$- z?2qlZN$J?<<(R7b2P3$P3}Hh>-jCdrYvgGu@p)~|XoL7bgf4_;)huPmv5+xRGoOq( z3g9cS?52pFcO0OqQ|YVfEEu6qzW^)fq#CST@NP_=<~y(MR4Oh7TCr8%PVkTb3H`f? zU{AT-O@I~s3vM%DQVf4(xa=^A#D5Mn`Tguu1MlaK{HW1R<5UTK5okZb-`jcv|M3`? z#NYRM>WjdU%o?K*_#eIP4?cal1&}{Z{QUHbfZ#<2ul)B@&)GY6x8EU!d2+1zqn1); zMbm(iQqH(>1nc%}Ox03SIhDW*&hy!2&oihDvM&i5H8^fy%`yS{cm%!#hhMlx@n&I! zy(8dU)fg*&xLu=Nz^gt(6`Vm&Mf*IQ1txa7oKZA~eB=EuJ##oC_AG$4L)j)zyI*_p z6?$F!RB;IYAY<C%`FfQK8`91lWFNVdWj8!K zflL@ld7KJVua}fu!kR+eTN^E}N~t!HHkv$y;+W3R?Zra_{AiIbNh{L-DHzeQ91?cr5=g zPOpyN(IX#kTlI>nbQsUM?WKnwS!gBHnK99up%f(Kkaj$rY-0xhVRi)>J6D3NT&mZj zo22r08Q2b<;V$04uvs!HLs6G{#=ONwes!)hQO_!}(Jp6Oviv6NTlUW8j@UM{Ti!N} zR%!XBGY4-BJs-@zo+X-cQOhl{wY#a8b+}L_w&7gfdHE>& zINfElt1TDD^n8V5@(+vQ@4EW9szH{%F|A9lph8sYa!OyFuzU<9m>CbhmZlI_9ISJJ za_&`-LD*UDryCmat3sx2W3RneGAXQLq)BgyhFS6X`Gp{TG=J(yY9krfvB=ndpPB{n8;>m?LsSyk5ivEAvU{zWLwe)AbOZr{1m z>I7SDA%t_LSOC2*%|h+ zIFgXN?&j^DIuSBC+xgMXjE&JPRxj1#-ww^SWFS=hW9eohF)ia4?|i5mDd$$V-YC3_ zuvJz2q_;>(kOD#{m?+wAoaKWz;RI*S6rCdNJEHmNrho9Vf!#^Y06EWl5baSH!|G(u zeM;eUymfKv@>l6n!Mew0NN1En6P(SK(c_T-+B&_OJC=`$^_A}mz{iABmMizp7KIpWtFzh&TanO_~n3f)4m}6g#`4LrEobr{;-Rs zz+bL_p1WyCGZDteUt{an>_bHAgC z)k}p?osJj#Df>bF;}d(UEuO)>lAL zUj;En3toO9ov9qwbe_>b63`&V8cN)5;_n+ogyA1St)~fWXK}|ndK986&#b`QV|pAd zSRN|W|CTRXmDb3bWSGXWZ3o=@U?M(_t#oPFh_*Q=rJkh*+!?P*nKY5MpJL&KeKQSc zJvg_#6WkKPVpAEr)>OWH|ADd~j%xIX!4ESZ@Gz$i*MLAwj!{6N@6j2l6;%+}-Tima zoqOG&D$Y~KDz4_;UfcJ%Ai0?nE-%l56w}fvA+tY)b zLptz>mNht+qm_EmsAplu)WR2Q_fDjU8f3uTSEcg-QoC}^lWr*zNWmmB^&r~3;ddpp z0ooiIiuociA~7bne76XH0L0D$oYRty4gWQOOV74=&vUVs#U6OnbFNlS5l-##T6Pd) ztM8bc7=Jso;Suf>rzul`D^|lET~lb$i$Y3`*Y;)g<3jK(7b{{k~k3Y?|7 z0daAym9utIm1Qaqu<2Fe|6c}o#+lXK_!x7jks;fWVr zd`{0$5j3t!zGgc48cwDAownU=D0IwMFg`t8Q7O^MA@%fNHx9F^Qd}!@OL9Vfm`%0tA&L&!d<6BYIX(j~?=U=#K0HXsUT^U%yJ7 z?lvFCLMQ05Q_HLQ+=1YycMr=|4^*7G(0*o(aUk%vYmGOX33E#`StHCMM`c?wcf868 z^_?Apc@6f5Aj=M3Y9yCs&k?NEz6kiQbj4&Im_jk68-uy{5!@yhd@+8A#s#@Xxmumc zyqZ1#XE4P)3sucrEL^LZ{~|D$&^yZFkQ`s~>u<9B&FmpJ*HzaM{$V`ZKsXX8oe zHZvAs$x;q%ty-~62;LH**$|w6q5uLc(x%!+0~azkah{qyc!RQJ&W04JsQ7=(E7A1# zaQVwRu5%XUA;eg=eKn`qp@odc3sw~3MH~{fn~q|;*jgFf@4!5+dqDcR+^b-42n|)Z zV)?<$=hjyJjtu&fF)f0>R$1}u23MJuiUPCCUR3S1U*wpxEcuo0RNT z>d#XL=$Cq18)aKHh^w#xe5FAmLMF@fE~kW`TZRIkc@7i1&i-F`flx++J>2;>h_@-rYfdJ{Qx+v|9}v{USh-Bv&;v4J+=g zg~>IIq?B@6=*x+{IC%;-!3k0y|KTQAfxZh%YI2++Vm^{2W_I#?ug_W$Y`7CZT`Txh z(Hn#y^D^;RZ5@d|uxRh>JUV^G*=OWsZS>Q81b&<-hAnFVlkIafu8#vqVAXty0P4~_ z_9NG?_6ngcgj?7gu^VErlq`2bgUyL0@rmM0SPZ6OZSx8APV*c(pfztTrwIAfW|rnp zqkgPew^h2*HWNyFreCaT0iqqaRV*6~#kq!00h~IS%iYb88f`_XbB(H^43#01ri-{k zk#<~IlRio0%`{wiylTL3k0W%RVOQOgVtFHN(FyD8Kyv9XPYfh)nv+Xxe_M7qqb0*} zM#s<4eOpq3Z-0ji;=s1FoK3c(w)z_^0?yD2C;H^1Y(fqepu~6MeFm7Bs@aBHxr(Bt z_adwnhsQ7t_V;BFow?SjQ22Jwom@j@cBxgv`NzAM7KfXeg%%|N3bIE#eEM6@Wy&2* z(Vks7_>lUX@4fBd!>bzj(k0BwrWqu(DG=DG03GOl+B@+)z;Yr?p3gX94onh zi8##r49W+6HabDWbJeCu{N@_5DMA>+7eirZMunQZ1J+0dF5$Q4Js&^)fGNJ<&upP8 zz@o3`$2Ogz_g*?}O|i|8&@F%aAjj%V{OyEa`mCRxxiIka#}7rfb-PMM8s3H&d){YF zcc&c46<2(AzHE;X0-<8Xt^hQ(hkO+c9} zP=bg0zjAPQIH3Q=fkW@8!~B|T{>WE6t(bTNutE|tH_|v)5-zZMDgT_87+MADx@*XH z8@W|q1cbAf0i0mU`m5p}@R<3#toc=_l-ae*2xul6X6MgHbO~{oWA+V2yaf?6& z#*{X+QnmKo5}fxPKrVfCyZQCk+E5@b*mw9>o7ot?oXI@k5_aYi|KO$h1TsJ7-W9$W zllIvQ-=xEZ@oyNagV=*cd=Z!wX^T+CUTXWhCIA%7#{Y_Rp)6GC^Y$6SEOiD2P+yK#FlCiJa$) zEEAsx31}<5Lk=jl24muDw;$4O5DFHz;aWC^sY*d^$L`uUC{t?+rw4cX8tzFu$UBkq zn}hI2KyLrv?tGwW{+lZRgy!Eb(;vO|pR#n8hX4bqU1>qk`!rO@98Bc>inv>zc>Y_C zdhq*yMT+6K0jflSg>Ds0w5F%|SJ5|sHpj0$7>47Q+6`BEF7kv?vK zK(=$Ed({NLn4i7sb_l50=DGktWHpBG2?@-DuPvrp!p zUVo|tEM9gGcRw2FI?m{2W)<;YqRY=NUxC9kh(H9kpQ`fi$Ro!0ntd*I&B(2Db-v8R zA6(tOuUwg=ke!beL6^L;xjRz+Nz*Z->YJ?(484AJbKCg-!5aO+OaCd$h9I*B35O|v zQx%{PP};v1Yv|F8|5lS^u=ZbJ;r%uzt0u+b_o!(8-CkjHGjRv@mMYMTT#~UoJ%IO6 z9Z?L^Clb<3fHwCGLp(^r3Ugg*Mx~HNidsf#a#|vflwNlV547to`4Pw`Yn*`yW*=ey z<=D52^1rfbe-mv;vHKg%(GIkteyvX8E!F(33eW5t6(&NRv(P*+0&jvzy*U-A98HYG zsZmffX_rfLoyNSy$H28Kv|-$GMS$lIqJY<0HtloYSLJSq8Bl-?G_Qot86L(4Hr>Pl z`SZM)(3rASwTN!(;nz4sk0H>Tw}qZQXuOTv`HxL39KLPk|Bj4v8JNBOYTN%?5|;m| zMf*UCN9}p?cL^D)43_b0VV;u%zvrT&{v`#6-xMOOi2b-rF4iWTfmF_dHFx0};#59x z0T;<_r(hSC@erE{mem<+cN!Yy0PYZ9G~J1dY*;PcYzq21-hka8$kG>-)Udb^K1NiOGpnRZU8}66z(l zEMgB!7QRATUOtiW3(0Ajah5;W#vR5CP$_fuw0{26F=4--Jug{YGd+HxkpYxj?zWv+n?KSd`FAxFN`qYH% zu7CT+nO{$D8uWwHoB!#W3ShrY?*0w+T^J~)A`U?(o=K$;vawg8+$lS*Oj1q$w3J;` z1RUI5(fQ8aRB6)jih-rAbGQvmqKJ$4vR?RLY`L`eg(ZpNA8&ng?mAoSDtgy<-798&xzBNfb;&34ew$Zkp#Qhhz(4beul4)CD+~Oe$|tm0#Ml)Y(Z3wN9VbI-rHXKq z2b*BgD~Xd7cGoqyWStT-KSCB8#5(wk(}p`XX3do|IbynQ`&0Zh#H4!l-| z5|r-HJ>FZ90Xv)0?ogWNQR9B9F$2-Q!7AsJ@y;l7MU-;%-$>Lk$mT&rq59`O`1P(ro6Hw}0BE|#SSe<^p?~3*f z!-F{eR~7he_QNv~hk7cA(pcZ0`|31vXVj;~Y9q2JLt`@+UAzXg2T?!1@-KQ1?xY7b zB&VLe*G+C)l{wV!qF&+JMMlWY!eyzl5FfUQr`(U&3+OOEafyVWdTS@{K>g-~A|O3* z{xwfGJghm*_&RCpQn3!&Cc$19MJ$BW2vo$3hx z9X~c%3SMn|>(JtEQH)rWe_mkIIx%$W{1aYn2JSf0`?jDbC#~tnb5%DSZuTVE zwla?u+-r| z``Oz1j^%9G^nzjRWqmXZ)ldY*3@D41_}Mz8ugWr-8RC2q>_)3dWA0Qlj1aN4|Gl4E z-+Vbm96L%!N%xg#43ldr2&b>NI`qwz)AB`N{t!+p%_xyd{Gp=2YLL1OXH075t8k-B2yTTgxD!;)R9tYOjQVof zT2_SMG*x`?upu1MezpR91lF{fl*kJ~L@9f^LS(8+R^y7 z`o5ivsg1hgP|;;?C&fYuw$iJYM-{R7oE+#LhXvb(hV<|^WVaBSSL~KemdVlXTvQ}H zR)aCWx+Y@!DuR(!zcO%|ss;Dc9GSbZDP_=6HZp*-aPn0-CQ4QWvScDvZMnFuftv|P&xMh6=Dj|ZkHsct zTrd?S_*pmOWqHUQq+Clj9PV?XF%#am6mHU#Ix_cHZ}Es5nLk1`;`3YCs*tgvq*q$< z5jh|Y6H*V%L`mMmlxUlbxXgKY|iUQ+MUlBymI z&xB4!lEcY!X`cvnx;fL|je(J5Wgpn)PWiLF%}hZ-1HIYRFupKJG^egGAR8fq8ZcDl z9pJprp}ZUW5z68$9Pj5Ha`ViG$fg4be`c||6=xtluj`TH^hylPEiAtwINP4#f{i>@ zS@yK=eC74YaLmb=t+M8(9UdP>VNtT09IbSYmg4Cj7d#_LxefZBNj! z#v314bfI>Wjz+P>%%Efaa%?c?Nv9WoBlGEBIE;ykL|)Ft>L$0#_z2dWx>N|C^s zJmIv&q`lTc?!pQCkJAztz$#RhDa0&LcTGDk=ae`q@D2>#bc8|&ooZudS@1>-WK<_t zJcK(DLua@0ly%SFYGp>m%=X*KWLRa#<#GDloMv@Sx?b$foxrj<8n@_;bpdCmSw3ev z4zO=fLU&Iy_oB+(l#VMzUuB}Vmwrw%i6UoA248Bv9q@x3vXcW1ommdX;^P8t=ig^N zsU7}7Rr=PsGQ%ITq&}`gAE6l{vQb zTK81A9DOgirfuDe8BdyNJ>9!d{7cHfa?A37eTl!ye9kSw8~c;Ie!;%6AA1jQ&_rJ|=&;-&qyPt1cXHT$sn+dd}rs^DJ%ezl#P7#gi|CuHl@%=Q76So$* zY6i&mK=X~>0q2WhhQTZraSTjO8}F=M;i;gj)~+*FmH0bV=Pl=H+t-KyV|8$2zZVFr zUqkDE^zT&a_Y!y*cTixR-G3tbQ8wJ$R{S9IUu!H zMriX8-5>|>SR<{9G|8fQhb*h`jT5W*A!Q&@L1TW$@8gehx`x1?$n{(`u#G$T;5+aS zY<*n}*Z-&1+g|-T!u@lDuE#<8zqmnntvx`#{pl5ct`b;4h@XPUyY0D#v`S|Cf(!eKWj`BsoDll@6%lLrNLG#-U!OXHBPS{|y+wLLmoL$^{ zTS6&9FY`9DD?5zKkNJ`LbR>im5E3Yb}-qQ|0d_ zj{@N88f{Jt2=t&i*YG|-Ai;AE&$&7M7uiCi-KW8?J-zuq{imV||FY?;-Gw{_|Du%# z#z#-&SO0>axw5KZ&0kN~J}1qE&pP1YBA0&x3%_RZMZhC&XnmhL>ayV46!?zPMAfyk z6Q09d6W$FT`2Q#BU`S4Z5n(nDg);|b+7sn+*W*|-f{MEzcg_A1ZIGew# z1J4KUDIaXxzX;sS+c=y@k^HJ2f(8aPUj%r`Pk`fz50ZI!5a2n!zDwSZ_F3wxLE8V_ zk1AYO_i!{oYi#wPeGx!{$EpNwrRV(sr}2nOiLVpMns(HR%*Bqp?`12@O|wGE{ZZrI zwv~={*O6Yx7+H-$oQr6GQW-OLqK~&B>zx#ls9~A-mtL(GH1nn%Kyx}ugI zz@Dt%vgAUkWZa2z;#^TaJWW+2&W8yIt&O4J9&NET2iqUdw|Pf9geB)szhclZ1x6 zKtH0+h0Jh0x3+uQVC_9l#(IX8LP1kB7v!P@e9Je>hi9eJ9GLw0a|a zSqtC43$;yrFrBIOv>bY|s)x<=m$s{xvMEkU9w&~#n1n=4hPY9%TM=|VBp4~+75YOq zyF8MdCWs6YcXBKK{k!kz!Z<2ArpY#VYU!>`5YyP2 z&JL(X`2wcXUV2`+Z=_>8gIuzf@;mCt?1$bhI8-Q zef$di-S1zT!T;k-rw}<;r_Eb?iRWEPBHjKyKzf^dTn%nz}v!q4zedWUxWz5 zH+HPTmlc3Qc((&6rvSW^Z#swNQi@!RS6uGg)=d0Z0wSS`ZJ=S=)77_e2Z=70c~6*!1zo`n|pNoass-GcXo z^9d`+-@QWmCNlp%ReZu>EPhf0c>5Lrcj?Ibm!50(A3f}R@W_6fb`rl`(p6Ou8; zfAqtB!Bgj?EgEqv2t>p&t{F?A$pC$dQx%Jod*pkNsF!_>UG1<`xY$MB0x0jRU zZ7ckY9B;pkHuN5#SQR@|Slr($>rJ&ku9ld+J2m>g=e?vbR5Y#yYsb}AZp9%%le<|;;h3#MVQEI{e zljHJWNBVju$19s~zU!V1FI#?d#vi~u9@csOvs*`C*$3QV|Hn3w*T%Vme__@B=m9*~ zartkJWhHi3;@Dv*hY1&h(k(cH@d%S`*sf=_rnn=It0I}zk6+aV)q;3KxNyOZKg2O6 z=lf`d5}Smq$F;9cmU2}}!3YW|g|lRtxf~Z#ZM4(oZ&?glE)s;Z(Gt4~DbSi$|DAq0tBn86nTyC-#n``SuBG_LtX zc9q)KDew8kHKDHM@S2TOYVj&hTC zhBf@LD}lcoauc6dUn8#7Fl8JWO?t*TAfq{t7M&hb>II}+_wi9QtXVY*%;BFPT)3N8 z!|Vq<9&>jjvWm4Gd))`->!g`3FeyVavw$Q{-3zrcn+Yuv!I)U_G}L25LCC3@w4L-b zr;2b>)o`!ZY3OrZnESXtAlV(~8s`^b1FY$M*Z?oUt(bxBnPq;8;hhRDVqjD0Bl;u0 zT86=>1C6JX^m3fF6g57~8Tn})C@4-b-C1n1(OTyDYjw#mZL1?mQfWo`+6l#`QGLh| zMZ9M!R;DSWI6}1XTwqaLiFU%J`%e)sj##x<&m<`cr%WPjt}`u*8Z#mUb4xEa*fbAx za-X!jCq?N5s=Lb*C$)6Q{lp1MGmg#kPScLz1#sLN z#*_v$-Z+_G|IqHtp=NMfpGj547|MBzFOC(z;0`2mJsVNGrTnA_F(2oDSZy&B>K|=( zUPv%J#4|?k_DKOW7%`k6r>Cu@tFbU^6iaI1i$UUe)>9#~21Cig3b+`3921Y;z&{G* zj&)*o&+vgz00uNZ%pd7FkL{`EUQeHwgkNn2<-`=cP`!{?9Z{d-{*5S0cLq%MK7T93gN{pb8*L>#xDYXZ*8itM{jSV zhFouQsFc3U%+J3U9h~FP5lua}Odns4a&{VNnEE->|0SnEcG}&@Ka}?g zD&uan?&pj1T%JJ5-0NM;)Yxpu#h{YFVOz#GqC_4;H+PhA(8mXZWsbKV2P6b(T3nS@ zXcw`fOAOjItnrkwgE2y9HgQ(%r^mE&RxlH$h@5FvYZq$zU~x04d~2xklhKS1%| z{xVdFF)uBY($o67?%Q^~6jh#hk&ADdaSc1sZCw2NE#)iDE*cIze=a=EPgAFyxXm&T zQqT>!EGE*@!7Q~o0-bcdeb#nY?g353{+H7h!QMrf_ZL6pU#BzQwUv9dkFxS=B3Mrf zEh`D#48vyEYB$*Sg?$ZE2&1^p9E)5}!yg-eskmsrNBldt$3uQJaYJ!4wT`^;YO+?R zx}vVTU+1m1YP>p`0P^Xdsn|W9!yj$T4M%*H1f}&ejxX9)mzPyml5F~RHR`WfchPURhvXJyO)^2s|x32x=htfBXD-+S}vWT&-) ziQKxHMU0AyLTa~HQ6cj&l&6TjZ?MNmQ(kl1$NYioX%>n;nsNv854N2;rId4k;?Z?N zv2*c0K^Wm-l0F%trII7*T5$eJQG}98(^-0Fj$RqPle(i=>Pfa@xmREEp;Nudre`Nv z6I&{P_rfC{7>FDr#gm}F!ex=4-`WXrMaH{getf0zsSNBd1?Hm;HYu7zyRn2%!iz7= z2P-*|fcHTa6~gb9T4+`>`|8)Ib@Vk(say42@=}Jj12;J)o7wKm*f}zNIdDx0h2#SC z%d^nGyY8+WAphEQ*KGecmb*SH|HyH-23h)nv?4mefQ-J9+e}{Jn@j-lEWT46fOfM% z^)tz`gsdV!YW<+Axr=uaMuhV|90XfJVVtqDo#zbx>grd6;;w!5m*Rf=S;qi94i1QN zsyd*O*_8ldayn7&kKRfA-4`eg9?V{af2GEtTtMP$kKvz%bA@?dsWFQQfEsfUP-Ch; zx3rR@Z!!*$yn-<;fvc)g6XW{}%{rfDvuc`+M*OV#nw`Dzs z`*;%EABuw*%9WsM4`joyE-mbw4NaI5cJP)GBanThI?M8%%WWM|$!;Ne4D(GHMT-gv zK912bWlUN;^=S7((Gq$Kir>Td4(IC5s@Iy7UJ!Z%nKg8+YMQVXc8|S)I2zxD9ztB3{XW!_vm$b5rItAsfw zFK3xLgd+@$=0=0n`rPNetBo`8gV;mds@-qxw|5D%v~OT_-E`=J^xkGG*3To@Z9y}W zuVKlDcO`JuFj}ov>^&a-*KarH(YH2!j#i!HIS1GT)Yv^7f?&)a$jmBkN;+4t)sYY- zSJtPw6=CPLYR>a`%6WZR%ItM(0mJa==H^2hCHZCp*kl-ixc203l7>pZp|cX|~e z$y4Q8B>PgZZY?BXoJke~6mqTuLGTeXwg)8#6`nHbt513|qla%=jn^lZjXAw`?0Wl> zZ}U>**n#2m!D!XK3PHd?#EawHvl$LE)SdNfIn?i=#`fk=|Cich(oZ?5k)&lGV)NLc zia~#riwc{bDTdz)ZFxwMrjxz_{-=Q;{lawVSZ39LMxy1<_j;Ba z-)|vr`!E8%))Jl2MX()3>ZZ><{!}Q@-{D;pF50f~IMBiUK-OwsraQQ9eN)Sb1C?FO zmSMZ?Qz3JRzi^dcPAbi=BUwo-zc;<@Gv|-;1zOCa)pZr`I#}M|d|)R8DW13MlRwBo zU0}d^ux*SXz^i7Sg0%UONO2_hM?(aD@p*|fOQC_Z{n!KV1y8Og%aVR79Vk*U@xn8} zQk}2L7@4uHLINimOgM*sP?Hg7n*vN9#r)i>A-jjD2BlfO3uSC2ArpGaAa!p=&)n3C zZ5^HscKp?kj7{&V;KCoxEzul6%}06`3hA|;OgVYs0e7;H`-z#G%Aq(Vv-&?8`>WH@ zA`6JUEQ1SjAsT`2Mr?Q@-cr1yhSB-quw_GQka^WT1#OYX3|<~DkiQQJ6r)f9B)+`l z)E5EmUHHb^9L(Ae5h{4rU%qG0KzhN1#$ zzr)&J1QcP=jjzp_?hs%`bH|g!dkuuAzJ1^B-+wr&#t1(2*>Y{$hXvj~V7K!C@b-wn zB1inbC#Wxs!M5yZZCmM2>?C@Janh}!;zAxW{%61$bz^P5T6cwo6q%`7>5Ah?YPZ5R z&a6-x&AN7DBb#b%3t8sqCe-1odT8$zH_`VwGNh|~C7gWsQV=((hNWLDZ8uY=#!N@Y zUlzd`ad%X(^MYuis8e~^jpm$IVEl{v;c+Q+>G9|&)^^1g`8}3I7h6f5N|+xfu@0vi z{@8P#Ye9e|6!Tz(`U+9SqJ}u&SQuG#b&4ZS_t$QT*uk|+Vx>z*Zjeg6~YedVinF@BnYfZIy5?IoxdlktV0#O%w}rSHN81PX7BA%;FWzDy5|@yj+IH!4yR+pE)?;Jzkm9glTVW11)030%#Kx>O}t9NjJ-m2ttKuBiEo{>M}N+rLT}U* z6arnqJ*;)NHYi8G6F9kxf#M0dZh5Esf;yEE08~h(|suJeLLsSr|EZq`>66?mk zZq4U&!MX=PcD>87?A=P-D17}s3JdvJxS(gm+m6~T72J$`+wf{_p`8C>l1!*gE;vW4 zP+W7T`FE||i>*5{Hh@06CXIMe-LCXSz^Mjd%smPpl2EK*E|u&D=0(UE5_e~PlD1BT zDFRYa_#$wc10TAG9%k5m5kOr+Iis#DDI#Y#mpI|%pztuQuexFQIPEJ^<}9EZCdMeY zY&|sDtNQkFX}?=(-@bU3TYd7|G!!{^=9K@X(wECp(TS|As;AdaAyyqrYr5xEBSd`g zq7`@o*PA2~u^smpj(8H!gcT0%KnE^5@&Lpf4@cWTr$Si7o!C^s$vRaC#W$yXqJ6J2 zcfP(ayNm;G#zfT`mSn08B20p_eHQs$0GnzCY8urR+BV+N0lo|#9QnrPGVTwt%&zZz zP*R|q3*#xGBS$Xh6i+)M36md?PmoN7)$r)$9B<6B>ij~b<7@M^tSNbLPw{rk)NMvy zrAm8K)j3z<>aOf&NEq&NnTe3%81$u}lld7YqQ++sy0~1_| z+r7I$@z&XZ-5&4A^I4~=kKdmpbq==a5H;CEDEhub6T&sIU41V8K<5$r_Zs$jlL&*j z!bZqKIVo)IX1YgDR#fJ$s4_&h8ol@B1b7P7Md3Q<1MEj6LXZ!5>v%BIe|XeK>Ov0rH9gEV&mPs7s&!>RJEcp${!PZ4x|?18 zf#2UcfjGLqR6n~Aev|)$kC;?4@Wffo@g5wwvO=blhRJ9SzDZfDZBn}Mi@*k`GKBiw z=rJZna`@Q?XMhk71T??qokkCRZw}2|GH2FD?62_bUJ|Vw6fxNtQ=DQ|9MxX7ZD_V# zIIhVxual}(#MO}!RXlU2o~*jM^z)T6VkOy3Fgisx!TZda!V{e@)GZXdj*jWRJo;Xa zZMd@?>vSvW%wH!YC*5M&u$~)E>}M5qZMyz4zsKGZgI{vm)L1BKw~CY|c9o4twz#6< z_e@LBX)7x696A^itre z#w;HOMduDX(}VHjNU<*MXHH%SWwySKtQk=dO7bOcgC1@vH@~DWV*wVI(v(uPV)(G~ z&6P%?1Wp6G&3dESgc9UhUbAX%L~R*tx$8>ymVQsIoKkC!o!SsHv7_BMZKmq5U|S@*liS1nbZ+c>*iFfyB|#+nIR z&OnEaJYz1^COr9+h{YXW;}xF2ICICFIT4FLyK+Ik9h%*j-+YVQLOtB~jI(Ud)l^$B z>{RM)Q;XMQ`H_@j0!Pq$L{K?Fx`pB_4nvcC_pAs2FE zSvIL|w72K!+WP~7MYtyEI>M3}A8xwXa+zbv6*D94^j5=?PY_yc`J4MQZa3P-kqq$- z$3~w8LW0c7bT*JEENl%h2d0hkV`L^}xarLp*&1yo%gALl16`v|edGctKY_6OSWs7cx}#t zRb=0t9NJ?>KmTEZ4y9G^VTcl%T?_jt7FDv7cS9XYRK?iI?8i`1szE#FR`c88%A;wV zj{o<|DC;38e>TUeE_Eo;X*=tJDL$DJbyE1)pf}>n=}<=j8Vcogg!ml}Zr6v$S-!qS}tEiq{@nO_YBI4a(@CT+S|)|_itk{=vZZkkKsoC#C7|mI-Hh*3S~)f zLQ-j^|7635bMGQPjo^P-w5Go??LUGZNsf5JsGQ=zY#Nim_^K8}Bxe5d+8x}h#ji8v zu=ikd+eIBYD}%d$c^GNQ61stEmA>zoBa0Ik`67^qh0W=x&Mkn;mZGbwqN=}=3}1@u z4nl7L>bCOynjGvEmUvRdyfs}s(vqu^{*d2`m#hGx8HT<`QI1Zk@pR*wh9w^0y!QUY z5%h)TC)Mr8jLO2x+wPZCxCLg9pm+!R_)0$D4Xj?n13U@n+PJC=L~L3q=9jT(KbUjr z&sL~~oLh^{vOjWFk_({Qc3kmz<%NhXE>`6iy@$T-HlH==6Z45L@|Xkk(S=R`Ns;>NVGBYKY5fy~fMP=9xUa_$;=p&Jk0q)I7!|Tb@}9P6 z&*P-h1P-_9kg<*0?hHv|8&Va$H`&Y86JflA(AC!-cpnT*k9NVZ#2eLB!l?nCFuHaE zwpB8&brL6<=KktsDe-82RHv`|t{le{k%O()FAw%-rR3ZJ+%w%^+^P`a1r)Ed0;9`H zRzOv*+D+)4vnV}+8Q11*8sVx2WBXT6>TzE|I6+CMzA74%TgEYo<*8xvQP|G0t^9p2 z0$D-_RCm9-2(>Yut&}~%ns!@1{G*;xy@@5L%Y6l9>`bX;eIM&BI!90U1}hs*N{ae-X$ug8#l(SaQY@?>2$_s04JA<3ZQ0ElKs;;uY7wuKmPM$lv{nv-mw2 z-sW6L)uvIBZgVxTXYyqWhC{;S?o9ngC+Rqx_oKoI%6 zNs;(>>fAt3Mr~xbei1;#A-`>2P@E~M5R=T9VQiwRPCMEpPLd0J@Pc)C@^tM5lE3CW zKMNnmG;kd0Y-#Bn-e3K+?rHTc9p&N&NvFtZKgI385^No#q}=v+$k}3_t|8j->_OXN zsWT1CI|XgYy5`pAr_(JiAoBBGcvqr_-sVV75`?SY!rBjMcYah#b zCI=yeh&Y-ghHbkuk><*_lJM#eCU3RNmNed>Qlash{Ty=pn$!BaY88%uO{BONQZXS1 zNQOB~;@4EH-gOi2^yuq$H_gdpuIc+R{pa)V=RI!?zje4JogU)wow>BO8nSU=1J9iE z+77*iuZ5jab7!k=K9vV$)8TNw62xzGQKgR^=5*cQ`H#omLdNxaFJH;jE4gfL<2W7%atojUw+gdAq%{R7tIEc9vQHP6^oql_Pe+r~*c5uU7Ive~lljJzeYsTodT;ZqQ(;-tBh~RPobEoOmrqVTbbyE^ zeM^GBlu;|Zd3y|;pXA`=4^4y^oV3AKx0S$EbI!1`37P)lHyW&R3oTAZU8=p5aWLG+ zIwWyR%OmH#OQeA^98AXbXvvSQOlYyG=z!9O9q@dUP3hbi{jHXJn>-~jJ7y1O$1ZNS z`56qWL~rD`-W{>`yDb09?jzmfa|4xfTTz(`!fUbJqyLX}r!pwZzU@Sz)K=wvv|@v~ zqjXtwmhXyXvkcOa8{LwXj};4BJJDje7YZ96#YoLu88Nwz!?2xPzFV~AG6+1o!q?N6 zKe^FIej15{+>C0q`M}LQl1X_y+wp{QH!$?ydLfGCw-x3SZcj_W2Bl_WQ1U;rezN z-{Zf%3i9|m3tB={u^Xj>vGWXv9 zL4VK}0U}B27h3OuOz}A7<1Geut)L>6pSWH7dh|d}?u-~r!>cMq`|{+;{mY?;5a|bR z1%#l`9%+{wn5?<}@;l!7M#}--$Y|{WWIS4cYzuIAk7H$%(sP?G8uv|Lg8bqnf<7c6%)q5T$~MppYsG zNEl=^U?fW|P@oWz8H5xWWHcZmQ4&%GnL}zBRAeZG5T+1i5D=P3!cZBC43R+vl7J|K zB!Ubk4_?p^oCn`FJ~T}jTn-?Pu&`+4?r(p!zW;tR))o4pC~=U_wl zp}#?-U!9pp?G?p=JrEG-bVVyJ0@4qNJ(dY149)4GFnvl0x8?X4x7`=n4~hR0Fl}Uk(ud+iSRTEAx80v>)3)?Q$U~F0r3C-xCphE3 zuIhYcRQA%c`8f^Z4c*Y5(0)C#oE3~suzix{S|@X|dY8{x*NTB04s4(zu^s1Cmvo>W zS;t)nGQL(Gz{Z@~c{`HrXx77T4ZD5rA~xcz)LAvT5qZZlpSEE`n687}K+oGl&dPab zW`I=cOAr089|J+@+NJ904-pstJf^n7_!yuATh;y%q2mFX;U6bSO)N`&i|_=`Tc!c^ zC8!CEq+e=@du;OIoq=5ZMg%=CZNN>McbDZi&HvZ>Vz;o*xv*{8Skw4`cW zA0L;V&bw0jZHY~+tECF>_(>M`c=Docr3g;16TG}t9p7gGNmwbcZ@YCwSi*7s!&1rYDG`hXgs>8qE%1wi4p(Z{5|ZEY2(O4e zsx-nx5DG0aJTX0OgQ1q%{4Nloq)8C>ZrStSr^Ai82(V*(0Fhfijw_fYU=??hIWne( zM^|Y#`~pjSG38enAiq3xUj=j z@u&I9DJGCTA}?V&mnJ=b)h4ag(11ltEQF-D$L|}iZs_~cAF z&EejA@#D)BnR!Dgk^I$W49otI4f+EC3sUX$bA6liT>|^ zn%KeMY6z2m|IBI@kVCmnh4|&D%}{$K-ekgr>d*>9eohtNK}=z6r{iy^{j$?cqZrb`t^uuF%hW!IoOOxB4BamlC{P9)28bkvKl zr)dMp74Z5$UCSGt%by&r^S*+{)Jp`ndB-7%yvR!6P{6o3JwLvK!q1(wqc2Ak7b0s} zpt^6lZ$xpSwtF>N++tn#A{uS%jVtM+zM-smK~+~O-L4bh4&l1l*#&kxS=|u_M>IV0 zEe{kyBWxR_j&*p2!n=J7U5U(@(bSR7fIC4rJC{H^82o8Xw2i!DX{B>sJJVAgoptU- zu(bkt&v1tetI4f=HaW-DnryJaIJn6(SOYj9U}TsJ~H&V=mq8|Y6u)aa0nDZ!F+ZTioLIIy*)&oyffr$5J%7M`=fjn#tZiy41+ld)P zV{S$K>+$^(GYMFF6YsX6E`Ya2PazPI2R8{V()5xS>7r`!{-W@8l<43jpT^*5flHvE z)SK!q(nO6So-qUmB~NPZ{+mYxqS;Sw=}WA)K!c~X>PiuPT~r73%NP%UF*Nz^pe0!E z=?1?g5YGhpsZ4GHXeL%(C;}|}y_O^3#8DA+NoWf$mR)9WUBQW4tMaQ$B3nc~^p(#4 zqn$Pz72?y!iFUSxSaA;jD(W_9Rj8%_!C^m1eE@#t0?Zf;to0N~z4;$Tx`p>6DD!v) z6Qq=Pmp~a1EkF_L0%|L!5bU#5h>{k`3|MNv8sC~`IZz&~u9Luen9CrG5F-+($Zv>T z&o+3s%?IE9G+s79P_3>yXwqko`nITJQVvlsI#eby6~ty@wa`@)bLv~^{M-uu+=SjX zmTF^8xj{k$6s?L`Zc`Y;Godv|>MM!j5F9~z%y|LfG%&8Mq@drJdT;mH|K8%TZtYHT zGC|i(hY-4>mEI^{1-A-0S2ho3`7q0c`AjM0!GY4leihC)JWiaxp&Cgry~x8_gg)yub1A=2u;o+>#dzi3qhfEDh$|=at5BU;8g$qFjqvpR6 zbOeu>`B2CF^7SxIq(^9Ne(*5W&alANX@+WUmtAR1uyac1b}RN6@2i7y9QSdS7K8on zjb$Fwp?1LXgS7Nn{@O1QV}$b}hk~hKPFRqKZXLvn4w14qbiLSXDhr!~>3qmkR^#M- zBheT7i76aCAgGky8qGO|^L>AsfBb!712Wl75bV2$-AX-yRjcsE40RPs=k`c;`dq}J zZTN+EIAV3=j#of96YvyDPvN5~M?+ulV2E^yD)<4$2C=LSz#bA@&V07ZDg6pNodUUj z$jJ=-iqnZkW6mVUrJr(+dK*-^j|~xu9UMz%_E;NUyxcsL!h@?@)(h^?w(xU9?r_aR z{g=OU(;@_)TZa25x@jEgbna>D+H!5}jag+bR0VD(zum4zhw4?Cv2Xm(Pq3qmrN0$z35#6Lt?lpmcxi7wl!5n?dG55pp#@ zah|)cP8(%B%sr8miDKRBnVYI>)x=P42FjKpuXp&@yAY`K#cT7o!-|03tAX%+AOZN~Sr7A93)TVx}t78gm2v>R=HmEBRKGY#6EF^6n& z>t}S%RH&LBwl+xDM(Xxn?4{j+MJF>Fij!DDu!YLTUEHYK`7PTsNWeP>nHCAmVy}^I zQ15(S+lvboVwH3|TzifTYxByds$Rm*#wLX*3R^hIt3`?RlSy=aL4V@nySNvp9=)GX zU|XtrcNAm%-QG4x@h_7jct~~30dE7LRm|gezd)E*&nK^3fgdA@%o_QYH@AyBtNf}; zEr1xt=AO(+?jc#b@{%zeCwt@}`Q%qUfsTY@bUT+9;dCnMyrbC-Q;V!@zdap~$7dZi zGWeLaq0XRId8TLC`IMOoVxOT$p=oh?uOM@$M+Qp;sn6TDW9xj=c%?^m0Dlw+r!`eJ zgjODj4t@(Zb^9bl*&vgC5}*MxDeYtP2O<6#1Qq=qOM2P=@oy~2sep~z=?|DxwMCMc z#c~Jj-0c&L_MA7o=En%ylW@_h6UKn20lP-||k^4eP&S?0$WZRXVSTnfGSvW1Xu--#qcVJ(o-0 zBY=psVn^bS^5;fnsPIEI+qM*UNYQircb(nQ!UMI_>b*@O<; z*-eOsuwEdo5;_Xi)483+Q@<_&fTqwO(|%G)E4?OOnUY%n!t&C{H2?@m< zm|YXz((8~)t|1KKpF~MSxv#Z~%hZYd!|b(}5T(8a1Lv_muds3U%k1WrG;CNJO-vRu zvZh;I#gqbnSQ7pj6vh<0!+ICR)QmQK)s@Z@3-|_Hq2hegmALPqYf0NiPZuv7U((oY zGXIND-DZo;zZ!nO?_elc8sP)I@JyL?gz(uqTB3lK!nH^gUYwtrTy+=iXYlU?Bl!2@ zAB%~Cx<#-#CZ0(LxmJcNDxa2pTmd0dxm)xrzF1^+6=H-Gc4du7y1x_-YT;Ln!x@D "AUTO", - clk0_divide_by => 66, + clk0_divide_by => 11, clk0_duty_cycle => 50, - clk0_multiply_by => 1, + clk0_multiply_by => 16, clk0_phase_shift => "0", - clk1_divide_by => 900, + clk1_divide_by => 33, clk1_duty_cycle => 50, - clk1_multiply_by => 67, + clk1_multiply_by => 16, clk1_phase_shift => "0", - clk2_divide_by => 90, + clk2_divide_by => 1375, clk2_duty_cycle => 50, - clk2_multiply_by => 67, + clk2_multiply_by => 1024, clk2_phase_shift => "0", compensate_clock => "CLK0", inclk0_input_frequency => 30303, @@ -244,15 +244,15 @@ END SYN; -- Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0" -- Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "e0" -- Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" --- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "90" +-- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "1" -- Retrieval info: PRIVATE: DIV_FACTOR1 NUMERIC "900" -- Retrieval info: PRIVATE: DIV_FACTOR2 NUMERIC "90" -- Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" -- Retrieval info: PRIVATE: DUTY_CYCLE1 STRING "50.00000000" -- Retrieval info: PRIVATE: DUTY_CYCLE2 STRING "50.00000000" --- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "0.500000" --- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE1 STRING "2.456667" --- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE2 STRING "24.566668" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "48.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE1 STRING "16.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE2 STRING "24.576000" -- Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" -- Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" -- Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" @@ -272,23 +272,23 @@ END SYN; -- Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" -- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "330.000" -- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" --- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "ps" -- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT1 STRING "deg" -- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT2 STRING "deg" -- Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any" -- Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0" -- Retrieval info: PRIVATE: MIRROR_CLK1 STRING "0" -- Retrieval info: PRIVATE: MIRROR_CLK2 STRING "0" --- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "67" +-- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "1" -- Retrieval info: PRIVATE: MULT_FACTOR1 NUMERIC "67" -- Retrieval info: PRIVATE: MULT_FACTOR2 NUMERIC "67" -- Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "0" --- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "0.50000000" --- Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING "2.45760000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "48.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING "16.00000000" -- Retrieval info: PRIVATE: OUTPUT_FREQ2 STRING "24.57600000" -- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "1" --- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE1 STRING "0" --- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE2 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE1 STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE2 STRING "1" -- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" -- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT1 STRING "MHz" -- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT2 STRING "MHz" @@ -298,7 +298,7 @@ END SYN; -- Retrieval info: PRIVATE: PHASE_SHIFT1 STRING "0.00000000" -- Retrieval info: PRIVATE: PHASE_SHIFT2 STRING "0.00000000" -- Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0" --- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "ps" -- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT1 STRING "deg" -- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT2 STRING "deg" -- Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" @@ -338,17 +338,17 @@ END SYN; -- Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0" -- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all -- Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" --- Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "66" +-- Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "11" -- Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" --- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "1" +-- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "16" -- Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0" --- Retrieval info: CONSTANT: CLK1_DIVIDE_BY NUMERIC "900" +-- Retrieval info: CONSTANT: CLK1_DIVIDE_BY NUMERIC "33" -- Retrieval info: CONSTANT: CLK1_DUTY_CYCLE NUMERIC "50" --- Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC "67" +-- Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC "16" -- Retrieval info: CONSTANT: CLK1_PHASE_SHIFT STRING "0" --- Retrieval info: CONSTANT: CLK2_DIVIDE_BY NUMERIC "90" +-- Retrieval info: CONSTANT: CLK2_DIVIDE_BY NUMERIC "1375" -- Retrieval info: CONSTANT: CLK2_DUTY_CYCLE NUMERIC "50" --- Retrieval info: CONSTANT: CLK2_MULTIPLY_BY NUMERIC "67" +-- Retrieval info: CONSTANT: CLK2_MULTIPLY_BY NUMERIC "1024" -- Retrieval info: CONSTANT: CLK2_PHASE_SHIFT STRING "0" -- Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0" -- Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "30303" diff --git a/FPGA_by_Fredi/altpll3.bsf b/FPGA_by_Fredi/altpll3.bsf index da30b0c..1a61457 100644 --- a/FPGA_by_Fredi/altpll3.bsf +++ b/FPGA_by_Fredi/altpll3.bsf @@ -20,86 +20,93 @@ applicable agreement for further details. */ (header "symbol" (version "1.1")) (symbol - (rect 0 0 304 232) - (text "altpll3" (rect 132 1 179 20)(font "Arial" (font_size 10))) - (text "inst" (rect 8 213 31 228)(font "Arial" )) + (rect 0 0 272 200) + (text "altpll3" (rect 119 0 159 16)(font "Arial" (font_size 10))) + (text "inst" (rect 8 184 25 196)(font "Arial" )) (port - (pt 0 72) + (pt 0 64) (input) - (text "inclk0" (rect 0 0 40 16)(font "Arial" (font_size 8))) - (text "inclk0" (rect 4 56 38 72)(font "Arial" (font_size 8))) - (line (pt 0 72)(pt 48 72)(line_width 1)) + (text "inclk0" (rect 0 0 31 14)(font "Arial" (font_size 8))) + (text "inclk0" (rect 4 51 31 64)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 40 64)(line_width 1)) ) (port - (pt 304 72) + (pt 272 64) (output) - (text "c0" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c0" (rect 287 56 301 72)(font "Arial" (font_size 8))) - (line (pt 304 72)(pt 272 72)(line_width 1)) + (text "c0" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c0" (rect 257 51 268 64)(font "Arial" (font_size 8))) + (line (pt 272 64)(pt 224 64)(line_width 1)) ) (port - (pt 304 96) + (pt 272 80) (output) - (text "c1" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c1" (rect 287 80 301 96)(font "Arial" (font_size 8))) - (line (pt 304 96)(pt 272 96)(line_width 1)) + (text "c1" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c1" (rect 257 67 268 80)(font "Arial" (font_size 8))) + (line (pt 272 80)(pt 224 80)(line_width 1)) ) (port - (pt 304 120) + (pt 272 96) (output) - (text "c2" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c2" (rect 287 104 301 120)(font "Arial" (font_size 8))) - (line (pt 304 120)(pt 272 120)(line_width 1)) + (text "c2" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c2" (rect 257 83 268 96)(font "Arial" (font_size 8))) + (line (pt 272 96)(pt 224 96)(line_width 1)) ) (port - (pt 304 144) + (pt 272 112) (output) - (text "c3" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c3" (rect 287 128 301 144)(font "Arial" (font_size 8))) - (line (pt 304 144)(pt 272 144)(line_width 1)) + (text "c3" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c3" (rect 257 99 268 112)(font "Arial" (font_size 8))) + (line (pt 272 112)(pt 224 112)(line_width 1)) + ) + (port + (pt 272 128) + (output) + (text "locked" (rect 0 0 36 14)(font "Arial" (font_size 8))) + (text "locked" (rect 238 115 268 128)(font "Arial" (font_size 8))) + (line (pt 272 128)(pt 224 128)(line_width 1)) ) (drawing - (text "Cyclone III" (rect 229 214 277 228)(font "Arial" )) - (text "inclk0 frequency: 33.000 MHz" (rect 58 67 201 81)(font "Arial" )) - (text "Operation Mode: Src Sync Comp" (rect 58 84 215 98)(font "Arial" )) - (text "Clk " (rect 59 111 76 125)(font "Arial" )) - (text "Ratio" (rect 86 111 110 125)(font "Arial" )) - (text "Ph (dg)" (rect 121 111 156 125)(font "Arial" )) - (text "DC (%)" (rect 166 111 201 125)(font "Arial" )) - (text "c0" (rect 63 129 75 143)(font "Arial" )) - (text "2/33" (rect 88 129 109 143)(font "Arial" )) - (text "0.00" (rect 129 129 150 143)(font "Arial" )) - (text "50.00" (rect 171 129 198 143)(font "Arial" )) - (text "c1" (rect 63 147 75 161)(font "Arial" )) - (text "16/33" (rect 85 147 112 161)(font "Arial" )) - (text "0.00" (rect 129 147 150 161)(font "Arial" )) - (text "50.00" (rect 171 147 198 161)(font "Arial" )) - (text "c2" (rect 63 165 75 179)(font "Arial" )) - (text "25/33" (rect 85 165 112 179)(font "Arial" )) - (text "0.00" (rect 129 165 150 179)(font "Arial" )) - (text "50.00" (rect 171 165 198 179)(font "Arial" )) - (text "c3" (rect 63 183 75 197)(font "Arial" )) - (text "16/11" (rect 85 183 112 197)(font "Arial" )) - (text "0.00" (rect 129 183 150 197)(font "Arial" )) - (text "50.00" (rect 171 183 198 197)(font "Arial" )) - (line (pt 0 0)(pt 305 0)(line_width 1)) - (line (pt 305 0)(pt 305 233)(line_width 1)) - (line (pt 0 233)(pt 305 233)(line_width 1)) - (line (pt 0 0)(pt 0 233)(line_width 1)) - (line (pt 56 108)(pt 208 108)(line_width 1)) - (line (pt 56 125)(pt 208 125)(line_width 1)) - (line (pt 56 143)(pt 208 143)(line_width 1)) - (line (pt 56 161)(pt 208 161)(line_width 1)) - (line (pt 56 179)(pt 208 179)(line_width 1)) - (line (pt 56 197)(pt 208 197)(line_width 1)) - (line (pt 56 108)(pt 56 197)(line_width 1)) - (line (pt 82 108)(pt 82 197)(line_width 3)) - (line (pt 118 108)(pt 118 197)(line_width 3)) - (line (pt 163 108)(pt 163 197)(line_width 3)) - (line (pt 207 108)(pt 207 197)(line_width 1)) - (line (pt 48 56)(pt 272 56)(line_width 1)) - (line (pt 272 56)(pt 272 216)(line_width 1)) - (line (pt 48 216)(pt 272 216)(line_width 1)) - (line (pt 48 56)(pt 48 216)(line_width 1)) + (text "Cyclone III" (rect 211 185 258 197)(font "Arial" )) + (text "inclk0 frequency: 33.000 MHz" (rect 50 59 175 71)(font "Arial" )) + (text "Operation Mode: Src Sync Comp" (rect 50 73 188 85)(font "Arial" )) + (text "Clk " (rect 51 96 68 108)(font "Arial" )) + (text "Ratio" (rect 81 96 103 108)(font "Arial" )) + (text "Ph (dg)" (rect 116 96 146 108)(font "Arial" )) + (text "DC (%)" (rect 151 96 182 108)(font "Arial" )) + (text "c0" (rect 54 111 64 123)(font "Arial" )) + (text "25/33" (rect 81 111 104 123)(font "Arial" )) + (text "0.00" (rect 122 111 140 123)(font "Arial" )) + (text "50.00" (rect 155 111 178 123)(font "Arial" )) + (text "c1" (rect 54 126 64 138)(font "Arial" )) + (text "2/33" (rect 83 126 101 138)(font "Arial" )) + (text "0.00" (rect 122 126 140 138)(font "Arial" )) + (text "50.00" (rect 155 126 178 138)(font "Arial" )) + (text "c2" (rect 54 141 64 153)(font "Arial" )) + (text "1/66" (rect 83 141 101 153)(font "Arial" )) + (text "0.00" (rect 122 141 140 153)(font "Arial" )) + (text "50.00" (rect 155 141 178 153)(font "Arial" )) + (text "c3" (rect 54 156 64 168)(font "Arial" )) + (text "512/6875" (rect 73 156 111 168)(font "Arial" )) + (text "0.00" (rect 122 156 140 168)(font "Arial" )) + (text "50.00" (rect 155 156 178 168)(font "Arial" )) + (line (pt 0 0)(pt 273 0)(line_width 1)) + (line (pt 273 0)(pt 273 201)(line_width 1)) + (line (pt 0 201)(pt 273 201)(line_width 1)) + (line (pt 0 0)(pt 0 201)(line_width 1)) + (line (pt 48 94)(pt 184 94)(line_width 1)) + (line (pt 48 108)(pt 184 108)(line_width 1)) + (line (pt 48 123)(pt 184 123)(line_width 1)) + (line (pt 48 138)(pt 184 138)(line_width 1)) + (line (pt 48 153)(pt 184 153)(line_width 1)) + (line (pt 48 168)(pt 184 168)(line_width 1)) + (line (pt 48 94)(pt 48 168)(line_width 1)) + (line (pt 70 94)(pt 70 168)(line_width 3)) + (line (pt 113 94)(pt 113 168)(line_width 3)) + (line (pt 148 94)(pt 148 168)(line_width 3)) + (line (pt 183 94)(pt 183 168)(line_width 1)) + (line (pt 40 48)(pt 224 48)(line_width 1)) + (line (pt 224 48)(pt 224 184)(line_width 1)) + (line (pt 40 184)(pt 224 184)(line_width 1)) + (line (pt 40 48)(pt 40 184)(line_width 1)) ) ) diff --git a/FPGA_by_Fredi/altpll3.cmp b/FPGA_by_Fredi/altpll3.cmp index 44b3f2e..5d2ea75 100644 --- a/FPGA_by_Fredi/altpll3.cmp +++ b/FPGA_by_Fredi/altpll3.cmp @@ -20,6 +20,7 @@ component altpll3 c0 : OUT STD_LOGIC ; c1 : OUT STD_LOGIC ; c2 : OUT STD_LOGIC ; - c3 : OUT STD_LOGIC + c3 : OUT STD_LOGIC ; + locked : OUT STD_LOGIC ); end component; diff --git a/FPGA_by_Fredi/altpll3.inc b/FPGA_by_Fredi/altpll3.inc index 160ecad..dd262c4 100644 --- a/FPGA_by_Fredi/altpll3.inc +++ b/FPGA_by_Fredi/altpll3.inc @@ -22,5 +22,6 @@ RETURNS ( c0, c1, c2, - c3 + c3, + locked ); diff --git a/FPGA_by_Fredi/altpll3.ppf b/FPGA_by_Fredi/altpll3.ppf index 2a7b695..1928434 100644 --- a/FPGA_by_Fredi/altpll3.ppf +++ b/FPGA_by_Fredi/altpll3.ppf @@ -7,6 +7,7 @@ + diff --git a/FPGA_by_Fredi/altpll3.vhd b/FPGA_by_Fredi/altpll3.vhd index 6ead1f5..48ecaf5 100644 --- a/FPGA_by_Fredi/altpll3.vhd +++ b/FPGA_by_Fredi/altpll3.vhd @@ -46,7 +46,8 @@ ENTITY altpll3 IS c0 : OUT STD_LOGIC ; c1 : OUT STD_LOGIC ; c2 : OUT STD_LOGIC ; - c3 : OUT STD_LOGIC + c3 : OUT STD_LOGIC ; + locked : OUT STD_LOGIC ); END altpll3; @@ -59,9 +60,10 @@ ARCHITECTURE SYN OF altpll3 IS SIGNAL sub_wire3 : STD_LOGIC ; SIGNAL sub_wire4 : STD_LOGIC ; SIGNAL sub_wire5 : STD_LOGIC ; - SIGNAL sub_wire6 : STD_LOGIC_VECTOR (1 DOWNTO 0); - SIGNAL sub_wire7_bv : BIT_VECTOR (0 DOWNTO 0); - SIGNAL sub_wire7 : STD_LOGIC_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire6 : STD_LOGIC ; + SIGNAL sub_wire7 : STD_LOGIC_VECTOR (1 DOWNTO 0); + SIGNAL sub_wire8_bv : BIT_VECTOR (0 DOWNTO 0); + SIGNAL sub_wire8 : STD_LOGIC_VECTOR (0 DOWNTO 0); @@ -131,17 +133,19 @@ ARCHITECTURE SYN OF altpll3 IS port_extclk1 : STRING; port_extclk2 : STRING; port_extclk3 : STRING; + self_reset_on_loss_lock : STRING; width_clock : NATURAL ); PORT ( inclk : IN STD_LOGIC_VECTOR (1 DOWNTO 0); + locked : OUT STD_LOGIC ; clk : OUT STD_LOGIC_VECTOR (4 DOWNTO 0) ); END COMPONENT; BEGIN - sub_wire7_bv(0 DOWNTO 0) <= "0"; - sub_wire7 <= To_stdlogicvector(sub_wire7_bv); + sub_wire8_bv(0 DOWNTO 0) <= "0"; + sub_wire8 <= To_stdlogicvector(sub_wire8_bv); sub_wire4 <= sub_wire0(3); sub_wire3 <= sub_wire0(2); sub_wire2 <= sub_wire0(1); @@ -150,29 +154,30 @@ BEGIN c1 <= sub_wire2; c2 <= sub_wire3; c3 <= sub_wire4; - sub_wire5 <= inclk0; - sub_wire6 <= sub_wire7(0 DOWNTO 0) & sub_wire5; + locked <= sub_wire5; + sub_wire6 <= inclk0; + sub_wire7 <= sub_wire8(0 DOWNTO 0) & sub_wire6; altpll_component : altpll GENERIC MAP ( bandwidth_type => "AUTO", clk0_divide_by => 33, clk0_duty_cycle => 50, - clk0_multiply_by => 2, + clk0_multiply_by => 25, clk0_phase_shift => "0", clk1_divide_by => 33, clk1_duty_cycle => 50, - clk1_multiply_by => 16, + clk1_multiply_by => 2, clk1_phase_shift => "0", - clk2_divide_by => 33, + clk2_divide_by => 66, clk2_duty_cycle => 50, - clk2_multiply_by => 25, + clk2_multiply_by => 1, clk2_phase_shift => "0", - clk3_divide_by => 11, + clk3_divide_by => 6875, clk3_duty_cycle => 50, - clk3_multiply_by => 16, + clk3_multiply_by => 512, clk3_phase_shift => "0", - compensate_clock => "CLK1", + compensate_clock => "CLK0", inclk0_input_frequency => 30303, intended_device_family => "Cyclone III", lpm_type => "altpll", @@ -188,7 +193,7 @@ BEGIN port_fbin => "PORT_UNUSED", port_inclk0 => "PORT_USED", port_inclk1 => "PORT_UNUSED", - port_locked => "PORT_UNUSED", + port_locked => "PORT_USED", port_pfdena => "PORT_UNUSED", port_phasecounterselect => "PORT_UNUSED", port_phasedone => "PORT_UNUSED", @@ -219,11 +224,13 @@ BEGIN port_extclk1 => "PORT_UNUSED", port_extclk2 => "PORT_UNUSED", port_extclk3 => "PORT_UNUSED", + self_reset_on_loss_lock => "OFF", width_clock => 5 ) PORT MAP ( - inclk => sub_wire6, - clk => sub_wire0 + inclk => sub_wire7, + clk => sub_wire0, + locked => sub_wire5 ); @@ -246,21 +253,21 @@ END SYN; -- Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0" -- Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0" -- Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0" --- Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c1" +-- Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0" -- Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "e0" -- Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "8" --- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "33" --- Retrieval info: PRIVATE: DIV_FACTOR1 NUMERIC "33" --- Retrieval info: PRIVATE: DIV_FACTOR2 NUMERIC "33" --- Retrieval info: PRIVATE: DIV_FACTOR3 NUMERIC "33" +-- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "72" +-- Retrieval info: PRIVATE: DIV_FACTOR1 NUMERIC "906" +-- Retrieval info: PRIVATE: DIV_FACTOR2 NUMERIC "3072" +-- Retrieval info: PRIVATE: DIV_FACTOR3 NUMERIC "738" -- Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000" -- Retrieval info: PRIVATE: DUTY_CYCLE1 STRING "50.00000000" -- Retrieval info: PRIVATE: DUTY_CYCLE2 STRING "50.00000000" -- Retrieval info: PRIVATE: DUTY_CYCLE3 STRING "50.00000000" --- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "2.000000" --- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE1 STRING "16.000000" --- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE2 STRING "25.000000" --- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE3 STRING "48.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "25.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE1 STRING "2.000000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE2 STRING "0.500000" +-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE3 STRING "2.457600" -- Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0" -- Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0" -- Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1" @@ -276,7 +283,7 @@ END SYN; -- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz" -- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III" -- Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1" --- Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "0" +-- Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "1" -- Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1" -- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "330.000" -- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0" @@ -289,19 +296,19 @@ END SYN; -- Retrieval info: PRIVATE: MIRROR_CLK1 STRING "0" -- Retrieval info: PRIVATE: MIRROR_CLK2 STRING "0" -- Retrieval info: PRIVATE: MIRROR_CLK3 STRING "0" --- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "2" --- Retrieval info: PRIVATE: MULT_FACTOR1 NUMERIC "16" --- Retrieval info: PRIVATE: MULT_FACTOR2 NUMERIC "25" --- Retrieval info: PRIVATE: MULT_FACTOR3 NUMERIC "48" +-- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "55" +-- Retrieval info: PRIVATE: MULT_FACTOR1 NUMERIC "55" +-- Retrieval info: PRIVATE: MULT_FACTOR2 NUMERIC "55" +-- Retrieval info: PRIVATE: MULT_FACTOR3 NUMERIC "55" -- Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "0" --- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "2.00000000" --- Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING "16.00000000" --- Retrieval info: PRIVATE: OUTPUT_FREQ2 STRING "25.00000000" --- Retrieval info: PRIVATE: OUTPUT_FREQ3 STRING "160.00000000" --- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "0" --- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE1 STRING "0" --- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE2 STRING "0" --- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE3 STRING "0" +-- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "25.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ1 STRING "2.00000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ2 STRING "0.50000000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ3 STRING "2.45760000" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE1 STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE2 STRING "1" +-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE3 STRING "1" -- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz" -- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT1 STRING "MHz" -- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT2 STRING "MHz" @@ -316,7 +323,7 @@ END SYN; -- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg" -- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT1 STRING "deg" -- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT2 STRING "deg" --- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT3 STRING "ps" +-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT3 STRING "ns" -- Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0" -- Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "0" -- Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1" @@ -359,21 +366,21 @@ END SYN; -- Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO" -- Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "33" -- Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50" --- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "2" +-- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "25" -- Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0" -- Retrieval info: CONSTANT: CLK1_DIVIDE_BY NUMERIC "33" -- Retrieval info: CONSTANT: CLK1_DUTY_CYCLE NUMERIC "50" --- Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC "16" +-- Retrieval info: CONSTANT: CLK1_MULTIPLY_BY NUMERIC "2" -- Retrieval info: CONSTANT: CLK1_PHASE_SHIFT STRING "0" --- Retrieval info: CONSTANT: CLK2_DIVIDE_BY NUMERIC "33" +-- Retrieval info: CONSTANT: CLK2_DIVIDE_BY NUMERIC "66" -- Retrieval info: CONSTANT: CLK2_DUTY_CYCLE NUMERIC "50" --- Retrieval info: CONSTANT: CLK2_MULTIPLY_BY NUMERIC "25" +-- Retrieval info: CONSTANT: CLK2_MULTIPLY_BY NUMERIC "1" -- Retrieval info: CONSTANT: CLK2_PHASE_SHIFT STRING "0" --- Retrieval info: CONSTANT: CLK3_DIVIDE_BY NUMERIC "11" +-- Retrieval info: CONSTANT: CLK3_DIVIDE_BY NUMERIC "6875" -- Retrieval info: CONSTANT: CLK3_DUTY_CYCLE NUMERIC "50" --- Retrieval info: CONSTANT: CLK3_MULTIPLY_BY NUMERIC "16" +-- Retrieval info: CONSTANT: CLK3_MULTIPLY_BY NUMERIC "512" -- Retrieval info: CONSTANT: CLK3_PHASE_SHIFT STRING "0" --- Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK1" +-- Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0" -- Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "30303" -- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III" -- Retrieval info: CONSTANT: LPM_TYPE STRING "altpll" @@ -389,7 +396,7 @@ END SYN; -- Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED" -- Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED" -- Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED" --- Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_USED" -- Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED" -- Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED" -- Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED" @@ -420,6 +427,7 @@ END SYN; -- Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED" -- Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED" -- Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED" +-- Retrieval info: CONSTANT: SELF_RESET_ON_LOSS_LOCK STRING "OFF" -- Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5" -- Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]" -- Retrieval info: USED_PORT: @inclk 0 0 2 0 INPUT_CLK_EXT VCC "@inclk[1..0]" @@ -428,6 +436,8 @@ END SYN; -- Retrieval info: USED_PORT: c2 0 0 0 0 OUTPUT_CLK_EXT VCC "c2" -- Retrieval info: USED_PORT: c3 0 0 0 0 OUTPUT_CLK_EXT VCC "c3" -- Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0" +-- Retrieval info: USED_PORT: locked 0 0 0 0 OUTPUT GND "locked" +-- Retrieval info: CONNECT: locked 0 0 0 0 @locked 0 0 0 0 -- Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0 -- Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0 -- Retrieval info: CONNECT: c1 0 0 0 0 @clk 0 0 1 1 diff --git a/FPGA_by_Fredi/firebee1.asm.rpt b/FPGA_by_Fredi/firebee1.asm.rpt deleted file mode 100644 index 7ffb13e..0000000 --- a/FPGA_by_Fredi/firebee1.asm.rpt +++ /dev/null @@ -1,128 +0,0 @@ -Assembler report for firebee1 -Wed Dec 15 02:25:13 2010 -Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition - - ---------------------- -; Table of Contents ; ---------------------- - 1. Legal Notice - 2. Assembler Summary - 3. Assembler Settings - 4. Assembler Generated Files - 5. Assembler Device Options: C:/FireBee/FPGA/firebee1.sof - 6. Assembler Device Options: C:/FireBee/FPGA/firebee1.rbf - 7. Assembler Messages - - - ----------------- -; Legal Notice ; ----------------- -Copyright (C) 1991-2010 Altera Corporation -Your use of Altera Corporation's design tools, logic functions -and other software and tools, and its AMPP partner logic -functions, and any output files from any of the foregoing -(including device programming or simulation files), and any -associated documentation or information are expressly subject -to the terms and conditions of the Altera Program License -Subscription Agreement, Altera MegaCore Function License -Agreement, or other applicable license agreement, including, -without limitation, that your use is for the sole purpose of -programming logic devices manufactured by Altera and sold by -Altera or its authorized distributors. Please refer to the -applicable agreement for further details. - - - -+---------------------------------------------------------------+ -; Assembler Summary ; -+-----------------------+---------------------------------------+ -; Assembler Status ; Successful - Wed Dec 15 02:25:13 2010 ; -; Revision Name ; firebee1 ; -; Top-level Entity Name ; firebee1 ; -; Family ; Cyclone III ; -; Device ; EP3C40F484C6 ; -+-----------------------+---------------------------------------+ - - -+----------------------------------------------------------------------------------------------------------+ -; Assembler Settings ; -+-----------------------------------------------------------------------------+------------+---------------+ -; Option ; Setting ; Default Value ; -+-----------------------------------------------------------------------------+------------+---------------+ -; Generate Raw Binary File (.rbf) For Target Device ; On ; Off ; -; Hexadecimal Output File start address ; 0XE0700000 ; 0 ; -; Use smart compilation ; Off ; Off ; -; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ; -; Enable compact report table ; Off ; Off ; -; Generate compressed bitstreams ; On ; On ; -; Compression mode ; Off ; Off ; -; Clock source for configuration device ; Internal ; Internal ; -; Clock frequency of the configuration device ; 10 MHZ ; 10 MHz ; -; Divide clock frequency by ; 1 ; 1 ; -; Auto user code ; Off ; Off ; -; Use configuration device ; Off ; Off ; -; Configuration device ; Auto ; Auto ; -; Configuration device auto user code ; Off ; Off ; -; Generate Tabular Text File (.ttf) For Target Device ; Off ; Off ; -; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off ; Off ; -; Hexadecimal Output File count direction ; Up ; Up ; -; Release clears before tri-states ; Off ; Off ; -; Auto-restart configuration after error ; On ; On ; -; Enable OCT_DONE ; Off ; Off ; -; Generate Serial Vector Format File (.svf) for Target Device ; Off ; Off ; -; Generate a JEDEC STAPL Format File (.jam) for Target Device ; Off ; Off ; -; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off ; Off ; -; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On ; On ; -+-----------------------------------------------------------------------------+------------+---------------+ - - -+------------------------------+ -; Assembler Generated Files ; -+------------------------------+ -; File Name ; -+------------------------------+ -; C:/FireBee/FPGA/firebee1.sof ; -; C:/FireBee/FPGA/firebee1.rbf ; -+------------------------------+ - - -+--------------------------------------------------------+ -; Assembler Device Options: C:/FireBee/FPGA/firebee1.sof ; -+----------------+---------------------------------------+ -; Option ; Setting ; -+----------------+---------------------------------------+ -; Device ; EP3C40F484C6 ; -; JTAG usercode ; 0xFFFFFFFF ; -; Checksum ; 0x0085E8C6 ; -+----------------+---------------------------------------+ - - -+--------------------------------------------------------+ -; Assembler Device Options: C:/FireBee/FPGA/firebee1.rbf ; -+---------------------+----------------------------------+ -; Option ; Setting ; -+---------------------+----------------------------------+ -; Raw Binary File ; ; -; Compression Ratio ; 2 ; -+---------------------+----------------------------------+ - - -+--------------------+ -; Assembler Messages ; -+--------------------+ -Info: ******************************************************************* -Info: Running Quartus II Assembler - Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition - Info: Processing started: Wed Dec 15 02:25:08 2010 -Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off firebeei1 -c firebee1 -Info: Writing out detailed assembly data for power analysis -Info: Assembler is generating device programming files -Info: Quartus II Assembler was successful. 0 errors, 0 warnings - Info: Peak virtual memory: 291 megabytes - Info: Processing ended: Wed Dec 15 02:25:13 2010 - Info: Elapsed time: 00:00:05 - Info: Total CPU time (on all processors): 00:00:05 - - diff --git a/FPGA_by_Fredi/firebee1.bdf b/FPGA_by_Fredi/firebee1.bdf index 46507a2..8d4f188 100644 --- a/FPGA_by_Fredi/firebee1.bdf +++ b/FPGA_by_Fredi/firebee1.bdf @@ -26,8 +26,8 @@ applicable agreement for further details. (pin (input) (rect 208 1392 376 1408) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "FB_ALE" (rect 9 0 60 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "FB_ALE" (rect 9 0 49 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -37,14 +37,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 136 1408 192 1424)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 160 1408 208 1424)) ) (pin (input) (rect 992 936 1160 952) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nFB_WR" (rect 9 0 66 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nFB_WR" (rect 9 0 53 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -54,31 +54,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 944 952 1000 968)) -) -(pin - (input) - (rect 168 296 336 312) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "CLK33M" (rect 9 0 64 15)(font "Arial" )) - (pt 168 8) - (drawing - (line (pt 92 12)(pt 117 12)(line_width 1)) - (line (pt 92 4)(pt 117 4)(line_width 1)) - (line (pt 121 8)(pt 168 8)(line_width 1)) - (line (pt 92 12)(pt 92 4)(line_width 1)) - (line (pt 117 4)(pt 121 8)(line_width 1)) - (line (pt 117 12)(pt 121 8)(line_width 1)) - ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 104 312 176 328)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 944 952 992 968)) ) (pin (input) (rect 992 960 1160 976) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nFB_CS1" (rect 5 0 67 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nFB_CS1" (rect 9 0 56 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -88,14 +71,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 944 976 1000 992)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 944 976 992 992)) ) (pin (input) (rect 992 984 1160 1000) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nFB_CS2" (rect 5 0 67 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nFB_CS2" (rect 9 0 56 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -105,14 +88,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 944 1000 1000 1016)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 944 1000 992 1016)) ) (pin (input) (rect 1008 360 1176 376) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nFB_CS3" (rect 5 0 67 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nFB_CS3" (rect 9 0 56 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -122,14 +105,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 952 376 1008 392)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 960 376 1008 392)) ) (pin (input) (rect 992 1008 1160 1024) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "FB_SIZE0" (rect 5 0 69 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "FB_SIZE0" (rect 9 0 59 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -139,14 +122,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 944 1024 1000 1040)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 944 1024 992 1040)) ) (pin (input) (rect 992 1032 1160 1048) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "FB_SIZE1" (rect 5 0 69 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "FB_SIZE1" (rect 9 0 59 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -156,14 +139,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 944 1048 1000 1064)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 944 1048 992 1064)) ) (pin (input) (rect 992 1056 1160 1072) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nFB_BURST" (rect 5 0 87 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nFB_BURST" (rect 9 0 71 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -173,14 +156,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 944 1072 1000 1088)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 944 1072 992 1088)) ) (pin (input) (rect 936 1168 1104 1184) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "LP_BUSY" (rect 5 0 68 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "LP_BUSY" (rect 9 0 58 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -190,14 +173,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 888 1184 952 1200)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 888 1184 936 1200)) ) (pin (input) (rect 856 1200 1024 1216) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nACSI_DRQ" (rect 5 0 85 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nACSI_DRQ" (rect 9 0 71 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -207,14 +190,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 808 1216 864 1232)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 808 1216 856 1232)) ) (pin (input) (rect 856 1224 1024 1240) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nACSI_INT" (rect 5 0 75 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nACSI_INT" (rect 9 0 64 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -224,14 +207,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 808 1240 864 1256)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 808 1240 856 1256)) ) (pin (input) (rect 936 1392 1104 1408) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "RxD" (rect 5 0 32 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "RxD" (rect 9 0 31 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -241,14 +224,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 880 1408 944 1424)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1408 936 1424)) ) (pin (input) (rect 936 1416 1104 1432) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "CTS" (rect 5 0 33 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "CTS" (rect 9 0 30 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -258,14 +241,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 880 1432 944 1448)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1432 936 1448)) ) (pin (input) (rect 936 1440 1104 1456) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "RI" (rect 5 0 19 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "RI" (rect 9 0 20 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -275,14 +258,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 880 1456 944 1472)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1456 936 1472)) ) (pin (input) (rect 936 1464 1104 1480) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "DCD" (rect 5 0 36 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "DCD" (rect 9 0 33 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -292,14 +275,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 880 1480 944 1496)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1480 936 1496)) ) (pin (input) (rect 608 1488 776 1504) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "AMKB_RX" (rect 5 0 69 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "AMKB_RX" (rect 9 0 58 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -309,14 +292,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 560 1504 616 1520)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 560 1504 648 1536)) ) (pin (input) (rect 608 1512 776 1528) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "PIC_AMKB_RX" (rect 5 0 101 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "PIC_AMKB_RX" (rect 9 0 83 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -326,14 +309,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 560 1528 616 1544)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 560 1528 608 1544)) ) (pin (input) (rect 936 1544 1104 1560) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "IDE_RDY" (rect 5 0 66 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "IDE_RDY" (rect 9 0 58 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -343,14 +326,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 888 1560 944 1576)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 888 1560 936 1576)) ) (pin (input) (rect 936 1568 1104 1584) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "IDE_INT" (rect 5 0 59 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "IDE_INT" (rect 9 0 51 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -360,14 +343,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 880 1584 944 1600)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1584 936 1600)) ) (pin (input) (rect 936 1592 1104 1608) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "WP_CF_CARD" (rect 5 0 102 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "WP_CF_CARD" (rect 9 0 85 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -377,14 +360,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 888 1608 944 1624)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 888 1608 936 1624)) ) (pin (input) (rect 872 1672 1040 1688) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "TRACK00" (rect 5 0 68 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "TRACK00" (rect 9 0 57 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -394,14 +377,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 816 1688 880 1704)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 816 1688 872 1704)) ) (pin (input) (rect 872 1696 1040 1712) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nWP" (rect 5 0 35 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nWP" (rect 9 0 32 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -411,14 +394,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 816 1712 880 1728)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 816 1712 872 1728)) ) (pin (input) (rect 872 1744 1040 1760) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nDCHG" (rect 5 0 55 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nDCHG" (rect 9 0 47 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -428,14 +411,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 816 1760 880 1776)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 816 1760 872 1776)) ) (pin (input) (rect 936 1776 1104 1792) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "SD_DATA0" (rect 5 0 76 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "SD_DATA0" (rect 9 0 64 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -445,14 +428,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 880 1792 944 1808)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1792 936 1808)) ) (pin (input) (rect 936 1800 1104 1816) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "SD_DATA1" (rect 5 0 76 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "SD_DATA1" (rect 9 0 64 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -462,14 +445,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 880 1816 944 1832)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1816 936 1832)) ) (pin (input) (rect 936 1824 1104 1840) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "SD_DATA2" (rect 5 0 76 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "SD_DATA2" (rect 9 0 64 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -479,31 +462,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 880 1840 944 1856)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1840 936 1856)) ) (pin (input) - (rect 936 1848 1128 1864) - (text "INPUT" (rect 157 0 193 13)(font "Arial" (font_size 6))) - (text "SD_CARD_DEDECT" (rect 5 0 140 15)(font "Arial" )) - (pt 192 8) - (drawing - (line (pt 116 12)(pt 141 12)(line_width 1)) - (line (pt 116 4)(pt 141 4)(line_width 1)) - (line (pt 145 8)(pt 192 8)(line_width 1)) - (line (pt 116 12)(pt 116 4)(line_width 1)) - (line (pt 141 4)(pt 145 8)(line_width 1)) - (line (pt 141 12)(pt 145 8)(line_width 1)) - ) - (text "VCC" (rect 160 7 184 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 880 1864 952 1880)) -) -(pin - (input) - (rect 872 1360 1040 1376) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "MIDI_IN" (rect 5 0 55 15)(font "Arial" )) + (rect 936 1848 1104 1864) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "SD_CARD_DEDECT" (rect 9 0 112 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -513,14 +479,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 816 1376 880 1392)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1864 936 1880)) ) (pin (input) (rect 936 1256 1104 1272) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nSCSI_DRQ" (rect 5 0 86 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nSCSI_DRQ" (rect 9 0 71 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -530,14 +496,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 888 1272 944 1288)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 888 1272 936 1288)) ) (pin (input) (rect 936 1872 1104 1888) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "SD_WP" (rect 5 0 55 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "SD_WP" (rect 9 0 47 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -547,14 +513,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 880 1888 952 1904)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 880 1888 936 1904)) ) (pin (input) (rect 872 1720 1040 1736) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nRD_DATA" (rect 5 0 78 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nRD_DATA" (rect 9 0 65 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -564,14 +530,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 816 1736 880 1752)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 816 1736 872 1752)) ) (pin (input) (rect 936 1280 1104 1296) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nSCSI_C_D" (rect 5 0 84 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nSCSI_C_D" (rect 9 0 69 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -581,14 +547,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 888 1296 944 1312)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 888 1296 936 1312)) ) (pin (input) (rect 936 1304 1104 1320) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nSCSI_I_O" (rect 5 0 76 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nSCSI_I_O" (rect 9 0 64 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -598,14 +564,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 888 1320 944 1336)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 888 1320 936 1336)) ) (pin (input) (rect 936 1328 1104 1344) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nSCSI_MSG" (rect 5 0 85 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nSCSI_MSG" (rect 9 0 70 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -615,14 +581,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 888 1344 944 1360)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 888 1344 936 1360)) ) (pin (input) (rect 992 1104 1160 1120) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nDACK0" (rect 5 0 60 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nDACK0" (rect 9 0 51 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -632,14 +598,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 936 1120 1000 1136)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 936 1120 992 1136)) ) (pin (input) (rect 984 2592 1152 2608) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "PIC_INT" (rect 5 0 59 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "PIC_INT" (rect 9 0 51 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -649,14 +615,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 928 2608 1000 2624)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 928 2608 984 2624)) ) (pin (input) (rect 992 912 1160 928) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nFB_OE" (rect 5 0 59 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nFB_OE" (rect 9 0 50 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -666,14 +632,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 944 928 1000 944)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 944 928 992 944)) ) (pin (input) (rect 360 2616 528 2632) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "TOUT0" (rect 5 0 51 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "TOUT0" (rect 9 0 43 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -683,14 +649,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 304 2632 368 2648)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 304 2632 360 2648)) ) (pin (input) (rect 360 2504 528 2520) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nMASTER" (rect 5 0 69 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nMASTER" (rect 9 0 58 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -700,14 +666,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 304 2520 368 2536)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 304 2520 360 2536)) ) (pin (input) - (rect 984 2640 1152 2656) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "DVI_INT" (rect 5 0 58 15)(font "Arial" )) + (rect 680 2640 848 2656) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "DVI_INT" (rect 9 0 51 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -717,14 +683,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 928 2656 992 2672)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 624 2656 680 2672)) ) (pin (input) (rect 360 2408 528 2424) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nDACK1" (rect 5 0 60 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nDACK1" (rect 9 0 51 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -734,14 +700,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 304 2424 368 2440)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 304 2424 360 2440)) ) (pin (input) (rect 984 2664 1152 2680) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nPCI_INTD" (rect 5 0 78 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nPCI_INTD" (rect 9 0 65 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -751,14 +717,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 936 2680 992 2696)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 936 2680 984 2696)) ) (pin (input) (rect 984 2688 1152 2704) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nPCI_INTC" (rect 5 0 78 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nPCI_INTC" (rect 9 0 65 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -768,14 +734,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 936 2704 992 2720)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 936 2704 984 2720)) ) (pin (input) (rect 984 2712 1152 2728) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nPCI_INTB" (rect 5 0 76 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nPCI_INTB" (rect 9 0 64 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -785,14 +751,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 936 2728 992 2744)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 936 2728 984 2744)) ) (pin (input) (rect 984 2736 1152 2752) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nPCI_INTA" (rect 5 0 75 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nPCI_INTA" (rect 9 0 64 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -802,14 +768,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 928 2752 1000 2768)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 928 2752 984 2768)) ) (pin (input) (rect 984 2616 1152 2632) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "E0_INT" (rect 5 0 53 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "E0_INT" (rect 9 0 45 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -819,14 +785,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 928 2632 992 2648)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 928 2632 984 2648)) ) (pin (input) (rect 872 1648 1040 1664) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "nINDEX" (rect 5 0 55 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nINDEX" (rect 9 0 47 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -836,14 +802,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 816 1664 880 1680)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 816 1664 872 1680)) ) (pin (input) (rect 872 1624 1040 1640) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "HD_DD" (rect 5 0 55 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "HD_DD" (rect 9 0 47 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -853,14 +819,14 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 808 1632 872 1648)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 816 1640 872 1656)) ) (pin (input) (rect 96 -288 264 -272) - (text "INPUT" (rect 133 0 169 13)(font "Arial" (font_size 6))) - (text "MAIN_CLK" (rect 9 0 78 15)(font "Arial" )) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "MAIN_CLK" (rect 9 0 63 12)(font "Arial" )) (pt 168 8) (drawing (line (pt 92 12)(pt 117 12)(line_width 1)) @@ -870,48 +836,48 @@ applicable agreement for further details. (line (pt 117 4)(pt 121 8)(line_width 1)) (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 136 7 160 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 56 -304 120 -288)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 48 -272 96 -256)) ) (pin (input) - (rect 664 440 840 456) - (text "INPUT" (rect 141 0 177 13)(font "Arial" (font_size 6))) - (text "nRSTO_MCF" (rect 5 0 89 15)(font "Arial" )) - (pt 176 8) + (rect 592 440 760 456) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "nRSTO_MCF" (rect 9 0 73 12)(font "Arial" )) + (pt 168 8) (drawing - (line (pt 100 12)(pt 125 12)(line_width 1)) - (line (pt 100 4)(pt 125 4)(line_width 1)) - (line (pt 129 8)(pt 176 8)(line_width 1)) - (line (pt 100 12)(pt 100 4)(line_width 1)) - (line (pt 125 4)(pt 129 8)(line_width 1)) - (line (pt 125 12)(pt 129 8)(line_width 1)) + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (text "VCC" (rect 144 7 168 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 600 448 664 464)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 536 456 592 472)) ) (pin - (output) - (rect 864 288 1040 304) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "CLK24M576" (rect 90 0 170 15)(font "Arial" )) - (pt 0 8) + (input) + (rect 56 304 224 320) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "CLK33MDIR" (rect 9 0 70 12)(font "Arial" )) + (pt 168 8) (drawing - (line (pt 0 8)(pt 52 8)(line_width 1)) - (line (pt 52 4)(pt 78 4)(line_width 1)) - (line (pt 52 12)(pt 78 12)(line_width 1)) - (line (pt 52 12)(pt 52 4)(line_width 1)) - (line (pt 78 4)(pt 82 8)(line_width 1)) - (line (pt 82 8)(pt 78 12)(line_width 1)) - (line (pt 78 12)(pt 82 8)(line_width 1)) + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) ) - (annotation_block (location)(rect 1040 304 1112 320)) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect -8 320 56 336)) ) (pin (output) (rect 1832 832 2008 848) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "LP_STR" (rect 90 0 144 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "LP_STR" (rect 90 0 130 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -922,13 +888,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2008 840 2064 856)) + (annotation_block (location)(rect 2008 848 2096 880)) ) (pin (output) (rect 1832 936 2008 952) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nACSI_ACK" (rect 90 0 166 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nACSI_ACK" (rect 90 0 150 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -939,13 +905,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2008 952 2072 968)) + (annotation_block (location)(rect 2008 952 2056 968)) ) (pin (output) (rect 1832 960 2008 976) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nACSI_RESET" (rect 90 0 185 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nACSI_RESET" (rect 90 0 163 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -956,13 +922,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2008 976 2072 992)) + (annotation_block (location)(rect 2008 976 2056 992)) ) (pin (output) (rect 1832 984 2008 1000) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nACSI_CS" (rect 90 0 158 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nACSI_CS" (rect 90 0 143 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -973,13 +939,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2008 1000 2072 1016)) + (annotation_block (location)(rect 2008 1000 2056 1016)) ) (pin (output) (rect 1832 1008 2008 1024) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "ACSI_DIR" (rect 90 0 154 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "ACSI_DIR" (rect 90 0 141 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -990,13 +956,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2008 1024 2064 1040)) + (annotation_block (location)(rect 2008 1024 2056 1040)) ) (pin (output) (rect 1832 1032 2008 1048) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "ACSI_A1" (rect 90 0 146 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "ACSI_A1" (rect 90 0 134 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1007,13 +973,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2008 1048 2072 1064)) + (annotation_block (location)(rect 2008 1048 2056 1064)) ) (pin (output) (rect 1840 1112 2016 1128) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nSCSI_ACK" (rect 90 0 167 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nSCSI_ACK" (rect 90 0 150 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1024,13 +990,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2016 1128 2072 1144)) + (annotation_block (location)(rect 2016 1128 2064 1144)) ) (pin (output) (rect 1840 1136 2016 1152) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nSCSI_ATN" (rect 90 0 166 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nSCSI_ATN" (rect 90 0 149 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1041,13 +1007,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2016 1152 2080 1168)) + (annotation_block (location)(rect 2016 1152 2064 1168)) ) (pin (output) (rect 1840 1160 2016 1176) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "SCSI_DIR" (rect 90 0 156 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "SCSI_DIR" (rect 90 0 141 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1058,13 +1024,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2016 1176 2072 1192)) + (annotation_block (location)(rect 2016 1176 2064 1192)) ) (pin (output) - (rect 1920 1264 2096 1280) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "MIDI_OLR" (rect 90 0 156 15)(font "Arial" )) + (rect 1832 2240 2008 2256) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "MIDI_TLR" (rect 90 0 139 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1075,30 +1041,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2096 1280 2152 1296)) -) -(pin - (output) - (rect 1920 1288 2096 1304) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "MIDI_TLR" (rect 90 0 153 15)(font "Arial" )) - (pt 0 8) - (drawing - (line (pt 0 8)(pt 52 8)(line_width 1)) - (line (pt 52 4)(pt 78 4)(line_width 1)) - (line (pt 52 12)(pt 78 12)(line_width 1)) - (line (pt 52 12)(pt 52 4)(line_width 1)) - (line (pt 78 4)(pt 82 8)(line_width 1)) - (line (pt 82 8)(pt 78 12)(line_width 1)) - (line (pt 78 12)(pt 82 8)(line_width 1)) - ) - (annotation_block (location)(rect 2096 1304 2152 1320)) + (annotation_block (location)(rect 2008 2256 2056 2272)) ) (pin (output) (rect 1840 1320 2016 1336) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "TxD" (rect 90 0 114 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "TxD" (rect 90 0 110 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1109,13 +1058,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2016 1336 2080 1352)) + (annotation_block (location)(rect 2016 1336 2072 1352)) ) (pin (output) (rect 1840 1344 2016 1360) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "RTS" (rect 90 0 118 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "RTS" (rect 90 0 111 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1126,13 +1075,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2016 1360 2080 1376)) + (annotation_block (location)(rect 2016 1360 2072 1376)) ) (pin (output) (rect 1848 1368 2024 1384) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "DTR" (rect 90 0 119 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "DTR" (rect 90 0 112 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1143,13 +1092,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2024 1384 2088 1400)) + (annotation_block (location)(rect 2024 1384 2080 1400)) ) (pin (output) (rect 2112 1400 2288 1416) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "AMKB_TX" (rect 90 0 152 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "AMKB_TX" (rect 90 0 137 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1160,13 +1109,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2288 1416 2392 1448)) + (annotation_block (location)(rect 2288 1416 2376 1448)) ) (pin (output) (rect 1848 1432 2024 1448) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "IDE_RES" (rect 90 0 151 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "IDE_RES" (rect 90 0 137 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1177,13 +1126,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2024 1448 2088 1464)) + (annotation_block (location)(rect 2024 1448 2072 1464)) ) (pin (output) (rect 1848 1456 2024 1472) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nIDE_CS0" (rect 90 0 158 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nIDE_CS0" (rect 90 0 141 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1194,13 +1143,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2024 1472 2080 1488)) + (annotation_block (location)(rect 2024 1472 2072 1488)) ) (pin (output) (rect 1856 1480 2032 1496) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nIDE_CS1" (rect 90 0 158 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nIDE_CS1" (rect 90 0 141 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1211,13 +1160,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2032 1496 2088 1512)) + (annotation_block (location)(rect 2032 1496 2080 1512)) ) (pin (output) (rect 1848 1504 2024 1520) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nIDE_WR" (rect 90 0 153 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nIDE_WR" (rect 90 0 139 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1228,13 +1177,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2024 1520 2080 1536)) + (annotation_block (location)(rect 2024 1520 2072 1536)) ) (pin (output) (rect 1848 1528 2024 1544) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nIDE_RD" (rect 90 0 151 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nIDE_RD" (rect 90 0 137 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1245,13 +1194,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2024 1544 2080 1560)) + (annotation_block (location)(rect 2024 1544 2072 1560)) ) (pin (output) (rect 1848 1552 2024 1568) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nCF_CS0" (rect 90 0 153 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nCF_CS0" (rect 90 0 138 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1262,13 +1211,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2024 1568 2088 1584)) + (annotation_block (location)(rect 2024 1568 2080 1584)) ) (pin (output) (rect 1848 1576 2024 1592) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nCF_CS1" (rect 90 0 153 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nCF_CS1" (rect 90 0 138 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1279,13 +1228,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2024 1592 2088 1608)) + (annotation_block (location)(rect 2024 1592 2080 1608)) ) (pin (output) (rect 1920 1608 2096 1624) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nROM3" (rect 90 0 138 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nROM3" (rect 90 0 126 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1296,13 +1245,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2096 1624 2152 1640)) + (annotation_block (location)(rect 2096 1624 2144 1640)) ) (pin (output) (rect 1920 1632 2096 1648) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nROM4" (rect 90 0 138 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nROM4" (rect 90 0 126 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1313,13 +1262,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2096 1648 2152 1664)) + (annotation_block (location)(rect 2096 1648 2144 1664)) ) (pin (output) (rect 1920 1656 2096 1672) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nRP_UDS" (rect 90 0 157 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nRP_UDS" (rect 90 0 140 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1330,13 +1279,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2096 1672 2152 1688)) + (annotation_block (location)(rect 2096 1672 2144 1688)) ) (pin (output) (rect 1920 1680 2096 1696) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nRP_LDS" (rect 90 0 154 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nRP_LDS" (rect 90 0 138 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1347,13 +1296,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2096 1696 2152 1712)) + (annotation_block (location)(rect 2096 1696 2144 1712)) ) (pin (output) (rect 1856 1856 2032 1872) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nSDSEL" (rect 90 0 145 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nSDSEL" (rect 90 0 131 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1364,13 +1313,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2032 1872 2096 1888)) + (annotation_block (location)(rect 2032 1872 2088 1888)) ) (pin (output) (rect 2136 1832 2312 1848) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nWR_GATE" (rect 90 0 166 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nWR_GATE" (rect 90 0 149 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1381,13 +1330,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2312 1848 2376 1864)) + (annotation_block (location)(rect 2312 1848 2368 1864)) ) (pin (output) (rect 2136 1808 2312 1824) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nWR" (rect 90 0 121 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nWR" (rect 90 0 114 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1398,13 +1347,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2312 1824 2376 1840)) + (annotation_block (location)(rect 2312 1824 2368 1840)) ) (pin (output) (rect 1928 1912 2104 1928) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "YM_QA" (rect 90 0 136 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "YM_QA" (rect 90 0 127 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1415,13 +1364,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2104 1928 2168 1944)) + (annotation_block (location)(rect 2104 1928 2160 1944)) ) (pin (output) (rect 1928 1936 2104 1952) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "YM_QB" (rect 90 0 137 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "YM_QB" (rect 90 0 127 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1432,13 +1381,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2104 1952 2168 1968)) + (annotation_block (location)(rect 2104 1952 2160 1968)) ) (pin (output) (rect 1928 1960 2104 1976) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "YM_QC" (rect 90 0 138 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "YM_QC" (rect 90 0 128 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1449,13 +1398,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2104 1976 2168 1992)) + (annotation_block (location)(rect 2104 1976 2160 1992)) ) (pin (output) (rect 1856 2040 2032 2056) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "SD_CLK" (rect 90 0 146 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "SD_CLK" (rect 90 0 132 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1466,13 +1415,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2032 2056 2096 2072)) + (annotation_block (location)(rect 2032 2056 2088 2072)) ) (pin (output) (rect 1856 1712 2032 1728) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "DSA_D" (rect 90 0 137 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "DSA_D" (rect 90 0 126 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1483,13 +1432,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2032 1728 2096 1744)) + (annotation_block (location)(rect 2032 1728 2088 1744)) ) (pin (output) (rect 2080 72 2256 88) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "VR[7..0]" (rect 90 0 139 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "VR[7..0]" (rect 90 0 131 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1500,13 +1449,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2256 88 2344 232)) + (annotation_block (location)(rect 2256 88 2336 216)) ) (pin (output) (rect 2000 96 2176 112) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "VG[7..0]" (rect 90 0 139 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "VG[7..0]" (rect 90 0 131 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1517,13 +1466,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2176 112 2264 256)) + (annotation_block (location)(rect 2176 112 2256 240)) ) (pin (output) (rect 1912 120 2088 136) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "VB[7..0]" (rect 90 0 138 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "VB[7..0]" (rect 90 0 130 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1534,13 +1483,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2088 136 2176 280)) + (annotation_block (location)(rect 2088 136 2168 264)) ) (pin (output) (rect 2528 320 2704 336) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "VA[12..0]" (rect 90 0 145 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "VA[12..0]" (rect 90 0 136 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1551,13 +1500,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2704 336 2776 560)) + (annotation_block (location)(rect 2704 336 2768 536)) ) (pin (output) (rect 2400 344 2576 360) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nVWE" (rect 90 0 128 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nVWE" (rect 90 0 120 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1568,13 +1517,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2576 360 2640 392)) + (annotation_block (location)(rect 2576 360 2632 392)) ) (pin (output) (rect 2304 368 2480 384) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nVCAS" (rect 90 0 134 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nVCAS" (rect 90 0 125 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1585,13 +1534,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2480 384 2552 416)) + (annotation_block (location)(rect 2480 384 2544 416)) ) (pin (output) (rect 2208 392 2384 408) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nVRAS" (rect 90 0 134 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nVRAS" (rect 90 0 125 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1602,13 +1551,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2384 408 2456 440)) + (annotation_block (location)(rect 2384 408 2440 440)) ) (pin (output) (rect 2040 416 2216 432) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nVCS" (rect 90 0 126 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nVCS" (rect 90 0 118 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1619,13 +1568,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2216 432 2280 464)) + (annotation_block (location)(rect 2216 432 2272 464)) ) (pin (output) (rect 1944 560 2120 576) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "VDM[3..0]" (rect 90 0 150 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "VDM[3..0]" (rect 90 0 139 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1636,13 +1585,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2120 576 2192 656)) + (annotation_block (location)(rect 2120 576 2184 648)) ) (pin (output) (rect 1832 264 2008 280) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nPD_VGA" (rect 90 0 153 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nPD_VGA" (rect 90 0 139 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1653,13 +1602,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2008 280 2064 296)) + (annotation_block (location)(rect 2008 280 2056 296)) ) (pin (output) (rect 1832 2416 2008 2432) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nIRQ[7..2]" (rect 90 0 153 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nIRQ[7..2]" (rect 90 0 141 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1670,30 +1619,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2008 2432 2112 2576)) -) -(pin - (output) - (rect 864 24 1040 40) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "CLK25M" (rect 90 0 145 15)(font "Arial" )) - (pt 0 8) - (drawing - (line (pt 0 8)(pt 52 8)(line_width 1)) - (line (pt 52 4)(pt 78 4)(line_width 1)) - (line (pt 52 12)(pt 78 12)(line_width 1)) - (line (pt 52 12)(pt 52 4)(line_width 1)) - (line (pt 78 4)(pt 82 8)(line_width 1)) - (line (pt 82 8)(pt 78 12)(line_width 1)) - (line (pt 78 12)(pt 82 8)(line_width 1)) - ) - (annotation_block (location)(rect 1040 40 1096 56)) + (annotation_block (location)(rect 2008 2432 2096 2560)) ) (pin (output) (rect 1832 2632 2008 2648) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "TIN0" (rect 90 0 120 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "TIN0" (rect 90 0 113 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1704,13 +1636,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2008 2648 2064 2664)) + (annotation_block (location)(rect 2008 2648 2056 2664)) ) (pin (output) (rect 1824 3280 2000 3296) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nSRCS" (rect 90 0 138 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nSRCS" (rect 90 0 126 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1721,13 +1653,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2000 3296 2056 3312)) + (annotation_block (location)(rect 2000 3296 2088 3328)) ) (pin (output) (rect 1824 3304 2000 3320) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nSRBLE" (rect 90 0 145 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nSRBLE" (rect 90 0 131 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1738,13 +1670,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2000 3320 2056 3336)) + (annotation_block (location)(rect 2000 3320 2088 3352)) ) (pin (output) (rect 1824 3328 2000 3344) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nSRBHE" (rect 90 0 147 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nSRBHE" (rect 90 0 133 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1755,13 +1687,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2000 3344 2056 3360)) + (annotation_block (location)(rect 2000 3344 2088 3376)) ) (pin (output) (rect 1824 3352 2000 3368) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nSRWE" (rect 90 0 140 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nSRWE" (rect 90 0 128 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1772,13 +1704,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2000 3368 2056 3384)) + (annotation_block (location)(rect 2000 3368 2088 3400)) ) (pin (output) (rect 616 2408 792 2424) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nDREQ1" (rect 90 0 147 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nDREQ1" (rect 90 0 133 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1789,13 +1721,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 792 2424 856 2440)) + (annotation_block (location)(rect 792 2424 848 2440)) ) (pin (output) (rect 608 2128 784 2144) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "LED_FPGA_OK" (rect 90 0 191 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "LED_FPGA_OK" (rect 90 0 167 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1806,13 +1738,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 784 2144 848 2176)) + (annotation_block (location)(rect 784 2144 840 2176)) ) (pin (output) (rect 1824 3376 2000 3392) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nSROE" (rect 90 0 138 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nSROE" (rect 90 0 126 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1823,13 +1755,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2000 3392 2064 3408)) + (annotation_block (location)(rect 2000 3392 2056 3408)) ) (pin (output) (rect 1944 440 2120 456) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "VCKE" (rect 90 0 127 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "VCKE" (rect 90 0 119 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1840,13 +1772,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2120 456 2184 488)) + (annotation_block (location)(rect 2120 456 2176 488)) ) (pin (output) (rect 2056 728 2232 744) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nFB_TA" (rect 90 0 140 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nFB_TA" (rect 90 0 128 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1857,13 +1789,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2232 744 2288 760)) + (annotation_block (location)(rect 2232 744 2280 760)) ) (pin (output) (rect 2712 880 2888 896) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nDDR_CLK" (rect 90 0 166 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nDDR_CLK" (rect 90 0 147 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1874,13 +1806,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2888 896 2960 928)) + (annotation_block (location)(rect 2888 896 2952 928)) ) (pin (output) (rect 2536 752 2712 768) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "DDR_CLK" (rect 90 0 158 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "DDR_CLK" (rect 90 0 141 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1891,13 +1823,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2712 768 2784 800)) + (annotation_block (location)(rect 2712 768 2776 800)) ) (pin (output) (rect 1832 464 2008 480) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "BA[1..0]" (rect 90 0 138 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "BA[1..0]" (rect 90 0 130 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1908,13 +1840,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2008 480 2080 528)) + (annotation_block (location)(rect 2008 480 2072 528)) ) (pin (output) (rect 2136 -72 2312 -56) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "VSYNC_PAD" (rect 90 0 173 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "VSYNC_PAD" (rect 90 0 157 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1925,13 +1857,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2312 -56 2400 -24)) + (annotation_block (location)(rect 2312 -56 2392 -24)) ) (pin (output) (rect 2712 -88 2888 -72) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "HSYNC_PAD" (rect 90 0 176 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "HSYNC_PAD" (rect 90 0 158 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1942,13 +1874,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2888 -72 2976 -40)) + (annotation_block (location)(rect 2888 -72 2968 -40)) ) (pin (output) (rect 2712 32 2888 48) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nBLANK_PAD" (rect 90 0 180 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nBLANK_PAD" (rect 90 0 159 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1959,13 +1891,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2888 48 2976 80)) + (annotation_block (location)(rect 2888 48 2968 80)) ) (pin (output) - (rect 2712 160 2891 176) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "PIXEL_CLK_PAD" (rect 90 0 202 15)(font "Arial" )) + (rect 2712 160 2888 176) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "PIXEL_CLK_PAD" (rect 90 0 174 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1976,13 +1908,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2888 176 2976 208)) + (annotation_block (location)(rect 2888 176 2968 208)) ) (pin (output) (rect 1832 216 2008 232) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nSYNC" (rect 90 0 137 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nSYNC" (rect 90 0 127 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -1993,13 +1925,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2008 232 2112 264)) + (annotation_block (location)(rect 2008 232 2096 264)) ) (pin (output) (rect 2136 1736 2312 1752) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nMOT_ON" (rect 90 0 157 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nMOT_ON" (rect 90 0 140 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -2010,13 +1942,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2312 1752 2376 1768)) + (annotation_block (location)(rect 2312 1752 2368 1768)) ) (pin (output) (rect 2136 1760 2312 1776) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nSTEP_DIR" (rect 90 0 167 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nSTEP_DIR" (rect 90 0 149 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -2027,13 +1959,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2312 1776 2376 1792)) + (annotation_block (location)(rect 2312 1776 2368 1792)) ) (pin (output) (rect 2136 1784 2312 1800) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "nSTEP" (rect 90 0 134 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "nSTEP" (rect 90 0 123 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -2044,30 +1976,13 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2312 1800 2376 1816)) -) -(pin - (output) - (rect 840 48 1016 64) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "CLKUSB" (rect 90 0 147 15)(font "Arial" )) - (pt 0 8) - (drawing - (line (pt 0 8)(pt 52 8)(line_width 1)) - (line (pt 52 4)(pt 78 4)(line_width 1)) - (line (pt 52 12)(pt 78 12)(line_width 1)) - (line (pt 52 12)(pt 52 4)(line_width 1)) - (line (pt 78 4)(pt 82 8)(line_width 1)) - (line (pt 82 8)(pt 78 12)(line_width 1)) - (line (pt 78 12)(pt 82 8)(line_width 1)) - ) - (annotation_block (location)(rect 1000 64 1056 80)) + (annotation_block (location)(rect 2312 1800 2368 1816)) ) (pin (output) (rect 1832 856 2008 872) - (text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6))) - (text "LPDIR" (rect 90 0 132 15)(font "Arial" )) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "LPDIR" (rect 90 0 123 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 0 8)(pt 52 8)(line_width 1)) @@ -2078,13 +1993,81 @@ applicable agreement for further details. (line (pt 82 8)(pt 78 12)(line_width 1)) (line (pt 78 12)(pt 82 8)(line_width 1)) ) - (annotation_block (location)(rect 2008 864 2064 880)) + (annotation_block (location)(rect 2008 872 2096 904)) +) +(pin + (output) + (rect 1920 2280 2096 2296) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "MIDI_OLR" (rect 90 0 141 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 2096 2296 2144 2312)) +) +(pin + (output) + (rect 920 -24 1096 -8) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "CLK25M" (rect 90 0 131 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 1096 -24 1144 -8)) +) +(pin + (output) + (rect 808 240 984 256) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "CLKUSB" (rect 90 0 133 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 984 240 1032 256)) +) +(pin + (output) + (rect 816 272 992 288) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "CLK24M576" (rect 90 0 149 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) + (annotation_block (location)(rect 992 272 1056 288)) ) (pin (bidir) (rect 1840 1088 2016 1104) - (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) - (text "SCSI_PAR" (rect 90 0 159 15)(font "Arial" )) + (text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "SCSI_PAR" (rect 90 0 144 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 56 4)(pt 78 4)(line_width 1)) @@ -2095,14 +2078,14 @@ applicable agreement for further details. (line (pt 56 4)(pt 52 8)(line_width 1)) (line (pt 52 8)(pt 56 12)(line_width 1)) ) - (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 2016 1104 2080 1120)) + (text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2016 1104 2064 1120)) ) (pin (bidir) (rect 1840 1184 2016 1200) - (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) - (text "nSCSI_RST" (rect 90 0 167 15)(font "Arial" )) + (text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "nSCSI_RST" (rect 90 0 149 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 56 4)(pt 78 4)(line_width 1)) @@ -2113,14 +2096,14 @@ applicable agreement for further details. (line (pt 56 4)(pt 52 8)(line_width 1)) (line (pt 52 8)(pt 56 12)(line_width 1)) ) - (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 2016 1200 2072 1216)) + (text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2016 1200 2064 1216)) ) (pin (bidir) (rect 1840 1208 2016 1224) - (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) - (text "nSCSI_SEL" (rect 90 0 166 15)(font "Arial" )) + (text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "nSCSI_SEL" (rect 90 0 147 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 56 4)(pt 78 4)(line_width 1)) @@ -2131,14 +2114,14 @@ applicable agreement for further details. (line (pt 56 4)(pt 52 8)(line_width 1)) (line (pt 52 8)(pt 56 12)(line_width 1)) ) - (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 2016 1224 2080 1240)) + (text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2016 1224 2064 1240)) ) (pin (bidir) (rect 1840 1232 2016 1248) - (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) - (text "nSCSI_BUSY" (rect 90 0 177 15)(font "Arial" )) + (text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "nSCSI_BUSY" (rect 90 0 158 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 56 4)(pt 78 4)(line_width 1)) @@ -2149,14 +2132,14 @@ applicable agreement for further details. (line (pt 56 4)(pt 52 8)(line_width 1)) (line (pt 52 8)(pt 56 12)(line_width 1)) ) - (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 2016 1248 2072 1264)) + (text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2016 1248 2064 1264)) ) (pin (bidir) (rect 1856 1992 2032 2008) - (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) - (text "SD_CD_DATA3" (rect 90 0 191 15)(font "Arial" )) + (text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "SD_CD_DATA3" (rect 90 0 167 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 56 4)(pt 78 4)(line_width 1)) @@ -2167,14 +2150,14 @@ applicable agreement for further details. (line (pt 56 4)(pt 52 8)(line_width 1)) (line (pt 52 8)(pt 56 12)(line_width 1)) ) - (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 2032 2008 2096 2024)) + (text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2032 2008 2088 2024)) ) (pin (bidir) (rect 1856 2016 2032 2032) - (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) - (text "SD_CMD_D1" (rect 90 0 177 15)(font "Arial" )) + (text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "SD_CMD_D1" (rect 90 0 156 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 56 4)(pt 78 4)(line_width 1)) @@ -2185,14 +2168,14 @@ applicable agreement for further details. (line (pt 56 4)(pt 52 8)(line_width 1)) (line (pt 52 8)(pt 56 12)(line_width 1)) ) - (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 2032 2032 2096 2048)) + (text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2032 2032 2088 2048)) ) (pin (bidir) (rect 1936 1064 2112 1080) - (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) - (text "SCSI_D[7..0]" (rect 90 0 172 15)(font "Arial" )) + (text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "SCSI_D[7..0]" (rect 90 0 156 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 56 4)(pt 78 4)(line_width 1)) @@ -2203,14 +2186,14 @@ applicable agreement for further details. (line (pt 56 4)(pt 52 8)(line_width 1)) (line (pt 52 8)(pt 56 12)(line_width 1)) ) - (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 2112 1080 2176 1208)) + (text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2112 1080 2160 1192)) ) (pin (bidir) (rect 1904 888 2080 904) - (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) - (text "ACSI_D[7..0]" (rect 90 0 171 15)(font "Arial" )) + (text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "ACSI_D[7..0]" (rect 90 0 156 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 56 4)(pt 78 4)(line_width 1)) @@ -2221,14 +2204,14 @@ applicable agreement for further details. (line (pt 56 4)(pt 52 8)(line_width 1)) (line (pt 52 8)(pt 56 12)(line_width 1)) ) - (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 2080 904 2144 1032)) + (text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2080 904 2128 1016)) ) (pin (bidir) (rect 1960 808 2136 824) - (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) - (text "LP_D[7..0]" (rect 90 0 157 15)(font "Arial" )) + (text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "LP_D[7..0]" (rect 90 0 143 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 56 4)(pt 78 4)(line_width 1)) @@ -2239,14 +2222,14 @@ applicable agreement for further details. (line (pt 56 4)(pt 52 8)(line_width 1)) (line (pt 52 8)(pt 56 12)(line_width 1)) ) - (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 2136 824 2200 952)) + (text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2136 824 2224 952)) ) (pin (bidir) (rect 176 1360 352 1376) - (text "BIDIR" (rect 151 0 182 13)(font "Arial" (font_size 6))) - (text "FB_AD[31..0]" (rect 5 0 88 15)(font "Arial" )) + (text "BIDIR" (rect 151 0 175 10)(font "Arial" (font_size 6))) + (text "FB_AD[31..0]" (rect 19 0 86 12)(font "Arial" )) (pt 176 8) (drawing (line (pt 120 4)(pt 98 4)(line_width 1)) @@ -2258,14 +2241,14 @@ applicable agreement for further details. (line (pt 124 8)(pt 120 12)(line_width 1)) ) (flipy) - (text "VCC" (rect 152 7 176 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 96 840 168 1352)) + (text "VCC" (rect 152 7 172 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 352 1376 416 1824)) ) (pin (bidir) (rect 2104 3232 2280 3248) - (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) - (text "IO[17..0]" (rect 90 0 143 15)(font "Arial" )) + (text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "IO[17..0]" (rect 90 0 133 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 56 4)(pt 78 4)(line_width 1)) @@ -2276,14 +2259,14 @@ applicable agreement for further details. (line (pt 56 4)(pt 52 8)(line_width 1)) (line (pt 52 8)(pt 56 12)(line_width 1)) ) - (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 2280 3248 2344 3536)) + (text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2280 3248 2368 3632)) ) (pin (bidir) (rect 1944 3256 2120 3272) - (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) - (text "SRD[15..0]" (rect 90 0 159 15)(font "Arial" )) + (text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "SRD[15..0]" (rect 90 0 145 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 56 4)(pt 78 4)(line_width 1)) @@ -2294,14 +2277,14 @@ applicable agreement for further details. (line (pt 56 4)(pt 52 8)(line_width 1)) (line (pt 52 8)(pt 56 12)(line_width 1)) ) - (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 2120 3272 2184 3528)) + (text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2120 3272 2208 3512)) ) (pin (bidir) (rect 2040 536 2216 552) - (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) - (text "VDQS[3..0]" (rect 90 0 159 15)(font "Arial" )) + (text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "VDQS[3..0]" (rect 90 0 146 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 56 4)(pt 78 4)(line_width 1)) @@ -2312,14 +2295,14 @@ applicable agreement for further details. (line (pt 56 4)(pt 52 8)(line_width 1)) (line (pt 52 8)(pt 56 12)(line_width 1)) ) - (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 2216 552 2288 632)) + (text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2216 552 2280 624)) ) (pin (bidir) (rect 2648 296 2824 312) - (text "BIDIR" (rect 1 0 32 13)(font "Arial" (font_size 6))) - (text "VD[31..0]" (rect 90 0 147 15)(font "Arial" )) + (text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "VD[31..0]" (rect 90 0 137 12)(font "Arial" )) (pt 0 8) (drawing (line (pt 56 4)(pt 78 4)(line_width 1)) @@ -2330,29 +2313,89 @@ applicable agreement for further details. (line (pt 56 4)(pt 52 8)(line_width 1)) (line (pt 52 8)(pt 56 12)(line_width 1)) ) - (text "VCC" (rect 4 7 28 20)(font "Arial" (font_size 6))) - (annotation_block (location)(rect 2824 312 2896 840)) + (text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2824 312 2888 776)) +) +(pin + (bidir) + (rect 1960 2200 2136 2216) + (text "BIDIR" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "MIDI_IN_PIN" (rect 90 0 156 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 56 4)(pt 78 4)(line_width 1)) + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 56 12)(pt 78 12)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + (line (pt 56 4)(pt 52 8)(line_width 1)) + (line (pt 52 8)(pt 56 12)(line_width 1)) + ) + (text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6))) + (annotation_block (location)(rect 2136 2216 2192 2232)) ) (symbol - (rect 544 2024 688 2088) - (text "lpm_counter0" (rect 33 1 148 20)(font "Arial" (font_size 10))) - (text "inst18" (rect 8 48 48 63)(font "Arial" )) + (rect 464 1336 608 1432) + (text "lpm_ff0" (rect 52 1 100 17)(font "Arial" (font_size 10))) + (text "inst1" (rect 8 80 31 92)(font "Arial" )) (port (pt 0 32) (input) - (text "clock" (rect 0 0 36 16)(font "Arial" (font_size 8))) - (text "clock" (rect 26 26 62 42)(font "Arial" (font_size 8))) + (text "data[31..0]" (rect 0 0 60 14)(font "Arial" (font_size 8))) + (text "data[31..0]" (rect 20 26 80 40)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 3)) + ) + (port + (pt 0 48) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 42 55 56)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 0 64) + (input) + (text "enable" (rect 0 0 37 14)(font "Arial" (font_size 8))) + (text "enable" (rect 20 58 57 72)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 16 64)(line_width 1)) + ) + (port + (pt 144 56) + (output) + (text "q[31..0]" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "q[31..0]" (rect 89 50 131 64)(font "Arial" (font_size 8))) + (line (pt 144 56)(pt 128 56)(line_width 3)) + ) + (drawing + (text "DFF" (rect 109 17 131 29)(font "Arial" )) + (line (pt 16 16)(pt 128 16)(line_width 1)) + (line (pt 128 16)(pt 128 80)(line_width 1)) + (line (pt 128 80)(pt 16 80)(line_width 1)) + (line (pt 16 80)(pt 16 16)(line_width 1)) + (line (pt 16 42)(pt 22 48)(line_width 1)) + (line (pt 22 48)(pt 16 54)(line_width 1)) + ) +) +(symbol + (rect 544 2024 688 2088) + (text "lpm_counter0" (rect 33 1 125 17)(font "Arial" (font_size 10))) + (text "inst18" (rect 8 48 37 60)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 26 26 55 40)(font "Arial" (font_size 8))) (line (pt 0 32)(pt 16 32)(line_width 1)) ) (port (pt 144 40) (output) - (text "q[17..0]" (rect 0 0 51 16)(font "Arial" (font_size 8))) - (text "q[17..0]" (rect 89 34 140 50)(font "Arial" (font_size 8))) + (text "q[17..0]" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "q[17..0]" (rect 89 34 131 48)(font "Arial" (font_size 8))) (line (pt 144 40)(pt 128 40)(line_width 3)) ) (drawing - (text "up counter" (rect 84 17 152 32)(font "Arial" )) + (text "up counter" (rect 84 17 135 29)(font "Arial" )) (line (pt 16 16)(pt 128 16)(line_width 1)) (line (pt 128 16)(pt 128 48)(line_width 1)) (line (pt 128 48)(pt 16 48)(line_width 1)) @@ -2363,20 +2406,20 @@ applicable agreement for further details. ) (symbol (rect 440 2120 488 2152) - (text "WIRE" (rect 1 0 31 13)(font "Arial" (font_size 6))) - (text "inst3" (rect 3 21 34 36)(font "Arial" )) + (text "WIRE" (rect 1 0 24 10)(font "Arial" (font_size 6))) + (text "inst3" (rect 3 21 26 33)(font "Arial" )) (port (pt 0 16) (input) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) (line (pt 0 16)(pt 14 16)(line_width 1)) ) (port (pt 48 16) (output) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) (line (pt 32 16)(pt 48 16)(line_width 1)) ) (drawing @@ -2385,85 +2428,43 @@ applicable agreement for further details. (line (pt 14 25)(pt 32 16)(line_width 1)) ) ) -(symbol - (rect 464 1336 608 1432) - (text "lpm_ff0" (rect 52 1 114 20)(font "Arial" (font_size 10))) - (text "inst1" (rect 8 80 39 95)(font "Arial" )) - (port - (pt 0 32) - (input) - (text "data[31..0]" (rect 0 0 73 16)(font "Arial" (font_size 8))) - (text "data[31..0]" (rect 20 26 93 42)(font "Arial" (font_size 8))) - (line (pt 0 32)(pt 16 32)(line_width 3)) - ) - (port - (pt 0 48) - (input) - (text "clock" (rect 0 0 36 16)(font "Arial" (font_size 8))) - (text "clock" (rect 26 42 62 58)(font "Arial" (font_size 8))) - (line (pt 0 48)(pt 16 48)(line_width 1)) - ) - (port - (pt 0 64) - (input) - (text "enable" (rect 0 0 44 16)(font "Arial" (font_size 8))) - (text "enable" (rect 20 58 64 74)(font "Arial" (font_size 8))) - (line (pt 0 64)(pt 16 64)(line_width 1)) - ) - (port - (pt 144 56) - (output) - (text "q[31..0]" (rect 0 0 51 16)(font "Arial" (font_size 8))) - (text "q[31..0]" (rect 89 50 140 66)(font "Arial" (font_size 8))) - (line (pt 144 56)(pt 128 56)(line_width 3)) - ) - (drawing - (text "DFF" (rect 109 17 136 32)(font "Arial" )) - (line (pt 16 16)(pt 128 16)(line_width 1)) - (line (pt 128 16)(pt 128 80)(line_width 1)) - (line (pt 128 80)(pt 16 80)(line_width 1)) - (line (pt 16 80)(pt 16 16)(line_width 1)) - (line (pt 16 42)(pt 22 48)(line_width 1)) - (line (pt 22 48)(pt 16 54)(line_width 1)) - ) -) (symbol (rect 1880 696 1944 776) - (text "NOR4" (rect 1 0 34 13)(font "Arial" (font_size 6))) - (text "inst2" (rect 3 69 34 84)(font "Arial" )) + (text "NOR4" (rect 1 0 26 10)(font "Arial" (font_size 6))) + (text "inst2" (rect 3 69 26 81)(font "Arial" )) (port (pt 0 16) (input) - (text "IN1" (rect 2 7 26 23)(font "Courier New" (bold))(invisible)) - (text "IN1" (rect 2 7 26 23)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) (line (pt 0 16)(pt 14 16)(line_width 1)) ) (port (pt 0 48) (input) - (text "IN3" (rect 2 39 26 55)(font "Courier New" (bold))(invisible)) - (text "IN3" (rect 2 39 26 55)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 39 19 51)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 39 19 51)(font "Courier New" (bold))(invisible)) (line (pt 0 48)(pt 16 48)(line_width 1)) ) (port (pt 0 32) (input) - (text "IN2" (rect 2 23 26 39)(font "Courier New" (bold))(invisible)) - (text "IN2" (rect 2 23 26 39)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) (line (pt 0 32)(pt 16 32)(line_width 1)) ) (port (pt 0 64) (input) - (text "IN4" (rect 2 55 26 71)(font "Courier New" (bold))(invisible)) - (text "IN4" (rect 2 55 26 71)(font "Courier New" (bold))(invisible)) + (text "IN4" (rect 2 55 19 67)(font "Courier New" (bold))(invisible)) + (text "IN4" (rect 2 55 19 67)(font "Courier New" (bold))(invisible)) (line (pt 0 64)(pt 14 64)(line_width 1)) ) (port (pt 64 40) (output) - (text "OUT" (rect 48 31 72 47)(font "Courier New" (bold))(invisible)) - (text "OUT" (rect 48 31 72 47)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 31 65 43)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 31 65 43)(font "Courier New" (bold))(invisible)) (line (pt 56 40)(pt 64 40)(line_width 1)) ) (drawing @@ -2479,20 +2480,20 @@ applicable agreement for further details. ) (symbol (rect 2632 872 2680 904) - (text "NOT" (rect 1 0 26 13)(font "Arial" (font_size 6))) - (text "inst4" (rect 3 21 34 36)(font "Arial" )) + (text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6))) + (text "inst4" (rect 3 21 26 33)(font "Arial" )) (port (pt 0 16) (input) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) (line (pt 0 16)(pt 13 16)(line_width 1)) ) (port (pt 48 16) (output) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) (line (pt 39 16)(pt 48 16)(line_width 1)) ) (drawing @@ -2504,41 +2505,41 @@ applicable agreement for further details. ) (symbol (rect 1896 -88 2128 32) - (text "altddio_out3" (rect 81 1 183 20)(font "Arial" (font_size 10))) - (text "inst5" (rect 8 104 39 119)(font "Arial" )) + (text "altddio_out3" (rect 81 1 163 17)(font "Arial" (font_size 10))) + (text "inst5" (rect 8 104 31 116)(font "Arial" )) (port (pt 0 24) (input) - (text "datain_h" (rect 0 0 57 16)(font "Arial" (font_size 8))) - (text "datain_h" (rect 4 11 61 27)(font "Arial" (font_size 8))) + (text "datain_h" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "datain_h" (rect 4 11 52 25)(font "Arial" (font_size 8))) (line (pt 0 24)(pt 88 24)(line_width 1)) ) (port (pt 0 40) (input) - (text "datain_l" (rect 0 0 53 16)(font "Arial" (font_size 8))) - (text "datain_l" (rect 4 27 57 43)(font "Arial" (font_size 8))) + (text "datain_l" (rect 0 0 43 14)(font "Arial" (font_size 8))) + (text "datain_l" (rect 4 27 47 41)(font "Arial" (font_size 8))) (line (pt 0 40)(pt 88 40)(line_width 1)) ) (port (pt 0 56) (input) - (text "outclock" (rect 0 0 57 16)(font "Arial" (font_size 8))) - (text "outclock" (rect 4 43 61 59)(font "Arial" (font_size 8))) + (text "outclock" (rect 0 0 47 14)(font "Arial" (font_size 8))) + (text "outclock" (rect 4 43 51 57)(font "Arial" (font_size 8))) (line (pt 0 56)(pt 88 56)(line_width 1)) ) (port (pt 232 24) (output) - (text "dataout" (rect 0 0 50 16)(font "Arial" (font_size 8))) - (text "dataout" (rect 193 11 243 27)(font "Arial" (font_size 8))) + (text "dataout" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "dataout" (rect 193 11 235 25)(font "Arial" (font_size 8))) (line (pt 232 24)(pt 152 24)(line_width 1)) ) (drawing - (text "ddio" (rect 110 27 138 43)(font "Arial" (font_size 8))) - (text "output" (rect 105 42 147 58)(font "Arial" (font_size 8))) - (text "power up" (rect 92 74 152 89)(font "Arial" )) - (text "low" (rect 92 84 114 99)(font "Arial" )) + (text "ddio" (rect 110 27 133 41)(font "Arial" (font_size 8))) + (text "output" (rect 105 42 140 56)(font "Arial" (font_size 8))) + (text "power up" (rect 92 74 135 86)(font "Arial" )) + (text "low" (rect 92 84 107 96)(font "Arial" )) (line (pt 88 16)(pt 152 16)(line_width 1)) (line (pt 152 16)(pt 152 96)(line_width 1)) (line (pt 152 96)(pt 88 96)(line_width 1)) @@ -2547,41 +2548,41 @@ applicable agreement for further details. ) (symbol (rect 2464 -104 2696 16) - (text "altddio_out3" (rect 81 1 183 20)(font "Arial" (font_size 10))) - (text "inst6" (rect 8 104 39 119)(font "Arial" )) + (text "altddio_out3" (rect 81 1 163 17)(font "Arial" (font_size 10))) + (text "inst6" (rect 8 104 31 116)(font "Arial" )) (port (pt 0 24) (input) - (text "datain_h" (rect 0 0 57 16)(font "Arial" (font_size 8))) - (text "datain_h" (rect 4 11 61 27)(font "Arial" (font_size 8))) + (text "datain_h" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "datain_h" (rect 4 11 52 25)(font "Arial" (font_size 8))) (line (pt 0 24)(pt 88 24)(line_width 1)) ) (port (pt 0 40) (input) - (text "datain_l" (rect 0 0 53 16)(font "Arial" (font_size 8))) - (text "datain_l" (rect 4 27 57 43)(font "Arial" (font_size 8))) + (text "datain_l" (rect 0 0 43 14)(font "Arial" (font_size 8))) + (text "datain_l" (rect 4 27 47 41)(font "Arial" (font_size 8))) (line (pt 0 40)(pt 88 40)(line_width 1)) ) (port (pt 0 56) (input) - (text "outclock" (rect 0 0 57 16)(font "Arial" (font_size 8))) - (text "outclock" (rect 4 43 61 59)(font "Arial" (font_size 8))) + (text "outclock" (rect 0 0 47 14)(font "Arial" (font_size 8))) + (text "outclock" (rect 4 43 51 57)(font "Arial" (font_size 8))) (line (pt 0 56)(pt 88 56)(line_width 1)) ) (port (pt 232 24) (output) - (text "dataout" (rect 0 0 50 16)(font "Arial" (font_size 8))) - (text "dataout" (rect 193 11 243 27)(font "Arial" (font_size 8))) + (text "dataout" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "dataout" (rect 193 11 235 25)(font "Arial" (font_size 8))) (line (pt 232 24)(pt 152 24)(line_width 1)) ) (drawing - (text "ddio" (rect 110 27 138 43)(font "Arial" (font_size 8))) - (text "output" (rect 105 42 147 58)(font "Arial" (font_size 8))) - (text "power up" (rect 92 74 152 89)(font "Arial" )) - (text "low" (rect 92 84 114 99)(font "Arial" )) + (text "ddio" (rect 110 27 133 41)(font "Arial" (font_size 8))) + (text "output" (rect 105 42 140 56)(font "Arial" (font_size 8))) + (text "power up" (rect 92 74 135 86)(font "Arial" )) + (text "low" (rect 92 84 107 96)(font "Arial" )) (line (pt 88 16)(pt 152 16)(line_width 1)) (line (pt 152 16)(pt 152 96)(line_width 1)) (line (pt 152 96)(pt 88 96)(line_width 1)) @@ -2590,41 +2591,41 @@ applicable agreement for further details. ) (symbol (rect 2464 16 2696 136) - (text "altddio_out3" (rect 81 1 183 20)(font "Arial" (font_size 10))) - (text "inst8" (rect 8 104 39 119)(font "Arial" )) + (text "altddio_out3" (rect 81 1 163 17)(font "Arial" (font_size 10))) + (text "inst8" (rect 8 104 31 116)(font "Arial" )) (port (pt 0 24) (input) - (text "datain_h" (rect 0 0 57 16)(font "Arial" (font_size 8))) - (text "datain_h" (rect 4 11 61 27)(font "Arial" (font_size 8))) + (text "datain_h" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "datain_h" (rect 4 11 52 25)(font "Arial" (font_size 8))) (line (pt 0 24)(pt 88 24)(line_width 1)) ) (port (pt 0 40) (input) - (text "datain_l" (rect 0 0 53 16)(font "Arial" (font_size 8))) - (text "datain_l" (rect 4 27 57 43)(font "Arial" (font_size 8))) + (text "datain_l" (rect 0 0 43 14)(font "Arial" (font_size 8))) + (text "datain_l" (rect 4 27 47 41)(font "Arial" (font_size 8))) (line (pt 0 40)(pt 88 40)(line_width 1)) ) (port (pt 0 56) (input) - (text "outclock" (rect 0 0 57 16)(font "Arial" (font_size 8))) - (text "outclock" (rect 4 43 61 59)(font "Arial" (font_size 8))) + (text "outclock" (rect 0 0 47 14)(font "Arial" (font_size 8))) + (text "outclock" (rect 4 43 51 57)(font "Arial" (font_size 8))) (line (pt 0 56)(pt 88 56)(line_width 1)) ) (port (pt 232 24) (output) - (text "dataout" (rect 0 0 50 16)(font "Arial" (font_size 8))) - (text "dataout" (rect 193 11 243 27)(font "Arial" (font_size 8))) + (text "dataout" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "dataout" (rect 193 11 235 25)(font "Arial" (font_size 8))) (line (pt 232 24)(pt 152 24)(line_width 1)) ) (drawing - (text "ddio" (rect 110 27 138 43)(font "Arial" (font_size 8))) - (text "output" (rect 105 42 147 58)(font "Arial" (font_size 8))) - (text "power up" (rect 92 74 152 89)(font "Arial" )) - (text "low" (rect 92 84 114 99)(font "Arial" )) + (text "ddio" (rect 110 27 133 41)(font "Arial" (font_size 8))) + (text "output" (rect 105 42 140 56)(font "Arial" (font_size 8))) + (text "power up" (rect 92 74 135 86)(font "Arial" )) + (text "low" (rect 92 84 107 96)(font "Arial" )) (line (pt 88 16)(pt 152 16)(line_width 1)) (line (pt 152 16)(pt 152 96)(line_width 1)) (line (pt 152 96)(pt 88 96)(line_width 1)) @@ -2633,41 +2634,41 @@ applicable agreement for further details. ) (symbol (rect 2464 144 2696 264) - (text "altddio_out3" (rect 81 1 183 20)(font "Arial" (font_size 10))) - (text "inst9" (rect 8 104 39 119)(font "Arial" )) + (text "altddio_out3" (rect 81 1 163 17)(font "Arial" (font_size 10))) + (text "inst9" (rect 8 104 31 116)(font "Arial" )) (port (pt 0 24) (input) - (text "datain_h" (rect 0 0 57 16)(font "Arial" (font_size 8))) - (text "datain_h" (rect 4 11 61 27)(font "Arial" (font_size 8))) + (text "datain_h" (rect 0 0 48 14)(font "Arial" (font_size 8))) + (text "datain_h" (rect 4 11 52 25)(font "Arial" (font_size 8))) (line (pt 0 24)(pt 88 24)(line_width 1)) ) (port (pt 0 40) (input) - (text "datain_l" (rect 0 0 53 16)(font "Arial" (font_size 8))) - (text "datain_l" (rect 4 27 57 43)(font "Arial" (font_size 8))) + (text "datain_l" (rect 0 0 43 14)(font "Arial" (font_size 8))) + (text "datain_l" (rect 4 27 47 41)(font "Arial" (font_size 8))) (line (pt 0 40)(pt 88 40)(line_width 1)) ) (port (pt 0 56) (input) - (text "outclock" (rect 0 0 57 16)(font "Arial" (font_size 8))) - (text "outclock" (rect 4 43 61 59)(font "Arial" (font_size 8))) + (text "outclock" (rect 0 0 47 14)(font "Arial" (font_size 8))) + (text "outclock" (rect 4 43 51 57)(font "Arial" (font_size 8))) (line (pt 0 56)(pt 88 56)(line_width 1)) ) (port (pt 232 24) (output) - (text "dataout" (rect 0 0 50 16)(font "Arial" (font_size 8))) - (text "dataout" (rect 193 11 243 27)(font "Arial" (font_size 8))) + (text "dataout" (rect 0 0 42 14)(font "Arial" (font_size 8))) + (text "dataout" (rect 193 11 235 25)(font "Arial" (font_size 8))) (line (pt 232 24)(pt 152 24)(line_width 1)) ) (drawing - (text "ddio" (rect 110 27 138 43)(font "Arial" (font_size 8))) - (text "output" (rect 105 42 147 58)(font "Arial" (font_size 8))) - (text "power up" (rect 92 74 152 89)(font "Arial" )) - (text "low" (rect 92 84 114 99)(font "Arial" )) + (text "ddio" (rect 110 27 133 41)(font "Arial" (font_size 8))) + (text "output" (rect 105 42 140 56)(font "Arial" (font_size 8))) + (text "power up" (rect 92 74 135 86)(font "Arial" )) + (text "low" (rect 92 84 107 96)(font "Arial" )) (line (pt 88 16)(pt 152 16)(line_width 1)) (line (pt 152 16)(pt 152 96)(line_width 1)) (line (pt 152 96)(pt 88 96)(line_width 1)) @@ -2676,13 +2677,13 @@ applicable agreement for further details. ) (symbol (rect 2368 120 2400 152) - (text "GND" (rect 6 8 19 33)(font "Arial" (font_size 6))(vertical)) - (text "inst10" (rect -1 3 14 43)(font "Arial" )(vertical)(invisible)) + (text "GND" (rect 6 8 16 29)(font "Arial" (font_size 6))(vertical)) + (text "inst10" (rect -1 3 11 32)(font "Arial" )(vertical)(invisible)) (port (pt 32 16) (output) - (text "1" (rect 18 0 26 16)(font "Courier New" (bold))(invisible)) - (text "1" (rect 20 18 36 26)(font "Courier New" (bold))(vertical)(invisible)) + (text "1" (rect 18 0 23 12)(font "Courier New" (bold))(invisible)) + (text "1" (rect 20 18 32 23)(font "Courier New" (bold))(vertical)(invisible)) (line (pt 24 16)(pt 32 16)(line_width 1)) ) (drawing @@ -2694,13 +2695,13 @@ applicable agreement for further details. ) (symbol (rect 2408 144 2424 176) - (text "VCC" (rect 0 7 13 31)(font "Arial" (font_size 6))(vertical)) - (text "inst11" (rect 5 3 20 43)(font "Arial" )(vertical)(invisible)) + (text "VCC" (rect 0 7 10 27)(font "Arial" (font_size 6))(vertical)) + (text "inst11" (rect 5 3 17 32)(font "Arial" )(vertical)(invisible)) (port (pt 16 16) (output) - (text "1" (rect 19 7 27 23)(font "Courier New" (bold))(invisible)) - (text "1" (rect 7 19 23 27)(font "Courier New" (bold))(vertical)(invisible)) + (text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible)) + (text "1" (rect 7 19 19 24)(font "Courier New" (bold))(vertical)(invisible)) (line (pt 16 16)(pt 8 16)(line_width 1)) ) (drawing @@ -2710,20 +2711,20 @@ applicable agreement for further details. ) (symbol (rect 1800 1728 1848 1760) - (text "NOT" (rect 1 0 26 13)(font "Arial" (font_size 6))) - (text "inst14" (rect 3 21 43 36)(font "Arial" )) + (text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6))) + (text "inst14" (rect 3 21 32 33)(font "Arial" )) (port (pt 0 16) (input) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) (line (pt 0 16)(pt 13 16)(line_width 1)) ) (port (pt 48 16) (output) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) (line (pt 39 16)(pt 48 16)(line_width 1)) ) (drawing @@ -2735,20 +2736,20 @@ applicable agreement for further details. ) (symbol (rect 1856 1752 1904 1784) - (text "NOT" (rect 1 0 26 13)(font "Arial" (font_size 6))) - (text "inst15" (rect 3 21 43 36)(font "Arial" )) + (text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6))) + (text "inst15" (rect 3 21 32 33)(font "Arial" )) (port (pt 0 16) (input) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) (line (pt 0 16)(pt 13 16)(line_width 1)) ) (port (pt 48 16) (output) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) (line (pt 39 16)(pt 48 16)(line_width 1)) ) (drawing @@ -2760,20 +2761,20 @@ applicable agreement for further details. ) (symbol (rect 1800 1776 1848 1808) - (text "NOT" (rect 1 0 26 13)(font "Arial" (font_size 6))) - (text "inst16" (rect 3 21 43 36)(font "Arial" )) + (text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6))) + (text "inst16" (rect 3 21 32 33)(font "Arial" )) (port (pt 0 16) (input) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) (line (pt 0 16)(pt 13 16)(line_width 1)) ) (port (pt 48 16) (output) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) (line (pt 39 16)(pt 48 16)(line_width 1)) ) (drawing @@ -2785,20 +2786,20 @@ applicable agreement for further details. ) (symbol (rect 1856 1800 1904 1832) - (text "NOT" (rect 1 0 26 13)(font "Arial" (font_size 6))) - (text "inst17" (rect 3 21 43 36)(font "Arial" )) + (text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6))) + (text "inst17" (rect 3 21 32 33)(font "Arial" )) (port (pt 0 16) (input) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) (line (pt 0 16)(pt 13 16)(line_width 1)) ) (port (pt 48 16) (output) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) (line (pt 39 16)(pt 48 16)(line_width 1)) ) (drawing @@ -2810,20 +2811,20 @@ applicable agreement for further details. ) (symbol (rect 1800 1824 1848 1856) - (text "NOT" (rect 1 0 26 13)(font "Arial" (font_size 6))) - (text "inst19" (rect 3 21 43 36)(font "Arial" )) + (text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6))) + (text "inst19" (rect 3 21 32 33)(font "Arial" )) (port (pt 0 16) (input) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) (line (pt 0 16)(pt 13 16)(line_width 1)) ) (port (pt 48 16) (output) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) (line (pt 39 16)(pt 48 16)(line_width 1)) ) (drawing @@ -2835,78 +2836,78 @@ applicable agreement for further details. ) (symbol (rect 448 -352 752 -104) - (text "altpll2" (rect 132 1 179 20)(font "Arial" (font_size 10))) - (text "inst12" (rect 8 229 48 244)(font "Arial" )) + (text "altpll2" (rect 132 1 172 17)(font "Arial" (font_size 10))) + (text "inst12" (rect 8 229 37 241)(font "Arial" )) (port (pt 0 72) (input) - (text "inclk0" (rect 0 0 40 16)(font "Arial" (font_size 8))) - (text "inclk0" (rect 4 56 44 72)(font "Arial" (font_size 8))) + (text "inclk0" (rect 0 0 31 14)(font "Arial" (font_size 8))) + (text "inclk0" (rect 4 56 35 70)(font "Arial" (font_size 8))) (line (pt 0 72)(pt 48 72)(line_width 1)) ) (port (pt 304 72) (output) - (text "c0" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c0" (rect 287 56 303 72)(font "Arial" (font_size 8))) + (text "c0" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c0" (rect 287 56 301 70)(font "Arial" (font_size 8))) (line (pt 304 72)(pt 272 72)(line_width 1)) ) (port (pt 304 96) (output) - (text "c1" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c1" (rect 287 80 303 96)(font "Arial" (font_size 8))) + (text "c1" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c1" (rect 287 80 301 94)(font "Arial" (font_size 8))) (line (pt 304 96)(pt 272 96)(line_width 1)) ) (port (pt 304 120) (output) - (text "c2" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c2" (rect 287 104 303 120)(font "Arial" (font_size 8))) + (text "c2" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c2" (rect 287 104 301 118)(font "Arial" (font_size 8))) (line (pt 304 120)(pt 272 120)(line_width 1)) ) (port (pt 304 144) (output) - (text "c3" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c3" (rect 287 128 303 144)(font "Arial" (font_size 8))) + (text "c3" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c3" (rect 287 128 301 142)(font "Arial" (font_size 8))) (line (pt 304 144)(pt 272 144)(line_width 1)) ) (port (pt 304 168) (output) - (text "c4" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c4" (rect 287 152 303 168)(font "Arial" (font_size 8))) + (text "c4" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c4" (rect 287 152 301 166)(font "Arial" (font_size 8))) (line (pt 304 168)(pt 272 168)(line_width 1)) ) (drawing - (text "Cyclone III" (rect 229 230 295 245)(font "Arial" )) - (text "inclk0 frequency: 33.000 MHz" (rect 58 67 244 82)(font "Arial" )) - (text "Operation Mode: Src Sync Comp" (rect 58 84 266 99)(font "Arial" )) - (text "Clk " (rect 59 111 83 126)(font "Arial" )) - (text "Ratio" (rect 85 111 119 126)(font "Arial" )) - (text "Ph (dg)" (rect 119 111 166 126)(font "Arial" )) - (text "DC (%)" (rect 164 111 211 126)(font "Arial" )) - (text "c0" (rect 63 129 78 144)(font "Arial" )) - (text "4/1" (rect 91 129 111 144)(font "Arial" )) - (text "240.00" (rect 120 129 164 144)(font "Arial" )) - (text "50.00" (rect 169 129 205 144)(font "Arial" )) - (text "c1" (rect 63 147 78 162)(font "Arial" )) - (text "4/1" (rect 91 147 111 162)(font "Arial" )) - (text "0.00" (rect 127 147 155 162)(font "Arial" )) - (text "50.00" (rect 169 147 205 162)(font "Arial" )) - (text "c2" (rect 63 165 78 180)(font "Arial" )) - (text "4/1" (rect 91 165 111 180)(font "Arial" )) - (text "180.00" (rect 120 165 164 180)(font "Arial" )) - (text "50.00" (rect 169 165 205 180)(font "Arial" )) - (text "c3" (rect 63 183 78 198)(font "Arial" )) - (text "4/1" (rect 91 183 111 198)(font "Arial" )) - (text "105.00" (rect 120 183 164 198)(font "Arial" )) - (text "50.00" (rect 169 183 205 198)(font "Arial" )) - (text "c4" (rect 63 201 78 216)(font "Arial" )) - (text "2/1" (rect 91 201 111 216)(font "Arial" )) - (text "270.00" (rect 120 201 164 216)(font "Arial" )) - (text "50.00" (rect 169 201 205 216)(font "Arial" )) + (text "Cyclone III" (rect 229 230 284 242)(font "Arial" )) + (text "inclk0 frequency: 33.000 MHz" (rect 58 67 205 79)(font "Arial" )) + (text "Operation Mode: Src Sync Comp" (rect 58 84 220 96)(font "Arial" )) + (text "Clk " (rect 59 111 79 123)(font "Arial" )) + (text "Ratio" (rect 85 111 110 123)(font "Arial" )) + (text "Ph (dg)" (rect 119 111 154 123)(font "Arial" )) + (text "DC (%)" (rect 164 111 200 123)(font "Arial" )) + (text "c0" (rect 63 129 74 141)(font "Arial" )) + (text "4/1" (rect 91 129 106 141)(font "Arial" )) + (text "240.00" (rect 120 129 153 141)(font "Arial" )) + (text "50.00" (rect 169 129 196 141)(font "Arial" )) + (text "c1" (rect 63 147 74 159)(font "Arial" )) + (text "4/1" (rect 91 147 106 159)(font "Arial" )) + (text "0.00" (rect 127 147 148 159)(font "Arial" )) + (text "50.00" (rect 169 147 196 159)(font "Arial" )) + (text "c2" (rect 63 165 74 177)(font "Arial" )) + (text "4/1" (rect 91 165 106 177)(font "Arial" )) + (text "180.00" (rect 120 165 153 177)(font "Arial" )) + (text "50.00" (rect 169 165 196 177)(font "Arial" )) + (text "c3" (rect 63 183 74 195)(font "Arial" )) + (text "4/1" (rect 91 183 106 195)(font "Arial" )) + (text "105.00" (rect 120 183 153 195)(font "Arial" )) + (text "50.00" (rect 169 183 196 195)(font "Arial" )) + (text "c4" (rect 63 201 74 213)(font "Arial" )) + (text "2/1" (rect 91 201 106 213)(font "Arial" )) + (text "270.00" (rect 120 201 153 213)(font "Arial" )) + (text "50.00" (rect 169 201 196 213)(font "Arial" )) (line (pt 0 0)(pt 305 0)(line_width 1)) (line (pt 305 0)(pt 305 249)(line_width 1)) (line (pt 0 249)(pt 305 249)(line_width 1)) @@ -2931,20 +2932,20 @@ applicable agreement for further details. ) (symbol (rect -16 680 32 712) - (text "NOT" (rect 1 0 26 13)(font "Arial" (font_size 6))) - (text "inst23" (rect 3 21 43 36)(font "Arial" )) + (text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6))) + (text "inst23" (rect 3 21 32 33)(font "Arial" )) (port (pt 0 16) (input) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) - (text "IN" (rect 2 7 18 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) (line (pt 0 16)(pt 13 16)(line_width 1)) ) (port (pt 48 16) (output) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) - (text "OUT" (rect 32 7 56 23)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) (line (pt 39 16)(pt 48 16)(line_width 1)) ) (drawing @@ -2956,132 +2957,132 @@ applicable agreement for further details. ) (symbol (rect 192 472 408 768) - (text "altpll_reconfig1" (rect 54 1 182 20)(font "Arial" (font_size 10))) - (text "inst7" (rect 8 277 39 292)(font "Arial" )) + (text "altpll_reconfig1" (rect 54 1 155 17)(font "Arial" (font_size 10))) + (text "inst7" (rect 8 277 31 289)(font "Arial" )) (port (pt 0 40) (input) - (text "reconfig" (rect 0 0 53 16)(font "Arial" (font_size 8))) - (text "reconfig" (rect 20 32 73 48)(font "Arial" (font_size 8))) + (text "reconfig" (rect 0 0 47 14)(font "Arial" (font_size 8))) + (text "reconfig" (rect 20 32 67 46)(font "Arial" (font_size 8))) (line (pt 0 40)(pt 16 40)(line_width 1)) ) (port (pt 0 56) (input) - (text "read_param" (rect 0 0 80 16)(font "Arial" (font_size 8))) - (text "read_param" (rect 20 48 100 64)(font "Arial" (font_size 8))) + (text "read_param" (rect 0 0 68 14)(font "Arial" (font_size 8))) + (text "read_param" (rect 20 48 88 62)(font "Arial" (font_size 8))) (line (pt 0 56)(pt 16 56)(line_width 1)) ) (port (pt 0 72) (input) - (text "write_param" (rect 0 0 82 16)(font "Arial" (font_size 8))) - (text "write_param" (rect 20 64 102 80)(font "Arial" (font_size 8))) + (text "write_param" (rect 0 0 71 14)(font "Arial" (font_size 8))) + (text "write_param" (rect 20 64 91 78)(font "Arial" (font_size 8))) (line (pt 0 72)(pt 16 72)(line_width 1)) ) (port (pt 0 96) (input) - (text "data_in[8..0]" (rect 0 0 84 16)(font "Arial" (font_size 8))) - (text "data_in[8..0]" (rect 20 88 104 104)(font "Arial" (font_size 8))) + (text "data_in[8..0]" (rect 0 0 69 14)(font "Arial" (font_size 8))) + (text "data_in[8..0]" (rect 20 88 89 102)(font "Arial" (font_size 8))) (line (pt 0 96)(pt 16 96)(line_width 3)) ) (port (pt 0 112) (input) - (text "counter_type[3..0]" (rect 0 0 123 16)(font "Arial" (font_size 8))) - (text "counter_type[3..0]" (rect 20 104 143 120)(font "Arial" (font_size 8))) + (text "counter_type[3..0]" (rect 0 0 103 14)(font "Arial" (font_size 8))) + (text "counter_type[3..0]" (rect 20 104 123 118)(font "Arial" (font_size 8))) (line (pt 0 112)(pt 16 112)(line_width 3)) ) (port (pt 0 128) (input) - (text "counter_param[2..0]" (rect 0 0 136 16)(font "Arial" (font_size 8))) - (text "counter_param[2..0]" (rect 20 120 156 136)(font "Arial" (font_size 8))) + (text "counter_param[2..0]" (rect 0 0 114 14)(font "Arial" (font_size 8))) + (text "counter_param[2..0]" (rect 20 120 134 134)(font "Arial" (font_size 8))) (line (pt 0 128)(pt 16 128)(line_width 3)) ) (port (pt 0 168) (input) - (text "pll_scandataout" (rect 0 0 107 16)(font "Arial" (font_size 8))) - (text "pll_scandataout" (rect 20 160 127 176)(font "Arial" (font_size 8))) + (text "pll_scandataout" (rect 0 0 89 14)(font "Arial" (font_size 8))) + (text "pll_scandataout" (rect 20 160 109 174)(font "Arial" (font_size 8))) (line (pt 0 168)(pt 16 168)(line_width 1)) ) (port (pt 0 184) (input) - (text "pll_scandone" (rect 0 0 89 16)(font "Arial" (font_size 8))) - (text "pll_scandone" (rect 20 176 109 192)(font "Arial" (font_size 8))) + (text "pll_scandone" (rect 0 0 75 14)(font "Arial" (font_size 8))) + (text "pll_scandone" (rect 20 176 95 190)(font "Arial" (font_size 8))) (line (pt 0 184)(pt 16 184)(line_width 1)) ) (port (pt 0 208) (input) - (text "clock" (rect 0 0 36 16)(font "Arial" (font_size 8))) - (text "clock" (rect 20 200 56 216)(font "Arial" (font_size 8))) + (text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "clock" (rect 20 200 49 214)(font "Arial" (font_size 8))) (line (pt 0 208)(pt 16 208)(line_width 1)) ) (port (pt 0 224) (input) - (text "reset" (rect 0 0 34 16)(font "Arial" (font_size 8))) - (text "reset" (rect 20 216 54 232)(font "Arial" (font_size 8))) + (text "reset" (rect 0 0 29 14)(font "Arial" (font_size 8))) + (text "reset" (rect 20 216 49 230)(font "Arial" (font_size 8))) (line (pt 0 224)(pt 16 224)(line_width 1)) ) (port (pt 0 248) (input) - (text "pll_areset_in" (rect 0 0 86 16)(font "Arial" (font_size 8))) - (text "pll_areset_in" (rect 20 240 106 256)(font "Arial" (font_size 8))) + (text "pll_areset_in" (rect 0 0 71 14)(font "Arial" (font_size 8))) + (text "pll_areset_in" (rect 20 240 91 254)(font "Arial" (font_size 8))) (line (pt 0 248)(pt 16 248)(line_width 1)) ) (port (pt 216 40) (output) - (text "busy" (rect 0 0 33 16)(font "Arial" (font_size 8))) - (text "busy" (rect 169 32 202 48)(font "Arial" (font_size 8))) + (text "busy" (rect 0 0 28 14)(font "Arial" (font_size 8))) + (text "busy" (rect 169 32 197 46)(font "Arial" (font_size 8))) (line (pt 216 40)(pt 200 40)(line_width 1)) ) (port (pt 216 96) (output) - (text "data_out[8..0]" (rect 0 0 94 16)(font "Arial" (font_size 8))) - (text "data_out[8..0]" (rect 117 88 211 104)(font "Arial" (font_size 8))) + (text "data_out[8..0]" (rect 0 0 77 14)(font "Arial" (font_size 8))) + (text "data_out[8..0]" (rect 117 88 194 102)(font "Arial" (font_size 8))) (line (pt 216 96)(pt 200 96)(line_width 3)) ) (port (pt 216 152) (output) - (text "pll_scandata" (rect 0 0 86 16)(font "Arial" (font_size 8))) - (text "pll_scandata" (rect 124 144 210 160)(font "Arial" (font_size 8))) + (text "pll_scandata" (rect 0 0 71 14)(font "Arial" (font_size 8))) + (text "pll_scandata" (rect 124 144 195 158)(font "Arial" (font_size 8))) (line (pt 216 152)(pt 200 152)(line_width 1)) ) (port (pt 216 168) (output) - (text "pll_scanclk" (rect 0 0 76 16)(font "Arial" (font_size 8))) - (text "pll_scanclk" (rect 132 160 208 176)(font "Arial" (font_size 8))) + (text "pll_scanclk" (rect 0 0 62 14)(font "Arial" (font_size 8))) + (text "pll_scanclk" (rect 132 160 194 174)(font "Arial" (font_size 8))) (line (pt 216 168)(pt 200 168)(line_width 1)) ) (port (pt 216 200) (output) - (text "pll_scanclkena" (rect 0 0 101 16)(font "Arial" (font_size 8))) - (text "pll_scanclkena" (rect 111 192 212 208)(font "Arial" (font_size 8))) + (text "pll_scanclkena" (rect 0 0 83 14)(font "Arial" (font_size 8))) + (text "pll_scanclkena" (rect 111 192 194 206)(font "Arial" (font_size 8))) (line (pt 216 200)(pt 200 200)(line_width 1)) ) (port (pt 216 216) (output) - (text "pll_configupdate" (rect 0 0 109 16)(font "Arial" (font_size 8))) - (text "pll_configupdate" (rect 104 208 213 224)(font "Arial" (font_size 8))) + (text "pll_configupdate" (rect 0 0 93 14)(font "Arial" (font_size 8))) + (text "pll_configupdate" (rect 104 208 197 222)(font "Arial" (font_size 8))) (line (pt 216 216)(pt 200 216)(line_width 1)) ) (port (pt 216 248) (output) - (text "pll_areset" (rect 0 0 66 16)(font "Arial" (font_size 8))) - (text "pll_areset" (rect 141 240 207 256)(font "Arial" (font_size 8))) + (text "pll_areset" (rect 0 0 55 14)(font "Arial" (font_size 8))) + (text "pll_areset" (rect 141 240 196 254)(font "Arial" (font_size 8))) (line (pt 216 248)(pt 200 248)(line_width 1)) ) (drawing @@ -3097,90 +3098,90 @@ applicable agreement for further details. ) (symbol (rect 608 496 984 728) - (text "altpll4" (rect 168 1 215 20)(font "Arial" (font_size 10))) - (text "inst22" (rect 8 213 48 228)(font "Arial" )) + (text "altpll4" (rect 168 1 208 17)(font "Arial" (font_size 10))) + (text "inst22" (rect 8 213 37 225)(font "Arial" )) (port (pt 0 72) (input) - (text "inclk0" (rect 0 0 40 16)(font "Arial" (font_size 8))) - (text "inclk0" (rect 4 56 44 72)(font "Arial" (font_size 8))) + (text "inclk0" (rect 0 0 31 14)(font "Arial" (font_size 8))) + (text "inclk0" (rect 4 56 35 70)(font "Arial" (font_size 8))) (line (pt 0 72)(pt 88 72)(line_width 1)) ) (port (pt 0 96) (input) - (text "areset" (rect 0 0 42 16)(font "Arial" (font_size 8))) - (text "areset" (rect 4 80 46 96)(font "Arial" (font_size 8))) + (text "areset" (rect 0 0 36 14)(font "Arial" (font_size 8))) + (text "areset" (rect 4 80 40 94)(font "Arial" (font_size 8))) (line (pt 0 96)(pt 88 96)(line_width 1)) ) (port (pt 0 120) (input) - (text "scanclk" (rect 0 0 53 16)(font "Arial" (font_size 8))) - (text "scanclk" (rect 4 104 57 120)(font "Arial" (font_size 8))) + (text "scanclk" (rect 0 0 43 14)(font "Arial" (font_size 8))) + (text "scanclk" (rect 4 104 47 118)(font "Arial" (font_size 8))) (line (pt 0 120)(pt 88 120)(line_width 1)) ) (port (pt 0 144) (input) - (text "scandata" (rect 0 0 62 16)(font "Arial" (font_size 8))) - (text "scandata" (rect 4 128 66 144)(font "Arial" (font_size 8))) + (text "scandata" (rect 0 0 53 14)(font "Arial" (font_size 8))) + (text "scandata" (rect 4 128 57 142)(font "Arial" (font_size 8))) (line (pt 0 144)(pt 88 144)(line_width 1)) ) (port (pt 0 168) (input) - (text "scanclkena" (rect 0 0 77 16)(font "Arial" (font_size 8))) - (text "scanclkena" (rect 4 152 81 168)(font "Arial" (font_size 8))) + (text "scanclkena" (rect 0 0 64 14)(font "Arial" (font_size 8))) + (text "scanclkena" (rect 4 152 68 166)(font "Arial" (font_size 8))) (line (pt 0 168)(pt 88 168)(line_width 1)) ) (port (pt 0 192) (input) - (text "configupdate" (rect 0 0 86 16)(font "Arial" (font_size 8))) - (text "configupdate" (rect 4 176 90 192)(font "Arial" (font_size 8))) + (text "configupdate" (rect 0 0 74 14)(font "Arial" (font_size 8))) + (text "configupdate" (rect 4 176 78 190)(font "Arial" (font_size 8))) (line (pt 0 192)(pt 88 192)(line_width 1)) ) (port (pt 376 72) (output) - (text "c0" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c0" (rect 359 56 375 72)(font "Arial" (font_size 8))) + (text "c0" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c0" (rect 359 56 373 70)(font "Arial" (font_size 8))) (line (pt 376 72)(pt 288 72)(line_width 1)) ) (port (pt 376 96) (output) - (text "scandataout" (rect 0 0 83 16)(font "Arial" (font_size 8))) - (text "scandataout" (rect 302 80 385 96)(font "Arial" (font_size 8))) + (text "scandataout" (rect 0 0 70 14)(font "Arial" (font_size 8))) + (text "scandataout" (rect 302 80 372 94)(font "Arial" (font_size 8))) (line (pt 376 96)(pt 288 96)(line_width 1)) ) (port (pt 376 120) (output) - (text "scandone" (rect 0 0 66 16)(font "Arial" (font_size 8))) - (text "scandone" (rect 317 104 383 120)(font "Arial" (font_size 8))) + (text "scandone" (rect 0 0 56 14)(font "Arial" (font_size 8))) + (text "scandone" (rect 317 104 373 118)(font "Arial" (font_size 8))) (line (pt 376 120)(pt 288 120)(line_width 1)) ) (port (pt 376 144) (output) - (text "locked" (rect 0 0 44 16)(font "Arial" (font_size 8))) - (text "locked" (rect 335 128 379 144)(font "Arial" (font_size 8))) + (text "locked" (rect 0 0 36 14)(font "Arial" (font_size 8))) + (text "locked" (rect 335 128 371 142)(font "Arial" (font_size 8))) (line (pt 376 144)(pt 288 144)(line_width 1)) ) (drawing - (text "Cyclone III" (rect 301 214 367 229)(font "Arial" )) - (text "inclk0 frequency: 48.000 MHz" (rect 98 123 284 138)(font "Arial" )) - (text "Operation Mode: Normal" (rect 98 140 256 155)(font "Arial" )) - (text "Clk " (rect 99 167 123 182)(font "Arial" )) - (text "Ratio" (rect 125 167 159 182)(font "Arial" )) - (text "Ph (dg)" (rect 159 167 206 182)(font "Arial" )) - (text "DC (%)" (rect 204 167 251 182)(font "Arial" )) - (text "c0" (rect 103 185 118 200)(font "Arial" )) - (text "2/1" (rect 131 185 151 200)(font "Arial" )) - (text "0.00" (rect 167 185 195 200)(font "Arial" )) - (text "50.00" (rect 209 185 245 200)(font "Arial" )) + (text "Cyclone III" (rect 301 214 356 226)(font "Arial" )) + (text "inclk0 frequency: 48.000 MHz" (rect 98 123 245 135)(font "Arial" )) + (text "Operation Mode: Normal" (rect 98 140 217 152)(font "Arial" )) + (text "Clk " (rect 99 167 119 179)(font "Arial" )) + (text "Ratio" (rect 125 167 150 179)(font "Arial" )) + (text "Ph (dg)" (rect 159 167 194 179)(font "Arial" )) + (text "DC (%)" (rect 204 167 240 179)(font "Arial" )) + (text "c0" (rect 103 185 114 197)(font "Arial" )) + (text "2/1" (rect 131 185 146 197)(font "Arial" )) + (text "0.00" (rect 167 185 188 197)(font "Arial" )) + (text "50.00" (rect 209 185 236 197)(font "Arial" )) (line (pt 0 0)(pt 377 0)(line_width 1)) (line (pt 377 0)(pt 377 233)(line_width 1)) (line (pt 0 233)(pt 377 233)(line_width 1)) @@ -3200,203 +3201,285 @@ applicable agreement for further details. ) ) (symbol - (rect 440 -88 744 144) - (text "altpll3" (rect 132 1 179 20)(font "Arial" (font_size 10))) - (text "inst13" (rect 8 213 48 228)(font "Arial" )) - (port - (pt 0 72) - (input) - (text "inclk0" (rect 0 0 40 16)(font "Arial" (font_size 8))) - (text "inclk0" (rect 4 56 44 72)(font "Arial" (font_size 8))) - (line (pt 0 72)(pt 48 72)(line_width 1)) - ) - (port - (pt 304 72) - (output) - (text "c0" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c0" (rect 287 56 303 72)(font "Arial" (font_size 8))) - (line (pt 304 72)(pt 272 72)(line_width 1)) - ) - (port - (pt 304 96) - (output) - (text "c1" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c1" (rect 287 80 303 96)(font "Arial" (font_size 8))) - (line (pt 304 96)(pt 272 96)(line_width 1)) - ) - (port - (pt 304 120) - (output) - (text "c2" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c2" (rect 287 104 303 120)(font "Arial" (font_size 8))) - (line (pt 304 120)(pt 272 120)(line_width 1)) - ) - (port - (pt 304 144) - (output) - (text "c3" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c3" (rect 287 128 303 144)(font "Arial" (font_size 8))) - (line (pt 304 144)(pt 272 144)(line_width 1)) - ) - (drawing - (text "Cyclone III" (rect 229 214 295 229)(font "Arial" )) - (text "inclk0 frequency: 33.000 MHz" (rect 58 67 244 82)(font "Arial" )) - (text "Operation Mode: Src Sync Comp" (rect 58 84 266 99)(font "Arial" )) - (text "Clk " (rect 59 111 83 126)(font "Arial" )) - (text "Ratio" (rect 86 111 120 126)(font "Arial" )) - (text "Ph (dg)" (rect 121 111 168 126)(font "Arial" )) - (text "DC (%)" (rect 166 111 213 126)(font "Arial" )) - (text "c0" (rect 63 129 78 144)(font "Arial" )) - (text "2/33" (rect 88 129 116 144)(font "Arial" )) - (text "0.00" (rect 129 129 157 144)(font "Arial" )) - (text "50.00" (rect 171 129 207 144)(font "Arial" )) - (text "c1" (rect 63 147 78 162)(font "Arial" )) - (text "16/33" (rect 85 147 121 162)(font "Arial" )) - (text "0.00" (rect 129 147 157 162)(font "Arial" )) - (text "50.00" (rect 171 147 207 162)(font "Arial" )) - (text "c2" (rect 63 165 78 180)(font "Arial" )) - (text "25/33" (rect 85 165 121 180)(font "Arial" )) - (text "0.00" (rect 129 165 157 180)(font "Arial" )) - (text "50.00" (rect 171 165 207 180)(font "Arial" )) - (text "c3" (rect 63 183 78 198)(font "Arial" )) - (text "16/11" (rect 85 183 121 198)(font "Arial" )) - (text "0.00" (rect 129 183 157 198)(font "Arial" )) - (text "50.00" (rect 171 183 207 198)(font "Arial" )) - (line (pt 0 0)(pt 305 0)(line_width 1)) - (line (pt 305 0)(pt 305 233)(line_width 1)) - (line (pt 0 233)(pt 305 233)(line_width 1)) - (line (pt 0 0)(pt 0 233)(line_width 1)) - (line (pt 56 108)(pt 208 108)(line_width 1)) - (line (pt 56 125)(pt 208 125)(line_width 1)) - (line (pt 56 143)(pt 208 143)(line_width 1)) - (line (pt 56 161)(pt 208 161)(line_width 1)) - (line (pt 56 179)(pt 208 179)(line_width 1)) - (line (pt 56 197)(pt 208 197)(line_width 1)) - (line (pt 56 108)(pt 56 197)(line_width 1)) - (line (pt 82 108)(pt 82 197)(line_width 3)) - (line (pt 118 108)(pt 118 197)(line_width 3)) - (line (pt 163 108)(pt 163 197)(line_width 3)) - (line (pt 207 108)(pt 207 197)(line_width 1)) - (line (pt 48 56)(pt 272 56)(line_width 1)) - (line (pt 272 56)(pt 272 216)(line_width 1)) - (line (pt 48 216)(pt 272 216)(line_width 1)) - (line (pt 48 56)(pt 48 216)(line_width 1)) - ) -) -(symbol - (rect 440 176 768 392) - (text "altpll1" (rect 144 1 191 20)(font "Arial" (font_size 10))) - (text "inst" (rect 8 197 31 212)(font "Arial" )) - (port - (pt 0 72) - (input) - (text "inclk0" (rect 0 0 40 16)(font "Arial" (font_size 8))) - (text "inclk0" (rect 4 56 44 72)(font "Arial" (font_size 8))) - (line (pt 0 72)(pt 48 72)(line_width 1)) - ) - (port - (pt 328 72) - (output) - (text "c0" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c0" (rect 311 56 327 72)(font "Arial" (font_size 8))) - (line (pt 328 72)(pt 272 72)(line_width 1)) - ) - (port - (pt 328 96) - (output) - (text "c1" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c1" (rect 311 80 327 96)(font "Arial" (font_size 8))) - (line (pt 328 96)(pt 272 96)(line_width 1)) - ) - (port - (pt 328 120) - (output) - (text "c2" (rect 0 0 16 16)(font "Arial" (font_size 8))) - (text "c2" (rect 311 104 327 120)(font "Arial" (font_size 8))) - (line (pt 328 120)(pt 272 120)(line_width 1)) - ) - (port - (pt 328 144) - (output) - (text "locked" (rect 0 0 44 16)(font "Arial" (font_size 8))) - (text "locked" (rect 287 128 331 144)(font "Arial" (font_size 8))) - (line (pt 328 144)(pt 272 144)(line_width 1)) - ) - (drawing - (text "Cyclone III" (rect 253 198 319 213)(font "Arial" )) - (text "inclk0 frequency: 33.000 MHz" (rect 58 67 244 82)(font "Arial" )) - (text "Operation Mode: Src Sync Comp" (rect 58 84 266 99)(font "Arial" )) - (text "Clk " (rect 59 111 83 126)(font "Arial" )) - (text "Ratio" (rect 90 111 124 126)(font "Arial" )) - (text "Ph (dg)" (rect 128 111 175 126)(font "Arial" )) - (text "DC (%)" (rect 173 111 220 126)(font "Arial" )) - (text "c0" (rect 63 129 78 144)(font "Arial" )) - (text "1/66" (rect 92 129 120 144)(font "Arial" )) - (text "0.00" (rect 136 129 164 144)(font "Arial" )) - (text "50.00" (rect 178 129 214 144)(font "Arial" )) - (text "c1" (rect 63 147 78 162)(font "Arial" )) - (text "67/900" (rect 85 147 129 162)(font "Arial" )) - (text "0.00" (rect 136 147 164 162)(font "Arial" )) - (text "50.00" (rect 178 147 214 162)(font "Arial" )) - (text "c2" (rect 63 165 78 180)(font "Arial" )) - (text "67/90" (rect 89 165 125 180)(font "Arial" )) - (text "0.00" (rect 136 165 164 180)(font "Arial" )) - (text "50.00" (rect 178 165 214 180)(font "Arial" )) - (line (pt 0 0)(pt 329 0)(line_width 1)) - (line (pt 329 0)(pt 329 217)(line_width 1)) - (line (pt 0 217)(pt 329 217)(line_width 1)) - (line (pt 0 0)(pt 0 217)(line_width 1)) - (line (pt 56 108)(pt 215 108)(line_width 1)) - (line (pt 56 125)(pt 215 125)(line_width 1)) - (line (pt 56 143)(pt 215 143)(line_width 1)) - (line (pt 56 161)(pt 215 161)(line_width 1)) - (line (pt 56 179)(pt 215 179)(line_width 1)) - (line (pt 56 108)(pt 56 179)(line_width 1)) - (line (pt 82 108)(pt 82 179)(line_width 3)) - (line (pt 125 108)(pt 125 179)(line_width 3)) - (line (pt 170 108)(pt 170 179)(line_width 3)) - (line (pt 214 108)(pt 214 179)(line_width 1)) - (line (pt 48 56)(pt 272 56)(line_width 1)) - (line (pt 272 56)(pt 272 200)(line_width 1)) - (line (pt 48 200)(pt 272 200)(line_width 1)) - (line (pt 48 56)(pt 48 200)(line_width 1)) - ) -) -(symbol - (rect 944 416 1008 464) - (text "AND2" (rect 1 0 32 13)(font "Arial" (font_size 6))) - (text "inst25" (rect 3 37 43 52)(font "Arial" )) + (rect 800 144 848 176) + (text "WIRE" (rect 1 0 24 10)(font "Arial" (font_size 6))) + (text "inst20" (rect 3 21 32 33)(font "Arial" )) (port (pt 0 16) (input) - (text "IN1" (rect 2 7 26 23)(font "Courier New" (bold))(invisible)) - (text "IN1" (rect 2 7 26 23)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) (line (pt 0 16)(pt 14 16)(line_width 1)) ) + (port + (pt 48 16) + (output) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (line (pt 32 16)(pt 48 16)(line_width 1)) + ) + (drawing + (line (pt 14 7)(pt 32 16)(line_width 1)) + (line (pt 14 25)(pt 14 7)(line_width 1)) + (line (pt 14 25)(pt 32 16)(line_width 1)) + ) +) +(symbol + (rect 952 416 1016 464) + (text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst25" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 16 24)(line_width 1)) + ) (port (pt 0 32) (input) - (text "IN2" (rect 2 23 26 39)(font "Courier New" (bold))(invisible)) - (text "IN2" (rect 2 23 26 39)(font "Courier New" (bold))(invisible)) - (line (pt 0 32)(pt 14 32)(line_width 1)) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) ) (port (pt 64 24) (output) - (text "OUT" (rect 48 15 72 31)(font "Courier New" (bold))(invisible)) - (text "OUT" (rect 48 15 72 31)(font "Courier New" (bold))(invisible)) - (line (pt 42 24)(pt 64 24)(line_width 1)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 43 24)(pt 64 24)(line_width 1)) ) (drawing - (line (pt 14 12)(pt 30 12)(line_width 1)) - (line (pt 14 37)(pt 31 37)(line_width 1)) - (line (pt 14 12)(pt 14 37)(line_width 1)) - (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + (line (pt 16 12)(pt 31 12)(line_width 1)) + (line (pt 16 37)(pt 31 37)(line_width 1)) + (line (pt 16 12)(pt 16 37)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + ) +) +(symbol + (rect 1864 2192 1912 2240) + (text "ALT_IOBUF" (rect 1 0 50 10)(font "Arial" (font_size 6))) + (text "inst29" (rect 3 36 26 46)(font "Arial" (font_size 6))) + (port + (pt 0 16) + (input) + (text "i" (rect 6 7 11 19)(font "Courier New" (bold))(invisible)) + (text "i" (rect 6 7 11 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 24 0) + (input) + (text "oe" (rect 29 1 40 13)(font "Courier New" (bold))(invisible)) + (text "oe" (rect 29 1 40 13)(font "Courier New" (bold))(invisible)) + (line (pt 24 12)(pt 24 0)(line_width 1)) + ) + (port + (pt 0 32) + (output) + (text "o" (rect 20 23 28 37)(font "Courier New" (font_size 8))(invisible)) + (text "o" (rect 20 23 28 37)(font "Courier New" (font_size 8))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 48 16) + (bidir) + (text "io" (rect 38 7 49 19)(font "Courier New" (bold))(invisible)) + (text "io" (rect 38 7 49 19)(font "Courier New" (bold))(invisible)) + (line (pt 40 16)(pt 48 16)(line_width 1)) + ) + (drawing + (line (pt 32 32)(pt 40 32)(line_width 1)) + (line (pt 14 25)(pt 14 7)(line_width 1)) + (line (pt 32 41)(pt 32 23)(line_width 1)) + (line (pt 40 32)(pt 40 17)(line_width 1)) + (line (pt 14 7)(pt 32 16)(line_width 1)) + (line (pt 14 25)(pt 32 16)(line_width 1)) + (line (pt 14 32)(pt 32 23)(line_width 1)) + (line (pt 14 32)(pt 32 41)(line_width 1)) + (line (pt 32 16)(pt 40 16)(line_width 1)) + ) +) +(symbol + (rect 464 -80 736 120) + (text "altpll3" (rect 119 0 159 16)(font "Arial" (font_size 10))) + (text "inst13" (rect 8 184 37 196)(font "Arial" )) + (port + (pt 0 64) + (input) + (text "inclk0" (rect 0 0 31 14)(font "Arial" (font_size 8))) + (text "inclk0" (rect 4 51 35 65)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 40 64)(line_width 1)) + ) + (port + (pt 272 64) + (output) + (text "c0" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c0" (rect 257 51 271 65)(font "Arial" (font_size 8))) + (line (pt 272 64)(pt 224 64)(line_width 1)) + ) + (port + (pt 272 80) + (output) + (text "c1" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c1" (rect 257 67 271 81)(font "Arial" (font_size 8))) + (line (pt 272 80)(pt 224 80)(line_width 1)) + ) + (port + (pt 272 96) + (output) + (text "c2" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c2" (rect 257 83 271 97)(font "Arial" (font_size 8))) + (line (pt 272 96)(pt 224 96)(line_width 1)) + ) + (port + (pt 272 112) + (output) + (text "c3" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c3" (rect 257 99 271 113)(font "Arial" (font_size 8))) + (line (pt 272 112)(pt 224 112)(line_width 1)) + ) + (port + (pt 272 128) + (output) + (text "locked" (rect 0 0 36 14)(font "Arial" (font_size 8))) + (text "locked" (rect 238 115 274 129)(font "Arial" (font_size 8))) + (line (pt 272 128)(pt 224 128)(line_width 1)) + ) + (drawing + (text "Cyclone III" (rect 211 185 266 197)(font "Arial" )) + (text "inclk0 frequency: 33.000 MHz" (rect 50 59 197 71)(font "Arial" )) + (text "Operation Mode: Src Sync Comp" (rect 50 73 212 85)(font "Arial" )) + (text "Clk " (rect 51 96 71 108)(font "Arial" )) + (text "Ratio" (rect 81 96 106 108)(font "Arial" )) + (text "Ph (dg)" (rect 116 96 151 108)(font "Arial" )) + (text "DC (%)" (rect 151 96 187 108)(font "Arial" )) + (text "c0" (rect 54 111 65 123)(font "Arial" )) + (text "25/33" (rect 81 111 108 123)(font "Arial" )) + (text "0.00" (rect 122 111 143 123)(font "Arial" )) + (text "50.00" (rect 155 111 182 123)(font "Arial" )) + (text "c1" (rect 54 126 65 138)(font "Arial" )) + (text "2/33" (rect 83 126 104 138)(font "Arial" )) + (text "0.00" (rect 122 126 143 138)(font "Arial" )) + (text "50.00" (rect 155 126 182 138)(font "Arial" )) + (text "c2" (rect 54 141 65 153)(font "Arial" )) + (text "1/66" (rect 83 141 104 153)(font "Arial" )) + (text "0.00" (rect 122 141 143 153)(font "Arial" )) + (text "50.00" (rect 155 141 182 153)(font "Arial" )) + (text "c3" (rect 54 156 65 168)(font "Arial" )) + (text "512/6875" (rect 73 156 117 168)(font "Arial" )) + (text "0.00" (rect 122 156 143 168)(font "Arial" )) + (text "50.00" (rect 155 156 182 168)(font "Arial" )) + (line (pt 0 0)(pt 273 0)(line_width 1)) + (line (pt 273 0)(pt 273 201)(line_width 1)) + (line (pt 0 201)(pt 273 201)(line_width 1)) + (line (pt 0 0)(pt 0 201)(line_width 1)) + (line (pt 48 94)(pt 184 94)(line_width 1)) + (line (pt 48 108)(pt 184 108)(line_width 1)) + (line (pt 48 123)(pt 184 123)(line_width 1)) + (line (pt 48 138)(pt 184 138)(line_width 1)) + (line (pt 48 153)(pt 184 153)(line_width 1)) + (line (pt 48 168)(pt 184 168)(line_width 1)) + (line (pt 48 94)(pt 48 168)(line_width 1)) + (line (pt 70 94)(pt 70 168)(line_width 3)) + (line (pt 113 94)(pt 113 168)(line_width 3)) + (line (pt 148 94)(pt 148 168)(line_width 3)) + (line (pt 183 94)(pt 183 168)(line_width 1)) + (line (pt 40 48)(pt 224 48)(line_width 1)) + (line (pt 224 48)(pt 224 184)(line_width 1)) + (line (pt 40 184)(pt 224 184)(line_width 1)) + (line (pt 40 48)(pt 40 184)(line_width 1)) + ) +) +(symbol + (rect 440 184 712 368) + (text "altpll1" (rect 119 0 159 16)(font "Arial" (font_size 10))) + (text "inst" (rect 8 168 25 180)(font "Arial" )) + (port + (pt 0 64) + (input) + (text "inclk0" (rect 0 0 31 14)(font "Arial" (font_size 8))) + (text "inclk0" (rect 4 51 35 65)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 40 64)(line_width 1)) + ) + (port + (pt 272 64) + (output) + (text "c0" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c0" (rect 257 51 271 65)(font "Arial" (font_size 8))) + (line (pt 272 64)(pt 224 64)(line_width 1)) + ) + (port + (pt 272 80) + (output) + (text "c1" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c1" (rect 257 67 271 81)(font "Arial" (font_size 8))) + (line (pt 272 80)(pt 224 80)(line_width 1)) + ) + (port + (pt 272 96) + (output) + (text "c2" (rect 0 0 14 14)(font "Arial" (font_size 8))) + (text "c2" (rect 257 83 271 97)(font "Arial" (font_size 8))) + (line (pt 272 96)(pt 224 96)(line_width 1)) + ) + (port + (pt 272 112) + (output) + (text "locked" (rect 0 0 36 14)(font "Arial" (font_size 8))) + (text "locked" (rect 238 99 274 113)(font "Arial" (font_size 8))) + (line (pt 272 112)(pt 224 112)(line_width 1)) + ) + (drawing + (text "Cyclone III" (rect 211 169 266 181)(font "Arial" )) + (text "inclk0 frequency: 33.000 MHz" (rect 50 59 197 71)(font "Arial" )) + (text "Operation Mode: Src Sync Comp" (rect 50 73 212 85)(font "Arial" )) + (text "Clk " (rect 51 96 71 108)(font "Arial" )) + (text "Ratio" (rect 83 96 108 108)(font "Arial" )) + (text "Ph (dg)" (rect 121 96 156 108)(font "Arial" )) + (text "DC (%)" (rect 156 96 192 108)(font "Arial" )) + (text "c0" (rect 54 111 65 123)(font "Arial" )) + (text "16/11" (rect 83 111 110 123)(font "Arial" )) + (text "0.00" (rect 127 111 148 123)(font "Arial" )) + (text "50.00" (rect 160 111 187 123)(font "Arial" )) + (text "c1" (rect 54 126 65 138)(font "Arial" )) + (text "16/33" (rect 83 126 110 138)(font "Arial" )) + (text "0.00" (rect 127 126 148 138)(font "Arial" )) + (text "50.00" (rect 160 126 187 138)(font "Arial" )) + (text "c2" (rect 54 141 65 153)(font "Arial" )) + (text "1024/1375" (rect 73 141 123 153)(font "Arial" )) + (text "0.00" (rect 127 141 148 153)(font "Arial" )) + (text "50.00" (rect 160 141 187 153)(font "Arial" )) + (line (pt 0 0)(pt 273 0)(line_width 1)) + (line (pt 273 0)(pt 273 185)(line_width 1)) + (line (pt 0 185)(pt 273 185)(line_width 1)) + (line (pt 0 0)(pt 0 185)(line_width 1)) + (line (pt 48 94)(pt 189 94)(line_width 1)) + (line (pt 48 108)(pt 189 108)(line_width 1)) + (line (pt 48 123)(pt 189 123)(line_width 1)) + (line (pt 48 138)(pt 189 138)(line_width 1)) + (line (pt 48 153)(pt 189 153)(line_width 1)) + (line (pt 48 94)(pt 48 153)(line_width 1)) + (line (pt 70 94)(pt 70 153)(line_width 3)) + (line (pt 118 94)(pt 118 153)(line_width 3)) + (line (pt 153 94)(pt 153 153)(line_width 3)) + (line (pt 188 94)(pt 188 153)(line_width 1)) + (line (pt 40 48)(pt 224 48)(line_width 1)) + (line (pt 224 48)(pt 224 168)(line_width 1)) + (line (pt 40 168)(pt 224 168)(line_width 1)) + (line (pt 40 48)(pt 40 168)(line_width 1)) ) ) (block (rect 1264 2944 1672 3560) - (text "DSP" (rect 5 5 36 21)(font "Arial" (font_size 8))) (text "Mathias_Alles" (rect 5 602 95 617)(font "Arial" )) (block_io "CLK33M" (input)) + (text "DSP" (rect 5 5 28 19)(font "Arial" (font_size 8))) (text "Mathias_Alles" (rect 5 602 72 614)(font "Arial" )) (block_io "CLK33M" (input)) (block_io "MAIN_CLK" (input)) (block_io "nFB_OE" (input)) (block_io "nFB_WR" (input)) @@ -3507,651 +3590,9 @@ applicable agreement for further details. (bidir) ) ) -(block - (rect 1264 2344 1672 2904) - (text "interrupt_handler" (rect 5 5 118 21)(font "Arial" (font_size 8))) (text "nobody" (rect 5 546 52 561)(font "Arial" )) (block_io "MAIN_CLK" (input)) - (block_io "nFB_WR" (input)) - (block_io "nFB_CS1" (input)) - (block_io "nFB_CS2" (input)) - (block_io "FB_SIZE0" (input)) - (block_io "FB_SIZE1" (input)) - (block_io "FB_ADR[31..0]" (input)) - (block_io "PIC_INT" (input)) - (block_io "E0_INT" (input)) - (block_io "DVI_INT" (input)) - (block_io "nPCI_INTA" (input)) - (block_io "nPCI_INTB" (input)) - (block_io "nPCI_INTC" (input)) - (block_io "nPCI_INTD" (input)) - (block_io "nMFP_INT" (input)) - (block_io "nFB_OE" (input)) - (block_io "DSP_INT" (input)) - (block_io "VSYNC" (input)) - (block_io "HSYNC" (input)) - (block_io "DMA_DRQ" (input)) - (block_io "nIRQ[7..2]" (output)) - (block_io "INT_HANDLER_TA" (output)) - (block_io "ACP_CONF[31..0]" (output)) - (block_io "TIN0" (output)) - (block_io "FB_AD[31..0]" (bidir)) - (mapper - (pt 0 136) - (bidir) - ) - (mapper - (pt 0 160) - (bidir) - ) - (mapper - (pt 0 184) - (bidir) - ) - (mapper - (pt 0 88) - (bidir) - ) - (mapper - (pt 0 112) - (bidir) - ) - (mapper - (pt 0 40) - (bidir) - ) - (mapper - (pt 408 56) - (bidir) - ) - (mapper - (pt 408 80) - (bidir) - ) - (mapper - (pt 0 256) - (bidir) - ) - (mapper - (pt 0 280) - (bidir) - ) - (mapper - (pt 0 304) - (bidir) - ) - (mapper - (pt 0 208) - (bidir) - ) - (mapper - (pt 0 64) - (bidir) - ) - (mapper - (pt 0 376) - (bidir) - ) - (mapper - (pt 0 400) - (bidir) - ) - (mapper - (pt 0 328) - (bidir) - ) - (mapper - (pt 0 352) - (bidir) - ) - (mapper - (pt 0 432) - (bidir) - ) - (mapper - (pt 0 456) - (bidir) - ) - (mapper - (pt 0 480) - (bidir) - ) - (mapper - (pt 0 504) - (bidir) - ) - (mapper - (pt 408 504) - (bidir) - ) - (mapper - (pt 0 528) - (bidir) - ) - (mapper - (pt 408 240) - (bidir) - ) - (mapper - (pt 408 296) - (bidir) - ) -) -(block - (rect 1264 744 1672 2264) - (text "FalconIO_SDCard_IDE_CF" (rect 5 5 189 21)(font "Arial" (font_size 8))) (text "Wolfgang_Foerster_and_Fredi_Aschwanden" (rect 5 1506 295 1521)(font "Arial" )) (block_io "CLK33M" (input)) - (block_io "MAIN_CLK" (input)) - (block_io "CLK2M" (input)) - (block_io "CLK500k" (input)) - (block_io "nFB_CS1" (input)) - (block_io "FB_SIZE0" (input)) - (block_io "FB_SIZE1" (input)) - (block_io "nFB_BURST" (input)) - (block_io "FB_ADR[31..0]" (input)) - (block_io "LP_BUSY" (input)) - (block_io "nACSI_DRQ" (input)) - (block_io "nACSI_INT" (input)) - (block_io "nSCSI_DRQ" (input)) - (block_io "nSCSI_MSG" (input)) - (block_io "MIDI_IN" (input)) - (block_io "RxD" (input)) - (block_io "CTS" (input)) - (block_io "RI" (input)) - (block_io "DCD" (input)) - (block_io "AMKB_RX" (input)) - (block_io "PIC_AMKB_RX" (input)) - (block_io "IDE_RDY" (input)) - (block_io "IDE_INT" (input)) - (block_io "WP_CS_CARD" (input)) - (block_io "nINDEX" (input)) - (block_io "TRACK00" (input)) - (block_io "nRD_DATA" (input)) - (block_io "nDCHG" (input)) - (block_io "SD_DATA0" (input)) - (block_io "SD_DATA1" (input)) - (block_io "SD_DATA2" (input)) - (block_io "SD_CARD_DEDECT" (input)) - (block_io "SD_WP" (input)) - (block_io "nDACK0" (input)) - (block_io "nFB_WR" (input)) - (block_io "WP_CF_CARD" (input)) - (block_io "nWP" (input)) - (block_io "nFB_CS2" (input)) - (block_io "nRSTO" (input)) - (block_io "nSCSI_C_D" (input)) - (block_io "nSCSI_I_O" (input)) - (block_io "CLK2M4576" (input)) - (block_io "nFB_OE" (input)) - (block_io "VSYNC" (input)) - (block_io "HSYNC" (input)) - (block_io "DSP_INT" (input)) - (block_io "nBLANK" (input)) - (block_io "FDC_CLK" (input)) - (block_io "FB_ALE" (input)) - (block_io "ACP_CONF[31..24]" (input)) - (block_io "HD_DD" (input)) - (block_io "nIDE_CS1" (output)) - (block_io "nIDE_CS0" (output)) - (block_io "LP_STR" (output)) - (block_io "LP_DIR" (output)) - (block_io "nACSI_ACK" (output)) - (block_io "nACSI_RESET" (output)) - (block_io "nACSI_CS" (output)) - (block_io "ACSI_DIR" (output)) - (block_io "ACSI_A1" (output)) - (block_io "nSCSI_ACK" (output)) - (block_io "nSCSI_ATN" (output)) - (block_io "SCSI_DIR" (output)) - (block_io "SD_CLK" (output)) - (block_io "YM_QA" (output)) - (block_io "YM_QC" (output)) - (block_io "YM_QB" (output)) - (block_io "nSDSEL" (output)) - (block_io "STEP" (output)) - (block_io "MOT_ON" (output)) - (block_io "nRP_LDS" (output)) - (block_io "nRP_UDS" (output)) - (block_io "nROM4" (output)) - (block_io "nROM3" (output)) - (block_io "nCF_CS1" (output)) - (block_io "nCF_CS0" (output)) - (block_io "nIDE_RD" (output)) - (block_io "nIDE_WR" (output)) - (block_io "AMKB_TX" (output)) - (block_io "IDE_RES" (output)) - (block_io "DTR" (output)) - (block_io "RTS" (output)) - (block_io "TxD" (output)) - (block_io "MIDI_OLR" (output)) - (block_io "MIDI_TLR" (output)) - (block_io "nDREQ0" (output)) - (block_io "DSA_D" (output)) - (block_io "nMFP_INT" (output)) - (block_io "FALCON_IO_TA" (output)) - (block_io "STEP_DIR" (output)) - (block_io "WR_DATA" (output)) - (block_io "WR_GATE" (output)) - (block_io "DMA_DRQ" (output)) - (block_io "FB_AD[31..0]" (bidir)) - (block_io "LP_D[7..0]" (bidir)) - (block_io "ACSI_D[7..0]" (bidir)) - (block_io "SCSI_D[7..0]" (bidir)) - (block_io "SCSI_PAR" (bidir)) - (block_io "nSCSI_SEL" (bidir)) - (block_io "nSCSI_BUSY" (bidir)) - (block_io "nSCSI_RST" (bidir)) - (block_io "SD_CD_DATA3" (bidir)) - (block_io "SD_CDM_D1" (bidir)) - (mapper - (pt 0 128) - (bidir) - ) - (mapper - (pt 0 104) - (bidir) - ) - (mapper - (pt 0 56) - (bidir) - ) - (mapper - (pt 0 80) - (bidir) - ) - (mapper - (pt 0 224) - (bidir) - ) - (mapper - (pt 0 248) - (bidir) - ) - (mapper - (pt 0 272) - (bidir) - ) - (mapper - (pt 408 96) - (bidir) - ) - (mapper - (pt 408 120) - (bidir) - ) - (mapper - (pt 408 72) - (bidir) - ) - (mapper - (pt 408 152) - (bidir) - ) - (mapper - (pt 408 200) - (bidir) - ) - (mapper - (pt 408 224) - (bidir) - ) - (mapper - (pt 408 248) - (bidir) - ) - (mapper - (pt 408 272) - (bidir) - ) - (mapper - (pt 408 296) - (bidir) - ) - (mapper - (pt 408 424) - (bidir) - ) - (mapper - (pt 408 352) - (bidir) - ) - (mapper - (pt 408 328) - (bidir) - ) - (mapper - (pt 408 448) - (bidir) - ) - (mapper - (pt 408 400) - (bidir) - ) - (mapper - (pt 408 376) - (bidir) - ) - (mapper - (pt 408 472) - (bidir) - ) - (mapper - (pt 408 496) - (bidir) - ) - (mapper - (pt 408 608) - (bidir) - ) - (mapper - (pt 408 632) - (bidir) - ) - (mapper - (pt 408 528) - (bidir) - ) - (mapper - (pt 408 552) - (bidir) - ) - (mapper - (pt 408 584) - (bidir) - ) - (mapper - (pt 0 624) - (bidir) - ) - (mapper - (pt 0 656) - (bidir) - ) - (mapper - (pt 0 680) - (bidir) - ) - (mapper - (pt 0 704) - (bidir) - ) - (mapper - (pt 0 728) - (bidir) - ) - (mapper - (pt 0 752) - (bidir) - ) - (mapper - (pt 0 776) - (bidir) - ) - (mapper - (pt 408 664) - (bidir) - ) - (mapper - (pt 0 808) - (bidir) - ) - (mapper - (pt 0 832) - (bidir) - ) - (mapper - (pt 408 696) - (bidir) - ) - (mapper - (pt 408 720) - (bidir) - ) - (mapper - (pt 408 744) - (bidir) - ) - (mapper - (pt 408 768) - (bidir) - ) - (mapper - (pt 408 792) - (bidir) - ) - (mapper - (pt 408 816) - (bidir) - ) - (mapper - (pt 408 840) - (bidir) - ) - (mapper - (pt 0 856) - (bidir) - ) - (mapper - (pt 408 872) - (bidir) - ) - (mapper - (pt 408 896) - (bidir) - ) - (mapper - (pt 408 920) - (bidir) - ) - (mapper - (pt 408 944) - (bidir) - ) - (mapper - (pt 0 912) - (bidir) - ) - (mapper - (pt 0 936) - (bidir) - ) - (mapper - (pt 0 960) - (bidir) - ) - (mapper - (pt 0 984) - (bidir) - ) - (mapper - (pt 0 1008) - (bidir) - ) - (mapper - (pt 408 976) - (bidir) - ) - (mapper - (pt 408 1000) - (bidir) - ) - (mapper - (pt 408 1072) - (bidir) - ) - (mapper - (pt 408 1096) - (bidir) - ) - (mapper - (pt 408 1176) - (bidir) - ) - (mapper - (pt 0 296) - (bidir) - ) - (mapper - (pt 408 1256) - (bidir) - ) - (mapper - (pt 0 1040) - (bidir) - ) - (mapper - (pt 0 1064) - (bidir) - ) - (mapper - (pt 0 1088) - (bidir) - ) - (mapper - (pt 0 1112) - (bidir) - ) - (mapper - (pt 0 1136) - (bidir) - ) - (mapper - (pt 0 432) - (bidir) - ) - (mapper - (pt 0 464) - (bidir) - ) - (mapper - (pt 0 488) - (bidir) - ) - (mapper - (pt 0 520) - (bidir) - ) - (mapper - (pt 0 544) - (bidir) - ) - (mapper - (pt 0 568) - (bidir) - ) - (mapper - (pt 0 592) - (bidir) - ) - (mapper - (pt 408 1424) - (bidir) - ) - (mapper - (pt 0 320) - (bidir) - ) - (mapper - (pt 0 200) - (bidir) - ) - (mapper - (pt 0 344) - (bidir) - ) - (mapper - (pt 0 1168) - (bidir) - ) - (mapper - (pt 0 1192) - (bidir) - ) - (mapper - (pt 0 368) - (bidir) - ) - (mapper - (pt 0 392) - (bidir) - ) - (mapper - (pt 0 176) - (bidir) - ) - (mapper - (pt 0 1216) - (bidir) - ) - (mapper - (pt 408 48) - (bidir) - ) - (mapper - (pt 408 16) - (bidir) - ) - (mapper - (pt 0 1240) - (bidir) - ) - (mapper - (pt 408 1304) - (bidir) - ) - (mapper - (pt 408 1200) - (bidir) - ) - (mapper - (pt 408 1344) - (bidir) - ) - (mapper - (pt 408 1280) - (bidir) - ) - (mapper - (pt 408 1224) - (bidir) - ) - (mapper - (pt 408 1120) - (bidir) - ) - (mapper - (pt 408 1048) - (bidir) - ) - (mapper - (pt 408 1024) - (bidir) - ) - (mapper - (pt 0 32) - (bidir) - ) - (mapper - (pt 0 152) - (bidir) - ) - (mapper - (pt 408 1368) - (bidir) - ) - (mapper - (pt 0 1264) - (bidir) - ) - (mapper - (pt 0 1336) - (bidir) - ) - (mapper - (pt 0 888) - (bidir) - ) -) (block (rect 1264 -48 1672 728) - (text "Video" (rect 5 5 43 21)(font "Arial" (font_size 8))) (text "Fredi_Aschwanden" (rect 5 762 130 777)(font "Arial" )) (block_io "FB_ADR[31..0]" (input)) + (text "Video" (rect 5 5 38 19)(font "Arial" (font_size 8))) (text "Fredi_Aschwanden" (rect 5 762 97 774)(font "Arial" )) (block_io "FB_ADR[31..0]" (input)) (block_io "MAIN_CLK" (input)) (block_io "nFB_CS1" (input)) (block_io "nFB_CS2" (input)) @@ -4362,667 +3803,861 @@ applicable agreement for further details. (bidir) ) ) -(connector - (text "FB_AD[31..0]" (rect 1682 776 1765 791)(font "Arial" )) - (pt 1832 792) - (pt 1672 792) - (bus) +(block + (rect 1264 2344 1672 2904) + (text "interrupt_handler" (rect 5 5 101 19)(font "Arial" (font_size 8))) (text "nobody" (rect 5 546 41 558)(font "Arial" )) (block_io "MAIN_CLK" (input)) + (block_io "nFB_WR" (input)) + (block_io "nFB_CS1" (input)) + (block_io "nFB_CS2" (input)) + (block_io "FB_SIZE0" (input)) + (block_io "FB_SIZE1" (input)) + (block_io "FB_ADR[31..0]" (input)) + (block_io "PIC_INT" (input)) + (block_io "E0_INT" (input)) + (block_io "DVI_INT" (input)) + (block_io "nPCI_INTA" (input)) + (block_io "nPCI_INTB" (input)) + (block_io "nPCI_INTC" (input)) + (block_io "nPCI_INTD" (input)) + (block_io "nMFP_INT" (input)) + (block_io "nFB_OE" (input)) + (block_io "DSP_INT" (input)) + (block_io "VSYNC" (input)) + (block_io "HSYNC" (input)) + (block_io "DMA_DRQ" (input)) + (block_io "nRSTO" (input)) + (block_io "nIRQ[7..2]" (output)) + (block_io "INT_HANDLER_TA" (output)) + (block_io "ACP_CONF[31..0]" (output)) + (block_io "TIN0" (output)) + (block_io "FB_AD[31..0]" (bidir)) + (mapper + (pt 408 56) + (bidir) + ) + (mapper + (pt 408 80) + (bidir) + ) + (mapper + (pt 0 256) + (bidir) + ) + (mapper + (pt 0 280) + (bidir) + ) + (mapper + (pt 0 304) + (bidir) + ) + (mapper + (pt 0 376) + (bidir) + ) + (mapper + (pt 0 400) + (bidir) + ) + (mapper + (pt 0 328) + (bidir) + ) + (mapper + (pt 0 352) + (bidir) + ) + (mapper + (pt 0 432) + (bidir) + ) + (mapper + (pt 0 456) + (bidir) + ) + (mapper + (pt 0 480) + (bidir) + ) + (mapper + (pt 0 504) + (bidir) + ) + (mapper + (pt 408 504) + (bidir) + ) + (mapper + (pt 0 528) + (bidir) + ) + (mapper + (pt 408 240) + (bidir) + ) + (mapper + (pt 408 296) + (bidir) + ) + (mapper + (pt 0 224) + (bidir) + ) + (mapper + (pt 0 104) + (bidir) + ) + (mapper + (pt 0 128) + (bidir) + ) + (mapper + (pt 0 176) + (bidir) + ) + (mapper + (pt 0 200) + (bidir) + ) + (mapper + (pt 0 56) + (bidir) + ) + (mapper + (pt 0 152) + (bidir) + ) + (mapper + (pt 0 80) + (bidir) + ) + (mapper + (pt 0 32) + (bidir) + ) +) +(block + (rect 1264 744 1672 2312) + (text "FalconIO_SDCard_IDE_CF" (rect 5 5 152 19)(font "Arial" (font_size 8))) (text "Wolfgang_Foerster_and_Fredi_Aschwanden" (rect 5 1554 220 1566)(font "Arial" )) (block_io "CLK33M" (input)) + (block_io "MAIN_CLK" (input)) + (block_io "CLK2M" (input)) + (block_io "CLK500k" (input)) + (block_io "nFB_CS1" (input)) + (block_io "FB_SIZE0" (input)) + (block_io "FB_SIZE1" (input)) + (block_io "nFB_BURST" (input)) + (block_io "FB_ADR[31..0]" (input)) + (block_io "LP_BUSY" (input)) + (block_io "nACSI_DRQ" (input)) + (block_io "nACSI_INT" (input)) + (block_io "nSCSI_DRQ" (input)) + (block_io "nSCSI_MSG" (input)) + (block_io "MIDI_IN" (input)) + (block_io "RxD" (input)) + (block_io "CTS" (input)) + (block_io "RI" (input)) + (block_io "DCD" (input)) + (block_io "AMKB_RX" (input)) + (block_io "PIC_AMKB_RX" (input)) + (block_io "IDE_RDY" (input)) + (block_io "IDE_INT" (input)) + (block_io "WP_CS_CARD" (input)) + (block_io "nINDEX" (input)) + (block_io "TRACK00" (input)) + (block_io "nRD_DATA" (input)) + (block_io "nDCHG" (input)) + (block_io "SD_DATA0" (input)) + (block_io "SD_DATA1" (input)) + (block_io "SD_DATA2" (input)) + (block_io "SD_CARD_DEDECT" (input)) + (block_io "SD_WP" (input)) + (block_io "nDACK0" (input)) + (block_io "nFB_WR" (input)) + (block_io "WP_CF_CARD" (input)) + (block_io "nWP" (input)) + (block_io "nFB_CS2" (input)) + (block_io "nRSTO" (input)) + (block_io "nSCSI_C_D" (input)) + (block_io "nSCSI_I_O" (input)) + (block_io "CLK2M4576" (input)) + (block_io "nFB_OE" (input)) + (block_io "VSYNC" (input)) + (block_io "HSYNC" (input)) + (block_io "DSP_INT" (input)) + (block_io "nBLANK" (input)) + (block_io "FDC_CLK" (input)) + (block_io "FB_ALE" (input)) + (block_io "ACP_CONF[31..24]" (input)) + (block_io "HD_DD" (input)) + (block_io "nIDE_CS1" (output)) + (block_io "nIDE_CS0" (output)) + (block_io "LP_STR" (output)) + (block_io "LP_DIR" (output)) + (block_io "nACSI_ACK" (output)) + (block_io "nACSI_RESET" (output)) + (block_io "nACSI_CS" (output)) + (block_io "ACSI_DIR" (output)) + (block_io "ACSI_A1" (output)) + (block_io "nSCSI_ACK" (output)) + (block_io "nSCSI_ATN" (output)) + (block_io "SCSI_DIR" (output)) + (block_io "SD_CLK" (output)) + (block_io "YM_QA" (output)) + (block_io "YM_QC" (output)) + (block_io "YM_QB" (output)) + (block_io "nSDSEL" (output)) + (block_io "STEP" (output)) + (block_io "MOT_ON" (output)) + (block_io "nRP_LDS" (output)) + (block_io "nRP_UDS" (output)) + (block_io "nROM4" (output)) + (block_io "nROM3" (output)) + (block_io "nCF_CS1" (output)) + (block_io "nCF_CS0" (output)) + (block_io "nIDE_RD" (output)) + (block_io "nIDE_WR" (output)) + (block_io "AMKB_TX" (output)) + (block_io "IDE_RES" (output)) + (block_io "DTR" (output)) + (block_io "RTS" (output)) + (block_io "TxD" (output)) + (block_io "MIDI_OLR" (output)) + (block_io "nDREQ0" (output)) + (block_io "DSA_D" (output)) + (block_io "nMFP_INT" (output)) + (block_io "FALCON_IO_TA" (output)) + (block_io "STEP_DIR" (output)) + (block_io "WR_DATA" (output)) + (block_io "WR_GATE" (output)) + (block_io "DMA_DRQ" (output)) + (block_io "MIDI_TLR" (output)) + (block_io "FB_AD[31..0]" (bidir)) + (block_io "LP_D[7..0]" (bidir)) + (block_io "ACSI_D[7..0]" (bidir)) + (block_io "SCSI_D[7..0]" (bidir)) + (block_io "SCSI_PAR" (bidir)) + (block_io "nSCSI_SEL" (bidir)) + (block_io "nSCSI_BUSY" (bidir)) + (block_io "nSCSI_RST" (bidir)) + (block_io "SD_CD_DATA3" (bidir)) + (block_io "SD_CDM_D1" (bidir)) + (mapper + (pt 0 128) + (bidir) + ) + (mapper + (pt 0 104) + (bidir) + ) + (mapper + (pt 0 56) + (bidir) + ) + (mapper + (pt 0 80) + (bidir) + ) + (mapper + (pt 0 224) + (bidir) + ) + (mapper + (pt 0 248) + (bidir) + ) + (mapper + (pt 0 272) + (bidir) + ) + (mapper + (pt 408 96) + (bidir) + ) + (mapper + (pt 408 120) + (bidir) + ) + (mapper + (pt 408 72) + (bidir) + ) + (mapper + (pt 408 152) + (bidir) + ) + (mapper + (pt 408 200) + (bidir) + ) + (mapper + (pt 408 224) + (bidir) + ) + (mapper + (pt 408 248) + (bidir) + ) + (mapper + (pt 408 272) + (bidir) + ) + (mapper + (pt 408 296) + (bidir) + ) + (mapper + (pt 408 424) + (bidir) + ) + (mapper + (pt 408 352) + (bidir) + ) + (mapper + (pt 408 328) + (bidir) + ) + (mapper + (pt 408 448) + (bidir) + ) + (mapper + (pt 408 400) + (bidir) + ) + (mapper + (pt 408 376) + (bidir) + ) + (mapper + (pt 408 472) + (bidir) + ) + (mapper + (pt 408 496) + (bidir) + ) + (mapper + (pt 408 608) + (bidir) + ) + (mapper + (pt 408 632) + (bidir) + ) + (mapper + (pt 408 584) + (bidir) + ) + (mapper + (pt 0 656) + (bidir) + ) + (mapper + (pt 0 680) + (bidir) + ) + (mapper + (pt 0 704) + (bidir) + ) + (mapper + (pt 0 728) + (bidir) + ) + (mapper + (pt 0 752) + (bidir) + ) + (mapper + (pt 0 776) + (bidir) + ) + (mapper + (pt 408 664) + (bidir) + ) + (mapper + (pt 0 808) + (bidir) + ) + (mapper + (pt 0 832) + (bidir) + ) + (mapper + (pt 408 696) + (bidir) + ) + (mapper + (pt 408 720) + (bidir) + ) + (mapper + (pt 408 744) + (bidir) + ) + (mapper + (pt 408 768) + (bidir) + ) + (mapper + (pt 408 792) + (bidir) + ) + (mapper + (pt 408 816) + (bidir) + ) + (mapper + (pt 408 840) + (bidir) + ) + (mapper + (pt 0 856) + (bidir) + ) + (mapper + (pt 408 872) + (bidir) + ) + (mapper + (pt 408 896) + (bidir) + ) + (mapper + (pt 408 920) + (bidir) + ) + (mapper + (pt 408 944) + (bidir) + ) + (mapper + (pt 0 912) + (bidir) + ) + (mapper + (pt 0 936) + (bidir) + ) + (mapper + (pt 0 960) + (bidir) + ) + (mapper + (pt 0 984) + (bidir) + ) + (mapper + (pt 0 1008) + (bidir) + ) + (mapper + (pt 408 976) + (bidir) + ) + (mapper + (pt 408 1000) + (bidir) + ) + (mapper + (pt 408 1072) + (bidir) + ) + (mapper + (pt 408 1096) + (bidir) + ) + (mapper + (pt 408 1176) + (bidir) + ) + (mapper + (pt 0 296) + (bidir) + ) + (mapper + (pt 408 1256) + (bidir) + ) + (mapper + (pt 0 1040) + (bidir) + ) + (mapper + (pt 0 1064) + (bidir) + ) + (mapper + (pt 0 1088) + (bidir) + ) + (mapper + (pt 0 1112) + (bidir) + ) + (mapper + (pt 0 1136) + (bidir) + ) + (mapper + (pt 0 432) + (bidir) + ) + (mapper + (pt 0 464) + (bidir) + ) + (mapper + (pt 0 488) + (bidir) + ) + (mapper + (pt 0 520) + (bidir) + ) + (mapper + (pt 0 544) + (bidir) + ) + (mapper + (pt 0 568) + (bidir) + ) + (mapper + (pt 0 592) + (bidir) + ) + (mapper + (pt 0 320) + (bidir) + ) + (mapper + (pt 0 200) + (bidir) + ) + (mapper + (pt 0 344) + (bidir) + ) + (mapper + (pt 0 1168) + (bidir) + ) + (mapper + (pt 0 1192) + (bidir) + ) + (mapper + (pt 0 368) + (bidir) + ) + (mapper + (pt 0 392) + (bidir) + ) + (mapper + (pt 0 176) + (bidir) + ) + (mapper + (pt 0 1216) + (bidir) + ) + (mapper + (pt 408 48) + (bidir) + ) + (mapper + (pt 408 16) + (bidir) + ) + (mapper + (pt 0 1240) + (bidir) + ) + (mapper + (pt 408 1304) + (bidir) + ) + (mapper + (pt 408 1200) + (bidir) + ) + (mapper + (pt 408 1344) + (bidir) + ) + (mapper + (pt 408 1280) + (bidir) + ) + (mapper + (pt 408 1224) + (bidir) + ) + (mapper + (pt 408 1120) + (bidir) + ) + (mapper + (pt 408 1048) + (bidir) + ) + (mapper + (pt 408 1024) + (bidir) + ) + (mapper + (pt 0 32) + (bidir) + ) + (mapper + (pt 0 152) + (bidir) + ) + (mapper + (pt 408 1368) + (bidir) + ) + (mapper + (pt 0 1264) + (bidir) + ) + (mapper + (pt 0 1336) + (bidir) + ) + (mapper + (pt 0 888) + (bidir) + ) + (mapper + (pt 408 1480) + (bidir) + ) + (mapper + (pt 408 1504) + (bidir) + ) + (mapper + (pt 408 1392) + (bidir) + ) + (mapper + (pt 408 1544) + (bidir) + ) ) (connector - (text "FB_ADR[31..0]" (rect 1146 1072 1240 1087)(font "Arial" )) - (pt 1112 1088) - (pt 1264 1088) - (bus) -) -(connector - (text "MAIN_CLK" (rect 1162 784 1231 799)(font "Arial" )) - (pt 1152 800) - (pt 1264 800) -) -(connector - (text "CLK33M" (rect 1210 760 1265 775)(font "Arial" )) - (pt 1200 776) - (pt 1264 776) -) -(connector - (text "CLK2M" (rect 1202 808 1249 823)(font "Arial" )) - (pt 1192 824) - (pt 1264 824) -) -(connector - (text "CLK500k" (rect 1202 832 1262 847)(font "Arial" )) - (pt 1192 848) - (pt 1264 848) -) -(connector - (text "LP_DIR" (rect 1682 848 1732 863)(font "Arial" )) - (pt 1672 864) - (pt 1832 864) -) -(connector - (text "LP_STR" (rect 1682 824 1736 839)(font "Arial" )) - (pt 1672 840) - (pt 1832 840) -) -(connector - (text "nACSI_ACK" (rect 1682 928 1758 943)(font "Arial" )) - (pt 1672 944) - (pt 1832 944) -) -(connector - (text "nACSI_RESET" (rect 1682 952 1777 967)(font "Arial" )) - (pt 1672 968) - (pt 1832 968) -) -(connector - (text "nACSI_CS" (rect 1682 976 1750 991)(font "Arial" )) - (pt 1672 992) - (pt 1832 992) -) -(connector - (text "ACSI_DIR" (rect 1682 1000 1746 1015)(font "Arial" )) - (pt 1672 1016) - (pt 1832 1016) -) -(connector - (text "ACSI_A1" (rect 1682 1024 1738 1039)(font "Arial" )) - (pt 1672 1040) - (pt 1832 1040) -) -(connector - (text "nSCSI_ATN" (rect 1682 1128 1758 1143)(font "Arial" )) - (pt 1672 1144) - (pt 1840 1144) -) -(connector - (text "SCSI_DIR" (rect 1682 1152 1748 1167)(font "Arial" )) - (pt 1672 1168) - (pt 1840 1168) -) -(connector - (text "nSCSI_DRQ" (rect 1114 1248 1195 1263)(font "Arial" )) - (pt 1264 1264) - (pt 1104 1264) -) -(connector - (text "nSCSI_MSG" (rect 1114 1320 1194 1335)(font "Arial" )) - (pt 1104 1336) - (pt 1264 1336) -) -(connector - (text "nSCSI_RST" (rect 1682 1176 1759 1191)(font "Arial" )) - (pt 1672 1192) - (pt 1840 1192) -) -(connector - (text "nSCSI_SEL" (rect 1680 1200 1756 1215)(font "Arial" )) - (pt 1672 1216) - (pt 1840 1216) -) -(connector - (text "nSCSI_BUSY" (rect 1682 1224 1769 1239)(font "Arial" )) - (pt 1672 1240) - (pt 1840 1240) -) -(connector - (text "TxD" (rect 1682 1312 1706 1327)(font "Arial" )) - (pt 1672 1328) - (pt 1840 1328) -) -(connector - (text "RTS" (rect 1682 1336 1710 1351)(font "Arial" )) - (pt 1672 1352) - (pt 1840 1352) -) -(connector - (text "DTR" (rect 1680 1360 1709 1375)(font "Arial" )) - (pt 1672 1376) - (pt 1848 1376) -) -(connector - (text "CTS" (rect 1114 1408 1142 1423)(font "Arial" )) - (pt 1104 1424) - (pt 1264 1424) -) -(connector - (text "RI" (rect 1114 1432 1128 1447)(font "Arial" )) - (pt 1104 1448) - (pt 1264 1448) -) -(connector - (text "DCD" (rect 1114 1456 1145 1471)(font "Arial" )) - (pt 1104 1472) - (pt 1264 1472) -) -(connector - (text "IDE_RDY" (rect 1114 1536 1175 1551)(font "Arial" )) - (pt 1264 1552) - (pt 1104 1552) -) -(connector - (text "IDE_INT" (rect 1114 1560 1168 1575)(font "Arial" )) - (pt 1104 1576) - (pt 1264 1576) -) -(connector - (text "IDE_RES" (rect 1682 1424 1743 1439)(font "Arial" )) - (pt 1672 1440) - (pt 1848 1440) -) -(connector - (text "nIDE_CS0" (rect 1682 1448 1750 1463)(font "Arial" )) - (pt 1672 1464) - (pt 1848 1464) -) -(connector - (text "nIDE_CS1" (rect 1682 1472 1750 1487)(font "Arial" )) - (pt 1672 1488) - (pt 1856 1488) -) -(connector - (text "nIDE_WR" (rect 1682 1496 1745 1511)(font "Arial" )) - (pt 1672 1512) - (pt 1848 1512) -) -(connector - (text "nIDE_RD" (rect 1682 1520 1743 1535)(font "Arial" )) - (pt 1672 1536) - (pt 1848 1536) -) -(connector - (text "nCF_CS0" (rect 1682 1544 1745 1559)(font "Arial" )) - (pt 1672 1560) - (pt 1848 1560) -) -(connector - (text "nCF_CS1" (rect 1682 1568 1745 1583)(font "Arial" )) - (pt 1672 1584) - (pt 1848 1584) -) -(connector - (text "WP_CF_CARD" (rect 1112 1584 1209 1599)(font "Arial" )) - (pt 1104 1600) - (pt 1264 1600) -) -(connector - (text "nSDSEL" (rect 1682 1848 1737 1863)(font "Arial" )) - (pt 1672 1864) - (pt 1856 1864) -) -(connector - (text "nDREQ0" (rect 1682 2152 1739 2167)(font "Arial" )) - (pt 1672 2168) - (pt 1856 2168) -) -(connector - (text "SD_CLK" (rect 1682 2032 1738 2047)(font "Arial" )) - (pt 1856 2048) - (pt 1672 2048) -) -(connector - (text "SD_DATA0" (rect 1114 1768 1185 1783)(font "Arial" )) - (pt 1104 1784) - (pt 1264 1784) -) -(connector - (text "SD_DATA1" (rect 1114 1792 1185 1807)(font "Arial" )) - (pt 1104 1808) - (pt 1264 1808) -) -(connector - (text "SD_DATA2" (rect 1114 1816 1185 1831)(font "Arial" )) - (pt 1104 1832) - (pt 1264 1832) -) -(connector - (text "SD_WP" (rect 1114 1864 1164 1879)(font "Arial" )) - (pt 1104 1880) - (pt 1264 1880) -) -(connector - (text "FB_ADR[31..0]" (rect 1146 2536 1240 2551)(font "Arial" )) - (pt 1112 2552) - (pt 1264 2552) - (bus) -) -(connector - (text "nFB_WR" (rect 1162 2416 1219 2431)(font "Arial" )) - (pt 1152 2432) - (pt 1264 2432) -) -(connector - (text "nFB_CS1" (rect 1154 2440 1216 2455)(font "Arial" )) - (pt 1152 2456) - (pt 1264 2456) -) -(connector - (text "FB_SIZE0" (rect 1154 2488 1218 2503)(font "Arial" )) - (pt 1152 2504) - (pt 1264 2504) -) -(connector - (text "FB_SIZE1" (rect 1154 2512 1218 2527)(font "Arial" )) - (pt 1152 2528) - (pt 1264 2528) -) -(connector - (text "MAIN_CLK" (rect 1162 2368 1231 2383)(font "Arial" )) - (pt 1152 2384) - (pt 1264 2384) -) -(connector - (text "nFB_CS2" (rect 1162 2464 1224 2479)(font "Arial" )) - (pt 1152 2480) - (pt 1264 2480) -) -(connector - (text "FB_AD[31..0]" (rect 1682 2384 1765 2399)(font "Arial" )) + (text "FB_AD[31..0]" (rect 1682 2384 1749 2396)(font "Arial" )) (pt 1832 2400) (pt 1672 2400) (bus) ) (connector - (text "nSCSI_ACK" (rect 1682 1104 1759 1119)(font "Arial" )) - (pt 1672 1120) - (pt 1840 1120) -) -(connector - (text "SCSI_PAR" (rect 1682 1080 1751 1095)(font "Arial" )) - (pt 1672 1096) - (pt 1840 1096) -) -(connector - (text "MIDI_OLR" (rect 1762 1256 1828 1271)(font "Arial" )) - (pt 1672 1272) - (pt 1920 1272) -) -(connector - (text "MIDI_TLR" (rect 1770 1280 1833 1295)(font "Arial" )) - (pt 1672 1296) - (pt 1920 1296) -) -(connector - (text "nROM3" (rect 1754 1600 1802 1615)(font "Arial" )) - (pt 1672 1616) - (pt 1920 1616) -) -(connector - (text "nROM4" (rect 1754 1624 1802 1639)(font "Arial" )) - (pt 1672 1640) - (pt 1920 1640) -) -(connector - (text "nRP_UDS" (rect 1744 1648 1811 1663)(font "Arial" )) - (pt 1672 1664) - (pt 1920 1664) -) -(connector - (text "nRP_LDS" (rect 1746 1672 1810 1687)(font "Arial" )) - (pt 1672 1688) - (pt 1920 1688) -) -(connector - (text "YM_QA" (rect 1762 1904 1808 1919)(font "Arial" )) - (pt 1672 1920) - (pt 1928 1920) -) -(connector - (text "YM_QB" (rect 1762 1928 1809 1943)(font "Arial" )) - (pt 1672 1944) - (pt 1928 1944) -) -(connector - (text "YM_QC" (rect 1762 1952 1810 1967)(font "Arial" )) - (pt 1672 1968) - (pt 1928 1968) -) -(connector - (text "LP_BUSY" (rect 1114 1160 1177 1175)(font "Arial" )) - (pt 1264 1176) - (pt 1104 1176) -) -(connector - (text "nACSI_DRQ" (rect 1034 1192 1114 1207)(font "Arial" )) - (pt 1024 1208) - (pt 1264 1208) -) -(connector - (text "nACSI_INT" (rect 1034 1216 1104 1231)(font "Arial" )) - (pt 1024 1232) - (pt 1264 1232) -) -(connector - (text "MIDI_IN" (rect 1050 1352 1100 1367)(font "Arial" )) - (pt 1040 1368) - (pt 1264 1368) -) -(connector - (text "RxD" (rect 1114 1384 1141 1399)(font "Arial" )) - (pt 1264 1400) - (pt 1104 1400) -) -(connector - (text "nINDEX" (rect 1050 1640 1100 1655)(font "Arial" )) - (pt 1040 1656) - (pt 1264 1656) -) -(connector - (text "TRACK00" (rect 1050 1664 1113 1679)(font "Arial" )) - (pt 1040 1680) - (pt 1264 1680) -) -(connector - (text "nWP" (rect 1050 1688 1080 1703)(font "Arial" )) - (pt 1040 1704) - (pt 1264 1704) -) -(connector - (text "nRD_DATA" (rect 1050 1712 1123 1727)(font "Arial" )) - (pt 1040 1728) - (pt 1264 1728) -) -(connector - (text "nDCHG" (rect 1050 1736 1100 1751)(font "Arial" )) - (pt 1040 1752) - (pt 1264 1752) -) -(connector - (text "SD_CARD_DEDECT" (rect 1138 1840 1273 1855)(font "Arial" )) - (pt 1264 1856) - (pt 1128 1856) -) -(connector - (text "SD_CD_DATA3" (rect 1682 1984 1783 1999)(font "Arial" )) - (pt 1672 2000) - (pt 1856 2000) -) -(connector - (text "SD_CDM_D1" (rect 1682 2008 1769 2023)(font "Arial" )) - (pt 1672 2024) - (pt 1856 2024) -) -(connector - (text "nSCSI_C_D" (rect 1114 1272 1193 1287)(font "Arial" )) - (pt 1104 1288) - (pt 1264 1288) -) -(connector - (text "nSCSI_I_O" (rect 1114 1296 1185 1311)(font "Arial" )) - (pt 1104 1312) - (pt 1264 1312) -) -(connector - (text "DSA_D" (rect 1682 1704 1729 1719)(font "Arial" )) - (pt 1672 1720) - (pt 1856 1720) -) -(connector - (text "FB_AD[31..0]" (rect 1682 8 1765 23)(font "Arial" )) + (text "FB_AD[31..0]" (rect 1682 8 1749 20)(font "Arial" )) (pt 1832 24) (pt 1672 24) (bus) ) (connector - (text "FB_ADR[31..0]" (rect 1146 328 1240 343)(font "Arial" )) + (text "FB_ADR[31..0]" (rect 1146 328 1221 340)(font "Arial" )) (pt 1112 344) (pt 1264 344) (bus) ) (connector - (text "nFB_WR" (rect 1162 184 1219 199)(font "Arial" )) + (text "nFB_WR" (rect 1162 184 1206 196)(font "Arial" )) (pt 1152 200) (pt 1264 200) ) (connector - (text "nFB_CS1" (rect 1154 208 1216 223)(font "Arial" )) + (text "nFB_CS1" (rect 1154 208 1201 220)(font "Arial" )) (pt 1152 224) (pt 1264 224) ) (connector - (text "FB_SIZE0" (rect 1154 256 1218 271)(font "Arial" )) + (text "FB_SIZE0" (rect 1154 256 1204 268)(font "Arial" )) (pt 1152 272) (pt 1264 272) ) (connector - (text "FB_SIZE1" (rect 1154 280 1218 295)(font "Arial" )) + (text "FB_SIZE1" (rect 1154 280 1204 292)(font "Arial" )) (pt 1152 296) (pt 1264 296) ) (connector - (text "nFB_CS2" (rect 1162 232 1224 247)(font "Arial" )) + (text "nFB_CS2" (rect 1162 232 1209 244)(font "Arial" )) (pt 1152 248) (pt 1264 248) ) (connector - (text "nBLANK" (rect 1682 184 1736 199)(font "Arial" )) + (text "nBLANK" (rect 1682 184 1723 196)(font "Arial" )) (pt 1672 200) (pt 1832 200) ) (connector - (text "nSYNC" (rect 1682 208 1729 223)(font "Arial" )) + (text "nSYNC" (rect 1682 208 1719 220)(font "Arial" )) (pt 1672 224) (pt 1832 224) ) (connector - (text "nFB_CS3" (rect 1186 352 1248 367)(font "Arial" )) + (text "nFB_CS3" (rect 1186 352 1233 364)(font "Arial" )) (pt 1264 368) (pt 1176 368) ) (connector - (text "nFB_WR" (rect 1170 928 1227 943)(font "Arial" )) - (pt 1264 944) - (pt 1160 944) -) -(connector - (text "nFB_CS1" (rect 1162 952 1224 967)(font "Arial" )) - (pt 1264 968) - (pt 1160 968) -) -(connector - (text "nFB_CS2" (rect 1170 976 1232 991)(font "Arial" )) - (pt 1264 992) - (pt 1160 992) -) -(connector - (text "FB_SIZE0" (rect 1162 1000 1226 1015)(font "Arial" )) - (pt 1264 1016) - (pt 1160 1016) -) -(connector - (text "FB_SIZE1" (rect 1162 1024 1226 1039)(font "Arial" )) - (pt 1264 1040) - (pt 1160 1040) -) -(connector - (text "nFB_BURST" (rect 1162 1048 1244 1063)(font "Arial" )) - (pt 1264 1064) - (pt 1160 1064) -) -(connector - (text "nDACK0" (rect 1250 1096 1305 1111)(font "Arial" )) - (pt 1264 1112) - (pt 1160 1112) -) -(connector - (text "nRSTO" (rect 1170 1120 1217 1135)(font "Arial" )) - (pt 1264 1136) - (pt 1160 1136) -) -(connector - (text "nPD_VGA" (rect 1682 256 1745 271)(font "Arial" )) + (text "nPD_VGA" (rect 1682 256 1731 268)(font "Arial" )) (pt 1672 272) (pt 1832 272) ) (connector - (text "PIC_INT" (rect 1162 2584 1216 2599)(font "Arial" )) + (text "PIC_INT" (rect 1162 2584 1204 2596)(font "Arial" )) (pt 1152 2600) (pt 1264 2600) ) (connector - (text "nIRQ[7..2]" (rect 1682 2408 1745 2423)(font "Arial" )) + (text "nIRQ[7..2]" (rect 1682 2408 1733 2420)(font "Arial" )) (pt 1672 2424) (pt 1832 2424) (bus) ) (connector - (text "CLK2M4576" (rect 1202 856 1282 871)(font "Arial" )) - (pt 1192 872) - (pt 1264 872) -) -(connector - (text "nFB_OE" (rect 1170 904 1224 919)(font "Arial" )) - (pt 1264 920) - (pt 1160 920) -) -(connector - (text "nFB_OE" (rect 1170 160 1224 175)(font "Arial" )) + (text "nFB_OE" (rect 1170 160 1211 172)(font "Arial" )) (pt 1264 176) (pt 1160 176) ) (connector - (text "nFB_OE" (rect 1170 2392 1224 2407)(font "Arial" )) - (pt 1264 2408) - (pt 1160 2408) -) -(connector - (text "DVI_INT" (rect 1162 2632 1215 2647)(font "Arial" )) - (pt 1152 2648) - (pt 1264 2648) -) -(connector - (text "nPCI_INTA" (rect 1162 2728 1232 2743)(font "Arial" )) + (text "nPCI_INTA" (rect 1162 2728 1217 2740)(font "Arial" )) (pt 1152 2744) (pt 1264 2744) ) (connector - (text "nPCI_INTB" (rect 1162 2704 1233 2719)(font "Arial" )) + (text "nPCI_INTB" (rect 1162 2704 1217 2716)(font "Arial" )) (pt 1152 2720) (pt 1264 2720) ) (connector - (text "nPCI_INTC" (rect 1162 2680 1235 2695)(font "Arial" )) + (text "nPCI_INTC" (rect 1162 2680 1218 2692)(font "Arial" )) (pt 1152 2696) (pt 1264 2696) ) (connector - (text "nPCI_INTD" (rect 1162 2656 1235 2671)(font "Arial" )) + (text "nPCI_INTD" (rect 1162 2656 1218 2668)(font "Arial" )) (pt 1152 2672) (pt 1264 2672) ) (connector - (text "nMFP_INT" (rect 1162 2760 1229 2775)(font "Arial" )) + (text "nMFP_INT" (rect 1162 2760 1213 2772)(font "Arial" )) (pt 1152 2776) (pt 1264 2776) ) (connector - (text "nMFP_INT" (rect 1682 2072 1749 2087)(font "Arial" )) - (pt 1672 2088) - (pt 1784 2088) -) -(connector - (text "E0_INT" (rect 1162 2608 1210 2623)(font "Arial" )) + (text "E0_INT" (rect 1162 2608 1198 2620)(font "Arial" )) (pt 1152 2624) (pt 1264 2624) ) (connector - (text "FB_AD[31..0]" (rect 1682 2968 1765 2983)(font "Arial" )) + (text "FB_AD[31..0]" (rect 1682 2968 1749 2980)(font "Arial" )) (pt 1832 2984) (pt 1672 2984) (bus) ) (connector - (text "FB_ADR[31..0]" (rect 1146 3224 1240 3239)(font "Arial" )) + (text "FB_ADR[31..0]" (rect 1146 3224 1221 3236)(font "Arial" )) (pt 1112 3240) (pt 1264 3240) (bus) ) (connector - (text "MAIN_CLK" (rect 1162 3008 1231 3023)(font "Arial" )) + (text "MAIN_CLK" (rect 1162 3008 1216 3020)(font "Arial" )) (pt 1152 3024) (pt 1264 3024) ) (connector - (text "CLK33M" (rect 1210 2984 1265 2999)(font "Arial" )) + (text "CLK33M" (rect 1210 2984 1251 2996)(font "Arial" )) (pt 1200 3000) (pt 1264 3000) ) (connector - (text "nFB_WR" (rect 1170 3056 1227 3071)(font "Arial" )) + (text "nFB_WR" (rect 1170 3056 1214 3068)(font "Arial" )) (pt 1264 3072) (pt 1160 3072) ) (connector - (text "nFB_CS1" (rect 1162 3080 1224 3095)(font "Arial" )) + (text "nFB_CS1" (rect 1162 3080 1209 3092)(font "Arial" )) (pt 1264 3096) (pt 1160 3096) ) (connector - (text "nFB_CS2" (rect 1170 3104 1232 3119)(font "Arial" )) + (text "nFB_CS2" (rect 1170 3104 1217 3116)(font "Arial" )) (pt 1264 3120) (pt 1160 3120) ) (connector - (text "FB_SIZE0" (rect 1162 3152 1226 3167)(font "Arial" )) + (text "FB_SIZE0" (rect 1162 3152 1212 3164)(font "Arial" )) (pt 1264 3168) (pt 1160 3168) ) (connector - (text "FB_SIZE1" (rect 1162 3176 1226 3191)(font "Arial" )) + (text "FB_SIZE1" (rect 1162 3176 1212 3188)(font "Arial" )) (pt 1264 3192) (pt 1160 3192) ) (connector - (text "nFB_BURST" (rect 1162 3200 1244 3215)(font "Arial" )) + (text "nFB_BURST" (rect 1162 3200 1224 3212)(font "Arial" )) (pt 1264 3216) (pt 1160 3216) ) (connector - (text "nRSTO" (rect 1170 3248 1217 3263)(font "Arial" )) + (text "nRSTO" (rect 1170 3248 1205 3260)(font "Arial" )) (pt 1264 3264) (pt 1160 3264) ) (connector - (text "nFB_OE" (rect 1170 3032 1224 3047)(font "Arial" )) + (text "nFB_OE" (rect 1170 3032 1211 3044)(font "Arial" )) (pt 1264 3048) (pt 1160 3048) ) (connector - (text "nSRCS" (rect 1682 3272 1730 3287)(font "Arial" )) + (text "nSRCS" (rect 1682 3272 1718 3284)(font "Arial" )) (pt 1824 3288) (pt 1672 3288) ) (connector - (text "nSRBLE" (rect 1682 3296 1737 3311)(font "Arial" )) + (text "nSRBLE" (rect 1682 3296 1723 3308)(font "Arial" )) (pt 1824 3312) (pt 1672 3312) ) (connector - (text "nSRBHE" (rect 1682 3320 1739 3335)(font "Arial" )) + (text "nSRBHE" (rect 1682 3320 1725 3332)(font "Arial" )) (pt 1824 3336) (pt 1672 3336) ) (connector - (text "nSRWE" (rect 1682 3344 1732 3359)(font "Arial" )) + (text "nSRWE" (rect 1682 3344 1720 3356)(font "Arial" )) (pt 1824 3360) (pt 1672 3360) ) (connector - (text "nSROE" (rect 1682 3368 1730 3383)(font "Arial" )) + (text "nSROE" (rect 1682 3368 1718 3380)(font "Arial" )) (pt 1824 3384) (pt 1672 3384) ) (connector - (text "DSP_INT" (rect 1130 2832 1190 2847)(font "Arial" )) + (text "DSP_INT" (rect 1130 2832 1176 2844)(font "Arial" )) (pt 1264 2848) (pt 1120 2848) ) (connector - (text "DSP_INT" (rect 1682 3000 1742 3015)(font "Arial" )) + (text "DSP_INT" (rect 1682 3000 1728 3012)(font "Arial" )) (pt 1816 3016) (pt 1672 3016) ) (connector - (text "CLK500k" (rect 482 2040 542 2055)(font "Arial" )) + (text "CLK500k" (rect 482 2040 526 2052)(font "Arial" )) (pt 472 2056) (pt 544 2056) ) @@ -5031,198 +4666,155 @@ applicable agreement for further details. (pt 616 2416) ) (connector - (text "FB_ALE" (rect 1194 304 1245 319)(font "Arial" )) + (text "FB_ALE" (rect 1194 304 1234 316)(font "Arial" )) (pt 1264 320) (pt 1184 320) ) (connector - (text "DDRCLK[3..0]" (rect 1162 136 1252 151)(font "Arial" )) + (text "DDRCLK[3..0]" (rect 1162 136 1233 148)(font "Arial" )) (pt 1152 152) (pt 1264 152) (bus) ) (connector - (text "DDR_SYNC_66M" (rect 1178 112 1292 127)(font "Arial" )) + (text "DDR_SYNC_66M" (rect 1178 112 1266 124)(font "Arial" )) (pt 1168 128) (pt 1264 128) ) (connector - (text "VD[31..0]" (rect 1682 288 1739 303)(font "Arial" )) + (text "VD[31..0]" (rect 1682 288 1729 300)(font "Arial" )) (pt 1672 304) (pt 2648 304) (bus) ) (connector - (text "VA[12..0]" (rect 1682 312 1737 327)(font "Arial" )) + (text "VA[12..0]" (rect 1682 312 1728 324)(font "Arial" )) (pt 1672 328) (pt 2528 328) (bus) ) (connector - (text "nVWE" (rect 1682 336 1720 351)(font "Arial" )) + (text "nVWE" (rect 1682 336 1712 348)(font "Arial" )) (pt 1672 352) (pt 2400 352) ) (connector - (text "nVCAS" (rect 1690 360 1734 375)(font "Arial" )) + (text "nVCAS" (rect 1690 360 1725 372)(font "Arial" )) (pt 1672 376) (pt 2304 376) ) (connector - (text "nVRAS" (rect 1690 384 1734 399)(font "Arial" )) + (text "nVRAS" (rect 1690 384 1725 396)(font "Arial" )) (pt 1672 400) (pt 2208 400) ) (connector - (text "nVCS" (rect 1690 408 1726 423)(font "Arial" )) + (text "nVCS" (rect 1690 408 1718 420)(font "Arial" )) (pt 1672 424) (pt 2040 424) ) (connector - (text "VCKE" (rect 1690 432 1727 447)(font "Arial" )) + (text "VCKE" (rect 1690 432 1719 444)(font "Arial" )) (pt 1672 448) (pt 1944 448) ) (connector - (text "VSYNC" (rect 1682 136 1729 151)(font "Arial" )) + (text "VSYNC" (rect 1682 136 1720 148)(font "Arial" )) (pt 1672 152) (pt 1832 152) ) (connector - (text "HSYNC" (rect 1682 160 1731 175)(font "Arial" )) + (text "HSYNC" (rect 1682 160 1722 172)(font "Arial" )) (pt 1672 176) (pt 1832 176) ) (connector - (text "VB[7..0]" (rect 1754 112 1802 127)(font "Arial" )) + (text "VB[7..0]" (rect 1754 112 1794 124)(font "Arial" )) (pt 1672 128) (pt 1912 128) (bus) ) (connector - (text "VG[7..0]" (rect 1842 88 1891 103)(font "Arial" )) + (text "VG[7..0]" (rect 1842 88 1883 100)(font "Arial" )) (pt 1672 104) (pt 2000 104) (bus) ) (connector - (text "VR[7..0]" (rect 1922 64 1971 79)(font "Arial" )) + (text "VR[7..0]" (rect 1922 64 1963 76)(font "Arial" )) (pt 1672 80) (pt 2080 80) (bus) ) (connector - (text "IO[17..0]" (rect 1962 3224 2015 3239)(font "Arial" )) + (text "IO[17..0]" (rect 1962 3224 2005 3236)(font "Arial" )) (pt 1672 3240) (pt 2104 3240) (bus) ) (connector - (text "SRD[15..0]" (rect 1802 3248 1871 3263)(font "Arial" )) + (text "SRD[15..0]" (rect 1802 3248 1857 3260)(font "Arial" )) (pt 1672 3264) (pt 1944 3264) (bus) ) (connector - (text "SCSI_D[7..0]" (rect 1786 1056 1868 1071)(font "Arial" )) - (pt 1672 1072) - (pt 1936 1072) - (bus) -) -(connector - (text "ACSI_D[7..0]" (rect 1754 880 1835 895)(font "Arial" )) - (pt 1672 896) - (pt 1904 896) - (bus) -) -(connector - (text "LP_D[7..0]" (rect 1810 800 1877 815)(font "Arial" )) - (pt 1672 816) - (pt 1960 816) - (bus) -) -(connector - (text "AMKB_RX" (rect 786 1480 850 1495)(font "Arial" )) - (pt 776 1496) - (pt 1264 1496) -) -(connector - (text "CLK33M" (rect 346 288 401 303)(font "Arial" )) - (pt 336 304) - (pt 400 304) -) -(connector - (text "CLK25M" (rect 1202 608 1257 623)(font "Arial" )) + (text "CLK25M" (rect 1202 608 1243 620)(font "Arial" )) (pt 1192 624) (pt 1264 624) ) (connector - (text "TIMEBASE[17]" (rect 354 2120 446 2135)(font "Arial" )) + (text "TIMEBASE[17]" (rect 354 2120 425 2132)(font "Arial" )) (pt 440 2136) (pt 344 2136) ) (connector - (text "TIMEBASE[17..0]" (rect 706 2048 813 2063)(font "Arial" )) + (text "TIMEBASE[17..0]" (rect 706 2048 790 2060)(font "Arial" )) (pt 688 2064) (pt 808 2064) (bus) ) (connector - (text "HSYNC" (rect 1130 2784 1179 2799)(font "Arial" )) + (text "HSYNC" (rect 1130 2784 1170 2796)(font "Arial" )) (pt 1264 2800) (pt 1120 2800) ) (connector - (text "VSYNC" (rect 1130 2808 1177 2823)(font "Arial" )) + (text "VSYNC" (rect 1130 2808 1168 2820)(font "Arial" )) (pt 1264 2824) (pt 1120 2824) ) -(connector - (text "VSYNC" (rect 1130 1920 1177 1935)(font "Arial" )) - (pt 1264 1936) - (pt 1120 1936) -) -(connector - (text "HSYNC" (rect 1130 1896 1179 1911)(font "Arial" )) - (pt 1264 1912) - (pt 1120 1912) -) (connector (pt 488 2136) (pt 608 2136) ) (connector - (text "nFB_TA" (rect 1946 720 1996 735)(font "Arial" )) + (text "nFB_TA" (rect 1946 720 1984 732)(font "Arial" )) (pt 1944 736) (pt 2056 736) ) (connector - (text "INT_HANDLER_TA" (rect 1682 2832 1805 2847)(font "Arial" )) + (text "INT_HANDLER_TA" (rect 1682 2832 1777 2844)(font "Arial" )) (pt 1672 2848) (pt 1808 2848) ) (connector - (text "DSP_TA" (rect 1682 3504 1736 3519)(font "Arial" )) + (text "DSP_TA" (rect 1682 3504 1723 3516)(font "Arial" )) (pt 1672 3520) (pt 1792 3520) ) (connector - (text "Video_TA" (rect 1682 696 1743 711)(font "Arial" )) + (text "Video_TA" (rect 1682 696 1728 708)(font "Arial" )) (pt 1672 712) (pt 1880 712) ) (connector - (text "FALCON_IO_TA" (rect 1682 744 1785 759)(font "Arial" )) - (pt 1672 760) - (pt 1880 760) -) -(connector - (text "INT_HANDLER_TA" (rect 1810 728 1933 743)(font "Arial" )) + (text "INT_HANDLER_TA" (rect 1810 728 1905 740)(font "Arial" )) (pt 1880 744) (pt 1800 744) ) (connector - (text "DSP_TA" (rect 1810 712 1864 727)(font "Arial" )) + (text "DSP_TA" (rect 1810 712 1851 724)(font "Arial" )) (pt 1880 728) (pt 1800 728) ) @@ -5239,7 +4831,7 @@ applicable agreement for further details. (pt 2504 760) ) (connector - (text "DDRCLK[0]" (rect 2450 744 2525 759)(font "Arial" )) + (text "DDRCLK[0]" (rect 2450 744 2509 756)(font "Arial" )) (pt 2440 760) (pt 2504 760) ) @@ -5248,38 +4840,38 @@ applicable agreement for further details. (pt 2536 760) ) (connector - (text "MAIN_CLK" (rect 1186 88 1255 103)(font "Arial" )) + (text "MAIN_CLK" (rect 1186 88 1240 100)(font "Arial" )) (pt 1184 104) (pt 1264 104) ) (connector - (text "nRSTO" (rect 1194 40 1241 55)(font "Arial" )) + (text "nRSTO" (rect 1194 40 1229 52)(font "Arial" )) (pt 1184 56) (pt 1264 56) ) (connector - (text "BA[1..0]" (rect 1682 456 1730 471)(font "Arial" )) + (text "BA[1..0]" (rect 1682 456 1722 468)(font "Arial" )) (pt 1672 472) (pt 1832 472) (bus) ) (connector - (text "PIXEL_CLK" (rect 2394 -64 2469 -49)(font "Arial" )) + (text "PIXEL_CLK" (rect 2394 -64 2450 -52)(font "Arial" )) (pt 2384 -48) (pt 2464 -48) ) (connector - (text "PIXEL_CLK" (rect 2394 56 2469 71)(font "Arial" )) + (text "PIXEL_CLK" (rect 2394 56 2450 68)(font "Arial" )) (pt 2384 72) (pt 2464 72) ) (connector - (text "nBLANK" (rect 2394 24 2448 39)(font "Arial" )) + (text "nBLANK" (rect 2394 24 2435 36)(font "Arial" )) (pt 2464 40) (pt 2384 40) ) (connector - (text "nBLANK" (rect 2394 40 2448 55)(font "Arial" )) + (text "nBLANK" (rect 2394 40 2435 52)(font "Arial" )) (pt 2464 56) (pt 2384 56) ) @@ -5292,7 +4884,7 @@ applicable agreement for further details. (pt 2712 40) ) (connector - (text "PIXEL_CLK" (rect 1826 -48 1901 -33)(font "Arial" )) + (text "PIXEL_CLK" (rect 1826 -48 1882 -36)(font "Arial" )) (pt 1816 -32) (pt 1896 -32) ) @@ -5301,12 +4893,12 @@ applicable agreement for further details. (pt 2136 -64) ) (connector - (text "PIXEL_CLK" (rect 1682 232 1757 247)(font "Arial" )) + (text "PIXEL_CLK" (rect 1682 232 1738 244)(font "Arial" )) (pt 1744 248) (pt 1672 248) ) (connector - (text "PIXEL_CLK" (rect 2394 184 2469 199)(font "Arial" )) + (text "PIXEL_CLK" (rect 2394 184 2450 196)(font "Arial" )) (pt 2384 200) (pt 2464 200) ) @@ -5339,25 +4931,10 @@ applicable agreement for further details. (pt 2440 160) ) (connector - (text "nFB_CS3" (rect 1170 3128 1232 3143)(font "Arial" )) + (text "nFB_CS3" (rect 1170 3128 1217 3140)(font "Arial" )) (pt 1264 3144) (pt 1160 3144) ) -(connector - (text "nBLANK" (rect 1154 1968 1208 1983)(font "Arial" )) - (pt 1264 1984) - (pt 1144 1984) -) -(connector - (text "DSP_INT" (rect 1154 1944 1214 1959)(font "Arial" )) - (pt 1264 1960) - (pt 1144 1960) -) -(connector - (text "STEP_DIR" (rect 1682 1752 1751 1767)(font "Arial" )) - (pt 1672 1768) - (pt 1856 1768) -) (connector (pt 1904 1768) (pt 2136 1768) @@ -5367,129 +4944,52 @@ applicable agreement for further details. (pt 2136 1816) ) (connector - (text "WR_DATA" (rect 1682 1800 1749 1815)(font "Arial" )) - (pt 1672 1816) - (pt 1856 1816) -) -(connector - (text "DMA_DRQ" (rect 1130 2856 1199 2871)(font "Arial" )) + (text "DMA_DRQ" (rect 1130 2856 1184 2868)(font "Arial" )) (pt 1264 2872) (pt 1120 2872) ) -(connector - (text "DMA_DRQ" (rect 1682 2096 1751 2111)(font "Arial" )) - (pt 1784 2112) - (pt 1672 2112) -) -(connector - (text "FDC_CLK" (rect 1202 880 1268 895)(font "Arial" )) - (pt 1192 896) - (pt 1264 896) -) -(connector - (text "MOT_ON" (rect 1626 1728 1685 1743)(font "Arial" )) - (pt 1672 1744) - (pt 1800 1744) -) (connector (pt 1848 1744) (pt 2136 1744) ) -(connector - (text "STEP" (rect 1626 1776 1662 1791)(font "Arial" )) - (pt 1672 1792) - (pt 1800 1792) -) (connector (pt 1848 1792) (pt 2136 1792) ) -(connector - (text "WR_GATE" (rect 1690 1824 1758 1839)(font "Arial" )) - (pt 1672 1840) - (pt 1800 1840) -) (connector (pt 1848 1840) (pt 2136 1840) ) (connector - (text "FB_ALE" (rect 1186 1992 1237 2007)(font "Arial" )) - (pt 1144 2008) - (pt 1264 2008) -) -(connector - (text "AMKB_TX" (rect 1946 1392 2008 1407)(font "Arial" )) - (pt 1672 1408) - (pt 2112 1408) -) -(connector - (text "PIC_AMKB_RX" (rect 786 1504 882 1519)(font "Arial" )) - (pt 776 1520) - (pt 1264 1520) -) -(connector - (pt 400 -16) - (pt 440 -16) -) -(connector - (pt 440 248) - (pt 400 248) -) -(connector - (pt 400 -16) - (pt 400 248) -) -(connector - (pt 400 248) - (pt 400 304) -) -(connector - (text "CLK2M" (rect 754 -32 801 -17)(font "Arial" )) - (pt 744 -16) - (pt 816 -16) -) -(connector - (text "FDC_CLK" (rect 754 -8 820 7)(font "Arial" )) - (pt 744 8) - (pt 816 8) -) -(connector - (text "FB_AD[31..0]" (rect 370 1352 453 1367)(font "Arial" )) + (text "FB_AD[31..0]" (rect 370 1352 437 1364)(font "Arial" )) (pt 352 1368) (pt 464 1368) (bus) ) (connector - (text "FB_ADR[31..0]" (rect 642 1376 736 1391)(font "Arial" )) + (text "FB_ADR[31..0]" (rect 642 1376 717 1388)(font "Arial" )) (pt 608 1392) (pt 760 1392) (bus) ) (connector - (text "DDR_SYNC_66M" (rect 378 1368 492 1383)(font "Arial" )) + (text "DDR_SYNC_66M" (rect 378 1368 466 1380)(font "Arial" )) (pt 368 1384) (pt 464 1384) ) (connector - (text "FB_ALE" (rect 386 1384 437 1399)(font "Arial" )) + (text "FB_ALE" (rect 386 1384 426 1396)(font "Arial" )) (pt 376 1400) (pt 464 1400) ) (connector - (text "ACP_CONF[31..0]" (rect 1682 2568 1797 2583)(font "Arial" )) + (text "ACP_CONF[31..0]" (rect 1682 2568 1774 2580)(font "Arial" )) (pt 1672 2584) (pt 1832 2584) (bus) ) (connector - (text "ACP_CONF[31..24]" (rect 1146 2064 1269 2079)(font "Arial" )) - (pt 1136 2080) - (pt 1264 2080) - (bus) -) -(connector - (text "TIN0" (rect 1682 2624 1712 2639)(font "Arial" )) + (text "TIN0" (rect 1682 2624 1705 2636)(font "Arial" )) (pt 1832 2640) (pt 1672 2640) ) @@ -5514,42 +5014,27 @@ applicable agreement for further details. (pt 2424 -64) ) (connector - (text "HD_DD" (rect 1050 1616 1100 1631)(font "Arial" )) - (pt 1040 1632) - (pt 1264 1632) -) -(connector - (text "CLK48M" (rect 754 40 809 55)(font "Arial" )) - (pt 744 56) - (pt 840 56) -) -(connector - (text "CLK25M" (rect 754 16 809 31)(font "Arial" )) - (pt 744 32) - (pt 864 32) -) -(connector - (text "DDRCLK[0]" (rect 762 -296 837 -281)(font "Arial" )) + (text "DDRCLK[0]" (rect 762 -296 821 -284)(font "Arial" )) (pt 752 -280) (pt 848 -280) ) (connector - (text "DDRCLK[1]" (rect 762 -272 837 -257)(font "Arial" )) + (text "DDRCLK[1]" (rect 762 -272 821 -260)(font "Arial" )) (pt 752 -256) (pt 848 -256) ) (connector - (text "DDRCLK[2]" (rect 762 -248 837 -233)(font "Arial" )) + (text "DDRCLK[2]" (rect 762 -248 821 -236)(font "Arial" )) (pt 752 -232) (pt 848 -232) ) (connector - (text "DDRCLK[3]" (rect 762 -224 837 -209)(font "Arial" )) + (text "DDRCLK[3]" (rect 762 -224 821 -212)(font "Arial" )) (pt 752 -208) (pt 848 -208) ) (connector - (text "DDR_SYNC_66M" (rect 762 -200 876 -185)(font "Arial" )) + (text "DDR_SYNC_66M" (rect 762 -200 850 -188)(font "Arial" )) (pt 752 -184) (pt 848 -184) ) @@ -5558,15 +5043,10 @@ applicable agreement for further details. (pt 472 672) ) (connector - (text "VIDEO_RECONFIG" (rect 74 496 199 511)(font "Arial" )) + (text "VIDEO_RECONFIG" (rect 74 496 173 508)(font "Arial" )) (pt 192 512) (pt 64 512) ) -(connector - (text "MAIN_CLK" (rect 330 -296 399 -281)(font "Arial" )) - (pt 264 -280) - (pt 448 -280) -) (connector (pt 408 640) (pt 472 640) @@ -5576,13 +5056,13 @@ applicable agreement for further details. (pt 512 624) ) (connector - (text "VR_D[8..0]" (rect 418 552 486 567)(font "Arial" )) + (text "VR_D[8..0]" (rect 418 552 473 564)(font "Arial" )) (pt 496 568) (pt 408 568) (bus) ) (connector - (text "MAIN_CLK" (rect 122 664 191 679)(font "Arial" )) + (text "MAIN_CLK" (rect 122 664 176 676)(font "Arial" )) (pt 112 680) (pt 192 680) ) @@ -5643,7 +5123,7 @@ applicable agreement for further details. (pt 1064 616) ) (connector - (text "FB_ADR[5..2]" (rect 82 568 168 583)(font "Arial" )) + (text "FB_ADR[5..2]" (rect 82 568 151 580)(font "Arial" )) (pt 192 584) (pt 72 584) (bus) @@ -5673,29 +5153,29 @@ applicable agreement for further details. (pt 72 816) ) (connector - (text "FB_ADR[8..6]" (rect 82 584 168 599)(font "Arial" )) + (text "FB_ADR[8..6]" (rect 82 584 151 596)(font "Arial" )) (pt 192 600) (pt 72 600) (bus) ) (connector - (text "VR_RD" (rect 98 512 146 527)(font "Arial" )) + (text "VR_RD" (rect 98 512 135 524)(font "Arial" )) (pt 64 528) (pt 192 528) ) (connector - (text "VR_WR" (rect 98 528 148 543)(font "Arial" )) + (text "VR_WR" (rect 98 528 138 540)(font "Arial" )) (pt 64 544) (pt 192 544) ) (connector - (text "VR_D[8..0]" (rect 1170 464 1238 479)(font "Arial" )) + (text "VR_D[8..0]" (rect 1170 464 1225 476)(font "Arial" )) (pt 1144 480) (pt 1264 480) (bus) ) (connector - (text "VDQS[3..0]" (rect 1674 504 1743 519)(font "Arial" )) + (text "VDQS[3..0]" (rect 1674 504 1730 516)(font "Arial" )) (pt 2040 544) (pt 1960 544) (bus) @@ -5711,7 +5191,7 @@ applicable agreement for further details. (bus) ) (connector - (text "VDM[3..0]" (rect 1682 528 1742 543)(font "Arial" )) + (text "VDM[3..0]" (rect 1682 528 1731 540)(font "Arial" )) (pt 1944 568) (pt 1888 568) (bus) @@ -5727,32 +5207,32 @@ applicable agreement for further details. (bus) ) (connector - (text "VIDEO_RECONFIG" (rect 1674 560 1799 575)(font "Arial" )) + (text "VIDEO_RECONFIG" (rect 1674 560 1773 572)(font "Arial" )) (pt 1672 576) (pt 1792 576) ) (connector - (text "VR_WR" (rect 1698 592 1748 607)(font "Arial" )) + (text "VR_WR" (rect 1698 592 1738 604)(font "Arial" )) (pt 1672 608) (pt 1792 608) ) (connector - (text "VR_BUSY" (rect 418 496 482 511)(font "Arial" )) + (text "VR_BUSY" (rect 418 496 469 508)(font "Arial" )) (pt 408 512) (pt 480 512) ) (connector - (text "VR_BUSY" (rect 1170 448 1234 463)(font "Arial" )) + (text "VR_BUSY" (rect 1170 448 1221 460)(font "Arial" )) (pt 1144 464) (pt 1264 464) ) (connector - (text "VR_RD" (rect 1698 576 1746 591)(font "Arial" )) + (text "VR_RD" (rect 1698 576 1735 588)(font "Arial" )) (pt 1792 592) (pt 1672 592) ) (connector - (text "nRSTO" (rect -86 680 -39 695)(font "Arial" )) + (text "nRSTO" (rect -86 680 -51 692)(font "Arial" )) (pt -96 696) (pt -16 696) ) @@ -5761,64 +5241,28 @@ applicable agreement for further details. (pt 192 696) ) (connector - (text "FB_AD[24..16]" (rect 82 552 174 567)(font "Arial" )) + (text "FB_AD[24..16]" (rect 82 552 155 564)(font "Arial" )) (pt 72 568) (pt 192 568) (bus) ) (connector - (text "CLK48M" (rect 538 552 593 567)(font "Arial" )) + (text "CLK48M" (rect 538 552 579 564)(font "Arial" )) (pt 528 568) (pt 608 568) ) (connector - (text "CLK_VIDEO" (rect 1162 552 1241 567)(font "Arial" )) + (text "CLK_VIDEO" (rect 1162 552 1223 564)(font "Arial" )) (pt 984 568) (pt 1264 568) ) (connector - (text "CLK33M" (rect 1202 584 1257 599)(font "Arial" )) + (text "CLK33M" (rect 1202 584 1243 596)(font "Arial" )) (pt 1264 600) (pt 1192 600) ) (connector - (text "CLK500k" (rect 802 232 862 247)(font "Arial" )) - (pt 768 248) - (pt 864 248) -) -(connector - (text "CLK2M4576" (rect 802 256 882 271)(font "Arial" )) - (pt 768 272) - (pt 864 272) -) -(connector - (text "CLK24M576" (rect 802 280 882 295)(font "Arial" )) - (pt 768 296) - (pt 864 296) -) -(connector - (text "nRSTO" (rect 1018 424 1065 439)(font "Arial" )) - (pt 1008 440) - (pt 1096 440) -) -(connector - (pt 768 320) - (pt 872 320) -) -(connector - (pt 872 432) - (pt 944 432) -) -(connector - (pt 840 448) - (pt 944 448) -) -(connector - (pt 872 320) - (pt 872 432) -) -(connector - (text "HSYNC" (rect 2314 -96 2363 -81)(font "Arial" )) + (text "HSYNC" (rect 2314 -96 2354 -84)(font "Arial" )) (pt 2304 -80) (pt 2424 -80) ) @@ -5827,11 +5271,729 @@ applicable agreement for further details. (pt 2464 -80) ) (connector - (text "VSYNC" (rect 1746 -80 1793 -65)(font "Arial" )) + (text "VSYNC" (rect 1746 -80 1784 -68)(font "Arial" )) (pt 1736 -64) (pt 1856 -64) ) +(connector + (text "DVI_INT" (rect 858 2632 900 2644)(font "Arial" )) + (pt 848 2648) + (pt 1264 2648) +) +(connector + (text "MAIN_CLK" (rect 330 -296 384 -284)(font "Arial" )) + (pt 264 -280) + (pt 400 -280) +) +(connector + (pt 400 -280) + (pt 448 -280) +) +(connector + (text "CLK33MDIR" (rect 234 296 295 308)(font "Arial" )) + (pt 224 312) + (pt 288 312) +) +(connector + (pt 800 160) + (pt 400 160) +) +(connector + (text "CLK33M" (rect 858 144 899 156)(font "Arial" )) + (pt 848 160) + (pt 952 160) +) +(connector + (text "FB_AD[31..0]" (rect 1682 776 1749 788)(font "Arial" )) + (pt 1832 792) + (pt 1672 792) + (bus) +) +(connector + (text "FB_ADR[31..0]" (rect 1146 1072 1221 1084)(font "Arial" )) + (pt 1112 1088) + (pt 1264 1088) + (bus) +) +(connector + (text "MAIN_CLK" (rect 1162 784 1216 796)(font "Arial" )) + (pt 1152 800) + (pt 1264 800) +) +(connector + (text "CLK33M" (rect 1210 760 1251 772)(font "Arial" )) + (pt 1200 776) + (pt 1264 776) +) +(connector + (text "CLK2M" (rect 1202 808 1237 820)(font "Arial" )) + (pt 1192 824) + (pt 1264 824) +) +(connector + (text "CLK500k" (rect 1202 832 1246 844)(font "Arial" )) + (pt 1192 848) + (pt 1264 848) +) +(connector + (text "nRSTO" (rect 1170 1120 1205 1132)(font "Arial" )) + (pt 1264 1136) + (pt 1160 1136) +) +(connector + (text "CLK2M4576" (rect 1202 856 1261 868)(font "Arial" )) + (pt 1192 872) + (pt 1264 872) +) +(connector + (text "nMFP_INT" (rect 1682 2072 1733 2084)(font "Arial" )) + (pt 1672 2088) + (pt 1784 2088) +) +(connector + (text "VSYNC" (rect 1130 1920 1168 1932)(font "Arial" )) + (pt 1264 1936) + (pt 1120 1936) +) +(connector + (text "HSYNC" (rect 1130 1896 1170 1908)(font "Arial" )) + (pt 1264 1912) + (pt 1120 1912) +) +(connector + (text "nBLANK" (rect 1154 1968 1195 1980)(font "Arial" )) + (pt 1264 1984) + (pt 1144 1984) +) +(connector + (text "DSP_INT" (rect 1154 1944 1200 1956)(font "Arial" )) + (pt 1264 1960) + (pt 1144 1960) +) +(connector + (text "DMA_DRQ" (rect 1682 2096 1736 2108)(font "Arial" )) + (pt 1784 2112) + (pt 1672 2112) +) +(connector + (text "FDC_CLK" (rect 1202 880 1252 892)(font "Arial" )) + (pt 1192 896) + (pt 1264 896) +) +(connector + (text "FB_ALE" (rect 1186 1992 1226 2004)(font "Arial" )) + (pt 1144 2008) + (pt 1264 2008) +) +(connector + (text "ACP_CONF[31..24]" (rect 1146 2064 1243 2076)(font "Arial" )) + (pt 1136 2080) + (pt 1264 2080) + (bus) +) +(connector + (text "LP_STR" (rect 1682 824 1722 836)(font "Arial" )) + (pt 1672 840) + (pt 1832 840) +) +(connector + (text "LP_DIR" (rect 1682 848 1720 860)(font "Arial" )) + (pt 1672 864) + (pt 1832 864) +) +(connector + (text "nACSI_ACK" (rect 1682 928 1742 940)(font "Arial" )) + (pt 1672 944) + (pt 1832 944) +) +(connector + (text "nFB_WR" (rect 1170 928 1214 940)(font "Arial" )) + (pt 1160 944) + (pt 1264 944) +) +(connector + (text "nACSI_RESET" (rect 1682 952 1755 964)(font "Arial" )) + (pt 1672 968) + (pt 1832 968) +) +(connector + (text "nFB_CS1" (rect 1162 952 1209 964)(font "Arial" )) + (pt 1160 968) + (pt 1264 968) +) +(connector + (text "nACSI_CS" (rect 1682 976 1735 988)(font "Arial" )) + (pt 1672 992) + (pt 1832 992) +) +(connector + (text "nFB_CS2" (rect 1170 976 1217 988)(font "Arial" )) + (pt 1160 992) + (pt 1264 992) +) +(connector + (text "ACSI_DIR" (rect 1682 1000 1733 1012)(font "Arial" )) + (pt 1672 1016) + (pt 1832 1016) +) +(connector + (text "FB_SIZE0" (rect 1162 1000 1212 1012)(font "Arial" )) + (pt 1160 1016) + (pt 1264 1016) +) +(connector + (text "ACSI_A1" (rect 1682 1024 1726 1036)(font "Arial" )) + (pt 1672 1040) + (pt 1832 1040) +) +(connector + (text "FB_SIZE1" (rect 1162 1024 1212 1036)(font "Arial" )) + (pt 1160 1040) + (pt 1264 1040) +) +(connector + (text "nFB_BURST" (rect 1162 1048 1224 1060)(font "Arial" )) + (pt 1160 1064) + (pt 1264 1064) +) +(connector + (text "SCSI_PAR" (rect 1682 1080 1736 1092)(font "Arial" )) + (pt 1672 1096) + (pt 1840 1096) +) +(connector + (text "nDACK0" (rect 1202 1096 1244 1108)(font "Arial" )) + (pt 1160 1112) + (pt 1264 1112) +) +(connector + (text "nSCSI_ACK" (rect 1682 1104 1742 1116)(font "Arial" )) + (pt 1672 1120) + (pt 1840 1120) +) +(connector + (text "nSCSI_ATN" (rect 1682 1128 1741 1140)(font "Arial" )) + (pt 1672 1144) + (pt 1840 1144) +) +(connector + (text "SCSI_DIR" (rect 1682 1152 1733 1164)(font "Arial" )) + (pt 1672 1168) + (pt 1840 1168) +) +(connector + (text "LP_BUSY" (rect 1114 1160 1163 1172)(font "Arial" )) + (pt 1104 1176) + (pt 1264 1176) +) +(connector + (text "nSCSI_RST" (rect 1682 1176 1741 1188)(font "Arial" )) + (pt 1672 1192) + (pt 1840 1192) +) +(connector + (text "nACSI_DRQ" (rect 1034 1192 1096 1204)(font "Arial" )) + (pt 1024 1208) + (pt 1264 1208) +) +(connector + (text "nSCSI_SEL" (rect 1680 1200 1737 1212)(font "Arial" )) + (pt 1672 1216) + (pt 1840 1216) +) +(connector + (text "nACSI_INT" (rect 1034 1216 1089 1228)(font "Arial" )) + (pt 1024 1232) + (pt 1264 1232) +) +(connector + (text "nSCSI_BUSY" (rect 1682 1224 1750 1236)(font "Arial" )) + (pt 1672 1240) + (pt 1840 1240) +) +(connector + (text "nSCSI_DRQ" (rect 1114 1248 1176 1260)(font "Arial" )) + (pt 1104 1264) + (pt 1264 1264) +) +(connector + (text "nSCSI_C_D" (rect 1114 1272 1174 1284)(font "Arial" )) + (pt 1104 1288) + (pt 1264 1288) +) +(connector + (text "nSCSI_I_O" (rect 1114 1296 1169 1308)(font "Arial" )) + (pt 1104 1312) + (pt 1264 1312) +) +(connector + (text "TxD" (rect 1682 1312 1702 1324)(font "Arial" )) + (pt 1672 1328) + (pt 1840 1328) +) +(connector + (text "nSCSI_MSG" (rect 1114 1320 1175 1332)(font "Arial" )) + (pt 1104 1336) + (pt 1264 1336) +) +(connector + (text "RTS" (rect 1682 1336 1703 1348)(font "Arial" )) + (pt 1672 1352) + (pt 1840 1352) +) +(connector + (text "DTR" (rect 1680 1360 1702 1372)(font "Arial" )) + (pt 1672 1376) + (pt 1848 1376) +) +(connector + (text "RxD" (rect 1114 1384 1136 1396)(font "Arial" )) + (pt 1104 1400) + (pt 1264 1400) +) +(connector + (text "AMKB_TX" (rect 1946 1392 1993 1404)(font "Arial" )) + (pt 1672 1408) + (pt 2112 1408) +) +(connector + (text "CTS" (rect 1114 1408 1135 1420)(font "Arial" )) + (pt 1104 1424) + (pt 1264 1424) +) +(connector + (text "IDE_RES" (rect 1682 1424 1729 1436)(font "Arial" )) + (pt 1672 1440) + (pt 1848 1440) +) +(connector + (text "RI" (rect 1114 1432 1125 1444)(font "Arial" )) + (pt 1104 1448) + (pt 1264 1448) +) +(connector + (text "nIDE_CS0" (rect 1682 1448 1733 1460)(font "Arial" )) + (pt 1672 1464) + (pt 1848 1464) +) +(connector + (text "DCD" (rect 1114 1456 1138 1468)(font "Arial" )) + (pt 1104 1472) + (pt 1264 1472) +) +(connector + (text "nIDE_CS1" (rect 1682 1472 1733 1484)(font "Arial" )) + (pt 1672 1488) + (pt 1856 1488) +) +(connector + (text "nIDE_WR" (rect 1682 1496 1731 1508)(font "Arial" )) + (pt 1672 1512) + (pt 1848 1512) +) +(connector + (text "PIC_AMKB_RX" (rect 786 1504 860 1516)(font "Arial" )) + (pt 776 1520) + (pt 1264 1520) +) +(connector + (text "nIDE_RD" (rect 1682 1520 1729 1532)(font "Arial" )) + (pt 1672 1536) + (pt 1848 1536) +) +(connector + (text "IDE_RDY" (rect 1114 1536 1163 1548)(font "Arial" )) + (pt 1104 1552) + (pt 1264 1552) +) +(connector + (text "nCF_CS0" (rect 1682 1544 1730 1556)(font "Arial" )) + (pt 1672 1560) + (pt 1848 1560) +) +(connector + (text "IDE_INT" (rect 1114 1560 1156 1572)(font "Arial" )) + (pt 1104 1576) + (pt 1264 1576) +) +(connector + (text "nCF_CS1" (rect 1682 1568 1730 1580)(font "Arial" )) + (pt 1672 1584) + (pt 1848 1584) +) +(connector + (text "WP_CF_CARD" (rect 1112 1584 1188 1596)(font "Arial" )) + (pt 1104 1600) + (pt 1264 1600) +) +(connector + (text "nROM3" (rect 1754 1600 1790 1612)(font "Arial" )) + (pt 1672 1616) + (pt 1920 1616) +) +(connector + (text "nROM4" (rect 1754 1624 1790 1636)(font "Arial" )) + (pt 1672 1640) + (pt 1920 1640) +) +(connector + (text "nINDEX" (rect 1050 1640 1088 1652)(font "Arial" )) + (pt 1040 1656) + (pt 1264 1656) +) +(connector + (text "nRP_UDS" (rect 1744 1648 1794 1660)(font "Arial" )) + (pt 1672 1664) + (pt 1920 1664) +) +(connector + (text "TRACK00" (rect 1050 1664 1098 1676)(font "Arial" )) + (pt 1040 1680) + (pt 1264 1680) +) +(connector + (text "nRP_LDS" (rect 1746 1672 1794 1684)(font "Arial" )) + (pt 1672 1688) + (pt 1920 1688) +) +(connector + (text "nWP" (rect 1050 1688 1073 1700)(font "Arial" )) + (pt 1040 1704) + (pt 1264 1704) +) +(connector + (text "DSA_D" (rect 1682 1704 1718 1716)(font "Arial" )) + (pt 1672 1720) + (pt 1856 1720) +) +(connector + (text "nRD_DATA" (rect 1050 1712 1106 1724)(font "Arial" )) + (pt 1040 1728) + (pt 1264 1728) +) +(connector + (text "nDCHG" (rect 1050 1736 1088 1748)(font "Arial" )) + (pt 1040 1752) + (pt 1264 1752) +) +(connector + (text "SD_DATA0" (rect 1114 1768 1169 1780)(font "Arial" )) + (pt 1104 1784) + (pt 1264 1784) +) +(connector + (text "SD_DATA1" (rect 1114 1792 1169 1804)(font "Arial" )) + (pt 1104 1808) + (pt 1264 1808) +) +(connector + (text "SD_DATA2" (rect 1114 1816 1169 1828)(font "Arial" )) + (pt 1104 1832) + (pt 1264 1832) +) +(connector + (text "WR_GATE" (rect 1690 1824 1743 1836)(font "Arial" )) + (pt 1672 1840) + (pt 1800 1840) +) +(connector + (text "SD_CARD_DEDECT" (rect 1138 1840 1241 1852)(font "Arial" )) + (pt 1128 1856) + (pt 1264 1856) +) +(connector + (text "nSDSEL" (rect 1682 1848 1723 1860)(font "Arial" )) + (pt 1672 1864) + (pt 1856 1864) +) +(connector + (text "SD_WP" (rect 1114 1864 1152 1876)(font "Arial" )) + (pt 1104 1880) + (pt 1264 1880) +) +(connector + (text "YM_QA" (rect 1762 1904 1799 1916)(font "Arial" )) + (pt 1672 1920) + (pt 1928 1920) +) +(connector + (text "YM_QB" (rect 1762 1928 1799 1940)(font "Arial" )) + (pt 1672 1944) + (pt 1928 1944) +) +(connector + (text "YM_QC" (rect 1762 1952 1800 1964)(font "Arial" )) + (pt 1672 1968) + (pt 1928 1968) +) +(connector + (text "SD_CD_DATA3" (rect 1682 1984 1759 1996)(font "Arial" )) + (pt 1672 2000) + (pt 1856 2000) +) +(connector + (text "SD_CDM_D1" (rect 1682 2008 1748 2020)(font "Arial" )) + (pt 1672 2024) + (pt 1856 2024) +) +(connector + (text "SD_CLK" (rect 1682 2032 1724 2044)(font "Arial" )) + (pt 1672 2048) + (pt 1856 2048) +) +(connector + (text "nFB_OE" (rect 1170 904 1211 916)(font "Arial" )) + (pt 1160 920) + (pt 1264 920) +) +(connector + (text "LP_D[7..0]" (rect 1810 800 1863 812)(font "Arial" )) + (pt 1672 816) + (pt 1960 816) + (bus) +) +(connector + (text "ACSI_D[7..0]" (rect 1754 880 1820 892)(font "Arial" )) + (pt 1672 896) + (pt 1904 896) + (bus) +) +(connector + (text "SCSI_D[7..0]" (rect 1786 1056 1852 1068)(font "Arial" )) + (pt 1672 1072) + (pt 1936 1072) + (bus) +) +(connector + (text "AMKB_RX" (rect 786 1480 835 1492)(font "Arial" )) + (pt 776 1496) + (pt 1264 1496) +) +(connector + (text "FALCON_IO_TA" (rect 1682 744 1763 756)(font "Arial" )) + (pt 1672 760) + (pt 1880 760) +) +(connector + (text "STEP_DIR" (rect 1682 1752 1735 1764)(font "Arial" )) + (pt 1672 1768) + (pt 1856 1768) +) +(connector + (text "WR_DATA" (rect 1682 1800 1735 1812)(font "Arial" )) + (pt 1672 1816) + (pt 1856 1816) +) +(connector + (text "MOT_ON" (rect 1626 1728 1670 1740)(font "Arial" )) + (pt 1672 1744) + (pt 1800 1744) +) +(connector + (text "STEP" (rect 1626 1776 1653 1788)(font "Arial" )) + (pt 1672 1792) + (pt 1800 1792) +) +(connector + (text "HD_DD" (rect 1050 1616 1088 1628)(font "Arial" )) + (pt 1040 1632) + (pt 1264 1632) +) +(connector + (pt 400 248) + (pt 440 248) +) +(connector + (pt 400 160) + (pt 400 248) +) +(connector + (text "nRSTO" (rect 1026 424 1061 436)(font "Arial" )) + (pt 1016 440) + (pt 1104 440) +) +(connector + (pt 920 432) + (pt 952 432) +) +(connector + (pt 760 448) + (pt 952 448) +) +(connector + (pt 824 440) + (pt 952 440) +) +(connector + (pt 1120 328) + (pt 920 328) +) +(connector + (pt 920 328) + (pt 920 432) +) +(connector + (pt 1888 2192) + (pt 1888 2176) +) +(connector + (pt 1848 2176) + (pt 1888 2176) +) +(connector + (pt 1848 2176) + (pt 1848 2208) +) +(connector + (pt 1848 2208) + (pt 1864 2208) +) +(connector + (text "CLK2M" (rect 1778 2192 1813 2204)(font "Arial" )) + (pt 1768 2208) + (pt 1848 2208) +) +(connector + (text "FB_ADR[31..0]" (rect 1146 2552 1221 2564)(font "Arial" )) + (pt 1112 2568) + (pt 1264 2568) + (bus) +) +(connector + (text "nFB_WR" (rect 1162 2432 1206 2444)(font "Arial" )) + (pt 1152 2448) + (pt 1264 2448) +) +(connector + (text "nFB_CS1" (rect 1154 2456 1201 2468)(font "Arial" )) + (pt 1152 2472) + (pt 1264 2472) +) +(connector + (text "FB_SIZE0" (rect 1154 2504 1204 2516)(font "Arial" )) + (pt 1152 2520) + (pt 1264 2520) +) +(connector + (text "FB_SIZE1" (rect 1154 2528 1204 2540)(font "Arial" )) + (pt 1152 2544) + (pt 1264 2544) +) +(connector + (text "MAIN_CLK" (rect 1162 2384 1216 2396)(font "Arial" )) + (pt 1152 2400) + (pt 1264 2400) +) +(connector + (text "nFB_CS2" (rect 1162 2480 1209 2492)(font "Arial" )) + (pt 1152 2496) + (pt 1264 2496) +) +(connector + (text "nFB_OE" (rect 1170 2408 1211 2420)(font "Arial" )) + (pt 1264 2424) + (pt 1160 2424) +) +(connector + (text "nRSTO" (rect 1170 2360 1205 2372)(font "Arial" )) + (pt 1264 2376) + (pt 1160 2376) +) +(connector + (pt 1912 2208) + (pt 1960 2208) +) +(connector + (text "MIDI_IN" (rect 1682 2208 1723 2220)(font "Arial" )) + (pt 1672 2224) + (pt 1864 2224) +) +(connector + (text "nDREQ0" (rect 1674 2120 1717 2132)(font "Arial" )) + (pt 1672 2136) + (pt 1800 2136) +) +(connector + (text "MIDI_OLR" (rect 1682 2272 1733 2284)(font "Arial" )) + (pt 1672 2288) + (pt 1920 2288) +) +(connector + (text "MIDI_TLR" (rect 1682 2232 1731 2244)(font "Arial" )) + (pt 1672 2248) + (pt 1832 2248) +) +(connector + (pt 824 440) + (pt 824 296) +) +(connector + (pt 824 296) + (pt 712 296) +) +(connector + (pt 376 -16) + (pt 368 -16) +) +(connector + (pt 1120 328) + (pt 1120 48) +) +(connector + (pt 400 -16) + (pt 464 -16) +) +(connector + (pt 400 -280) + (pt 400 -16) +) +(connector + (pt 400 -16) + (pt 400 160) +) +(connector + (pt 736 48) + (pt 1120 48) +) +(connector + (text "CLK25M" (rect 802 -32 843 -20)(font "Arial" )) + (pt 736 -16) + (pt 920 -16) +) +(connector + (text "CLK2M" (rect 810 -8 845 4)(font "Arial" )) + (pt 736 0) + (pt 808 0) +) +(connector + (text "CLK500k" (rect 834 8 878 20)(font "Arial" )) + (pt 736 16) + (pt 832 16) +) +(connector + (text "CLK2M4576" (rect 810 24 869 36)(font "Arial" )) + (pt 736 32) + (pt 808 32) +) +(connector + (text "CLK48M" (rect 722 232 763 244)(font "Arial" )) + (pt 712 248) + (pt 808 248) +) +(connector + (text "FDC_CLK" (rect 786 256 836 268)(font "Arial" )) + (pt 712 264) + (pt 784 264) +) +(connector + (text "CLK24M576" (rect 722 272 781 284)(font "Arial" )) + (pt 816 280) + (pt 712 280) +) (junction (pt 2504 760)) -(junction (pt 400 248)) (junction (pt 1856 -64)) (junction (pt 2424 -80)) +(junction (pt 400 -280)) +(junction (pt 400 160)) +(junction (pt 1848 2208)) +(junction (pt 400 -16)) diff --git a/FPGA_by_Fredi/firebee1.done b/FPGA_by_Fredi/firebee1.done index 1674c93..edfa2a3 100644 --- a/FPGA_by_Fredi/firebee1.done +++ b/FPGA_by_Fredi/firebee1.done @@ -1 +1 @@ -Wed Dec 15 02:25:24 2010 +Fri Aug 28 13:39:52 2015 diff --git a/FPGA_by_Fredi/firebee1.fit.rpt b/FPGA_by_Fredi/firebee1.fit.rpt deleted file mode 100644 index e3df129..0000000 --- a/FPGA_by_Fredi/firebee1.fit.rpt +++ /dev/null @@ -1,6866 +0,0 @@ -Fitter report for firebee1 -Wed Dec 15 02:25:03 2010 -Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition - - ---------------------- -; Table of Contents ; ---------------------- - 1. Legal Notice - 2. Fitter Summary - 3. Fitter Settings - 4. Parallel Compilation - 5. I/O Assignment Warnings - 6. Fitter Netlist Optimizations - 7. Ignored Assignments - 8. Incremental Compilation Preservation Summary - 9. Incremental Compilation Partition Settings - 10. Incremental Compilation Placement Preservation - 11. Pin-Out File - 12. Fitter Resource Usage Summary - 13. Input Pins - 14. Output Pins - 15. Bidir Pins - 16. Dual Purpose and Dedicated Pins - 17. I/O Bank Usage - 18. All Package Pins - 19. PLL Summary - 20. PLL Usage - 21. Output Pin Default Load For Reported TCO - 22. Fitter Resource Utilization by Entity - 23. Delay Chain Summary - 24. Pad To Core Delay Chain Fanout - 25. Control Signals - 26. Global & Other Fast Signals - 27. Non-Global High Fan-Out Signals - 28. Fitter RAM Summary - 29. Fitter DSP Block Usage Summary - 30. DSP Block Details - 31. Interconnect Usage Summary - 32. LAB Logic Elements - 33. LAB-wide Signals - 34. LAB Signals Sourced - 35. LAB Signals Sourced Out - 36. LAB Distinct Inputs - 37. I/O Rules Summary - 38. I/O Rules Details - 39. I/O Rules Matrix - 40. Fitter Device Options - 41. Operating Settings and Conditions - 42. Estimated Delay Added for Hold Timing - 43. Fitter Messages - - - ----------------- -; Legal Notice ; ----------------- -Copyright (C) 1991-2010 Altera Corporation -Your use of Altera Corporation's design tools, logic functions -and other software and tools, and its AMPP partner logic -functions, and any output files from any of the foregoing -(including device programming or simulation files), and any -associated documentation or information are expressly subject -to the terms and conditions of the Altera Program License -Subscription Agreement, Altera MegaCore Function License -Agreement, or other applicable license agreement, including, -without limitation, that your use is for the sole purpose of -programming logic devices manufactured by Altera and sold by -Altera or its authorized distributors. Please refer to the -applicable agreement for further details. - - - -+-----------------------------------------------------------------------------------+ -; Fitter Summary ; -+------------------------------------+----------------------------------------------+ -; Fitter Status ; Successful - Wed Dec 15 02:25:02 2010 ; -; Quartus II Version ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ; -; Revision Name ; firebee1 ; -; Top-level Entity Name ; firebee1 ; -; Family ; Cyclone III ; -; Device ; EP3C40F484C6 ; -; Timing Models ; Final ; -; Total logic elements ; 9,526 / 39,600 ( 24 % ) ; -; Total combinational functions ; 8,061 / 39,600 ( 20 % ) ; -; Dedicated logic registers ; 4,563 / 39,600 ( 12 % ) ; -; Total registers ; 4749 ; -; Total pins ; 295 / 332 ( 89 % ) ; -; Total virtual pins ; 0 ; -; Total memory bits ; 109,344 / 1,161,216 ( 9 % ) ; -; Embedded Multiplier 9-bit elements ; 6 / 252 ( 2 % ) ; -; Total PLLs ; 4 / 4 ( 100 % ) ; -+------------------------------------+----------------------------------------------+ - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Fitter Settings ; -+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+ -; Option ; Setting ; Default Value ; -+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+ -; Device ; EP3C40F484C6 ; ; -; Use TimeQuest Timing Analyzer ; Off ; On ; -; Nominal Core Supply Voltage ; 1.2V ; ; -; Minimum Core Junction Temperature ; 0 ; ; -; Maximum Core Junction Temperature ; 85 ; ; -; Fit Attempts to Skip ; 0 ; 0.0 ; -; Device I/O Standard ; 3.3-V LVTTL ; ; -; Perform Physical Synthesis for Combinational Logic for Fitting ; On ; Off ; -; Perform Physical Synthesis for Combinational Logic for Performance ; On ; Off ; -; Perform Register Duplication for Performance ; On ; Off ; -; Physical Synthesis Effort Level ; Fast ; Normal ; -; Use smart compilation ; Off ; Off ; -; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ; -; Enable compact report table ; Off ; Off ; -; Router Timing Optimization Level ; Normal ; Normal ; -; Placement Effort Multiplier ; 1.0 ; 1.0 ; -; Router Effort Multiplier ; 1.0 ; 1.0 ; -; Optimize Hold Timing ; All Paths ; All Paths ; -; Optimize Multi-Corner Timing ; Off ; Off ; -; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ; -; SSN Optimization ; Off ; Off ; -; Optimize Timing ; Normal compilation ; Normal compilation ; -; Optimize Timing for ECOs ; Off ; Off ; -; Regenerate full fit report during ECO compiles ; Off ; Off ; -; Optimize IOC Register Placement for Timing ; On ; On ; -; Limit to One Fitting Attempt ; Off ; Off ; -; Final Placement Optimizations ; Automatically ; Automatically ; -; Fitter Aggressive Routability Optimizations ; Automatically ; Automatically ; -; Fitter Initial Placement Seed ; 1 ; 1 ; -; PCI I/O ; Off ; Off ; -; Weak Pull-Up Resistor ; Off ; Off ; -; Enable Bus-Hold Circuitry ; Off ; Off ; -; Auto Packed Registers ; Auto ; Auto ; -; Auto Delay Chains ; On ; On ; -; Allow Single-ended Buffer for Differential-XSTL Input ; Off ; Off ; -; Treat Bidirectional Pin as Output Pin ; Off ; Off ; -; Auto Merge PLLs ; On ; On ; -; Perform Logic to Memory Mapping for Fitting ; Off ; Off ; -; Perform Register Retiming for Performance ; Off ; Off ; -; Perform Asynchronous Signal Pipelining ; Off ; Off ; -; Fitter Effort ; Auto Fit ; Auto Fit ; -; Logic Cell Insertion - Logic Duplication ; Auto ; Auto ; -; Auto Register Duplication ; Auto ; Auto ; -; Auto Global Clock ; On ; On ; -; Auto Global Register Control Signals ; On ; On ; -; Reserve all unused pins ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ; -; Stop After Congestion Map Generation ; Off ; Off ; -; Save Intermediate Fitting Results ; Off ; Off ; -; Synchronizer Identification ; Off ; Off ; -; Enable Beneficial Skew Optimization ; On ; On ; -; Optimize Design for Metastability ; On ; On ; -; Force Fitter to Avoid Periphery Placement Warnings ; Off ; Off ; -; Use Best Effort Settings for Compilation ; Off ; Off ; -+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+ - - -Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time. -+-------------------------------------+ -; Parallel Compilation ; -+----------------------------+--------+ -; Processors ; Number ; -+----------------------------+--------+ -; Number detected on machine ; 4 ; -; Maximum allowed ; 1 ; -+----------------------------+--------+ - - -+------------------------------------------------------+ -; I/O Assignment Warnings ; -+---------------+--------------------------------------+ -; Pin Name ; Reason ; -+---------------+--------------------------------------+ -; LP_STR ; Missing drive strength ; -; nACSI_ACK ; Missing drive strength ; -; nACSI_RESET ; Missing drive strength ; -; nACSI_CS ; Missing drive strength ; -; ACSI_DIR ; Missing drive strength ; -; ACSI_A1 ; Missing drive strength ; -; nSCSI_ACK ; Missing drive strength ; -; nSCSI_ATN ; Missing drive strength ; -; SCSI_DIR ; Missing drive strength ; -; MIDI_OLR ; Missing drive strength ; -; MIDI_TLR ; Missing drive strength ; -; TxD ; Missing drive strength ; -; RTS ; Missing drive strength ; -; DTR ; Missing drive strength ; -; IDE_RES ; Missing drive strength ; -; nIDE_CS0 ; Missing drive strength ; -; nIDE_CS1 ; Missing drive strength ; -; nIDE_WR ; Missing drive strength ; -; nIDE_RD ; Missing drive strength ; -; nCF_CS0 ; Missing drive strength ; -; nCF_CS1 ; Missing drive strength ; -; nROM3 ; Missing drive strength ; -; nROM4 ; Missing drive strength ; -; nRP_UDS ; Missing drive strength ; -; nRP_LDS ; Missing drive strength ; -; nSDSEL ; Missing drive strength ; -; nWR_GATE ; Missing drive strength ; -; nWR ; Missing drive strength ; -; YM_QA ; Missing drive strength ; -; YM_QB ; Missing drive strength ; -; YM_QC ; Missing drive strength ; -; SD_CLK ; Missing drive strength ; -; DSA_D ; Missing drive strength ; -; nVWE ; Missing slew rate ; -; nVCAS ; Missing slew rate ; -; nVRAS ; Missing slew rate ; -; nVCS ; Missing slew rate ; -; TIN0 ; Missing drive strength ; -; nDREQ1 ; Missing drive strength ; -; LED_FPGA_OK ; Missing slew rate ; -; VCKE ; Missing slew rate ; -; nFB_TA ; Missing drive strength ; -; nDDR_CLK ; Missing slew rate ; -; DDR_CLK ; Missing slew rate ; -; VSYNC_PAD ; Missing slew rate ; -; HSYNC_PAD ; Missing slew rate ; -; nBLANK_PAD ; Missing slew rate ; -; PIXEL_CLK_PAD ; Missing slew rate ; -; nSYNC ; Missing slew rate ; -; nMOT_ON ; Missing drive strength ; -; nSTEP_DIR ; Missing drive strength ; -; nSTEP ; Missing drive strength ; -; LPDIR ; Missing drive strength ; -; BA[1] ; Missing slew rate ; -; BA[0] ; Missing slew rate ; -; nIRQ[7] ; Missing drive strength ; -; nIRQ[6] ; Missing drive strength ; -; nIRQ[5] ; Missing drive strength ; -; nIRQ[4] ; Missing drive strength and slew rate ; -; nIRQ[3] ; Missing drive strength and slew rate ; -; nIRQ[2] ; Missing drive strength and slew rate ; -; VA[12] ; Missing slew rate ; -; VA[11] ; Missing slew rate ; -; VA[10] ; Missing slew rate ; -; VA[9] ; Missing slew rate ; -; VA[8] ; Missing slew rate ; -; VA[7] ; Missing slew rate ; -; VA[6] ; Missing slew rate ; -; VA[5] ; Missing slew rate ; -; VA[4] ; Missing slew rate ; -; VA[3] ; Missing slew rate ; -; VA[2] ; Missing slew rate ; -; VA[1] ; Missing slew rate ; -; VA[0] ; Missing slew rate ; -; VB[7] ; Missing slew rate ; -; VB[6] ; Missing slew rate ; -; VB[5] ; Missing slew rate ; -; VB[4] ; Missing slew rate ; -; VB[3] ; Missing slew rate ; -; VB[2] ; Missing slew rate ; -; VB[1] ; Missing slew rate ; -; VB[0] ; Missing slew rate ; -; VDM[3] ; Missing slew rate ; -; VDM[2] ; Missing slew rate ; -; VDM[1] ; Missing slew rate ; -; VDM[0] ; Missing slew rate ; -; VG[7] ; Missing slew rate ; -; VG[6] ; Missing slew rate ; -; VG[5] ; Missing slew rate ; -; VG[4] ; Missing slew rate ; -; VG[3] ; Missing slew rate ; -; VG[2] ; Missing slew rate ; -; VG[1] ; Missing slew rate ; -; VG[0] ; Missing slew rate ; -; VR[7] ; Missing slew rate ; -; VR[6] ; Missing slew rate ; -; VR[5] ; Missing slew rate ; -; VR[4] ; Missing slew rate ; -; VR[3] ; Missing slew rate ; -; VR[2] ; Missing slew rate ; -; VR[1] ; Missing slew rate ; -; VR[0] ; Missing slew rate ; -; VD[31] ; Missing slew rate ; -; VD[30] ; Missing slew rate ; -; VD[29] ; Missing slew rate ; -; VD[28] ; Missing slew rate ; -; VD[27] ; Missing slew rate ; -; VD[26] ; Missing slew rate ; -; VD[25] ; Missing slew rate ; -; VD[24] ; Missing slew rate ; -; VD[23] ; Missing slew rate ; -; VD[22] ; Missing slew rate ; -; VD[21] ; Missing slew rate ; -; VD[20] ; Missing slew rate ; -; VD[19] ; Missing slew rate ; -; VD[18] ; Missing slew rate ; -; VD[17] ; Missing slew rate ; -; VD[16] ; Missing slew rate ; -; VD[15] ; Missing slew rate ; -; VD[14] ; Missing slew rate ; -; VD[13] ; Missing slew rate ; -; VD[12] ; Missing slew rate ; -; VD[11] ; Missing slew rate ; -; VD[10] ; Missing slew rate ; -; VD[9] ; Missing slew rate ; -; VD[8] ; Missing slew rate ; -; VD[7] ; Missing slew rate ; -; VD[6] ; Missing slew rate ; -; VD[5] ; Missing slew rate ; -; VD[4] ; Missing slew rate ; -; VD[3] ; Missing slew rate ; -; VD[2] ; Missing slew rate ; -; VD[1] ; Missing slew rate ; -; VD[0] ; Missing slew rate ; -; VDQS[3] ; Missing slew rate ; -; VDQS[2] ; Missing slew rate ; -; VDQS[1] ; Missing slew rate ; -; VDQS[0] ; Missing slew rate ; -; SCSI_PAR ; Missing drive strength ; -; nSCSI_SEL ; Missing drive strength ; -; nSCSI_BUSY ; Missing drive strength ; -; nSCSI_RST ; Missing drive strength ; -; SD_CD_DATA3 ; Missing drive strength ; -; SD_CMD_D1 ; Missing drive strength ; -; ACSI_D[7] ; Missing drive strength ; -; ACSI_D[6] ; Missing drive strength ; -; ACSI_D[5] ; Missing drive strength ; -; ACSI_D[4] ; Missing drive strength ; -; ACSI_D[3] ; Missing drive strength ; -; ACSI_D[2] ; Missing drive strength ; -; ACSI_D[1] ; Missing drive strength ; -; ACSI_D[0] ; Missing drive strength ; -; LP_D[7] ; Missing drive strength ; -; LP_D[6] ; Missing drive strength ; -; LP_D[5] ; Missing drive strength ; -; LP_D[4] ; Missing drive strength ; -; LP_D[3] ; Missing drive strength ; -; LP_D[2] ; Missing drive strength ; -; LP_D[1] ; Missing drive strength ; -; LP_D[0] ; Missing drive strength ; -; SCSI_D[7] ; Missing drive strength ; -; SCSI_D[6] ; Missing drive strength ; -; SCSI_D[5] ; Missing drive strength ; -; SCSI_D[4] ; Missing drive strength ; -; SCSI_D[3] ; Missing drive strength ; -; SCSI_D[2] ; Missing drive strength ; -; SCSI_D[1] ; Missing drive strength ; -; SCSI_D[0] ; Missing drive strength ; -+---------------+--------------------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Fitter Netlist Optimizations ; -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+-----------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+ -; Node ; Action ; Operation ; Reason ; Node Port ; Node Port Name ; Destination Node ; Destination Port ; Destination Port Name ; -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+-----------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+ -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DIR ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DIR~_Duplicate_1 ; Q ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DIR ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nSTEP_DIR~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DIR ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO~_Duplicate_1 ; Q ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nMOT_ON~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|STEP ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nSTEP~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|STEP ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1 ; Q ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nWR_GATE~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In ; Packed Register ; Register Packing ; PLL Source Synchronous assignment ; Q ; ; nRD_DATA~input ; O ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_In ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nWR~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[0] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nSDSEL~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[1] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; DSA_D~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[3] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; RTS~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[4] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; DTR~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[5] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_STR~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6] ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; Q ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LPDIR~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[0] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[0]~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[1] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[1]~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[2] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[2]~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[3] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[3]~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[4] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[4]~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[5] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[5]~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[6] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[6]~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[7] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; LP_D[7]~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|BSY_OUTn ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nSCSI_BUSY~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nIDE_RD~reg0 ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nIDE_RD~reg0_Duplicate_1 ; Q ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nIDE_RD~reg0 ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; nIDE_RD~output ; I ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nIDE_RD~reg0SLOAD_MUX ; Created ; Register Packing ; Timing optimization ; COMBOUT ; ; ; ; ; -; Video:Fredi_Aschwanden|inst90 ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; Q ; ; -; Video:Fredi_Aschwanden|inst90 ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; VDQS[3]~output ; OE ; ; -; Video:Fredi_Aschwanden|inst90 ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; -; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; Video:Fredi_Aschwanden|inst90~_Duplicate_2 ; Q ; ; -; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; VDQS[2]~output ; OE ; ; -; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; -; Video:Fredi_Aschwanden|inst90~_Duplicate_2 ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; Q ; ; -; Video:Fredi_Aschwanden|inst90~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; VDQS[1]~output ; OE ; ; -; Video:Fredi_Aschwanden|inst90~_Duplicate_2 ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; -; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; Duplicated ; Register Packing ; Timing optimization ; Q ; ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Q ; ; -; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; VDQS[0]~output ; OE ; ; -; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; Inverted ; Register Packing ; Timing optimization ; Q ; ; ; ; ; -; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[28] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[28]~input ; O ; ; -; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[29] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[29]~input ; O ; ; -; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[30] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[30]~input ; O ; ; -; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[31] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[31]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[0]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[1]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[2]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[3]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[4]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[5]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[6]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[7]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[8]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[9] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[9]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[10] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[10]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[11]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[12]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[13]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[14]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[15] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[15]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[16]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[17]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[18]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[19]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[20]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[21]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[22]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[23]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[24] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[24]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[25] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[25]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[26] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[26]~input ; O ; ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[27] ; Packed Register ; Register Packing ; Timing optimization ; Q ; ; FB_AD[27]~input ; O ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_DATEN_CS~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_DATEN_CS~0_RESYN24_BDD25 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~53 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~54 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~54_RESYN0_BDD1 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~168 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~177 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~178 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~180 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~180_RESYN2_BDD3 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~180_RESYN4_BDD5 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~180_RESYN6_BDD7 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[28]~368 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[28]~369 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[28]~369_RESYN18_BDD19 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~358 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359_RESYN10_BDD11 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359_RESYN12_BDD13 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359_RESYN14_BDD15 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359_RESYN14_RESYN50_BDD51 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359_RESYN16_BDD17 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~0 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN20_BDD21 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN22_BDD23 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SNDCS ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SNDCS_RESYN56_BDD57 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Add0~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Add0~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Add7~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Add8~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CNT~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DELCNT~54 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DELCNT~55 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Selector96~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|Add2~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|Add3~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|Add3~30 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|Add3~31 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add0~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~2 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~30 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTOR_REG[0]~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|Add1~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|Add1~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|Add1~16 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_01_STRB~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_10_STRB~2 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add1~12 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add3~12 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add5~12 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add8~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add8~4 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add8~17 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add8~18 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add10~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Add11~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_CLK~16 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LessThan6~14 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LessThan7~14 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LessThan8~14 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Mux84~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Mux92~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Mux100~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|VOL_ENV[0]~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\MUSICGENERATOR:CNT_CH_A[11]~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\MUSICGENERATOR:CNT_CH_B[11]~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\MUSICGENERATOR:CNT_CH_C[11]~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|Add2~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|Add2~16 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|Add0~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|Add0~15 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|Add2~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|Add2~12 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|Add0~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|Add0~15 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DATA_OUT[3]~162 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DATA_OUT[3]~163 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DATA_OUT[3]~163_RESYN8_BDD9 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add0~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add0~2 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add1~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add1~2 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add2~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add2~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add3~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add3~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add4~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add4~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add5~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add5~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add6~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add6~2 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add7~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Add7~2 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Mux88~0 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Mux88~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Mux88~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Mux98~0 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Mux98~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|Mux98~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE~0 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE~2 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE~3 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~4 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~3 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~4 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[0]~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[0]~2 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_A:PRESCALE[3]~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_B:PRESCALE[3]~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_C:PRESCALE[3]~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_D:PRESCALE[3]~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|STRB_LOCK~0 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\CLKDIV:STRB_LOCK~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|SHIFT_REG[6]~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|SHIFT_REG~13 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|STRB_LOCK~0 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|\CLKDIV:STRB_LOCK~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ~0 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ~0_RESYN30_BDD31 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~5 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~5_RESYN26_BDD27 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~5_RESYN28_BDD29 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VCAS~2 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VCAS~2_RESYN52_BDD53 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VCAS~2_RESYN54_BDD55 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_START~5 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDIS_END[10] ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDIS_START[1]~19 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDIS_START[10]~1 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~28 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~28_RESYN32_BDD33 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_7~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_7~29 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_7~32 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_8~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_8~17 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_9~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_9~29 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_9~32 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_15~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_17~15 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_17~43 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_26~22 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_27~22 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_28~20 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_30~20 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_31~1 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|_~472 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|_~478 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|_~479 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|_~481 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|_~482 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|lpm_bustri_BYT:$00000|lpm_bustri:lpm_bustri_component|dout[5]~10 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|lpm_bustri_BYT:$00000|lpm_bustri:lpm_bustri_component|dout[5]~11 ; Deleted ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~15 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~15_RESYN42_BDD43 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~15_RESYN44_BDD45 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~15_RESYN46_BDD47 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~15_RESYN48_BDD49 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[1]~13 ; Modified ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[1]~13_RESYN34_BDD35 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[1]~13_RESYN36_BDD37 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[1]~13_RESYN38_BDD39 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -; interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[1]~13_RESYN40_BDD41 ; Created ; Physical Synthesis ; Timing optimization ; ; ; ; ; ; -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+-----------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+ - - -+------------------------------------------------------------------------------------------------------------------------------------------------+ -; Ignored Assignments ; -+-----------------------------+----------------+--------------+----------------------------+------------------------+----------------------------+ -; Name ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ; -+-----------------------------+----------------+--------------+----------------------------+------------------------+----------------------------+ -; DDIO_INPUT_REGISTER ; altddio_bidir ; ; input_cell_H ; HIGH ; Compiler or HDL Assignment ; -; DDIO_INPUT_REGISTER ; altddio_bidir ; ; input_cell_L ; LOW ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_0hh1 ; ; rdemp_eq_comp_lsb_aeb ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_0hh1 ; ; rdemp_eq_comp_msb_aeb ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_0hh1 ; ; rs_dgwp_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_0hh1 ; ; wrfull_eq_comp_lsb_mux_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_0hh1 ; ; wrfull_eq_comp_msb_mux_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_0hh1 ; ; ws_dgrp_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_3fh1 ; ; rdemp_eq_comp_lsb_aeb ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_3fh1 ; ; rdemp_eq_comp_msb_aeb ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_3fh1 ; ; rs_dgwp_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_3fh1 ; ; wrfull_eq_comp_lsb_mux_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_3fh1 ; ; wrfull_eq_comp_msb_mux_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_3fh1 ; ; ws_dgrp_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_8fi1 ; ; rdemp_eq_comp_lsb_aeb ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_8fi1 ; ; rdemp_eq_comp_msb_aeb ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_8fi1 ; ; rs_dgwp_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_8fi1 ; ; wrfull_eq_comp_lsb_mux_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_8fi1 ; ; wrfull_eq_comp_msb_mux_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -; Synchronizer Identification ; dcfifo_8fi1 ; ; ws_dgrp_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ; -+-----------------------------+----------------+--------------+----------------------------+------------------------+----------------------------+ - - -+------------------------------------------------+ -; Incremental Compilation Preservation Summary ; -+-------------------------+----------------------+ -; Type ; Value ; -+-------------------------+----------------------+ -; Netlist ; ; -; -- Requested ; 0 / 0 ( 0.00 % ) ; -; -- Achieved ; 0 / 0 ( 0.00 % ) ; -; ; ; -; Placement ; ; -; -- Requested ; 0 / 13829 ( 0.00 % ) ; -; -- Achieved ; 0 / 13829 ( 0.00 % ) ; -; ; ; -; Routing (by Connection) ; ; -; -- Requested ; 0 / 0 ( 0.00 % ) ; -; -- Achieved ; 0 / 0 ( 0.00 % ) ; -+-------------------------+----------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------+ -; Incremental Compilation Partition Settings ; -+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ -; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ; -+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ -; Top ; User-created ; Source File ; N/A ; Source File ; N/A ; ; -+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ - - -+--------------------------------------------------------------------------------------------+ -; Incremental Compilation Placement Preservation ; -+----------------+---------+-------------------+-------------------------+-------------------+ -; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ; -+----------------+---------+-------------------+-------------------------+-------------------+ -; Top ; 13829 ; 0 ; N/A ; Source File ; -+----------------+---------+-------------------+-------------------------+-------------------+ - - -+--------------+ -; Pin-Out File ; -+--------------+ -The pin-out file can be found in C:/FireBee/FPGA/firebee1.pin. - - -+----------------------------------------------------------------------------+ -; Fitter Resource Usage Summary ; -+---------------------------------------------+------------------------------+ -; Resource ; Usage ; -+---------------------------------------------+------------------------------+ -; Total logic elements ; 9,526 / 39,600 ( 24 % ) ; -; -- Combinational with no register ; 4963 ; -; -- Register only ; 1465 ; -; -- Combinational with a register ; 3098 ; -; ; ; -; Logic element usage by number of LUT inputs ; ; -; -- 4 input functions ; 4959 ; -; -- 3 input functions ; 1861 ; -; -- <=2 input functions ; 1241 ; -; -- Register only ; 1465 ; -; ; ; -; Logic elements by mode ; ; -; -- normal mode ; 7262 ; -; -- arithmetic mode ; 799 ; -; ; ; -; Total registers* ; 4,749 / 41,185 ( 12 % ) ; -; -- Dedicated logic registers ; 4,563 / 39,600 ( 12 % ) ; -; -- I/O registers ; 186 / 1,585 ( 12 % ) ; -; ; ; -; Total LABs: partially or completely used ; 756 / 2,475 ( 31 % ) ; -; User inserted logic elements ; 0 ; -; Virtual pins ; 0 ; -; I/O pins ; 295 / 332 ( 89 % ) ; -; -- Clock pins ; 7 / 8 ( 88 % ) ; -; -- Dedicated input pins ; 0 / 9 ( 0 % ) ; -; Global signals ; 20 ; -; M9Ks ; 23 / 126 ( 18 % ) ; -; Total block memory bits ; 109,344 / 1,161,216 ( 9 % ) ; -; Total block memory implementation bits ; 211,968 / 1,161,216 ( 18 % ) ; -; Embedded Multiplier 9-bit elements ; 6 / 252 ( 2 % ) ; -; PLLs ; 4 / 4 ( 100 % ) ; -; Global clocks ; 20 / 20 ( 100 % ) ; -; JTAGs ; 0 / 1 ( 0 % ) ; -; CRC blocks ; 0 / 1 ( 0 % ) ; -; ASMI blocks ; 0 / 1 ( 0 % ) ; -; Impedance control blocks ; 0 / 4 ( 0 % ) ; -; Average interconnect usage (total/H/V) ; 15% / 14% / 16% ; -; Peak interconnect usage (total/H/V) ; 59% / 54% / 65% ; -; Maximum fan-out node ; MAIN_CLK~input ; -; Maximum fan-out ; 2272 ; -; Highest non-global fan-out signal ; MAIN_CLK~input ; -; Highest non-global fan-out ; 2272 ; -; Total fan-out ; 44654 ; -; Average fan-out ; 3.02 ; -+---------------------------------------------+------------------------------+ -* Register count does not include registers inside RAM blocks or DSP blocks. - - - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Input Pins ; -+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+ -; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; -+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+ -; AMKB_RX ; Y2 ; 2 ; 0 ; 10 ; 21 ; 10 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; CLK33M ; AB12 ; 4 ; 36 ; 0 ; 0 ; 16 ; 0 ; yes ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; CTS ; H14 ; 7 ; 61 ; 43 ; 7 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; DCD ; A19 ; 7 ; 56 ; 43 ; 21 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; DVI_INT ; A11 ; 8 ; 34 ; 43 ; 14 ; 2 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; E0_INT ; G21 ; 6 ; 67 ; 22 ; 0 ; 2 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; FB_ALE ; R7 ; 2 ; 0 ; 2 ; 0 ; 33 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; FB_SIZE0 ; U8 ; 3 ; 3 ; 0 ; 21 ; 24 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; FB_SIZE1 ; Y4 ; 3 ; 3 ; 0 ; 14 ; 24 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; HD_DD ; F16 ; 7 ; 65 ; 43 ; 21 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; IDE_INT ; G22 ; 6 ; 67 ; 22 ; 7 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; IDE_RDY ; Y1 ; 2 ; 0 ; 9 ; 0 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; LP_BUSY ; G7 ; 8 ; 3 ; 43 ; 28 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; MAIN_CLK ; G2 ; 1 ; 0 ; 21 ; 0 ; 2272 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; MIDI_IN ; E12 ; 7 ; 36 ; 43 ; 7 ; 1 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; PIC_AMKB_RX ; L7 ; 2 ; 0 ; 18 ; 7 ; 1 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; PIC_INT ; AA2 ; 2 ; 0 ; 7 ; 21 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; RI ; B19 ; 7 ; 56 ; 43 ; 14 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; RxD ; H15 ; 7 ; 61 ; 43 ; 0 ; 4 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; SD_CARD_DEDECT ; M20 ; 5 ; 67 ; 19 ; 21 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; SD_DATA0 ; B16 ; 7 ; 50 ; 43 ; 14 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; SD_DATA1 ; A16 ; 7 ; 50 ; 43 ; 7 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; SD_DATA2 ; B17 ; 7 ; 50 ; 43 ; 0 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; SD_WP ; M19 ; 5 ; 67 ; 19 ; 14 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; TOUT0 ; T22 ; 5 ; 67 ; 22 ; 21 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; TRACK00 ; C19 ; 7 ; 61 ; 43 ; 28 ; 11 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; WP_CF_CARD ; T1 ; 2 ; 0 ; 21 ; 21 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nACSI_DRQ ; K7 ; 1 ; 0 ; 30 ; 14 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nACSI_INT ; J4 ; 1 ; 0 ; 29 ; 14 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nDACK0 ; B12 ; 7 ; 34 ; 43 ; 7 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nDACK1 ; A12 ; 7 ; 34 ; 43 ; 0 ; 1 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nDCHG ; C17 ; 7 ; 56 ; 43 ; 7 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nFB_BURST ; T3 ; 2 ; 0 ; 7 ; 0 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nFB_CS1 ; T8 ; 3 ; 14 ; 0 ; 28 ; 59 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nFB_CS2 ; T9 ; 3 ; 14 ; 0 ; 21 ; 95 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nFB_CS3 ; V6 ; 3 ; 1 ; 0 ; 28 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nFB_OE ; R6 ; 2 ; 0 ; 3 ; 0 ; 101 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nFB_WR ; T5 ; 2 ; 0 ; 4 ; 0 ; 235 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nINDEX ; E16 ; 7 ; 65 ; 43 ; 28 ; 14 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nMASTER ; T21 ; 5 ; 67 ; 22 ; 14 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nPCI_INTA ; AA1 ; 2 ; 0 ; 6 ; 0 ; 2 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nPCI_INTB ; V4 ; 2 ; 0 ; 5 ; 0 ; 2 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nPCI_INTC ; V3 ; 2 ; 0 ; 5 ; 7 ; 2 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nPCI_INTD ; P6 ; 2 ; 0 ; 5 ; 14 ; 2 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nRD_DATA ; A20 ; 7 ; 59 ; 43 ; 7 ; 0 ; 2 ; no ; yes ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nRSTO_MCF ; B11 ; 8 ; 34 ; 43 ; 21 ; 27 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nSCSI_C_D ; H1 ; 1 ; 0 ; 28 ; 0 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nSCSI_DRQ ; U1 ; 2 ; 0 ; 15 ; 21 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nSCSI_I_O ; J3 ; 1 ; 0 ; 28 ; 7 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nSCSI_MSG ; H2 ; 1 ; 0 ; 29 ; 21 ; 0 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -; nWP ; D19 ; 7 ; 59 ; 43 ; 0 ; 4 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; -+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Output Pins ; -+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+ -; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ; -+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+ -; ACSI_A1 ; M6 ; 2 ; 0 ; 20 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; ACSI_DIR ; L6 ; 2 ; 0 ; 20 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; AMKB_TX ; N1 ; 2 ; 0 ; 19 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVCMOS ; 2mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; BA[0] ; W19 ; 5 ; 67 ; 5 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; BA[1] ; AA19 ; 4 ; 56 ; 0 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; CLK24M576 ; AB10 ; 3 ; 34 ; 0 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; CLK25M ; T4 ; 2 ; 0 ; 4 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; CLKUSB ; J1 ; 1 ; 0 ; 28 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; DDR_CLK ; AB17 ; 4 ; 54 ; 0 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; DSA_D ; F15 ; 7 ; 63 ; 43 ; 0 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; DTR ; D15 ; 7 ; 54 ; 43 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; HSYNC_PAD ; K21 ; 6 ; 67 ; 27 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; IDE_RES ; M5 ; 2 ; 0 ; 18 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; LED_FPGA_OK ; N19 ; 5 ; 67 ; 15 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 4mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; LPDIR ; E5 ; 8 ; 1 ; 43 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; LP_STR ; E6 ; 8 ; 1 ; 43 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; MIDI_OLR ; H5 ; 1 ; 0 ; 31 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; MIDI_TLR ; B2 ; 1 ; 0 ; 41 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; PIXEL_CLK_PAD ; F19 ; 6 ; 67 ; 37 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; RTS ; B18 ; 7 ; 54 ; 43 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; SCSI_DIR ; J7 ; 1 ; 0 ; 30 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; SD_CLK ; C15 ; 7 ; 50 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; TIN0 ; R5 ; 2 ; 0 ; 4 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; TxD ; A18 ; 7 ; 54 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VA[0] ; W20 ; 5 ; 67 ; 3 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VA[10] ; V21 ; 5 ; 67 ; 10 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VA[11] ; U19 ; 5 ; 67 ; 7 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VA[12] ; AA18 ; 4 ; 54 ; 0 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VA[1] ; W22 ; 5 ; 67 ; 7 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VA[2] ; W21 ; 5 ; 67 ; 8 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VA[3] ; Y22 ; 5 ; 67 ; 6 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VA[4] ; AA22 ; 5 ; 67 ; 2 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VA[5] ; Y21 ; 5 ; 67 ; 7 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VA[6] ; AA21 ; 5 ; 67 ; 2 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VA[7] ; AA20 ; 4 ; 61 ; 0 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VA[8] ; AB20 ; 4 ; 61 ; 0 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VA[9] ; AB19 ; 4 ; 59 ; 0 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VB[0] ; G18 ; 6 ; 67 ; 37 ; 0 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VB[1] ; H17 ; 6 ; 67 ; 38 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VB[2] ; C22 ; 6 ; 67 ; 38 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VB[3] ; C21 ; 6 ; 67 ; 38 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VB[4] ; B22 ; 6 ; 67 ; 39 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VB[5] ; B21 ; 6 ; 67 ; 39 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VB[6] ; C20 ; 6 ; 67 ; 39 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VB[7] ; D20 ; 6 ; 67 ; 40 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VCKE ; U15 ; 4 ; 50 ; 0 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VDM[0] ; AA16 ; 4 ; 45 ; 0 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VDM[1] ; V16 ; 4 ; 61 ; 0 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VDM[2] ; U20 ; 5 ; 67 ; 7 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VDM[3] ; T17 ; 5 ; 67 ; 3 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VG[0] ; H19 ; 6 ; 67 ; 34 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VG[1] ; E22 ; 6 ; 67 ; 34 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VG[2] ; E21 ; 6 ; 67 ; 34 ; 0 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VG[3] ; H18 ; 6 ; 67 ; 35 ; 0 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VG[4] ; J17 ; 6 ; 67 ; 36 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VG[5] ; H16 ; 6 ; 67 ; 36 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VG[6] ; D22 ; 6 ; 67 ; 36 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VG[7] ; D21 ; 6 ; 67 ; 36 ; 0 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VR[0] ; J22 ; 6 ; 67 ; 28 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VR[1] ; J21 ; 6 ; 67 ; 28 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VR[2] ; H22 ; 6 ; 67 ; 28 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VR[3] ; H21 ; 6 ; 67 ; 28 ; 0 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VR[4] ; K17 ; 6 ; 67 ; 29 ; 0 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VR[5] ; K18 ; 6 ; 67 ; 30 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VR[6] ; J18 ; 6 ; 67 ; 31 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VR[7] ; F22 ; 6 ; 67 ; 31 ; 7 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; VSYNC_PAD ; K19 ; 6 ; 67 ; 26 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; YM_QA ; A17 ; 7 ; 52 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; YM_QB ; G13 ; 7 ; 52 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; YM_QC ; E15 ; 7 ; 54 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nACSI_ACK ; M4 ; 2 ; 0 ; 19 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nACSI_CS ; M2 ; 2 ; 0 ; 20 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nACSI_RESET ; M1 ; 2 ; 0 ; 20 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nBLANK_PAD ; G17 ; 6 ; 67 ; 41 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVTTL ; 16mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nCF_CS0 ; W2 ; 2 ; 0 ; 10 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nCF_CS1 ; W1 ; 2 ; 0 ; 10 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nDDR_CLK ; AA17 ; 4 ; 54 ; 0 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nDREQ1 ; E11 ; 7 ; 36 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nFB_TA ; T7 ; 2 ; 0 ; 2 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nIDE_CS0 ; R2 ; 2 ; 0 ; 16 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nIDE_CS1 ; R1 ; 2 ; 0 ; 16 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nIDE_RD ; P1 ; 2 ; 0 ; 17 ; 21 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nIDE_WR ; P2 ; 2 ; 0 ; 17 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nIRQ[2] ; F21 ; 6 ; 67 ; 31 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVCMOS ; Default ; Series 50 Ohm without Calibration ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nIRQ[3] ; H20 ; 6 ; 67 ; 34 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVCMOS ; Default ; Series 50 Ohm without Calibration ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nIRQ[4] ; F20 ; 6 ; 67 ; 37 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVCMOS ; Default ; Series 50 Ohm without Calibration ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nIRQ[5] ; P5 ; 2 ; 0 ; 12 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nIRQ[6] ; P7 ; 2 ; 0 ; 7 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nIRQ[7] ; N7 ; 2 ; 0 ; 7 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nMOT_ON ; G16 ; 7 ; 63 ; 43 ; 7 ; yes ; no ; yes ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nPD_VGA ; V1 ; 2 ; 0 ; 13 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nROM3 ; P3 ; 2 ; 0 ; 15 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nROM4 ; U2 ; 2 ; 0 ; 15 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nRP_LDS ; N5 ; 2 ; 0 ; 16 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nRP_UDS ; P4 ; 2 ; 0 ; 16 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nSCSI_ACK ; N2 ; 2 ; 0 ; 19 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nSCSI_ATN ; M3 ; 2 ; 0 ; 19 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nSDSEL ; B20 ; 7 ; 59 ; 43 ; 14 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nSRBHE ; B4 ; 8 ; 7 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nSRBLE ; A4 ; 8 ; 9 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nSRCS ; B8 ; 8 ; 25 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nSROE ; F11 ; 7 ; 36 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nSRWE ; F8 ; 8 ; 7 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nSTEP ; F14 ; 7 ; 63 ; 43 ; 28 ; yes ; no ; yes ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nSTEP_DIR ; G15 ; 7 ; 63 ; 43 ; 21 ; yes ; no ; yes ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nSYNC ; F17 ; 6 ; 67 ; 41 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.0-V LVCMOS ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nVCAS ; AB18 ; 4 ; 52 ; 0 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nVCS ; T18 ; 5 ; 67 ; 3 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nVRAS ; W17 ; 4 ; 59 ; 0 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nVWE ; Y17 ; 4 ; 61 ; 0 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nWR ; G14 ; 7 ; 54 ; 43 ; 28 ; yes ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -; nWR_GATE ; D17 ; 7 ; 61 ; 43 ; 14 ; yes ; no ; yes ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; 0 pF ; - ; - ; -+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+ - - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Bidir Pins ; -+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------------+---------------------+ -; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ; -+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------------+---------------------+ -; ACSI_D[0] ; B1 ; 1 ; 0 ; 40 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; ACSI_D[1] ; G5 ; 1 ; 0 ; 40 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; ACSI_D[2] ; E3 ; 1 ; 0 ; 39 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; ACSI_D[3] ; C2 ; 1 ; 0 ; 38 ; 14 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; ACSI_D[4] ; C1 ; 1 ; 0 ; 38 ; 21 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; ACSI_D[5] ; D2 ; 1 ; 0 ; 37 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; ACSI_D[6] ; H7 ; 1 ; 0 ; 37 ; 14 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; ACSI_D[7] ; H6 ; 1 ; 0 ; 37 ; 21 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; FB_AD[0] ; Y3 ; 3 ; 3 ; 0 ; 7 ; 21 ; 25 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; FB_AD[10] ; W7 ; 3 ; 14 ; 0 ; 14 ; 19 ; 27 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; FB_AD[11] ; Y7 ; 3 ; 14 ; 0 ; 7 ; 19 ; 14 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; FB_AD[12] ; U9 ; 3 ; 16 ; 0 ; 21 ; 21 ; 8 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; FB_AD[13] ; V8 ; 3 ; 16 ; 0 ; 14 ; 21 ; 13 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; FB_AD[14] ; W8 ; 3 ; 16 ; 0 ; 7 ; 20 ; 13 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; FB_AD[15] ; AA7 ; 3 ; 16 ; 0 ; 0 ; 19 ; 11 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; FB_AD[16] ; AB7 ; 3 ; 18 ; 0 ; 21 ; 142 ; 10 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~78 (inverted) ; - ; -; FB_AD[17] ; Y8 ; 3 ; 18 ; 0 ; 14 ; 144 ; 9 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~78 (inverted) ; - ; -; FB_AD[18] ; V9 ; 3 ; 20 ; 0 ; 21 ; 144 ; 9 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~183 (inverted) ; - ; -; FB_AD[19] ; V10 ; 3 ; 20 ; 0 ; 14 ; 142 ; 5 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~259 (inverted) ; - ; -; FB_AD[1] ; Y6 ; 3 ; 5 ; 0 ; 14 ; 20 ; 158 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; FB_AD[20] ; T10 ; 3 ; 18 ; 0 ; 7 ; 143 ; 3 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~183 (inverted) ; - ; -; FB_AD[21] ; U10 ; 3 ; 22 ; 0 ; 14 ; 142 ; 3 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~183 (inverted) ; - ; -; FB_AD[22] ; AA8 ; 3 ; 22 ; 0 ; 7 ; 139 ; 3 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~183 (inverted) ; - ; -; FB_AD[23] ; AB8 ; 3 ; 22 ; 0 ; 0 ; 136 ; 2 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~259 (inverted) ; - ; -; FB_AD[24] ; T11 ; 3 ; 18 ; 0 ; 0 ; 62 ; 3 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~224 (inverted) ; - ; -; FB_AD[25] ; AA9 ; 3 ; 27 ; 0 ; 7 ; 58 ; 3 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~224 (inverted) ; - ; -; FB_AD[26] ; AB9 ; 3 ; 27 ; 0 ; 0 ; 56 ; 11 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~203 (inverted) ; - ; -; FB_AD[27] ; U11 ; 3 ; 29 ; 0 ; 28 ; 47 ; 5 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~141 (inverted) ; - ; -; FB_AD[28] ; V11 ; 3 ; 34 ; 0 ; 28 ; 36 ; 1 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~141 (inverted) ; - ; -; FB_AD[29] ; W10 ; 3 ; 34 ; 0 ; 21 ; 32 ; 1 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~141 (inverted) ; - ; -; FB_AD[2] ; AA3 ; 3 ; 7 ; 0 ; 28 ; 20 ; 120 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; FB_AD[30] ; Y10 ; 3 ; 34 ; 0 ; 14 ; 36 ; 1 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~141 (inverted) ; - ; -; FB_AD[31] ; AA10 ; 3 ; 34 ; 0 ; 7 ; 35 ; 1 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~141 (inverted) ; - ; -; FB_AD[3] ; AB3 ; 3 ; 7 ; 0 ; 21 ; 20 ; 97 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; FB_AD[4] ; W6 ; 3 ; 7 ; 0 ; 14 ; 20 ; 83 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; FB_AD[5] ; V7 ; 3 ; 7 ; 0 ; 7 ; 20 ; 161 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; FB_AD[6] ; AA4 ; 3 ; 9 ; 0 ; 28 ; 19 ; 27 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; FB_AD[7] ; AB4 ; 3 ; 9 ; 0 ; 21 ; 18 ; 26 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; FB_AD[8] ; AA5 ; 3 ; 9 ; 0 ; 14 ; 20 ; 34 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; FB_AD[9] ; AB5 ; 3 ; 9 ; 0 ; 7 ; 20 ; 22 ; no ; yes ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 (inverted) ; - ; -; IO[0] ; A8 ; 8 ; 25 ; 43 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[10] ; B15 ; 7 ; 45 ; 43 ; 14 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[11] ; C13 ; 7 ; 45 ; 43 ; 21 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[12] ; D13 ; 7 ; 45 ; 43 ; 28 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[13] ; E13 ; 7 ; 41 ; 43 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[14] ; A14 ; 7 ; 41 ; 43 ; 14 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[15] ; B14 ; 7 ; 38 ; 43 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[16] ; A13 ; 7 ; 38 ; 43 ; 21 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[17] ; B13 ; 7 ; 38 ; 43 ; 28 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[1] ; A7 ; 8 ; 25 ; 43 ; 14 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[2] ; B7 ; 8 ; 25 ; 43 ; 21 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[3] ; A6 ; 8 ; 25 ; 43 ; 28 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[4] ; B6 ; 8 ; 22 ; 43 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[5] ; E9 ; 8 ; 22 ; 43 ; 28 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[6] ; C8 ; 8 ; 20 ; 43 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[7] ; C7 ; 8 ; 20 ; 43 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[8] ; G10 ; 8 ; 11 ; 43 ; 28 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; IO[9] ; A15 ; 7 ; 45 ; 43 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; LP_D[0] ; F7 ; 8 ; 3 ; 43 ; 21 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; -; LP_D[1] ; C4 ; 8 ; 3 ; 43 ; 0 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; -; LP_D[2] ; C3 ; 8 ; 5 ; 43 ; 28 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; -; LP_D[3] ; E7 ; 8 ; 5 ; 43 ; 21 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; -; LP_D[4] ; D6 ; 8 ; 5 ; 43 ; 14 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; -; LP_D[5] ; B3 ; 8 ; 5 ; 43 ; 7 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; -; LP_D[6] ; A3 ; 8 ; 5 ; 43 ; 0 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; -; LP_D[7] ; G8 ; 8 ; 7 ; 43 ; 21 ; 1 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; - ; -; SCSI_D[0] ; J6 ; 1 ; 0 ; 36 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; SCSI_D[1] ; E1 ; 1 ; 0 ; 36 ; 14 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; SCSI_D[2] ; F2 ; 1 ; 0 ; 35 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; SCSI_D[3] ; F1 ; 1 ; 0 ; 35 ; 14 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; SCSI_D[4] ; G4 ; 1 ; 0 ; 41 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; SCSI_D[5] ; G3 ; 1 ; 0 ; 41 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; SCSI_D[6] ; L8 ; 1 ; 0 ; 31 ; 21 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; SCSI_D[7] ; K8 ; 1 ; 0 ; 30 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; SCSI_PAR ; M7 ; 2 ; 0 ; 11 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; SD_CD_DATA3 ; F13 ; 7 ; 45 ; 43 ; 0 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; SD_CMD_D1 ; E14 ; 7 ; 48 ; 43 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; yes ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; SRD[0] ; B5 ; 8 ; 11 ; 43 ; 14 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; SRD[10] ; A9 ; 8 ; 32 ; 43 ; 28 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; SRD[11] ; B10 ; 8 ; 32 ; 43 ; 21 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; SRD[12] ; D10 ; 8 ; 32 ; 43 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; SRD[13] ; F10 ; 8 ; 9 ; 43 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; SRD[14] ; G9 ; 8 ; 1 ; 43 ; 28 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; SRD[15] ; H10 ; 8 ; 18 ; 43 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; SRD[1] ; A5 ; 8 ; 14 ; 43 ; 14 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; SRD[2] ; C6 ; 8 ; 9 ; 43 ; 7 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; SRD[3] ; G11 ; 8 ; 27 ; 43 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; SRD[4] ; C10 ; 8 ; 29 ; 43 ; 21 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; SRD[5] ; F9 ; 8 ; 1 ; 43 ; 7 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; SRD[6] ; E10 ; 8 ; 32 ; 43 ; 7 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; SRD[7] ; H11 ; 8 ; 20 ; 43 ; 28 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; SRD[8] ; B9 ; 8 ; 29 ; 43 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; SRD[9] ; A10 ; 8 ; 32 ; 43 ; 14 ; 1 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; DSP:Mathias_Alles|nSRWE~1 (inverted) ; - ; -; VDQS[0] ; AA15 ; 4 ; 43 ; 0 ; 14 ; 0 ; 0 ; no ; no ; no ; yes ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; - ; -; VDQS[1] ; W15 ; 4 ; 52 ; 0 ; 21 ; 0 ; 0 ; no ; no ; no ; yes ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst90~_Duplicate_2 ; - ; -; VDQS[2] ; U22 ; 5 ; 67 ; 11 ; 7 ; 0 ; 0 ; no ; no ; no ; yes ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; - ; -; VDQS[3] ; T16 ; 4 ; 63 ; 0 ; 7 ; 0 ; 0 ; no ; no ; no ; yes ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst90 ; - ; -; VD[0] ; M22 ; 5 ; 67 ; 18 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[10] ; P17 ; 5 ; 67 ; 10 ; 14 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[11] ; R21 ; 5 ; 67 ; 13 ; 0 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[12] ; N17 ; 5 ; 67 ; 17 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[13] ; P20 ; 5 ; 67 ; 14 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[14] ; R22 ; 5 ; 67 ; 13 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[15] ; N20 ; 5 ; 67 ; 15 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[16] ; T12 ; 4 ; 45 ; 0 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[17] ; Y13 ; 4 ; 43 ; 0 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[18] ; AA13 ; 4 ; 38 ; 0 ; 28 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[19] ; V14 ; 4 ; 50 ; 0 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[1] ; M21 ; 5 ; 67 ; 18 ; 0 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[20] ; U13 ; 4 ; 50 ; 0 ; 28 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[21] ; V15 ; 4 ; 50 ; 0 ; 0 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[22] ; W14 ; 4 ; 48 ; 0 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[23] ; AB16 ; 4 ; 45 ; 0 ; 14 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[24] ; AB15 ; 4 ; 43 ; 0 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[25] ; AA14 ; 4 ; 38 ; 0 ; 14 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[26] ; AB14 ; 4 ; 38 ; 0 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[27] ; V13 ; 4 ; 48 ; 0 ; 28 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[28] ; W13 ; 4 ; 43 ; 0 ; 28 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[29] ; AB13 ; 4 ; 38 ; 0 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[2] ; P22 ; 5 ; 67 ; 14 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[30] ; V12 ; 4 ; 41 ; 0 ; 28 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[31] ; U12 ; 4 ; 43 ; 0 ; 0 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[3] ; R20 ; 5 ; 67 ; 11 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[4] ; P21 ; 5 ; 67 ; 14 ; 0 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[5] ; R17 ; 5 ; 67 ; 10 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[6] ; R19 ; 5 ; 67 ; 12 ; 14 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[7] ; U21 ; 5 ; 67 ; 11 ; 0 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[8] ; V22 ; 5 ; 67 ; 10 ; 7 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; VD[9] ; R18 ; 5 ; 67 ; 12 ; 21 ; 3 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 2.5 V ; 12mA ; Off ; -- ; User ; 0 pF ; Video:Fredi_Aschwanden|inst37 (inverted) ; - ; -; nSCSI_BUSY ; N8 ; 2 ; 0 ; 11 ; 14 ; 0 ; 0 ; no ; no ; yes ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; nSCSI_RST ; N6 ; 2 ; 0 ; 12 ; 21 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -; nSCSI_SEL ; M8 ; 2 ; 0 ; 11 ; 7 ; 0 ; 0 ; no ; no ; no ; no ; no ; 2 ; yes ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; User ; 0 pF ; - ; - ; -+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------------+---------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------+ -; Dual Purpose and Dedicated Pins ; -+----------+------------------------------------------+--------------------------------+-------------------------+---------------------------+ -; Location ; Pin Name ; Reserved As ; User Signal Name ; Pin Type ; -+----------+------------------------------------------+--------------------------------+-------------------------+---------------------------+ -; D1 ; DIFFIO_L8n, DATA1, ASDO ; As input tri-stated ; ~ALTERA_ASDO_DATA1~ ; Dual Purpose Pin ; -; E2 ; DIFFIO_L10p, FLASH_nCE, nCSO ; As input tri-stated ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin ; -; K6 ; nSTATUS ; - ; - ; Dedicated Programming Pin ; -; K2 ; DCLK ; As input tri-stated ; ~ALTERA_DCLK~ ; Dual Purpose Pin ; -; K1 ; DATA0 ; As input tri-stated ; ~ALTERA_DATA0~ ; Dual Purpose Pin ; -; K5 ; nCONFIG ; - ; - ; Dedicated Programming Pin ; -; L3 ; nCE ; - ; - ; Dedicated Programming Pin ; -; N22 ; DIFFIO_R32n, DEV_OE ; Reserved as secondary function ; ~ALTERA_DEV_OE~ ; Dual Purpose Pin ; -; N21 ; DIFFIO_R32p, DEV_CLRn ; Reserved as secondary function ; ~ALTERA_DEV_CLRn~ ; Dual Purpose Pin ; -; M18 ; CONF_DONE ; - ; - ; Dedicated Programming Pin ; -; M17 ; MSEL0 ; - ; - ; Dedicated Programming Pin ; -; L18 ; MSEL1 ; - ; - ; Dedicated Programming Pin ; -; L17 ; MSEL2 ; - ; - ; Dedicated Programming Pin ; -; K20 ; MSEL3 ; - ; - ; Dedicated Programming Pin ; -; K22 ; DIFFIO_R24n, nCEO ; Use as programming pin ; ~ALTERA_nCEO~ ; Dual Purpose Pin ; -; K21 ; DIFFIO_R24p, CLKUSR ; Use as general purpose IO ; HSYNC_PAD ; Dual Purpose Pin ; -; E22 ; DIFFIO_R12n, nWE ; Use as regular IO ; VG[1] ; Dual Purpose Pin ; -; E21 ; DIFFIO_R12p, nOE ; Use as regular IO ; VG[2] ; Dual Purpose Pin ; -; F20 ; DIFFIO_R8n, nAVD ; Use as regular IO ; nIRQ[4] ; Dual Purpose Pin ; -; F19 ; DIFFIO_R8n, nAVD ; - ; PIXEL_CLK_PAD ; Dual Purpose Pin ; -; G18 ; DIFFIO_R7n, PADD23 ; Use as regular IO ; VB[0] ; Dual Purpose Pin ; -; B22 ; DIFFIO_R5n, PADD22 ; Use as regular IO ; VB[4] ; Dual Purpose Pin ; -; B21 ; DIFFIO_R5p, PADD21 ; Use as regular IO ; VB[5] ; Dual Purpose Pin ; -; C20 ; DIFFIO_R4n, PADD20, DQS2R/CQ3R,CDPCLK5 ; Use as regular IO ; VB[6] ; Dual Purpose Pin ; -; B18 ; DIFFIO_T45p, PADD0 ; Use as regular IO ; RTS ; Dual Purpose Pin ; -; A17 ; DIFFIO_T41n, PADD1 ; Use as regular IO ; YM_QA ; Dual Purpose Pin ; -; B17 ; DIFFIO_T41p, PADD2 ; Use as regular IO ; SD_DATA2 ; Dual Purpose Pin ; -; E14 ; DIFFIO_T38n, PADD3 ; Use as regular IO ; SD_CMD_D1 ; Dual Purpose Pin ; -; F13 ; DIFFIO_T37p, PADD4, DQS2T/CQ3T,DPCLK8 ; Use as regular IO ; SD_CD_DATA3 ; Dual Purpose Pin ; -; A15 ; DIFFIO_T36n, PADD5 ; Use as regular IO ; IO[9] ; Dual Purpose Pin ; -; B15 ; DIFFIO_T36p, PADD6 ; Use as regular IO ; IO[10] ; Dual Purpose Pin ; -; C13 ; DIFFIO_T35n, PADD7 ; Use as regular IO ; IO[11] ; Dual Purpose Pin ; -; D13 ; DIFFIO_T35p, PADD8 ; Use as regular IO ; IO[12] ; Dual Purpose Pin ; -; A14 ; DIFFIO_T31n, PADD9 ; Use as regular IO ; IO[14] ; Dual Purpose Pin ; -; B14 ; DIFFIO_T31p, PADD10 ; Use as regular IO ; IO[15] ; Dual Purpose Pin ; -; A13 ; DIFFIO_T29n, PADD11 ; Use as regular IO ; IO[16] ; Dual Purpose Pin ; -; B13 ; DIFFIO_T29p, PADD12, DQS4T/CQ5T,DPCLK9 ; Use as regular IO ; IO[17] ; Dual Purpose Pin ; -; E11 ; DIFFIO_T27n, PADD13 ; Use as regular IO ; nDREQ1 ; Dual Purpose Pin ; -; F11 ; DIFFIO_T27p, PADD14 ; Use as regular IO ; nSROE ; Dual Purpose Pin ; -; B10 ; DIFFIO_T25p, PADD15 ; Use as regular IO ; SRD[11] ; Dual Purpose Pin ; -; A9 ; DIFFIO_T24n, PADD16 ; Use as regular IO ; SRD[10] ; Dual Purpose Pin ; -; B9 ; DIFFIO_T24p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO ; SRD[8] ; Dual Purpose Pin ; -; A8 ; DIFFIO_T20n, DATA2 ; Use as regular IO ; IO[0] ; Dual Purpose Pin ; -; B8 ; DIFFIO_T20p, DATA3 ; Use as regular IO ; nSRCS ; Dual Purpose Pin ; -; A7 ; DIFFIO_T19n, PADD18 ; Use as regular IO ; IO[1] ; Dual Purpose Pin ; -; B7 ; DIFFIO_T19p, DATA4 ; Use as regular IO ; IO[2] ; Dual Purpose Pin ; -; A6 ; DIFFIO_T18n, PADD19 ; Use as regular IO ; IO[3] ; Dual Purpose Pin ; -; B6 ; DIFFIO_T18p, DATA15 ; Use as regular IO ; IO[4] ; Dual Purpose Pin ; -; C8 ; DIFFIO_T16n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO ; IO[6] ; Dual Purpose Pin ; -; C7 ; DIFFIO_T16p, DATA13 ; Use as regular IO ; IO[7] ; Dual Purpose Pin ; -; A5 ; DIFFIO_T11p, DATA5 ; Use as regular IO ; SRD[1] ; Dual Purpose Pin ; -; F10 ; DIFFIO_T8p, DATA6 ; Use as regular IO ; SRD[13] ; Dual Purpose Pin ; -; C6 ; DIFFIO_T7n, DATA7 ; Use as regular IO ; SRD[2] ; Dual Purpose Pin ; -; B4 ; DIFFIO_T6p, DATA8 ; Use as regular IO ; nSRBHE ; Dual Purpose Pin ; -; F8 ; DIFFIO_T5n, DATA9 ; Use as regular IO ; nSRWE ; Dual Purpose Pin ; -; A3 ; DIFFIO_T4n, DATA10 ; Use as regular IO ; LP_D[6] ; Dual Purpose Pin ; -; B3 ; DIFFIO_T4p, DATA11 ; Use as regular IO ; LP_D[5] ; Dual Purpose Pin ; -; C4 ; DIFFIO_T3p, DATA12, DQS1T/CQ1T#,CDPCLK7 ; Use as regular IO ; LP_D[1] ; Dual Purpose Pin ; -+----------+------------------------------------------+--------------------------------+-------------------------+---------------------------+ - - -+-------------------------------------------------------------+ -; I/O Bank Usage ; -+----------+-------------------+---------------+--------------+ -; I/O Bank ; Usage ; VCCIO Voltage ; VREF Voltage ; -+----------+-------------------+---------------+--------------+ -; 1 ; 30 / 36 ( 83 % ) ; 3.3V ; -- ; -; 2 ; 44 / 46 ( 96 % ) ; 3.3V ; -- ; -; 3 ; 38 / 42 ( 90 % ) ; 3.3V ; -- ; -; 4 ; 33 / 43 ( 77 % ) ; 2.5V ; -- ; -; 5 ; 37 / 42 ( 88 % ) ; 2.5V ; -- ; -; 6 ; 35 / 37 ( 95 % ) ; 3.0V ; -- ; -; 7 ; 43 / 43 ( 100 % ) ; 3.3V ; -- ; -; 8 ; 42 / 43 ( 98 % ) ; 3.3V ; -- ; -+----------+-------------------+---------------+--------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; All Package Pins ; -+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ -; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir. ; I/O Standard ; Voltage ; I/O Type ; User Assignment ; Bus Hold ; Weak Pull Up ; -+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ -; A1 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; A2 ; ; 8 ; VCCIO8 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; A3 ; 534 ; 8 ; LP_D[6] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A4 ; 529 ; 8 ; nSRBLE ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A5 ; 518 ; 8 ; SRD[1] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A6 ; 501 ; 8 ; IO[3] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A7 ; 499 ; 8 ; IO[1] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A8 ; 497 ; 8 ; IO[0] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A9 ; 487 ; 8 ; SRD[10] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A10 ; 485 ; 8 ; SRD[9] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A11 ; 481 ; 8 ; DVI_INT ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A12 ; 479 ; 7 ; nDACK1 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A13 ; 473 ; 7 ; IO[16] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A14 ; 469 ; 7 ; IO[14] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A15 ; 458 ; 7 ; IO[9] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A16 ; 448 ; 7 ; SD_DATA1 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A17 ; 446 ; 7 ; YM_QA ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A18 ; 437 ; 7 ; TxD ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A19 ; 435 ; 7 ; DCD ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A20 ; 430 ; 7 ; nRD_DATA ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; A21 ; ; 7 ; VCCIO7 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; A22 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; AA1 ; 125 ; 2 ; nPCI_INTA ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; AA2 ; 124 ; 2 ; PIC_INT ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; AA3 ; 154 ; 3 ; FB_AD[2] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; AA4 ; 158 ; 3 ; FB_AD[6] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; AA5 ; 160 ; 3 ; FB_AD[8] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; AA6 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; AA7 ; 173 ; 3 ; FB_AD[15] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; AA8 ; 183 ; 3 ; FB_AD[22] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; AA9 ; 189 ; 3 ; FB_AD[25] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; AA10 ; 202 ; 3 ; FB_AD[31] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; AA11 ; 204 ; 3 ; GND+ ; ; ; ; Column I/O ; ; -- ; -- ; -; AA12 ; 206 ; 4 ; GND+ ; ; ; ; Column I/O ; ; -- ; -- ; -; AA13 ; 208 ; 4 ; VD[18] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AA14 ; 210 ; 4 ; VD[25] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AA15 ; 220 ; 4 ; VDQS[0] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AA16 ; 224 ; 4 ; VDM[0] ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AA17 ; 243 ; 4 ; nDDR_CLK ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AA18 ; 245 ; 4 ; VA[12] ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AA19 ; 252 ; 4 ; BA[1] ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AA20 ; 259 ; 4 ; VA[7] ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AA21 ; 274 ; 5 ; VA[6] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; AA22 ; 273 ; 5 ; VA[4] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; AB1 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; AB2 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; AB3 ; 155 ; 3 ; FB_AD[3] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; AB4 ; 159 ; 3 ; FB_AD[7] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; AB5 ; 161 ; 3 ; FB_AD[9] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; AB6 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; AB7 ; 174 ; 3 ; FB_AD[16] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; AB8 ; 184 ; 3 ; FB_AD[23] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; AB9 ; 190 ; 3 ; FB_AD[26] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; AB10 ; 203 ; 3 ; CLK24M576 ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; AB11 ; 205 ; 3 ; GND+ ; ; ; ; Column I/O ; ; -- ; -- ; -; AB12 ; 207 ; 4 ; CLK33M ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; AB13 ; 209 ; 4 ; VD[29] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AB14 ; 211 ; 4 ; VD[26] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AB15 ; 221 ; 4 ; VD[24] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AB16 ; 225 ; 4 ; VD[23] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AB17 ; 244 ; 4 ; DDR_CLK ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AB18 ; 242 ; 4 ; nVCAS ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AB19 ; 253 ; 4 ; VA[9] ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AB20 ; 260 ; 4 ; VA[8] ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; AB21 ; ; 4 ; VCCIO4 ; power ; ; 2.5V ; -- ; ; -- ; -- ; -; AB22 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; B1 ; 4 ; 1 ; ACSI_D[0] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; B2 ; 3 ; 1 ; MIDI_TLR ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; B3 ; 535 ; 8 ; LP_D[5] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B4 ; 530 ; 8 ; nSRBHE ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B5 ; 523 ; 8 ; SRD[0] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B6 ; 502 ; 8 ; IO[4] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B7 ; 500 ; 8 ; IO[2] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B8 ; 498 ; 8 ; nSRCS ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B9 ; 488 ; 8 ; SRD[8] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B10 ; 486 ; 8 ; SRD[11] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B11 ; 482 ; 8 ; nRSTO_MCF ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B12 ; 480 ; 7 ; nDACK0 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B13 ; 474 ; 7 ; IO[17] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B14 ; 470 ; 7 ; IO[15] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B15 ; 459 ; 7 ; IO[10] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B16 ; 449 ; 7 ; SD_DATA0 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B17 ; 447 ; 7 ; SD_DATA2 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B18 ; 438 ; 7 ; RTS ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B19 ; 434 ; 7 ; RI ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B20 ; 431 ; 7 ; nSDSEL ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; B21 ; 404 ; 6 ; VB[5] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; B22 ; 403 ; 6 ; VB[4] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; C1 ; 15 ; 1 ; ACSI_D[4] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; C2 ; 14 ; 1 ; ACSI_D[3] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; C3 ; 538 ; 8 ; LP_D[2] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; C4 ; 539 ; 8 ; LP_D[1] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; C5 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; C6 ; 526 ; 8 ; SRD[2] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; C7 ; 508 ; 8 ; IO[7] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; C8 ; 507 ; 8 ; IO[6] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; C9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; C10 ; 491 ; 8 ; SRD[4] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; C11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; C12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; C13 ; 460 ; 7 ; IO[11] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; C14 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; C15 ; 450 ; 7 ; SD_CLK ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; C16 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; C17 ; 433 ; 7 ; nDCHG ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; C18 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; C19 ; 428 ; 7 ; TRACK00 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; C20 ; 405 ; 6 ; VB[6] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; C21 ; 401 ; 6 ; VB[3] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; C22 ; 400 ; 6 ; VB[2] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; D1 ; 17 ; 1 ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; -; D2 ; 16 ; 1 ; ACSI_D[5] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; D3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; D4 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; D5 ; ; 8 ; VCCIO8 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; D6 ; 536 ; 8 ; LP_D[4] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; D7 ; 527 ; 8 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; -; D8 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; D9 ; ; 8 ; VCCIO8 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; D10 ; 483 ; 8 ; SRD[12] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; D11 ; ; 8 ; VCCIO8 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; D12 ; ; 7 ; VCCIO7 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; D13 ; 461 ; 7 ; IO[12] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; D14 ; ; 7 ; VCCIO7 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; D15 ; 439 ; 7 ; DTR ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; D16 ; ; 7 ; VCCIO7 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; D17 ; 426 ; 7 ; nWR_GATE ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; D18 ; ; 7 ; VCCIO7 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; D19 ; 429 ; 7 ; nWP ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; D20 ; 407 ; 6 ; VB[7] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; D21 ; 395 ; 6 ; VG[7] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; D22 ; 394 ; 6 ; VG[6] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; E1 ; 22 ; 1 ; SCSI_D[1] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; E2 ; 21 ; 1 ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; -; E3 ; 9 ; 1 ; ACSI_D[2] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; E4 ; 8 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; -; E5 ; 546 ; 8 ; LPDIR ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; E6 ; 545 ; 8 ; LP_STR ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; E7 ; 537 ; 8 ; LP_D[3] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; E8 ; ; 8 ; VCCIO8 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; E9 ; 506 ; 8 ; IO[5] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; E10 ; 484 ; 8 ; SRD[6] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; E11 ; 477 ; 7 ; nDREQ1 ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; E12 ; 476 ; 7 ; MIDI_IN ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; E13 ; 468 ; 7 ; IO[13] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; E14 ; 453 ; 7 ; SD_CMD_D1 ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; E15 ; 440 ; 7 ; YM_QC ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; E16 ; 418 ; 7 ; nINDEX ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; E17 ; ; ; VCCD_PLL2 ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; E18 ; ; ; GNDA2 ; gnd ; ; ; -- ; ; -- ; -- ; -; E19 ; ; 6 ; VCCIO6 ; power ; ; 3.0V ; -- ; ; -- ; -- ; -; E20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; E21 ; 388 ; 6 ; VG[2] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; E22 ; 387 ; 6 ; VG[1] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; F1 ; 26 ; 1 ; SCSI_D[3] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; F2 ; 25 ; 1 ; SCSI_D[2] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; F3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; F4 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; F5 ; ; ; GNDA3 ; gnd ; ; ; -- ; ; -- ; -- ; -; F6 ; ; ; VCCD_PLL3 ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; F7 ; 542 ; 8 ; LP_D[0] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; F8 ; 531 ; 8 ; nSRWE ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; F9 ; 544 ; 8 ; SRD[5] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; F10 ; 525 ; 8 ; SRD[13] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; F11 ; 478 ; 7 ; nSROE ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; F12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; F13 ; 457 ; 7 ; SD_CD_DATA3 ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; F14 ; 423 ; 7 ; nSTEP ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; F15 ; 419 ; 7 ; DSA_D ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; F16 ; 417 ; 7 ; HD_DD ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; F17 ; 410 ; 6 ; nSYNC ; output ; 3.0-V LVCMOS ; ; Row I/O ; Y ; no ; Off ; -; F18 ; ; -- ; VCCA2 ; power ; ; 2.5V ; -- ; ; -- ; -- ; -; F19 ; 397 ; 6 ; PIXEL_CLK_PAD ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; F20 ; 396 ; 6 ; nIRQ[4] ; output ; 3.0-V LVCMOS ; ; Row I/O ; Y ; no ; Off ; -; F21 ; 376 ; 6 ; nIRQ[2] ; output ; 3.0-V LVCMOS ; ; Row I/O ; Y ; no ; Off ; -; F22 ; 375 ; 6 ; VR[7] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; G1 ; 67 ; 1 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; -; G2 ; 66 ; 1 ; MAIN_CLK ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; G3 ; 1 ; 1 ; SCSI_D[5] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; G4 ; 0 ; 1 ; SCSI_D[4] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; G5 ; 5 ; 1 ; ACSI_D[1] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; G6 ; ; -- ; VCCA3 ; power ; ; 2.5V ; -- ; ; -- ; -- ; -; G7 ; 543 ; 8 ; LP_BUSY ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; G8 ; 532 ; 8 ; LP_D[7] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; G9 ; 547 ; 8 ; SRD[14] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; G10 ; 524 ; 8 ; IO[8] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; G11 ; 492 ; 8 ; SRD[3] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; G12 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; G13 ; 444 ; 7 ; YM_QB ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; G14 ; 441 ; 7 ; nWR ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; G15 ; 422 ; 7 ; nSTEP_DIR ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; G16 ; 420 ; 7 ; nMOT_ON ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; G17 ; 411 ; 6 ; nBLANK_PAD ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; G18 ; 398 ; 6 ; VB[0] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; G19 ; ; 6 ; VCCIO6 ; power ; ; 3.0V ; -- ; ; -- ; -- ; -; G20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; G21 ; 345 ; 6 ; E0_INT ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; G22 ; 344 ; 6 ; IDE_INT ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; H1 ; 52 ; 1 ; nSCSI_C_D ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; H2 ; 51 ; 1 ; nSCSI_MSG ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; H3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; H4 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; H5 ; 42 ; 1 ; MIDI_OLR ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; H6 ; 19 ; 1 ; ACSI_D[7] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; H7 ; 18 ; 1 ; ACSI_D[6] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; H8 ; 29 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; -; H9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; H10 ; 512 ; 8 ; SRD[15] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; H11 ; 511 ; 8 ; SRD[7] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; H12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; H13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; H14 ; 425 ; 7 ; CTS ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; H15 ; 424 ; 7 ; RxD ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; H16 ; 393 ; 6 ; VG[5] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; H17 ; 399 ; 6 ; VB[1] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; H18 ; 391 ; 6 ; VG[3] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; H19 ; 386 ; 6 ; VG[0] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; H20 ; 385 ; 6 ; nIRQ[3] ; output ; 3.0-V LVCMOS ; ; Row I/O ; Y ; no ; Off ; -; H21 ; 365 ; 6 ; VR[3] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; H22 ; 364 ; 6 ; VR[2] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; J1 ; 55 ; 1 ; CLKUSB ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; J2 ; 54 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; -; J3 ; 53 ; 1 ; nSCSI_I_O ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; J4 ; 50 ; 1 ; nACSI_INT ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; J5 ; 38 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; -; J6 ; 20 ; 1 ; SCSI_D[0] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; J7 ; 45 ; 1 ; SCSI_DIR ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; J8 ; 30 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; -; J9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; J10 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; J11 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; J12 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; J13 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; J14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; J15 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; J16 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; J17 ; 392 ; 6 ; VG[4] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; J18 ; 374 ; 6 ; VR[6] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; J19 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; J20 ; ; 6 ; VCCIO6 ; power ; ; 3.0V ; -- ; ; -- ; -- ; -; J21 ; 363 ; 6 ; VR[1] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; J22 ; 362 ; 6 ; VR[0] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; K1 ; 59 ; 1 ; ~ALTERA_DATA0~ / RESERVED_INPUT ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; -; K2 ; 58 ; 1 ; ~ALTERA_DCLK~ / RESERVED_INPUT ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; -; K3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; K4 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; K5 ; 60 ; 1 ; ^nCONFIG ; ; ; ; -- ; ; -- ; -- ; -; K6 ; 41 ; 1 ; ^nSTATUS ; ; ; ; -- ; ; -- ; -- ; -; K7 ; 46 ; 1 ; nACSI_DRQ ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; K8 ; 44 ; 1 ; SCSI_D[7] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; K9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; K10 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; K11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; K12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; K13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; K14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; K15 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; K16 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; K17 ; 369 ; 6 ; VR[4] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; K18 ; 370 ; 6 ; VR[5] ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; K19 ; 357 ; 6 ; VSYNC_PAD ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; K20 ; 350 ; 6 ; ^MSEL3 ; ; ; ; -- ; ; -- ; -- ; -; K21 ; 361 ; 6 ; HSYNC_PAD ; output ; 3.0-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; K22 ; 360 ; 6 ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN ; output ; 3.0-V LVTTL ; ; Row I/O ; N ; no ; Off ; -; L1 ; 63 ; 1 ; #TMS ; input ; ; ; -- ; ; -- ; -- ; -; L2 ; 62 ; 1 ; #TCK ; input ; ; ; -- ; ; -- ; -- ; -; L3 ; 65 ; 1 ; ^nCE ; ; ; ; -- ; ; -- ; -- ; -; L4 ; 64 ; 1 ; #TDO ; output ; ; ; -- ; ; -- ; -- ; -; L5 ; 61 ; 1 ; #TDI ; input ; ; ; -- ; ; -- ; -- ; -; L6 ; 70 ; 2 ; ACSI_DIR ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; L7 ; 79 ; 2 ; PIC_AMKB_RX ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; L8 ; 43 ; 1 ; SCSI_D[6] ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; L9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; L10 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; L11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; L12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; L13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; L14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; L15 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; L16 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; L17 ; 349 ; 6 ; ^MSEL2 ; ; ; ; -- ; ; -- ; -- ; -; L18 ; 348 ; 6 ; ^MSEL1 ; ; ; ; -- ; ; -- ; -- ; -; L19 ; ; 6 ; VCCIO6 ; power ; ; 3.0V ; -- ; ; -- ; -- ; -; L20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; L21 ; 354 ; 6 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; -; L22 ; 353 ; 6 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; -; M1 ; 73 ; 2 ; nACSI_RESET ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; M2 ; 72 ; 2 ; nACSI_CS ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; M3 ; 75 ; 2 ; nSCSI_ATN ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; M4 ; 74 ; 2 ; nACSI_ACK ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; M5 ; 80 ; 2 ; IDE_RES ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; M6 ; 71 ; 2 ; ACSI_A1 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; M7 ; 105 ; 2 ; SCSI_PAR ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; M8 ; 106 ; 2 ; nSCSI_SEL ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; M9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; M10 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; M11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; M12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; M13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; M14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; M15 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; M16 ; 337 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; -; M17 ; 347 ; 6 ; ^MSEL0 ; ; ; ; -- ; ; -- ; -- ; -; M18 ; 346 ; 6 ; ^CONF_DONE ; ; ; ; -- ; ; -- ; -- ; -; M19 ; 336 ; 5 ; SD_WP ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; M20 ; 335 ; 5 ; SD_CARD_DEDECT ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; M21 ; 334 ; 5 ; VD[1] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; M22 ; 333 ; 5 ; VD[0] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; N1 ; 77 ; 2 ; AMKB_TX ; output ; 3.3-V LVCMOS ; ; Row I/O ; Y ; no ; Off ; -; N2 ; 76 ; 2 ; nSCSI_ACK ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; N3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; N4 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; N5 ; 87 ; 2 ; nRP_LDS ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; N6 ; 104 ; 2 ; nSCSI_RST ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; N7 ; 122 ; 2 ; nIRQ[7] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; N8 ; 107 ; 2 ; nSCSI_BUSY ; bidir ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; N9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; N10 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; N11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; N12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; N13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; N14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; N15 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; N16 ; 314 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; -; N17 ; 329 ; 5 ; VD[12] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; N18 ; 330 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; -; N19 ; 324 ; 5 ; LED_FPGA_OK ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; N20 ; 323 ; 5 ; VD[15] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; N21 ; 332 ; 5 ; ~ALTERA_DEV_CLRn~ / RESERVED_INPUT ; input ; 2.5 V ; ; Row I/O ; N ; no ; Off ; -; N22 ; 331 ; 5 ; ~ALTERA_DEV_OE~ / RESERVED_INPUT ; input ; 2.5 V ; ; Row I/O ; N ; no ; Off ; -; P1 ; 84 ; 2 ; nIDE_RD ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; P2 ; 83 ; 2 ; nIDE_WR ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; P3 ; 89 ; 2 ; nROM3 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; P4 ; 88 ; 2 ; nRP_UDS ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; P5 ; 103 ; 2 ; nIRQ[5] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; P6 ; 131 ; 2 ; nPCI_INTD ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; P7 ; 123 ; 2 ; nIRQ[6] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; P8 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; P9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; P10 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; P11 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; P12 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; P13 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; P14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; P15 ; 298 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; -; P16 ; 299 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; -; P17 ; 302 ; 5 ; VD[10] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; P18 ; ; 5 ; VCCIO5 ; power ; ; 2.5V ; -- ; ; -- ; -- ; -; P19 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; P20 ; 317 ; 5 ; VD[13] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; P21 ; 320 ; 5 ; VD[4] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; P22 ; 319 ; 5 ; VD[2] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; R1 ; 86 ; 2 ; nIDE_CS1 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; R2 ; 85 ; 2 ; nIDE_CS0 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; R3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; R4 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; R5 ; 135 ; 2 ; TIN0 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; R6 ; 136 ; 2 ; nFB_OE ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; R7 ; 137 ; 2 ; FB_ALE ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; R8 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; R9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; R10 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; R11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; R12 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; R13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; R14 ; 268 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; -; R15 ; 269 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; -; R16 ; 267 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; -; R17 ; 301 ; 5 ; VD[5] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; R18 ; 309 ; 5 ; VD[9] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; R19 ; 310 ; 5 ; VD[6] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; R20 ; 305 ; 5 ; VD[3] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; R21 ; 316 ; 5 ; VD[11] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; R22 ; 315 ; 5 ; VD[14] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; T1 ; 69 ; 2 ; WP_CF_CARD ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; T2 ; 68 ; 2 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; -; T3 ; 121 ; 2 ; nFB_BURST ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; T4 ; 134 ; 2 ; CLK25M ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; T5 ; 133 ; 2 ; nFB_WR ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; T6 ; ; -- ; VCCA1 ; power ; ; 2.5V ; -- ; ; -- ; -- ; -; T7 ; 138 ; 2 ; nFB_TA ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; T8 ; 166 ; 3 ; nFB_CS1 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; T9 ; 167 ; 3 ; nFB_CS2 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; T10 ; 176 ; 3 ; FB_AD[20] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; T11 ; 177 ; 3 ; FB_AD[24] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; T12 ; 226 ; 4 ; VD[16] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; T13 ; 227 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; -; T14 ; 240 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; -; T15 ; 241 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; -; T16 ; 266 ; 4 ; VDQS[3] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; T17 ; 277 ; 5 ; VDM[3] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; T18 ; 278 ; 5 ; nVCS ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; T19 ; ; 5 ; VCCIO5 ; power ; ; 2.5V ; -- ; ; -- ; -- ; -; T20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; T21 ; 343 ; 5 ; nMASTER ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; T22 ; 342 ; 5 ; TOUT0 ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; U1 ; 92 ; 2 ; nSCSI_DRQ ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; U2 ; 91 ; 2 ; nROM4 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; U3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; U4 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; U5 ; ; ; GNDA1 ; gnd ; ; ; -- ; ; -- ; -- ; -; U6 ; ; ; VCCD_PLL1 ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; U7 ; 145 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; -; U8 ; 146 ; 3 ; FB_SIZE0 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; U9 ; 170 ; 3 ; FB_AD[12] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; U10 ; 182 ; 3 ; FB_AD[21] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; U11 ; 191 ; 3 ; FB_AD[27] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; U12 ; 222 ; 4 ; VD[31] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; U13 ; 233 ; 4 ; VD[20] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; U14 ; 235 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; -; U15 ; 236 ; 4 ; VCKE ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; U16 ; 262 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; -; U17 ; 263 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; -; U18 ; ; -- ; VCCA4 ; power ; ; 2.5V ; -- ; ; -- ; -- ; -; U19 ; 291 ; 5 ; VA[11] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; U20 ; 290 ; 5 ; VDM[2] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; U21 ; 308 ; 5 ; VD[7] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; U22 ; 307 ; 5 ; VDQS[2] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; V1 ; 98 ; 2 ; nPD_VGA ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; V2 ; 97 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ; -; V3 ; 130 ; 2 ; nPCI_INTC ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; V4 ; 129 ; 2 ; nPCI_INTB ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; V5 ; 142 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ; -; V6 ; 141 ; 3 ; nFB_CS3 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; V7 ; 157 ; 3 ; FB_AD[5] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; V8 ; 171 ; 3 ; FB_AD[13] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; V9 ; 178 ; 3 ; FB_AD[18] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; V10 ; 179 ; 3 ; FB_AD[19] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; V11 ; 199 ; 3 ; FB_AD[28] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; V12 ; 213 ; 4 ; VD[30] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; V13 ; 228 ; 4 ; VD[27] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; V14 ; 234 ; 4 ; VD[19] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; V15 ; 237 ; 4 ; VD[21] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; V16 ; 261 ; 4 ; VDM[1] ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; V17 ; ; ; VCCD_PLL4 ; power ; ; 1.2V ; -- ; ; -- ; -- ; -; V18 ; ; ; GNDA4 ; gnd ; ; ; -- ; ; -- ; -- ; -; V19 ; ; 5 ; VCCIO5 ; power ; ; 2.5V ; -- ; ; -- ; -- ; -; V20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; V21 ; 304 ; 5 ; VA[10] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; V22 ; 303 ; 5 ; VD[8] ; bidir ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; W1 ; 111 ; 2 ; nCF_CS1 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; W2 ; 110 ; 2 ; nCF_CS0 ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; W3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; W4 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; W5 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; W6 ; 156 ; 3 ; FB_AD[4] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; W7 ; 168 ; 3 ; FB_AD[10] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; W8 ; 172 ; 3 ; FB_AD[14] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; W9 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; W10 ; 200 ; 3 ; FB_AD[29] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; W11 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; -; W12 ; ; 4 ; VCCIO4 ; power ; ; 2.5V ; -- ; ; -- ; -- ; -; W13 ; 218 ; 4 ; VD[28] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; W14 ; 229 ; 4 ; VD[22] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; W15 ; 239 ; 4 ; VDQS[1] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; W16 ; ; 4 ; VCCIO4 ; power ; ; 2.5V ; -- ; ; -- ; -- ; -; W17 ; 257 ; 4 ; nVRAS ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; W18 ; ; 4 ; VCCIO4 ; power ; ; 2.5V ; -- ; ; -- ; -- ; -; W19 ; 285 ; 5 ; BA[0] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; W20 ; 280 ; 5 ; VA[0] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; W21 ; 293 ; 5 ; VA[2] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; W22 ; 292 ; 5 ; VA[1] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; Y1 ; 113 ; 2 ; IDE_RDY ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; Y2 ; 112 ; 2 ; AMKB_RX ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ; -; Y3 ; 148 ; 3 ; FB_AD[0] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; Y4 ; 147 ; 3 ; FB_SIZE1 ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; Y5 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; Y6 ; 152 ; 3 ; FB_AD[1] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; Y7 ; 169 ; 3 ; FB_AD[11] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; Y8 ; 175 ; 3 ; FB_AD[17] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; Y9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; Y10 ; 201 ; 3 ; FB_AD[30] ; bidir ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ; -; Y11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; Y12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; Y13 ; 219 ; 4 ; VD[17] ; bidir ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; Y14 ; ; 4 ; VCCIO4 ; power ; ; 2.5V ; -- ; ; -- ; -- ; -; Y15 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; Y16 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; Y17 ; 258 ; 4 ; nVWE ; output ; 2.5 V ; ; Column I/O ; Y ; no ; Off ; -; Y18 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; Y19 ; ; 5 ; VCCIO5 ; power ; ; 2.5V ; -- ; ; -- ; -- ; -; Y20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; -; Y21 ; 289 ; 5 ; VA[5] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -; Y22 ; 288 ; 5 ; VA[3] ; output ; 2.5 V ; ; Row I/O ; Y ; no ; Off ; -+----------+------------+----------+--------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ -Note: Pin directions (input, output or bidir) are based on device operating in user mode. - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; PLL Summary ; -+-------------------------------+----------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+ -; Name ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1 ; -+-------------------------------+----------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+ -; SDC pin name ; inst|altpll_component|auto_generated|pll1 ; inst13|altpll_component|auto_generated|pll1 ; inst12|altpll_component|auto_generated|pll1 ; inst22|altpll_component|auto_generated|pll1 ; -; PLL mode ; Source Synchronous ; Source Synchronous ; Source Synchronous ; Normal ; -; Compensate clock ; clock0 ; clock1 ; clock0 ; clock0 ; -; Compensated input/output pins ; -- ; nRD_DATA ; MAIN_CLK ; -- ; -; Switchover type ; -- ; -- ; -- ; -- ; -; Input frequency 0 ; 33.0 MHz ; 33.0 MHz ; 33.0 MHz ; 48.0 MHz ; -; Input frequency 1 ; -- ; -- ; -- ; -- ; -; Nominal PFD frequency ; 5.5 MHz ; 11.0 MHz ; 33.0 MHz ; 48.0 MHz ; -; Nominal VCO frequency ; 368.5 MHz ; 1199.0 MHz ; 396.0 MHz ; 576.0 MHz ; -; VCO post scale ; 2 ; -- ; 2 ; 2 ; -; VCO frequency control ; Auto ; Auto ; Auto ; Auto ; -; VCO phase shift step ; 339 ps ; 104 ps ; 315 ps ; 217 ps ; -; VCO multiply ; -- ; -- ; -- ; -- ; -; VCO divide ; -- ; -- ; -- ; -- ; -; Freq min lock ; 32.4 MHz ; 16.8 MHz ; 25.0 MHz ; 25.0 MHz ; -; Freq max lock ; 58.23 MHz ; 35.79 MHz ; 54.18 MHz ; 54.18 MHz ; -; M VCO Tap ; 0 ; 0 ; 0 ; 0 ; -; M Initial ; 1 ; 1 ; 1 ; 1 ; -; M value ; 67 ; 109 ; 12 ; 12 ; -; N value ; 6 ; 3 ; 1 ; 1 ; -; Charge pump current ; setting 1 ; setting 1 ; setting 1 ; setting 1 ; -; Loop filter resistance ; setting 16 ; setting 19 ; setting 27 ; setting 27 ; -; Loop filter capacitance ; setting 0 ; setting 0 ; setting 0 ; setting 0 ; -; Bandwidth ; 340 kHz to 540 kHz ; 450 kHz to 560 kHz ; 680 kHz to 980 kHz ; 680 kHz to 980 kHz ; -; Real time reconfigurable ; Off ; Off ; Off ; On ; -; Scan chain MIF file ; -- ; -- ; -- ; altpll4.mif ; -; Preserve PLL counter order ; Off ; Off ; Off ; Off ; -; PLL location ; PLL_3 ; PLL_4 ; PLL_1 ; PLL_2 ; -; Inclk0 signal ; CLK33M ; CLK33M ; MAIN_CLK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] ; -; Inclk1 signal ; -- ; -- ; -- ; -- ; -; Inclk0 signal type ; Global Clock ; Dedicated Pin ; Dedicated Pin ; Global Clock ; -; Inclk1 signal type ; -- ; -- ; -- ; -- ; -+-------------------------------+----------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+ - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; PLL Usage ; -+-------------------------------------------------------------------------------------+--------------+------+------+------------------+----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+ -; Name ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name ; -+-------------------------------------------------------------------------------------+--------------+------+------+------------------+----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+ -; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; clock0 ; 1 ; 66 ; 0.5 MHz ; 0 (0 ps) ; 0.67 (339 ps) ; 50/50 ; C1 ; 67 ; 34/33 Odd ; C0 ; 1 ; 0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; -; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[1] ; clock1 ; 67 ; 900 ; 2.46 MHz ; 0 (0 ps) ; 0.30 (339 ps) ; 50/50 ; C2 ; 150 ; 75/75 Even ; -- ; 1 ; 0 ; inst|altpll_component|auto_generated|pll1|clk[1] ; -; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[2] ; clock2 ; 67 ; 90 ; 24.57 MHz ; 0 (0 ps) ; 3.00 (339 ps) ; 50/50 ; C3 ; 15 ; 8/7 Odd ; -- ; 1 ; 0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; -; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]~cascade_in ; -- ; -- ; -- ; -- ; -- ; -- ; -- ; C0 ; 11 ; 5/6 Odd ; -- ; 1 ; 0 ; ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; clock0 ; 109 ; 1800 ; 2.0 MHz ; 0 (0 ps) ; 0.15 (104 ps) ; 50/50 ; C1 ; 300 ; 150/150 Even ; C0 ; 1 ; 0 ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; clock1 ; 109 ; 225 ; 15.99 MHz ; 0 (0 ps) ; 0.60 (104 ps) ; 50/50 ; C2 ; 75 ; 38/37 Odd ; -- ; 1 ; 0 ; inst13|altpll_component|auto_generated|pll1|clk[1] ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; clock2 ; 109 ; 144 ; 24.98 MHz ; 0 (0 ps) ; 0.94 (104 ps) ; 50/50 ; C3 ; 48 ; 24/24 Even ; -- ; 1 ; 0 ; inst13|altpll_component|auto_generated|pll1|clk[2] ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] ; clock3 ; 109 ; 75 ; 47.96 MHz ; 0 (0 ps) ; 1.80 (104 ps) ; 50/50 ; C4 ; 25 ; 13/12 Odd ; -- ; 1 ; 0 ; inst13|altpll_component|auto_generated|pll1|clk[3] ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]~cascade_in ; -- ; -- ; -- ; -- ; -- ; -- ; -- ; C0 ; 2 ; 1/1 Even ; -- ; 1 ; 0 ; ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; clock0 ; 4 ; 1 ; 132.0 MHz ; 240 (5051 ps) ; 15.00 (315 ps) ; 50/50 ; C0 ; 3 ; 2/1 Odd ; -- ; 3 ; 0 ; inst12|altpll_component|auto_generated|pll1|clk[0] ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; clock1 ; 4 ; 1 ; 132.0 MHz ; 0 (0 ps) ; 15.00 (315 ps) ; 50/50 ; C3 ; 3 ; 2/1 Odd ; -- ; 1 ; 0 ; inst12|altpll_component|auto_generated|pll1|clk[1] ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; clock2 ; 4 ; 1 ; 132.0 MHz ; 180 (3788 ps) ; 15.00 (315 ps) ; 50/50 ; C2 ; 3 ; 2/1 Odd ; -- ; 2 ; 4 ; inst12|altpll_component|auto_generated|pll1|clk[2] ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; clock3 ; 4 ; 1 ; 132.0 MHz ; 105 (2210 ps) ; 15.00 (315 ps) ; 50/50 ; C4 ; 3 ; 2/1 Odd ; -- ; 1 ; 7 ; inst12|altpll_component|auto_generated|pll1|clk[3] ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; clock4 ; 2 ; 1 ; 66.0 MHz ; 270 (11364 ps) ; 7.50 (315 ps) ; 50/50 ; C1 ; 6 ; 3/3 Even ; -- ; 5 ; 4 ; inst12|altpll_component|auto_generated|pll1|clk[4] ; -; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; clock0 ; 2 ; 1 ; 96.0 MHz ; 0 (0 ps) ; 7.50 (217 ps) ; 50/50 ; C0 ; 6 ; 3/3 Even ; -- ; 1 ; 0 ; inst22|altpll_component|auto_generated|pll1|clk[0] ; -+-------------------------------------------------------------------------------------+--------------+------+------+------------------+----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+ - - -+-------------------------------------------------------------------------------+ -; Output Pin Default Load For Reported TCO ; -+----------------------------------+-------+------------------------------------+ -; I/O Standard ; Load ; Termination Resistance ; -+----------------------------------+-------+------------------------------------+ -; 3.0-V LVTTL ; 0 pF ; Not Available ; -; 3.3-V LVTTL ; 0 pF ; Not Available ; -; 3.0-V LVCMOS ; 0 pF ; Not Available ; -; 3.3-V LVCMOS ; 0 pF ; Not Available ; -; 3.0-V PCI ; 10 pF ; Not Available ; -; 3.0-V PCI-X ; 10 pF ; Not Available ; -; 2.5 V ; 0 pF ; Not Available ; -; 1.8 V ; 0 pF ; Not Available ; -; 1.5 V ; 0 pF ; Not Available ; -; 1.2 V ; 0 pF ; Not Available ; -; SSTL-2 Class I ; 0 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ; -; Differential 2.5-V SSTL Class I ; 0 pF ; (See SSTL-2) ; -; SSTL-2 Class II ; 0 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ; -; Differential 2.5-V SSTL Class II ; 0 pF ; (See SSTL-2 Class II) ; -; SSTL-18 Class I ; 0 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ; -; Differential 1.8-V SSTL Class I ; 0 pF ; (See 1.8-V SSTL Class I) ; -; SSTL-18 Class II ; 0 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ; -; Differential 1.8-V SSTL Class II ; 0 pF ; (See 1.8-V SSTL Class II) ; -; 1.8-V HSTL Class I ; 0 pF ; 50 Ohm (Parallel) ; -; Differential 1.8-V HSTL Class I ; 0 pF ; (See 1.8-V HSTL Class I) ; -; 1.8-V HSTL Class II ; 0 pF ; 25 Ohm (Parallel) ; -; Differential 1.8-V HSTL Class II ; 0 pF ; (See 1.8-V HSTL Class II) ; -; 1.5-V HSTL Class I ; 0 pF ; 50 Ohm (Parallel) ; -; Differential 1.5-V HSTL Class I ; 0 pF ; (See 1.5-V HSTL Class I) ; -; 1.5-V HSTL Class II ; 0 pF ; 25 Ohm (Parallel) ; -; Differential 1.5-V HSTL Class II ; 0 pF ; (See 1.5-V HSTL Class II) ; -; 1.2-V HSTL Class I ; 0 pF ; Not Available ; -; Differential 1.2-V HSTL Class I ; 0 pF ; Not Available ; -; 1.2-V HSTL Class II ; 0 pF ; Not Available ; -; Differential 1.2-V HSTL Class II ; 0 pF ; Not Available ; -; Differential LVPECL ; 0 pF ; 100 Ohm (Differential) ; -; LVDS ; 0 pF ; 100 Ohm (Differential) ; -; LVDS_E_3R ; 0 pF ; Not Available ; -; RSDS ; 0 pF ; 100 Ohm (Differential) ; -; RSDS_E_1R ; 0 pF ; Not Available ; -; RSDS_E_3R ; 0 pF ; Not Available ; -; mini-LVDS ; 0 pF ; 100 Ohm (Differential) ; -; mini-LVDS_E_3R ; 0 pF ; Not Available ; -; PPDS ; 0 pF ; Not Available ; -; PPDS_E_3R ; 0 pF ; Not Available ; -; Bus LVDS ; 0 pF ; Not Available ; -+----------------------------------+-------+------------------------------------+ -Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables. - - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Fitter Resource Utilization by Entity ; -+-----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+ -; Compilation Hierarchy Node ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name ; Library Name ; -+-----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+ -; |firebee1 ; 9526 (10) ; 4563 (0) ; 186 (186) ; 109344 ; 23 ; 6 ; 0 ; 3 ; 295 ; 0 ; 4963 (10) ; 1465 (0) ; 3098 (0) ; |firebee1 ; work ; -; |DSP:Mathias_Alles| ; 10 (10) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 10 (10) ; 0 (0) ; 0 (0) ; |firebee1|DSP:Mathias_Alles ; ; -; |FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden| ; 4093 (640) ; 1616 (114) ; 0 (0) ; 16384 ; 2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2414 (465) ; 291 (10) ; 1388 (177) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden ; ; -; |WF1772IP_TOP_SOC:I_FDC| ; 976 (17) ; 403 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 565 (9) ; 33 (0) ; 378 (15) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC ; ; -; |WF1772IP_AM_DETECTOR:I_AM_DETECTOR| ; 40 (40) ; 27 (27) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 13 (13) ; 1 (1) ; 26 (26) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR ; ; -; |WF1772IP_CONTROL:I_CONTROL| ; 545 (545) ; 196 (196) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 344 (344) ; 12 (12) ; 189 (189) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL ; ; -; |WF1772IP_CRC_LOGIC:I_CRC_LOGIC| ; 51 (51) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 35 (35) ; 11 (11) ; 5 (5) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC ; ; -; |WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL| ; 103 (103) ; 37 (37) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 66 (66) ; 0 (0) ; 37 (37) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL ; ; -; |WF1772IP_REGISTERS:I_REGISTERS| ; 105 (105) ; 48 (48) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 57 (57) ; 7 (7) ; 41 (41) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS ; ; -; |WF1772IP_TRANSCEIVER:I_TRANSCEIVER| ; 120 (120) ; 79 (79) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 41 (41) ; 2 (2) ; 77 (77) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER ; ; -; |WF2149IP_TOP_SOC:I_SOUND| ; 490 (36) ; 197 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 293 (20) ; 37 (2) ; 160 (18) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND ; ; -; |WF2149IP_WAVE:I_PSG_WAVE| ; 461 (461) ; 181 (181) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 273 (273) ; 35 (35) ; 153 (153) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE ; ; -; |WF5380_TOP_SOC:I_SCSI| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI ; ; -; |WF5380_CONTROL:I_CONTROL| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL ; ; -; |WF6850IP_TOP_SOC:I_ACIA_KEYBOARD| ; 208 (1) ; 97 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 106 (1) ; 1 (0) ; 101 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD ; ; -; |WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS| ; 21 (21) ; 11 (11) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 10 (10) ; 1 (1) ; 10 (10) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS ; ; -; |WF6850IP_RECEIVE:I_UART_RECEIVE| ; 101 (101) ; 47 (47) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 54 (54) ; 0 (0) ; 47 (47) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE ; ; -; |WF6850IP_TRANSMIT:I_UART_TRANSMIT| ; 87 (87) ; 39 (39) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 41 (41) ; 0 (0) ; 46 (46) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT ; ; -; |WF6850IP_TOP_SOC:I_ACIA_MIDI| ; 218 (2) ; 97 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 116 (2) ; 10 (0) ; 92 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI ; ; -; |WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS| ; 27 (27) ; 11 (11) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 12 (12) ; 6 (6) ; 9 (9) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS ; ; -; |WF6850IP_RECEIVE:I_UART_RECEIVE| ; 101 (101) ; 47 (47) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 53 (53) ; 3 (3) ; 45 (45) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE ; ; -; |WF6850IP_TRANSMIT:I_UART_TRANSMIT| ; 88 (88) ; 39 (39) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 49 (49) ; 1 (1) ; 38 (38) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT ; ; -; |WF68901IP_TOP_SOC:I_MFP| ; 1261 (110) ; 460 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 797 (107) ; 70 (0) ; 394 (71) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP ; ; -; |WF68901IP_GPIO:I_GPIO| ; 49 (49) ; 24 (24) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 23 (23) ; 9 (9) ; 17 (17) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO ; ; -; |WF68901IP_INTERRUPTS:I_INTERRUPTS| ; 290 (290) ; 128 (128) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 159 (159) ; 5 (5) ; 126 (126) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS ; ; -; |WF68901IP_TIMERS:I_TIMERS| ; 501 (501) ; 166 (166) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 332 (332) ; 44 (44) ; 125 (125) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS ; ; -; |WF68901IP_USART_TOP:I_USART| ; 316 (3) ; 140 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 176 (3) ; 12 (0) ; 128 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART ; ; -; |WF68901IP_USART_CTRL:I_USART_CTRL| ; 77 (77) ; 49 (49) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 28 (28) ; 9 (9) ; 40 (40) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL ; ; -; |WF68901IP_USART_RX:I_USART_RECEIVE| ; 160 (160) ; 56 (56) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 100 (100) ; 2 (2) ; 58 (58) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE ; ; -; |WF68901IP_USART_TX:I_USART_TRANSMIT| ; 87 (87) ; 35 (35) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 45 (45) ; 1 (1) ; 41 (41) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT ; ; -; |dcfifo0:RDF| ; 156 (0) ; 124 (0) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 30 (0) ; 60 (0) ; 66 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF ; ; -; |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 156 (0) ; 124 (0) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 30 (0) ; 60 (0) ; 66 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ; ; -; |dcfifo_0hh1:auto_generated| ; 156 (55) ; 124 (42) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 30 (4) ; 60 (27) ; 66 (13) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated ; ; -; |a_gray2bin_lfb:wrptr_g_gray2bin| ; 7 (7) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 7 (7) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_gray2bin_lfb:wrptr_g_gray2bin ; ; -; |a_gray2bin_lfb:ws_dgrp_gray2bin| ; 8 (8) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 3 (3) ; 0 (0) ; 5 (5) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_gray2bin_lfb:ws_dgrp_gray2bin ; ; -; |a_graycounter_fic:wrptr_g1p| ; 17 (17) ; 13 (13) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 3 (3) ; 1 (1) ; 13 (13) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p ; ; -; |a_graycounter_k47:rdptr_g1p| ; 18 (18) ; 13 (13) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 5 (5) ; 1 (1) ; 12 (12) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p ; ; -; |alt_synch_pipe_ikd:rs_dgwp| ; 18 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 14 (0) ; 4 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ; ; -; |dffpipe_hd9:dffpipe12| ; 18 (18) ; 18 (18) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 14 (14) ; 4 (4) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12 ; ; -; |alt_synch_pipe_jkd:ws_dgrp| ; 18 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 17 (0) ; 1 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ; ; -; |dffpipe_id9:dffpipe17| ; 18 (18) ; 18 (18) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 17 (17) ; 1 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17 ; ; -; |altsyncram_bi31:fifo_ram| ; 0 (0) ; 0 (0) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram ; ; -; |cmpr_156:rdempty_eq_comp1_msb| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 1 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cmpr_156:rdempty_eq_comp1_msb ; ; -; |cmpr_156:wrfull_eq_comp1_msb| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cmpr_156:wrfull_eq_comp1_msb ; ; -; |cntr_t2e:cntr_b| ; 3 (3) ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 2 (2) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cntr_t2e:cntr_b ; ; -; |dffpipe_gd9:ws_brp| ; 8 (8) ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 8 (8) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_gd9:ws_brp ; ; -; |dffpipe_pe9:ws_bwp| ; 10 (10) ; 10 (10) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 10 (10) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_pe9:ws_bwp ; ; -; |mux_a18:rdemp_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 3 (3) ; 0 (0) ; 4 (4) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux ; ; -; |mux_a18:rdemp_eq_comp_msb_mux| ; 5 (5) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 5 (5) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux ; ; -; |mux_a18:wrfull_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 6 (6) ; 0 (0) ; 1 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux ; ; -; |mux_a18:wrfull_eq_comp_msb_mux| ; 5 (5) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (4) ; 0 (0) ; 1 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux ; ; -; |dcfifo1:WRF| ; 166 (0) ; 124 (0) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 42 (0) ; 70 (0) ; 54 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF ; ; -; |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 166 (0) ; 124 (0) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 42 (0) ; 70 (0) ; 54 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ; ; -; |dcfifo_3fh1:auto_generated| ; 166 (58) ; 124 (42) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 42 (6) ; 70 (34) ; 54 (12) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated ; ; -; |a_gray2bin_lfb:rdptr_g_gray2bin| ; 8 (8) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 3 (3) ; 0 (0) ; 5 (5) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin ; ; -; |a_gray2bin_lfb:rs_dgwp_gray2bin| ; 8 (8) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (4) ; 0 (0) ; 4 (4) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_gray2bin_lfb:rs_dgwp_gray2bin ; ; -; |a_graycounter_gic:wrptr_g1p| ; 17 (17) ; 13 (13) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (4) ; 1 (1) ; 12 (12) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_gic:wrptr_g1p ; ; -; |a_graycounter_j47:rdptr_g1p| ; 17 (17) ; 13 (13) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (4) ; 1 (1) ; 12 (12) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p ; ; -; |alt_synch_pipe_kkd:rs_dgwp| ; 18 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 15 (0) ; 3 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ; ; -; |dffpipe_jd9:dffpipe12| ; 18 (18) ; 18 (18) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 15 (15) ; 3 (3) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ; ; -; |alt_synch_pipe_lkd:ws_dgrp| ; 18 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 16 (0) ; 2 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ; ; -; |dffpipe_kd9:dffpipe15| ; 18 (18) ; 18 (18) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 16 (16) ; 2 (2) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ; ; -; |altsyncram_ci31:fifo_ram| ; 0 (0) ; 0 (0) ; 0 (0) ; 8192 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram ; ; -; |cmpr_156:rdempty_eq_comp1_msb| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 1 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|cmpr_156:rdempty_eq_comp1_msb ; ; -; |cntr_t2e:cntr_b| ; 4 (4) ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 2 (2) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|cntr_t2e:cntr_b ; ; -; |dffpipe_gd9:rs_bwp| ; 8 (8) ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 2 (2) ; 6 (6) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp ; ; -; |dffpipe_pe9:rs_brp| ; 10 (10) ; 10 (10) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 9 (9) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_pe9:rs_brp ; ; -; |mux_a18:rdemp_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 6 (6) ; 0 (0) ; 1 (1) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux ; ; -; |mux_a18:rdemp_eq_comp_msb_mux| ; 5 (5) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 3 (3) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux ; ; -; |mux_a18:wrfull_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 5 (5) ; 0 (0) ; 2 (2) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux ; ; -; |mux_a18:wrfull_eq_comp_msb_mux| ; 6 (6) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 6 (6) ; 0 (0) ; 0 (0) ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux ; ; -; |Video:Fredi_Aschwanden| ; 4088 (14) ; 2168 (4) ; 0 (0) ; 92816 ; 20 ; 6 ; 0 ; 3 ; 0 ; 0 ; 1920 (10) ; 916 (4) ; 1252 (0) ; |firebee1|Video:Fredi_Aschwanden ; ; -; |DDR_CTR:DDR_CTR| ; 374 (342) ; 158 (158) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 211 (180) ; 20 (20) ; 143 (140) ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR ; ; -; |lpm_bustri_BYT:$00002| ; 3 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 3 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002 ; ; -; |lpm_bustri:lpm_bustri_component| ; 3 (3) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 3 (3) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component ; ; -; |lpm_bustri_BYT:$00004| ; 31 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 28 (0) ; 0 (0) ; 3 (0) ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004 ; ; -; |lpm_bustri:lpm_bustri_component| ; 31 (31) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 28 (28) ; 0 (0) ; 3 (3) ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component ; ; -; |VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR| ; 1420 (1292) ; 529 (529) ; 0 (0) ; 0 ; 0 ; 6 ; 0 ; 3 ; 0 ; 0 ; 891 (763) ; 158 (158) ; 371 (252) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR ; ; -; |lpm_bustri_WORD:$00000| ; 187 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 112 (0) ; 0 (0) ; 75 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000 ; ; -; |lpm_bustri:lpm_bustri_component| ; 187 (187) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 112 (112) ; 0 (0) ; 75 (75) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component ; ; -; |lpm_bustri_WORD:$00002| ; 60 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 16 (0) ; 0 (0) ; 44 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00002 ; ; -; |lpm_bustri:lpm_bustri_component| ; 60 (60) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 16 (16) ; 0 (0) ; 44 (44) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00002|lpm_bustri:lpm_bustri_component ; ; -; |lpm_mult:op_12| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12 ; ; -; |mult_aat:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12|mult_aat:auto_generated ; ; -; |lpm_mult:op_14| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14 ; ; -; |mult_cat:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14|mult_cat:auto_generated ; ; -; |lpm_mult:op_6| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6 ; ; -; |mult_aat:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6|mult_aat:auto_generated ; ; -; |altddio_bidir0:inst1| ; 96 (0) ; 96 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 96 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_bidir0:inst1 ; ; -; |altddio_bidir:altddio_bidir_component| ; 96 (0) ; 96 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 96 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component ; ; -; |ddio_bidir_3jl:auto_generated| ; 96 (96) ; 96 (96) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 96 (96) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated ; ; -; |altddio_out0:inst2| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_out0:inst2 ; ; -; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component ; ; -; |ddio_out_are:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated ; ; -; |altddio_out2:inst5| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_out2:inst5 ; ; -; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component ; ; -; |ddio_out_o2f:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component|ddio_out_o2f:auto_generated ; ; -; |altdpram0:ST_CLUT_BLUE| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component ; ; -; |altsyncram_rb92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; ; -; |altdpram0:ST_CLUT_GREEN| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component ; ; -; |altsyncram_rb92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; ; -; |altdpram0:ST_CLUT_RED| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component ; ; -; |altsyncram_rb92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 48 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; ; -; |altdpram1:FALCON_CLUT_BLUE| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component ; ; -; |altsyncram_lf92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; ; -; |altdpram1:FALCON_CLUT_GREEN| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component ; ; -; |altsyncram_lf92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; ; -; |altdpram1:FALCON_CLUT_RED| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component ; ; -; |altsyncram_lf92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 1536 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; ; -; |altdpram2:ACP_CLUT_RAM54| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54 ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component ; ; -; |altsyncram_pf92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; ; -; |altdpram2:ACP_CLUT_RAM55| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55 ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component ; ; -; |altsyncram_pf92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; ; -; |altdpram2:ACP_CLUT_RAM| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component ; ; -; |altsyncram_pf92:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 2048 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; ; -; |lpm_bustri_LONG:inst119| ; 5 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 5 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_bustri_LONG:inst119 ; ; -; |lpm_bustri:lpm_bustri_component| ; 5 (5) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 5 (5) ; |firebee1|Video:Fredi_Aschwanden|lpm_bustri_LONG:inst119|lpm_bustri:lpm_bustri_component ; ; -; |lpm_ff0:inst13| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 9 (0) ; 23 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst13 ; ; -; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 9 (9) ; 23 (23) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component ; ; -; |lpm_ff0:inst14| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (0) ; 31 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst14 ; ; -; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 31 (31) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component ; ; -; |lpm_ff0:inst15| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 25 (0) ; 7 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst15 ; ; -; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 25 (25) ; 7 (7) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component ; ; -; |lpm_ff0:inst16| ; 28 (0) ; 28 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 26 (0) ; 2 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst16 ; ; -; |lpm_ff:lpm_ff_component| ; 28 (28) ; 28 (28) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 26 (26) ; 2 (2) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component ; ; -; |lpm_ff0:inst17| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 31 (0) ; 1 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst17 ; ; -; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 31 (31) ; 1 (1) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component ; ; -; |lpm_ff0:inst18| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 2 (0) ; 30 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst18 ; ; -; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 2 (2) ; 30 (30) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst18|lpm_ff:lpm_ff_component ; ; -; |lpm_ff0:inst19| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 32 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst19 ; ; -; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 32 (32) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component ; ; -; |lpm_ff1:inst12| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 30 (0) ; 2 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst12 ; ; -; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 30 (30) ; 2 (2) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component ; ; -; |lpm_ff1:inst20| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 28 (0) ; 4 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst20 ; ; -; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 28 (28) ; 4 (4) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component ; ; -; |lpm_ff1:inst3| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 32 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst3 ; ; -; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 32 (32) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component ; ; -; |lpm_ff1:inst4| ; 32 (0) ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 26 (0) ; 6 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst4 ; ; -; |lpm_ff:lpm_ff_component| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 26 (26) ; 6 (6) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component ; ; -; |lpm_ff1:inst9| ; 24 (0) ; 24 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 12 (0) ; 12 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst9 ; ; -; |lpm_ff:lpm_ff_component| ; 24 (24) ; 24 (24) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 12 (12) ; 12 (12) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component ; ; -; |lpm_ff3:inst46| ; 18 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 18 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst46 ; ; -; |lpm_ff:lpm_ff_component| ; 18 (18) ; 18 (18) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 18 (18) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component ; ; -; |lpm_ff3:inst47| ; 18 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 18 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst47 ; ; -; |lpm_ff:lpm_ff_component| ; 18 (18) ; 18 (18) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 18 (18) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component ; ; -; |lpm_ff3:inst49| ; 9 (0) ; 9 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 9 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst49 ; ; -; |lpm_ff:lpm_ff_component| ; 9 (9) ; 9 (9) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 9 (9) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component ; ; -; |lpm_ff3:inst52| ; 9 (0) ; 9 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 9 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst52 ; ; -; |lpm_ff:lpm_ff_component| ; 9 (9) ; 9 (9) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 9 (9) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component ; ; -; |lpm_ff4:inst10| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 12 (0) ; 4 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff4:inst10 ; ; -; |lpm_ff:lpm_ff_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 12 (12) ; 4 (4) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component ; ; -; |lpm_ff5:inst11| ; 8 (0) ; 8 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 8 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst11 ; ; -; |lpm_ff:lpm_ff_component| ; 8 (8) ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 8 (8) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst11|lpm_ff:lpm_ff_component ; ; -; |lpm_ff5:inst97| ; 5 (0) ; 5 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 5 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst97 ; ; -; |lpm_ff:lpm_ff_component| ; 5 (5) ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 5 (5) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component ; ; -; |lpm_ff6:inst71| ; 128 (0) ; 128 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 87 (0) ; 41 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst71 ; ; -; |lpm_ff:lpm_ff_component| ; 128 (128) ; 128 (128) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 87 (87) ; 41 (41) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component ; ; -; |lpm_ff6:inst94| ; 128 (0) ; 128 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 85 (0) ; 43 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst94 ; ; -; |lpm_ff:lpm_ff_component| ; 128 (128) ; 128 (128) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 85 (85) ; 43 (43) ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component ; ; -; |lpm_fifoDZ:inst63| ; 22 (0) ; 21 (0) ; 0 (0) ; 16384 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 21 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63 ; ; -; |scfifo:scfifo_component| ; 22 (0) ; 21 (0) ; 0 (0) ; 16384 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 21 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component ; ; -; |scfifo_lk21:auto_generated| ; 22 (0) ; 21 (0) ; 0 (0) ; 16384 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 21 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated ; ; -; |a_dpfifo_oq21:dpfifo| ; 22 (9) ; 21 (8) ; 0 (0) ; 16384 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 21 (8) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo ; ; -; |altsyncram_gj81:FIFOram| ; 0 (0) ; 0 (0) ; 0 (0) ; 16384 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram ; ; -; |cntr_omb:rd_ptr_msb| ; 6 (6) ; 6 (6) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 6 (6) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb ; ; -; |cntr_pmb:wr_ptr| ; 7 (7) ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 7 (7) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr ; ; -; |lpm_fifo_dc0:inst| ; 118 (0) ; 98 (0) ; 0 (0) ; 65536 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 20 (0) ; 51 (0) ; 47 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst ; ; -; |dcfifo:dcfifo_component| ; 118 (0) ; 98 (0) ; 0 (0) ; 65536 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 20 (0) ; 51 (0) ; 47 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component ; ; -; |dcfifo_8fi1:auto_generated| ; 118 (31) ; 98 (20) ; 0 (0) ; 65536 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 20 (2) ; 51 (16) ; 47 (10) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated ; ; -; |a_gray2bin_tgb:wrptr_g_gray2bin| ; 9 (9) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 6 (6) ; 0 (0) ; 3 (3) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin ; ; -; |a_gray2bin_tgb:ws_dgrp_gray2bin| ; 9 (9) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 3 (3) ; 0 (0) ; 6 (6) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin ; ; -; |a_graycounter_njc:wrptr_gp| ; 18 (18) ; 14 (14) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (4) ; 1 (1) ; 13 (13) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp ; ; -; |a_graycounter_s57:rdptr_g1p| ; 20 (20) ; 14 (14) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 5 (5) ; 1 (1) ; 14 (14) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p ; ; -; |alt_synch_pipe_sld:ws_dgrp| ; 30 (0) ; 30 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 30 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp ; ; -; |dffpipe_re9:dffpipe22| ; 30 (30) ; 30 (30) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 30 (30) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22 ; ; -; |altsyncram_tl31:fifo_ram| ; 0 (0) ; 0 (0) ; 0 (0) ; 65536 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram ; ; -; |dffpipe_9d9:wraclr| ; 2 (2) ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 1 (1) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr ; ; -; |dffpipe_oe9:ws_brp| ; 9 (9) ; 9 (9) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 9 (9) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp ; ; -; |dffpipe_oe9:ws_bwp| ; 9 (9) ; 9 (9) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 2 (2) ; 7 (7) ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp ; ; -; |lpm_latch0:inst27| ; 32 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 31 (0) ; 0 (0) ; 1 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_latch0:inst27 ; ; -; |lpm_latch:lpm_latch_component| ; 32 (32) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 31 (31) ; 0 (0) ; 1 (1) ; |firebee1|Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component ; ; -; |lpm_mux0:inst21| ; 120 (0) ; 96 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 22 (0) ; 71 (0) ; 27 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux0:inst21 ; ; -; |lpm_mux:lpm_mux_component| ; 120 (0) ; 96 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 22 (0) ; 71 (0) ; 27 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component ; ; -; |mux_gpe:auto_generated| ; 120 (120) ; 96 (96) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 22 (22) ; 71 (71) ; 27 (27) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated ; ; -; |lpm_mux1:inst24| ; 113 (0) ; 81 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 32 (0) ; 33 (0) ; 48 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux1:inst24 ; ; -; |lpm_mux:lpm_mux_component| ; 113 (0) ; 81 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 32 (0) ; 33 (0) ; 48 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component ; ; -; |mux_npe:auto_generated| ; 113 (113) ; 81 (81) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 32 (32) ; 33 (33) ; 48 (48) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated ; ; -; |lpm_mux2:inst25| ; 81 (0) ; 41 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 40 (0) ; 1 (0) ; 40 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux2:inst25 ; ; -; |lpm_mux:lpm_mux_component| ; 81 (0) ; 41 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 40 (0) ; 1 (0) ; 40 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component ; ; -; |mux_mpe:auto_generated| ; 81 (81) ; 41 (41) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 40 (40) ; 1 (1) ; 40 (40) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated ; ; -; |lpm_mux3:inst102| ; 1 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 1 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux3:inst102 ; ; -; |lpm_mux:lpm_mux_component| ; 1 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 1 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux3:inst102|lpm_mux:lpm_mux_component ; ; -; |mux_96e:auto_generated| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 1 (1) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux3:inst102|lpm_mux:lpm_mux_component|mux_96e:auto_generated ; ; -; |lpm_mux4:inst81| ; 7 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 7 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux4:inst81 ; ; -; |lpm_mux:lpm_mux_component| ; 7 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 7 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux4:inst81|lpm_mux:lpm_mux_component ; ; -; |mux_f6e:auto_generated| ; 7 (7) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 7 (7) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux4:inst81|lpm_mux:lpm_mux_component|mux_f6e:auto_generated ; ; -; |lpm_mux5:inst22| ; 64 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (0) ; 0 (0) ; 60 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux5:inst22 ; ; -; |lpm_mux:lpm_mux_component| ; 64 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (0) ; 0 (0) ; 60 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux5:inst22|lpm_mux:lpm_mux_component ; ; -; |mux_58e:auto_generated| ; 64 (64) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 4 (4) ; 0 (0) ; 60 (60) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux5:inst22|lpm_mux:lpm_mux_component|mux_58e:auto_generated ; ; -; |lpm_mux6:inst7| ; 91 (0) ; 67 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 8 (0) ; 1 (0) ; 82 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux6:inst7 ; ; -; |lpm_mux:lpm_mux_component| ; 91 (0) ; 67 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 8 (0) ; 1 (0) ; 82 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component ; ; -; |mux_kpe:auto_generated| ; 91 (91) ; 67 (67) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 8 (8) ; 1 (1) ; 82 (82) ; |firebee1|Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated ; ; -; |lpm_muxDZ:inst62| ; 128 (0) ; 128 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 128 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_muxDZ:inst62 ; ; -; |lpm_mux:lpm_mux_component| ; 128 (0) ; 128 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 128 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component ; ; -; |mux_dcf:auto_generated| ; 128 (128) ; 128 (128) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 128 (128) ; |firebee1|Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated ; ; -; |lpm_muxVDM:inst100| ; 736 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 640 (0) ; 0 (0) ; 96 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_muxVDM:inst100 ; ; -; |lpm_mux:lpm_mux_component| ; 736 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 640 (0) ; 0 (0) ; 96 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_muxVDM:inst100|lpm_mux:lpm_mux_component ; ; -; |mux_bbe:auto_generated| ; 736 (736) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 640 (640) ; 0 (0) ; 96 (96) ; |firebee1|Video:Fredi_Aschwanden|lpm_muxVDM:inst100|lpm_mux:lpm_mux_component|mux_bbe:auto_generated ; ; -; |lpm_shiftreg0:sr0| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (0) ; 15 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr0 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 15 (15) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg0:sr1| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (0) ; 15 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr1 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 15 (15) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg0:sr2| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (0) ; 15 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr2 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 15 (15) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg0:sr3| ; 17 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 2 (0) ; 15 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr3 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 17 (17) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 2 (2) ; 15 (15) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg0:sr4| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (0) ; 15 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr4 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 15 (15) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg0:sr5| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (0) ; 15 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr5 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 1 (1) ; 15 (15) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg0:sr6| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 16 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr6 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 16 (16) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg0:sr7| ; 16 (0) ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 16 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr7 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 16 (16) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg4:inst26| ; 5 (0) ; 5 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 5 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg4:inst26 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 5 (5) ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 5 (5) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg6:inst92| ; 5 (0) ; 5 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 4 (0) ; 1 (0) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg6:inst92 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 5 (5) ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 4 (4) ; 1 (1) ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component ; ; -; |mux41:inst40| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|mux41:inst40 ; ; -; |mux41:inst41| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|mux41:inst41 ; ; -; |mux41:inst42| ; 2 (2) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|mux41:inst42 ; ; -; |mux41:inst43| ; 2 (2) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|mux41:inst43 ; ; -; |mux41:inst44| ; 2 (2) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|mux41:inst44 ; ; -; |mux41:inst45| ; 2 (2) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 0 (0) ; |firebee1|Video:Fredi_Aschwanden|mux41:inst45 ; ; -; |altddio_out3:inst5| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst5 ; ; -; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst5|altddio_out:altddio_out_component ; ; -; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ; -; |altddio_out3:inst6| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst6 ; ; -; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst6|altddio_out:altddio_out_component ; ; -; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst6|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ; -; |altddio_out3:inst8| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst8 ; ; -; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst8|altddio_out:altddio_out_component ; ; -; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst8|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ; -; |altddio_out3:inst9| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst9 ; work ; -; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst9|altddio_out:altddio_out_component ; work ; -; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altddio_out3:inst9|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; work ; -; |altpll1:inst| ; 1 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll1:inst ; ; -; |altpll:altpll_component| ; 1 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll1:inst|altpll:altpll_component ; ; -; |altpll_pul2:auto_generated| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |firebee1|altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated ; ; -; |altpll2:inst12| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll2:inst12 ; ; -; |altpll:altpll_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll2:inst12|altpll:altpll_component ; ; -; |altpll_isv2:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated ; ; -; |altpll3:inst13| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll3:inst13 ; ; -; |altpll:altpll_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll3:inst13|altpll:altpll_component ; ; -; |altpll_41p2:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated ; ; -; |altpll4:inst22| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll4:inst22 ; ; -; |altpll:altpll_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll4:inst22|altpll:altpll_component ; ; -; |altpll_c6j2:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated ; ; -; |altpll_reconfig1:inst7| ; 334 (0) ; 128 (0) ; 0 (0) ; 144 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 206 (0) ; 22 (0) ; 106 (0) ; |firebee1|altpll_reconfig1:inst7 ; ; -; |altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component| ; 334 (237) ; 128 (80) ; 0 (0) ; 144 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 206 (157) ; 22 (22) ; 106 (57) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component ; ; -; |altsyncram:altsyncram4| ; 0 (0) ; 0 (0) ; 0 (0) ; 144 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4 ; ; -; |altsyncram_46r:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 144 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4|altsyncram_46r:auto_generated ; ; -; |lpm_compare:cmpr7| ; 3 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (0) ; 0 (0) ; 1 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7 ; ; -; |cmpr_tnd:auto_generated| ; 3 (3) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 1 (1) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated ; ; -; |lpm_counter:cntr12| ; 10 (0) ; 8 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (0) ; 0 (0) ; 8 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12 ; ; -; |cntr_30l:auto_generated| ; 10 (10) ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 8 (8) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated ; ; -; |lpm_counter:cntr13| ; 7 (0) ; 6 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 6 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13 ; ; -; |cntr_qij:auto_generated| ; 7 (7) ; 6 (6) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 6 (6) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated ; ; -; |lpm_counter:cntr14| ; 5 (0) ; 5 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 5 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14 ; ; -; |cntr_pij:auto_generated| ; 5 (5) ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 5 (5) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated ; ; -; |lpm_counter:cntr15| ; 18 (0) ; 8 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 10 (0) ; 0 (0) ; 8 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15 ; ; -; |cntr_30l:auto_generated| ; 18 (18) ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 10 (10) ; 0 (0) ; 8 (8) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated ; ; -; |lpm_counter:cntr1| ; 41 (0) ; 8 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 33 (0) ; 0 (0) ; 8 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1 ; ; -; |cntr_30l:auto_generated| ; 41 (41) ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 33 (33) ; 0 (0) ; 8 (8) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated ; ; -; |lpm_counter:cntr2| ; 9 (0) ; 8 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 8 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2 ; ; -; |cntr_9cj:auto_generated| ; 9 (9) ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 8 (8) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated ; ; -; |lpm_counter:cntr3| ; 5 (0) ; 5 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 5 (0) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3 ; ; -; |cntr_pij:auto_generated| ; 5 (5) ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 5 (5) ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3|cntr_pij:auto_generated ; ; -; |interrupt_handler:nobody| ; 1037 (999) ; 633 (633) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 401 (363) ; 235 (235) ; 401 (355) ; |firebee1|interrupt_handler:nobody ; ; -; |lpm_bustri_BYT:$00000| ; 14 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 5 (0) ; 0 (0) ; 9 (0) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00000 ; ; -; |lpm_bustri:lpm_bustri_component| ; 14 (14) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 5 (5) ; 0 (0) ; 9 (9) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00000|lpm_bustri:lpm_bustri_component ; ; -; |lpm_bustri_BYT:$00002| ; 24 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 16 (0) ; 0 (0) ; 8 (0) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00002 ; ; -; |lpm_bustri:lpm_bustri_component| ; 24 (24) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 16 (16) ; 0 (0) ; 8 (8) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component ; ; -; |lpm_bustri_BYT:$00004| ; 24 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 10 (0) ; 0 (0) ; 14 (0) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00004 ; ; -; |lpm_bustri:lpm_bustri_component| ; 24 (24) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 10 (10) ; 0 (0) ; 14 (14) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component ; ; -; |lpm_bustri_BYT:$00006| ; 22 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 7 (0) ; 0 (0) ; 15 (0) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00006 ; ; -; |lpm_bustri:lpm_bustri_component| ; 22 (22) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 7 (7) ; 0 (0) ; 15 (15) ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component ; ; -; |lpm_counter0:inst18| ; 19 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 1 (0) ; 17 (0) ; |firebee1|lpm_counter0:inst18 ; ; -; |lpm_counter:lpm_counter_component| ; 19 (0) ; 18 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 1 (0) ; 17 (0) ; |firebee1|lpm_counter0:inst18|lpm_counter:lpm_counter_component ; ; -; |cntr_mph:auto_generated| ; 19 (19) ; 18 (18) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 1 (1) ; 17 (17) ; |firebee1|lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated ; ; -; |lpm_ff0:inst1| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|lpm_ff0:inst1 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |firebee1|lpm_ff0:inst1|lpm_ff:lpm_ff_component ; ; -+-----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+ -Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. - - -+---------------------------------------------------------------------------------------------------------+ -; Delay Chain Summary ; -+----------------+----------+---------------+---------------+-----------------------+----------+----------+ -; Name ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ; -+----------------+----------+---------------+---------------+-----------------------+----------+----------+ -; CLK24M576 ; Output ; -- ; -- ; -- ; -- ; -- ; -; LP_STR ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; nFB_BURST ; Input ; -- ; -- ; -- ; -- ; -- ; -; nACSI_DRQ ; Input ; -- ; -- ; -- ; -- ; -- ; -; nACSI_INT ; Input ; -- ; -- ; -- ; -- ; -- ; -; nSCSI_DRQ ; Input ; -- ; -- ; -- ; -- ; -- ; -; nSCSI_MSG ; Input ; -- ; -- ; -- ; -- ; -- ; -; nDCHG ; Input ; -- ; -- ; -- ; -- ; -- ; -; SD_DATA0 ; Input ; -- ; -- ; -- ; -- ; -- ; -; SD_DATA1 ; Input ; -- ; -- ; -- ; -- ; -- ; -; SD_DATA2 ; Input ; -- ; -- ; -- ; -- ; -- ; -; SD_CARD_DEDECT ; Input ; -- ; -- ; -- ; -- ; -- ; -; SD_WP ; Input ; -- ; -- ; -- ; -- ; -- ; -; nDACK0 ; Input ; -- ; -- ; -- ; -- ; -- ; -; WP_CF_CARD ; Input ; -- ; -- ; -- ; -- ; -- ; -; nSCSI_C_D ; Input ; -- ; -- ; -- ; -- ; -- ; -; nSCSI_I_O ; Input ; -- ; -- ; -- ; -- ; -- ; -; nFB_CS3 ; Input ; -- ; -- ; -- ; -- ; -- ; -; CLK25M ; Output ; -- ; -- ; -- ; -- ; -- ; -; nACSI_ACK ; Output ; -- ; -- ; -- ; -- ; -- ; -; nACSI_RESET ; Output ; -- ; -- ; -- ; -- ; -- ; -; nACSI_CS ; Output ; -- ; -- ; -- ; -- ; -- ; -; ACSI_DIR ; Output ; -- ; -- ; -- ; -- ; -- ; -; ACSI_A1 ; Output ; -- ; -- ; -- ; -- ; -- ; -; nSCSI_ACK ; Output ; -- ; -- ; -- ; -- ; -- ; -; nSCSI_ATN ; Output ; -- ; -- ; -- ; -- ; -- ; -; SCSI_DIR ; Output ; -- ; -- ; -- ; -- ; -- ; -; MIDI_OLR ; Output ; -- ; -- ; -- ; -- ; -- ; -; MIDI_TLR ; Output ; -- ; -- ; -- ; -- ; -- ; -; TxD ; Output ; -- ; -- ; -- ; -- ; -- ; -; RTS ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; DTR ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; AMKB_TX ; Output ; -- ; -- ; -- ; -- ; -- ; -; IDE_RES ; Output ; -- ; -- ; -- ; -- ; -- ; -; nIDE_CS0 ; Output ; -- ; -- ; -- ; -- ; -- ; -; nIDE_CS1 ; Output ; -- ; -- ; -- ; -- ; -- ; -; nIDE_WR ; Output ; -- ; -- ; -- ; -- ; -- ; -; nIDE_RD ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; nCF_CS0 ; Output ; -- ; -- ; -- ; -- ; -- ; -; nCF_CS1 ; Output ; -- ; -- ; -- ; -- ; -- ; -; nROM3 ; Output ; -- ; -- ; -- ; -- ; -- ; -; nROM4 ; Output ; -- ; -- ; -- ; -- ; -- ; -; nRP_UDS ; Output ; -- ; -- ; -- ; -- ; -- ; -; nRP_LDS ; Output ; -- ; -- ; -- ; -- ; -- ; -; nSDSEL ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; nWR_GATE ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; nWR ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; YM_QA ; Output ; -- ; -- ; -- ; -- ; -- ; -; YM_QB ; Output ; -- ; -- ; -- ; -- ; -- ; -; YM_QC ; Output ; -- ; -- ; -- ; -- ; -- ; -; SD_CLK ; Output ; -- ; -- ; -- ; -- ; -- ; -; DSA_D ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; nVWE ; Output ; -- ; -- ; -- ; -- ; -- ; -; nVCAS ; Output ; -- ; -- ; -- ; -- ; -- ; -; nVRAS ; Output ; -- ; -- ; -- ; -- ; -- ; -; nVCS ; Output ; -- ; -- ; -- ; -- ; -- ; -; nPD_VGA ; Output ; -- ; -- ; -- ; -- ; -- ; -; TIN0 ; Output ; -- ; -- ; -- ; -- ; -- ; -; nSRCS ; Output ; -- ; -- ; -- ; -- ; -- ; -; nSRBLE ; Output ; -- ; -- ; -- ; -- ; -- ; -; nSRBHE ; Output ; -- ; -- ; -- ; -- ; -- ; -; nSRWE ; Output ; -- ; -- ; -- ; -- ; -- ; -; nDREQ1 ; Output ; -- ; -- ; -- ; -- ; -- ; -; LED_FPGA_OK ; Output ; -- ; -- ; -- ; -- ; -- ; -; nSROE ; Output ; -- ; -- ; -- ; -- ; -- ; -; VCKE ; Output ; -- ; -- ; -- ; -- ; -- ; -; nFB_TA ; Output ; -- ; -- ; -- ; -- ; -- ; -; nDDR_CLK ; Output ; -- ; -- ; -- ; -- ; -- ; -; DDR_CLK ; Output ; -- ; -- ; -- ; -- ; -- ; -; VSYNC_PAD ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; HSYNC_PAD ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; nBLANK_PAD ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; PIXEL_CLK_PAD ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; nSYNC ; Output ; -- ; -- ; -- ; -- ; -- ; -; nMOT_ON ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; nSTEP_DIR ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; nSTEP ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; CLKUSB ; Output ; -- ; -- ; -- ; -- ; -- ; -; LPDIR ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; BA[1] ; Output ; -- ; -- ; -- ; -- ; -- ; -; BA[0] ; Output ; -- ; -- ; -- ; -- ; -- ; -; nIRQ[7] ; Output ; -- ; -- ; -- ; -- ; -- ; -; nIRQ[6] ; Output ; -- ; -- ; -- ; -- ; -- ; -; nIRQ[5] ; Output ; -- ; -- ; -- ; -- ; -- ; -; nIRQ[4] ; Output ; -- ; -- ; -- ; -- ; -- ; -; nIRQ[3] ; Output ; -- ; -- ; -- ; -- ; -- ; -; nIRQ[2] ; Output ; -- ; -- ; -- ; -- ; -- ; -; VA[12] ; Output ; -- ; -- ; -- ; -- ; -- ; -; VA[11] ; Output ; -- ; -- ; -- ; -- ; -- ; -; VA[10] ; Output ; -- ; -- ; -- ; -- ; -- ; -; VA[9] ; Output ; -- ; -- ; -- ; -- ; -- ; -; VA[8] ; Output ; -- ; -- ; -- ; -- ; -- ; -; VA[7] ; Output ; -- ; -- ; -- ; -- ; -- ; -; VA[6] ; Output ; -- ; -- ; -- ; -- ; -- ; -; VA[5] ; Output ; -- ; -- ; -- ; -- ; -- ; -; VA[4] ; Output ; -- ; -- ; -- ; -- ; -- ; -; VA[3] ; Output ; -- ; -- ; -- ; -- ; -- ; -; VA[2] ; Output ; -- ; -- ; -- ; -- ; -- ; -; VA[1] ; Output ; -- ; -- ; -- ; -- ; -- ; -; VA[0] ; Output ; -- ; -- ; -- ; -- ; -- ; -; VB[7] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VB[6] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VB[5] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VB[4] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VB[3] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VB[2] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VB[1] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VB[0] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VDM[3] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VDM[2] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VDM[1] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VDM[0] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VG[7] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VG[6] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VG[5] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VG[4] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VG[3] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VG[2] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VG[1] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VG[0] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VR[7] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VR[6] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VR[5] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VR[4] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VR[3] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VR[2] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VR[1] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; VR[0] ; Output ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; TOUT0 ; Input ; -- ; -- ; -- ; -- ; -- ; -; nMASTER ; Input ; -- ; -- ; -- ; -- ; -- ; -; FB_AD[31] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[30] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[29] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[28] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[27] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[26] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[25] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[24] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[23] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[22] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[21] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[20] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[19] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[18] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[17] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[16] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[15] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[14] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[13] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[12] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[11] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[10] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[9] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[8] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[7] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[6] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[5] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[4] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[3] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[2] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[1] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; FB_AD[0] ; Bidir ; -- ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -; VD[31] ; Bidir ; (1) 634 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; VD[30] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; -; VD[29] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; -; VD[28] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; -; VD[27] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; -; VD[26] ; Bidir ; -- ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; VD[25] ; Bidir ; (1) 634 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; VD[24] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; -; VD[23] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; -; VD[22] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; -; VD[21] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; -; VD[20] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; -; VD[19] ; Bidir ; (1) 634 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; VD[18] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; -; VD[17] ; Bidir ; (0) 0 ps ; (1) 634 ps ; -- ; (0) 0 ps ; -- ; -; VD[16] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; -; VD[15] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; VD[14] ; Bidir ; -- ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; VD[13] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; VD[12] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; VD[11] ; Bidir ; (0) 0 ps ; (2) 952 ps ; -- ; (0) 0 ps ; -- ; -; VD[10] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; VD[9] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; VD[8] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; -; VD[7] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; -; VD[6] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; VD[5] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; -; VD[4] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; -; VD[3] ; Bidir ; (0) 0 ps ; (2) 952 ps ; -- ; (0) 0 ps ; -- ; -; VD[2] ; Bidir ; (0) 0 ps ; (2) 952 ps ; -- ; (0) 0 ps ; -- ; -; VD[1] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; VD[0] ; Bidir ; (2) 952 ps ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; VDQS[3] ; Bidir ; -- ; -- ; -- ; -- ; (0) 0 ps ; -; VDQS[2] ; Bidir ; -- ; -- ; -- ; -- ; (0) 0 ps ; -; VDQS[1] ; Bidir ; -- ; -- ; -- ; -- ; (0) 0 ps ; -; VDQS[0] ; Bidir ; -- ; -- ; -- ; -- ; (0) 0 ps ; -; IO[17] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[16] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[15] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[14] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[13] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[12] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[11] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[10] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[9] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[8] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[7] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[6] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[5] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[4] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[3] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[2] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[1] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; IO[0] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; SRD[15] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; -; SRD[14] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; -; SRD[13] ; Bidir ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; SRD[12] ; Bidir ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; SRD[11] ; Bidir ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; SRD[10] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; -; SRD[9] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; -; SRD[8] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; -; SRD[7] ; Bidir ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; SRD[6] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; -; SRD[5] ; Bidir ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; SRD[4] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; -; SRD[3] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; -; SRD[2] ; Bidir ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; SRD[1] ; Bidir ; -- ; (0) 0 ps ; -- ; -- ; -- ; -; SRD[0] ; Bidir ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; SCSI_PAR ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; nSCSI_SEL ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; nSCSI_BUSY ; Bidir ; -- ; -- ; -- ; (0) 0 ps ; -- ; -; nSCSI_RST ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; SD_CD_DATA3 ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; SD_CMD_D1 ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; ACSI_D[7] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; ACSI_D[6] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; ACSI_D[5] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; ACSI_D[4] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; ACSI_D[3] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; ACSI_D[2] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; ACSI_D[1] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; ACSI_D[0] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; LP_D[7] ; Bidir ; -- ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; LP_D[6] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; -; LP_D[5] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; -; LP_D[4] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; -; LP_D[3] ; Bidir ; -- ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; LP_D[2] ; Bidir ; -- ; (0) 0 ps ; -- ; (0) 0 ps ; -- ; -; LP_D[1] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; -; LP_D[0] ; Bidir ; (0) 0 ps ; -- ; -- ; (0) 0 ps ; -- ; -; SCSI_D[7] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; SCSI_D[6] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; SCSI_D[5] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; SCSI_D[4] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; SCSI_D[3] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; SCSI_D[2] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; SCSI_D[1] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; SCSI_D[0] ; Bidir ; -- ; -- ; -- ; -- ; -- ; -; nRSTO_MCF ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; nFB_WR ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; -; nFB_CS1 ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; -; FB_SIZE1 ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; -; FB_SIZE0 ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; -; FB_ALE ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; -; nFB_CS2 ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; MAIN_CLK ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; nDACK1 ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; nFB_OE ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; -; IDE_RDY ; Input ; -- ; (0) 0 ps ; -- ; -- ; -- ; -; CLK33M ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; HD_DD ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; -; nINDEX ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; RxD ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; nWP ; Input ; -- ; (0) 0 ps ; -- ; -- ; -- ; -; LP_BUSY ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; DCD ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; CTS ; Input ; -- ; (0) 0 ps ; -- ; -- ; -- ; -; TRACK00 ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; IDE_INT ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; RI ; Input ; -- ; (0) 0 ps ; -- ; -- ; -- ; -; nPCI_INTD ; Input ; (6) 2223 ps ; (0) 0 ps ; -- ; -- ; -- ; -; nPCI_INTC ; Input ; (0) 0 ps ; (6) 2223 ps ; -- ; -- ; -- ; -; nPCI_INTB ; Input ; (6) 2223 ps ; (0) 0 ps ; -- ; -- ; -- ; -; nPCI_INTA ; Input ; (0) 0 ps ; (6) 2223 ps ; -- ; -- ; -- ; -; DVI_INT ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; E0_INT ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ; -; PIC_INT ; Input ; (0) 0 ps ; (6) 2223 ps ; -- ; -- ; -- ; -; PIC_AMKB_RX ; Input ; (1) 663 ps ; -- ; -- ; -- ; -- ; -; MIDI_IN ; Input ; -- ; (1) 634 ps ; -- ; -- ; -- ; -; nRD_DATA ; Input ; -- ; -- ; (0) 0 ps ; -- ; -- ; -; AMKB_RX ; Input ; (0) 0 ps ; (0) 0 ps ; -- ; -- ; -- ; -+----------------+----------+---------------+---------------+-----------------------+----------+----------+ - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Pad To Core Delay Chain Fanout ; -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+ -; Source Pin / Fanout ; Pad To Core Index ; Setting ; -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+ -; nFB_BURST ; ; ; -; nACSI_DRQ ; ; ; -; nACSI_INT ; ; ; -; nSCSI_DRQ ; ; ; -; nSCSI_MSG ; ; ; -; nDCHG ; ; ; -; SD_DATA0 ; ; ; -; SD_DATA1 ; ; ; -; SD_DATA2 ; ; ; -; SD_CARD_DEDECT ; ; ; -; SD_WP ; ; ; -; nDACK0 ; ; ; -; WP_CF_CARD ; ; ; -; nSCSI_C_D ; ; ; -; nSCSI_I_O ; ; ; -; nFB_CS3 ; ; ; -; TOUT0 ; ; ; -; nMASTER ; ; ; -; FB_AD[31] ; ; ; -; - SRD[15]~output ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[7] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[31] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_SEL ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADDRESSLATCH~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[31]~32 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[15] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[31] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[31] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[15] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[31] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[31] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[15] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~3 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~3 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[31] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN20 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~5_RESYN28 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[7]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[31]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[15]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[31]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[7]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[31]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[31]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[30] ; ; ; -; - SRD[14]~output ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[30] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_SEL ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~5 ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[30] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADDRESSLATCH~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[30]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[14] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[14] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[30] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[30] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[14] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[30] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[30] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~7 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~6 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~5 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[30] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[30] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN22 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~5_RESYN28 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[30]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[14]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[30]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[6]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[6]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[29] ; ; ; -; - SRD[13]~output ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[5] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[29] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[29] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADDRESSLATCH~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[29]~2 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[13] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[13] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[29] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[29] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[13] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[29] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[29] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~6 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~9 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~8 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN20 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[5]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[29]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[13]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[29]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[5]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[29]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[29]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[28] ; ; ; -; - SRD[12]~output ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_A[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_B[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[4] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[28] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_FREQ[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADDRESSLATCH~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[28]~3 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~4 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[12] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[12] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[28] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[28] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[28] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[28] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[12] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~6 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[28] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[28] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN20 ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[28]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[4]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[4]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[12]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[28]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[28]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[28]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[27] ; ; ; -; - SRD[11]~output ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_A[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_B[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[11] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_FREQ[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_SHAPE[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[11] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[27]~4 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[11] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[27] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[27] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[27] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[11] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[11] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[11] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[11] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[11] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[11] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[27] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[27] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[27] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~8 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~9 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[27] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[27] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN20 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[11]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[3]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[3]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[11]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[27]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[11]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[11]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[27]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[27]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[26] ; ; ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - SRD[10]~output ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_A[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_B[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[2] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[26] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[12]~53 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_FREQ[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_SHAPE[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[10] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[10] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[26]~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~3 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[2] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[26] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[26] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[26] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[26] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[10] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~7 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~7 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~3 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[26] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[26] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[26] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[2]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[10]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[26]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[26]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[26]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[10]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[10]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[10]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[2]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[10]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[10]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[26]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; FB_AD[25] ; ; ; -; - SRD[9]~output ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_A[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_B[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[11]~55 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_FREQ[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_SHAPE[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[9] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[9] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[25]~6 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~2 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WDC_BSL[1] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[25] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[25] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[25] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[25] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_SHIFT_MODE[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~2 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~2 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~3 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[25] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[25]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[25]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[9]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[9]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[1]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[9]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[25]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[9]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[25]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[9]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[25]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[9]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[25]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; FB_AD[24] ; ; ; -; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[7]~22 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; - SRD[8]~output ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_A[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_B[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[10]~58 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[8] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_FREQ[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_SHAPE[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[8] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[24]~7 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[0] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[24] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[24] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[24] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_SHIFT_MODE[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~3 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[24] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[24] ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[9]~29 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[8]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[8]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[8]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[24]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[24]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[24]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[0]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WDC_BSL[0]~feeder ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[16]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[24]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[8]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[8]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[8]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[24]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[24]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[24]~feeder ; 1 ; 0 ; -; FB_AD[23] ; ; ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[6]~20 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|TRACK_REG[7]~0 ; 1 ; 0 ; -; - SRD[7]~output ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[9]~60 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VR[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~4 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~10 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[23]~8 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[16]~15 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[23] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[23] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[23] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[23] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[7] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[23] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[23] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][1] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][3] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][5] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][6] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][9] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][10] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][14] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][16] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][18] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][20] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][21] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][23] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][26] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][28] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][29] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][30] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][32] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][31] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][34] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][36] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][35] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][37] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][39] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][42] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][44] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][46] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][45] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][48] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][50] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][52] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][54] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][56] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][58] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][57] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][59] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][61] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][63] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[7] ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0]~0 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][0]~73 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][2]~74 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][4]~75 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[7]~6 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[7]~4 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[7]~10 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[23] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[7] ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[10]~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~24 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~24 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[7]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[23]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[7]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[7]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[7]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[7]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[23]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[7]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[23]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[7]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][60]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][43]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][53]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][62]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][38]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][25]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][11]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][22]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][41]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][27]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][33]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][40]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][24]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][17]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][7]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][55]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][51]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][19]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][12]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][47]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][15]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[23]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][49]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][8]~feeder ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[15]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[7]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[23]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[22] ; ; ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[5]~18 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[6]~0 ; 1 ; 0 ; -; - SRD[6]~output ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[8]~62 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VR[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~2 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~8 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[22]~9 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[15]~16 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~2 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~2 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[22] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[22] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[22] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[22] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[6] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[22] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[22] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][1] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][3] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][5] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][7] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][6] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][9] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][11] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][13] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][16] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][17] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][19] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][21] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][23] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][25] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][28] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][29] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][31] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][33] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][36] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][38] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][39] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][41] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][44] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][46] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][48] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][47] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][50] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][52] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][53] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][55] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][58] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][57] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][59] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][61] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][62] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[6] ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0]~0 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][0]~78 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][2]~79 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][4]~80 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[6]~7 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[6]~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[6]~12 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[22] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[6] ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[11]~9 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~30 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~30 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[6]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][51]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][14]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][43]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][60]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][63]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][42]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][40]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][8]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][24]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][32]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][35]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][30]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][15]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][27]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][26]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][37]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][34]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][49]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][45]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][20]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][54]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][56]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][12]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][22]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[6][18]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[22]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[6]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[6]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[6]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[6]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[6]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[22]~feeder ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[14]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[6]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[5]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[6]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[22]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[6]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[6]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[22]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[22]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[21] ; ; ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[4]~16 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[5]~1 ; 1 ; 0 ; -; - SRD[5]~output ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[7]~64 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VR[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~6 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~14 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[21]~10 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[14]~17 ; 1 ; 0 ; -; - interrupt_handler:nobody|RTC_ADR[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~3 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~3 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[21] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[21] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[21] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[21] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[5] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[21] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[21] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[21] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][18] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][30] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][17] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][29] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][16] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][28] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][19] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][31] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][36] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][39] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][40] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][43] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][32] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][35] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][44] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][47] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][1] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][13] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][6] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][14] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][12] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][7] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][3] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][15] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][58] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][56] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][59] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][52] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][55] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][48] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][51] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][60] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][63] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[5] ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[5]~3 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][2]~82 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][4]~83 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][0]~85 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[5]~6 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[5]~15 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[21] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[21] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[5] ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[12]~12 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~36 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~36 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[5]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[21]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[5]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[5]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[5]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[5]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][41]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][8]~feeder ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[13]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][9]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][20]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[5]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][42]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][45]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[5]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR[5]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][57]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][62]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][37]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][46]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][53]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][38]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][5]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[5]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][33]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][34]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][49]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][10]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][50]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][27]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][54]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][24]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][11]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][26]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][25]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][21]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][22]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][23]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[21]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[4]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[5]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[5][61]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[21]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[20] ; ; ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[3]~14 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[4]~2 ; 1 ; 0 ; -; - SRD[4]~output ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[6]~66 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VR[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~8 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~12 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[20]~11 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[13]~18 ; 1 ; 0 ; -; - interrupt_handler:nobody|RTC_ADR[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~4 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~4 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[20] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[20] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[4] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[20] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[20] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[20] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][36] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][39] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][40] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][43] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][32] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][35] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][44] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][47] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][18] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][30] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][17] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][29] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][16] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][28] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][19] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][31] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][9] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][1] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][13] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][6] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][14] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][12] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][7] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][3] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][15] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][56] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][59] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][52] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][55] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][48] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][51] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][60] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][63] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[4] ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[4]~4 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][2]~86 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][4]~87 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][0]~89 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[4]~7 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[4]~18 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[20] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~42 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~42 ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[12] ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[13]~27 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[4] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][62]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][58]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[4]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[4]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[4]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[4]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][11]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][5]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][20]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][41]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][22]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[4]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][50]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[3]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[20]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[4]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[20]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[4]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[20]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[4]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[20]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][27]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][61]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][38]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][42]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][54]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][57]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][34]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][49]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][53]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][45]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][46]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][10]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][23]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][24]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][37]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][33]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][26]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[4]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][8]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][25]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[4][21]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[20]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[4]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[20]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[19] ; ; ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[2]~12 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[3]~3 ; 1 ; 0 ; -; - SRD[3]~output ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[5]~68 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VR[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~10 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~16 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[19]~12 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[12]~19 ; 1 ; 0 ; -; - interrupt_handler:nobody|RTC_ADR[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~7 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[19] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[19] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[19] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[19] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[19] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][18] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][30] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][17] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][29] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][16] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][28] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][19] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][31] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][36] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][39] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][40] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][43] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][32] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][35] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][44] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][47] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][1] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][13] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][10] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][6] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][14] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][8] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][12] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][7] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][3] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][15] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][56] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][59] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][52] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][55] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][48] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][51] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][60] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][63] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[3] ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0]~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[3]~21 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][2]~90 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][4]~91 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][0]~93 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[3]~8 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[3]~8 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[19] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[19] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~47 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~47 ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[14]~24 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[19]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[19]~feeder ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[11]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[3]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[3]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[19]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[19]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[3]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[19]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[3]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][38]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][45]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][61]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][53]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][62]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][58]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][27]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][54]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][42]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][57]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][34]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][49]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][26]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][25]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][21]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][37]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][33]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][46]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][23]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][24]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][11]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][22]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][41]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][20]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][5]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][9]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[3][50]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[3]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[3]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[3]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[3]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[18] ; ; ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[1]~10 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[2]~4 ; 1 ; 0 ; -; - SRD[2]~output ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VRAS~4 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[4]~70 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[18] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~4 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~12 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[18]~13 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[11]~20 ; 1 ; 0 ; -; - interrupt_handler:nobody|RTC_ADR[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[18] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[18] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[18] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][1] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][3] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][5] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][9] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][12] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][13] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][16] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][18] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][19] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][21] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][24] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][26] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][27] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][28] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][29] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][32] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][31] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][33] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][35] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][37] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][39] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][41] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][44] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][46] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][48] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][50] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][49] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][51] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][54] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][56] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][57] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][59] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][61] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][63] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[18] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[18] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[18] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[18] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~8 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~6 ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0]~1 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][0]~69 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][2]~70 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][4]~71 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[2]~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2]~3 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[2]~9 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[18] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[18] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~18 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~18 ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[15]~21 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[18]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[2]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][60]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][45]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][47]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][17]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][30]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][62]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][15]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][40]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][43]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[2]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][53]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][55]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][58]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][38]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][10]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][14]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][34]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][25]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][6]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][7]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][23]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][8]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][36]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][42]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][52]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][20]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[2][22]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[2]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[2]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[2]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[2]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[18]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[2]~feeder ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[10]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[2]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[2]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[2]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[18]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[17] ; ; ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[0]~8 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[1]~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[1] ; 1 ; 0 ; -; - SRD[1]~output ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VCAS~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[3]~72 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|RSR[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~2 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~14 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[17]~14 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[10]~21 ; 1 ; 0 ; -; - interrupt_handler:nobody|RTC_ADR[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[17] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[17] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[17] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[1] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[17] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[17] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[17] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][1] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][3] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][5] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][6] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][9] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][12] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][13] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][16] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][15] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][18] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][19] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][21] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][23] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][26] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][27] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][28] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][29] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][31] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][34] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][36] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][37] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][40] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][42] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][43] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][46] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][47] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][49] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][51] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][53] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][55] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][58] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][60] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][61] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][62] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~6 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~7 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~3 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][0]~65 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][2]~66 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][4]~67 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[1]~2 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1]~2 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[1]~6 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~12 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~12 ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[16]~18 ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[17]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[1]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR[1]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][59]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][50]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][48]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][25]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][8]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][30]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[1]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][20]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][22]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[1]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[1]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[1]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[1]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][56]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][45]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][63]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][44]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][54]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][7]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][17]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][52]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][38]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][10]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][14]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][41]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][57]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][32]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][35]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][24]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][39]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[1][33]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[1]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[17]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[17]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[1]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[17]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[1]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[1]~feeder ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[9]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[17]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[16] ; ; ; -; - Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[0]~8 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[0]~6 ; 1 ; 0 ; -; - SRD[0]~output ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VWE ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[16] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[2]~74 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~6 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~16 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[16]~15 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[9]~22 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|RSR[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[16] ; 1 ; 0 ; -; - interrupt_handler:nobody|RTC_ADR[0] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[16] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][1] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][3] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][5] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][6] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][9] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][10] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][14] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][16] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][18] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][20] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][22] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][24] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][26] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][27] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][28] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][30] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][32] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][34] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][36] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][38] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][40] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][42] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][44] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][46] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][48] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][50] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][52] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][54] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][56] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][58] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][60] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][61] ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][63] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_HIGH[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[16] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[16] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~8 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[0]~2 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~4 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][0]~0 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][2]~3 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][4]~6 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][13]~12 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[0]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[0]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B~6 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A~6 ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[17]~15 ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[8] ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated|aneb_result_wire[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[16]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[16]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[0]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][59]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][12]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][51]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][17]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][7]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][37]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][25]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][29]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][41]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][35]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][15]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[16]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][31]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][57]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][43]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][47]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][23]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][39]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][49]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][33]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][45]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][62]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][53]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][55]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[0]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[0]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[16]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[16]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[0]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[0]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[16]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[0]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[0]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][21]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][8]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][19]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[0]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[0]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[0]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[0]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[0]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[0]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[0]~feeder ; 1 ; 0 ; -; FB_AD[15] ; ; ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[1]~76 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[15]~16 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[15] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[15] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[15] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[15] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[15] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~4 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[7]~6 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[15] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[15]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[15]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[15]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[15]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[15]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[14] ; ; ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA[0]~78 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[1]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[14]~17 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[14] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[14] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[14] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[14] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[14] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[14] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~4 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[6]~7 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[14]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[14]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[14]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[14]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[14]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[13] ; ; ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~4 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA[1]~9 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[0]~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[13]~18 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[13] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[13] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[13] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[13] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[13] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[13] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[13] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~4 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[5]~3 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[13]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[13]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[13]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[13]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[12] ; ; ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~4 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA[0]~11 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[12]~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[12]~19 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[12] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[12] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[12] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[12] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[12] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[12] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[12] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[4]~4 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[12]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[12]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[12]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[12]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[11] ; ; ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[11]~2 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[11]~20 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[11] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[11] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[11] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[11] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[11] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[11] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[11] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[3]~8 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[11]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[11]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[11]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[11]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[10] ; ; ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~4 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[10]~21 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[10] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[10] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[10] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[2]~5 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[10]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[10]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[10]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[10]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[9] ; ; ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9]~8 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[9]~22 ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[9]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[9] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[9] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[9] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[1]~2 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[9]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[9]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[9]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[9]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; FB_AD[8] ; ; ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8]~13 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[8]~23 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[8] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[8]~1 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[8] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[8] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[8] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~6 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[0]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[8] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[8]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[8]~feeder ; 1 ; 0 ; -; FB_AD[7] ; ; ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[7]~16 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[7]~24 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[7] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[7] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[7] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~6 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[7]~4 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[7]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[7]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[7]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; FB_AD[6] ; ; ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[6]~23 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[6]~25 ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[6]~2 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[6] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[6] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[6] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~6 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[6]~5 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[6]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[6]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[6]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; FB_AD[5] ; ; ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[5]~26 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[5]~26 ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[5] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[5]~3 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[5] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[5] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[5] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~6 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[5]~6 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[5]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[5]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[5]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; FB_AD[4] ; ; ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[4]~29 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[4]~27 ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[4]~4 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[4] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[4] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[4] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~8 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[4]~7 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[4]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[4]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[4]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; FB_AD[3] ; ; ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[3]~32 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[3]~28 ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[3]~5 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[3] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[3] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[3] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~8 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[3]~8 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[3]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[3]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[3]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; FB_AD[2] ; ; ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[2]~35 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[2]~29 ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[2] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[2]~6 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[2] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[2] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[2] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~9 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2]~3 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[2]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[2]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; FB_AD[1] ; ; ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[1]~41 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[1]~30 ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[1] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[1]~7 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[1] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[1] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[1] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~9 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1]~2 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[1]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[1]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[1]~feeder ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; FB_AD[0] ; ; ; -; - Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ram_block11a0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[0]~43 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[0]~31 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[0]~8 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[0] ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[0] ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~9 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[0]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7]~5 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[0]~feeder ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[0]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[0]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[0]~feeder ; 1 ; 0 ; -; VD[31] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[31] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[31]~feeder ; 0 ; 1 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[31]~feeder ; 0 ; 1 ; -; VD[30] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[30] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[30]~feeder ; 1 ; 1 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[30]~feeder ; 1 ; 1 ; -; VD[29] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[29] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[29]~feeder ; 1 ; 1 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[29]~feeder ; 1 ; 1 ; -; VD[28] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[28] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[28]~feeder ; 1 ; 1 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[28]~feeder ; 1 ; 1 ; -; VD[27] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[27] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[27]~feeder ; 1 ; 1 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[27]~feeder ; 1 ; 1 ; -; VD[26] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[26] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[26]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[26]~feeder ; 1 ; 0 ; -; VD[25] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[25] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[25]~feeder ; 0 ; 1 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[25]~feeder ; 0 ; 1 ; -; VD[24] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[24] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[24]~feeder ; 1 ; 1 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[24]~feeder ; 1 ; 1 ; -; VD[23] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[23] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[23]~feeder ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[23]~feeder ; 0 ; 0 ; -; VD[22] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[22] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[22]~feeder ; 1 ; 1 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[22]~feeder ; 1 ; 1 ; -; VD[21] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[21] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[21]~feeder ; 1 ; 1 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[21]~feeder ; 1 ; 1 ; -; VD[20] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[20] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[20]~feeder ; 1 ; 1 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[20]~feeder ; 1 ; 1 ; -; VD[19] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[19] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[19]~feeder ; 0 ; 1 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[19]~feeder ; 0 ; 1 ; -; VD[18] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[18] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[18]~feeder ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[18]~feeder ; 0 ; 0 ; -; VD[17] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[17] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[17]~feeder ; 1 ; 1 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[17]~feeder ; 1 ; 1 ; -; VD[16] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[16] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[16]~feeder ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[16]~feeder ; 0 ; 0 ; -; VD[15] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[15] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[15]~feeder ; 0 ; 2 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[15]~feeder ; 0 ; 2 ; -; VD[14] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[14] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[14]~feeder ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[14]~feeder ; 1 ; 0 ; -; VD[13] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[13] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[13]~feeder ; 0 ; 2 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[13]~feeder ; 0 ; 2 ; -; VD[12] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[12] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[12]~feeder ; 0 ; 2 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[12]~feeder ; 0 ; 2 ; -; VD[11] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[11] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[11]~feeder ; 1 ; 2 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[11]~feeder ; 1 ; 2 ; -; VD[10] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[10] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[10]~feeder ; 0 ; 2 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[10]~feeder ; 0 ; 2 ; -; VD[9] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[9] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[9]~feeder ; 0 ; 2 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[9]~feeder ; 0 ; 2 ; -; VD[8] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[8] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[8]~feeder ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[8]~feeder ; 0 ; 0 ; -; VD[7] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[7] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[7]~feeder ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[7]~feeder ; 0 ; 0 ; -; VD[6] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[6] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[6]~feeder ; 0 ; 2 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6]~feeder ; 0 ; 2 ; -; VD[5] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[5] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[5]~feeder ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[5]~feeder ; 0 ; 0 ; -; VD[4] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[4] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[4]~feeder ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[4]~feeder ; 0 ; 0 ; -; VD[3] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[3] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[3]~feeder ; 1 ; 2 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[3]~feeder ; 1 ; 2 ; -; VD[2] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[2] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[2]~feeder ; 1 ; 2 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2]~feeder ; 1 ; 2 ; -; VD[1] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[1] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[1]~feeder ; 0 ; 2 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[1]~feeder ; 0 ; 2 ; -; VD[0] ; ; ; -; - Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[0]~feeder ; 0 ; 2 ; -; - Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[0]~feeder ; 0 ; 2 ; -; VDQS[3] ; ; ; -; VDQS[2] ; ; ; -; VDQS[1] ; ; ; -; VDQS[0] ; ; ; -; IO[17] ; ; ; -; IO[16] ; ; ; -; IO[15] ; ; ; -; IO[14] ; ; ; -; IO[13] ; ; ; -; IO[12] ; ; ; -; IO[11] ; ; ; -; IO[10] ; ; ; -; IO[9] ; ; ; -; IO[8] ; ; ; -; IO[7] ; ; ; -; IO[6] ; ; ; -; IO[5] ; ; ; -; IO[4] ; ; ; -; IO[3] ; ; ; -; IO[2] ; ; ; -; IO[1] ; ; ; -; IO[0] ; ; ; -; SRD[15] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~156 ; 1 ; 0 ; -; SRD[14] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[30]~131 ; 1 ; 0 ; -; SRD[13] ; ; ; -; - DSP:Mathias_Alles|FB_AD[29]~3 ; 0 ; 0 ; -; SRD[12] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[28]~369 ; 0 ; 0 ; -; SRD[11] ; ; ; -; - DSP:Mathias_Alles|FB_AD[27]~4 ; 0 ; 0 ; -; SRD[10] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~197 ; 1 ; 0 ; -; SRD[9] ; ; ; -; - DSP:Mathias_Alles|FB_AD[25]~0 ; 1 ; 0 ; -; SRD[8] ; ; ; -; - DSP:Mathias_Alles|FB_AD[24]~1 ; 1 ; 0 ; -; SRD[7] ; ; ; -; - DSP:Mathias_Alles|FB_AD[23]~2 ; 0 ; 0 ; -; SRD[6] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[22]~269 ; 1 ; 0 ; -; SRD[5] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[21]~285 ; 0 ; 0 ; -; SRD[4] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[20]~301 ; 1 ; 0 ; -; SRD[3] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[19]~319 ; 1 ; 0 ; -; SRD[2] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~172 ; 0 ; 0 ; -; SRD[1] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[17]~86 ; 1 ; 0 ; -; SRD[0] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~54 ; 0 ; 0 ; -; SCSI_PAR ; ; ; -; nSCSI_SEL ; ; ; -; nSCSI_BUSY ; ; ; -; nSCSI_RST ; ; ; -; SD_CD_DATA3 ; ; ; -; SD_CMD_D1 ; ; ; -; ACSI_D[7] ; ; ; -; ACSI_D[6] ; ; ; -; ACSI_D[5] ; ; ; -; ACSI_D[4] ; ; ; -; ACSI_D[3] ; ; ; -; ACSI_D[2] ; ; ; -; ACSI_D[1] ; ; ; -; ACSI_D[0] ; ; ; -; LP_D[7] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~142 ; 1 ; 0 ; -; LP_D[6] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[30]~112 ; 0 ; 0 ; -; LP_D[5] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~339 ; 0 ; 0 ; -; LP_D[4] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[28]~378 ; 0 ; 0 ; -; LP_D[3] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[27]~383 ; 1 ; 0 ; -; LP_D[2] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~186 ; 1 ; 0 ; -; LP_D[1] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[25]~206 ; 0 ; 0 ; -; LP_D[0] ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[24]~227 ; 0 ; 0 ; -; SCSI_D[7] ; ; ; -; SCSI_D[6] ; ; ; -; SCSI_D[5] ; ; ; -; SCSI_D[4] ; ; ; -; SCSI_D[3] ; ; ; -; SCSI_D[2] ; ; ; -; SCSI_D[1] ; ; ; -; SCSI_D[0] ; ; ; -; nRSTO_MCF ; ; ; -; nFB_WR ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|ROM_CS ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SUB_BUS~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VRAS~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~3 ; 1 ; 0 ; -; - interrupt_handler:nobody|TIN0~0 ; 1 ; 0 ; -; - DSP:Mathias_Alles|nSRWE~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|DIG_PORTS~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_8~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPIO_REGISTERS~0 ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[31]~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|Selector1~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|Selector0~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|P_CTRL_REG~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_A[4]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_B[4]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[4]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~11 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[7]~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[7]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTORREG~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[0]~1 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[31]~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|Selector1~4 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRA~1 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[0]~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB~1 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[0]~0 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[7]~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[7]~19 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADDRESSLATCH~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_8~1 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[31]~1 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WDC_BSL[0]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATAREG~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CONTROL~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|TDRE~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATAREG~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[11]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[7]~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_FREQ[4]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_SHAPE[2]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_RESET~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[11]~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[7]~1 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[11]~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[7]~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR_READ~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~11 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~15 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|DATA_OUT_EN~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|DATA_OUT~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR_READ~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR_READ~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|RSR_READ~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ~1 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[7]~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_EN~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|Mux1~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~2 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~3 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DATA_EN~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|DATA_EN~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|DATA_EN~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[15]~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|TRACKREG~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRA~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|ISRB~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[0]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[0]~0 ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[9]~0 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[8]~1 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[6]~2 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[5]~3 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[4]~4 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[3]~5 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[2]~6 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[1]~7 ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR[0]~8 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~4 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~6 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|DA_OUT~5 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~9 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~10 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~14 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~15 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|DATA_OUT~17 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[25]~218 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~42 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[24]~238 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|DATA_OUT~1 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~35 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~37 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|DATA_OUT~40 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~350 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|DATA_OUT[3]~1 ; 0 ; 0 ; -; - DSP:Mathias_Alles|nSRWE~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[2]~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[7]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|valid_rdreq~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nFDC_WR~0 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[23]~1 ; 1 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[23]~1 ; 1 ; 0 ; -; - interrupt_handler:nobody|RTC_ADR[5]~0 ; 0 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[23]~1 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~491 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[0][0]~1 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][1]~2 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~492 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][3]~5 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~496 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][5]~9 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~503 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~504 ; 1 ; 0 ; -; - interrupt_handler:nobody|_~505 ; 1 ; 0 ; -; - interrupt_handler:nobody|_~506 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][10]~10 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][12]~11 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][13]~13 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][14]~15 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][15]~16 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][16]~17 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][17]~18 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][18]~19 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][19]~20 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][20]~21 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][21]~22 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][22]~23 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][23]~24 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][24]~25 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][25]~26 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][26]~27 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][27]~28 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][28]~29 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][29]~30 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][30]~31 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][31]~32 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][32]~33 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][33]~34 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][34]~35 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][35]~36 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][36]~37 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][37]~38 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][38]~39 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][39]~40 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][40]~41 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][41]~42 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][42]~43 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][43]~44 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][44]~45 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][45]~46 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][46]~47 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][47]~48 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][48]~49 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][49]~50 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][50]~51 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][51]~52 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][52]~53 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][53]~54 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][54]~55 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][55]~56 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][56]~57 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][57]~58 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][58]~59 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][59]~60 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][60]~61 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][61]~62 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][62]~63 ; 0 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][63]~64 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_11~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[0]~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[0]~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[0]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[0]~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[0]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[0]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[0]~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[0]~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[23]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[23]~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[23]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[23]~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[3]~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[7]~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[7]~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[7]~2 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[7]~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[6]~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[15]~1 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[15]~1 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[15]~1 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15]~1 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[10]~2 ; 0 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[15]~2 ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[15]~3 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_10~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_CLUT_WR[0] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[31]~2 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31]~2 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[31]~2 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[31]~2 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[15]~3 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[15]~1 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[31]~3 ; 0 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|_~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7]~4 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7]~6 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[6]~7 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[7]~3 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[2]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_CLUT_WR[0]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[10]~1 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_WR~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_SHIFT_MODE[1]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[8]~1 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VIDEO_RECONFIG~0 ; 1 ; 0 ; -; - interrupt_handler:nobody|WERTE[7][11]~77 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[7]~3 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[7]~3 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[7]~3 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[7]~3 ; 1 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[7]~4 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[7]~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_2~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[3] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[1]~2 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[2]~3 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[0]~4 ; 0 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_init_nominal_state~2 ; 1 ; 0 ; -; - altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_init_state~0 ; 1 ; 0 ; -; nFB_CS1 ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|ROM_CS ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|IDE_CF_CS ; 0 ; 0 ; -; - interrupt_handler:nobody|TIN0~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE_CS ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VIDEO_MOD_TA~2 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE_CS~1 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT_CS~2 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF_CS ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW_CS~0 ; 0 ; 0 ; -; - interrupt_handler:nobody|UHR_DS~3 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|MFP_CS~1 ; 1 ; 0 ; -; - interrupt_handler:nobody|_~3 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|NEXT_CMD_STATE.T1~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|Selector2~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~28 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~31 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~32 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~7 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_CNT_M ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_CNT_H ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~6 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~8 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~36 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~37 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[7]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~38 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~39 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~27 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~40 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~41 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[9]~81 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~43 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~38 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~44 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~45 ; 1 ; 0 ; -; - interrupt_handler:nobody|TIN0~1 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_CNT_L ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~46 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~47 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~48 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~49 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~50 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~51 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~52 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~53 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~54 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~55 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[7]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[7]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[7]~1 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[6]~7 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[10]~3 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_SHIFT_MODE[1]~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~34 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[1]~35 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~59 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[2]~36 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_DATEN_CS~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SNDCS ; 1 ; 0 ; -; FB_SIZE1 ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nRP_UDS~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nRP_LDS~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VRAS~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~3 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_B1 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_CS~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_8~0 ; 1 ; 0 ; -; - interrupt_handler:nobody|FB_B[0]~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FB_B[1]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FB_B[3]~1 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2~0 ; 1 ; 0 ; -; - interrupt_handler:nobody|_~22 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~20 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WDC_BSL[0]~0 ; 1 ; 0 ; -; - interrupt_handler:nobody|UHR_AS~0 ; 0 ; 0 ; -; - interrupt_handler:nobody|UHR_DS~6 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~194 ; 1 ; 0 ; -; - interrupt_handler:nobody|FB_B[2]~1 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FB_B[2] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_B[0] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3]~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~491 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN22 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ~0 ; 1 ; 0 ; -; FB_SIZE0 ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nRP_UDS~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nRP_LDS~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VRAS~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~3 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_B1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_CS~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_8~0 ; 1 ; 0 ; -; - interrupt_handler:nobody|FB_B[0]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FB_B[1]~0 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FB_B[3]~1 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2~0 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~22 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~20 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WDC_BSL[0]~0 ; 1 ; 0 ; -; - interrupt_handler:nobody|UHR_AS~0 ; 1 ; 0 ; -; - interrupt_handler:nobody|UHR_DS~6 ; 1 ; 0 ; -; - interrupt_handler:nobody|_~194 ; 1 ; 0 ; -; - interrupt_handler:nobody|FB_B[2]~1 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FB_B[2] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_B[0] ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~491 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2_RESYN22 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ~0 ; 0 ; 0 ; -; FB_ALE ; ; ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[15] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[10] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[9] ; 1 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; 1 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; 1 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; 1 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; 1 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_SEL ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~5 ; 1 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; 1 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; 1 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; 1 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; 1 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[26] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[25] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[24] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[27] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; 0 ; 0 ; -; - lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~5 ; 1 ; 0 ; -; nFB_CS2 ; ; ; -; - DSP:Mathias_Alles|nSRCS~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VIDEO_MOD_TA~4 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VIDEO_PLL_RECONFIG_CS~0 ; 0 ; 0 ; -; - inst2~3 ; 0 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[31]~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[23]~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[5]~1 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VIDEO_PLL_CONFIG_CS~0 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_ENA_CS ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_CTR_CS ; 0 ; 0 ; -; - interrupt_handler:nobody|_~23 ; 0 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF_CS ; 0 ; 0 ; -; - interrupt_handler:nobody|_~25 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH_CS ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH_CS ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL_CS ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL_CS ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~2 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~3 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR_CS ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~13 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~14 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~147 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~148 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR_CS ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~19 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~20 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_CLEAR_CS ; 0 ; 0 ; -; - interrupt_handler:nobody|_~195 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~196 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~198 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~199 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[31]~2 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~200 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~201 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~24 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~25 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~246 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~247 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~35 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~41 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~42 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~248 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~46 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~47 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~295 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~53 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~54 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~338 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~339 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~60 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~61 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~382 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~383 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~67 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~68 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~426 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~427 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~470 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~471 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~473 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~474 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~71 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~475 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~476 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~73 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~74 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~477 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~75 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~76 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~480 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~77 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~78 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~79 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~80 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~483 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~484 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~485 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~486 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~487 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~488 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~489 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~490 ; 0 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[23]~1 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[23]~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[15]~1 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[15]~3 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_CTR[15]~2 ; 0 ; 0 ; -; - interrupt_handler:nobody|INT_ENA[15]~2 ; 0 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[15]~3 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[7]~2 ; 0 ; 0 ; -; - interrupt_handler:nobody|ACP_CONF[7]~4 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~508 ; 0 ; 0 ; -; - interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[1]~13_RESYN34 ; 0 ; 0 ; -; - interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component|dout[0]~15_RESYN42 ; 0 ; 0 ; -; MAIN_CLK ; ; ; -; nDACK1 ; ; ; -; nFB_OE ; ; ; -; - DSP:Mathias_Alles|nSROE~0 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~31 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~39 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~40 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~43 ; 0 ; 0 ; -; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[0]~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~45 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~47 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~48 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_CLUT_RD ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_CLUT_RD ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~51 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_VDOE[3]~2 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_VDOE[0]~3 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~55 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~56 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_VDOE[1]~4 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_VDOE[2]~5 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~59 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~60 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~61 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~65 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~10 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~67 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~70 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~72 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~77 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[3]~28 ; 1 ; 0 ; -; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[1]~3 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[17]~85 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[17]~89 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~94 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~19 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~20 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~111 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~124 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD~127 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[30]~129 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_CLUT_RDH ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[14]~34 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[15]~40 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~154 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~160 ; 1 ; 0 ; -; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[2]~6 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_CLUT_RDL~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~170 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~175 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~176 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~179 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~181 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~182 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~193 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~195 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~211 ; 0 ; 0 ; -; - DSP:Mathias_Alles|FB_AD[25]~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[25]~215 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[25]~220 ; 0 ; 0 ; -; - DSP:Mathias_Alles|FB_AD[24]~1 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[24]~235 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[24]~240 ; 0 ; 0 ; -; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[7]~9 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[23]~250 ; 0 ; 0 ; -; - DSP:Mathias_Alles|FB_AD[23]~2 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[23]~255 ; 0 ; 0 ; -; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[6]~12 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[22]~267 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[22]~272 ; 0 ; 0 ; -; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[5]~15 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[21]~283 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[21]~288 ; 0 ; 0 ; -; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[4]~18 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[20]~299 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[20]~304 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[19]~308 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[19]~312 ; 0 ; 0 ; -; - interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component|dout[3]~21 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[19]~317 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[15]~327 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~352 ; 0 ; 0 ; -; - DSP:Mathias_Alles|FB_AD[29]~3 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~356 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[13]~173 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[28]~366 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[28]~375 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[27]~388 ; 1 ; 0 ; -; - DSP:Mathias_Alles|FB_AD[27]~4 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[27]~392 ; 1 ; 0 ; -; - Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[11]~186 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[9]~411 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[9]~415 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[8]~420 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[8]~424 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[7]~432 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[6]~437 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[5]~445 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[4]~453 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[3]~461 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[2]~469 ; 0 ; 0 ; -; - interrupt_handler:nobody|_~508 ; 0 ; 0 ; -; - Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~59 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~490 ; 1 ; 0 ; -; IDE_RDY ; ; ; -; - inst2~1 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|Selector1~0 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|IDE_CF_TA~0 ; 1 ; 0 ; -; CLK33M ; ; ; -; HD_DD ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|HD_DD_OUT~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~62 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|PHASE_DECODER~0 ; 1 ; 0 ; -; nINDEX ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MOTORSWITCH~1 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MOTORSWITCH~2 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~78 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|LOCK~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INDEX_MARK~1 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~113 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~173 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INDEX_COUNTER~2 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ~4 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~205 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\INDEX_COUNTER:LOCK~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DRQ_IPn~0 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_INDEX_MARK:LOCK~0 ; 0 ; 0 ; -; - nINDEX~_wirecell ; 0 ; 0 ; -; RxD ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|SDATA_IN_I~1 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|SDATA_IN_I~2 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|P_SAMPLE~6 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|P_START_BIT~0 ; 0 ; 0 ; -; nWP ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~85 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~168 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~176 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WR_PR~0 ; 1 ; 0 ; -; LP_BUSY ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DATA_OUT[0]~20 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|EDGE_ENA~15 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|LOCK~15 ; 0 ; 0 ; -; DCD ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DATA_OUT[1]~43 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|EDGE_ENA~10 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|LOCK~10 ; 0 ; 0 ; -; CTS ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DATA_OUT[2]~63 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|EDGE_ENA~9 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|LOCK~9 ; 1 ; 0 ; -; TRACK00 ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|TR_CLR ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~18 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~20 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~22 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~24 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~26 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~28 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE~103 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|LOST_DATA_TR00~2 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|LOST_DATA_TR00~3 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Add1~30 ; 0 ; 0 ; -; IDE_INT ; ; ; -; RI ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|EDGE_ENA~11 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DATA_OUT~104 ; 1 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|LOCK~11 ; 1 ; 0 ; -; nPCI_INTD ; ; ; -; - interrupt_handler:nobody|INT_LATCH[6]~11 ; 0 ; 6 ; -; - interrupt_handler:nobody|_~484 ; 1 ; 0 ; -; nPCI_INTC ; ; ; -; - interrupt_handler:nobody|INT_LATCH[5]~12 ; 1 ; 6 ; -; - interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component|dout[5]~5 ; 0 ; 0 ; -; nPCI_INTB ; ; ; -; - interrupt_handler:nobody|INT_LATCH[4]~13 ; 0 ; 6 ; -; - interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component|dout[4]~8 ; 1 ; 0 ; -; nPCI_INTA ; ; ; -; - interrupt_handler:nobody|INT_LATCH[3]~14 ; 1 ; 6 ; -; - interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component|dout[3]~11 ; 0 ; 0 ; -; DVI_INT ; ; ; -; E0_INT ; ; ; -; PIC_INT ; ; ; -; - interrupt_handler:nobody|INT_LATCH[0]~17 ; 1 ; 6 ; -; - interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component|dout[0]~20 ; 0 ; 0 ; -; - interrupt_handler:nobody|PIC_INT_SYNC[0] ; 0 ; 0 ; -; PIC_AMKB_RX ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|KEYB_RxD ; 0 ; 1 ; -; MIDI_IN ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|RXDATA_I~feeder ; 1 ; 1 ; -; nRD_DATA ; ; ; -; AMKB_RX ; ; ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3]~11 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]~14 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2]~9 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1]~7 ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; 0 ; 0 ; -; - FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3]~13 ; 1 ; 0 ; -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+ - - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Control Signals ; -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+ -; Name ; Location ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+ -; CLK33M ; PIN_AB12 ; 12 ; Clock ; yes ; Global Clock ; GCLK15 ; -- ; -; CLK33M ; PIN_AB12 ; 5 ; Clock ; no ; -- ; -- ; -- ; -; DSP:Mathias_Alles|nSRWE~1 ; LCCOMB_X23_Y8_N20 ; 16 ; Output enable ; no ; -- ; -- ; -- ; -; FB_ALE ; PIN_R7 ; 33 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3]~13 ; LCCOMB_X1_Y10_N14 ; 5 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|CLR_FIFO ; LCCOMB_X26_Y22_N16 ; 250 ; Async. clear ; yes ; Global Clock ; GCLK7 ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[31]~1 ; LCCOMB_X18_Y17_N18 ; 32 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[0]~1 ; LCCOMB_X22_Y14_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[0]~1 ; LCCOMB_X22_Y14_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[1]~0 ; LCCOMB_X16_Y14_N24 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[8]~1 ; LCCOMB_X16_Y14_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[13]~104 ; LCCOMB_X21_Y12_N8 ; 16 ; Output enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[16]~78 ; LCCOMB_X22_Y13_N12 ; 2 ; Output enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~183 ; LCCOMB_X22_Y13_N30 ; 4 ; Output enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~259 ; LCCOMB_X22_Y13_N4 ; 2 ; Output enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~203 ; LCCOMB_X22_Y13_N16 ; 1 ; Output enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[26]~224 ; LCCOMB_X22_Y13_N10 ; 2 ; Output enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[31]~141 ; LCCOMB_X33_Y1_N4 ; 5 ; Output enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|Selector4~1 ; LCCOMB_X23_Y18_N0 ; 20 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WDC_BSL[0]~1 ; LCCOMB_X22_Y13_N2 ; 2 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|Equal0~4 ; LCCOMB_X22_Y28_N30 ; 7 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[4]~1 ; LCCOMB_X21_Y28_N6 ; 16 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|\MFM_SYNCLOCK:TMP[4]~3 ; LCCOMB_X21_Y28_N12 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_LOAD_SHFT ; FF_X34_Y29_N7 ; 26 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SHFT_LOAD_ND~0 ; LCCOMB_X28_Y27_N8 ; 4 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Selector68~47 ; LCCOMB_X35_Y25_N2 ; 88 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Selector78~0 ; LCCOMB_X32_Y25_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WideNor2~5 ; LCCOMB_X36_Y28_N0 ; 33 ; Sync. clear ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WideNor8 ; LCCOMB_X28_Y27_N6 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\RESTORE_TRAP:STEP_CNT[2]~1 ; LCCOMB_X32_Y27_N4 ; 8 ; Sync. clear ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[5]~37 ; LCCOMB_X27_Y26_N22 ; 2 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|PER_CNT~27 ; LCCOMB_X30_Y30_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_PULSE ; FF_X30_Y32_N13 ; 18 ; Clock enable, Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\PHASE_DECODER:PHASE_AMOUNT[1]~1 ; LCCOMB_X27_Y32_N24 ; 2 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[7] ; FF_X32_Y25_N31 ; 20 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[7]~1 ; LCCOMB_X32_Y25_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|Equal3~2 ; LCCOMB_X27_Y25_N14 ; 7 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTORREG~1 ; LCCOMB_X29_Y25_N2 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[6]~9 ; LCCOMB_X28_Y27_N26 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG~8 ; LCCOMB_X30_Y28_N22 ; 4 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|TRACKREG~1 ; LCCOMB_X30_Y26_N20 ; 9 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|TRACK_REG[6]~3 ; LCCOMB_X30_Y26_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT~1 ; LCCOMB_X28_Y30_N28 ; 31 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT~12 ; LCCOMB_X36_Y29_N10 ; 4 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:LOCK~0 ; LCCOMB_X25_Y29_N26 ; 1 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[0]~0 ; LCCOMB_X25_Y27_N6 ; 23 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADDRESSLATCH~1 ; LCCOMB_X18_Y19_N22 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|DIG_PORTS~0 ; LCCOMB_X15_Y14_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_A[6]~_Duplicate_1 ; FF_X4_Y41_N5 ; 8 ; Output enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|PORT_B[7]~0 ; LCCOMB_X7_Y39_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|P_CTRL_REG~0 ; LCCOMB_X19_Y23_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WAV_STRB ; FF_X9_Y21_N23 ; 10 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_FREQ[7]~0 ; LCCOMB_X17_Y22_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_RESET ; FF_X18_Y22_N21 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_RESET~0 ; LCCOMB_X18_Y22_N20 ; 9 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_SHAPE[2]~0 ; LCCOMB_X18_Y24_N0 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|ENV_STRB~1 ; LCCOMB_X18_Y23_N8 ; 19 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Equal14~3 ; LCCOMB_X20_Y21_N28 ; 13 ; Sync. clear ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Equal16~3 ; LCCOMB_X19_Y24_N20 ; 13 ; Sync. clear ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|Equal18~3 ; LCCOMB_X18_Y20_N28 ; 13 ; Sync. clear ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[11]~0 ; LCCOMB_X15_Y14_N28 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_A[7]~1 ; LCCOMB_X20_Y23_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[11]~0 ; LCCOMB_X19_Y24_N30 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[7]~1 ; LCCOMB_X20_Y20_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[11]~0 ; LCCOMB_X18_Y20_N2 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_C[7]~1 ; LCCOMB_X17_Y18_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_A[4]~0 ; LCCOMB_X17_Y25_N18 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_B[4]~0 ; LCCOMB_X20_Y22_N6 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[4]~0 ; LCCOMB_X21_Y27_N0 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_FREQ[4]~0 ; LCCOMB_X17_Y19_N26 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|OSC_A_OUT~1 ; LCCOMB_X17_Y25_N24 ; 39 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|VOL_ENV[3]~12 ; LCCOMB_X18_Y25_N10 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:CLK_DIV[0]~0 ; LCCOMB_X16_Y24_N28 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:CNT_NOISE[0]~0 ; LCCOMB_X16_Y24_N6 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:N_SHFT[16]~2 ; LCCOMB_X16_Y24_N24 ; 17 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG[7]~0 ; LCCOMB_X6_Y18_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|BITCNT~1 ; LCCOMB_X4_Y19_N12 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|DATA_REG[0]~1 ; LCCOMB_X5_Y18_N16 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_NEXT_STATE~0 ; LCCOMB_X2_Y21_N28 ; 7 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|SHIFT_REG[4]~1 ; LCCOMB_X5_Y17_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|\CLKDIV:CLK_DIVCNT[5]~1 ; LCCOMB_X1_Y18_N16 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|BITCNT~1 ; LCCOMB_X1_Y19_N30 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG[2]~1 ; LCCOMB_X3_Y19_N4 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|SHIFT_REG[6]~1 ; LCCOMB_X2_Y19_N2 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TR_STATE.IDLE ; FF_X1_Y20_N15 ; 13 ; Sync. clear ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|\CLKDIV:CLK_DIVCNT[4]~3 ; LCCOMB_X1_Y20_N26 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG[2]~1 ; LCCOMB_X7_Y18_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|BITCNT~1 ; LCCOMB_X4_Y19_N18 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|DATA_REG[2]~1 ; LCCOMB_X5_Y16_N14 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_NEXT_STATE~0 ; LCCOMB_X3_Y17_N26 ; 6 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|SHIFT_REG[0]~1 ; LCCOMB_X4_Y17_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|\CLKDIV:CLK_DIVCNT[4]~1 ; LCCOMB_X3_Y17_N22 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|BITCNT~1 ; LCCOMB_X5_Y20_N0 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG[0]~1 ; LCCOMB_X4_Y21_N6 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|SHIFT_REG[4]~1 ; LCCOMB_X5_Y21_N16 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TR_STATE.IDLE ; FF_X6_Y19_N27 ; 12 ; Sync. clear ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|\CLKDIV:CLK_DIVCNT[2]~1 ; LCCOMB_X6_Y19_N28 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|AER[0]~0 ; LCCOMB_X14_Y18_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|DDR[0]~0 ; LCCOMB_X14_Y14_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO|GPDR[0]~0 ; LCCOMB_X14_Y15_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERA[0]~0 ; LCCOMB_X14_Y16_N4 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IERB[0]~0 ; LCCOMB_X14_Y16_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRA[0]~0 ; LCCOMB_X16_Y19_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[0]~0 ; LCCOMB_X16_Y19_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_PASS[9]~5 ; LCCOMB_X17_Y21_N4 ; 10 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_STATE.REQUEST ; FF_X16_Y17_N3 ; 23 ; Sync. clear ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VECT_NUMBER[0]~7 ; LCCOMB_X17_Y17_N28 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VR[7]~0 ; LCCOMB_X16_Y16_N4 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE_A~0 ; LCCOMB_X6_Y20_N18 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE_B~0 ; LCCOMB_X6_Y20_N8 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE_C~0 ; LCCOMB_X3_Y20_N0 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|PRESCALE_D~0 ; LCCOMB_X9_Y17_N6 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[0]~0 ; LCCOMB_X12_Y16_N22 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TADR[0]~0 ; LCCOMB_X8_Y20_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[0]~0 ; LCCOMB_X10_Y18_N30 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBDR[0]~0 ; LCCOMB_X7_Y17_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[0]~0 ; LCCOMB_X12_Y18_N10 ; 6 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDR[0]~0 ; LCCOMB_X10_Y15_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TDDR[3]~0 ; LCCOMB_X4_Y15_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMERC~1 ; LCCOMB_X10_Y15_N2 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMERD~1 ; LCCOMB_X3_Y15_N4 ; 9 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_A[0]~0 ; LCCOMB_X10_Y18_N16 ; 10 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_B[0]~3 ; LCCOMB_X12_Y17_N4 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_C[0]~1 ; LCCOMB_X11_Y18_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_D[0]~1 ; LCCOMB_X11_Y18_N16 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|XTAL_STRB ; FF_X3_Y20_N7 ; 44 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|RSR[1]~0 ; LCCOMB_X14_Y19_N26 ; 2 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|SCR[0]~0 ; LCCOMB_X14_Y22_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|TSR[0]~1 ; LCCOMB_X14_Y19_N24 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[3]~0 ; LCCOMB_X12_Y16_N8 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[7] ; FF_X14_Y20_N1 ; 19 ; Sync. clear, Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[7]~3 ; LCCOMB_X11_Y19_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|BITCNT[0]~2 ; LCCOMB_X10_Y24_N14 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|SHIFT_REG[6]~1 ; LCCOMB_X10_Y22_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\CLKDIV:CLK_DIVCNT[0]~0 ; LCCOMB_X3_Y27_N20 ; 5 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|BITCNT~1 ; LCCOMB_X14_Y23_N6 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|CLK_STRB ; FF_X2_Y27_N7 ; 15 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|SHIFTREG~0 ; LCCOMB_X12_Y21_N12 ; 7 ; Sync. load ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|SHIFT_REG[1]~8 ; LCCOMB_X12_Y23_N4 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|TX_END ; FF_X12_Y23_N17 ; 17 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|_~0 ; LCCOMB_X21_Y9_N28 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|valid_rdreq~1 ; LCCOMB_X23_Y7_N18 ; 20 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|valid_wrreq~1 ; LCCOMB_X18_Y18_N20 ; 18 ; Clock enable, Write enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|_~0 ; LCCOMB_X22_Y22_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|valid_rdreq~1 ; LCCOMB_X22_Y22_N4 ; 15 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|valid_wrreq~0 ; LCCOMB_X26_Y24_N4 ; 22 ; Clock enable, Write enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_10~0 ; LCCOMB_X20_Y16_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_11~0 ; LCCOMB_X20_Y16_N28 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_8~2 ; LCCOMB_X26_Y22_N14 ; 32 ; Async. clear ; yes ; Global Clock ; GCLK5 ; -- ; -; MAIN_CLK ; PIN_G2 ; 2272 ; Clock ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CLEAR_FIFO_CNT ; FF_X23_Y12_N17 ; 26 ; Sync. load ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[3]~1 ; LCCOMB_X27_Y6_N0 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[0]~4 ; LCCOMB_X22_Y2_N22 ; 32 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[1]~2 ; LCCOMB_X34_Y2_N8 ; 32 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[2]~3 ; LCCOMB_X21_Y4_N10 ; 32 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_LE[3] ; LCCOMB_X34_Y2_N24 ; 32 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_ADR_CNT[22]~40 ; LCCOMB_X26_Y8_N24 ; 23 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_H_D[7]~0 ; LCCOMB_X26_Y11_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[7]~0 ; LCCOMB_X26_Y11_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[7]~0 ; LCCOMB_X25_Y11_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[2]~0 ; LCCOMB_X23_Y11_N24 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_CLUT_WR[1] ; LCCOMB_X25_Y16_N22 ; 1 ; Write enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_CLUT_WR[2] ; LCCOMB_X25_Y14_N26 ; 1 ; Write enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_CLUT_WR[3] ; LCCOMB_X25_Y16_N0 ; 1 ; Write enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[15]~3 ; LCCOMB_X22_Y19_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[23]~0 ; LCCOMB_X23_Y12_N4 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[31]~2 ; LCCOMB_X27_Y17_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[5]~1 ; LCCOMB_X23_Y18_N22 ; 6 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7]~6 ; LCCOMB_X28_Y18_N22 ; 2 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[15]~1 ; LCCOMB_X21_Y19_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[23]~0 ; LCCOMB_X29_Y14_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[31]~2 ; LCCOMB_X23_Y14_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[7]~3 ; LCCOMB_X23_Y14_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15]~1 ; LCCOMB_X23_Y19_N24 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[23]~0 ; LCCOMB_X28_Y15_N4 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[31]~2 ; LCCOMB_X25_Y17_N16 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[7]~3 ; LCCOMB_X22_Y17_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[15]~1 ; LCCOMB_X21_Y19_N28 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[23]~0 ; LCCOMB_X28_Y15_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31]~2 ; LCCOMB_X28_Y17_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[7]~3 ; LCCOMB_X28_Y17_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[15]~1 ; LCCOMB_X23_Y19_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[23]~0 ; LCCOMB_X29_Y12_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[31]~2 ; LCCOMB_X25_Y17_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[7]~3 ; LCCOMB_X25_Y17_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[15]~1 ; LCCOMB_X22_Y18_N16 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[23]~0 ; LCCOMB_X29_Y18_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[7]~2 ; LCCOMB_X23_Y18_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; FF_X33_Y18_N13 ; 54 ; Sync. load ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; FF_X33_Y18_N15 ; 54 ; Sync. clear ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLR_FIFO ; FF_X29_Y21_N3 ; 34 ; Async. clear ; yes ; Global Clock ; GCLK11 ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DOP_FIFO_CLR ; FF_X36_Y17_N25 ; 21 ; Async. clear ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_CLUT_WR[0] ; LCCOMB_X23_Y16_N24 ; 1 ; Write enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_CLUT_WR[1] ; LCCOMB_X23_Y16_N8 ; 1 ; Write enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_CLUT_WR[3] ; LCCOMB_X23_Y16_N18 ; 1 ; Write enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[10]~3 ; LCCOMB_X28_Y16_N22 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[7]~1 ; LCCOMB_X28_Y16_N16 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; FF_X37_Y20_N27 ; 141 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; FF_X33_Y12_N25 ; 30 ; Clock enable, Sync. clear ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK ; LCCOMB_X26_Y18_N4 ; 3 ; Clock ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK ; LCCOMB_X26_Y18_N4 ; 850 ; Clock ; yes ; Global Clock ; GCLK6 ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_CLUT_WR[0] ; LCCOMB_X26_Y13_N18 ; 1 ; Write enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_CLUT_WR[1] ; LCCOMB_X21_Y13_N14 ; 1 ; Write enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_SHIFT_MODE[1]~0 ; LCCOMB_X29_Y17_N18 ; 2 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[6]~7 ; LCCOMB_X35_Y17_N16 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYNC_PIX ; FF_X34_Y14_N13 ; 10 ; Sync. clear ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYS_CTR[6]~0 ; LCCOMB_X26_Y16_N6 ; 6 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[11]~1 ; LCCOMB_X30_Y13_N14 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[7]~0 ; LCCOMB_X30_Y13_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[11]~1 ; LCCOMB_X30_Y10_N2 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[7]~0 ; LCCOMB_X29_Y10_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[11]~1 ; LCCOMB_X30_Y10_N12 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[7]~0 ; LCCOMB_X29_Y10_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[11]~1 ; LCCOMB_X33_Y13_N12 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[7]~0 ; LCCOMB_X33_Y13_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[11]~1 ; LCCOMB_X30_Y12_N28 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[7]~0 ; LCCOMB_X30_Y12_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[11]~1 ; LCCOMB_X29_Y14_N22 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[7]~0 ; LCCOMB_X26_Y12_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[15]~1 ; LCCOMB_X26_Y17_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LOF[7]~0 ; LCCOMB_X27_Y15_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[15]~3 ; LCCOMB_X26_Y17_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_LWD[7]~2 ; LCCOMB_X26_Y15_N16 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[10]~1 ; LCCOMB_X30_Y15_N4 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[7]~0 ; LCCOMB_X29_Y15_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[10]~1 ; LCCOMB_X25_Y13_N18 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[7]~0 ; LCCOMB_X30_Y13_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[7]~0 ; LCCOMB_X26_Y18_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[8]~1 ; LCCOMB_X26_Y13_N20 ; 1 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[10]~1 ; LCCOMB_X29_Y14_N20 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[7]~0 ; LCCOMB_X29_Y13_N4 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[10]~1 ; LCCOMB_X30_Y15_N30 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[7]~0 ; LCCOMB_X29_Y16_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[10]~1 ; LCCOMB_X26_Y14_N6 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[7]~0 ; LCCOMB_X27_Y16_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[3]~0 ; LCCOMB_X25_Y18_N26 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[10]~1 ; LCCOMB_X27_Y18_N20 ; 3 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[7]~0 ; LCCOMB_X26_Y16_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[7]~3 ; LCCOMB_X27_Y18_N6 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~92 ; LCCOMB_X28_Y20_N4 ; 10 ; Sync. clear ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|inst37 ; LCCOMB_X66_Y4_N2 ; 32 ; Output enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|inst65~0 ; LCCOMB_X37_Y20_N28 ; 34 ; Clock enable, Write enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|inst67 ; LCCOMB_X37_Y17_N12 ; 1 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|inst90 ; DDIOOECELL_X63_Y0_N12 ; 1 ; Output enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; DDIOOECELL_X67_Y11_N12 ; 1 ; Output enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|inst90~_Duplicate_2 ; DDIOOECELL_X52_Y0_N26 ; 1 ; Output enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; DDIOOECELL_X43_Y0_N19 ; 1 ; Output enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|inst95 ; FF_X39_Y18_N21 ; 128 ; Sync. load ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|_~0 ; LCCOMB_X36_Y20_N2 ; 6 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr|dffe20a[0] ; FF_X57_Y17_N21 ; 72 ; Async. clear ; yes ; Global Clock ; GCLK9 ; -- ; -; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|valid_wrreq~0 ; LCCOMB_X57_Y17_N14 ; 14 ; Clock enable, Write enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; FF_X45_Y15_N1 ; 258 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; FF_X18_Y13_N29 ; 64 ; Clock enable ; no ; -- ; -- ; -- ; -; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; FF_X18_Y13_N3 ; 33 ; Clock enable ; no ; -- ; -- ; -- ; -; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; PLL_3 ; 52 ; Clock ; yes ; Global Clock ; GCLK14 ; -- ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; PLL_1 ; 691 ; Clock ; yes ; Global Clock ; GCLK3 ; -- ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; PLL_1 ; 96 ; Clock ; yes ; Global Clock ; GCLK1 ; -- ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; PLL_1 ; 5 ; Clock ; yes ; Global Clock ; GCLK0 ; -- ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; PLL_1 ; 41 ; Clock ; yes ; Global Clock ; GCLK2 ; -- ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; PLL_1 ; 189 ; Clock, Latch enable ; yes ; Global Clock ; GCLK4 ; -- ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; PLL_4 ; 7 ; Clock ; yes ; Global Clock ; GCLK16 ; -- ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; PLL_4 ; 585 ; Clock ; yes ; Global Clock ; GCLK17 ; -- ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; PLL_4 ; 4 ; Clock ; yes ; Global Clock ; GCLK18 ; -- ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] ; PLL_4 ; 2 ; Clock ; yes ; Global Clock ; GCLK19 ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|_~1 ; LCCOMB_X23_Y26_N8 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|busy ; LCCOMB_X22_Y25_N2 ; 15 ; Clock enable ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|input_latch_enable~0 ; LCCOMB_X22_Y26_N10 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[7]~0 ; LCCOMB_X14_Y25_N0 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated|_~0 ; LCCOMB_X19_Y28_N4 ; 14 ; Clock enable ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[7]~0 ; LCCOMB_X21_Y29_N18 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|_~9 ; LCCOMB_X21_Y27_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[7]~0 ; LCCOMB_X18_Y29_N18 ; 8 ; Sync. load ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|_~0 ; LCCOMB_X21_Y26_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|power_up~4 ; LCCOMB_X21_Y26_N10 ; 6 ; Clock enable ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|power_up~5 ; LCCOMB_X21_Y27_N12 ; 5 ; Sync. load ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_counter_state~0 ; LCCOMB_X21_Y29_N6 ; 16 ; Sync. load ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_counter_state~1 ; LCCOMB_X18_Y29_N24 ; 13 ; Clock enable ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_seq_ena_state ; FF_X22_Y29_N31 ; 13 ; Sync. load ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|scan_cache_write_enable~0 ; LCCOMB_X20_Y26_N4 ; 3 ; Write enable ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[17]~3 ; LCCOMB_X22_Y23_N2 ; 18 ; Clock enable ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg_clear~0 ; LCCOMB_X22_Y27_N28 ; 35 ; Sync. clear, Sync. load ; no ; -- ; -- ; -- ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|tmp_nominal_data_out_state ; FF_X21_Y25_N29 ; 10 ; Sync. load ; no ; -- ; -- ; -- ; -; inst25 ; LCCOMB_X15_Y23_N20 ; 1027 ; Async. clear, Async. load ; yes ; Global Clock ; GCLK10 ; -- ; -; inst25 ; LCCOMB_X15_Y23_N20 ; 119 ; Clock enable, Sync. clear, Sync. load ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|ACHTELSEKUNDEN[2]~0 ; LCCOMB_X1_Y13_N6 ; 4 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|ACP_CONF[15]~3 ; LCCOMB_X16_Y11_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|ACP_CONF[23]~1 ; LCCOMB_X11_Y13_N28 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|ACP_CONF[31]~0 ; LCCOMB_X16_Y11_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|ACP_CONF[7]~4 ; LCCOMB_X15_Y11_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_CLEAR[0] ; FF_X17_Y10_N9 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_CLEAR[1] ; FF_X17_Y10_N31 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_CLEAR[2] ; FF_X17_Y10_N1 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_CLEAR[3] ; FF_X17_Y10_N23 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_CLEAR[4] ; FF_X17_Y10_N21 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_CLEAR[5] ; FF_X17_Y10_N11 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_CLEAR[6] ; FF_X17_Y10_N25 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_CLEAR[8] ; FF_X17_Y10_N15 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_CLEAR[9] ; FF_X17_Y10_N29 ; 1 ; Async. clear ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_CTR[15]~2 ; LCCOMB_X15_Y15_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_CTR[23]~1 ; LCCOMB_X12_Y11_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_CTR[31]~3 ; LCCOMB_X18_Y12_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_CTR[7]~0 ; LCCOMB_X15_Y13_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_ENA[15]~2 ; LCCOMB_X15_Y15_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_ENA[23]~1 ; LCCOMB_X12_Y13_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_ENA[31]~0 ; LCCOMB_X16_Y13_N24 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_ENA[7]~3 ; LCCOMB_X15_Y13_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_LATCH[0]~26 ; LCCOMB_X14_Y13_N30 ; 1 ; Clock ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_LATCH[1]~25 ; LCCOMB_X15_Y11_N22 ; 1 ; Clock ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_LATCH[2]~24 ; LCCOMB_X15_Y11_N6 ; 1 ; Clock ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_LATCH[3]~23 ; LCCOMB_X15_Y10_N6 ; 1 ; Clock ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_LATCH[4]~22 ; LCCOMB_X14_Y13_N20 ; 1 ; Clock ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_LATCH[5]~21 ; LCCOMB_X15_Y11_N0 ; 1 ; Clock ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_LATCH[6]~20 ; LCCOMB_X15_Y12_N26 ; 1 ; Clock ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_LATCH[8]~19 ; LCCOMB_X15_Y15_N6 ; 1 ; Clock ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|INT_LATCH[9]~18 ; LCCOMB_X15_Y15_N16 ; 1 ; Clock ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|RTC_ADR[5]~0 ; LCCOMB_X8_Y12_N24 ; 6 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[0][0]~1 ; LCCOMB_X6_Y15_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[0][13]~14 ; LCCOMB_X4_Y14_N22 ; 1 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[0][2]~4 ; LCCOMB_X7_Y15_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][10]~10 ; LCCOMB_X7_Y14_N4 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][11]~77 ; LCCOMB_X1_Y13_N26 ; 5 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][12]~11 ; LCCOMB_X8_Y13_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][13]~13 ; LCCOMB_X6_Y14_N18 ; 7 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][14]~15 ; LCCOMB_X7_Y14_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][15]~16 ; LCCOMB_X11_Y13_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][16]~17 ; LCCOMB_X4_Y13_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][17]~18 ; LCCOMB_X3_Y11_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][18]~19 ; LCCOMB_X2_Y14_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][19]~20 ; LCCOMB_X2_Y13_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][1]~2 ; LCCOMB_X7_Y13_N28 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][20]~21 ; LCCOMB_X2_Y13_N16 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][21]~22 ; LCCOMB_X3_Y14_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][22]~23 ; LCCOMB_X2_Y14_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][23]~24 ; LCCOMB_X3_Y10_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][24]~25 ; LCCOMB_X3_Y10_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][25]~26 ; LCCOMB_X2_Y12_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][26]~27 ; LCCOMB_X2_Y12_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][27]~28 ; LCCOMB_X4_Y9_N24 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][28]~29 ; LCCOMB_X4_Y13_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][29]~30 ; LCCOMB_X3_Y11_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][30]~31 ; LCCOMB_X3_Y12_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][31]~32 ; LCCOMB_X5_Y12_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][32]~33 ; LCCOMB_X4_Y10_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][33]~34 ; LCCOMB_X8_Y10_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][34]~35 ; LCCOMB_X8_Y10_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][35]~36 ; LCCOMB_X4_Y10_N0 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][36]~37 ; LCCOMB_X2_Y10_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][37]~38 ; LCCOMB_X2_Y10_N24 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][38]~39 ; LCCOMB_X7_Y10_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][39]~40 ; LCCOMB_X4_Y10_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][3]~5 ; LCCOMB_X6_Y13_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][40]~41 ; LCCOMB_X6_Y9_N24 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][41]~42 ; LCCOMB_X5_Y13_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][42]~43 ; LCCOMB_X6_Y9_N6 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][43]~44 ; LCCOMB_X9_Y11_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][44]~45 ; LCCOMB_X10_Y11_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][45]~46 ; LCCOMB_X10_Y10_N28 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][46]~47 ; LCCOMB_X10_Y10_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][47]~48 ; LCCOMB_X9_Y13_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][48]~49 ; LCCOMB_X9_Y13_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][49]~50 ; LCCOMB_X9_Y10_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][50]~51 ; LCCOMB_X9_Y10_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][51]~52 ; LCCOMB_X8_Y9_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][52]~53 ; LCCOMB_X7_Y9_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][53]~54 ; LCCOMB_X11_Y9_N14 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][54]~55 ; LCCOMB_X10_Y9_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][55]~56 ; LCCOMB_X10_Y11_N20 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][56]~57 ; LCCOMB_X10_Y9_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][57]~58 ; LCCOMB_X8_Y12_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][58]~59 ; LCCOMB_X8_Y12_N10 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][59]~60 ; LCCOMB_X9_Y12_N24 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][5]~9 ; LCCOMB_X6_Y14_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][60]~61 ; LCCOMB_X5_Y12_N26 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][61]~62 ; LCCOMB_X5_Y12_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][62]~63 ; LCCOMB_X12_Y12_N16 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|WERTE[7][63]~64 ; LCCOMB_X11_Y12_N12 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|_~503 ; LCCOMB_X6_Y11_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|_~504 ; LCCOMB_X5_Y11_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|_~505 ; LCCOMB_X4_Y14_N28 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -; interrupt_handler:nobody|_~506 ; LCCOMB_X7_Y13_N22 ; 8 ; Clock enable ; no ; -- ; -- ; -- ; -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Global & Other Fast Signals ; -+---------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+ -; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; -+---------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+ -; CLK33M ; PIN_AB12 ; 12 ; 0 ; Global Clock ; GCLK15 ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|CLR_FIFO ; LCCOMB_X26_Y22_N16 ; 250 ; 0 ; Global Clock ; GCLK7 ; -- ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_8~2 ; LCCOMB_X26_Y22_N14 ; 32 ; 0 ; Global Clock ; GCLK5 ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLR_FIFO ; FF_X29_Y21_N3 ; 34 ; 0 ; Global Clock ; GCLK11 ; -- ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK ; LCCOMB_X26_Y18_N4 ; 850 ; 0 ; Global Clock ; GCLK6 ; -- ; -; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr|dffe20a[0] ; FF_X57_Y17_N21 ; 72 ; 0 ; Global Clock ; GCLK9 ; -- ; -; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; PLL_3 ; 52 ; 0 ; Global Clock ; GCLK14 ; -- ; -; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[1] ; PLL_3 ; 1 ; 0 ; Global Clock ; GCLK12 ; -- ; -; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[2] ; PLL_3 ; 1 ; 0 ; Global Clock ; GCLK13 ; -- ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; PLL_1 ; 691 ; 0 ; Global Clock ; GCLK3 ; -- ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; PLL_1 ; 96 ; 0 ; Global Clock ; GCLK1 ; -- ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; PLL_1 ; 5 ; 0 ; Global Clock ; GCLK0 ; -- ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; PLL_1 ; 41 ; 0 ; Global Clock ; GCLK2 ; -- ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; PLL_1 ; 189 ; 0 ; Global Clock ; GCLK4 ; -- ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; PLL_4 ; 7 ; 0 ; Global Clock ; GCLK16 ; -- ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; PLL_4 ; 585 ; 0 ; Global Clock ; GCLK17 ; -- ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; PLL_4 ; 4 ; 0 ; Global Clock ; GCLK18 ; -- ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] ; PLL_4 ; 2 ; 0 ; Global Clock ; GCLK19 ; -- ; -; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; PLL_2 ; 1 ; 0 ; Global Clock ; GCLK8 ; -- ; -; inst25 ; LCCOMB_X15_Y23_N20 ; 1027 ; 0 ; Global Clock ; GCLK10 ; -- ; -+---------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------------+ -; Non-Global High Fan-Out Signals ; -+-----------------------------------------------------------------------------------------------------------------------------------+---------+ -; Name ; Fan-Out ; -+-----------------------------------------------------------------------------------------------------------------------------------+---------+ -; MAIN_CLK~input ; 2272 ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; 385 ; -; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; 258 ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; 257 ; -; nFB_WR~input ; 235 ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; 225 ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; 208 ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; 161 ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; 158 ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[26] ; 156 ; -; FB_AD[17]~input ; 145 ; -; FB_AD[18]~input ; 145 ; -; FB_AD[20]~input ; 144 ; -; FB_AD[16]~input ; 143 ; -; FB_AD[19]~input ; 143 ; -; FB_AD[21]~input ; 143 ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; 141 ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; 141 ; -; FB_AD[22]~input ; 140 ; -; FB_AD[23]~input ; 137 ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[0] ; 132 ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; 132 ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; 129 ; -; Video:Fredi_Aschwanden|inst95 ; 128 ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; 120 ; -; inst25 ; 118 ; -; nFB_OE~input ; 101 ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; 97 ; -; nFB_CS2~input ; 95 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Selector68~47 ; 88 ; -; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; 83 ; -; interrupt_handler:nobody|RTC_ADR[4] ; 80 ; -; interrupt_handler:nobody|RTC_ADR[5] ; 79 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|ROLL_OVER ; 78 ; -; interrupt_handler:nobody|UHR_DS~5 ; 71 ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE_CS~1 ; 68 ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2] ; 66 ; -; interrupt_handler:nobody|UHR_DS~6 ; 66 ; -; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; 65 ; -; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; 64 ; -; FB_AD[24]~input ; 63 ; -; interrupt_handler:nobody|RTC_ADR[3] ; 62 ; -; interrupt_handler:nobody|RTC_ADR[2] ; 62 ; -; interrupt_handler:nobody|RTC_ADR[1] ; 62 ; -; interrupt_handler:nobody|RTC_ADR[0] ; 62 ; -; ~GND ; 61 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|DEC_STATE ; 60 ; -; nFB_CS1~input ; 59 ; -; FB_AD[25]~input ; 59 ; -; FB_AD[26]~input ; 57 ; -+-----------------------------------------------------------------------------------------------------------------------------------+---------+ - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Fitter RAM Summary ; -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------+ -; Name ; Type ; Mode ; Clock Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF ; Location ; -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------+ -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024 ; 8 ; 256 ; 32 ; yes ; no ; yes ; yes ; 8192 ; 1024 ; 8 ; 256 ; 32 ; 8192 ; 1 ; None ; M9K_X24_Y11_N0 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 256 ; 32 ; 1024 ; 8 ; yes ; no ; yes ; yes ; 8192 ; 256 ; 32 ; 1024 ; 8 ; 8192 ; 1 ; None ; M9K_X24_Y21_N0 ; -; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 16 ; 3 ; 16 ; 3 ; yes ; yes ; yes ; yes ; 48 ; 16 ; 3 ; 16 ; 3 ; 48 ; 1 ; None ; M9K_X24_Y15_N0 ; -; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 16 ; 3 ; 16 ; 3 ; yes ; yes ; yes ; yes ; 48 ; 16 ; 3 ; 16 ; 3 ; 48 ; 1 ; None ; M9K_X24_Y15_N0 ; -; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 16 ; 3 ; 16 ; 3 ; yes ; yes ; yes ; yes ; 48 ; 16 ; 3 ; 16 ; 3 ; 48 ; 1 ; None ; M9K_X24_Y13_N0 ; -; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256 ; 6 ; 256 ; 6 ; yes ; yes ; yes ; yes ; 1536 ; 256 ; 6 ; 256 ; 6 ; 1536 ; 1 ; None ; M9K_X24_Y20_N0 ; -; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256 ; 6 ; 256 ; 6 ; yes ; yes ; yes ; yes ; 1536 ; 256 ; 6 ; 256 ; 6 ; 1536 ; 1 ; None ; M9K_X24_Y19_N0 ; -; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256 ; 6 ; 256 ; 6 ; yes ; yes ; yes ; yes ; 1536 ; 256 ; 6 ; 256 ; 6 ; 1536 ; 1 ; None ; M9K_X24_Y17_N0 ; -; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256 ; 8 ; 256 ; 8 ; yes ; yes ; yes ; yes ; 2048 ; 256 ; 8 ; 256 ; 8 ; 2048 ; 1 ; None ; M9K_X24_Y14_N0 ; -; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256 ; 8 ; 256 ; 8 ; yes ; yes ; yes ; yes ; 2048 ; 256 ; 8 ; 256 ; 8 ; 2048 ; 1 ; None ; M9K_X24_Y16_N0 ; -; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256 ; 8 ; 256 ; 8 ; yes ; yes ; yes ; yes ; 2048 ; 256 ; 8 ; 256 ; 8 ; 2048 ; 1 ; None ; M9K_X24_Y18_N0 ; -; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 128 ; 128 ; 128 ; 128 ; yes ; no ; yes ; no ; 16384 ; 128 ; 128 ; 128 ; 128 ; 16384 ; 4 ; None ; M9K_X40_Y19_N0, M9K_X40_Y20_N0, M9K_X40_Y21_N0, M9K_X40_Y22_N0 ; -; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 512 ; 128 ; 512 ; 128 ; yes ; no ; yes ; yes ; 65536 ; 512 ; 128 ; 512 ; 128 ; 65536 ; 8 ; None ; M9K_X40_Y16_N0, M9K_X40_Y15_N0, M9K_X58_Y16_N0, M9K_X58_Y17_N0, M9K_X40_Y17_N0, M9K_X40_Y14_N0, M9K_X40_Y13_N0, M9K_X40_Y18_N0 ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4|altsyncram_46r:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 144 ; 1 ; -- ; -- ; yes ; no ; -- ; -- ; 144 ; 144 ; 1 ; -- ; -- ; 144 ; 1 ; None ; M9K_X24_Y25_N0 ; -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------+ -Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section. - - -+-----------------------------------------------------------------------------------------------+ -; Fitter DSP Block Usage Summary ; -+---------------------------------------+-------------+---------------------+-------------------+ -; Statistic ; Number Used ; Available per Block ; Maximum Available ; -+---------------------------------------+-------------+---------------------+-------------------+ -; Simple Multipliers (9-bit) ; 0 ; 2 ; 252 ; -; Simple Multipliers (18-bit) ; 3 ; 1 ; 126 ; -; Embedded Multiplier Blocks ; 3 ; -- ; 126 ; -; Embedded Multiplier 9-bit elements ; 6 ; 2 ; 252 ; -; Signed Embedded Multipliers ; 0 ; -- ; -- ; -; Unsigned Embedded Multipliers ; 3 ; -- ; -- ; -; Mixed Sign Embedded Multipliers ; 0 ; -- ; -- ; -; Variable Sign Embedded Multipliers ; 0 ; -- ; -- ; -; Dedicated Input Shift Register Chains ; 0 ; -- ; -- ; -+---------------------------------------+-------------+---------------------+-------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; DSP Block Details ; -+------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+ -; Name ; Mode ; Location ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ; -+------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+ -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14|mult_cat:auto_generated|mac_out2 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y14_N2 ; ; No ; ; ; ; no ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14|mult_cat:auto_generated|mac_mult1 ; ; DSPMULT_X31_Y14_N0 ; Unsigned ; ; no ; no ; no ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6|mult_aat:auto_generated|mac_out2 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y10_N2 ; ; No ; ; ; ; no ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6|mult_aat:auto_generated|mac_mult1 ; ; DSPMULT_X31_Y10_N0 ; Unsigned ; ; no ; no ; no ; ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12|mult_aat:auto_generated|mac_out2 ; Simple Multiplier (18-bit) ; DSPOUT_X31_Y12_N2 ; ; No ; ; ; ; no ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12|mult_aat:auto_generated|mac_mult1 ; ; DSPMULT_X31_Y12_N0 ; Unsigned ; ; no ; no ; no ; ; -+------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+ - - -+--------------------------------------------------------+ -; Interconnect Usage Summary ; -+----------------------------+---------------------------+ -; Interconnect Resource Type ; Usage ; -+----------------------------+---------------------------+ -; Block interconnects ; 16,358 / 116,715 ( 14 % ) ; -; C16 interconnects ; 749 / 3,886 ( 19 % ) ; -; C4 interconnects ; 10,626 / 73,752 ( 14 % ) ; -; Direct links ; 2,046 / 116,715 ( 2 % ) ; -; Global clocks ; 20 / 20 ( 100 % ) ; -; Local interconnects ; 4,734 / 39,600 ( 12 % ) ; -; R24 interconnects ; 882 / 3,777 ( 23 % ) ; -; R4 interconnects ; 11,442 / 99,858 ( 11 % ) ; -+----------------------------+---------------------------+ - - -+-----------------------------------------------------------------------------+ -; LAB Logic Elements ; -+---------------------------------------------+-------------------------------+ -; Number of Logic Elements (Average = 12.60) ; Number of LABs (Total = 756) ; -+---------------------------------------------+-------------------------------+ -; 1 ; 41 ; -; 2 ; 20 ; -; 3 ; 22 ; -; 4 ; 11 ; -; 5 ; 13 ; -; 6 ; 12 ; -; 7 ; 15 ; -; 8 ; 13 ; -; 9 ; 13 ; -; 10 ; 30 ; -; 11 ; 23 ; -; 12 ; 32 ; -; 13 ; 29 ; -; 14 ; 47 ; -; 15 ; 59 ; -; 16 ; 376 ; -+---------------------------------------------+-------------------------------+ - - -+--------------------------------------------------------------------+ -; LAB-wide Signals ; -+------------------------------------+-------------------------------+ -; LAB-wide Signals (Average = 1.78) ; Number of LABs (Total = 756) ; -+------------------------------------+-------------------------------+ -; 1 Async. clear ; 239 ; -; 1 Clock ; 631 ; -; 1 Clock enable ; 289 ; -; 1 Sync. clear ; 20 ; -; 1 Sync. load ; 26 ; -; 2 Async. clears ; 12 ; -; 2 Clock enables ; 84 ; -; 2 Clocks ; 41 ; -+------------------------------------+-------------------------------+ - - -+------------------------------------------------------------------------------+ -; LAB Signals Sourced ; -+----------------------------------------------+-------------------------------+ -; Number of Signals Sourced (Average = 18.19) ; Number of LABs (Total = 756) ; -+----------------------------------------------+-------------------------------+ -; 0 ; 0 ; -; 1 ; 19 ; -; 2 ; 26 ; -; 3 ; 12 ; -; 4 ; 16 ; -; 5 ; 8 ; -; 6 ; 14 ; -; 7 ; 5 ; -; 8 ; 11 ; -; 9 ; 8 ; -; 10 ; 14 ; -; 11 ; 9 ; -; 12 ; 20 ; -; 13 ; 17 ; -; 14 ; 15 ; -; 15 ; 30 ; -; 16 ; 49 ; -; 17 ; 41 ; -; 18 ; 43 ; -; 19 ; 30 ; -; 20 ; 42 ; -; 21 ; 35 ; -; 22 ; 49 ; -; 23 ; 45 ; -; 24 ; 31 ; -; 25 ; 31 ; -; 26 ; 27 ; -; 27 ; 28 ; -; 28 ; 20 ; -; 29 ; 17 ; -; 30 ; 18 ; -; 31 ; 10 ; -; 32 ; 16 ; -+----------------------------------------------+-------------------------------+ - - -+---------------------------------------------------------------------------------+ -; LAB Signals Sourced Out ; -+-------------------------------------------------+-------------------------------+ -; Number of Signals Sourced Out (Average = 8.27) ; Number of LABs (Total = 756) ; -+-------------------------------------------------+-------------------------------+ -; 0 ; 1 ; -; 1 ; 61 ; -; 2 ; 48 ; -; 3 ; 47 ; -; 4 ; 43 ; -; 5 ; 40 ; -; 6 ; 51 ; -; 7 ; 50 ; -; 8 ; 53 ; -; 9 ; 71 ; -; 10 ; 46 ; -; 11 ; 45 ; -; 12 ; 51 ; -; 13 ; 46 ; -; 14 ; 26 ; -; 15 ; 25 ; -; 16 ; 19 ; -; 17 ; 5 ; -; 18 ; 9 ; -; 19 ; 6 ; -; 20 ; 4 ; -; 21 ; 1 ; -; 22 ; 2 ; -; 23 ; 0 ; -; 24 ; 3 ; -; 25 ; 2 ; -; 26 ; 0 ; -; 27 ; 1 ; -+-------------------------------------------------+-------------------------------+ - - -+------------------------------------------------------------------------------+ -; LAB Distinct Inputs ; -+----------------------------------------------+-------------------------------+ -; Number of Distinct Inputs (Average = 18.51) ; Number of LABs (Total = 756) ; -+----------------------------------------------+-------------------------------+ -; 0 ; 0 ; -; 1 ; 1 ; -; 2 ; 22 ; -; 3 ; 24 ; -; 4 ; 30 ; -; 5 ; 15 ; -; 6 ; 15 ; -; 7 ; 23 ; -; 8 ; 16 ; -; 9 ; 20 ; -; 10 ; 17 ; -; 11 ; 19 ; -; 12 ; 16 ; -; 13 ; 20 ; -; 14 ; 18 ; -; 15 ; 17 ; -; 16 ; 19 ; -; 17 ; 34 ; -; 18 ; 26 ; -; 19 ; 19 ; -; 20 ; 27 ; -; 21 ; 33 ; -; 22 ; 35 ; -; 23 ; 33 ; -; 24 ; 33 ; -; 25 ; 30 ; -; 26 ; 30 ; -; 27 ; 21 ; -; 28 ; 15 ; -; 29 ; 16 ; -; 30 ; 26 ; -; 31 ; 28 ; -; 32 ; 29 ; -; 33 ; 25 ; -; 34 ; 4 ; -+----------------------------------------------+-------------------------------+ - - -+------------------------------------------+ -; I/O Rules Summary ; -+----------------------------------+-------+ -; I/O Rules Statistic ; Total ; -+----------------------------------+-------+ -; Total I/O Rules ; 30 ; -; Number of I/O Rules Passed ; 17 ; -; Number of I/O Rules Failed ; 0 ; -; Number of I/O Rules Unchecked ; 0 ; -; Number of I/O Rules Inapplicable ; 13 ; -+----------------------------------+-------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; I/O Rules Details ; -+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+ -; Status ; ID ; Category ; Rule Description ; Severity ; Information ; Area ; Extra Information ; -+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+ -; Pass ; IO_000001 ; Capacity Checks ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found. ; I/O ; ; -; Pass ; IO_000002 ; Capacity Checks ; Number of clocks in an I/O bank should not exceed the number of clocks available. ; Critical ; 0 such failures found. ; I/O ; ; -; Pass ; IO_000003 ; Capacity Checks ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found. ; I/O ; ; -; Inapplicable ; IO_000004 ; Voltage Compatibility Checks ; The I/O bank should support the requested VCCIO. ; Critical ; No IOBANK_VCCIO assignments found. ; I/O ; ; -; Inapplicable ; IO_000005 ; Voltage Compatibility Checks ; The I/O bank should not have competing VREF values. ; Critical ; No VREF I/O Standard assignments found. ; I/O ; ; -; Pass ; IO_000006 ; Voltage Compatibility Checks ; The I/O bank should not have competing VCCIO values. ; Critical ; 0 such failures found. ; I/O ; ; -; Pass ; IO_000007 ; Valid Location Checks ; Checks for unavailable locations. ; Critical ; 0 such failures found. ; I/O ; ; -; Inapplicable ; IO_000008 ; Valid Location Checks ; Checks for reserved locations. ; Critical ; No reserved LogicLock region found. ; I/O ; ; -; Pass ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard. ; Critical ; 0 such failures found. ; I/O ; ; -; Pass ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction. ; Critical ; 0 such failures found. ; I/O ; ; -; Pass ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength. ; Critical ; 0 such failures found. ; I/O ; ; -; Pass ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value. ; Critical ; 0 such failures found. ; I/O ; ; -; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value. ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O ; ; -; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value. ; Critical ; No Weak Pull-Up Resistor assignments found. ; I/O ; ; -; Pass ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode. ; Critical ; 0 such failures found. ; I/O ; ; -; Pass ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength. ; Critical ; 0 such failures found. ; I/O ; ; -; Pass ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value. ; Critical ; 0 such failures found. ; I/O ; ; -; Pass ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode. ; Critical ; 0 such failures found. ; I/O ; ; -; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value. ; Critical ; No Weak Pull-Up Resistor assignments found. ; I/O ; ; -; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value. ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O ; ; -; Pass ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value. ; Critical ; 0 such failures found. ; I/O ; ; -; Pass ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value. ; Critical ; 0 such failures found. ; I/O ; ; -; Pass ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time. ; Critical ; 0 such failures found. ; I/O ; ; -; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time. ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O ; ; -; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value. ; Critical ; No Slew Rate assignments found. ; I/O ; ; -; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value. ; Critical ; No Slew Rate assignments found. ; I/O ; ; -; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time. ; Critical ; No Slew Rate assignments found. ; I/O ; ; -; Pass ; IO_000033 ; Electromigration Checks ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found. ; I/O ; ; -; Inapplicable ; IO_000034 ; SI Related Distance Checks ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O. ; High ; No Differential I/O Standard assignments found. ; I/O ; ; -; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks ; No more than 20 outputs are allowed in a VREF group when VREF is being read from. ; High ; No VREF I/O Standard assignments found. ; I/O ; ; -; ---- ; ---- ; Disclaimer ; OCT rules are checked but not reported. ; None ; ---- ; On Chip Termination ; ; -+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; I/O Rules Matrix ; -+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+ -; Pin/Rules ; IO_000001 ; IO_000002 ; IO_000003 ; IO_000004 ; IO_000005 ; IO_000006 ; IO_000007 ; IO_000008 ; IO_000009 ; IO_000010 ; IO_000011 ; IO_000012 ; IO_000013 ; IO_000014 ; IO_000015 ; IO_000018 ; IO_000019 ; IO_000020 ; IO_000021 ; IO_000022 ; IO_000023 ; IO_000024 ; IO_000026 ; IO_000027 ; IO_000045 ; IO_000046 ; IO_000047 ; IO_000033 ; IO_000034 ; IO_000042 ; -+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+ -; Total Pass ; 295 ; 121 ; 295 ; 0 ; 0 ; 295 ; 295 ; 0 ; 295 ; 295 ; 168 ; 3 ; 0 ; 0 ; 183 ; 168 ; 3 ; 183 ; 0 ; 0 ; 11 ; 3 ; 171 ; 0 ; 0 ; 0 ; 0 ; 295 ; 0 ; 0 ; -; Total Unchecked ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; -; Total Inapplicable ; 0 ; 174 ; 0 ; 295 ; 295 ; 0 ; 0 ; 295 ; 0 ; 0 ; 127 ; 292 ; 295 ; 295 ; 112 ; 127 ; 292 ; 112 ; 295 ; 295 ; 284 ; 292 ; 124 ; 295 ; 295 ; 295 ; 295 ; 0 ; 295 ; 295 ; -; Total Fail ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; -; CLK24M576 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; LP_STR ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nFB_BURST ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nACSI_DRQ ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nACSI_INT ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSCSI_DRQ ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSCSI_MSG ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nDCHG ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SD_DATA0 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SD_DATA1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SD_DATA2 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SD_CARD_DEDECT ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SD_WP ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nDACK0 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; WP_CF_CARD ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSCSI_C_D ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSCSI_I_O ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nFB_CS3 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; CLK25M ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nACSI_ACK ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nACSI_RESET ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nACSI_CS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; ACSI_DIR ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; ACSI_A1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSCSI_ACK ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSCSI_ATN ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SCSI_DIR ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; MIDI_OLR ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; MIDI_TLR ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; TxD ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; RTS ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; DTR ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; AMKB_TX ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IDE_RES ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nIDE_CS0 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nIDE_CS1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nIDE_WR ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nIDE_RD ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nCF_CS0 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nCF_CS1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nROM3 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nROM4 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nRP_UDS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nRP_LDS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSDSEL ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nWR_GATE ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nWR ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; YM_QA ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; YM_QB ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; YM_QC ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SD_CLK ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; DSA_D ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nVWE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nVCAS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nVRAS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nVCS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nPD_VGA ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; TIN0 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSRCS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSRBLE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSRBHE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSRWE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nDREQ1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; LED_FPGA_OK ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSROE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VCKE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nFB_TA ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nDDR_CLK ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; DDR_CLK ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VSYNC_PAD ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; HSYNC_PAD ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nBLANK_PAD ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; PIXEL_CLK_PAD ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSYNC ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nMOT_ON ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSTEP_DIR ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSTEP ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; CLKUSB ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; LPDIR ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; BA[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; BA[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nIRQ[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nIRQ[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nIRQ[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nIRQ[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nIRQ[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nIRQ[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VA[12] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VA[11] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VA[10] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VA[9] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VA[8] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VA[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VA[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VA[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VA[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VA[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VA[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VA[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VA[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VB[7] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VB[6] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VB[5] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VB[4] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VB[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VB[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VB[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VB[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VDM[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VDM[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VDM[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VDM[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VG[7] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VG[6] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VG[5] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VG[4] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VG[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VG[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VG[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VG[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VR[7] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VR[6] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VR[5] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VR[4] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VR[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VR[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VR[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VR[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; TOUT0 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nMASTER ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[31] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[30] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[29] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[28] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[27] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[26] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[25] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[24] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[23] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[22] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[21] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[20] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[19] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[18] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[17] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[16] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[15] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[14] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[13] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[12] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[11] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[10] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[9] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[8] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[7] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[6] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[5] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[4] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_AD[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[31] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[30] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[29] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[28] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[27] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[26] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[25] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[24] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[23] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[22] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[21] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[20] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[19] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[18] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[17] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[16] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[15] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[14] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[13] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[12] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[11] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[10] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[9] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[8] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[7] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[6] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[5] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[4] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VD[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VDQS[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VDQS[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VDQS[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; VDQS[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[17] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[16] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[15] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[14] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[13] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[12] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[11] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[10] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[9] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[8] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IO[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[15] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[14] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[13] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[12] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[11] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[10] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[9] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[8] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SRD[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SCSI_PAR ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSCSI_SEL ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSCSI_BUSY ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nSCSI_RST ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SD_CD_DATA3 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SD_CMD_D1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; ACSI_D[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; ACSI_D[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; ACSI_D[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; ACSI_D[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; ACSI_D[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; ACSI_D[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; ACSI_D[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; ACSI_D[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; LP_D[7] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; LP_D[6] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; LP_D[5] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; LP_D[4] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; LP_D[3] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; LP_D[2] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; LP_D[1] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; LP_D[0] ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SCSI_D[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SCSI_D[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SCSI_D[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SCSI_D[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SCSI_D[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SCSI_D[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SCSI_D[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; SCSI_D[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nRSTO_MCF ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nFB_WR ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nFB_CS1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_SIZE1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_SIZE0 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; FB_ALE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nFB_CS2 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; MAIN_CLK ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nDACK1 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nFB_OE ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IDE_RDY ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; CLK33M ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; HD_DD ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nINDEX ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; RxD ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nWP ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; LP_BUSY ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; DCD ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; CTS ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; TRACK00 ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; IDE_INT ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; RI ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nPCI_INTD ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nPCI_INTC ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nPCI_INTB ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nPCI_INTA ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; DVI_INT ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; E0_INT ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; PIC_INT ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; PIC_AMKB_RX ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; MIDI_IN ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; nRD_DATA ; Pass ; Pass ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -; AMKB_RX ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; -+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+ - - -+-------------------------------------------------------------------------+ -; Fitter Device Options ; -+----------------------------------------------+--------------------------+ -; Option ; Setting ; -+----------------------------------------------+--------------------------+ -; Enable user-supplied start-up clock (CLKUSR) ; Off ; -; Enable device-wide reset (DEV_CLRn) ; On ; -; Enable device-wide output enable (DEV_OE) ; On ; -; Enable INIT_DONE output ; Off ; -; Configuration scheme ; Passive Serial ; -; Error detection CRC ; Off ; -; Enable Open Drain on CRC Error pin ; Off ; -; Configuration Voltage Level ; Auto ; -; Force Configuration Voltage Level ; On ; -; nCEO ; As output driving ground ; -; Data[0] ; As input tri-stated ; -; Data[1]/ASDO ; As input tri-stated ; -; Data[7..2] ; Unreserved ; -; FLASH_nCE/nCSO ; As input tri-stated ; -; Other Active Parallel pins ; Unreserved ; -; DCLK ; As input tri-stated ; -; Base pin-out file on sameframe device ; Off ; -+----------------------------------------------+--------------------------+ - - -+------------------------------------+ -; Operating Settings and Conditions ; -+---------------------------+--------+ -; Setting ; Value ; -+---------------------------+--------+ -; Nominal Core Voltage ; 1.20 V ; -; Low Junction Temperature ; 0 °C ; -; High Junction Temperature ; 85 °C ; -+---------------------------+--------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Estimated Delay Added for Hold Timing ; -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+ -; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ; -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+ -; I/O ; MAIN_CLK ; 245.886 ; -; MAIN_CLK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2],altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0],CLK33M,MAIN_CLK ; 444.109 ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2],altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0],CLK33M,MAIN_CLK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2],altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0],CLK33M,MAIN_CLK ; 1092.93 ; -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+ -Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off. -This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer. - - -+-----------------+ -; Fitter Messages ; -+-----------------+ -Info: ******************************************************************* -Info: Running Quartus II Fitter - Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition - Info: Processing started: Wed Dec 15 02:21:57 2010 -Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off firebeei1 -c firebee1 -Info: Selected device EP3C40F484C6 for design "firebee1" -Info: Core supply voltage is 1.2V -Info: Low junction temperature is 0 degrees C -Info: High junction temperature is 85 degrees C -Info: Implemented PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1" as Cyclone III PLL type - Info: Implementing clock multiplication of 1, clock division of 66, and phase shift of 0 degrees (0 ps) for altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] port - Info: Implementing clock multiplication of 67, clock division of 900, and phase shift of 0 degrees (0 ps) for altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[1] port - Info: Implementing clock multiplication of 67, clock division of 90, and phase shift of 0 degrees (0 ps) for altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[2] port -Info: None of the inputs fed by the compensated output clock of PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1" in Source Synchronous mode are set as the compensated input - Info: Input "nRD_DATA" that is fed by the compensated output clock of PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input -Warning: Implemented PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1" as Cyclone III PLL type, but with warnings - Warning: Can't achieve requested value multiplication of 16 for clock output altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] of parameter multiplication factor -- achieved value of multiplication of 109 - Warning: Can't achieve requested value division of 11 for clock output altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] of parameter division factor -- achieved value of division of 75 - Info: Implementing clock multiplication of 109, clock division of 1800, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] port - Info: Implementing clock multiplication of 109, clock division of 225, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] port - Info: Implementing clock multiplication of 109, clock division of 144, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] port - Info: Implementing clock multiplication of 109, clock division of 75, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] port -Info: None of the inputs fed by the compensated output clock of PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" in Source Synchronous mode are set as the compensated input - Info: Input "MAIN_CLK" that is fed by the compensated output clock of PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" in Source Synchronous mode has been set as a compensated input -Info: Implemented PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" as Cyclone III PLL type - Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 240 degrees (5051 ps) for altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] port - Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] port - Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 180 degrees (3788 ps) for altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] port - Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 105 degrees (2210 ps) for altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] port - Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 270 degrees (11364 ps) for altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] port -Info: Implemented PLL "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1" as Cyclone III PLL type - Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] port -Critical Warning: The input clock frequency specification of PLL "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1" is different from the output clock frequency specification of the source PLLs that are driving it - Critical Warning: Input port inclk[0] of PLL "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1" and its source clk[3] (the output port of PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1") have different specified frequencies, 48.0 MHz and 48.0 MHz respectively -Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time -Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature. -Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices - Info: Device EP3C16F484C6 is compatible - Info: Device EP3C55F484C6 is compatible - Info: Device EP3C80F484C6 is compatible -Info: Fitter converted 7 user pins into dedicated programming pins - Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1 - Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2 - Info: Pin ~ALTERA_DCLK~ is reserved at location K2 - Info: Pin ~ALTERA_DATA0~ is reserved at location K1 - Info: Pin ~ALTERA_DEV_OE~ is reserved at location N22 - Info: Pin ~ALTERA_DEV_CLRn~ is reserved at location N21 - Info: Pin ~ALTERA_nCEO~ is reserved at location K22 -Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details -Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements. -Warning: The parameters of the PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 and the PLL altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged - Info: The values of the parameter "M" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 - Info: The value of the parameter "M" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 67 - Info: The value of the parameter "M" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 109 - Info: The values of the parameter "N" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 - Info: The value of the parameter "N" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 6 - Info: The value of the parameter "N" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 3 - Info: The values of the parameter "LOOP FILTER R" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 - Info: The value of the parameter "LOOP FILTER R" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 12000 - Info: The value of the parameter "LOOP FILTER R" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 10000 - Info: The values of the parameter "VCO POST SCALE" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 - Info: The value of the parameter "VCO POST SCALE" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 2 - Info: The value of the parameter "VCO POST SCALE" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 1 - Info: The values of the parameter "Min VCO Period" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 - Info: The value of the parameter "Min VCO Period" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 1538 - Info: The value of the parameter "Min VCO Period" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 769 - Info: The values of the parameter "Max VCO Period" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 - Info: The value of the parameter "Max VCO Period" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 3333 - Info: The value of the parameter "Max VCO Period" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 1666 - Info: The values of the parameter "Center VCO Period" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 - Info: The value of the parameter "Center VCO Period" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 1538 - Info: The value of the parameter "Center VCO Period" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 769 - Info: The values of the parameter "Min Lock Period" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 - Info: The value of the parameter "Min Lock Period" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 17174 - Info: The value of the parameter "Min Lock Period" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 27940 - Info: The values of the parameter "Max Lock Period" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 - Info: The value of the parameter "Max Lock Period" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is 30864 - Info: The value of the parameter "Max Lock Period" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is 59523 - Info: The values of the parameter "Compensate Clock" do not match for the PLL atoms altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 and PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 - Info: The value of the parameter "Compensate Clock" for the PLL atom altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1 is clock0 - Info: The value of the parameter "Compensate Clock" for the PLL atom altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 is clock1 -Warning: The input ports of the PLL altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1 and the PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 are mismatched, preventing the PLLs to be merged - Warning: Input clock frequency of PLL altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1 differs from input clock frequency of PLL altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1 -Warning: Implemented PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1" as Cyclone III PLL type, but with warnings - Warning: Can't achieve requested value multiplication of 16 for clock output altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] of parameter multiplication factor -- achieved value of multiplication of 109 - Warning: Can't achieve requested value division of 11 for clock output altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] of parameter division factor -- achieved value of division of 75 - Info: Implementing clock multiplication of 109, clock division of 1800, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] port - Info: Implementing clock multiplication of 109, clock division of 225, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] port - Info: Implementing clock multiplication of 109, clock division of 144, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] port - Info: Implementing clock multiplication of 109, clock division of 75, and phase shift of 0 degrees (0 ps) for altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] port -Info: Implemented PLL "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1" as Cyclone III PLL type - Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] port -Critical Warning: Input pin "CLK33M" feeds inclk port of PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1" by global clock - I/O timing will be affected -Info: Timing-driven compilation is using the Classic Timing Analyzer -Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements -Info: Automatically promoted node altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] (placed in counter C1 of PLL_3) - Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14 -Info: Automatically promoted node altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[1] (placed in counter C2 of PLL_3) - Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12 -Info: Automatically promoted node altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[2] (placed in counter C3 of PLL_3) - Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13 -Info: Automatically promoted node altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] (placed in counter C0 of PLL_1) - Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3 -Info: Automatically promoted node altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] (placed in counter C3 of PLL_1) - Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1 -Info: Automatically promoted node altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] (placed in counter C2 of PLL_1) - Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0 -Info: Automatically promoted node altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] (placed in counter C4 of PLL_1) - Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2 -Info: Automatically promoted node altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] (placed in counter C1 of PLL_1) - Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4 -Info: Automatically promoted node altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] (placed in counter C1 of PLL_4) - Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16 -Info: Automatically promoted node altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] (placed in counter C2 of PLL_4) - Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17 -Info: Automatically promoted node altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] (placed in counter C3 of PLL_4) - Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18 -Info: Automatically promoted node altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] (placed in counter C4 of PLL_4) - Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19 -Info: Automatically promoted node altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] (placed in counter C0 of PLL_2) - Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8 -Info: Automatically promoted node CLK33M~input (placed in PIN AB12 (CLK12, DIFFCLK_7n)) - Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15 - Info: Following destination nodes may be non-global or may not use global or regional clocks - Info: Destination node Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~0 - Info: Destination node Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~3 - Info: Destination node Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLK17M -Info: Automatically promoted node Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK - Info: Automatically promoted destinations to use location or clock signal Global Clock - Info: Following destination nodes may be non-global or may not use global or regional clocks - Info: Destination node Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC - Info: Destination node Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC -Info: Automatically promoted node inst25 - Info: Automatically promoted destinations to use location or clock signal Global Clock - Info: Following destination nodes may be non-global or may not use global or regional clocks - Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nIDE_WR~reg0 - Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nIDE_RD~reg0 - Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_In - Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|DTACK_OUTn - Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|TDRE - Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_PASS[10] - Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_PASS[14] - Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_PASS[15] - Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_PASS[12] - Info: Destination node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_PASS[13] - Info: Non-global destination nodes limited to 10 nodes -Info: Automatically promoted node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|CLR_FIFO - Info: Automatically promoted destinations to use location or clock signal Global Clock -Info: Automatically promoted node Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLR_FIFO - Info: Automatically promoted destinations to use location or clock signal Global Clock - Info: Following destination nodes may be non-global or may not use global or regional clocks - Info: Destination node Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CLR_FIFO_SYNC -Info: Automatically promoted node Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr|dffe20a[0] - Info: Automatically promoted destinations to use location or clock signal Global Clock - Info: Following destination nodes may be non-global or may not use global or regional clocks - Info: Destination node Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|_~0 - Info: Destination node Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|valid_wrreq~0 -Info: Automatically promoted node FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|process_8~2 - Info: Automatically promoted destinations to use location or clock signal Global Clock -Info: Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[31]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[31]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[31]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing - Info: Node "VD[31]~input" is constrained to location IOIBUF_X43_Y0_N1 to improve DDIO timing - Info: Node "VD[31]" is constrained to location PIN U12 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[30]" is constrained to location LAB_X41_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[30]" is constrained to location LAB_X41_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[30]" is constrained to location LAB_X41_Y1_N0 to improve DDIO timing - Info: Node "VD[30]~input" is constrained to location IOIBUF_X41_Y0_N29 to improve DDIO timing - Info: Node "VD[30]" is constrained to location PIN V12 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[29]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[29]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[29]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing - Info: Node "VD[29]~input" is constrained to location IOIBUF_X38_Y0_N22 to improve DDIO timing - Info: Node "VD[29]" is constrained to location PIN AB13 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[28]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[28]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[28]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing - Info: Node "VD[28]~input" is constrained to location IOIBUF_X43_Y0_N29 to improve DDIO timing - Info: Node "VD[28]" is constrained to location PIN W13 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[27]" is constrained to location LAB_X48_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[27]" is constrained to location LAB_X48_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[27]" is constrained to location LAB_X48_Y1_N0 to improve DDIO timing - Info: Node "VD[27]~input" is constrained to location IOIBUF_X48_Y0_N29 to improve DDIO timing - Info: Node "VD[27]" is constrained to location PIN V13 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[26]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[26]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[26]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing - Info: Node "VD[26]~input" is constrained to location IOIBUF_X38_Y0_N8 to improve DDIO timing - Info: Node "VD[26]" is constrained to location PIN AB14 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[25]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[25]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[25]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing - Info: Node "VD[25]~input" is constrained to location IOIBUF_X38_Y0_N15 to improve DDIO timing - Info: Node "VD[25]" is constrained to location PIN AA14 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[24]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[24]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[24]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing - Info: Node "VD[24]~input" is constrained to location IOIBUF_X43_Y0_N8 to improve DDIO timing - Info: Node "VD[24]" is constrained to location PIN AB15 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[23]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[23]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[23]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing - Info: Node "VD[23]~input" is constrained to location IOIBUF_X45_Y0_N15 to improve DDIO timing - Info: Node "VD[23]" is constrained to location PIN AB16 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[22]" is constrained to location LAB_X48_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[22]" is constrained to location LAB_X48_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[22]" is constrained to location LAB_X48_Y1_N0 to improve DDIO timing - Info: Node "VD[22]~input" is constrained to location IOIBUF_X48_Y0_N22 to improve DDIO timing - Info: Node "VD[22]" is constrained to location PIN W14 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[21]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[21]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[21]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing - Info: Node "VD[21]~input" is constrained to location IOIBUF_X50_Y0_N1 to improve DDIO timing - Info: Node "VD[21]" is constrained to location PIN V15 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[20]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[20]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[20]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing - Info: Node "VD[20]~input" is constrained to location IOIBUF_X50_Y0_N29 to improve DDIO timing - Info: Node "VD[20]" is constrained to location PIN U13 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[19]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[19]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[19]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing - Info: Node "VD[19]~input" is constrained to location IOIBUF_X50_Y0_N22 to improve DDIO timing - Info: Node "VD[19]" is constrained to location PIN V14 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[18]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[18]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[18]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing - Info: Node "VD[18]~input" is constrained to location IOIBUF_X38_Y0_N29 to improve DDIO timing - Info: Node "VD[18]" is constrained to location PIN AA13 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[17]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[17]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[17]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing - Info: Node "VD[17]~input" is constrained to location IOIBUF_X43_Y0_N22 to improve DDIO timing - Info: Node "VD[17]" is constrained to location PIN Y13 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[16]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[16]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[16]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing - Info: Node "VD[16]~input" is constrained to location IOIBUF_X45_Y0_N8 to improve DDIO timing - Info: Node "VD[16]" is constrained to location PIN T12 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[15]" is constrained to location LAB_X66_Y15_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[15]" is constrained to location LAB_X66_Y15_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[15]" is constrained to location LAB_X66_Y15_N0 to improve DDIO timing - Info: Node "VD[15]~input" is constrained to location IOIBUF_X67_Y15_N8 to improve DDIO timing - Info: Node "VD[15]" is constrained to location PIN N20 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[14]" is constrained to location LAB_X66_Y13_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[14]" is constrained to location LAB_X66_Y13_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[14]" is constrained to location LAB_X66_Y13_N0 to improve DDIO timing - Info: Node "VD[14]~input" is constrained to location IOIBUF_X67_Y13_N8 to improve DDIO timing - Info: Node "VD[14]" is constrained to location PIN R22 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[13]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[13]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[13]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing - Info: Node "VD[13]~input" is constrained to location IOIBUF_X67_Y14_N22 to improve DDIO timing - Info: Node "VD[13]" is constrained to location PIN P20 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[12]" is constrained to location LAB_X66_Y17_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[12]" is constrained to location LAB_X66_Y17_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[12]" is constrained to location LAB_X66_Y17_N0 to improve DDIO timing - Info: Node "VD[12]~input" is constrained to location IOIBUF_X67_Y17_N22 to improve DDIO timing - Info: Node "VD[12]" is constrained to location PIN N17 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[11]" is constrained to location LAB_X66_Y13_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[11]" is constrained to location LAB_X66_Y13_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[11]" is constrained to location LAB_X66_Y13_N0 to improve DDIO timing - Info: Node "VD[11]~input" is constrained to location IOIBUF_X67_Y13_N1 to improve DDIO timing - Info: Node "VD[11]" is constrained to location PIN R21 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[10]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[10]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[10]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing - Info: Node "VD[10]~input" is constrained to location IOIBUF_X67_Y10_N15 to improve DDIO timing - Info: Node "VD[10]" is constrained to location PIN P17 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[9]" is constrained to location LAB_X66_Y12_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[9]" is constrained to location LAB_X66_Y12_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[9]" is constrained to location LAB_X66_Y12_N0 to improve DDIO timing - Info: Node "VD[9]~input" is constrained to location IOIBUF_X67_Y12_N22 to improve DDIO timing - Info: Node "VD[9]" is constrained to location PIN R18 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[8]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[8]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[8]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing - Info: Node "VD[8]~input" is constrained to location IOIBUF_X67_Y10_N8 to improve DDIO timing - Info: Node "VD[8]" is constrained to location PIN V22 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[7]" is constrained to location LAB_X66_Y11_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[7]" is constrained to location LAB_X66_Y11_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[7]" is constrained to location LAB_X66_Y11_N0 to improve DDIO timing - Info: Node "VD[7]~input" is constrained to location IOIBUF_X67_Y11_N1 to improve DDIO timing - Info: Node "VD[7]" is constrained to location PIN U21 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[6]" is constrained to location LAB_X66_Y12_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6]" is constrained to location LAB_X66_Y12_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6]" is constrained to location LAB_X66_Y12_N0 to improve DDIO timing - Info: Node "VD[6]~input" is constrained to location IOIBUF_X67_Y12_N15 to improve DDIO timing - Info: Node "VD[6]" is constrained to location PIN R19 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[5]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[5]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[5]" is constrained to location LAB_X66_Y10_N0 to improve DDIO timing - Info: Node "VD[5]~input" is constrained to location IOIBUF_X67_Y10_N22 to improve DDIO timing - Info: Node "VD[5]" is constrained to location PIN R17 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[4]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[4]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[4]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing - Info: Node "VD[4]~input" is constrained to location IOIBUF_X67_Y14_N1 to improve DDIO timing - Info: Node "VD[4]" is constrained to location PIN P21 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[3]" is constrained to location LAB_X66_Y11_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[3]" is constrained to location LAB_X66_Y11_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[3]" is constrained to location LAB_X66_Y11_N0 to improve DDIO timing - Info: Node "VD[3]~input" is constrained to location IOIBUF_X67_Y11_N22 to improve DDIO timing - Info: Node "VD[3]" is constrained to location PIN R20 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[2]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2]" is constrained to location LAB_X66_Y14_N0 to improve DDIO timing - Info: Node "VD[2]~input" is constrained to location IOIBUF_X67_Y14_N8 to improve DDIO timing - Info: Node "VD[2]" is constrained to location PIN P22 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[1]" is constrained to location LAB_X66_Y18_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[1]" is constrained to location LAB_X66_Y18_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[1]" is constrained to location LAB_X66_Y18_N0 to improve DDIO timing - Info: Node "VD[1]~input" is constrained to location IOIBUF_X67_Y18_N1 to improve DDIO timing - Info: Node "VD[1]" is constrained to location PIN M21 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[0]" is constrained to location LAB_X66_Y18_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[0]" is constrained to location LAB_X66_Y18_N0 to improve DDIO timing - Info: Node "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[0]" is constrained to location LAB_X66_Y18_N0 to improve DDIO timing - Info: Node "VD[0]~input" is constrained to location IOIBUF_X67_Y18_N8 to improve DDIO timing - Info: Node "VD[0]" is constrained to location PIN M22 to improve DDIO timing -Info: Starting register packing -Extra Info: Performing register packing on registers with non-logic cell location assignments -Extra Info: Completed register packing on registers with non-logic cell location assignments -Extra Info: Started Fast Input/Output/OE register processing -Warning: Can't pack node Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|MCS[0] to I/O pin - Warning: Can't pack node Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|MCS[0] and I/O node MAIN_CLK -- I/O node is a dedicated I/O pin -Extra Info: Finished Fast Input/Output/OE register processing -Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density -Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks -Info: Finished register packing - Extra Info: Packed 33 registers into blocks of type I/O Input Buffer - Extra Info: Packed 25 registers into blocks of type I/O Output Buffer - Extra Info: Created 9 register duplicates -Warning: PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1" in Source Synchronous mode with compensated output clock set to clk[0] is not fully compensated because it does not feed an I/O input register -Warning: PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input - Info: Input port INCLK[0] of node "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1" is driven by CLK33M~inputclkctrl which is OUTCLK output port of Clock control block type node CLK33M~inputclkctrl -Warning: PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|pll1" output port clk[2] feeds output pin "CLK24M576~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance -Warning: PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1" output port clk[2] feeds output pin "CLK25M~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance -Warning: PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|pll1" output port clk[3] feeds output pin "CLKUSB~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance -Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" output port clk[0] feeds output pin "VDQS[3]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance -Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" output port clk[0] feeds output pin "VDQS[2]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance -Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" output port clk[0] feeds output pin "VDQS[1]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance -Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" output port clk[0] feeds output pin "VDQS[0]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance -Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" output port clk[0] feeds output pin "nDDR_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance -Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" output port clk[0] feeds output pin "DDR_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance -Warning: PLL "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input - Info: Input port INCLK[0] of node "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|pll1" is driven by altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3]~clkctrl which is OUTCLK output port of Clock control block type node altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3]~clkctrl -Info: Starting physical synthesis optimizations for speed -Info: Starting physical synthesis algorithm combinational resynthesis using boolean division -Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 2208 ps -Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:23 -Info: Fitter preparation operations ending: elapsed time is 00:00:47 -Info: Fitter placement preparation operations beginning -Info: Fitter placement preparation operations ending: elapsed time is 00:00:18 -Info: Fitter placement operations beginning -Info: Fitter placement was successful -Info: Fitter placement operations ending: elapsed time is 00:01:10 -Info: Starting physical synthesis optimizations for speed -Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:05 -Info: Estimated most critical path is register to pin delay of 5.130 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y12_N0; Fanout = 3; REG Node = 'interrupt_handler:nobody|INT_LATCH[9]' - Info: 2: + IC(0.161 ns) + CELL(0.369 ns) = 0.530 ns; Loc. = LAB_X16_Y12_N0; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359_RESYN14_BDD15' - Info: 3: + IC(0.528 ns) + CELL(0.243 ns) = 1.301 ns; Loc. = LAB_X17_Y13_N0; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~359' - Info: 4: + IC(0.172 ns) + CELL(0.130 ns) = 1.603 ns; Loc. = LAB_X17_Y13_N0; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[29]~360' - Info: 5: + IC(1.521 ns) + CELL(2.006 ns) = 5.130 ns; Loc. = IOOBUF_X34_Y0_N23; Fanout = 1; COMB Node = 'FB_AD[29]~output' - Info: 6: + IC(0.000 ns) + CELL(0.000 ns) = 5.130 ns; Loc. = PIN_W10; Fanout = 0; PIN Node = 'FB_AD[29]' - Info: Total cell delay = 2.748 ns ( 53.57 % ) - Info: Total interconnect delay = 2.382 ns ( 46.43 % ) -Info: Fitter routing operations beginning -Info: 2 (of 32134) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks. -Info: Average interconnect usage is 13% of the available device resources - Info: Peak interconnect usage is 51% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21 -Info: Fitter routing operations ending: elapsed time is 00:01:18 -Info: The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time. - Info: Optimizations that may affect the design's routability were skipped -Info: Started post-fitting delay annotation -Info: Delay annotation completed successfully -Info: Auto delay chain can't change the delay chain setting on I/O pin nRD_DATA since it's a PLL compensated pin -Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|pll1" in Source Synchronous mode with compensated output clock set to clk[0] is not fully compensated because it does not feed an I/O input register -Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information. -Warning: Total number of single-ended output or bi-directional pins in bank 4 have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists. Refer to the pad placement and DC guidelines section in the Cyclone III Device I/O Features chapter of the Cyclone III Device Handbook for details on this condition. - Info: There are 32 output pin(s) with I/O standard 2.5 V and current strength 12mA - Info: Location AA13 (pad PAD_208): Pin VD[18] of type bi-directional uses 2.5 V I/O standard - Info: Location AB13 (pad PAD_209): Pin VD[29] of type bi-directional uses 2.5 V I/O standard - Info: Location AA14 (pad PAD_210): Pin VD[25] of type bi-directional uses 2.5 V I/O standard - Info: Location AB14 (pad PAD_211): Pin VD[26] of type bi-directional uses 2.5 V I/O standard - Info: Location V12 (pad PAD_213): Pin VD[30] of type bi-directional uses 2.5 V I/O standard - Info: Location W13 (pad PAD_218): Pin VD[28] of type bi-directional uses 2.5 V I/O standard - Info: Location Y13 (pad PAD_219): Pin VD[17] of type bi-directional uses 2.5 V I/O standard - Info: Location AA15 (pad PAD_220): Pin VDQS[0] of type bi-directional uses 2.5 V I/O standard - Info: Location AB15 (pad PAD_221): Pin VD[24] of type bi-directional uses 2.5 V I/O standard - Info: Location U12 (pad PAD_222): Pin VD[31] of type bi-directional uses 2.5 V I/O standard - Info: Location AA16 (pad PAD_224): Pin VDM[0] of type output uses 2.5 V I/O standard - Info: Location AB16 (pad PAD_225): Pin VD[23] of type bi-directional uses 2.5 V I/O standard - Info: Location T12 (pad PAD_226): Pin VD[16] of type bi-directional uses 2.5 V I/O standard - Info: Location V13 (pad PAD_228): Pin VD[27] of type bi-directional uses 2.5 V I/O standard - Info: Location W14 (pad PAD_229): Pin VD[22] of type bi-directional uses 2.5 V I/O standard - Info: Location U13 (pad PAD_233): Pin VD[20] of type bi-directional uses 2.5 V I/O standard - Info: Location V14 (pad PAD_234): Pin VD[19] of type bi-directional uses 2.5 V I/O standard - Info: Location U15 (pad PAD_236): Pin VCKE of type output uses 2.5 V I/O standard - Info: Location V15 (pad PAD_237): Pin VD[21] of type bi-directional uses 2.5 V I/O standard - Info: Location W15 (pad PAD_239): Pin VDQS[1] of type bi-directional uses 2.5 V I/O standard - Info: Location AB18 (pad PAD_242): Pin nVCAS of type output uses 2.5 V I/O standard - Info: Location AA17 (pad PAD_243): Pin nDDR_CLK of type output uses 2.5 V I/O standard - Info: Location AB17 (pad PAD_244): Pin DDR_CLK of type output uses 2.5 V I/O standard - Info: Location AA18 (pad PAD_245): Pin VA[12] of type output uses 2.5 V I/O standard - Info: Location AA19 (pad PAD_252): Pin BA[1] of type output uses 2.5 V I/O standard - Info: Location AB19 (pad PAD_253): Pin VA[9] of type output uses 2.5 V I/O standard - Info: Location W17 (pad PAD_257): Pin nVRAS of type output uses 2.5 V I/O standard - Info: Location Y17 (pad PAD_258): Pin nVWE of type output uses 2.5 V I/O standard - Info: Location AA20 (pad PAD_259): Pin VA[7] of type output uses 2.5 V I/O standard - Info: Location AB20 (pad PAD_260): Pin VA[8] of type output uses 2.5 V I/O standard - Info: Location V16 (pad PAD_261): Pin VDM[1] of type output uses 2.5 V I/O standard - Info: Location T16 (pad PAD_266): Pin VDQS[3] of type bi-directional uses 2.5 V I/O standard -Warning: Total number of single-ended output or bi-directional pins in bank 5 have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists. Refer to the pad placement and DC guidelines section in the Cyclone III Device I/O Features chapter of the Cyclone III Device Handbook for details on this condition. - Info: There are 30 output pin(s) with I/O standard 2.5 V and current strength 12mA - Info: Location AA22 (pad PAD_273): Pin VA[4] of type output uses 2.5 V I/O standard - Info: Location AA21 (pad PAD_274): Pin VA[6] of type output uses 2.5 V I/O standard - Info: Location T17 (pad PAD_277): Pin VDM[3] of type output uses 2.5 V I/O standard - Info: Location T18 (pad PAD_278): Pin nVCS of type output uses 2.5 V I/O standard - Info: Location W20 (pad PAD_280): Pin VA[0] of type output uses 2.5 V I/O standard - Info: Location W19 (pad PAD_285): Pin BA[0] of type output uses 2.5 V I/O standard - Info: Location Y22 (pad PAD_288): Pin VA[3] of type output uses 2.5 V I/O standard - Info: Location Y21 (pad PAD_289): Pin VA[5] of type output uses 2.5 V I/O standard - Info: Location U20 (pad PAD_290): Pin VDM[2] of type output uses 2.5 V I/O standard - Info: Location U19 (pad PAD_291): Pin VA[11] of type output uses 2.5 V I/O standard - Info: Location W22 (pad PAD_292): Pin VA[1] of type output uses 2.5 V I/O standard - Info: Location W21 (pad PAD_293): Pin VA[2] of type output uses 2.5 V I/O standard - Info: Location R17 (pad PAD_301): Pin VD[5] of type bi-directional uses 2.5 V I/O standard - Info: Location P17 (pad PAD_302): Pin VD[10] of type bi-directional uses 2.5 V I/O standard - Info: Location V22 (pad PAD_303): Pin VD[8] of type bi-directional uses 2.5 V I/O standard - Info: Location V21 (pad PAD_304): Pin VA[10] of type output uses 2.5 V I/O standard - Info: Location R20 (pad PAD_305): Pin VD[3] of type bi-directional uses 2.5 V I/O standard - Info: Location U22 (pad PAD_307): Pin VDQS[2] of type bi-directional uses 2.5 V I/O standard - Info: Location U21 (pad PAD_308): Pin VD[7] of type bi-directional uses 2.5 V I/O standard - Info: Location R18 (pad PAD_309): Pin VD[9] of type bi-directional uses 2.5 V I/O standard - Info: Location R19 (pad PAD_310): Pin VD[6] of type bi-directional uses 2.5 V I/O standard - Info: Location R22 (pad PAD_315): Pin VD[14] of type bi-directional uses 2.5 V I/O standard - Info: Location R21 (pad PAD_316): Pin VD[11] of type bi-directional uses 2.5 V I/O standard - Info: Location P20 (pad PAD_317): Pin VD[13] of type bi-directional uses 2.5 V I/O standard - Info: Location P22 (pad PAD_319): Pin VD[2] of type bi-directional uses 2.5 V I/O standard - Info: Location P21 (pad PAD_320): Pin VD[4] of type bi-directional uses 2.5 V I/O standard - Info: Location N20 (pad PAD_323): Pin VD[15] of type bi-directional uses 2.5 V I/O standard - Info: Location N17 (pad PAD_329): Pin VD[12] of type bi-directional uses 2.5 V I/O standard - Info: Location M22 (pad PAD_333): Pin VD[0] of type bi-directional uses 2.5 V I/O standard - Info: Location M21 (pad PAD_334): Pin VD[1] of type bi-directional uses 2.5 V I/O standard -Warning: 145 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems). - Info: Pin nFB_BURST uses I/O standard 3.3-V LVTTL at T3 - Info: Pin nACSI_DRQ uses I/O standard 3.3-V LVTTL at K7 - Info: Pin nACSI_INT uses I/O standard 3.3-V LVTTL at J4 - Info: Pin nSCSI_DRQ uses I/O standard 3.3-V LVTTL at U1 - Info: Pin nSCSI_MSG uses I/O standard 3.3-V LVTTL at H2 - Info: Pin nDCHG uses I/O standard 3.3-V LVTTL at C17 - Info: Pin SD_DATA0 uses I/O standard 3.3-V LVTTL at B16 - Info: Pin SD_DATA1 uses I/O standard 3.3-V LVTTL at A16 - Info: Pin SD_DATA2 uses I/O standard 3.3-V LVTTL at B17 - Info: Pin SD_CARD_DEDECT uses I/O standard 3.3-V LVTTL at M20 - Info: Pin SD_WP uses I/O standard 3.3-V LVTTL at M19 - Info: Pin nDACK0 uses I/O standard 3.3-V LVTTL at B12 - Info: Pin WP_CF_CARD uses I/O standard 3.3-V LVTTL at T1 - Info: Pin nSCSI_C_D uses I/O standard 3.3-V LVTTL at H1 - Info: Pin nSCSI_I_O uses I/O standard 3.3-V LVTTL at J3 - Info: Pin nFB_CS3 uses I/O standard 3.3-V LVTTL at V6 - Info: Pin TOUT0 uses I/O standard 3.3-V LVTTL at T22 - Info: Pin nMASTER uses I/O standard 3.3-V LVTTL at T21 - Info: Pin FB_AD[31] uses I/O standard 3.3-V LVTTL at AA10 - Info: Pin FB_AD[30] uses I/O standard 3.3-V LVTTL at Y10 - Info: Pin FB_AD[29] uses I/O standard 3.3-V LVTTL at W10 - Info: Pin FB_AD[28] uses I/O standard 3.3-V LVTTL at V11 - Info: Pin FB_AD[27] uses I/O standard 3.3-V LVTTL at U11 - Info: Pin FB_AD[26] uses I/O standard 3.3-V LVTTL at AB9 - Info: Pin FB_AD[25] uses I/O standard 3.3-V LVTTL at AA9 - Info: Pin FB_AD[24] uses I/O standard 3.3-V LVTTL at T11 - Info: Pin FB_AD[23] uses I/O standard 3.3-V LVTTL at AB8 - Info: Pin FB_AD[22] uses I/O standard 3.3-V LVTTL at AA8 - Info: Pin FB_AD[21] uses I/O standard 3.3-V LVTTL at U10 - Info: Pin FB_AD[20] uses I/O standard 3.3-V LVTTL at T10 - Info: Pin FB_AD[19] uses I/O standard 3.3-V LVTTL at V10 - Info: Pin FB_AD[18] uses I/O standard 3.3-V LVTTL at V9 - Info: Pin FB_AD[17] uses I/O standard 3.3-V LVTTL at Y8 - Info: Pin FB_AD[16] uses I/O standard 3.3-V LVTTL at AB7 - Info: Pin FB_AD[15] uses I/O standard 3.3-V LVTTL at AA7 - Info: Pin FB_AD[14] uses I/O standard 3.3-V LVTTL at W8 - Info: Pin FB_AD[13] uses I/O standard 3.3-V LVTTL at V8 - Info: Pin FB_AD[12] uses I/O standard 3.3-V LVTTL at U9 - Info: Pin FB_AD[11] uses I/O standard 3.3-V LVTTL at Y7 - Info: Pin FB_AD[10] uses I/O standard 3.3-V LVTTL at W7 - Info: Pin FB_AD[9] uses I/O standard 3.3-V LVTTL at AB5 - Info: Pin FB_AD[8] uses I/O standard 3.3-V LVTTL at AA5 - Info: Pin FB_AD[7] uses I/O standard 3.3-V LVTTL at AB4 - Info: Pin FB_AD[6] uses I/O standard 3.3-V LVTTL at AA4 - Info: Pin FB_AD[5] uses I/O standard 3.3-V LVTTL at V7 - Info: Pin FB_AD[4] uses I/O standard 3.3-V LVTTL at W6 - Info: Pin FB_AD[3] uses I/O standard 3.3-V LVTTL at AB3 - Info: Pin FB_AD[2] uses I/O standard 3.3-V LVTTL at AA3 - Info: Pin FB_AD[1] uses I/O standard 3.3-V LVTTL at Y6 - Info: Pin FB_AD[0] uses I/O standard 3.3-V LVTTL at Y3 - Info: Pin IO[17] uses I/O standard 3.3-V LVTTL at B13 - Info: Pin IO[16] uses I/O standard 3.3-V LVTTL at A13 - Info: Pin IO[15] uses I/O standard 3.3-V LVTTL at B14 - Info: Pin IO[14] uses I/O standard 3.3-V LVTTL at A14 - Info: Pin IO[13] uses I/O standard 3.3-V LVTTL at E13 - Info: Pin IO[12] uses I/O standard 3.3-V LVTTL at D13 - Info: Pin IO[11] uses I/O standard 3.3-V LVTTL at C13 - Info: Pin IO[10] uses I/O standard 3.3-V LVTTL at B15 - Info: Pin IO[9] uses I/O standard 3.3-V LVTTL at A15 - Info: Pin IO[8] uses I/O standard 3.3-V LVTTL at G10 - Info: Pin IO[7] uses I/O standard 3.3-V LVTTL at C7 - Info: Pin IO[6] uses I/O standard 3.3-V LVTTL at C8 - Info: Pin IO[5] uses I/O standard 3.3-V LVTTL at E9 - Info: Pin IO[4] uses I/O standard 3.3-V LVTTL at B6 - Info: Pin IO[3] uses I/O standard 3.3-V LVTTL at A6 - Info: Pin IO[2] uses I/O standard 3.3-V LVTTL at B7 - Info: Pin IO[1] uses I/O standard 3.3-V LVTTL at A7 - Info: Pin IO[0] uses I/O standard 3.3-V LVTTL at A8 - Info: Pin SRD[15] uses I/O standard 3.3-V LVTTL at H10 - Info: Pin SRD[14] uses I/O standard 3.3-V LVTTL at G9 - Info: Pin SRD[13] uses I/O standard 3.3-V LVTTL at F10 - Info: Pin SRD[12] uses I/O standard 3.3-V LVTTL at D10 - Info: Pin SRD[11] uses I/O standard 3.3-V LVTTL at B10 - Info: Pin SRD[10] uses I/O standard 3.3-V LVTTL at A9 - Info: Pin SRD[9] uses I/O standard 3.3-V LVTTL at A10 - Info: Pin SRD[8] uses I/O standard 3.3-V LVTTL at B9 - Info: Pin SRD[7] uses I/O standard 3.3-V LVTTL at H11 - Info: Pin SRD[6] uses I/O standard 3.3-V LVTTL at E10 - Info: Pin SRD[5] uses I/O standard 3.3-V LVTTL at F9 - Info: Pin SRD[4] uses I/O standard 3.3-V LVTTL at C10 - Info: Pin SRD[3] uses I/O standard 3.3-V LVTTL at G11 - Info: Pin SRD[2] uses I/O standard 3.3-V LVTTL at C6 - Info: Pin SRD[1] uses I/O standard 3.3-V LVTTL at A5 - Info: Pin SRD[0] uses I/O standard 3.3-V LVTTL at B5 - Info: Pin SCSI_PAR uses I/O standard 3.3-V LVTTL at M7 - Info: Pin nSCSI_SEL uses I/O standard 3.3-V LVTTL at M8 - Info: Pin nSCSI_BUSY uses I/O standard 3.3-V LVTTL at N8 - Info: Pin nSCSI_RST uses I/O standard 3.3-V LVTTL at N6 - Info: Pin SD_CD_DATA3 uses I/O standard 3.3-V LVTTL at F13 - Info: Pin SD_CMD_D1 uses I/O standard 3.3-V LVTTL at E14 - Info: Pin ACSI_D[7] uses I/O standard 3.3-V LVTTL at H6 - Info: Pin ACSI_D[6] uses I/O standard 3.3-V LVTTL at H7 - Info: Pin ACSI_D[5] uses I/O standard 3.3-V LVTTL at D2 - Info: Pin ACSI_D[4] uses I/O standard 3.3-V LVTTL at C1 - Info: Pin ACSI_D[3] uses I/O standard 3.3-V LVTTL at C2 - Info: Pin ACSI_D[2] uses I/O standard 3.3-V LVTTL at E3 - Info: Pin ACSI_D[1] uses I/O standard 3.3-V LVTTL at G5 - Info: Pin ACSI_D[0] uses I/O standard 3.3-V LVTTL at B1 - Info: Pin LP_D[7] uses I/O standard 3.3-V LVTTL at G8 - Info: Pin LP_D[6] uses I/O standard 3.3-V LVTTL at A3 - Info: Pin LP_D[5] uses I/O standard 3.3-V LVTTL at B3 - Info: Pin LP_D[4] uses I/O standard 3.3-V LVTTL at D6 - Info: Pin LP_D[3] uses I/O standard 3.3-V LVTTL at E7 - Info: Pin LP_D[2] uses I/O standard 3.3-V LVTTL at C3 - Info: Pin LP_D[1] uses I/O standard 3.3-V LVTTL at C4 - Info: Pin LP_D[0] uses I/O standard 3.3-V LVTTL at F7 - Info: Pin SCSI_D[7] uses I/O standard 3.3-V LVTTL at K8 - Info: Pin SCSI_D[6] uses I/O standard 3.3-V LVTTL at L8 - Info: Pin SCSI_D[5] uses I/O standard 3.3-V LVTTL at G3 - Info: Pin SCSI_D[4] uses I/O standard 3.3-V LVTTL at G4 - Info: Pin SCSI_D[3] uses I/O standard 3.3-V LVTTL at F1 - Info: Pin SCSI_D[2] uses I/O standard 3.3-V LVTTL at F2 - Info: Pin SCSI_D[1] uses I/O standard 3.3-V LVTTL at E1 - Info: Pin SCSI_D[0] uses I/O standard 3.3-V LVTTL at J6 - Info: Pin nRSTO_MCF uses I/O standard 3.3-V LVTTL at B11 - Info: Pin nFB_WR uses I/O standard 3.3-V LVTTL at T5 - Info: Pin nFB_CS1 uses I/O standard 3.3-V LVTTL at T8 - Info: Pin FB_SIZE1 uses I/O standard 3.3-V LVTTL at Y4 - Info: Pin FB_SIZE0 uses I/O standard 3.3-V LVTTL at U8 - Info: Pin FB_ALE uses I/O standard 3.3-V LVTTL at R7 - Info: Pin nFB_CS2 uses I/O standard 3.3-V LVTTL at T9 - Info: Pin MAIN_CLK uses I/O standard 3.3-V LVTTL at G2 - Info: Pin nDACK1 uses I/O standard 3.3-V LVTTL at A12 - Info: Pin nFB_OE uses I/O standard 3.3-V LVTTL at R6 - Info: Pin IDE_RDY uses I/O standard 3.3-V LVTTL at Y1 - Info: Pin CLK33M uses I/O standard 3.3-V LVTTL at AB12 - Info: Pin HD_DD uses I/O standard 3.3-V LVTTL at F16 - Info: Pin nINDEX uses I/O standard 3.3-V LVTTL at E16 - Info: Pin RxD uses I/O standard 3.3-V LVTTL at H15 - Info: Pin nWP uses I/O standard 3.3-V LVTTL at D19 - Info: Pin LP_BUSY uses I/O standard 3.3-V LVTTL at G7 - Info: Pin DCD uses I/O standard 3.3-V LVTTL at A19 - Info: Pin CTS uses I/O standard 3.3-V LVTTL at H14 - Info: Pin TRACK00 uses I/O standard 3.3-V LVTTL at C19 - Info: Pin RI uses I/O standard 3.3-V LVTTL at B19 - Info: Pin nPCI_INTD uses I/O standard 3.3-V LVTTL at P6 - Info: Pin nPCI_INTC uses I/O standard 3.3-V LVTTL at V3 - Info: Pin nPCI_INTB uses I/O standard 3.3-V LVTTL at V4 - Info: Pin nPCI_INTA uses I/O standard 3.3-V LVTTL at AA1 - Info: Pin DVI_INT uses I/O standard 3.3-V LVTTL at A11 - Info: Pin PIC_INT uses I/O standard 3.3-V LVTTL at AA2 - Info: Pin PIC_AMKB_RX uses I/O standard 3.3-V LVTTL at L7 - Info: Pin MIDI_IN uses I/O standard 3.3-V LVTTL at E12 - Info: Pin nRD_DATA uses I/O standard 3.3-V LVTTL at A20 - Info: Pin AMKB_RX uses I/O standard 3.3-V LVTTL at Y2 -Warning: Following 40 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results - Info: Pin IO[17] has a permanently enabled output enable - Info: Pin IO[16] has a permanently enabled output enable - Info: Pin IO[15] has a permanently enabled output enable - Info: Pin IO[14] has a permanently enabled output enable - Info: Pin IO[13] has a permanently enabled output enable - Info: Pin IO[12] has a permanently enabled output enable - Info: Pin IO[11] has a permanently enabled output enable - Info: Pin IO[10] has a permanently enabled output enable - Info: Pin IO[9] has a permanently enabled output enable - Info: Pin IO[8] has a permanently enabled output enable - Info: Pin IO[7] has a permanently enabled output enable - Info: Pin IO[6] has a permanently enabled output enable - Info: Pin IO[5] has a permanently enabled output enable - Info: Pin IO[4] has a permanently enabled output enable - Info: Pin IO[3] has a permanently enabled output enable - Info: Pin IO[2] has a permanently enabled output enable - Info: Pin IO[1] has a permanently enabled output enable - Info: Pin IO[0] has a permanently enabled output enable - Info: Pin SCSI_PAR has a permanently disabled output enable - Info: Pin nSCSI_SEL has a permanently enabled output enable - Info: Pin nSCSI_BUSY has a permanently enabled output enable - Info: Pin nSCSI_RST has a permanently disabled output enable - Info: Pin SD_CD_DATA3 has a permanently disabled output enable - Info: Pin SD_CMD_D1 has a permanently disabled output enable - Info: Pin ACSI_D[7] has a permanently disabled output enable - Info: Pin ACSI_D[6] has a permanently disabled output enable - Info: Pin ACSI_D[5] has a permanently disabled output enable - Info: Pin ACSI_D[4] has a permanently disabled output enable - Info: Pin ACSI_D[3] has a permanently disabled output enable - Info: Pin ACSI_D[2] has a permanently disabled output enable - Info: Pin ACSI_D[1] has a permanently disabled output enable - Info: Pin ACSI_D[0] has a permanently disabled output enable - Info: Pin SCSI_D[7] has a permanently disabled output enable - Info: Pin SCSI_D[6] has a permanently disabled output enable - Info: Pin SCSI_D[5] has a permanently disabled output enable - Info: Pin SCSI_D[4] has a permanently disabled output enable - Info: Pin SCSI_D[3] has a permanently disabled output enable - Info: Pin SCSI_D[2] has a permanently disabled output enable - Info: Pin SCSI_D[1] has a permanently disabled output enable - Info: Pin SCSI_D[0] has a permanently disabled output enable -Info: Quartus II Fitter was successful. 0 errors, 34 warnings - Info: Peak virtual memory: 334 megabytes - Info: Processing ended: Wed Dec 15 02:25:07 2010 - Info: Elapsed time: 00:03:10 - Info: Total CPU time (on all processors): 00:03:11 - - diff --git a/FPGA_by_Fredi/firebee1.fit.summary b/FPGA_by_Fredi/firebee1.fit.summary index f177099..f4ccea5 100644 --- a/FPGA_by_Fredi/firebee1.fit.summary +++ b/FPGA_by_Fredi/firebee1.fit.summary @@ -1,16 +1,16 @@ -Fitter Status : Successful - Wed Dec 15 02:25:02 2010 +Fitter Status : Successful - Fri Aug 28 13:39:32 2015 Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition Revision Name : firebee1 Top-level Entity Name : firebee1 Family : Cyclone III Device : EP3C40F484C6 Timing Models : Final -Total logic elements : 9,526 / 39,600 ( 24 % ) - Total combinational functions : 8,061 / 39,600 ( 20 % ) - Dedicated logic registers : 4,563 / 39,600 ( 12 % ) -Total registers : 4749 +Total logic elements : 10,207 / 39,600 ( 26 % ) + Total combinational functions : 8,661 / 39,600 ( 22 % ) + Dedicated logic registers : 5,025 / 39,600 ( 13 % ) +Total registers : 5162 Total pins : 295 / 332 ( 89 % ) Total virtual pins : 0 -Total memory bits : 109,344 / 1,161,216 ( 9 % ) +Total memory bits : 109,600 / 1,161,216 ( 9 % ) Embedded Multiplier 9-bit elements : 6 / 252 ( 2 % ) Total PLLs : 4 / 4 ( 100 % ) diff --git a/FPGA_by_Fredi/firebee1.flow.rpt b/FPGA_by_Fredi/firebee1.flow.rpt deleted file mode 100644 index 297d7a0..0000000 --- a/FPGA_by_Fredi/firebee1.flow.rpt +++ /dev/null @@ -1,380 +0,0 @@ -Flow report for firebee1 -Wed Dec 15 02:25:22 2010 -Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition - - ---------------------- -; Table of Contents ; ---------------------- - 1. Legal Notice - 2. Flow Summary - 3. Flow Settings - 4. Flow Non-Default Global Settings - 5. Flow Elapsed Time - 6. Flow OS Summary - 7. Flow Log - - - ----------------- -; Legal Notice ; ----------------- -Copyright (C) 1991-2010 Altera Corporation -Your use of Altera Corporation's design tools, logic functions -and other software and tools, and its AMPP partner logic -functions, and any output files from any of the foregoing -(including device programming or simulation files), and any -associated documentation or information are expressly subject -to the terms and conditions of the Altera Program License -Subscription Agreement, Altera MegaCore Function License -Agreement, or other applicable license agreement, including, -without limitation, that your use is for the sole purpose of -programming logic devices manufactured by Altera and sold by -Altera or its authorized distributors. Please refer to the -applicable agreement for further details. - - - -+-----------------------------------------------------------------------------------+ -; Flow Summary ; -+------------------------------------+----------------------------------------------+ -; Flow Status ; Successful - Wed Dec 15 02:25:21 2010 ; -; Quartus II Version ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ; -; Revision Name ; firebee1 ; -; Top-level Entity Name ; firebee1 ; -; Family ; Cyclone III ; -; Device ; EP3C40F484C6 ; -; Timing Models ; Final ; -; Met timing requirements ; No ; -; Total logic elements ; 9,526 / 39,600 ( 24 % ) ; -; Total combinational functions ; 8,061 / 39,600 ( 20 % ) ; -; Dedicated logic registers ; 4,563 / 39,600 ( 12 % ) ; -; Total registers ; 4749 ; -; Total pins ; 295 / 332 ( 89 % ) ; -; Total virtual pins ; 0 ; -; Total memory bits ; 109,344 / 1,161,216 ( 9 % ) ; -; Embedded Multiplier 9-bit elements ; 6 / 252 ( 2 % ) ; -; Total PLLs ; 4 / 4 ( 100 % ) ; -+------------------------------------+----------------------------------------------+ - - -+-----------------------------------------+ -; Flow Settings ; -+-------------------+---------------------+ -; Option ; Setting ; -+-------------------+---------------------+ -; Start date & time ; 12/15/2010 02:20:37 ; -; Main task ; Compilation ; -; Revision Name ; firebee1 ; -+-------------------+---------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Flow Non-Default Global Settings ; -+-----------------------------------------+------------------------------------+---------------+-------------+----------------+ -; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ; -+-----------------------------------------+------------------------------------+---------------+-------------+----------------+ -; COMPILER_SIGNATURE_ID ; 150661768621.129237603704664 ; -- ; -- ; -- ; -; CYCLONEII_OPTIMIZATION_TECHNIQUE ; Speed ; Balanced ; -- ; -- ; -; FMAX_REQUIREMENT ; 30 ns ; -- ; -- ; -- ; -; IP_TOOL_NAME ; ALTPLL ; -- ; -- ; -- ; -; IP_TOOL_NAME ; ALTPLL ; -- ; -- ; -- ; -; IP_TOOL_NAME ; ALTPLL ; -- ; -- ; -- ; -; IP_TOOL_NAME ; ALTPLL ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_COUNTER ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_SHIFTREG ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_RAM_DP+ ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_BUSTRI ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_RAM_DP+ ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_BUSTRI ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_BUSTRI ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_CONSTANT ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_CONSTANT ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_CONSTANT ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_RAM_DP+ ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_BUSTRI ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_CONSTANT ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_SHIFTREG ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_LATCH ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_CONSTANT ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_SHIFTREG ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_COMPARE ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_BUSTRI ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_BUSTRI ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_BUSTRI ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_FF ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_FF ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_FF ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_SHIFTREG ; -- ; -- ; -- ; -; IP_TOOL_NAME ; ALTDDIO_BIDIR ; -- ; -- ; -- ; -; IP_TOOL_NAME ; ALTDDIO_OUT ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_SHIFTREG ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_SHIFTREG ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_SHIFTREG ; -- ; -- ; -- ; -; IP_TOOL_NAME ; ALTDDIO_OUT ; -- ; -- ; -- ; -; IP_TOOL_NAME ; ALTDDIO_OUT ; -- ; -- ; -- ; -; IP_TOOL_NAME ; ALTDDIO_OUT ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_FIFO+ ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_FIFO+ ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; -; IP_TOOL_NAME ; LPM_MUX ; -- ; -- ; -- ; -; IP_TOOL_NAME ; ALTPLL_RECONFIG ; -- ; -- ; -- ; -; IP_TOOL_NAME ; ALTPLL ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 8.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; -; IP_TOOL_VERSION ; 9.1 ; -- ; -- ; -- ; -; MAX_CORE_JUNCTION_TEMP ; 85 ; -- ; -- ; -- ; -; MIN_CORE_JUNCTION_TEMP ; 0 ; -- ; -- ; -- ; -; MISC_FILE ; C:/firebee/FPGA/firebee1.dpf ; -- ; -- ; -- ; -; MISC_FILE ; altpll1.bsf ; -- ; -- ; -- ; -; MISC_FILE ; altpll1.inc ; -- ; -- ; -- ; -; MISC_FILE ; altpll1.cmp ; -- ; -- ; -- ; -; MISC_FILE ; altpll1.ppf ; -- ; -- ; -- ; -; MISC_FILE ; altpll2.bsf ; -- ; -- ; -- ; -; MISC_FILE ; altpll2.inc ; -- ; -- ; -- ; -; MISC_FILE ; altpll2.cmp ; -- ; -- ; -- ; -; MISC_FILE ; altpll2.ppf ; -- ; -- ; -- ; -; MISC_FILE ; altpll3.bsf ; -- ; -- ; -- ; -; MISC_FILE ; altpll3.inc ; -- ; -- ; -- ; -; MISC_FILE ; altpll3.cmp ; -- ; -- ; -- ; -; MISC_FILE ; altpll3.ppf ; -- ; -- ; -- ; -; MISC_FILE ; altpll0.bsf ; -- ; -- ; -- ; -; MISC_FILE ; altpll0.inc ; -- ; -- ; -- ; -; MISC_FILE ; altpll0.cmp ; -- ; -- ; -- ; -; MISC_FILE ; altpll0.ppf ; -- ; -- ; -- ; -; MISC_FILE ; lpm_counter0.bsf ; -- ; -- ; -- ; -; MISC_FILE ; lpm_counter0.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg0.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg0.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg0.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/altdpram0.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/altdpram0.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/altdpram0.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_bustri1.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_bustri1.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/altdpram1.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/altdpram1.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/altdpram1.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_bustri2.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_bustri2.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_bustri4.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_bustri4.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_constant0.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_constant0.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_constant1.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_constant1.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_constant1.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux0.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux0.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux0.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux1.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux1.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux1.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux2.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux2.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux2.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_constant2.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_constant2.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/altdpram2.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/altdpram2.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/altdpram2.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_bustri6.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_bustri6.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux3.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux3.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux4.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux4.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_constant3.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_constant3.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg1.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg1.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_latch1.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_latch1.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_constant4.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_constant4.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_constant4.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg2.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg2.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_compare1.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_compare1.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_compare1.cmp ; -- ; -- ; -- ; -; MISC_FILE ; lpm_bustri_LONG.bsf ; -- ; -- ; -- ; -; MISC_FILE ; lpm_bustri_LONG.inc ; -- ; -- ; -- ; -; MISC_FILE ; lpm_bustri_LONG.cmp ; -- ; -- ; -- ; -; MISC_FILE ; lpm_bustri_BYT.bsf ; -- ; -- ; -- ; -; MISC_FILE ; lpm_bustri_BYT.inc ; -- ; -- ; -- ; -; MISC_FILE ; lpm_bustri_BYT.cmp ; -- ; -- ; -- ; -; MISC_FILE ; lpm_bustri_WORD.bsf ; -- ; -- ; -- ; -; MISC_FILE ; lpm_bustri_WORD.inc ; -- ; -- ; -- ; -; MISC_FILE ; lpm_bustri_WORD.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_ff4.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_ff4.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_ff4.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_ff5.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_ff5.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_ff5.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_ff6.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_ff6.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_ff6.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg3.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg3.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg3.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_bidir0.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_bidir0.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_bidir0.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_bidir0.ppf ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_out0.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_out0.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_out0.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_out0.ppf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux5.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux5.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux5.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg5.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg5.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg5.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg6.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg6.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg6.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg4.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg4.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_shiftreg4.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_out1.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_out1.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_out1.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_out1.ppf ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_out2.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_out2.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_out2.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/altddio_out2.ppf ; -- ; -- ; -- ; -; MISC_FILE ; altddio_out3.bsf ; -- ; -- ; -- ; -; MISC_FILE ; altddio_out3.inc ; -- ; -- ; -- ; -; MISC_FILE ; altddio_out3.cmp ; -- ; -- ; -- ; -; MISC_FILE ; altddio_out3.ppf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux6.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux6.inc ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_mux6.cmp ; -- ; -- ; -- ; -; MISC_FILE ; FalconIO_SDCard_IDE_CF/dcfifo0.bsf ; -- ; -- ; -- ; -; MISC_FILE ; FalconIO_SDCard_IDE_CF/dcfifo0.cmp ; -- ; -- ; -- ; -; MISC_FILE ; FalconIO_SDCard_IDE_CF/dcfifo1.bsf ; -- ; -- ; -- ; -; MISC_FILE ; FalconIO_SDCard_IDE_CF/dcfifo1.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_muxDZ.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_muxDZ.cmp ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_muxVDM.bsf ; -- ; -- ; -- ; -; MISC_FILE ; Video/lpm_muxVDM.cmp ; -- ; -- ; -- ; -; MISC_FILE ; C:/FireBee/FPGA/firebee1.dpf ; -- ; -- ; -- ; -; MISC_FILE ; altpll_reconfig1.tdf ; -- ; -- ; -- ; -; MISC_FILE ; altpll_reconfig1.bsf ; -- ; -- ; -- ; -; MISC_FILE ; altpll_reconfig1.inc ; -- ; -- ; -- ; -; MISC_FILE ; altpll_reconfig1.cmp ; -- ; -- ; -- ; -; MISC_FILE ; altpll4.tdf ; -- ; -- ; -- ; -; MISC_FILE ; altpll4.bsf ; -- ; -- ; -- ; -; MISC_FILE ; altpll4.inc ; -- ; -- ; -- ; -; MISC_FILE ; altpll4.cmp ; -- ; -- ; -- ; -; MISC_FILE ; altpll4.ppf ; -- ; -- ; -- ; -; NOMINAL_CORE_SUPPLY_VOLTAGE ; 1.2V ; -- ; -- ; -- ; -; PARTITION_COLOR ; 16764057 ; -- ; -- ; Top ; -; PARTITION_NETLIST_TYPE ; SOURCE ; -- ; -- ; Top ; -; PHYSICAL_SYNTHESIS_COMBO_LOGIC ; On ; Off ; -- ; -- ; -; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ; On ; Off ; -- ; -- ; -; PHYSICAL_SYNTHESIS_EFFORT ; Fast ; Normal ; -- ; -- ; -; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; On ; Off ; -- ; -- ; -; STATE_MACHINE_PROCESSING ; One-Hot ; Auto ; -- ; -- ; -; TCO_REQUIREMENT ; 1 ns ; -- ; -- ; -- ; -; TH_REQUIREMENT ; 1 ns ; -- ; -- ; -- ; -; TPD_REQUIREMENT ; 1 ns ; -- ; -- ; -- ; -; TSU_REQUIREMENT ; 1 ns ; -- ; -- ; -- ; -; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off ; -- ; -- ; eda_blast_fpga ; -; USE_TIMEQUEST_TIMING_ANALYZER ; Off ; On ; -- ; -- ; -+-----------------------------------------+------------------------------------+---------------+-------------+----------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Flow Elapsed Time ; -+-------------------------+--------------+-------------------------+---------------------+------------------------------------+ -; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ; -+-------------------------+--------------+-------------------------+---------------------+------------------------------------+ -; Analysis & Synthesis ; 00:01:16 ; 1.0 ; 347 MB ; 00:01:17 ; -; Fitter ; 00:03:05 ; 1.0 ; 334 MB ; 00:03:07 ; -; Assembler ; 00:00:05 ; 1.0 ; 291 MB ; 00:00:04 ; -; Classic Timing Analyzer ; 00:00:07 ; 1.0 ; 227 MB ; 00:00:09 ; -; Total ; 00:04:33 ; -- ; -- ; 00:04:37 ; -+-------------------------+--------------+-------------------------+---------------------+------------------------------------+ - - -+------------------------------------------------------------------------------------------+ -; Flow OS Summary ; -+-------------------------+------------------+---------------+------------+----------------+ -; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ; -+-------------------------+------------------+---------------+------------+----------------+ -; Analysis & Synthesis ; envy15 ; Windows Vista ; 6.1 ; x86_64 ; -; Fitter ; envy15 ; Windows Vista ; 6.1 ; x86_64 ; -; Assembler ; envy15 ; Windows Vista ; 6.1 ; x86_64 ; -; Classic Timing Analyzer ; envy15 ; Windows Vista ; 6.1 ; x86_64 ; -+-------------------------+------------------+---------------+------------+----------------+ - - ------------- -; Flow Log ; ------------- -quartus_map --read_settings_files=on --write_settings_files=off firebeei1 -c firebee1 -quartus_fit --read_settings_files=off --write_settings_files=off firebeei1 -c firebee1 -quartus_asm --read_settings_files=off --write_settings_files=off firebeei1 -c firebee1 -quartus_tan --read_settings_files=off --write_settings_files=off firebeei1 -c firebee1 --timing_analysis_only - - - diff --git a/FPGA_by_Fredi/firebee1.map.rpt b/FPGA_by_Fredi/firebee1.map.rpt deleted file mode 100644 index 11a1ac1..0000000 --- a/FPGA_by_Fredi/firebee1.map.rpt +++ /dev/null @@ -1,8590 +0,0 @@ -Analysis & Synthesis report for firebee1 -Wed Dec 15 02:21:56 2010 -Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition - - ---------------------- -; Table of Contents ; ---------------------- - 1. Legal Notice - 2. Analysis & Synthesis Summary - 3. Analysis & Synthesis Settings - 4. Parallel Compilation - 5. Analysis & Synthesis Source Files Read - 6. Analysis & Synthesis Resource Usage Summary - 7. Analysis & Synthesis Resource Utilization by Entity - 8. Analysis & Synthesis RAM Summary - 9. Analysis & Synthesis DSP Block Usage Summary - 10. State Machine - |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_REGDDR - 11. State Machine - |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_SM - 12. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE - 13. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|CMD_STATE - 14. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_STATE - 15. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|TR_STATE - 16. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|RCV_STATE - 17. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TR_STATE - 18. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_STATE - 19. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TR_STATE - 20. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_STATE - 21. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE - 22. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE - 23. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|PRECOMP - 24. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE - 25. State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE - 26. Registers Protected by Synthesis - 27. User-Specified and Inferred Latches - 28. Registers Removed During Synthesis - 29. Removed Registers Triggering Further Register Optimizations - 30. General Register Statistics - 31. Inverted Register Statistics - 32. Multiplexer Restructuring Statistics (Restructuring Performed) - 33. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated - 34. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p - 35. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p - 36. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram - 37. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp - 38. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12 - 39. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_gd9:ws_brp - 40. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_pe9:ws_bwp - 41. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp - 42. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17 - 43. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated - 44. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p - 45. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_gic:wrptr_g1p - 46. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram - 47. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_pe9:rs_brp - 48. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp - 49. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp - 50. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 - 51. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp - 52. Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 - 53. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component - 54. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated - 55. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p - 56. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_ojc:wrptr_g1p - 57. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp - 58. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram - 59. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_rld:rs_dgwp - 60. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe15 - 61. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr - 62. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp - 63. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp - 64. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp - 65. Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22 - 66. Source assignments for Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component - 67. Source assignments for Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated - 68. Source assignments for Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated - 69. Source assignments for Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram - 70. Source assignments for Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated - 71. Source assignments for Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated - 72. Source assignments for Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated - 73. Source assignments for Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated - 74. Source assignments for Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated - 75. Source assignments for Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated - 76. Source assignments for Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated - 77. Source assignments for Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated - 78. Source assignments for Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component - 79. Source assignments for Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component|ddio_out_o2f:auto_generated - 80. Source assignments for Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component - 81. Source assignments for Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated - 82. Source assignments for altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated - 83. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component - 84. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4|altsyncram_46r:auto_generated - 85. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1 - 86. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12 - 87. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13 - 88. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14 - 89. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15 - 90. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2 - 91. Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3 - 92. Source assignments for lpm_counter0:inst18|lpm_counter:lpm_counter_component - 93. Source assignments for altddio_out3:inst5|altddio_out:altddio_out_component - 94. Source assignments for altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated - 95. Source assignments for altddio_out3:inst6|altddio_out:altddio_out_component - 96. Source assignments for altddio_out3:inst6|altddio_out:altddio_out_component|ddio_out_31f:auto_generated - 97. Source assignments for altddio_out3:inst8|altddio_out:altddio_out_component - 98. Source assignments for altddio_out3:inst8|altddio_out:altddio_out_component|ddio_out_31f:auto_generated - 99. Source assignments for altddio_out3:inst9|altddio_out:altddio_out_component -100. Source assignments for altddio_out3:inst9|altddio_out:altddio_out_component|ddio_out_31f:auto_generated -101. Parameter Settings for User Entity Instance: altpll1:inst|altpll:altpll_component -102. Parameter Settings for User Entity Instance: FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component -103. Parameter Settings for User Entity Instance: FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component -104. Parameter Settings for User Entity Instance: FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL -105. Parameter Settings for User Entity Instance: altpll3:inst13|altpll:altpll_component -106. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component -107. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00002|lpm_bustri:lpm_bustri_component -108. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg6:inst89|lpm_shiftreg:lpm_shiftreg_component -109. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component -110. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component -111. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component -112. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component -113. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_muxVDM:inst100|LPM_MUX:lpm_mux_component -114. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component -115. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component -116. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component -117. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component -118. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component -119. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux5:inst22|LPM_MUX:lpm_mux_component -120. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component -121. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component -122. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component -123. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component -124. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component -125. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component -126. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff6:inst36|lpm_ff:lpm_ff_component -127. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst108|lpm_bustri:lpm_bustri_component -128. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component -129. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst119|lpm_bustri:lpm_bustri_component -130. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component -131. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component -132. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst110|lpm_bustri:lpm_bustri_component -133. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst18|lpm_ff:lpm_ff_component -134. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst109|lpm_bustri:lpm_bustri_component -135. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component -136. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri3:inst66|lpm_bustri:lpm_bustri_component -137. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component -138. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component -139. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component -140. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component -141. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component -142. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component -143. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_muxDZ:inst62|LPM_MUX:lpm_mux_component -144. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component -145. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component -146. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component -147. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component -148. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri3:inst70|lpm_bustri:lpm_bustri_component -149. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component -150. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri3:inst74|lpm_bustri:lpm_bustri_component -151. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component -152. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri1:inst51|lpm_bustri:lpm_bustri_component -153. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component -154. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri1:inst56|lpm_bustri:lpm_bustri_component -155. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component -156. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri1:inst61|lpm_bustri:lpm_bustri_component -157. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component -158. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_BYT:inst58|lpm_bustri:lpm_bustri_component -159. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component -160. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux3:inst102|LPM_MUX:lpm_mux_component -161. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff5:inst11|lpm_ff:lpm_ff_component -162. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux2:inst25|LPM_MUX:lpm_mux_component -163. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux4:inst81|LPM_MUX:lpm_mux_component -164. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant3:inst82|lpm_constant:lpm_constant_component -165. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_BYT:inst57|lpm_bustri:lpm_bustri_component -166. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component -167. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_BYT:inst53|lpm_bustri:lpm_bustri_component -168. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component -169. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component -170. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux6:inst7|LPM_MUX:lpm_mux_component -171. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component -172. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component -173. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant0:inst59|lpm_constant:lpm_constant_component -174. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant0:inst54|lpm_constant:lpm_constant_component -175. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant0:inst64|lpm_constant:lpm_constant_component -176. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component -177. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component -178. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant1:inst77|lpm_constant:lpm_constant_component -179. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant1:inst80|lpm_constant:lpm_constant_component -180. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant1:inst83|lpm_constant:lpm_constant_component -181. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component -182. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux1:inst24|LPM_MUX:lpm_mux_component -183. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant2:inst23|lpm_constant:lpm_constant_component -184. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component -185. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux0:inst21|LPM_MUX:lpm_mux_component -186. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component -187. Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component -188. Parameter Settings for User Entity Instance: altpll2:inst12|altpll:altpll_component -189. Parameter Settings for User Entity Instance: altpll4:inst22|altpll:altpll_component -190. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component -191. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4 -192. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub5 -193. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub6 -194. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7 -195. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1 -196. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12 -197. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13 -198. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14 -199. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15 -200. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2 -201. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3 -202. Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_decode:decode11 -203. Parameter Settings for User Entity Instance: lpm_ff0:inst1|lpm_ff:lpm_ff_component -204. Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00000|lpm_bustri:lpm_bustri_component -205. Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component -206. Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component -207. Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component -208. Parameter Settings for User Entity Instance: lpm_counter0:inst18|lpm_counter:lpm_counter_component -209. Parameter Settings for User Entity Instance: altddio_out3:inst5|altddio_out:altddio_out_component -210. Parameter Settings for User Entity Instance: altddio_out3:inst6|altddio_out:altddio_out_component -211. Parameter Settings for User Entity Instance: altddio_out3:inst8|altddio_out:altddio_out_component -212. Parameter Settings for User Entity Instance: altddio_out3:inst9|altddio_out:altddio_out_component -213. Parameter Settings for Inferred Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14 -214. Parameter Settings for Inferred Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6 -215. Parameter Settings for Inferred Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12 -216. altpll Parameter Settings by Entity Instance -217. lpm_shiftreg Parameter Settings by Entity Instance -218. dcfifo Parameter Settings by Entity Instance -219. scfifo Parameter Settings by Entity Instance -220. altsyncram Parameter Settings by Entity Instance -221. lpm_mult Parameter Settings by Entity Instance -222. Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND" -223. Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP" -224. Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI" -225. Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD" -226. Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS" -227. Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI" -228. Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC" -229. Analysis & Synthesis Messages - - - ----------------- -; Legal Notice ; ----------------- -Copyright (C) 1991-2010 Altera Corporation -Your use of Altera Corporation's design tools, logic functions -and other software and tools, and its AMPP partner logic -functions, and any output files from any of the foregoing -(including device programming or simulation files), and any -associated documentation or information are expressly subject -to the terms and conditions of the Altera Program License -Subscription Agreement, Altera MegaCore Function License -Agreement, or other applicable license agreement, including, -without limitation, that your use is for the sole purpose of -programming logic devices manufactured by Altera and sold by -Altera or its authorized distributors. Please refer to the -applicable agreement for further details. - - - -+-----------------------------------------------------------------------------------+ -; Analysis & Synthesis Summary ; -+------------------------------------+----------------------------------------------+ -; Analysis & Synthesis Status ; Successful - Wed Dec 15 02:21:55 2010 ; -; Quartus II Version ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ; -; Revision Name ; firebee1 ; -; Top-level Entity Name ; firebee1 ; -; Family ; Cyclone III ; -; Total logic elements ; 10,706 ; -; Total combinational functions ; 8,060 ; -; Dedicated logic registers ; 4,612 ; -; Total registers ; 4740 ; -; Total pins ; 295 ; -; Total virtual pins ; 0 ; -; Total memory bits ; 109,344 ; -; Embedded Multiplier 9-bit elements ; 6 ; -; Total PLLs ; 4 ; -+------------------------------------+----------------------------------------------+ - - -+----------------------------------------------------------------------------------------------------------------------+ -; Analysis & Synthesis Settings ; -+----------------------------------------------------------------------------+--------------------+--------------------+ -; Option ; Setting ; Default Value ; -+----------------------------------------------------------------------------+--------------------+--------------------+ -; Device ; EP3C40F484C6 ; ; -; Top-level entity name ; firebee1 ; firebee1 ; -; Family name ; Cyclone III ; Stratix II ; -; State Machine Processing ; One-Hot ; Auto ; -; Optimization Technique ; Speed ; Balanced ; -; Use Generated Physical Constraints File ; Off ; ; -; Use smart compilation ; Off ; Off ; -; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On ; On ; -; Enable compact report table ; Off ; Off ; -; Restructure Multiplexers ; Auto ; Auto ; -; Create Debugging Nodes for IP Cores ; Off ; Off ; -; Preserve fewer node names ; On ; On ; -; Disable OpenCore Plus hardware evaluation ; Off ; Off ; -; Verilog Version ; Verilog_2001 ; Verilog_2001 ; -; VHDL Version ; VHDL_1993 ; VHDL_1993 ; -; Safe State Machine ; Off ; Off ; -; Extract Verilog State Machines ; On ; On ; -; Extract VHDL State Machines ; On ; On ; -; Ignore Verilog initial constructs ; Off ; Off ; -; Iteration limit for constant Verilog loops ; 5000 ; 5000 ; -; Iteration limit for non-constant Verilog loops ; 250 ; 250 ; -; Add Pass-Through Logic to Inferred RAMs ; On ; On ; -; Parallel Synthesis ; On ; On ; -; DSP Block Balancing ; Auto ; Auto ; -; NOT Gate Push-Back ; On ; On ; -; Power-Up Don't Care ; On ; On ; -; Remove Redundant Logic Cells ; Off ; Off ; -; Remove Duplicate Registers ; On ; On ; -; Ignore CARRY Buffers ; Off ; Off ; -; Ignore CASCADE Buffers ; Off ; Off ; -; Ignore GLOBAL Buffers ; Off ; Off ; -; Ignore ROW GLOBAL Buffers ; Off ; Off ; -; Ignore LCELL Buffers ; Off ; Off ; -; Ignore SOFT Buffers ; On ; On ; -; Limit AHDL Integers to 32 Bits ; Off ; Off ; -; Carry Chain Length ; 70 ; 70 ; -; Auto Carry Chains ; On ; On ; -; Auto Open-Drain Pins ; On ; On ; -; Perform WYSIWYG Primitive Resynthesis ; Off ; Off ; -; Auto ROM Replacement ; On ; On ; -; Auto RAM Replacement ; On ; On ; -; Auto DSP Block Replacement ; On ; On ; -; Auto Shift Register Replacement ; Auto ; Auto ; -; Auto Clock Enable Replacement ; On ; On ; -; Strict RAM Replacement ; Off ; Off ; -; Allow Synchronous Control Signals ; On ; On ; -; Force Use of Synchronous Clear Signals ; Off ; Off ; -; Auto RAM Block Balancing ; On ; On ; -; Auto RAM to Logic Cell Conversion ; Off ; Off ; -; Auto Resource Sharing ; Off ; Off ; -; Allow Any RAM Size For Recognition ; Off ; Off ; -; Allow Any ROM Size For Recognition ; Off ; Off ; -; Allow Any Shift Register Size For Recognition ; Off ; Off ; -; Use LogicLock Constraints during Resource Balancing ; On ; On ; -; Ignore translate_off and synthesis_off directives ; Off ; Off ; -; Timing-Driven Synthesis ; On ; On ; -; Show Parameter Settings Tables in Synthesis Report ; On ; On ; -; Ignore Maximum Fan-Out Assignments ; Off ; Off ; -; Synchronization Register Chain Length ; 2 ; 2 ; -; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ; -; HDL message level ; Level2 ; Level2 ; -; Suppress Register Optimization Related Messages ; Off ; Off ; -; Number of Removed Registers Reported in Synthesis Report ; 5000 ; 5000 ; -; Number of Inverted Registers Reported in Synthesis Report ; 100 ; 100 ; -; Clock MUX Protection ; On ; On ; -; Auto Gated Clock Conversion ; Off ; Off ; -; Block Design Naming ; Auto ; Auto ; -; SDC constraint protection ; Off ; Off ; -; Synthesis Effort ; Auto ; Auto ; -; Shift Register Replacement - Allow Asynchronous Clear Signal ; On ; On ; -; Analysis & Synthesis Message Level ; Medium ; Medium ; -; Disable Register Merging Across Hierarchies ; Auto ; Auto ; -; Resource Aware Inference For Block RAM ; On ; On ; -+----------------------------------------------------------------------------+--------------------+--------------------+ - - -Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time. -+-------------------------------------+ -; Parallel Compilation ; -+----------------------------+--------+ -; Processors ; Number ; -+----------------------------+--------+ -; Number detected on machine ; 4 ; -; Maximum allowed ; 1 ; -+----------------------------+--------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Analysis & Synthesis Source Files Read ; -+----------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+ -; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; -+----------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+ -; FalconIO_SDCard_IDE_CF/WF5380/wf5380_control.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF5380/wf5380_control.vhd ; -; FalconIO_SDCard_IDE_CF/WF5380/wf5380_pkg.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF5380/wf5380_pkg.vhd ; -; FalconIO_SDCard_IDE_CF/WF5380/wf5380_registers.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF5380/wf5380_registers.vhd ; -; FalconIO_SDCard_IDE_CF/WF5380/wf5380_soc_top.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF5380/wf5380_soc_top.vhd ; -; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_am_detector.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_am_detector.vhd ; -; FalconIO_SDCard_IDE_CF/dcfifo0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/dcfifo0.vhd ; -; Video/DDR_CTR.tdf ; yes ; User AHDL File ; C:/FireBee/FPGA/Video/DDR_CTR.tdf ; -; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_control.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_control.vhd ; -; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_crc_logic.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_crc_logic.vhd ; -; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_digital_pll.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_digital_pll.vhd ; -; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_pkg.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_pkg.vhd ; -; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_registers.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_registers.vhd ; -; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top_soc.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top_soc.vhd ; -; FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_transceiver.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_transceiver.vhd ; -; FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd ; -; FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd ; -; FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top_soc.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top_soc.vhd ; -; FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd ; -; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_gpio.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_gpio.vhd ; -; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_interrupts.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_interrupts.vhd ; -; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_pkg.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_pkg.vhd ; -; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_timers.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_timers.vhd ; -; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top_soc.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top_soc.vhd ; -; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_ctrl.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_ctrl.vhd ; -; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_rx.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_rx.vhd ; -; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_top.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_top.vhd ; -; FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_tx.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_tx.vhd ; -; FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_pkg.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_pkg.vhd ; -; FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd ; -; FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_wave.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_wave.vhd ; -; lpm_latch0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/lpm_latch0.vhd ; -; altpll1.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/altpll1.vhd ; -; Video/lpm_fifoDZ.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_fifoDZ.vhd ; -; altpll2.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/altpll2.vhd ; -; altpll3.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/altpll3.vhd ; -; Video/altdpram0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/altdpram0.vhd ; -; Video/lpm_muxDZ.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_muxDZ.vhd ; -; Video/lpm_bustri3.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_bustri3.vhd ; -; Video/lpm_ff0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_ff0.vhd ; -; Video/lpm_ff1.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_ff1.vhd ; -; Video/lpm_ff3.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_ff3.vhd ; -; Video/VIDEO_MOD_MUX_CLUTCTR.tdf ; yes ; User AHDL File ; C:/FireBee/FPGA/Video/VIDEO_MOD_MUX_CLUTCTR.tdf ; -; Video/lpm_fifo_dc0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_fifo_dc0.vhd ; -; Video/Video.bdf ; yes ; User Block Diagram/Schematic File ; C:/FireBee/FPGA/Video/Video.bdf ; -; firebee1.bdf ; yes ; User Block Diagram/Schematic File ; C:/FireBee/FPGA/firebee1.bdf ; -; lpm_counter0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/lpm_counter0.vhd ; -; FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd ; -; DSP/DSP.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/DSP/DSP.vhd ; -; Video/lpm_shiftreg0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_shiftreg0.vhd ; -; Video/lpm_bustri1.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_bustri1.vhd ; -; Video/altdpram1.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/altdpram1.vhd ; -; Video/lpm_constant0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_constant0.vhd ; -; Video/lpm_constant1.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_constant1.vhd ; -; Video/lpm_mux0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_mux0.vhd ; -; Video/lpm_mux1.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_mux1.vhd ; -; Video/lpm_mux2.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_mux2.vhd ; -; Video/lpm_constant2.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_constant2.vhd ; -; Video/altdpram2.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/altdpram2.vhd ; -; Video/lpm_mux3.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_mux3.vhd ; -; Video/lpm_mux4.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_mux4.vhd ; -; Video/lpm_constant3.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_constant3.vhd ; -; Interrupt_Handler/interrupt_handler.tdf ; yes ; User AHDL File ; C:/FireBee/FPGA/Interrupt_Handler/interrupt_handler.tdf ; -; lpm_bustri_LONG.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/lpm_bustri_LONG.vhd ; -; lpm_bustri_BYT.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/lpm_bustri_BYT.vhd ; -; lpm_bustri_WORD.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/lpm_bustri_WORD.vhd ; -; Video/lpm_ff4.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_ff4.vhd ; -; Video/lpm_ff5.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_ff5.vhd ; -; Video/lpm_ff6.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_ff6.vhd ; -; Video/altddio_bidir0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/altddio_bidir0.vhd ; -; Video/altddio_out0.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/altddio_out0.vhd ; -; Video/lpm_mux5.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_mux5.vhd ; -; Video/BLITTER/BLITTER.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/Video/BLITTER/BLITTER.vhd ; -; Video/lpm_shiftreg6.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_shiftreg6.vhd ; -; Video/lpm_shiftreg4.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_shiftreg4.vhd ; -; Video/altddio_out2.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/altddio_out2.vhd ; -; altddio_out3.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/altddio_out3.vhd ; -; Video/lpm_mux6.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_mux6.vhd ; -; FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF_pgk.vhd ; yes ; User VHDL File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF_pgk.vhd ; -; FalconIO_SDCard_IDE_CF/dcfifo1.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/FalconIO_SDCard_IDE_CF/dcfifo1.vhd ; -; Video/lpm_muxVDM.vhd ; yes ; User Wizard-Generated File ; C:/FireBee/FPGA/Video/lpm_muxVDM.vhd ; -; lpm_bustri_byt.inc ; yes ; Auto-Found AHDL File ; C:/FireBee/FPGA/lpm_bustri_byt.inc ; -; lpm_bustri_word.inc ; yes ; Auto-Found AHDL File ; C:/FireBee/FPGA/lpm_bustri_word.inc ; -; lpm_bustri_long.inc ; yes ; Auto-Found AHDL File ; C:/FireBee/FPGA/lpm_bustri_long.inc ; -; altpll.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf ; -; db/altpll_pul2.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altpll_pul2.tdf ; -; dcfifo_mixed_widths.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf ; -; db/dcfifo_0hh1.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dcfifo_0hh1.tdf ; -; db/a_gray2bin_lfb.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_gray2bin_lfb.tdf ; -; db/a_graycounter_k47.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_graycounter_k47.tdf ; -; db/a_graycounter_fic.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_graycounter_fic.tdf ; -; db/altsyncram_bi31.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_bi31.tdf ; -; db/alt_synch_pipe_ikd.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/alt_synch_pipe_ikd.tdf ; -; db/dffpipe_hd9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_hd9.tdf ; -; db/dffpipe_gd9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_gd9.tdf ; -; db/dffpipe_pe9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_pe9.tdf ; -; db/alt_synch_pipe_jkd.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/alt_synch_pipe_jkd.tdf ; -; db/dffpipe_id9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_id9.tdf ; -; db/cmpr_256.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cmpr_256.tdf ; -; db/cmpr_156.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cmpr_156.tdf ; -; db/cntr_t2e.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_t2e.tdf ; -; db/mux_a18.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_a18.tdf ; -; db/dcfifo_3fh1.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dcfifo_3fh1.tdf ; -; db/a_graycounter_j47.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_graycounter_j47.tdf ; -; db/a_graycounter_gic.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_graycounter_gic.tdf ; -; db/altsyncram_ci31.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_ci31.tdf ; -; db/alt_synch_pipe_kkd.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/alt_synch_pipe_kkd.tdf ; -; db/dffpipe_jd9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_jd9.tdf ; -; db/alt_synch_pipe_lkd.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/alt_synch_pipe_lkd.tdf ; -; db/dffpipe_kd9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_kd9.tdf ; -; db/altpll_41p2.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altpll_41p2.tdf ; -; lpm_bustri.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf ; -; lpm_shiftreg.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf ; -; dcfifo.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf ; -; db/dcfifo_8fi1.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dcfifo_8fi1.tdf ; -; db/a_gray2bin_tgb.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_gray2bin_tgb.tdf ; -; db/a_graycounter_s57.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_graycounter_s57.tdf ; -; db/a_graycounter_ojc.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_graycounter_ojc.tdf ; -; db/a_graycounter_njc.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_graycounter_njc.tdf ; -; db/altsyncram_tl31.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_tl31.tdf ; -; db/alt_synch_pipe_rld.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/alt_synch_pipe_rld.tdf ; -; db/dffpipe_qe9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_qe9.tdf ; -; db/dffpipe_9d9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_9d9.tdf ; -; db/dffpipe_oe9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_oe9.tdf ; -; db/alt_synch_pipe_sld.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/alt_synch_pipe_sld.tdf ; -; db/dffpipe_re9.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/dffpipe_re9.tdf ; -; lpm_mux.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf ; -; db/mux_bbe.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_bbe.tdf ; -; lpm_ff.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf ; -; altddio_bidir.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/altddio_bidir.tdf ; -; db/ddio_bidir_3jl.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/ddio_bidir_3jl.tdf ; -; db/mux_58e.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_58e.tdf ; -; lpm_latch.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_latch.tdf ; -; altsyncram.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf ; -; db/altsyncram_lf92.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_lf92.tdf ; -; mux41.bdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/others/maxplus2/mux41.bdf ; -; db/mux_dcf.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_dcf.tdf ; -; scfifo.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/scfifo.tdf ; -; db/scfifo_lk21.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/scfifo_lk21.tdf ; -; db/a_dpfifo_oq21.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/a_dpfifo_oq21.tdf ; -; db/altsyncram_gj81.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_gj81.tdf ; -; db/cmpr_br8.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cmpr_br8.tdf ; -; db/cntr_omb.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_omb.tdf ; -; db/cntr_5n7.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_5n7.tdf ; -; db/cntr_pmb.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_pmb.tdf ; -; db/altsyncram_rb92.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_rb92.tdf ; -; db/altsyncram_pf92.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_pf92.tdf ; -; db/mux_96e.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_96e.tdf ; -; db/mux_mpe.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_mpe.tdf ; -; db/mux_f6e.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_f6e.tdf ; -; lpm_constant.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf ; -; altddio_out.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/altddio_out.tdf ; -; db/ddio_out_o2f.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/ddio_out_o2f.tdf ; -; db/mux_kpe.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_kpe.tdf ; -; db/mux_npe.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_npe.tdf ; -; db/mux_gpe.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mux_gpe.tdf ; -; db/ddio_out_are.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/ddio_out_are.tdf ; -; db/altpll_isv2.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altpll_isv2.tdf ; -; altpll4.tdf ; yes ; Auto-Found Wizard-Generated File ; C:/FireBee/FPGA/altpll4.tdf ; -; altpll.inc ; yes ; Auto-Found AHDL File ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.inc ; -; db/altpll_c6j2.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altpll_c6j2.tdf ; -; altpll_reconfig1.tdf ; yes ; Auto-Found Wizard-Generated File ; C:/FireBee/FPGA/altpll_reconfig1.tdf ; -; altpll_reconfig1_pllrcfg_t4q.tdf ; yes ; Auto-Found AHDL File ; C:/FireBee/FPGA/altpll_reconfig1_pllrcfg_t4q.tdf ; -; altsyncram.inc ; yes ; Auto-Found AHDL File ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.inc ; -; db/altsyncram_46r.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/altsyncram_46r.tdf ; -; lpm_add_sub.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf ; -; db/add_sub_hpa.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/add_sub_hpa.tdf ; -; db/add_sub_k8a.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/add_sub_k8a.tdf ; -; lpm_compare.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf ; -; db/cmpr_tnd.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cmpr_tnd.tdf ; -; lpm_counter.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf ; -; db/cntr_30l.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_30l.tdf ; -; db/cntr_qij.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_qij.tdf ; -; db/cntr_pij.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_pij.tdf ; -; db/cntr_9cj.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_9cj.tdf ; -; lpm_decode.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_decode.tdf ; -; db/decode_2af.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/decode_2af.tdf ; -; db/cntr_mph.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/cntr_mph.tdf ; -; db/ddio_out_31f.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/ddio_out_31f.tdf ; -; lpm_mult.tdf ; yes ; Megafunction ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf ; -; db/mult_cat.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mult_cat.tdf ; -; db/mult_aat.tdf ; yes ; Auto-Generated Megafunction ; C:/FireBee/FPGA/db/mult_aat.tdf ; -+----------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------+ -; Analysis & Synthesis Resource Usage Summary ; -+---------------------------------------------+----------------+ -; Resource ; Usage ; -+---------------------------------------------+----------------+ -; Estimated Total logic elements ; 10,706 ; -; ; ; -; Total combinational functions ; 8060 ; -; Logic element usage by number of LUT inputs ; ; -; -- 4 input functions ; 4947 ; -; -- 3 input functions ; 1867 ; -; -- <=2 input functions ; 1246 ; -; ; ; -; Logic elements by mode ; ; -; -- normal mode ; 7261 ; -; -- arithmetic mode ; 799 ; -; ; ; -; Total registers ; 4740 ; -; -- Dedicated logic registers ; 4612 ; -; -- I/O registers ; 256 ; -; ; ; -; I/O pins ; 295 ; -; Total memory bits ; 109344 ; -; Embedded Multiplier 9-bit elements ; 6 ; -; Total PLLs ; 4 ; -; Maximum fan-out node ; MAIN_CLK~input ; -; Maximum fan-out ; 2327 ; -; Total fan-out ; 49317 ; -; Average fan-out ; 3.57 ; -+---------------------------------------------+----------------+ - - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Analysis & Synthesis Resource Utilization by Entity ; -+-----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+ -; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ; -+-----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+ -; |firebee1 ; 8060 (10) ; 4612 (0) ; 109344 ; 6 ; 0 ; 3 ; 295 ; 0 ; |firebee1 ; work ; -; |DSP:Mathias_Alles| ; 10 (10) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|DSP:Mathias_Alles ; ; -; |FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden| ; 3814 (634) ; 1633 (114) ; 16384 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden ; ; -; |WF1772IP_TOP_SOC:I_FDC| ; 944 (24) ; 406 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC ; ; -; |WF1772IP_AM_DETECTOR:I_AM_DETECTOR| ; 39 (39) ; 27 (27) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR ; ; -; |WF1772IP_CONTROL:I_CONTROL| ; 533 (533) ; 197 (197) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL ; ; -; |WF1772IP_CRC_LOGIC:I_CRC_LOGIC| ; 40 (40) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC ; ; -; |WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL| ; 104 (104) ; 38 (38) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL ; ; -; |WF1772IP_REGISTERS:I_REGISTERS| ; 86 (86) ; 48 (48) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS ; ; -; |WF1772IP_TRANSCEIVER:I_TRANSCEIVER| ; 118 (118) ; 80 (80) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER ; ; -; |WF2149IP_TOP_SOC:I_SOUND| ; 445 (32) ; 210 (29) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND ; ; -; |WF2149IP_WAVE:I_PSG_WAVE| ; 413 (413) ; 181 (181) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE ; ; -; |WF5380_TOP_SOC:I_SCSI| ; 0 (0) ; 1 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI ; ; -; |WF5380_CONTROL:I_CONTROL| ; 0 (0) ; 1 (1) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL ; ; -; |WF6850IP_TOP_SOC:I_ACIA_KEYBOARD| ; 199 (2) ; 97 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD ; ; -; |WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS| ; 16 (16) ; 11 (11) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS ; ; -; |WF6850IP_RECEIVE:I_UART_RECEIVE| ; 94 (94) ; 47 (47) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE ; ; -; |WF6850IP_TRANSMIT:I_UART_TRANSMIT| ; 87 (87) ; 39 (39) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT ; ; -; |WF6850IP_TOP_SOC:I_ACIA_MIDI| ; 203 (2) ; 97 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI ; ; -; |WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS| ; 20 (20) ; 11 (11) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS ; ; -; |WF6850IP_RECEIVE:I_UART_RECEIVE| ; 94 (94) ; 47 (47) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE ; ; -; |WF6850IP_TRANSMIT:I_UART_TRANSMIT| ; 87 (87) ; 39 (39) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT ; ; -; |WF68901IP_TOP_SOC:I_MFP| ; 1199 (178) ; 460 (2) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP ; ; -; |WF68901IP_GPIO:I_GPIO| ; 25 (25) ; 24 (24) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO ; ; -; |WF68901IP_INTERRUPTS:I_INTERRUPTS| ; 273 (273) ; 128 (128) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS ; ; -; |WF68901IP_TIMERS:I_TIMERS| ; 434 (434) ; 166 (166) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS ; ; -; |WF68901IP_USART_TOP:I_USART| ; 289 (4) ; 140 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART ; ; -; |WF68901IP_USART_CTRL:I_USART_CTRL| ; 38 (38) ; 49 (49) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL ; ; -; |WF68901IP_USART_RX:I_USART_RECEIVE| ; 159 (159) ; 56 (56) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE ; ; -; |WF68901IP_USART_TX:I_USART_TRANSMIT| ; 88 (88) ; 35 (35) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT ; ; -; |dcfifo0:RDF| ; 94 (0) ; 124 (0) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF ; ; -; |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 94 (0) ; 124 (0) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ; ; -; |dcfifo_0hh1:auto_generated| ; 94 (17) ; 124 (42) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated ; ; -; |a_gray2bin_lfb:wrptr_g_gray2bin| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_gray2bin_lfb:wrptr_g_gray2bin ; ; -; |a_gray2bin_lfb:ws_dgrp_gray2bin| ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_gray2bin_lfb:ws_dgrp_gray2bin ; ; -; |a_graycounter_fic:wrptr_g1p| ; 16 (16) ; 13 (13) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p ; ; -; |a_graycounter_k47:rdptr_g1p| ; 17 (17) ; 13 (13) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p ; ; -; |alt_synch_pipe_ikd:rs_dgwp| ; 0 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ; ; -; |dffpipe_hd9:dffpipe12| ; 0 (0) ; 18 (18) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12 ; ; -; |alt_synch_pipe_jkd:ws_dgrp| ; 0 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ; ; -; |dffpipe_id9:dffpipe17| ; 0 (0) ; 18 (18) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17 ; ; -; |altsyncram_bi31:fifo_ram| ; 0 (0) ; 0 (0) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram ; ; -; |cmpr_156:rdempty_eq_comp1_msb| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cmpr_156:rdempty_eq_comp1_msb ; ; -; |cmpr_156:wrfull_eq_comp1_msb| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cmpr_156:wrfull_eq_comp1_msb ; ; -; |cntr_t2e:cntr_b| ; 3 (3) ; 2 (2) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cntr_t2e:cntr_b ; ; -; |dffpipe_gd9:ws_brp| ; 0 (0) ; 8 (8) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_gd9:ws_brp ; ; -; |dffpipe_pe9:ws_bwp| ; 0 (0) ; 10 (10) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_pe9:ws_bwp ; ; -; |mux_a18:rdemp_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux ; ; -; |mux_a18:rdemp_eq_comp_msb_mux| ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux ; ; -; |mux_a18:wrfull_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux ; ; -; |mux_a18:wrfull_eq_comp_msb_mux| ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux ; ; -; |dcfifo1:WRF| ; 96 (0) ; 124 (0) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF ; ; -; |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 96 (0) ; 124 (0) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ; ; -; |dcfifo_3fh1:auto_generated| ; 96 (18) ; 124 (42) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated ; ; -; |a_gray2bin_lfb:rdptr_g_gray2bin| ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin ; ; -; |a_gray2bin_lfb:rs_dgwp_gray2bin| ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_gray2bin_lfb:rs_dgwp_gray2bin ; ; -; |a_graycounter_gic:wrptr_g1p| ; 16 (16) ; 13 (13) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_gic:wrptr_g1p ; ; -; |a_graycounter_j47:rdptr_g1p| ; 16 (16) ; 13 (13) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p ; ; -; |alt_synch_pipe_kkd:rs_dgwp| ; 0 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ; ; -; |dffpipe_jd9:dffpipe12| ; 0 (0) ; 18 (18) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ; ; -; |alt_synch_pipe_lkd:ws_dgrp| ; 0 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ; ; -; |dffpipe_kd9:dffpipe15| ; 0 (0) ; 18 (18) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ; ; -; |altsyncram_ci31:fifo_ram| ; 0 (0) ; 0 (0) ; 8192 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram ; ; -; |cmpr_156:rdempty_eq_comp1_msb| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|cmpr_156:rdempty_eq_comp1_msb ; ; -; |cntr_t2e:cntr_b| ; 4 (4) ; 2 (2) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|cntr_t2e:cntr_b ; ; -; |dffpipe_gd9:rs_bwp| ; 0 (0) ; 8 (8) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp ; ; -; |dffpipe_pe9:rs_brp| ; 0 (0) ; 10 (10) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_pe9:rs_brp ; ; -; |mux_a18:rdemp_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux ; ; -; |mux_a18:rdemp_eq_comp_msb_mux| ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux ; ; -; |mux_a18:wrfull_eq_comp_lsb_mux| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux ; ; -; |mux_a18:wrfull_eq_comp_msb_mux| ; 6 (6) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux ; ; -; |Video:Fredi_Aschwanden| ; 3109 (10) ; 2172 (4) ; 92816 ; 6 ; 0 ; 3 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden ; ; -; |DDR_CTR:DDR_CTR| ; 348 (314) ; 158 (158) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR ; ; -; |lpm_bustri_BYT:$00002| ; 3 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002 ; ; -; |lpm_bustri:lpm_bustri_component| ; 3 (3) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component ; ; -; |lpm_bustri_BYT:$00004| ; 31 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004 ; ; -; |lpm_bustri:lpm_bustri_component| ; 31 (31) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component ; ; -; |VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR| ; 1260 (1013) ; 529 (529) ; 0 ; 6 ; 0 ; 3 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR ; ; -; |lpm_bustri_WORD:$00000| ; 187 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000 ; ; -; |lpm_bustri:lpm_bustri_component| ; 187 (187) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component ; ; -; |lpm_bustri_WORD:$00002| ; 60 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00002 ; ; -; |lpm_bustri:lpm_bustri_component| ; 60 (60) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00002|lpm_bustri:lpm_bustri_component ; ; -; |lpm_mult:op_12| ; 0 (0) ; 0 (0) ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12 ; ; -; |mult_aat:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12|mult_aat:auto_generated ; ; -; |lpm_mult:op_14| ; 0 (0) ; 0 (0) ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14 ; ; -; |mult_cat:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14|mult_cat:auto_generated ; ; -; |lpm_mult:op_6| ; 0 (0) ; 0 (0) ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6 ; ; -; |mult_aat:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 2 ; 0 ; 1 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6|mult_aat:auto_generated ; ; -; |altddio_bidir0:inst1| ; 0 (0) ; 96 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_bidir0:inst1 ; ; -; |altddio_bidir:altddio_bidir_component| ; 0 (0) ; 96 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component ; ; -; |ddio_bidir_3jl:auto_generated| ; 0 (0) ; 96 (96) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated ; ; -; |altddio_out0:inst2| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_out0:inst2 ; ; -; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component ; ; -; |ddio_out_are:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated ; ; -; |altddio_out2:inst5| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_out2:inst5 ; ; -; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component ; ; -; |ddio_out_o2f:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component|ddio_out_o2f:auto_generated ; ; -; |altdpram0:ST_CLUT_BLUE| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component ; ; -; |altsyncram_rb92:auto_generated| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; ; -; |altdpram0:ST_CLUT_GREEN| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component ; ; -; |altsyncram_rb92:auto_generated| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; ; -; |altdpram0:ST_CLUT_RED| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component ; ; -; |altsyncram_rb92:auto_generated| ; 0 (0) ; 0 (0) ; 48 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; ; -; |altdpram1:FALCON_CLUT_BLUE| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component ; ; -; |altsyncram_lf92:auto_generated| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; ; -; |altdpram1:FALCON_CLUT_GREEN| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component ; ; -; |altsyncram_lf92:auto_generated| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; ; -; |altdpram1:FALCON_CLUT_RED| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component ; ; -; |altsyncram_lf92:auto_generated| ; 0 (0) ; 0 (0) ; 1536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; ; -; |altdpram2:ACP_CLUT_RAM54| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54 ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component ; ; -; |altsyncram_pf92:auto_generated| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; ; -; |altdpram2:ACP_CLUT_RAM55| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55 ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component ; ; -; |altsyncram_pf92:auto_generated| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; ; -; |altdpram2:ACP_CLUT_RAM| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM ; ; -; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component ; ; -; |altsyncram_pf92:auto_generated| ; 0 (0) ; 0 (0) ; 2048 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; ; -; |lpm_bustri_LONG:inst119| ; 5 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_bustri_LONG:inst119 ; ; -; |lpm_bustri:lpm_bustri_component| ; 5 (5) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_bustri_LONG:inst119|lpm_bustri:lpm_bustri_component ; ; -; |lpm_ff0:inst13| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst13 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component ; ; -; |lpm_ff0:inst14| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst14 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component ; ; -; |lpm_ff0:inst15| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst15 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component ; ; -; |lpm_ff0:inst16| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst16 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component ; ; -; |lpm_ff0:inst17| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst17 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component ; ; -; |lpm_ff0:inst18| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst18 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst18|lpm_ff:lpm_ff_component ; ; -; |lpm_ff0:inst19| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst19 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component ; ; -; |lpm_ff1:inst12| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst12 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component ; ; -; |lpm_ff1:inst20| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst20 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component ; ; -; |lpm_ff1:inst3| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst3 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component ; ; -; |lpm_ff1:inst4| ; 0 (0) ; 32 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst4 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 32 (32) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component ; ; -; |lpm_ff1:inst9| ; 0 (0) ; 24 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst9 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 24 (24) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component ; ; -; |lpm_ff3:inst46| ; 0 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst46 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 18 (18) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component ; ; -; |lpm_ff3:inst47| ; 0 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst47 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 18 (18) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component ; ; -; |lpm_ff3:inst49| ; 0 (0) ; 9 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst49 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 9 (9) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component ; ; -; |lpm_ff3:inst52| ; 0 (0) ; 9 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst52 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 9 (9) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component ; ; -; |lpm_ff4:inst10| ; 0 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff4:inst10 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component ; ; -; |lpm_ff5:inst11| ; 0 (0) ; 8 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst11 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 8 (8) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst11|lpm_ff:lpm_ff_component ; ; -; |lpm_ff5:inst97| ; 0 (0) ; 5 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst97 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 5 (5) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component ; ; -; |lpm_ff6:inst71| ; 0 (0) ; 128 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst71 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 128 (128) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component ; ; -; |lpm_ff6:inst94| ; 0 (0) ; 128 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst94 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 128 (128) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component ; ; -; |lpm_fifoDZ:inst63| ; 22 (0) ; 21 (0) ; 16384 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63 ; ; -; |scfifo:scfifo_component| ; 22 (0) ; 21 (0) ; 16384 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component ; ; -; |scfifo_lk21:auto_generated| ; 22 (0) ; 21 (0) ; 16384 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated ; ; -; |a_dpfifo_oq21:dpfifo| ; 22 (9) ; 21 (8) ; 16384 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo ; ; -; |altsyncram_gj81:FIFOram| ; 0 (0) ; 0 (0) ; 16384 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram ; ; -; |cntr_omb:rd_ptr_msb| ; 6 (6) ; 6 (6) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb ; ; -; |cntr_pmb:wr_ptr| ; 7 (7) ; 7 (7) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr ; ; -; |lpm_fifo_dc0:inst| ; 66 (0) ; 98 (0) ; 65536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst ; ; -; |dcfifo:dcfifo_component| ; 66 (0) ; 98 (0) ; 65536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component ; ; -; |dcfifo_8fi1:auto_generated| ; 66 (12) ; 98 (20) ; 65536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated ; ; -; |a_gray2bin_tgb:wrptr_g_gray2bin| ; 9 (9) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin ; ; -; |a_gray2bin_tgb:ws_dgrp_gray2bin| ; 9 (9) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin ; ; -; |a_graycounter_njc:wrptr_gp| ; 17 (17) ; 14 (14) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp ; ; -; |a_graycounter_s57:rdptr_g1p| ; 19 (19) ; 14 (14) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p ; ; -; |alt_synch_pipe_sld:ws_dgrp| ; 0 (0) ; 30 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp ; ; -; |dffpipe_re9:dffpipe22| ; 0 (0) ; 30 (30) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22 ; ; -; |altsyncram_tl31:fifo_ram| ; 0 (0) ; 0 (0) ; 65536 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram ; ; -; |dffpipe_9d9:wraclr| ; 0 (0) ; 2 (2) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr ; ; -; |dffpipe_oe9:ws_brp| ; 0 (0) ; 9 (9) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp ; ; -; |dffpipe_oe9:ws_bwp| ; 0 (0) ; 9 (9) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp ; ; -; |lpm_latch0:inst27| ; 32 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_latch0:inst27 ; ; -; |lpm_latch:lpm_latch_component| ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component ; ; -; |lpm_mux0:inst21| ; 48 (0) ; 96 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux0:inst21 ; ; -; |lpm_mux:lpm_mux_component| ; 48 (0) ; 96 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component ; ; -; |mux_gpe:auto_generated| ; 48 (48) ; 96 (96) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated ; ; -; |lpm_mux1:inst24| ; 80 (0) ; 81 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux1:inst24 ; ; -; |lpm_mux:lpm_mux_component| ; 80 (0) ; 81 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component ; ; -; |mux_npe:auto_generated| ; 80 (80) ; 81 (81) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated ; ; -; |lpm_mux2:inst25| ; 80 (0) ; 41 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux2:inst25 ; ; -; |lpm_mux:lpm_mux_component| ; 80 (0) ; 41 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component ; ; -; |mux_mpe:auto_generated| ; 80 (80) ; 41 (41) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated ; ; -; |lpm_mux3:inst102| ; 1 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux3:inst102 ; ; -; |lpm_mux:lpm_mux_component| ; 1 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux3:inst102|lpm_mux:lpm_mux_component ; ; -; |mux_96e:auto_generated| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux3:inst102|lpm_mux:lpm_mux_component|mux_96e:auto_generated ; ; -; |lpm_mux4:inst81| ; 7 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux4:inst81 ; ; -; |lpm_mux:lpm_mux_component| ; 7 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux4:inst81|lpm_mux:lpm_mux_component ; ; -; |mux_f6e:auto_generated| ; 7 (7) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux4:inst81|lpm_mux:lpm_mux_component|mux_f6e:auto_generated ; ; -; |lpm_mux5:inst22| ; 64 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux5:inst22 ; ; -; |lpm_mux:lpm_mux_component| ; 64 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux5:inst22|lpm_mux:lpm_mux_component ; ; -; |mux_58e:auto_generated| ; 64 (64) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux5:inst22|lpm_mux:lpm_mux_component|mux_58e:auto_generated ; ; -; |lpm_mux6:inst7| ; 90 (0) ; 67 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux6:inst7 ; ; -; |lpm_mux:lpm_mux_component| ; 90 (0) ; 67 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component ; ; -; |mux_kpe:auto_generated| ; 90 (90) ; 67 (67) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated ; ; -; |lpm_muxDZ:inst62| ; 128 (0) ; 128 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_muxDZ:inst62 ; ; -; |lpm_mux:lpm_mux_component| ; 128 (0) ; 128 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component ; ; -; |mux_dcf:auto_generated| ; 128 (128) ; 128 (128) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated ; ; -; |lpm_muxVDM:inst100| ; 736 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_muxVDM:inst100 ; ; -; |lpm_mux:lpm_mux_component| ; 736 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_muxVDM:inst100|lpm_mux:lpm_mux_component ; ; -; |mux_bbe:auto_generated| ; 736 (736) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_muxVDM:inst100|lpm_mux:lpm_mux_component|mux_bbe:auto_generated ; ; -; |lpm_shiftreg0:sr0| ; 15 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr0 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 15 (15) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg0:sr1| ; 15 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr1 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 15 (15) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg0:sr2| ; 15 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr2 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 15 (15) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg0:sr3| ; 15 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr3 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 15 (15) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg0:sr4| ; 15 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr4 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 15 (15) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg0:sr5| ; 15 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr5 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 15 (15) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg0:sr6| ; 16 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr6 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg0:sr7| ; 16 (0) ; 16 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr7 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 16 (16) ; 16 (16) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg4:inst26| ; 0 (0) ; 5 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg4:inst26 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 0 (0) ; 5 (5) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component ; ; -; |lpm_shiftreg6:inst92| ; 0 (0) ; 5 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg6:inst92 ; ; -; |lpm_shiftreg:lpm_shiftreg_component| ; 0 (0) ; 5 (5) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component ; ; -; |mux41:inst40| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|mux41:inst40 ; ; -; |mux41:inst41| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|mux41:inst41 ; ; -; |mux41:inst42| ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|mux41:inst42 ; ; -; |mux41:inst43| ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|mux41:inst43 ; ; -; |mux41:inst44| ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|mux41:inst44 ; ; -; |mux41:inst45| ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|Video:Fredi_Aschwanden|mux41:inst45 ; ; -; |altddio_out3:inst5| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst5 ; ; -; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst5|altddio_out:altddio_out_component ; ; -; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ; -; |altddio_out3:inst6| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst6 ; ; -; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst6|altddio_out:altddio_out_component ; ; -; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst6|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ; -; |altddio_out3:inst8| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst8 ; ; -; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst8|altddio_out:altddio_out_component ; ; -; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst8|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; ; -; |altddio_out3:inst9| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst9 ; work ; -; |altddio_out:altddio_out_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst9|altddio_out:altddio_out_component ; work ; -; |ddio_out_31f:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altddio_out3:inst9|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; work ; -; |altpll1:inst| ; 1 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll1:inst ; ; -; |altpll:altpll_component| ; 1 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll1:inst|altpll:altpll_component ; ; -; |altpll_pul2:auto_generated| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated ; ; -; |altpll2:inst12| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll2:inst12 ; ; -; |altpll:altpll_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll2:inst12|altpll:altpll_component ; ; -; |altpll_isv2:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated ; ; -; |altpll3:inst13| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll3:inst13 ; ; -; |altpll:altpll_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll3:inst13|altpll:altpll_component ; ; -; |altpll_41p2:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated ; ; -; |altpll4:inst22| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll4:inst22 ; ; -; |altpll:altpll_component| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll4:inst22|altpll:altpll_component ; ; -; |altpll_c6j2:auto_generated| ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated ; ; -; |altpll_reconfig1:inst7| ; 309 (0) ; 128 (0) ; 144 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7 ; ; -; |altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component| ; 309 (211) ; 128 (80) ; 144 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component ; ; -; |altsyncram:altsyncram4| ; 0 (0) ; 0 (0) ; 144 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4 ; ; -; |altsyncram_46r:auto_generated| ; 0 (0) ; 0 (0) ; 144 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4|altsyncram_46r:auto_generated ; ; -; |lpm_compare:cmpr7| ; 3 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7 ; ; -; |cmpr_tnd:auto_generated| ; 3 (3) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated ; ; -; |lpm_counter:cntr12| ; 10 (0) ; 8 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12 ; ; -; |cntr_30l:auto_generated| ; 10 (10) ; 8 (8) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated ; ; -; |lpm_counter:cntr13| ; 7 (0) ; 6 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13 ; ; -; |cntr_qij:auto_generated| ; 7 (7) ; 6 (6) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated ; ; -; |lpm_counter:cntr14| ; 5 (0) ; 5 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14 ; ; -; |cntr_pij:auto_generated| ; 5 (5) ; 5 (5) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated ; ; -; |lpm_counter:cntr15| ; 18 (0) ; 8 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15 ; ; -; |cntr_30l:auto_generated| ; 18 (18) ; 8 (8) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated ; ; -; |lpm_counter:cntr1| ; 41 (0) ; 8 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1 ; ; -; |cntr_30l:auto_generated| ; 41 (41) ; 8 (8) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated ; ; -; |lpm_counter:cntr2| ; 9 (0) ; 8 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2 ; ; -; |cntr_9cj:auto_generated| ; 9 (9) ; 8 (8) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated ; ; -; |lpm_counter:cntr3| ; 5 (0) ; 5 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3 ; ; -; |cntr_pij:auto_generated| ; 5 (5) ; 5 (5) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3|cntr_pij:auto_generated ; ; -; |interrupt_handler:nobody| ; 789 (711) ; 633 (633) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody ; ; -; |lpm_bustri_BYT:$00000| ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00000 ; ; -; |lpm_bustri:lpm_bustri_component| ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00000|lpm_bustri:lpm_bustri_component ; ; -; |lpm_bustri_BYT:$00002| ; 24 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00002 ; ; -; |lpm_bustri:lpm_bustri_component| ; 24 (24) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component ; ; -; |lpm_bustri_BYT:$00004| ; 16 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00004 ; ; -; |lpm_bustri:lpm_bustri_component| ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component ; ; -; |lpm_bustri_BYT:$00006| ; 22 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00006 ; ; -; |lpm_bustri:lpm_bustri_component| ; 22 (22) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component ; ; -; |lpm_counter0:inst18| ; 18 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|lpm_counter0:inst18 ; ; -; |lpm_counter:lpm_counter_component| ; 18 (0) ; 18 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|lpm_counter0:inst18|lpm_counter:lpm_counter_component ; ; -; |cntr_mph:auto_generated| ; 18 (18) ; 18 (18) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated ; ; -; |lpm_ff0:inst1| ; 0 (0) ; 28 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|lpm_ff0:inst1 ; ; -; |lpm_ff:lpm_ff_component| ; 0 (0) ; 28 (28) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |firebee1|lpm_ff0:inst1|lpm_ff:lpm_ff_component ; ; -+-----------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+ -Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. - - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Analysis & Synthesis RAM Summary ; -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+ -; Name ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF ; -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+ -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024 ; 8 ; 256 ; 32 ; 8192 ; None ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256 ; 32 ; 1024 ; 8 ; 8192 ; None ; -; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 16 ; 3 ; 16 ; 3 ; 48 ; None ; -; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 16 ; 3 ; 16 ; 3 ; 48 ; None ; -; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 16 ; 3 ; 16 ; 3 ; 48 ; None ; -; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256 ; 6 ; 256 ; 6 ; 1536 ; None ; -; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256 ; 6 ; 256 ; 6 ; 1536 ; None ; -; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256 ; 6 ; 256 ; 6 ; 1536 ; None ; -; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256 ; 8 ; 256 ; 8 ; 2048 ; None ; -; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256 ; 8 ; 256 ; 8 ; 2048 ; None ; -; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256 ; 8 ; 256 ; 8 ; 2048 ; None ; -; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128 ; 128 ; 128 ; 128 ; 16384 ; None ; -; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512 ; 128 ; 512 ; 128 ; 65536 ; None ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4|altsyncram_46r:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 144 ; 1 ; -- ; -- ; 144 ; None ; -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+ - - -+-----------------------------------------------------+ -; Analysis & Synthesis DSP Block Usage Summary ; -+---------------------------------------+-------------+ -; Statistic ; Number Used ; -+---------------------------------------+-------------+ -; Simple Multipliers (9-bit) ; 0 ; -; Simple Multipliers (18-bit) ; 3 ; -; Embedded Multiplier Blocks ; -- ; -; Embedded Multiplier 9-bit elements ; 6 ; -; Signed Embedded Multipliers ; 0 ; -; Unsigned Embedded Multipliers ; 3 ; -; Mixed Sign Embedded Multipliers ; 0 ; -; Variable Sign Embedded Multipliers ; 0 ; -; Dedicated Input Shift Register Chains ; 0 ; -+---------------------------------------+-------------+ -Note: number of Embedded Multiplier Blocks used is only available after a successful fit. - - -Encoding Type: One-Hot -+----------------------------------------------------------------------------+ -; State Machine - |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FB_REGDDR ; -+---------+-------+-------+-------+-------+----------------------------------+ -; Name ; FR_S3 ; FR_S2 ; FR_S1 ; FR_S0 ; FR_WAIT ; -+---------+-------+-------+-------+-------+----------------------------------+ -; FR_WAIT ; 0 ; 0 ; 0 ; 0 ; 0 ; -; FR_S0 ; 0 ; 0 ; 0 ; 1 ; 1 ; -; FR_S1 ; 0 ; 0 ; 1 ; 0 ; 1 ; -; FR_S2 ; 0 ; 1 ; 0 ; 0 ; 1 ; -; FR_S3 ; 1 ; 0 ; 0 ; 0 ; 1 ; -+---------+-------+-------+-------+-------+----------------------------------+ - - -Encoding Type: One-Hot -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; State Machine - |firebee1|Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_SM ; -+---------+-------+-------+-------+-------+-------+--------+--------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+--------+--------+-------+ -; Name ; DS_R6 ; DS_R5 ; DS_R4 ; DS_R3 ; DS_R2 ; DS_CB8 ; DS_CB6 ; DS_T10F ; DS_T9F ; DS_T8F ; DS_T7F ; DS_T6F ; DS_T5F ; DS_T4F ; DS_T9W ; DS_T8W ; DS_T7W ; DS_T6W ; DS_T5W ; DS_T4W ; DS_T5R ; DS_T4R ; DS_C7 ; DS_C6 ; DS_C5 ; DS_C4 ; DS_C3 ; DS_C2 ; DS_N8 ; DS_N7 ; DS_N6 ; DS_N5 ; DS_T3 ; DS_T2B ; DS_T2A ; DS_T1 ; -+---------+-------+-------+-------+-------+-------+--------+--------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+--------+--------+-------+ -; DS_T1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; -; DS_T2A ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; -; DS_T2B ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; -; DS_T3 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; -; DS_N5 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; -; DS_N6 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_N7 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_N8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_C2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_C3 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_C4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_C5 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_C6 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_C7 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_T4R ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_T5R ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_T4W ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_T5W ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_T6W ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_T7W ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_T8W ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_T9W ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_T4F ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_T5F ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_T6F ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_T7F ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_T8F ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_T9F ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_T10F ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_CB6 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_CB8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_R2 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_R3 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_R4 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_R5 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; DS_R6 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -+---------+-------+-------+-------+-------+-------+--------+--------+---------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+--------+--------+-------+ - - -Encoding Type: One-Hot -+-----------------------------------------------------------------------------------------------------------------------------------------------------------+ -; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE ; -+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+ -; Name ; FCF_STATE.FCF_T7 ; FCF_STATE.FCF_T6 ; FCF_STATE.FCF_T3 ; FCF_STATE.FCF_T2 ; FCF_STATE.FCF_T1 ; FCF_STATE.FCF_T0 ; FCF_STATE.FCF_IDLE ; -+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+ -; FCF_STATE.FCF_IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; -; FCF_STATE.FCF_T0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; -; FCF_STATE.FCF_T1 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; -; FCF_STATE.FCF_T2 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; -; FCF_STATE.FCF_T3 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; -; FCF_STATE.FCF_T6 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; FCF_STATE.FCF_T7 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+ - - -Encoding Type: One-Hot -+---------------------------------------------------------------------------------------------------+ -; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|CMD_STATE ; -+----------------+--------------+--------------+--------------+-------------------------------------+ -; Name ; CMD_STATE.T7 ; CMD_STATE.T6 ; CMD_STATE.T1 ; CMD_STATE.IDLE ; -+----------------+--------------+--------------+--------------+-------------------------------------+ -; CMD_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; -; CMD_STATE.T1 ; 0 ; 0 ; 1 ; 1 ; -; CMD_STATE.T6 ; 0 ; 1 ; 0 ; 1 ; -; CMD_STATE.T7 ; 1 ; 0 ; 0 ; 1 ; -+----------------+--------------+--------------+--------------+-------------------------------------+ - - -Encoding Type: One-Hot -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_STATE ; -+----------------------+----------------------+-------------------+-------------------------------------------------------------------------------------------+ -; Name ; INT_STATE.VECTOR_OUT ; INT_STATE.REQUEST ; INT_STATE.SCAN ; -+----------------------+----------------------+-------------------+-------------------------------------------------------------------------------------------+ -; INT_STATE.SCAN ; 0 ; 0 ; 0 ; -; INT_STATE.REQUEST ; 0 ; 1 ; 1 ; -; INT_STATE.VECTOR_OUT ; 1 ; 0 ; 1 ; -+----------------------+----------------------+-------------------+-------------------------------------------------------------------------------------------+ - - -Encoding Type: One-Hot -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|TR_STATE ; -+----------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+----------------------+------------------------------+ -; Name ; TR_STATE.STOP2 ; TR_STATE.STOP1 ; TR_STATE.PARITY ; TR_STATE.SHIFTOUT ; TR_STATE.START ; TR_STATE.LOAD_SHFT ; TR_STATE.CHECK_BREAK ; TR_STATE.IDLE ; -+----------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+----------------------+------------------------------+ -; TR_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; -; TR_STATE.CHECK_BREAK ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; -; TR_STATE.LOAD_SHFT ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; -; TR_STATE.START ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; -; TR_STATE.SHIFTOUT ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; -; TR_STATE.PARITY ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; TR_STATE.STOP1 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; TR_STATE.STOP2 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -+----------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+----------------------+------------------------------+ - - -Encoding Type: One-Hot -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|RCV_STATE ; -+----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+-------------------------------------------------+ -; Name ; RCV_STATE.SYNC ; RCV_STATE.STOP2 ; RCV_STATE.STOP1 ; RCV_STATE.PARITY ; RCV_STATE.SAMPLE ; RCV_STATE.WAIT_START ; RCV_STATE.IDLE ; -+----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+-------------------------------------------------+ -; RCV_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; -; RCV_STATE.WAIT_START ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; -; RCV_STATE.SAMPLE ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; -; RCV_STATE.PARITY ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; -; RCV_STATE.STOP1 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; -; RCV_STATE.STOP2 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; RCV_STATE.SYNC ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -+----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+-------------------------------------------------+ - - -Encoding Type: One-Hot -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TR_STATE ; -+--------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+------------------------------+ -; Name ; TR_STATE.STOP2 ; TR_STATE.STOP1 ; TR_STATE.PARITY ; TR_STATE.SHIFTOUT ; TR_STATE.START ; TR_STATE.LOAD_SHFT ; TR_STATE.IDLE ; -+--------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+------------------------------+ -; TR_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; -; TR_STATE.LOAD_SHFT ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; -; TR_STATE.START ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; -; TR_STATE.SHIFTOUT ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; -; TR_STATE.PARITY ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; -; TR_STATE.STOP1 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; TR_STATE.STOP2 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -+--------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+------------------------------+ - - -Encoding Type: One-Hot -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_STATE ; -+----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+-----------------------+ -; Name ; RCV_STATE.SYNC ; RCV_STATE.STOP2 ; RCV_STATE.STOP1 ; RCV_STATE.PARITY ; RCV_STATE.SAMPLE ; RCV_STATE.WAIT_START ; RCV_STATE.IDLE ; -+----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+-----------------------+ -; RCV_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; -; RCV_STATE.WAIT_START ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; -; RCV_STATE.SAMPLE ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; -; RCV_STATE.PARITY ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; -; RCV_STATE.STOP1 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; -; RCV_STATE.STOP2 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; RCV_STATE.SYNC ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -+----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+-----------------------+ - - -Encoding Type: One-Hot -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TR_STATE ; -+--------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+----------------------------------+ -; Name ; TR_STATE.STOP2 ; TR_STATE.STOP1 ; TR_STATE.PARITY ; TR_STATE.SHIFTOUT ; TR_STATE.START ; TR_STATE.LOAD_SHFT ; TR_STATE.IDLE ; -+--------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+----------------------------------+ -; TR_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; -; TR_STATE.LOAD_SHFT ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; -; TR_STATE.START ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; -; TR_STATE.SHIFTOUT ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; -; TR_STATE.PARITY ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; -; TR_STATE.STOP1 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; TR_STATE.STOP2 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -+--------------------+----------------+----------------+-----------------+-------------------+----------------+--------------------+----------------------------------+ - - -Encoding Type: One-Hot -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_STATE ; -+----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+---------------------------+ -; Name ; RCV_STATE.SYNC ; RCV_STATE.STOP2 ; RCV_STATE.STOP1 ; RCV_STATE.PARITY ; RCV_STATE.SAMPLE ; RCV_STATE.WAIT_START ; RCV_STATE.IDLE ; -+----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+---------------------------+ -; RCV_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; -; RCV_STATE.WAIT_START ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; -; RCV_STATE.SAMPLE ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; -; RCV_STATE.PARITY ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; -; RCV_STATE.STOP1 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; -; RCV_STATE.STOP2 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; RCV_STATE.SYNC ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -+----------------------+----------------+-----------------+-----------------+------------------+------------------+----------------------+---------------------------+ - - -Encoding Type: One-Hot -+--------------------------------------------------------------------------------------------------------------------------------------------------+ -; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE ; -+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------------+ -; Name ; DMA_STATE.DMA_STEP_4 ; DMA_STATE.DMA_STEP_3 ; DMA_STATE.DMA_STEP_2 ; DMA_STATE.DMA_STEP_1 ; DMA_STATE.IDLE ; -+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------------+ -; DMA_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; -; DMA_STATE.DMA_STEP_1 ; 0 ; 0 ; 0 ; 1 ; 1 ; -; DMA_STATE.DMA_STEP_2 ; 0 ; 0 ; 1 ; 0 ; 1 ; -; DMA_STATE.DMA_STEP_3 ; 0 ; 1 ; 0 ; 0 ; 1 ; -; DMA_STATE.DMA_STEP_4 ; 1 ; 0 ; 0 ; 0 ; 1 ; -+----------------------+----------------------+----------------------+----------------------+----------------------+-------------------------------+ - - -Encoding Type: One-Hot -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE ; -+-------------------------+-------------------------+-------------------------+---------------------+------------------------+-----------------------+-----------------+ -; Name ; CTRL_STATE.DMA_INIT_RCV ; CTRL_STATE.DMA_TARG_RCV ; CTRL_STATE.DMA_SEND ; CTRL_STATE.WAIT_2200ns ; CTRL_STATE.WAIT_800ns ; CTRL_STATE.IDLE ; -+-------------------------+-------------------------+-------------------------+---------------------+------------------------+-----------------------+-----------------+ -; CTRL_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; -; CTRL_STATE.WAIT_800ns ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; -; CTRL_STATE.WAIT_2200ns ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; -; CTRL_STATE.DMA_SEND ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; -; CTRL_STATE.DMA_TARG_RCV ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; -; CTRL_STATE.DMA_INIT_RCV ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; -+-------------------------+-------------------------+-------------------------+---------------------+------------------------+-----------------------+-----------------+ - - -Encoding Type: One-Hot -+-----------------------------------------------------------------------------------------------------------------------------------------------------------+ -; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|PRECOMP ; -+-----------------+--------------+---------------+----------------------------------------------------------------------------------------------------------+ -; Name ; PRECOMP.LATE ; PRECOMP.EARLY ; PRECOMP.NOMINAL ; -+-----------------+--------------+---------------+----------------------------------------------------------------------------------------------------------+ -; PRECOMP.NOMINAL ; 0 ; 0 ; 0 ; -; PRECOMP.EARLY ; 0 ; 1 ; 1 ; -; PRECOMP.LATE ; 1 ; 0 ; 1 ; -+-----------------+--------------+---------------+----------------------------------------------------------------------------------------------------------+ - - -Encoding Type: One-Hot -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE ; -+----------------+----------------+----------------+----------------------------------------------------------------------------------------------------------+ -; Name ; MFM_STATE.C_10 ; MFM_STATE.B_01 ; MFM_STATE.A_00 ; -+----------------+----------------+----------------+----------------------------------------------------------------------------------------------------------+ -; MFM_STATE.A_00 ; 0 ; 0 ; 0 ; -; MFM_STATE.B_01 ; 0 ; 1 ; 1 ; -; MFM_STATE.C_10 ; 1 ; 0 ; 1 ; -+----------------+----------------+----------------+----------------------------------------------------------------------------------------------------------+ - - -Encoding Type: One-Hot -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; State Machine - |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE ; -+----------------------------+-------------------------+----------------------+-----------------------+------------------------+--------------------------+------------------------+------------------------+---------------------+------------------------+--------------------------+-----------------------+-------------------------+------------------------+----------------------------+--------------------+-----------------------+-----------------------+----------------------------+----------------------+------------------------+----------------------------+-------------------------+-----------------------+-----------------+--------------------+---------------------+---------------------+-----------------------+---------------------------+----------------------+------------------------+--------------------+------------------------+------------------------+-------------------------+-----------------------+---------------------------+-----------------------+----------------------+-----------------------+------------------------+---------------------------+---------------------+---------------------------+-----------------------+------------------------+------------------------+------------------------+---------------------------+-----------------------+------------------------+-------------------------+-------------------+-------------------------+-------------------------+---------------------------+-----------------------+-------------------------+-----------------------+-------------------------+-------------------+-------------------+------------------------+------------------------+--------------------------+------------------------+-----------------------+---------------------------+------------------+----------------------+------------------+----------------+----------------+ -; Name ; CMD_STATE.T3_VERIFY_CRC ; CMD_STATE.T3_LOAD_SR ; CMD_STATE.T3_CHECK_RD ; CMD_STATE.T3_SET_DRQ_2 ; CMD_STATE.T3_LOAD_DATA_2 ; CMD_STATE.T3_SHIFT_ADR ; CMD_STATE.T3_VERIFY_AM ; CMD_STATE.T3_RD_ADR ; CMD_STATE.T3_SET_DRQ_1 ; CMD_STATE.T3_LOAD_DATA_1 ; CMD_STATE.T3_CHECK_DR ; CMD_STATE.T3_CHECK_BYTE ; CMD_STATE.T3_DETECT_AM ; CMD_STATE.T3_CHECK_INDEX_3 ; CMD_STATE.T3_SHIFT ; CMD_STATE.T3_RD_TRACK ; CMD_STATE.T3_DATALOST ; CMD_STATE.T3_CHECK_INDEX_2 ; CMD_STATE.T3_WR_DATA ; CMD_STATE.T3_LOAD_SHFT ; CMD_STATE.T3_CHECK_INDEX_1 ; CMD_STATE.T3_VERIFY_DRQ ; CMD_STATE.T3_DELAY_B3 ; CMD_STATE.T3_WR ; CMD_STATE.T2_WR_FF ; CMD_STATE.T2_WR_CRC ; CMD_STATE.T2_WRSTAT ; CMD_STATE.T2_DATALOST ; CMD_STATE.T2_VERIFY_DRQ_3 ; CMD_STATE.T2_WR_BYTE ; CMD_STATE.T2_LOAD_SHFT ; CMD_STATE.T2_WR_AM ; CMD_STATE.T2_WR_LEADIN ; CMD_STATE.T2_DELAY_B11 ; CMD_STATE.T2_CHECK_MODE ; CMD_STATE.T2_DELAY_B1 ; CMD_STATE.T2_VERIFY_DRQ_2 ; CMD_STATE.T2_DELAY_B8 ; CMD_STATE.T2_SET_DRQ ; CMD_STATE.T2_DELAY_B2 ; CMD_STATE.T2_MULTISECT ; CMD_STATE.T2_VERIFY_CRC_2 ; CMD_STATE.T2_RDSTAT ; CMD_STATE.T2_VERIFY_DRQ_1 ; CMD_STATE.T2_NEXTBYTE ; CMD_STATE.T2_LOAD_DATA ; CMD_STATE.T2_FIRSTBYTE ; CMD_STATE.T2_VERIFY_AM ; CMD_STATE.T2_VERIFY_CRC_1 ; CMD_STATE.T2_SCAN_LEN ; CMD_STATE.T2_SCAN_SECT ; CMD_STATE.T2_SCAN_TRACK ; CMD_STATE.T2_INIT ; CMD_STATE.T2_RD_WR_SECT ; CMD_STATE.T1_VERIFY_CRC ; CMD_STATE.T1_VERIFY_DELAY ; CMD_STATE.T1_SCAN_CRC ; CMD_STATE.T1_SCAN_TRACK ; CMD_STATE.T1_SPINDOWN ; CMD_STATE.T1_STEP_DELAY ; CMD_STATE.T1_TRAP ; CMD_STATE.T1_STEP ; CMD_STATE.T1_HEAD_CTRL ; CMD_STATE.T1_CHECK_DIR ; CMD_STATE.T1_COMP_TR_DSR ; CMD_STATE.T1_LOAD_SHFT ; CMD_STATE.T1_STEPPING ; CMD_STATE.T1_SEEK_RESTORE ; CMD_STATE.DECODE ; CMD_STATE.DELAY_15MS ; CMD_STATE.SPINUP ; CMD_STATE.INIT ; CMD_STATE.IDLE ; -+----------------------------+-------------------------+----------------------+-----------------------+------------------------+--------------------------+------------------------+------------------------+---------------------+------------------------+--------------------------+-----------------------+-------------------------+------------------------+----------------------------+--------------------+-----------------------+-----------------------+----------------------------+----------------------+------------------------+----------------------------+-------------------------+-----------------------+-----------------+--------------------+---------------------+---------------------+-----------------------+---------------------------+----------------------+------------------------+--------------------+------------------------+------------------------+-------------------------+-----------------------+---------------------------+-----------------------+----------------------+-----------------------+------------------------+---------------------------+---------------------+---------------------------+-----------------------+------------------------+------------------------+------------------------+---------------------------+-----------------------+------------------------+-------------------------+-------------------+-------------------------+-------------------------+---------------------------+-----------------------+-------------------------+-----------------------+-------------------------+-------------------+-------------------+------------------------+------------------------+--------------------------+------------------------+-----------------------+---------------------------+------------------+----------------------+------------------+----------------+----------------+ -; CMD_STATE.IDLE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; -; CMD_STATE.INIT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ; -; CMD_STATE.SPINUP ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ; -; CMD_STATE.DELAY_15MS ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ; -; CMD_STATE.DECODE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T1_SEEK_RESTORE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T1_STEPPING ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T1_LOAD_SHFT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T1_COMP_TR_DSR ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T1_CHECK_DIR ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T1_HEAD_CTRL ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T1_STEP ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T1_TRAP ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T1_STEP_DELAY ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T1_SPINDOWN ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T1_SCAN_TRACK ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T1_SCAN_CRC ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T1_VERIFY_DELAY ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T1_VERIFY_CRC ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_RD_WR_SECT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_INIT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_SCAN_TRACK ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_SCAN_SECT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_SCAN_LEN ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_VERIFY_CRC_1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_VERIFY_AM ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_FIRSTBYTE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_LOAD_DATA ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_NEXTBYTE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_VERIFY_DRQ_1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_RDSTAT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_VERIFY_CRC_2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_MULTISECT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_DELAY_B2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_SET_DRQ ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_DELAY_B8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_VERIFY_DRQ_2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_DELAY_B1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_CHECK_MODE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_DELAY_B11 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_WR_LEADIN ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_WR_AM ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_LOAD_SHFT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_WR_BYTE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_VERIFY_DRQ_3 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_DATALOST ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_WRSTAT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_WR_CRC ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T2_WR_FF ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_WR ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_DELAY_B3 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_VERIFY_DRQ ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_CHECK_INDEX_1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_LOAD_SHFT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_WR_DATA ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_CHECK_INDEX_2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_DATALOST ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_RD_TRACK ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_SHIFT ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_CHECK_INDEX_3 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_DETECT_AM ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_CHECK_BYTE ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_CHECK_DR ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_LOAD_DATA_1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_SET_DRQ_1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_RD_ADR ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_VERIFY_AM ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_SHIFT_ADR ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_LOAD_DATA_2 ; 0 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_SET_DRQ_2 ; 0 ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_CHECK_RD ; 0 ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_LOAD_SR ; 0 ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -; CMD_STATE.T3_VERIFY_CRC ; 1 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; -+----------------------------+-------------------------+----------------------+-----------------------+------------------------+--------------------------+------------------------+------------------------+---------------------+------------------------+--------------------------+-----------------------+-------------------------+------------------------+----------------------------+--------------------+-----------------------+-----------------------+----------------------------+----------------------+------------------------+----------------------------+-------------------------+-----------------------+-----------------+--------------------+---------------------+---------------------+-----------------------+---------------------------+----------------------+------------------------+--------------------+------------------------+------------------------+-------------------------+-----------------------+---------------------------+-----------------------+----------------------+-----------------------+------------------------+---------------------------+---------------------+---------------------------+-----------------------+------------------------+------------------------+------------------------+---------------------------+-----------------------+------------------------+-------------------------+-------------------+-------------------------+-------------------------+---------------------------+-----------------------+-------------------------+-----------------------+-------------------------+-------------------+-------------------+------------------------+------------------------+--------------------------+------------------------+-----------------------+---------------------------+------------------+----------------------+------------------+----------------+----------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Registers Protected by Synthesis ; -+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+ -; Register Name ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ; -+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+ -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|areset_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[16] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[16] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[1] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[10] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[0] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|tmp_nominal_data_out_state ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[31] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[31] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|areset_init_state_1 ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[4] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[3] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[2] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[1] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3|cntr_pij:auto_generated|counter_reg_bit[0] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|write_data_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|write_nominal_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_wait_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_last_nominal_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_last_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reset_state ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[30] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[30] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[13] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[13] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[12] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[12] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[17] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[17] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[2] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[11] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[18] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[18] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[3] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[12] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C0_data_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C1_data_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C2_data_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C3_data_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C4_data_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_post_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_seq_data_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated|counter_reg_bit[4] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated|counter_reg_bit[3] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated|counter_reg_bit[2] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated|counter_reg_bit[1] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated|counter_reg_bit[0] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|configupdate3_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|configupdate_state ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[26] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[26] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[25] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[25] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[24] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[24] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[8] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[17] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[7] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[16] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[6] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[15] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[5] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[14] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[4] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[13] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[23] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[23] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[22] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[22] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[21] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[21] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[20] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[20] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[19] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[19] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[15] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[15] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[14] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[14] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[29] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[29] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[28] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[28] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[27] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[27] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[11] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[11] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[10] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[10] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[9] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[9] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[8] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[8] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[7] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[7] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[6] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[5] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[5] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[4] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[4] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[3] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[3] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[2] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[1] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[1] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[0] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[0] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[16] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[16] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_data_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_data_nominal_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_init_nominal_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_init_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[7] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[9] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[17] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[31] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|counter_param_latch_reg[2] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|counter_param_latch_reg[1] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|counter_param_latch_reg[0] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|counter_type_latch_reg[3] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|counter_type_latch_reg[2] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|counter_type_latch_reg[1] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|write_init_nominal_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|write_init_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_first_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|counter_type_latch_reg[0] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|read_first_nominal_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_counter_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_init_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_seq_ena_state ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[30] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[13] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[12] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[17] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[15] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[6] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[18] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[14] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[5] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C0_ena_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C1_ena_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C2_ena_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C3_ena_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|C4_ena_state ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[5] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[4] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[3] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[2] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[1] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated|counter_reg_bit[0] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[0] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[0] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[0] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[0] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[1] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[1] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[1] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[1] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[2] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[2] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[2] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[2] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[3] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[3] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[3] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[3] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[4] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[4] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[4] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[4] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[5] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[5] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[5] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[5] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[6] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[6] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[6] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[6] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated|counter_reg_bit[7] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated|counter_reg_bit[7] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15|cntr_30l:auto_generated|counter_reg_bit[7] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12|cntr_30l:auto_generated|counter_reg_bit[7] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|configupdate2_state ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[26] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[25] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[24] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[9] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[0] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[10] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[1] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[11] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[2] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[12] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[3] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[13] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[4] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[23] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[22] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[21] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[20] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[19] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[15] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[14] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[29] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[28] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[27] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[11] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[10] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[9] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[8] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[7] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[5] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[4] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[3] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[1] ; no ; yes ; -; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[0] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|nominal_data[8] ; no ; yes ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|tmp_seq_ena_state ; no ; yes ; -+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+ - - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; User-Specified and Inferred Latches ; -+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+ -; Latch Name ; Latch Enable Signal ; Free of Timing Hazards ; -+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+ -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[13] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[26] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[25] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[29] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[28] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; yes ; -; Number of user-specified and inferred latches = 32 ; ; ; -+------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------+ -Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations. - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Registers Removed During Synthesis ; -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Register name ; Reason for Removal ; -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; interrupt_handler:nobody|INT_LATCH[31] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[31] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[30] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[30] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[29] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[29] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[28] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[28] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[27] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[27] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[26] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[26] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[25] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[25] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[24] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[24] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[23] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[23] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[22] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[22] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[21] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[21] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[20] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[20] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[19] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[19] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[18] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[18] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[17] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[17] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[16] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[16] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[15] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[15] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[14] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[14] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[13] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[13] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[12] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[12] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[11] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[11] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[10] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[10] ; Lost fanout ; -; interrupt_handler:nobody|INT_LATCH[7] ; Stuck at GND due to stuck port clock ; -; interrupt_handler:nobody|INT_CLEAR[7] ; Lost fanout ; -; interrupt_handler:nobody|WERTE[7][13] ; Stuck at VCC due to stuck port data_in ; -; interrupt_handler:nobody|WERTE[6][10] ; Stuck at GND due to stuck port clear ; -; interrupt_handler:nobody|WERTE[2][11] ; Stuck at VCC due to stuck port data_in ; -; interrupt_handler:nobody|WERTE[1][11] ; Stuck at VCC due to stuck port data_in ; -; interrupt_handler:nobody|WERTE[0][11] ; Stuck at VCC due to stuck port data_in ; -; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[0..1,8..9,16..17] ; Stuck at GND due to stuck port data_in ; -; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[0..1,8..9,16..17] ; Stuck at GND due to stuck port data_in ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[0..4,8..12,16..20] ; Stuck at GND due to stuck port data_in ; -; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[0..4,8..12,16..20] ; Stuck at GND due to stuck port data_in ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BLITTER_REQ ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DCD_In ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTS_In ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DCD_In ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTS_In ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|FM_In ; Lost fanout ; -; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[0..6] ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|\P_WAVSTRB:TMP ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|\P_IRQ:DCD_TRANS ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|\P_IRQ:DCD_TRANS ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|AIP ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|LA ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|BSY_ERR ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|TCR[3] ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[0..5] ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|\PARITY:LOCK ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[0..7] ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ICR[6] ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|MR2[0,2..5,7] ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|TCR[0..2] ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|SER[0..7] ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|SPER ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|BUS_FREE ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|\REGISTERS:BSY_LOCK ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|\P_BUSFREE:TMP[0..2] ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[6..7] ; Lost fanout ; -; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9] ; Lost fanout ; -; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9] ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp|dffe15a[8] ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_pe9:rs_brp|dffe16a[10] ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_pe9:ws_bwp|dffe16a[10] ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_gd9:ws_brp|dffe15a[8] ; Lost fanout ; -; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe1a[2] ; Merged with Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|NOISE_OUT ; Merged with FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:N_SHFT[16] ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|OE ; Merged with FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\OVERRUN:FIRST_READ ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|OVR ; Merged with FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|\OVERRUN:FIRST_READ ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|OVR ; Merged with FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|\OVERRUN:FIRST_READ ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|MR2[6] ; Merged with FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ICR[7] ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ICR[0..3] ; Merged with FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ICR[4] ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DCD_FLAGn ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DCD_FLAGn ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|\P_DRQ:LOCK ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_ACTIVE_I ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ICR[4,7] ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|MR2[1] ; Stuck at GND due to stuck port data_in ; -; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe18 ; Stuck at GND due to stuck port data_in ; -; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe2 ; Stuck at GND due to stuck port data_in ; -; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe20 ; Stuck at GND due to stuck port data_in ; -; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe34 ; Stuck at GND due to stuck port data_in ; -; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe36 ; Stuck at GND due to stuck port data_in ; -; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe4 ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|INT ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DRQ ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ODR[0..7] ; Stuck at GND due to stuck port data_in ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDRWR_D_SEL ; Merged with Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[0..2] ; Merged with Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3] ; -; Video:Fredi_Aschwanden|inst88 ; Merged with Video:Fredi_Aschwanden|inst90 ; -; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[0..2] ; Merged with Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; -; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BLITTER_AC ; Stuck at GND due to stuck port data_in ; -; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[2] ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.IDLE ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_1 ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_2 ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_3 ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_4 ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.IDLE ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.DMA_SEND ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.DMA_TARG_RCV ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.DMA_INIT_RCV ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.WAIT_2200ns ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE.A_00 ; Lost fanout ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.WAIT_800ns ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DATA_EN ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DELAY_800ns ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|\DELAY_800:TMP[0..3] ; Stuck at GND due to stuck port data_in ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[0] ; Merged with FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE.B_01 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\ADDER:ADDER_DATA[12] ; Lost fanout ; -; Total Number of Removed Registers = 223 ; ; -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Removed Registers Triggering Further Register Optimizations ; -+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Register name ; Reason for Removal ; Registers Removed due to This Register ; -+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+ -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.WAIT_800ns ; Stuck at GND ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DATA_EN, ; -; ; due to stuck port data_in ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|\DELAY_800:TMP[2] ; -; interrupt_handler:nobody|INT_LATCH[30] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[30] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[29] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[29] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[28] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[28] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[27] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[27] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[26] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[26] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[25] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[25] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[24] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[24] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[23] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[23] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[22] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[22] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[21] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[21] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[20] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[20] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[19] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[19] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[18] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[18] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[17] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[17] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[16] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[16] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[15] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[15] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[14] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[14] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[13] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[13] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[12] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[12] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[11] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[11] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[10] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[10] ; -; ; due to stuck port clock ; ; -; interrupt_handler:nobody|INT_LATCH[7] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[7] ; -; ; due to stuck port clock ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[17] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[17] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[16] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[16] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[9] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[9] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[8] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[8] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[1] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[1] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[0] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[0] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[20] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[20] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[19] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[19] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[18] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[18] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[17] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[17] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[16] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[16] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[12] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[12] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[11] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[11] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[10] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[10] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[9] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[9] ; -; ; due to stuck port data_in ; ; -; interrupt_handler:nobody|INT_LATCH[31] ; Stuck at GND ; interrupt_handler:nobody|INT_CLEAR[31] ; -; ; due to stuck port clock ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[4] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[4] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[3] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[3] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[2] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[2] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[1] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[1] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[0] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[0] ; -; ; due to stuck port data_in ; ; -; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[8] ; Stuck at GND ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[8] ; -; ; due to stuck port data_in ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTS_In ; Stuck at GND ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|TCR[3] ; -; ; due to stuck port data_in ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DCD_In ; Stuck at GND ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|\P_IRQ:DCD_TRANS ; -; ; due to stuck port data_in ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|MR2[2] ; Stuck at GND ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ICR[4] ; -; ; due to stuck port data_in ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|MR2[0] ; Stuck at GND ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|BUS_FREE ; -; ; due to stuck port data_in ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DCD_FLAGn ; Stuck at GND ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ODR[2] ; -; ; due to stuck port data_in ; ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|DCD_In ; Stuck at GND ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|\P_IRQ:DCD_TRANS ; -; ; due to stuck port data_in ; ; -+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+ - - -+------------------------------------------------------+ -; General Register Statistics ; -+----------------------------------------------+-------+ -; Statistic ; Value ; -+----------------------------------------------+-------+ -; Total registers ; 4612 ; -; Number of registers using Synchronous Clear ; 156 ; -; Number of registers using Synchronous Load ; 204 ; -; Number of registers using Asynchronous Clear ; 1431 ; -; Number of registers using Asynchronous Load ; 0 ; -; Number of registers using Clock Enable ; 2735 ; -; Number of registers using Preset ; 0 ; -+----------------------------------------------+-------+ - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Inverted Register Statistics ; -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+ -; Inverted Register ; Fan out ; -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+ -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT[3] ; 4 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT[2] ; 5 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT[1] ; 5 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT[0] ; 4 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|PER_CNT[7] ; 7 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TDRE ; 7 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|TDRE ; 7 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|IRQ_ACIAn ; 2 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdemp_eq_comp_lsb_aeb ; 1 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdemp_eq_comp_msb_aeb ; 1 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a0 ; 8 ; -; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reset_state ; 2 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rdemp_eq_comp_lsb_aeb ; 1 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rdemp_eq_comp_msb_aeb ; 1 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|parity6 ; 4 ; -; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0 ; 1 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_gic:wrptr_g1p|counter8a0 ; 8 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_gic:wrptr_g1p|parity9 ; 4 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|sub_parity6a0 ; 1 ; -; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a0 ; 1 ; -; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; 7 ; -; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6 ; 3 ; -; Total number of inverted registers = 22 ; ; -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Multiplexer Restructuring Statistics (Restructuring Performed) ; -+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ; -+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; 3:1 ; 8 bits ; 16 LEs ; 16 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTOR_REG[7] ; -; 3:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:CLK_DIV[0] ; -; 3:1 ; 2 bits ; 4 LEs ; 4 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\P_SAMPLE:HI_FLT[0] ; -; 3:1 ; 8 bits ; 16 LEs ; 8 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|SHIFT_REG[6] ; -; 3:1 ; 8 bits ; 16 LEs ; 8 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG[2] ; -; 3:1 ; 2 bits ; 4 LEs ; 0 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|\P_SAMPLE:FLT_TMP[0] ; -; 3:1 ; 8 bits ; 16 LEs ; 8 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|SHIFT_REG[0] ; -; 3:1 ; 8 bits ; 16 LEs ; 8 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|CTRL_REG[7] ; -; 3:1 ; 2 bits ; 4 LEs ; 0 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|\P_SAMPLE:FLT_TMP[0] ; -; 3:1 ; 8 bits ; 16 LEs ; 8 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|SHIFT_REG[4] ; -; 3:1 ; 8 bits ; 16 LEs ; 0 LEs ; 16 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[7] ; -; 3:1 ; 16 bits ; 32 LEs ; 16 LEs ; 16 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[4] ; -; 3:1 ; 5 bits ; 10 LEs ; 5 LEs ; 5 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|\MFM_SYNCLOCK:TMP[4] ; -; 3:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_D:PRESCALE[4] ; -; 3:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_C:PRESCALE[4] ; -; 3:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_B:PRESCALE[7] ; -; 3:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_A:PRESCALE[6] ; -; 3:1 ; 2 bits ; 4 LEs ; 0 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UCR[3] ; -; 3:1 ; 8 bits ; 16 LEs ; 8 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\RESTORE_TRAP:STEP_CNT[2] ; -; 4:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[3] ; -; 4:1 ; 4 bits ; 8 LEs ; 8 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[6] ; -; 4:1 ; 7 bits ; 14 LEs ; 14 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|SHIFT_REG[4] ; -; 3:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|BITCNT[2] ; -; 3:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|BITCNT[0] ; -; 4:1 ; 7 bits ; 14 LEs ; 14 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|SHIFT_REG[6] ; -; 3:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|BITCNT[0] ; -; 4:1 ; 5 bits ; 10 LEs ; 5 LEs ; 5 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|\CLKDIV:CLK_DIVCNT[0] ; -; 4:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\P_START_BIT:TMP[0] ; -; 4:1 ; 2 bits ; 4 LEs ; 2 LEs ; 2 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\P_SAMPLE:LOW_FLT[0] ; -; 4:1 ; 5 bits ; 10 LEs ; 10 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\CLKDIV:CLK_DIVCNT[3] ; -; 3:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|BITCNT[0] ; -; 3:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|BITCNT[1] ; -; 4:1 ; 7 bits ; 14 LEs ; 7 LEs ; 7 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG[0] ; -; 4:1 ; 7 bits ; 14 LEs ; 7 LEs ; 7 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|DATA_REG[2] ; -; 4:1 ; 7 bits ; 14 LEs ; 14 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|DATA_REG[0] ; -; 4:1 ; 7 bits ; 14 LEs ; 14 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|DATA_REG[2] ; -; 4:1 ; 5 bits ; 10 LEs ; 10 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; -; 4:1 ; 3 bits ; 6 LEs ; 3 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|BITCNT[0] ; -; 3:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[7] ; -; 5:1 ; 21 bits ; 63 LEs ; 42 LEs ; 21 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[7] ; -; 5:1 ; 2 bits ; 6 LEs ; 4 LEs ; 2 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[19] ; -; 5:1 ; 5 bits ; 15 LEs ; 10 LEs ; 5 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|SHIFT_REG[1] ; -; 5:1 ; 5 bits ; 15 LEs ; 10 LEs ; 5 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:CNT_NOISE[0] ; -; 4:1 ; 31 bits ; 62 LEs ; 62 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[26] ; -; 5:1 ; 3 bits ; 9 LEs ; 6 LEs ; 3 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|\P_SAMPLE:TIMER[1] ; -; 5:1 ; 8 bits ; 24 LEs ; 16 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|DATA_REG[4] ; -; 10:1 ; 4 bits ; 24 LEs ; 24 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_A:PRESCALE[5] ; -; 10:1 ; 4 bits ; 24 LEs ; 24 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_D:PRESCALE[2] ; -; 10:1 ; 4 bits ; 24 LEs ; 24 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_B:PRESCALE[1] ; -; 10:1 ; 4 bits ; 24 LEs ; 24 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|\PRESCALE_C:PRESCALE[5] ; -; 5:1 ; 8 bits ; 24 LEs ; 16 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_D[3] ; -; 5:1 ; 8 bits ; 24 LEs ; 16 LEs ; 8 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_C[0] ; -; 7:1 ; 7 bits ; 28 LEs ; 14 LEs ; 14 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_TRANSMIT:I_UART_TRANSMIT|\CLKDIV:CLK_DIVCNT[2] ; -; 7:1 ; 7 bits ; 28 LEs ; 21 LEs ; 7 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|\CLKDIV:CLK_DIVCNT[4] ; -; 7:1 ; 7 bits ; 28 LEs ; 14 LEs ; 14 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|\CLKDIV:CLK_DIVCNT[4] ; -; 7:1 ; 7 bits ; 28 LEs ; 21 LEs ; 7 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|\CLKDIV:CLK_DIVCNT[5] ; -; 6:1 ; 8 bits ; 32 LEs ; 16 LEs ; 16 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|TRACK_REG[6] ; -; 7:1 ; 2 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nIDE_RD~reg0 ; -; 7:1 ; 13 bits ; 52 LEs ; 52 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[10] ; -; 6:1 ; 20 bits ; 80 LEs ; 20 LEs ; 60 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; -; 11:1 ; 2 bits ; 14 LEs ; 10 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\PHASE_DECODER:PHASE_AMOUNT[1] ; -; 8:1 ; 5 bits ; 25 LEs ; 20 LEs ; 5 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL|UDR[0] ; -; 9:1 ; 2 bits ; 12 LEs ; 8 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[5] ; -; 14:1 ; 5 bits ; 45 LEs ; 10 LEs ; 35 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|VOL_ENV[3] ; -; 11:1 ; 8 bits ; 56 LEs ; 16 LEs ; 40 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_B[1] ; -; 11:1 ; 8 bits ; 56 LEs ; 16 LEs ; 40 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_A[1] ; -; 17:1 ; 4 bits ; 44 LEs ; 40 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VECT_NUMBER[2] ; -; 17:1 ; 4 bits ; 44 LEs ; 0 LEs ; 44 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VECT_NUMBER[7] ; -; 3:1 ; 8 bits ; 16 LEs ; 16 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MID[1] ; -; 3:1 ; 8 bits ; 16 LEs ; 16 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[5] ; -; 3:1 ; 24 bits ; 48 LEs ; 48 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[1] ; -; 3:1 ; 8 bits ; 16 LEs ; 16 LEs ; 0 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[16] ; -; 3:1 ; 4 bits ; 8 LEs ; 4 LEs ; 4 LEs ; Yes ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT[0] ; -; 3:1 ; 2 bits ; 4 LEs ; 2 LEs ; 2 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE ; -; 3:1 ; 2 bits ; 4 LEs ; 4 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE|RCV_NEXT_STATE ; -; 3:1 ; 5 bits ; 10 LEs ; 10 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE ; -; 3:1 ; 4 bits ; 8 LEs ; 8 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INDEXCNT ; -; 3:1 ; 8 bits ; 16 LEs ; 16 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[21] ; -; 3:1 ; 6 bits ; 12 LEs ; 12 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|DATA_OUT[4] ; -; 3:1 ; 6 bits ; 12 LEs ; 12 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|DATA_OUT[1] ; -; 3:1 ; 8 bits ; 16 LEs ; 16 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CNT ; -; 3:1 ; 2 bits ; 4 LEs ; 4 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_NEXT_STATE ; -; 3:1 ; 2 bits ; 4 LEs ; 4 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE|RCV_NEXT_STATE ; -; 3:1 ; 2 bits ; 4 LEs ; 2 LEs ; 2 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|NEXT_CMD_STATE ; -; 3:1 ; 4 bits ; 8 LEs ; 8 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|AMPLITUDE_A[1] ; -; 3:1 ; 4 bits ; 8 LEs ; 8 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|AMPLITUDE_B[2] ; -; 3:1 ; 4 bits ; 8 LEs ; 8 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|AMPLITUDE_C[1] ; -; 16:1 ; 8 bits ; 80 LEs ; 24 LEs ; 56 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|DATA_OUT[2] ; -; 4:1 ; 8 bits ; 16 LEs ; 16 LEs ; 0 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|ADDER_IN[1] ; -; 64:1 ; 3 bits ; 126 LEs ; 126 LEs ; 0 LEs ; No ; |firebee1|interrupt_handler:nobody|_ ; -; 17:1 ; 3 bits ; 33 LEs ; 18 LEs ; 15 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|DA_OUT[7] ; -; 18:1 ; 4 bits ; 48 LEs ; 44 LEs ; 4 LEs ; No ; |firebee1|FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|DA_OUT[2] ; -+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated ; -+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+-------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+-------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -; REMOVE_DUPLICATE_REGISTERS ; OFF ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; d101 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; d102 ; - ; - ; -; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; -; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3 ; - ; - ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rdemp_eq_comp_lsb_aeb ; -; POWER_UP_LEVEL ; HIGH ; - ; rdemp_eq_comp_lsb_aeb ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rdemp_eq_comp_msb_aeb ; -; POWER_UP_LEVEL ; HIGH ; - ; rdemp_eq_comp_msb_aeb ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rs_dgwp_reg ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; wrfull_eq_comp_lsb_mux_reg ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; wrfull_eq_comp_msb_mux_reg ; -; SUPPRESS_DA_RULE_INTERNAL ; S102 ; - ; wrptr_g ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; ws_dgrp_reg ; -; CUT ; ON ; rdptr_g ; ws_dgrp|dffpipe17|dffe18a ; -; SDC_STATEMENT ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe17|dffe18a* ; - ; - ; -; CUT ; ON ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a ; -; SDC_STATEMENT ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a* ; - ; - ; -+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+-------------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p ; -+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; POWER_UP_LEVEL ; HIGH ; - ; counter5a0 ; -; POWER_UP_LEVEL ; HIGH ; - ; parity6 ; -+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p ; -+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; SUPPRESS_DA_RULE_INTERNAL ; S102 ; - ; - ; -; POWER_UP_LEVEL ; HIGH ; - ; sub_parity9a0 ; -; POWER_UP_LEVEL ; LOW ; - ; parity8 ; -+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram ; -+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+ -; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; -+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+ - - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ; -+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ -; X_ON_VIOLATION_OPTION ; OFF ; - ; - ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; - ; -+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12 ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_gd9:ws_brp ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_pe9:ws_bwp ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ - - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ; -+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ -; X_ON_VIOLATION_OPTION ; OFF ; - ; - ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; - ; -+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17 ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated ; -+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+-------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+-------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -; REMOVE_DUPLICATE_REGISTERS ; OFF ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; d101 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; d102 ; - ; - ; -; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; -; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3 ; - ; - ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rdemp_eq_comp_lsb_aeb ; -; POWER_UP_LEVEL ; HIGH ; - ; rdemp_eq_comp_lsb_aeb ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rdemp_eq_comp_msb_aeb ; -; POWER_UP_LEVEL ; HIGH ; - ; rdemp_eq_comp_msb_aeb ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rs_dgwp_reg ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; wrfull_eq_comp_lsb_mux_reg ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; wrfull_eq_comp_msb_mux_reg ; -; SUPPRESS_DA_RULE_INTERNAL ; S102 ; - ; wrptr_g ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; ws_dgrp_reg ; -; CUT ; ON ; rdptr_g ; ws_dgrp|dffpipe15|dffe16a ; -; SDC_STATEMENT ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* ; - ; - ; -; CUT ; ON ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a ; -; SDC_STATEMENT ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* ; - ; - ; -+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+-------------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p ; -+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; POWER_UP_LEVEL ; HIGH ; - ; sub_parity6a0 ; -; POWER_UP_LEVEL ; LOW ; - ; parity5 ; -+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_gic:wrptr_g1p ; -+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; SUPPRESS_DA_RULE_INTERNAL ; S102 ; - ; - ; -; POWER_UP_LEVEL ; HIGH ; - ; counter8a0 ; -; POWER_UP_LEVEL ; HIGH ; - ; parity9 ; -+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram ; -+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+ -; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; -+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_pe9:rs_brp ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+ - - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ; -+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ -; X_ON_VIOLATION_OPTION ; OFF ; - ; - ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; - ; -+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ - - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ; -+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ -; X_ON_VIOLATION_OPTION ; OFF ; - ; - ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; - ; -+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ - - -+-----------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component ; -+---------------------------------+-------+------+----------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+-------+------+----------------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -+---------------------------------+-------+------+----------------------------------------+ - - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated ; -+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+----------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+----------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -; REMOVE_DUPLICATE_REGISTERS ; OFF ; - ; - ; -; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; -; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 4 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; d101 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; d102 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; R105 ; - ; - ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rdemp_eq_comp_lsb_aeb ; -; POWER_UP_LEVEL ; HIGH ; - ; rdemp_eq_comp_lsb_aeb ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rdemp_eq_comp_msb_aeb ; -; POWER_UP_LEVEL ; HIGH ; - ; rdemp_eq_comp_msb_aeb ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; rs_dgwp_reg ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; wrfull_eq_comp_lsb_mux_reg ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; wrfull_eq_comp_msb_mux_reg ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; ws_dgrp_reg ; -; CUT ; ON ; rdptr_g ; ws_dgrp|dffpipe22|dffe23a ; -; SDC_STATEMENT ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe22|dffe23a* ; - ; - ; -; CUT ; ON ; delayed_wrptr_g ; rs_dgwp|dffpipe15|dffe16a ; -; SDC_STATEMENT ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe15|dffe16a* ; - ; - ; -+---------------------------------------+-------------------------------------------------------------------------------------+-----------------+----------------------------+ - - -+------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p ; -+----------------+-------+------+----------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+----------------+-------+------+----------------------------------------------------------------------------------------------------------------+ -; POWER_UP_LEVEL ; HIGH ; - ; counter5a0 ; -; POWER_UP_LEVEL ; HIGH ; - ; parity6 ; -+----------------+-------+------+----------------------------------------------------------------------------------------------------------------+ - - -+------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_ojc:wrptr_g1p ; -+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------+ -; SUPPRESS_DA_RULE_INTERNAL ; S102 ; - ; - ; -; POWER_UP_LEVEL ; HIGH ; - ; counter8a0 ; -; POWER_UP_LEVEL ; HIGH ; - ; parity9 ; -+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp ; -+---------------------------+-------+------+----------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------+------+----------------------------------------------------------------------------------------------------+ -; SUPPRESS_DA_RULE_INTERNAL ; S102 ; - ; - ; -; POWER_UP_LEVEL ; HIGH ; - ; sub_parity12a0 ; -; POWER_UP_LEVEL ; LOW ; - ; parity11 ; -+---------------------------+-------+------+----------------------------------------------------------------------------------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram ; -+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+ -; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; -+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_rld:rs_dgwp ; -+-----------------------------+------------------------+------+---------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+-----------------------------+------------------------+------+---------------------------------------------------------------------------------+ -; X_ON_VIOLATION_OPTION ; OFF ; - ; - ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; - ; -+-----------------------------+------------------------+------+---------------------------------------------------------------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe15 ; -+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr ; -+---------------------------------+-------+------+--------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+-------+------+--------------------------------------------------------------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -+---------------------------------+-------+------+--------------------------------------------------------------------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp ; -+---------------------------------+-------+------+--------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+-------+------+--------------------------------------------------------------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -+---------------------------------+-------+------+--------------------------------------------------------------------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp ; -+---------------------------------+-------+------+--------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+-------+------+--------------------------------------------------------------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -+---------------------------------+-------+------+--------------------------------------------------------------------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp ; -+-----------------------------+------------------------+------+---------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+-----------------------------+------------------------+------+---------------------------------------------------------------------------------+ -; X_ON_VIOLATION_OPTION ; OFF ; - ; - ; -; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; - ; - ; -+-----------------------------+------------------------+------+---------------------------------------------------------------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22 ; -+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+ -; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF ; - ; - ; -+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+ - - -+----------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component ; -+---------------------------+-------------+------+---------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------------+------+---------------------------------------------------------+ -; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; -; PRESERVE_REGISTER ; ON ; - ; output_cell_L ; -; DDIO_OUTPUT_REGISTER ; LOW ; - ; output_cell_L ; -; DDIO_OUTPUT_REGISTER ; HIGH ; - ; mux ; -; DDIO_INPUT_REGISTER ; LOW ; - ; input_cell_L ; -; DDIO_INPUT_REGISTER ; HIGH ; - ; input_cell_H ; -; SUPPRESS_DA_RULE_INTERNAL ; D101 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; D103 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; D102 ; - ; - ; -+---------------------------+-------------+------+---------------------------------------------------------+ - - -+----------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated ; -+-----------------------------+-------+------+-------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+-----------------------------+-------+------+-------------------------------------------------------------------------------------------+ -; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; -; DDIO_INPUT_REGISTER ; HIGH ; - ; input_cell_h ; -; DDIO_INPUT_REGISTER ; LOW ; - ; input_cell_l ; -; MEGAFUNCTION_GENERATED_TRI ; ON ; - ; tri_buf1a ; -+-----------------------------+-------+------+-------------------------------------------------------------------------------------------+ - - -+----------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; -+---------------------------------+--------------------+------+--------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+--------------------+------+--------------------------------------------------------------------------+ -; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; -+---------------------------------+--------------------+------+--------------------------------------------------------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram ; -+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+ -; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; -+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+ - - -+------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; -+---------------------------------+--------------------+------+----------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+--------------------+------+----------------------------------------------------------------------------+ -; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; -+---------------------------------+--------------------+------+----------------------------------------------------------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated ; -+---------------------------------+--------------------+------+---------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+--------------------+------+---------------------------------------------------------------------------+ -; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; -+---------------------------------+--------------------+------+---------------------------------------------------------------------------+ - - -+------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; -+---------------------------------+--------------------+------+----------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+--------------------+------+----------------------------------------------------------------------+ -; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; -+---------------------------------+--------------------+------+----------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; -+---------------------------------+--------------------+------+------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+--------------------+------+------------------------------------------------------------------------+ -; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; -+---------------------------------+--------------------+------+------------------------------------------------------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated ; -+---------------------------------+--------------------+------+-----------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+--------------------+------+-----------------------------------------------------------------------+ -; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; -+---------------------------------+--------------------+------+-----------------------------------------------------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; -+---------------------------------+--------------------+------+-------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+--------------------+------+-------------------------------------------------------------------------+ -; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; -+---------------------------------+--------------------+------+-------------------------------------------------------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; -+---------------------------------+--------------------+------+-------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+--------------------+------+-------------------------------------------------------------------------+ -; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; -+---------------------------------+--------------------+------+-------------------------------------------------------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated ; -+---------------------------------+--------------------+------+-----------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+--------------------+------+-----------------------------------------------------------------------+ -; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; -+---------------------------------+--------------------+------+-----------------------------------------------------------------------+ - - -+----------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component ; -+---------------------------+-------------+------+---------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------------+------+---------------------------------------------------+ -; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; -; PRESERVE_REGISTER ; ON ; - ; output_cell_L ; -; DDIO_OUTPUT_REGISTER ; LOW ; - ; output_cell_L ; -; DDIO_OUTPUT_REGISTER ; HIGH ; - ; mux ; -; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; -+---------------------------+-------------+------+---------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component|ddio_out_o2f:auto_generated ; -+-----------------------------+-------+------+-----------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+-----------------------------+-------+------+-----------------------------------------------------------------------------------+ -; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; -+-----------------------------+-------+------+-----------------------------------------------------------------------------------+ - - -+----------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component ; -+---------------------------+-------------+------+---------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------------+------+---------------------------------------------------+ -; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; -; PRESERVE_REGISTER ; ON ; - ; output_cell_L ; -; DDIO_OUTPUT_REGISTER ; LOW ; - ; output_cell_L ; -; DDIO_OUTPUT_REGISTER ; HIGH ; - ; mux ; -; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; -+---------------------------+-------------+------+---------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated ; -+-----------------------------+-------+------+-----------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+-----------------------------+-------+------+-----------------------------------------------------------------------------------+ -; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; -+-----------------------------+-------+------+-----------------------------------------------------------------------------------+ - - -+------------------------------------------------------------------------------------------+ -; Source assignments for altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated ; -+---------------------------+-------+------+-----------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------+------+-----------------------------------------------+ -; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; -+---------------------------+-------+------+-----------------------------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------+ -; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component ; -+---------------------------------------+-------------+------+------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------------+-------------+------+------------------------------------------------------+ -; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; -; PLL_SCAN_RECONFIG_COUNTER_REMAP_LCELL ; 2 ; - ; le_comb10 ; -; PLL_SCAN_RECONFIG_COUNTER_REMAP_LCELL ; 0 ; - ; le_comb8 ; -; PLL_SCAN_RECONFIG_COUNTER_REMAP_LCELL ; 1 ; - ; le_comb9 ; -; POWER_UP_LEVEL ; LOW ; - ; idle_state ; -; POWER_UP_LEVEL ; LOW ; - ; read_data_nominal_state ; -; POWER_UP_LEVEL ; LOW ; - ; read_data_state ; -; POWER_UP_LEVEL ; LOW ; - ; read_first_nominal_state ; -; POWER_UP_LEVEL ; LOW ; - ; read_first_state ; -; POWER_UP_LEVEL ; LOW ; - ; read_init_nominal_state ; -; POWER_UP_LEVEL ; LOW ; - ; read_init_state ; -; POWER_UP_LEVEL ; LOW ; - ; read_last_nominal_state ; -; POWER_UP_LEVEL ; LOW ; - ; read_last_state ; -; POWER_UP_LEVEL ; LOW ; - ; reconfig_counter_state ; -; POWER_UP_LEVEL ; LOW ; - ; reconfig_init_state ; -; POWER_UP_LEVEL ; LOW ; - ; reconfig_post_state ; -; POWER_UP_LEVEL ; LOW ; - ; reconfig_seq_data_state ; -; POWER_UP_LEVEL ; LOW ; - ; reconfig_seq_ena_state ; -; POWER_UP_LEVEL ; LOW ; - ; reconfig_wait_state ; -; POWER_UP_LEVEL ; HIGH ; - ; reset_state ; -; POWER_UP_LEVEL ; LOW ; - ; write_data_state ; -; POWER_UP_LEVEL ; LOW ; - ; write_init_nominal_state ; -; POWER_UP_LEVEL ; LOW ; - ; write_init_state ; -; POWER_UP_LEVEL ; LOW ; - ; write_nominal_state ; -+---------------------------------------+-------------+------+------------------------------------------------------+ - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4|altsyncram_46r:auto_generated ; -+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+ -; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; - ; - ; -+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1 ; -+---------------------------+-------+------+------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------+------+------------------------------------------------------------------------------------------+ -; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; -+---------------------------+-------+------+------------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12 ; -+---------------------------+-------+------+-------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------+------+-------------------------------------------------------------------------------------------+ -; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; -+---------------------------+-------+------+-------------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13 ; -+---------------------------+-------+------+-------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------+------+-------------------------------------------------------------------------------------------+ -; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; -+---------------------------+-------+------+-------------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14 ; -+---------------------------+-------+------+-------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------+------+-------------------------------------------------------------------------------------------+ -; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; -+---------------------------+-------+------+-------------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15 ; -+---------------------------+-------+------+-------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------+------+-------------------------------------------------------------------------------------------+ -; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; -+---------------------------+-------+------+-------------------------------------------------------------------------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2 ; -+---------------------------+-------+------+------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------+------+------------------------------------------------------------------------------------------+ -; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; -+---------------------------+-------+------+------------------------------------------------------------------------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------------------------+ -; Source assignments for altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3 ; -+---------------------------+-------+------+------------------------------------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------+------+------------------------------------------------------------------------------------------+ -; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; -+---------------------------+-------+------+------------------------------------------------------------------------------------------+ - - -+------------------------------------------------------------------------------+ -; Source assignments for lpm_counter0:inst18|lpm_counter:lpm_counter_component ; -+---------------------------+-------+------+-----------------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------+------+-----------------------------------+ -; SUPPRESS_DA_RULE_INTERNAL ; a101 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s102 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; s103 ; - ; - ; -+---------------------------+-------+------+-----------------------------------+ - - -+-----------------------------------------------------------------------------+ -; Source assignments for altddio_out3:inst5|altddio_out:altddio_out_component ; -+---------------------------+-------------+------+----------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------------+------+----------------------------+ -; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; -; PRESERVE_REGISTER ; ON ; - ; output_cell_L ; -; DDIO_OUTPUT_REGISTER ; LOW ; - ; output_cell_L ; -; DDIO_OUTPUT_REGISTER ; HIGH ; - ; mux ; -; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; -+---------------------------+-------------+------+----------------------------+ - - -+---------------------------------------------------------------------------------------------------------+ -; Source assignments for altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; -+-----------------------------+-------+------+------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+-----------------------------+-------+------+------------------------------------------------------------+ -; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; -+-----------------------------+-------+------+------------------------------------------------------------+ - - -+-----------------------------------------------------------------------------+ -; Source assignments for altddio_out3:inst6|altddio_out:altddio_out_component ; -+---------------------------+-------------+------+----------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------------+------+----------------------------+ -; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; -; PRESERVE_REGISTER ; ON ; - ; output_cell_L ; -; DDIO_OUTPUT_REGISTER ; LOW ; - ; output_cell_L ; -; DDIO_OUTPUT_REGISTER ; HIGH ; - ; mux ; -; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; -+---------------------------+-------------+------+----------------------------+ - - -+---------------------------------------------------------------------------------------------------------+ -; Source assignments for altddio_out3:inst6|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; -+-----------------------------+-------+------+------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+-----------------------------+-------+------+------------------------------------------------------------+ -; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; -+-----------------------------+-------+------+------------------------------------------------------------+ - - -+-----------------------------------------------------------------------------+ -; Source assignments for altddio_out3:inst8|altddio_out:altddio_out_component ; -+---------------------------+-------------+------+----------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------------+------+----------------------------+ -; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; -; PRESERVE_REGISTER ; ON ; - ; output_cell_L ; -; DDIO_OUTPUT_REGISTER ; LOW ; - ; output_cell_L ; -; DDIO_OUTPUT_REGISTER ; HIGH ; - ; mux ; -; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; -+---------------------------+-------------+------+----------------------------+ - - -+---------------------------------------------------------------------------------------------------------+ -; Source assignments for altddio_out3:inst8|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; -+-----------------------------+-------+------+------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+-----------------------------+-------+------+------------------------------------------------------------+ -; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; -+-----------------------------+-------+------+------------------------------------------------------------+ - - -+-----------------------------------------------------------------------------+ -; Source assignments for altddio_out3:inst9|altddio_out:altddio_out_component ; -+---------------------------+-------------+------+----------------------------+ -; Assignment ; Value ; From ; To ; -+---------------------------+-------------+------+----------------------------+ -; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; - ; - ; -; PRESERVE_REGISTER ; ON ; - ; output_cell_L ; -; DDIO_OUTPUT_REGISTER ; LOW ; - ; output_cell_L ; -; DDIO_OUTPUT_REGISTER ; HIGH ; - ; mux ; -; SUPPRESS_DA_RULE_INTERNAL ; C104 ; - ; - ; -; SUPPRESS_DA_RULE_INTERNAL ; C106 ; - ; - ; -+---------------------------+-------------+------+----------------------------+ - - -+---------------------------------------------------------------------------------------------------------+ -; Source assignments for altddio_out3:inst9|altddio_out:altddio_out_component|ddio_out_31f:auto_generated ; -+-----------------------------+-------+------+------------------------------------------------------------+ -; Assignment ; Value ; From ; To ; -+-----------------------------+-------+------+------------------------------------------------------------+ -; SYNCHRONIZER_IDENTIFICATION ; OFF ; - ; - ; -+-----------------------------+-------+------+------------------------------------------------------------+ - - -+-----------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll1:inst|altpll:altpll_component ; -+-------------------------------+--------------------+------------------------------+ -; Parameter Name ; Value ; Type ; -+-------------------------------+--------------------+------------------------------+ -; OPERATION_MODE ; SOURCE_SYNCHRONOUS ; Untyped ; -; PLL_TYPE ; AUTO ; Untyped ; -; QUALIFY_CONF_DONE ; OFF ; Untyped ; -; COMPENSATE_CLOCK ; CLK0 ; Untyped ; -; SCAN_CHAIN ; LONG ; Untyped ; -; PRIMARY_CLOCK ; INCLK0 ; Untyped ; -; INCLK0_INPUT_FREQUENCY ; 30303 ; Signed Integer ; -; INCLK1_INPUT_FREQUENCY ; 0 ; Untyped ; -; GATE_LOCK_SIGNAL ; NO ; Untyped ; -; GATE_LOCK_COUNTER ; 0 ; Untyped ; -; LOCK_HIGH ; 1 ; Untyped ; -; LOCK_LOW ; 1 ; Untyped ; -; VALID_LOCK_MULTIPLIER ; 1 ; Untyped ; -; INVALID_LOCK_MULTIPLIER ; 5 ; Untyped ; -; SWITCH_OVER_ON_LOSSCLK ; OFF ; Untyped ; -; SWITCH_OVER_ON_GATED_LOCK ; OFF ; Untyped ; -; ENABLE_SWITCH_OVER_COUNTER ; OFF ; Untyped ; -; SKIP_VCO ; OFF ; Untyped ; -; SWITCH_OVER_COUNTER ; 0 ; Untyped ; -; SWITCH_OVER_TYPE ; AUTO ; Untyped ; -; FEEDBACK_SOURCE ; EXTCLK0 ; Untyped ; -; BANDWIDTH ; 0 ; Untyped ; -; BANDWIDTH_TYPE ; AUTO ; Untyped ; -; SPREAD_FREQUENCY ; 0 ; Untyped ; -; DOWN_SPREAD ; 0 ; Untyped ; -; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF ; Untyped ; -; SELF_RESET_ON_LOSS_LOCK ; OFF ; Untyped ; -; CLK9_MULTIPLY_BY ; 0 ; Untyped ; -; CLK8_MULTIPLY_BY ; 0 ; Untyped ; -; CLK7_MULTIPLY_BY ; 0 ; Untyped ; -; CLK6_MULTIPLY_BY ; 0 ; Untyped ; -; CLK5_MULTIPLY_BY ; 1 ; Untyped ; -; CLK4_MULTIPLY_BY ; 1 ; Untyped ; -; CLK3_MULTIPLY_BY ; 1 ; Untyped ; -; CLK2_MULTIPLY_BY ; 67 ; Signed Integer ; -; CLK1_MULTIPLY_BY ; 67 ; Signed Integer ; -; CLK0_MULTIPLY_BY ; 1 ; Signed Integer ; -; CLK9_DIVIDE_BY ; 0 ; Untyped ; -; CLK8_DIVIDE_BY ; 0 ; Untyped ; -; CLK7_DIVIDE_BY ; 0 ; Untyped ; -; CLK6_DIVIDE_BY ; 0 ; Untyped ; -; CLK5_DIVIDE_BY ; 1 ; Untyped ; -; CLK4_DIVIDE_BY ; 1 ; Untyped ; -; CLK3_DIVIDE_BY ; 1 ; Untyped ; -; CLK2_DIVIDE_BY ; 90 ; Signed Integer ; -; CLK1_DIVIDE_BY ; 900 ; Signed Integer ; -; CLK0_DIVIDE_BY ; 66 ; Signed Integer ; -; CLK9_PHASE_SHIFT ; 0 ; Untyped ; -; CLK8_PHASE_SHIFT ; 0 ; Untyped ; -; CLK7_PHASE_SHIFT ; 0 ; Untyped ; -; CLK6_PHASE_SHIFT ; 0 ; Untyped ; -; CLK5_PHASE_SHIFT ; 0 ; Untyped ; -; CLK4_PHASE_SHIFT ; 0 ; Untyped ; -; CLK3_PHASE_SHIFT ; 0 ; Untyped ; -; CLK2_PHASE_SHIFT ; 0 ; Untyped ; -; CLK1_PHASE_SHIFT ; 0 ; Untyped ; -; CLK0_PHASE_SHIFT ; 0 ; Untyped ; -; CLK5_TIME_DELAY ; 0 ; Untyped ; -; CLK4_TIME_DELAY ; 0 ; Untyped ; -; CLK3_TIME_DELAY ; 0 ; Untyped ; -; CLK2_TIME_DELAY ; 0 ; Untyped ; -; CLK1_TIME_DELAY ; 0 ; Untyped ; -; CLK0_TIME_DELAY ; 0 ; Untyped ; -; CLK9_DUTY_CYCLE ; 50 ; Untyped ; -; CLK8_DUTY_CYCLE ; 50 ; Untyped ; -; CLK7_DUTY_CYCLE ; 50 ; Untyped ; -; CLK6_DUTY_CYCLE ; 50 ; Untyped ; -; CLK5_DUTY_CYCLE ; 50 ; Untyped ; -; CLK4_DUTY_CYCLE ; 50 ; Untyped ; -; CLK3_DUTY_CYCLE ; 50 ; Untyped ; -; CLK2_DUTY_CYCLE ; 50 ; Signed Integer ; -; CLK1_DUTY_CYCLE ; 50 ; Signed Integer ; -; CLK0_DUTY_CYCLE ; 50 ; Signed Integer ; -; CLK9_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK8_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK7_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK6_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK5_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK4_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK3_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK2_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK1_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK0_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK9_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK8_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK7_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK6_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK5_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK4_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK3_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK2_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK1_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK0_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; LOCK_WINDOW_UI ; 0.05 ; Untyped ; -; LOCK_WINDOW_UI_BITS ; UNUSED ; Untyped ; -; VCO_RANGE_DETECTOR_LOW_BITS ; UNUSED ; Untyped ; -; VCO_RANGE_DETECTOR_HIGH_BITS ; UNUSED ; Untyped ; -; DPA_MULTIPLY_BY ; 0 ; Untyped ; -; DPA_DIVIDE_BY ; 1 ; Untyped ; -; DPA_DIVIDER ; 0 ; Untyped ; -; EXTCLK3_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK2_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK1_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK0_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK3_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK2_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK1_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK0_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK3_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK2_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK1_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK0_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK3_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK2_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK1_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK0_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK3_DUTY_CYCLE ; 50 ; Untyped ; -; EXTCLK2_DUTY_CYCLE ; 50 ; Untyped ; -; EXTCLK1_DUTY_CYCLE ; 50 ; Untyped ; -; EXTCLK0_DUTY_CYCLE ; 50 ; Untyped ; -; VCO_MULTIPLY_BY ; 0 ; Untyped ; -; VCO_DIVIDE_BY ; 0 ; Untyped ; -; SCLKOUT0_PHASE_SHIFT ; 0 ; Untyped ; -; SCLKOUT1_PHASE_SHIFT ; 0 ; Untyped ; -; VCO_MIN ; 0 ; Untyped ; -; VCO_MAX ; 0 ; Untyped ; -; VCO_CENTER ; 0 ; Untyped ; -; PFD_MIN ; 0 ; Untyped ; -; PFD_MAX ; 0 ; Untyped ; -; M_INITIAL ; 0 ; Untyped ; -; M ; 0 ; Untyped ; -; N ; 1 ; Untyped ; -; M2 ; 1 ; Untyped ; -; N2 ; 1 ; Untyped ; -; SS ; 1 ; Untyped ; -; C0_HIGH ; 0 ; Untyped ; -; C1_HIGH ; 0 ; Untyped ; -; C2_HIGH ; 0 ; Untyped ; -; C3_HIGH ; 0 ; Untyped ; -; C4_HIGH ; 0 ; Untyped ; -; C5_HIGH ; 0 ; Untyped ; -; C6_HIGH ; 0 ; Untyped ; -; C7_HIGH ; 0 ; Untyped ; -; C8_HIGH ; 0 ; Untyped ; -; C9_HIGH ; 0 ; Untyped ; -; C0_LOW ; 0 ; Untyped ; -; C1_LOW ; 0 ; Untyped ; -; C2_LOW ; 0 ; Untyped ; -; C3_LOW ; 0 ; Untyped ; -; C4_LOW ; 0 ; Untyped ; -; C5_LOW ; 0 ; Untyped ; -; C6_LOW ; 0 ; Untyped ; -; C7_LOW ; 0 ; Untyped ; -; C8_LOW ; 0 ; Untyped ; -; C9_LOW ; 0 ; Untyped ; -; C0_INITIAL ; 0 ; Untyped ; -; C1_INITIAL ; 0 ; Untyped ; -; C2_INITIAL ; 0 ; Untyped ; -; C3_INITIAL ; 0 ; Untyped ; -; C4_INITIAL ; 0 ; Untyped ; -; C5_INITIAL ; 0 ; Untyped ; -; C6_INITIAL ; 0 ; Untyped ; -; C7_INITIAL ; 0 ; Untyped ; -; C8_INITIAL ; 0 ; Untyped ; -; C9_INITIAL ; 0 ; Untyped ; -; C0_MODE ; BYPASS ; Untyped ; -; C1_MODE ; BYPASS ; Untyped ; -; C2_MODE ; BYPASS ; Untyped ; -; C3_MODE ; BYPASS ; Untyped ; -; C4_MODE ; BYPASS ; Untyped ; -; C5_MODE ; BYPASS ; Untyped ; -; C6_MODE ; BYPASS ; Untyped ; -; C7_MODE ; BYPASS ; Untyped ; -; C8_MODE ; BYPASS ; Untyped ; -; C9_MODE ; BYPASS ; Untyped ; -; C0_PH ; 0 ; Untyped ; -; C1_PH ; 0 ; Untyped ; -; C2_PH ; 0 ; Untyped ; -; C3_PH ; 0 ; Untyped ; -; C4_PH ; 0 ; Untyped ; -; C5_PH ; 0 ; Untyped ; -; C6_PH ; 0 ; Untyped ; -; C7_PH ; 0 ; Untyped ; -; C8_PH ; 0 ; Untyped ; -; C9_PH ; 0 ; Untyped ; -; L0_HIGH ; 1 ; Untyped ; -; L1_HIGH ; 1 ; Untyped ; -; G0_HIGH ; 1 ; Untyped ; -; G1_HIGH ; 1 ; Untyped ; -; G2_HIGH ; 1 ; Untyped ; -; G3_HIGH ; 1 ; Untyped ; -; E0_HIGH ; 1 ; Untyped ; -; E1_HIGH ; 1 ; Untyped ; -; E2_HIGH ; 1 ; Untyped ; -; E3_HIGH ; 1 ; Untyped ; -; L0_LOW ; 1 ; Untyped ; -; L1_LOW ; 1 ; Untyped ; -; G0_LOW ; 1 ; Untyped ; -; G1_LOW ; 1 ; Untyped ; -; G2_LOW ; 1 ; Untyped ; -; G3_LOW ; 1 ; Untyped ; -; E0_LOW ; 1 ; Untyped ; -; E1_LOW ; 1 ; Untyped ; -; E2_LOW ; 1 ; Untyped ; -; E3_LOW ; 1 ; Untyped ; -; L0_INITIAL ; 1 ; Untyped ; -; L1_INITIAL ; 1 ; Untyped ; -; G0_INITIAL ; 1 ; Untyped ; -; G1_INITIAL ; 1 ; Untyped ; -; G2_INITIAL ; 1 ; Untyped ; -; G3_INITIAL ; 1 ; Untyped ; -; E0_INITIAL ; 1 ; Untyped ; -; E1_INITIAL ; 1 ; Untyped ; -; E2_INITIAL ; 1 ; Untyped ; -; E3_INITIAL ; 1 ; Untyped ; -; L0_MODE ; BYPASS ; Untyped ; -; L1_MODE ; BYPASS ; Untyped ; -; G0_MODE ; BYPASS ; Untyped ; -; G1_MODE ; BYPASS ; Untyped ; -; G2_MODE ; BYPASS ; Untyped ; -; G3_MODE ; BYPASS ; Untyped ; -; E0_MODE ; BYPASS ; Untyped ; -; E1_MODE ; BYPASS ; Untyped ; -; E2_MODE ; BYPASS ; Untyped ; -; E3_MODE ; BYPASS ; Untyped ; -; L0_PH ; 0 ; Untyped ; -; L1_PH ; 0 ; Untyped ; -; G0_PH ; 0 ; Untyped ; -; G1_PH ; 0 ; Untyped ; -; G2_PH ; 0 ; Untyped ; -; G3_PH ; 0 ; Untyped ; -; E0_PH ; 0 ; Untyped ; -; E1_PH ; 0 ; Untyped ; -; E2_PH ; 0 ; Untyped ; -; E3_PH ; 0 ; Untyped ; -; M_PH ; 0 ; Untyped ; -; C1_USE_CASC_IN ; OFF ; Untyped ; -; C2_USE_CASC_IN ; OFF ; Untyped ; -; C3_USE_CASC_IN ; OFF ; Untyped ; -; C4_USE_CASC_IN ; OFF ; Untyped ; -; C5_USE_CASC_IN ; OFF ; Untyped ; -; C6_USE_CASC_IN ; OFF ; Untyped ; -; C7_USE_CASC_IN ; OFF ; Untyped ; -; C8_USE_CASC_IN ; OFF ; Untyped ; -; C9_USE_CASC_IN ; OFF ; Untyped ; -; CLK0_COUNTER ; G0 ; Untyped ; -; CLK1_COUNTER ; G0 ; Untyped ; -; CLK2_COUNTER ; G0 ; Untyped ; -; CLK3_COUNTER ; G0 ; Untyped ; -; CLK4_COUNTER ; G0 ; Untyped ; -; CLK5_COUNTER ; G0 ; Untyped ; -; CLK6_COUNTER ; E0 ; Untyped ; -; CLK7_COUNTER ; E1 ; Untyped ; -; CLK8_COUNTER ; E2 ; Untyped ; -; CLK9_COUNTER ; E3 ; Untyped ; -; L0_TIME_DELAY ; 0 ; Untyped ; -; L1_TIME_DELAY ; 0 ; Untyped ; -; G0_TIME_DELAY ; 0 ; Untyped ; -; G1_TIME_DELAY ; 0 ; Untyped ; -; G2_TIME_DELAY ; 0 ; Untyped ; -; G3_TIME_DELAY ; 0 ; Untyped ; -; E0_TIME_DELAY ; 0 ; Untyped ; -; E1_TIME_DELAY ; 0 ; Untyped ; -; E2_TIME_DELAY ; 0 ; Untyped ; -; E3_TIME_DELAY ; 0 ; Untyped ; -; M_TIME_DELAY ; 0 ; Untyped ; -; N_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK3_COUNTER ; E3 ; Untyped ; -; EXTCLK2_COUNTER ; E2 ; Untyped ; -; EXTCLK1_COUNTER ; E1 ; Untyped ; -; EXTCLK0_COUNTER ; E0 ; Untyped ; -; ENABLE0_COUNTER ; L0 ; Untyped ; -; ENABLE1_COUNTER ; L0 ; Untyped ; -; CHARGE_PUMP_CURRENT ; 2 ; Untyped ; -; LOOP_FILTER_R ; 1.000000 ; Untyped ; -; LOOP_FILTER_C ; 5 ; Untyped ; -; CHARGE_PUMP_CURRENT_BITS ; 9999 ; Untyped ; -; LOOP_FILTER_R_BITS ; 9999 ; Untyped ; -; LOOP_FILTER_C_BITS ; 9999 ; Untyped ; -; VCO_POST_SCALE ; 0 ; Untyped ; -; CLK2_OUTPUT_FREQUENCY ; 0 ; Untyped ; -; CLK1_OUTPUT_FREQUENCY ; 0 ; Untyped ; -; CLK0_OUTPUT_FREQUENCY ; 0 ; Untyped ; -; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; -; PORT_CLKENA0 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA1 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA2 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA3 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA4 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA5 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLKENA0 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLKENA1 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLKENA2 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLKENA3 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLK0 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLK1 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLK2 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLK3 ; PORT_UNUSED ; Untyped ; -; PORT_CLKBAD0 ; PORT_UNUSED ; Untyped ; -; PORT_CLKBAD1 ; PORT_UNUSED ; Untyped ; -; PORT_CLK0 ; PORT_USED ; Untyped ; -; PORT_CLK1 ; PORT_USED ; Untyped ; -; PORT_CLK2 ; PORT_USED ; Untyped ; -; PORT_CLK3 ; PORT_UNUSED ; Untyped ; -; PORT_CLK4 ; PORT_UNUSED ; Untyped ; -; PORT_CLK5 ; PORT_UNUSED ; Untyped ; -; PORT_CLK6 ; PORT_UNUSED ; Untyped ; -; PORT_CLK7 ; PORT_UNUSED ; Untyped ; -; PORT_CLK8 ; PORT_UNUSED ; Untyped ; -; PORT_CLK9 ; PORT_UNUSED ; Untyped ; -; PORT_SCANDATA ; PORT_UNUSED ; Untyped ; -; PORT_SCANDATAOUT ; PORT_UNUSED ; Untyped ; -; PORT_SCANDONE ; PORT_UNUSED ; Untyped ; -; PORT_SCLKOUT1 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_SCLKOUT0 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_ACTIVECLOCK ; PORT_UNUSED ; Untyped ; -; PORT_CLKLOSS ; PORT_UNUSED ; Untyped ; -; PORT_INCLK1 ; PORT_UNUSED ; Untyped ; -; PORT_INCLK0 ; PORT_USED ; Untyped ; -; PORT_FBIN ; PORT_UNUSED ; Untyped ; -; PORT_PLLENA ; PORT_UNUSED ; Untyped ; -; PORT_CLKSWITCH ; PORT_UNUSED ; Untyped ; -; PORT_ARESET ; PORT_UNUSED ; Untyped ; -; PORT_PFDENA ; PORT_UNUSED ; Untyped ; -; PORT_SCANCLK ; PORT_UNUSED ; Untyped ; -; PORT_SCANACLR ; PORT_UNUSED ; Untyped ; -; PORT_SCANREAD ; PORT_UNUSED ; Untyped ; -; PORT_SCANWRITE ; PORT_UNUSED ; Untyped ; -; PORT_ENABLE0 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_ENABLE1 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_LOCKED ; PORT_USED ; Untyped ; -; PORT_CONFIGUPDATE ; PORT_UNUSED ; Untyped ; -; PORT_FBOUT ; PORT_CONNECTIVITY ; Untyped ; -; PORT_PHASEDONE ; PORT_UNUSED ; Untyped ; -; PORT_PHASESTEP ; PORT_UNUSED ; Untyped ; -; PORT_PHASEUPDOWN ; PORT_UNUSED ; Untyped ; -; PORT_SCANCLKENA ; PORT_UNUSED ; Untyped ; -; PORT_PHASECOUNTERSELECT ; PORT_UNUSED ; Untyped ; -; PORT_VCOOVERRANGE ; PORT_CONNECTIVITY ; Untyped ; -; PORT_VCOUNDERRANGE ; PORT_CONNECTIVITY ; Untyped ; -; M_TEST_SOURCE ; 5 ; Untyped ; -; C0_TEST_SOURCE ; 5 ; Untyped ; -; C1_TEST_SOURCE ; 5 ; Untyped ; -; C2_TEST_SOURCE ; 5 ; Untyped ; -; C3_TEST_SOURCE ; 5 ; Untyped ; -; C4_TEST_SOURCE ; 5 ; Untyped ; -; C5_TEST_SOURCE ; 5 ; Untyped ; -; C6_TEST_SOURCE ; 5 ; Untyped ; -; C7_TEST_SOURCE ; 5 ; Untyped ; -; C8_TEST_SOURCE ; 5 ; Untyped ; -; C9_TEST_SOURCE ; 5 ; Untyped ; -; CBXI_PARAMETER ; altpll_pul2 ; Untyped ; -; VCO_FREQUENCY_CONTROL ; AUTO ; Untyped ; -; VCO_PHASE_SHIFT_STEP ; 0 ; Untyped ; -; WIDTH_CLOCK ; 5 ; Signed Integer ; -; WIDTH_PHASECOUNTERSELECT ; 4 ; Untyped ; -; USING_FBMIMICBIDIR_PORT ; OFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; SCAN_CHAIN_MIF_FILE ; UNUSED ; Untyped ; -; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+-------------------------------+--------------------+------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ; -+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+ -; ACF_DISABLE_MLAB_RAM_USE ; FALSE ; Untyped ; -; ADD_RAM_OUTPUT_REGISTER ; OFF ; Untyped ; -; ADD_USEDW_MSB_BIT ; OFF ; Untyped ; -; CLOCKS_ARE_SYNCHRONIZED ; FALSE ; Untyped ; -; DELAY_RDUSEDW ; 1 ; Untyped ; -; DELAY_WRUSEDW ; 1 ; Untyped ; -; LPM_NUMWORDS ; 1024 ; Signed Integer ; -; LPM_SHOWAHEAD ; OFF ; Untyped ; -; LPM_WIDTH ; 8 ; Signed Integer ; -; LPM_WIDTH_R ; 32 ; Signed Integer ; -; LPM_WIDTHU ; 10 ; Signed Integer ; -; LPM_WIDTHU_R ; 8 ; Signed Integer ; -; MAXIMIZE_SPEED ; 5 ; Untyped ; -; OVERFLOW_CHECKING ; ON ; Untyped ; -; RAM_BLOCK_TYPE ; AUTO ; Untyped ; -; RDSYNC_DELAYPIPE ; 5 ; Signed Integer ; -; UNDERFLOW_CHECKING ; ON ; Untyped ; -; USE_EAB ; ON ; Untyped ; -; WRITE_ACLR_SYNCH ; OFF ; Untyped ; -; WRSYNC_DELAYPIPE ; 5 ; Signed Integer ; -; CBXI_PARAMETER ; dcfifo_0hh1 ; Untyped ; -+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component ; -+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+ -; ACF_DISABLE_MLAB_RAM_USE ; FALSE ; Untyped ; -; ADD_RAM_OUTPUT_REGISTER ; OFF ; Untyped ; -; ADD_USEDW_MSB_BIT ; OFF ; Untyped ; -; CLOCKS_ARE_SYNCHRONIZED ; FALSE ; Untyped ; -; DELAY_RDUSEDW ; 1 ; Untyped ; -; DELAY_WRUSEDW ; 1 ; Untyped ; -; LPM_NUMWORDS ; 256 ; Signed Integer ; -; LPM_SHOWAHEAD ; OFF ; Untyped ; -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_WIDTH_R ; 8 ; Signed Integer ; -; LPM_WIDTHU ; 8 ; Signed Integer ; -; LPM_WIDTHU_R ; 10 ; Signed Integer ; -; MAXIMIZE_SPEED ; 5 ; Untyped ; -; OVERFLOW_CHECKING ; ON ; Untyped ; -; RAM_BLOCK_TYPE ; AUTO ; Untyped ; -; RDSYNC_DELAYPIPE ; 5 ; Signed Integer ; -; UNDERFLOW_CHECKING ; ON ; Untyped ; -; USE_EAB ; ON ; Untyped ; -; WRITE_ACLR_SYNCH ; OFF ; Untyped ; -; WRSYNC_DELAYPIPE ; 5 ; Signed Integer ; -; CBXI_PARAMETER ; dcfifo_3fh1 ; Untyped ; -+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL ; -+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+ -; TOP ; 152 ; Signed Integer ; -; BOTTOM ; 104 ; Signed Integer ; -; PHASE_CORR ; 75 ; Signed Integer ; -+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll3:inst13|altpll:altpll_component ; -+-------------------------------+--------------------+--------------------------------+ -; Parameter Name ; Value ; Type ; -+-------------------------------+--------------------+--------------------------------+ -; OPERATION_MODE ; SOURCE_SYNCHRONOUS ; Untyped ; -; PLL_TYPE ; AUTO ; Untyped ; -; QUALIFY_CONF_DONE ; OFF ; Untyped ; -; COMPENSATE_CLOCK ; CLK1 ; Untyped ; -; SCAN_CHAIN ; LONG ; Untyped ; -; PRIMARY_CLOCK ; INCLK0 ; Untyped ; -; INCLK0_INPUT_FREQUENCY ; 30303 ; Signed Integer ; -; INCLK1_INPUT_FREQUENCY ; 0 ; Untyped ; -; GATE_LOCK_SIGNAL ; NO ; Untyped ; -; GATE_LOCK_COUNTER ; 0 ; Untyped ; -; LOCK_HIGH ; 1 ; Untyped ; -; LOCK_LOW ; 1 ; Untyped ; -; VALID_LOCK_MULTIPLIER ; 1 ; Untyped ; -; INVALID_LOCK_MULTIPLIER ; 5 ; Untyped ; -; SWITCH_OVER_ON_LOSSCLK ; OFF ; Untyped ; -; SWITCH_OVER_ON_GATED_LOCK ; OFF ; Untyped ; -; ENABLE_SWITCH_OVER_COUNTER ; OFF ; Untyped ; -; SKIP_VCO ; OFF ; Untyped ; -; SWITCH_OVER_COUNTER ; 0 ; Untyped ; -; SWITCH_OVER_TYPE ; AUTO ; Untyped ; -; FEEDBACK_SOURCE ; EXTCLK0 ; Untyped ; -; BANDWIDTH ; 0 ; Untyped ; -; BANDWIDTH_TYPE ; AUTO ; Untyped ; -; SPREAD_FREQUENCY ; 0 ; Untyped ; -; DOWN_SPREAD ; 0 ; Untyped ; -; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF ; Untyped ; -; SELF_RESET_ON_LOSS_LOCK ; OFF ; Untyped ; -; CLK9_MULTIPLY_BY ; 0 ; Untyped ; -; CLK8_MULTIPLY_BY ; 0 ; Untyped ; -; CLK7_MULTIPLY_BY ; 0 ; Untyped ; -; CLK6_MULTIPLY_BY ; 0 ; Untyped ; -; CLK5_MULTIPLY_BY ; 1 ; Untyped ; -; CLK4_MULTIPLY_BY ; 1 ; Untyped ; -; CLK3_MULTIPLY_BY ; 16 ; Signed Integer ; -; CLK2_MULTIPLY_BY ; 25 ; Signed Integer ; -; CLK1_MULTIPLY_BY ; 16 ; Signed Integer ; -; CLK0_MULTIPLY_BY ; 2 ; Signed Integer ; -; CLK9_DIVIDE_BY ; 0 ; Untyped ; -; CLK8_DIVIDE_BY ; 0 ; Untyped ; -; CLK7_DIVIDE_BY ; 0 ; Untyped ; -; CLK6_DIVIDE_BY ; 0 ; Untyped ; -; CLK5_DIVIDE_BY ; 1 ; Untyped ; -; CLK4_DIVIDE_BY ; 1 ; Untyped ; -; CLK3_DIVIDE_BY ; 11 ; Signed Integer ; -; CLK2_DIVIDE_BY ; 33 ; Signed Integer ; -; CLK1_DIVIDE_BY ; 33 ; Signed Integer ; -; CLK0_DIVIDE_BY ; 33 ; Signed Integer ; -; CLK9_PHASE_SHIFT ; 0 ; Untyped ; -; CLK8_PHASE_SHIFT ; 0 ; Untyped ; -; CLK7_PHASE_SHIFT ; 0 ; Untyped ; -; CLK6_PHASE_SHIFT ; 0 ; Untyped ; -; CLK5_PHASE_SHIFT ; 0 ; Untyped ; -; CLK4_PHASE_SHIFT ; 0 ; Untyped ; -; CLK3_PHASE_SHIFT ; 0 ; Untyped ; -; CLK2_PHASE_SHIFT ; 0 ; Untyped ; -; CLK1_PHASE_SHIFT ; 0 ; Untyped ; -; CLK0_PHASE_SHIFT ; 0 ; Untyped ; -; CLK5_TIME_DELAY ; 0 ; Untyped ; -; CLK4_TIME_DELAY ; 0 ; Untyped ; -; CLK3_TIME_DELAY ; 0 ; Untyped ; -; CLK2_TIME_DELAY ; 0 ; Untyped ; -; CLK1_TIME_DELAY ; 0 ; Untyped ; -; CLK0_TIME_DELAY ; 0 ; Untyped ; -; CLK9_DUTY_CYCLE ; 50 ; Untyped ; -; CLK8_DUTY_CYCLE ; 50 ; Untyped ; -; CLK7_DUTY_CYCLE ; 50 ; Untyped ; -; CLK6_DUTY_CYCLE ; 50 ; Untyped ; -; CLK5_DUTY_CYCLE ; 50 ; Untyped ; -; CLK4_DUTY_CYCLE ; 50 ; Untyped ; -; CLK3_DUTY_CYCLE ; 50 ; Signed Integer ; -; CLK2_DUTY_CYCLE ; 50 ; Signed Integer ; -; CLK1_DUTY_CYCLE ; 50 ; Signed Integer ; -; CLK0_DUTY_CYCLE ; 50 ; Signed Integer ; -; CLK9_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK8_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK7_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK6_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK5_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK4_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK3_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK2_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK1_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK0_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK9_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK8_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK7_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK6_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK5_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK4_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK3_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK2_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK1_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK0_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; LOCK_WINDOW_UI ; 0.05 ; Untyped ; -; LOCK_WINDOW_UI_BITS ; UNUSED ; Untyped ; -; VCO_RANGE_DETECTOR_LOW_BITS ; UNUSED ; Untyped ; -; VCO_RANGE_DETECTOR_HIGH_BITS ; UNUSED ; Untyped ; -; DPA_MULTIPLY_BY ; 0 ; Untyped ; -; DPA_DIVIDE_BY ; 1 ; Untyped ; -; DPA_DIVIDER ; 0 ; Untyped ; -; EXTCLK3_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK2_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK1_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK0_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK3_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK2_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK1_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK0_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK3_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK2_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK1_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK0_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK3_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK2_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK1_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK0_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK3_DUTY_CYCLE ; 50 ; Untyped ; -; EXTCLK2_DUTY_CYCLE ; 50 ; Untyped ; -; EXTCLK1_DUTY_CYCLE ; 50 ; Untyped ; -; EXTCLK0_DUTY_CYCLE ; 50 ; Untyped ; -; VCO_MULTIPLY_BY ; 0 ; Untyped ; -; VCO_DIVIDE_BY ; 0 ; Untyped ; -; SCLKOUT0_PHASE_SHIFT ; 0 ; Untyped ; -; SCLKOUT1_PHASE_SHIFT ; 0 ; Untyped ; -; VCO_MIN ; 0 ; Untyped ; -; VCO_MAX ; 0 ; Untyped ; -; VCO_CENTER ; 0 ; Untyped ; -; PFD_MIN ; 0 ; Untyped ; -; PFD_MAX ; 0 ; Untyped ; -; M_INITIAL ; 0 ; Untyped ; -; M ; 0 ; Untyped ; -; N ; 1 ; Untyped ; -; M2 ; 1 ; Untyped ; -; N2 ; 1 ; Untyped ; -; SS ; 1 ; Untyped ; -; C0_HIGH ; 0 ; Untyped ; -; C1_HIGH ; 0 ; Untyped ; -; C2_HIGH ; 0 ; Untyped ; -; C3_HIGH ; 0 ; Untyped ; -; C4_HIGH ; 0 ; Untyped ; -; C5_HIGH ; 0 ; Untyped ; -; C6_HIGH ; 0 ; Untyped ; -; C7_HIGH ; 0 ; Untyped ; -; C8_HIGH ; 0 ; Untyped ; -; C9_HIGH ; 0 ; Untyped ; -; C0_LOW ; 0 ; Untyped ; -; C1_LOW ; 0 ; Untyped ; -; C2_LOW ; 0 ; Untyped ; -; C3_LOW ; 0 ; Untyped ; -; C4_LOW ; 0 ; Untyped ; -; C5_LOW ; 0 ; Untyped ; -; C6_LOW ; 0 ; Untyped ; -; C7_LOW ; 0 ; Untyped ; -; C8_LOW ; 0 ; Untyped ; -; C9_LOW ; 0 ; Untyped ; -; C0_INITIAL ; 0 ; Untyped ; -; C1_INITIAL ; 0 ; Untyped ; -; C2_INITIAL ; 0 ; Untyped ; -; C3_INITIAL ; 0 ; Untyped ; -; C4_INITIAL ; 0 ; Untyped ; -; C5_INITIAL ; 0 ; Untyped ; -; C6_INITIAL ; 0 ; Untyped ; -; C7_INITIAL ; 0 ; Untyped ; -; C8_INITIAL ; 0 ; Untyped ; -; C9_INITIAL ; 0 ; Untyped ; -; C0_MODE ; BYPASS ; Untyped ; -; C1_MODE ; BYPASS ; Untyped ; -; C2_MODE ; BYPASS ; Untyped ; -; C3_MODE ; BYPASS ; Untyped ; -; C4_MODE ; BYPASS ; Untyped ; -; C5_MODE ; BYPASS ; Untyped ; -; C6_MODE ; BYPASS ; Untyped ; -; C7_MODE ; BYPASS ; Untyped ; -; C8_MODE ; BYPASS ; Untyped ; -; C9_MODE ; BYPASS ; Untyped ; -; C0_PH ; 0 ; Untyped ; -; C1_PH ; 0 ; Untyped ; -; C2_PH ; 0 ; Untyped ; -; C3_PH ; 0 ; Untyped ; -; C4_PH ; 0 ; Untyped ; -; C5_PH ; 0 ; Untyped ; -; C6_PH ; 0 ; Untyped ; -; C7_PH ; 0 ; Untyped ; -; C8_PH ; 0 ; Untyped ; -; C9_PH ; 0 ; Untyped ; -; L0_HIGH ; 1 ; Untyped ; -; L1_HIGH ; 1 ; Untyped ; -; G0_HIGH ; 1 ; Untyped ; -; G1_HIGH ; 1 ; Untyped ; -; G2_HIGH ; 1 ; Untyped ; -; G3_HIGH ; 1 ; Untyped ; -; E0_HIGH ; 1 ; Untyped ; -; E1_HIGH ; 1 ; Untyped ; -; E2_HIGH ; 1 ; Untyped ; -; E3_HIGH ; 1 ; Untyped ; -; L0_LOW ; 1 ; Untyped ; -; L1_LOW ; 1 ; Untyped ; -; G0_LOW ; 1 ; Untyped ; -; G1_LOW ; 1 ; Untyped ; -; G2_LOW ; 1 ; Untyped ; -; G3_LOW ; 1 ; Untyped ; -; E0_LOW ; 1 ; Untyped ; -; E1_LOW ; 1 ; Untyped ; -; E2_LOW ; 1 ; Untyped ; -; E3_LOW ; 1 ; Untyped ; -; L0_INITIAL ; 1 ; Untyped ; -; L1_INITIAL ; 1 ; Untyped ; -; G0_INITIAL ; 1 ; Untyped ; -; G1_INITIAL ; 1 ; Untyped ; -; G2_INITIAL ; 1 ; Untyped ; -; G3_INITIAL ; 1 ; Untyped ; -; E0_INITIAL ; 1 ; Untyped ; -; E1_INITIAL ; 1 ; Untyped ; -; E2_INITIAL ; 1 ; Untyped ; -; E3_INITIAL ; 1 ; Untyped ; -; L0_MODE ; BYPASS ; Untyped ; -; L1_MODE ; BYPASS ; Untyped ; -; G0_MODE ; BYPASS ; Untyped ; -; G1_MODE ; BYPASS ; Untyped ; -; G2_MODE ; BYPASS ; Untyped ; -; G3_MODE ; BYPASS ; Untyped ; -; E0_MODE ; BYPASS ; Untyped ; -; E1_MODE ; BYPASS ; Untyped ; -; E2_MODE ; BYPASS ; Untyped ; -; E3_MODE ; BYPASS ; Untyped ; -; L0_PH ; 0 ; Untyped ; -; L1_PH ; 0 ; Untyped ; -; G0_PH ; 0 ; Untyped ; -; G1_PH ; 0 ; Untyped ; -; G2_PH ; 0 ; Untyped ; -; G3_PH ; 0 ; Untyped ; -; E0_PH ; 0 ; Untyped ; -; E1_PH ; 0 ; Untyped ; -; E2_PH ; 0 ; Untyped ; -; E3_PH ; 0 ; Untyped ; -; M_PH ; 0 ; Untyped ; -; C1_USE_CASC_IN ; OFF ; Untyped ; -; C2_USE_CASC_IN ; OFF ; Untyped ; -; C3_USE_CASC_IN ; OFF ; Untyped ; -; C4_USE_CASC_IN ; OFF ; Untyped ; -; C5_USE_CASC_IN ; OFF ; Untyped ; -; C6_USE_CASC_IN ; OFF ; Untyped ; -; C7_USE_CASC_IN ; OFF ; Untyped ; -; C8_USE_CASC_IN ; OFF ; Untyped ; -; C9_USE_CASC_IN ; OFF ; Untyped ; -; CLK0_COUNTER ; G0 ; Untyped ; -; CLK1_COUNTER ; G0 ; Untyped ; -; CLK2_COUNTER ; G0 ; Untyped ; -; CLK3_COUNTER ; G0 ; Untyped ; -; CLK4_COUNTER ; G0 ; Untyped ; -; CLK5_COUNTER ; G0 ; Untyped ; -; CLK6_COUNTER ; E0 ; Untyped ; -; CLK7_COUNTER ; E1 ; Untyped ; -; CLK8_COUNTER ; E2 ; Untyped ; -; CLK9_COUNTER ; E3 ; Untyped ; -; L0_TIME_DELAY ; 0 ; Untyped ; -; L1_TIME_DELAY ; 0 ; Untyped ; -; G0_TIME_DELAY ; 0 ; Untyped ; -; G1_TIME_DELAY ; 0 ; Untyped ; -; G2_TIME_DELAY ; 0 ; Untyped ; -; G3_TIME_DELAY ; 0 ; Untyped ; -; E0_TIME_DELAY ; 0 ; Untyped ; -; E1_TIME_DELAY ; 0 ; Untyped ; -; E2_TIME_DELAY ; 0 ; Untyped ; -; E3_TIME_DELAY ; 0 ; Untyped ; -; M_TIME_DELAY ; 0 ; Untyped ; -; N_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK3_COUNTER ; E3 ; Untyped ; -; EXTCLK2_COUNTER ; E2 ; Untyped ; -; EXTCLK1_COUNTER ; E1 ; Untyped ; -; EXTCLK0_COUNTER ; E0 ; Untyped ; -; ENABLE0_COUNTER ; L0 ; Untyped ; -; ENABLE1_COUNTER ; L0 ; Untyped ; -; CHARGE_PUMP_CURRENT ; 2 ; Untyped ; -; LOOP_FILTER_R ; 1.000000 ; Untyped ; -; LOOP_FILTER_C ; 5 ; Untyped ; -; CHARGE_PUMP_CURRENT_BITS ; 9999 ; Untyped ; -; LOOP_FILTER_R_BITS ; 9999 ; Untyped ; -; LOOP_FILTER_C_BITS ; 9999 ; Untyped ; -; VCO_POST_SCALE ; 0 ; Untyped ; -; CLK2_OUTPUT_FREQUENCY ; 0 ; Untyped ; -; CLK1_OUTPUT_FREQUENCY ; 0 ; Untyped ; -; CLK0_OUTPUT_FREQUENCY ; 0 ; Untyped ; -; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; -; PORT_CLKENA0 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA1 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA2 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA3 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA4 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA5 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLKENA0 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLKENA1 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLKENA2 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLKENA3 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLK0 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLK1 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLK2 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLK3 ; PORT_UNUSED ; Untyped ; -; PORT_CLKBAD0 ; PORT_UNUSED ; Untyped ; -; PORT_CLKBAD1 ; PORT_UNUSED ; Untyped ; -; PORT_CLK0 ; PORT_USED ; Untyped ; -; PORT_CLK1 ; PORT_USED ; Untyped ; -; PORT_CLK2 ; PORT_USED ; Untyped ; -; PORT_CLK3 ; PORT_USED ; Untyped ; -; PORT_CLK4 ; PORT_UNUSED ; Untyped ; -; PORT_CLK5 ; PORT_UNUSED ; Untyped ; -; PORT_CLK6 ; PORT_UNUSED ; Untyped ; -; PORT_CLK7 ; PORT_UNUSED ; Untyped ; -; PORT_CLK8 ; PORT_UNUSED ; Untyped ; -; PORT_CLK9 ; PORT_UNUSED ; Untyped ; -; PORT_SCANDATA ; PORT_UNUSED ; Untyped ; -; PORT_SCANDATAOUT ; PORT_UNUSED ; Untyped ; -; PORT_SCANDONE ; PORT_UNUSED ; Untyped ; -; PORT_SCLKOUT1 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_SCLKOUT0 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_ACTIVECLOCK ; PORT_UNUSED ; Untyped ; -; PORT_CLKLOSS ; PORT_UNUSED ; Untyped ; -; PORT_INCLK1 ; PORT_UNUSED ; Untyped ; -; PORT_INCLK0 ; PORT_USED ; Untyped ; -; PORT_FBIN ; PORT_UNUSED ; Untyped ; -; PORT_PLLENA ; PORT_UNUSED ; Untyped ; -; PORT_CLKSWITCH ; PORT_UNUSED ; Untyped ; -; PORT_ARESET ; PORT_UNUSED ; Untyped ; -; PORT_PFDENA ; PORT_UNUSED ; Untyped ; -; PORT_SCANCLK ; PORT_UNUSED ; Untyped ; -; PORT_SCANACLR ; PORT_UNUSED ; Untyped ; -; PORT_SCANREAD ; PORT_UNUSED ; Untyped ; -; PORT_SCANWRITE ; PORT_UNUSED ; Untyped ; -; PORT_ENABLE0 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_ENABLE1 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_LOCKED ; PORT_UNUSED ; Untyped ; -; PORT_CONFIGUPDATE ; PORT_UNUSED ; Untyped ; -; PORT_FBOUT ; PORT_CONNECTIVITY ; Untyped ; -; PORT_PHASEDONE ; PORT_UNUSED ; Untyped ; -; PORT_PHASESTEP ; PORT_UNUSED ; Untyped ; -; PORT_PHASEUPDOWN ; PORT_UNUSED ; Untyped ; -; PORT_SCANCLKENA ; PORT_UNUSED ; Untyped ; -; PORT_PHASECOUNTERSELECT ; PORT_UNUSED ; Untyped ; -; PORT_VCOOVERRANGE ; PORT_CONNECTIVITY ; Untyped ; -; PORT_VCOUNDERRANGE ; PORT_CONNECTIVITY ; Untyped ; -; M_TEST_SOURCE ; 5 ; Untyped ; -; C0_TEST_SOURCE ; 5 ; Untyped ; -; C1_TEST_SOURCE ; 5 ; Untyped ; -; C2_TEST_SOURCE ; 5 ; Untyped ; -; C3_TEST_SOURCE ; 5 ; Untyped ; -; C4_TEST_SOURCE ; 5 ; Untyped ; -; C5_TEST_SOURCE ; 5 ; Untyped ; -; C6_TEST_SOURCE ; 5 ; Untyped ; -; C7_TEST_SOURCE ; 5 ; Untyped ; -; C8_TEST_SOURCE ; 5 ; Untyped ; -; C9_TEST_SOURCE ; 5 ; Untyped ; -; CBXI_PARAMETER ; altpll_41p2 ; Untyped ; -; VCO_FREQUENCY_CONTROL ; AUTO ; Untyped ; -; VCO_PHASE_SHIFT_STEP ; 0 ; Untyped ; -; WIDTH_CLOCK ; 5 ; Signed Integer ; -; WIDTH_PHASECOUNTERSELECT ; 4 ; Untyped ; -; USING_FBMIMICBIDIR_PORT ; OFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; SCAN_CHAIN_MIF_FILE ; UNUSED ; Untyped ; -; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+-------------------------------+--------------------+--------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component ; -+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 16 ; Signed Integer ; -+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00002|lpm_bustri:lpm_bustri_component ; -+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 16 ; Signed Integer ; -+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg6:inst89|lpm_shiftreg:lpm_shiftreg_component ; -+------------------------+-------------+---------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 5 ; Signed Integer ; -; LPM_DIRECTION ; RIGHT ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component ; -+----------------+-------+------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+------------------------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 8 ; Signed Integer ; -+----------------+-------+------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component ; -+----------------+-------+------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+------------------------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 8 ; Signed Integer ; -+----------------+-------+------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component ; -+-------------------------+-------------+-----------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+-------------------------+-------------+-----------------------------------------------------------------------+ -; WIDTH_BYTEENA ; 1 ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 128 ; Signed Integer ; -; LPM_NUMWORDS ; 512 ; Signed Integer ; -; LPM_WIDTHU ; 9 ; Signed Integer ; -; LPM_SHOWAHEAD ; OFF ; Untyped ; -; UNDERFLOW_CHECKING ; OFF ; Untyped ; -; OVERFLOW_CHECKING ; OFF ; Untyped ; -; USE_EAB ; ON ; Untyped ; -; ADD_RAM_OUTPUT_REGISTER ; OFF ; Untyped ; -; DELAY_RDUSEDW ; 1 ; Untyped ; -; DELAY_WRUSEDW ; 1 ; Untyped ; -; RDSYNC_DELAYPIPE ; 6 ; Signed Integer ; -; WRSYNC_DELAYPIPE ; 6 ; Signed Integer ; -; CLOCKS_ARE_SYNCHRONIZED ; FALSE ; Untyped ; -; MAXIMIZE_SPEED ; 5 ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; ADD_USEDW_MSB_BIT ; OFF ; Untyped ; -; WRITE_ACLR_SYNCH ; ON ; Untyped ; -; CBXI_PARAMETER ; dcfifo_8fi1 ; Untyped ; -+-------------------------+-------------+-----------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component ; -+------------------------+-------------+---------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 5 ; Signed Integer ; -; LPM_DIRECTION ; RIGHT ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_muxVDM:inst100|LPM_MUX:lpm_mux_component ; -+------------------------+-------------+---------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 128 ; Signed Integer ; -; LPM_SIZE ; 16 ; Signed Integer ; -; LPM_WIDTHS ; 4 ; Signed Integer ; -; LPM_PIPELINE ; 0 ; Signed Integer ; -; CBXI_PARAMETER ; mux_bbe ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -+------------------------+-------------+---------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 128 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 128 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component ; -+------------------------+-------------+--------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+--------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+--------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component ; -+------------------------+-------------+--------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+--------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+--------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component ; -+--------------------------+----------------+------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+--------------------------+----------------+------------------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH ; 32 ; Signed Integer ; -; POWER_UP_HIGH ; OFF ; Untyped ; -; OE_REG ; UNUSED ; Untyped ; -; extend_oe_disable ; UNUSED ; Untyped ; -; IMPLEMENT_INPUT_IN_LCELL ; ON ; Untyped ; -; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; ddio_bidir_3jl ; Untyped ; -+--------------------------+----------------+------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux5:inst22|LPM_MUX:lpm_mux_component ; -+------------------------+-------------+------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 64 ; Signed Integer ; -; LPM_SIZE ; 4 ; Signed Integer ; -; LPM_WIDTHS ; 2 ; Signed Integer ; -; LPM_PIPELINE ; 0 ; Signed Integer ; -; CBXI_PARAMETER ; mux_58e ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -+------------------------+-------------+------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff6:inst36|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 128 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst108|lpm_bustri:lpm_bustri_component ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component ; -+----------------+--------+-------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+--------+-------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -+----------------+--------+-------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst119|lpm_bustri:lpm_bustri_component ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component ; -+------------------------+-------------+---------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 5 ; Signed Integer ; -; LPM_DIRECTION ; RIGHT ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst110|lpm_bustri:lpm_bustri_component ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst18|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_LONG:inst109|lpm_bustri:lpm_bustri_component ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri3:inst66|lpm_bustri:lpm_bustri_component ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 6 ; Signed Integer ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component ; -+------------------------------------+-----------------+------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------------------+-----------------+------------------------------------------------------------------------+ -; BYTE_SIZE_BLOCK ; 8 ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH_BYTEENA ; 1 ; Untyped ; -; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; -; WIDTH_A ; 6 ; Signed Integer ; -; WIDTHAD_A ; 8 ; Signed Integer ; -; NUMWORDS_A ; 256 ; Signed Integer ; -; OUTDATA_REG_A ; CLOCK0 ; Untyped ; -; ADDRESS_ACLR_A ; NONE ; Untyped ; -; OUTDATA_ACLR_A ; NONE ; Untyped ; -; WRCONTROL_ACLR_A ; NONE ; Untyped ; -; INDATA_ACLR_A ; NONE ; Untyped ; -; BYTEENA_ACLR_A ; NONE ; Untyped ; -; WIDTH_B ; 6 ; Signed Integer ; -; WIDTHAD_B ; 8 ; Signed Integer ; -; NUMWORDS_B ; 256 ; Signed Integer ; -; INDATA_REG_B ; CLOCK1 ; Untyped ; -; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; -; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; -; ADDRESS_REG_B ; CLOCK1 ; Untyped ; -; OUTDATA_REG_B ; CLOCK1 ; Untyped ; -; BYTEENA_REG_B ; CLOCK1 ; Untyped ; -; INDATA_ACLR_B ; NONE ; Untyped ; -; WRCONTROL_ACLR_B ; NONE ; Untyped ; -; ADDRESS_ACLR_B ; NONE ; Untyped ; -; OUTDATA_ACLR_B ; NONE ; Untyped ; -; RDCONTROL_ACLR_B ; NONE ; Untyped ; -; BYTEENA_ACLR_B ; NONE ; Untyped ; -; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; -; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; -; RAM_BLOCK_TYPE ; AUTO ; Untyped ; -; BYTE_SIZE ; 8 ; Untyped ; -; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; -; INIT_FILE ; UNUSED ; Untyped ; -; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; -; MAXIMUM_DEPTH ; 0 ; Untyped ; -; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; -; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; -; ENABLE_ECC ; FALSE ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; altsyncram_lf92 ; Untyped ; -+------------------------------------+-----------------+------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 16 ; Signed Integer ; -; LPM_DIRECTION ; LEFT ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 16 ; Signed Integer ; -; LPM_DIRECTION ; LEFT ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 16 ; Signed Integer ; -; LPM_DIRECTION ; LEFT ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 16 ; Signed Integer ; -; LPM_DIRECTION ; LEFT ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 16 ; Signed Integer ; -; LPM_DIRECTION ; LEFT ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+----------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_muxDZ:inst62|LPM_MUX:lpm_mux_component ; -+------------------------+-------------+-------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+-------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 128 ; Signed Integer ; -; LPM_SIZE ; 2 ; Signed Integer ; -; LPM_WIDTHS ; 1 ; Signed Integer ; -; LPM_PIPELINE ; 1 ; Signed Integer ; -; CBXI_PARAMETER ; mux_dcf ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -+------------------------+-------------+-------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component ; -+-------------------------+-------------+-----------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+-------------------------+-------------+-----------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; lpm_width ; 128 ; Signed Integer ; -; LPM_NUMWORDS ; 128 ; Signed Integer ; -; LPM_WIDTHU ; 7 ; Signed Integer ; -; LPM_SHOWAHEAD ; ON ; Untyped ; -; UNDERFLOW_CHECKING ; OFF ; Untyped ; -; OVERFLOW_CHECKING ; OFF ; Untyped ; -; ALLOW_RWCYCLE_WHEN_FULL ; OFF ; Untyped ; -; ADD_RAM_OUTPUT_REGISTER ; OFF ; Untyped ; -; ALMOST_FULL_VALUE ; 0 ; Untyped ; -; ALMOST_EMPTY_VALUE ; 0 ; Untyped ; -; USE_EAB ; ON ; Untyped ; -; MAXIMIZE_SPEED ; 5 ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; OPTIMIZE_FOR_SPEED ; 9 ; Untyped ; -; CBXI_PARAMETER ; scfifo_lk21 ; Untyped ; -+-------------------------+-------------+-----------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 16 ; Signed Integer ; -; LPM_DIRECTION ; LEFT ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 16 ; Signed Integer ; -; LPM_DIRECTION ; LEFT ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 16 ; Signed Integer ; -; LPM_DIRECTION ; LEFT ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri3:inst70|lpm_bustri:lpm_bustri_component ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 6 ; Signed Integer ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component ; -+------------------------------------+-----------------+--------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------------------+-----------------+--------------------------------------------------------------------------+ -; BYTE_SIZE_BLOCK ; 8 ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH_BYTEENA ; 1 ; Untyped ; -; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; -; WIDTH_A ; 6 ; Signed Integer ; -; WIDTHAD_A ; 8 ; Signed Integer ; -; NUMWORDS_A ; 256 ; Signed Integer ; -; OUTDATA_REG_A ; CLOCK0 ; Untyped ; -; ADDRESS_ACLR_A ; NONE ; Untyped ; -; OUTDATA_ACLR_A ; NONE ; Untyped ; -; WRCONTROL_ACLR_A ; NONE ; Untyped ; -; INDATA_ACLR_A ; NONE ; Untyped ; -; BYTEENA_ACLR_A ; NONE ; Untyped ; -; WIDTH_B ; 6 ; Signed Integer ; -; WIDTHAD_B ; 8 ; Signed Integer ; -; NUMWORDS_B ; 256 ; Signed Integer ; -; INDATA_REG_B ; CLOCK1 ; Untyped ; -; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; -; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; -; ADDRESS_REG_B ; CLOCK1 ; Untyped ; -; OUTDATA_REG_B ; CLOCK1 ; Untyped ; -; BYTEENA_REG_B ; CLOCK1 ; Untyped ; -; INDATA_ACLR_B ; NONE ; Untyped ; -; WRCONTROL_ACLR_B ; NONE ; Untyped ; -; ADDRESS_ACLR_B ; NONE ; Untyped ; -; OUTDATA_ACLR_B ; NONE ; Untyped ; -; RDCONTROL_ACLR_B ; NONE ; Untyped ; -; BYTEENA_ACLR_B ; NONE ; Untyped ; -; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; -; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; -; RAM_BLOCK_TYPE ; AUTO ; Untyped ; -; BYTE_SIZE ; 8 ; Untyped ; -; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; -; INIT_FILE ; UNUSED ; Untyped ; -; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; -; MAXIMUM_DEPTH ; 0 ; Untyped ; -; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; -; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; -; ENABLE_ECC ; FALSE ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; altsyncram_lf92 ; Untyped ; -+------------------------------------+-----------------+--------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri3:inst74|lpm_bustri:lpm_bustri_component ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 6 ; Signed Integer ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+--------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component ; -+------------------------------------+-----------------+-------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------------------+-----------------+-------------------------------------------------------------------------+ -; BYTE_SIZE_BLOCK ; 8 ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH_BYTEENA ; 1 ; Untyped ; -; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; -; WIDTH_A ; 6 ; Signed Integer ; -; WIDTHAD_A ; 8 ; Signed Integer ; -; NUMWORDS_A ; 256 ; Signed Integer ; -; OUTDATA_REG_A ; CLOCK0 ; Untyped ; -; ADDRESS_ACLR_A ; NONE ; Untyped ; -; OUTDATA_ACLR_A ; NONE ; Untyped ; -; WRCONTROL_ACLR_A ; NONE ; Untyped ; -; INDATA_ACLR_A ; NONE ; Untyped ; -; BYTEENA_ACLR_A ; NONE ; Untyped ; -; WIDTH_B ; 6 ; Signed Integer ; -; WIDTHAD_B ; 8 ; Signed Integer ; -; NUMWORDS_B ; 256 ; Signed Integer ; -; INDATA_REG_B ; CLOCK1 ; Untyped ; -; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; -; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; -; ADDRESS_REG_B ; CLOCK1 ; Untyped ; -; OUTDATA_REG_B ; CLOCK1 ; Untyped ; -; BYTEENA_REG_B ; CLOCK1 ; Untyped ; -; INDATA_ACLR_B ; NONE ; Untyped ; -; WRCONTROL_ACLR_B ; NONE ; Untyped ; -; ADDRESS_ACLR_B ; NONE ; Untyped ; -; OUTDATA_ACLR_B ; NONE ; Untyped ; -; RDCONTROL_ACLR_B ; NONE ; Untyped ; -; BYTEENA_ACLR_B ; NONE ; Untyped ; -; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; -; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; -; RAM_BLOCK_TYPE ; AUTO ; Untyped ; -; BYTE_SIZE ; 8 ; Untyped ; -; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; -; INIT_FILE ; UNUSED ; Untyped ; -; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; -; MAXIMUM_DEPTH ; 0 ; Untyped ; -; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; -; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; -; ENABLE_ECC ; FALSE ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; altsyncram_lf92 ; Untyped ; -+------------------------------------+-----------------+-------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri1:inst51|lpm_bustri:lpm_bustri_component ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 3 ; Signed Integer ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component ; -+------------------------------------+-----------------+--------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------------------+-----------------+--------------------------------------------------------------------+ -; BYTE_SIZE_BLOCK ; 8 ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH_BYTEENA ; 1 ; Untyped ; -; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; -; WIDTH_A ; 3 ; Signed Integer ; -; WIDTHAD_A ; 4 ; Signed Integer ; -; NUMWORDS_A ; 16 ; Signed Integer ; -; OUTDATA_REG_A ; CLOCK0 ; Untyped ; -; ADDRESS_ACLR_A ; NONE ; Untyped ; -; OUTDATA_ACLR_A ; NONE ; Untyped ; -; WRCONTROL_ACLR_A ; NONE ; Untyped ; -; INDATA_ACLR_A ; NONE ; Untyped ; -; BYTEENA_ACLR_A ; NONE ; Untyped ; -; WIDTH_B ; 3 ; Signed Integer ; -; WIDTHAD_B ; 4 ; Signed Integer ; -; NUMWORDS_B ; 16 ; Signed Integer ; -; INDATA_REG_B ; CLOCK1 ; Untyped ; -; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; -; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; -; ADDRESS_REG_B ; CLOCK1 ; Untyped ; -; OUTDATA_REG_B ; CLOCK1 ; Untyped ; -; BYTEENA_REG_B ; CLOCK1 ; Untyped ; -; INDATA_ACLR_B ; NONE ; Untyped ; -; WRCONTROL_ACLR_B ; NONE ; Untyped ; -; ADDRESS_ACLR_B ; NONE ; Untyped ; -; OUTDATA_ACLR_B ; NONE ; Untyped ; -; RDCONTROL_ACLR_B ; NONE ; Untyped ; -; BYTEENA_ACLR_B ; NONE ; Untyped ; -; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; -; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; -; RAM_BLOCK_TYPE ; AUTO ; Untyped ; -; BYTE_SIZE ; 8 ; Untyped ; -; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; -; INIT_FILE ; UNUSED ; Untyped ; -; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; -; MAXIMUM_DEPTH ; 0 ; Untyped ; -; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; -; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; -; ENABLE_ECC ; FALSE ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; altsyncram_rb92 ; Untyped ; -+------------------------------------+-----------------+--------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri1:inst56|lpm_bustri:lpm_bustri_component ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 3 ; Signed Integer ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component ; -+------------------------------------+-----------------+----------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------------------+-----------------+----------------------------------------------------------------------+ -; BYTE_SIZE_BLOCK ; 8 ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH_BYTEENA ; 1 ; Untyped ; -; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; -; WIDTH_A ; 3 ; Signed Integer ; -; WIDTHAD_A ; 4 ; Signed Integer ; -; NUMWORDS_A ; 16 ; Signed Integer ; -; OUTDATA_REG_A ; CLOCK0 ; Untyped ; -; ADDRESS_ACLR_A ; NONE ; Untyped ; -; OUTDATA_ACLR_A ; NONE ; Untyped ; -; WRCONTROL_ACLR_A ; NONE ; Untyped ; -; INDATA_ACLR_A ; NONE ; Untyped ; -; BYTEENA_ACLR_A ; NONE ; Untyped ; -; WIDTH_B ; 3 ; Signed Integer ; -; WIDTHAD_B ; 4 ; Signed Integer ; -; NUMWORDS_B ; 16 ; Signed Integer ; -; INDATA_REG_B ; CLOCK1 ; Untyped ; -; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; -; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; -; ADDRESS_REG_B ; CLOCK1 ; Untyped ; -; OUTDATA_REG_B ; CLOCK1 ; Untyped ; -; BYTEENA_REG_B ; CLOCK1 ; Untyped ; -; INDATA_ACLR_B ; NONE ; Untyped ; -; WRCONTROL_ACLR_B ; NONE ; Untyped ; -; ADDRESS_ACLR_B ; NONE ; Untyped ; -; OUTDATA_ACLR_B ; NONE ; Untyped ; -; RDCONTROL_ACLR_B ; NONE ; Untyped ; -; BYTEENA_ACLR_B ; NONE ; Untyped ; -; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; -; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; -; RAM_BLOCK_TYPE ; AUTO ; Untyped ; -; BYTE_SIZE ; 8 ; Untyped ; -; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; -; INIT_FILE ; UNUSED ; Untyped ; -; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; -; MAXIMUM_DEPTH ; 0 ; Untyped ; -; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; -; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; -; ENABLE_ECC ; FALSE ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; altsyncram_rb92 ; Untyped ; -+------------------------------------+-----------------+----------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri1:inst61|lpm_bustri:lpm_bustri_component ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 3 ; Signed Integer ; -+----------------+-------+-----------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+----------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component ; -+------------------------------------+-----------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------------------+-----------------+---------------------------------------------------------------------+ -; BYTE_SIZE_BLOCK ; 8 ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH_BYTEENA ; 1 ; Untyped ; -; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; -; WIDTH_A ; 3 ; Signed Integer ; -; WIDTHAD_A ; 4 ; Signed Integer ; -; NUMWORDS_A ; 16 ; Signed Integer ; -; OUTDATA_REG_A ; CLOCK0 ; Untyped ; -; ADDRESS_ACLR_A ; NONE ; Untyped ; -; OUTDATA_ACLR_A ; NONE ; Untyped ; -; WRCONTROL_ACLR_A ; NONE ; Untyped ; -; INDATA_ACLR_A ; NONE ; Untyped ; -; BYTEENA_ACLR_A ; NONE ; Untyped ; -; WIDTH_B ; 3 ; Signed Integer ; -; WIDTHAD_B ; 4 ; Signed Integer ; -; NUMWORDS_B ; 16 ; Signed Integer ; -; INDATA_REG_B ; CLOCK1 ; Untyped ; -; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; -; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; -; ADDRESS_REG_B ; CLOCK1 ; Untyped ; -; OUTDATA_REG_B ; CLOCK1 ; Untyped ; -; BYTEENA_REG_B ; CLOCK1 ; Untyped ; -; INDATA_ACLR_B ; NONE ; Untyped ; -; WRCONTROL_ACLR_B ; NONE ; Untyped ; -; ADDRESS_ACLR_B ; NONE ; Untyped ; -; OUTDATA_ACLR_B ; NONE ; Untyped ; -; RDCONTROL_ACLR_B ; NONE ; Untyped ; -; BYTEENA_ACLR_B ; NONE ; Untyped ; -; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; -; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; -; RAM_BLOCK_TYPE ; AUTO ; Untyped ; -; BYTE_SIZE ; 8 ; Untyped ; -; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; -; INIT_FILE ; UNUSED ; Untyped ; -; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; -; MAXIMUM_DEPTH ; 0 ; Untyped ; -; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; -; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; -; ENABLE_ECC ; FALSE ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; altsyncram_rb92 ; Untyped ; -+------------------------------------+-----------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_BYT:inst58|lpm_bustri:lpm_bustri_component ; -+----------------+-------+--------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+--------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 8 ; Signed Integer ; -+----------------+-------+--------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component ; -+------------------------------------+-----------------+-----------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------------------+-----------------+-----------------------------------------------------------------------+ -; BYTE_SIZE_BLOCK ; 8 ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH_BYTEENA ; 1 ; Untyped ; -; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; -; WIDTH_A ; 8 ; Signed Integer ; -; WIDTHAD_A ; 8 ; Signed Integer ; -; NUMWORDS_A ; 256 ; Signed Integer ; -; OUTDATA_REG_A ; CLOCK0 ; Untyped ; -; ADDRESS_ACLR_A ; NONE ; Untyped ; -; OUTDATA_ACLR_A ; NONE ; Untyped ; -; WRCONTROL_ACLR_A ; NONE ; Untyped ; -; INDATA_ACLR_A ; NONE ; Untyped ; -; BYTEENA_ACLR_A ; NONE ; Untyped ; -; WIDTH_B ; 8 ; Signed Integer ; -; WIDTHAD_B ; 8 ; Signed Integer ; -; NUMWORDS_B ; 256 ; Signed Integer ; -; INDATA_REG_B ; CLOCK1 ; Untyped ; -; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; -; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; -; ADDRESS_REG_B ; CLOCK1 ; Untyped ; -; OUTDATA_REG_B ; CLOCK1 ; Untyped ; -; BYTEENA_REG_B ; CLOCK1 ; Untyped ; -; INDATA_ACLR_B ; NONE ; Untyped ; -; WRCONTROL_ACLR_B ; NONE ; Untyped ; -; ADDRESS_ACLR_B ; NONE ; Untyped ; -; OUTDATA_ACLR_B ; NONE ; Untyped ; -; RDCONTROL_ACLR_B ; NONE ; Untyped ; -; BYTEENA_ACLR_B ; NONE ; Untyped ; -; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; -; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; -; RAM_BLOCK_TYPE ; AUTO ; Untyped ; -; BYTE_SIZE ; 8 ; Untyped ; -; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; -; INIT_FILE ; UNUSED ; Untyped ; -; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; -; MAXIMUM_DEPTH ; 0 ; Untyped ; -; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; -; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; -; ENABLE_ECC ; FALSE ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; altsyncram_pf92 ; Untyped ; -+------------------------------------+-----------------+-----------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+----------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux3:inst102|LPM_MUX:lpm_mux_component ; -+------------------------+-------------+-------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+-------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 1 ; Signed Integer ; -; LPM_SIZE ; 2 ; Signed Integer ; -; LPM_WIDTHS ; 1 ; Signed Integer ; -; LPM_PIPELINE ; 0 ; Signed Integer ; -; CBXI_PARAMETER ; mux_96e ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -+------------------------+-------------+-------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff5:inst11|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 8 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux2:inst25|LPM_MUX:lpm_mux_component ; -+------------------------+-------------+------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 8 ; Signed Integer ; -; LPM_SIZE ; 16 ; Signed Integer ; -; LPM_WIDTHS ; 4 ; Signed Integer ; -; LPM_PIPELINE ; 2 ; Signed Integer ; -; CBXI_PARAMETER ; mux_mpe ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -+------------------------+-------------+------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux4:inst81|LPM_MUX:lpm_mux_component ; -+------------------------+-------------+------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 7 ; Signed Integer ; -; LPM_SIZE ; 2 ; Signed Integer ; -; LPM_WIDTHS ; 1 ; Signed Integer ; -; LPM_PIPELINE ; 0 ; Signed Integer ; -; CBXI_PARAMETER ; mux_f6e ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -+------------------------+-------------+------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant3:inst82|lpm_constant:lpm_constant_component ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 7 ; Signed Integer ; -; LPM_CVALUE ; 0 ; Signed Integer ; -; ENABLE_RUNTIME_MOD ; NO ; Untyped ; -; CBXI_PARAMETER ; lpm_constant_pf6 ; Untyped ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_BYT:inst57|lpm_bustri:lpm_bustri_component ; -+----------------+-------+--------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+--------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 8 ; Signed Integer ; -+----------------+-------+--------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component ; -+------------------------------------+-----------------+-----------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------------------+-----------------+-----------------------------------------------------------------------+ -; BYTE_SIZE_BLOCK ; 8 ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH_BYTEENA ; 1 ; Untyped ; -; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; -; WIDTH_A ; 8 ; Signed Integer ; -; WIDTHAD_A ; 8 ; Signed Integer ; -; NUMWORDS_A ; 256 ; Signed Integer ; -; OUTDATA_REG_A ; CLOCK0 ; Untyped ; -; ADDRESS_ACLR_A ; NONE ; Untyped ; -; OUTDATA_ACLR_A ; NONE ; Untyped ; -; WRCONTROL_ACLR_A ; NONE ; Untyped ; -; INDATA_ACLR_A ; NONE ; Untyped ; -; BYTEENA_ACLR_A ; NONE ; Untyped ; -; WIDTH_B ; 8 ; Signed Integer ; -; WIDTHAD_B ; 8 ; Signed Integer ; -; NUMWORDS_B ; 256 ; Signed Integer ; -; INDATA_REG_B ; CLOCK1 ; Untyped ; -; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; -; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; -; ADDRESS_REG_B ; CLOCK1 ; Untyped ; -; OUTDATA_REG_B ; CLOCK1 ; Untyped ; -; BYTEENA_REG_B ; CLOCK1 ; Untyped ; -; INDATA_ACLR_B ; NONE ; Untyped ; -; WRCONTROL_ACLR_B ; NONE ; Untyped ; -; ADDRESS_ACLR_B ; NONE ; Untyped ; -; OUTDATA_ACLR_B ; NONE ; Untyped ; -; RDCONTROL_ACLR_B ; NONE ; Untyped ; -; BYTEENA_ACLR_B ; NONE ; Untyped ; -; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; -; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; -; RAM_BLOCK_TYPE ; AUTO ; Untyped ; -; BYTE_SIZE ; 8 ; Untyped ; -; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; -; INIT_FILE ; UNUSED ; Untyped ; -; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; -; MAXIMUM_DEPTH ; 0 ; Untyped ; -; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; -; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; -; ENABLE_ECC ; FALSE ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; altsyncram_pf92 ; Untyped ; -+------------------------------------+-----------------+-----------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_bustri_BYT:inst53|lpm_bustri:lpm_bustri_component ; -+----------------+-------+--------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+--------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 8 ; Signed Integer ; -+----------------+-------+--------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+----------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component ; -+------------------------------------+-----------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------------------+-----------------+---------------------------------------------------------------------+ -; BYTE_SIZE_BLOCK ; 8 ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH_BYTEENA ; 1 ; Untyped ; -; OPERATION_MODE ; BIDIR_DUAL_PORT ; Untyped ; -; WIDTH_A ; 8 ; Signed Integer ; -; WIDTHAD_A ; 8 ; Signed Integer ; -; NUMWORDS_A ; 256 ; Signed Integer ; -; OUTDATA_REG_A ; CLOCK0 ; Untyped ; -; ADDRESS_ACLR_A ; NONE ; Untyped ; -; OUTDATA_ACLR_A ; NONE ; Untyped ; -; WRCONTROL_ACLR_A ; NONE ; Untyped ; -; INDATA_ACLR_A ; NONE ; Untyped ; -; BYTEENA_ACLR_A ; NONE ; Untyped ; -; WIDTH_B ; 8 ; Signed Integer ; -; WIDTHAD_B ; 8 ; Signed Integer ; -; NUMWORDS_B ; 256 ; Signed Integer ; -; INDATA_REG_B ; CLOCK1 ; Untyped ; -; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; -; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; -; ADDRESS_REG_B ; CLOCK1 ; Untyped ; -; OUTDATA_REG_B ; CLOCK1 ; Untyped ; -; BYTEENA_REG_B ; CLOCK1 ; Untyped ; -; INDATA_ACLR_B ; NONE ; Untyped ; -; WRCONTROL_ACLR_B ; NONE ; Untyped ; -; ADDRESS_ACLR_B ; NONE ; Untyped ; -; OUTDATA_ACLR_B ; NONE ; Untyped ; -; RDCONTROL_ACLR_B ; NONE ; Untyped ; -; BYTEENA_ACLR_B ; NONE ; Untyped ; -; WIDTH_BYTEENA_A ; 1 ; Signed Integer ; -; WIDTH_BYTEENA_B ; 1 ; Signed Integer ; -; RAM_BLOCK_TYPE ; AUTO ; Untyped ; -; BYTE_SIZE ; 8 ; Untyped ; -; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_A ; OLD_DATA ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_B ; OLD_DATA ; Untyped ; -; INIT_FILE ; UNUSED ; Untyped ; -; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; -; MAXIMUM_DEPTH ; 0 ; Untyped ; -; CLOCK_ENABLE_INPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_INPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_A ; BYPASS ; Untyped ; -; CLOCK_ENABLE_OUTPUT_B ; BYPASS ; Untyped ; -; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; -; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; -; ENABLE_ECC ; FALSE ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; altsyncram_pf92 ; Untyped ; -+------------------------------------+-----------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+--------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component ; -+------------------------+--------------+----------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+--------------+----------------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH ; 24 ; Signed Integer ; -; POWER_UP_HIGH ; OFF ; Untyped ; -; OE_REG ; UNUSED ; Untyped ; -; extend_oe_disable ; UNUSED ; Untyped ; -; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; ddio_out_o2f ; Untyped ; -+------------------------+--------------+----------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+--------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux6:inst7|LPM_MUX:lpm_mux_component ; -+------------------------+-------------+-----------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+-----------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 24 ; Signed Integer ; -; LPM_SIZE ; 8 ; Signed Integer ; -; LPM_WIDTHS ; 3 ; Signed Integer ; -; LPM_PIPELINE ; 2 ; Signed Integer ; -; CBXI_PARAMETER ; mux_kpe ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -+------------------------+-------------+-----------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 24 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 24 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant0:inst59|lpm_constant:lpm_constant_component ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 5 ; Signed Integer ; -; LPM_CVALUE ; 0 ; Signed Integer ; -; ENABLE_RUNTIME_MOD ; NO ; Untyped ; -; CBXI_PARAMETER ; lpm_constant_nf6 ; Untyped ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant0:inst54|lpm_constant:lpm_constant_component ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 5 ; Signed Integer ; -; LPM_CVALUE ; 0 ; Signed Integer ; -; ENABLE_RUNTIME_MOD ; NO ; Untyped ; -; CBXI_PARAMETER ; lpm_constant_nf6 ; Untyped ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant0:inst64|lpm_constant:lpm_constant_component ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 5 ; Signed Integer ; -; LPM_CVALUE ; 0 ; Signed Integer ; -; ENABLE_RUNTIME_MOD ; NO ; Untyped ; -; CBXI_PARAMETER ; lpm_constant_nf6 ; Untyped ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 24 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 24 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant1:inst77|lpm_constant:lpm_constant_component ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 2 ; Signed Integer ; -; LPM_CVALUE ; 0 ; Signed Integer ; -; ENABLE_RUNTIME_MOD ; NO ; Untyped ; -; CBXI_PARAMETER ; lpm_constant_4e6 ; Untyped ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant1:inst80|lpm_constant:lpm_constant_component ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 2 ; Signed Integer ; -; LPM_CVALUE ; 0 ; Signed Integer ; -; ENABLE_RUNTIME_MOD ; NO ; Untyped ; -; CBXI_PARAMETER ; lpm_constant_4e6 ; Untyped ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant1:inst83|lpm_constant:lpm_constant_component ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 2 ; Signed Integer ; -; LPM_CVALUE ; 0 ; Signed Integer ; -; ENABLE_RUNTIME_MOD ; NO ; Untyped ; -; CBXI_PARAMETER ; lpm_constant_4e6 ; Untyped ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 16 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux1:inst24|LPM_MUX:lpm_mux_component ; -+------------------------+-------------+------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 16 ; Signed Integer ; -; LPM_SIZE ; 8 ; Signed Integer ; -; LPM_WIDTHS ; 3 ; Signed Integer ; -; LPM_PIPELINE ; 4 ; Signed Integer ; -; CBXI_PARAMETER ; mux_npe ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -+------------------------+-------------+------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_constant2:inst23|lpm_constant:lpm_constant_component ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 8 ; Signed Integer ; -; LPM_CVALUE ; 0 ; Signed Integer ; -; ENABLE_RUNTIME_MOD ; NO ; Untyped ; -; CBXI_PARAMETER ; lpm_constant_qf6 ; Untyped ; -+--------------------+------------------+--------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component ; -+------------------------+-------------+--------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+--------------------------------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+--------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_mux0:inst21|LPM_MUX:lpm_mux_component ; -+------------------------+-------------+------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_SIZE ; 4 ; Signed Integer ; -; LPM_WIDTHS ; 2 ; Signed Integer ; -; LPM_PIPELINE ; 4 ; Signed Integer ; -; CBXI_PARAMETER ; mux_gpe ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -+------------------------+-------------+------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+--------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component ; -+------------------------+--------------+----------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+--------------+----------------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH ; 4 ; Signed Integer ; -; POWER_UP_HIGH ; ON ; Untyped ; -; OE_REG ; UNUSED ; Untyped ; -; extend_oe_disable ; UNUSED ; Untyped ; -; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; ddio_out_are ; Untyped ; -+------------------------+--------------+----------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------+ -; LPM_WIDTH ; 8 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll2:inst12|altpll:altpll_component ; -+-------------------------------+--------------------+--------------------------------+ -; Parameter Name ; Value ; Type ; -+-------------------------------+--------------------+--------------------------------+ -; OPERATION_MODE ; SOURCE_SYNCHRONOUS ; Untyped ; -; PLL_TYPE ; AUTO ; Untyped ; -; QUALIFY_CONF_DONE ; OFF ; Untyped ; -; COMPENSATE_CLOCK ; CLK0 ; Untyped ; -; SCAN_CHAIN ; LONG ; Untyped ; -; PRIMARY_CLOCK ; INCLK0 ; Untyped ; -; INCLK0_INPUT_FREQUENCY ; 30303 ; Signed Integer ; -; INCLK1_INPUT_FREQUENCY ; 0 ; Untyped ; -; GATE_LOCK_SIGNAL ; NO ; Untyped ; -; GATE_LOCK_COUNTER ; 0 ; Untyped ; -; LOCK_HIGH ; 1 ; Untyped ; -; LOCK_LOW ; 1 ; Untyped ; -; VALID_LOCK_MULTIPLIER ; 1 ; Untyped ; -; INVALID_LOCK_MULTIPLIER ; 5 ; Untyped ; -; SWITCH_OVER_ON_LOSSCLK ; OFF ; Untyped ; -; SWITCH_OVER_ON_GATED_LOCK ; OFF ; Untyped ; -; ENABLE_SWITCH_OVER_COUNTER ; OFF ; Untyped ; -; SKIP_VCO ; OFF ; Untyped ; -; SWITCH_OVER_COUNTER ; 0 ; Untyped ; -; SWITCH_OVER_TYPE ; AUTO ; Untyped ; -; FEEDBACK_SOURCE ; EXTCLK0 ; Untyped ; -; BANDWIDTH ; 0 ; Untyped ; -; BANDWIDTH_TYPE ; AUTO ; Untyped ; -; SPREAD_FREQUENCY ; 0 ; Untyped ; -; DOWN_SPREAD ; 0 ; Untyped ; -; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF ; Untyped ; -; SELF_RESET_ON_LOSS_LOCK ; OFF ; Untyped ; -; CLK9_MULTIPLY_BY ; 0 ; Untyped ; -; CLK8_MULTIPLY_BY ; 0 ; Untyped ; -; CLK7_MULTIPLY_BY ; 0 ; Untyped ; -; CLK6_MULTIPLY_BY ; 0 ; Untyped ; -; CLK5_MULTIPLY_BY ; 1 ; Untyped ; -; CLK4_MULTIPLY_BY ; 2 ; Signed Integer ; -; CLK3_MULTIPLY_BY ; 4 ; Signed Integer ; -; CLK2_MULTIPLY_BY ; 4 ; Signed Integer ; -; CLK1_MULTIPLY_BY ; 4 ; Signed Integer ; -; CLK0_MULTIPLY_BY ; 4 ; Signed Integer ; -; CLK9_DIVIDE_BY ; 0 ; Untyped ; -; CLK8_DIVIDE_BY ; 0 ; Untyped ; -; CLK7_DIVIDE_BY ; 0 ; Untyped ; -; CLK6_DIVIDE_BY ; 0 ; Untyped ; -; CLK5_DIVIDE_BY ; 1 ; Untyped ; -; CLK4_DIVIDE_BY ; 1 ; Signed Integer ; -; CLK3_DIVIDE_BY ; 1 ; Signed Integer ; -; CLK2_DIVIDE_BY ; 1 ; Signed Integer ; -; CLK1_DIVIDE_BY ; 1 ; Signed Integer ; -; CLK0_DIVIDE_BY ; 1 ; Signed Integer ; -; CLK9_PHASE_SHIFT ; 0 ; Untyped ; -; CLK8_PHASE_SHIFT ; 0 ; Untyped ; -; CLK7_PHASE_SHIFT ; 0 ; Untyped ; -; CLK6_PHASE_SHIFT ; 0 ; Untyped ; -; CLK5_PHASE_SHIFT ; 0 ; Untyped ; -; CLK4_PHASE_SHIFT ; 11364 ; Untyped ; -; CLK3_PHASE_SHIFT ; 2210 ; Untyped ; -; CLK2_PHASE_SHIFT ; 3788 ; Untyped ; -; CLK1_PHASE_SHIFT ; 0 ; Untyped ; -; CLK0_PHASE_SHIFT ; 5051 ; Untyped ; -; CLK5_TIME_DELAY ; 0 ; Untyped ; -; CLK4_TIME_DELAY ; 0 ; Untyped ; -; CLK3_TIME_DELAY ; 0 ; Untyped ; -; CLK2_TIME_DELAY ; 0 ; Untyped ; -; CLK1_TIME_DELAY ; 0 ; Untyped ; -; CLK0_TIME_DELAY ; 0 ; Untyped ; -; CLK9_DUTY_CYCLE ; 50 ; Untyped ; -; CLK8_DUTY_CYCLE ; 50 ; Untyped ; -; CLK7_DUTY_CYCLE ; 50 ; Untyped ; -; CLK6_DUTY_CYCLE ; 50 ; Untyped ; -; CLK5_DUTY_CYCLE ; 50 ; Untyped ; -; CLK4_DUTY_CYCLE ; 50 ; Signed Integer ; -; CLK3_DUTY_CYCLE ; 50 ; Signed Integer ; -; CLK2_DUTY_CYCLE ; 50 ; Signed Integer ; -; CLK1_DUTY_CYCLE ; 50 ; Signed Integer ; -; CLK0_DUTY_CYCLE ; 50 ; Signed Integer ; -; CLK9_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK8_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK7_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK6_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK5_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK4_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK3_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK2_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK1_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK0_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK9_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK8_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK7_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK6_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK5_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK4_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK3_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK2_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK1_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK0_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; LOCK_WINDOW_UI ; 0.05 ; Untyped ; -; LOCK_WINDOW_UI_BITS ; UNUSED ; Untyped ; -; VCO_RANGE_DETECTOR_LOW_BITS ; UNUSED ; Untyped ; -; VCO_RANGE_DETECTOR_HIGH_BITS ; UNUSED ; Untyped ; -; DPA_MULTIPLY_BY ; 0 ; Untyped ; -; DPA_DIVIDE_BY ; 1 ; Untyped ; -; DPA_DIVIDER ; 0 ; Untyped ; -; EXTCLK3_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK2_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK1_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK0_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK3_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK2_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK1_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK0_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK3_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK2_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK1_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK0_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK3_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK2_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK1_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK0_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK3_DUTY_CYCLE ; 50 ; Untyped ; -; EXTCLK2_DUTY_CYCLE ; 50 ; Untyped ; -; EXTCLK1_DUTY_CYCLE ; 50 ; Untyped ; -; EXTCLK0_DUTY_CYCLE ; 50 ; Untyped ; -; VCO_MULTIPLY_BY ; 0 ; Untyped ; -; VCO_DIVIDE_BY ; 0 ; Untyped ; -; SCLKOUT0_PHASE_SHIFT ; 0 ; Untyped ; -; SCLKOUT1_PHASE_SHIFT ; 0 ; Untyped ; -; VCO_MIN ; 0 ; Untyped ; -; VCO_MAX ; 0 ; Untyped ; -; VCO_CENTER ; 0 ; Untyped ; -; PFD_MIN ; 0 ; Untyped ; -; PFD_MAX ; 0 ; Untyped ; -; M_INITIAL ; 0 ; Untyped ; -; M ; 0 ; Untyped ; -; N ; 1 ; Untyped ; -; M2 ; 1 ; Untyped ; -; N2 ; 1 ; Untyped ; -; SS ; 1 ; Untyped ; -; C0_HIGH ; 0 ; Untyped ; -; C1_HIGH ; 0 ; Untyped ; -; C2_HIGH ; 0 ; Untyped ; -; C3_HIGH ; 0 ; Untyped ; -; C4_HIGH ; 0 ; Untyped ; -; C5_HIGH ; 0 ; Untyped ; -; C6_HIGH ; 0 ; Untyped ; -; C7_HIGH ; 0 ; Untyped ; -; C8_HIGH ; 0 ; Untyped ; -; C9_HIGH ; 0 ; Untyped ; -; C0_LOW ; 0 ; Untyped ; -; C1_LOW ; 0 ; Untyped ; -; C2_LOW ; 0 ; Untyped ; -; C3_LOW ; 0 ; Untyped ; -; C4_LOW ; 0 ; Untyped ; -; C5_LOW ; 0 ; Untyped ; -; C6_LOW ; 0 ; Untyped ; -; C7_LOW ; 0 ; Untyped ; -; C8_LOW ; 0 ; Untyped ; -; C9_LOW ; 0 ; Untyped ; -; C0_INITIAL ; 0 ; Untyped ; -; C1_INITIAL ; 0 ; Untyped ; -; C2_INITIAL ; 0 ; Untyped ; -; C3_INITIAL ; 0 ; Untyped ; -; C4_INITIAL ; 0 ; Untyped ; -; C5_INITIAL ; 0 ; Untyped ; -; C6_INITIAL ; 0 ; Untyped ; -; C7_INITIAL ; 0 ; Untyped ; -; C8_INITIAL ; 0 ; Untyped ; -; C9_INITIAL ; 0 ; Untyped ; -; C0_MODE ; BYPASS ; Untyped ; -; C1_MODE ; BYPASS ; Untyped ; -; C2_MODE ; BYPASS ; Untyped ; -; C3_MODE ; BYPASS ; Untyped ; -; C4_MODE ; BYPASS ; Untyped ; -; C5_MODE ; BYPASS ; Untyped ; -; C6_MODE ; BYPASS ; Untyped ; -; C7_MODE ; BYPASS ; Untyped ; -; C8_MODE ; BYPASS ; Untyped ; -; C9_MODE ; BYPASS ; Untyped ; -; C0_PH ; 0 ; Untyped ; -; C1_PH ; 0 ; Untyped ; -; C2_PH ; 0 ; Untyped ; -; C3_PH ; 0 ; Untyped ; -; C4_PH ; 0 ; Untyped ; -; C5_PH ; 0 ; Untyped ; -; C6_PH ; 0 ; Untyped ; -; C7_PH ; 0 ; Untyped ; -; C8_PH ; 0 ; Untyped ; -; C9_PH ; 0 ; Untyped ; -; L0_HIGH ; 1 ; Untyped ; -; L1_HIGH ; 1 ; Untyped ; -; G0_HIGH ; 1 ; Untyped ; -; G1_HIGH ; 1 ; Untyped ; -; G2_HIGH ; 1 ; Untyped ; -; G3_HIGH ; 1 ; Untyped ; -; E0_HIGH ; 1 ; Untyped ; -; E1_HIGH ; 1 ; Untyped ; -; E2_HIGH ; 1 ; Untyped ; -; E3_HIGH ; 1 ; Untyped ; -; L0_LOW ; 1 ; Untyped ; -; L1_LOW ; 1 ; Untyped ; -; G0_LOW ; 1 ; Untyped ; -; G1_LOW ; 1 ; Untyped ; -; G2_LOW ; 1 ; Untyped ; -; G3_LOW ; 1 ; Untyped ; -; E0_LOW ; 1 ; Untyped ; -; E1_LOW ; 1 ; Untyped ; -; E2_LOW ; 1 ; Untyped ; -; E3_LOW ; 1 ; Untyped ; -; L0_INITIAL ; 1 ; Untyped ; -; L1_INITIAL ; 1 ; Untyped ; -; G0_INITIAL ; 1 ; Untyped ; -; G1_INITIAL ; 1 ; Untyped ; -; G2_INITIAL ; 1 ; Untyped ; -; G3_INITIAL ; 1 ; Untyped ; -; E0_INITIAL ; 1 ; Untyped ; -; E1_INITIAL ; 1 ; Untyped ; -; E2_INITIAL ; 1 ; Untyped ; -; E3_INITIAL ; 1 ; Untyped ; -; L0_MODE ; BYPASS ; Untyped ; -; L1_MODE ; BYPASS ; Untyped ; -; G0_MODE ; BYPASS ; Untyped ; -; G1_MODE ; BYPASS ; Untyped ; -; G2_MODE ; BYPASS ; Untyped ; -; G3_MODE ; BYPASS ; Untyped ; -; E0_MODE ; BYPASS ; Untyped ; -; E1_MODE ; BYPASS ; Untyped ; -; E2_MODE ; BYPASS ; Untyped ; -; E3_MODE ; BYPASS ; Untyped ; -; L0_PH ; 0 ; Untyped ; -; L1_PH ; 0 ; Untyped ; -; G0_PH ; 0 ; Untyped ; -; G1_PH ; 0 ; Untyped ; -; G2_PH ; 0 ; Untyped ; -; G3_PH ; 0 ; Untyped ; -; E0_PH ; 0 ; Untyped ; -; E1_PH ; 0 ; Untyped ; -; E2_PH ; 0 ; Untyped ; -; E3_PH ; 0 ; Untyped ; -; M_PH ; 0 ; Untyped ; -; C1_USE_CASC_IN ; OFF ; Untyped ; -; C2_USE_CASC_IN ; OFF ; Untyped ; -; C3_USE_CASC_IN ; OFF ; Untyped ; -; C4_USE_CASC_IN ; OFF ; Untyped ; -; C5_USE_CASC_IN ; OFF ; Untyped ; -; C6_USE_CASC_IN ; OFF ; Untyped ; -; C7_USE_CASC_IN ; OFF ; Untyped ; -; C8_USE_CASC_IN ; OFF ; Untyped ; -; C9_USE_CASC_IN ; OFF ; Untyped ; -; CLK0_COUNTER ; G0 ; Untyped ; -; CLK1_COUNTER ; G0 ; Untyped ; -; CLK2_COUNTER ; G0 ; Untyped ; -; CLK3_COUNTER ; G0 ; Untyped ; -; CLK4_COUNTER ; G0 ; Untyped ; -; CLK5_COUNTER ; G0 ; Untyped ; -; CLK6_COUNTER ; E0 ; Untyped ; -; CLK7_COUNTER ; E1 ; Untyped ; -; CLK8_COUNTER ; E2 ; Untyped ; -; CLK9_COUNTER ; E3 ; Untyped ; -; L0_TIME_DELAY ; 0 ; Untyped ; -; L1_TIME_DELAY ; 0 ; Untyped ; -; G0_TIME_DELAY ; 0 ; Untyped ; -; G1_TIME_DELAY ; 0 ; Untyped ; -; G2_TIME_DELAY ; 0 ; Untyped ; -; G3_TIME_DELAY ; 0 ; Untyped ; -; E0_TIME_DELAY ; 0 ; Untyped ; -; E1_TIME_DELAY ; 0 ; Untyped ; -; E2_TIME_DELAY ; 0 ; Untyped ; -; E3_TIME_DELAY ; 0 ; Untyped ; -; M_TIME_DELAY ; 0 ; Untyped ; -; N_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK3_COUNTER ; E3 ; Untyped ; -; EXTCLK2_COUNTER ; E2 ; Untyped ; -; EXTCLK1_COUNTER ; E1 ; Untyped ; -; EXTCLK0_COUNTER ; E0 ; Untyped ; -; ENABLE0_COUNTER ; L0 ; Untyped ; -; ENABLE1_COUNTER ; L0 ; Untyped ; -; CHARGE_PUMP_CURRENT ; 2 ; Untyped ; -; LOOP_FILTER_R ; 1.000000 ; Untyped ; -; LOOP_FILTER_C ; 5 ; Untyped ; -; CHARGE_PUMP_CURRENT_BITS ; 9999 ; Untyped ; -; LOOP_FILTER_R_BITS ; 9999 ; Untyped ; -; LOOP_FILTER_C_BITS ; 9999 ; Untyped ; -; VCO_POST_SCALE ; 0 ; Untyped ; -; CLK2_OUTPUT_FREQUENCY ; 0 ; Untyped ; -; CLK1_OUTPUT_FREQUENCY ; 0 ; Untyped ; -; CLK0_OUTPUT_FREQUENCY ; 0 ; Untyped ; -; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; -; PORT_CLKENA0 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA1 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA2 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA3 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA4 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA5 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLKENA0 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLKENA1 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLKENA2 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLKENA3 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLK0 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLK1 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLK2 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLK3 ; PORT_UNUSED ; Untyped ; -; PORT_CLKBAD0 ; PORT_UNUSED ; Untyped ; -; PORT_CLKBAD1 ; PORT_UNUSED ; Untyped ; -; PORT_CLK0 ; PORT_USED ; Untyped ; -; PORT_CLK1 ; PORT_USED ; Untyped ; -; PORT_CLK2 ; PORT_USED ; Untyped ; -; PORT_CLK3 ; PORT_USED ; Untyped ; -; PORT_CLK4 ; PORT_USED ; Untyped ; -; PORT_CLK5 ; PORT_UNUSED ; Untyped ; -; PORT_CLK6 ; PORT_UNUSED ; Untyped ; -; PORT_CLK7 ; PORT_UNUSED ; Untyped ; -; PORT_CLK8 ; PORT_UNUSED ; Untyped ; -; PORT_CLK9 ; PORT_UNUSED ; Untyped ; -; PORT_SCANDATA ; PORT_UNUSED ; Untyped ; -; PORT_SCANDATAOUT ; PORT_UNUSED ; Untyped ; -; PORT_SCANDONE ; PORT_UNUSED ; Untyped ; -; PORT_SCLKOUT1 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_SCLKOUT0 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_ACTIVECLOCK ; PORT_UNUSED ; Untyped ; -; PORT_CLKLOSS ; PORT_UNUSED ; Untyped ; -; PORT_INCLK1 ; PORT_UNUSED ; Untyped ; -; PORT_INCLK0 ; PORT_USED ; Untyped ; -; PORT_FBIN ; PORT_UNUSED ; Untyped ; -; PORT_PLLENA ; PORT_UNUSED ; Untyped ; -; PORT_CLKSWITCH ; PORT_UNUSED ; Untyped ; -; PORT_ARESET ; PORT_UNUSED ; Untyped ; -; PORT_PFDENA ; PORT_UNUSED ; Untyped ; -; PORT_SCANCLK ; PORT_UNUSED ; Untyped ; -; PORT_SCANACLR ; PORT_UNUSED ; Untyped ; -; PORT_SCANREAD ; PORT_UNUSED ; Untyped ; -; PORT_SCANWRITE ; PORT_UNUSED ; Untyped ; -; PORT_ENABLE0 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_ENABLE1 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_LOCKED ; PORT_UNUSED ; Untyped ; -; PORT_CONFIGUPDATE ; PORT_UNUSED ; Untyped ; -; PORT_FBOUT ; PORT_CONNECTIVITY ; Untyped ; -; PORT_PHASEDONE ; PORT_UNUSED ; Untyped ; -; PORT_PHASESTEP ; PORT_UNUSED ; Untyped ; -; PORT_PHASEUPDOWN ; PORT_UNUSED ; Untyped ; -; PORT_SCANCLKENA ; PORT_UNUSED ; Untyped ; -; PORT_PHASECOUNTERSELECT ; PORT_UNUSED ; Untyped ; -; PORT_VCOOVERRANGE ; PORT_CONNECTIVITY ; Untyped ; -; PORT_VCOUNDERRANGE ; PORT_CONNECTIVITY ; Untyped ; -; M_TEST_SOURCE ; 5 ; Untyped ; -; C0_TEST_SOURCE ; 5 ; Untyped ; -; C1_TEST_SOURCE ; 5 ; Untyped ; -; C2_TEST_SOURCE ; 5 ; Untyped ; -; C3_TEST_SOURCE ; 5 ; Untyped ; -; C4_TEST_SOURCE ; 5 ; Untyped ; -; C5_TEST_SOURCE ; 5 ; Untyped ; -; C6_TEST_SOURCE ; 5 ; Untyped ; -; C7_TEST_SOURCE ; 5 ; Untyped ; -; C8_TEST_SOURCE ; 5 ; Untyped ; -; C9_TEST_SOURCE ; 5 ; Untyped ; -; CBXI_PARAMETER ; altpll_isv2 ; Untyped ; -; VCO_FREQUENCY_CONTROL ; AUTO ; Untyped ; -; VCO_PHASE_SHIFT_STEP ; 0 ; Untyped ; -; WIDTH_CLOCK ; 5 ; Signed Integer ; -; WIDTH_PHASECOUNTERSELECT ; 4 ; Untyped ; -; USING_FBMIMICBIDIR_PORT ; OFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; SCAN_CHAIN_MIF_FILE ; UNUSED ; Untyped ; -; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+-------------------------------+--------------------+--------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll4:inst22|altpll:altpll_component ; -+-------------------------------+-------------------+---------------------------------+ -; Parameter Name ; Value ; Type ; -+-------------------------------+-------------------+---------------------------------+ -; OPERATION_MODE ; NORMAL ; Untyped ; -; PLL_TYPE ; AUTO ; Untyped ; -; QUALIFY_CONF_DONE ; OFF ; Untyped ; -; COMPENSATE_CLOCK ; CLK0 ; Untyped ; -; SCAN_CHAIN ; LONG ; Untyped ; -; PRIMARY_CLOCK ; INCLK0 ; Untyped ; -; INCLK0_INPUT_FREQUENCY ; 20833 ; Untyped ; -; INCLK1_INPUT_FREQUENCY ; 0 ; Untyped ; -; GATE_LOCK_SIGNAL ; NO ; Untyped ; -; GATE_LOCK_COUNTER ; 0 ; Untyped ; -; LOCK_HIGH ; 1 ; Untyped ; -; LOCK_LOW ; 1 ; Untyped ; -; VALID_LOCK_MULTIPLIER ; 1 ; Untyped ; -; INVALID_LOCK_MULTIPLIER ; 5 ; Untyped ; -; SWITCH_OVER_ON_LOSSCLK ; OFF ; Untyped ; -; SWITCH_OVER_ON_GATED_LOCK ; OFF ; Untyped ; -; ENABLE_SWITCH_OVER_COUNTER ; OFF ; Untyped ; -; SKIP_VCO ; OFF ; Untyped ; -; SWITCH_OVER_COUNTER ; 0 ; Untyped ; -; SWITCH_OVER_TYPE ; AUTO ; Untyped ; -; FEEDBACK_SOURCE ; EXTCLK0 ; Untyped ; -; BANDWIDTH ; 0 ; Untyped ; -; BANDWIDTH_TYPE ; AUTO ; Untyped ; -; SPREAD_FREQUENCY ; 0 ; Untyped ; -; DOWN_SPREAD ; 0 ; Untyped ; -; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF ; Untyped ; -; SELF_RESET_ON_LOSS_LOCK ; OFF ; Untyped ; -; CLK9_MULTIPLY_BY ; 0 ; Untyped ; -; CLK8_MULTIPLY_BY ; 0 ; Untyped ; -; CLK7_MULTIPLY_BY ; 0 ; Untyped ; -; CLK6_MULTIPLY_BY ; 0 ; Untyped ; -; CLK5_MULTIPLY_BY ; 1 ; Untyped ; -; CLK4_MULTIPLY_BY ; 1 ; Untyped ; -; CLK3_MULTIPLY_BY ; 1 ; Untyped ; -; CLK2_MULTIPLY_BY ; 1 ; Untyped ; -; CLK1_MULTIPLY_BY ; 1 ; Untyped ; -; CLK0_MULTIPLY_BY ; 2 ; Untyped ; -; CLK9_DIVIDE_BY ; 0 ; Untyped ; -; CLK8_DIVIDE_BY ; 0 ; Untyped ; -; CLK7_DIVIDE_BY ; 0 ; Untyped ; -; CLK6_DIVIDE_BY ; 0 ; Untyped ; -; CLK5_DIVIDE_BY ; 1 ; Untyped ; -; CLK4_DIVIDE_BY ; 1 ; Untyped ; -; CLK3_DIVIDE_BY ; 1 ; Untyped ; -; CLK2_DIVIDE_BY ; 1 ; Untyped ; -; CLK1_DIVIDE_BY ; 1 ; Untyped ; -; CLK0_DIVIDE_BY ; 1 ; Untyped ; -; CLK9_PHASE_SHIFT ; 0 ; Untyped ; -; CLK8_PHASE_SHIFT ; 0 ; Untyped ; -; CLK7_PHASE_SHIFT ; 0 ; Untyped ; -; CLK6_PHASE_SHIFT ; 0 ; Untyped ; -; CLK5_PHASE_SHIFT ; 0 ; Untyped ; -; CLK4_PHASE_SHIFT ; 0 ; Untyped ; -; CLK3_PHASE_SHIFT ; 0 ; Untyped ; -; CLK2_PHASE_SHIFT ; 0 ; Untyped ; -; CLK1_PHASE_SHIFT ; 0 ; Untyped ; -; CLK0_PHASE_SHIFT ; 0 ; Untyped ; -; CLK5_TIME_DELAY ; 0 ; Untyped ; -; CLK4_TIME_DELAY ; 0 ; Untyped ; -; CLK3_TIME_DELAY ; 0 ; Untyped ; -; CLK2_TIME_DELAY ; 0 ; Untyped ; -; CLK1_TIME_DELAY ; 0 ; Untyped ; -; CLK0_TIME_DELAY ; 0 ; Untyped ; -; CLK9_DUTY_CYCLE ; 50 ; Untyped ; -; CLK8_DUTY_CYCLE ; 50 ; Untyped ; -; CLK7_DUTY_CYCLE ; 50 ; Untyped ; -; CLK6_DUTY_CYCLE ; 50 ; Untyped ; -; CLK5_DUTY_CYCLE ; 50 ; Untyped ; -; CLK4_DUTY_CYCLE ; 50 ; Untyped ; -; CLK3_DUTY_CYCLE ; 50 ; Untyped ; -; CLK2_DUTY_CYCLE ; 50 ; Untyped ; -; CLK1_DUTY_CYCLE ; 50 ; Untyped ; -; CLK0_DUTY_CYCLE ; 50 ; Untyped ; -; CLK9_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK8_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK7_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK6_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK5_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK4_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK3_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK2_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK1_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK0_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ; -; CLK9_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK8_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK7_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK6_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK5_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK4_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK3_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK2_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK1_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; CLK0_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ; -; LOCK_WINDOW_UI ; 0.05 ; Untyped ; -; LOCK_WINDOW_UI_BITS ; UNUSED ; Untyped ; -; VCO_RANGE_DETECTOR_LOW_BITS ; UNUSED ; Untyped ; -; VCO_RANGE_DETECTOR_HIGH_BITS ; UNUSED ; Untyped ; -; DPA_MULTIPLY_BY ; 0 ; Untyped ; -; DPA_DIVIDE_BY ; 1 ; Untyped ; -; DPA_DIVIDER ; 0 ; Untyped ; -; EXTCLK3_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK2_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK1_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK0_MULTIPLY_BY ; 1 ; Untyped ; -; EXTCLK3_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK2_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK1_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK0_DIVIDE_BY ; 1 ; Untyped ; -; EXTCLK3_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK2_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK1_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK0_PHASE_SHIFT ; 0 ; Untyped ; -; EXTCLK3_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK2_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK1_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK0_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK3_DUTY_CYCLE ; 50 ; Untyped ; -; EXTCLK2_DUTY_CYCLE ; 50 ; Untyped ; -; EXTCLK1_DUTY_CYCLE ; 50 ; Untyped ; -; EXTCLK0_DUTY_CYCLE ; 50 ; Untyped ; -; VCO_MULTIPLY_BY ; 0 ; Untyped ; -; VCO_DIVIDE_BY ; 0 ; Untyped ; -; SCLKOUT0_PHASE_SHIFT ; 0 ; Untyped ; -; SCLKOUT1_PHASE_SHIFT ; 0 ; Untyped ; -; VCO_MIN ; 0 ; Untyped ; -; VCO_MAX ; 0 ; Untyped ; -; VCO_CENTER ; 0 ; Untyped ; -; PFD_MIN ; 0 ; Untyped ; -; PFD_MAX ; 0 ; Untyped ; -; M_INITIAL ; 0 ; Untyped ; -; M ; 0 ; Untyped ; -; N ; 1 ; Untyped ; -; M2 ; 1 ; Untyped ; -; N2 ; 1 ; Untyped ; -; SS ; 1 ; Untyped ; -; C0_HIGH ; 0 ; Untyped ; -; C1_HIGH ; 0 ; Untyped ; -; C2_HIGH ; 0 ; Untyped ; -; C3_HIGH ; 0 ; Untyped ; -; C4_HIGH ; 0 ; Untyped ; -; C5_HIGH ; 0 ; Untyped ; -; C6_HIGH ; 0 ; Untyped ; -; C7_HIGH ; 0 ; Untyped ; -; C8_HIGH ; 0 ; Untyped ; -; C9_HIGH ; 0 ; Untyped ; -; C0_LOW ; 0 ; Untyped ; -; C1_LOW ; 0 ; Untyped ; -; C2_LOW ; 0 ; Untyped ; -; C3_LOW ; 0 ; Untyped ; -; C4_LOW ; 0 ; Untyped ; -; C5_LOW ; 0 ; Untyped ; -; C6_LOW ; 0 ; Untyped ; -; C7_LOW ; 0 ; Untyped ; -; C8_LOW ; 0 ; Untyped ; -; C9_LOW ; 0 ; Untyped ; -; C0_INITIAL ; 0 ; Untyped ; -; C1_INITIAL ; 0 ; Untyped ; -; C2_INITIAL ; 0 ; Untyped ; -; C3_INITIAL ; 0 ; Untyped ; -; C4_INITIAL ; 0 ; Untyped ; -; C5_INITIAL ; 0 ; Untyped ; -; C6_INITIAL ; 0 ; Untyped ; -; C7_INITIAL ; 0 ; Untyped ; -; C8_INITIAL ; 0 ; Untyped ; -; C9_INITIAL ; 0 ; Untyped ; -; C0_MODE ; BYPASS ; Untyped ; -; C1_MODE ; BYPASS ; Untyped ; -; C2_MODE ; BYPASS ; Untyped ; -; C3_MODE ; BYPASS ; Untyped ; -; C4_MODE ; BYPASS ; Untyped ; -; C5_MODE ; BYPASS ; Untyped ; -; C6_MODE ; BYPASS ; Untyped ; -; C7_MODE ; BYPASS ; Untyped ; -; C8_MODE ; BYPASS ; Untyped ; -; C9_MODE ; BYPASS ; Untyped ; -; C0_PH ; 0 ; Untyped ; -; C1_PH ; 0 ; Untyped ; -; C2_PH ; 0 ; Untyped ; -; C3_PH ; 0 ; Untyped ; -; C4_PH ; 0 ; Untyped ; -; C5_PH ; 0 ; Untyped ; -; C6_PH ; 0 ; Untyped ; -; C7_PH ; 0 ; Untyped ; -; C8_PH ; 0 ; Untyped ; -; C9_PH ; 0 ; Untyped ; -; L0_HIGH ; 1 ; Untyped ; -; L1_HIGH ; 1 ; Untyped ; -; G0_HIGH ; 1 ; Untyped ; -; G1_HIGH ; 1 ; Untyped ; -; G2_HIGH ; 1 ; Untyped ; -; G3_HIGH ; 1 ; Untyped ; -; E0_HIGH ; 1 ; Untyped ; -; E1_HIGH ; 1 ; Untyped ; -; E2_HIGH ; 1 ; Untyped ; -; E3_HIGH ; 1 ; Untyped ; -; L0_LOW ; 1 ; Untyped ; -; L1_LOW ; 1 ; Untyped ; -; G0_LOW ; 1 ; Untyped ; -; G1_LOW ; 1 ; Untyped ; -; G2_LOW ; 1 ; Untyped ; -; G3_LOW ; 1 ; Untyped ; -; E0_LOW ; 1 ; Untyped ; -; E1_LOW ; 1 ; Untyped ; -; E2_LOW ; 1 ; Untyped ; -; E3_LOW ; 1 ; Untyped ; -; L0_INITIAL ; 1 ; Untyped ; -; L1_INITIAL ; 1 ; Untyped ; -; G0_INITIAL ; 1 ; Untyped ; -; G1_INITIAL ; 1 ; Untyped ; -; G2_INITIAL ; 1 ; Untyped ; -; G3_INITIAL ; 1 ; Untyped ; -; E0_INITIAL ; 1 ; Untyped ; -; E1_INITIAL ; 1 ; Untyped ; -; E2_INITIAL ; 1 ; Untyped ; -; E3_INITIAL ; 1 ; Untyped ; -; L0_MODE ; BYPASS ; Untyped ; -; L1_MODE ; BYPASS ; Untyped ; -; G0_MODE ; BYPASS ; Untyped ; -; G1_MODE ; BYPASS ; Untyped ; -; G2_MODE ; BYPASS ; Untyped ; -; G3_MODE ; BYPASS ; Untyped ; -; E0_MODE ; BYPASS ; Untyped ; -; E1_MODE ; BYPASS ; Untyped ; -; E2_MODE ; BYPASS ; Untyped ; -; E3_MODE ; BYPASS ; Untyped ; -; L0_PH ; 0 ; Untyped ; -; L1_PH ; 0 ; Untyped ; -; G0_PH ; 0 ; Untyped ; -; G1_PH ; 0 ; Untyped ; -; G2_PH ; 0 ; Untyped ; -; G3_PH ; 0 ; Untyped ; -; E0_PH ; 0 ; Untyped ; -; E1_PH ; 0 ; Untyped ; -; E2_PH ; 0 ; Untyped ; -; E3_PH ; 0 ; Untyped ; -; M_PH ; 0 ; Untyped ; -; C1_USE_CASC_IN ; OFF ; Untyped ; -; C2_USE_CASC_IN ; OFF ; Untyped ; -; C3_USE_CASC_IN ; OFF ; Untyped ; -; C4_USE_CASC_IN ; OFF ; Untyped ; -; C5_USE_CASC_IN ; OFF ; Untyped ; -; C6_USE_CASC_IN ; OFF ; Untyped ; -; C7_USE_CASC_IN ; OFF ; Untyped ; -; C8_USE_CASC_IN ; OFF ; Untyped ; -; C9_USE_CASC_IN ; OFF ; Untyped ; -; CLK0_COUNTER ; G0 ; Untyped ; -; CLK1_COUNTER ; G0 ; Untyped ; -; CLK2_COUNTER ; G0 ; Untyped ; -; CLK3_COUNTER ; G0 ; Untyped ; -; CLK4_COUNTER ; G0 ; Untyped ; -; CLK5_COUNTER ; G0 ; Untyped ; -; CLK6_COUNTER ; E0 ; Untyped ; -; CLK7_COUNTER ; E1 ; Untyped ; -; CLK8_COUNTER ; E2 ; Untyped ; -; CLK9_COUNTER ; E3 ; Untyped ; -; L0_TIME_DELAY ; 0 ; Untyped ; -; L1_TIME_DELAY ; 0 ; Untyped ; -; G0_TIME_DELAY ; 0 ; Untyped ; -; G1_TIME_DELAY ; 0 ; Untyped ; -; G2_TIME_DELAY ; 0 ; Untyped ; -; G3_TIME_DELAY ; 0 ; Untyped ; -; E0_TIME_DELAY ; 0 ; Untyped ; -; E1_TIME_DELAY ; 0 ; Untyped ; -; E2_TIME_DELAY ; 0 ; Untyped ; -; E3_TIME_DELAY ; 0 ; Untyped ; -; M_TIME_DELAY ; 0 ; Untyped ; -; N_TIME_DELAY ; 0 ; Untyped ; -; EXTCLK3_COUNTER ; E3 ; Untyped ; -; EXTCLK2_COUNTER ; E2 ; Untyped ; -; EXTCLK1_COUNTER ; E1 ; Untyped ; -; EXTCLK0_COUNTER ; E0 ; Untyped ; -; ENABLE0_COUNTER ; L0 ; Untyped ; -; ENABLE1_COUNTER ; L0 ; Untyped ; -; CHARGE_PUMP_CURRENT ; 2 ; Untyped ; -; LOOP_FILTER_R ; 1.000000 ; Untyped ; -; LOOP_FILTER_C ; 5 ; Untyped ; -; CHARGE_PUMP_CURRENT_BITS ; 9999 ; Untyped ; -; LOOP_FILTER_R_BITS ; 9999 ; Untyped ; -; LOOP_FILTER_C_BITS ; 9999 ; Untyped ; -; VCO_POST_SCALE ; 0 ; Untyped ; -; CLK2_OUTPUT_FREQUENCY ; 0 ; Untyped ; -; CLK1_OUTPUT_FREQUENCY ; 0 ; Untyped ; -; CLK0_OUTPUT_FREQUENCY ; 0 ; Untyped ; -; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; -; PORT_CLKENA0 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA1 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA2 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA3 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA4 ; PORT_UNUSED ; Untyped ; -; PORT_CLKENA5 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLKENA0 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLKENA1 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLKENA2 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLKENA3 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_EXTCLK0 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLK1 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLK2 ; PORT_UNUSED ; Untyped ; -; PORT_EXTCLK3 ; PORT_UNUSED ; Untyped ; -; PORT_CLKBAD0 ; PORT_UNUSED ; Untyped ; -; PORT_CLKBAD1 ; PORT_UNUSED ; Untyped ; -; PORT_CLK0 ; PORT_USED ; Untyped ; -; PORT_CLK1 ; PORT_UNUSED ; Untyped ; -; PORT_CLK2 ; PORT_UNUSED ; Untyped ; -; PORT_CLK3 ; PORT_UNUSED ; Untyped ; -; PORT_CLK4 ; PORT_UNUSED ; Untyped ; -; PORT_CLK5 ; PORT_UNUSED ; Untyped ; -; PORT_CLK6 ; PORT_UNUSED ; Untyped ; -; PORT_CLK7 ; PORT_UNUSED ; Untyped ; -; PORT_CLK8 ; PORT_UNUSED ; Untyped ; -; PORT_CLK9 ; PORT_UNUSED ; Untyped ; -; PORT_SCANDATA ; PORT_USED ; Untyped ; -; PORT_SCANDATAOUT ; PORT_USED ; Untyped ; -; PORT_SCANDONE ; PORT_USED ; Untyped ; -; PORT_SCLKOUT1 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_SCLKOUT0 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_ACTIVECLOCK ; PORT_UNUSED ; Untyped ; -; PORT_CLKLOSS ; PORT_UNUSED ; Untyped ; -; PORT_INCLK1 ; PORT_UNUSED ; Untyped ; -; PORT_INCLK0 ; PORT_USED ; Untyped ; -; PORT_FBIN ; PORT_UNUSED ; Untyped ; -; PORT_PLLENA ; PORT_UNUSED ; Untyped ; -; PORT_CLKSWITCH ; PORT_UNUSED ; Untyped ; -; PORT_ARESET ; PORT_USED ; Untyped ; -; PORT_PFDENA ; PORT_UNUSED ; Untyped ; -; PORT_SCANCLK ; PORT_USED ; Untyped ; -; PORT_SCANACLR ; PORT_UNUSED ; Untyped ; -; PORT_SCANREAD ; PORT_UNUSED ; Untyped ; -; PORT_SCANWRITE ; PORT_UNUSED ; Untyped ; -; PORT_ENABLE0 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_ENABLE1 ; PORT_CONNECTIVITY ; Untyped ; -; PORT_LOCKED ; PORT_USED ; Untyped ; -; PORT_CONFIGUPDATE ; PORT_USED ; Untyped ; -; PORT_FBOUT ; PORT_CONNECTIVITY ; Untyped ; -; PORT_PHASEDONE ; PORT_UNUSED ; Untyped ; -; PORT_PHASESTEP ; PORT_UNUSED ; Untyped ; -; PORT_PHASEUPDOWN ; PORT_UNUSED ; Untyped ; -; PORT_SCANCLKENA ; PORT_USED ; Untyped ; -; PORT_PHASECOUNTERSELECT ; PORT_UNUSED ; Untyped ; -; PORT_VCOOVERRANGE ; PORT_CONNECTIVITY ; Untyped ; -; PORT_VCOUNDERRANGE ; PORT_CONNECTIVITY ; Untyped ; -; M_TEST_SOURCE ; 5 ; Untyped ; -; C0_TEST_SOURCE ; 5 ; Untyped ; -; C1_TEST_SOURCE ; 5 ; Untyped ; -; C2_TEST_SOURCE ; 5 ; Untyped ; -; C3_TEST_SOURCE ; 5 ; Untyped ; -; C4_TEST_SOURCE ; 5 ; Untyped ; -; C5_TEST_SOURCE ; 5 ; Untyped ; -; C6_TEST_SOURCE ; 5 ; Untyped ; -; C7_TEST_SOURCE ; 5 ; Untyped ; -; C8_TEST_SOURCE ; 5 ; Untyped ; -; C9_TEST_SOURCE ; 5 ; Untyped ; -; CBXI_PARAMETER ; altpll_c6j2 ; Untyped ; -; VCO_FREQUENCY_CONTROL ; AUTO ; Untyped ; -; VCO_PHASE_SHIFT_STEP ; 0 ; Untyped ; -; WIDTH_CLOCK ; 5 ; Untyped ; -; WIDTH_PHASECOUNTERSELECT ; 4 ; Untyped ; -; USING_FBMIMICBIDIR_PORT ; OFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; SCAN_CHAIN_MIF_FILE ; altpll4.mif ; Untyped ; -; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+-------------------------------+-------------------+---------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component ; -+-----------------+-------+---------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+-----------------+-------+---------------------------------------------------------------------------------------------------------------+ -; WIDTH_BYTEENA_A ; 1 ; Untyped ; -; WIDTH_BYTEENA_B ; 1 ; Untyped ; -+-----------------+-------+---------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4 ; -+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+ -; BYTE_SIZE_BLOCK ; 8 ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH_BYTEENA ; 1 ; Untyped ; -; OPERATION_MODE ; SINGLE_PORT ; Untyped ; -; WIDTH_A ; 1 ; Untyped ; -; WIDTHAD_A ; 8 ; Untyped ; -; NUMWORDS_A ; 144 ; Untyped ; -; OUTDATA_REG_A ; UNREGISTERED ; Untyped ; -; ADDRESS_ACLR_A ; NONE ; Untyped ; -; OUTDATA_ACLR_A ; NONE ; Untyped ; -; WRCONTROL_ACLR_A ; NONE ; Untyped ; -; INDATA_ACLR_A ; NONE ; Untyped ; -; BYTEENA_ACLR_A ; NONE ; Untyped ; -; WIDTH_B ; 1 ; Untyped ; -; WIDTHAD_B ; 1 ; Untyped ; -; NUMWORDS_B ; 1 ; Untyped ; -; INDATA_REG_B ; CLOCK1 ; Untyped ; -; WRCONTROL_WRADDRESS_REG_B ; CLOCK1 ; Untyped ; -; RDCONTROL_REG_B ; CLOCK1 ; Untyped ; -; ADDRESS_REG_B ; CLOCK1 ; Untyped ; -; OUTDATA_REG_B ; UNREGISTERED ; Untyped ; -; BYTEENA_REG_B ; CLOCK1 ; Untyped ; -; INDATA_ACLR_B ; NONE ; Untyped ; -; WRCONTROL_ACLR_B ; NONE ; Untyped ; -; ADDRESS_ACLR_B ; NONE ; Untyped ; -; OUTDATA_ACLR_B ; NONE ; Untyped ; -; RDCONTROL_ACLR_B ; NONE ; Untyped ; -; BYTEENA_ACLR_B ; NONE ; Untyped ; -; WIDTH_BYTEENA_A ; 1 ; Untyped ; -; WIDTH_BYTEENA_B ; 1 ; Untyped ; -; RAM_BLOCK_TYPE ; AUTO ; Untyped ; -; BYTE_SIZE ; 8 ; Untyped ; -; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_A ; NEW_DATA_NO_NBE_READ ; Untyped ; -; READ_DURING_WRITE_MODE_PORT_B ; NEW_DATA_NO_NBE_READ ; Untyped ; -; INIT_FILE ; UNUSED ; Untyped ; -; INIT_FILE_LAYOUT ; PORT_A ; Untyped ; -; MAXIMUM_DEPTH ; 0 ; Untyped ; -; CLOCK_ENABLE_INPUT_A ; NORMAL ; Untyped ; -; CLOCK_ENABLE_INPUT_B ; NORMAL ; Untyped ; -; CLOCK_ENABLE_OUTPUT_A ; NORMAL ; Untyped ; -; CLOCK_ENABLE_OUTPUT_B ; NORMAL ; Untyped ; -; CLOCK_ENABLE_CORE_A ; USE_INPUT_CLKEN ; Untyped ; -; CLOCK_ENABLE_CORE_B ; USE_INPUT_CLKEN ; Untyped ; -; ENABLE_ECC ; FALSE ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; altsyncram_46r ; Untyped ; -+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub5 ; -+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 9 ; Untyped ; -; LPM_REPRESENTATION ; SIGNED ; Untyped ; -; LPM_DIRECTION ; DEFAULT ; Untyped ; -; ONE_INPUT_IS_CONSTANT ; NO ; Untyped ; -; LPM_PIPELINE ; 0 ; Untyped ; -; MAXIMIZE_SPEED ; 5 ; Untyped ; -; REGISTERED_AT_END ; 0 ; Untyped ; -; OPTIMIZE_FOR_SPEED ; 9 ; Untyped ; -; USE_CS_BUFFERS ; 1 ; Untyped ; -; CARRY_CHAIN ; MANUAL ; Untyped ; -; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; USE_WYS ; OFF ; Untyped ; -; STYLE ; FAST ; Untyped ; -; CBXI_PARAMETER ; add_sub_hpa ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub6 ; -+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 8 ; Untyped ; -; LPM_REPRESENTATION ; SIGNED ; Untyped ; -; LPM_DIRECTION ; DEFAULT ; Untyped ; -; ONE_INPUT_IS_CONSTANT ; NO ; Untyped ; -; LPM_PIPELINE ; 0 ; Untyped ; -; MAXIMIZE_SPEED ; 5 ; Untyped ; -; REGISTERED_AT_END ; 0 ; Untyped ; -; OPTIMIZE_FOR_SPEED ; 9 ; Untyped ; -; USE_CS_BUFFERS ; 1 ; Untyped ; -; CARRY_CHAIN ; MANUAL ; Untyped ; -; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; USE_WYS ; OFF ; Untyped ; -; STYLE ; FAST ; Untyped ; -; CBXI_PARAMETER ; add_sub_k8a ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7 ; -+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ -; lpm_width ; 8 ; Untyped ; -; LPM_REPRESENTATION ; UNSIGNED ; Untyped ; -; LPM_PIPELINE ; 0 ; Untyped ; -; CHAIN_SIZE ; 8 ; Untyped ; -; ONE_INPUT_IS_CONSTANT ; NO ; Untyped ; -; CARRY_CHAIN ; MANUAL ; Untyped ; -; CASCADE_CHAIN ; MANUAL ; Untyped ; -; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; -; CASCADE_CHAIN_LENGTH ; 2 ; CASCADE_CHAIN_LENGTH ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; cmpr_tnd ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1 ; -+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 8 ; Untyped ; -; LPM_DIRECTION ; DOWN ; Untyped ; -; LPM_MODULUS ; 144 ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CARRY_CHAIN ; MANUAL ; Untyped ; -; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; -; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; -; CARRY_CNT_EN ; SMART ; Untyped ; -; LABWIDE_SCLR ; ON ; Untyped ; -; USE_NEW_VERSION ; TRUE ; Untyped ; -; CBXI_PARAMETER ; cntr_30l ; Untyped ; -+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr12 ; -+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 8 ; Untyped ; -; LPM_DIRECTION ; DOWN ; Untyped ; -; LPM_MODULUS ; 144 ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CARRY_CHAIN ; MANUAL ; Untyped ; -; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; -; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; -; CARRY_CNT_EN ; SMART ; Untyped ; -; LABWIDE_SCLR ; ON ; Untyped ; -; USE_NEW_VERSION ; TRUE ; Untyped ; -; CBXI_PARAMETER ; cntr_30l ; Untyped ; -+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13 ; -+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 6 ; Untyped ; -; LPM_DIRECTION ; DOWN ; Untyped ; -; LPM_MODULUS ; 0 ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CARRY_CHAIN ; MANUAL ; Untyped ; -; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; -; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; -; CARRY_CNT_EN ; SMART ; Untyped ; -; LABWIDE_SCLR ; ON ; Untyped ; -; USE_NEW_VERSION ; TRUE ; Untyped ; -; CBXI_PARAMETER ; cntr_qij ; Untyped ; -+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14 ; -+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 5 ; Untyped ; -; LPM_DIRECTION ; DOWN ; Untyped ; -; LPM_MODULUS ; 0 ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CARRY_CHAIN ; MANUAL ; Untyped ; -; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; -; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; -; CARRY_CNT_EN ; SMART ; Untyped ; -; LABWIDE_SCLR ; ON ; Untyped ; -; USE_NEW_VERSION ; TRUE ; Untyped ; -; CBXI_PARAMETER ; cntr_pij ; Untyped ; -+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr15 ; -+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 8 ; Untyped ; -; LPM_DIRECTION ; DOWN ; Untyped ; -; LPM_MODULUS ; 144 ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CARRY_CHAIN ; MANUAL ; Untyped ; -; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; -; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; -; CARRY_CNT_EN ; SMART ; Untyped ; -; LABWIDE_SCLR ; ON ; Untyped ; -; USE_NEW_VERSION ; TRUE ; Untyped ; -; CBXI_PARAMETER ; cntr_30l ; Untyped ; -+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2 ; -+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 8 ; Untyped ; -; LPM_DIRECTION ; UP ; Untyped ; -; LPM_MODULUS ; 0 ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CARRY_CHAIN ; MANUAL ; Untyped ; -; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; -; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; -; CARRY_CNT_EN ; SMART ; Untyped ; -; LABWIDE_SCLR ; ON ; Untyped ; -; USE_NEW_VERSION ; TRUE ; Untyped ; -; CBXI_PARAMETER ; cntr_9cj ; Untyped ; -+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr3 ; -+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 5 ; Untyped ; -; LPM_DIRECTION ; DOWN ; Untyped ; -; LPM_MODULUS ; 0 ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CARRY_CHAIN ; MANUAL ; Untyped ; -; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; -; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; -; CARRY_CNT_EN ; SMART ; Untyped ; -; LABWIDE_SCLR ; ON ; Untyped ; -; USE_NEW_VERSION ; TRUE ; Untyped ; -; CBXI_PARAMETER ; cntr_pij ; Untyped ; -+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_decode:decode11 ; -+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 3 ; Untyped ; -; LPM_DECODES ; 5 ; Untyped ; -; LPM_PIPELINE ; 0 ; Untyped ; -; CASCADE_CHAIN ; MANUAL ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; decode_2af ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: lpm_ff0:inst1|lpm_ff:lpm_ff_component ; -+------------------------+-------------+---------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+---------------------------------------------+ -; LPM_WIDTH ; 32 ; Signed Integer ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_FFTYPE ; DFF ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; NOTHING ; Untyped ; -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -+------------------------+-------------+---------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00000|lpm_bustri:lpm_bustri_component ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 8 ; Signed Integer ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 8 ; Signed Integer ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00004|lpm_bustri:lpm_bustri_component ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 8 ; Signed Integer ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: interrupt_handler:nobody|lpm_bustri_BYT:$00006|lpm_bustri:lpm_bustri_component ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -; LPM_WIDTH ; 8 ; Signed Integer ; -+----------------+-------+----------------------------------------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+----------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: lpm_counter0:inst18|lpm_counter:lpm_counter_component ; -+------------------------+-------------+-------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+-------------+-------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTH ; 18 ; Signed Integer ; -; LPM_DIRECTION ; UP ; Untyped ; -; LPM_MODULUS ; 0 ; Untyped ; -; LPM_AVALUE ; UNUSED ; Untyped ; -; LPM_SVALUE ; UNUSED ; Untyped ; -; LPM_PORT_UPDOWN ; PORT_UNUSED ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CARRY_CHAIN ; MANUAL ; Untyped ; -; CARRY_CHAIN_LENGTH ; 48 ; CARRY_CHAIN_LENGTH ; -; NOT_GATE_PUSH_BACK ; ON ; NOT_GATE_PUSH_BACK ; -; CARRY_CNT_EN ; SMART ; Untyped ; -; LABWIDE_SCLR ; ON ; Untyped ; -; USE_NEW_VERSION ; TRUE ; Untyped ; -; CBXI_PARAMETER ; cntr_mph ; Untyped ; -+------------------------+-------------+-------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altddio_out3:inst5|altddio_out:altddio_out_component ; -+------------------------+--------------+-----------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+--------------+-----------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH ; 1 ; Signed Integer ; -; POWER_UP_HIGH ; OFF ; Untyped ; -; OE_REG ; UNUSED ; Untyped ; -; extend_oe_disable ; UNUSED ; Untyped ; -; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; ddio_out_31f ; Untyped ; -+------------------------+--------------+-----------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altddio_out3:inst6|altddio_out:altddio_out_component ; -+------------------------+--------------+-----------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+--------------+-----------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH ; 1 ; Signed Integer ; -; POWER_UP_HIGH ; OFF ; Untyped ; -; OE_REG ; UNUSED ; Untyped ; -; extend_oe_disable ; UNUSED ; Untyped ; -; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; ddio_out_31f ; Untyped ; -+------------------------+--------------+-----------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altddio_out3:inst8|altddio_out:altddio_out_component ; -+------------------------+--------------+-----------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+--------------+-----------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH ; 1 ; Signed Integer ; -; POWER_UP_HIGH ; OFF ; Untyped ; -; OE_REG ; UNUSED ; Untyped ; -; extend_oe_disable ; UNUSED ; Untyped ; -; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; ddio_out_31f ; Untyped ; -+------------------------+--------------+-----------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+---------------------------------------------------------------------------------------------------+ -; Parameter Settings for User Entity Instance: altddio_out3:inst9|altddio_out:altddio_out_component ; -+------------------------+--------------+-----------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------+--------------+-----------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; WIDTH ; 1 ; Signed Integer ; -; POWER_UP_HIGH ; OFF ; Untyped ; -; OE_REG ; UNUSED ; Untyped ; -; extend_oe_disable ; UNUSED ; Untyped ; -; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CBXI_PARAMETER ; ddio_out_31f ; Untyped ; -+------------------------+--------------+-----------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for Inferred Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14 ; -+------------------------------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------------------------------+-------------+---------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTHA ; 12 ; Untyped ; -; LPM_WIDTHB ; 6 ; Untyped ; -; LPM_WIDTHP ; 18 ; Untyped ; -; LPM_WIDTHR ; 18 ; Untyped ; -; LPM_WIDTHS ; 1 ; Untyped ; -; LPM_REPRESENTATION ; UNSIGNED ; Untyped ; -; LPM_PIPELINE ; 0 ; Untyped ; -; LATENCY ; 0 ; Untyped ; -; INPUT_A_IS_CONSTANT ; NO ; Untyped ; -; INPUT_B_IS_CONSTANT ; NO ; Untyped ; -; USE_EAB ; OFF ; Untyped ; -; MAXIMIZE_SPEED ; 5 ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CARRY_CHAIN ; MANUAL ; Untyped ; -; APEX20K_TECHNOLOGY_MAPPER ; LUT ; TECH_MAPPER_APEX20K ; -; DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO ; Untyped ; -; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO ; 0 ; Untyped ; -; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0 ; Untyped ; -; CBXI_PARAMETER ; mult_cat ; Untyped ; -; INPUT_A_FIXED_VALUE ; Bx ; Untyped ; -; INPUT_B_FIXED_VALUE ; Bx ; Untyped ; -; USE_AHDL_IMPLEMENTATION ; OFF ; Untyped ; -+------------------------------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+-----------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for Inferred Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6 ; -+------------------------------------------------+-------------+--------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------------------------------+-------------+--------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTHA ; 12 ; Untyped ; -; LPM_WIDTHB ; 5 ; Untyped ; -; LPM_WIDTHP ; 17 ; Untyped ; -; LPM_WIDTHR ; 17 ; Untyped ; -; LPM_WIDTHS ; 1 ; Untyped ; -; LPM_REPRESENTATION ; UNSIGNED ; Untyped ; -; LPM_PIPELINE ; 0 ; Untyped ; -; LATENCY ; 0 ; Untyped ; -; INPUT_A_IS_CONSTANT ; NO ; Untyped ; -; INPUT_B_IS_CONSTANT ; NO ; Untyped ; -; USE_EAB ; OFF ; Untyped ; -; MAXIMIZE_SPEED ; 5 ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CARRY_CHAIN ; MANUAL ; Untyped ; -; APEX20K_TECHNOLOGY_MAPPER ; LUT ; TECH_MAPPER_APEX20K ; -; DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO ; Untyped ; -; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO ; 0 ; Untyped ; -; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0 ; Untyped ; -; CBXI_PARAMETER ; mult_aat ; Untyped ; -; INPUT_A_FIXED_VALUE ; Bx ; Untyped ; -; INPUT_B_FIXED_VALUE ; Bx ; Untyped ; -; USE_AHDL_IMPLEMENTATION ; OFF ; Untyped ; -+------------------------------------------------+-------------+--------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------------------------------------------------------------------+ -; Parameter Settings for Inferred Entity Instance: Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12 ; -+------------------------------------------------+-------------+---------------------------------------------------------------------+ -; Parameter Name ; Value ; Type ; -+------------------------------------------------+-------------+---------------------------------------------------------------------+ -; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ; -; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ; -; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ; -; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ; -; LPM_WIDTHA ; 12 ; Untyped ; -; LPM_WIDTHB ; 5 ; Untyped ; -; LPM_WIDTHP ; 17 ; Untyped ; -; LPM_WIDTHR ; 17 ; Untyped ; -; LPM_WIDTHS ; 1 ; Untyped ; -; LPM_REPRESENTATION ; UNSIGNED ; Untyped ; -; LPM_PIPELINE ; 0 ; Untyped ; -; LATENCY ; 0 ; Untyped ; -; INPUT_A_IS_CONSTANT ; NO ; Untyped ; -; INPUT_B_IS_CONSTANT ; NO ; Untyped ; -; USE_EAB ; OFF ; Untyped ; -; MAXIMIZE_SPEED ; 5 ; Untyped ; -; DEVICE_FAMILY ; Cyclone III ; Untyped ; -; CARRY_CHAIN ; MANUAL ; Untyped ; -; APEX20K_TECHNOLOGY_MAPPER ; LUT ; TECH_MAPPER_APEX20K ; -; DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO ; Untyped ; -; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO ; 0 ; Untyped ; -; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0 ; Untyped ; -; CBXI_PARAMETER ; mult_aat ; Untyped ; -; INPUT_A_FIXED_VALUE ; Bx ; Untyped ; -; INPUT_B_FIXED_VALUE ; Bx ; Untyped ; -; USE_AHDL_IMPLEMENTATION ; OFF ; Untyped ; -+------------------------------------------------+-------------+---------------------------------------------------------------------+ -Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off". - - -+------------------------------------------------------------------------+ -; altpll Parameter Settings by Entity Instance ; -+-------------------------------+----------------------------------------+ -; Name ; Value ; -+-------------------------------+----------------------------------------+ -; Number of entity instances ; 4 ; -; Entity Instance ; altpll1:inst|altpll:altpll_component ; -; -- OPERATION_MODE ; SOURCE_SYNCHRONOUS ; -; -- PLL_TYPE ; AUTO ; -; -- PRIMARY_CLOCK ; INCLK0 ; -; -- INCLK0_INPUT_FREQUENCY ; 30303 ; -; -- INCLK1_INPUT_FREQUENCY ; 0 ; -; -- VCO_MULTIPLY_BY ; 0 ; -; -- VCO_DIVIDE_BY ; 0 ; -; Entity Instance ; altpll3:inst13|altpll:altpll_component ; -; -- OPERATION_MODE ; SOURCE_SYNCHRONOUS ; -; -- PLL_TYPE ; AUTO ; -; -- PRIMARY_CLOCK ; INCLK0 ; -; -- INCLK0_INPUT_FREQUENCY ; 30303 ; -; -- INCLK1_INPUT_FREQUENCY ; 0 ; -; -- VCO_MULTIPLY_BY ; 0 ; -; -- VCO_DIVIDE_BY ; 0 ; -; Entity Instance ; altpll2:inst12|altpll:altpll_component ; -; -- OPERATION_MODE ; SOURCE_SYNCHRONOUS ; -; -- PLL_TYPE ; AUTO ; -; -- PRIMARY_CLOCK ; INCLK0 ; -; -- INCLK0_INPUT_FREQUENCY ; 30303 ; -; -- INCLK1_INPUT_FREQUENCY ; 0 ; -; -- VCO_MULTIPLY_BY ; 0 ; -; -- VCO_DIVIDE_BY ; 0 ; -; Entity Instance ; altpll4:inst22|altpll:altpll_component ; -; -- OPERATION_MODE ; NORMAL ; -; -- PLL_TYPE ; AUTO ; -; -- PRIMARY_CLOCK ; INCLK0 ; -; -- INCLK0_INPUT_FREQUENCY ; 20833 ; -; -- INCLK1_INPUT_FREQUENCY ; 0 ; -; -- VCO_MULTIPLY_BY ; 0 ; -; -- VCO_DIVIDE_BY ; 0 ; -+-------------------------------+----------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------+ -; lpm_shiftreg Parameter Settings by Entity Instance ; -+----------------------------+---------------------------------------------------------------------------------+ -; Name ; Value ; -+----------------------------+---------------------------------------------------------------------------------+ -; Number of entity instances ; 11 ; -; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst89|lpm_shiftreg:lpm_shiftreg_component ; -; -- LPM_WIDTH ; 5 ; -; -- LPM_DIRECTION ; RIGHT ; -; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component ; -; -- LPM_WIDTH ; 5 ; -; -- LPM_DIRECTION ; RIGHT ; -; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component ; -; -- LPM_WIDTH ; 5 ; -; -- LPM_DIRECTION ; RIGHT ; -; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component ; -; -- LPM_WIDTH ; 16 ; -; -- LPM_DIRECTION ; LEFT ; -; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component ; -; -- LPM_WIDTH ; 16 ; -; -- LPM_DIRECTION ; LEFT ; -; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component ; -; -- LPM_WIDTH ; 16 ; -; -- LPM_DIRECTION ; LEFT ; -; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component ; -; -- LPM_WIDTH ; 16 ; -; -- LPM_DIRECTION ; LEFT ; -; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component ; -; -- LPM_WIDTH ; 16 ; -; -- LPM_DIRECTION ; LEFT ; -; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component ; -; -- LPM_WIDTH ; 16 ; -; -- LPM_DIRECTION ; LEFT ; -; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component ; -; -- LPM_WIDTH ; 16 ; -; -- LPM_DIRECTION ; LEFT ; -; Entity Instance ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component ; -; -- LPM_WIDTH ; 16 ; -; -- LPM_DIRECTION ; LEFT ; -+----------------------------+---------------------------------------------------------------------------------+ - - -+-----------------------------------------------------------------------------------------------+ -; dcfifo Parameter Settings by Entity Instance ; -+----------------------------+------------------------------------------------------------------+ -; Name ; Value ; -+----------------------------+------------------------------------------------------------------+ -; Number of entity instances ; 1 ; -; Entity Instance ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component ; -; -- FIFO Type ; Dual Clock ; -; -- LPM_WIDTH ; 128 ; -; -- LPM_NUMWORDS ; 512 ; -; -- LPM_SHOWAHEAD ; OFF ; -; -- USE_EAB ; ON ; -+----------------------------+------------------------------------------------------------------+ - - -+-----------------------------------------------------------------------------------------------+ -; scfifo Parameter Settings by Entity Instance ; -+----------------------------+------------------------------------------------------------------+ -; Name ; Value ; -+----------------------------+------------------------------------------------------------------+ -; Number of entity instances ; 1 ; -; Entity Instance ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component ; -; -- FIFO Type ; Single Clock ; -; -- lpm_width ; 128 ; -; -- LPM_NUMWORDS ; 128 ; -; -- LPM_SHOWAHEAD ; ON ; -; -- USE_EAB ; ON ; -+----------------------------+------------------------------------------------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; altsyncram Parameter Settings by Entity Instance ; -+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+ -; Name ; Value ; -+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+ -; Number of entity instances ; 10 ; -; Entity Instance ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component ; -; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; -; -- WIDTH_A ; 6 ; -; -- NUMWORDS_A ; 256 ; -; -- OUTDATA_REG_A ; CLOCK0 ; -; -- WIDTH_B ; 6 ; -; -- NUMWORDS_B ; 256 ; -; -- ADDRESS_REG_B ; CLOCK1 ; -; -- OUTDATA_REG_B ; CLOCK1 ; -; -- RAM_BLOCK_TYPE ; AUTO ; -; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; -; Entity Instance ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component ; -; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; -; -- WIDTH_A ; 6 ; -; -- NUMWORDS_A ; 256 ; -; -- OUTDATA_REG_A ; CLOCK0 ; -; -- WIDTH_B ; 6 ; -; -- NUMWORDS_B ; 256 ; -; -- ADDRESS_REG_B ; CLOCK1 ; -; -- OUTDATA_REG_B ; CLOCK1 ; -; -- RAM_BLOCK_TYPE ; AUTO ; -; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; -; Entity Instance ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component ; -; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; -; -- WIDTH_A ; 6 ; -; -- NUMWORDS_A ; 256 ; -; -- OUTDATA_REG_A ; CLOCK0 ; -; -- WIDTH_B ; 6 ; -; -- NUMWORDS_B ; 256 ; -; -- ADDRESS_REG_B ; CLOCK1 ; -; -- OUTDATA_REG_B ; CLOCK1 ; -; -- RAM_BLOCK_TYPE ; AUTO ; -; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; -; Entity Instance ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component ; -; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; -; -- WIDTH_A ; 3 ; -; -- NUMWORDS_A ; 16 ; -; -- OUTDATA_REG_A ; CLOCK0 ; -; -- WIDTH_B ; 3 ; -; -- NUMWORDS_B ; 16 ; -; -- ADDRESS_REG_B ; CLOCK1 ; -; -- OUTDATA_REG_B ; CLOCK1 ; -; -- RAM_BLOCK_TYPE ; AUTO ; -; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; -; Entity Instance ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_GREEN|altsyncram:altsyncram_component ; -; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; -; -- WIDTH_A ; 3 ; -; -- NUMWORDS_A ; 16 ; -; -- OUTDATA_REG_A ; CLOCK0 ; -; -- WIDTH_B ; 3 ; -; -- NUMWORDS_B ; 16 ; -; -- ADDRESS_REG_B ; CLOCK1 ; -; -- OUTDATA_REG_B ; CLOCK1 ; -; -- RAM_BLOCK_TYPE ; AUTO ; -; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; -; Entity Instance ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component ; -; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; -; -- WIDTH_A ; 3 ; -; -- NUMWORDS_A ; 16 ; -; -- OUTDATA_REG_A ; CLOCK0 ; -; -- WIDTH_B ; 3 ; -; -- NUMWORDS_B ; 16 ; -; -- ADDRESS_REG_B ; CLOCK1 ; -; -- OUTDATA_REG_B ; CLOCK1 ; -; -- RAM_BLOCK_TYPE ; AUTO ; -; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; -; Entity Instance ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component ; -; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; -; -- WIDTH_A ; 8 ; -; -- NUMWORDS_A ; 256 ; -; -- OUTDATA_REG_A ; CLOCK0 ; -; -- WIDTH_B ; 8 ; -; -- NUMWORDS_B ; 256 ; -; -- ADDRESS_REG_B ; CLOCK1 ; -; -- OUTDATA_REG_B ; CLOCK1 ; -; -- RAM_BLOCK_TYPE ; AUTO ; -; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; -; Entity Instance ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component ; -; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; -; -- WIDTH_A ; 8 ; -; -- NUMWORDS_A ; 256 ; -; -- OUTDATA_REG_A ; CLOCK0 ; -; -- WIDTH_B ; 8 ; -; -- NUMWORDS_B ; 256 ; -; -- ADDRESS_REG_B ; CLOCK1 ; -; -- OUTDATA_REG_B ; CLOCK1 ; -; -- RAM_BLOCK_TYPE ; AUTO ; -; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; -; Entity Instance ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component ; -; -- OPERATION_MODE ; BIDIR_DUAL_PORT ; -; -- WIDTH_A ; 8 ; -; -- NUMWORDS_A ; 256 ; -; -- OUTDATA_REG_A ; CLOCK0 ; -; -- WIDTH_B ; 8 ; -; -- NUMWORDS_B ; 256 ; -; -- ADDRESS_REG_B ; CLOCK1 ; -; -- OUTDATA_REG_B ; CLOCK1 ; -; -- RAM_BLOCK_TYPE ; AUTO ; -; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; -; Entity Instance ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4 ; -; -- OPERATION_MODE ; SINGLE_PORT ; -; -- WIDTH_A ; 1 ; -; -- NUMWORDS_A ; 144 ; -; -- OUTDATA_REG_A ; UNREGISTERED ; -; -- WIDTH_B ; 1 ; -; -- NUMWORDS_B ; 1 ; -; -- ADDRESS_REG_B ; CLOCK1 ; -; -- OUTDATA_REG_B ; UNREGISTERED ; -; -- RAM_BLOCK_TYPE ; AUTO ; -; -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE ; -+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------+ -; lpm_mult Parameter Settings by Entity Instance ; -+---------------------------------------+-----------------------------------------------------------------------------------+ -; Name ; Value ; -+---------------------------------------+-----------------------------------------------------------------------------------+ -; Number of entity instances ; 3 ; -; Entity Instance ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14 ; -; -- LPM_WIDTHA ; 12 ; -; -- LPM_WIDTHB ; 6 ; -; -- LPM_WIDTHP ; 18 ; -; -- LPM_REPRESENTATION ; UNSIGNED ; -; -- INPUT_A_IS_CONSTANT ; NO ; -; -- INPUT_B_IS_CONSTANT ; NO ; -; -- USE_EAB ; OFF ; -; -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO ; -; -- INPUT_A_FIXED_VALUE ; Bx ; -; -- INPUT_B_FIXED_VALUE ; Bx ; -; Entity Instance ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6 ; -; -- LPM_WIDTHA ; 12 ; -; -- LPM_WIDTHB ; 5 ; -; -- LPM_WIDTHP ; 17 ; -; -- LPM_REPRESENTATION ; UNSIGNED ; -; -- INPUT_A_IS_CONSTANT ; NO ; -; -- INPUT_B_IS_CONSTANT ; NO ; -; -- USE_EAB ; OFF ; -; -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO ; -; -- INPUT_A_FIXED_VALUE ; Bx ; -; -- INPUT_B_FIXED_VALUE ; Bx ; -; Entity Instance ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_12 ; -; -- LPM_WIDTHA ; 12 ; -; -- LPM_WIDTHB ; 5 ; -; -- LPM_WIDTHP ; 17 ; -; -- LPM_REPRESENTATION ; UNSIGNED ; -; -- INPUT_A_IS_CONSTANT ; NO ; -; -- INPUT_B_IS_CONSTANT ; NO ; -; -- USE_EAB ; OFF ; -; -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO ; -; -- INPUT_A_FIXED_VALUE ; Bx ; -; -- INPUT_B_FIXED_VALUE ; Bx ; -+---------------------------------------+-----------------------------------------------------------------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------+ -; Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND" ; -+-------------+--------+----------+-------------------------------------------------------------------------------------+ -; Port ; Type ; Severity ; Details ; -+-------------+--------+----------+-------------------------------------------------------------------------------------+ -; seln ; Input ; Info ; Stuck at VCC ; -; bc2 ; Input ; Info ; Stuck at VCC ; -; a9n ; Input ; Info ; Stuck at GND ; -; a8 ; Input ; Info ; Stuck at VCC ; -; da_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; io_a_in ; Input ; Info ; Stuck at GND ; -; io_a_out[2] ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; io_a_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; io_b_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -+-------------+--------+----------+-------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------+ -; Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP" ; -+----------+--------+----------+-------------------------------------------------------------------------------------+ -; Port ; Type ; Severity ; Details ; -+----------+--------+----------+-------------------------------------------------------------------------------------+ -; data_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; gpip_out ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; gpip_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; iein ; Input ; Info ; Stuck at GND ; -; ieon ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; tai ; Input ; Info ; Stuck at GND ; -; tao ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; tbo ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; tco ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; so_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; rrn ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; trn ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -+----------+--------+----------+-------------------------------------------------------------------------------------+ - - -+------------------------------------------------------------------------------------------------------------------------+ -; Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI" ; -+---------+--------+----------+------------------------------------------------------------------------------------------+ -; Port ; Type ; Severity ; Details ; -+---------+--------+----------+------------------------------------------------------------------------------------------+ -; cs2n ; Input ; Info ; Stuck at GND ; -; data_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; ctsn ; Input ; Info ; Stuck at GND ; -; dcdn ; Input ; Info ; Stuck at GND ; -; rtsn ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -+---------+--------+----------+------------------------------------------------------------------------------------------+ - - -+----------------------------------------------------------------------------------------------------------------------------+ -; Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD" ; -+---------+--------+----------+----------------------------------------------------------------------------------------------+ -; Port ; Type ; Severity ; Details ; -+---------+--------+----------+----------------------------------------------------------------------------------------------+ -; cs1 ; Input ; Info ; Stuck at VCC ; -; data_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; ctsn ; Input ; Info ; Stuck at GND ; -; dcdn ; Input ; Info ; Stuck at GND ; -; rtsn ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -+---------+--------+----------+----------------------------------------------------------------------------------------------+ - - -+----------------------------------------------------------------------------------------------------------------------------------------------+ -; Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS" ; -+------------+--------+----------+-------------------------------------------------------------------------------------------------------------+ -; Port ; Type ; Severity ; Details ; -+------------+--------+----------+-------------------------------------------------------------------------------------------------------------+ -; icr_out[7] ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; icr_out[5] ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -+------------+--------+----------+-------------------------------------------------------------------------------------------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------+ -; Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI" ; -+----------+--------+----------+-------------------------------------------------------------------------------------+ -; Port ; Type ; Severity ; Details ; -+----------+--------+----------+-------------------------------------------------------------------------------------+ -; data_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; csn ; Input ; Info ; Stuck at VCC ; -; eopn ; Input ; Info ; Stuck at VCC ; -; ready ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; ack_inn ; Input ; Info ; Stuck at VCC ; -; ack_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; atn_inn ; Input ; Info ; Stuck at VCC ; -; atn_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; req_outn ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; req_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; ion_out ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; io_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; cdn_out ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; cd_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; msg_outn ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; msg_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -+----------+--------+----------+-------------------------------------------------------------------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------+ -; Port Connectivity Checks: "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC" ; -+---------+--------+----------+-------------------------------------------------------------------------------------+ -; Port ; Type ; Severity ; Details ; -+---------+--------+----------+-------------------------------------------------------------------------------------+ -; data_en ; Output ; Info ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ; -; dden ; Input ; Info ; Stuck at GND ; -+---------+--------+----------+-------------------------------------------------------------------------------------+ - - -+-------------------------------+ -; Analysis & Synthesis Messages ; -+-------------------------------+ -Info: ******************************************************************* -Info: Running Quartus II Analysis & Synthesis - Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition - Info: Processing started: Wed Dec 15 02:20:37 2010 -Info: Command: quartus_map --read_settings_files=on --write_settings_files=off firebeei1 -c firebee1 -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf5380/wf5380_control.vhd - Info: Found design unit 1: WF5380_CONTROL-BEHAVIOUR - Info: Found entity 1: WF5380_CONTROL -Info: Found 1 design units, including 0 entities, in source file falconio_sdcard_ide_cf/wf5380/wf5380_pkg.vhd - Info: Found design unit 1: WF5380_PKG -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf5380/wf5380_registers.vhd - Info: Found design unit 1: WF5380_REGISTERS-BEHAVIOUR - Info: Found entity 1: WF5380_REGISTERS -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf5380/wf5380_soc_top.vhd - Info: Found design unit 1: WF5380_TOP_SOC-STRUCTURE - Info: Found entity 1: WF5380_TOP_SOC -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf5380/wf5380_top.vhd - Info: Found design unit 1: WF5380_TOP-STRUCTURE - Info: Found entity 1: WF5380_TOP -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_am_detector.vhd - Info: Found design unit 1: WF1772IP_AM_DETECTOR-BEHAVIOR - Info: Found entity 1: WF1772IP_AM_DETECTOR -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/dcfifo0.vhd - Info: Found design unit 1: dcfifo0-SYN - Info: Found entity 1: dcfifo0 -Info: Found 1 design units, including 1 entities, in source file video/ddr_ctr.tdf - Info: Found entity 1: DDR_CTR -Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri0.vhd - Info: Found design unit 1: lpm_bustri0-SYN - Info: Found entity 1: lpm_bustri0 -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_control.vhd - Info: Found design unit 1: WF1772IP_CONTROL-BEHAVIOR - Info: Found entity 1: WF1772IP_CONTROL -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_crc_logic.vhd - Info: Found design unit 1: WF1772IP_CRC_LOGIC-BEHAVIOR - Info: Found entity 1: WF1772IP_CRC_LOGIC -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_digital_pll.vhd - Info: Found design unit 1: WF1772IP_DIGITAL_PLL-BEHAVIOR - Info: Found entity 1: WF1772IP_DIGITAL_PLL -Info: Found 1 design units, including 0 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_pkg.vhd - Info: Found design unit 1: WF1772IP_PKG -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_registers.vhd - Info: Found design unit 1: WF1772IP_REGISTERS-BEHAVIOR - Info: Found entity 1: WF1772IP_REGISTERS -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_top.vhd - Info: Found design unit 1: WF1772IP_TOP-STRUCTURE - Info: Found entity 1: WF1772IP_TOP -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_top_soc.vhd - Info: Found design unit 1: WF1772IP_TOP_SOC-STRUCTURE - Info: Found entity 1: WF1772IP_TOP_SOC -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_fdc1772_ip/wf1772ip_transceiver.vhd - Info: Found design unit 1: WF1772IP_TRANSCEIVER-BEHAVIOR - Info: Found entity 1: WF1772IP_TRANSCEIVER -Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri5.vhd - Info: Found design unit 1: lpm_bustri5-SYN - Info: Found entity 1: lpm_bustri5 -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_uart6850_ip/wf6850ip_ctrl_status.vhd - Info: Found design unit 1: WF6850IP_CTRL_STATUS-BEHAVIOR - Info: Found entity 1: WF6850IP_CTRL_STATUS -Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri7.vhd - Info: Found design unit 1: lpm_bustri7-SYN - Info: Found entity 1: lpm_bustri7 -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_uart6850_ip/wf6850ip_receive.vhd - Info: Found design unit 1: WF6850IP_RECEIVE-BEHAVIOR - Info: Found entity 1: WF6850IP_RECEIVE -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_uart6850_ip/wf6850ip_top.vhd - Info: Found design unit 1: WF6850IP_TOP-STRUCTURE - Info: Found entity 1: WF6850IP_TOP -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_uart6850_ip/wf6850ip_top_soc.vhd - Info: Found design unit 1: WF6850IP_TOP_SOC-STRUCTURE - Info: Found entity 1: WF6850IP_TOP_SOC -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_uart6850_ip/wf6850ip_transmit.vhd - Info: Found design unit 1: WF6850IP_TRANSMIT-BEHAVIOR - Info: Found entity 1: WF6850IP_TRANSMIT -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_gpio.vhd - Info: Found design unit 1: WF68901IP_GPIO-BEHAVIOR - Info: Found entity 1: WF68901IP_GPIO -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_interrupts.vhd - Info: Found design unit 1: WF68901IP_INTERRUPTS-BEHAVIOR - Info: Found entity 1: WF68901IP_INTERRUPTS -Info: Found 1 design units, including 0 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_pkg.vhd - Info: Found design unit 1: WF68901IP_PKG -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_timers.vhd - Info: Found design unit 1: WF68901IP_TIMERS-BEHAVIOR - Info: Found entity 1: WF68901IP_TIMERS -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_top.vhd - Info: Found design unit 1: WF68901IP_TOP-STRUCTURE - Info: Found entity 1: WF68901IP_TOP -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_top_soc.vhd - Info: Found design unit 1: WF68901IP_TOP_SOC-STRUCTURE - Info: Found entity 1: WF68901IP_TOP_SOC -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_usart_ctrl.vhd - Info: Found design unit 1: WF68901IP_USART_CTRL-BEHAVIOR - Info: Found entity 1: WF68901IP_USART_CTRL -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_usart_rx.vhd - Info: Found design unit 1: WF68901IP_USART_RX-BEHAVIOR - Info: Found entity 1: WF68901IP_USART_RX -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_usart_top.vhd - Info: Found design unit 1: WF68901IP_USART_TOP-STRUCTURE - Info: Found entity 1: WF68901IP_USART_TOP -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_mfp68901_ip/wf68901ip_usart_tx.vhd - Info: Found design unit 1: WF68901IP_USART_TX-BEHAVIOR - Info: Found entity 1: WF68901IP_USART_TX -Info: Found 1 design units, including 0 entities, in source file falconio_sdcard_ide_cf/wf_snd2149_ip/wf2149ip_pkg.vhd - Info: Found design unit 1: WF2149IP_PKG -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_snd2149_ip/wf2149ip_top.vhd - Info: Found design unit 1: WF2149IP_TOP-STRUCTURE - Info: Found entity 1: WF2149IP_TOP -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_snd2149_ip/wf2149ip_top_soc.vhd - Info: Found design unit 1: WF2149IP_TOP_SOC-STRUCTURE - Info: Found entity 1: WF2149IP_TOP_SOC -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/wf_snd2149_ip/wf2149ip_wave.vhd - Info: Found design unit 1: WF2149IP_WAVE-BEHAVIOR - Info: Found entity 1: WF2149IP_WAVE -Info: Found 2 design units, including 1 entities, in source file lpm_latch0.vhd - Info: Found design unit 1: lpm_latch0-SYN - Info: Found entity 1: lpm_latch0 -Info: Found 2 design units, including 1 entities, in source file altpll1.vhd - Info: Found design unit 1: altpll1-SYN - Info: Found entity 1: altpll1 -Info: Found 2 design units, including 1 entities, in source file video/lpm_fifodz.vhd - Info: Found design unit 1: lpm_fifodz-SYN - Info: Found entity 1: lpm_fifoDZ -Info: Found 2 design units, including 1 entities, in source file altpll2.vhd - Info: Found design unit 1: altpll2-SYN - Info: Found entity 1: altpll2 -Info: Found 2 design units, including 1 entities, in source file altpll3.vhd - Info: Found design unit 1: altpll3-SYN - Info: Found entity 1: altpll3 -Info: Found 2 design units, including 1 entities, in source file video/altdpram0.vhd - Info: Found design unit 1: altdpram0-SYN - Info: Found entity 1: altdpram0 -Info: Found 2 design units, including 1 entities, in source file video/lpm_muxdz2.vhd - Info: Found design unit 1: lpm_muxdz2-SYN - Info: Found entity 1: lpm_muxDZ2 -Info: Found 2 design units, including 1 entities, in source file video/lpm_muxdz.vhd - Info: Found design unit 1: lpm_muxdz-SYN - Info: Found entity 1: lpm_muxDZ -Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri3.vhd - Info: Found design unit 1: lpm_bustri3-SYN - Info: Found entity 1: lpm_bustri3 -Info: Found 2 design units, including 1 entities, in source file video/lpm_ff0.vhd - Info: Found design unit 1: lpm_ff0-SYN - Info: Found entity 1: lpm_ff0 -Info: Found 2 design units, including 1 entities, in source file video/lpm_ff1.vhd - Info: Found design unit 1: lpm_ff1-SYN - Info: Found entity 1: lpm_ff1 -Info: Found 2 design units, including 1 entities, in source file video/lpm_ff3.vhd - Info: Found design unit 1: lpm_ff3-SYN - Info: Found entity 1: lpm_ff3 -Info: Found 1 design units, including 1 entities, in source file video/video_mod_mux_clutctr.tdf - Info: Found entity 1: VIDEO_MOD_MUX_CLUTCTR -Info: Found 2 design units, including 1 entities, in source file video/lpm_ff2.vhd - Info: Found design unit 1: lpm_ff2-SYN - Info: Found entity 1: lpm_ff2 -Info: Found 2 design units, including 1 entities, in source file video/lpm_fifo_dc0.vhd - Info: Found design unit 1: lpm_fifo_dc0-SYN - Info: Found entity 1: lpm_fifo_dc0 -Info: Found 1 design units, including 1 entities, in source file video/video.bdf - Info: Found entity 1: Video -Info: Found 1 design units, including 1 entities, in source file firebee1.bdf - Info: Found entity 1: firebee1 -Info: Found 2 design units, including 1 entities, in source file altpll0.vhd - Info: Found design unit 1: altpll0-SYN - Info: Found entity 1: altpll0 -Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd - Info: Found design unit 1: lpm_counter0-SYN - Info: Found entity 1: lpm_counter0 -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/falconio_sdcard_ide_cf.vhd - Info: Found design unit 1: FalconIO_SDCard_IDE_CF-FalconIO_SDCard_IDE_CF_architecture - Info: Found entity 1: FalconIO_SDCard_IDE_CF -Info: Found 2 design units, including 1 entities, in source file dsp/dsp.vhd - Info: Found design unit 1: DSP-DSP_architecture - Info: Found entity 1: DSP -Info: Found 2 design units, including 1 entities, in source file video/lpm_shiftreg0.vhd - Info: Found design unit 1: lpm_shiftreg0-SYN - Info: Found entity 1: lpm_shiftreg0 -Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri1.vhd - Info: Found design unit 1: lpm_bustri1-SYN - Info: Found entity 1: lpm_bustri1 -Info: Found 2 design units, including 1 entities, in source file video/altdpram1.vhd - Info: Found design unit 1: altdpram1-SYN - Info: Found entity 1: altdpram1 -Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri2.vhd - Info: Found design unit 1: lpm_bustri2-SYN - Info: Found entity 1: lpm_bustri2 -Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri4.vhd - Info: Found design unit 1: lpm_bustri4-SYN - Info: Found entity 1: lpm_bustri4 -Info: Found 2 design units, including 1 entities, in source file video/lpm_constant0.vhd - Info: Found design unit 1: lpm_constant0-SYN - Info: Found entity 1: lpm_constant0 -Info: Found 2 design units, including 1 entities, in source file video/lpm_constant1.vhd - Info: Found design unit 1: lpm_constant1-SYN - Info: Found entity 1: lpm_constant1 -Info: Found 2 design units, including 1 entities, in source file video/lpm_mux0.vhd - Info: Found design unit 1: lpm_mux0-SYN - Info: Found entity 1: lpm_mux0 -Info: Found 2 design units, including 1 entities, in source file video/lpm_mux1.vhd - Info: Found design unit 1: lpm_mux1-SYN - Info: Found entity 1: lpm_mux1 -Info: Found 2 design units, including 1 entities, in source file video/lpm_mux2.vhd - Info: Found design unit 1: lpm_mux2-SYN - Info: Found entity 1: lpm_mux2 -Info: Found 2 design units, including 1 entities, in source file video/lpm_constant2.vhd - Info: Found design unit 1: lpm_constant2-SYN - Info: Found entity 1: lpm_constant2 -Info: Found 2 design units, including 1 entities, in source file video/altdpram2.vhd - Info: Found design unit 1: altdpram2-SYN - Info: Found entity 1: altdpram2 -Info: Found 2 design units, including 1 entities, in source file video/lpm_bustri6.vhd - Info: Found design unit 1: lpm_bustri6-SYN - Info: Found entity 1: lpm_bustri6 -Info: Found 2 design units, including 1 entities, in source file video/lpm_mux3.vhd - Info: Found design unit 1: lpm_mux3-SYN - Info: Found entity 1: lpm_mux3 -Info: Found 2 design units, including 1 entities, in source file video/lpm_mux4.vhd - Info: Found design unit 1: lpm_mux4-SYN - Info: Found entity 1: lpm_mux4 -Info: Found 2 design units, including 1 entities, in source file video/lpm_constant3.vhd - Info: Found design unit 1: lpm_constant3-SYN - Info: Found entity 1: lpm_constant3 -Info: Found 2 design units, including 1 entities, in source file video/lpm_shiftreg1.vhd - Info: Found design unit 1: lpm_shiftreg1-SYN - Info: Found entity 1: lpm_shiftreg1 -Info: Found 2 design units, including 1 entities, in source file video/lpm_latch1.vhd - Info: Found design unit 1: lpm_latch1-SYN - Info: Found entity 1: lpm_latch1 -Info: Found 2 design units, including 1 entities, in source file video/lpm_constant4.vhd - Info: Found design unit 1: lpm_constant4-SYN - Info: Found entity 1: lpm_constant4 -Info: Found 2 design units, including 1 entities, in source file video/lpm_shiftreg2.vhd - Info: Found design unit 1: lpm_shiftreg2-SYN - Info: Found entity 1: lpm_shiftreg2 -Info: Found 2 design units, including 1 entities, in source file video/lpm_compare1.vhd - Info: Found design unit 1: lpm_compare1-SYN - Info: Found entity 1: lpm_compare1 -Info: Found 1 design units, including 1 entities, in source file interrupt_handler/interrupt_handler.tdf - Info: Found entity 1: interrupt_handler -Info: Found 2 design units, including 1 entities, in source file lpm_bustri_long.vhd - Info: Found design unit 1: lpm_bustri_long-SYN - Info: Found entity 1: lpm_bustri_LONG -Info: Found 2 design units, including 1 entities, in source file lpm_bustri_byt.vhd - Info: Found design unit 1: lpm_bustri_byt-SYN - Info: Found entity 1: lpm_bustri_BYT -Info: Found 2 design units, including 1 entities, in source file lpm_bustri_word.vhd - Info: Found design unit 1: lpm_bustri_word-SYN - Info: Found entity 1: lpm_bustri_WORD -Info: Found 2 design units, including 1 entities, in source file video/lpm_ff4.vhd - Info: Found design unit 1: lpm_ff4-SYN - Info: Found entity 1: lpm_ff4 -Info: Found 2 design units, including 1 entities, in source file video/lpm_ff5.vhd - Info: Found design unit 1: lpm_ff5-SYN - Info: Found entity 1: lpm_ff5 -Info: Found 2 design units, including 1 entities, in source file video/lpm_ff6.vhd - Info: Found design unit 1: lpm_ff6-SYN - Info: Found entity 1: lpm_ff6 -Info: Found 2 design units, including 1 entities, in source file video/lpm_shiftreg3.vhd - Info: Found design unit 1: lpm_shiftreg3-SYN - Info: Found entity 1: lpm_shiftreg3 -Info: Found 2 design units, including 1 entities, in source file video/altddio_bidir0.vhd - Info: Found design unit 1: altddio_bidir0-SYN - Info: Found entity 1: altddio_bidir0 -Info: Found 2 design units, including 1 entities, in source file video/altddio_out0.vhd - Info: Found design unit 1: altddio_out0-SYN - Info: Found entity 1: altddio_out0 -Info: Found 2 design units, including 1 entities, in source file video/lpm_mux5.vhd - Info: Found design unit 1: lpm_mux5-SYN - Info: Found entity 1: lpm_mux5 -Info: Found 2 design units, including 1 entities, in source file video/blitter/blitter.vhd - Info: Found design unit 1: BLITTER-BLITTER_architecture - Info: Found entity 1: BLITTER -Info: Found 2 design units, including 1 entities, in source file video/lpm_shiftreg5.vhd - Info: Found design unit 1: lpm_shiftreg5-SYN - Info: Found entity 1: lpm_shiftreg5 -Info: Found 2 design units, including 1 entities, in source file video/lpm_shiftreg6.vhd - Info: Found design unit 1: lpm_shiftreg6-SYN - Info: Found entity 1: lpm_shiftreg6 -Info: Found 2 design units, including 1 entities, in source file video/lpm_shiftreg4.vhd - Info: Found design unit 1: lpm_shiftreg4-SYN - Info: Found entity 1: lpm_shiftreg4 -Info: Found 2 design units, including 1 entities, in source file video/altddio_out1.vhd - Info: Found design unit 1: altddio_out1-SYN - Info: Found entity 1: altddio_out1 -Info: Found 2 design units, including 1 entities, in source file video/altddio_out2.vhd - Info: Found design unit 1: altddio_out2-SYN - Info: Found entity 1: altddio_out2 -Info: Found 2 design units, including 1 entities, in source file altddio_out3.vhd - Info: Found design unit 1: altddio_out3-SYN - Info: Found entity 1: altddio_out3 -Info: Found 2 design units, including 1 entities, in source file video/lpm_mux6.vhd - Info: Found design unit 1: lpm_mux6-SYN - Info: Found entity 1: lpm_mux6 -Info: Found 1 design units, including 0 entities, in source file falconio_sdcard_ide_cf/falconio_sdcard_ide_cf_pgk.vhd - Info: Found design unit 1: FalconIO_SDCard_IDE_CF_PKG -Info: Found 2 design units, including 1 entities, in source file falconio_sdcard_ide_cf/dcfifo1.vhd - Info: Found design unit 1: dcfifo1-SYN - Info: Found entity 1: dcfifo1 -Info: Found 2 design units, including 1 entities, in source file video/lpm_muxvdm.vhd - Info: Found design unit 1: lpm_muxvdm-SYN - Info: Found entity 1: lpm_muxVDM -Info: Elaborating entity "firebee1" for the top level hierarchy -Warning: Pin "TOUT0" not connected -Warning: Pin "nMASTER" not connected -Info: Elaborating entity "altpll1" for hierarchy "altpll1:inst" -Info: Elaborating entity "altpll" for hierarchy "altpll1:inst|altpll:altpll_component" -Info: Elaborated megafunction instantiation "altpll1:inst|altpll:altpll_component" -Info: Instantiated megafunction "altpll1:inst|altpll:altpll_component" with the following parameter: - Info: Parameter "bandwidth_type" = "AUTO" - Info: Parameter "clk0_divide_by" = "66" - Info: Parameter "clk0_duty_cycle" = "50" - Info: Parameter "clk0_multiply_by" = "1" - Info: Parameter "clk0_phase_shift" = "0" - Info: Parameter "clk1_divide_by" = "900" - Info: Parameter "clk1_duty_cycle" = "50" - Info: Parameter "clk1_multiply_by" = "67" - Info: Parameter "clk1_phase_shift" = "0" - Info: Parameter "clk2_divide_by" = "90" - Info: Parameter "clk2_duty_cycle" = "50" - Info: Parameter "clk2_multiply_by" = "67" - Info: Parameter "clk2_phase_shift" = "0" - Info: Parameter "compensate_clock" = "CLK0" - Info: Parameter "inclk0_input_frequency" = "30303" - Info: Parameter "intended_device_family" = "Cyclone III" - Info: Parameter "lpm_type" = "altpll" - Info: Parameter "operation_mode" = "SOURCE_SYNCHRONOUS" - Info: Parameter "pll_type" = "AUTO" - Info: Parameter "port_activeclock" = "PORT_UNUSED" - Info: Parameter "port_areset" = "PORT_UNUSED" - Info: Parameter "port_clkbad0" = "PORT_UNUSED" - Info: Parameter "port_clkbad1" = "PORT_UNUSED" - Info: Parameter "port_clkloss" = "PORT_UNUSED" - Info: Parameter "port_clkswitch" = "PORT_UNUSED" - Info: Parameter "port_configupdate" = "PORT_UNUSED" - Info: Parameter "port_fbin" = "PORT_UNUSED" - Info: Parameter "port_inclk0" = "PORT_USED" - Info: Parameter "port_inclk1" = "PORT_UNUSED" - Info: Parameter "port_locked" = "PORT_USED" - Info: Parameter "port_pfdena" = "PORT_UNUSED" - Info: Parameter "port_phasecounterselect" = "PORT_UNUSED" - Info: Parameter "port_phasedone" = "PORT_UNUSED" - Info: Parameter "port_phasestep" = "PORT_UNUSED" - Info: Parameter "port_phaseupdown" = "PORT_UNUSED" - Info: Parameter "port_pllena" = "PORT_UNUSED" - Info: Parameter "port_scanaclr" = "PORT_UNUSED" - Info: Parameter "port_scanclk" = "PORT_UNUSED" - Info: Parameter "port_scanclkena" = "PORT_UNUSED" - Info: Parameter "port_scandata" = "PORT_UNUSED" - Info: Parameter "port_scandataout" = "PORT_UNUSED" - Info: Parameter "port_scandone" = "PORT_UNUSED" - Info: Parameter "port_scanread" = "PORT_UNUSED" - Info: Parameter "port_scanwrite" = "PORT_UNUSED" - Info: Parameter "port_clk0" = "PORT_USED" - Info: Parameter "port_clk1" = "PORT_USED" - Info: Parameter "port_clk2" = "PORT_USED" - Info: Parameter "port_clk3" = "PORT_UNUSED" - Info: Parameter "port_clk4" = "PORT_UNUSED" - Info: Parameter "port_clk5" = "PORT_UNUSED" - Info: Parameter "port_clkena0" = "PORT_UNUSED" - Info: Parameter "port_clkena1" = "PORT_UNUSED" - Info: Parameter "port_clkena2" = "PORT_UNUSED" - Info: Parameter "port_clkena3" = "PORT_UNUSED" - Info: Parameter "port_clkena4" = "PORT_UNUSED" - Info: Parameter "port_clkena5" = "PORT_UNUSED" - Info: Parameter "port_extclk0" = "PORT_UNUSED" - Info: Parameter "port_extclk1" = "PORT_UNUSED" - Info: Parameter "port_extclk2" = "PORT_UNUSED" - Info: Parameter "port_extclk3" = "PORT_UNUSED" - Info: Parameter "self_reset_on_loss_lock" = "OFF" - Info: Parameter "width_clock" = "5" -Info: Found 1 design units, including 1 entities, in source file db/altpll_pul2.tdf - Info: Found entity 1: altpll_pul2 -Info: Elaborating entity "altpll_pul2" for hierarchy "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated" -Info: Elaborating entity "FalconIO_SDCard_IDE_CF" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden" -Warning (10036): Verilog HDL or VHDL warning at FalconIO_SDCard_IDE_CF.vhd(244): object "SCSI_CSn" assigned a value but never read -Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(303): signal "nIDE_RD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list -Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(304): signal "nIDE_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list -Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(313): signal "IDE_CF_CS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list -Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(314): signal "nFB_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list -Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(315): signal "nFB_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list -Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(324): signal "nFB_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list -Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(325): signal "nFB_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list -Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(335): signal "nFB_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list -Warning (10492): VHDL Process Statement warning at FalconIO_SDCard_IDE_CF.vhd(336): signal "nFB_WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list -Critical Warning (10920): VHDL Incomplete Partial Association warning at FalconIO_SDCard_IDE_CF.vhd(928): port or argument "IO_A_OUT" has 1/8 unassociated elements -Info: Elaborating entity "dcfifo0" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF" -Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" -Info: Elaborated megafunction instantiation "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" -Info: Instantiated megafunction "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: - Info: Parameter "intended_device_family" = "Cyclone III" - Info: Parameter "lpm_numwords" = "1024" - Info: Parameter "lpm_showahead" = "OFF" - Info: Parameter "lpm_type" = "dcfifo" - Info: Parameter "lpm_width" = "8" - Info: Parameter "lpm_widthu" = "10" - Info: Parameter "lpm_widthu_r" = "8" - Info: Parameter "lpm_width_r" = "32" - Info: Parameter "overflow_checking" = "ON" - Info: Parameter "rdsync_delaypipe" = "5" - Info: Parameter "underflow_checking" = "ON" - Info: Parameter "use_eab" = "ON" - Info: Parameter "write_aclr_synch" = "OFF" - Info: Parameter "wrsync_delaypipe" = "5" -Info: Found 1 design units, including 1 entities, in source file db/dcfifo_0hh1.tdf - Info: Found entity 1: dcfifo_0hh1 -Info: Elaborating entity "dcfifo_0hh1" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated" -Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_lfb.tdf - Info: Found entity 1: a_gray2bin_lfb -Info: Elaborating entity "a_gray2bin_lfb" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_gray2bin_lfb:wrptr_g_gray2bin" -Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_k47.tdf - Info: Found entity 1: a_graycounter_k47 -Info: Elaborating entity "a_graycounter_k47" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p" -Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fic.tdf - Info: Found entity 1: a_graycounter_fic -Info: Elaborating entity "a_graycounter_fic" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p" -Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bi31.tdf - Info: Found entity 1: altsyncram_bi31 -Info: Elaborating entity "altsyncram_bi31" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram" -Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf - Info: Found entity 1: alt_synch_pipe_ikd -Info: Elaborating entity "alt_synch_pipe_ikd" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp" -Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf - Info: Found entity 1: dffpipe_hd9 -Info: Elaborating entity "dffpipe_hd9" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12" -Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf - Info: Found entity 1: dffpipe_gd9 -Info: Elaborating entity "dffpipe_gd9" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_gd9:ws_brp" -Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf - Info: Found entity 1: dffpipe_pe9 -Info: Elaborating entity "dffpipe_pe9" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_pe9:ws_bwp" -Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf - Info: Found entity 1: alt_synch_pipe_jkd -Info: Elaborating entity "alt_synch_pipe_jkd" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp" -Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf - Info: Found entity 1: dffpipe_id9 -Info: Elaborating entity "dffpipe_id9" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17" -Info: Found 1 design units, including 1 entities, in source file db/cmpr_256.tdf - Info: Found entity 1: cmpr_256 -Info: Elaborating entity "cmpr_256" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cmpr_256:rdempty_eq_comp1_lsb" -Info: Found 1 design units, including 1 entities, in source file db/cmpr_156.tdf - Info: Found entity 1: cmpr_156 -Info: Elaborating entity "cmpr_156" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cmpr_156:rdempty_eq_comp1_msb" -Info: Found 1 design units, including 1 entities, in source file db/cntr_t2e.tdf - Info: Found entity 1: cntr_t2e -Info: Elaborating entity "cntr_t2e" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cntr_t2e:cntr_b" -Info: Found 1 design units, including 1 entities, in source file db/mux_a18.tdf - Info: Found entity 1: mux_a18 -Info: Elaborating entity "mux_a18" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux" -Info: Elaborating entity "dcfifo1" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF" -Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" -Info: Elaborated megafunction instantiation "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" -Info: Instantiated megafunction "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: - Info: Parameter "intended_device_family" = "Cyclone III" - Info: Parameter "lpm_numwords" = "256" - Info: Parameter "lpm_showahead" = "OFF" - Info: Parameter "lpm_type" = "dcfifo" - Info: Parameter "lpm_width" = "32" - Info: Parameter "lpm_widthu" = "8" - Info: Parameter "lpm_widthu_r" = "10" - Info: Parameter "lpm_width_r" = "8" - Info: Parameter "overflow_checking" = "ON" - Info: Parameter "rdsync_delaypipe" = "5" - Info: Parameter "underflow_checking" = "ON" - Info: Parameter "use_eab" = "ON" - Info: Parameter "write_aclr_synch" = "OFF" - Info: Parameter "wrsync_delaypipe" = "5" -Info: Found 1 design units, including 1 entities, in source file db/dcfifo_3fh1.tdf - Info: Found entity 1: dcfifo_3fh1 -Info: Elaborating entity "dcfifo_3fh1" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated" -Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_j47.tdf - Info: Found entity 1: a_graycounter_j47 -Info: Elaborating entity "a_graycounter_j47" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p" -Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_gic.tdf - Info: Found entity 1: a_graycounter_gic -Info: Elaborating entity "a_graycounter_gic" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_gic:wrptr_g1p" -Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ci31.tdf - Info: Found entity 1: altsyncram_ci31 -Info: Elaborating entity "altsyncram_ci31" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|altsyncram_ci31:fifo_ram" -Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf - Info: Found entity 1: alt_synch_pipe_kkd -Info: Elaborating entity "alt_synch_pipe_kkd" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp" -Info: Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf - Info: Found entity 1: dffpipe_jd9 -Info: Elaborating entity "dffpipe_jd9" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12" -Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf - Info: Found entity 1: alt_synch_pipe_lkd -Info: Elaborating entity "alt_synch_pipe_lkd" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp" -Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf - Info: Found entity 1: dffpipe_kd9 -Info: Elaborating entity "dffpipe_kd9" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15" -Info: Elaborating entity "WF1772IP_TOP_SOC" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC" -Info: Elaborating entity "WF1772IP_CONTROL" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL" -Info: Elaborating entity "WF1772IP_REGISTERS" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS" -Info: Elaborating entity "WF1772IP_DIGITAL_PLL" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL" -Info: Elaborating entity "WF1772IP_AM_DETECTOR" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR" -Info: Elaborating entity "WF1772IP_CRC_LOGIC" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC" -Info: Elaborating entity "WF1772IP_TRANSCEIVER" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER" -Info: Elaborating entity "WF5380_TOP_SOC" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI" -Info: Elaborating entity "WF5380_REGISTERS" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS" -Info: Elaborating entity "WF5380_CONTROL" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL" -Info: Elaborating entity "WF6850IP_TOP_SOC" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD" -Info: Elaborating entity "WF6850IP_CTRL_STATUS" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS" -Info: Elaborating entity "WF6850IP_RECEIVE" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_RECEIVE:I_UART_RECEIVE" -Info: Elaborating entity "WF6850IP_TRANSMIT" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT" -Info: Elaborating entity "WF68901IP_TOP_SOC" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP" -Info: Elaborating entity "WF68901IP_USART_TOP" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART" -Info: Elaborating entity "WF68901IP_USART_CTRL" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_CTRL:I_USART_CTRL" -Info: Elaborating entity "WF68901IP_USART_RX" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_RX:I_USART_RECEIVE" -Info: Elaborating entity "WF68901IP_USART_TX" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT" -Info: Elaborating entity "WF68901IP_INTERRUPTS" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS" -Info: Elaborating entity "WF68901IP_GPIO" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_GPIO:I_GPIO" -Info: Elaborating entity "WF68901IP_TIMERS" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS" -Info: Elaborating entity "WF2149IP_TOP_SOC" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND" -Info: Elaborating entity "WF2149IP_WAVE" for hierarchy "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE" -Info: Elaborating entity "altpll3" for hierarchy "altpll3:inst13" -Info: Elaborating entity "altpll" for hierarchy "altpll3:inst13|altpll:altpll_component" -Info: Elaborated megafunction instantiation "altpll3:inst13|altpll:altpll_component" -Info: Instantiated megafunction "altpll3:inst13|altpll:altpll_component" with the following parameter: - Info: Parameter "bandwidth_type" = "AUTO" - Info: Parameter "clk0_divide_by" = "33" - Info: Parameter "clk0_duty_cycle" = "50" - Info: Parameter "clk0_multiply_by" = "2" - Info: Parameter "clk0_phase_shift" = "0" - Info: Parameter "clk1_divide_by" = "33" - Info: Parameter "clk1_duty_cycle" = "50" - Info: Parameter "clk1_multiply_by" = "16" - Info: Parameter "clk1_phase_shift" = "0" - Info: Parameter "clk2_divide_by" = "33" - Info: Parameter "clk2_duty_cycle" = "50" - Info: Parameter "clk2_multiply_by" = "25" - Info: Parameter "clk2_phase_shift" = "0" - Info: Parameter "clk3_divide_by" = "11" - Info: Parameter "clk3_duty_cycle" = "50" - Info: Parameter "clk3_multiply_by" = "16" - Info: Parameter "clk3_phase_shift" = "0" - Info: Parameter "compensate_clock" = "CLK1" - Info: Parameter "inclk0_input_frequency" = "30303" - Info: Parameter "intended_device_family" = "Cyclone III" - Info: Parameter "lpm_type" = "altpll" - Info: Parameter "operation_mode" = "SOURCE_SYNCHRONOUS" - Info: Parameter "pll_type" = "AUTO" - Info: Parameter "port_activeclock" = "PORT_UNUSED" - Info: Parameter "port_areset" = "PORT_UNUSED" - Info: Parameter "port_clkbad0" = "PORT_UNUSED" - Info: Parameter "port_clkbad1" = "PORT_UNUSED" - Info: Parameter "port_clkloss" = "PORT_UNUSED" - Info: Parameter "port_clkswitch" = "PORT_UNUSED" - Info: Parameter "port_configupdate" = "PORT_UNUSED" - Info: Parameter "port_fbin" = "PORT_UNUSED" - Info: Parameter "port_inclk0" = "PORT_USED" - Info: Parameter "port_inclk1" = "PORT_UNUSED" - Info: Parameter "port_locked" = "PORT_UNUSED" - Info: Parameter "port_pfdena" = "PORT_UNUSED" - Info: Parameter "port_phasecounterselect" = "PORT_UNUSED" - Info: Parameter "port_phasedone" = "PORT_UNUSED" - Info: Parameter "port_phasestep" = "PORT_UNUSED" - Info: Parameter "port_phaseupdown" = "PORT_UNUSED" - Info: Parameter "port_pllena" = "PORT_UNUSED" - Info: Parameter "port_scanaclr" = "PORT_UNUSED" - Info: Parameter "port_scanclk" = "PORT_UNUSED" - Info: Parameter "port_scanclkena" = "PORT_UNUSED" - Info: Parameter "port_scandata" = "PORT_UNUSED" - Info: Parameter "port_scandataout" = "PORT_UNUSED" - Info: Parameter "port_scandone" = "PORT_UNUSED" - Info: Parameter "port_scanread" = "PORT_UNUSED" - Info: Parameter "port_scanwrite" = "PORT_UNUSED" - Info: Parameter "port_clk0" = "PORT_USED" - Info: Parameter "port_clk1" = "PORT_USED" - Info: Parameter "port_clk2" = "PORT_USED" - Info: Parameter "port_clk3" = "PORT_USED" - Info: Parameter "port_clk4" = "PORT_UNUSED" - Info: Parameter "port_clk5" = "PORT_UNUSED" - Info: Parameter "port_clkena0" = "PORT_UNUSED" - Info: Parameter "port_clkena1" = "PORT_UNUSED" - Info: Parameter "port_clkena2" = "PORT_UNUSED" - Info: Parameter "port_clkena3" = "PORT_UNUSED" - Info: Parameter "port_clkena4" = "PORT_UNUSED" - Info: Parameter "port_clkena5" = "PORT_UNUSED" - Info: Parameter "port_extclk0" = "PORT_UNUSED" - Info: Parameter "port_extclk1" = "PORT_UNUSED" - Info: Parameter "port_extclk2" = "PORT_UNUSED" - Info: Parameter "port_extclk3" = "PORT_UNUSED" - Info: Parameter "width_clock" = "5" -Info: Found 1 design units, including 1 entities, in source file db/altpll_41p2.tdf - Info: Found entity 1: altpll_41p2 -Info: Elaborating entity "altpll_41p2" for hierarchy "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated" -Info: Elaborating entity "Video" for hierarchy "Video:Fredi_Aschwanden" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "FB_ADR[31..0]" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "MAIN_CLK" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nFB_CS1" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nFB_CS2" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nFB_CS3" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nFB_WR" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "FB_SIZE0" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "FB_SIZE1" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nRSTO" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nFB_OE" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "FB_ALE" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "DDRCLK[3..0]" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "DDR_SYNC_66M" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "CLK33M" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "CLK25M" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "CLK_VIDEO" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VR_D[8..0]" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VR_BUSY" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VG[7..0]" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VB[7..0]" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VR[7..0]" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nBLANK" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VA[12..0]" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nVWE" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nVCAS" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nVRAS" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nVCS" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VDM[3..0]" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nPD_VGA" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VCKE" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VSYNC" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "HSYNC" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "nSYNC" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VIDEO_TA" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "PIXEL_CLK" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "BA[1..0]" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VIDEO_RECONFIG" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VR_WR" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VR_RD" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VDQS[3..0]" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "FB_AD[31..0]" -Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "VD[31..0]" -Info: Elaborating entity "VIDEO_MOD_MUX_CLUTCTR" for hierarchy "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR" -Warning: Variable or input pin "nRSTO" is defined but never used -Warning: Variable or input pin "nFB_CS3" is defined but never used -Warning: Variable or input pin "nFB_BURST" is defined but never used -Info: Elaborating entity "lpm_bustri_WORD" for hierarchy "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000" -Info: Elaborating entity "lpm_bustri" for hierarchy "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component" with the following parameter: - Info: Parameter "lpm_type" = "LPM_BUSTRI" - Info: Parameter "lpm_width" = "16" -Info: Elaborating entity "BLITTER" for hierarchy "Video:Fredi_Aschwanden|BLITTER:BLITTER" -Info: Elaborating entity "lpm_shiftreg6" for hierarchy "Video:Fredi_Aschwanden|lpm_shiftreg6:inst89" -Info: Elaborating entity "lpm_shiftreg" for hierarchy "Video:Fredi_Aschwanden|lpm_shiftreg6:inst89|lpm_shiftreg:lpm_shiftreg_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_shiftreg6:inst89|lpm_shiftreg:lpm_shiftreg_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_shiftreg6:inst89|lpm_shiftreg:lpm_shiftreg_component" with the following parameter: - Info: Parameter "lpm_direction" = "RIGHT" - Info: Parameter "lpm_type" = "LPM_SHIFTREG" - Info: Parameter "lpm_width" = "5" -Info: Elaborating entity "DDR_CTR" for hierarchy "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR" -Warning: Variable or input pin "nFB_CS2" is defined but never used -Warning: Variable or input pin "nFB_CS3" is defined but never used -Warning: Variable or input pin "nRSTO" is defined but never used -Info: Elaborating entity "lpm_bustri_BYT" for hierarchy "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002" -Info: Elaborating entity "lpm_bustri" for hierarchy "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|lpm_bustri_BYT:$00002|lpm_bustri:lpm_bustri_component" with the following parameter: - Info: Parameter "lpm_type" = "LPM_BUSTRI" - Info: Parameter "lpm_width" = "8" -Info: Elaborating entity "lpm_fifo_dc0" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst" -Info: Elaborating entity "dcfifo" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component" with the following parameter: - Info: Parameter "intended_device_family" = "Cyclone III" - Info: Parameter "lpm_numwords" = "512" - Info: Parameter "lpm_showahead" = "OFF" - Info: Parameter "lpm_type" = "dcfifo" - Info: Parameter "lpm_width" = "128" - Info: Parameter "lpm_widthu" = "9" - Info: Parameter "overflow_checking" = "OFF" - Info: Parameter "rdsync_delaypipe" = "6" - Info: Parameter "underflow_checking" = "OFF" - Info: Parameter "use_eab" = "ON" - Info: Parameter "write_aclr_synch" = "ON" - Info: Parameter "wrsync_delaypipe" = "6" -Info: Found 1 design units, including 1 entities, in source file db/dcfifo_8fi1.tdf - Info: Found entity 1: dcfifo_8fi1 -Info: Elaborating entity "dcfifo_8fi1" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated" -Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf - Info: Found entity 1: a_gray2bin_tgb -Info: Elaborating entity "a_gray2bin_tgb" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin" -Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf - Info: Found entity 1: a_graycounter_s57 -Info: Elaborating entity "a_graycounter_s57" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p" -Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf - Info: Found entity 1: a_graycounter_ojc -Info: Elaborating entity "a_graycounter_ojc" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_ojc:wrptr_g1p" -Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf - Info: Found entity 1: a_graycounter_njc -Info: Elaborating entity "a_graycounter_njc" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp" -Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tl31.tdf - Info: Found entity 1: altsyncram_tl31 -Info: Elaborating entity "altsyncram_tl31" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram" -Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf - Info: Found entity 1: alt_synch_pipe_rld -Info: Elaborating entity "alt_synch_pipe_rld" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_rld:rs_dgwp" -Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf - Info: Found entity 1: dffpipe_qe9 -Info: Elaborating entity "dffpipe_qe9" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe15" -Info: Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf - Info: Found entity 1: dffpipe_9d9 -Info: Elaborating entity "dffpipe_9d9" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr" -Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf - Info: Found entity 1: dffpipe_oe9 -Info: Elaborating entity "dffpipe_oe9" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp" -Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf - Info: Found entity 1: alt_synch_pipe_sld -Info: Elaborating entity "alt_synch_pipe_sld" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp" -Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf - Info: Found entity 1: dffpipe_re9 -Info: Elaborating entity "dffpipe_re9" for hierarchy "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22" -Info: Elaborating entity "lpm_shiftreg4" for hierarchy "Video:Fredi_Aschwanden|lpm_shiftreg4:inst26" -Info: Elaborating entity "lpm_shiftreg" for hierarchy "Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component" with the following parameter: - Info: Parameter "lpm_direction" = "RIGHT" - Info: Parameter "lpm_type" = "LPM_SHIFTREG" - Info: Parameter "lpm_width" = "5" -Info: Elaborating entity "lpm_muxVDM" for hierarchy "Video:Fredi_Aschwanden|lpm_muxVDM:inst100" -Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_muxVDM:inst100|LPM_MUX:lpm_mux_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_muxVDM:inst100|LPM_MUX:lpm_mux_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_muxVDM:inst100|LPM_MUX:lpm_mux_component" with the following parameter: - Info: Parameter "LPM_WIDTH" = "128" - Info: Parameter "LPM_SIZE" = "16" - Info: Parameter "LPM_WIDTHS" = "4" - Info: Parameter "LPM_PIPELINE" = "0" - Info: Parameter "LPM_TYPE" = "LPM_MUX" - Info: Parameter "LPM_HINT" = "UNUSED" -Info: Found 1 design units, including 1 entities, in source file db/mux_bbe.tdf - Info: Found entity 1: mux_bbe -Info: Elaborating entity "mux_bbe" for hierarchy "Video:Fredi_Aschwanden|lpm_muxVDM:inst100|LPM_MUX:lpm_mux_component|mux_bbe:auto_generated" -Info: Elaborating entity "lpm_ff6" for hierarchy "Video:Fredi_Aschwanden|lpm_ff6:inst94" -Info: Elaborating entity "lpm_ff" for hierarchy "Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component" with the following parameter: - Info: Parameter "lpm_fftype" = "DFF" - Info: Parameter "lpm_type" = "LPM_FF" - Info: Parameter "lpm_width" = "128" -Info: Elaborating entity "lpm_ff1" for hierarchy "Video:Fredi_Aschwanden|lpm_ff1:inst4" -Info: Elaborating entity "lpm_ff" for hierarchy "Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component" with the following parameter: - Info: Parameter "lpm_fftype" = "DFF" - Info: Parameter "lpm_type" = "LPM_FF" - Info: Parameter "lpm_width" = "32" -Info: Elaborating entity "altddio_bidir0" for hierarchy "Video:Fredi_Aschwanden|altddio_bidir0:inst1" -Info: Elaborating entity "altddio_bidir" for hierarchy "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component" with the following parameter: - Info: Parameter "extend_oe_disable" = "UNUSED" - Info: Parameter "implement_input_in_lcell" = "ON" - Info: Parameter "intended_device_family" = "Cyclone III" - Info: Parameter "invert_output" = "OFF" - Info: Parameter "lpm_type" = "altddio_bidir" - Info: Parameter "oe_reg" = "UNUSED" - Info: Parameter "power_up_high" = "OFF" - Info: Parameter "width" = "32" -Info: Found 1 design units, including 1 entities, in source file db/ddio_bidir_3jl.tdf - Info: Found entity 1: ddio_bidir_3jl -Info: Elaborating entity "ddio_bidir_3jl" for hierarchy "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated" -Info: Elaborating entity "lpm_mux5" for hierarchy "Video:Fredi_Aschwanden|lpm_mux5:inst22" -Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_mux5:inst22|LPM_MUX:lpm_mux_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_mux5:inst22|LPM_MUX:lpm_mux_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_mux5:inst22|LPM_MUX:lpm_mux_component" with the following parameter: - Info: Parameter "LPM_WIDTH" = "64" - Info: Parameter "LPM_SIZE" = "4" - Info: Parameter "LPM_WIDTHS" = "2" - Info: Parameter "LPM_PIPELINE" = "0" - Info: Parameter "LPM_TYPE" = "LPM_MUX" - Info: Parameter "LPM_HINT" = "UNUSED" -Info: Found 1 design units, including 1 entities, in source file db/mux_58e.tdf - Info: Found entity 1: mux_58e -Info: Elaborating entity "mux_58e" for hierarchy "Video:Fredi_Aschwanden|lpm_mux5:inst22|LPM_MUX:lpm_mux_component|mux_58e:auto_generated" -Info: Elaborating entity "lpm_ff0" for hierarchy "Video:Fredi_Aschwanden|lpm_ff0:inst14" -Info: Elaborating entity "lpm_ff" for hierarchy "Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component" with the following parameter: - Info: Parameter "lpm_fftype" = "DFF" - Info: Parameter "lpm_type" = "LPM_FF" - Info: Parameter "lpm_width" = "32" -Info: Elaborating entity "lpm_bustri_LONG" for hierarchy "Video:Fredi_Aschwanden|lpm_bustri_LONG:inst108" -Info: Elaborating entity "lpm_bustri" for hierarchy "Video:Fredi_Aschwanden|lpm_bustri_LONG:inst108|lpm_bustri:lpm_bustri_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_bustri_LONG:inst108|lpm_bustri:lpm_bustri_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_bustri_LONG:inst108|lpm_bustri:lpm_bustri_component" with the following parameter: - Info: Parameter "lpm_type" = "LPM_BUSTRI" - Info: Parameter "lpm_width" = "32" -Info: Elaborating entity "lpm_latch0" for hierarchy "Video:Fredi_Aschwanden|lpm_latch0:inst27" -Info: Elaborating entity "lpm_latch" for hierarchy "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component" with the following parameter: - Info: Parameter "lpm_type" = "LPM_LATCH" - Info: Parameter "lpm_width" = "32" -Info: Elaborating entity "lpm_bustri3" for hierarchy "Video:Fredi_Aschwanden|lpm_bustri3:inst66" -Info: Elaborating entity "lpm_bustri" for hierarchy "Video:Fredi_Aschwanden|lpm_bustri3:inst66|lpm_bustri:lpm_bustri_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_bustri3:inst66|lpm_bustri:lpm_bustri_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_bustri3:inst66|lpm_bustri:lpm_bustri_component" with the following parameter: - Info: Parameter "lpm_type" = "LPM_BUSTRI" - Info: Parameter "lpm_width" = "6" -Info: Elaborating entity "altdpram1" for hierarchy "Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED" -Info: Elaborating entity "altsyncram" for hierarchy "Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component" with the following parameter: - Info: Parameter "address_reg_b" = "CLOCK1" - Info: Parameter "clock_enable_input_a" = "BYPASS" - Info: Parameter "clock_enable_input_b" = "BYPASS" - Info: Parameter "clock_enable_output_a" = "BYPASS" - Info: Parameter "clock_enable_output_b" = "BYPASS" - Info: Parameter "indata_reg_b" = "CLOCK1" - Info: Parameter "intended_device_family" = "Cyclone III" - Info: Parameter "lpm_type" = "altsyncram" - Info: Parameter "numwords_a" = "256" - Info: Parameter "numwords_b" = "256" - Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT" - Info: Parameter "outdata_aclr_a" = "NONE" - Info: Parameter "outdata_aclr_b" = "NONE" - Info: Parameter "outdata_reg_a" = "CLOCK0" - Info: Parameter "outdata_reg_b" = "CLOCK1" - Info: Parameter "power_up_uninitialized" = "FALSE" - Info: Parameter "read_during_write_mode_port_a" = "OLD_DATA" - Info: Parameter "read_during_write_mode_port_b" = "OLD_DATA" - Info: Parameter "widthad_a" = "8" - Info: Parameter "widthad_b" = "8" - Info: Parameter "width_a" = "6" - Info: Parameter "width_b" = "6" - Info: Parameter "width_byteena_a" = "1" - Info: Parameter "width_byteena_b" = "1" - Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1" -Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lf92.tdf - Info: Found entity 1: altsyncram_lf92 -Info: Elaborating entity "altsyncram_lf92" for hierarchy "Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated" -Info: Elaborating entity "lpm_shiftreg0" for hierarchy "Video:Fredi_Aschwanden|lpm_shiftreg0:sr0" -Info: Elaborating entity "lpm_shiftreg" for hierarchy "Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component" with the following parameter: - Info: Parameter "lpm_direction" = "LEFT" - Info: Parameter "lpm_type" = "LPM_SHIFTREG" - Info: Parameter "lpm_width" = "16" -Info: Elaborating entity "MUX41" for hierarchy "Video:Fredi_Aschwanden|MUX41:inst45" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|MUX41:inst45" -Info: Elaborating entity "lpm_muxDZ" for hierarchy "Video:Fredi_Aschwanden|lpm_muxDZ:inst62" -Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_muxDZ:inst62|LPM_MUX:lpm_mux_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_muxDZ:inst62|LPM_MUX:lpm_mux_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_muxDZ:inst62|LPM_MUX:lpm_mux_component" with the following parameter: - Info: Parameter "LPM_WIDTH" = "128" - Info: Parameter "LPM_SIZE" = "2" - Info: Parameter "LPM_WIDTHS" = "1" - Info: Parameter "LPM_PIPELINE" = "1" - Info: Parameter "LPM_TYPE" = "LPM_MUX" - Info: Parameter "LPM_HINT" = "UNUSED" -Info: Found 1 design units, including 1 entities, in source file db/mux_dcf.tdf - Info: Found entity 1: mux_dcf -Info: Elaborating entity "mux_dcf" for hierarchy "Video:Fredi_Aschwanden|lpm_muxDZ:inst62|LPM_MUX:lpm_mux_component|mux_dcf:auto_generated" -Info: Elaborating entity "lpm_fifoDZ" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63" -Info: Elaborating entity "scfifo" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component" with the following parameter: - Info: Parameter "add_ram_output_register" = "OFF" - Info: Parameter "intended_device_family" = "Cyclone III" - Info: Parameter "lpm_numwords" = "128" - Info: Parameter "lpm_showahead" = "ON" - Info: Parameter "lpm_type" = "scfifo" - Info: Parameter "lpm_width" = "128" - Info: Parameter "lpm_widthu" = "7" - Info: Parameter "overflow_checking" = "OFF" - Info: Parameter "underflow_checking" = "OFF" - Info: Parameter "use_eab" = "ON" -Info: Found 1 design units, including 1 entities, in source file db/scfifo_lk21.tdf - Info: Found entity 1: scfifo_lk21 -Info: Elaborating entity "scfifo_lk21" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated" -Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_oq21.tdf - Info: Found entity 1: a_dpfifo_oq21 -Info: Elaborating entity "a_dpfifo_oq21" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo" -Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gj81.tdf - Info: Found entity 1: altsyncram_gj81 -Info: Elaborating entity "altsyncram_gj81" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram" -Info: Found 1 design units, including 1 entities, in source file db/cmpr_br8.tdf - Info: Found entity 1: cmpr_br8 -Info: Elaborating entity "cmpr_br8" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cmpr_br8:almost_full_comparer" -Info: Elaborating entity "cmpr_br8" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cmpr_br8:three_comparison" -Info: Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf - Info: Found entity 1: cntr_omb -Info: Elaborating entity "cntr_omb" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb" -Info: Found 1 design units, including 1 entities, in source file db/cntr_5n7.tdf - Info: Found entity 1: cntr_5n7 -Info: Elaborating entity "cntr_5n7" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter" -Info: Found 1 design units, including 1 entities, in source file db/cntr_pmb.tdf - Info: Found entity 1: cntr_pmb -Info: Elaborating entity "cntr_pmb" for hierarchy "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr" -Info: Elaborating entity "lpm_bustri1" for hierarchy "Video:Fredi_Aschwanden|lpm_bustri1:inst51" -Info: Elaborating entity "lpm_bustri" for hierarchy "Video:Fredi_Aschwanden|lpm_bustri1:inst51|lpm_bustri:lpm_bustri_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_bustri1:inst51|lpm_bustri:lpm_bustri_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_bustri1:inst51|lpm_bustri:lpm_bustri_component" with the following parameter: - Info: Parameter "lpm_type" = "LPM_BUSTRI" - Info: Parameter "lpm_width" = "3" -Info: Elaborating entity "altdpram0" for hierarchy "Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED" -Info: Elaborating entity "altsyncram" for hierarchy "Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component" with the following parameter: - Info: Parameter "address_reg_b" = "CLOCK1" - Info: Parameter "clock_enable_input_a" = "BYPASS" - Info: Parameter "clock_enable_input_b" = "BYPASS" - Info: Parameter "clock_enable_output_a" = "BYPASS" - Info: Parameter "clock_enable_output_b" = "BYPASS" - Info: Parameter "indata_reg_b" = "CLOCK1" - Info: Parameter "intended_device_family" = "Cyclone III" - Info: Parameter "lpm_type" = "altsyncram" - Info: Parameter "numwords_a" = "16" - Info: Parameter "numwords_b" = "16" - Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT" - Info: Parameter "outdata_aclr_a" = "NONE" - Info: Parameter "outdata_aclr_b" = "NONE" - Info: Parameter "outdata_reg_a" = "CLOCK0" - Info: Parameter "outdata_reg_b" = "CLOCK1" - Info: Parameter "power_up_uninitialized" = "FALSE" - Info: Parameter "read_during_write_mode_port_a" = "OLD_DATA" - Info: Parameter "read_during_write_mode_port_b" = "OLD_DATA" - Info: Parameter "widthad_a" = "4" - Info: Parameter "widthad_b" = "4" - Info: Parameter "width_a" = "3" - Info: Parameter "width_b" = "3" - Info: Parameter "width_byteena_a" = "1" - Info: Parameter "width_byteena_b" = "1" - Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1" -Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rb92.tdf - Info: Found entity 1: altsyncram_rb92 -Info: Elaborating entity "altsyncram_rb92" for hierarchy "Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated" -Info: Elaborating entity "altdpram2" for hierarchy "Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55" -Info: Elaborating entity "altsyncram" for hierarchy "Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component" with the following parameter: - Info: Parameter "address_reg_b" = "CLOCK1" - Info: Parameter "clock_enable_input_a" = "BYPASS" - Info: Parameter "clock_enable_input_b" = "BYPASS" - Info: Parameter "clock_enable_output_a" = "BYPASS" - Info: Parameter "clock_enable_output_b" = "BYPASS" - Info: Parameter "indata_reg_b" = "CLOCK1" - Info: Parameter "intended_device_family" = "Cyclone III" - Info: Parameter "lpm_type" = "altsyncram" - Info: Parameter "numwords_a" = "256" - Info: Parameter "numwords_b" = "256" - Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT" - Info: Parameter "outdata_aclr_a" = "NONE" - Info: Parameter "outdata_aclr_b" = "NONE" - Info: Parameter "outdata_reg_a" = "CLOCK0" - Info: Parameter "outdata_reg_b" = "CLOCK1" - Info: Parameter "power_up_uninitialized" = "FALSE" - Info: Parameter "read_during_write_mode_port_a" = "OLD_DATA" - Info: Parameter "read_during_write_mode_port_b" = "OLD_DATA" - Info: Parameter "widthad_a" = "8" - Info: Parameter "widthad_b" = "8" - Info: Parameter "width_a" = "8" - Info: Parameter "width_b" = "8" - Info: Parameter "width_byteena_a" = "1" - Info: Parameter "width_byteena_b" = "1" - Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1" -Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pf92.tdf - Info: Found entity 1: altsyncram_pf92 -Info: Elaborating entity "altsyncram_pf92" for hierarchy "Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated" -Info: Elaborating entity "lpm_mux3" for hierarchy "Video:Fredi_Aschwanden|lpm_mux3:inst102" -Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_mux3:inst102|LPM_MUX:lpm_mux_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_mux3:inst102|LPM_MUX:lpm_mux_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_mux3:inst102|LPM_MUX:lpm_mux_component" with the following parameter: - Info: Parameter "LPM_WIDTH" = "1" - Info: Parameter "LPM_SIZE" = "2" - Info: Parameter "LPM_WIDTHS" = "1" - Info: Parameter "LPM_PIPELINE" = "0" - Info: Parameter "LPM_TYPE" = "LPM_MUX" - Info: Parameter "LPM_HINT" = "UNUSED" -Info: Found 1 design units, including 1 entities, in source file db/mux_96e.tdf - Info: Found entity 1: mux_96e -Info: Elaborating entity "mux_96e" for hierarchy "Video:Fredi_Aschwanden|lpm_mux3:inst102|LPM_MUX:lpm_mux_component|mux_96e:auto_generated" -Info: Elaborating entity "lpm_ff5" for hierarchy "Video:Fredi_Aschwanden|lpm_ff5:inst11" -Info: Elaborating entity "lpm_ff" for hierarchy "Video:Fredi_Aschwanden|lpm_ff5:inst11|lpm_ff:lpm_ff_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_ff5:inst11|lpm_ff:lpm_ff_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_ff5:inst11|lpm_ff:lpm_ff_component" with the following parameter: - Info: Parameter "lpm_fftype" = "DFF" - Info: Parameter "lpm_type" = "LPM_FF" - Info: Parameter "lpm_width" = "8" -Info: Elaborating entity "lpm_mux2" for hierarchy "Video:Fredi_Aschwanden|lpm_mux2:inst25" -Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_mux2:inst25|LPM_MUX:lpm_mux_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_mux2:inst25|LPM_MUX:lpm_mux_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_mux2:inst25|LPM_MUX:lpm_mux_component" with the following parameter: - Info: Parameter "LPM_WIDTH" = "8" - Info: Parameter "LPM_SIZE" = "16" - Info: Parameter "LPM_WIDTHS" = "4" - Info: Parameter "LPM_PIPELINE" = "2" - Info: Parameter "LPM_TYPE" = "LPM_MUX" - Info: Parameter "LPM_HINT" = "UNUSED" -Info: Found 1 design units, including 1 entities, in source file db/mux_mpe.tdf - Info: Found entity 1: mux_mpe -Info: Elaborating entity "mux_mpe" for hierarchy "Video:Fredi_Aschwanden|lpm_mux2:inst25|LPM_MUX:lpm_mux_component|mux_mpe:auto_generated" -Info: Elaborating entity "lpm_mux4" for hierarchy "Video:Fredi_Aschwanden|lpm_mux4:inst81" -Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_mux4:inst81|LPM_MUX:lpm_mux_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_mux4:inst81|LPM_MUX:lpm_mux_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_mux4:inst81|LPM_MUX:lpm_mux_component" with the following parameter: - Info: Parameter "LPM_WIDTH" = "7" - Info: Parameter "LPM_SIZE" = "2" - Info: Parameter "LPM_WIDTHS" = "1" - Info: Parameter "LPM_PIPELINE" = "0" - Info: Parameter "LPM_TYPE" = "LPM_MUX" - Info: Parameter "LPM_HINT" = "UNUSED" -Info: Found 1 design units, including 1 entities, in source file db/mux_f6e.tdf - Info: Found entity 1: mux_f6e -Info: Elaborating entity "mux_f6e" for hierarchy "Video:Fredi_Aschwanden|lpm_mux4:inst81|LPM_MUX:lpm_mux_component|mux_f6e:auto_generated" -Info: Elaborating entity "lpm_constant3" for hierarchy "Video:Fredi_Aschwanden|lpm_constant3:inst82" -Info: Elaborating entity "lpm_constant" for hierarchy "Video:Fredi_Aschwanden|lpm_constant3:inst82|lpm_constant:lpm_constant_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_constant3:inst82|lpm_constant:lpm_constant_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_constant3:inst82|lpm_constant:lpm_constant_component" with the following parameter: - Info: Parameter "lpm_cvalue" = "0" - Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO" - Info: Parameter "lpm_type" = "LPM_CONSTANT" - Info: Parameter "lpm_width" = "7" -Info: Elaborating entity "altddio_out2" for hierarchy "Video:Fredi_Aschwanden|altddio_out2:inst5" -Info: Elaborating entity "altddio_out" for hierarchy "Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component" with the following parameter: - Info: Parameter "extend_oe_disable" = "UNUSED" - Info: Parameter "intended_device_family" = "Cyclone III" - Info: Parameter "invert_output" = "OFF" - Info: Parameter "lpm_type" = "altddio_out" - Info: Parameter "oe_reg" = "UNUSED" - Info: Parameter "power_up_high" = "OFF" - Info: Parameter "width" = "24" -Info: Found 1 design units, including 1 entities, in source file db/ddio_out_o2f.tdf - Info: Found entity 1: ddio_out_o2f -Info: Elaborating entity "ddio_out_o2f" for hierarchy "Video:Fredi_Aschwanden|altddio_out2:inst5|altddio_out:altddio_out_component|ddio_out_o2f:auto_generated" -Info: Elaborating entity "lpm_mux6" for hierarchy "Video:Fredi_Aschwanden|lpm_mux6:inst7" -Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_mux6:inst7|LPM_MUX:lpm_mux_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_mux6:inst7|LPM_MUX:lpm_mux_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_mux6:inst7|LPM_MUX:lpm_mux_component" with the following parameter: - Info: Parameter "LPM_WIDTH" = "24" - Info: Parameter "LPM_SIZE" = "8" - Info: Parameter "LPM_WIDTHS" = "3" - Info: Parameter "LPM_PIPELINE" = "2" - Info: Parameter "LPM_TYPE" = "LPM_MUX" - Info: Parameter "LPM_HINT" = "UNUSED" -Info: Found 1 design units, including 1 entities, in source file db/mux_kpe.tdf - Info: Found entity 1: mux_kpe -Info: Elaborating entity "mux_kpe" for hierarchy "Video:Fredi_Aschwanden|lpm_mux6:inst7|LPM_MUX:lpm_mux_component|mux_kpe:auto_generated" -Info: Elaborating entity "lpm_ff3" for hierarchy "Video:Fredi_Aschwanden|lpm_ff3:inst49" -Info: Elaborating entity "lpm_ff" for hierarchy "Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component" with the following parameter: - Info: Parameter "lpm_fftype" = "DFF" - Info: Parameter "lpm_type" = "LPM_FF" - Info: Parameter "lpm_width" = "24" -Info: Elaborating entity "lpm_constant0" for hierarchy "Video:Fredi_Aschwanden|lpm_constant0:inst59" -Info: Elaborating entity "lpm_constant" for hierarchy "Video:Fredi_Aschwanden|lpm_constant0:inst59|lpm_constant:lpm_constant_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_constant0:inst59|lpm_constant:lpm_constant_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_constant0:inst59|lpm_constant:lpm_constant_component" with the following parameter: - Info: Parameter "lpm_cvalue" = "0" - Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO" - Info: Parameter "lpm_type" = "LPM_CONSTANT" - Info: Parameter "lpm_width" = "5" -Info: Elaborating entity "lpm_constant1" for hierarchy "Video:Fredi_Aschwanden|lpm_constant1:inst77" -Info: Elaborating entity "lpm_constant" for hierarchy "Video:Fredi_Aschwanden|lpm_constant1:inst77|lpm_constant:lpm_constant_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_constant1:inst77|lpm_constant:lpm_constant_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_constant1:inst77|lpm_constant:lpm_constant_component" with the following parameter: - Info: Parameter "lpm_cvalue" = "0" - Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO" - Info: Parameter "lpm_type" = "LPM_CONSTANT" - Info: Parameter "lpm_width" = "2" -Info: Elaborating entity "lpm_ff4" for hierarchy "Video:Fredi_Aschwanden|lpm_ff4:inst10" -Info: Elaborating entity "lpm_ff" for hierarchy "Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component" with the following parameter: - Info: Parameter "lpm_fftype" = "DFF" - Info: Parameter "lpm_type" = "LPM_FF" - Info: Parameter "lpm_width" = "16" -Info: Elaborating entity "lpm_mux1" for hierarchy "Video:Fredi_Aschwanden|lpm_mux1:inst24" -Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_mux1:inst24|LPM_MUX:lpm_mux_component" -Info: Assertion information: Value of LPM_PIPELINE parameter (4) should be lower -- use 1 for best performance/utilization -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_mux1:inst24|LPM_MUX:lpm_mux_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_mux1:inst24|LPM_MUX:lpm_mux_component" with the following parameter: - Info: Parameter "LPM_WIDTH" = "16" - Info: Parameter "LPM_SIZE" = "8" - Info: Parameter "LPM_WIDTHS" = "3" - Info: Parameter "LPM_PIPELINE" = "4" - Info: Parameter "LPM_TYPE" = "LPM_MUX" - Info: Parameter "LPM_HINT" = "UNUSED" -Info: Assertion information: Value of LPM_PIPELINE parameter 4 should be lower -- use 1 for best performance/utilization -Info: Found 1 design units, including 1 entities, in source file db/mux_npe.tdf - Info: Found entity 1: mux_npe -Info: Elaborating entity "mux_npe" for hierarchy "Video:Fredi_Aschwanden|lpm_mux1:inst24|LPM_MUX:lpm_mux_component|mux_npe:auto_generated" -Info: Elaborating entity "lpm_constant2" for hierarchy "Video:Fredi_Aschwanden|lpm_constant2:inst23" -Info: Elaborating entity "lpm_constant" for hierarchy "Video:Fredi_Aschwanden|lpm_constant2:inst23|lpm_constant:lpm_constant_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_constant2:inst23|lpm_constant:lpm_constant_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_constant2:inst23|lpm_constant:lpm_constant_component" with the following parameter: - Info: Parameter "lpm_cvalue" = "0" - Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO" - Info: Parameter "lpm_type" = "LPM_CONSTANT" - Info: Parameter "lpm_width" = "8" -Info: Elaborating entity "lpm_mux0" for hierarchy "Video:Fredi_Aschwanden|lpm_mux0:inst21" -Info: Elaborating entity "LPM_MUX" for hierarchy "Video:Fredi_Aschwanden|lpm_mux0:inst21|LPM_MUX:lpm_mux_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|lpm_mux0:inst21|LPM_MUX:lpm_mux_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|lpm_mux0:inst21|LPM_MUX:lpm_mux_component" with the following parameter: - Info: Parameter "LPM_WIDTH" = "32" - Info: Parameter "LPM_SIZE" = "4" - Info: Parameter "LPM_WIDTHS" = "2" - Info: Parameter "LPM_PIPELINE" = "4" - Info: Parameter "LPM_TYPE" = "LPM_MUX" - Info: Parameter "LPM_HINT" = "UNUSED" -Info: Found 1 design units, including 1 entities, in source file db/mux_gpe.tdf - Info: Found entity 1: mux_gpe -Info: Elaborating entity "mux_gpe" for hierarchy "Video:Fredi_Aschwanden|lpm_mux0:inst21|LPM_MUX:lpm_mux_component|mux_gpe:auto_generated" -Info: Elaborating entity "altddio_out0" for hierarchy "Video:Fredi_Aschwanden|altddio_out0:inst2" -Info: Elaborating entity "altddio_out" for hierarchy "Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component" with the following parameter: - Info: Parameter "extend_oe_disable" = "UNUSED" - Info: Parameter "intended_device_family" = "Cyclone III" - Info: Parameter "invert_output" = "ON" - Info: Parameter "lpm_type" = "altddio_out" - Info: Parameter "oe_reg" = "UNUSED" - Info: Parameter "power_up_high" = "ON" - Info: Parameter "width" = "4" -Info: Found 1 design units, including 1 entities, in source file db/ddio_out_are.tdf - Info: Found entity 1: ddio_out_are -Info: Elaborating entity "ddio_out_are" for hierarchy "Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated" -Info: Elaborating entity "altpll2" for hierarchy "altpll2:inst12" -Info: Elaborating entity "altpll" for hierarchy "altpll2:inst12|altpll:altpll_component" -Info: Elaborated megafunction instantiation "altpll2:inst12|altpll:altpll_component" -Info: Instantiated megafunction "altpll2:inst12|altpll:altpll_component" with the following parameter: - Info: Parameter "bandwidth_type" = "AUTO" - Info: Parameter "clk0_divide_by" = "1" - Info: Parameter "clk0_duty_cycle" = "50" - Info: Parameter "clk0_multiply_by" = "4" - Info: Parameter "clk0_phase_shift" = "5051" - Info: Parameter "clk1_divide_by" = "1" - Info: Parameter "clk1_duty_cycle" = "50" - Info: Parameter "clk1_multiply_by" = "4" - Info: Parameter "clk1_phase_shift" = "0" - Info: Parameter "clk2_divide_by" = "1" - Info: Parameter "clk2_duty_cycle" = "50" - Info: Parameter "clk2_multiply_by" = "4" - Info: Parameter "clk2_phase_shift" = "3788" - Info: Parameter "clk3_divide_by" = "1" - Info: Parameter "clk3_duty_cycle" = "50" - Info: Parameter "clk3_multiply_by" = "4" - Info: Parameter "clk3_phase_shift" = "2210" - Info: Parameter "clk4_divide_by" = "1" - Info: Parameter "clk4_duty_cycle" = "50" - Info: Parameter "clk4_multiply_by" = "2" - Info: Parameter "clk4_phase_shift" = "11364" - Info: Parameter "compensate_clock" = "CLK0" - Info: Parameter "inclk0_input_frequency" = "30303" - Info: Parameter "intended_device_family" = "Cyclone III" - Info: Parameter "lpm_type" = "altpll" - Info: Parameter "operation_mode" = "SOURCE_SYNCHRONOUS" - Info: Parameter "pll_type" = "AUTO" - Info: Parameter "port_activeclock" = "PORT_UNUSED" - Info: Parameter "port_areset" = "PORT_UNUSED" - Info: Parameter "port_clkbad0" = "PORT_UNUSED" - Info: Parameter "port_clkbad1" = "PORT_UNUSED" - Info: Parameter "port_clkloss" = "PORT_UNUSED" - Info: Parameter "port_clkswitch" = "PORT_UNUSED" - Info: Parameter "port_configupdate" = "PORT_UNUSED" - Info: Parameter "port_fbin" = "PORT_UNUSED" - Info: Parameter "port_inclk0" = "PORT_USED" - Info: Parameter "port_inclk1" = "PORT_UNUSED" - Info: Parameter "port_locked" = "PORT_UNUSED" - Info: Parameter "port_pfdena" = "PORT_UNUSED" - Info: Parameter "port_phasecounterselect" = "PORT_UNUSED" - Info: Parameter "port_phasedone" = "PORT_UNUSED" - Info: Parameter "port_phasestep" = "PORT_UNUSED" - Info: Parameter "port_phaseupdown" = "PORT_UNUSED" - Info: Parameter "port_pllena" = "PORT_UNUSED" - Info: Parameter "port_scanaclr" = "PORT_UNUSED" - Info: Parameter "port_scanclk" = "PORT_UNUSED" - Info: Parameter "port_scanclkena" = "PORT_UNUSED" - Info: Parameter "port_scandata" = "PORT_UNUSED" - Info: Parameter "port_scandataout" = "PORT_UNUSED" - Info: Parameter "port_scandone" = "PORT_UNUSED" - Info: Parameter "port_scanread" = "PORT_UNUSED" - Info: Parameter "port_scanwrite" = "PORT_UNUSED" - Info: Parameter "port_clk0" = "PORT_USED" - Info: Parameter "port_clk1" = "PORT_USED" - Info: Parameter "port_clk2" = "PORT_USED" - Info: Parameter "port_clk3" = "PORT_USED" - Info: Parameter "port_clk4" = "PORT_USED" - Info: Parameter "port_clk5" = "PORT_UNUSED" - Info: Parameter "port_clkena0" = "PORT_UNUSED" - Info: Parameter "port_clkena1" = "PORT_UNUSED" - Info: Parameter "port_clkena2" = "PORT_UNUSED" - Info: Parameter "port_clkena3" = "PORT_UNUSED" - Info: Parameter "port_clkena4" = "PORT_UNUSED" - Info: Parameter "port_clkena5" = "PORT_UNUSED" - Info: Parameter "port_extclk0" = "PORT_UNUSED" - Info: Parameter "port_extclk1" = "PORT_UNUSED" - Info: Parameter "port_extclk2" = "PORT_UNUSED" - Info: Parameter "port_extclk3" = "PORT_UNUSED" - Info: Parameter "width_clock" = "5" -Info: Found 1 design units, including 1 entities, in source file db/altpll_isv2.tdf - Info: Found entity 1: altpll_isv2 -Info: Elaborating entity "altpll_isv2" for hierarchy "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated" -Warning: Using design file altpll4.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project - Info: Found entity 1: altpll4 -Info: Elaborating entity "altpll4" for hierarchy "altpll4:inst22" -Info: Elaborating entity "altpll" for hierarchy "altpll4:inst22|altpll:altpll_component" -Info: Elaborated megafunction instantiation "altpll4:inst22|altpll:altpll_component" -Info: Instantiated megafunction "altpll4:inst22|altpll:altpll_component" with the following parameter: - Info: Parameter "bandwidth_type" = "AUTO" - Info: Parameter "clk0_divide_by" = "1" - Info: Parameter "clk0_duty_cycle" = "50" - Info: Parameter "clk0_multiply_by" = "2" - Info: Parameter "clk0_phase_shift" = "0" - Info: Parameter "compensate_clock" = "CLK0" - Info: Parameter "inclk0_input_frequency" = "20833" - Info: Parameter "intended_device_family" = "Cyclone III" - Info: Parameter "lpm_type" = "altpll" - Info: Parameter "operation_mode" = "NORMAL" - Info: Parameter "pll_type" = "AUTO" - Info: Parameter "port_activeclock" = "PORT_UNUSED" - Info: Parameter "port_areset" = "PORT_USED" - Info: Parameter "port_clk0" = "PORT_USED" - Info: Parameter "port_clk1" = "PORT_UNUSED" - Info: Parameter "port_clk2" = "PORT_UNUSED" - Info: Parameter "port_clk3" = "PORT_UNUSED" - Info: Parameter "port_clk4" = "PORT_UNUSED" - Info: Parameter "port_clk5" = "PORT_UNUSED" - Info: Parameter "port_clkbad0" = "PORT_UNUSED" - Info: Parameter "port_clkbad1" = "PORT_UNUSED" - Info: Parameter "port_clkena0" = "PORT_UNUSED" - Info: Parameter "port_clkena1" = "PORT_UNUSED" - Info: Parameter "port_clkena2" = "PORT_UNUSED" - Info: Parameter "port_clkena3" = "PORT_UNUSED" - Info: Parameter "port_clkena4" = "PORT_UNUSED" - Info: Parameter "port_clkena5" = "PORT_UNUSED" - Info: Parameter "port_clkloss" = "PORT_UNUSED" - Info: Parameter "port_clkswitch" = "PORT_UNUSED" - Info: Parameter "port_configupdate" = "PORT_USED" - Info: Parameter "port_extclk0" = "PORT_UNUSED" - Info: Parameter "port_extclk1" = "PORT_UNUSED" - Info: Parameter "port_extclk2" = "PORT_UNUSED" - Info: Parameter "port_extclk3" = "PORT_UNUSED" - Info: Parameter "port_fbin" = "PORT_UNUSED" - Info: Parameter "port_inclk0" = "PORT_USED" - Info: Parameter "port_inclk1" = "PORT_UNUSED" - Info: Parameter "port_locked" = "PORT_USED" - Info: Parameter "port_pfdena" = "PORT_UNUSED" - Info: Parameter "port_phasecounterselect" = "PORT_UNUSED" - Info: Parameter "port_phasedone" = "PORT_UNUSED" - Info: Parameter "port_phasestep" = "PORT_UNUSED" - Info: Parameter "port_phaseupdown" = "PORT_UNUSED" - Info: Parameter "port_pllena" = "PORT_UNUSED" - Info: Parameter "port_scanaclr" = "PORT_UNUSED" - Info: Parameter "port_scanclk" = "PORT_USED" - Info: Parameter "port_scanclkena" = "PORT_USED" - Info: Parameter "port_scandata" = "PORT_USED" - Info: Parameter "port_scandataout" = "PORT_USED" - Info: Parameter "port_scandone" = "PORT_USED" - Info: Parameter "port_scanread" = "PORT_UNUSED" - Info: Parameter "port_scanwrite" = "PORT_UNUSED" - Info: Parameter "scan_chain_mif_file" = "altpll4.mif" - Info: Parameter "self_reset_on_loss_lock" = "OFF" - Info: Parameter "width_clock" = "5" - Info: Parameter "width_phasecounterselect" = "4" -Info: Found 1 design units, including 1 entities, in source file db/altpll_c6j2.tdf - Info: Found entity 1: altpll_c6j2 -Info: Elaborating entity "altpll_c6j2" for hierarchy "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated" -Warning: Using design file altpll_reconfig1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project - Info: Found entity 1: altpll_reconfig1 -Info: Elaborating entity "altpll_reconfig1" for hierarchy "altpll_reconfig1:inst7" -Warning: Using design file altpll_reconfig1_pllrcfg_t4q.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project - Info: Found entity 1: altpll_reconfig1_pllrcfg_t4q -Info: Elaborating entity "altpll_reconfig1_pllrcfg_t4q" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component" -Info: Elaborating entity "altsyncram" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4" -Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4" -Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4" with the following parameter: - Info: Parameter "OPERATION_MODE" = "SINGLE_PORT" - Info: Parameter "WIDTH_A" = "1" - Info: Parameter "WIDTHAD_A" = "8" - Info: Parameter "NUMWORDS_A" = "144" - Info: Parameter "WIDTH_BYTEENA_A" = "1" -Info: Found 1 design units, including 1 entities, in source file db/altsyncram_46r.tdf - Info: Found entity 1: altsyncram_46r -Info: Elaborating entity "altsyncram_46r" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|altsyncram:altsyncram4|altsyncram_46r:auto_generated" -Info: Elaborating entity "lpm_add_sub" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub5" -Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub5" -Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub5" with the following parameter: - Info: Parameter "LPM_WIDTH" = "9" -Info: Found 1 design units, including 1 entities, in source file db/add_sub_hpa.tdf - Info: Found entity 1: add_sub_hpa -Info: Elaborating entity "add_sub_hpa" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub5|add_sub_hpa:auto_generated" -Info: Elaborating entity "lpm_add_sub" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub6" -Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub6" -Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub6" with the following parameter: - Info: Parameter "LPM_WIDTH" = "8" -Info: Found 1 design units, including 1 entities, in source file db/add_sub_k8a.tdf - Info: Found entity 1: add_sub_k8a -Info: Elaborating entity "add_sub_k8a" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_add_sub:add_sub6|add_sub_k8a:auto_generated" -Info: Elaborating entity "lpm_compare" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7" -Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7" -Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7" with the following parameter: - Info: Parameter "LPM_WIDTH" = "8" -Info: Found 1 design units, including 1 entities, in source file db/cmpr_tnd.tdf - Info: Found entity 1: cmpr_tnd -Info: Elaborating entity "cmpr_tnd" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_compare:cmpr7|cmpr_tnd:auto_generated" -Info: Elaborating entity "lpm_counter" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1" -Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1" -Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1" with the following parameter: - Info: Parameter "LPM_DIRECTION" = "DOWN" - Info: Parameter "lpm_modulus" = "144" - Info: Parameter "lpm_port_updown" = "PORT_UNUSED" - Info: Parameter "LPM_WIDTH" = "8" -Info: Found 1 design units, including 1 entities, in source file db/cntr_30l.tdf - Info: Found entity 1: cntr_30l -Info: Elaborating entity "cntr_30l" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr1|cntr_30l:auto_generated" -Info: Elaborating entity "lpm_counter" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13" -Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13" -Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13" with the following parameter: - Info: Parameter "LPM_DIRECTION" = "DOWN" - Info: Parameter "lpm_port_updown" = "PORT_UNUSED" - Info: Parameter "LPM_WIDTH" = "6" -Info: Found 1 design units, including 1 entities, in source file db/cntr_qij.tdf - Info: Found entity 1: cntr_qij -Info: Elaborating entity "cntr_qij" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr13|cntr_qij:auto_generated" -Info: Elaborating entity "lpm_counter" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14" -Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14" -Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14" with the following parameter: - Info: Parameter "LPM_DIRECTION" = "DOWN" - Info: Parameter "lpm_port_updown" = "PORT_UNUSED" - Info: Parameter "LPM_WIDTH" = "5" -Info: Found 1 design units, including 1 entities, in source file db/cntr_pij.tdf - Info: Found entity 1: cntr_pij -Info: Elaborating entity "cntr_pij" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr14|cntr_pij:auto_generated" -Info: Elaborating entity "lpm_counter" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2" -Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2" -Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2" with the following parameter: - Info: Parameter "LPM_DIRECTION" = "UP" - Info: Parameter "lpm_port_updown" = "PORT_UNUSED" - Info: Parameter "LPM_WIDTH" = "8" -Info: Found 1 design units, including 1 entities, in source file db/cntr_9cj.tdf - Info: Found entity 1: cntr_9cj -Info: Elaborating entity "cntr_9cj" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_counter:cntr2|cntr_9cj:auto_generated" -Info: Elaborating entity "lpm_decode" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_decode:decode11" -Info: Elaborated megafunction instantiation "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_decode:decode11" -Info: Instantiated megafunction "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_decode:decode11" with the following parameter: - Info: Parameter "LPM_DECODES" = "5" - Info: Parameter "LPM_WIDTH" = "3" -Info: Found 1 design units, including 1 entities, in source file db/decode_2af.tdf - Info: Found entity 1: decode_2af -Info: Elaborating entity "decode_2af" for hierarchy "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|lpm_decode:decode11|decode_2af:auto_generated" -Info: Elaborating entity "DSP" for hierarchy "DSP:Mathias_Alles" -Info: Elaborating entity "interrupt_handler" for hierarchy "interrupt_handler:nobody" -Info: Elaborating entity "lpm_counter0" for hierarchy "lpm_counter0:inst18" -Info: Elaborating entity "lpm_counter" for hierarchy "lpm_counter0:inst18|lpm_counter:lpm_counter_component" -Info: Elaborated megafunction instantiation "lpm_counter0:inst18|lpm_counter:lpm_counter_component" -Info: Instantiated megafunction "lpm_counter0:inst18|lpm_counter:lpm_counter_component" with the following parameter: - Info: Parameter "lpm_direction" = "UP" - Info: Parameter "lpm_port_updown" = "PORT_UNUSED" - Info: Parameter "lpm_type" = "LPM_COUNTER" - Info: Parameter "lpm_width" = "18" -Info: Found 1 design units, including 1 entities, in source file db/cntr_mph.tdf - Info: Found entity 1: cntr_mph -Info: Elaborating entity "cntr_mph" for hierarchy "lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated" -Info: Elaborating entity "altddio_out3" for hierarchy "altddio_out3:inst5" -Info: Elaborating entity "altddio_out" for hierarchy "altddio_out3:inst5|altddio_out:altddio_out_component" -Info: Elaborated megafunction instantiation "altddio_out3:inst5|altddio_out:altddio_out_component" -Info: Instantiated megafunction "altddio_out3:inst5|altddio_out:altddio_out_component" with the following parameter: - Info: Parameter "extend_oe_disable" = "UNUSED" - Info: Parameter "intended_device_family" = "Cyclone III" - Info: Parameter "invert_output" = "OFF" - Info: Parameter "lpm_type" = "altddio_out" - Info: Parameter "oe_reg" = "UNUSED" - Info: Parameter "power_up_high" = "OFF" - Info: Parameter "width" = "1" -Info: Found 1 design units, including 1 entities, in source file db/ddio_out_31f.tdf - Info: Found entity 1: ddio_out_31f -Info: Elaborating entity "ddio_out_31f" for hierarchy "altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated" -Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on -Info: Inferred 3 megafunctions from design logic - Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_14" - Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_6" - Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|op_12" -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_14" with the following parameter: - Info: Parameter "LPM_WIDTHA" = "12" - Info: Parameter "LPM_WIDTHB" = "6" - Info: Parameter "LPM_WIDTHP" = "18" - Info: Parameter "LPM_WIDTHR" = "18" - Info: Parameter "LPM_WIDTHS" = "1" - Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED" - Info: Parameter "INPUT_A_IS_CONSTANT" = "NO" - Info: Parameter "INPUT_B_IS_CONSTANT" = "NO" - Info: Parameter "MAXIMIZE_SPEED" = "5" -Info: Found 1 design units, including 1 entities, in source file db/mult_cat.tdf - Info: Found entity 1: mult_cat -Info: Elaborated megafunction instantiation "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6" -Info: Instantiated megafunction "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_mult:op_6" with the following parameter: - Info: Parameter "LPM_WIDTHA" = "12" - Info: Parameter "LPM_WIDTHB" = "5" - Info: Parameter "LPM_WIDTHP" = "17" - Info: Parameter "LPM_WIDTHR" = "17" - Info: Parameter "LPM_WIDTHS" = "1" - Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED" - Info: Parameter "INPUT_A_IS_CONSTANT" = "NO" - Info: Parameter "INPUT_B_IS_CONSTANT" = "NO" - Info: Parameter "MAXIMIZE_SPEED" = "5" -Info: Found 1 design units, including 1 entities, in source file db/mult_aat.tdf - Info: Found entity 1: mult_aat -Warning: The following nodes have both tri-state and non-tri-state drivers - Warning: Inserted always-enabled tri-state buffer between "IO[17]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[16]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[15]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[14]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[13]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[12]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[11]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[10]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[9]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[8]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[7]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[6]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[5]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[4]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[3]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[2]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[1]" and its non-tri-state driver. - Warning: Inserted always-enabled tri-state buffer between "IO[0]" and its non-tri-state driver. -Info: Registers with preset signals will power-up high -Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back -Warning: TRI or OPNDRN buffers permanently disabled - Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_PAR~synth" - Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nSCSI_RST~synth" - Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[7]~synth" - Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[6]~synth" - Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[5]~synth" - Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[4]~synth" - Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[3]~synth" - Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[2]~synth" - Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[1]~synth" - Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|SCSI_D[0]~synth" -Warning: TRI or OPNDRN buffers permanently enabled - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "IO~synth" - Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nSCSI_SEL~synth" - Warning: Node "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|nSCSI_BUSY~synth" -Warning: Output pins are stuck at VCC or GND - Warning (13410): Pin "nACSI_ACK" is stuck at VCC - Warning (13410): Pin "nACSI_CS" is stuck at VCC - Warning (13410): Pin "ACSI_DIR" is stuck at GND - Warning (13410): Pin "nSCSI_ACK" is stuck at VCC - Warning (13410): Pin "nSCSI_ATN" is stuck at VCC - Warning (13410): Pin "SCSI_DIR" is stuck at VCC - Warning (13410): Pin "nSYNC" is stuck at GND -Info: 78 registers lost all their fanouts during netlist optimizations. The first 78 are displayed below. - Info: Register "interrupt_handler:nobody|INT_CLEAR[31]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[30]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[29]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[28]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[27]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[26]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[25]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[24]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[23]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[22]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[21]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[20]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[19]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[18]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[17]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[16]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[15]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[14]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[13]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[12]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[11]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[10]" lost all its fanouts during netlist optimizations. - Info: Register "interrupt_handler:nobody|INT_CLEAR[7]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|FM_In" lost all its fanouts during netlist optimizations. - Info: Register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[6]" lost all its fanouts during netlist optimizations. - Info: Register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[5]" lost all its fanouts during netlist optimizations. - Info: Register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[4]" lost all its fanouts during netlist optimizations. - Info: Register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[3]" lost all its fanouts during netlist optimizations. - Info: Register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[2]" lost all its fanouts during netlist optimizations. - Info: Register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[1]" lost all its fanouts during netlist optimizations. - Info: Register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_5n7:usedw_counter|counter_reg_bit[0]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|\P_WAVSTRB:TMP" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_MIDI|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|\P_IRQ:DCD_TRANS" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|\P_IRQ:DCD_TRANS" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|AIP" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|LA" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|BSY_ERR" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|TCR[3]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[5]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[4]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[3]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[2]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[1]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[0]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|\PARITY:LOCK" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[7]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[6]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[5]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[4]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[3]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[2]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[1]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\FM_ENCODER:CNT[0]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|BUS_FREE" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|\REGISTERS:BSY_LOCK" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|\P_BUSFREE:TMP[2]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|\P_BUSFREE:TMP[1]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|\P_BUSFREE:TMP[0]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[7]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|IDR[6]" lost all its fanouts during netlist optimizations. - Info: Register "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]" lost all its fanouts during netlist optimizations. - Info: Register "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp|dffe15a[8]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_pe9:rs_brp|dffe16a[10]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_pe9:ws_bwp|dffe16a[10]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|dffpipe_gd9:ws_brp|dffe15a[8]" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.IDLE" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_1" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_2" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_3" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|DMA_STATE.DMA_STEP_4" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.IDLE" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.DMA_SEND" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.DMA_TARG_RCV" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.DMA_INIT_RCV" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_CONTROL:I_CONTROL|CTRL_STATE.WAIT_2200ns" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE.A_00" lost all its fanouts during netlist optimizations. - Info: Register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\ADDER:ADDER_DATA[12]" lost all its fanouts during netlist optimizations. -Info: Found the following redundant logic cells in design - Info (17048): Logic cell "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|cuda_combout_wire[0]" - Info (17048): Logic cell "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|cuda_combout_wire[1]" - Info (17048): Logic cell "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|cuda_combout_wire[2]" -Warning: Design contains 18 input pin(s) that do not drive logic - Warning (15610): No output dependent on input pin "nFB_BURST" - Warning (15610): No output dependent on input pin "nACSI_DRQ" - Warning (15610): No output dependent on input pin "nACSI_INT" - Warning (15610): No output dependent on input pin "nSCSI_DRQ" - Warning (15610): No output dependent on input pin "nSCSI_MSG" - Warning (15610): No output dependent on input pin "nDCHG" - Warning (15610): No output dependent on input pin "SD_DATA0" - Warning (15610): No output dependent on input pin "SD_DATA1" - Warning (15610): No output dependent on input pin "SD_DATA2" - Warning (15610): No output dependent on input pin "SD_CARD_DEDECT" - Warning (15610): No output dependent on input pin "SD_WP" - Warning (15610): No output dependent on input pin "nDACK0" - Warning (15610): No output dependent on input pin "WP_CF_CARD" - Warning (15610): No output dependent on input pin "nSCSI_C_D" - Warning (15610): No output dependent on input pin "nSCSI_I_O" - Warning (15610): No output dependent on input pin "nFB_CS3" - Warning (15610): No output dependent on input pin "TOUT0" - Warning (15610): No output dependent on input pin "nMASTER" -Info: Implemented 11489 device resources after synthesis - the final resource count might be different - Info: Implemented 51 input pins - Info: Implemented 112 output pins - Info: Implemented 132 bidirectional pins - Info: Implemented 10796 logic cells - Info: Implemented 324 RAM segments - Info: Implemented 4 PLLs - Info: Implemented 6 DSP elements -Info: Quartus II Analysis & Synthesis was successful. 0 errors, 143 warnings - Info: Peak virtual memory: 347 megabytes - Info: Processing ended: Wed Dec 15 02:21:56 2010 - Info: Elapsed time: 00:01:19 - Info: Total CPU time (on all processors): 00:01:20 - - diff --git a/FPGA_by_Fredi/firebee1.map.summary b/FPGA_by_Fredi/firebee1.map.summary index f8da91e..7a93fd1 100644 --- a/FPGA_by_Fredi/firebee1.map.summary +++ b/FPGA_by_Fredi/firebee1.map.summary @@ -1,14 +1,14 @@ -Analysis & Synthesis Status : Successful - Wed Dec 15 02:21:55 2010 +Analysis & Synthesis Status : Successful - Fri Aug 28 13:35:56 2015 Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition Revision Name : firebee1 Top-level Entity Name : firebee1 Family : Cyclone III -Total logic elements : 10,706 - Total combinational functions : 8,060 - Dedicated logic registers : 4,612 -Total registers : 4740 +Total logic elements : 11,642 + Total combinational functions : 8,656 + Dedicated logic registers : 5,028 +Total registers : 5156 Total pins : 295 Total virtual pins : 0 -Total memory bits : 109,344 +Total memory bits : 109,600 Embedded Multiplier 9-bit elements : 6 Total PLLs : 4 diff --git a/FPGA_by_Fredi/firebee1.pin b/FPGA_by_Fredi/firebee1.pin index 50b8dd7..9f213b1 100644 --- a/FPGA_by_Fredi/firebee1.pin +++ b/FPGA_by_Fredi/firebee1.pin @@ -33,7 +33,7 @@ -- Bank 5: 2.5V -- Bank 6: 3.0V -- Bank 7: 3.3V - -- Bank 8: 3.3V + -- Bank 8: 3.0V -- GND : Dedicated ground pin. Dedicated GND pins MUST be connected to GND. -- It can also be used to report unused dedicated pins. The connection -- on the board for unused dedicated pins depends on whether this will @@ -72,15 +72,15 @@ CHIP "firebee1" ASSIGNED TO AN: EP3C40F484C6 Pin Name/Usage : Location : Dir. : I/O Standard : Voltage : I/O Bank : User Assignment ------------------------------------------------------------------------------------------------------------- GND : A1 : gnd : : : : -VCCIO8 : A2 : power : : 3.3V : 8 : -LP_D[6] : A3 : bidir : 3.3-V LVTTL : : 8 : Y -nSRBLE : A4 : output : 3.3-V LVTTL : : 8 : Y -SRD[1] : A5 : bidir : 3.3-V LVTTL : : 8 : Y -IO[3] : A6 : bidir : 3.3-V LVTTL : : 8 : Y -IO[1] : A7 : bidir : 3.3-V LVTTL : : 8 : Y -IO[0] : A8 : bidir : 3.3-V LVTTL : : 8 : Y -SRD[10] : A9 : bidir : 3.3-V LVTTL : : 8 : Y -SRD[9] : A10 : bidir : 3.3-V LVTTL : : 8 : Y +VCCIO8 : A2 : power : : 3.0V : 8 : +LP_D[6] : A3 : bidir : 3.0-V LVCMOS : : 8 : Y +nSRBLE : A4 : output : 3.0-V LVCMOS : : 8 : Y +SRD[1] : A5 : bidir : 3.0-V LVCMOS : : 8 : Y +IO[3] : A6 : bidir : 3.0-V LVCMOS : : 8 : Y +IO[1] : A7 : bidir : 3.0-V LVCMOS : : 8 : Y +IO[0] : A8 : bidir : 3.0-V LVCMOS : : 8 : Y +SRD[10] : A9 : bidir : 3.0-V LVCMOS : : 8 : Y +SRD[9] : A10 : bidir : 3.0-V LVCMOS : : 8 : Y DVI_INT : A11 : input : 3.3-V LVTTL : : 8 : Y nDACK1 : A12 : input : 3.3-V LVTTL : : 7 : Y IO[16] : A13 : bidir : 3.3-V LVTTL : : 7 : Y @@ -126,7 +126,7 @@ FB_AD[23] : AB8 : bidir : 3.3-V LVTTL : FB_AD[26] : AB9 : bidir : 3.3-V LVTTL : : 3 : Y CLK24M576 : AB10 : output : 3.3-V LVTTL : : 3 : Y GND+ : AB11 : : : : 3 : -CLK33M : AB12 : input : 3.3-V LVTTL : : 4 : Y +CLK33MDIR : AB12 : input : 3.3-V LVTTL : : 4 : Y VD[29] : AB13 : bidir : 2.5 V : : 4 : Y VD[26] : AB14 : bidir : 2.5 V : : 4 : Y VD[24] : AB15 : bidir : 2.5 V : : 4 : Y @@ -139,14 +139,14 @@ VCCIO4 : AB21 : power : : 2.5V GND : AB22 : gnd : : : : ACSI_D[0] : B1 : bidir : 3.3-V LVTTL : : 1 : Y MIDI_TLR : B2 : output : 3.3-V LVTTL : : 1 : Y -LP_D[5] : B3 : bidir : 3.3-V LVTTL : : 8 : Y -nSRBHE : B4 : output : 3.3-V LVTTL : : 8 : Y -SRD[0] : B5 : bidir : 3.3-V LVTTL : : 8 : Y -IO[4] : B6 : bidir : 3.3-V LVTTL : : 8 : Y -IO[2] : B7 : bidir : 3.3-V LVTTL : : 8 : Y -nSRCS : B8 : output : 3.3-V LVTTL : : 8 : Y -SRD[8] : B9 : bidir : 3.3-V LVTTL : : 8 : Y -SRD[11] : B10 : bidir : 3.3-V LVTTL : : 8 : Y +LP_D[5] : B3 : bidir : 3.0-V LVCMOS : : 8 : Y +nSRBHE : B4 : output : 3.0-V LVCMOS : : 8 : Y +SRD[0] : B5 : bidir : 3.0-V LVCMOS : : 8 : Y +IO[4] : B6 : bidir : 3.0-V LVCMOS : : 8 : Y +IO[2] : B7 : bidir : 3.0-V LVCMOS : : 8 : Y +nSRCS : B8 : output : 3.0-V LVCMOS : : 8 : Y +SRD[8] : B9 : bidir : 3.0-V LVCMOS : : 8 : Y +SRD[11] : B10 : bidir : 3.0-V LVCMOS : : 8 : Y nRSTO_MCF : B11 : input : 3.3-V LVTTL : : 8 : Y nDACK0 : B12 : input : 3.3-V LVTTL : : 7 : Y IO[17] : B13 : bidir : 3.3-V LVTTL : : 7 : Y @@ -161,14 +161,14 @@ VB[5] : B21 : output : 3.0-V LVTTL : VB[4] : B22 : output : 3.0-V LVTTL : : 6 : Y ACSI_D[4] : C1 : bidir : 3.3-V LVTTL : : 1 : Y ACSI_D[3] : C2 : bidir : 3.3-V LVTTL : : 1 : Y -LP_D[2] : C3 : bidir : 3.3-V LVTTL : : 8 : Y -LP_D[1] : C4 : bidir : 3.3-V LVTTL : : 8 : Y +LP_D[2] : C3 : bidir : 3.0-V LVCMOS : : 8 : Y +LP_D[1] : C4 : bidir : 3.0-V LVCMOS : : 8 : Y GND : C5 : gnd : : : : -SRD[2] : C6 : bidir : 3.3-V LVTTL : : 8 : Y -IO[7] : C7 : bidir : 3.3-V LVTTL : : 8 : Y -IO[6] : C8 : bidir : 3.3-V LVTTL : : 8 : Y +SRD[2] : C6 : bidir : 3.0-V LVCMOS : : 8 : Y +IO[7] : C7 : bidir : 3.0-V LVCMOS : : 8 : Y +IO[6] : C8 : bidir : 3.0-V LVCMOS : : 8 : Y GND : C9 : gnd : : : : -SRD[4] : C10 : bidir : 3.3-V LVTTL : : 8 : Y +SRD[4] : C10 : bidir : 3.0-V LVCMOS : : 8 : Y GND : C11 : gnd : : : : GND : C12 : gnd : : : : IO[11] : C13 : bidir : 3.3-V LVTTL : : 7 : Y @@ -185,13 +185,13 @@ VB[2] : C22 : output : 3.0-V LVTTL : ACSI_D[5] : D2 : bidir : 3.3-V LVTTL : : 1 : Y GND : D3 : gnd : : : : VCCIO1 : D4 : power : : 3.3V : 1 : -VCCIO8 : D5 : power : : 3.3V : 8 : -LP_D[4] : D6 : bidir : 3.3-V LVTTL : : 8 : Y +VCCIO8 : D5 : power : : 3.0V : 8 : +LP_D[4] : D6 : bidir : 3.0-V LVCMOS : : 8 : Y RESERVED_INPUT_WITH_WEAK_PULLUP : D7 : : : : 8 : GND : D8 : gnd : : : : -VCCIO8 : D9 : power : : 3.3V : 8 : -SRD[12] : D10 : bidir : 3.3-V LVTTL : : 8 : Y -VCCIO8 : D11 : power : : 3.3V : 8 : +VCCIO8 : D9 : power : : 3.0V : 8 : +SRD[12] : D10 : bidir : 3.0-V LVCMOS : : 8 : Y +VCCIO8 : D11 : power : : 3.0V : 8 : VCCIO7 : D12 : power : : 3.3V : 7 : IO[12] : D13 : bidir : 3.3-V LVTTL : : 7 : Y VCCIO7 : D14 : power : : 3.3V : 7 : @@ -207,14 +207,14 @@ SCSI_D[1] : E1 : bidir : 3.3-V LVTTL : ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT : E2 : input : 3.3-V LVTTL : : 1 : N ACSI_D[2] : E3 : bidir : 3.3-V LVTTL : : 1 : Y RESERVED_INPUT_WITH_WEAK_PULLUP : E4 : : : : 1 : -LPDIR : E5 : output : 3.3-V LVTTL : : 8 : Y -LP_STR : E6 : output : 3.3-V LVTTL : : 8 : Y -LP_D[3] : E7 : bidir : 3.3-V LVTTL : : 8 : Y -VCCIO8 : E8 : power : : 3.3V : 8 : -IO[5] : E9 : bidir : 3.3-V LVTTL : : 8 : Y -SRD[6] : E10 : bidir : 3.3-V LVTTL : : 8 : Y +LPDIR : E5 : output : 3.0-V LVCMOS : : 8 : Y +LP_STR : E6 : output : 3.0-V LVCMOS : : 8 : Y +LP_D[3] : E7 : bidir : 3.0-V LVCMOS : : 8 : Y +VCCIO8 : E8 : power : : 3.0V : 8 : +IO[5] : E9 : bidir : 3.0-V LVCMOS : : 8 : Y +SRD[6] : E10 : bidir : 3.0-V LVCMOS : : 8 : Y nDREQ1 : E11 : output : 3.3-V LVTTL : : 7 : Y -MIDI_IN : E12 : input : 3.3-V LVTTL : : 7 : Y +MIDI_IN_PIN : E12 : bidir : 3.3-V LVTTL : : 7 : Y IO[13] : E13 : bidir : 3.3-V LVTTL : : 7 : Y SD_CMD_D1 : E14 : bidir : 3.3-V LVTTL : : 7 : Y YM_QC : E15 : output : 3.3-V LVTTL : : 7 : Y @@ -231,10 +231,10 @@ GND : F3 : gnd : : VCCIO1 : F4 : power : : 3.3V : 1 : GNDA3 : F5 : gnd : : : : VCCD_PLL3 : F6 : power : : 1.2V : : -LP_D[0] : F7 : bidir : 3.3-V LVTTL : : 8 : Y -nSRWE : F8 : output : 3.3-V LVTTL : : 8 : Y -SRD[5] : F9 : bidir : 3.3-V LVTTL : : 8 : Y -SRD[13] : F10 : bidir : 3.3-V LVTTL : : 8 : Y +LP_D[0] : F7 : bidir : 3.0-V LVCMOS : : 8 : Y +nSRWE : F8 : output : 3.0-V LVCMOS : : 8 : Y +SRD[5] : F9 : bidir : 3.0-V LVCMOS : : 8 : Y +SRD[13] : F10 : bidir : 3.0-V LVCMOS : : 8 : Y nSROE : F11 : output : 3.3-V LVTTL : : 7 : Y GND : F12 : gnd : : : : SD_CD_DATA3 : F13 : bidir : 3.3-V LVTTL : : 7 : Y @@ -254,10 +254,10 @@ SCSI_D[4] : G4 : bidir : 3.3-V LVTTL : ACSI_D[1] : G5 : bidir : 3.3-V LVTTL : : 1 : Y VCCA3 : G6 : power : : 2.5V : : LP_BUSY : G7 : input : 3.3-V LVTTL : : 8 : Y -LP_D[7] : G8 : bidir : 3.3-V LVTTL : : 8 : Y -SRD[14] : G9 : bidir : 3.3-V LVTTL : : 8 : Y -IO[8] : G10 : bidir : 3.3-V LVTTL : : 8 : Y -SRD[3] : G11 : bidir : 3.3-V LVTTL : : 8 : Y +LP_D[7] : G8 : bidir : 3.0-V LVCMOS : : 8 : Y +SRD[14] : G9 : bidir : 3.0-V LVCMOS : : 8 : Y +IO[8] : G10 : bidir : 3.0-V LVCMOS : : 8 : Y +SRD[3] : G11 : bidir : 3.0-V LVCMOS : : 8 : Y VCCINT : G12 : power : : 1.2V : : YM_QB : G13 : output : 3.3-V LVTTL : : 7 : Y nWR : G14 : output : 3.3-V LVTTL : : 7 : Y @@ -278,8 +278,8 @@ ACSI_D[7] : H6 : bidir : 3.3-V LVTTL : ACSI_D[6] : H7 : bidir : 3.3-V LVTTL : : 1 : Y RESERVED_INPUT_WITH_WEAK_PULLUP : H8 : : : : 1 : VCCINT : H9 : power : : 1.2V : : -SRD[15] : H10 : bidir : 3.3-V LVTTL : : 8 : Y -SRD[7] : H11 : bidir : 3.3-V LVTTL : : 8 : Y +SRD[15] : H10 : bidir : 3.0-V LVCMOS : : 8 : Y +SRD[7] : H11 : bidir : 3.0-V LVCMOS : : 8 : Y GND : H12 : gnd : : : : GND : H13 : gnd : : : : CTS : H14 : input : 3.3-V LVTTL : : 7 : Y @@ -534,7 +534,7 @@ VA[0] : W20 : output : 2.5 V : VA[2] : W21 : output : 2.5 V : : 5 : Y VA[1] : W22 : output : 2.5 V : : 5 : Y IDE_RDY : Y1 : input : 3.3-V LVTTL : : 2 : Y -AMKB_RX : Y2 : input : 3.3-V LVTTL : : 2 : Y +AMKB_RX : Y2 : input : 3.3-V LVCMOS : : 2 : Y FB_AD[0] : Y3 : bidir : 3.3-V LVTTL : : 3 : Y FB_SIZE1 : Y4 : input : 3.3-V LVTTL : : 3 : Y GND : Y5 : gnd : : : : diff --git a/FPGA_by_Fredi/firebee1.qsf b/FPGA_by_Fredi/firebee1.qsf index 86e8842..a1993e9 100644 --- a/FPGA_by_Fredi/firebee1.qsf +++ b/FPGA_by_Fredi/firebee1.qsf @@ -43,175 +43,9 @@ set_global_assignment -name ORIGINAL_QUARTUS_VERSION 8.1 set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:07:29 SEPTEMBER 03, 2009" set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2" set_global_assignment -name MISC_FILE "C:/firebee/FPGA/firebee1.dpf" -set_global_assignment -name SOURCE_FILE Video/altddio_bidir0.cmp -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF5380/wf5380_control.vhd -set_global_assignment -name SOURCE_FILE Video/altddio_out0.cmp -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF5380/wf5380_pkg.vhd -set_global_assignment -name SOURCE_FILE Video/altddio_out1.cmp -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF5380/wf5380_registers.vhd -set_global_assignment -name SOURCE_FILE Video/altddio_out2.cmp -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF5380/wf5380_soc_top.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF5380/wf5380_top.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_am_detector.vhd -set_global_assignment -name SOURCE_FILE FalconIO_SDCard_IDE_CF/dcfifo0.cmp -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/dcfifo0.vhd -set_global_assignment -name SOURCE_FILE Video/altdpram2.cmp -set_global_assignment -name SOURCE_FILE FalconIO_SDCard_IDE_CF/dcfifo1.cmp -set_global_assignment -name AHDL_FILE Video/DDR_CTR.tdf -set_global_assignment -name SOURCE_FILE Video/lpm_bustri0.cmp -set_global_assignment -name VHDL_FILE Video/lpm_bustri0.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_control.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_crc_logic.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_digital_pll.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_pkg.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_registers.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top_soc.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_transceiver.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_bustri5.cmp -set_global_assignment -name VHDL_FILE Video/lpm_bustri5.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_bustri6.cmp -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_bustri7.cmp -set_global_assignment -name VHDL_FILE Video/lpm_bustri7.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_compare1.cmp -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top_soc.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_gpio.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_constant2.cmp -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_interrupts.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_constant3.cmp -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_pkg.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_constant4.cmp -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_timers.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top_soc.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_ctrl.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_rx.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_top.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_tx.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_pkg.vhd -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_ff4.cmp -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_ff5.cmp -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_wave.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_ff6.cmp -set_global_assignment -name VHDL_FILE lpm_latch0.vhd -set_global_assignment -name SOURCE_FILE lpm_latch0.cmp -set_global_assignment -name QIP_FILE altpll1.qip -set_global_assignment -name SOURCE_FILE Video/lpm_fifoDZ.cmp -set_global_assignment -name VHDL_FILE Video/lpm_fifoDZ.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_latch1.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_mux0.cmp -set_global_assignment -name QIP_FILE altpll2.qip -set_global_assignment -name SOURCE_FILE Video/lpm_mux1.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_mux2.cmp -set_global_assignment -name QIP_FILE altpll3.qip -set_global_assignment -name SOURCE_FILE Video/lpm_mux3.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_mux4.cmp -set_global_assignment -name SOURCE_FILE Video/altdpram0.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_mux5.cmp -set_global_assignment -name VHDL_FILE Video/altdpram0.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_mux6.cmp -set_global_assignment -name SOURCE_FILE Video/altdpram1.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_muxDZ2.cmp -set_global_assignment -name VHDL_FILE Video/lpm_muxDZ2.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_muxDZ.cmp -set_global_assignment -name VHDL_FILE Video/lpm_muxDZ.vhd -set_global_assignment -name SOURCE_FILE altpll0.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_bustri1.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg1.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_ff0.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg2.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_bustri2.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg3.cmp -set_global_assignment -name SOURCE_FILE altpll2.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg4.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_bustri3.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg5.cmp -set_global_assignment -name VHDL_FILE Video/lpm_bustri3.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg6.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_bustri4.cmp -set_global_assignment -name VHDL_FILE altpll2.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_constant0.cmp -set_global_assignment -name SOURCE_FILE altpll3.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_constant1.cmp -set_global_assignment -name VHDL_FILE altpll3.vhd -set_global_assignment -name SOURCE_FILE lpm_counter0.cmp -set_global_assignment -name VHDL_FILE Video/lpm_ff0.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_ff1.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg0.cmp -set_global_assignment -name VHDL_FILE Video/lpm_ff1.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_ff2.cmp -set_global_assignment -name SOURCE_FILE Video/lpm_ff3.cmp -set_global_assignment -name VHDL_FILE Video/lpm_ff3.vhd -set_global_assignment -name AHDL_FILE Video/VIDEO_MOD_MUX_CLUTCTR.tdf -set_global_assignment -name VHDL_FILE Video/lpm_ff2.vhd -set_global_assignment -name SOURCE_FILE Video/lpm_fifo_dc0.cmp -set_global_assignment -name VHDL_FILE Video/lpm_fifo_dc0.vhd -set_global_assignment -name BDF_FILE Video/Video.bdf -set_global_assignment -name VHDL_FILE altpll1.vhd -set_global_assignment -name SOURCE_FILE altpll1.cmp -set_global_assignment -name BDF_FILE firebee1.bdf -set_global_assignment -name QIP_FILE altpll0.qip -set_global_assignment -name QIP_FILE lpm_counter0.qip -set_global_assignment -name VHDL_FILE "C:\\firebee\\FPGA\\FalconIO_SDCard_IDE_CF\\FalconIO_SDCard_IDE_CF.vhd" -set_global_assignment -name VHDL_FILE "C:\\firebee\\FPGA\\DSP\\DSP.vhd" -set_global_assignment -name QIP_FILE Video/lpm_shiftreg0.qip -set_global_assignment -name QIP_FILE Video/altdpram0.qip -set_global_assignment -name QIP_FILE Video/lpm_bustri1.qip -set_global_assignment -name QIP_FILE Video/altdpram1.qip -set_global_assignment -name QIP_FILE Video/lpm_bustri2.qip -set_global_assignment -name QIP_FILE Video/lpm_bustri4.qip -set_global_assignment -name QIP_FILE Video/lpm_constant0.qip -set_global_assignment -name QIP_FILE Video/lpm_constant1.qip -set_global_assignment -name QIP_FILE Video/lpm_mux0.qip -set_global_assignment -name QIP_FILE Video/lpm_mux1.qip -set_global_assignment -name QIP_FILE Video/lpm_mux2.qip -set_global_assignment -name QIP_FILE Video/lpm_constant2.qip -set_global_assignment -name QIP_FILE Video/altdpram2.qip -set_global_assignment -name QIP_FILE Video/lpm_bustri6.qip -set_global_assignment -name QIP_FILE Video/lpm_mux3.qip -set_global_assignment -name QIP_FILE Video/lpm_mux4.qip -set_global_assignment -name QIP_FILE Video/lpm_constant3.qip -set_global_assignment -name QIP_FILE Video/lpm_shiftreg1.qip -set_global_assignment -name QIP_FILE Video/lpm_latch1.qip -set_global_assignment -name QIP_FILE Video/lpm_constant4.qip -set_global_assignment -name QIP_FILE Video/lpm_shiftreg2.qip -set_global_assignment -name QIP_FILE Video/lpm_compare1.qip -set_global_assignment -name AHDL_FILE "C:\\firebee\\FPGA\\Interrupt_Handler\\interrupt_handler.tdf" -set_global_assignment -name QIP_FILE lpm_bustri_LONG.qip -set_global_assignment -name QIP_FILE lpm_bustri_BYT.qip -set_global_assignment -name QIP_FILE lpm_bustri_WORD.qip -set_global_assignment -name QIP_FILE Video/lpm_ff4.qip -set_global_assignment -name QIP_FILE Video/lpm_ff5.qip -set_global_assignment -name QIP_FILE Video/lpm_ff6.qip -set_global_assignment -name VECTOR_WAVEFORM_FILE firebee1.vwf -set_global_assignment -name QIP_FILE Video/lpm_shiftreg3.qip -set_global_assignment -name QIP_FILE Video/altddio_bidir0.qip -set_global_assignment -name QIP_FILE Video/altddio_out0.qip -set_global_assignment -name QIP_FILE Video/lpm_mux5.qip -set_global_assignment -name VHDL_FILE "C:\\firebee\\FPGA\\Video\\BLITTER\\BLITTER.vhd" -set_global_assignment -name QIP_FILE Video/lpm_shiftreg5.qip -set_global_assignment -name QIP_FILE Video/lpm_shiftreg6.qip -set_global_assignment -name QIP_FILE Video/lpm_shiftreg4.qip -set_global_assignment -name QIP_FILE Video/altddio_out1.qip -set_global_assignment -name QIP_FILE Video/altddio_out2.qip -set_global_assignment -name QIP_FILE altddio_out3.qip -set_global_assignment -name QIP_FILE Video/lpm_mux6.qip -set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF_pgk.vhd -set_global_assignment -name QIP_FILE FalconIO_SDCard_IDE_CF/dcfifo0.qip -set_global_assignment -name QIP_FILE FalconIO_SDCard_IDE_CF/dcfifo1.qip -set_global_assignment -name QIP_FILE Video/lpm_muxDZ.qip -set_global_assignment -name QIP_FILE Video/lpm_muxVDM.qip -set_global_assignment -name SOURCE_FILE firebee1.fit.summary_alt # Pin & Location Assignments # ========================== -set_location_assignment PIN_AB12 -to CLK33M set_location_assignment PIN_G2 -to MAIN_CLK set_location_assignment PIN_Y3 -to FB_AD[0] set_location_assignment PIN_Y6 -to FB_AD[1] @@ -485,7 +319,6 @@ set_location_assignment PIN_A20 -to nRD_DATA set_location_assignment PIN_C17 -to nDCHG set_location_assignment PIN_J4 -to nACSI_INT set_location_assignment PIN_K7 -to nACSI_DRQ -set_location_assignment PIN_E12 -to MIDI_IN set_location_assignment PIN_G7 -to LP_BUSY set_location_assignment PIN_Y1 -to IDE_RDY set_location_assignment PIN_G22 -to IDE_INT @@ -662,7 +495,7 @@ set_instance_assignment -name MAX_DELAY "5 ns" -from FB_AD -to BA set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to LED_FPGA_OK set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to VCKE set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to nVCS -set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to FB_AD +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to FB_AD set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to BA set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to DDR_CLK set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to VA @@ -680,15 +513,14 @@ set_instance_assignment -name CURRENT_STRENGTH_NEW 16MA -to VG set_instance_assignment -name CURRENT_STRENGTH_NEW 16MA -to VR set_instance_assignment -name CURRENT_STRENGTH_NEW 16MA -to nBLANK_PAD set_instance_assignment -name CURRENT_STRENGTH_NEW 16MA -to VSYNC_PAD -set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to nPD_VGA +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to nPD_VGA set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to nSYNC -set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to SRD -set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to IO -set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to nSRWE -set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to nSROE -set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to nSRCS -set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to nSRBLE -set_instance_assignment -name CURRENT_STRENGTH_NEW 8MA -to nSRBHE +set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to SRD +set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to IO +set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to nSRWE +set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to nSRCS +set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to nSRBLE +set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to nSRBHE set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to CLK24M576 set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to CLKUSB set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to CLK25M @@ -733,8 +565,268 @@ set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top # end ENTITY(firebee1) # -------------------- set_global_assignment -name MISC_FILE "C:/FireBee/FPGA/firebee1.dpf" -set_global_assignment -name QIP_FILE altpll_reconfig1.qip -set_global_assignment -name QIP_FILE altpll4.qip set_location_assignment PIN_E5 -to LPDIR set_location_assignment PIN_B11 -to nRSTO_MCF +set_global_assignment -name SOURCE_FILE Video/BLITTER/lpm_clshift0.cmp +set_global_assignment -name AHDL_FILE Video/BLITTER/lpm_clshift0.tdf +set_global_assignment -name SOURCE_FILE Video/BLITTER/altsyncram0.cmp +set_global_assignment -name AHDL_FILE Video/BLITTER/altsyncram0.tdf +set_global_assignment -name SOURCE_FILE Video/altddio_bidir0.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF5380/wf5380_control.vhd +set_global_assignment -name SOURCE_FILE Video/altddio_out0.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF5380/wf5380_pkg.vhd +set_global_assignment -name SOURCE_FILE Video/altddio_out1.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF5380/wf5380_registers.vhd +set_global_assignment -name SOURCE_FILE Video/altddio_out2.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF5380/wf5380_soc_top.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF5380/wf5380_top.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_am_detector.vhd +set_global_assignment -name SOURCE_FILE FalconIO_SDCard_IDE_CF/dcfifo0.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/dcfifo0.vhd +set_global_assignment -name SOURCE_FILE Video/altdpram2.cmp +set_global_assignment -name SOURCE_FILE FalconIO_SDCard_IDE_CF/dcfifo1.cmp +set_global_assignment -name AHDL_FILE Video/DDR_CTR.tdf +set_global_assignment -name SOURCE_FILE Video/lpm_bustri0.cmp +set_global_assignment -name VHDL_FILE Video/lpm_bustri0.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_control.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_crc_logic.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_digital_pll.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_pkg.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_registers.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_top_soc.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_FDC1772_IP/wf1772ip_transceiver.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_bustri5.cmp +set_global_assignment -name VHDL_FILE Video/lpm_bustri5.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_bustri6.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_ctrl_status.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_bustri7.cmp +set_global_assignment -name VHDL_FILE Video/lpm_bustri7.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_compare1.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_receive.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_top_soc.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_UART6850_IP/wf6850ip_transmit.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_gpio.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_constant2.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_interrupts.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_constant3.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_pkg.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_constant4.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_timers.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_top_soc.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_ctrl.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_rx.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_top.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_MFP68901_IP/wf68901ip_usart_tx.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_pkg.vhd +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_ff4.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_top_soc.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_ff5.cmp +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/WF_SND2149_IP/wf2149ip_wave.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_ff6.cmp +set_global_assignment -name VHDL_FILE lpm_latch0.vhd +set_global_assignment -name SOURCE_FILE lpm_latch0.cmp +set_global_assignment -name QIP_FILE altpll1.qip +set_global_assignment -name SOURCE_FILE Video/lpm_fifoDZ.cmp +set_global_assignment -name VHDL_FILE Video/lpm_fifoDZ.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_latch1.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_mux0.cmp +set_global_assignment -name QIP_FILE altpll2.qip +set_global_assignment -name SOURCE_FILE Video/lpm_mux1.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_mux2.cmp +set_global_assignment -name QIP_FILE altpll3.qip +set_global_assignment -name SOURCE_FILE Video/lpm_mux3.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_mux4.cmp +set_global_assignment -name SOURCE_FILE Video/altdpram0.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_mux5.cmp +set_global_assignment -name VHDL_FILE Video/altdpram0.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_mux6.cmp +set_global_assignment -name SOURCE_FILE Video/altdpram1.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_muxDZ2.cmp +set_global_assignment -name VHDL_FILE Video/lpm_muxDZ2.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_muxDZ.cmp +set_global_assignment -name VHDL_FILE Video/lpm_muxDZ.vhd +set_global_assignment -name SOURCE_FILE altpll0.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_bustri1.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg1.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_ff0.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg2.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_bustri2.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg3.cmp +set_global_assignment -name SOURCE_FILE altpll2.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg4.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_bustri3.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg5.cmp +set_global_assignment -name VHDL_FILE Video/lpm_bustri3.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg6.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_bustri4.cmp +set_global_assignment -name VHDL_FILE altpll2.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_constant0.cmp +set_global_assignment -name SOURCE_FILE altpll3.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_constant1.cmp +set_global_assignment -name VHDL_FILE altpll3.vhd +set_global_assignment -name SOURCE_FILE lpm_counter0.cmp +set_global_assignment -name VHDL_FILE Video/lpm_ff0.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_ff1.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_shiftreg0.cmp +set_global_assignment -name VHDL_FILE Video/lpm_ff1.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_ff2.cmp +set_global_assignment -name SOURCE_FILE Video/lpm_ff3.cmp +set_global_assignment -name VHDL_FILE Video/lpm_ff3.vhd +set_global_assignment -name AHDL_FILE Video/VIDEO_MOD_MUX_CLUTCTR.tdf +set_global_assignment -name VHDL_FILE Video/lpm_ff2.vhd +set_global_assignment -name SOURCE_FILE Video/lpm_fifo_dc0.cmp +set_global_assignment -name VHDL_FILE Video/lpm_fifo_dc0.vhd +set_global_assignment -name BDF_FILE Video/Video.bdf +set_global_assignment -name VHDL_FILE altpll1.vhd +set_global_assignment -name SOURCE_FILE altpll1.cmp +set_global_assignment -name BDF_FILE firebee1.bdf +set_global_assignment -name QIP_FILE altpll0.qip +set_global_assignment -name QIP_FILE lpm_counter0.qip +set_global_assignment -name VHDL_FILE "C:\\firebee\\FPGA\\FalconIO_SDCard_IDE_CF\\FalconIO_SDCard_IDE_CF.vhd" +set_global_assignment -name VHDL_FILE "C:\\firebee\\FPGA\\DSP\\DSP.vhd" +set_global_assignment -name QIP_FILE Video/lpm_shiftreg0.qip +set_global_assignment -name QIP_FILE Video/altdpram0.qip +set_global_assignment -name QIP_FILE Video/lpm_bustri1.qip +set_global_assignment -name QIP_FILE Video/altdpram1.qip +set_global_assignment -name QIP_FILE Video/lpm_bustri2.qip +set_global_assignment -name QIP_FILE Video/lpm_bustri4.qip +set_global_assignment -name QIP_FILE Video/lpm_constant0.qip +set_global_assignment -name QIP_FILE Video/lpm_constant1.qip +set_global_assignment -name QIP_FILE Video/lpm_mux0.qip +set_global_assignment -name QIP_FILE Video/lpm_mux1.qip +set_global_assignment -name QIP_FILE Video/lpm_mux2.qip +set_global_assignment -name QIP_FILE Video/lpm_constant2.qip +set_global_assignment -name QIP_FILE Video/altdpram2.qip +set_global_assignment -name QIP_FILE Video/lpm_bustri6.qip +set_global_assignment -name QIP_FILE Video/lpm_mux3.qip +set_global_assignment -name QIP_FILE Video/lpm_mux4.qip +set_global_assignment -name QIP_FILE Video/lpm_constant3.qip +set_global_assignment -name QIP_FILE Video/lpm_shiftreg1.qip +set_global_assignment -name QIP_FILE Video/lpm_latch1.qip +set_global_assignment -name QIP_FILE Video/lpm_constant4.qip +set_global_assignment -name QIP_FILE Video/lpm_shiftreg2.qip +set_global_assignment -name QIP_FILE Video/lpm_compare1.qip +set_global_assignment -name AHDL_FILE "C:\\firebee\\FPGA\\Interrupt_Handler\\interrupt_handler.tdf" +set_global_assignment -name QIP_FILE lpm_bustri_LONG.qip +set_global_assignment -name QIP_FILE lpm_bustri_BYT.qip +set_global_assignment -name QIP_FILE lpm_bustri_WORD.qip +set_global_assignment -name QIP_FILE Video/lpm_ff4.qip +set_global_assignment -name QIP_FILE Video/lpm_ff5.qip +set_global_assignment -name QIP_FILE Video/lpm_ff6.qip +set_global_assignment -name VECTOR_WAVEFORM_FILE firebee1.vwf +set_global_assignment -name QIP_FILE Video/lpm_shiftreg3.qip +set_global_assignment -name QIP_FILE Video/altddio_bidir0.qip +set_global_assignment -name QIP_FILE Video/altddio_out0.qip +set_global_assignment -name QIP_FILE Video/lpm_mux5.qip +set_global_assignment -name QIP_FILE Video/lpm_shiftreg5.qip +set_global_assignment -name QIP_FILE Video/lpm_shiftreg6.qip +set_global_assignment -name QIP_FILE Video/lpm_shiftreg4.qip +set_global_assignment -name QIP_FILE Video/altddio_out1.qip +set_global_assignment -name QIP_FILE Video/altddio_out2.qip +set_global_assignment -name QIP_FILE altddio_out3.qip +set_global_assignment -name QIP_FILE Video/lpm_mux6.qip +set_global_assignment -name VHDL_FILE FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF_pgk.vhd +set_global_assignment -name QIP_FILE FalconIO_SDCard_IDE_CF/dcfifo0.qip +set_global_assignment -name QIP_FILE FalconIO_SDCard_IDE_CF/dcfifo1.qip +set_global_assignment -name QIP_FILE Video/lpm_muxDZ.qip +set_global_assignment -name QIP_FILE Video/lpm_muxVDM.qip +set_global_assignment -name SOURCE_FILE firebee1.fit.summary_alt +set_global_assignment -name QIP_FILE altpll_reconfig1.qip +set_global_assignment -name QIP_FILE altpll4.qip +set_global_assignment -name QIP_FILE lpm_mux0.qip +set_global_assignment -name QIP_FILE Video/BLITTER/lpm_clshift0.qip +set_global_assignment -name SOURCE_FILE Video/BLITTER/blitter.tdf.ALT +set_global_assignment -name QIP_FILE Video/BLITTER/altsyncram0.qip +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to E0_INT +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to DVI_INT +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to nPCI_INTA +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to nPCI_INTB +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to nPCI_INTC +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to nPCI_INTD +set_location_assignment PIN_AB12 -to CLK33MDIR +set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top +set_global_assignment -name QIP_FILE lpm_shiftreg0.qip +set_global_assignment -name QIP_FILE lpm_counter1.qip +set_global_assignment -name QIP_FILE altiobuf_bidir0.qip +set_location_assignment PIN_E12 -to MIDI_IN_PIN +set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to MIDI_IN_PIN +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to MIDI_IN_PIN +set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to MIDI_IN_PIN +set_instance_assignment -name PCI_IO ON -to nPCI_INTA +set_instance_assignment -name PCI_IO ON -to nPCI_INTB +set_instance_assignment -name PCI_IO ON -to nPCI_INTC +set_instance_assignment -name PCI_IO ON -to nPCI_INTD +set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nACSI_DRQ +set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nACSI_INT +set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nPCI_INTA +set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nPCI_INTB +set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nPCI_INTC +set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nPCI_INTD +set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to SD_WP +set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to SD_CARD_DEDECT +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to nDACK1 +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to TOUT0 +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to MAIN_CLK +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to CLK33MDIR +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to nRSTO_MCF +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to nDACK0 +set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nIRQ[2] +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to nIRQ[3] +set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to TIN0 +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to TIN0 +set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nIRQ[6] +set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nIRQ[5] +set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nIRQ[4] +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to nIRQ[4] +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to nIRQ[5] +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to nIRQ[6] +set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nIRQ[3] +set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to nIRQ[2] +set_global_assignment -name POWER_USE_TA_VALUE 35 +set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "NO HEAT SINK WITH STILL AIR" +set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)" +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to DSA_D +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to nMOT_ON +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to nSTEP_DIR +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to nSTEP +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to nWR +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to nWR_GATE +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to nSDSEL +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to SCSI_PAR +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to SCSI_DIR +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to nSCSI_SEL +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to nSCSI_RST +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to nSCSI_BUSY +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to nSCSI_ATN +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to nSCSI_ACK +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to ACSI_A1 +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to nACSI_CS +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to ACSI_DIR +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to nACSI_ACK +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to nACSI_RESET +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LPDIR +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LP_STR +set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to LP_D +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to LP_D +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to LPDIR +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to LP_STR +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to SRD +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to IO[0] +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to IO[8] +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to IO[7] +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to IO[6] +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to IO[5] +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to IO[4] +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to IO[3] +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to IO[2] +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to IO[1] +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to nSRBHE +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to nSRWE +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to nSRCS +set_instance_assignment -name IO_STANDARD "3.0-V LVCMOS" -to nSRBLE +set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to AMKB_RX set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top \ No newline at end of file diff --git a/FPGA_by_Fredi/firebee1.rbf b/FPGA_by_Fredi/firebee1.rbf deleted file mode 100644 index 63c16f1d687e91f02187b06b1c5e3ecfe12b2e04..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 428953 zcmeFaeY_l3dFNSGw>q^PJ~A=Q+=L>QwvdU;pNC;{O8v_HQ5i>SJI1 z>SK?7KE_}MWPghUnf^XK()0I74dyC*(z%gHMK0c4%0Pz+m zu6pz3u53PZbrcHb%UoRfPuI_Ux#F(veE8q9j%appAw3t;;nJ$_=yiDtT|Ww4{*%>n zWiI?y>ZtB~zpkwd)yF*k3+p}|4p)D^p5m7Q4u|Vs`A=5g)l=x|&ev1E+6ok(2i1GB z{P{Zb@g>0Fn9o<- zbA2a(%bO2fKTj39x(k4C`+)L9ql>#b3YF(zKHtS1{Vx42Stm+Gf&q%eph~Bcp*(HSDx08LiIOKoATyq_-4FU zJ@u!)=KFCt)RzP0IdFON;Xz|M*!tHaCyoXD19MZNXO+s z4RExHmdYFqfVpJldY}oo{Oy3tQ@;8Wh)&Vq=vA4cQ=!Xuc^C3PI2|ntj{);_gkR|% zpiuP{S13@PKzNj&0!nKh6^bvCKb0vhIu!2S0+lH(D0?iQ8tZ)e20&@Y5Ao8)CxFTn z3XcQVr*I07LN~sT0y7}n0+p%0$Wq-?fQrrlTU9cZ3#UTiP`+@gjzZC(GJ(p6z#~8l zaAjjaxGscZ3&bx)Uj?Y$CZM|FukwExP`>aj0udlOUIs|EE~G=WYyhgKxXKm&JfLwZ zE>N8|pgafS&qn~IUjrz7E1-HR6TBEuxC;DR;C}+tpX#_V?*tToFCZFKF4{E?(f%wz zd5SAvq0)*AT)va34+F|`?Zj)!(>IsxCV`W@v@y_Lm zPr@VG9ey{b#{uCKI9ldIwNYB3t79u~)fX;-qeEp%&yP=O;T5=g%A1cXEqDf?P_m=) zHNf#-`pMCzIs(;`%qkR(g0iH1y0vf%pd9g1pnl34B~LZa^SoUKv?sZ7C{(%uNZ+ml zN;`NP@CM+sfXZYys7&<*djX{#4(S5Xp?%DaPi2lS;nVmXI9k<*z@-%`EgTA;2RPbA z#|r@AR=(hsfXbEUKQ|bMHXc9aCD6dSF&o=|ochWU3UwZ2cfWnsp z8ms8kI#ZtTE6;(}x1-6`mmG_Z>i~s20ENOY+8zWPFC+)zsRQMo1^R$!(tfTzN%>Ar z)Q|d8oUMKx^p)AU-)-9DOC0Z?u=iGnF~I zt^m|_UazT7$%OJnhvL$?nq!5^SDph`Z=O!+V@HERmCdK6kEK6cp6F6~51{b(0EO=X z6#gqf`+#ittAHN_)K+C`b2XrH!T$;qK|r{b79FBfd4f*>8mD;ZK=>~N@pL{<{ir`jhv-(?!8O3Q0WK~4N-O^*z_$b6 z4=7J*!E1rn&w7~0_k5nx((jg# zt%q<4gje`4r0YL!fy$o=NVe4H9f0WgX<#0=*7!Wm3*-N33)GK5dQGPT_)UP)!YTOAfM`)Dx*UGD-#9uXhoV8{3N?Ps zjbu|Gx`g*`K=}^-0#N)H0fk!ksw2Isv_Nr{E8pRh{t_;yC#08zS9lbvOrZm(7o_90 zFRH%QtoBOTpOQ<3zW``Id?TR!N9UbgfXWotx)R(4DE}xRo$2t&4s|#cx_q~{I6dL` z<>(N7DwEtP)Hz4t4*?ppWb|4AFGXIRJvDsRWh!8=>qXbq4x7GAbbu~rnuIu zLbVf!*Xmm!oYF4}MU%plTOfH*TKUTQIp8;ep9TI6a5JEM@kaVgbj#NI6+ofz3RI@F zXb^~Yf#RZ3I$mj=WyA~NQz%*$O2>;1*=^eZ#}Co{Za{OSe5rWRAeAQh5WT`L+=3NA zq4FFkEjk3^z37o$skHDbEt%2$YMqES#RW<${5+ujQDttuNQVd{)7r<&)p=fzX%5_) zR+-WQ#lH(sJFO?pk?0T}=`qpsRCKsC>}V9Tnm(L6d@gvZhFWTE4WE0c~FUtS2POuFnw;Lic&{{Zl}fbs-C4k#>N zq<-ydu1qw{gLoyLI1s-aPKC;MY0)mc!tdl%x=d-UM}?w8anYpoD*(maJi2mD<;ZS8)eQJG?&w+zO~n`8wBs3Q)f2Q{Td) zxl+jOg0Hx^(xOYD_~t-q(IId)w8rP;KsKUug+kfU0?{tetZA;E1N<+5_^nX7RdIz% z|1qHTs8D2t>m*#q-5sE*RwqlMSWp`$@_Ado#Izny52%_N&kXDsDN3LPE7BN~+FXi+FS1SM6*Xdac8k4@)z*`f+%m&&K} zFrYm7f|UMM;BNq(y9KVE)`LL$RXlKKNoQ}kd`F9L3LL*29a@X>ze%^KT%po`2}nOZ z2IwrSdVdN?cSweQ2~fWF8V8a)2f`z8bjTJ_TCyh4oJc1*I)r;38v}n5@ z_`nt@Paydb9kS6Rd!oaIimOa%(I6i3V znnQ&;-wCw0NhdfRrSS_iX9}f11oG?aTv<|8(j{6h1r*9QQ>b|nue84_E_+=zg6u-g zvC1Ti%9jlxI!n+dl-=?lT>G?%aU8S3AG)}!LWA-Y`LmAgFQ zR~^|z>eI=Wd7Kk?0adPTxYRSK3&7EiE6LE3L;)S+|JO4O2Rj6}??0fYuJX%YV z9i;^>Px%g{ACxb9U3sEId~>1ByNZjp!+?`l)sbuquj7mAN#>L%5N`28`;+noN;?o< zfzFr$<%k($NM0Co(tbEa-P_!zpGNm<_;)~X>;9mnuJ5XQ3C)rY{e1+nbWJNM95bXk&C*7d) zlYIN~<4Lb8t#OJU^83oKr*~W`SG{)tn%j9Fn&wcTeP6gG|BePnhe8J>6_twQLh_?| zl<(=;fWto@YF`#jvTv2Idj*PX4GUDJ{Q13CxEu}6UUc|f=;X_##V@TNtvP|pWg06_ zHi!fHsst{ru*@l+vd`v0?^867qDLTJDU@xbQ1+KVwv=d*{UM%cJ{3xzE0nK5wwumQ z8nf(0*=Eukdao%PK(eJhQ}&|Plt5<_&AIkgg#yWpXjI&dUo;4hXc9O&bmmh2g&;bF zU$&F%Ezv8QM2~cw@&sD1M*xMAL&=@igmkOY4wNU*I#oMIm+XGw)_x%xg+pnLQK93L z;sT{bmuL`_xml*MI$R3XpJ)(Hm#;OaJb`3hpggSySKqBiz1J0=M3X}0D=yxOcIh#N zS`Us!r7r}P&F48;as6n$=&UOo0-a&yXO&zjU+;~ScJF9puPQDdsPdIo=zNOO|FWSa z@AKgHmU&vlGY66_$(ZO;p3bR~efhDKFZf+Rc>=8lrL}&vz7GKETWRgn3jYtl#g&%4 z&eNpv&eL;YS~#^%RY!c%IY4qLe}(uekgq~KQ@#V`3H}6dc?w-Uoo}>G9W9czc{(nP zYpw+@Uv^oUQ$B@9{$0`K^5^68dCC_k&-M4u;XiZWpE>Z)9Qgk;2c+XA5zj^ zqJ$P+>h&f;hP)VW*yLG_2V-9iN|NHhgFEmk8%{vx4O-sN^J29)@E5Otrh3={>ZlX? zt7x&aD{&n!BrclSb1GYLuPUTWjB}*ID&kx6^$5bo~mkCsOOJ#dZLt$(`@1T{#QA z(dW$65@4eGuIo&(@w!?&*m39ZyQuo1h*k$T4xGrhW;d=@o^p13kc+j%>N`2*o>JsQCB)u)U3bLH0NHd_jdLB)?%sC@r>T zB@52%dhAK&`8;#x<-6?mNk_3|m8nM0jUwHmGYdZb+u!E)r?QW^RPl`%w(7W`+=N`p zvzyX}-J{3S5RqLk@nY=1>gB(8zSa|C*`imfOR}l2q_d4w@rhaE5`_xr-X>ziT7Og| z=b9bQR)W_ldI)+-+L5>7z~;EekjOvApt#LkIQ6COb$!_(I3(voS8Q|6)yV>9I-RS@ zwi0+h`G=?~I|w@f721K-gV1Q8PYJfxHwR@T1%&&j!!oh4+Dj66ro@-M^ zh6O3*|$bpY-Wwf>=FamumJJwfrKlDt?3q_Fa){d;~kZi9A8MZbzhDA}P z$&3i#P)8%R#Yr>wvx*mG{<5-6s0N|;?*H=xC%Y3GcwU_Jk^R19C{2}<=RriJEr`eD zTA8&)zAY(h(ygiqt12UP6-&vmybEOsj`MLEEoOdgsnuVpzT~*Q4MI=-3X<2?;93l` z9CF>?XA<8wQ-4`Nzof?M9$a2sHlt@$A@k#eTw6gjFs`8}Bdq6s8bXj5ty;Tb8FESdHRS|U2buJVdBOO7?UPO!A$N0Un*qA;{JM0jqnQHz`$ ztVLD0^(WBSAjT#;URWrtHt>9m2@JcS0x+JIhUYPO8c9MyJmdk#!jP%{(rf;X%nN}w z^f(+?o4YKeCyh*jKwVj^Hl;_Z$B}AwP6dl?u}HLZ5`O&?&-{=o74(Z>+iay}YXZHd zB{}np#HMACm_GB$ga?)*LMkxl$nan~Fw`Tq%~g7tXgQMq(B;3yJ~Tjz?RFFq8Y?gq zrgZ7)&Oivy__M?yJ5eheClDR6BzW3?NItUfnQoZnL99&8L&*3vJFryrlX@pJ5b1No zaxQAQmpwZByB_OEz&!f>%WCBmg7fO!$GS|mh_+RtIIt?0-b<+4NIZqk*yRz)G`r+M zfC{q8s5u=J`-|&hO>+iqAAHph(?h@Cs|3}48--eywvOeYI=sK`?sWMg%fNu2=}HCGGJJ-!53*j;YOY%y_JUa|5f zs?y%#q&3O<8-e${H7jNV+l3vB`lJ0mR6?>~h+3T~&f77QwtCVsCxj`nUsS!e@?wdZ zhz4VpYf>#lae3Z|$w+f8=a#qgRewcUuVnbu{s2yuBPrKtCRNG9E2j_fWU~EMwqRE< zBUBP1?YPyiKnchcr5PPt0wH$j)iQt5TlBvFC#<>_(mDska`YiCP}GKA3TnEd5;v0F}}cT`-ws+5jUv5@U*|4G*==TIsaBj+hdf%uMah40hCh zyzbWxvefwWW_-=EHt4+y$B-+ z?Y8P>eId&7#AmA%3$*!l!;S_RcH;!IA*ahoo06EVDo7Sw91gQ-pC#GM^Ib_Z-?mnN zV8~srTaMJ91*riy{$Kxx%|+!BqT zwQ9HZ+1`!{j8~r;Q>?58DlhhWt<^?AP^^U6v?|$E>tw;UUS06&4Xvc|Us;w1N-cX) zJ#SV}6o=J444qa-*Vi6l=x3ta8T1{uulsvmcGD8u{~jr!DfACXs|?)6q1RsV`4udJSKfHetE;TdTM-s)-7f3WWtd)q-g4Xa0L_4P`D zOe9C>0=lLh?N05P@d{IY@RDg&Hbz*l25OJ^RNG;5-$WYmqy5VFRik0NS@rl9;>ey+ zzE}((`}TZl`s?W=cun`@#lMkMu8!!?8}xg3)L?Ape|oS|3ww854vWMnin{eA8BeR7 z%+6w%olZI!IBYywBgjr0(?UiFvRMOJ#ps0fOnMA&;Oc^GvbLe_LZRO1Gh^u}MAkx< zov>tg!JHb7rV2t4W}Acb`4D<qf)X=kz2B17rcqWB`{ngRiTtBCLX_ z?rYO)8|E?eRt>X9Ic$QHu!{`=msX<-3qjQ(Eube>o3}b6kA0p7(jr<_TIA)j6Pnb^ zCKdic;K?tuS|_>JTl~QlOA!x-AZ3Y&U;Vzz>6r-Jg8}rzkYR+;!xOg<97C*uy58az zwW$t-2r0@NIfWyTBKqyXY;lw|Cz_DdTMJX>G;3BS?}j^7vFPB&nJbsK?Z1wx)M_d4 z`(4w|eVc(&wYQ0?}$T z;9e*@3Q9Bua7heW$WAwym{4`er4T`)sVUVnY_pt`3=!+D`Zm@z*(C9YGFrL6eq(fJ z%kb<*XSz49=X+jZuSE95CGi-yLuRqkEjv@oTa{w)Kl0~#sj|NrFk?};;S4o@ZbmQwI%8Nm4-p%Rn9zNQACT z%EJ$CWI%oa7cSo+~@*1$C;k&IesnNPK$O1VAs?;F+7= z9Vm#rdd*>4F*Ibi@8RoTnn>F&8Osh04kj3{8l_%`W=UtPm1Q(GBK)haCYFjM9E)8l z;0gCC6vkT}!3@hLn;%oZWOpva-kEo;T>k3XRY#9q{)&5R%`1NT<*Uu>Z~XDo_useU zr(V8#eCH)U_4b>NM_bQ3Zg}gd&+fao_To3M(Bz?q`yW`o>g*SORJHBn`X4{N{-3Tr z`UCged}{02|AF0a>Z57A72gM_Sr`U8XP$H*jBNOau8C5t=_i)QV?S zTNc?V@>uWnZKG|Y3jb|Z(@0Hpf~`IFFKmOd9~=D#JX%|Ik-Tq+xty;bEiqUJWZ(0! zu{<3wICWDcY_Z5q9Fzl*{it=#VAujpGDbmi&ePa*z+u>>M#vboT9-N2Kn*n-_LqEY z&x2S`-i~ORoWyYQ;7-`{F6=NkHmx_-jkou!?Nc zuq8XKJcn#Gsp+6;+be^{=u%9&o}c5%iNYQJ|MQqv_TN_*Xcx*mY>0*Gm+m1=Gc;Ll zDvEIz@<+@TnB3&P`i+%U4xG5fL<%|3bZYbr-#16{8cf@<=$$e5GFAa6It>;D7;qsUomB^-0d7VeWC-QxMLR4N9J;8G#(B~VWQ=l_)r<^B z(3c6+p?Hv{IRW9Gi2LALQWAD$Si3cjg*b> zmpq9@vOEkj8R()+r(SJ|9tVq&_obKp>_E8#+6H}=6{1H_jycN_2#J|aMD4RRq7X1m z>;!Z}d3OR10y+W0`uH=q= zP_`GCmeA{F72a)%I1gKUgYGaAO|_DSy=2-C*EBVT?V~_8IbLdlFsMTB)9-9wOsg%K zu%d1|;bCVcR-d9IgVl=qE$ktAdl)j%s+S_FxB~_QpE5fovBZOJ^~^nQa{EKi_O7-i z9EXish;OFVtHeQ(cvLsLpK{_Lm{=1-&SQ)O$>S=8Fmp^zgr1ro#99}=f( zE3C;;FY0kS9;t@pmrEzZ_`nVtQX5p&pZ=vDgu#0}9ZQuR7z^@Fuu{hh{Io&9T&p{$ zK_U*p>JwEigDbP5rE>nGLotHs&SVyNY8NL^tr6j<>@zg#Fd&}#TUv~kKKc0ios+R= znI4Aytyex)F|eTRsMRT2l8$tS54>*7H+|}relu{Qd06l*ugiABtXPDKip~g+A*?{c{UB zlNg}PI2qc;k_jUE%W|7jwr(-w)U~@MIidl+D*$B9=jc;S3Ry@O?487Z?%n<#tAD{) z`tK+~Y1zp`Fp+LMB(b&~STCgHT+>NK^f*tuHNaq6WwtN!&H-{?LCpy(ZVo!T!^^9= z_r0%to3;$?IqJ&xNOzh?F{)Kcg-ux@(m3hg;^XkFT3tN=WxJ=w<%N3hkwFdv-5UPV z;v285WMRehbVdQ_*%mP@2@WX^m*i`l@t901upnh^z(m#3LPFwvmXwBnA<&qza|O5g z@xYHh(fQrMzQukPPSQbT5bmg4R=auytsO?<9PXcNJPx`AM>keWlr3PlD5n*5*+z^l zWZ#CcsFUSMo-g2{LaV?=**{u4(=ZAp)*=}pXKHW^h&B$mFg}f^{diZ>nDSOe!^3Mk znVhUHvR%C7lh2TcZD0o8mH8hG&ergc@5|{=eki`tWFIY(B7q}Q?LSG9BY~{pSyD7& zGwWmvdW+S?Qx-@EvTo|MTj*e@;h{pU$NBn{{T9byZdZog(zZAh>1bC}M@>K8?5hIf z@?yr-TdW4Ssv%!z*m_li8;qt%<05uPTR z*LV3|n)%-3Xpq?f3Q*gROQhakQUSiB-{kg4a)fM0azqDsSQ175<6qKa!UyC6TTu$ zrKW;s?2A*w)}@x`7$q~%QiS6{go!gMR41c~oN+hj>wbLg#({nepZ?<;p5^rs0lE4< zJxHu4rev8NvQ`6DD{i8e>98QOBtg+yKKVF{7&rC`n+P&$8D&aM;$?`YIKv1Ph|d<_ ziWG8d)dXvY!B+0NXW-H#55M;{FOe?|7p|?#+7_P}cvuRB)NX;Xi?nGR*yT2-A$5*B zjVW2h=gH}Zq3WQ3;OK-nMTCqJFd|SCPzo7Rtb_gdmoIrZW)#h?7wchq}~cVG5yu6=a#9@^iePAByDmLhR8xT4$j9*dqFdYe{t-%q@u<0Jj94pi3v z6H7*V)&o@fi#*fwhcsyiz43HL#Cx!xYmVxEE!$QYm|6Fmkz7eP=fZS*zJR3t^x` z-@ftE$7;2QpS|_`)Bf~J2j8)J`gh95+gDG2@{((Bxapn^_q_hZ&1>rXuPh3lm)1V@ zZ1sNIwQ3d#$A7L~*yMZWnuISEl2C2-*ft0M0a%{(v;*1oH#>Je{OnzS6Yc!ev)}l4 z-R`G;r~cXP<9-I$`I9*FufsyXQ4*t1^$!c&7R2nqV-B^}l-;V!YSw!Vnzsx}hk2AY zNIRKqvU9+EY(YwPRTC~2s@l1nSA}4?>jDE$Trw=2Hcjj_v=AVe+bXAsFbGc}0 zBxEm0PYY_SPc#PoXNx2`f#c!eY-&lQ4-6StvUC=G>Ul4I!N>ju>d<}Q>A`{{}25qHn7@{NVuVI_x z(HeGghFDT@2pww~BxFIVAw)Ik$tsy2jvl)1Wxuj9-k=h_7YVF_da7W>YE;64Zj5J% z*X1n=BSQDZDE6`f0z{oyT!$0@j}m2uN+dG7V`2%9@?DifTvy`AgY?JJX!L|v;k~@; zu2p~b;ft>_1$@Y!(JD-IS#yxh668wm39ITT5u2E8`fcMGLrC$H!dIL}Ac|nN(OYg9 zki&`)@}|&`&8i$1_$1al&TgPSu)?Rcv>2c-CzUmcNh{XWggbKvKD@0Gtz~Cl`+YOA}5;%)J(m zvaI@K-%(#5RX!O2QiYJ5nN0ZIR_2E2}VFb_p?hTRHZ#?cRt=-jJ$Ty2zFK z0sYb!4_v%qTk&89c}mnZ-MnZ)LJcz^S+yPU6mXc6+fr!6vNDrwA{!+kvG19bA;x}G za3E4=bdjAM63Hr;RX_34!@P56pCla)ynX!&`WlKP)kbyWg%YKte9MO*2~j6nmWGI= zHD+Gxl6uqte;O1_M@p!N7~uFEBS##gm|aH2Wfp&!FAW#HZ@=!_pnr@uV9TZeErRTE zIx`7U!+F6s94Y9p9Ki<$LU z9#ygDxe36~Xr)mgUnWiK;|dfMgEemzeoFg$Ys2>r^Ys-xL7&+B=Z57VgA4l)Q*HwP z>4NbC5rb<<*8sLdMVRnRTc4Ft<~`376G%$I8k;d^A8mDsZ~v$-Vlsx;-qb}a`r&ww zGbyiaR2L6K-XnWHEG{!|fwwQ{Tdr$dTIR~Ol2lFvHI$)z6+r?D1xXYw^7Cd=&MHMr zMJ`y|6)&DJCNJK-D=7LPrjai290GGRJo9Jk7kjOKuhwJ;i9cv3LAG)^eQ4tB%W_&u zR%Gp<>SLpX1&cs(U_q6@46B$KRcF+20c6aL7oXf}md5=>Hl$(CuRs2op*M&Zy#a&h zb1Y#SRwK)3g{X6gvHimyfbIb?FXUb(y>iPHwzIB;S?mbKmfij8{J*yc^lUt6vGDA!TQUegsT;Vs(}lYJj3r zt2mI9Y^i^TPb!Xkdg#qkWSjD!A^b5?u(S3DyZMx+?a4)%LhzomZ##CgDd+d%TG2uV@p>;V-SCR+Y<9uUE_t%YTl>^s}wij4-7`zZ+mpuAARoEF1~tL8%%;DDW0qB=TS9RmygT2)zxmS z`&^9auHu56AwFobb_35AMFu0wAm!q-eU6bNHc?~ncN#AAbh2rugX>di&KhRCo+M*B zk=tg~;2>mmP&34boK3GCRl4=N2HEt+W7+iRs5#jkq}}!lwhwhzY}7mn<5TWIy{msF z;%uI;T=}K$%e`yT8A5Py;C-}7q$qC$N@%p)S#!EsAhEzj6Mu5@&f%Hp(&%t=Qr*}bG%5$JMe?IfBHzjG zc-3-*d)oK#E07rDi?HFl8fx3sw;zmclBhLs^|@X3wp1ui{T5Fk0$GQ>`o@ z)_Gh($|jYQYa7GcSDxwhz5UGq*J0m#Z*^ZX7;LI>ur#ZV)k3Bdr_aQ%n$)JP|6T4b zQrtc3rq=N0F4_6ok#(ox3GtJ7BT0N++gquv1_))K+h?ko#JIP}SlMa3liw5FcFDy@ zQcmk;gOwH@tYO&=C@;d^EX3N^uqll3J>c3h$K@69nnkXjunu$Q5Gbkm6(&eU^wGj7)M8fMvZbbsCE{*a$!$l3t01PuUw_(uI6p)$+2xh?vq&;5O zK_=kT!V4_j)Ym~H;=rfSx?m8(7zM&1Nv{gI3d|jRR&EN{;>skw#gDn^{J=}zaIt(f za6M*a_G^RdQ}I|T35nL#4VYxO#}}{>QN=7$Mkam{SV>drvXP@)eW-yljX!Sas0D8_ zDHU>bBIv}yFzn@dC7wXWA?kCBb-lLX_xyO*Yvu9|eG^!QpbAwdM8f6m*t7SFl z=sCgPCQ28xAWoqUn*=#99EXBc-^3jH!%n<_=Ep4b3p#9N>yWZ17d>#7Dnr@)8YG;^ z@TW8?vCna==byQGTn{d5f(155StHq3kq-@#(m|d|ngXccQlqXkwfzw<6FBBf6M7p- zjnI;(J&iHlnQ-#j9Ca*|@iuV@Ym_1Fn)tjCk2iOXnCY&m&(LJd5?DLk$h$?m*&};? zmybQhbdd#E_F}$RuB6>wGguR0{skQvT%{y4IoOGCKZ-pJMCyOb%yGrfI2ujv4ewP=qTviIal-pX8hrsK+Q@6@=VDs=oj}1feYDkvpAd-p4 ze!=v#LP(F=%_L}5<7QAG3;OUT+coCGz$VT-?jfWtd;<`%?eNbJPuJFZQ7g~;$zS}J zTa7;`Qgk=7Z(3;NC61S2Crc|?GF!&j3o`t1roBGaS&hY}3#`l$bB(aTSzZO)npDgo zNPs&W>5`EjwuW&s+hI)2)VCkvew!Ja1h+NHso3Ei+Tj1Rl2x8-{Or`WaCy(>AU4g) z5Y|q{$+(j3G9-0o8%_|UF#et4Lt3>gtKAb5^eR0B48&}3a#gXgVgo(gM!+!E{VGZk z8!9kQ2$(cPoace0_qdpjXRb)&NhNG^xejd-ZwtNW)|f+D`YD*0kSvh4L%zJCk2nOe z?^SPq!Oel!r<|EiJieeo7V7?yRGJnRVV|+7nfjQi3gD(h0Yw92@s%YRt7RL=MK1;y zR=igYM_L&giya2&W$dxSp*n7|B}PMf%ji7Kwq=#$6R60VXK(0GlO;$yhDLXENG+)h z4#j8}-NYqDx&$c{s}W|Q+>%CPR0(saAcLQaI2bV3qxQDT@_2$vjjM+|s6$_=t(A-y zf8$TLWq#4>o6cBLm*sr;CbpsXGPIl8aMs5wL>U@IN8pM&~WPMA`7;*{P>lB#B0`CAvW-a1J)5(v4R2o z|1jYNeK7SU(4G4AC?g6-%R8EeTCftnAc`5wxs}G~A8yD--Wsw8gC>(EE`(Mp#|Q2Y zQ%9PukIb~U)hpqimmL^`iG^$D2O^kHoDUfTW_uJ?MuNj4PB;K46#ICxs1pc;WZsaV zUB5qR%dLG*2-~SK~xYTRDd@;p5cnk zgH}rA(dlO950BGIy1ZlBvnK5I_U!%JF_@VoX3WmLCIZz7py9|~56CX*VRfRiW}z9P zIa!f9_!+B$C7Dc~Rx1b%kID!}Lb;Go7)#QS6JPv^jb473wIN7aXq?@T|8OH_#C@uX z0ld0^ha#0+%?*K81yre8DJ51LQHgw)9fOk1=S-g~ZmAHBK#iw7i z5FY8{(L>zEd^N;0XFmHDf`qx2Gmn@a9k$Gbd;4P_gdIq=_uSUm+DL1Yn8tTvUQeZ*zH12v5)j|uGmE#lkUzJSbNA)^R8xyfuk$>N>2N&HLrfRayFB+ zzP(;qZEhZFwe#67c+$?%Rjuc*)jm3$9csO~I{KUU{BcnovznkTnXa(iw%0MU*4M|l zIkXq&Qw+L1Sd}=pb3TU6#a$*8@nSK?e7H7jPn!1~e*LppL0ebx+NZfH*5E5n$eiwtr-oa5_;{;$%8C$+eA?h% z8kf-;3t7UYGfWLO&}qV7lHClt!8(qs^JdX8zj1i`GVOdO_{Ece3Zo>38Fa>j&NFDyp>a`OdV}zP{!?*95~8xcyGN zshRz<*}Z!s4~|sZHw>anzvq8zR#xvB9H{Mk7H+xtz8VbXy(9aLyz8qAxcNd(RRzf9 zwCbRdGyyYq>(l(PXJSkg$Pa>4pAB%+w={DF`?_a_856~)!|K8Myu1^Y&f$}|hjB=4 zd+<36xcp9R&+dB1k5qkT81GHBefIz{y}mFvy@1){@YkuY87!{gm5Hl?MMv#>kC?P@jci;saPH+V1 zT5E?+kq$VFInBCaP#iY23vp8};1Gjd17Th61s3Ts7!?jvxtBSeUGSjX1C!-n>El%yM?(fXUrf@G{}?=ibAlXj>A0uyV(wg@I)*+5SpoFY3t?hmp;d|jbaL0Owwrn;_N#&`&| zy5j(|4WhU$x4H zDgj^YKi5Adc7 zuz}-uG#(0?gL-iV{V8YGyw5vyEDL&T9B_x#1An-Fkryvs8DuR^(0;AUK|O#0_Eun# z7@VY*A^CdA7;YERwYH0^r-}G(#4{KeFX-1b$s=cCD%^+D$3*HZ!aKDAm+HDvK}~#8 zHh<_f*I+XS#+ll2&wJ#5e`};GgD38;>N?-`y3RLhp1;obe0#z0kIRdI ifXZVq- zy=eHJYjtn%Bh~X42kj-m=geJBd}sAq?i$Wt96W#5(B1;P?b`GA23^B*c;@dj+N*|7 zd2#R;kABk&jdhFV+slEJqx$kn0-ifx-Ox42$lf=6@r_0o4nMMDZybK<^_><@8AMas zgaZYe_SmeOabwK854}odEn)6qgzMcel`=opL4_34FS+7eOOtUUuvM83v@`Z5roW!s zhvs-Mu{|9-uCsl6vuSWN4MzzE8;0?a4mr7CnjT;J;smucjK2ONE((CQ1g@&g!Eg)9 zTvi#iCaR)3F(ae&*t8|B9t+OKp5O?Lyib4f)xWi&gC}by4z%e=nQ+<7#EeDf3@HU& z!Ah`4Ay==Bjm~252{mCq#nM5KSBa<_o5z@q?BppY@$fkN3>v1HubXB*p5aTakMnUd z-BI+jX&7(kdQQN-t)$Y5hPhWRbcq&W?j$CdA>vk)+DI0%}hW)d(vcwIoD zTQTUc*swRm39nRHsJ#A*7c!rLNDon|sAV~77jmheEHaoFmxak0M=*p<$#!o?;2nZj zmAYZ2@%dd&U3F2f$O9Ur+?rdTRN`x^SDbzQV{b~m7R#AFxLHQUSf_OF)}RY-VHDp0 z$Xgaq(IXH5S{VZ<9b9rgV5cF{8~;wEupr;|)W_n~|{@*s*Xvz-l&$ z4;#4#2cvKz(xpE4Ndj$EB2n8XT2M|!yc9uX0?B(8y6`0jBbgy9OqPQSr$I z-I~%_AM*WhwUSNvjfU|;_-6KmG#sw}=BfKp=k1Bzg_^ zz}UWs$k|-(N7Rw@^R*!48E8^mwBT8)w40NCxt~G~8jeF34xyAihz?`Fm1?T}c(Ybp z$}6?qN&kJx?YEs;kY}Mt#+>FjQsN*GdJPmNK@^5gm7`6yNDyi44qx17{1UBop_$@z zr+cYb6VDnq!k|7`86FOzA9-(*W0W)8KqfpUob#}hH?uZjT4_&x zu0KfX6lFD3G8!z4#Q3g$Hi53J$w$E1gr$lnosG3<;yRYaU3=t;-z*Hx?D_!>Jp&*D zs?0Z937@x56|E9!fMGUntVO#s0WbADbHcN_D7S_q^&aPuIuT?!dMF6H8XqRPI%Dfbxj|K% z7YE}~*)S-;J|z(X>vQAX1m^?_;h-gMgfeDl*S3w@2Hy2ikmFOh8?(uFul2}J{eYcy z2$8OVZV853(l>`L_7yCK^7NqX1K>QxF3Wrw%P=S;lSa}fC_FEb^#3EQUhkHrau z7}*xc6+|HhI8_iHRE4EX2WHX2WC#hh>4I))#U4p$h;~vH#t0;m$QFQ1qQlli&#no) zY_)nvcO3ZZ*FQUMm==c^CZ7qXg+XfRRRbi6N)l}_P-DuHT=~*Q4u~lsjZy4k9DK89 zi`eAVT z^{$>3=qK{nu7Z)z9xAY6fhdHSNUWMZ_Qntijc2LxjxA01)rL!bzZM@o+qk{8$hhfg z9B6<-z(0Bc4HGTW$q_&j3rAvRv!vRQ7VB{IqGKaALVDS3A`iTYW+sAE6K%IyI}Hpw z_t6b8QkY$y$bZF`P1Qg8E&6OvO{QC-aU;P+9%Ryq7zA`>GPbTM?#Tef>}AsqOkp4m zPS*Gq`Jb~&Jw)yG+(%kq4okm4cJL~i#GqSIsyG$A6p3G5AU~~}lNB-`aRl?2kr?+` z+Ttf^n$v!LJTcpfX1ErOlG(NGeA65c)0<|4)l>O+b6-8#d}-QVxb#<-ao)7LxDt6U zmY7bA8U?RGndkWeZyV5YT`pt=9X1=be!rcZPP+Vz-nfDMNSE;zBjJ>v@Edw!5z+%M z^%9j$3_Uf&{i?yO-;Dp(M>CC^zRQT?4#RT)e!ND^_<^yI8iS}XYS`ikk^ z(F1R8Jj-kK>qq;ZJf&te^bhbtpnckUo011xy(kS|orIygrb_#`tdE0GHL<6L*?;lMs=eP2TzX6AUyOuTm@@Ad@8L zG24VZvYLyw8IPNoxn38UxElk`)@8nrpV)m7)_qXF=S|1F!_DouUAcNbxvPVPchl~L zwZpsee0THaX)-d~rC>nvv6Vmjvku?6T2lhP=(pmekC=U_0}OGkW$Onw%3x#05N5mL zM+_+{_EPmUu8-6BV)@h5z*IOKGXaVg4StJl%1_HyR-0WbZy`Re>uc3o4<*$q2Cw-#bd1p`IYQdti($jROm@na;*wV4eFjNL70tLM zRo?CJJBNEkC+jG)T8%mwyCx`-7-woWP4K6p2F)bTvGvr54W33RItf?p?jYNiO_(uW znbL7u>#qLU=l1@3yoj(%22q?+;HwBK_AZ?l5C(Jnn3V3*${mO|w82sqbI^JaNtu>q z4!i9SgrcAVPpxJBz&hr86_ppR`o%!^=nkJme<6f7orW`~_}<#Upm%tOPk*;J8k4-d zy}f9p>@Ql}uYDzs)fnRGQ1?c4AGeFo8D44F0TXVa=EDS&+iMyDov@@SX%$KaY8s7>huk za|VH2hQRquCQ;|D@Q`GLn}a40^F1TkSsGT|tRnlU|lArnURCcA@GMi~#L$y!<@9H8q#vpu~p zPS}0B$By(ztkYe?Y?k7Y+FdcJSKr*x8&94Qb5L#dCc6S&N>{H5;i}kG2=UUCYDfnx zXe`FCko%`FfQzO$O(4m#hJBoG%4~st2+;bzw|*8;9IorWFf7j098SV%Wy8>%k5bjk z!qTii)(14B%F?Ec+&$edzv|2D?x+1Wcj$WM$o?AM4;{VmSNBd`d;XXD>~+cVxBVV2 ze>~6qg5K73$>Y)1@AaK)^Kk!yU+S~BGUu*7e&bIFmcQ*c_j`cf;`PcWyZGsTK=8)I z{<7b5QunKa4yRGbG}R;22vHO(;CXH~o|QJWv`V-YT7P196U)&svZ&Qx*S#mF92(qh0Q zVfibxNj&lPB=Gkyf6-V3IJmWP?yJBj)Cpd(38qU&q>tT=GHx@VdLe=#(QO=Epzu z)*Nk!s(~+h7{g@_`~_3Yc3hwMh+t1UIELT7gXvUn<`bMu&18BAeLj*Ymzd_XHaa=R zO9Jh~ke|YjbFx;(x?ahP5ELRG`{Ut6AqTf=Gl5$gi6KPy<~|FHMS#l7IH`_v>;p}i zbX`k5oYDV)03E=KL-KIjQHD|JnRJv?hR5Pb5}0-+8?Ogk2grjN?vR)*gO(3o5`6wU zw6(FiOmQp@_KkfVwsiLz>|<-iYoHNVfz)xG-vQE`!>VOi6=R|50}qhOip_G)5LhSh zXo_$VM{IJ#@~%y;qZkk9Jr?(TiMz*7f_M;teXUBVYWE-Y0u?e5(gVb-oocI z-p$cK2Z3S6OjS~GiKT-xwvwGI`^^-_7sGu%k2~R z1?w>>v4z486UiM6rjGBn*vLV_hQDrjW5EW`t`V~Z+VcqC>maYlf0p|l2E;22oo?{w z;X66i3_8a+lGVqvB$WlrStW)4joo<#qAEjPR77d2`8EkYYHmyf_!G@C{(3Xq;kVYe zwI6@Q`?6#M$1h$#<7Y1%C&up>j;?yGY`8ySijL=XFba3(-1vvXoSjTEO{Bogbmchq zr4}>4O4Q&dYM6G+A$GomDdZlh;jqXVd)TRS1wTXJ(N8jvQUvq;3DeGSC%SyqN^!B_ zc^!0y?O;@iFY%9=)@VC!!^GS9d@fNMO_~0(08v76WayUvU_Y-15Gs3Ghtpb?d7k8K zTA9ye%ZVuKgeIC;Vh&>cs#ofc8nU%eX-9>YXuqJVYa-tJo-$QBJDYjYr(-P z5=>CW`($nRf&5Z24m}}ZYP~uyUzy?YWI;9=Q976P+2r-hP|GaSVW2fM>Yjc%KS(>! zI%Q1IQ(Wh9ZIywy6o%g^6|A;$9TG zY~h|@X=Dvf2#6!Hgl^ROi)Fo0j&`DVyBlj}TG^=zTt}`MA&{ab8zc{5LsO9#T>)zX zzg1S_|3I_Szx{K*{B3l>anQqCz;L^?%NR1akdjrbwki?WfWnbJjxEdNNrn@%mGUh& zE0wuv%Ui~nN69JQOHEdZ{UOPWm&q~bVC1H_LP>7~!`j;G-RUP>9eXp}NdOa|=DAf}Ug zjE)sE^wx^zXq=1LzVXr#fiS$K%B2vawzD-uA`TjHNz~Fi z)Qep0mV{yzP?%AW;wU`k@qq~Er!m|4Zl9GygYA;lbjS_)kzt0IXD~7-ePqlGc~`&c zmvv@D8o88TIz){emZHr14J}@aM#9_`ha@_(>}_tmpgGO_PLUv{b|G^&fI3u^bcFUg zVi4!M*w=^RCY{rO_iJWiwj;2^hMbj&q-IN`hjkuC>^)GME_|jx(!gMsA%+mH|itasS@`dB0 z(+R7TdnRi;cjp)FY$kHeU-Ku=TE&IA!Ot&Gm$8O1ox(alkeIDw%CPm$*rBm(Fw?kQ zirq{ZFH^9E^x3FiEaUFbtFzU0Yyh7vJAvJtEL(NRY6B;Z};;q5236-klG2N@kB7i){RBCCy$_ZLRvmHy7@ zAPiS0D=*rR|3No2`DnT5VE3)cDZxMNLYAieD|GvkGF{E&-|2>GF=zNLW~$J(9pFw= zk-g?whH-9-xB94WHnSO4YxkzzmC@-2UZESj6Zb5~d6SoZmFV#1fDd0cug^>aN9F%Z z-1|VuaoqQv-959*k^FC`ce!qk@Sy6N!LmKFA?yI6#%ukVX$-;EiqRw1lDxsQ9biF2 zdwYo_P_l#|KEJA-USO8H5I{zuLrc1v+nYo^Ly7MW@oyqtE+zXtKXk*{p#08zq3e z1;8PHd~L=)U7b62y($493p>5bZ=eBTm-jy$burLNPFeG;ZgBF8%MZuQedvvrG=oP`z1_}-5cIUl!!b0>Hk%Kmv)=kJ-H(Ko9v&b-)bEh0BsvY|R82P5zy9#Vc- z;J{E}@_}y2rs4%gOLp?tN(#BaRK?3;G~8U{r4hxJPot%PMw+8(K+d89uF3*B?i#vx zn-H)ysC~G}$D3sfy`IcJ>Z_q%yvtde1Y@4m#b8wzS$^;3vkQF|r|-(otPvUEnc?x6 zYKFa;L)BvdYSaJrw^&a$E^0k22>`o2josc7c_=}QlC&`l86T88W*?Hfj>Z*S45BNy zkOu{y5uYe9Ng zT4R!bcVTMrvJ^Ayp3sPCWnVn9*7|vQ55t^?s4oNKNRHQMMJ+t%U0E`b5 z*xP|3y<>jA)2Y7vFaH!J2a({(I@~M&AYrk500CG85!)E6$n@)CFG&j#_@WMU%GA`5 z7o}I+Bq1jFXPRcCjc7E*RW|ZhDCk`RC`p@!mS4 zMCa%u&u&w{Xj$p9gF&dok-(6WLnu{z$NJ_GR3WcaNyp>NXJNm@6r{Mh5E9y|ivotlwuMEW-hgmhpzkngRKuaMcgEnNcf>VbsRA0NOD8@DcIxqtV~{@ zi#w-l!{cI9I2}Dor73qVXbgSOW;)wwZjYc7|DWtaSC~)rTu@i0KcShqEeaLsAZOiQ z`<)5G`JFDVooopu*uPANbxSfkg3$`z!Zj*`B=?jaF@2B5v)g^7LZML?!4J~|AaWz6 z+HEJ)BXp3I?>5nuKq0z(kKHD6w&Aszd*3q`zIIi4Z7SwwVwRfs&V6E@R1YTfoK+`O z6{XAjvbl11#W@td>vgAHGY-3aqD7zWuq%wCym6++prDp8t=q8{dQrB~9>|F>1gaJG z2}_dQ5vn`%-B^TBs3pWz(f)$Q+?%df3`lRI+*`%2!}OTJ05S(krc@-5TopAmL%=2% zZ-3#B{(r~{`IjO!|EqZ<{~rT2|B9(9i=fjd#%V48a!$zaeog>;g@vU1*r5834aYeS zjOw;9s7gz1{6Y`|OiY|puHa|us3l>WVqIZhaYZcA7#59_JZ_6MsxHhCw!y*LT7yu( zGUs@Jj$-0AW6qN(TK>pA_nwn4|K%Z#Vf$N1#r(N*3|{@ht}hryg68E&$A4huly*C+ z!tZWzjsoz88dqS-H%D(qD)2L!Dr4Q@$cO2C12YZl4eg`TmAIJf=?E|iLkKh2)>B>Y z!;sjSC>Wk0kS85R<}m5RN0!M1sdx}pcH*BCe+Lt&k+8`J<*S>GhGt=IsWzH52doa$ z?1Bp*%Kq!^qpUl{AZD>Ic<75h*)*ml(Bak@x+iW69*e4$c@R5*#F%$Z3eiL|Ko-O^ zke9bxblOAGVRh0X{NEL)O+X#fBxTYBNQGPnG4?neU<`a}px`R7H@rKvMy;KdC zMzBNZVbCg;5FHGqovtIRhuWX*hT$a{Lz}@Vwog-Bd01QcJGEZXa z33EYEob*g()7Aga0!VhjJJ)`#9`IE}T%^1h#2d0n4|4VkqR=xdvW+7GdQ2*h(2 z3C=v>5pr>(<~`!H2{Rb!)O3fj?6Oy>kRoVD@xspcCIZ^%1)>2QUW+=y4%6VcSqp|JYfk-Kr1j-B7yfu29U8ex)9! zI`?xUl7v5sYS6~D#-#JcbFzmC77>Cl`3s^@w}9G7A=l->MGzx@fziT&tWVPxxDOeD zAi5HQtZ1>Om@HOFn+AHoJc*@LEHMfaW)8_Ip)#voO#^N$dZ`p>-1yDY2P;lWeQ@3= z)D$9)TZTfYBK+&hdJ;zma$50KJVpTa(6%qbCBOL}8ER5^fJu?4VVBb*C{t!-2Cy_i z9i{a$hadhRsH?j9VT`|GBKnd)4@NZ+&Nx97xjvMg7HSa2aXN z6M;85R|s#UnBXKb9E_%vkjG1wPdURVuyzPo&S(^e$wpl%#nOykg_aC$Iffiwu!63W z#z`aei~pviMVafOs8kIb!2C+C8VEI>%Fqcd=H{U^FAv2DlBV)UmK_)n!aMUWUN(#^ zKp$5%!)%ILQu##X@wrOK9Qv^_>e6WH($n8)eTwslFzd=*fpK*-oJMgsW6o8s8+a4$ z6P+Lf!Lq7{0U{_f2$83R0?b>wC0P?_xrA_{F%!NeOjRcaH)2vZP1nEf=L$`6-7Xh~Ay4{@MD))XH)xLBAnVTOe-mXpEB~B7%JoK!W+X8HuK3d-wDZbA}9=LoKR1bOAB^1skR=Z35;e3ThhZCyb4ZVf@zY_Kdn#4RYSF z5aeeA%oq~wC~Sw(%t}6o2wQGmBa&g^s(-GHoEI=NW{XWT8=i^8NaS2ZfL~RN@wZ*- zK8n;D3QuN50P3N-4C|+4veMDA*biBHf zw1Kc1I%}k5Sdo#6SC^8tFrAPUK}E~r#jdUY>5u;N0r+hi)m}3i)V9+iq|B9o&h|n{ zUP%M2QT!Vx)&!K3Xiq%@Dl*QzDd{tD&;hop*ujF@)rs?b^&dfCSdQDEBlFG42>5Iz zXOkdrI_{aB!>YVCSI*A>Kg-`aXL)Td8xhMnDVK-!MG|d#aehXd9kNxfO`72uCwLv} ziI$D$NxOewmmtdS%`Pax0@(xGyaTzRzRx+o^SykjTlw;4=>atwM3}G%7QHwIqf!Mfi=_XkO=Cb;*tE1+%V=<{S?@F2_0I|7Ja=u~h z=!~;`9y8?p+=cY&{VRF>1VaT1nP6I6n~R;rIYAmH1aZVuK)(*>r=J_xRCbODqA0@v z$-taK5JaR5bS)Ga6f&F_b46r@M)->OqL2W)+w<}!BVcg4AixS&o1Pgla|BQW?Ch6i zqjboPYj@@E<=@<@#61S&*Yt^MTo@J&J5Ch|IVAV89mMxmhLd-)eY62M6BUH`IPfgCt(g<{q9!v%&rEz%gX8BwIRrA=gr^VF#4&}l7{ z8NIK_ONvO(k$Bg7ypf0;1TmAsO2hLWJwbe}jm|o2Wkv#XoCPpLSoZC|^EaGFg&4Ao zfKephpbQjd5QQQ_9qBqP#b^Mp#fCsx41xSXDvM4V7lJaN8UirF4$c?S7eF8ztvn)( zK3c-CUZIjk*@Tl4uOqT8roP6c8Qs@1bCZk@g9N4hPqzLq1+hqV@PDG#UvxIYc7xhgCzG>C$Pa%D-G*`+5aWh!%ziUer~l7q22iI0!!UEj zrvdaS6;4PorC7OTI0O*_WfS27I~S6yNe)Gfp*#O!iiueYCW4{4Vs^sV?6Ce*3=sx6 zlBlOhV($^*i3cKa0y?G|#fc>f5mqDOcJIyG2P%AnspJG}2F0heOAf^!LIyNn8^wul z{!nb3lf&3?4c~Ol(2fo&VPk59050Bc^kW+P0o5HWZ$wH%3gaSm09Es=N) zR?kCQ(ik@LH>+MWqhTS;In~EYWJv-Z_Yf=TXg*o!mxv<46lQs{xueAo4$Rfo;p$FQQCuX7DZR! zP&-)H!7eeuf;a#;G;AXccXUkfqm$2y%K_Avs9iQQM47+WJ;W}}!yg*Sd9jixP+N&v zwNf~;sBLL1;b<^W2a#%0&4xmnNNNSa4QY8vcpE1{Y8DI%R`5YI+(mC$A=C8mh@Y@; znZd`oYA4HBLnC^f^BP~)Adms#ZgqxtS=v&~J@);d$3-fsnX>8QWJR@S8X=Jn zP(cvJ2$~qdTzMC#$C$C5l>if7VgN7G$h>&31j8snpctqqYfGRZ9wGLpahK7^1WmGo zvv$F4;q|YymRVL`!53x!IXWd+)F{z7S*%+RnnC!8j1Gx5S!UDEg*!`eK68jb6!WK# zJ(8#au`n_qLJ0WS6*q`>D(evht9RxZpb)@wBq8Uxv)&A&4x7(#|pO)|iBRx7l(wB#QOncaDHmAzzC(;REilp@u^DPE{mq*Dk$^l6nrYQ4(xi*H2gjBE_k+5x{!k6Lm$8={w)flt6Qhu^70@JqJawCL4bTzJeaYh zQ#6=gMpKS2h!g3m5r7)bksx(JexQ)?g#YP}2yi}WGRc8SqF_9bE-It%F|t@B7(xLZ znn2F9OfAw(RdtGU=XRELwY4F&M(n)GFyM-qVD!Z>puGqRvA4$kfTyL`%o3&1 z#xfkm!Maz-8X+SuKjo~j?0A$4;$z3CM#HAz1k;upVqza=(6==bv&l^oxXysP9hf6? z|L8y8WulNCA}6^>Q{>>$&`#_>sxL&GJO|8~aYOUcR>o7LL~+QJfe#uf@`BAI| zM8k43vxEV+{1fSV1_LS^W+AEnLW@fs8@o*yKvqKSH{IpHS<*`gt(ZdAt{-UFUw`Ar z(&28+)(5Zw%R-nBNDB$m!~WL-@et>Xhz;u@qeJkeO(6-9loCq}MFA3{e45TmK9v#4 zl?3xhQ?}u_&3=V(<3^3q$pD&CJ`*n|=E8Q5o5P)IL{I^JP~;U|7TC*-PMsqkX}xjv zR30YHVQ=98CIV5in9?=d->C-sMt4`2tNX*`=G_a&%`nuknnZJs{|{Y3oFKG>g9f8sc$EnyS`Q_0t z-LAI?5+v2;v}73!iQ77@C6VS(5)%>@*IWS$CLk27FOYnjU#N!lY}C@Ume?%{78y4I z6}si1TVy@l9w+Y9F?}z!Plmzn8+7Z@A^R`WVfXx*V?pidnMOAJ(0M*i{bV-|UPpxE zlMS$-A3I?F)ymvXaPGWBq@FouKKJg%h3(U8<#zI;T|z@afUe%ZWS;z?_j)f88~W(* z)CuaCUywYW-4)U!ezE(56#ztmjwEijwtblCET|H}wUS&jAe>VTHGU>6DWFuafG9z{ z0LKVGNGXA8=i+2%!JIC|SNQp`Q0vUA|%O~X3NoP;E`A1Jo_=`Iqb{4OlG47g&WIr+Lz47a1 z%wc&t+wB>BO}hlg0Rv;2i%1tyLIzG(Fq}40oeOvmOllK?C(aiNfZ-(dR&?7b}BUND$06xyKjI>zJSMcF_Jap9i z^cL(bN=67X3}LJ>#UzkbrrdU2iy)LhQ2`Z2Zz3%VmWHHwaeQSm)B3O!wV>Bw2%<}< zYk~s8;V?CgyO6{SSDAeWCfHM5Iwygq%cPj0_5&gBk{Z)GJ-|pEKrWNzob(cpa6hq- zi-=!IkDD+-!sq_|QTVQi&>d=kw7R4W6;X~w#80>vG0!4`M~fgI;$K*jlM96-82nv`{C@4)8?Zy`&w_A`7@mFn)nU7O) zM^V;php6m=vqvi{V;+SC@4ai4oDsvb3y@ySgk@jq=Zi47YxD(jgFrG(E$X?S|2Tho zJR3LP@3@$w6l|D^XvR(^8s3q!6m=VUDkO6{JM;8LAl;cUtZoR1Y*wh=dJ^>rx{~8- z&osAV?js1N5j0;b^q1$zl;bTBd`7%VNH<^0(wRsKk83pR1OG%`>yq9>oWP?zs(@@U zKc-U5D5`h5QVs9zsp{B~Dd~iO8~A*h_Zfj~amu+8lAcu2&({=h^Jzw@rGg#7hahPj zSM^$1u}Gz3i9l_m2qF@Ib8|v!4U%h-IA%4Wb^3~4W_d@Yq`fxP2G?))+J9d#nhQIj zvx_;XJC-iW5W141Q)n!awZiP$6WYi?N_3~3L8ZNVk#wNJLfLpud;IcnW}x%nFoY%r ztrfn4go`?;__7cbaYo|PewjE^zK}sw!5k}GiK+OFkA7E?-E*=??kVpA@BPIK!Cy_b zIewA&w@kVDEngu%zHgk@^IN||{I4ta^KMBU`rrD9B3Sfe$MxmwyrsOz=ehL*FAEuq z!!RBM^=S-L`3t=@BZbLHx=KQ_ltlzNV{;M%NjTGZIA-FTVUJ4{29moD5mTG=S(U?SHF8ktp!mXo%1^mm9iJGV zaU@xU%stvF6HsOhrFe{^ILjwpDy9&BGP&oI-w&%wMOvYo3Re{SjH_mZBPKRC=rBPg zxV{{9;y+}HAa^1ulVVa+ke7Vn5nzNOErMv3Y!$x7E^A=uH5xX}^fl0n@|vr*8{+4U zX0T^j^Twv_Chf#OF$$NOAT^kma3qPSvF^P^cOeU(Jc{hG*}bDvw|@(L)O?{qr?DKx zvnd?jLE!<>N)v+bGC+~Df{YHObxew4vNHli>!pi`$<#G$tg6JaNIHrme+j3IPS-{s z#)pnhlto@Qb%ibhA`tA9xsPxiJ&@YW#gKxX3b)#Zn~R6@`q?H9%9WeD2awYFu%(a`tZNMB#~u zo1q(oBZlFGg7~`m{JYtM;d6(juizi)_DO*?Q>8AakS zM{H7L!4fBqCotS9WycI^tSzkaPFNgo5zh>(CbcMFaiQ^SLZ?ZFAdj!ju!226okU>? zn<7kIe_vS}Q8btxxWgcM&3D=#AedX$C_G zqrvrrd+0Apf*ZmhXoKOgRU}!(5gQS?gC$iU8q$63D(q2+3q%fI(#q1~9cvpUN8sNe zHhpi=x=gkq?_G*@0Ac!rdjTj`BhLB6vq9lnV|~J5#qC^-qdKY9QC%94oKSAelDj~8 zPI!Oz&drFu85G*3!wzFImNK*x_OeJu_6gEHxCT#b@6(MA~P4wH(9eHc2>bAlOk;F=DBN+uAM^sJm z0ESsv56#MHrX3X(iz@<*Ftjw9XJE_IS&GZVxnK$FA3IBLDL;FNtmDgNR zH6~v{6y_q6JFRGGG=dfP97f~eAPi)|7pcwdU_y!XCKh_!_>mv{zJYbqai?T50F6LM ziWPk{CAbpYNrI0cITKm)C>kSF;Q&v@kd$u}r+*G8r8G|{#*s+76jzA1$P;O)^T{{i%~65$Psk{e&A_=NuJo2E7BzCY>Fxo_J9L~RKi94kwfl{ zDF*LLqiBuDQf5`kb;HS+f-5QuS@Wj=>W&Gp_trid%7~#N_jAw>en102B?ez6OOANK z7Z*xPBV-)pFUR;EKB=1ji|4?Aurq?0H7f>0gdqXzS$S2Flbj(zUrB17s8?;+Ve%T?6@K z1yQ-&%`dcaMl3S@V{NPfH**hRj|aD>OO7Hsno=B64csJiv^W&}H9m}tFHM6&1~rVd zmGjZ~HonQE5YV?cOvnRyEMp{u5t2B|cN%;9O+U*94O?+?SeFvAj7xsU7X6ZzgL=V= zMI(f@v?w{LgmxI$Abq5HV|q)?ET_rpmRrlXiKZd93iO(~u{ani*z2BBJiULl>!K>9;qsSBC>_mZsv&Axe?b&!nqp>&EOd1&5?z%! znQ$tJ3n2`LA+PX^=ub3PeR=yw#77>5@B(90b9o|vagHUvT2?_N^JWVj&u_HxsLKA+ z7ArT+QW1c_17t2T1Yn0C2=h5Lk$g$!9nK-R9~xYuE~^QxL75W-Y|+c=UUJeHmn=sO z@Npf|+m)+>95&jkI5E zzMjWrWoUA_!v7Q(+(E=MA9wygK&Vb)b_m(2O-QWh>Kd<62g}OOu9frSiw)w?C_$>G z8VkMW@AdMJLbbVa?dqACr>aB3I9VY+9RK#=PozF!mEGE{F7OC-FHG}xb5{Rk<~OIk zPitO8Q6%Fet7o^IFb! zOwbSHb?ZKnt}x)#&NQ!6tqtD;<2~Ii@0W8YKv!N(+DUMo)b$a`+R3}p%lVH3OWgOm z-p%T8-dVi*A)flC@MLrC!fti#$ultY)rY%!|I8v`s~^4nz-Iy0@B{;1=>eDqe2lpA z1hy((a*mmi*G=7J1VK>%YoWdw)q!abkApY~)J%a&Ss}(O1zTij0H?fSpz!Gs#={-5`5{0_5bzV*`@|99$q>o|*Sc7M@-s>!+!yZsP@`+RPI98MX z+DL;!K1^yzhVaR~Hi}~tdJGHDTHVdL9?jYL>MF}> zaURF}-f}_V0MJoHBNK*to9OC-Kx#-2=qyic5*fQtqK6DWnM{dz1)4&z5%o$_p`O7_ zfw1%)Ss*eWRuyOvGFbs7qQ4VkGj+Lfa@yoei|?IHr@aa93B96|$Oc>KVc-L3p2J-&XAKij zi%MG)0=_`qlj_ROiW4r(RTxMoZ#c9d+WVdDU;O_b#5oR^l((I)?z@}(nBO8M zb5^o}Wwkokgt8f$Le~N$7NnpALyE<(EK_I4K+r z`6$k1)TQJa2hEwu#$Uyn4DXXAU$|Q(iq-@AZ&J1-tDS45 zrWZFyM^v~Svh1uf?Y7i`?O7dDVVLrhB!(@P#9lYIN~?m{QNMWK;d?7>p6KRQBo0s` zc_ch14V)I&&=kTx!#sb#M!W-*|SM-;BK6@W^F8jTgg#3C#-lwsBg74U`9 zLU2y#e1=`(Nwf;Jlr0kgNF=PzRmj-oE37=IOY$1XGoayXMXVXJWdj;%6*DMK-wadt3B_W+e z8!$v6y`XTk;a5O~oOa|)Rj7^zh`QIBt{^~VBPJu5dWrEMf4Mdn@*AI3vG2-T^auDC zUTqG7EDMBUJZ^Hd^p?Sq#!GbazAXI4fAQ1r!Beg#J7 zUE<)|;t*SV1Mlu+>KtOz_q^RG-Aw6$KrzJN(rq}3IcOfo;`LOol32KN?Xgu>q2R>L zE)4}Gq8bsBpk}L#vsRUa*1`G0$q?ZlFZt3dZ(DY3i&j}oytGf`B`>6zT21|vRyt3_ zqt;eOnIeH^-<6-r)y;Y0VBKeezcl|y?b#udUy%FQyAw5q%m zH2;3E@+i)z*iIKlVa(1oPonWwd6%{mOYShnC)M;T;k~H^`5LC|OgD6+`t14(t3kR& zOh?0#3gA{s7@)@}2{{=_#75O3#RI2b9ZV=K2Uv4WpR!RK{$ZFlMpYCJ zaW0$P=jd@?a!{mpRu8A`0tn?!m#*Pr?16W7S63ezwCrMeb7|jX{-9oASXqyY^)BeFI(0W;&x>h{h;Tp69te z6T3Qt>-KpsNX?Iy&17uoDNhv2ofN6>Cr*Y1^P9g1|K?1(RJj{Wd&_kQe@H08Th>$0 zU=?2qI=fYesafJi;zndL(D?4a-Ebr81R4Fba4&ai)>Ezo8`a8e)Ue^Z2b~HaVZX6c z-HF2uR^cjY4Th^J{{|ra8|~Ed26$jZybSsu=P7l$_rJP#GQH}AUHn( zRo0NL@Aku(umSv+Cdalak1|{n1Ha2qcm4Qx-Vu6@=K_ zz>jW3Q_BOMq>!W8RAno!PzRZG_n0BBy&~MvsR-e0XTU=^eA$%C?qOtV9ILLdcf-yO z%3BCL5iX+q!NF;H-T-Ms@x;=s;$CO(Q-_R_6?csPrA1=l>$#|4{c-8ylg$pAi?lC^oFxo_ zq(32fX@g9wnSp13rsx)mFCo7dqr@sw${DfM_}}>j`yrKxINcfuDZ?zWxEx)%kpIWL-eLxxq2oojO?KmdKYC;kI2)BtP_Z?Sc}>kIphHncD-g+;D`;@i=yHb$3uprA zQT^CNGbCiN>80nMxE<{<^gRE5nOG@+Pbtf3=|8hBlC!ZqGYFAe0F@tZH# ze#?P5Xr7>*Rus234B#Go3T9pQ?(uP=J`!LlGJ3E91`5 zMr2-jYEV{TTrr_XhAx*0guN_Pek_(9*;KWBW?TfAP$}gZ2z&qpKS+MqAaspVR}6hWpDIKYB#Ebj|W@n z^`IZO+q0F-&z!!lCWCHeDtIC4r(dxi#@!8}=IX^wf3f>QaO{Pk|6=-dvXXAxvd=He zTY`o#*6DP!u|L^5!W)U~#wP+E*&iY1n>$Ojotc)C$7a-^s)o)cQOt2O<1M6dEKrKe z>W4n}eJ`lPyZeIyM8d{6x~uI5oaB5k7_btw1;*JOz-QTh!n`iE4+X)-W3+n-!@fJ9 zeOus5)9qk`j<49}?%Zb zFD)NhjyLaJd?tyJUK2}B+g^%JoK03Qp7?4u?Dh4FSugsHLCEGxEG-S*kRV-IXk-Ar zwQPqy=!-iVvq9F?SW<2t`MJGdv)=R$1~%$E+xBjz&$K=BmDI~@lYjc8-OygP8ET5j zN8kO@V7~2aeJH4atz?_?e&@@BdTI6v5^e1dE?ezwJso&o8ay403uYJ5C{8Ao2tOfl zq^46bA4D&1eKu;8xnZZrtM!ugC(b?6d3N>52Ob)1o{+I6*Kh>>|QT*eP-g-G`Z`S9s)Ane1gHwm2y=d!f&>j4<>U^8skI zfS}*%z z8uYapXLYfxc6w;Pyng%FdwapwGm(zZ1wkcKt_*3vB(SJPo@N^(0*E)Pz5#<0FM$X# zx9oHUel%(55=`2C0-zI9m4$zRX}*^-B20y+v9yqNm)e`tf*=Y~4YZ0zD+T+Lewb~a zW^Zs3$83ylZ`2?7^5D(UO126M16iJ01lB$-fUC=%Zl*#4Z?lrYL`!5x@s#DG^}YL8 zr*n{|3#Eq!Xj9+0Y(r?d;F;9BY_AhDydHthzKlIx`*oBZmM%*~Q@adCRWp82SKiqL z>RN24uO1X<5wL0f*(eowj#UMw$B-eYW004dkOqPhcv*EUIN_HDSHHV6C_gl~gpPa< z8{q}F;wXf?c2;8{w4B(hR{!01Z5>5)`O_D)q*zb&j!qJ z1|tnack2`-zGCOm&3?ucGPL~_=)7eq;4wzbp$M>Fm!=}ugxwdIkGK`^8amG~U>i?9 z5C>bITW&nx-qd~X$};i6jLgPpp83g-`v*vevt&*&LuOIxCUH=^dOtQ2w3QE5X(U@L zulk_#2zV6qbEmew;9{yprNW#*rMl&;M<9^sv-NYqt~SR9z|C;3J&O$cI+SO#{6m9- zZD)OXz!;7YP-D7#d3CmuSD79U4X7;_Mf_AW(k%Tje@H&?rNQw55BY55O}&C8TXP>8 zENuJ2;!=4174)58+hk-ZqUD9rIiJJk7#M|GUo4|8gPWJ`3NpJFT(lO`Wy=?$!B_Hs z2@}_Xp>pyL$@?XY77SMGG`mqhx;(%{FX-KZ(U3kGBiQLY@l8w}vV?|U?zDq~^axDs zi9r}IvlK|tbK^n6IWm^t9H<8PPHOVxr>Wm~-Sl^i-z|@^)FGsP0zKj>T!HYTPj!uOq}L9-%)$#^%ruz6m+NEbRJNnPKahx3P33I3$E z&||vvE=7)XV|`Gb$&!Z#xsSQ;5IFkK;3D(^!xhxs5#&g$AE%S{Uu$S+C&T9Xp#Cm) z#3swxrgk1hKIkcT#UUmraE5-0kLlvjnNy}&xZTt(l&V|Q1o{bA3EnLPd#)-1o>OyYV4@1Rx%5?QX|vn$kZJT>~U zl;Kt7D?RNj>vz4eK7o^TGkJ{n(c&RFGh47MVFT(;Sa4@I)SXWdWE(kKguZT#j&`0X z+|?bThPN0&?6C*AIp~)dh3=qyN3D*7it%+iTOO=Xrm^wNQ$hI(>U1yx_?@A*!$}pE zd$q~JEELK`jdK({_r8Wk5BIV+C#++cRoMzw)UgH zU8Ve!170{Uf9^j1wY7_XvnXFX{!O>}Jg)sq-#-52Y1=QzW2F46cm0FGoBnv;zCZZR zS3iS&zx18|)tiW!9XIX&rGZ7a9$l8s@ky`lJm@dySbf9CzdK6tO&zOZzT6;a_Hq0d z%hbaaE)HfNvWG=3`8D?Z?)(^EmvXVAvWGK^PeCLH0^M0X7DS&|%@`D*D7jAFRl`2B zn7wBp)rfY`Y0mTS_8z(hWc&sRi9!RG+E#eJusN%v@R(6o%rg2@tsV~seUIqR++6NtR&gB>%miz>zEbl zj5qYhlO$Q?oupv{s3=Cm5Xd!*mqbQsoc6}3;l#X^2}`}C! zQsk_%z=mwfAPT{O;0XI;E771@N@{lzcagx(2{PMiKu?c^5uw39%DX1qxm$TZ!4eSl zMo!?IWl?EcU5LyIXaV zBk;^D%9gUDEmkO%zuO3+Pu-=wJ>0uY4ZDwK*V4p?SHQyB3OmRmj*1n88G+W+gz;jK z1Q0~;7k;%8A-n-_?DaPAQU-9KuV-_S4wnX|gsCSefh8fyA%}n(}^z;Dfbxuv|2CsGuNSZZPwRaQ?6;7;XsaN@=yYI@VyC#k=D>C zO(0mvDy8xQGDm#v`+t7_AQfS)oh>9X5DJDGu~)5#iRa_A;9y4)?2gZbxCWgD`Vq}V zK#dk;!O0&NAQCZei7OVM^9oD2nJI1c%RrY1WR@QWPSPhVMutx(?0e#y)FmqyC@r>z z6X^}#umM{8j0p;~HB?L1^UVq}xf0P^*R)hh`jvwvA1W0_z=9dP>x8n%+% z%=)bJFs+*xTn3RqFjOWrU^lZI#u6t+yqVO>UTsD9xTrVV2%rD8zWwmix;&Lv zw)cjk7{Hw%8T2C8$NR-7U>;knGR7!%)pW&pOb)A#0u~{*)N;VMT!jSL(8zjPA#`bCb2%LZtK|o>IT6b36)Zz19W&om zjg%*5XdBjU8s5}u_Ba$~z}UUPDO!h!K>{qgBPS-D2A>N72_!k^a(^jyqWH$w?)&+v zif{99BaYnJprVFhhOr3&rxJFBBj_LjlAljNo63eOJ9K1LJMbW_HBg0*;!z=hpX1LC zT2TyX6DQ7U4L8;?7^p0XGHfh=QdaOR2q*1hU=i5Hl{hnK?*GC+MA|UxnXxGgeic8X zDJ=ohr-F!JG1qVPvEgN`QBjVmR#bgnSSg|$x{NCMTR2J3!OgHi8<~zp`jPx(3d|zg zayymaq-||6hbc^WysTII{s}BY$R)!d)tCnBPR_x19{!#Xxfyy)_7oJ(i3Am)^9-{) zJMb&W_sp?}pcy6{cPc+fD!~1;4r&NrGaF%Rz7%UUWaO=qJ=1+JNG@o!dnJi&pXk6- z8FqmcF(+)tC;iv4L#Q*2!7xT$U37)>-QWHF*T53i(V2nVkZZ1j7J!hVP{3{_7LzMl zx32_ybVcD6%M5CkkcH+tLYKDCZ-J>1Uox|L1N>faOS;cXHC#1`T&CGEjiATIy0l3E zaT#_O;Z2j2w?cN~!4H0Mz%0e3uZ{eEH>l*SRg1Fi1OrHkNOxH4;CZs@2UCF^1ORKy z<)&cIg_K4E%bp$JdB%{6;S^@uC=8rsZZQp}#3H~yVbEn8(@P-;=O>ZzXbP2yZL`qu z)FczokD@mpVU|xt;p2!xCObuGAnwwkV7+4DhbkcQ2yFr3q{|Mg6R@CEYTR5nNkr86 zU~1!k1o=_B%!$P5XY+~Ea?m00But}-8ImAjIH(~Mp?GmfXFBb-QD;H_I;Tx{fM!gQ zD!MaZXyrNZZ|Fs=gJcRY7wX6&5vOU5qJ%E8Qd1K4ryJHmI;oKPfl>G3I@CL95obb1 zDFYL09>a8`^_YCqB{KmZ{HK5Y6C%hmjZuW*>sM$akAroD&8c=OipBD%Zn4wB;ui*n z--s(D7#|FMpo`QN)S6GzW7=h0#=&tq114@f=G9^Eir8LcQffg6z1^a7K+`k`%ToG8 za(Zrw$$9(^tO9Q0(ac^<0*p5?FQ7EOudI^^s4map;4F|aM=>HA0*tS4nZfNch0tkq z!#teY&2B5hoUu;7ECeVPyIGlX73P4E>iFs|L8HI*&hO~2SRXtLOX5_TE!=>O(Awmj z2ki1NEHmx*`+Rqe7TK-LjhC4!F#y%mtJ&zsu*b=Qv+-El zl5aucsdJXgThz%iQ1bu_ikdX;glp*fNM1?9Ui6u`R`ze6zVGXO%`y>7ew$&7rLoTj zH$;YP=))0flpD8FOAKyY>4R8j;6CJHKgfjKaJQ;2rQzZB>N2rUAEX= zm-}_^HW935dm3b6q14%(2L;;Hf?5%o3i_r62%?5RZqvfc#7*XhTU^|%f^sgDf=gh7 z_Lkk&08tA>6Nh2?m44l&DhU>r?688X5ig-TuM`o3)JEFZ%XYhW=LDg}?;f1EcXIvN zbN5cHKf5|-!JOA71quXOC3v{lMokLYY&c)U$RZ1B!_x+aD$>lx`F!##Z~x^F2Frt~ z4+qOHII{52d?u(?U%LBxkic>@#=IPdUe%laPIb1N*Dv>rh-3=h;0=f*kEI2K8hey02~?cz^t!XJ zB*bX~?=Di)@I9~V+1Xn%=}%1FKG!}m>s>y$(;N7gFFv`VtlM3|fsO#hkf%KSAL3*kJhMt!(QH=jQD7WV5%lcW(22D~OE%h8}4VkaHf3 z=^oO2QMfG!P&!8(QFAQ8nEQ4%Fu3D5FwMn97jgVdR;nEAGaka+8=MA`j01&*=U3R*xhj5F0RPckF0MCYugA>BwRpbB>pR zX%FvKd7WFtCSmLwx070?jI&|O&$A>tdkz6t9rUiV!a0)+%2T^D9X;A6O4Ec^uylAS z*O5TIbdD9RhIuX4BstrAiFTs+pL}uxU*ga{Ew~kH6xGe?SOSQ$8Uf#R$@?#|;(NUh zwkz1DQ}fUkDKzgKh#*o#`@32~I3sSHj~QX;3HfB$oxefuOf17aLdY$39&zk>Z|Y~l zRF=Bw@jF6Uz+g%~9cW|__ex+mlt_q%ZW2Vl_x}3x{kOmH^uBAeN8TFza`#N~n-@RZ zemMK^|Ipri?w3xT`n#WP6RG@s4ic>NE9 zS-JCj|MuD9&hAgWd9(kk)$hLb`%hlH92}QF7lXS$`Tj?KN^U*){^HI*I5jV~{y|sn z{MmiQGjBZntseQvh2pk%-TCZ4z3+S9RXpy&@uxiP7mKG{xbu1a_vhZ%zSBG!dFN4I z89$?F>d)?zN4>P~Z1vB(_fl{+q>aVHKD~eTTV$^Fe~%G%h-Jiv7tEssF*(*5Cu}xG zq*fw60W1X5Fylo4OmTu8u@W&x=;8>G)UiIn@(rM81v--46Z_$IeA7DQ(f9P{^37-XfR+cT4(764;0k zNeoi@N=#_&HwGlO^0YHIh(U{y4O^&8rAJ+Yk=uJHiG{M#UcaR9zL|>rAFNG~ybmF= zIO#0Y)Wr+7uRj+&5Y6GLK9;CDB=yO8P;+40OI(`PCpXYqOvBUHMI;Y}PkjrCrR2jG~An|g2t5syTK4_hq&PBfxgv2BS_#gh%04IBON zXcXEKw>W$7BuWBt0}a{AZV3LR650?TfP~}FYUomGV-dpDs0#R9r3ZGxWn;^?-#x8L zxsTghtr&zd22wc0x`Wj~J-MBjHhO{+`H)qibuFXDeCt$z?+r>>VNRhx#npCNH}O6s zOk6u{X+RN+CsoP{_jsMr030g7X!er`I}uSvyNtGzOc;RWhWv?kw-$cAImAT)UpGEs zfw<(M3us~q%We@@rs>}m8Aw#)vkmuT)katnI+)uHdFoyONCT`56Dw_Pi_rmO$5?=L zXi-mR4qIqilnhwBF|-+vERSh2oMeVw7`V-iWo30pwi4w+Lt^=f$P*Hd;uTQT(CYvE z?lTDp&e4H&`)LD7!`KBIAE&EBz0r-_Ow~QV|4dL;-j=m)cGBKVT~*iNw%)9EF^umU z#DkJGTKW&1a$WKyFk*ec%%Dx+rE{q5#~AHqc#MGhzI`SMJ?PWYmTd|#%P5ex6s$CN zuw#m00%^oNODlTwUZ#rEy#Bv@Jbf($6O2V@%pK+^%T0oY>a6IXe~6d{ z2WtgwE`l?(f~NCMcvgQXB{xaA2+Tvc^%3Ua3j60hxF#Oh5yXSj@Cw|75oPN0FI6af zxRL7E!!c=@Lyn4G{)x}P$a58uj9OW*6A|w~{gLwU>sjF@v<3Tr-~xRdjC#i1a$zv4 zD@H=O6k(zu9jVMkj!{2ovQ?a*HcVy}hQKk%BI%~&s4AW$KUA5*%q*V#bKie9f%&?F zYGpa&x3dve0S$3v9RNQoRO4o548H|#K&FUMpgb&US~CIHqa?bDIV>QQ)p@rtgTQCF z&Me~~uP-;!Vmit{(zn zA~3D-==VHmA-@?T=8-%FJ6j9)k)H&?B7G~SsJKvb4F-ZKs$66)?SKMq;ju`gRiZsL1L^$i34}hDP=b1x}g9~cP)GGr53*$60RNTWy3t^71nADy5>g)ek zW=>&g3(mvCrT4PeN!XCGax>H-a6UxP0!Uh2jjFp<1)+%FrGtU(Byc!7(e6dLWc*d0 zk=Tay7kznf8d9V$2*f3K7ygA;Z~H4L3qdG7c~T&qPM^LzcbhmtfBv zQQ|ls_yGLPDx;<(C&jRLxIzBX^CsB)R>=XD2mGc0#r9|)6}Cd{ zY9<8p-1K%E38BgZ$q6Lq3k@c^L8PE9(E^}L!L((Ry+rT*gSu!!^b1s{1?UC(_G){! zL!qbyfTIfdiis|j(nIB{`GA3-!GL^b7{Wp=bO5p}lRwD$2HlWsHAYsk9C&~VAOgx# zhC_M*bk3t#79Gyi{_WrVnDC;3T*aUu)|$UD5b`ibnMuW8t}vy#3C&@8B2^!!DKdDp z4t?E+pq>Njl?&XDwiDujsG5>6BL9mz=U}$V;K)C|8kf1q*9YJJ#XRJsr5!X_+N&ud zPqsSi6!MX|i8~VbHdAf}1MnP1!9pWTR5UBE#P)*OitMG?X535a7BbSeK;-V7LyAaq zc}9whXR=V2U;nG?f+B)Mi=BYUf)<17Fr<77(2h*`f`FZhthvybr5&$aE=X}hJbNA!SLlNK;9q6N|erDtzWNFV!IZrQRcc9sR=2EL-O zPR%1%gNMv;8F4XY5X~$FDhsUhUi-x(#J90e8DHGGZP7f3VR#O?M^=1*rMB$jQH}Wd zrvjHjiyp z6Hg_jY}2zO+}cQ~*N-3;fgH7KVXilbhh}Y{6g(A7_yFZ_6!7jy(l)3PyE|nMG;IaI z3i9q#-JNc-{Im0K0f{8SHMHJB-8G*Lz?Xny!qQXGcKxKqN0!%~-xPFJ-|U~oTP5gl zuMMne+2QbPFg*OwU}ISSU?2gM`w1CsdRr|0-Hrl`ySKIb?oBJ9&BMbTqWBgtprlp| zQ?Nm%twc)CMV4D4=WT7?N_VPHy4zM~P?uFtqO68Jf$p%;Va0lhRnA;6Yeqwaz@2|2 zW^LDwbPvAAF)MN4cTo#wSe@+-K3~N{Ck5-C1S7{!?7l(kN5Pws8Vhme{$K39e{>wz zb>~@CXfbU?anOYpT<$P*)k6y|VHlcdV(2nLOI?K~-2`cggtQ*4$Lj!)ti>o9$C7S5*+Ig_a0X%n2vQlj#Ov4<_SDNXwI>&2G*B6dcou9Lu&g@noF|DJv6g)@MT7 zN>+PL&dh#pfwHa4?q>g3?_bjr(Ld_f`*GiW_kQoM?Rb4e#orBr!)63J{P?AuRV*Uvbkf=IW5+IUsr_!@f;RI*tdkwNirK%MtuN3Dyu zBGPB8cY5j;yivn@{^2)EJw|qty_ww|I>WOMsC(d&vpzJZaV!?6R&g#ST|itU#9cXb zSAfm}SV}*%u9@lS9D)SDfFv>1;!-d88$cbFuHo`hc@mAUanR{Cu0i&q)+k9-4M7|3 zg9$}i8cczBrBlvrd>SE35GO2ImdKto+>?z2;juC)gHN7<|7zNbH(GyEy-ip@vNqMq z=+th<7@U!)%(hOK*@dub;$!hlptuK~;hq<<<(3)3VSfOL+k{rQG-XptVL*1q;Nzy8 zAg>v?Y%-mxip1vtYQ!N8!Z!3AAuc1DViS~ zlI2!vFHcO&z_tsHCPU07El}@}gtI_?Fazo4rC?p8n`~Ljh~UO^UE`+8KuIQx!mo7+ zA19;1mcSl{QA$7uth`+P@E)V5nt_l1tlHB<@?)H!8wQXO6EqL5&2M}I(!1SgUJgGt zkBq2bsj>$62MX4Raj+Lh#a=+ElXFsUK*9&Oag8-w4E0yIsB5zUSn;R4-BDzeS3DUi1~4!J_FDPO zjL0Ta{2c2$Os8SrbMCu80$-OMM~)eI(5wb@ng5A>IGf_LotpCbRE{uaux;TXTsWgT z;!h1^WVps-gnau*8hZap4Kf#iV zk#uQ_ps{xJZ$5mhY{uOKb7}NW!_%(6 zc;vTGxUH7#`WV8+jg$_+pzE;+pEa|&;R#Xctm)|z^px36D@OwriYu$h#NA1i!< zbHOSFqpfqCTQ>dtK{z zU!gk01A6eBv%r8J^cxvTZ)p}dCpRz|kipO|b@c#JPxez%QDewwt;dxOxe}4YTtHf7 ztW3aQ9>^~lQa#sK2(l?Hss=alTo$~XEITgm6+OcVzGU9L719Ue38Toh?m2(x&0Jda znFPLq;L3Wyi<$SX=ULD9c@k8En=~t{jsP>Lsq`4xGGm0ENXrnlinWv> zljq5GZOA*e1X4zvHkz4SOUX2biTsdqzcKPXA*d8NbK}z8pBNC&*@quLUAXra4!Wek z74P2KY4Owj>&i_J*zftlUMyT~pW1cP#as6*?!7CO!soVo`Um`i3lHBv%gKZLy07jR zb}zkW*ZX#9wzzbk^MjXmiibY-2It_n*y2;X>mB^Uq3_`Bd*G3g@8altVE1vs|BZX_ zTfXnL`^MJpdKKSn>~1%I(A$?5se{o{5Lzd2zL-iUl(fK zedR`r?{fC;OG6rE`8Ze@c~HIL3dec5Wy6chI6uDO#Rg{-%8}e6k=x6wd8Km5E-TUK zf*8jd4bx&{^0+6?pyxz2aoqE?lUP^~A}=vD9t;3E_#gNRo)(*j0TbYJbmegF*}hJQ z{za!&c6^I;%=I!8Kzqhnq=#@QX*53zOQdg{RD@7kHu9CEN5pgO%RhUIF=-kh_#V2F z;tCgW)wS}X&2VT%=z&ipTGzq_7>5vigIs$df%{0(07sM-lpEMql<{U?OJZ zLmut4Q3oj*VJt|CWSR41nF->vMLlp8ZY}XZP-R(qS;Ac0^Y@;97diu!Aj5Cld!_wi zZv)7~InQ3L&xQP4F)lfbi7#3i&l1-fb_~}Rltpvh=v7dXVaurFCuy zJYU>|o3a-ax063|F8wUteb?mw;x7CkJr)pK9w;xh`&JNwOs#Y=E^f&u-qCOj<4^u# z4=a;3*1#MbmQ`ckUzqc*W4=E@A+h!6lAS z<(~{450`GsfQe2b=d0L^Sj>-&3;+N^t>S1ZH*tkMa9F+}{JCMd=xfYZR8^1w^y8Qu z0Nk%6r^`iyW%e>YMaEbt3rcB|F3?4p2bmma%bq1w4H>Ep1oz#c@Z|=Xf8(#HM9&^u z&@i9qhCII*L22(BUPV*doFY$EH@kiF40d~{^7Yq#S>k?i-s`i`EN|WY%{Lcwbn`5F zBlEg@7HB=U_ZbFG5d(yrWN+cDwtIGQA!kcR7XfD&Zk`9vV44GIaB)Ixey>$UKVs`= zM&4W;LewZ;fTl$^I4sYAcGzaU}pE0BZ#U!1yid8l}T-0+9;`Y+4k|9Mzn=S$yX#2FRT zUZ0XdGejcg<@4|6eBZnsjwW(s_i+4u*0y^ekra9Pl4k049^X#B{GV=-!`X4`<^~}` z3Y#{6MDgMy8&5Xq!T7g0G2<8BI2;#SFZa{Cx97WDgH$VcGKWQW+<9)L`DU0lQzK&G;O+ zAeU)e7BF}8P+0^!n5+LQ-5gGxEjF^M-2c!K*_uw7!PzzBt}fUAlYO_k$_MWebhQ3bfh0{ zsBwtKeB$fvfTaFJHxOTdxrvME0-oV0EwL)|1v3bi5`4lVzZc>tS*m@<{v$ePgZ^v$ zKe|PRsxeG`3=;yKhRR&f8XKY75sSa8F`4XRrY1cF3>vrzIA@LjuHivr=NcTp;%_@p z2YMdut!YnrfJ8NtVHMCpSl_c5l9QW-DDW<#;W<#TPEulp6VpJQFcf#$9nN&O% zI(_Ai136vOp5^R+=i>}xqQ#Fud?{TO;XmP-&8ztH7c#rdODv)+(;b$Xxj~68i3{6( zT!AKBz+tg2W0&J3%q(`dF3+|iLna1?Ocyz`jFRFG`2^0;e_0Fs$p3s{q}|MnM$5)8 ztYq?o_^S%PLY!u%H0MGY2&RnQLEk7uRynZC(dc3VHxSrQTpNVQdBp=#DGKoup8^FZng zvoH6JWw0edm&-geT_J!#hRKzs#aEi_i{Gi-9!@3=p~KiMLwE~H9Trt$9AwiUFn^?VsxIEUJ1k@CbgaG>(oDe4mw zODHs8`pm}3+TaqohrEiB?~v41Nc(sca3idkGTS56*CK@} zFtgfK`B5G7N*(G0Ex^=jnZ|Y1fZ}045GP7(fDm#Pt6P$CjJzPe{v6qp_U~=>H z0-!@YaWK|9L<+dxHhcwQV+ntb?32TDwfD;4gY z(g599so)PU?hQUPji*4YRUf|VVS8jCNYM_r4y649#GN4xXu`4p!2%Btz5^fnj-&?j z$`}Ft7P;Ya$vGC!Ys`R>NX(PS4qIIGG4L5r!dS3iV%;Gd(r|gzA>1LLnZ!Ebza!?5 zzNdPGF^iqO(l989xg^QRFqPWG3q467mnGf-cd=2)@xbOj#IJMqI5zvW1|b>i+~knz z4RJ#hcGM z0TUDPl#CNh1t4f2!oEDVRLrK^Gcd*^bd@Xer&{gLVp&v#q&lpZyXSr z;H298P_{^8cKnq?jo6#_w(@_WULwsDX%)qD$#vzZYPR?j4Kj+U5z830@G59L!M>X4;<=Um3})l8cdsA3cvhQp zI-Y6O&S9kDOJRNQRho+$absz-A#oiw&~)tZTD%sKE5tr;NYM&e1b9ct_KVrSU!f$x z04+6wjQmJzlmuYAlXcEa;g(}b%CVl}85)!IHH{VX>v_K-p!`RQ02)_ZON-buZq5dT zK|4Xv!Ya+iF7Zo48n!-Z{xV^6HJEnmc)=-{fTg_1_hpI+1tx$oUV>>LB>60^e468u zfC|0=(_-CvCTonD#xy@N5ERikSY(QW%`>>^7|<$cFcvv7-#Ka(wkOUYl&g^22Hd>3 zyHdE1iSe6w5k_}jYu=uFZ2iaKLfSZ5680mQqbufjJYrBoVCP~YE&^r5Ie`=UWTNUR zSg0%JWBDJgO%{a+KXM(H^+xy!5!_(v4Sv*YmjZ|`ZL&{bu_%I$q;A`^QR zO{Ajr8~V4WyS)$_q@%32o&GVlYTdk0 zm0h%;Cek!A*+s9w-epwTq>H2cCf}fqg6f14cVC$nS7iQ5>{mfp7|1XBHm(ok9p)Sv zAc%^#p!Ky`LKy)G z;Brg!${iS7lWH=M_P{CyWf^>ki9Bn#OHU$b68q&raa=M*w?!i2O8uy~{7+h|%2|UU zn{02^6t+70qy#IZ*g0B?acAOTV4=w$spb&Xm49{UM~wKY6q|)QGg5}tO6((aAFDZ} z=uxzuW00Lm2g73inonqP1iWdyH!!pd=D<0HL7lT{)DE-AFc)@xVI^X_M+S{8aexRQ z7;N{Ga+Q*zzGdEI6KVO?c;Lo?ec9c?YZ&53cMb7cY}(VM!m|CD%HPO*^}pvu!mMA; z-`V&w8Md4s$bI$Hu1Wj{E%=3Ld*x=ztimS#1`9q{e=ld&XLil_xBZRh-OSH*W~9ip z_3jaQ=x$oCUEBR<)J+rq4b$--@5*Ob0{;jdTjZiw;z*DJ*npPDIr1txbJJa%8< zY~Xp~X7HM~d-1r~;lEy3{NMaH({8jFQ6d8~_eTEYvGGjeu4Bs(YSbQUuqmlxm-C;gxSVw$Qm)~=?U&C&JccYlUW16A#Y$A9EH5QBnqx?USDTA& zUQ>K;nu*>u!@DJyheZ6!{dezEe`f5?2sN}thWUA&gwAmJq&L$RAt?oE1HnNwqg}3t zRS0ImHX;F*turZ88OXI#z5q>NuIFGr#u`ObfTAom@;1NHeQ6kD6|iHq$X)0TQz@d zBfpmPIRi_mE4!q-pxH6qwYmXeAh6Q?Li>rzZtA`C)x$fs5#mx~khXQJYTH}YW~l?A z43}}Kqcs^@ff2Zpl?LrkOoWgWSPqX?J*EM28{-NA1~h$^dO#{NR(}M z)~@(Zu`%Plg;e1|jQH@4JMV+}lJ)=&0=I*>_Ia~TWY3~7-kA7U4o-`09q(I{6!B4R z9jG6yuR3H_AgYOsrP3UX#W?TkKG<8h!zz#=HfM5~*RZhs%qu8CR|b!LBQrMm+SdB^4h~#PWxIsK#V<#TT58 z&gYZi(x?Q>bZOb(gID~MjTX8g%SqEkmTez}N#P(UZDI>&h}ExHlYS*f9SY)c(PR+? zAp03WVb-K`(1Xm0K!H4IQf(uORraY+H`>$R8Gn)I1|70g#0<8vGSaytF@66y(M5qG zGrm$y{|d?wdJR$JIZ;f}D@c~C5;hcVlfBdlLKR0>Cj^FiiQa5h{Mt+5Ie+kT^#poT zP!iIpvU;8vy6GhJtZYDpSSKiIdOWB7jQ(|v1h)(WIR`eWna$WbFiy5q31B3~VQekL zSNd$$kI33GU{5m&V=r&N^QR9`sv|_T3=boz%4^{G{FL*Pemb%ZFiryx5=&Phr&4Cj z!~%KJYLwm`G)w%%uQ(@RR*n6`M<~<>eE@hkZ5B}eETb?14~x%OG;`njO3(x39YUt;B<&w;6j7jp8D zOlIKF51a0%NyOo84*LM1@%ZetiEH#bqBk2$r3|82tFTW)vRYm_q2wsQmCMB<0G!oJqct7)xSd6HKqySZH33kV2Y!h%=7Alzj6IfRL&+&H6n>jEI^X`|I%l(UEFqe}d$+1+Q<{i?c5b!di}2c#iw>OA z9wQts6H=}i77>M6#|#_;+cw~1*oORr6(kcksdyBsOwBvZ9XBOF$Bf(gALSX84iGCi zN8moh*a#9Eo1;5`xpwTNC2W5W063QLe*l9ST@>%kQwX% zy?rx@la5g707sp4vIXC)9688Jk988IZr5bkjfVfRBXZ( zxd;0m9aV6hC@Kb>lf)K+Y%!{m7vK5^SKsxocvx=Zjm)+?7tSTEj+sv7oR)Gw=v%Wx z!+V9aQggKICTy@ObX8P>0u2>zRn~h^4%(Q1xJci5GY>D@vA-={KDbXd|M6?0y zkP>yMXel@65B)XVJw>D=u@aFKwo$)v`fP5sTn`Nf^M;R(XwOBO&5m^O&@N9B$adV3i<9xTTT+~21Bn!iKfm#eLVYJ5!KlCehR;0)?T6%Dz3h`VEiPa)ugorLQ2WLpeYLKVG z1-7c;V5{VWtJTp~U55{b%?tHi_bAy5$LkPW&!ZvCR2Q_2Im*D`r%TJqgR?VEyz`6e1B2Oo!t-0s)VV4yo?$o_$z7#4h9Oo>S|N9KrDuEq1q?Wd z>#0yfMq3e?*`G2*T~+|Cqgmp+ifrt04g#G#lNVf>v1;>IL2`yxR6XE1tNxAOers+J z(KYCg*E>;(M!Mnsc`F0mmKWRvNKWC}ir=Si8k#L$*Us1RfDP%Sf>s&lxv9CZU^}EG zVBv{u$FH7i7ZtXgZAz5?U!*>O{24H`=SdHfCeO_0=AS_Hb&;A?A7Y_ar4BG z;~c2hyvD>bxi)QmV#EpWjp#5$pb zOuh3CnFfZin8XUmZc>>6+;)J3mq@YXUA>)d1FM+}WEbjHt|eA>pk4cW`99~K*-K~s z((^xf_@lwz-_vR3YVN0xI2*Pm>H8zqMZH>$uP2ocWM`x8{Y1q8lpjPc83ws!ALtI1 z9cX}JSe_m)vNoOkwo|WJ2da(LBjE{q^yR4UsRMgS6^pp?5?{uy>tvlT%3hvQ`|872 ztAV?2cZiB%$9dXmkjboe-no`|h)45jBmQR6_X3dUkyNK6&q-*1e2? zwH^!tsU2;n4v+15?Ot7B2OxFRl)rB={Y~fPY+lcFc=)&f^yTJjdyf$M@EzvjtF7-K z)xIEq8`*m&Nb2>aBgB|3Z4QYM)+R-hjtRT5_+StnVoGK&fsm+!;Dxg%DMWjEhv-V@ z-tA|6W$mkuEkq#g%D*cBcN@rhhm0Lb6n025^An{;(iVWL9+3+?gkR;rT zfJ5VB7D=wKEEbnF;!o|CIPU*~(HjNoQt`JP=i{T2gR7-(1ZVCE?};9`?dWIJn06slGk9!8f3T9Z zuW4<5{;#Xm+R#kv3$KhNXR5CrIWlIw@O)oMWZholuKhK$byt1N4qt8EzRzh>4q}q7 z*xs`Kv_(>{ib2d^IC(t;LabqGXjJqs7WYNSTGo?xbSD2bl@pqz2*6rXMJ;52;~uq; zE3XV)PbqS|e#rRvKYxhSV@V3?2f8=@@bJs&^=} zc8;7FiNlNgTix}FJ^JF#LZVwI`y*;6_QDr;o;d5#~X(lQSVSA{`7|y;4pw#wR4LL*Yxc^WkH;k);+(S{&==h z@d=wbxxrs!s+AFvb8o7x zQ!SsAPL)%w=MpPCfwTUG;;3YT!{0)n<6>rrl`C>I3Qo)pbSV(oO`z4Y`f@QN4IsHC zBoqL{+JL)GupSfo@lW4R@-X(JeXO-TMa7EAujb}ELeeK?so6UIXuaHeZ}ncp&Ety9 zZfKuG!1<|Fj6Oi=B?qwvGfDxGB3N)w2CmiBg0`}zQu9<-4^~U30Q0Tq4;^7wkU&h% zLc@`<#sb1{v%_E*;^e%elIt3N0&|{+~+@? z9zuI*^ct8ZnfqiyM#jiG$j-#hTv<8YcDEhw^6gpY+NW-7ZBJPl;B&oex9@MgC)KU+ zxV5uw6l1i?Xkha3Xfrzba-xYlGzG~7T82Hfc6hFaPSGyxR=DJ}Gf1=rS>K<55CPbi z>7HC8gUdv*Wl(+&o00-{$~1c*YlQ=oh%N+zd8#-MX;5r*7=W^+XWKjf?tvfGB6*x@ zkt+KBlM*>~6aicWIti7d-&nt8K#Qs|tbV%n zFogHFjMnKTzf~1nXYkfF#4lJ|$oLcKO=@OwY27tyI=3dp6HaBU3|*$8qQJpOdQ>=uSBOvnnD;r^VV8fTH4$p-w72qT(e32 z4D{3Rgg0p&U5IMsaFlShyC(eR2DIS8cgKzDfnaP;%o6jPzou%pB6{k8XE3J1ZT%*p z>Y*{IAY92?CcY*3vTRkmBUWu)J~y|0F-P=N&|Hg9vx$p5u&7S8v$4{O_u-)Z7ysc_ zq(-N19sQj1qo-OV8N<3;Y9X3BhSx|~RKj8QdOQF+kb)buI4-i2F<Op-RZ6qS~icNuA7=r!t-5Ol;cpQsrx-?kdgZE7B zyZ1?+uK9<~IA0^LSN)h|^!ghK$VemhXUo(|mNycSk%DZo$nEv-7kBfBg>vQoU-XM) zU>`Um8OVNT@%y>UUdtAN&20zj@K`7P-r$ z*z(_&fNZyoKajQTGkd86{rXi;?WRh5DwG^)yUETz>`Be#KcDx0s>qS{2al6o?XTZ; zCNsz=fiw+?^cubK9=qY@kjusZn;H}&lBA{*T!i^R#b&vHR;a!b>08!yYdJBF*4cv$ z|7cc_x@fNA(1Gj>;TCblOTI;1r%RyknDP=a$Kjtdj);vEWEv4C5tBg?d$O~Xrg#43 z(>&FPaqE>MO};SoqDB=j(lwa7pJQFm3!EJ)+kHVFt`(tAz5X3-4puGSI3zFO5tK$E z?523h1AgWoy}6}T?MjZ?p~$KNvAO4~cp@+PYMg~F;(Bd9p*shG5DDQig@%zFy{9KS zmL9{K(DB19fN4D+1?}T{rsej>{kdrLW0J2DcL@6FA>2tuU-lI;f^7TbcEAWaz%Pt+ z&qgDPfy;ofB&r%k?GF4%+>!MP(gxfRf~buZ1eQ*t$B!aUQp4z`-DlK*~7on%fx zwnR;11!6sbHCV2O|HcYS3U-h}%ct9T-_b_U0S0Anm}gk%Q+kCyOL>QNZw8zPYq_m% z{L??2n{o$a&vP=EL8|MXDjl~v6?_Dv^1&R#1!IX&!MtdFIOpCj8ei2ZDRE_iml*b3 z=%z^Yq`JtgjQT)$uL6<5RMa(%NxFk?0E(PCK;2?>Rh(f_#N&h*ObpGY(JBnPz-_m< z7OICh#LVJsMpym#7HW?T`=zthcRiM!G#}3yF}viPyb{zF!sBV*bHg%$bYXyUSnuYwVLr0BXtPXzC2}hmV0td4sbcqX;fm2{Ci>64@#fGXr>yS6f zibKJFJbgYe;)N6p3JtoMKa?7^XmbMeMF~i!&M^JzM=;rHEKv3El_cAfmeOBp>rV1= zqQCtR{876js=t)Yg=0yWvFMx?g=-Poy{!9GatI}s+}0X%4FCtw z6rR6*1hp&9sBans{kwR@HBvGV2JXu*ANps*SNCo`OLDKIW4AW!;R(ONFp;f9s|E;k zM+`8!k@2FsGwu~=$NDg}1B|0NRJFR_X{2^G(|#dadbFBT%A$@@PZDZLE^DwC1@hL; zlb4eDWRc)hY*Q;XnkgP-uGjZanj5jFA4uW>Ra;1KKYJLx)2yBM?`q@UMMEKrHm3nP^?-qL1?Mp5Hqt#aul<@GuNS*wS z6U^fKRU0akbO?#XM1^m=%3PVqF8Ss@Kc?05`5+0hQPHO;!Wk()^{BX~6{6oADCOhm zn3SSSM|>Lvw6=lOsE4J8CHC;SpriUzuGV24m+IuxILNMz=+Vu3{D@yBUs(G|^h9#k zwXY>F>22SMYM=4^Yw6m#^yTad)p2-E&s#Y?c3_K)2d)ycnAs{cT#4=*L9F4*MWStE(;Gy`U zA-y^=Y?iccIhIWE9i(StK*lMXixhY@m&nj#tUf!9ZH2NwG)vR4xWw|MkhpRwmSfpQ zv=1}r&%Nuz!7$jLTcz}H^(r@4Sh_|md&Q$6aIfdu%4otIY`ZgXtQ@m}cGD}89W2cf z<-JMpUh!qf8E5MW0D?ejsq>Rf)=j@Huxy|qKNG0dYH)XVC%C4qw$zLuMC7@k>zAfI z?@mjQk|6=754N#J!MMt9Ub@G3-th-NhCOo3V=(-WRLg$1!XG#hoB%g0{*W&N$3>As znHL(9F~=|u%^#SL3(qGxA1%VtWf*V>b2*VoWe0$w@m&Hiy(j@1uvClu)?{}ok8a+s z0q+!0s{1h#U$rx20&Gw0=K!b89EsuDg}Xl!hdb50v*v|c7mkM|`&4^wdtcoK;?;vW zBkz(M5U$KnX-uQEYn4D~Xoi~@gZY3=FWdN>7BvK;GWgwLKV-6KICgN}?89Y1e8f+# zVex3orI?e6yqE{{7!;B*sNmm#hz+so8n_wV#ZHL{2Cn0p9HWO_ z#3H)K)XEa^yXFE9h-fXHyrpNi4dck2Z!O6TXqHh+;c8$vTkv6?t>el?05*75&y!Y4 zQ{+5Dp;##1`35b(k9pW!F`SBboq?LsJDQF!G>*!UC+TrA(G3|C)g2J6j{Hs_zk`cf zj5w6@LIEVtiZa@x<@P1#r7w})g*;V&`SRqLof?wVa4qZ$@~Ow2XaJ&zi*N_`O|i$w zsj^lf7KISP2uP|chLWUVyHGA$6OT9DE6h9REnxtl`F#~Jp|0hAsx?@iiA~rCo9QHD zY_O2kk;5-;Rb#W~9dKHp;|Hp^4c*o%ER#@%rYIJ)=hEeFSeE)mY~gGHGQuW2h}IZ^ zQ7|Wltie-_6f29ovuhy5DB(;7XJR-=5GcU$MR8&H;3h>rf!GQL^Mw01+UamPipWCq zLwT~CB%>g16mmYlp#CCfvGQb< z2$K>5fUUyKbz*e~m>kLWw$;Y_8<8eXZh_Fc@RE?~&O((jRBz1u$=^4h%KXqUp0lf^ z6BU=gp{-hSGhVb1CZ{Z@$;bd9+(ZNeAW-y3v1vHMR+wby0{KlfNiCu1Ofpr5nyv$5 zH(y~&*wa103$jU_%4N0D!U4mbPZ&BySLnA5{UOA$PsEnLV(;Y(2kC+kXHp+DjQ+6Yobn8H5z>tc#`gU&i+Fg6fc zHPRIseji9ANhH1^7TZpgGXwCZfOHmY?TrB2Ll!4y=Oyy3bXc!#Ccs?$X{qx&Qv#s#>VSMOGi&Wm>j4&Ur6wT7o!9` zXCKys10?Fhs`8{?yN+O&;iHI=CByE7*>edoM%y}_$yKegIgZZ-OxZPY_4V)+@8Tbh z;HNGJm;F9GTH`dXmNsoN!(pcIDKIvhPkL)ZqwT9fR!bLjjmjv_*wfAuCK63WD>8oJ z%MPk}$r<;%dsc4$h+huyBcOOv^;zdD`5g^s#ZDUz-inK<_!~o#>Gfp2HS0Lh+3fM_ zFWvo@$@7=@t|!-$@r%t@vtaVh_JxTC-kXQZtuL;R6u?-92PU8cfaZ!<_+sLZ4wPwW zr@`?C0HbFO;~Tp4tYhIRuGrkPwJ!iO+ydS0jUR>$PGTMy$0eQKiDUcCJaOVN+&vT+ z`|yK}A4n;`8^|q5C%1wRbN6zvrl@Z1Mc0_Ceq9P(7pIS{58)2K{!Z#7Q&Ia_|I>2T zJPGP92cvrqI4j{a1r1joh<@WAC0DWYEJUaB?KR+49OmDnaqFzi?R=?zLMe9SVT+`2 z_7mIqW?k15s_sV4ekwaNwWDVHt%rhRv-A#`XEeHsgZX?;F5&KZe-umW7M6!Ce~e^s z?YEAMWGH|^ZQjeoxjdILvt0^dNB)viPa@prg2R%wZsdV%=~-y9+aEuC#o7EjN+khx zRlIZUV>`}ZsVKR;H0w}>dnkQ?G;|+TIK4{Vx_>#^c;d42>9;GVy)ya`HDE69EoEnu z-&}m~)%5|ey)i4bb877xH>$X%v;+kFG8H(a5bXCd#4*g`ku#G6B*0t|Pp+i{c(G2J zl##cFXY)W%h8~>dT7r2+nPl!0yft%doXwr)Ch82hAIKJXHSsvzK5*=H7+!54<1^KK zNg}r-e?fdH?Rvl&&bi>fuRy^#x(GbM=1ud3~5~oV@vKX`HH-ytfKZg;4dqf%R7>$j>(HI`e1!=JwxN} zdyGgtLP5!A{1Ng9+RZjD^Ny5M?o6}=JreF5c}|71xdaC=-xveHc^N7)FG0&}VJRg{1{hzCip7CLlCI9c)@a3R z_^7XWcpZ)4z)N?)W|X3evZrK5Xa&ohyo@jlZZGj3#W-6ea71W|ctkPIP?j)&U{VH} z7++SEL#;!LvL5t3d$OJG{EzFm+^dh5*nF>PWORzqfUge>mO!^D1`g<5yRLVQ1`yr2 zY?Rmvc>eDHuMcvs!O;;8@dHq*C&P~PvB;{B${x(qjR1eTbx#6LGnXPC2`)*AfTn0a z*oYWL6c4BtRwvX9=?Ot!nk_YfKqy3V*$LxyH-4cjqJ1gC48sM zxH!w$V|>MK3q{BPv)?g$9AN~({$zX+t$oeFqZBf_W^6IZ_(qWqj+U_3u#q#gCUy)& zW@vat;WNL2Bu{}ENwvwA!>~Gy2)^rEa_fxc!-%f(ub|#A`s=&?_*Ax(Tg%&AIH|3c zhNs+*3;0q{ze&Eg=DiAMK!l(~GG?mTuT1WNxX2x4F&L09UNneqkaY99?k^yTAj;HZ zq)N#QsG3;o;0_3I)iGVd2r3Z}8)_5q2g+|XGm`WpPd@24*+*LpEx;8pXp{VRF$HLZ zSr|Lw+Vj7?Ek0NOqHj(0Rjbz!{J&NCqB@qHr#gyhcrKN>M7?f;wv%jCWa`Q=iQ;Y8 zp>6bo1fd)y-3r-Fkf!VciFb4Z`fUt8G4h1=MiQh?=Qv;<#m@cZ#Gsr!!`D}=KySbs z^QOy_7LN+Y_H3~nar+qe7gl{g$^tA|can>JnjIXw^?U?Bet0xXKHb_o`PD7wgcr9z z=U6XfKkYYP%oqZp5w~&oa_rVW~y+RM+Lwy9&;PMX;w3{2t?+I)$Urv zIldC-d?Z;(4fsi&huIz8IznA;&KQA`@tGh1nKUkvrEkm4t zHh-g`zH{O% zDf-@U*&A~E{XmAkn>DykDMsZ#oKkY#sfW&{-`(DR?A^bFSD`ixq*-3BiCT#r6NM#% zIwY=MUI7YR4y2GF)r%t0*wq#IXlqUrvm$RG3B^BBLV{_yC{x9Mu-6h|I9~SXKCmFI zQq(LCE7P?WSZ#c?e)@g6%kzpCgpF!Y;&WV%B!Y$KzDOGr(_|yAaN+K2 z&@4_BeA$&lH(zcQ-D>O8-yM5vj=YpLOQRb$v_laF<=_!Il_r`_WE~3`-?kB2#lIzF z&z96yG*CPmX-yY*6bO-s@whK_!aVv$x?>Ig1Ph~fE?$uU$KH5bQe>yR6UFCx&-uVz z*EMbm0U8tuPqi;0vT&k0CA|tng3Jwev;_=3stGLLZcocQ#X%FOA!?rl0YiYAeKhU=N6 z%ydzM(NL~|jt=GIq>xgr8-6B8yo25O`LkA{5wtehaDEaKsdevG?Cg7<-@!DpC7 zD^ig-DY`iL+HNVcpQ7Y8^3z5gcl~UZ!lCcjzn%N5;(Iu!6-A*LB4Ct0J~X2!ESuDp z&{AQ;pdiGub}r0r{kP8?7OsOeldyy0)v@e#$&&O``EnwUtmpfCzdac1ay?_3`A4$gpVt1`}Jih;;&vpwo z3w`?-C+uN=L?sha5nKB%G0L@DNCxnCai8Koz~I2*^DSrjn7wc|Vc)Ht3og~s2Casp z57gsY9@Z6p_3j$@@&SwqOv_keHo*5G#@J-@N0%Klfz!L*ONmFQCYZ^>`SSQStew^~hzxmk`&XWR&NM{*}$zOE`ERJL0=< zsgER{M`VYG>BXO4>fI6gjT2ylsrKfRS}RwLwi^2fOFgfaY{O3Ci+*kGbIxbe`e%Kw z4^v4;lEVQ~?Z|-No(=4=etpb)P_wcEdkx394g0RP>nWYA9ZBn-o=KAj5*0-UfJ41Jw>8>I8<4|iFQFHsxKUyEJW+$!0)r9JEnznHCQ^zFTjcS$+=$t)( z6-YA70SFpPmmB)la!b3WVmVMxS`oLBfRQdm4c#VJiY3hMy-<{($yD zx?+|#vtq$tWy_0^Vl|A%477U>Id3{p)&M=(nziH7JHGp4fQOy>o7^>)SQXvF!T<|& z&DzE{1$NG2M0qgduoR0$K|f50u}k6AV{8wMqDYq!1(P|AN0DfC)qmVCL9lVTi#c%W zg1@iLEF^fIV&0@QH|dOIhw!;a+i`PE?PZP|&Z5hGtQnFx=`_30=Dzpkcm4b~-@H|A z#T`qQv0~2#XP4c4)rVuVe@D90%Jux?xJHw4O7g9qEKL()LNLTFPK-Yr5AwfRk}tb4?8nBBWz%rO|gURz2lFd(Uh{K2l(UJR!j}cvgfZX?#-K0cZp{-S$4ud%& z(l|f)U!Sbq#uy>tobbfT!5nqalR%H@AC1>-9~~i*FIW`gl7os6z#cs|8Be3#oYVtb z)fciy>KE(e2Tm*`cDNJsE7R=`px2`#F_G?u!*t5~8IgQzg6k?c2 zGb3VYOoQ2Hqve10&!1z!m%cZqAr7Ti z7|m*n8{+HNvqxJcW2^qX9BVO)NsJfi6h7bnrUbL0J7+PQteqW1SI}7QyZzBv#t@B& zXV0?c@DUt$faVwo&3@3BTYK8SRXQYR*gHZpsF-YRE;ll`Afr7S_1KDHO)8u^k6oZ+ zmGbjf>ZmU4=!ke#D*JHxDxaBIAN8P2UjgxBOMngLbO0*kR1pB4_Nf_a_UfFlEh2*q zCWmf(<7ghD>InVVb;KJavrLB9V2}*q6|u?Gk%fj|!hO}&gj89`I>sD&ond_WOI=nfO$7lD z<3d{GUUV6mj0aL%x&Z;fh~yDr8r3UVquQ*~dL!f)+u0#CTFzjxWL7a5wEc4kIvk;O zw1`H#aCEj0)Pa9j1*UB5jzE4&t+ z(4>2Mt1k0}MTSXhM>3$1>nV?wA4PL5qYVQ$j+Hn{D(6b6#p7{j$RIebV&u9W@UiJ* z>PyOqx3)$_>3LxPem1&EO0Eo5RtAuP7f$26Uw8*Yn!_WE)Z3^A#wU)H^~tdAAzV7g zFV_==4ZcBzo8w7DA~m*y`N?Eur)LFr>(5? z(92QswYIfV9j#|qsy)x}w`=FBAx`nVp&QkzZ!3xjO!%Xl;~kQlQNyPjy`nX;2(I8D z;{HAnQzqB`$*BKrvBhWIZ6c`}oxZX`?WxN>a>Xa-$wovuQ|HOxn7>|KPVBP?Fl!@N zDs*aghJ$t%J?Xn&&7;jnfmCgluP7nePmDbI??#S(GJmS-)bMn{;^i$wJ@5EP_+U6V zQCAuw#f%ZKxE8Xsx|q486}y(T{5@m+>X`;PUPc!5iE4OHb!wtM6;9Moj@PH&m$}K6 zD&F}flwqfh)`CRg7g3 z(UIFWaOt_Tzwyv>-SYS5sOdjD; zk3p?>sK!5SeEgPEt@khIr(3vTy;iM0T#EauCEoprF;vDjYKNQ`o?klzyC^U|s)gg5 z52TE5eolyrdUawYPX_ct-{rG4Joco!u`pWHn)xL2iz~%P6CnujtW_RxW^TfJ$ z`;q;(@qj*qw)a$PiVh9dzw7&z?RzLv-+HZH4`|Pt!bKlneuQ}HDRauJjwAKP(I>C# ziuqwuFjil40suUc(s)Z!oSc?mC{ly3q-&!g*HrP2Us;Gg;%^=zOkf;$7BJpLy5Y=5 z-i^&MC+GVaR)08o`l>&dP7ZwHQIvqx!mZekE(SJk=XP^%1`hdN5F;n|FdV4#Iw2?u zJ{Z?a{sDjGSj1$kPes9Gg%tabHb3zE@xCT+#s5@SQ{QNr&9Ar5)kk;yv+Us67d`X6 zdw*|S;fj99*?Dh$a)c^xBUo|Ob7F!hFyuf&05CYjCdfO*z5qU{vg0X-3wy3bV_YC%XjXhW`B|JeHYU)}0b{f*!m3k40K>ae1Fy#~1p9gv{cq zzD7A;Nb?T~a7Ov@_%b0}1Ql?w6ioVgptRY5@ zE)cxPX<7haoD5}e_Q$xF(eu;`IcI4_A5tsB#1$V3u)MKGnGa~Aj7VxBJ{Tk%V)70I zzdZDf;DdBcM*Yj%GVI4a>*xlq{RCqG!bs8ZUIo|~48AQR&vGDvOi$u9l=1n;TG<|b zZ)DxrTLqBi5^--ob=5Jxu#GGH*npOj{#P zdPPZ2q}BQ)A|a3r<_@~6-I8143$a|D8E{BNtq>80vWrXgQfx6H;%9Vy01` z`V7@aGD#u+KZ&@r2FL_S%Mb#-7AMd}W`hS|WE#kDnu}$Q2&O3NBVpkHOCYxlO^$J0 zk6!}Xf9%Le(o+Vu4B21ta3 z@%az5n1^lS^Ify`h3#D`AKX*{|9BSGLkTTliC*%*l6&m)lZf!huRj0bth7==R4@iN zhjt?hWS9ddIz<#5Yl<5{EnE$tw=#a?wSSmrCoxZe#S`G-dC`U2?WlE}VQ}nKr4npy z3|t7&A-<*NTRpFZxgv@(t(zCeQgzkgb~~T{JsrZcsWqV$WSHZl>G}UVMPcV z+HS}I`}d4a?LmxuJhSo>$XALW0khqlfVPb0G|(Q+Z6Z*swuEg~do##D&Aqps+F05k z$j>;Hb|W;In};b!=_) z`r<(c>NcDqbE2B~&Fx?o15z7LAYbL!qfnrXrH%QvTPgp{p{#t|G)}x#x%q&snNy*T zq%x3Uc#|Zl730*YY{AfNrms{TC8_r%n`^FdaE5^Vbr0=!CM1vHui7Otd`#1IGW=v~D|EZ%074p$1@7T=%<0CG+2TLy>U82;NX!e76GnZW;6ak2w;B@N?bW;^M{g&N}z))VIAb{q+`q zFP`9@H_@06$mLCd*EsUU$-dWct=R0T-a=22Zl$)?GTaQskME867PNBiSP~^* zaC_rxR?b&>iNOgrg~n(#t(>Rw(VR9p%}^m<7UY*YKT4zct@sN~$h$iZVau7ti)*=+ zEDnLY41dVPoMFth>1&f8|KdYH{1H1~982y_o5!NXSCmvs( zy8d`FlVcp<=Tw6fUi3RQCW+-Kf4J2~xo$q#!jFE+!wctV$J z<>h$0$~;j|JZ_+7o%}ovx9Vg1Ry5Kux35-V{Q8Q&m@#(|$d%U1Oa4D0(?#Dq)ozwD zKO<=JWa&Mja?K#X|Csq4%q_S+Xc69VXw>H&cxb~P>?_bWqk%|MGf`re@}2g{uuOtu zH+j^_6TQLyhJHPHt_|Hk*|vXeU?pdWApdd<^x|B?^#3x$vMBmY^Y{Y$x4C0G9_w7;f}#q-K7fo=k)c$fVW=7+J8AtMe3 z*^YsalzLg0s=n)$)JN_)wqbX?2NS2=%Ii=1@vUQD$*m|3yXHN?mTWE5fWa!Jh8J<- za!o;LSl}`~#?dn5gYKH0YO5(Q_68L7TJ>UZElG5rg@T%F7-STMpgau^^VqhK5WcI4IC2jde)qX<_bQ24=u!%ubxu}RjFqq zM=jRW-(ln}BTBEfBl-k*02xkxZr1A68xcZ)P0ACaJC?#c-3SkCd~?*=n#exWYU9UYG{y5Dp;OyXldDkfnVt-0ZYzW< zNIb%k654=eE(g~oKb>TcJuDImGX##3x4oQMw*bUtQ9?2HNnApGMN z7n*lR2LPvJ?UU=W3zXd}I09x6cTL6Fz;GEg;!*(C+p(@SCOo?XwwJJf;g#uI$aqSH z(9U2^B+M05m$12+0B}-Z*hV{Yac-l)GKzp*rlvH^(*PiJ@&B^Ay1wQG&8vGIHVwEf zkz`5Y-6`(tZhvnq>&nvu?kFK=aRy&;y<<5PtuI7Ir?eRBJ+hZi_icC(jvNLv7yG*2 z_sB$Zghc4dV!1JafbglMu`7=ITQI|p zxkJ7Q0gsJg09EFL4J=04)HU%w+^o~fs?r&p-5m6j`2>^@CS<2DFn~$)yV-U(X_0+q zR>MW-vNmL4ysxYmyOuKzGclR_10VbD9@+C_KzJe>qOY@4weTLncMFRt=Rk7<0w)4O z#Q;zW>Vb{DfPjt@_7M5)m{^=)C5t@9vMxwJmF2>+t1FvzMtRsrWYIpWQ)&IaGES=u z*I+p<>FIN44hFc*V-&_EAks==WK>5h9Gsv$_`&fVqo0V{jt zdt~*KU(vh-%486Q3Q8danW-DtM`r+pmVQHm>NVv}*d5se3Y2`YpSv7Nzwj0H>t zbjzML<2`OEhV{lOBW{AbM_|{pu}(ZVENc*Xeftj&nYzGCfxz(rVPm%a0coCF@lg%2 zWyhuf{x0K7>v)eNoW+dQfG@%z=xyM2FA3QX$@enm> zA}$fH#!b5(K@Gf^D#nZ_Gy19820}n#!I}w~nZxB_6vhyrZ7t(FCnLV-v#^Qz@fpd3 z{@`W=p^Eptj?z-c)S!JBZo*ZzmDogejUT9AtTG7J8z|^hk48;ey6A#27`46*I(Q>D0|OV=cFX z))3KqB9w`RMmQyshRi6edjH+OLudwt!I8=c9D<-vs>Flm%gBNbD@1r1W1nUN=HRqX z`!J5N$c2t*a5LZLpau}ia09g%L{a!u^i!>o6__|U&vFnYZkJ`p;O|4By zAljITMXm(LKoqXmtG>@UV#l_IRmOes2H4AWnqcAW2 zhDKN5Fhj$uq-k~sTOW%IdlUT|=vX!+R`+zN=NSt;BGwjzV&G!b=4$qS#>yp|hA|@} zRgz~IibFdW4?U3J773iZFFUD8U+r}DIs6V9HLJVuT(;ubM5WScO3Q1#4G4*>a}Y@t zK>Zxy31c2U#5hXezfvP+0n?-ZJcz}J{f%~19$iFW9e&mUZ3kWVHO>V386V?hIz>^{!de@P*@4;jZC39hOJG#4)vsq) z+UXZ&)9Y#dy8hhaeA3yOO~08;oasK4Oq0y@?Tl_+4)Y^<``(Axe&YTL&fWcM2;@lTgXV%iH6(g)F~ zI%}TMaC`>D9=qZY$S}A$t{a`9MYv1s&9t-kNW!J3@#(?g0|ay_|37Ja|L8c*^S*ax zFr?P1l46HTc(h^ZnHNK7v|$-x3CkPAk#`0Ia=3)}%XEscJ}Ce(DlX%umZCVU&bjHl zvjcJ#ScyN(B)qO~y1RtrwW8yal2WT_+5!~h(lTw!KXR+|y1f*w#5|5~BFVa~+UEA$ z&%2ZppVRx#{o_I+0WM}|-+6yN&-eR$pXVG{EN)1#_03$K=cgf1CW&@y1?bwvGF$oR zY+IiClHJ~Prr9gCo{M{KyXQ8JH;DvW+G@D>Z*Y^n$OopO(mC5m#iE<#&u8MukLow=IzDu zJ!Yj_Y#6mk@15U%f1dQj)6r}Bzu2}IK3H3+Qq%iPGtg(g_(Auf?1>M5rCQDS?0MJD ze@}>0=o>^x&Q8+U2gyx1p!&NQuEpfSxZG1%0W&N=G}`{gwaH!8<@FE0G#Y+~b}fYd z6ZT7b`)wtZ62E5ai$5i-Jt`o3bm}5F@>Ls6#EtwLdDl&3X>m{coB71Hg=BR)td-x` zdOWLf7)eqax zFYcJSI9opM+O2;r#M9*S-%HD@drW(O5c(%4-#EHUVdtk)0L$rjYWB+W11RdvB#(aX4v^N*yhKasqx>4!_X)nDv`_vYC(m$r($WG~SFJuR? z&zvURlFT+&F8vyGLV1VTsdDenZ3W8Su}PjtHyRy>_VxU^Ac*F$l0eI6Lr{+7%5W(6CspN4;uLX{*Vu3%qjoGJu zMfk47Oeg>>s}TCy=u{4rO$C-rL7KcR)Z&Jht*gIC!IV8Qd+c_s{XLu76GVg{P2Ik@ zG9}vQ;yCF&I%&4oV_*ScK(RcUA@JJNdRm0ZrsUjV;_9Vm+LIf1|IpAtkF7(|6L~G~ z2%#OE>TXeyMQZ;yvL(DEPC9y@Nc&q@fl@~>qIDFBW+Xx3&~^ME2m-~5a2AQOaeEk4 zX89$~1%PDiO#*b#C`2mMyJ7O$v8SLEo-P7vCZOj@_aP#%UC&$*D<2BAU+`7upU&b# zc?h9=Dm6P>c^A=AbbRs6w|`$n)kBBu8#UH$cYBGRaw%z0YmRatCa#)7iLN>=Yr()^ z6LOd*jLNpV>ZP4mOH=2#g9O=^9Ax~sl#8irq{`w92fx?uixtkAsap(+060iSPKdo^ zt4~OMCeqjChiZICLI_uWsm|^^Aow{DxH2 z4Cf^agukRl;0ga6R7|i1+J^LTgPaG7tLYM={?U+#71gbip2;;069((e*e-8cy0z2| zhWiU4nX*3EARRp+`=Qo&D*DKOEocIBW&-ivr7cySR~`HVgM-gwP7fDU#-n6Nu}Jjj zH80R2=dXHH+>Vt<1mQy$<>SCCfp;>iMfHD`{k}+=mAA3C357|T(^?u&~Q3h zu#o7GFC%=hgv+{uS7`gNDwo8h*}B987S^k{s09*3ae~2=Z;LCNFZ<6gnrCAf7A2^W zH>w8W-U&O+vK0?J*bXo|Pi;h7psav@%SOt+!$PPBxk-Y7v$m#W1B|R*$H(QnQEE3? zdklDbDb+xkAUrl8JFAqrkT4n*QxoXes`by*Dg~@C#xPi@e|9m%k5QpYC6Xl3v9qGS z+{B+_>DE_W0J6dF+TDOT#mJ<+({&Xfr$zWXz2MF3qwfh7mS%UKS??ZSnpL^;qsr~v z`4;K=zng!jc=*pB|6+b}oNu4Y2YLS6w?zl1VRCdQf5Dm2I;F0l^2} zd$aoXy?l_h|KH`mxclp<0B*neU)zJa1V3oq{>a-6xUN3=(m;Liy?j>X>_5Y|m%s3- z_U*U+cwvHF-}sGpYPDCME&k)j)c3po{$mf+mcLW{*r2gndFx94fvrc$_y6wH)Zk-( ze(>$hsVN@#2XF4(%L8A3@7pK$sE_?yfs#AC8~o@SpPPT={&%P_@RRp=>K302-&U0k z{{C_G*6-Z^1NH~jgiFYBqT_){a26ah1CGl{Lk=iMPexM%uVYlN)-cdI20t9;4LHc4xi=w>sV0h{pIqFHn8))_vNr2c>qHz@gUB?{Z%jIeDIIH zc)&y->?iNtDCL%{#@jF5zAB0QY~tM0G3xWyIS4#EG6M(7Peyk0yYgzShI=E@b3QvO zQ~^#bZa)Bl9oR|Nb;kWM%xV+FrsH~)Zs`=k0;2Vsy|BHhG1M6PRhzJ^;~Bz(mM2E70zt-p`&1ZXLJ4ow z1F8w*<|zf?HC?mq$^VppyDvL9e%9GsKtl$O?rT9tn0Kb)@wJgYr%F@DFNhuR7(+Sv zj&Yw~NkiKM+;Tn*Dg`39+h>al`HSc&kfyeQyG#aDph2S}+@{`9#Y@>}9hEk%li}9i z#c_}rVFgEOu_>l}7BBHkjW7@VrQU=}ln^Gg7fh&e!OukHOAj>f%KR1)+e@p!r(`fp%21_(M!&`yw(Y!hWBP=0Uo*%h_qJPC~WH57XdKuOAsECwS5 z+2NC4Bpa;4itzOdvbpN=VoS)Wi#12=j@2inP506fzX1@hGQngtevgm4iwBCW0szQ9 zYc0f?ID$sn(LqE1;+^J2KX1xXfy}bh1|YeO<8DH&Zn2#cb;gp>oGt!1nfL8Iac=dA zoNG!zHkckBqf>GAO)TcbFFc8>aCH5<;GZ{dNZ*{a2Z@CY`!P%}N*)D~u9&ZUhFzZS3k zm*+kA-0`toU_p%e4+XNlWZ3om98d^-I9yP+jgtzd5Yg%!%T{d$1i#fgFGg?!^dO#- zW#hrT?mtBy^Z{yA$rgZOywqSN=n7F`#@J4#lP{|yL!spjoxJ>rzFuGrEHgXq~e;x zefM6kWsXFe~ZH#N6ufS-;_$)$-?$@EP|SlW(LM51Tp0 z3HiPgy0BI}fDNHw*OiATZjtHW$dw^YtQ_~_xY<1}*}7J(@b1V@@3*)A<>)7}N7|W;B9>lcr2`fKum$M)r0kK)a&t^hZP-Ok;#a(s<8HC|1fQ!#J2`cYSR8KM) z_4214TTGAj=F2y;bo7!XEisujAI8ucsb7nmSL|M}>~3bfk63ikj+S_8ic_HJcCGdo zu?v9S7)};o<5J1C;>P?^**I}-@dNSSz_tvWf=J^80LmMc!cFyI4)YcYS%OJG?J{5G ziDsM4I@L@YiIfs9fx%4q4jFeSOWf5ER7rA6%7b5Wjz)C(}8;xq6|fiV-_#FrnQ5W15|f=~1#(2!K%kb1{z!lnV= zae?i4@@dkZX+PNY6Vb?GJm&XYOSTGi2=}>wZtu8s0{rtRGea5uj_xRoX^PG zaBAl09ELHwv9plc1T1TpiAwO5`%;s&#Au|c*dYIqk7FUO)}Sx9FFIzu02T+em?g)v zdVwcVDl2w-h9fBOQOS5reYy!!l7|b4Rahw{Z~e)?Yj^va%$Iy)E{_so!?bAFzOapK zE1ENEfcmq4X%3bytoR^<6@f#JJBno^B)}yK7NXZQ+0?ZRjNQJ$J_7bUQXs@>P6~|- z2sz#ZNe>Jyu9$3ofRgl*^4y8kRyh^L+ALNAeh)qD5DSo++O99WG{ie#!-?C0Hd`yr z=yM^4vj#t}EC?KTGdK%2tue=Lq(w8UfVvO+G|6WWAkNr1xiu$}`WMa=e!d1Dk3$+O z-!7EupBTj;qGnQ5?WmZ{7{ZGDHU|UdJos={U4(bn{5SvXa6Y3Tb&d1CzLN)_Ga(SQ zF*5?DJ(NXJ#8R-es5LZ~1`Zdf16Y(T8>2>(i1&vJH3p%kN_xXVk^KmR(Oy8bB0X2` zc+Qubr62(p6O4~hZRM-O2-;zy`@l|g5#B2f0u5&tQ&PYy7C!s47f%%gS!R8`Zi*!n z@ehx#QUZ=~sOf5=Mfl?D9A4}iWh0?sD*s`VEde`(5Jx;6{_w@)s0q&g&Z8$d9{8BB zlbC)911)$Y!~v?ycrwRzi!eh&HAFz5-RcFYH%8z3Z{NDeeN^`jgtTCTyp0J$?FTEE z+^K4Gi-S|rL zO*WSiF0B{VVBnaXG>YEgt|~NwSwuT&uFKBJB4AitUPR}}A-GA(FyvQyLXu7PV8sE5 zkW1$AT3I))N)o;QGo0)>_l+X@C2-usk;CJvrYA5Qi4i0QoguX{hOg941 zP)5*gR$`use(obQT2re>eYQ*(g7|pgq=eTn?Xxy0e|;7lD1(upOWA?AiX4jYNe09v z#)RsA-p1%FlL(BEv_gQkc57YnKvIiYqcE4yRdgW73rkzQ#W7SOKGnFU<*Ozn_XN3T zYHyzY_;9~Fa@Sbjl2LsoGnN)pYVht0ZiPnmvd^-bx@1*`R>YJ%lG)CclD?bUD>b0pKkmFRLT*8zda zRQ?1gyg)Ql2^W?1O^Q~OD4(qLN%L4K-pVjL+MC2ea$J`8+_ENrVC}2iOeJ;fqmkKo z>D%$6e)i4yYAHYq={1LdAgpi4oOrFSdtHQ|wK3nu{pwQs%ooqLF)?W#DtTtug-Qu+?(Gr`aN zsj6C`cA!cTkg6AM;~e#R-&Xl0&R_}=o2Rq^K((L|5;~nvT!_v5V)<*3>F=9LZc7(}o>>DqU z?0rfQxoymx^N81;d47T{>ZLC)gw)E?{r#2|4Pg1;T4}%ARDTbuy|&NY#^AfI(x(W{ zXowr3Fi#=Tp130Ejta8N33$kg2w_*mX2nWXE`{~}BacTpDRZ*+Kd-r)+N;0JPpi=p z0Jwmlj7{w$c?{ZJ#RilZ4?+nhM!DahPQ!El*y-2h2WRVf>P7hu_f+?h6RV|%HiPe} zq7`ImDb$bVsvh+8JDvw?;%d_{w+DkRNawWa5Wm06v+J-OgV*ZsPHck_DG#Xw9yA^V zhlnW7Cw}ITV-iB4aTh}0y96{VzWdV*1m`$mPsK@UVtwJuRwfDw^{hCb~NO6u+x}uIg9)Y(ZYQSOw zRu&oT#~8ey?Pa}%g|IEhFfr=+cpN6bAKzoNUWmO+aWEdqRY_2j)5X0|4Jsl1Dp?Vb zt;m*?Y9(HY!a5=$>FS+FJ}~meg%5rmHHI1ja=rk(02fDedhyV8m7yt9QmP5sq<$cH zTV=j|(^u6&Sa)wiSq;_@M;$qG)FMI8AQa*+1_L435fqul5r$c!PTWKJF9GLPjQBoS z8k5bR)H;jhO~d`89LTTcOJ+wU>}Eg{plc0v5(`AtVNm0zxByZhb^y{5we)}O&4mx; zAU`=Xh8X!$q{>q;$2Zn7xJQSm1flvD8_s6}k*yKcLIemr1L76!A6GLT&qEE(K;nR% zfo-8_YbYTo`=}a$DMQ*MstbheUKoas9x@p1=X_JeqhX5b@J&1t)zla<#1hPVvTESNjYBi1Q>d!15|DZ5sWlEv(+tz z%ohB^Qh5{4q{DWpdNyGqH_=!|h+AIvSsyG`*st_bq_uE*8fwme(!M2!{>hd+8aB`F zWS7Ca(4wsu>?3$l_{DYm0dhf*@AhaEXnO+@J?N>;M$?Lp89DStSEQ;dksmALR;sGN zZJmtbb=yc;uGqa_CU1p^lV&$KTWq5|Y3<;T8_X^{a8-xPCTf;g3!uX@Vuuh`+)c_X z2uEe@bSV#jB)1=Efvn$>rE7oo(w(-JM(7T-dQ_-W<(JRUM18C$X#=MDci690rrE3> zT!=Nq3dlaJzQp^XY?HRZva1&$i^l8jxml(bRVA5lUZ=Z;o75@JhLjc6CK*rD??fd> zn8{{MTlE!_LNw3_K_ytD)B_&zm4`2n*oXYidO{e8qt6BS(ysn9UrY;6*p)k9ZM#Ow zF&vQ$?PC)tQ4m9D)qx5EJV=e}LFpPdFk@|P>kBaN8ZAUH&@`N&kzs_wt#h71Sp^+I940e|t{i&32 zzE9fy1#KPgOKg1gTQ93R1@j976~uy)G5o)XAWjXW38#Kc%P?|V1F;u z2og?jyRDiS=n)207#=-6&@lYD{o}P1mIg%_eoT+>wfBlIJmUWDZ~kWfr2GD>s3(3_ z=`?oz$J*PYN(*so{F|f{{K1pKf8I;!hF2c7Z-4*pLl-EJaAw;hig~D3SZl+DnDHPaoxsy52@rAgGc>d?QQjjo1Utzz~4&lar_^s zcYXblyO`y-zd(PKd#GtpOk(;jmgTg`o~k*R?nZ_6rHUl58CIBbU^N>>zZ>kcSxPc4fq)KrTh=| z6`tIE=U*`i>Fw7N@>}aL`sy>adMarM3zo0J)M=!D{Ro3salMGkO0WsE6cUsh({$z! zYkctggcwI@qTi_r)-J~rLiJf^Jx`GAgXeX5Rx@~Ef#IV zZ;so|*HaxlU#b`LrLO05Xv)<$rOcOo8x1o6Fj;GZLKgn9)`ay6ii z)}o9vhHNZ-LFoRS`YR2ZtXiK`>F~X5|$NuSD(;mB41ML{IOD9VwJ^OfbUpEXa zg~&8@juuw+G6A7wN$j|adQ6Io@0h}`!}Boiz3-%FA@xG zJDZ^xD2!KlxKJkk4AuO~=nrxc#3um{k9t{&Gw;E7e!1 z{Al%`c32CFb#UDO^+0sDaXK4bC{E*T94d`n3_EuZA9Y*ZOx%6M5BJd%kw>zAs7=qO_h$Op()%l|{spVJBraT_sLc<<3Fm$H-VC0Tx9_?)ub6** z*Oh9cP+aPj_7(gs*2!?yO@~A8kBe`U>D}EPymzf_lz(FCF}IpG-p93D_Z2R?TIS6{gF$0eiH7hdcCl3rsrUt8VsSlsjS%6zcxNE&}8(C>|2%*O3)k9yZa`@yU( z-ky-iYl8HTg1h|Y!p7Z4{RQ71*^oQ>@p3rdyjMk6d28 zyOiB)PWkKOd()lfgIVPv_j1WD-upVKnZFefsj%kJc9AVVq?+Dv#iwh+u{^cnmMu*gU@u^XsG9Om7y;)eRVUkCfVVgg24LVd>PW%`?O|if+w5w!eQSLIw0FZiA@j| zq!WnHF^`!rzQ+`JiOC-B;nzHq&CyAJskC$4OKXPmj8L{Q0BMOraL-h zUG@P*1p6c6bPtUc3K<=p6Gc8qBHolKBD)bzt%~fqi{N32LBPqQi^O(iM%5QJP$P(@ zQ5=@pyMbMko*S1pQ_AIhoX8hYBE0p_K0t`rb;FqtIB3YfGsqcCwdF3%F@)ikFWR7< z2kf>q$}jMv6v;PKl2xa7K7$1-_T9CbW6x%yJ`t1BA&QfahNRKc%SDLnQDSLRNiOkg zHc^{i`zd4^u2Ek1_bfIWDIvRXTrQNcAY+l}Y_X}6*(ok8YDqONn-vcykEr=Z->Lw8 zd&Y?|y(8GBFQ3#`7BY^ORFSU6!rUpK%}jp#Ma#t=ffWRA#YR=xH~|^!1xV>cSHqnp zVZp)Gkj!6elZrl*u6xURFvxwzg#^<$?1Tp0Vl3qhO4;kG zHz&G-Oo_&T3@miUoK-R$h*ifl|9fSjm45|=me!$0RQNVCS&X%YkG&DJM6`7Y9G(91# zkon11qB}|iH)J<-k?3=oR%IE$MX(s@t4`<`aRz;qZD!zq>i^UNDDacMIegbNgS>PN z)|hjTPb5E9rf#QcBvT(Qi~+*?!CVTHgs*y^-?Pt_0_GGZJ&#v6Ia_pCceO7ttv$)~ zrYWA`mUdq%R=)6o0jURon6SJ}8QQunBtPg+i?HV>Y%bQ@j;SI%tsu|4H$bbB- zy-wmpD0Mo8IgW!&O^Z@a+G&UV)(<$g=F-8VXH%SV3=O2GPL!<1ImD*ocplpw8QyWrMk$W$vBPhII1U>3gBxp)@EuKS%=CV3sg}WM-QYHAX77lrjmTv z97~)p#+zA6PAT3CawRjkIIM9l2p9>Wy0(SZiTt1plS*I7m)ZaZ+095KE=XIIt19+% zBkUxBRF0u?D>`g6=(=R0XqWFjuz9(_=g482r`kdyRn}YPke*iRh@QJj+=E@AHx;Wk zyqMmQg(YtxJd{lrrbtFd;|f~cwD(ClG#7CHgHuvxW^*mnk=lWny@_iwEZip4jttHO zcplA>W;-JvZ$l?G{1m&UFqA8tr0{O|+=zDL?32Oz_jh01c6#b7*2s0c{n2c%T%TIs zxmR8<9*w8;nQvt0wp|bYvV{NGdPoBLLBe(2R#2l%MjL&MOEHS|8g-tE1;43c0-9l8 zuB2nxkdW7>A|keK%H^s*cEK-;qAA48`H2y>g{hY&0*IXOcwn_gx8xylAZTvjd^_%m zu4|!Q3QyMJu$*=0MFmyNQ-lvPMOP-O{z-)6gi36WTfarxM$4`?y7T^{=#<916rwgw zNAVjwL6dv7A4=m^>BV>2?ewx*T(DbP+Q#}pxVGuIbh3RRf5LBf z#aI1os@nhZxzY{EqgrIgD-kT^%X zPFi^=TYMtEkl6X$-Dtjbaoh5d=%D;B0KwnR$ojwZ?Py*ey7pyvXbEl2 zoKj7oAfakEbQEk?`Uppo0>+8yT~1}~0bdp7Sg!x&&YGB8|B7$t*^1k%_xlxV72=)b zDx+k>uU|mYaoHOkN-mAg$(EAqthgfS{_;Y{I<|Uz&7NG1l5Ws2Ph8rfm7m(G9ee8U zP?>i1{!a1O=k_Gs`32tavBqYlAW1Imr2^(q+&R9WHO4kWjoq)lXDbUzO0p6)jP?&} zi;Wi^Z(g(a7x%kQ1Mgp4kNT5C%;l8$mHqZNRs{X4!ivam9epYQ1KKsD@lkvyn06RCz z)@8JTlf3U-sXk*Wn{t>GV|Z#*1cFoMtiU==5J4D8Pu9N^?Jm`iZfFW@7bG*I3Nt6s z%Y{Q5>)L~*eFM1ya5nVWfYr;esgiqu`gvs&b25QL0#r;;*Tzk?Ij%-wmSIsdJi@^2 zOXLm{PauJLs#i7+mCQ;IarF8gZb3A%BU-NErc zg25Vui7;ZvMAT%eG+Lb~q>I_oq2OSs{0f7B%156Kwb^5yTCZcLB(JF=E$QnL-P7}a z)%8C*v~uoDbCh&eW!UcSZg^1oi1srBG$k7pDw|S9Al7rWp?W`GE+7?zL0>LRQ)`|T zKqnvK)lLqLr(O1Xqsz>-H^LzjB=QQ>L!I)qiVS;i;xF~-Mm6s{Lc=m?tRB~-P=Y4x zwlmpkq&}x@2Ziz&v;LjjvMTW-!YG7-est2w!6y zaHm6}8VrXRA9}cKYDW^Gx|sRHrzBwIdNMC1mIzE!2wVaQ#%maKYyr#)sV*438XWka zKD~MSwy&?_X?Im{3W_DO-Yw$p2>R4ZP<}8GGp&BtATyh$mFz|09B_+<4&Abu%+ z%g>5K*S_jgJO1j;rV+gS@%&J!+zny$SQUz;t5VLumC+ zvEg8eMJuRsIv>)k6HiB_vHoEWkSc$Q^`7W69-F8eUnO+AbZk?HV4VMB{jP|x3B!J} zv?9)yzC4~shuT&Idgn$*<9%W(KW}S0$cr{yXcHEAC@UMdMfF-fJTJqu5LjO=`Sp*d zugkU{aZYXm0)%fz9MMRsd~^0f)au(j2ug^|M8(^3>wKDiIIUn*j}0?g{;} zr+1E2%)70Aqzte{Ar7S#QHUXRam?(DBsCMY5C8nseHWcT z&5t_cnHcr90XazSKlC}5$UuSn-!kgwOM_o$iZsVU!bq*lF0P-@YNCE#33L$fxUM3ZJ(BT>#kn={b$oW3mz zdUf|eDf9CKd5!&^DCajGQ&O4R@|q9a*5-U*>p-G&TbuL8gE#GZWa@`XWi$BLFWi2} zAFqEh5EFea|Eq6DQ1$$yQT3KD6#w?1vdDJ(9>Q?CKPVr*U0meM&5s=S6*<#IKXR@# zvdZ4d(J>sEtRZ#Af#j_dUF2tyh(j$YT1RqyVOxl|89;q}t zNvhYGLh52a$#^y4Ujv?url>E+<3)UCPUAV5^1{a_U)x`9OEKSc+&H_k^H!*j_}>kL zJ0FVnwTWiet+=?!D4FmVA8pBpGO3+Kd$S8$SVgX~gU+Ra+-H$;=_}Th`>jl$5=50+ zBNzO!>~K65PZ0m(1X<78L#B`upq-#w=WOTF#1T%=5C<+HFk8S>Ik4{*p{A;2AvK9B zZ1Ronh^SKY!Ux==f7gbl-Y+?~Bv@;>G)X zdoC6;kL0E{QZ&cBtB75!a#zKVJ8yw%Sg#@fTPhVC!sFH`n4$S~f0Kqgn9ba4Sk1dL zovMJyT)4vjEQMi*YESl>9kf_^Qg)amdGwM zyc!0-uQnVN=ZM6)~I{r)K00CP$*tqo*aDGdq(m6wiV&xP^uZF1p(Dw8 zKWrM#mOjV=CB_1J+;@!2_6o~ytZ>Z{g^Hnqf~j>0Vxy6%%1Eqyq*#z>B1EZwb@yE& zBp@Ajb3s22=B3i2 zb0yNNBdg5=_O4PhBhNB1vK}&srE&lJ?xvNHG$d<;xsNuRSN-K~xSUBj9+gFQONueQ z)G~3t)2DuWxp!|;xtV7*+vx?qSa3E2h*YF7ov}13WU>W{vn!Ur3V#!a9aM_m+fV&` zEzsw&6I4YKt-wOix#;S+%58W zF%j&+j(H<+IWe5^m>pba7B%RQ4(Vi7ID68|e24FIxkKhB@Gz4fQ;jr3iZ9}$;J?`6 zwG5j7Xr6%LmqNRA{hmz%rX#H@gOgpUUQjq2{*)jfO>U2cPtX9X0+nL3AlCfL*YsuA zB%oVmu2x4%K6b6tV2Bm)weC^rH3E<8_92$Et;bkgknENQBS zglMfY9UcW6!S*p6@&1C3JX#f_2@xS==}#omaNd69Fj?#odxrQE>uds9-U31a~K&&&g=wy1*rzDT5 zFh$a^vIvE!S^>MSCqijD?sEUMQ&5K_;Si}ATN#XnaIg&()0D73w>HBLM78g-!4%jG z9Cin`BlC(e4IgzVFCz@fp1q` z7QFB1j;UaO97Bu`hxGDbj|x|CoDv;X&QBt7>!)WP@7R_DAOZ#jAhd)dV|>j zVCe}p%8njtolqoAn!pjlnPwMyygslR9J<;OlYA`Jkp!t#rb5NQTGH6C^x@g!v%B{Y z?;#=|KwhQ&LQCjrm&x~LlN7N7;71DG)A*FVkVK9Je!@$=3^1D z2N%5y1QqDNU?yx0JTU!smTqQRIEI+Tujg2}-S*YKbChoeswJ%IJV&WGEZBVGvtP1{#AQ!U5-2zmYv zTav>BDVvTbH*rkju4;S`^YKp3S|iz<81>vt1*zazN=ZQwxX2SSbO0voZI0R01=j;T zGrZy2->v$AQ;bY1&U@zv;iQDgf$4MK;Q~jc!R?s~+p(=^vLcxBBn_zzQd*UD&pjU0 zy}*;j%+;+Z?o4Tms8}*xfL>P>DaTCA->2->gl@UBGZ3k8lo_4WXYf=H@x@M{#SBvB zFKTbz`|FXKl*R*|ANfxAsOm^C2xl{ma#H3EI!SB-UA0d!>6+ux;3-3MvaCf%ilEn%sW`W;~bOQ)UYt_fYFh0K#gXKru@z9jvs3~Hb8<(-)_KQ(RVF5$YaD9lMN z@DuvM3WMkgPiS(cn2Y&93s`?9I^h8Dd8#ngVq)&&GQ4N)l(}rCPVUBDW7Uu9nWwX= zBYp=}z;TMr#O$UGw9jX4InRWu6IgCJvsfkD;{h00iJ?zpn%tE}Ip$w{?+yk7qe@Sf z+zsL!P^x5xLN^#9_-!@~c8&ECt2QV^vvme6!k3sa#`y4f&ASnLu^IWVM(L60Y!qpo zz-bB^WBHCrcW?^m^sR!HRCBDH=PnTLpzhB9{6&X3I-{sH3@3FXJ)D`Cr9FcYWRH=U zTapyF%sO=ML{m}uz2lN<$`DLsR!CK2=(ry{FguKjLE!n-nZZ=Fl1)j9FT+Th>I2#L z{)TfWpGQ|L8+44;dR+>vJX#`jtsWPM$>Ocx>B#lG^s#TF9t zm%UL>uju6RIuKd=zLmdz>VmiLyk~#aeo$2fvBt2X^_rt&{=ejvyOojSx$j3kGT+$y zilr>IUYPJ7S@oV*(>zC3A9z(OBv| z=HrOOm8`cltcvn{%BuEH0m@^Db?*I)38G?&Fg<~-?I-ItD2MRVGtGOgTCSo4oU~U2 zWu;!+qAi+LYQ{4faDrB2Y}`+F{7q!hQ-txsvSe1Z(q;1@Xf1nby|k+oG=z864=g;5 z>rK7lQcU?=DXDsRK>K0d%f9qQx)30OQ(8b_2U81ST#3Bg`+R9?I2V|z3;}Kzjb+{dv6}? zFHTyAXAXYsb=frckC*k%Z=86)@wKp$_KUSe>QOJDk+JOqN+TmLMIG@6|5DnwM!pNk zIeF<{EEmq4dipPZI=4Jk`1=oD`AMtuOmHLa=jg(CV1-swhlJX=@jzz8%xsjz>y=(L z?`+YQ_-Dl`y*vByhB?`NIR0<}@j!(7W?TIaCyXdqT+qrOk5niIo;N|WtL;ZhpWUg= zR6Q+|V-)4naC#mjon{lU(5uep*ZpZnq;_}AiO zshTr{iygXNF{ZQLhe%^UHaZ%I z;nN=f+;vCKo$fe;lRf?46_3m`edR8@^Ngk;)#n+&OSPrGtHct$NE3s9zN@ORXG%Cm zGv54H|A-p4zOe+R$e=_)e1fAQgDT(ninS2opq~!DZ1B!ZCSr&bWzoK_E3($=(Ic-$ z28G%m^e{Mu5jVtUG`#a*$}0hgzJ>PY>C-6=YJ99K z)AkGT7tUY?*yU$`aMeyKcWQNi9O#}g&S6bhg`6ilgGJ}tBptAd`?PVKQ;B}VAG0A88isT zp}D4{A#huqy*_VSo7lgFe6^E{@xE@imoR11D1hh^#)B93x6-rO_wgR(^3M3e>MM&e ztBbY4UleWG0a$OuC(xpC)M^@84n=Y^Js*d)3O7+z?FWVjVjnw`TE5H<{iBuO3kV(y z&5Pn91dU00W8&;=1Fe)5ANZd~HsydSjIPY~%RDW#eU2NG8MhporqI$jT z8S3{+)I`J;t3$gz@3mkTyN%W;G3&iL9iJYJ5+m353h~b`_CaWISeBCyg(@iXG?QS7RVytvTXRW5V zlZJY51R*mzKJdgxhoTLKbJj@i_~SeRZ) z3k0Pw6}(EfnV$8YF`}7WcXqnhf|+!uy-}(*qCb)8rW<=VYsXftdfM$KvS}n^=7E%s24a4$Kwm4ATAfI7G0s&`JC&68DWi(VU0LwBYR|cy`)20|-NXz)pH1CA* z<$CvVuh0=1b7W9~F%f1_hENuXp=y=@eDcFiV@?ub&n-nrPFoVz4L(rAQXGCZ)cnTA zQdOyA<`>Y)*k1`Aj+H#-cy?Q(GC%*1p0B-ot%#%seTu5s@tfJ#Z6rAl@7+6)*8J)5 zaiw$l^U{bC<^1Iv_MkM$A8rJzXFF-%C{zrE$4k(q!;? zx0NwhRb`UJ_ryGZ{iaj5ON;z)Adgx4;gnLwJhAs5XV2H3-MMQZtofR~YtP`V@BdTv zf%AOs_fFrkA5(gqCm;IAmk{)PZ6M3}A3yVzht!kO)SK#^N)Ys$`HxADzJJ(PdYnIv zznNay_K7EN3vxbk^Cy)TM&OV-x71OQOqtU=56}419!^3@y+RI0CUjC*E~GJC&ZYv& zWG(aW<(=KU!+%b{ND!0qVDUnnO}xo*GZ*r^tdI0j;H5{VA!hp<++l?C7Rpdd5BLU-F5#w>Ss}WgK~b@KVh@Fc-ij?QrdJ0DGfyUxMx%dH!FJ8 z(&Y=!P_pACFA~9*&FZA?`wt#3_mA88vF}9dRO2Yig{XXf!jA4Mfde)+6WHYSBEUFO zfUUa8P}rGY1Ut2zQ^s?(1We!S`eE7Y#hq~RWHO(1Qc8NZ^j3-NLZBJC z%4@Z_<1WPIbkqPHM?7a%6FodD{IHX?dZkoz^6}gPcU(>d9#A_qNmYQSXq>Vx<`gTi zt%W@;lgHpe4q8~vIOjzF8B@Q7@)IxwE$ngpERSq1JMIK!!08?~SG*8kb3w-Yh#kM2 zkrLomm|o2y=czKg-aao~lEud^n6v(}G%kBX9dU38l+ucmWkYDS_7D#btboaC-dB`W z(fUeEEP8Mes4o;J*>@m?h|^&b&84i8#T0M^&@_qg+i=~Ne3z8Sjg4>pn&+;^>~$4= zpRez^74-s#^joV$h>G@0@r~3JH`45(l<4{6VT|Tffx6Vi^+l^22hL)gNLlc4`l9x^ z_{6=^%5TNO^HTtGz{*b88cp3UB7%zR3U4#1*#xXXjFt#=J}mp<_!2&0TfYkAsx{8f zYDX56Ob@M*ephQsx0^Cm6TNMcJHP^3=lsK=x9|7$q&Ec&mRjPU-dZuJn%dZiD>D0S zTf{3{RNSo=CB0~v1WcJY(%f++_Qw5|8rF0p-b*=fqvNL?DLU5hwri{h+XronWBLeE z%kjLs{q!ms#I&&u3_Z@tJe9h3V8R7?;7oCJqy>~@v9NdRJ^|3|@#2X^wG_bzWX8D% z>Qe!2Bl_EB1;~uwWE?51kgczOd*X-IS{yp3OffIAo4^W2H6u{KR&T2d!I?WGC5Ug zx;f1rsPwVV}(n=C9fq)0cBd+E7yIx$=G9e1@1t+eTszrn*!MtSL?AJg@q zx-P}L3yjt1Xqp*Wr{q)Nx+dgV|13Hdsgk)=mxcUK{~()f>2_mJKY|d7SLVx47n|u0 z@$gh;`+I|9=i&!WBG4F>W1i?fyfXf3L~aS(dpWXt_b0aY_g2!T@xaDpdJTorrR?lA zSc^R-#oul&8Rx5$?#)w8*X#alxcvGt(YF>3oa~I1hxP|!&syQiFSgy)kQ`9Y`B&nr z@x{u=a>1b-%SNFyX4MW{^P89Ftg$J`(YE4AY~rc9)8 z6(FipS6z$j5P+F2K^6LCI~Vp`Xq~rHS?^QRqYea@IT=QwnJ=XEf)zs@Ca!A`lB6Z2 zLT$lU$#}xhBI}ee6yzuDkv^bou6M$QAs9K}NtVBKvL+s&b5j~&$ITSx1}c?+tvIWp zKm6`rA~MJP%ygAwa7W5(J~7Fp!>RdTx`aD-t+kzOv$IpzBIc>@Ts;n(f(=99MnNR! zfXF*`rRTA^Xv>=yoTtWoZ9#@GR2*>`t);RL+XXTGBBjSRx`(~>Qo*xriS z%KGzwU_hu611>q$)SY|pSU`K!y3^5P6-#Z5eel1LsqUoE*79JCItnb;`bBRhx^@zr zDK*EyezrX3!}w~JH|wY!pNXBGa#PcJ)IOdPKgQFMe>dY-)^oooRL@YAnbdl5=*JB! zug+>|+k{Eca)7>WDSxgk^7mmd?toqMLloC4lAcgd6^WaLSl2OHFqS%tG}D|*L9oUl z<++8W)LTE#HfzuFdJsF0+1^$Y6C}y5F2+l_yHU!tBW2G32KQP2^~ekfx7HGG{6dSw zMf)(j?~8=55&aIpC=+&wP^`tyd=?Tftus^hP&e0b6E+ z{oMD%u!((7^j4jLNWH9e+#!+mhWC7ueb1MK%obXigzQjVhLwnLzOTW znaEO?|C-ql%dVC{v2(;RZSi5UITjfL9DZyWG+(KGXcPnt|8xPx)bi-Q)3xw zggfZL+0t1%2*H6(C%R|{b6Jb}T7Bwt%Uk=ELJOuI;Oa_={?i&?w45l@A+(pU-q z{(=_Tzp!dg=~G64te7#fTisGU2QY@18gM>>j$&iLDO8Ret<+!wb(T3NT9#$>n}In% zchZHDiR8Sq=f8qXhulrd`0TbwYD>qLv``I>GA$ASOcPS+Y-yhvXLi)e+||f#t-?tf z43S)!zadu{Il;4vsl}(n;TTfP<_TJ z%A|5!HOdTXlkLjMj2mzNT#-dD;|}1gx-72aRb?=h5mBhDLtgTOq-8wAb6q93s032W z**bW{b6!ABLj!>;#jS&SAxW{Eby!V~7u6$tym~*IXb3EyU@Nld=#4FfWSs3uYZ@6n z#qaqKOxQ7#$A0y14lHUEQo*pNCtGu~gJv+B=DwYNcZ3?68XiP77+NzM{0*ipoYi^O0pr7TQvq`s0uk~> z(xBT-;u}v<$;?mG=CwFKA_+DKhgm||K2!UJtP8oQbH!|8vIR5sV4Wu z{gNFYfY`rcqkrMk2_HnKoePcU9?9fTwS!67b30zeJ5L5v;^{<(MQ;d){{`G@i_v4b zh7!XGW<_V>N}mme zmS&LR70PK6>)$alM?dS*utUXdKl@rD1Vx0+?Qvs#c8xN7(TmZQXg+X`XUQLB!5dTA z&G7Z~o!GPXT`B!<@vlEt+ZoLK$(PnAsP>bcD{XxFk0`ZvHGgT_1M$q&(t*-0`%GYp zGvRNowwoW0_n#W+%O|okQ~8~Tve(2lYgab&8Lztkr5AU_){S*>$?_*B?8(eC+8>&2 zjXgcTi&D^5ncRV=x)TUAto9|3pr4+5456t=xm@@VG0Ahjo1SMJ#X{PKz;Cuav1gB?3-P-oVP2$?AlND{uV6FZuDVxO06aXmz9I@%VJsxDZXvXLfU9+tdps zePwIVkna#Bzuy{L-IMJvwVt9*iQin0+jlg!-pYb&N8dd9SZ&|$*k_(RF85BqayWXX z_^$mLocfE6x8kE`@{dKQ)0yYuZ(M5vrSCtYEpJ(!zcJl?_{)!Yt0Jm|MEqRuR-*&{ zFZi6G3zuh8ueXDufBe>}bQf&rW@=zg-NC=YK1+pKaHoXM3NWio1u=;rt7SmwiOT=O z-rGmVab0(UuL^}$TcbGWLJKN&Xu9g5(0ppqG|`0QHmoS!g#uJ8kratQN)O`IkS&Pr z!O<#~tVjss^;A_q0M$fOAZgm+dNfIOvq`~jICqxnS#Qx&tG_~kwMqh&V^#>PJALyqg9Yje9S`_AiA(#o9x94`Tg%z5JT`~DzY`PP$v9o(_> z$^(=B>nkU}x9P*$D}R15QsJMq?+T91z3jZUa%^a)bJuWh#Xenp@(xmc^4E6z?uj1k zV(y>B@laGAtnXrrxvb?iAZR#=DIN3Dv4iCjj?yVl$~EBg%4r-MhRyOFi@DhfHi9Hb zwHK#^K1?8Kt&9_FE{oOb1vi#ySk}i)1)$(__Q*;ub<3w|?SlUVeEj{|d}3l{d-B&4 zl|6jhb7N-bx#vE;cf-o|H}8u*zHV;MP_O--#?IVl;ry@XHG5^WmDYc)hdw2eq z9ynL{rBna0eD2$~z4EzC`7FHsU;J?}^Mw6XQ{484?`8I1@LxFl;12Kq;2Y27s=t5d z^0`w3pSi)_KJe>+seg@squAG3`$q9I8+i4bCHht1{Q zS$hLNMc+WltkN5ZlaVGy5T`;nd81U?F)*Y|!;_Cl&PlEFybl-+OB@OI;yYtFb_c;C z1R(gVtUg%QUOjtqBDVAFT|w;C@B-)dn0~~&j z?%h9?{PZ@rbAIXVC%(7;+SJ=;&;Hei5dymO>bXYu%VYMpH}1RUMWlZqRm7g3uHQiB zr#E!=gfr5-|8@>xFyVpE)Q1^7?sYrrcRQnjnsm85g*T5(UURuzo{Y8rR173I%mS(f zAvmC;1D6^w2ROB=SJE4IL$9GY;W3AUc~ZeW@Rnnv{4c!+A1)5;x~_U!Q)){h8=#h8 zd!R>wbZ_4|Ji0hFH!|v(=89JRdd?h~(s20f0cW(u;zQ)X^FLWMGf(Xg4ix96T`}Yt z_{+^n4EO=u(6L;X>FhL}60_-$rPsXr2M=%zgfAc=}8yEtB9X=zm)c_F| zSo{K6WbgUbD0%63ZvNlAFb!;xBaTIO<7BbzT53XA%G;i^`#K?{8}4|`z7@-f^;1LF ztQ^Rl=|E=Lb43W}x8XJa_NBjjU|Rto7H6M*;Ka<#x$@-GkIw)Td=WDF%?DV#_WaRJ z9}f4MwR-)jjpxieM@MZO-`87sjX&q~bxw`<-Eq_@VI-f;nY`YQEx%}P4p1ApEKEU6 z;S?SnY`ypD{pb^hl4Dr_5HNyQf*T6j!mfugX_CAMGQk|7H@-QMJxd%5X={)u9YfNk zAge;iR~I6-UM&C417$M(0@f%lBx~gh<*sD&zrK8(N-j@LxhFy-U^RZc-+6solOiB; z*T~mI#N@|h|AIrFdg|OT&XpYRv@?xfVvS4B6gR}+g@aOTSP&pIm!yyor+0V;c&-D{ z=7=J-r{kcO!O;k6YdEG6NzkQ;Vthu>Zd9vjlZt41M*h9^av)M@0CJ}wj#qF-R*+4y z4T&;dbE4$MNUbL>e4^GlY&Ci{?CppsJ*bUm+;im;<)V^G}4dKBS> zQ)chbkuemTL*8UHoer?+8Xw@3!IlNkHtY4$4(xQpQGPHaL1^$8i0c~&gP=O>gc0j#FckjOz zRHOMuGIQj!T%mmj0j1@G_H~V3D5|A`6VN(^w0wPa+AerL8%{+&p#oTw^dP!0e5^U?wQT3=GCLAH3;Fc_74K7!f$iW#S+$ zX9R`n@**OKt)KFtD6t}bBc*&zhKRlMTVLa=sUlx)H_?=ElZRB&qEGv`813Yt{XO@Lj_YkSd?Z zeg{}8)30y&8 zN4Cp6Qa`RB$Xv;hc|!ZAeP2zH`J>eoncvm=euCN`-?f@G^3cfNTf_oI`axYZ{j zy${>wuuK&$8_mMGx%czjtxqJ0z2q88>y{qG2J~|{*S8e#N@l2hG;tapuv+beeLeJ1i(=e8DWlR~xQKXk+DN#@A-=C4_ zTmiv(Rm0iL268*@>`_xQ#&Y;nGr8@weafa`H#5z@VRmXk-EZ_KM|DZ7^wsy27TDtq z+um@b4`tZ!1P@biLbY<_c88czQiHn5<*=sO-K;2jZY)ACUoCH#cJssn{CKs@E^5*2n+w06V3z5jYA}b$r-1jUmoYvU++n z!Z8ac3P|sDJopBY$$|<&Je$Gv*N@d#ULGkI*th!a{T-ouoqL$$93|VO@VtKCN0=B+ zARhZ_i;LEF22y zc&3A4_cX1_X||lh`Zdii22@D}N6PtyWP~HJ>C>M)t_M(}l7nzT7!=q*GSx8P#l=FJ z9xDKsK~YDr6#P=s*Zo4cC5L=}8LNsE<8XY-a|lr_J6RRpEo)h)TyYKaUu6I-U|2X| zVv2T!4U_op;iI01)dLL$!jc}noPn%&R_oKoCdfRhZjA?A(0K^PEzOYNKs=LM>EY1?>vjZ=;DBdq$LOp z{4*MSpm*SKVe^z3Hut-S7OFV=1s>%ZGbIjxs$>^d0PT)i+?4nbMZYCCn zArK|9j0gaZFx42AeR{|P8Q3so4@L*J$>N-cK8KyJ1ScH{N}0l0gw-STFo=PaTCZbW zZevP5{5W>D%iPyFTsPQr4ldB*4t$EheLu`93fF^@k9eb&j$`XAFhoqF*D`OComaVn zwfaN=FEKW75|335InsB^POWrS-Y!t5hlq3#i@Z%|f zXegNL^@bVXglQin+@x95%BB~FbSNXenYALrv*Km!CDxA{KngT|bo+~=TNi}8oSUP! zJGr^h%mv=))ApJ(1^W_*hE~-nMrpZvpIxP2DrS%}RvL+q?!bwN8;&LCMm2XCryJq$ z!5aNUvYG}8?X4W=T4lAM90Dktx?e3=>i+u=xb=;L%^`S?QoxF(n~HvEykVu!Ze+Dv zS@lVChvpiA(Y=6!sX8{ZtcNT$9w13D%x^M&P^c0(>_e0+VGPar226OH)mN`_+ z)J+lobzp_{gTboJ(QS=Asr^slXg$9VC|{-A=y&SB;A6jIDjBc#hczm7;b28Lq$M0N z;z}iNW(N9J_u&VJr;#FqqM~5yy<~|4&Aq2j;0488$!ar_ML?#HFxm3wQcZ!4mGhi@=DF87~@D^lMVLcZfyX|TC zeu)a1^3}3xBh5gFjtLfJI7Vy-y4M9X-kCiD{R7hCC7Il#SWY%93oi@im#8SLQwKZO zAWIgjRwQ~pC@4UJ@)2vGLP5djr;3OYYV~FU8H`ZrBvGBhOP45Pj)d8bL@y{@nOSAX z6ezBs8_wlNKBZY(WnH<+r)Fb-PfBPx&JW&b<$)v%h zXB^2>^k6$Xx8O_Vq*@(}sts9DFnCV{-#~reh(m=HoDd919E46pqL7L(FHR zi-45klCA&|N2VwWVFJ!g#gjlhR1V@Gwkcu#fd*mxArpc$n2)h=(lMz?6sj3q-g2F5 zmp{2N1gYWl_fR`#D+4KXy^6)q0w22-aJW##Fw8z*!6Br+`yq-E0a~swrO+**aR7~HQUzxTp>6?7WNHTSP;mAl2s6O z6r&~bhoOf=cevhxMV(*{4;y+gR_LzcAz(n)U+X0pNASYJ*AgUDBuzVry(xJB z-eE&R#ZXzZfV#NlfVTRKT*0)D4F(($dj#qj&)^&tbVLXQnKZE@*b>?(i^l3G7>&V3 zvAWr6A{baSNd#xn6CbyLv9VYH^%g&R>>5~00YUiGm05%bIIJO$#<2Mw?lsRh?Kp=f z^r=vk4r6JIJSE5qVKu}D6qS_0{m`g;d~wz!s#U5AbW5)!`i6SZ610e-S#nXATHoPY z&%iefoP&ly2ti>tz)3K&`nzwCs2548oi)F=x#t<}BA{%aXE`$q4G!$iXi!4=ns9fgz7jCu2jU=n@ zif*t5PqLYY4RDuiq%P)kUcV=@cu#1YP~9&vc#ANXeO>eGmgmFp3i=v`mVqEzsSZHB z$*|3v3Cly&mP8aftmM}unhC&g8H*Wp1Dm(9ICEI<$i!T(WP&dyHZ8oNhA)Ti$#CW+ z%}P59W-;fC(-j;OS+nD{rg|?cJGGNe1Is)AUZx-K@%K7Td8P+$pvb^!`EPM!_IKFp z>1K!8&P_E3vlT#n? zBn$D7A>^X#G0Q?ibuXMQ5Rwc}V*@KqTg*BO2H_Cg$|06Q_znBR01Rm0+%a)jmOsM_thxnX#v)K|lkQ+?6_WP()wBy8*j=!k#p zGdTOExUYr0Qb01umT?7M{5yDY@R%R4eK*IW$5f!S>{SEY`_?jo9s6RrRK0+F5K%I2 z^?>~1)gQzD?#C9zomnka{|wGeabrkZ!9IpTUx5*6D%iK}Od^s@sTS>}UVX2XU!aQs z#({~U#?QkI9&HggGx>!rDt14q2#C}v99E?+lm)l%j>4z=pF^)^{Yim&GXG-T-mL9# z9Qcp#{w3SLH*tH;IX`>sZtQ_RK4$o{PrH0dTeyA_{`pU2T2Cw)!mr*9K#%d01!aBW zc5VN<=bh&N4uFsPEe4{!NyTuiS0^FcStd;@-_LEsj%+@Sifb_u&w&Vr^C=k0biy8+l7CH9@L|NaNpieL^) z1HT^o&SJMNV2}A>XC$6OPD10JQ6whZJ*x3JTjl8A{Uw1)fiu0>$Wd`7s?VL&p>Vl+ zx_I-ysy(L}{7=HKm(9Xa9PxEsc`_XXs@V#g4^E8WGyyxF+QPhJ4?T=Sjc!nD;!f(< zcj4S8{Gl^%_{hFT@WMM`VJm%ym79bG1Jzb80Xse|b6@P8_bvul@8IAuIXAdPtodmbz5dXZBo3S-H7(&ZDObU+1;DX91z&FS);wZEPJUq`+!>Y-Ja%x@5J# zdvr&fu~o?3fLAV6Y4cp(b$> zm)D0G2HF|^WNb@yU>P-fq3ugifp<7`{>O zSmC2Ly!qxQN8sa)5~B#d?BNij3P_@neT^}Kl&P5BoY3n%pl_|7Mj*gfpfV&Ki%Im` zh*ugXacJGHu1i6q1O(N-_^gl3axKi2^V6}Yck&t?i6;%D>qyx5FSh6$->XZw!$*j$ zJF;<1gdGX+B^-wl!6YV=8)O1{5OAVM2aD@4i@`CCEQSEMgh6Zb5-jEK{0Dee%@`s> zPz0_*sxT7y0amgWow;GF3zDHL-m!FR-x(4~;eLlhOa>F+{Qv9qO_Qq1|&!?CjfusXZFnBzmNUN?umT^0l z09h^sjp)7t^3yYiD>uajX~zvE1)uP4j)v|GM-dRTE%;9KIyB3yAJN^uuFO&VG#$e4 zR}8VYca}R{4pX=TEmgwot6=M5jJTbkM%3%ZqHZK$5u^oUU_3Yq#Q)LtA~1!~7BA?% zZ=e<8QgLcD=!o?2Uhr+LPBW`i%w9e=5MtinYIM~0_$0qzcVU(4qg;g>DZ~{JUT38) z6TUE+aKEc=5d=m^?T7<+z8NorPxTlQII!vY8ZV8rkTB_{6|A0j1{EVNqA$b}`5mzG zy*}wiAj^njw6wuq+0X*)0z;Du!t^;0|9%}qg5hX%6GM-uFgbv4@MB;s|Cinm>Bfg` zv5|UEin3EqQk^SU2sL0yHifK?63oJgFi?`lE1)bWY09WLq7HCcDCSCxOjn~2;4TNGK)IkM_C`WHkS&6z zB2(M}KbZJJq=d92Me3rxFacp5H%DMtZum8k+Og-Y;%Y)jaZ2E`jI>_PyyScth$k(i zl`n*|+Rw5x9-Rt5ke>0@*`Z(IC)aKKPgAcUndE_53v%Uw+5-YDWmcqv{9yLou<*0j zl^^b%eSGLwR$727ubsimy`t)+x8ASw{bZ84%1gjY`N8Z|*n&+#{ZBmjXn8de#aT@Z z8E93!qlM3MC7q;I?Mn|8THq{?tiFsb{V@H5T&u1tDIqOXnWxvc@=#uCCBZzst_3Ue z$E(>dt)!5BmqhYQ`mv*;vtL`^^Id?%h!|D1U?xADDVp=Mx8kq~9@MR;*D z@C`XKpmF|ps$)>jjE3;8WlZBl!o{ZPgrz!j34q&0TbznKxD>Me3)XCyl8VzI)+9=1 zqk-cucnPs&SouII?f^)Oge3)syCoH4KE+lU-^6|x4JF~9Cs7!+8D+c^CWj6zAro^H zq%e;0#g8T3gDs22qVPV8xx^u_f38FLKEzcJe<)T#SaB0#AghVM;oG_(VT1(L z_-6~Dh%vS6@MaM2r76M7s}BUST~p-y5hK#uHGb8G~fB*nOp>?dj^wX zrgD)tcIEguL_^&?<-j#!mB61?YRQT2sWlT`XHhpAl&6-b0J4hJcC9{=3N8czyC(zy zv;`+m-Gqs*%;8}A={m)1sn@A1d51OetBklL0}aZd{uQj;Weim8CfNo z;)Xm&BSX^<7d0NyTD>GzlsVYcjY5_(_&6ZpmM=TH9d=k>c;eY~aN3c!%3gh_^s=PC z5llU9GME5`HO$)MjrBHF;Pctui) z6`%X0<~V{^u-_jM9YQe{IL87j;ee((@deydSl((D&iue}R0D=;mGel4HzSo~gNzvl zRvnaA`X7?6!#~TR3SK9F~E@Qf%eKg*}=q8-V@yV>S#GubWq} zlRIz@cg0!Ox1b{pl85h|=Hu9^>tTnkta7Z2JZ!s_^$JSV4Im>Zu#R%10+~SBgp^S) z(nhdaPk4a>_dE)Kt4;NqqnGFZ2wa2-7m5?U5Hcu%-zk94Ks+DkEl3_32S=9=%0cwt z0wu%;(*aLFsBpbQ52%UnU}9Q`8OPy;z^zp)ZlN>aG?+xfA&d5Cm?q#W5u*;y)y^j* z7-cAB3hqjVkh9pYTmX#_JQ-2YKSy;$UXItnTS5`0q|3+}^ubvPZNboSrWF^b6FJylhZP7xi&Sjw>=a%o z7&yFQNILZoY2E$!Ek`_TM599sNwAY;fAcQ{e74V}o;WO#J;>4Ucd+DtZuP6+Y9=#8r*kErhZR#+kyq|2K~E1!zhshKy?rsyvU7) ziJX55gLgFbB#vH#sgNk2|5A3BZVCT~T9rW$wAGWvFp5FJAB>TW!aOn3AOjp9ND|A( zi}-2=@fjJyC64HzH5m^!3YgJ#89eP#qmFIeaUJ`Jp(NquLm`o=7tBEM&|xUd0E*Lr zNB3bc7|OM*fAbe&x#3hLk(U82iwF|2;5y=9Y^>zLVupe$^dScGL*gsA{0 zE(K5op^nyJl==?opf}h^(Xw!M5|C=qfW*Uw&3W)u;AG!?9MK{s1VA@M$Iwu+2>vD( zB2=IT-YtrFH>}L3@n}d66P?l#SWZIx&`)^gP2URnYU|(z$HGPB2s(@D$v{^H`N`#1 z9&A0Jx15!DNJKTRT)G$?)CFM_-?Zu!udv)jp{o~~D25gqNk}Y`klz0ZWDsS_trFCz zWl*7AC{2s5KX==&q98-UCy0RP9j?{~@s!tM3&9^$^i$M;Hb92Oo#JZ{1pjR^e-9nYZQz`m~&#Qm&IO-5o z(BH3KO!H9WqIx`mQqj>?{m>3Nj0$LF@eWmq$1t0M3OZVW+AtWp40Z<{dleiBhRJx^ z|D?TIo2U_&c<6uNqW|zrYk}Km@#$yZg3Yen zjFvHa(?8tZD*Hy*-8w{{7_GGX50(z5`A1KnB;9}ey}u*G#+eeL+frA9clXWbb53=r>puoT=>_gj^w zEK%+Yw>^r&ukiRPOX2hC1*!b+8hycAAH0O=*^)@{^y<*vC2F^~sbYnq?oJ%}NNX=1 zh+y8d&}vS8#ca`lB>#oq?4;Qt)O7NR@A_gpB|2gq4pJ;Gx{e=3{mEpjOi%vVZ>Z2N zP;v8~Lmv%JV`Dhj?fnNa6rxn}`CC7SJ8+v|#e`pirdVYK9URkIP_6Qf=!O_@(WN0l zC-CHr*rMFx-Co1Mv?}hWEv<0~j0PpZ4$^FZ`$ahrTnJrvf~BcoMezh4)g{zS{%{iB z8=S4sx>c;|Q1=J8QB*BhR}>_8Q8dsDq{zUlxEopqHK`5M*y@S6ueCN@ZL!cYqG96e zL&DLIy3{MIE84ZZav!A8-fp(^M}F6#1K3L~iZVZ@9^D_u?fKX21|?{fn!MrA0eIrX zci*M{S3^-)>q)#Oum5x5p2GEy9z-j}Z{LCoKnTr0ea@3sYvdBF*`GbBOQKY$R^;6< z8&i9PACnw&swiG<)tl#m;4|@cYgFFQfaH_F(-hwpb6@Wb~8tN0P4fvFA(Q`~vw5@WJ@34M$EakVtIc++a7cq5+0 zgE|Zrkze=z)rvof5341Lzu>0SJAaHlm6(E|_VE!){DTESjG^ZLp$t*9;IW_0eBx1j z*HV^Ha-vPJ5n2~m8+MPFq=bQn|HQY*qw%5s_dN85I7R@FTXh3HMv0=__b<#~P`=P= zS0-M)^{Cj=()w2KKs{pIaCt4|j_1+S)o(Y$L=g3$a|Vil4c)TQL>(UND9JN^I{r22 zCi`2?M+(QEADu96G9+llv+B{01%RyBpN7uNb8E$9cb~rLVdtR&6z2!;zv*W9a~!C& zjsBn0=aVO!WeYk4+H_kmI{feHZ1M(PHEpQIBemBOWBYF&{_-iLE(iZ#RFPV{Q3`kM zvrbWT`lg%LrP$doJgbRm1*C6@IEeWH-6K>}Yq9~S6hLi^t3&8f)E}pRqM+-Q2X!`j=l0A|*thr8bDEKV45Q*FSnnqx=0v&GB0!%(^f%Op-)={U5!9(6|^>m+A3&m`m|NhRp`@JL02PCTLrC6 zp|%QIn?7w7bQSuvRnXN4)K)=jQ>d+i)}~Ke1zm+cZ54Di0<~4p+7xQ5ptb4KRzX*x zPg@0DjX-S`v^Is>Drjx`v{lem=+jm~S0hkc1+7h?whCICK5Z3r75cPQ(A5akRzYi1 zsI7w5rcYZ1U4=ev6?8QMwN=pC6l$xWwdvDVL06$qTLoQ>Ky4MYHigC;w0SD{Z^1zn9mZ56aOh1x1;ZThrT&{gQuRzX)IP+JA9O`*05TAMy?6?7H) zv{lg62-H?VYg4GLg4U)_TLoQ(K5Z3rH3GF&(ApGgtDv>%(^f%Op-)={U5!9(6|^>m z+A3&m`m|NhRp|5o2NlF+z$pNwCG zd?|34vMu}!o%RA$#`6PlE4~Mu6Yfcb;$DF;1rQB^;{pIVUk03r1oS6e(G7!2fBjPc z$)IEg2r3kR!y#K&m0Pbpm^Z-y6wE(@j?icP1%er>0E!k0&C-;CCjep>S!~De|MWxeH}>c9ih1@5R86b(tvb*q zViC{8xcsv^^IR5mk#GaxC-HOm54Sk0Z@a)RhWLr-Jphhu4MGN=olPGds`!ATS2SOZ zOqwz&l{7|kEEV`_T({#Mkc%Z1=qduSN7GGEoj|e$oq(GNGA(MJ0z_hv$vNr*Rkv&WgCRo&sdj%Me-Ya*@R;vpks@0pOYU!rg=&`ap z22KG?5GnvTdId(+g96mfud6<>IEILOQi*t099@~IC%sOT2Q+73P)g6!1oE*TR=i~2{_4=%yL>f>?FWx4CI40 z)fJ}yZm{*2jgUnC5;pSa77kv$D_QdI>XvR z3OtID1~jK?>ku89kzAlsS_II#hG^MmI0J4s349>m1~XKyKsx~L)KRIYxBvwu5!Xh6 z(&}*#%;QQbZDJbpyQ!j^D}@{1dHlP&l-grw6q2n3hqSHrvCIYF`&ej~RhqZHs#YxE zj*UWOW=nqR#U#*Pk9S*x7!!b5u1{v9YQN)Be;OF7zFSZ7(s;AqSpmz^>PZKnuTrLu zCf*DrvfIxz6F`k^-lz8-r)3S;vXo{{GZ{#%7+1PUV`Y_Dx}rKD7UvD~ux^+Jklgg( zsaw#Rj8p=0sSreqrJ9tKoLZ3GW$owF%I;>R4B^bwha7dilmC%#*89#KQ)vm!E@(%? zRPYi=*cS|#-Uj7fmO9MTqHFB&nUguBx&2c)E!9xj@bj7y=!Y!{tl8Hwao<;*aXRh$y%oP+xKzl}L9<~wG+Qc`os93-M}dGk6QqCo-QS16 zP{4hDs{@i{$Pf$%Aj(x!;+jM4EaX(PELa<6y#Op#R$vf9p(r^o zj#3KUtf`jeK$4*0gm9UCGPFK0d|@2u3Kb~2Ep_K{L$)U4MW)LbWZhS^N!jr_vOoX@ zpqkgKxXXX|r@zR6Q5)CXM7*ldo)7@MMg_72;Sfy#8>^66;2rmYRl2};adk)1`=Y5U z))~Kk1SSPU8Ewp|dZ*su`4VMnl`5&3J`P$z;Sq|qHpo&tFx zn{%)0IkMM0c_vUkad|>@Q0)tc;4#-hFhWF#{)*IFp9hnF>mSJKaFXH$gs944h)P{2NJ)viX?zJ&c0q3r*bE@WyLe6ZeMYzrMe9k!iVuLn3Kiu;D|dz5Tms(^lxzvm z=`Kx+;}bZ9qBf{@43B^{#25Gs(09)alp-ZwClw9wOsdex28gx8^6^Z=PRC)nvGWtR zJW9M3c5tIJ3S4>1^68MgRkk%JQ!m(F@KO>Gi7BN8s>qmKUIgqhr|2O5TS_`)Bn}v5 zunWOE-@(G5#T6L^W)PkMxw)cCjsOC7Fzo^cS};EPzymauitZ2{>?HxdSr5=_PRRN1 zcYp`Gm<0hiq5)Z048B<3=p6!RTK1Gt6q05}3@n0G6=Y77V#Idxdu((H?~|BQbS1Kg zn{`}Ng!?1WXmOunfx%%)foAx)YFeX3;-hE}WS9_F*|ewk-};*c{Ia^$I6P1SNSswT zXdX1R&1^~M{f=%PvLh8b(n6B2`8z7^vD z7*Cj1_#@haCW(5{sMaU62uuT2i(UdLyrjdrZ$UId!45F)TmR}14)-K%m?j)1%)n*RZ=K)p;w!onsUJ5d9bhQ!~Oy_4{FdPrsA2s zrj#)a=!+sK5kL_NI^utj-NU1hG@69MN=?P zU?67 zXveyts&`bj+q_YFy91_wK(m}2bKiFCdEdU|b8ed}4i*T+D>Q9io3pEmOOKCXGU+{h zWMP8saF~1Bq1mDF?B^d|+T;vk!|&vBt}^^yE;ncIvaxYnPSr>`=*t-?t3+7r#&g7YxDe;!ujhj`2LtZKi#~$YvHlUB;B)+nZ4xK z@19iDl%F&&4%f|SOA39>oGK(QUBASf=x$eu?oK7>g^kTe!zhu7rRvm8D(lBAlB(CD zEt6j_B+JR$b52BEg`~Rag-x6m2aKiMrCKtwhpqYqTS9wm0ULe#ODDr->1T=^BN^+TMUPV zS#vw9HbzD`m4O0lD#g+K5eSu1J>n3IMn0Z@;(c*s#9Mn%8h)qfjCW4IJ2sY)ebCUW@BOT{u!UUK(6aeJ-f8O~aDP5N z-U&hsn}X!i$890tsYIyQ1X^JXwAJ$FaXY^Nl45u$P>`|0bjWz!UKNnZ6E>DQSEK_a zf%4a9VtQkhw&V4ch~gG9*wGRTOj^;1t4uH8zIj;6)31l}zx$tlA%B!n?$6owaI!XG z4}X5+QO6!WlB9NFT;d0kL()#noW2-jX=mu?kCy4k5wk)SuUF#5Q9|s3s~mJHiq;ix zc|Um(LMhn=l~kKH>{ZZQN54Fi2hhCWWZV_mmIq1jOvO8Xe+ky1BG@`wfkZ&JdA)+@ z;=;Jv&{_E+Dttr~0>n&f5gZO_Pt=!_97}BHkP$({WViXP}xwh=X5* z4KvIs$8dXKSu)&2-w!(Q9bje81t~~0hI&+|YXST#cvj3EX}GJbXv??{+YHt~bUkR^ z+|@FGz{B8Y2s_4rG6F7~T!r9um7Spw!Ra`eo?`Kj9=Zk`rroiWvBy>l&d3;S9{cVi zX2~uT2_%;T5!q`{DoD@=HUpYHsE~jMuWBkJpFA-fETWwxuMMy~fTLk+NpNH3;|?+A zi~tTtby5+g6JezmIv!CklYtfW6ma6nA>lrkXmJg2m=lzom!v*2pddwpGuCc3uZ%b&OFtYN?$y8id z^g}r^U#J@tW2IVk1fPGaUHaddEP+&uqTTlV`G2#R^utRK?LBp@} zfO8!}0g|Xx&eKMPWH^S2?k?1*!ZN`-2kwT{Z%$^EMP`wl)%Bc4#c-nRzGfkKH8g~Z zS)wH8lO_Pg`v}XQYLJFjQye}M80dmexFwI&R`tBVJt~kv(+eYUe`%R6;F(C zS74%ZV6_&GHAY#`QAf+W8b*MX9U4E(VqU|3;r7!9D!+2}*`~x)x2NXm8bTVMJvT$G_qCKrU(1~*+V^| zu8rG7-~Kou?!Tn9n)rA^JoaVL#7#TCyNtgN8XrT~E>8T=#k1AY<8YvJxjv{d}qUFIQ!X0zv5{yfU31o7~i+|92PoR8o{p?P0W9tei zrhMWhAs6B*q42!?ds7F33xUkBg!T@Z*7$#B+MN$SV|NfO(}d%X2TNGL&e8J)Gh6g6 zpXtXFmfE#2p%o@&CzXIZXE)cI_EyOzRYR%4W>;X?b~*=~@SZr|D&=kVwx)Tfv{TM> z!_b#mwB>vtXDwnO0;PE~v8Mth69f$)q&E%d3{T0x@-n>|Zwz~iXEYPc3k;b$IgMs2 zhAHba4IBP5IHmN?(d=B`$fc6Gskgx3T2wUVQNO2|^g1vvP)%=`n>3&1RBHJa*7NYB zcz&`84{o1QJ+2ZsIy5#>J#-Y5^qNUk=Nv10O3pQsOv7)_Fhlm_d^jypc=?D2^E?Cf z;OJPlFu2$ui7?s~j}Jg8IJ#jP61|bj44Q_r(TpFIHe&HEFB+V<5_8JwcL#q;GBNnl zEvju*+&>8$hIR+n5_)s5#-b#GB7Wo)5TGENl5V4*8;6*SMZK~(fMDYzjQN6dp^ssM zI7IJo=6$}WmQ}HYoJ&l{_0!Iqen(i5VMy(bQ!-djf-#vxpE~2f=>{*K@v@S3#S2qX#}_cApbM)a$2Bt$oGHMO#>`|B(QW!12YIDcz~o@0-|V zCs4992X}zwN(cH>IPe;3Y5!YOb80A!C|)v@yV!+_GQ#|dJO`Joks}$@?RMxhSaXwV zh1RqF;Bo7z#z!=g_54EUBV4k(!c@jnmjYNj^0@J|5hWJfkq|yzqGO)5uvl|wRPbgR zyU6|!?&!ckBNa~?2`jw|Dq~`DulfAAO2M?IWp=D^1V=zKekRS#;y}u*m3mBdHrt?Q!eNC7yxSkxD*%+OmaM zRK^UN2;5}qqgD{)Y#LCF?KikWA|umx41pi|a)+Z;>d6eR1hkj?CJgRNJm9jM2xA&6 z!H-O*Qj|6CH;x19AlOKqGn~@wkNzdD~)7hw8RQ(My9p;z?=vH$Wzhv z!Ce1bv3iERe6o-@>kJlh6RzLe9Hth{M*Y#QjNi{no7tu^7GqFl4d=#w>ZGJ%G?H`c zJ(&~#HnnglL%(`srdj$*vruUS59_CyVaNZ@uQd9shl`uFL4J`>2Qf#VsRW3lO!5qA_L!dZ%->4>aRT9a9i2}g7_G-u#sB~FlK zgB$5nDk;^{vKxm_hy`BE8wq2hn0I;@+6xnh8i*>$a0)SwaCCsE6d}JcF((b}8G^== zXNS%Q%B^Q@Y$ITBsOl1%j$0O(#eo~HGA^;m_IMz>rUfnIVb-A{ZV_&V4_zWT+ZO>_ zT!<88d*YTCt0uY@JS+Pk8qhX;fM31o(v+d){uoqj-r;jT5G8O z+&V<>pkV4omBx5C7R)jmg+{Ol$x(7ROVFF#n3lYE9-i_nX22gM!|ZizikUkP8x2hYo;PB z2F;@gF79PmTZ(3(Bj7CxKQ!mML_HaHA!e&j{hnQ0vU}J{xwh=mv=&MgNwsZCH#3+K zUn%_3#uc*5>P z{ho|gGeQGB*2MzZhoyv1#1})w{Z?qoODoVP2U%X5P;Y$acmI=ylECz-hKcpEO`-Gy znIR-phG`|ERIsRm2@&K#96rEU`OKH03t&8nxejwZA>1lzU}B5Iup;pPfxSH$8#%zi zAr`T?k?0}%p)s_fh^T>uh7yKJ8$IeKWXPZ~L>1v?T>i_Srb4Br+HvlCHoHc3w#sBK znMa`I;YE$?M&I$YC=h)on3O$G}&cu^%V%Ur+SR7)h!;sj!jUW2J%Xl7(fY^cJ`sFet^ zwl0U~!YI&%u<#iQ>U7ltS=EIdODyZok=^#9z3#S)a6t}OmP<`L&LRjlMZpLq>HdqF z<2b%Bd|equ^wC~l;fT;`;1Uu>1I+iXXBZC)etk(7>O&HA@gPqyNYOeB0aTQZ62aqf zLe(r9$(bvh_2>a9L7*aoEMgoT@Eso3lh6P5@N0qDp{w%7C7au z&6P{A2DA(U#vrO-1=tp0h+g)pq3n}L#cHZmq@V)Z8Db2CX46kl)F_^i!IxAtDj(<3 zVbskX5rRYX(xG5Hj5z1`DIdZLTb}t-?b>O3jCGw=eZ*`!^Kq37=QOoOecAWS!_XvU zFD=m`NGIx}1h$}D##Rgq*5g4;6(G^UGCXG}Iji}40zpZas&TRzO#q1uiG-pttCssX z4U7rC+3~&Pf^jRj2ZeI3Tg)uPoe>UGfl#QAZk7M!`O{ij@j4v!yt!n3mW3tW)ikk? zf&5aP%aAyVN-eODr|4ok+ivcNdUQ+~8WgcBc~*$xEmHOjE~|WziT25w0=1{SaRu@JG zo8}I4=u0N^w|*v|X~t*npHVHRXQ8j;R)WT;cibwvLA@t3T^a;UVM&Ly!wvlDj+9Jc z&ZN?}u*w^LnlBVotC;yd@2Hs#jAC=3a)xF2@j@9E+MrO5_@q#$>;)%=AP=&hPWzxe zD2bpX1d<5^B{JxSd-@iBg-t;H{iJ+t;GG3ZYJZIhstrL4$74= z=I`bV1C7zv{TVr@o4ra2N^O}Gg?PfEZ}z6lQ_hia@4_R~3zk1Wv!}K@pkBkQ$?0;i zGu&iHMs#2GFsn8}M!O2Tx@7M#taNVp)!Tk~#9Y7bl|3c%yM(}JdZNH=C z=7!uc=g$5?dH98OPj1K`o!Te&ydIwDS=8qJ4KXdXA(pA{V&1X);JY5|Q&Pve_s4Vl zKE$W8`{U(FKRl`R#^5a8Q;ND%8x?K7V#enK3b}Ni(R$@q!(MsTuQt^D0v0X?CVGl3 z3EdDI_@)8}|411UbV3ayejzy?gt@TeOkyUOaj0X$K*kpXQt$1$+A=zusTj zV}CpO%H8T>aqbh3T4yiaY+EzoH>T1v_5OXO5iNDgnAiB+pvfDbySFeBe%29UYjdee9llul-KXvURo>;vhc7oA~^})d-8rVm9nhY!}XNH$7J4= zwv^(K0cM9&xv;~Z34iBg<=UdV=~`|4KB_GkUcEoOxOi!9$H)q({KC17+umi)+-$%P zl;?XUIP1=`k=MghjE=m1_SDAvHfYUPRs2BDe1+h2L`3fx#D1lI?qpxk@?x?-YAi3q@(U} ztY!zFw4+}5XNa4@z%K6xTb;JDnZ-Rltgm8Weo>+g>rfaU1ttXo|7P zz%tmr@ML$2g@G7J_!r^cN2H`+c_+1v=a^?IFbUz|I9W_993Fmn3)RL5{PB1`v-)Rg zIWkm|y7?E`B<+A;YGkqauvL3oJ3Cif=JP>wWw|vTF)-`V^4v)NY}wr~w6e`jTTdXs zaFkUn3C`vfc7RphGP5DMcZ~JPsXk?cL3Rf3Lo=c^1->nUlZ@X>%PJ7>z^#393eciz z)!vyMfCFGjLMY?lsd@>xhUqP%Pa@H3!skz(Gk11CE(p;4W2R;D@oN`NK#)S)N+qjG;`Zg!N-~o;@8eHOS!$#AK6&l?-lbEg>Axkh!0yh@+`0GMbI+fmS;sf3MrA)P7(~fc4h3DhUfNU}rzVvaX%7V|x;3vGu)7^J}-D}7d5UJSNDV&^( zCR{7msCc!<8v#a@>9?^Y=`$V(Hl_h)L5B|46V^;+L)iqBI{K!sIIRRu5N;4|GOu_^ROEK`S6!&>mMs)E*sP1+Ss~~wYNPlo_=|ZTZRhAdgx1pMIx{; z3q+nGx6E75?qIqg?RyJF!LTRBWTaz&!;ipQrJvtX9b3K;)v_B%-lRFYc4#s>DT@!8 z7R*1j&>7&fAp^gZTv za3wIh?A82*Tv50g;E)(t9|~=!-&Z6{QmJa)A#LBrp_DPg+gulFXo^F|2d-4Zq%Hco zd2w0Hq}a`&T}A%uE9GR>RU$Yr?1xEeYNtKp;q}UPq}Zlt54Q>9bGM916mKOO~G|#_v+#NC`P#jU z{aJ@=e&_W0dl&1q@lRD7SH9D0;>+KA{)G=$FFgLetNfK~agqN<1ONJeQW5g= zz|hvDEBUu#cL>0pv7Jt?dlF9t6vfFAly?0#;d&VpX%;^-!y^&3Vd zQ>_rQw&)PCZe0(Ped;E>)tTz@s*Clj@Ytl(el8Yf&8+$`0A{nj<)hR5@-Ba}E~J#o z@mF(HIP&vWvnbBp;0-L4?*7TX*<{4Fy4RMx>XIw8ZZH=Ld>h?499w$B_O<8sZOfeJsA$cr?h1>zZ8{19o0IEXhahbufocqf% zGaPwCf<)wseRj*)?FX6EJ2zYXU+l-H&r+tpNY1T#@W*9z0m%Jn-SO_EtMi)|*RI=^ zzdwx##XN=ANz64#AQ^GP1Q)Z2cfG~VNof^Ds3H`NM0c(tEkHW1xhQp)!My+rF}d68 z>w2jrXcL~Y2Zn(RblnX6f#ubeGDufk1q%^&Er^Jdvb4HSbGAf0=}XZu5z)5c&m!*N z1IOHe6qT@iJ09?IKm-V{6_q_>Q)=b6U;LO~)Cb=cVc=$NBK5%yS=24(87{i!O5wcL zA%95v1OyS~z1u9h9VrbIE`jrD$C&6F%sL2x)=B)Vof>uBPPtvM2s~vYJ`e$FuCbz@ zNcN@I;^nq5!>i%qMjBg4!Lpkh96H8Nu&(*g7Dy!$u*AM6Xcs1Ky3pNOo#Ot_uz1f5+qv+VXwR6J+I z1JdF`vc2tL&=S0PVt>^d~7;fK}_H&~+!CP9FjKDzN_VxqHi7W9w)|qQJ)d*l7P#tI>sy<+K7GD zf$KAy@u*yVaCt>c%Iuj=c5U`Earqsh+CQZa=9>1UbYJ?}mc6*1my3lBPcHUN-nR3W zeOheA7ffrgQ(7rx%TSjtHvQ$O_?Gmo75;F-zQuwIg-mC!DGA38DFewe84b2q|&`os^2*z${c{bm*t{NaEgCBeGL z{0V7bTa{zz59UD)WJ>Eo39RNtqE|%MjYX37X-Pj}+B);LNWNFyv;&J-r!DIMN|mf- zO%nGal_ox2$T`Y=Nh0Q~v%)0u27C*6omX0Z{$tyO#99XwP`b4IcT?|}U1P1`G8`!lcWGm6*r9ca2 zWLOQWEHe-^I7f5ij=YaAIlmHX$(=y)hv3C=uBln=)D%@me8EjX9JOrG)CAxq77YxD zXRQD+T8#QI30-IHSpFyAz3%_h?VmZnRwiz7T6GmF2)QslFgP(Z> z@i`OkC#xqcrP+c(597$A1N9c+Z?;0U9g^a)4jw-(A)m&F(3 zgT)|mS9vR8aw2qznQ7s{s&>B;{Hi zGcj4Z>mzQk`O9sheGRN2CvQX+7(b3vV$nO=zFdHu4Ed4t__ z*)Gy84iGRxpi+K}E6RJ5A-|;;{P`6QXA4+F6v_jHQNAmFSM46$Mva2`$7t zGsbeh<6$p^M6C383xo2^wI959tB$%+H}X;g{~%KBQh04*sE|IIqx+E%fp9PfSRkbC zNKdb)9^N*cM5B;zQaSl>z!wJ0nqy=H$v3kW?KMgG!4xwWbw|%Ks2Yet;B8+cqHo7> z#Y`L@@Q87OF>wmMaPyrz!QcE-#OmSxuInZJju}LAQ54m@{CbE$*>>b)1vA2-AQ_S_ z3WAVWNTsq_fS{bxrkL zV&cnOp0_7bQ;Wku%aU{^u9;W<^^e}C&BQ}PB{5v^2{Ey?38^PRwp~EVFq5=^(N$c5 zH9!tg%@nHtXp^r6oRgssAycpbw+hu>pD}3-#;%qlvuTbMKEZl};UPVRHXC7<7~Pp{ zFc-5-Yf@@i10e`BF<}Od7p}W7k-KIdseI-#hkM~Mp*g|`Q5YyBf?Rf>ACvSMW_V4t z1>!7VP?-n(S3(_O2VW^b2&wUlu)G;IBtRE!rdyPg!cGwDfG!be6k3WL4&*?+vD9EN zm?A=sw4}wmawR5FuFo-u;M7R|F*L@ISsQCll1jD@ z)`-NTT5eHinmT3|i)k*>tbk@a?aXMwaKNp6_MCrz4a>4-gldLsz7ksBY3q(qt#Kpp<`i9K1Q1CH+ z@@9O7U{Qna5y5i6`jgT+Zm;F&Ng56ZfB*lg-n3p5`FGD)k2$3OC%n zo*#(j)e6XUcXfo zGR$RJ(s%0HGCgO_b`JYDPT@%|i7Hk$vFgsr?8A0AqlrstQ-(KN|GYEeO^INs-u~|X zM(cOt@-_R&c(UA(LVdN+z)&u`DHy1>O(31NW566SHpW>8cL?vMGV1C;JogKfm=*hL9JF@(eoh@18h0g2Q_Wbg> zW;l6^xE8$ZKMF!GoexU$FGPc1*|~q;>Z6}3y)M@Bliq7$^^;$FVC=b(wejd^VYF}j z_2`+W?*l;Gg(B0B2PcMAoyfi8$N)b9Np60b(9heU1tP@+R!?k!9SZSS7b{eCYI z!&*PYT4WG6J-}abw9n2s2oqL2FLClz?DVB}U+-ts2p2YlcF{jwGI;8r?(oOLMoIYO zc6jM`p`18wEy@V>7bnz*gwt!kv!6eDPygfm)G1=X$o_bZ2A$sdZ=v^4ML(j#WzD%-B+^pQ^9!&ydRCNA1bazT~Ypf0T~>7 z`NsMuNBb8xo|=5nxb(#|%Ux=JVV<;&i+)+9P+WR(#k*UrURrR?^YZ+;-Gy%#!ra2y z*f+tYTc-!l*zbM23|<3uaN|^uNe}_JXoGO`_ILfNihTd>*|Q&v-WYtV-S@`18^1X4 zZrm8%eP+*}f9K~W&wn#|yY)+DPvt_FGSj@bzfz!6X>*Dv>?voqIDF9uYnfKaFQb+`eFHcO^RNO$}>} zl|!1%U=n%Nb%E`cpKFxPZ38=>x;8RuZ2C*hvRN$;1=pf-seV276M192ve}ZGw!)@s z&)dIgoBpMg=S(@s7D3d{`Q&0S_T#r(Jn=d%Mb}%W4Is?6x6Q#7f0O51EiYREemr~n zA@k_tUq38f-TCqpX5$+>&$h(29ZZzAt8y-U`PTl`@YtI()ALi|fbrO_v8PMvm*9RL z`#daAQ73I_M2GEOL2T{=5*)$xk(fB^~R}zZ)fX(u?i6fmJM(EEgLVsH~V3)^`L5yI$l9gcvbSA5URGQy>oK+R3>C9u^j=vwo^q1N`YGfcy9Id%7$S|-CVTiA%gtjo{xbFmkFv*R&}aaem#0m;oa zUn`5g))@8?vYqbW6@5}9}t?FY)q!H z^`Wvs-p$je`_(&YksG@cN~Y)3ZrC6qL-PYqj{upc2D1->Vy!|xmvG)zQ}u4NpL~+{ z0QDkBL*6fOoIVEKv9R%=4d>AhL)drFK1P7sn{pRJS==@7ZK6~GQx;->*WDJ#@TmXXV@>TPnA%u42OX|CcSheAK+j{6D#@3bfm;kXbo3SRup@z z6>oXMc=^kbFfthh&=-)!qMudXy^l=gU5Q}2wXv9>$B6Hj<{Q$z&u46Av>489nf2+W zy*{rPUG$gC=U|Eq_&c~0jCE!rISx|~G4|#hi)PKgf;plw+r@V0lMA!sQ{lZ)88es^ zYk8goLozaQy8obe`o6AU`oN2H^HYa}HpP&vF?rAjj1%&NeF7h0+#G51?Q;KfWa^UBbpNcX7FO=WW;_ zsddFdPFoV%PtR&EZu}&2GC!^rpR&IsZtl@pTSD!{FXcb*?zbMV6$T^26;Ti%^sfGa zTl+Y$@HWY=grlp4-Xd&cr7+waDGs_EJw#ADNyd_tTWQ(8QcP9CK-Wm}5I_}CCOrNXU z$K@~%x}_bqbNK~-tmE#ZM#j_Dbl7%p+XNE5y+<)l=eOEn^h>^d`)lpLhVS4OSHngX z;8*B{G3J;k>rQGA?%M9=>#1=NN4F>}cq?q-!t&Zl&97<ATtBS62_RbAC=^+yPkzeumaKBlTG~hYIMq51+RMW5?YWLJ8o;F+p0y8-4ypsCCqfDsm4f&c?;IT3&`ksn&AZKHtU6*AS1f4OCWYvg-D7PBINU_w(yx z>GU%G33O87v^n;!?N3IB-+JV|Hc=x(<0|jOd+9vcBST*F`{&=O?$mp^8Ap0~AldiR zNB$xWWb9sshWg(AWA}17zMs+Y{hX6OKJu6HKz{DnUrHXS|7YLoUF*M)J#y^(mwMte zy=0S@RG!O!ni@k+3`rzsJKxV#`J?#z-}|pM@klSBCgay%Hhw8;Sw-6<{4H5-i)_qMe&$9p$~$sBGAfxWux3z z?PAZW1S|X)<-_@ofm0Ky7d#w-O6TN2E}KTc6xLGfSQ`TPbOR5LUmdtanHVKL@xwCY zj4>JRx0a2vA-W>zKdoe=Y<%S>{*iKILUlrpbkqcPkQ)R}UF7?ZR7+%TAP?7rx1>Ji z`n^ZO*VKcr$324P-b?k&>dBKjTs=B>fAh=L=wahw@r(t(@Uu;8x!pFRhVFdUp0IqQ zp$l9{G}Q_*0;*6~ki8Y?gnn!Ok$^_I?#WPWS>4??ZRw`@Tw97ORErUdKm<{Da8XDP zf*~x=bP|x5L4Wm-B#hM0PMRm~a<_8=8)rw);3Y@0%CW73lyvTV2#ZWm%p~1x8oP9>~UX4lzYxVsx4b z;GHg5hj0KFhgN4w9WMuU>}8?^>!tzDGN;3?E6F8NA*Z;lEiD$s8-=M*P$gia06>AF z4dZS-G5+DdxUWP^n&EbbE)R-y|4EcV%iVQ*pXo0H2Uh2`z9?B4NY z9SC9F(JvPc7NR3|W?dd(o)AM_@u3|YfypYWhs{J9EsJS{zO3Nw$@{IOv$YJ)vtlV$ zL(0akm#Vh(m%-(|tG3@3`er01z-fd=NSu(7im~r(7i1=r^s0Z;PV=ocvqi6L5~Qq4 zt+JS|cs3qzvH*P^b@Z~Q04j$P9tZsox;PiZF=WX#uaw*Sghd@0mW|(fMYCRwbtmuV z62o#_l3J92743eM!xib*t91Mdb;bv8mLJ>Xx51S z%WR)u&R~6*iL6O0v54EB=@907vvo3^^=tl?|CnCxLs_tJT(pD4TLmwEup`f*W4e~p zls3cpQp_k$f>%%8N#$!D@IJU!W3%(@|3c5ShrM-MrUPcl+mgwy1LTYF$Zxn6Xl05x zRRzBFA%*xs<5?RYvC6g%6F z{E4;*H{3z*vtVFV51gp-$e?}O7K?Z%H~nYq!}g-w1!A$}E{j{X0W!?A4qKVyW$D5$ zN3aezCylla9aZt0i|Ks!tE>Bh2dnYqwqLT}vps57?a!pt3a|d3?;nJ2T@E%14TP>y z_v&BDm)(&9y7ovwM^q=C^8MYWtUojILy3pH1d(gw8GS_CIPYtc>A^nM-O1#S~FyW9K-O&dKO?A8!u9InAab$p2msrQH zO?-K#i57N=?p%wTu_$Nndn3htU{JL3MM=J-S3;)Td~PyD*5=a7v-yAe|7MhU(!y6W z)X1hvtFvrOl`iQ6WZV}#at8w;SQHw@CMcBOr8b`v<_1h~xdjtec>tn&O9c~y#!d8< za#ockZrnE_8fy?S7D})>_aMG)IAxWY%0|;M+6M1pp25b$x&*!foQL~EH!SRe_{H@? zjfspRO2?>qrakiDE~(XW*1-^9QhL3`%2?RJ3s8$zDB6bBkaFF1Qh1N#{#6n}GM^>V zMuU@`W+lW?Bu2){91|;3mIn+0Vr_TBfti9#W$J8jK*G{h$_}8YVi%^L<}j= z(PQC&lEWtVYho@0%r!+#t*+uD2i~s*4#UQ{0J^FHWY}niE*#ZJ<-~PeR#rXQ^z4Q) zsz<^f$VGfQ6AMyBBcNn05>YZkEv1177R3*yv#}~M*Q^j_y&hCO$KcfPPLK|Xk<@dC zbA!IfT&TVvCli6+$_1#8a|L;j1GX1r#vgpBzQ5&r>746n4+T#C8o8~ioj6sb1JOKX zGdR6xwAUcQ6_lt>9$9Kp9kOl7cbM{190K0 z`GM*?RZ~*JYbk~5ApbskS9g?MfoO45X8A~_qyww0Oh_3Sl_tL&=0m zD4WY-YuwMgZB;-mTPbYD8kHgv$R0Xt+o#?K=Ttqi_h_@8s~MW7L1fqgX|Q^Y1TR_y z`Q*?J>dZM(9nGz(zGB>JUdZ4j>2_gokKf$lor%89!loAtWMbQ^3oClg(`#8+$oY(3 zAZwlx?bH}5$Auqa%5o8=uM#4LjjxOD$xGo%0SWa7bJ+caDp>Y=U;netO-py}eZ~-N z;)X%z)q}-IJ<7T=2IwjtPCjD}D&8?82SymRNcD|^*T)#v+;k)cPSEm!Dr8n5gK0Ic zN)Xiu3=jd7Lj!@&niWYn5?uvyUyHI6JI=|pzAKwN03`T6xT+SjhlFTVJH{Sj0|I!|dOvG6a+=OOET7cki zKE2l29`T#A<^64NmnDP&s7yhuxgI%B(HZ$0smf0)v-^aH)4d0bOah`S-$ z)~kNOv<|cdFR;nqIat8uRsCc7;1>?*%rJR0$l4^xgdSnJP&ahYR*Fm}{TZ*4FsFrd z*<7aHzl=sEgn{oM$G`le_g&5+0=8T(l0XLb&cUE?Mp`7gI55mD8Up=8$LJKj;VOYT zG{<_QqH+}Oq(%p2i57T4TvIb_Ah(cfGf--_W5Z@F1v%+t-0@{Uw3EV@DqGq?Z@@d$ z8fPGDe0uR;G+poHz8!0S-fFr-I;Gd_!R%yE4fx6xF__!2gC{BE7M6qk%}@+3e=9(-h#fJOYZ!GAQt0bQ z>Pr$T=ELaaX1#PBUK9O_21~3BE2|;!S$o|*5HEjArdzXA$?aM*mr0{tvgEkG69n@F zKp1@+b52s;Sa5svvPG>*Fi(=>SrY+`l%8!ggVMS<>OJYL=f~#jm+CXr6OC%O{jq2^ zDn-#*??eouV~j=7%N`nG=VfC_M3E4s?6vre{Qx0FWTIS)C#?7y5Un>8lLU1>MQ1Gm z9d%0!xw~iMz5dKnfty?pNamd_zl0~1WdxK7x#+$XoQN-b6Jr~vCZ354*IM?abKlDP zBsLt`W6^B(^xukK3x^A}Th_^-_F8ErU%Q5J7ER@O0`br#leseKhu?->E`R^qwZZ)z){uI@A|^eYo8a?ZK z=HyU2x_`Y;J5wRo!XYrpL5Z{WoM(Cl&oAS^jr5)RD2RrsF?dN6*#P@%@ecsx9`fpd-&7H+(?1#p$ zSC@uL+xGH5DT}u{D<|8f@IBjK`q(M+<{p6UOX-(e-VP}|=LfUu2Y0t=V0EbeP2%JS z!_R%^XUAvG{Xq=!dF~1f;k1D<4zNdqq2-ip%-VOhnzS1;{48f2qxd*DBNzI(=W4io=v3 zS_Q5CMUgxcf8mq^+e5a}rE}{M(Do%X)r~{(P5(xIdine|F2qDX(t5goVcB?+j4n>> zFCE&P@b;yy{-ajW4X*N}+jW;NP-?L8S+4>ZZTk!}oPq1=+yM6o-EatD#vJSsL*kx< zDtQ%I#^~-L2gG=}vR@`DiDiO=dnh+V&!R|!Yk;c=yBgAKh0*n~@oOVMw2jrFindrf zf)u;Kbzj>&dj^%aSnAIf8N&m!OGm=xZ*;!gQW4x|mp)n9fgh@0n?LPECnDq|AwR$- z-gDTtUM~K=c>XFZL1=XLF>u<=0^@d#cp8l{6ACRDRpX?1pL+u~#DE=A16E`x;LP~+ zc%VO7c-QwKX%=!6rvmi%_Jcozg_qX^h^3$s5LD*axl^^>19kjTLpGluyaR8UP&v}&5=v(p}uNS)US_>a@+{B@72y#2D`E53VUz0B3Nd~ zMQRg`DHN|n2*Hp+)H|c7ZdidBi>u9M0s#bhbcXCQ0t3w|0>o?-I~N(B;B!wn;U6@f zDU`y^8o_`S}2Py;fs zyob^A)b)x6%v!-@aaNP0t2%{2;BS7bA;9$ekMo0rCx}MUC=7=9dv%LaU$xKC^>x^G zx1rvJhC$pGd(X?KogHl;OCXJ?k zspJTHerS6Bc-Y25R);wTjM?G27 zY{D3**eSP`7?~P#E(DsWxaeW?&XxIZ;@2;nPruU^83-f zRFtt^Q~z{JCBFQ#JMw=%();p)I?1y;duB;UIexqM?Mwf8`pbX6z28fI$+Ewc{F42p zoRpvLsHBvyJ-+eIM<`o_q5ZJ#;;$*&RDuL(gE+w!<$jc#;z*tU3@+mossEx@c!2H> zYH`5}V&*Barp#?!n+S4IUEf44$OC(L*KIe$iMBbIx$PFArqJR^HoO!)`e()7w1=Sc_6n^kLYQ45` zGCfR8M2I#c(dyy!4wRY}s#i2w3lnt~YQ3m8)cZ^rzjNXpxmdR4Lk=NM1Uh%qp*`_p= zegGd&%7X>x8?ne9?f4Nm%RxU&R;)Kdvu2XY5z7jAa(>acX@8NZ#l+}_LRuD#%`zb1 zr*uc;b75wM2ozYH_g$}0suT{gWHH)~D_rBU%O)=4kCdajlzpO+f4)$F-++-IELPVD z+6-7#=-xh5h#i6k@vWrFx!@#!XZI38R5>AN95cHB+>=VV+ysR87BwOA= zUm?hI^frX=;JWJweQq1ybJVcveV4B}v~=na=!;kpf$iKX!1Yn>C3Yej>Cd*qmZTWn z)v6rW7+UOG`thXik_>L!2mGI=7@PDLz^JhwW&o1q`lDj@@~j9)&ky@}|D}$5&dpKM zIToRII@1$!$XuC z8_OzXxaC)f-q#f_qXADR`ji6Mh;eoedPNgLIMQ%*)H?{F!_4ZsSWJD|tWY&HsEN86 zHNy~kgzSp82^;AelNEC0A;y{-TdYX2M7~G>T^Zl~;@7n&+$KFjj_5wIw3;tJW{WTBjfR$giY!!|k&U4%%(& zwpY6jRin?zC%xxA?G^&RvYdTHI2jg<5qA}U??%AST0SICadXWt6QDYJ+&fHk90 zI3^oxqw}Ubhx%kUm8xG!+B$+&+#We#e>ehqT5_?orf>asCxp>v4WXG=fOw0cuxro)~nPg}+Wa^BshZBDo7*aH{ zeQ#yM{^Tm0pgZY~QA*7}R{ht%{YnS1b|G65DRtNahZSWhuYg$%7(2s?5^OtQ?`VU$ zKw#hyMZD=@5eOj9q%Z7gV4+OPuIm^VVL;5pMf_PI=v|m4NlY;EqIdBmeL{*;Wql?{ zU}AO;1EPS_k>UYaU?rhvhQwB~Gld?`bWdvg|7J6_7fiN5u(Qm`174z-QO<+8xp9OR zmXEM!%tO|YdMW~6=M5#hNHIr})?l;h)Sn`L{jyrV5qCPU~}U9Ugr8Jg89 zu3&E&(8MVJ551GpPwIh58YKvwW7ySz0nh?YDQc*PcB-p)6W!kH0c|D{)&k!p|9qr>xB&c5b_qf0}WX7%<;Grbnr7} zR-}2JZOyrS1p;HhZ0Ilrs6nNXE`us0V%WoyRZ7!E>mq?j73d!VPimrcjo!6--Uw<` zqYswzt+Ym(c7p9x0p+K|v@GMWuxAW8o_RTbBcnUiy%hTwnVgGPe66yuZe99`zZRsf zX1PvKusm)9R4Oq7h0Jpjhuh=&ky@|m5OUYeie)|Nd4^y+h+aFi31}S?2S+taF)zx8 zAtr*CTn&{>01FwlI-fh6SiSYlM)sn;lKWx8=NQB^9_vN56cMIzvB7oJYuFZxu~=VHedoWv2k+KpRs+^`>CMETVn^n{Id$kBT~dIuLUxC-xaz7I-`^HgT}STrbF_oWw*QgJem{l` zpb4zy^a(?O-NXXoi;`LI69U4%%Rma6q6Lnj+CCBP5cW&o2wj6+;~mvdE>EvygwF__ z&gTv6UDcOTBj_+OX32LFAyS-S=wzlgqXeyO(h?qHe`De|-}kYAq=qZjzWz?M??l)L z=7WQUV9Y#PXlxY*M!cINc`r{A#YuKm7>rZ~GMA{MMy;D8l>+8AIvcdVQlP_#V;Frc zB7<;3xLkI0CMsWrWCTA+@EV-dWon`^7Ki=CZFb38)EDsoGq`j!`+pZ)!sE}gfec21eH&kb#iIFi4$@A-!V>$F3^?r+wG$Du08pvJ$KTw zueyVUbsU=@vIotA6A^b+x0VTZLzS`yZmEeV9pR&vW?8y_VR zTc~Ki-AoVr&D0r=+xka4+2BSPTkKW0Z_O&Zt`Ot)$P*Kp_uIaIJWIXo&dzH1vK2p( zmU43E@a;W^-`oGY3bA|@7o@Hq9V~*3eg7vSOgg#ZmBkj>4l6?(_>3pWvkXcgr-#65 zEU>XYGC3->=SKQ$f?<0H_CV+l(CRiD*12*vFEoC?)05yZ%TAqu;noHXOnzOY+jyQb5n^ik3|%;g)W!s%Zvi>Md_n)LRM6i_KA^+s9w%#2&P|eHnpkscRvE}C6!S^;qwUd;a3BxADf_a+x!PCGW`i@!m%h0A3!SO_rI&6{Uh3}- zXNaO5)#mHVYtg^@%)o1*tE>5Txd6a5mbpRZ>YD)LFBBLM`BdS#5xnkEks8j`kx{p= zD+Flh)FB8ZPxGe)x}+??5?uoXqK~z(Td}nAP`%(mN(@!BQK55y0?&wxZR^W39Vz_w zkl`QTW`Gu{4MR<#Rh}|jPC+V8xpXd6QT}XfpwW*pC8gw2-iqYXgTTiDLT`jDX#!k)YByoY0dHRfYoNg^Jw!Mm!u+DW7b_*ZH#o0$RLvQR zODzdoLAwLbv+iYOLo!a&o$(E76mc6%VyVDU1J@}Rw(xG_1Q6w)?is@=MZ7h30_32Kp?{V?FQONci zEs3daWy?~8FBi6I8N<^!xuv0VwGW(>HOkxB@v)!!taTUdQbggKPzV9 zTyVVJHln=+f|RsPcq>XsMt%_iVg|EX)>sp#XtuI1m=-mUt|iR{n!8U^ysanq;Q%ntvZ5YpO@O=n}qpyei~k5;rZ5T)UD9ZgamMwBRljjX-(vBEl4xC zsMgFto|kw3zvCJJx-vj6_skx;s$tX$nGu1oHHH~@P;&K2lB&bhgLA4izHIOZeF}>z zv}*4YWEMl}Nh%(~oDm2QO1@!11?idk7%>K2*1E%|&0esEv}z}A*G&L;L*tjd#dilD zSl{~5)J1<17EtR)YyrIo?gaD{i?0KX;G=(3j2H4q|7iiqB3%Jlg9UD2gVaoQDM&#L z<0V-kM@k*VQ}X8bJ1=Rbn!hwW-O1>cv-SqEnrTJK%i|puae)zLYr!`aOO0uAk#Ec8 zmHc$}N_fr;zCIi)=0}wq7%M#9xqIaIr^UlM0?DNVt+ykC&Yve0_Sc~66PH1vO^;I6 zUbW4w@Bux@vd%*V)Z10UiqJR~m^#JtVXEz^Jm|P95*)t|u!4QFBO&6brIoF45JrP! zOROW3oqU$^WOOa&bL_Qo-ClIr?1wXbd}JiGj|Ybe$v0r9n4oY3Th`}>KaKICxm5sF z*7({<2_9~dVwdXk)#Ck>aR$_YqH?Z`hzN(N>sqxpiKtusL}WDGucTi4zMutuo0C=Y(lZ zu0;jW3cDXAs{U_oy6d6{v$f3%1TfjeJ_`RBLl%JCQE*)5;Dp8r0im))_k=)h7zSt zJOH~+p*3S*xt9Ww7+?a^%POn*J0JS@Do^1R_ZON`FHvEfRD-)y8`!znWJ zAQ~ozgfJ_mrlsT{B!>F`A0IIXC?%Lk^n!XMMy#c{eD^q~-dm2rh1GojtB*KU?})p< z`>VBPcu-hw&Da;2PGC;tv??L{g*0I93Edeoj?{~;VNJXiZ50lVRL4A_PYp*!{YcPG z`^xfu?h}y5VV%}R7gKZ~itvq4$Ke#{YJCw=_S<@_DoOZ$by=nYpmfdeEbWuU zEf#Csri@BkcVy;vn%Sgj|6CPA5w~AFU)@C*&r;+Ryj4$j+JRq~XV+>yfdf4L-NQfZ zGy|6^=gLL5?Em4>nB68O`mDxKj+qLY7Kxh$4DBhm-UkMr`pH(onkc1P`+>JoR9l%s z_L(#vrk-2w}zocvsl}=70J@uS>zR0rpZ4aIMtv zfnr@DeAy8>cKIeA4TpiE5!XB%505^y20aP~i=+?uugZnXZRNoQvwmVY+XdgpPwt6^ zTGsIpt(Xy0;lXy<#0X8TCpphN&W|NZy3zv1r3;kdN1?nHH#*3z$3``s(VRbUo zKRC<^^=MrDz3dT`JlIj@-lM=SxG8pkcq_W@V-#7U6HzQI0#`Q%%@F@qpLoGLY>Mb| zfn_1NUooCH3;o1-J3561q6<+bhLpFCRDqLeKw<`af+Xf;a%A;MQd{ty00~_wM4M0S zS{!$71mpYvFmt_IaqvKBk9+mpgzmhwpO6qkl8lz^+kRBw+eI^3BImQ_DT3byIIV(H zaR@aFBvtXJc+4c@YNtVEh1#+)sn2CGJiuGqyOL|( zws_2(G#q2_+v%=&u3e(cNvCTy4jnkW?nlsRDP!NYs>%CUVy}7rOFMpGTR|te=Ff#) zt3K>8ycj?h=G|0UACk>Dt+H8Nnhsw}M9wP9t0QE3wsV^E(8JqatFh`=DT;>K;25A4 z6vU7voLs(`>DBDAU2UiNoW%ylzU!{JC3eRGGPSeCXJ(t{4nD!g4cEM-ksV^u7uV}j zOj+WET^GGGUlUhbZ%A)DPS&ln$Lx6A|CRkqfp*N^{5$2h?a3#-5zBcrB@k?4m#X-_ zSvXKAVJb~ri7t;s;c;fXu%7cEav+0H1F#JjnvC;+C-rD`;){}na%+B3@6=i$BwxPk zb`MRy5a<7;dne7-3SWDHFn$$CJ+_gD@^{_}jo@y}j#1tabpzME=);{UTnx5}OoP26 zwdY67!SxV;Wid^+Jb$NhTpBNn6CE~CFv0^~_|@NAe95;?dE#nZ+>XVi&T15h@~xN@ zq5`{5?qT!s<^gYVpAoedHpDUS*hAmCc%41t46S6MglURq0q|TVuPWyN&oUE{XxS6H z21A`(iBS9?0L8QqWGH3L=nyO~P`XM(qpirvG3O(>T$$^lZhwY_tJlm9SMb30b$hfyYjVl zcTCj^^6fCN=E4Z&4&DQrnui)CvCGjv;}!ir@H(r5-ay94%sAugGuom+wy_g4Ml;!^ zu9RtX}s0&dK*)W^h;?*R6K*U{76LBHz)*+9Z8WX;JCI$qBH0<+< zZf!1$o%FM$LJ*?SB}%CZTq-MGL-ezSHac`D+`xGXYPnal99>LDwbNJSt*7zGn}p`~wC3B_v|ygs{fUdTKEofp|5u%!3R{X2}YH)ay}D1>k(@8hs>*p~|XS&9lq^Embo$0`Q|~V5C43X_C-U z2+H2IoQ|OejxVd4K0N#&AQvE`h#cX@R<_$ywgYm3+s4u`(AjP&9G#FCV{xRxq8(7k z6xmYFRPvOae{(pkSnhtEoR4naIT@%^vhHzxm{`?B%Yh8lK=Q1VNT`Zk_XQnea07y~ z^p+>pXS{F}C|;vcf(F4EQRBm-UM2r8g8)||1}T~)>p*bZSuDE%08J7CS3TgebkHmZ zz7fo2nL1gSdU0E#78(O|G$+QQV}^QY7c~qFT*GMSk@6Cq7&Fh&!9)=*$8hdfNvWKI zzUQG@Ll+x75shXx7-JAtPRM6jDOcBzv6si<^(cb$kU=Dz(A$alMirZm zvt-7osfDqowwR`2Z0C~k>odQhX|C-}hoB?_84alIc6Qum*0U}g@O=#*Gqj@g<$!$D$vvM2o<#3nZKB-hz2 zT#jD7bNJ7^nlX6Q^6IYcsbnKdUEisA(ZoG&irg)9ctlTyJo%2m_%P_KUL2shG>sFz zoJRhRXcCW_Vi17hJf0Hc;Ql2~EB-z9m~-_B*$fvg&odkrx4A7z#AE2V%KVr@Z<=p)q~97PwS-a5T-pI(2cw)P%s{1F0eAu`FC z2tXTfq7%IS5J;KaEiDVRBmAgKtVE8fy2iE}Kk>`<)ytL*!eZ~2QiscxTO*e}(xz73 zfc>s~t&Z^&p!V!)6!3s3j5NWoy&0xr5t4ujs8_qG*l_yLtDP$CNSM-9j4GS2a1TLL zD-?1vY6sr7CmW(}M#a>c4ygX9c z2wVQCYHR%YMtXJsy(RvJH^?kGI2XA_d(or1@ll-)=GL|bE81opO5B3rg{F z_Gq@eGVUK)Xcp_O^cQX;qVaU6@!i-y#WosuGO<3A`N@fRa=~3K1l>?h$CnEeUoO1% z_($H|f8DZbS1k+t2Bo4xcC?A1zA^Buxq!-qPZ!v0tghpg`rwEv+T3+#snD{N@^m3h zR#WYQNOQi>HZJ7Eg^i6wtaXwh!c7gljwm2%7%8ZEND1YP4dSo0Dz^Jqg%M5g^Hnyg zcs&xv&R0uD>3MtI+feQb9&`@!M%P`0+4Xw{)0+*v<47atv|>kU!^hy)8RkJN|sqh5Vm zp8H(%w^x@gZ2ME`1;4Ylb|cjv7VQ-mR8)TP!ntfkPIc01ag}}C=B(`O?%jSypm{WL zi-Z8Xaa~l>gvh6``JG>CKcp%RHBLR$*!uQwlxEJ|KD%_XY44pMZI1f` zPmEW~xBNTN--vHolpJ~$aoV?vlgL6+T-klE)=9C?`9`!#OfdzcfX^j3fj@Q!a)l`7 zb#Y-fVrV*m-oM6PB47Lg%r1O6!~WtAbgc`&zLBg9v1fk=};d7fVdV{+G+CZi>cO00dD!PvH-xzsL;>qf_M$-By%>_ zXg{=3$c?Zjh6M^Dj_t`2+bn0ABK?*Y#w@WrgAYKp|^UCA&-lzTctmX=38K z#`FKgCukgv!5V-9pa|Fh&)M5R$8lYEo>hes-J&%abg>1OV1}uBC}K)&j!Z%j-C-QL ztGYlIKv05Y#>?aJWk(Ei``PiYf&6u`ObT#w$~z-E#SdlEZ_5? z_BV^O^Y^b$e_6%ryT0ttxz0g9&Vr;^p6h<`=fC^Trybw)cPjJeJ`l(VCV@_@ltb8x zMaiMtUu-N_U0~R3uY!V3H0S_nu~IJ9dcVov0yW2Jy(i=|e=Mtm>{Ah*DWX4=96L!*~{Y1Fr z;A6v=Mjdin)UPxLN(bq|rBi*CfjJxL*pq5tS~4`@)Is^+mmwJN(0d=ryYb=8M_XMS zaY{wsyfT0S6LVntqmA*#dLwe+?-Q`X(h=#`i_=M$DIb}c29H_2>-=E5d08bo{>h%F=N#QzhF%ghkTSH=saMNCDfmOTHm zHV@;eze(>HA2wM%vbqe;q{zG)aj~H_U$h_DfszTgHc>yzQWud?M8@;~Hi6WS;L#Wc zYjDgY53DA?-JG7LpysH z5ylJ>%Zmg=;tQti1RIE0M1_2CfH_Rz}a)lIXN%+tU`&YNUv^jrJ%^7oZr=VYEE1i?^uJ^tyuD@X` z!EmOkhB2|3L9|ckTEaxoTyKPQSozeTCsiMa^3DX%IQn}Alg4I|m3fV{_ppTwv`}q@feZ*3|I`?UIK89lATqze z(Svf8vCtSLYDcE!kgw))qur>b@xo}qq~f9**ac{zZ;ra8fRPEBUP4uvAP7hr%* z-Iy28?tju4`CcUpG7*re*&CZo)!6E&MhZsW>*{Hcgd2w&NQd|cxWtW(PjP0aG6gW! z{jdE&6)81_Ke6$B^WyZDH=%mjW;|jg3V|w|(wAow^Rp$#0>{_0V zaYE%?-w&;(zS%LB@|7HZ5wmd!jb_hJj|X!`oh-)8yuc=?)xX&gMo;fI4Ett)6S4Th&p`gg8u_M$dwx!lbAw;Fzh}l74KM7gF)X>I0p_*J zd?YfCkVzsfyp=?8K+08dNFg3JRh1PbdzepLKKQM-@q=OD%;X3zIk1lOBWzS#y9T71 zIpnSIOb^OpIRMx%Qx~E=B+j2g$ky}a{$uhf>ctCrEFHH*(Ibs1;Djvuk(s!ay)Chr z3mK$8Ihl$>M%eCs{ASXxlw6l9@(5rayhNGRycEFTV{ufjD7iYu^3p(E>&rZbH5>J` zw?(1zISmpqv}9FUM#&e-i=zZkOuTGE0O{QKAE9GGHLvv@pck)$@gs?)Ib_MT#=ed%6WO(k?JvjnNtj{AoYWj$w+Z zoPr>DMqJ4)-P$wxk}g^vXM2IgxSlF@7@4+FbN_nV+l5!{OV0?8WEKDu*-&;u5@g0p zr^>6?S5IvLW-&6~8Y8%l5Zo<@L~LX^Y@Q;gcOY?e5qUy`bZR1lNoHkMyHHMGiI9p7 zD9;7s+Kt!U!Eu+mGou(ZiO`rg6=x09`lq;cK~CtC(+q{Z#I zd^xyA6Al6$*F=xE=chlTCgEqG$OE0xRRi=d(G<31sq z7Jz2UwE$PUB0jG1q47B>!0TI9-TC!zKk{7^)DPRL=J~-NdjI^*dv5fMH}Co(pMT&6 zingvc`hh&&8yh{hzkQx0TR*T-VXtqmpZ@yy>Yd8YfB0j(<*+xt{Q3PAg8Rnz|MCZF z^M`M56kC3N`5=XQQ&YV8r`JFKh|7Z`+izU<^<%5|dmn%Mo4>#H8L}VV zsz0&}KlB#s&u&Adys>3qnRp-GRM0nleB&szIeuYO!W(gsXK_d&Is%Kqx6SKhN%KEG+pm{v8b^CdNf5*8>s(7JCr=8cd4<%0p=SCi`a z9?Lfts|o3Rd8tZZT>qQq8<%?Phc{K@TYvb^eUqnq>(;*OSKqqhzy4dl#6NicZ-4Rc z){FOdcm3dL(p+q+|MquY-~1p~_6ZTPQWVmP4CWYN)#e-W!=l{H6M4<$gBDTBCLW(51ZAdo0*eigun{{d79(&siTvz1HsUV& zXu(b${yu)^zr`TqYMj7bt1J0gVagE8p5eZnSC=n6YJ;biv6Kg;i2P9~zF_zB@LTAH zg!)&NEx#CZ*%k_jsf7@7O)t>ge!o>#=Vq31{lz*J)y5jfPbF6BL*xX^mYMXaoafa% zAJ*K$r68*(HiNP^z~1w)T_U-8wRvJ<@(FKN`$l7ln@tRCa&}rx%d0c|7Lz9DGE>6- zG{l+hW`XIE4vT7V_t)a|j{o(!1#P;CROk?HGdnuv;*1NK>v+0eU}9cMq;he&pJ@zj z2H|8qFx5jtw)c2Ljcx`TnC6+OrfD)R9;M!}^jtNW#im z&)1N(pdR2fYuB7%`yS>Fz?Zm#gIEX(-9~A;>tQ1u(nDHnvt6657hUUp?>dp^gfw_Q z6_16c@1M?=6?Hj!%Wf=G3pi?)=tXOHT>`s|9&`aBoRcKb7Cwr4=Gaa3l$)EwwGdYv z@GQ&oWG_XQ!VpBIjU7=$QJBnkdWtq}Q8a43TPKxXatqP7)Fa^-81Z+xy`$|Q!tPF; zD9u)aDa#|;OHHlq&p=pj=}p{v?WKLU4d)xh2xdxd^qsUXwj3>$2Mz}Y4Af3MS-mF_2R*$<8QhZM^y6TGyWqnnG?Hl zvShpS^TTJt+k!^DJh8en^>h%tm!*y4>;JDyJZ-c}Yt0nivO1tUq|yze(NzbUw!{Zc zkO-3XRify@R$!7|vUyVr!B~a$GF*$oY#HzVu!OAR;8KEGxeMc@%^#hZY|2(x#Zk?G(X3{*YIUC%kLmyMZeqd!F~}5- z?ulr=ww(YRSg~>3hE?uknXCsisg={KvAj_a%r1y_Pu*$TGiBD~p(Ig3N}k2DDeqt? z`CKscxh7T51Q~7`=eSd%@rFV!tmehdJM66O?*Y>&ZxkI!dPeZerM*AHJilF|^SGMD z3_1TxIGVT~TZUr+Z5589AW2bxic}-cF?7`p*Zw zOcZBQ#8V(_c9F_e2!*6ag*w*SFxod`+c33%WOp2HCC?vOY^9XCF|<5YCWhrx(@an`v~I2Thp*_%c&AXusW5j^tv5QhfQIJMT#n zn;#)K7#YGQvTFdm$^C_4=5bGXti(`Cm=~g^p)tdvvyF-zl}ww|6(>r4$ViF6dTK-3 zbh9W54s&&awvF3`He=7%wjNCB#BF5B;~EQeL*x49kO8|%22vqE(fZIU4l2Bp6^tnt zbEpTpa*3eu*!?GGWRm*=Mae5zA|fJCOVKVZBt*t^Hm$uniGV#@#?9)U>k{IdaZ(C* zDnxLMU)=W%>V}OAlb?^f6DyKemu=fO$WK%)VgYiiA{KSbsVttgFTB@*FSI`!SoO%qs8uu5EXKDoU;eP zg=t3%{hQ@THQG2K<%Jc&^7SI>a5iP7V{5R1Y_g#a5~);H4GYfFgQh_Y%D4CZs^{}qR0BD+jEpcvz!ouW=mjFGoFw%@U*XBHCnzE< zCPe}X4mA2rC|t5pc8Did0WX^VBFY(EN2#QJkx96Hhy`0_$Gie1diHi3%n(l0`_2zw zDguL@mY8lc5lL?sP6LN%!m-t#JGl%1jF1X(xZ35xf#oZ7KC;3>dxf!$Y-lUvdE6y! zA!;7O$SY_wO{KTb!px?ZU=6}s%y{DugQ}2Ggg%f`iy@CPQ@`WRU-`MXvoSuceSI{V zj*6pEyO@g;2gn%g%uU7sPm`uO86}P67#*KZn_UW`?70R+5fwMU_gm3HCmNd`*n1H! zIeA#l`|C`=^07f;=v27(Y_K%siP5LoQ;`+!~(@!ekv{KW}($4gK&{Tfv){uze%t`LR~uH z5G$lk<2q09;fgwwFw+E}JhP@5=FMbxF!6G1PGiG#jz&YrCc~?pe5^5gEE+r;Oaz@( z<-q6VUxs8R$!JnM-nf^Dw$ar+*)nJh^4G%xGZyx+T-UN%kTpJv=2y#jJ}-8V+ULn| zfb>QbsdHa3v(&x?)*I~N=hNxJ{9wJdaJGSkQ4BV2`4SAr;z`%JOp;B*S#VDO!lQ06 zcwbqpf8%RgB#^5j5=gYx*p0vb=SE=htCEl=g)9msWdQyNN&3deavZY*$-VK&z|h5j zfK9T;ttfI(?oqvMnfO|};;7s=ApC}X76Gh;q>Wf8MxN(U$@ejvYtm|WtryB)X))?6 zgth(YUB>2y+unXl`_oCBEk|*NGIa*eHORrXT{z})&==gGv2okuW}OAb*IoVK!?j+0 zY_vE}Zp%vzNII^&mo%7vu#-R?GW3xfZ~UM$bg6NuIO;44Z6d2)M(W4n$RpVDXnpfg z@{dLq=BFk1AP0}^wGNRCbIhH_&zwV$i3`7;98M;i9sIX*+cpnkXbt8gA4~->JHD1(Afs@m=wy?N?mu#F5lkPiB*)+@32YciI!5 z{?G@^=_+OCmp(Jj8e9*2L@f!~#W``g)!kWK(<=w|V8fS#j_Z-?$>#5SRDBcaexe0&z!#7UN(%N!yMS zx=G@=Vk@cP2E|DZi-?x;EpJ8m8ZVT-wiv9I_@>ygtcZ-7x$?**$bQE04^12Gz%Gsx z@OwbBq*ip@P16Y|HiX1IdSu_*uI4Lq#__dd#$)<-Mtk-9n@;pF^XMt{+CP4#{c`k7 z!$Nx?c7>LNrNM~V@*);r3Vbt(6uREsfr}mSY{hGF0|Vpiow# zW)7~X#28Cj9g$IyGbyjMiwiwQYp9~ixP!@FC2E_`ljOb7ZANUDRo&e5aB}=yy5C+p zo$iOsWhM)nl$M^I1zVP$dRU#frdNH^Ev6c&Y!>hPSL=<*oT3+0bg{h6IE3et;~TGR-8O$vd?^e7+PW2{}{f`Ygr-7xvX4pw!vcb|67&VCzhzsAK6K486x| zQdlk~sTQCAcvx#6rn(PL8wm?|0cAhv1~3$^#PQY0Y=3XseZaa}1a|Kuia^_)jcfI% z_Ix%mpdi`Jl{kI(J8qfYVALn~Ey2j#`Wn@5d ze9BT-J`5FX1_(scKvQ(}5xUwic|O{Qlk(|Pfuw{zG)|Jrv*W_j@UR~6n84sMbl-M> zesQEcSvQi7xycY>T;13+&6>zrU=v#bg(JG$pbSNG)XJ=kvEwEeYkB$T`s3%Jf*{8U zl^~JGBPJSQLWtWW7=+${T=T1B0-d2~bpuk6iOe&eLJ69-i1j4sLYtmR8$f}8wE$I5 zS*ONv5#V@}MuMY`{nfAi5y>KIOazQo)Axy#OX%!O;)q~B=py4$l~49QW)fSBsV!W< z`;21f*Ynq(KD6GLetI0D6D*H?CV3^-8$!#Z{vJnt6%_LgSte)}l8J#F`$D+NazA49 zfL)JNQK>R&PSUx32r;JEFkX%t#0luum}Bq>dI}NVna^H)M)c#l(@tCN{=>xtGJJUR zPmi2T_H*IQ>EBBNduerloPG8qbJ+!n;=!oBem2S$xh6{_m^Muw z#V|0IwAmP5zR!3>V{CGsTV9R6QkuKnDHhpy?09Y;(2o=(V|}3{ZSJjw{X+7Y#ONiY zVf;(U%G-+`*pf^k$d8>k@!Gq8+vtsC+9#D+3|1TZ5J z@Sbok%LkIsIHiV106i>h9HE%D12t8U;j4a9#is%Z2;l7c3Wm+`H7@jd(RfsOeKg!s zpxLSzPf~KEICUS2r_C6=EUtU@lZm|^#_^!~2h%k#xtz`$8*}mc{KDqpZTKs=Ei;(N zIJ~qHqq*e&Pyr`J_EMdS8f`2s!$=9JqGK>jIF_j^r(x;YZOQq`*3P>%c~7cgZ(TA` z0*Ybh8mpYLDfXjWO>|@XrnC)y=J$ZuieNmOoN)KJGbI@lpOx zw#hdWKFWU9$m9n}DF?5-&KH4{a`5u^2_`qlEdBG|l=Sf}1e0%7sV1K(s$`M<cR!vDflEca@g2gVFEir=_ zWDUgX-(^=%wA`hm5n$txu>IM%A^+Pg*SNm_XJtp>(cRkIO1>}$XAX?|Vbk&=TgCx5 zw(2OaCI&ehhj~(H)QfD@8&_lEP@NKU@p>V@#Kx!hE=;N}{#9c$LX0Auo$eTF)bL{V zHBDv|M2V9Qg^ZGCI%e64?CiO5g~^aH&2Rd7$Hw};1dtcBkLAvER}BzTqTnTrF@p&+ zZE6B1nb!44n&6ulgWiYpruLm9teWelHXd}6TEQv{ZgRZW5|F;`5|avp%X}yM&Tz3i5dEsE=WqxEMr#59RnHn_CfZCg(R&OWsEghq z@xcl?VJ1DE%mbsD&4GWy5o%wXLuEZYsy*utQo#(gclmolZR`N8BG}CPjGtn?>!F7a z+r}e>D2Co)L#7gEQt#O5Y?KHBA1y+lc+c|RYgolEnb19gO zWndjj?2fV`(k!YdVbU`g#P-TCbf1H2(ud#?v9z|)+jB}q!!^Rc28eg{N9x=(kJjiw z7P9|H?iDLchpEBip-*@nPxhpXM1ud)z>gl`HkXCor_Aon^g4`yx*Uz#z zf_A2g##*xQ#h>ZyvPkH);A=fM;V^NYJl(h&UyCeabGzm=CLSaef<h z*fux9tFale5DUQso|{>tY>g2Mm<}s(;hmMbgrv$feOF$>(5XJ z3@z;%Wpc9tctZ4+sOACv__XP$oz+4kOKs4a4s>lFW{I^POyd{uTgKjT2sF$A4E2X;_Fp)~fRB>1IFb*a!op-5^)e3ERKh_aELB}Yw@&dE&6exj{odhE)nwFuuZ6{&E1y7-|cn2bGi*CUXJSTBR zlg~9ex!MTM%%%aqbG_;HqBpwHkNU@YXUIV_$Y}ptG1IP7-rDYG~KXG z^Xb&Hweb@_f6ryuy}aKAA5-iJSB%*L>Bxi`N?pk4s15#^DaGa^wD#F!aK=?jUOL!itUq0Ot}T>r_B%a0k^5aqqURhL7AnK}@H%MWg{Xwn7@-86EKa2_fP zgGOak1RDb*&8(}NRWB2qDIIgW;rI|Ba;qZ z6M+}`LhJKN+t3~;h1AYM>^C|9m~&OpXh3=5Oo9~I82tL>;F@N&r?MLPlyT?5GO6jo z+GCyPn5ud}$|g$-aD&Pw1XECvdc7{G#{^bwyNK*$J)ltld8t^i`XDYqO_oGv=@rA= zMX0StTYQ1l#t#_3m9$siGdm0Nz=~BygNswF?OUJ!$-kird17qIM78aRPRl%%yYf2) z;!?@9h2pdgY6yrG* zQ{kWg{+EJtUYB*B>YI(L5s~9(101OLC%B#3fYwSy2dN4ced1A9OO`HcB%7<*ZHEcU z%$?4fI_Rp-n!h{foNqd;kMwftLyq0Es`7iIxwN_MW8r01Q-8kvYO>|JPvO-SI#UxqV7~k;n^FGERjhmT8QD`J;Ru={O#j6uM!8}JcCO=yD zA|uWM;Ylh{DRXHWdp0XSDucZ9@}ambIPAvPzq;U&Jg{xQo+lB=hySP#kj#lySszaR zXEk|WtuNLlR!@J5m#5^@GmEuDMbn~QKX<`6bn(L0aQKN*5e@Y@u%Nr;8h0AcbDe_t zI!3fQ>B(yCBPDJ?7jTnqC`jk!3X20BFq{Ya6E8JoXQuJM7UKcC{e@Ig36T&gupf~O ze8+1a`ssHw3Murt;mYoUhMYa9?$WOZ!~sFZ@wHAC0bz0b(8eBOd4FgXb?q!`IR$N?^v7KLpJ^II`r_ zKYsWxy4}O+0StD^JzQ5uL$`E{tJ>u9g*6P^LQ=hYeYUZK4AUUSN0Q-f54o68rF#+& zTQhfpmy*@MNaLPL-;(PVy*NB-Ua=Eo8m z*�+4%IfYlu-ZuNGrvF58lrMmU&NJFNEoMqdA{W`pbFl?mORIj0#C~ckuiQ!Lk=t zLU(w6N?^(1c@i>$oY$S1bP~(tMx&saSw@LD7h|s=OT4ohmQO=TdNYPsGD2s|0vlDG z0EKD9b0nEl%tm9--b*a8<=KT^y89Jb%A6(v#iPfN{IF^gSu;ftt{lsNNe}fZ$W#4O zZ=Xp%C4zE+C4>X(LkO^h9qi5L}+Kv&z=s>>wHoHdGC{adE$BW}Z))=j9R6Tqb!{ez zsN#v$kqf*gg@xndw=UGE;|t1Ie4^~BPd!m4_jaHLye1)o==|er;Nf0Xom7rguGA7> zBwd%>KMVr9S+FSw9R5g1rFwQx#Zq$NR`!wytl0u}-o~GY#((UD{lEQAo8n0J$7LTZ zd(xtolb-5}a$*dwD)vUyaLq`vJWMY(nrWlBQ0Cc%#XRB6)6a%m51l;-ooS7oPb{3U z8NSZ@49X&56cme*g5s;$Bel&A5daV!;x~@PnYJtAA~O-%dE#%DE~X;3fElRzrHk{M z$=6JWuqa7txNl_-%L2?AmXx~W zEUC&Yx38Yyj+CX%I%tCskkkVwUUTn~^qH6#Ktrbj{(L>RPT>&Toq=DQWEvxM{bpDa z$%M2j>&JsHk3B@z1FGwVc%`2AXhPr{kMEv2D8Ywpuk&y5+3*Oco%*mpaZaM5ak)7& zi{w4*E=!#ct{y;813R}y-cqfEa+9L)qc9Jcb?4`)+IV(wlDAKXKlb(|P^$FFjP9cE``QBq8Bn9%)Jb!@o?w zf4^T`dL#d#obdW-|NVUbgj8<&qe}VxXZxK;B-i3c9_iog9?4>O$30)opW05&#D9I_ znbt2Z{ZDsi!h2xrzZwy(Q#GCJGn{;u@W2zr$lA68sgskGYNZ1r()1UP@)a|%p0}cX zW=QfvNsa-KfN9N8alFRbVKQR$HxKawconrEb1OQkUv&}CDvyy52n`+c=ttjwi;*y= z3k(BcF>dG}!`o^Y_2UUciEM34USsSm*~;pbmzhW-2XAaM{X2X9>-*%i%){~yiXy4ZZ=$n$1%})hp>mevp&7%>MCRNv?#hFARpzv!k ze}ap_;7%DSN@ngimqJ;g=99J9!2(tWFjv`YgbPl%6QI-c3G0#(HM&2a8X04bq0;(% zcMf3Jx_9Dtl?(Ukluh(P#Y1|OHj`_*1`KTm6=ciEZn~;hBZ|E0_W}eGcfC-e z+O>F!r5g61tCQmKK^B^Fue7dp@-wR{!b?rAK@8`X)AO^Z!idZ|TFrKhY%YdT6gc*| z>{8%$4j1Q?XR0Ac$Lh@Fp0i(4%OR^Tce-(LyZ_91xe)3nx=~2x>#OmeBkPUbtqKx1 zW1X2}O&yRfl*|BVaJdA z!2rR*H@Vqiy${UAUD!yojdzyOy_a&UAnnGkF&4p^q$896YsC*Y!^vpZ`H?W3ekeWW zlMRhbDaq`@2h9WZycn*pqAtv6`chCP)7xs(_k&eNgI^feEA_?Gq;qv}SGb+l;e*@U z7gDh99q-NFU!WXYtWu#_PRkzNwzkJzI9#$6jOFNb=oNjtGK)KIC!xki-EhP0tOfd{ zir=Btvn#$P40#HqzetB_Cx_Z$Fk+sB@!4Wgp@(})Uw7}v3jVdtdGB4f`@eVOTJf3t zAANk}i4Y5E>E_*GUPL_>5-?gQUU%pgVf+tdLZhHQO{{9; z$uzPvNJFNvDU~Za(;z!3T7d4ysznlY=|Ozn@Zy?w;U5gH;dpThM-zQIm3Pe+gntAp z4YNjA;O1$UH)R`_hc8Ae(Jwt)w%rD3%BjMLG|;x;Mkjq@e(9~9ICsWLsA{=KboNfu z7_}$ttMSSn51<~$9I5~||DK}$w9|{7e5g2*06N1GT=h4?-H3z3q=Qwk@ScS2Pz}qSyX05vYV3dKdZSksRDTS74s=TrgGZ17z?Dz`^6e+|O(G&P_zVZw2`;L(?{tkyGfE`c27XwZ?Hrm4y zXpdPc9BF7zFo&&(Nwy7u$E~nK-4(Ir!51wQIvZD}6or-0-ZQR65mOl=c_Q?C z*Mfsz^uMWf0U<{%*q73iVc&{P;Kf&5HdLnWQD>VDh$BHB-vdY?7~p# z)D~BmjZG9cw~xhxVCmRCBI$!*RN6dFfVe0`9zL@Qile#E3nlAW6#}ae)s4`zN;lqb z`M-a@D2!esCA`}(KELPR$qn(1W9lZ6sD3`lyur(*E~yA7y95C~mxDU0%-6!uXa_Yw zUin?j7EUm*bfq~4xeMr~R8t%H3_waoX^JWMZhupPCrg`oxIDbV27~_2&%Gkz0~Zd> z*soL1;y4AwTyU4n@@lkPR$Ix^fRT>$dS-59^KtuFT9!k08d1!uSv0xgxe+Fe)b|Rd zqX1fJrrM+s4%irdd^Q>^8!57orWr$quFB_MJymAT#=(ejX-spZE7yjBUO5dzi51Y9h`{70_!N-e!s* zU;ohUArgS3NrBroQ?otHkC-Bp4%r6rmrErXVn~G~GMR!GQD_wm)NmhSc|U4CYGP=VwZ%Tl~l-XVxUJN24wi$ zHDf5?QCt+9k#I_EQyPpq&&;e!BnHu_QjPRW*~HEPX4Wu+(YjteG-LK=vA6(=G>b!) zD`XF4)T#5wFW$0bSNwc}n)Ctld*)HKP;R(GU=G z0x^v6vr#@y&&g1VFASkelEQ4;qjq8>pJe#Cqlos}2lJJK`Dnm%9-BHt)<6=pX2UE2 zvy?I&-6`v&QjfAyZK`b8+ zCbu6YGDx~XnSC_g)q+^%dL|NSu36lVX>OUlG#p6euvUmrb|(II%TAydd(^G zjuvY<&OonrC2KrCpRBVuyA$ufoDLr?_SeX5ed%|;Mn2u5=H1R}vPL5LwG!ga;62_T zO$X{~^i%^5U&jPTAy%c`Sk*ZTFfWFj@$4F4`pV*Bda+RX<;KC!}zY`^nc6XewtLW3nuT#2R$Xt9p;CwdDYTm{_x< zmMw2TpZW*(DpPr~M3-8NrN|H00EB`oN*Gbg^D zJRSU>%{4cC7p&?~eArnEalAkHh|KRNz)on}^=lj66lF4@m#xC%@OUq2ZIv$ACb|99uh(2|*Jg7x$ z_#;OIa%LPF;>cmmMO?VyA!OBMA8zR(>S&lmid>CW@XZHVbf(`BbW;oxseSZq)e4!t z4rRI*rB^lBx7`~XJePj(rs7cyN-knf+5fy2GpO2+(VbS4Ki4$|RK_jxHyzxDM2`^o zAoPSojgBAT7KVL(sX@LWI!zM6o{n1k!pn_F(H(l-6SRwJLT7h^OO3T>!?XzBRr<^N z1Q$DVCW$&!CYd)$MaFC>>h!xewr{C!^RU0j>_rf;j-- zXm*#|EQQOK%V??PMXA{Z{3HkB#S84P+N)#@oLD_+^vEW7Z@m1Q;+ulI!bjWz zih)j)mL#qgq+aTtt=|FU6Kx=D?}+LmjhZI!x|LCPMwZhOWV$gkGj2cpaP9m60z!Qg z2@x}~h>JVNNew&clf`dOgUSVj7ix>xKneLErMkx$Db-wx*}}I-B^jiq-UuU2Q!VcO{yJGr?>TnASn`)0o7Wy|03tnuniz29fL59zhQZVhsLx) zc!`>^4&R%v%yBr)KVi2|EbDf#O!PuvFm=JT#xElSjpq4SFhSP{9%YUB%6`M(Vr#Sb znMiv(*VugRH6(d@`R7>2Lty-gsl;qwvB>P>pATdODEqh1+?*r^ zY6=U=6nq%O3>x+5u)npZFnTgmpnZeSw_a>rDDug?tWD=UvpT<+sn9A9qDj_ZJ1o{b zYtUDA7-2@tRZ#B6R?@aFa0St%VHW#)SgRkEC z8`t~fYPiUx{Hw^-f0Wo2efbu+$LA~R@qdu@?f?4M`rPB+=o6iH9KQ3H($Tk>v#N< zw-BY}yyb6KEbxlYeg4XSF2~?K{d@LL(*5VEUaO>kpZHPC>f=Y0Jl%|{?)8z!y5HJ< z<!FF)T-2uHkJ#55c0BO8^|3nD^^0M7m|4??wx?qbpi1`h&qr3?%NsFZ`#A zI~Y;ysD6`yj5D375;aiG7F`)7jKMw!Agg5}W=K#QJ57G5 zC{Mg*w&C-~l*>0JYk^^Sr76Ex7h-zh$!|9{k821l@Z(>)^QVjHGcFiJQXwg0IL~$n zfh|hfOLF>Hl3k1NB@toQnT@AasLiqrC)LsD#CQ;~MgyUTPwq;OrAeoLuFTKOCMx@I z8ukL9HqO=R#Oa3>g&PZty_enY1{$hxu!u;1;C4GTvI-P!H-ywOc+2jv6SW$+G4lit zaS_9_4GYgiAK&COFTx8<4fTNkbH^Qeb6n{5_wGK#a*d;9%0xZ3XYw$!TK6q%+Z0qF za)FkI7;#owMv^9*Eh@9;E&w2$KXO#XFYW8O21D&W4F08R0*9pf@MQhd;a1>o6w zeeGLYJYQ+^6Jg{OQOK)r;x zq2u1C=F?g<4QDhrDV0PXYuG(ZA#`HFTgJD}cvDQpP z7ZR`)07AVyp0Vz1VR)zU0~z5R__%bFwIb5refP~zhW=bUSnFsjJh{*cJE7$a&BxHx z1`hfYWgSD63<<7!(B*Yugr9ZpCF`EL^(WiBi-= z&%M%lu_#xDdjcRj*-H`ZkTI1zrMHJ{`t|Us#;UK}$&K)!vvjGkBOF@wA2QVBX*Vyz zg>Fs?Q8)D+mozX-ERj2%Z~Fof2LNK|kGNJ2Kkedw*;~teKhTZRzte3V$8)grPIrlg zc*8ie7xLw<`!AX6z5*xbSTP*jl@7mFzlfR84paL?5G6u)L8{j2_Kev8hFLwZ*6}tC zUurC13D=rqMc%ZWy`c>$ThZOKqLxL1U?ScAosI6cP4N}lG`>quYD88Re$^T2c*KvL|=eyW;eBKk8M1%Qp!cKz!576 z$TbWQG6%n(+GtJ21qEvhut#pBJj%IzlO{U_-O*Tt$exKTQa;Y2+)?#ffZ>bh17vhI zFWOLJUG6qhlD#D^06IAc0@Qt_mxT42-W~RmRFk`@i7d>NjmEd{evW77T2ACt#R;j( zOj!vaZN!+#@aAEtCMr=8R9&)}Qajbwv6#fjC(NZBIp$eryYgBTJmMgrKED;B&3}gIPcG8#VeLP-h zP_qCrR5k}Q(Lk1>q=WR;qSA=g%1*81$aQIlgjy&g5cn7|^Epz4vv9Keirp?t4sw{n zla{1XGLe>|XxF?wV$!pv+`NGHWh-jM#F_`TLU?fO8 zteVVO4e=JUUXz`XHiS-K8rhyeP=>0ts2AXH*;_C~D*o#+nL1=&*pmMoL+tzLF=po`12o_<3UZU|cc+lW#lq(4AU;kDKe>UQH z;nIpE;jhN+1>THc8%-${oq$G4XnmxE14RN5hG?+SXcT5NX^ESiVl&k%9ZWIl9Zba_ z+G{K0ev+21%|I(eW~Nf9EiI*^i?{@Mp6i1^by1hLf3?1uG9UZF^AB)JkcJ_Kt7t==*~rof*(JoSqW;L{?QID?IOj&OgdPDe^G3)M6T~+_-d2Dq zWV+f8^SRO32aOZ(5DwteLI7V8MC$dILxu8QOukUmUPzu;Fd%^w?Fc>rYnRK&-<{Q; zCzk+Yed7omph_W`GcxYG7HLZeoxSp% z<@3iHpIBR*4)7TW(stq5JiMmJAaQTHwk9tZIDGO6Q0WU7fSnuX@2nqx?XZ7$E9HwG zi0&TW=gdX-KCm)Y?qG42WtDwpb6G{*@4AifYV@t{0KgJweC)0}!u0s}0v2#jo?oiZ zMSt>&TRyh&>UQ|NuWsL-a+3+o+RsyV@+Z;Yed)co!Vcfq(Ks^rJ=gtU{UP^zW%Ee+ zn0|Gh#kbv)cMiVRa;No{-mhN&&QFjphIXSDPJ&lbDj-prtAiaU5fGVM10E$C0ZAf5 zSh#EDiL*gA59wh(jrg0)t@YsGN}jF28XsQPISbct$T&$VaHNoBf$3Lv{!T}*ytq*0 zi5M9WUkO<74%bOQua-yJjfwlS{c}3gNC?rvoHD(YPS17jF<-U~&oC%X)!oIK-pceUfLE_gTpWj@ z&%}A(c{OvT3FQ|SL}Xmw&aGL!2C*ZZ0#{j1NOY}Ppj%WcBFAFo1TGA}8m7#LAM2XP z9+Tt8y4zmecKT|HgIW|E$jY>2@$tdGM+SgsiN=#pQX`mQp`z|8!gG0|Q9u>9;lhSn z6RdM4y{~ShQ#VmmG1>d+oX3qJG7MVOpgnO%i!Ng2@VIG88r=gLGE?{)J~nzJ)O!rj1n=+PWM> z2F6Y@$%0KV$?>Q?)u`U~jLRYloK=amZEQ~Z=B(C9G}Z>n1f!=-OknNEHm;Bf9_ORB z3orRPrA$12Fp2mOBf>HklwE*i^Euc&^sT>lU9ts{G)LhlLClQ1(EznCn;Wjgac+?e-deg3Sec;$xU61Ok{n#%00WDS&~T;F~d~ zUi+yJ2-M+OH)!N9MBv763!5W2#f{rZ0g_A(D5(5+0i;_Rr~IxG@S6Yru-ZB~7KnTc zJ)Ombc$>tTaLPY9G6zG5QXU;1nUekeA00UsKf_@Fo49dP3>T$M0LJz^{IqckpFl=p zDg`l5?xXEldfqUgTxYg%B#vJw_Jr6G$vfDY37f|-1YAalOeh&EA#<#wk1 ze7I;c`#BZlGr=UQb|uU}7JVz*8cmOEWnv(U0MRV8Cm1(&`KeHZX*Q=fG_6L4C1n^h zg!4$ow;E-EbER< zf9@y-54 z4!~5Wz;b7Kz8`$b<3c+BrB4L^5Q6(lebV`-f7$OKS#29zH>L70!92d5J+kP-CBSObxdSPK?2?4Y8 zM!cPAxdHG3xs6evdpg`^ z7K0?pDL9BCcwc$uZHzJnbS^p(k}?}P55j`vT;~3iDBIw2f>1H&XeTf?F<9M*>H5*` zP%scVp1)jo)!6W!!12BnDIM9}4S{7K8wb=ID2~p>EWm5ga+})3Z^0?j&p@82Z$)HG zom&jm+}Zeeu~qAeqMGFR@$)G9lrNHKc9)8UxbC%1X8MesH%`!<1xSq zsLP3()PUg(wU7jCIXE$VCv^))XOdW6YDtJP)R{Od+%{qDnV%zQTKjZH>5KdV+0*kO zCx+EMkT-+wFq=Pl%;Eytko+p*72#Rr0A?grNw{4CD;e;Trz3@s#cgs6A*JQklsj#C z7=ehqXK@n1fZ%XaTn(fx*TFHuC@df3DM%kfvr!CVY^*?$LL(v)gm!|0d#x0>B@y}J zaOM$mD$h^pC`u}qkY9uqS`9dg>rh2uW};h$LVjX0k#I^V6`A?OJa{}M=d!$%uH3I2 z!_!FxAVN?vsmPx8mVI`I<}ZDt%=tw}yvQFtq<{bZcgn^lWKiT4gODF3=vGQobtL&f zO&ieW&31^=qZ->a<2XhM_eAv;TpN{>o!(wmEalQ7+b99r(fp=+lU%=g;HY}#Q3L?1 zHYrcF$rDxe8l4i2lhvzIRgXnG3z@k>&kY&+O0O1YEkomJn3u+d`5(pk;kH-7OomEFYHb0RaZ$MMkNkx=U7fkMZdNGh|jZ zrWlNoWag|f%u*!@PGftpvF3moJcB-%MHmAuX~u}byX^1(BCES)pz7>7>$7wAWOP?% z#_Bh^Wk}03;}y}4L44nLT4e$ zv5h#wUHtCO{|iS-eyb}^K$Z{r?eg(~1V&(%AAB=P{h0|gWr&4uKxE@y;s1}Si%V)4X@a#I+@Q@$iOF$vX1L5lYuYOu}a4nTz ze2yUEj{507S+Rbop`9$F5#fZMhNy!>4;@L_rsvfkgbahKSC$H}U1-E!zWslF>@xa8 z;1Ku}yn;u!fJ&0n80aLP=6s&WRe{z~y04!zl>z@kOwnKO= z!lJZRFL*aV?=9r{Bwc6Hw=*1NQCq`L9QNZ~HAWxW1Kh*(En48QfY=Me$rld(t?S_u zuuY;tb68AI1X+q$_%5MN3rpzkH`jT1J8xKEIzef=i5D^A3Sc+-ya`4;k#BB67C%T8k|w7z0S}EFKK&9X;i=XVwNBa~I~$oW+PiEDh>x zkPPdbN#Hf!G*dvA8v6{e0q1CgN5>-|8;cI2ln*QqxG1~7lbFqTekhJB0F1oDC1Vb4G5~hWn(qS;kw8^g@e-%p?JVGY- zbL7+8mb$$UEnUIs&PzRh^kzeMvh&<@kG+khJmbJ>LI39ZOt1LqdjH7M%?hM_YI-Ky z&T%5mvVQ{Se*qy5Ju@H;nN!(p$G8?vr;REnf z`fM2Xd->CLZXY^9e|z@vZ-#dcn?nZCS)gp3t$xfW6XhoSah)D-88{3 zP7&$3gBP%}m*4 zuMkXrJme;H8ubPa#{eroz`0ge9f-@=lf71M(494de;F>y85UruiQftI3kuUV((@G)SSY^SYD4XSYRjMEy zgf}sqgv}FIE<}U~<*yOmWczR4^Kzlg0+~?8Kr7Kn;uAfFC{Rw8k4lUQ0jy$yaUckV z3r`ykYNr9t5KO82<-R51FjRuJdB!!;NLf(k75rKQU(Urjqpe$ef|&1Kj@Ge)YeMbk zpLZ{jSP&!>QaNz&CjkHg+<=4i0i-8vDfV>_6%dH%KI%IIZ0TmP>-1Uuly5MtswB{W zDNV?I-+5@G{UJaZa^3PhCyd5^h+3AT&#&>W3%=YbeqM!;Zi7^a1H19|XYTTW$s#ZX z6R>Hrav)yHff8G&m+)K3e{v2M-3Krq$DT|xBS0*$=xBq-FP7+jiAJVM41F;AgCVFv zsbrGDvWhCEO+%*i$Ol~(RYL5hm*CHT;zltT`#}0+7J-@g=1rIK#2LU8xEB!zS59n6 zHv%T%1WPn1f;wE>h~1>)^%3!;fhX3SKFZ%5d7lJNE=+*{27@a^_hFtB7I6Rvcem@n z87$Re&i;1qX|`(EWpxzn-sHA*J-m7Ot)v9N5U0QYm}Sy|-rf6b4P64j5&_e7?x~o+ zu;^(@KlD(@K9l8vzbpiLvy8l2gYf`*S8{ZEl&WbQq*rR-YSq7ObJf#_IbgnBRf0JP4wPPOf(A+lxF!eT=aKrAk5?O5JmoKG129Wu#)~ z%dON5e^JGDPT<%!tQ8^5Qau6^Zn|MR%t|-j{3cFS3D14+M!`0-Aojes$?B;oC9^gC zPAekjL|0C`&{62>PVl`Xob)&p+3HtNW`{pM5^E6(n_TLGOO2R@675~&uE^xeg`Js?I*vw*o*vm%VUr6>UAEkE;_b+Y|B%RpDv?n|0Aa!-{!o4?WIArL+4-nk-9tf z_$zf6i2L691^?j}d-JZ|?i%dhexb$P{dvFfk|U2@Fz#3HTMHEZG8YZp!1V~dy~G>a zC{U!qh)BWF{|H0DtT2qLZW>$Uh^8TF1R6^axAd;1E>~bx>Ke@M+zxolZkvJUl2jkr zBi|KK=Fhl;ju-{HTzcWy2fnLy$yQ!4u%7K)W|ljY&^6KBC3eZc0N_e5%^EH5l!6(( zFSY*=2t$kLU7p$J)Wee;FZP&9F*}rtdU-r}Uc{*naHSAR8c(ofrE8|JdBu{uOsMCkAtTr)Y@km9a6BLb!l+NLZX(e1E z{|;6yEEDiglR)#pAK-TDwSxew97JqDt6%e{!E?gdt6Trm^GmG7iP7ubB-LO2L0!cT z1K|6sUKP1CcN9CY-)geU4wwAv6kXx z^C;$s3?_NdhZ4{BenKmh)-2kqed?7u4;9`3ae$3}t?qz3D>{rAQ!9>c4f%*HNP~&} z^}IqmOQ4eik+ozDqxxpdgp$IGj_t_J!$w65j03FFqkt-@080o`h3OyPANs`moc=QN z`mY_eK@Lckw?cr&vixM1Wwkf4O3T2m!|ntbpj5Ql7LxOfGYmig`e8s|c5>OMVmTt* z4U81HkW(>lS^^OcfDsBis0N@8Fb;4oMrVRv{LmJUUI&db8?O`hQT2Z6PqCBfEl0eW zpeF00EpgluGZ!6k$f0Yg9~ob~NtdE$dd9zYCXqu}Zvr349vL`>AR6+F`OrXm!nw0t z(GmS(HTJ}VB*#)M=-_0W4z%G4`(D+S>hhCG4)^zco-N`wl|&fmpaMs0vxXH*S0axRN8bZ^ebKHru-tsqCJ2@0h?B^Vnm|EGTC8=^&7tVR|{T6fhD#czkh zD9WWO)N}bf3LG3+VIp04jB=wi4sZw<%7#I>6{mC*Goi|e$y6=rhch*RC+eb^K<0e< zhQCJ~&;n)QZ&zPAMU8IBtdg>UF>+7NPUclAX2?;sYgEG8l`eZNkX-k%ngbR*NpV#y zBS)ew9RU4LzdUf*b%RFr=(1|(;>GzL6K-y);OD-SP)eujxaVq6@JbohMGflxPD@*Y zAy1E5oE;J;F!+62eg7N3t57a?p==51dNbYqre;;n_D}gg%2aoRpRpcmt-?b)YEQo+ z1dATYR~Xo(AaS|eGt3s{k53#|?belc%;mfQ-NT&^d>WJPgkwAK3hJsvqg=1M$`M`E zO=DszB^YImjFK_-OO1naK7@WC(B0cA$EqQJXCW&NWXB2|Qgp`I9h zXhbm{kRPrb&r2KUD8F9!=az{))cH4zT0lM{;w>sc1SmH>Q9r)5~W`pGwhCa_)Q@P0 zFP-1ygjVVpnez>>^|3vGMR}&i>I#;)t=Qs(8*AA!VKECIh)CgYUiat7ESmy0(B{~o zAu7bu?h&A=nk}32mpp9h$Yu>S@l}!R{^k*6Gfxzvml(5812bw_DjVbHWsw%(PV| zu!U`&>i;~-4u(6uU<*!f$~EtM1a(@dIw>~Fa9?IO>rR^?EQED|qJqi#Gnc#CfYgo-$;As#=d(_}xAP25K471RwxE{k z>TB7=1O1Kp+lmMJG~Iu8v(@S+^dTA47yRDBwvOcNod4@D(oqa8XE0-8JPGZw_`cHDU9U23;ubl667OE@HfL9`%@fOdTC^V&kDU?3-`RL;z zW{>-sz4Vt`MiKTIhsoT!FMS|7dD;8n>&)UrVji6C10cJhSfOV-L5e?H((w`kTB{ro ziS6BZ)PloZi2;4AXg^4rAb*~ahq}IqdNRW+aAPjAcI;PbHbMBxr4c=ECi|DxYI-B#PH+>SO1Q} zLlM`AdVuEfHO5PH*%{Ij4OkF6oIAhoE8a0MCd(-rszn9>AK&HwQOEh>sbU*ebXIEv z%<)o`tTY}=kAX~%3|m+Zxk$YcQ?6WQ9ZLd~9>B^>LF|(FDQD)Snj7-fxK{{ZlOC~n zpi$cE1i$tk){ZnNJURc=dJX*=t}Eryi*bgB+WI_)am;#dkjI>=!Q-!dRS#0U5>!vd&&u|*-&Q_RUQq!zl@o*BqbP$82(m=*cHcQ_r z){oIYJkM3egneh;$Ds!x>#GJ80F@bkMK>GY9OLWrl{ft~ippb&ipbWbZ=EKq@1;vp zBcC&9t>iY6DyrxOk)+*yGRs~{<)c^K(I0c+e^~GKHhWYM;Wo&@v>lq=!mT$|&I|9r zQ=3q_MEM8*;uZMf^vW@Fi8+vQfpO08p(q^}yCqRwQ3IExIvGN8M43yH`BC$>jR?O| zQ#$T}jGW{64mzBx_V1s6^NLPo{qT(Q1U!1-$k`K*J~DIh$k}5$%=IS=zBqIC|G{al z_rw&-zdd|+Ou7G>H*eHguD`eQrQ>6tx>~-6AKAb2r8a*r{-&pJ%X@!(;RM;y!Lzsi zg9Bv0{~pfBee@9>JNwMOOPu-MU)OQ9A5{L2UU{8s_OIqX*XMZLAAGk;d~)&P`MAF$ zD1Ypk@Q$zc0-SxVd>ush$7DU! zy2Ld#`Q$@yLOT?@bXmIdCDzTC9qVv6x>!Ta(o%$xN$!5xPCDOiHC_JRDdf1{B~9{X zcd7R_#DuT=cQ1)BFrer79LtDhW0j?Fo}-IJupa^$dy#tMEDfwn(+b`voS7wS4F`g5 z@Y1ER>v6I~;4#B;Sc(_^Utz>vfEKq=MN<+YDkfx>#ejpOx;0EhAzQ4nec+yy*3mQ8 zVuRg>`KHweH9;__9X=8q56OGI zSPrzfh$=xlwFXR^2zgBZFb;GRZP@@HRt6dMw1%LMDfmz0ZRxO*h1%#`Cb5koNwE5+ zA9QE~bIP-u2g!{5o9t++x_km=`Lj%GAQ?zpmsoj6Y`%wCet9S`()=FsbZ>gMf& zQ~urSYNsj3?Bm1?dUTe;%fJNg&@JdyNFYbsQ+uQuI7TM`c#xJjP?ilCGVzl)+htf( zoBV`e02#LYR_u4kiU*P`SRu?A3F#PolGy?g3rS?s>YZcPZb!Xz>wBdus-%6_SaeC;Bm(20aQ2;Dp?GiZf6yBML4on zpyDE+u|^*lT^OoNa5Y@SP)q%jbq`bQ0;aDF>(S-g-~FDObDNx+&hzZPT8edwHhU~F zYTn@@XXC#B2v{n^pu?7w0CBu~BF^n0>qiVi9e$Zb@j{@U}Hslq?Bs`pL!L@B@ zp9HsTzwr1}(%U>O<5)x9h?7eaLN?VwlzgMo=@PE;XbwAwlst{H@?iJWM~xr=I+(@O ziA&P zGg$xx6-uUg4Nho|P*x&apLo>oNvERf8e3?Lb}6;a%B&>!d00Tzm z*^eIMNqK4bK^u{TD;*(4MfrmQ4o8Rrfdy9so6_BwN_EeN=-`#DafcL9GfHx4px$y9 zPFR`VBeJv0!Mp_IlV=K-jSrWH;o&Al;IO_%a4JPkjgvy_)Ti=X?iZza;FQr(q7cZ% z%8Q*JETuR8`9G^k1H=M!h)=Gaj=G+*!Y99kIYr>y((*+T($_trA%?1+a=E4*BoIDz z|Adben4rCKC@TlJbQi8wce`P()TnG2#k9Op#!D}8n84tY$fswfY%V5UsX~Ff$jDWi z%!~tS4GIKd?Pm`aC1ySEvF?NiqQzI>z!eh$sF;diNM>G&0;*hPcj|Ue)fT95m{*G> zNK8oTYKei=&4ViT)We<6y`@-Mf{5<_5>zGq;^n#^SRMY9&KeO!Q4y1es&lN9lA_l6 z(*t_X6KLT!b=nSyRB&SH;TQl!)o(q@385=F4&yg7NvKW!^zMu29Vqy4*rqnPhU#b@ z^wEu#y^8ikj6w9b*C9#$n%0zu+=BzzYPg<4pjme3OrXZstbobrWZf z81f&Ivbz~HQ?05y(w%O~tAwUBH@L}$CQ4ig8njC;ihw3z3pNb9O1rK8k@=sy zDO`U0@?>pg)<^i;JmPKg2@Wn=Mv_KOT%=6OzNSL)4J`!3GB0Di zbCM8GPAxGxP?*(2o@riQV7!)EYA7C-k*e=@o6y?8=lHr!w9 zv#rb9Grhd%MMdp!AttY7w4b0%sTs%2nUyGFACB(9#|Ey);=@8bhA31YaT2-%KV>_x z9>p};u+`M^EndCQuivOK9ual%PHYpC$Q&QV&HGN@%GZbZ^ z2!~vOnhZ!$L!>@3H14FG1oc&n{VxY{@mQYrM0K! z3WviDjyA099$UVB_3pKmGX)2yo+;j+aqwr@I#T4TNv+^)%H(9e4%p$9;jwz|ob2#? z3wRay4VnFfF&p6^hRW;BtMd)H?G5MJ9EgfD;N`dsa&%x-{(Y&=HEqOk7RS9Zn;5@w zgbG=@yZV}U#o;CgnjUu*%q<*U>@@Hh>?|~^oz`7bv^>{u<{R_vl$_}qGQwp56)c5o za_nm~AHDYRiv3JacCgaSNpKwwT6i0;ciWXs&TDcXeT1-kRh5_i^k2p#XF|fhv9K|( z5Ibo+!~(J|fk4Qixzgoq&; zcv-%QRb*Zp-XbLRV5`I9Z~naff(}L{3`>X!Ut(tx+$*;&-nMswiDXY$Wo){6C*Xiq zM;D=%7qvASC_89#hU17*oSpBG?=#cYWq|j7rp6hAr#zSH+;Z~b#Qk0vuIG@V7 zXkLxD$yaK&ZWka0!GFF0-3bl{5XcAf!CEA=Q_9 zE2_{{ahR#Pr#w_9*Jp<>>kDXMgOYrJ7zy~)#)#DvnIr4L{+xUW1>^B?isdsWPNn#W&=WBmP!8{5zA+xNw9 z9DQBizUaEwy2JU?CGH5%R|j{LM``XHsCjJXP|VNhjLWa`_scaV2PHYfddom@&&c_p+O6*&!@R%i%dD_QEp57bt1E8if}7u)kEI4yHVlWk_K+V+Tyq ztj9Q!(?pC6WrwF@iM2DWGSz-=fg7+g*`J$(vJ(5a*`pUzO9EhzU7RZjxYrt$KhoO z3)10UzP-i!jnWEP@!+S0p0mo*7F0x43>@KP(!=hy|9gRK*jeHou7H{i-C6`@~Su}Ozcr?Jzh&I@Rpd6aJjC01c zzw=hTy2N`?6(n5^o}WNr#s=XQVG8PsttqrAVhI6(&mk`&o$GX1DFDl4BGr)Uk~`3( zDg-(N*D^owQYmX8P>U>-aX~gmo#IIX(w7x>+PA#qJ;BkD0ED>mVQU`)ncdo1qz<*8S<(x;84f84>l|ocJ%HnZ7u?c}ecUaOhqc}< z=%unZ4A|(Vvr#>Xfh@AUm>^Exrj`|%A%uMfrchIZpkd%F+@)l8!Yme70G+q!fS2Bx zZ-43=y?$*4Yv<&>;qu)D{a@O&ec!Gu7cX$+P%Ym=Mba`vif@o%Ia~El7qCaa#tvnj zcYUFkhcQd&7hUCAM>jbm)ms2~rmp~3uDF6u1flerCUIN_GW$|zM`8->fm8gnP`xoz zq%lWQLfeQg2VZzC?vtyR$sC(n-`Z7XWDA#QVP)B@_hu5p>P&X<{(6I3nwSGH0gQyp z_O)Shq63Ok4A5J`n(U=onWQ8Mw6xhP9GXP#7OrrW{xHT&gUy*(^b@?3gu`A9r&3Is z8-ZRvO|wd}YG7RQ$A%G(<*OY%|MY*z!?j|r$Z@4-v*lQE*yb}6lL%4Z*7Pn?Fu|Ux6iEk|Av6``;wP zfN)ub*1yYnU@^U5z z{!=}*Ap8Y~s|=ao0}UBRjPo)Kh+?&_+ecT4K%Fn8+la z;jPJ^d-Rp%szXn)yR$8UeNHMa-NZLJU-Q|#q1_x0cwn+rl>h`iiTO5A1}>vb6bH|1 zr_uq)q74`|KwgcC5<~{4ppyTS9)YjaKY!1U3!#$FZjh9ZN*I90xmBqjT$42?GpLqU zJYWC`>@OL_MI{dJV{ZR%;*9}6v5@ERiI{sNB$rVyTs>qz?5jlhJ{4o zl0jI~wS-N0Wgw9bJ>9~~;Zk!c7YrbHTqjE`m+&g7%&kUDMA@^R|aT;b7WGPoWF zr6_PY*wSFG2UnJwfm@4m8et0Hzw5bps%0xu@U5! z*w!=N2?NtSWxS~wn2psl!hp1rbSev%LryI~Nhha}t)~&hq)KhDZNy%iSqs}KLdSC~ z!4qAPz6N46ai^~H*E|*tt?pQX!`0wiuXf?)i?#!Ulf*__?&fPDgc;OPIrZ`Ppa*n7 zqbtg)wCGx6dohliG4oGk4KCD3`Ur~|5YYW#FbB414Pg#x03PmuJGXx5Jujh8NSBca zK`v={L3TAg^2l}Is{@Y6>aG}7d_1C|Y8GU4&~?w{bEU*y8UX-pz&UM8Z8Sf5I%h^w z7jZhH&-6RRcmG6v3keq>VR%(gPKIm>uGD7Ev9;u=9`y>|P}94FEqcp=D@^VEtY2Z| zHJ~Z|jR#D|S*2x};f8Gutwxo@joI&94+ir|hb=2+yh_j*LP&lvZzE2H5Mz-51NtzC z^|pbnqUxCX7jC#cJQ1?D8(DN*Oj*{C>=BE53l&VDZe(liSQy0Rgfy-W5h|=>4eC=av zGn8Ef-zHhOD|q`2?=Oy7Y@Y8;?mU;s)edkUu=V=gmxs$M_u?9dgP|SPV|xtu$76aG z`vGm_^$49{D;(r!{da{ggw7+eVW-j7M)}Wg;x9l+^eP;|W}oh%uws(gz-RI&>zn~O zn0H3Px_J^?+Gc%0E_U;iXQ!^5#-=E{;uIO@uEb|@N*NcXb}}~QEy)>9NJo;f5H{-d zXTIra+vl*oIfZwRgAZra*oc+U=*UW+Ow}7Z-*Eg#*(;V)9R_F2hI&;ObrCoJ6<&>& zo1Id%j4 zul@+Wqx<2M(%LD?dS{`sQ$k*oodxXII9R$rmm?d_!HL6qqjH6-X0H9d*Z=ZoiF!u+ z4Ii=m1e%XDI1vc9g$9~F&_kkQ3(4Itb~@BkC>j4Fn4ml|;MMg$`CF5mv* zVhcD->f;UR!DGg4p8BLdi}-lu|Mq&Y@V-(7G}E z=YA0tpIu_jRx-STFnrYAR=t~)5fdo35h7b%4s}Y0W;7`-U=(H?w2@GntN;%38Hfd` z;Y$lwmB`>B(}P1Aw{VICBsdaL;UT`kr2kX@W+L^yZKGLQzLCJCH@7h$lI+P`14sFj z?6g2yJ-I5;`^3T$X9|jeyvb8M6z7;p)2u~spTRp~06H2K44W@iOY)A4tZpW#wdGHq zN*2YVdJp+!KoeDZ5aJ7O_yKR{O=Fo81ruggu=HZD$x*7hw*+N0N0rvcB*a?#G7_l8 zu&tlUT>Db@I~$fgTB5EUV6;0%zPO?n*?a|oJW96y?ycW5$FYP*zVFDK zPEY*4-p=WXAM5NtbkS$>AD$}sPoJImvCiH5M$V47BHk@G%YV}4k>d~l-)iU?=a~8K z`<`#g(eaI+!&~y&TOXH~m2^1Jl>&f3+;{sz8Qe(VzkijVFfR@*#3AGj=qhU|4vsydpS#ka6D)p}oW? z!G^g}y1T>@7q5%I((8IkraCgaJnq)>zV*L^nZ@I;w#uBQLwwNVF_GlA6`a?DjHqu; zMZ>wAXe9Xk^edK39DBoCFJ^@^$vyN`#3lKyMe7FRQH(}vQCFY3 z=S`ns^@-Id0nve7#lnYLZTrN$KyS8)3SufVEt#zZ+;?(2gTm3r=hL!W!Yl;Vkv&6hT8+y?bfjpD9di(R8s)`W@_0kUQ8S8)BQqQ-JhSxG@7#ItD`ceE6s)7gZFPaq& zG^ZKATQK@DdjjcqY}Ub7qgPA1*iqv3DHbo?P4r7C02rtGyliVL*Rsx~->h0wUrP+u z1>xY1D+u5&RX+n&3%!486z=DD}s za}uvRg#TwTka|(?ocKbuv#4j<0y1akP<4Wj=JDZF;9#xru&P&74a^38Fw2F8`J8zY z-l+tAh_yO|+Ki~k@9=P~8nhk(p}<1~PdS7Q4C56uo~%!uJ2lg?%%Quy#qWn(?|A%* zBCekcIi-h>$=VE2aXRc}FczaDR-Tm|t#Y`qt}~Ni9c%hmvi!>$S#1!rSg|GZ01|al zB`@(Bj5z}q#`aVPLtT_%7Rurc_$}m}W?pkQ4=1pL&3yC^N~i0whJ)j zReG=RCYVFiwC#Ac%|r4d$c`7`YsU)LA`zm^;s)g$08JBMc8Lh zV@}FgX2OuX`jZ+-UGMyBKI&@C5gZPHt819^pe6zjj9c)=uZRjIkyAe+cn_YA*z93d z!N&*2FLLk@_)DNuD1)&9MK6V=S5fY@RYZG%hfXK%WQV3YQ($_ChVB4r1mvLpq3b{9 z*#sTQ2JA)A3ye>qKT=fK;SgsH3R;7Yc-fktve3dF9R{Msh5-jM%=EG;9R)dLOMSQ* z&XJ779E5PA9}yX(dXt1KL%_&kEJfDAqqGID-TlPDuXBwcnaBqivbG={Y6uJW>J`}> zIiLtb2Wrq4nv*XQq5%0wI@F+DNjgRZ&nq;j3voef5ikZw%mvo@q7LcQQ)QY!X{|i* z(2YMqr*+BlA_)W~#3Ni~HLiBr=674I!Vj^~&iLXDN`7HRY=WsYb}YDZYDSw2*D6B+vyd5ctbsDvr|9;=?C$8{Dn9E zopA52h>@WiK6j8%KF}w?J3Od%QOzO9<#Tl9VM_Hvw0r1K2^EwmEIQo&#m7h4_;MF{ zt!`ZIGO4^($5o*yH@e_v-Dz8MCy8&@pb{=Z3@QBX!vD@Vo6X=_Fk8MVG#Q#$E-$<* zWHewd)rVDMPhAWGw_;HHBUc2pTgDu?Q7xojqExG0Rvxh2j*1M|^%z*5_w9fC3N(2R zaM!cxeBayb>gW)sAKgvVxkM&G@^jh9dK z76&moDV>%5;_=NfO{(m@tFtfVZs#G(ttCPnBb`&*J91i8^L|+6!gJtqb#Fa%7h}bF z%2Rsu{#kex6OP!2)0fr!4qIKqCmv(bv||=cjw8iD8uSU^Vqmo3)D$jn~96`Vi#=#$wjMCy)ai;R(wAHMQznB!EltFP6gS? za5i8UPg77YSKFgiwx@KdQwsS7RuO`DW9D?v>lzD^ymS$c&<6Ha{pw-@!!Y1nQUt-w zoJfSxiHJfM%ABR?H@@-}4uVpm@oCkrE}{0TE+EjQuIpkL3;0Vfr_;Kk7mGUy{=^TV zL?hezSLSEZ$n#vyvD=Nxj-LMyE>=1%GmO!i5&;fO%%j*xvZ$Byr44>XwL zPK>&r8wxZ9h*GiGoHuP4fGdre+AJS_>)As?r03G_ zF2Abx3m?DZz2RwI#aXZKKNp;NZT9B+n~xI|${>dyn_au(rk^#(roSm)on7jk>wRGD zKh)oL{53ay@L}F!&1M_h*?#*+=Ht^3oxOXJ(XiB_Nb=8r?V5Kl-_t|3Ued-pu6a$^ zNS2Yr7fKxbr%T)pR9~|a-D2t7@|_o2IQPeIeYLavSk78!y9KGi|DFM3F2uFi^O6Sy z9fAK!XFW(1`I1+X5DG_f;R%I<(qe=Ld~%jZESk?tnfQ+s@sLt*kpH@K2kRg2O($=Q zSL3CuZf-Y?hq5HTbFpCvK`?vAQY)BUyghF%_0II{H%+gM@(%Oa@S5bFY`y-PBFL^f z8)r*M&zsJgo|(RB6Ea*eeQ)pf;+0Ew@$%E*Ez8-dEcoUm`2Qet^0wlZ>11gKh}U&) zd@~*Y+Fj>wxcO^WIW=$H@Gm7fzjoJOe~s(^()`yJL1O~!!5d=&?17;12-qD#V-d7F ze!Q^=+5xG!{X-<7X^__Q20r1nq^Ou?X57Lt_!NJATF@Xb=31MbKUd z8jGOaF*FuIyW?jpg7(1ASOo2bps@(r9YbRgv^##rB4`i%j78912pWr^-7z#4LA&E; zEQ0pH&sYTQg`lwr+8sk<5wtsg#v*7B{ES7=UI-eCpxrSv7D2n?XDovDz|U9&?S-JR z2-+P(V-d7Fe#Rnb5B!Wp&|U}{i=f>xG!{X-<7X^__Q20r1nq^Ou?X57Lt_!NJATF@ zXb=31MbKUd8jGOaF*FuIyW?jpg7(1ASOo2bps@(r9YbRgv^##rB4`i%j78912pWr^ z-7z#4LA&E;EQ0pH&sYTQg`lwr+8sk<5wtsg#v*7B{ES7=UI-eCpxrU_{|6DIIQN83 zNC`?(_{8&2sC&gya6KpR29YqhB^X_k5M>11vc4gf6OW1OK!RzTi0~MSH%Cy7*bu^l zP#;9<$_PwO=u(1h6ZM1m9bSj{CZ57TRfw3T7*g?@K2OuEEA zQxghCLckPvuMlViv8PqVwkjd?Qez3cs7PcUF{}lv!bU0TByri4$ln4H774AxLtr7Q z2M{*^(?wW+-*vxEWLcU`i5W|FMMx(YkwW`{1Y(2$0Kq`Gjhhu0Iz=A=v9+Qq=pfir zlNzbgkW3I0imRQfBDN7jhiG1cSF!L^2Z&QtF2x~HY&Vlue(K#Xp&&uHT$w#jLz0q%_5p#>ECOfq$ zMVD%b>04Q6ncyCTibOA{^-HK7T@E7dDY$bP?{#0ijF2rJ;q7ZgXbEePzxw+{kC=ms z9VdDzn#@ji_fv6Q2(Q>CXpC>@C-Fcc0$F<=QGKIWa3+oQx>;C{BSIPLvBQO8$%wyr zs!(aIiiwP#2~5Zb?}2+FP4;bHA=neIRk`-6DXRS%UIeHvv<#JPeKf-h^ESrz6Zgr;q_J4u^JKqfVQpWjuYb z58KJ4zMo)11Z$)_cMx_m2##66W&jd?(~GJA-z};PJK+FvV@+IX6Ew90QB#HPp~<1( zC5+@c;bVxm1|*8iZ3gpeM9~ZrI;=6uNF#puAh?$BjSM~_W5@$w9}U!WaPyiGxRMzC0afk}=2~iGs*qOlK_ti9lOMG{0s>yd@qb z#=Q2qZc-%i?M3ilcv)IshRog?J)c~@+Y;OKWN7=yWy&JC?I{Jz3d3&A069Z`s|{ia zdz&<>2MBN3Cj?{y-mVO{hz82|47La+YW+LCs9Axe%maLZ;*A&)MNp>_vsD=3G*A)+ zj{sJnJ6b0w(su#i_VlB_VvpBrHptc#Gu}Ip5RwT2N+ejXufTUn4!3)`f(Ukk%(jD| z6Rc5pS`B8qq9sAfh^R}1Ch&%MH;c81QEwXSfoauiM4)9(sYZQ;z)Au_vn$|gWI-Yv z1KUvsF%csaW<{Y&J2fVTLn?&T{QIkqgW&$Df{39uAm(o^Umz+s>{EXMEY1|LH3MR@ zfRkKQR>sB=I|wXXU(bmGPmsOjn`4EnBn0TtgsVjHg?|Wm)$-eiZR_>|f>wf7ra)Hp zC>zcaBa}+-q(>4_al=@^2A5(w;*k2L6H$eR)9FDRWwY^Jw&f>Y8{Q=dY1(JLOs>44 z`5HgGdbt)5;@lGQlmNy-cqrZu*5aamcYh|CO9;*GUs>eIS{%=b;fQ0E?2n16MQE(5 z*FM}g-C~{~xlyIf9LyY=5d#&*4OZ!;18*yw3=>M38OnFU_5*Z4!x5}-1d%B;y9f)9t2`+QfVn}8TE`@BuB)g8wD_qMbSW%19n64 zM|li~BJ3o!h!2`7iYpla&RC|U%uFD-Du437JyJ#=C9JfIdO3RlHGx*GM^I9_LrCW? z;$#$JmG*BdK&Lk#&Z`ell6S;lU1TUS(?>pXID*0&L21QI7NJ)f4_)y)Icn*yt*$^izFS*BxU9eDxyg=d80cO{Ll|};P%)#J{!ylB{oiP~wkQCsIi=7`Ad7=R ziCj=DP>l?DK1F^clG-J+v`G{JV36$7CHycQA=?L{po1?$To?o{KSSXRY;OI|TQ5WD zLO}9g*wH0c0CIXrS{Y5wsj5I=sscLlC2|-v!VQc>xMTRz!C|2?d@bnEIryYa&7$s0 zDJsI{N;2V8yz~F=FVf4P51bAS91OtXfG7bfKT}tZPNphv)K$KzkDA2N`y+Jq4@|6?a|jh7E85`%^mhJSycT z^$F%j-Hfcn>!@N{B`<$~!UY`sm1?P~*LZO{u%J~2stAIA|K>c?eHh(dxEQ?pK~*~x zR4&R=!Z0w)ZYzh7skUeZoQTfArS@IG?g@VDhnvkEG$28;plO<4L}^rTP2D;on5YWs-G51i1{1dWp|IA%M8tS- zl}FD#^Oq7-etxo8B}60_;WV|*7{%XB9IhmU2qalfa&%qvO=EpVl?5gd;_s?{EggWx zh#U2vnu$t?kYmWBSZQD>SYyRO=Fo%gLnYkqd*kIr|4c~y>5wq-HNLwHHaFrl>Mp%z z%MM3q1}R`vXaiPNx3%ubfD~*vY9n~itwtPBmI6Y4i$TB__xyV9oi{{&pMS^fyTT;) zVS1#)5r+DpZmH8cn!_H}@X82pbTSJ%ax-o)^Pyi_13Jc*SvelOVgo&9Kk$!x%d}9z5 zeK3T8U{1A7f{P=oh~*4KG3qy=(D~`^(Un`4$(NPOB7XsK(m^#N6}Iaba+|E$5kC^Z zocWxbNDrjj4PW*iKsH?Rmq#c#jkvZ_@SX6)YDR&58t#Vs!Mr!SQ1w`3HHOS6`tv;! z_}_4!FM4QDYbtu$tPG~SWOR2FmJ`3}FUr>ERq4h5=E74*LA`nNvIp$%7k=-7{_mf& zl@oQ~Js*Y-*t-86z2a@f{o&7CW>+@r@iBXBv(gGu6mVC3`;>SXBC*wRB=hgHL;c~P=jYDeusA;Ln z4RFIpukoZB- z2m`7w)(H#EYS?I2lf;CLjo83=6_P^`*l6+n0t}EmX)HXTy4s4(Gkj zLhP4+qpZt|D#4$!xcWQP-=U_2tReS|s>ZOXw)COm&4V{K4}@2S-jy^;n0RkRi}p#V zah%YTiOmP{i2r-@KBl-d~1c?O0;4he7TZAnQ-2EH5q zpvfp`@)dgR1<7=C%Y*{7#zbA^X}eL0=-5IANudbg$62dUd#e&IfB@DB!@2YKeL1}+ zl-=ZAEIf#IA9$oSbF+)&y`$N4-v)(8q%qol%o$(!z*?^#%#mXjX*Z zb;cMA#Y&1CUZ|!U26Rt(gP3^IrkY-Tp9VE}MFJ)yxdGE*8bljG(LrO-6L0?wcRaz0 z+_P)`XA8cs6jB?0_ZjBdm9X&bO6>{zQ0O~hpE^`2cy8dGZ-cM_eS|o4n<|;O1_&@I zu#i0R5fj8lCc{+1@DS;PRuy1bl7q@tHChM%Q%O2(Q#x>1Z=vcfP{4TLR2_sMR&A5N z^2ZBEe}}}6hjlPXRXJ;plc9)@a_T^IvlTk5n4|(`sl@PwblaHXrYU@(ZH=-qk-?LJ zP>cjmH_(R~KImhW#DZeONyYVfNN6e@kk~}7G|7|3L)5i7C?b7zYi?>a0W(h^+#3E9 zmRr`4;cZ0k4SM{VeE4MF7!i?6D-iXAp;X0689~Lj)MT)4PihD3nwwAG&y5) zk=X^>3E7}dct*x*!UVetItxbWsJ=<_qV@UnPj!05qMKvl+m zpLLP7#a#52C#VLE%H*l!DAIVROj;q*`+ycrS%%?1X__w^h&_3tR`dp&BoKX?SuIso9;k&Q*@bjigakG5TOWQ!SgoLQ#EmS7gn*y4Wpoh_5y!tAuCs)OKoT(+AM3w#5$8UV0 zzwc8=j$Zes@Ke2`@BN9+iGz#!eDslb{OHFzckjFWU;pHf-5riTKlFp|zVGozAKG{A zt)tKWL;LpM`iI9p*4clk{QThcC;Gp0`;&kEi^uL8eQy8x)!*BB)4oqV`P6lz&+t>* zPnAvlkJQlT9#OwOm#Ig8aNqNt?WwQ)p%hGynJ9&EU}>+w_yLD7z6W)OM91u4z70Z0 z0~mgWg?Ru0gMq=^v(A`lVRM6zSBvXQD)B2T7d*0&y z0=3tB>nno3KiLU`H6J0of)HLUtTd1y%&|=%^Nv{tZq7V{=H{!%T$pAMR6`6P%wiVx z$PcuxTxDq=pn}DwFY5^M4e6`(uMMK=g2gPPAmJxF9TxFuAco~f9}Sba00kW>i13Xg zboeaJ3@ZE(Ymwiwvm0nrLG;Mc`Q%i%6s#Vx80`+*Etc6u{7^W1D&&5xcV`x4t3U`b zFpaW1z$CMnRw5?$BmJ-&Yz9bvFPx-%KK5_SkIal@@Y*a#^aP7+J1|(*S+|5C6$(Nbyp)3Xtu)_GDKdEJg^`gbtHxI@ll@~iGqL+Xz?*NM}hc(Yj z19jOZ(PiR0YVyq08lUkbmVK=RQ2Z*gRr$fpa!n|MFTo|8%8UtKHv+>NU-kl)UBJd@ zn97C#tQ8*$0dp+k9Ng1^;0mAG((5*&aJd8Bw!+mOHqQX4ESm&2hpGCHfTsv*UX3!q z1_G6`?vTlElIB-IISj_)DDsV2qY36Kh7AY_qBfch*h-njWB3YbLA#v<3y-WOwqE2c zn4u`@LC3q=Z_{z?2Cx==7{q1@8%?s$!iUg1jGkTnx!Ve~t$-C_-eqvIr!knaC+aKb z!kdv=tX2Ut?(+xMu)MI_&}XD2&A1MQp;T~X;`OgOl0n4y!*vZvj1O87AGY4)-3NpI z2DV%10@k6rjD_HrN=_w64A5!fzOgclGqAB!#p|&axU32L=!97{8aB0HqW^a^zV!nI zbj`!ndJU4JvONg+?7of)VuigdAgp@%67B(_`lsfCyk zY=$@=qGzRba7OV#eE_^U<4My3It%*6mS6%{o}pmz4`2k6Odh#mL90b6?P7>U98xE; zj=B>DF=9`(qLjXU{@e1dMtrw+pbk!R&*Z6pbLUMpmPh z4wWF-C9hJd98B@kTJpx^+4|E*isM-B9a|ukXx9?}T~;eQmusEUutCgR#M(?xgb5}Z zT@jK83ZivWYX;Mk2C5}eL7t~OfZzi@2X;h-7fjc`r;0Fz1Ys9D3!}JO+oGTZALD=u zOMGenM<}Ph2nC+*G1RHwHN;{G6E+4#!xc3dT~QT9UU*=c!Y+j-eE?>=PI!~a5N?uf zP_`!~83vZ|u3diq6=HPy2Vfc;aDgm-AeFY%8}(D)U{nmq@8u!H;t*sRH9MhzK}t}EejL=eT90+D8%zA>azny|JAwx z)g@5e9b-$is550RuxBykRnld^E+9DJJ_@@IAmANimi+?rNPRa9f#-qWCL3EpYFw>5 z2)Kn8sL%mLOC1_7EtD(=+%YjgrVFAi_T31&gpX(m?pc!nH%Sd{n6$;Jy;wR?+wrX#3pgV1d7rk9;BpYgBBYiD`UZtt;g)3GJvkE zcl~hRtB#$+oc4sBWAB^4ob6yt6*fSYcF$mJU3(~Gf=0_=vjK4&SH&ajA#zhmhcPBF z{f}VsVeVVGH|!N3sP~WL=%{xVc6ROei%+!7Q^l#IPpkImVy7`Tt*Y!@Q~8}& z%!P|Gu9F zSn7l{+=w6j?+3r`7?LC(*{&D}m|*zDKwo(w!Dx1Wc!DttzC3RLmy~9yHj_jffsqcI zSV4vu&#-4Pi>x;_d$dSpSA*x6{9G0+JK+K|2PVY0ipfg`-RhvU+rTsEUb2@hP!8Ln z%wLWw3`(Ut>yFG+1GC`&_21P(IAzNbVy#!}7ITQh*k55-LW%C@3(P8ygpD?;yajjl z5k=d|R1zW9W{yBvZz5KG?C+g62CXLRJ5bLwWen`b@|ee(B}}?8hv|#w>um^twk3Hn zh*cP^EtNHKIH&v~4?;yNpg~!8^vKhXzyFz4I){JM7U<}HJfwq2S04FN%KV@9!o(a!zZ1#_R5pCA-f~lD;ah`hIQG-HLbJY z29s_kCx{M{z_!%*c|7NjUOZnwE3Injaw?oT&l7&MJTI zUW%d96EfeSxZT!p5Js3rV(I{;!W_baUty=cf9`R|Y#*7Ed1bOT&3=gRgvNL}ELcBy zGW7vhltJt{cIDAdtTkDUT0#B zq#XBz?Zi77+r_lPtm<83Vz+>rJZrT78&&FkXF;SY42TiADZ&>IE>@-4KXG+!)!*Z< z#s1bbvl8tFva<47^JZ5qQjausL=4c~4jaJeVQIB!S3rkd7OF9utM8C7OGtr`eP z9Acnk;!WqRiL^=8JOeRQ)IAFWinFG3s)LI>mD;JV(>{OuciuMtneE~C+&2Hf_V69I z{m29TjV1T_>DzwzhR*S~*Z<2$f8_X`qtD;|=nogKe}3P-FMi|BXSnZ^-}o>7rqlW4 z%gfJq{#k$H+~v3b)sOvRvGe(*?>lyr-ksVn!yECM#u*Cl1WFjLX^Zx;T!9af|=b^pF+9paW_Qn@>?Q zi_zw)U=B5tXBaZ=BS{C16=jr>hQnu{#VduZ^_k+RLz=ss4be~a24PT!^@)Ffofc%ylJ3ga>f!%Nov43E=D!P`WCITfkU^V z9RF0{#uu`7npV+BQpO)*8p9ZRvP2P98=Ua5yH^`gbx#t?y7voXPH%JiE!#jW}no}#Ke zjnU&%|LVAjR~rlilL17h4b!lI%bLdTpd`iE#-?lR$@YM7_iUvi+xGuWZ9Dbfa86@^)8MXY-ZT!~T}Ctx(P*b)WoW(+dZ zqJq<0o8MKInRHd$Oo<*s3c1UY!&XtfEi;gqJFP?reE@4}^?^eJMbs5HiU1e7O75BP zOW%5Vkwt#Q)D~ob;iVvqE90p*Qy?ZaoJg*D()($Yw&jyJh{*>wEuYk!R=~WhS7`;= zjl5*;pj_ac=BWmR=C6JxVzV}HBPGjJ=CJAd>+Y&T{;UYM&ZL;ZWPJ!4*yOsHEFszP zxRwu+RJs8DPk$a$609|XXN4)T#vBrp?rB*Juv<(MSjE#+1*s<6AIK*5s6fr zBNV`aN=0@(j$&3WE$oIv^uYyn7HwCB_-{-BJb-V;|?W**InVNT{EVH8d85p^8 zCiS;EP?Ii(!AxSFw%O6l7z~cg+b=bfI8fHG__5xLhH+{i(cKeSTv=TgpTbdD?5`Qz z2Ct!gR(&Q}7j4Z3gBjpkR}Eu`nxg$Nc3GlzLKq5#&N=WPCxCq$PxicSKZ`A9ZpukKBF*WTM;4htG{P(9 zdw>08xQtj~F2P$V8W}NFT_zX(awL&c7BBKMk*i{>jyI}C9L)R!YLKZ$U4lVXs89{& z4av}?FGa#c6|_H4D&R2QQx1M-WRm|)P0t%>Or`uN37}_So}VsZl&TtavFwkke4~)M zPAbV^J_S`UAgD&s7J!k4JR^WtB}57Yfy5h_@Xw$7@2Ou%w;MnV0US7x*)|dgFf*U! z1%c77sF_P$hiC>pS>_03qM?ED$kNszr_Y0!kw<@pxsY6xLQ(@2DzEFwm*z9c7Ij{k z)M>%M1(M5l1VPypsjhG2hWmv-{$c0vnJkc7v@ED3xZD*%9TcoczPi*WDFzEB_+i0c z-t_r*tfc6^G>cMB285~WyqYd6C_m{4^>Xo;`vE$GtFYq|g-eHuvhN~17e7=9B^<;^ z74jro``+_fIKo}DnATt*_al{E2{tbu@d*kCWlcNi@X$dV9w}#FV16)|aqbs&9RRYP zVZl`$`s6=|Nd5YsoO)TN#FXkmiTXael%fle;140mUBar$yPkkTxLFP8Ctp;u?l7$$ zf=U(93=BUhg&c?8*gk&EWhn!5=-NWsQL;us|2T=4sf5580irJimTMKDQ%83M4T+JO zlQ1dK=zcha(ku+lI;@Ss_BYm!(U9)uL+^C_r?J z0WF)COO>59l~GMC)2Z@8s4+Eo=}_7{{d5-;fOU|s>qn>VPv{{}V2?!nEbS7mkIHUF zR!@~dU2>FCS6zeLh@uv|m>cO{#82gdWy(=OwT>KRf~o*vJnPmU`afRA3;}TLY}ILt zhUrpRuv5v1V`y19N9xX9U>RyLIIUVhr09KxL9F4!rcMmT(Y_iLwye__#nI8Z)t60y zQIs*$u`;J5`UyJJ6q5wnaa&^$(*jlsG__bwnrnaHuJ>au1dnGyo9lxfitM+)rV)B8&wYOrQc#qJdG4h#@Zmjeka^kZB-> zR~yh@H^j5pQB9_NSX9wD*gHgzXYfcWyz5w-NZ6hct2C?Ej-DFasBvafhWz~EU%q! zR4Xt~wpf}j44H{BCCRI@wcftO1yZUH?ve6rgj0ZveAV8zZ9uH%xI~?SAa)g=a=y;+K zE(3a^7DOFp4kPFH|G(c_dslUL(jAVT$9ec_*IM88y?yU@d)K$V)t+0L81CGwJ(F8o zUw+=__wS!5c=&PfT6W}1wm#GZOCh@h(M4@Z(@207gpRkQ zC%~p4OP4ZWkH9w9=`^($l5r4jNMaiw>m^z()~82beg&eCI2&d6mPss@154Awmidv& zpBW>s||4=0;JlkWovim+NXC|A^{_tm{v&_3ieHlU=9Ow=@?02La zwj77OyRzB$-_j2;szuN)R^z`CBppqY?gD9QXC&IUv!IV7qs%c9pX}d=-+hF2UGim= z*Op0vVsgjKiPx>DJ{siV&zwisN#)9RiR#*ityrm2V8#v!3@wo35hPbOhHga zd4s2}R!k;2(mNMGoaJf_(9i5{e`UwR`Jj<4G8jl4t==_YL{#3=CtN7EB2|I*w;uf%Q}1dioyCQ9U>~(E7>$DV44qjGvwON zhxTdr;;vUc!tTYnS83nk+`fP8yBD9%e$2U-YFFmmOSK>Kjc=a6ee1=C&Muk*WT}7M zSTqmvNrcxO9`KA)>o)3%4#P6nMk{JZ!?Kzadm8tu*}3&Og04k{nbNrN(c3YwsBLkjvV{sqlu zk-?2O0*j*8P*+ zXT^YCpRH6`$+}23pL~DOIQz@bWW!$Gxs#>V3K*{TRM@M>$=UslVqv9mS#N@UqWNSw z*F?Tpf4cM)%;U8Y3)9c4R=4N0W|p)n;Eg*e1PbIQZS+)Zl_(Fk^PL9^Ff*Vt1~6C5 zJDn|9oU&rMRopPkL-L^}D@;XMY#^N(`sCe9r*EM*3d!&~EGuwGwgv#T#FI}FZ0nU- zWt%4_D2jp_RRmGYYjdnctpbC~dYw@81{4 zU}FJ5X+|a{*P?=-9KAYA&2E!j2s{HJkery+%8MU#nA56A!p;(>Y=p_1=81G0kG|qD zFg1D25NiRiqfKLP#At&!#DS|-O;NwR(W851wx2OU#lX?SCqy`DHakP}0hJ5?*i4lK z-0J}cntH|A3aINa~ypi#7$SB${n(st3$~G`(U}h$wY;Iq|-$= zOiHK0A~U}ao(3o<-TkmL?5NjAtuH_PIZQmTElUYBm9znIV0)W{frTmLVhPCLly{y{ zL_iSaQ&2w1LvS1dw_F<`_U#i`AfDfO!Iyz3*xJT8bKL-#{ru!E`&KbCXPI7#&YKL! zlQXvn761zH#_2`90+Rndk~H~|-6T%oGvrn)y4 zV^q|*69wd>zZ9+5L|*>AgT7D+z8p=?JVFHMMSeIzHzK`wo1D=^bZOpANR?XMm0g^6 zceTFqeZPzn1S)~g`GYGiawB98nm+p~u>syBP+eA=0%QQ`()4tYXa zHp{Pm?7wOnqi!H?AVcSa81)Q!goqMMX^339QCJ$Nf6*>F4AyxzT#`P!<}Ud!%Ew9w zySaUJP6cZ>E)7LOYb8W`>x?50)|kkn+xnh&h9ZVCGF2(Xi!KP2zCV>So(dTqMdeTm zRf#U1omcVWcehYQl+CjaKXg_HcScX!hY=ipDoam^G|)JLZlAcAlOV)`_D$DB7cV)| zx?^pp6)}Sg)vek=WIB8ZWw#8+u?sCZOJD$nKcJMw4ejC`pKQ$De`ns|;Rw^TyI9Su z#pf{1i~$oJ_k$uT0W14FqiOQujZ{MDz={JUGckG*)$q{dXb}wIxZjFq$Ln-<(NXnU?GtAu5D?^1|3F;;4al;_$aIo^noW#_Hfux; zAUp!odhp%P=8%m=?N{pnaRy@*+c2~o_olY{Us4nY=*7z$mbz1OeQnQToj2{xAl+U4 z9-G-ZldRcRi+$ax39x6ooV>D%NuqxPvxGB>odX4$yH=Wuwq+F4D>pvB*k7#B99b0J zU9jNNa&bzt^S~eGqA1>BI5PT)vbp0TtWjrBUxU1%i9YpI+OC5XsLZ@~&}({T-{G`@ zs=%vv2s3;Vnk1%w7J1a0eG)BMv^r%Oul%~yPNoiGD6ITMch}!GS03DsaSVAdR;gF8 z$S`KWtG#;cF?vQ&*NZF@Mxwi78KjYpB@{6vh-j0bOe2?45I5QkEtEgJ_knkHWw>`U z3VA>g6tm(W82i*}EixxbX<*8T%#jlC=#r!(nb7@-Jiz->Q$i@0OahWcJS@)Yv@SjE zB$^N6kX1+8ORMt6DN913WPdUw5cubtbXB#3NNCW+$3Si>+;ovpjX!x(UL+OPMYWRR z-g7@g+jR@F$qOIKtd5Q7oEC=OR0FLmHAj{>zze@wwNe-zD5wc3hU-J=Bj=VUS&&Bx zw!69h@^=knp@C_s22Uk?)mSBp)T%1nnTnZH_Zr3qXqXoQ-O474BH|)ygg1Or8$lqw zIDGa)FvzAY8~PdxkM#~-O)kAzI^aI5?Ngd1s(EoOWTc^4F;rnz5r~M-7O*HQ+ro;v z5u&j+D;!`Htx%nrX9S2vRvRwAvP#k-D^dop#?-kp*C?yDi>W%YnZ-R0yXU|hL$^V* z?l;*L#x;yt$Sb{wN}aGN48g>vFi|*qp;d6kwu&iHd&}~}AN~BPNcoC`9p%98v>0lj z?O^m1orY{!WKa(VS0%=!`}$zOW4;QM+^O2@^#dne@WjlH%TLlSugfR?vG4VITD#YZPiYTZal3Y}y-EAl&V1QhksE!L zoOV!se_1{$(HPitBpU69$2j0 zfjzt#>#?AY{Q%kuhEt(Js+cTEh9oQ22=&^*`*sZ)Jml0O8WqEm(B^>}46T$*D%>Bj z66^FBDN4=wSuD|qqx!vq?P2{E+pq>~ypKtWo;OPS#I&B4m6$B(jA=5U*8IYVIf6ua zh8;3XI1CD2Rpnc@e)Z7DSV!eNdx)uAJ^>9jH8H^g1{`u*)&-QKdfc#95C6I#A=XkpJUrrW}6G$=8#sr4CF0Y(VvGhj9y}I51xI4iEeuU z*$9J&05PkE#-f~Hg-^#-_6KyI1^pX)zTf&c5*zb9k)AiSAI2|u4tp}f6DOxGDtSO6 z#elWE!A0|eW^pFSafH2Ca#pf+nq*P{Dd9@|3sBizd+E+wy53PxcDnGaxptqqZa(=* z z8E()rRGtdvA@YJ|u>&pSnLXaZ%pOlU$z>=jh}nsz1u%jd@Bma`yuv570}H03;y{xp z+(q-czR@BGjhQ%hf=LdjCDsaFP6W{p{%t8ymz_ykh0uv5T?U9hm>;WY;SFB&!~nGY zMo=XR1~d{)I50GoppoD-9%CDGM$Hg(uDn1@F5 zTx9{`m;+Rn2mzizRxafOY3-y19BAOi{8;Xjjvbj|O%+?x3>Yoh! z&>q1o*emEb_g9LkfKaPvec#SgX`V!q-<`DDk7u&r1G%v}8ORBC1c72eXfR0@ZzT9i zR^=8w%7x#}d42hN(gM@%qfDv_njFrL<;1Xx>mJvbl@@gYX(wt5r^04@TpvFFd4t4& zZhdA#i6MF2A5wQq2wWH~Z;wocdKAWieq?z3P?g403_oHP!g zgBG7toYj{EED94-d+bj(Ju<1$iG)$1)F!@u{%&~68z_HLUS%PGOI#y&^^}#C(5_R* zDJkh62V{}Ljp2;GK;4g`V0lE6@~;2rqr-G&2mK1Yow1bQ)4V^+?pC?v3d01bKnoKi z2}){(R2IRLGlmfw!W38#3&q+`zv10ob(?nF4ZlyDrEjhH6Qr@?o8SqdSPpbym=AC@ z+bKBRx_x^HE@$SzQUzO3t|b%Ww)Qd|z|XqU)QF|L@c0yLh_?bjnu*9Fh>W4h<{5;D zVVyW)kv^+Q1;n=oZ#q@x8wf>>MC(cox`)5?7SO8)Wii$6L(fp-N=djcq0e@iRJ3RA z5<>n320fJh!(dPque6a1)h;4XQX=KNom-PHsMk=EV`L&0V&O-#GG%}i;#?1GxKew% z^4~s3i$@+mGq6>sxM_P56iOpz58k3RueK_QGx(EXh$dRVwj|+YzsF53@q=_kq1AQ# zwBDl(>rFLn3OVe8RTki~5lF?>KK{gWhpj0crKVj7EdAJ&?cP6Wo4^!X zj7&D^)4K)}VM`!KmmEm9n3~wfa0$_^-kYxPQ=Yo?A#J@$aocad2msj+znT55ERVON zyvR%Y*0b6BZ|Q4s%yflKM|ZP(h9RXr%LW?iG^#X7g?ext0(9NvXYRbk|cj6QSlVDpn-Atzdpu@qrEb!;yCCoYqNh#wTtxrH32pmF=8S=^|4$e zs?^UCArTU;;)nRDDe!6nCH6@d@w7$rp!!u3aKcDMPzh!8Q`(Ip!$F@T#w8%H>EAza zzn$I9P9kK)47!pJAf#X7#t4gGP-03dP7c8a8^62>q{@r7R>ZnqW9 zdPT=7B1$zzMa1qPyef$7;Zpo+?vi3ar&gTe$N^Gn!xbDp2VHa+Vs11YMQnP|_4@1m#6A zG!%zlaNm7a48aX;=pX@x%^aF&Wpw%>2ht%!$ z&MlzGw%^rVGJCuX&L#yL)Q4v}0H;1;8x!5}9UC_OAPm|Mu98J>i9p)IqxvBp)SI^bh&qXa zTgVhi7);^l9T)!UKfobpUz-09IvMTvb{=uc*{;#%qTlO0{qxk`(%~q!FV9@Vfoflx z|LRWd-MKh!I=d|$srI`!yw!)d?b1PP$HaD&v(E1Rq$YkkyC$a-=g}&2PimrM^EG=m zy%ic&QC;Y2J<)wAvD-25N^7dH=k&Q+3m2(N^rJ+RTN6_I%1iX7A5RcKiYujg&Y@7Y z0LCB(oX5s!c^XL@y~FG93*rmHCI|`lq;;jd)M`#8#65PBW+z_q9jgu#6JhN zSn~@Zq;+p7*~|x6sH99&i*x#(h3osfe_oa+sAbI#Zly!<0_|NJQVzfg{RL3q>EC=Z zCsk)hG`tIsz2UrJjU~XR%V?Hbc2=kRAZTZolaszfsPf*#a@mw9RQtKMF!lQ+6ZTNU z`a5q(WN^Ua3{uj|Ya#?`^4=IPPG-e*yj|bSZrVfafhPMNussMudP5VqB96jF1U&L> zaO$6h#g2|fcczmL(hsPd$b?-jixoXZrIf!OGiCHc{P0*z$FNq)B;S~WCBxGN&ckT| z9j=QF~0ceaM_vQph7pqn#1t^MHs zmrkOqVweWgiBp?$wO-H>Iqv!d;7hE*xbTjQwoLm7GAklQ;3W-Z8i@2lVY#w#``N_%@P39iNa2F!061VifRA{^mM1|AF0ZALHrZ}%x!x6=YIP+h_M1Y@*&VX^@bIM zO*o}`fRLl3#f@+gxs8Sk!Pi~ze<45F2XVfZ zfm8c4j8X|lxTvMXiaKe@Gn4_KLXgCp)I^a*{?%LFfy}hV*GvI)`V;I8hyYZ%)S)R@ zq&QE#@vGZOQO1|18AJ(J_N()MRQB||yaYv56agH}jt3+1Nv?%y2;r$^(SfTE=Z6eb zVXcM6r$55rnp_D(!IUCKj0OFIStb<}mp)3lM0! zZ1Dp_{4iwlmRBdLk3<_IDhM7(MLl&D4T;XI&`2z!JE;X8Qb<-NWQ$b?4;<=woC;w% z5%1mguY7T4a5txv_m~GzkvhUb(;v8YgXj4d3AK<@HNih{_~8VNOWo9mW?qgIR!`-k6h-dXjg8f1(t;wM{f* ze#8PH-bsYxr-kFjT{d3kMIuFt^@~0_oM|tttg@lT`(s`n{Q^UbpP@ zZdjUcFKQaVgXGbcn!QE44>*=d-cZxseM5WY#;xt{1a-7pu;*s4H_UXq+E63vh+G_8 z*y$~ah}~?O;mE4a05NfFbaN59%f3MH8pDd}l*6X0^xaF!u)BHF{D%kk&?U!9LaeHo z-O3o^H*e%;TRMtUsZiQDqbg%Gw`qg)$_I*Ac@x3UPQ`~b6InsjW(h+qepMlN*MG78 zb6-FhC8BXfX|qVL)5uZXsJSq&Rc!~pgh~!ivhUP>)Fo2URS8Ky<%*l+3vDQ}V-=+S zl{E+~FMP@1F3@*u_mDtB8lpg}PXCw`A)9a(NqB*4)0k+JUtKtNIg}^N9pV{;Ng#Ps zxwvkS2gm5O9{lO&$XF(M2$LGO0)j=$L^#qZg~ExC+J$_q(>8EO9?}J*;QE1ig^`Ma zkdlN59jY1&6kt@_A3fru_BRY?Lc>eAvIf-{&F?5QH1oln6hQxgRZC-)6Otwd1hO8H zTR!L|nOab93dzsE1g_0IK}kXC@YGJsCTEEFfg6S%d!eMDtKsTwP?;6Q;}`xkJ?0e$ zJBp)GP6%sZwm=$hF}nZ$5m%i{SZ+UK7lf1oB2Q&{StIJ+%mgakNLK6dE0( zq*kcSHo6zsg;tlKO{X#qR1ax0(mR&6d~5qmY@9jz_8C=8HK1!e&FKep#>SYdCk+yP zq1sT7Q^gjc^a{p*fiIjhX=JBRxJ$bm+FQ=LYf6TBTuy7$OE7Xvs0&`A>|7k=iYa5M z772cLYPe5<4O6u&TN`}-B%cSsbVak7{9sSo?}e^fJ(JOyKGqAvF=*D!4*0@If(kKd z7gBl-HdHVi>&y+_f#{?1yi9A80&kN@9yER$0=aoIOil=)dW|0QC(h+w zqC9A5BfNvap+`J;=?FnS0gyRl-!u^v50?YbuZyVLN4LG5Mz$B)cQ@yN3f_0;9GRlv zMKy%o1f7IWUiv`!i`UJ68*_tRBk%OYUVnVHnD=50DqOr`lu(8gRA)I&Sdr|e@$Dqy zpr+KzNJG>H+KTL)?ozp{4;gUaftLgO`6|@Me@I0(I7*ni6p7U2SUd_#VZYEhel$@X zosC5{7&CXuZ1?abFYtXKQ6Ce+eo8&|Z9!VJ$w2~d5p8hh|I+^+6YrHsDwQX1@ZfGN z>oJ(2cT#3g;m300O$F*ZQEPwn2#9h`wj*yG@zS?^A||d7$`3&#YJsmj5!aM=i3u*Z zyg$>CE`}2ss#3l2WA|+z<7TUigQ1F%bd+l%$|+@YltDx5$c&+QFsGG(QZD@Zcy6UD zcg4TMQ6zceHr8hpa8@kAh7r*QlSG@ea+`m-;Pa)RF&-?q;P*=c)2W>tM zR8%dxrEZ?G&bf7t?cshJS=T^gOgSswd-a#o%g*Q_8fJeF9rQ1SA?nHh@tT* zsEOod2xs6T$R!vZui`N~fU1GBfc1x8{2aWwp7xb1jcXho?96CCx$?0a8&HEhNuV0p z;Es8Lp3MbZN!G+L59?qhQ@rFo)$mNiAuiqQwhKQ}YJ&;z7Kx~)VcJv`tW{Zcub7q} zx}yT2JACpumb)gC;h3@D8Gw8E`@;bzrV1BVyTP#XRri!o-q*YbJT_mumCI-(2=LxZ5K*4e}(u5>9QB-=? z;0cq~7o>t*c`!(_$9(bfU|td$ze}G`vJMS26WW0LK#eGsi4^& zv*+bNqXJSHqfIuXe6Bxv#l`oyVuBwS69(O?)>dH}zt_zoMGjnJFq0f8!EJ28e>st@ zuY8wM4SIuaESIstxhfoY%F6*MIdPgIceCiPYmn#>VghStJ@R6fYq=_^z>*GG09;8fTzrrbT%ITNEG!E6$ubPc>6lq9V%XXaAHFt?)<(j@Jp3ix-a%g z8%XNtTJ(idIonSaCn{7Qsg_)erYt}Fx34{!5wUEv?;7XIa_f&UyTm9cUmaz(bg5%P zt3gmCg;z@c)mPm<9B8aUA<85{Pz06@6}16TA!s}xuap1|RpWM`2nT``XCk&OUUDTy z96ixuFL289)HlEZ#X!06lf{>|C8Y*^Jz~ia4n+(o-Y2YTEUCNO|2wa8=_%GNIx@I& z?7N0IU210xbx6Bj_11_CEZ*wiUR`^zdE%-nboSD;Ay7>~Xwb^-=V-%%ir3ThufO8l zQjbA8le1@Fe+u}0aLf3{rQ{Y4Vk>Xl{ggu%R;54${e*v5_!TKxI3;q(OR}Dfq@N#f zUHM}6IWMei;VD)JI<9Z|#c&Xuc|V^zY480@a=oL8y;Ov>M2F!@G}WN{~{0cb^UnjB|ITRKX*G% z-hA|;dwr5!r#E>IgMWG^GaR6VI)RaGL0k{i;?fhCP4dD>w~7wv8H68GaQCAcOmy*J z2jP%G7Q2Y?lPyF>Z6P~qoNDbiKlO2)>#hTq(9$%Ul5EQR^_gj1U3r1r&muO^fjAIJ zdJH2vs3~x`-K&x$7H&|Y$5j4zoM}@Aa1_nQFZs=o1_o3=s4@<*fBeEwQx~&h3e|)~ zwR{mmq)3w254qr6QQpc*9>o#SUElLHG}lk3!hXAf(PIZ_pw`4DU>NtLA;EPeEn-N~ zC2#UCZFUjKrP$NC?V|rD@A62helB-xRHGC%5OXAuaKq1cGZQIJj(*UrN*k0bZ$9|I zyQEq4xLl9Zsfxu~;Yt&qc!8+MBOUR`#MR3YGKcPY?aHJdFM&|ckyN1CK)V71Px^pL z+N;c}LRmV|vA#e5L9zNdm#R8}E}Pzk>%G}L&lwh<{gYeoXD#w{7yEqGGu~p=r#(uk znYSG0kQ0xg{5VSl=rhBj;|!g-rw9u0Ugh`hf0n*n!j!v1pZt`M;wTpe-BDIv`L^td zNBm{eyO4z-gqR*eRj|8-P9TI*Jjkn9|HvEG_wVPq%(uS&vH9yCFWm9)A6_Y&@o-UdXJjS!Eb3os!^yN=Px@dEqi;BzIOF{cpO8qllz0ZMDh&uig<2Bo09n8 zg_&`iW_ij1eH|3e9D$B|p3)2TXav+71hot*m%iUU%1j7uNx%nrXVOS&Doi%T?SQz% z?tmt1rGCJsZL6V^K*rL~5F#_}d1}Cv!=0xKmmGrr&d)y=#>@WXT?yjY4N)X6B^&C- zr~`Ds)K$FB!^X0Z!V#E_o3D$qtdrD{gHDGdO+fx?>6y$R%T40*`d%gN0#WVv>{oGy zo${DnMYt1oiS9DoC;fr)jWZFC(4i{Qv!=Byg_`O_pF zp2cL;ocwbC>h=qC{*b8%j*xdM-b|Vv#PBU9Gyg(>Oa4Lq>T~e9KA;%PR4hEIV zf8N}F_}eer0x9Yi)&2%f0TiZ>v~MFyGASZ9T*L%OA_WOa$ur2COL;T?!0w5MSk%+5dOr*x66ANX4!dI3-kfHnA|$+ALiWOYCu6Ce__yk*1-;uHqw!lCvfpcyz=Uk25* zIK_yzF=t?ebXY>Av>Z8=evCl8T>5ezI%W zAKWUH&49R|4H6w-18pe;g_*&FB0l(&^!F#skx*=MbhUsLCgGG%+d=K+@~amwsWSLK z(tMpix%Qdlab&^~43dPZdyoUA;`6V5<&l!}R5&h9u3nLkmp{7S^=;77Ez1k>F#6G% zV{;&dW|cDO#$kxrX_!M!RNhzEC} zWLX~wfSjR{?j3S4%t$kdKl{q(^u6^{3+fuJJ!QSfJ_>FCGfsJx#9kSXikgII0HdAZ zMmt2`|xR|~#h%X3i_>RD> z4;?=H#m{tQ`;mquUb}iks$(jTXI<6IXvjcETVTdO^{1;80jKrMs4F0%b@40CbV^)G z=}S5B%E+A(C=xEn@}juxO%hkS%?vttP1|yv)dlD<``J>I&9Yy*G3WSMZRCqC9Q6x^ zw4b-+S!l|LMvprZby|uRM_QbqQX#!_~W^<26kF}tXMzW zKD^@%ygSPaz~*3AW7+uUpdC^+EEh^KS36S)?{Qq1qL-(w3?z2*<-0N*Djxa1qY^-cM&w7uxd% zO)PI{v?R4qgX;&s(Aw-ieC`)GnGdrNPvnPeNifYu)`y7Eo?4<9hnqTye%!h91dvaM zaYD&-4J`DdY@SV403y`;nM?!t^zT38fR^7ix||mn5MIS~9WRjV&=skMt|v#Z;pLVV zUII!`N=y#>$;zoO5D*@APenunq9|#{O&&BS5d{n*Ezrbwx zX}TiK(GFcF+Zn?@t^ya2*REJmdT*FDxlD zAP14TLK3A6(khfd#f|J@&2A~5$nN-Ylt=S{yrR4Iq+Cb2Y4L(OsApO&)FaW?5Ohwb z-~*9oS7wS13Eff5qvu}_eTic2wvSp%FAFP&T*x^5>1s|jl|iI}iQwduLk*J$EeY;~ z3ybm(zxfoYg^Xm9N^)TutU~Et0UMJKV13 zl{|7a_E8k2r3Hn$u%kN>V6my!F@;=S_=)|KRdyk?+t_nMqKlBJQLFY^ub8BMY-^`McM6vp+ZpBO_xRFr!Ms4AtK}w<~ z0Rxa#O%<+o4Z=zNcrhJe(FrH8l0bsxj?e3ujLfuYo#RQlw&tP-Bwx zXln8zN_t8(Mk6DNk9Z4W)t@3)#cMoKmGXY@uHRP0%`pCQctkdfF$K}OXSR`=??W+2 zB}bi@!w4c$y@t%>B`11F6|RbiVIf`B6bIo#h8hNbXhTA)MB!0eWE{05n6(`K;6nwk z2=k%mArk`lIoLyqO1{+xX?=xw$TIene#nPQB+n=h8|ZHQykLb{t!P)PD5|>70X20f zj2~4{DeIrSsnogq&C5D`*-wj`kF@3oOWA;f(7xQ&7K?mR{_gTh|HISWQ?%WJO!ZER zyAin!2S=QnuNQo^0|TM)X7B|2EVT6UTf{nbU&}A=#NezJ8biEAOzjP;w}{09ZyD=Y ze%c`gy;q}KTye>pkr7iEoj1=JX(wlBE_({7GyV$!0+c)DcStz_CPs|JGAx=nmqHxFnGB;6Pg~hJ%t* z_jHil(BVK0J0XJzGOY~}4FRYG+7~#$j#ev<{4@jkNeH1N5avOxT>?Xy{@WoNUJy;L zeuS~oD|saJ2iEOM9#C%o^Y??%!vD|92{Z(>|2 zM{$rFl_>d&UCTRDKnx49(5kmnSlCGN-M6)?x8CaQ7aI65C(Qaqv)DQ?+gMmp*$p-c zg5&0koRgdMu|p(l3x;l3H$}}*DXXq$f9=phV0)D16WcJF$OdS6^U56)2N-}CIhP6U z{iZO8(u=~17a6r3XSQQOjmLst<{ejmY{kg@X+#y&tHK(@^scbs)ThF=S3^ijD2mr@ z*GZUsbf82O;sUWXVi$=`IVwADo*_6c3hlViR^QTZ1jAafuz3Fx%w-5-|D@R_zpH>v z8XUl{suTQD+9*)#Z+zRgc4NfJ{Kwdh5!2j^Zi*)eXHjNM{qyI$^J(9IXp&`A2r@MTXj;7E5)Y@>Ec$_b`}5!YDdhU_Ds7Wqcdwv5#N+ zJz7I*5kFubB&vslN*cmloOsXs!YR%P8!lSK_B}08Lo$a2r02yis|(4S?ATC8pg9JA zXdBu`Goa_oo8r3L{i`2;2JhpjX zkh8fV;2TmfgEi2h7X<{|5HgwdGw)VUZUB_Pz; z!P!^H^cKicXKuk$^hQ7g!2>%0{ZP5rc2Q|N5S9S1!KCc8l-`DHvAr$|hIpy#yl+-6`=j6ji|K2rnq#Uj**XFPZ^JN zfPws;TSMMyT8biG1}X`2qoFh&*`jLcUe``9R${t zM--|09XsqeZS6N7;w`Q;?^tmZ<6n1iGL<~yCPC4}jcAOsq|ee4bVa4&BAg{XQ{Kdr zH`jmt@gd8_XdBs4>rLw<6}AD9iG{-SbX*J*@Jg*2B~S&0%gRe3MFL`|+qOeLaX4wI zavarpr~ooLNILy$bA&_U6WcCmB%n`0!5_Kz{R<5uc|$QF%xvbW!6-d^f<0DF5WyQ! z39K?EZy;0zKJi1xo~^y;AzlS?SFV(Bd`Du;B@zuqB85ZqR%fYEk!XI^R_n;{P;U?Z zxcU3i*8X=eJRqH^+WqqNFh-8(nB(1?$VKD~p8+_=no}mA1S2zMD@u zFgQcs_`_~B-mkt>syq@$%^KV!l(uom)F1&^eIze&Eg2xbpx+(^!VY115UPwLsQdHU zXP*0iqzy6xp4>Vg<{D`)kzzyw5L0TX3P+U#B*k*W!8pj>t5=O4$uuD{cQu;O0CMH; zJV&#Dy0NPG%;{r{6PD3Ll?e}&2a0BC9yvi@J2OSP>^y3)ve48{<%HhiyKVlrL6~n~ zu2*NZ2dPriupuD25Mdq_9$__DMm$TUNFdB5`Se2uN@E7{%N;P@F}+8brW#AWRqu7U zWHLRl`D*7Wpz6|MRFjl#-C8WE1~;D&ac);&;xsblJMs+^q{eTNqF=w@Em^jJzzhW`zJQntkl;-> zq;&Qclic`GL?z=*7;+Rl#SAd#P`yXzzjQta#9x1d&TL=2;h%F@`(;bIK6Lnv|MG$P z8+U9zAO7ZfohSdFm$lX8tnYYa|A%*+`5ked{ODBqPh9=jpZ(I!Kb5YW5C2bH=ySsK z7}xrA_`^?z>8BEke<(y7521fx{>-lz)`{_fd?m)y4Na5kP*sJaTUJ|${Sx?8S;(I# z50XQTwhF3dh;-xiMa9?dy*gGkdIe*ni*Q-D&$*2`Hq0$JEkas0?#j{PCR=~euMKE- zGbLL`WM8dkLmPnTslFhXUi8Nk5&?~90GLtu(`e)g3=;#MCsT@U&U1mtN};^D_J!B} z)TH2fs@y*MdLx@Nd|JBPLgbGCJz#Enq{<<-pt~qNi>b&W_xkMrjIq38kcg!OqMi!L z;G$#PG(WDuQ%y^yCR2bP#j3ifCrt|QGG}ULdmtc4DI_|{#hvKdo1U1+&gmCt^1KD0 zo$QR}9M^2B8GqvK1RZ2%OQkOQo0^+gT)Jc5!o)&jYPvCkp8U4Y)-SHMe{O~6PgmU2d1tXQxPEcRHT~uO^l87@p6KtpvUR9?*3#nOvz?uH zy?57*t=8PNFWh%`cWL3ho!-)!Gl!>7@4RR*w|sr?C5!ndr@yUr+vke+P7fAV+pp=b z?09cySO3sEZz=XIu3WSI^2PSj#}B@EFgv%rD312MQjlNWn>=&1{p#-FSKm1|^MVy# zF5K7ZU4E!I9oF2KJ+Z-!_F{~ zTAiNfj<3+wf$?*baBEQWAg`JL<0!@Bu*4!-MFmA*X-PB>I~6aov%mP<102<+qv*8= zV>O@!0r)mLK#e(O8ETLK;wr3_8~N1&iFH1qq&zfkJ2ZQrj>YNo&ki-rtn_y!^QsL9 z!&>6`iCOi$O+&lpMe3(@iA}W8zJM zvb0i8Pg6s#!H9U5bB7<9L|Zs0EwT@-oE+~P8B3M4>0aZgNrg>{J07`mrUCd=Wi|AW zzu*KV@;$uw-|6N-N<}xIgh9fFC@o2Q2$dZ~AyNe_TYFTMBu*|9a3B1OuO%uG|1bg?;mh_}dI_>c}{X6_US;#xX{@M;Gn zAoD+}^Z*VptEE!yz&vtNhUmZZ=Gx2?&lvz>bCry8i)=%!fB{_iP`S`T>%U-*mlq37BG@4xa)u9$RcjlNk$jdeL?4SFaLPE&qhB! z3ElHazpkXfJI<{8^gb3VbD{pm{XFR8hjUOdATSAJR>|TzI?MY{tS zLdB(jbh9>fVLA~?meDRF=TZX7Y7%xcJ-$UX0PwC4T*hH7$j#Sk6#cu;;5GbyTGoM z<|5GL^Dd>8Rb*7{Ba&{iPf0I&M1~7He2k#VF(cDK1tQa;`#0Fsy#%Ql`;cZ>_R1)B zgSH`+&97hh$J$haX^VXyEQ0jIC}_i=EMT^RMSQAuZ>>Qi#YMQnwW=#B zYZx`FqB02u2$jSSK~*M6v{?UxKQG@8EjgbiMTt~py#3^jIP5~Q&{UbK&*WsbQUg%k z<=$8X6_yF0ZPXGOAd;Azk4lsrfG%m-+4dE=sZ$kDj5OE+#cd3)OV(0UapF`Yd@7?{pLyPM)z|VsevEUMtuIna zaS7A9C*A;NeRdZ?JZy;)8f~Dii^~%hKO?^XumB>8BJnv4o3 z+xQ;7Qhq=0dy>2~h2#Nl?HYn|F@f zrZb?FV~gzhchXDotwnmP%F0#kJKAXb$}!6KtykeJSz&-r}tGE=;f0`{9IkJ1n?)X6RV5j zc-*CdOU^B!O4I!tx9VB(zB)?VF~?o*wlN;#bYZR?)~Yx|epIxm6Xm&W_FWwf$^IC% zxT$%lvtgie8C`-_`MgY`n|C(ul*OOZb)?z35>n^Jq=7LHg~(NDrh-mnztV1%=B32-5^wwSs!ub*nDrq_%5>| z1Y!z|QdL}nTtGeEg&rA-c-pqmAj^;ZlV`_dGN%prJ#9Y06=O5EOrLh(A*(h{iX6TL zfjkgHjhD`|F!f;U&hr%4WN1mrF9=Xx1vEZh*A}-#Osg6WfAF%tnbA3rAmF1KyhJZt zOqp`fV`o-vPc;m$fUPqEY9WATO=_t>REVRHt)wK9>}9PffTn^6JDh^+%2M3>7N4tI z&4vP%MhS22HsnaLAyNW(YJa5Za+X?WfAyc(X)C9<*uc}C;@Igx4^sQ4BRiQpiZT5JVt*j0k{Bax z~4)MQ;6!0I7kN;m%1r-AG!j@aOdYqz*^ zPG?C~*~S^E;*Pv)t_v3iL@IF1DQ?pya6`jdE^AxH(MDk-SF5j_|qF zufOM?DZlEc=14g=1QaoH2n<&gDMmp}yPm{7dhUB=qBfRefd*kpPk;oUr2$v%CGkD5 z$UEi;=3(!k$*up&U#pMZ;3`&*BB#hlrBL%DnJIuqR89$Wv{ICCJSff9-g@5_t-~m~ z5nVo-cvJxDd+HS!lmUlRw|AtAG{<8jdCA8>;8mvhz@J7HriE&ZirFar{; zu^7$>(}&kcYfqRMaxHI&+ueMA@$jC%;e`&mb0C5=oIElTR#r*JS_mnFghW?IQ=*w@ zpOEHM3Zl|lWQ`nt5u!$5(GuVb$ozliBNJXc>clNPU~>b|NLpGDW9?zHtcQM>9art} zVcF&F9>lnIO#lLb47JBtXgWJ_!(#elmu}TEcCk2px@#h4Tdgl|V=iy``%oBs!xo!{ zsvOnnFKjZno*m8T7&~^n1gf?S4GRit6$Hv^H&50j_4@uYaXL2UdQN?T3@1Aq`-wi+ z?@tiNx{=~+EVc$Acn?Yh}Zf1S+dKJ`AA&6{~*>8>+gI(;BOvA4y*<@R5X{V!R)+MhEG8%|Pz z%|+^dZThljwmIz8wJSR#*OkpTFlA$AQ`08;2&aCgSrD!2&`4*e2pWVMWLjfVSBn>J&(fY3wYl;L zgF=)&<}60Z%c4wA?Q1uaEp_U^66>b9XZQ6`JqA`!m<180y!_465KEMZ9G|QW4F|I2 zXwmc|O%JQ6vOuuxbQ)a?nbe^Mh+@~FcRg?_d)V}tT_d(Q1CN|Ui%X%f^eG}aligJKKS#)Ke1EhA%Nnv5SC9Jv|b_BnR@y{cEZA2HMz(k%e;XB zUc##PJN1N7qXI)ys>{L|w>MEBQuJVV7uyEfjR&Vs_BN)x2Rk}F(vX$8G$|rRMhBGD z5X4a9^p<3p)5i-5?{`@(yV-)**B&Ku*lYH(sl+aEqEJ+r(rt&{zVlfU2x`QD1euZWT;dK_9dtuf0*-IGiiOoIKS>l| zfE1WC=^?8pKZ2pzThcYef{4M~&F(#yQ&w?;i_q*(7oz5cOC*%&B6C{-58g*ClEV&g zh5RLLRquom5Q+?eE>v*WuX%~V(RzAT9`xB9s^3L}K@;)<5E7MEQ@LHm36xE%Sh}n< zgnRr$77d1a7I!4!OcCrx=%!b&cLcy<1SJlEMz55t1vYD`RJmUg$RWZYC{j>c))c`- zmN)c)DpHI*)~@&^a1jzX%l21Jy9X#bm?{a6Hk2o=6*C0WR8rryPvn7-5c6 z)fbpV37{*2@LCF?*=i`$Iy8!`yo2<&@8P91P?px4xPnX=(y2*h2YHj=T+Lh_9Gw6N zb6tSXmD|Fk*ktjhAdUnahwd$Qnn9Rm!Yf5Q#Nm{gsH@kK+!6rDd&gZu)phGC=`cuR7crx7Oi>G7ja#h)|(5JT`|oL zZ^INV`j^Y;iHxO+P-Mvaj?M@FSKb^I4qfGdORFngnbG`8(quc-os1m!h0;_wb3DM( z%>;!9GCYPVWvQWmiMb%eiIg|({ghb(l+`qbm9ob|sPrK#ViP)et5q1)Zq!G$XR3x~ z9A&~NL&TU0Q=y?iP-PzJfrPqSFx(V;xA$z0-w2mC##T1QDOA!X9uxqyV+^@QML8h^ zk`z;Z2A_zJD=8^z*TI4)z9eTo-gfBMpLj_J3pTv=2I5iXY+(UC+A0GDainu6sIegL z-Pd7N+?n4^Y+tj0?jE42D`h}{9a*@$rA!@MVc1=fluBvm_>sbO?H2MzshnfSo(|6* z?&_S=(T)$pDX!s&EGoKpzj}Vn12sR4u0j$=HbjyDt?H-B9()Zu8j@5oh-y#ix4Vjk zp1Y?mmJWIJAjf7&gd{;QS~nS^X5X& z3q{dcOxeHG@~zE~$NKWY=hfReR?$TkR^IU;!ww50_IsepeE4T)i`NWzO2P7IYpc7W zoelTxys+Qk7M)%Kq0Z9P8Hv%LMS-E$ZDq|dfSch`Gb_wOvO zpP}pT`iL3zOV^P{XJE>7vDEMFO`q{unwWZHdplx7qepv3t}Aqm&4q92wb0((OYiMW zO$>|T(Th3zH9BIdOmz&|XgYF4`}C5JhYVY(hUd*_LGSG%h0Pzki!Iw057GtiZf@f? zJuI$j?QZfPOKYvt5aMoz3@worylTKgc@_0))pib+vraCyT`kj?Z692I?)#}+;i6vY zA9S$_(gbArfjSAz`$IGV1T&v zCqWTGFD2Y$Rs=C9h@?!dgIW=&;Y}BQ5kk}eQTHSwOD*^3fe;vkNjFL76AfVUzn4KX z+1}NiFs|9vwgw_=b^6z|w)G@1GJs9ZR0carxdhi+B@$AQugncjfp`FSvu&MZ!)1B> zv-e9LJ%l3xAQsi0L+GSEs!e5pTvQUt5|DLg=N4-y!JV|SvblhQY;P9RtzzNM4yx6M zFxsVrYa&B3Yu#H3(|<;jkO=ATB)8p5SGO$YK4f?E!@u*MXVE`ZduDW3&tbLVE}9xr zI*nkE##*L4hyvyZ&yyTQsCsL4)KaS)VM(h9N(Oi>U&)R#5hJhqVMr2Dh?u&UV|&(> z-v-DS|J9#I=ix+&r4pSQ0Fuf)_tLf-Xq?{GYM>F*Ei^NNPtJ|i)u18|(6_BM6y%r(?r#*sFiNuPSaUKHqQwX*H)?svAbt6JT>-6}fE zJ;{JX?XI?u0wH-Tt;G_$lnAvgpN&n)%%+Fswq3iFS`h8#8f8Qs! zUHzAD`=vp3ef$S*zVrR(j74nBU>kKMlizK7HGM=zN_@VeF)Kk#D*u1(kf z?E^nLhz%gsb!Nx!J||H8{UAEMqVa^NJIa|jPrQ~VtaOI;KSI?+%(u8GP>^Z0v%5iO zrktAY#>&BSrLoN9B+5%Tsg6sIB^TYZ|NJC{7xWOq4p2Z}Orf|fP&B6jhIL7Rx|?#; z*~`h=>lPBBwaydFs?a~Mc!^Z1^%QgiGn$Z=>g6NB`RTm2JA1~WfGPb#W11;X94L!! z(JQjyqbS>5wFga(HA|x;lMr!&Ffw?~t-#j9zxRfBi(4_qRu^5eatpKVti2e- z5}_^=;@e27<%~3!>1CSYLT{{7J=j?wKmIkIt9om zwgxSq8pIh3bS2^qBcu@9<(-4fGKVer6sxtPYRU$(lB};&UcAX6Q$X`yiGWZFXr8Gd z)`-`B>GM_)m9B)R5eK-*Vb;kBC_|+jM&kv9UPx=6wy4j&->#JBPju)F7TlzS_y8epXmu%`^B|X=F^{1GiZgF$Fq@eW~AW z5Ow2gPXT&~n&ds#20*3LIm0|_4sK{tJKMp3H@{5LeDRvvg1Ci6*BWbGCf~x61*>b= zh+>Kde3+Ai`P|+8uE{Jrtr0qNdGXcDz6Xfz5Fjj^m`~M91j$EnsI42elkmy`pn@T! z!EOiyr91q6=fYPsPiJR7WY9uKMBtQU2ug_Fq}~d}xucWq2nJc59F?F%1NC9NcXV2} z{{fuhY!>A7?>v>8vb2>lE!8>A(QR}aw_r{x$`!*Hoi82KRHn7C2{CoprN$!my6L;O z-i+51C!wNJ350fX1(OxZAQz~_25+{tq%jK(g4_8-*I&eudl^XBsr(LU*%}Q8`9^ML~gN$N+RO?HP6jGA;W80zMejvJR z7MCo0-9Eqsm!g1|8qiLB`g#jDsF|5+sas&;W^fwH!wH%FH22z#yor6Yy8h)Gm7_F6 zYLO8@dFY2SV^$jf&N3zLaSQ6jtb{tiBzy!bW07LUT^`!pUHda$HOvLVV$?+lgMRKL zRerKSK&jfJ>HAtKy<5jPc>7I;Sqn}de1R0kN|JyIpmaw6cF`y*e~Of*R`N?xz7=(o zi>8>Q$aDTjFW#!&86{Nv%Pk?xvFG}N3H3AXgg{OfjUaaPtgTj~MLp7@XIzuiHkpaKazsXozCaNtuw=o{1R>8akK)`wb)*E4duHm9#@O`Y2r z7F~_l;u<30PNp&b-3~U%T8k-qNfMVD1$6hD7w>rm70mlBJ*-urx1%xUGG6JTgieQ6 zsk0G#YL@9Px%3)TF1Ft5TMNBKmYCUeYnp+r)hMRdI^A6j24?pVu2>HWtM@n$=7$ap|4s#}G6 znyapor($x}TZ&UlPfcyQMJ1y5ZLN^C=w4{`cxy=)O#&)qCZS}G%Nm{={g|p2>w+@z zFE5isQX+qM*P*%lCJ`f2qq1Cu*jAuI4NgV`C}8N3orORq(*eYbT8VDkortw;Xnl+$ z;wo9|kr&#f7#6;0e+V#YnDLi*F19D2`>x(3;s*KE*}vmOr}6;`ODIVRX~;&U@rT;0 zOCdx!RurUEK-Pzh+SrPz-0&@DabUcWXp#`J}=1GO549s>kF)QEN>0S6cq44wx zwk5>oXiLImA*1*qpvnegYYY00t))dA;(=SqNCu^C9aLqyk^*!>9W^AhM>vUx3X@#P zA$7a*=2JpzlozQWAInBcBXLlDm5yl~cO+tvLNRR;Pqd_ktFiGgmSasw_9ybmDp!X# zQIaN$w%>7_%_Wa39f?RZnn_q`a;dZ;HBzYANl0?=e-1W`7phaz(&(y|`u*MQ#gtAB z9ou#t)8)cK4hC(WoM8pNd?~c#3>x|$p$@5O{Z6`m2S@P z)=iIl9;YgojfLxb*SZmh)hWxa=rv0gE7?`OWldfArqk|8Xz~Ugsi`*hh`D;ZkK0n% zT5@bH2m2)I6(|}}^Y%{yEPHhan>T{SaI_S9D#pB`*5{#IJu)__50p5#vH-qwnyRM| zLuPLYJ;koPfKlmMS^jcu074{j@=u9(Y^M+SB`3FIow`hZGLnDoqdQ;y53~d5lE-|y z&(=*x0zEN*NCyeMygo?iPf!2oTW*}$_UP$86zEee&JgY#ElDb$P& zmu`_ZJ=IV@h?p5a(FK~0YDqE7f^%v^KK|=~A|hUcCPSy%YO(ff|11vNP_o>@WQS|O zra)uhSYH;TgmOVo_^ZIa2g(Nnc80#uUpHFV^Ix3qV}EdiHyj>YIW;Sx{V|ov=(-@};Y+UdLrHo-fXo%F3?E< zG=R&;F8bvtA)$&RdR+sRS{YSHUL*oYv33g;CIK6BDOhQjg3>FwANjshc;CY0a1k2$ zOa67|LX>>waWqp`(WARc?MSsM3ll8!0p6EwixQA4!(YxMmq|8|@qbT5=t>H-q!!>)tVG6nHTmyNG*f~#|!m6e5YZbUlz;S%`|L7H}X*#9L9o) z%&JFVIgko;z4wmjDYQg+*}}k}PGXj=z2ddcl%$eN_z1X8coE~Q!x4m=yhJuTCD7Ke|tr=9GdAz_{N1?s784 zXpPRou4gr;V}dJNupplvC1n~RJvxR_Y>g?RrVf2zYbXRDk{i`j_(XwSb+0lW_x;LW zZuU24j!GC)_-_iu^ldMDY=prSk5>vw7M0>ogo}k*C<1=_zxPXkK#*}ESr>AAn%N7! z{7MO@(9>{hSMHa}+i9dy=YtD*RWK`Tk>I>1cKPAU8-7)848Vx;ELu%K+$6^*MT7BZ zEPdOdPdrdb%=R>yA;d@7!^uX%H8cRlRzXI_4lGw(j=?$(?`3HsqYjM66o8hUGQ>xm zHq2;pOaCqSr6kMc_}qeQ660CVJU4n)%_!<0)0^>7m8Kqn3GC z$bQ^Sf9TKrE-B56uNe^pSwqxQI%tJNxl?*{kqzxv{wj`5)f%dr?X-;iO){ z1HIz~zZrvT&0}LpTd~@Z+8v+URO{V8P2+%76-3DpB%EqKViblP3ItRwzo+58e!(Bt zrMw7K9g0hJZ(>>wKHM3F_vs;8f6IrNWyl2w;Bg(P_8jT7>H=$(_r&gN|B=HlX)=_W zL3L-JA#{y;g8~U+P%CLwPPOuOezgI2!S(vODcs77+n6;wGIIToKSMS*nT!t@U84$V zvo_|7CZJ>yY@XEmNbm*@fu&iBpjb5%eUw9YH!ZL;x8Dts4_|Nr1Y&N0IW}y}PSD-V zgqZ-Odf`abH+@?V_Q=6b4x#4E5p_!^!1d9xzJB|2|Hs>&@tmjH2lD)*Z5}ytd&U*d zucqBpz*rBYD$jdd>=+}ws!748zAaQGo%J)k_hQF3b>DjtJnk!N&WX9mEmg1S6qU)X z{oQ458fsPi*IAfmGuGzO`z%PU815Koi6Zj&+=d=^{oXUtQ8&D-J9d(Q&?c;o4d^u; z6(%>oGGX38!NLY|Zo4RTd&;YRl)JpJCokB9FdR|2I;-4N;oanjUkHLDp|qq7jfjQD zJFcgRE68jFX{8?s42nr4gJ%{2t>#CFH{m&UuwEgp?Y_)SJ7u+az*o^yK}aa-=un#~ z^(pS_fBn&N(lgf)j#Uc&#D!)*QAdh9ZdX>~yyBwEt3r|;J!w5I7$9SZ z_GyD6m%f!$6aUBOY9wUuW*@rrznAu(S+w)fqN5tRleIOv3kFMHASrDO?w zdHkJ$V1_IE(t=BWzZnY_=F-uMoLbY3CuuXcIyQkgzS|TJtnS_W7o*H&2*uFw!&ilZ zj*V>j(dunf{Mf!L|CceNtA^0~ZXtk`l*NIg52%3EAC)QtEku7ts=Qe=| zNkvdOorjpG?Y=&j2DKVO8A{|n)XQ$AXwj#8{&Y|+G`{_JRM<`i7XEO+WNsLn!KC1t zKvo@Ey82lz+}vl(emqpg|2wg2|WvvgjDrq(>G?R`h4VALOi&(Wp|9h#V?qCy;LG3Git427u#sYrpV@%FyC#TNNL{j>huZkFX8*Bb1= zC$;5m3o>npVOcoL8Y#wS>7FP?J*&#rUcNs}b7Bi65kIOM5U69q8}G75FXdVr>#&X& z_1qP*?)9j#kiOR63C>EwEmAk(vHSDx0s#(x}(-{V;)`)rQ2mS$UF2bkeW zyIx|*8+?itOpbT3UhvQIOq`SxwgYTj5tlkoGh6?`OF?1AWe8Y8$QiA-4}1iw$L_-A zC-V0Afqa(sC#a8DBL9Z<{R!9yzVMz`KJ|0KEL z+@a@VlrD`I$qP~SzKhg~_56Xh#o9|ZshLTRd2+4+p0+FHqj#}-Cp^xT{86SzQDm;0 zdmeBc2l2glmbr7K*x+L0w7_k)B;<>zDqYcuU5V z-lTe758=TDk$wWhRq?bbQ41imN~ukb6vH%dr@@kF;Dsjz3s&3Z;lF+;UVVsMW6Q@{ z5K$ChC+3hs5=8fdH=R_;RdkEL6N7d1+^}N?h34&he<^C;S%qaI{RzT}BL=uf4v?+? z`9ahvILKxSK!U>t6YjK_F^qwy)FX!@oC@+jOl+mFeiEkNB(kYGaYB)OtydQ|G()fJ zUfG|*8RQXph%K}$DH3jfPi3I1GO95JkJgCbNd!pgQmK^Jj8x?+h*fy(e(!mwQ??VL zP@$1V3h*YEN7N>GVy2u7jH&pD8tseb_l=*NjOAUfmLevU6AniBHsLznV4>I95nD*$ zrkCvu4F&^qBoLLNxzv7RqP{r?qp|YO)?fLf0g6WH1)rxQ(9r3?-#3LtTd&!!GxYYJ zZ0-K@{Ag*Dn9S5Sg{Ch2ncq1HXl2MLF%`GOQ=Rkad8nDScd(<2bIkwW_O1m=j;c&o zHx2Z%9PR3PizULs%gpFvI}WMJIL!#3Z06tEiAfWLZ{TzSl=}rxQ94jF6bk z(P$<^RD31Itio~8^ZYkbE zTmQZHe|-1ezwWJDRhR0aX$+y_&39@B-3*?baSK1i$HNxVh#&cDKQwv6*JwCZT&mH9 zNvRH9Ro;-t#mlHnROak1S5TN!X_X@+6$J{13jI4uCJN*S=I+Q2>S++G=C(Xcntsvx zTk&;Mr$>Vk0(WV(jQ+?mL7esx{Z2aeYFv(se|Fwd4JVSa?bRh<0E3MOvUBbs3W5;9AhoELMOWBGkBpLrXLZ4ZXLS zJmnS;XjcRWq)GQaOOCWK59~#{nvg!3<<%`UQ5a_Id)*!hME%8CCrVb~r^Rvl{EB2O zzw?gLC=I5JN44^o@Q@{_#Wxkkp(1Lk|MA+MBE|A&X9tmrP<&&ar=Ee5yYJ+ikOr}( zOw%Y>!S(Z7Z$$4bRQXL&d*)yjv@#mHq=JkVGt<>L>M14C&|c)TOnUhCj6S-V=H3CO z^xlSpe|a))@?cub?aAZKZw&axR9?z-Vu$-@(Y*!>{-5fWJsll$bUDBPc*fnC>sHcV z^UcL@M%y<3RK9BCS&L7*E1NaO<++ElJI=0LCSSI3He3=M(?fav&3`xN*3vBncrCcL z;=`p^7e0UAiZyf28W_||@PBj5k8AfS`}bULqGiGhUS3(T_%qt=%IVb&`Jzw4_HW?H z@Cv-%aTl>i3n-PUma3bpWVBG}{&UOZG5~h=li9)Dz!!f7Mv3|^P*)Q@nzTzx$7vM{ ze-Mb!xW!b~-B(a_Z1tEcR%C6tHn<-fH?A}XwNf>kUr`*!uGY(|!^OgmLiuzz@9t`T zV2*xEWn4b1maUw*Cs!%z1#R&jt)MB3??FACp?t8gy!NUh9&E>EkEP0;mF#Qvmxi^u z?jER--yn3}Us-UNERQTSE?ycLZ(>}(cq=*D=)&_6^M7uBv;f5w(4lR_70>~oxCev- z6uY2se5BX~bpR-KK^*{!T~Ihcu?q^vCw4&{@R4E{)B&N`1%(3?yP$A)>I1$DqDc0rv0id|4RLa_@9$0v3{9q@@=P$z(57Zi?A?1IAaiCs_! zd}0^W382^og(DQZpm2O*7t{ft*adY0D0V^N2*oZa9G}<)b-*WfL7f1KT~Iheu?q^v zCw4&{@QGbeCxBuX6pm2rg2M5MT~G&nVi(j2px6b4BNV%!aC~AH)B&H^1$6=_c0u6? z#V#lupV$R;z$bP=odAkmP&h)d3kt_4c0nERiCs`9fMOREj!^7^!tse+PzQWs7t{%$ z*ad|n6uY2sd}0^W0iW0fbpj}MLE#9+E+`zI*adaKCw4)d0E%5uI6|=t3dbjQK^^dk zT~H^0Viy#SQ0#)j@rhkf2Yg}|)Cr*21%)FNyP$A)>I z1$DqDc0rv0id|4RLVqMK2wQO2dvu9CV6kTdHf>;PxcyU4reTg=fGU>bhwpFg^V_|sM&yss3tn_#gxV#^QSLK4ww2HP05 zQb|6wlXqU3CZo_|yp@?$|Jz^M8=7VJI|NYSntZ+hQ}_V&A6bdYxYMa5u` zX8P}*-K04QsWH@zhJ88?&-=$o^YtPDUn%Dn=kl_gjU{r@W^Qv%O5TnbX}fvquvKh; zBU&pq!toa%)Lmv$eg9Ex|Ax(0v6D6JDTA$LsjtvZU1({vYcWN-2yFq*O1i2gb}Rz$<_h7awxW4ln}) z17LM66@~Tsb+lb@gdxJwmqC?Uzv)VQd+vygh|mDmIR5H+hl)E66~OM*-Kn^PK2uNL z@-%Hj7hSNMP;>@7^@)?B(;gR^`Xy`s1bc0oRdTd)d5PGbJeOTxDW^dxXuLmpM!sHb z@|V%B)dy-wh@i-izvx^%qOtg8-rX~a^R}id(Lf`(-h3HVd2|64KussQ@cge&3Een0 zux%*R2-#z{`>dPi{Y=8Hu{=--?u3bLXvtQ4+fD2-%hvZKYeR=n-@b?>r&rq|7Bu44 zx>KqwZJvMnqTj6@dgR(w=Up`LNMY4`KRUAMQj?AkKCtFP2S%i^uwK79Rvecbt; zTh~AK;QpaMzrsGQ-9I$4iu{OMnP@%HuhapG6A-#v2C&?8Sj zbDn)1cx2)kA>t27(4!BKU5{4CqJLU{bY!CM#h;0J4S^R$;G0D}o-azKl+ja;5UwsM zLz^L+M8l4^1t+cTub5Pc5iVyadD+0>bzea*Lcm2$6@zy#d8#qh)zVk8{z1~OC`oEs zTAORhA97kE3l4xj&fCpzh`(F|h?p{b}lk)w&?*YCwv&r}=1U^O!hCWoK70wj_!cfspW z6|EsKyUH}nYaui-@MIw2*xS1sh!N9JbUYk<)ku<`Q+UJVCM9}z+W79?E}2cQW)$Vd zd4JKB1O`5UZga7kLukTCelptqUg4vvw269Tp?|r2a6yy;(2n9QSwpMOIC5-5Xoi_4 z$}gTDv4CS+BfRqh?^VC)!I$$$U6$(ex84z5FOvaLpsTF1-i^)JWacS<6h)IO$={)U*sqM@cM7hw8@5+SB~w94ogYK)nI7;O1h8YT^d96 znMR@_U-Ft0rcti@B7YoSH@XQQ`h>VO6PQMBxfPDAC$rdg6F#av(fu&H5W{iw%FM)v zZo?q$B`|ft(V?LmPFiquU}*HD_x;bv$Y_d=KRESW|GxI_L;cHt`{6Ivoa1vh+`e-D zk0*BjcA0(LGO_!)WgpnG_U^;>@%cz7i!J49-WJ6 zO5;7Nh+l{a=m9NmI>$QLlf%jN5h6Zv{*#ku@uyf0FfOr`;wJebjqiQOcjiV_^hN~# znxdOFd4%T=&1LFqj&7pydu8%+PD;s%Ozl^ZZ`y?gaGLrDLmMl)5FwBca+2!n*1Fsc zn%LJc;OH_KEp=myC=!E=>@wPQ|0_DN44tA)QrOdU(M5|V$bc}+-^ zeR2N#YE$RZxrE!i8y~-|bM6`Bi0m;rw-N0Vji?K^Hx)CyRw_Ml!R5TtIhEp5$!o|* zK67v?1-i}aIoP@L9;ZURo@5w>g5y(vv59VU_PnhslHxSg`*O#3NfQ?g|HA1IU6#a> z>Qj5^*@>2`AZXJK!bVwgY`uTPeNbk)EZdfI-OI60yI0w^8K*}Cd&h$3X7%>s;V5Kx zdn57uu4n`}ous?jKfLE% zPrMjq#p0GGsc2}8pF1X^Bb5rESVmFw`4w*=x3$-}Ht z+qF$@zN9ps3gC-8tvKSjS6uOr<2+C%S@IJLz7IW)-!r~4%i48sGG6i&i=8jcl4lvM z53?hL))&ESQef7^lR$g;Zuv)TffHs(hn1^E9yKrw*4*@_h|bTl1_g2!K|;T9gTup0 zH9jK@aFaNKp5z99oac_oHnUPEcg2bLe(M|h#C?ET)>%Rgz5&a5En%czn$S{cuLy`# z2zNt?Vj>eR{HeyQ>)a#}aV7yxFWZ`1@#INIq`2N-DjtYJ-w>_1{+0j0A>&~w_ zT>z#Fb>q`~vwgb7L(B0JNPX|tR0Ivd6Z~?2-!pUM;Ki_}ppi+@EPuA)+CTBZ+tSDV z`Bz2W@&QOajx%4z6)(5OZ+wdN(wFFsPp`W+#Vm1Ggs5%DrCxS5N%2bSk{6~1jg{~9 zGDZ+{-Ee!}7OU1i%|~@#1}*uBPIOmrEh}bAQ=)o#^+^>mV`)~58b^B>NYI;e zmzi*lJ!!YSk~48s8l~Q?9QtNfUbO!02XBWnj4sH>e%-s*T^wBe>em0pzGvbminwp? z%7k{sTT9s#52METmm^*JRO$~tFsT|dNN~+nB`ek3!*#2F~i2BjWoxQJCO1BI$FV58RLJ zl>saugGr$xo%3(KV(RBZ9a+KcNHo{XkyW!^vbQ}Skk9bHRN6nWd;TOBbHDaej@wVI z!D>U^uSNBKF#sjap6kCOid!kplXo&~IP&W=r;I@t1>8rmrTT%^0cjTuy3R7AXRx}E zB1X2y`87zT@uAakQ9Lfwz*+7qpVE+muaF&QQzg9I8ZUpol*^yg2?mORu2ADMZ`NZ4 zrX>~K&1^ZVPAyCIgF}UP;Z1att!TS!V@!+@G z(tAbhaJOXUVz5wHn-LegYuVp$4zLm<%89o;6QK6&gsU9fPVd=kO%6veMayy<+e51- zZ>ZC=#%0aL8<)L*dTiR2qGs>2gR=9SwUH9~CqCuc*z=wYM2L}rE zPi^hNRhqa`ARDL#bVT@hCPaXnF6}z42U5H~ETnlyHF^KM3!Qf_o8HPKhuE7n(Y+df z;!~qnJjbx1gof8YPpg*3@Ip>9m;C~sW7MQEO~`8e@Ld?l&oo#X)e=>eimehfX;@2w zWXI@72lBcmZ$7WvkJp81G)%&%3az9y4&FE)c49<;p$PjvF>|{lVHlbQ3nHPgg!?WI zWVEgs7aj>yb_!_%zvcqN$;Q8UBbw&aDV`HDTpMIY@DF|L(z{y*jZ@_BWCvnn+Hg`u zZQ#cjCCV`Vsge%v#*5aG%prAJHH3X=hw>(El^xA3)J_qNk%ZRYuoce>z67($C~XG* zEo;SQLb`n6+v4@pNY_uv9Z|q9yQAhKnxj-N%ok6nQbzO;J5ZnGolXqr+9SI$qzqs_ zRiZ2vI`{(@^awOl!bf+pBhG^kBQKF-wvxEvr6!3GU_e)0qF8~#Aet&Dc2S3+32$-Z zRuu5rVW%0Xrp!VX);k5~io?U+uEslcW9~XDy!dcH9XAUUWz1A~EQ&ibGBG{2a!C+L zFeB$HrKU_Ga}k$pVs81wq8Hrrt|CDeRD`DZtyE@~$FcFui#Yl-KzXW*T$1N3InHU3 z3l^h8Qd9)KMB@~C`a`BHa+p3M46grn{wpiNO5j^1mdI|unh4<(ppTHF(-{lmm~%Ex zkxT;F5Ww6CMiL{xM(zqew{X%Lm|7Eb6|JIuO*WOabEzpe`;OI{(yh$fQXr*WP=o5( zoK1f1n(}9k?0l$Qxt`I)gc=w&X<`dtYDJuw-3o2C^~aBi3Pt%QNW10e=Cc8!b6*tS zvkJZ45A&uFd`-zN#kc#f>vMU`)C!l8KXUa2U-qB&DDFe);5XBDC5zjWv>g>8qvMqO zws?h{NiFYlxF#c_lWs&%(WtEy^*#JqDLOS-?`zhqK85`WF|&noLhvBgH&nNEa1qWz zpdl9d{`_WdSNAW4HCTI!+pM`_aow9i`fr9Cj zr3CnU`}BwFMI=l+r=f z5sk~D$|af?;hp_Jf>;&1u<`s>I0nB}RK|2_rG%5QqM%TG=OuU4c#@-HHkV+WDV9W% z20YOJ{_l5Sx%j#K{QM&9?r zkFLeEZk0(N=EXL0+wQaez8bHx!SIXbkv{`A2R%gliBzCdWO#XInb+??Q_w*KO z*$ULswc<#&pbZSpI>B0%V2kRs`eG)L2pci`pE0;pYznOsY19l5l}^io-mL04i)N$<%?t9GViM3?Hc0 z?sMmH0m|+CiyEYAL{1#7@k#}pSc;WTp<)RwRH(#IfdY^iC?ZfZDSg? z0;C}3i5vkXfD!=)8gc+CdEp6k4x~g0`lU0JB-Go0gr;U=BuS%tDC6j!BL5?nl9X2! zKf4XYUWGQV1REoVdd0mhAO9*dS7h5Wg(=GIodH*Rz_Vy_+n6%lq=H_#e z;@l(HKn}p$VTNn6b-s(n(Cr7OPNGSbm@r!@-^Yceug-sm&sH%9@qY&jW8W&d$iQ2{ zIBWB9 zyxma0>9J4LNOf`9MwzTA$9|a%pbd;UAPyg0PUBdy?b1oMW~YlQyEupE#mxc;q6~=R zO#GVi+h4Rx&^4QQiZ3#;R5~Rxl+W=H)+FH~6O-uxFv$Q@5Lh}0HJlRNa*Z?V_uhS? z$Rv)AWj0L+5+_z!OCyHLAcZhk@xjM7s0=y@Aj!5y!YUJTKfW!n+G=rb0h~c^$7<50 zO|?dhNT3~xP6WTa@>viB9rP}Fs|%x0(n#2Xgi@JeUf81v3tT}qGLA5n;1ofCB^er#963*1a6Zl`sZ=s? zGezB#M7zIz1F+eRwkN& zgI9ZOIG9>a(VU9R^0f%&q2Wk1Yar1VRGxvkgndI)874B9#)^oQRHrra9>pxmNam1Y zoe1kWl&G;2GSJGdOO|4#9sqh U=hL4+!mCCDWBSlvWHTmq_Cz8fhX2!-DX}e)r zqzzf3iil==5S_^m3U(fwCZIXTR?Z>f_uzrW2^8dJhbEXw*YkGk;T8|p72n6?2!4}G ztHP^!oN^Skl5ndf`jP=D?+<24GV52aMtZsoIuwRu4D?f z6*XDG5Z@2-)Ehu5uubY1LVPCqMWXYZ<0|i3CFQA77ma*Muu^?n)f;lc6jb|| zF##rGBh^eeaSOX_ti^;reVMYVNt}8p|XyK1hNLgdbMvsAO`< zfq^Q9KFO+)x>VDW(oc%Xn{#wAUiRh^Bo#BMWg1Idrez1H0cHoVf4fwxk!@sxBTqR8 zeM@3!7DL1`sB}k3xf${o=f|~c@|2cZk|XJgRFTZQ3Ha+@IqHFhl%5AXzXXqjPH>t= zf*_Lpw@l8BPOYQ`jR?L>KAVuN66sedLe(6+c%er1L!ZR0Vfj%797xSp3PvG~SH#pT zHX$PBwhOPI^72-?pkZGKev#@IzdP??tv|7;_^xqzUBXztVMG2ZZBUl))6F|&60?rF}BfF;b?>Mw%`@BJYWpQ|gyzZW2aYW>&_?gL#l>N#w zX|iyC8F@^ctjW*0yIdju%WI>>?OEKX$*!mo`@};_uhXnN)Y`bRctf&^thpL;&d!0G zR9g?Nmr=&CS`itm8(#Q*0lo`E6lxaKcFO>#jJOlH*Q-<)uB-G&pmTc{n^gku$-~w2 z_vX(?Shyc`W{wtTv@^jovj#PpDO62VrBqy&wer>EC-E!gsfL&3hvC%aS}{ih8&vYf z9Yu|+c}HIxcB3-o;!BbCAB4rjCjr-JQyxPwvyb28%> zy*3M{PK_%^t&R#*OL>}LGb}3969Gh^ym{oi%ouS90vs$38sUx?`LQAounPw91p5l! zu}DC^g)?;^PqYGMMnIo16F90gP{hT`Kw?H$$ZU%$#G)?20Xj6c;d|2HigQRoUtn2e z2_9MjHIt%^G>aIW<){dNhXxQ1Syrh^jKs1&e>O>@UI~pdNdtmVz@Y9|&?J+}lDpsl z1?ti}YobRJ>)3oLG@~8fV$9z7%mz-^0jse}VrV8@{Dkn5p)C}scJ#Z>r7IkW9 zs+mJ&7c>j~p4yv*8l-nUGbyxhq*Ei8&JYa_lb{Oflv+rVTRv(!q{ZpPhub*u;Z|Uz KH!VKav+)0Lo+J7I diff --git a/FPGA_by_Fredi/firebee1.sof b/FPGA_by_Fredi/firebee1.sof deleted file mode 100644 index 7b75b23a4b88d2cfeb69c53b102f7a3c667cf14e..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 1171297 zcmeFaeXMQCRVP;Gyz^e4_uRHmcR$;WF=lo5vvY$29NP`kOhR1Uel~3fk?X-Q9z?>m z#|C>$paq73h~RpUhUrAkGAE zo`@*cOvhyXYVWGO>#VB1>zuRqJ|B0l_s%)BYkmCIT2;Gh?elT>_y5c9QJ^_LChGh7 z`Talhp`ZHX&-^sK_r3J4pZwQe`1p^1^rz?tKl)QY{qdjt3Hq*YdmBCXGavu)kI*~5 zV@b<*eEZv<{`R*o-?pUh|L9Ns?8pD=N9puKfAtgecKZJJ(O>@Phw0rP`S>SUO-qh-|?=em+yJ{nWx|No$8vp$z4D26QBI}Cx85-A5o906F&U!U;DL(zV_#q{*U4X z&kud=dzhz``5KWyiIV2d<+a|LP|{^ zzrtx8KplA1k=F73->;*u9?Y=Gad_uMJFW7*c69oLDXV0 zE0Do$BY?2CuvbK*j8&nMfdgZmU|%?*yD+Udmxv8Vij(*>J8|vH{PJqNAku3{x55!i zvOH+9n9U}W=gdMsy?9n%`^5#gW_JzVc7g4w)wL~G!tz&myb{0V;(uf3nG1d@*IoXi6H`J0AeNw04h&y ztc&YXnM?t&uAQ~zi*sykwVoA-?b}&lCkMdF+?JU}PlW0di`k`4L@?ELo??Xka+vaF zXlNyJ)Oh|iro4YX6Z!guP5~b-(G(hSk-v-WP=1}BP3y^W#Y)e zk5~|0Bzp2XY)UZ44E!PYA4aGnqbWlua93_S=LvsR}f}Rb@T9A3f4SNz8@}5JwK4w zbFI|UnX4k?UPRAa(Q|csyT#WI<(g{E7qFKaZ+_^X_jxjX~fyEPr zT*EUtUZLxba$dC+Dke_RPHKtSx;`3g-&qB?TZi z+I$$H>&$;L(!WVp-n7x1m@agXkGoFY#pRBbE>B1Q4!!e-z_{rX;T2jM#W0xCYKw4{ zXC4JEoN>m(-8mOZGnkliA5B&K+6v1Ut5^+w*@6OhP1F#)>4l2v%0YHV8m4ZjTbUNE zcqltF^~KjubuoLK7Ad8R6UX&*Fe=_uZw>ajBwel=?zoHBPE5|t=Y%ir6s;Hr>F z5WC4pjV6<`p;4=eX$mGaoNN=7eMt{vCxyk@LgPA`U+qS~B79z+S;_Nix15yeiFj$O ztV^Fg*z9S_OOl^Ia=hzCy;!|7yKQRDQgPBR3cN)vzRPTTD}uK&WQV*)75SO5 zi?rsfoWa1v3K=xpX}c6v_HR_pu39EARK<&KI{myM0zbQ7cUHV0f2=FuNIYI_<3`?ERyn~y zC{s-VSbl<89uuGi*ZTJfuHR7Eiaw3_UgloDLXv=R8tr8;2fxAc{N%^&UV&~af2G$WaabfrnOTUhb=k%Vo3h{)`Can7umF_TooPiu` zTKEx5oe*m8Fzq5eOPmY))%T0m7%gFCoerE+Yi=j&m>*^184xKq@1(e77rl9=^>$Es zAlqSh?MKVYPVO-1#F{{8;JiU{H9xXQLkbHK&II$b-#n{q*&eXHb#8mnfRTN=2L45D zK_bequ>rM}1W1^cz&acA`3e|5XkiU`aYSfHiLWna1{@e^C1QyH?SnsE4j>$o*13&&NLwT^yWGovl8 zEi-i178wL2?v<%^V{&ak#_7D(HP(35YseO&>A@DZHVkNOmo`xdee(;DnV3ziu}*nj zoNuHadb5!Uue55*$L1y0YV`2VWCCAT{f{gD`9(HSwqzHArUN6?W}^#`HjFqwJilkd z4S(F7tJzE6`9v*nihoL7lc+VR*6zP)Vi0Sbx-oUp7X=YgTX&GN;0xTdhl(FVSkAqd zE@n76v=eK3HO$lyaJK$74mdGqgoZ5fxYLOmZa<7158?V=b5v zG>~zy(iSrb5?z9%VHwB(E$vTS7dpiV+g4XkK9RoBmF25t2g7+VbWqN2oK=kzx-;t3 zSm9Lo>hP!% z8(XUxh}P9%iMOf}JJ#r&K2}^Iyodt~0il7j(xBmcxLv}YhK%fm9)c}3dIhqAzBx#k zmNEo$kC8wv{zP3aG|NOqB@9H6xh(Q27Ph4CY>;47h-NRNa%6?AK0wm2jAr;z%{1Xp zTo*bc9eW1o*aI9OzIFHI$|d*fK2vp#t&9xVe9d@WBM7?%?F9? zC|C6_3Rr}o3s@E_McF;361MoOwza)mJ8OjqM44(RUKODfe>g^4nYO31SC#$|g%|`) zxifKR3Kj}2WWKeUEgG_MTS>+QI&BmM;k2Zxp(LX=2_m}AjZ0X54L@Gshrz|}oA^Qa za}fB`KF{!@op>RFpvDi5g{?>rpEgn02klTSu~fh7+AVa({MzhmJ z91lpUy(>p=uVglvO1mGhy-Hy}&TKL;{dlr(R`tF)bT$2%HWcr^_RC3)9nbiMfGpG4 zU|bZHWfnzCPy5VHwTmD-A0|Sj`gQnS(My!ho~cHN)qAqIPu?_-^1L z6X7YEOE6kVj%>{q+4Qpwf}I+p8W%8HNrK28XPu2181$2%WZco{jg8B~dIoN9^bh_X zHQUY}-DWd!E|L``9qn!EL^69KO#8m+Uf%!*Yrk9#2Jjyrj*k@2Kx`QZ`@U3H9O9Iz z;|gj;Gw7Y}f1h|4`!!Ry4)az5txb0T=iL#OH zSRu7i;p%P%K9zK$8l%K&C*dD7)6>{!Y!M%(*P3z;&k=~Wq|EuXLg z*T@L%nmaYQ^_nXn>nV@YS2zQWv#;}gXOMXs1reuRM`Nx#u@iOKTkhI-@|JsS3~eQ^_>kjOvzuJ5jDC)>yWuKrVia zVq4iy$jzpN->oERJ`!6R+^#vM3xjej`8?hx(Tz?~BR7v3^ElA#0wgf#56TmD zjg!)=9!sM&`(Q@+8_f>LnO?tB`makM@MG7z2*ir zv%BHeKup|XqB}0!*o!mA)o<2nyw+;8Q8G1NM9*5a z4Qome+2bnUb|4-e zRQ1sEvBb)iE~I=79NLsehPyPnOIve;17DOOg0P1>(y+{IrYV<^wOWuSaa(L8&Zv^o zfCJS!2y9WkXT>^;`+Tj!&Imx(TK#6Ueq=dQl>|#_en{WZ*-Ad?HQx(c<87>DN(uQy zrjR0SU&p6@GGK60v=X&Si~=2JpqTz08y(Gw4EWVva1tH;eJk8}#H!`Hu0}(S#&{lF zjgcRt+$aMmEG-#+UM+AHfrT^3*TCp#BMpJLt*);bfE4%_hfVsEy*dbx23SV(`HK4^ ztoe0|ImG%6*8PY}3|oOQNi zU@M)5Ro!#zS)l>V1136P-$&QS42&7rO$OR8PO{hPi~zc{wFpBj)Yn(36OZ@ zYf3{KUo)^i!G^#KG6#uP^3e-h(mER>7!;z}%X;8n+!ou9GqwOp!!nxT#~RlRMflLs zcp7P^86XT@_RQF+tH%tE1yvtyfCm7l*HS27Q z{c`^J*j8Zijmf}eJ_glPYc?m$@!P(YYkKmxv0|YBgPV@5FM`g_2xB`O zVb=9dgMjoNMH7H&Vs^zF1f+5{b0RLVcCL`damIqSq9zZk+gPb^SK7WotlThclkBp4Nz3j-@Juu@hp!dL+(S;r|kWt{aqOuJQp|~ws;w42<`?V4Z z?`R2Xpz6y-ZpZ!E9Har3(ZmIT;m*pRsLPN55uTzF1{?&{N+&GgqZhWMbrvTW6{1;d zGTiPt?^XP{KNb@~&TK_gyrYq!)?Oc_eVdDhV6>rxM#`a!kKyT;W z!c6S%Mi*ENuLPN1qRigD;^@3Qz25FearP1R>aAnyXh{#uoGShNz27!l`<667Nlu51 zK|o4>G4a!d6q2h;$<`Mu2wThh3w7`74^69rPF9vImWFMGfL|_y|cxny`5{*R6_0d1|!4-$3bry$;WMr*}hBf8LiV#?e_|Yjy8kT_! z(0m$%KXF~?bVSBZ6ld&uRxX|N2Cu!`VQSTnK|oePQ^)IPbg6p0>ut)-Bk$Ln#JB#? zZGw{0!CG)NiE3fvnt`dup)fVH-kM#4P?yHCBVJ&W8mY=ak5jS&Da#Spp-Jg`uXjg1 zyqX?t3X_9?)KD`D+?sT>370iEu(kY^#ngO^|4Ngu+b|alKdK&Xr(q%4NKnnF1zD-J4^%K*>7#pQU-u;u{Zgi04-I@g*NWLuM^ z`CG>Pr(FK}@>N=AqiNVI#OCsvN*i5+$hzCd#)uiUsSt6&T92E9a-xl|KIu>KA4dP! z9iueFkq7BJ_feFApt8tE?_osY=Ftz|m!!nQoTH2quE_5`Wx~A*=Rq?wv{asr= zN_*7TE~=l!1RNfSz%?nyhI^KMlyW=Y#??}npSow8y%FB1{ z?pbk+s<*tuRB?BT8mtbt0^XMll*-ruQrkqqX`*vh))2sCEkW#UtOTqnU_((4i>-+o z_HIBh)ldS}H9S`J+gP2lO#{PzWNV31tsXe#I2_ufVJ6e ztN`!=KkTm%-vm3tI`=ieLZy+GNy{=3;jllf;@mq6gJ85X^87WuQNjG zYqWA$<8;zQ<=s0C0@7;~Z4sDW(M#ilfK-8OJM)k;4RbIgS8*&^t+YS4vC>rt>~%V} z){xFvqTJl7dsDfd$OR#b6F(I4RlhWT*E7K3VSQTx(X4ZQWdajXwhaVQ%$y%>b9m^|$aZ9s*0n z8PLt5+9F@ra1~K0F05e}c0_1IB@8&(E4)wo|MtyF{Rvmx8tU+LBCK;K z@goikMk~eZh#(JagJ4IX*Q19(k|c=ian{+0fgzs;$I$2v1}qQ(w-3_4z(4MJxb}Hx zcGP`%b9HUf)eU{0BF8V?bmb6L&BJWn@ov{nao@L2L$4#el`NHo>Trl#xqGb2{9ZM7 zAX_vXYm8mSMO_-JY>E9C1;a?m44{N+Dx`evm$Xo0XtZJRi}xN4K4po$Lsg2#Yd;uj zrHopTZERU23Xpi^Yf5i@zS6Kl#05%d2)rOcPPFmWSHk!@Mt~-*vmt`9C@dJQ6!=FF z7q+-B&JbrS)MF$;WRHVoeFGal4UVDFyE-nn3B3@BkdE}N-*tU2-owbw_4)xGh=x88 zKabnZJ)MV%6<`m>!j_dQe%x3&Ui*+%H1;?A6-PTi#D>sH6SZ~5;}{F#hO@3?)JtlPDyf}JyU6wu5+u*L?UC2Buv$ndfJJucm*zHXBxUMVUWS<4sl2tmws%@0uvDnc(4`!ihyS)_`@Ld88h5WH%1 zvMryM6O9A(c?z2RAj!GDCVtWVr13KX&kA^=L6QD`!EKV>Gg$1LL zE|{AUBuf!L0ucKfdFZy%1xrW}+2cZBal?-)4UVDF8w{Aw6hwNXpHtm`yPzXysUth1 znIHo?IBGxGeEJnXFcktR5p{PK)^Lt#CFz#wViwVL@R!6J_A<_jfc${2 ztN4m@pG18cceV!sv0&512k#e!6uvZR(1&3mG%%l$T+NRx(vZSQ@x?!X)x_Yy+ma<7 zb0O*({KqIOSZ=pd;9p?N!?KY$1G+hMDnP=t1lHN0&sV_k{s?QumPs7?T=DZt(uEO7 zv{H%2H!ES$z@b5JV^v*Lu^R-hg+G}ELv5CDY>&g%($5=_Tjm;mRC6y1D@CBw5!G*F zWtXSUzmXg`x}UeP3S8XDflYmdtgB`pE$YMQs!f1kJ|8MQZr9^O^?vkw%)pp|U1nfq zNtdqVl@zUJq~R@ksMJL{*Beo9mZf1NS=6T1fwI=pS}MhRtYF-hEb-VxTr_)2WI_9( zQUh!!AYt7duY3(7fiM|08tK@CNU5O+dS%jK#7HBMXe45;sG>Dg;85Lq*`ow(@66Z~pO1M8ki5$MDSNNbX@$zD@wbMekUSdO_e2uKWg>>D%CK?V$# zrDG$?4`>b1e4|N8ljL;B7zCt4e@9dMk^!nYf^`8UQ-5UoGhJC81f+tKwJCua)P6PT zXwz`728YWf&1Kfy;J}x!vcxMy!;WTGcabL>kOc#4N3E1yx8R z17imEB?Eo@WOX;OEjNS3elpUIGoagRoPNfs9e2l>84`Z-u)Io;`0;|<6=7N`#CxnD z+q%gE>py3Blpu_uHfUgU2o0t*Y{74N4*ZMT>H$R7-99!(i(fO`UQUakqb|EJ35}?P z0VjK2`xFaX(mLBE7#E`1=cbRo0k#K_G%QDB5K`116Q3stAEa#}iuU-tn+%Y;hu=1h zwA&2eL}{Rt2HwajGk_(i6Ed(8UC{g{+KTfsOC(p#_S;yk>=A8ngG*JyiyV&e)tURownt-ajFfZ0YlS9cJQ%9$-DqK1|DbszQ)0vpRrE8(5=V*4{nLpoUaWe-cN!d8E+ z82XKL#@xWaRa?c@$x^F~YAbI90P~EM1&HXGXvmgBKxh|fP(d0hSShk#q>;MK0B@1& z5@yOs`#|L4D;T%c^)&$1YVFiNVJlVUf7b>*%-l~5Cv=&1^y9Kge~ri zGqwOp!!nxThf8|IpSUh`MjA74#WH~PaSI}x?OV{YQ5Q?umSkG>sZ}CRpz$jWy4l89 zls4z5Uv9=6ZW+IR{Tr>@4B$hzDUHe4aRzwDm@5D0!415Lmz+6%Y6!(^bXle)MKexd z;AGW;EEV@>a}Ze)``8#QxMuK-cuJjTh(%FTU2Pzdy?>_Br0;B(U>x}nzJt+9$sp$% zx(Jeq@YE$p5*9!PPq8$RDU%+2TS!~api}r+KHH9ie<}xHuj0VqS<0T%PGNi*Yy%_Do(Y>*W zlVy8av7!TuS?f%o(Q<$lxS84|n)R96fr(a(HUZrxkmgHOtl3wZ^gz+CoD4mq4l+-> z1Zi6ivWlSgq;~0YI~ui%Y%ehgh;@^1WA$jN&JSw8oS-y>;zgM(@sgt1%U9rE9JU7# zS$F%`7!8wA^8;xxo)Nzcb1vJ8nkI^%*BlfiS}Bb-=xwZg9^f$HsUDlDq6e#mL?&?? ztLF{0M6}!&Wz63PaR)0!z)g`(G2;F8+gQaVI_*8E+gM=$2BL9iXioI7`DylLkOC%2Rd4^Ix^GXXq`p%gTC5>fLP}z_I=`XA%)~>e%!FqEl&_k z6lJ35ON(Zoxb+e=0h{z^bC96&4PhD0nc2FKb*y=xh!O5{*R6O`}QcEDjaP zz<{-qVF@|1A_SHqeslyG>?l83qf>9olhF#`|jO>uG z=#ZQ}cwftG>n;K*ZMB)oTKC(GxE-xsZYv41mG;`o!!GJ;yLaUkbbbaXU$g^B(}9gv z6N7-%yhvR$n5qV@Nk^M-S%VX|CCjv=XjU--6j7TF0@47>K5cf*z=~Yq62CN9M-7}s z>0%Oh*%-lK6c&tD3j8C83tQY5XFxZLB#7*Bux!x4XgUpX-D2>dIntPc zF#}@;u22U0_{r*S(zg__TJ($^2b+PNf80F2%TUanbY1Oh;G9XOAr!YI%d|?={|%d} zvV@^laz&zsWE?ihfNmBE5Lps)Y^SC)=JOTzM_5B%91$8(2?I{{WK9>#(mLBE7>~k& z(Mob;g)O#0up=1t=pm3K2_k!(bv9yPD4mA5E_AfP^GLhQz<3+0U1r~7V*wi}GXo}5 zZc{O9KeeEdeMhd<^vf&}U-@{`^0%>?`Bj?58(`bu&iRfS8bY{%V-41XTLB9gNUg+H z>VnfmwcA+v*yL@j7L|2wHEzrk4Y(DTy$6k|MYLWv)fjJMh0JVICS78q7dM)E0J9JA z19zutC%#9=cpEF9uZ)y>k@noKA%Qb$IKr&!odyBvJ&Gm()5PqGHwZ}O>=qMI!%D`2 zR)Hm2)orX)v6;XrzjbP81wDM6hJ|z^oiTT1*Nwrl6oa^ZvE~nSTj`7?Y9M4CuJ^2j zz~aOYg(W^68;jsZm|g^uXZ*M-q!If_V+O8p2IxRy4_55jQs@`2yf`$(;uif)Pl#f`vPh1su*G%= zwgh7fkTfg<8K9-p5Z8syNMi=Z3=EI~ECrU9uF?8>-YVe)v}jf1!?S*9gL{dNLtO%(VShh_CR zV{?#r2nKYsNP@^7XPpfi z7)_@kt_vMITWn)|+GPeVb_qUWj~Upb3}79r(PgbYHV4Z<*5At8)|=(F2KGmPynyav zEDVa8{iJkV?Q7sx$JvI4P~4U*(~_cDX@Xy_NYva;z$O`+gEYW0n$K4}4N;fjK8WxX zl`!C}>>cQmbi!TfVp&>eae|d7EEtV+!CX1A!WK&rKRN|T!!nQoS~?A0_d1IaWa08i zN1Oo+`AA)7ATO&}3QNNB7*d{zP^a;z4$--Bhg=77ecinF=5n)p;{w>6pU$|olc6)4 zX+!IaBVjAa*c`;xmvLA|i!*%CQJ0HJwN%9V4c4OXV85QH9mAp7gD|k&T+%~8n-1&yhhj@w3hOkN*i&1*1cvR4Rf&7 z0Lx6DuQaR>fl(0QDSB05z{xsYs1(Gjv=!-Tf`yGnGR&1DD?(r?;)g_sZYvpC>LQxU*NW(8y3(I ziWgB!yAmy<`FzFwskvO~vYM@MiC?ZqB@A=&t{I#l zp&@LoaT_b#>M4ul$O>4tL$DE&|<{?P47_&L%pGeElpAF;;_j2Rd+P|JXE z7dF`2M;bFQW&jz;C~$KUrPH=V(U%rQWtm0M64XEyXE~w4l#Z?7w>%4wc;#zKGaFws zus*?tzzZ@5iB|H_3tQ4U8zUGLqU)CPx=OmR)fq@_WP`K>AuyWZM}t3c-9iJJ2TXLp zzK^bt85lFLn+zP!Pga+^N#KY&PzJIKlY#uXnlRK*SNj?`Cp8*ET%+HVMVag=L?hoi zLCKj#qBbo-%+y!SY{y+QT)?JhYz`7HuMMm-`FuH8gWdpEh(H2FcuEDeMn#)Olhzwy z;ZG~ckrg4Z4T2rPfNmB^5ZU9bvq1x+=`_T3p)=C%GeEm{Vf3I_H^)5eNd^r3XkO4- zJ$;!M;nkJT-wndw#;RJS*`R^ZRoIC}ZyUw#Fcq=IW(-Vi4WeCa{x(*=r)HgzY8&%h zz$y)AY9fU$I+;X2q1Wv@8V9X3-o^?k5;c%P@9HE7M*|X|OC)@}jg`$s{b{Mx101`1 zdD%S49+x>G>KOLNm~UcsTo-zs5zeUL2(zwt8U&>GD4GCF6SFJcARv{qTTH}DSjkw> zDzHRre{N${D-^2O=5qf_1X6XMaZ{}7vPVOs90Ec+*i*r%6)u|Vm{pOhbsH;$Khl_i zF$4RbftAHeMHjF3Ff>HswrWdbX+0^5Wi^YM*5Cd>R2r7O&e&pwhzpj`NL$Ail|^DN z(@?WJm$1$Z0#`6FU|A$bR@h=Y1Y3f!1xOl}feg^nX^87WXQVyJfR6fc{Fg1!uy@yK z7mZc;?6Y=Nv3`uT0JJP#j^X)uzS3|EqtS5;x?_8zx%D%^x3R(>gdSkMRomQDk7FN6p>MjA6PW?;;~n1L|^VFt3d zs!(mcqvd+y`z$?PK=1SDbl_XMuJ$!>D+=4t5Q^K9C0VKlEACI!Ww;L_JVhl8IH-YJ>4YWH#j>={;sm2nSTGvtg1K^Jovl;oA`eW2C&$n@ za0x=YkuI1kL1d4!&fCotl+mdBkQZ#${az$bTY!4vu%GWRw2$NBx5l=(ZWjCn^dQk}j zPWI^%A3!*CMQ&rIeZGi;Zb_*ZfoMlG-o^@v#Ejc1UCo_g=V{;Rn2+FN2F45=Z3eQ7 zpymu*&7Gk+Cu?xW+gLRwOVscUB`6!(?3zJa7YNS+FSy#Wa!pUf%=9&bw9evCk&LYO z{|sve{t&eipiAQN^B4i=ixN+cOwYQpnP@GsaL}c4JOJZ zS(M41q$prp2`GVoaafj$Gd2ftuy-_^46O69yJj!}BVENKFP83*A~c$VvZ8HIX|y$N zW91!dLz5#bLSPdFGlH=>NMEZ@jMr(=U;D+!Qz1VT3CgmRfQ;Z;8?(N$m9qevkX?E zzR3WfaY4iC*Gw-nn|+-ah^^YfZLBnQAb(>kNEtlUM5)@}z-gk@+gLeR0pb|E1;XBh zee|1X699OtAaK~<#wxZ)uukj7Jd+~8Vro?_#2TN++gKqzeuOhp>O@>xFEQ1d@44he z)2|OJ^$c_4wxso>=z}ywjk8SM6Y2#P^0$rRcHEx_HB;$k6vV0qH@0$_gP|zH`xDoN zUT1`{9gZ;TdZ$4^dXJ(Bz%((t;tc{)IlIL~)UeXHpkYrXNHx>`+{UW5b+XIp*qY;E z?ioMI`eDXNC~Uc&mCe2!0%9qfuN167E~_#{L*63YE?VRB&N6_Z9%;cs@7{={_=!$@NW z#tih60TVU5jP@Q-=N<3s@qDGhhcq@^2DEF8uRF^Cf9UqhI|CnqT?SBUSJkV*LA>?@ zr;RiO;>Eix(~_bnU$ZD$=NhP@ye2f5;{I$75-+cf#Y&a?@sv8xO4Y*SbWkvoMQJqY zI~ybzjlzP_N^)d{Ew(|hBN))lA_*dUoOL#6U^JZuuj}UtbS>d>ZKR!N;9}<xPV!XE^rOwFttux_m64j1JLZX-7ch;?wf_#nTg>uMxdTgi+kD;T%s%QXMi zF58QXW-ni&HuWIBTns_<)H5~*iC4ackw89Q>DYuwSy3y3f##qf(Mmy(0ooP0jg>OU z(P|o&8olXp0k_b!t!$Pj^y7-I&;42&6A zGXvPvJD_oA*dmF=hi>UY%9oru7#c!xTW#h1N{N?))>2+mX(R5>I@b)3`y{|t11vKG zQ5kgfiojK>)NDQLbb*c4Vp(Yzj{D9G0yp6pSPf*D7Yovad0;8xN2efw{Tz&nXt~cs z85+G?P6wE1Cu5V{F4vJn>JC%7Bm34&3ZzSn(bkxOF#~I4K~|){PXql`f=w4cvwWmo@Nt z83DoI3ZbvtSheN$2>EspvPYu-1W^AFBf_C(V4NI>I&#^5>#V&w+uSI)Sq5yavzh8q zYi)6jyHQ?VyMfjaK4uiSIi70>#ciP`F<|?GmfKGBe!$3HGDJz-2x2_QS05<~e{{5x z0O{$PfgK?@Bk+QtAkj)b#ln`f&c+A^g=lsW8Tc2s#rETjEkM$+jAr=ZW}1n|Ru^&8 z0f`%_pA6t!A8E|Mn1Qu3Kx=EPuh7R&R^wjuy$~$pu*u$Rf5zP*nZuEB^)i6-CS8Q- z+=N)cxGia&jmAY$zGhLh&NWc=RWrA{25Bfk8BKhMV7RmLC+adJK!m5L#05CnYnG2* z*pk-SF2T4E#eijz99dzD?GS7U#ugxHSOzjcOQ#{O3!Ra6p8?vv3!?|cx;bsJg9y=NU6r zKpti{HG11<6$B19-^QxS7mEUR#UG7cQ8J*DN%RwXT__p{t#m-QvEpzMTPvAwT}cA+ z6s9G}95c5mlP=+uyBU-H<=~sR;{iYXZJE$+rUSZ-)nyS|b3Dvlt|YgQDcdJS= z;wkl6hhAr7XG&+*+6)cx@r#|>ZH^o^-wfgYARtvBTTDdjX>38mcBd2pBx@Z#?%P-) z2~?aNL0W>$)$=vyy;&o9!R8UyWvOI}q0s>i@`n>U@N<_YI!g5}Lm08g3~ZMH6R77c zUV%#NK%+BmOJ36@MU!hJtk(&G!NNQUh+V_uu=bWPp}VLtGa+BOOi#vM0}Bgmj=~32l^JV^<@n zE;rI&L&>ZmyPfE8UuoFR&ry4W4CoDXMwMKyg$O_df`K?-(Wqvs7Rwp>x`I& zg+Hw%M^*&MHVAeEqaHm3lEi}MKDa)%G%QP*x~PuA1|rro=!`UGV9danfqlvVwv>@} zn}Laa>#lbnmc1hk2GGX^v>D9%T>$YnL=K74b+xa7Tf<=+8bWbfvcyY@qQq+@_?1x$ zvQ*rk%|RMq8O`S_4J$-ku!Kf)P);=YdcquER|{LxI*SvG2~iAKD_yXJ99dzDrHCJ$ zf}~*?$N(*!hPWMBryocMxJe`gf)Al z0Wz?1GW3i%$UGecq)b#tOZbp3m&H%dBVANjeS=v0Q>FPeqrlDa2Bs3WWSN!}&0fAB zh{4zVNWdl;n}ftFUjrYQTKtK+>?Re#KvcqjlYP3Ri{&eQ8>^;yl06+T5bZSH#;QF> z14xWJ!vIMhA;t_GW(Lj=)9owmb#@WdoTYJRXwFX~cf5^NV|pSrd_z^wrkbxAbo7d# zd|zAZAE%i11xMbl3}jA8WbV06!Al%XT8a2ShEf?CGH4%LhH=D zfJFMzscx;(g-%Cga1lNn4RVL6RS=BwNMi=Z3>-!VsL@T`$PJiT`;ZA#$^#wi+@jBH zp*yM`WCl7KavC)Fj+}1xc@U7A3mtsU0GBmP#%;+mEh(B+i~t3K%{4j;B>dSNqye_w zpQy|5Qq4#aUZWBQoUFCl2@)E@)}GzQ%KiWaj<%ARKGkikuCp@1fQy!!2FL4PGfWpB zoM&el5PM3i<^7(znQ)5|{eyR#t`UcQcdKjf6ZSgKk}l8R1m4!&w6%rN0M^>Qpqr~+ zoUe8q@$pfvCp#T4+5p{bpmX3Vn*ER0`K}0qL>6gCt=d`;dPUKP&Q(!g`w_UU6!;gn z#Wv!M>_tz2_}Wy%!N58nw_L*rYsd@ej33002J6|?Y`R#M)*E57k|ak~1lb6Jpj%0T z$Q}pF#taOm(-7BP>mB1lshPLD3#wGuVjQ zp8Uv)H~ckJF&&r)PtgGbqm?{}pPaJCS!ZJg2EC|bX!ORXCqzIRW=Gm-21wn*R2pfw z87NQO9-N>aY#zBugZNSl8rgT`S~KvnDg>jp9+TGDU{rLXnbS(=e0wSlDg0uxT&x#a zAPa1wxgfk`7a;y^Nq-wF4_nI|o1R9}FpFy;>V|SPmcj98fOC(${9&l$nML`}wZ@i6Fk-b4amm376h-XL7W(eFtK&n8n zv~Nfndac)e1gU0PxsBDz9Tzo}Yda8cMAQJ=48`0tel%AUh9y9&u}utmYx^P&<8;Q| zs~{_P_X@1DIPt^oJFB;`0&Jv$(2y^}DO!8;oRy)y@wN*`_A=tVbgGMNACL`w{Z(76 zum=>VaJ9B#%cW3hA)n~5f^l2&iiB;%MgK}}ae^{5SeVxUfo>KFkaF3V*L2ogi$B5| zTrTNRLL(|+z{y@BAV|;18$uTqz+~A|#N)kl&IO}Z8 zz+gHJab4)FQtnh-)f0KV;HIgGMLSSivMx9~YfPv9U5=8bm z>uk)xU^)$PUFeK7W?;;~n1Macz~vtM7I*Ck-gp^rV-+9TbZ;LQ&?XIctQ-_I`$?{T zGjK0nYqdJgHZ+9dwq%)>6wOK#)*)9UYHlZBBaA6Qd~=WnShlHFR z&2+--_yA&Dr0?8EQ3haJ>4GH!{|G8#T(~dJSO?^J!)B`38m?sda zQI=md`LVh085l>jj}gkts$F>scv(K?nOMVl39*K9uIPp!od=uiZ>!wO0@xz2TlfdU z-bEO-lVR&DwGY~c^K?DW1_3EunsqZ~L%LiRKkMameQ8=>WkU`8C}aGbp&@yq;FKjX zb^=qHz+}{DV{Pz^bQNFhBE-U4;km&&jAT(7O zj!w~z%w&c~nQ~i+)j;%ChFX=258cv*6q1|mf)$M0l9eSJj*Fti%c6QMn6Slmx&a{# zmtZSiUK?R_?#l1!JzQnsQX zIwd{!j~Q?oAlDe=)eM0$2#61aY+)BKq5n;?gUl}lLIHSPLf!7d<+R~!v zON!b`7u;5AF0ZN7kNT4hq6NrI^!V5qQCtuhxRI{ni>jHQ*(yOaZ9RMGN~1~ZjF^Un zKdn?ouN#778w5Mi*uZEdpJE@I>~YrFn1Mkr>KGcmP16B`ci=<^?*Hiin1L|^!)L&M znG);jLDSNEk9GgBNFSEFP2OVn9qEWOkS?Tr4V)9bhEUv=Eb)?}*{6D{7Bo|yu(t`$ zFvb1Z93)=(8jH2*HAA6Hcu57d#(TQyVp&>e#564YX(c(bA_TTUup=1R8b=2)pzRXaf4&s?4EE^2Bd?dgFX(;yP7|H8LmJAZf6kV1TR{;5n=mjl;|HPPR&kAk zHY!1aO}_ayR)J{xh8h%Rs`O(elubNV<87>vOkY-Jq|}MH$#97&62H}xyI+$NO}{>@ z)HBSD+mhCkq7Tv#HO_Lpja4lhwI;@PI2zBdW(r@JTH5dxbam=TQiL2&PQYby=Q5{4gcOHaT`5$Fs;dJvRBK(goLAl{51hnIon;klgh z*ng!VB~bN`=S`K1!)WQlaPz3Wq&145Z4z-jXQ$pK4Jln)Nha$2pu|fVsP}6ejMoee zX$Vs4GKH*x2v1Q715Wl#h9E&h*oyR|M7bu{u+d8C;$1_xm|zKipqoV!MD`%s^6!}# z7)_@kt_z(#B(sM;jV_HD=qLlaBRj%Ox$ubo{yMT3==EF}-{W2{UwufAx3O9`t7}|9 zXPY+JlKU&zM_zUkt*c(`pu}sfR=?PWhEUv=EYp&rsQp?A3#llH1CW!_M%bDousDni3aXdE~RgM+Ls2~o!f5VoXs?xQFJxoo8imI#tgP!S<;U!1W8 zh==u`JUCcJGyG^sgVzl*1)V`i4}vlXNYB^G7-wt_5~d}v&Te2bYJN1p3X!s+Rs_A~pdisoK_wiZ_4?-}Me(lTDJKZ8#E*Dv zV6>8$KE3>T$yPUV1;*Q03>Wbu~8$=N6QOA~)~ zo!)=(+DzqqkW7O~v7^6@6@7ML)bf(l<-5Q6{p!Zk_tn||^QxkJO(vzz5H-B3d@nV` zxFoKwhq#T&sQD2x(p7x1M;T}|)YX=sb%{-ECynNOuUu?|Wo9!OW{Yy(gPcMc31Xt( zpQt%<`K6z{rY>*4XQ6)YFBZC%-SlLbDM4h98z~ltN<$jry3px}Oc`}Y=Gx3;-(hNT z`ldxOBCl|^jNv`{H=by-Uh=a+GVNVyu_wz7*_?42X7AWN8!nfbwL~)rpIIFf+=>@c zz6NeXG%TPY6t^XUuzJPd`6*mWIfNl3D z>N2a@3YYL2l`!DsE$gKqK||Q;^>YUJ7l&oW%eNl;9d+;97t=5O{55rU`|qmh*WY>5 z&N*hblbAlee9mz6x3QuJNcD9-X?}t?<_E7+e_MS$ds@XtX)EQJLGGhO|1otxSw_j% z41B$?_#s7D$VM761Ee%fzriB%@-j16V>+mmtikbVjSMU%_a}=vr+>j4)_gn>)<|84 zq6AyFOi>7;J<{+Qm|W=l>f{D*f{#8ix%J$>o(qOE6EC>=46bVOocw7B#cheAFD(k# zEDHRK!z!iU^R#;Lv%EE!ukcWO?}uj-g7M8ktSSam!%hIp$8kowoVFVkYG-zcV6ZtT zNVHNKOQu%YAW% zW==R@fo?H)kU3uZ6XMvuiAVdvqulr_&+#sS#z+Ha;H{IB0&&78%lC4V@*OCajC}b~ zGM)kC@g}|s!-OSEO_s&Nfp$A#)KKMeX_x(Kdph_b+aXB_3tyb6hj1ho4Y?`rEuc&wjbMS4W$D%U=aK zwfjpPw%wmqYr%O*0E|i)aFDqy@+lU!q;)n(Fe*f|7YsSF!WP>kk{cC%Gu2Lf17kDTa{hs$dQ4%F;(u{i0gs@x`b0ldK)W^0E=WT zaQ4mkpHUCc+e%CR<^Y7;y}WFmWRJ_75OoZL_YdC0kGL-MIwLz%IG zD4GCF6SFH`2~t}UX4R_E6-Z@gi-~AG%~;SXutckN8!M$DQ!E5_8`h%78cD-icGJ@t zGi%vRt;sAk=lxq3tI@-1F*`$Z!n&GyEp*2GRS>Lc3hR7u8>=GPf|1w&40E0CiU>2Z zwklXSSel#3;yL#Ik(*l07O1KAjWDoBPFne^wO?0eK7Qi1lkxr`M#a}L)VJ`5ZeQBn z2Oe#~(`3pbI8_ZqSC_(^B@}w95RBWB)>%F-n!QFsFuk`Bb3uRUjpbXb?|PAA`;OTK zp?7l-s~U%8yKzQ5r7nE<10p;%2L*{%N~1~ZY>Z$q3JXRn$&nSd*v5x{Y&xZH_*JDo z|JN7KUf$>Hw=cXd^DO~*AVFl0gJp38opc)Fy3jdxdV!at$v2Tw&o9&$^*M+8L-)6d z895$liwyA2U?=JpCJtM5xm)*(w^j{1Vekdw4d{;7+20-BySSGP!(YcZNAe$;X!S65 zMZyZbHElMY30R%zKdx>hpZ{);tB;C9+qVx-G|*bPvt4a!KEZj$HG}y!-Wfh{k1HR4 zCASYFV0|cN1)gv7!=MitBQ$W%`5G7lpv< z-{9CjrY0AkVd%|4!n6diY}e;2V8m1EL|Dxd;kh{|E7$gvMw8ar7QtQ=7K~PsBP(pN z4f-*Dy7?4eGyDkusTjQD|5G<7`EMyPh&FJ=$Cid=sZdn-6W4|LW2c{cE64s`HM{+1 zQ{EZ4U^1VW*)ujbaFZ)I%H?FhoUzoW?W&O@o{+(OK2*}Xb-cJ{un8pE(iQ%*0(}s+ zl;ftUnWzb`?ANfmpYsRqdl&A}-^S{!Ncn_{S7S@KqP^KOikq&nQKZv zdvT`JSNM8i53d=Dthwsd;Lw+4L9JB?HaxQp4R+iXR%HXWx6bXjC}3L&3u)kA+!jmy zCaxLY!RWVMr*8koKTj8DA1-w_18IO|gS)w=R`H=iPP@)Ha7{2%@^O8xA63tgZ$(gkxRi0pB&EN=MGkcPM}bOs?k2uc)W@!pBy zYX)`uf1N7QZ{S3HVylv*r!pz(`|))eKJO;CirHG6hQ}8pM}(z$II7KOoaZ53hKKws zbnZCE2+XuzJ)X0PUVl0Ie!q|_RA-ekGDz0j~htuaq^5gTjV z=jKA?FYRl96c}4P&$iI5sSfFKSz*=C8=9Y0mx~9Jdq)4AGo}7dzGhfHoarkySnZaT zxQ&%{z!hOS7t#viq!2}!7Co>T6}9CnxUCfU7q`VWUeDJIkG^@L&p*JQq}=!x{*&~- z$Fk7PA^~z;^!V7=AO={&aNM7$uA5W@y{Lo%C;N1PAVEXe+TEX*y!aP*R$P1ai8}cR zUqu`KiGfRy^%UMVkx#LUjYN-+mhBkWa-yE0(d%Fh4gwK$bVT--6CK&gFoPd#4kpX6M0%zDj#GGqy36zuC^UHLD_cruK-{kUh?$QRtbOZpZL-4Fr=<3 z>0SbVmaRUHAL5>P^H>%}>N*4S=|nB-M(NBQ=GUin{jt441_(>e9adbpUo5!U&iz-0 z+85d`Q$fO*c|EW7v-yc#^}+p`t(p0&!a_8+gK`D8mXo)!dKh!aIxyh|lB@ZVMH*7P z8Om#hNKaA}uvrxNcZ0v^a%!GZW_tUHq89w-cUvp?Jws4n+Pz^j5X9C{f-)2NI)zj` z4S~x}L@5IeMReqs zcCp+Ly=H7f3s+NZ@kA|d(zS!JIba5YGm-#|Rp8J`=LbOfq8&(@n2mdr)1n)j0Pm2x zI9hp*_pS)pLsNC?su^u{v8qQ6qthfg`^eCodhC_F9at(;qfI$DMX#+0%4YrxHH+GD zZx$Jb+u~=(PMB4Db}QkE(8y zJ6`Ri}B{?do}B^q06I1mVuK-_^pVXO>4khm~&d~En3 z85+G!b1t=uLGPewKA+q&@2IcPKc;>c5j=hqW3b;u`|aLZ-aWq}tu;FKe+*XKKJdfI z9A825L`6&cj(Q{BTbJm+ZTg4U3Bo9{_P79Ix|HSNj4tClC#xxGhE5|t-yRKh@{I?-{|KoBJGg{??WMASIn zVWX8qZq0W+rcV64`OzCT#IxUHL&6^)eH)4Z+4P#h$7TQ-WC|VHSJ^l^Xfp3GHUEDU zV~Sr?grC;QjA7*JhuAHK=3((hcdpk?+xo|uv+;AHhZytnS+$; zXt^d2avQ6~>Vj*-YKVtd}JE35;M@D<#t}`*s_vi_+C} zZ0T4^&UhQEwiGR6_k>bfsTWw&{`hfLOhfKU-J%PeMv8(wfXYMsz*odCF;(5&s<;_v zSbxUbSRp@~(D77|spw6Lv0Xpa)wL;(YO8OZ-FX|!-!>$+V*_jOp3uOF*Gec-An0!u z8LY_~`azEs6BhQ1Mn`aT_ZZFVUw4g~S>lrb+^X`1^6X+gO<@ z1O_3vRiq&m8;c-QwH+HBM?-wKDrCB(^2=}h=WXrEf(mZ0i7?5&xbcteW^nP;6A^zbs}+F-1W2UEMGF^Tvz*5XSSbRXBO>z-lF`tIk)@G#oq@ZT zyY^sT@Rx%)vhvod+nA|S@Ik)P(5c4*8{=z++VV5ec1K(CpUiN67}pqId(MFS4hF;6 zP54{5vG?CiqMnm7toiyi!!7mhxsC3z16V{*^QP*2SA=ORlksE)gDTqBZL;WNdvVd) zveJwh_y=3zHN%(fT`|<#ADxp#-yB5N-QGI8AT9_DV(@7YF5459?Bb~iqEQJ0P9cO= z3#HMdbv8vX7lj3*m3;ILHvHM=5B`9)aPbtM3>|`0*9`dRo`B)3bJO71`QsTHy<5&X zm^cjLuW-+*o#Dw->oq-hfA4pO!$|LTUf$hKeMQ?YA}f94VLbyY*9>kgrMk@4Z7e`N z5Z1BdAj5a7szvg^ed^$^8EVXZYw{1l`ln_85Eh|63gvFOMtzaxB=*^^Nq22E0rrjc&l%3lvvck| zz44o|x2ZP=k+43tRewCAxqM|cON3{3%>JHU<3QvRosD$D+%%f>oy7?TMK0lcD_yXJ z2$HWE$dAkE^ljG4#TT#7y9AN2+J(S)2AJtI2$!vA(5aEBwGXk0pMAP(hDX)s%ePh^ z>h>$#$oWVu8NeD<5*ck<565Pl6FRn6tYS&ZT4$2l5k@WB6&KeG-i?L*liXk$!t(|c z1zFP$ttsE3xE8hsIg$Bu1`A9je7PpoZU!LyI=T)&3kQiTF;9zOaARJcg4i!Nq6ElB zw%U|7b}}?Pq{~WC2woofYXd9sK{@%rO(+Ls>i6U>=IbD44exx?F4q#3pxtbqY zq#=cvF$)bps=7_~FgGshrZV&!Dew=r{O1g}pHY*GPhYp5|H=o8Kf7;WE2tyU(Mkej zB6@smY|Q5?9h(rblZxhw;7rt(8iFLH2cbMX92E^aYKE z{_6LIpFkV*=1~+RPjy#PnCZh2rJy2i+)c^0^(R5v6pw(fH;=*nqQY7rbqk9I6WQnS zX@CsiB;ad?GVuZ64eWV4pz|GI?k}X-U)O4$Mb^?9H@n%9nM^#2%K2-CI`$HFx;Tq1{M^x%Es=3F7shFa%~ANcc%$VYx%2HyE%$1l*3u zlu>tNuFXvJ4pZhGdR0$PF5W_AXH;iZp?}GGppH}soz)UR`~KS=%`Y<)1+CwaMFd8uYuce;j)HM+?FiylA^Ks z48s8d1%lo`bi}S1CU57h!J@zN2HX_ARwHw}nW7*P*2l)y0)IRsfE6Ov2^JwVL{Nbd zE86yyMjPNZR%+!oR>&a}{obtjGAl1%D7=kT z>GH)>dhdVFKnIcD(aA%~Kt8dlp_`#GRhC?B{JwKwNKYJQ_N!q@SHGbh*44hi1*eTP1XgV=2)&}{L+7e! zRW*a#N}{}uT{9?u&7f{S8phTN009BwdKMb&AOt@4`3e~6D&AMkj6*Oe@E~yk4vb_` z8ckYfg9M{dSTI^ijI6k5+Hs;U5aSgo`Frl z(CBrr1_yx%I+%`S$;9s&R*2NaQ>Tbosju*rG?Slx_Go+>CIdVN%fuU;cO&(lf!H;J zcAqmmP^LI3dUs=g0gC0IXaCHEBm!SEU`@uK?RiRa*Y8=fieJNFnbx;)>>APOt~-x9 zfbnC}1xztxy0El68c`Nh<`Wf_xKAL0Qu67JfSqd`gwwOD+v$@>qB5;1_sk_(eC9L%io4%pqFvo*J>U`O1TeVGvON-afjc-xMyVt;^P#o6^25Z&X|Sl z5a>Fky#4JAW3**j8PJE)z0$9K>J8 zu(=4LS*rJ3+K!FBjuDvZ?;vYV^anqPWnH2i|2jWNI$J>^Z>=iz2Uw6mR4g0C!9G6Y zO!jNISPFHn%T_RMOIl~6anbBG5`w|rlKMKvyg zgeQR)7=c79rO~8yHbyWQg|!@Tn<(&)Sn?vcjTM4qI(x_K3Xq#?|Lha$0wmJoLSS(N zopc(cHRv80-HYAE>V>DshKVw1b26K&j+!x66I@#NxC9^SW&rIWEmS+NDqux!S#}qgIso~*wm}k9B^x) zqSp*AqRa1o!q#N&c%NR235n-;A?0iG9H%ve;#?fhEUv=w4M}=O=uVn2!27(`v=(QHN$WIQy1IA)mOOP$OJaU zK@>#7`q)Drvpo!z3y6h8>_Xi8A^~-!)9y}2n_-2Ltv(XM03)m2y~8#>zz zbB4kKo-v;eg6ikl9ysjJWuy1No1R^8Q;uP#uB-Km7?6r-(w9gsF#ZTvgkOw=J=E-Ne< z*^7(vYPn!ppZ?==XL#_`x`C1e=&6TqW5t#+k<&$(&c(KZaa+vJTNY!lP`Jfv2jb zZ_$gk`480my6+ns{bT^Y#{8wpId(MAxtd+m+BW&=C7cHQdj@yB(JM|TyXZ^pg+1S7 z{}t?^i7CdwaPW9AaR;`<@^x-+5qW`*P3R6QT?8xdZ+J5$v_D?I(a}H#{;luDni{k! zKmFdRnxFofp3oQcQkk3T_2zk$vUU{Inc{nM(<5tc4K)zW`~2zc>;I_w;7I?f;&0|# z`f~YN9BuMkeCP%<@j?p8)wzbPVBD6p&PL;+*|~zC^H2Zo4?n9O{U4Nm>Ec(F`rhw; zQPJHAPhV4j{L1;c;YGYWk-7my%+SoAM_O6zC;@F$hAga5zV5W!26VU`8?6VCT<{5pQf=z7rjkN#R={oMVG zg8K{@=`=W(LlNk7L^imNY-N}!KQqt}#q3h*Bb>1_+-mYVUq8(jlj#?3+h8pdPhWWz zDf-6p@Xk9YR5sHu?t_Vo-&4no@Zla14eEo5q20qa`LMdrJkEdkzKXfa8N;Zs zNI}JTxTDysDFwAvGSkyp?Oae#EA5mP8QYALJ?hspj!r9e4=aV?_KZJ(d-Cp-TTI42 zmruo-#0Rr_Z&P~)16*V2N4cTBBoCuE@ob6Ynd>*YIj?Aa;4L&vOqbNJX`_CCv-8O0 zbgthV$egI6jkv-q-7pZW5)^IsT#n_8az!K;{WK~63D^r6`lvzO4j7RXEg zI&UhUdupb>@FV=*t%Lo@Kb+gY0Al=CqS$WTpSF~`@Zk^6E5fU@u5sWb3=aI6hl3^x zf(#t$`!-fYfAFlL$={r*`7hkLygd6XJ^SB2jv$KIo_)<+@$VVtnmaz?Vgt98>;V4Z zUr_3mcTUyv3)gG6v3k#^)tuOX{}~0^{IK~VG@4WDML6Ay4+7}mX?}TUa%(~y$K^y_ z=zo_Z`_pUH^!dkA&iyUI06=CRF|JjX&jC7|u6(9Njk)b#ubw!mmtW4dsLyUN4Gy9!h9;coZ|)1+&HL={5Zb zzMFLSl8sE2CjJA2N?k84KF+iD(yrQNhkdD!QoVnrZTOh@VP1T{(l{8YF#~3DimGy= zKBRcoDY5CiI1{i9Zb;VdhPr#G_8d=t&3?^K zIA8ei*}fZ%9F;VuO_OCb=lPDaQ+u7Fjo;AOg|5c9s?FcLJy9?Gx>5%3#C>3{^u^=} zPLdsk>!+GG?*C@p&l!9wAMjhNU%Yjyu7844?&!q*hiy{fXNJ{@Af6nlqyVFtQha@PtzT^xKvC;HPe@%hT^y>UWDjwo0(_ z&@=Wo&`RUL#fEk(SrC5HT>bHXIaA9I^D^gQ-}C8-AvR#|o`q=9##1^CUN;aa1`k~a zOegUD*5&tUr9O3YGX3f|s=4`!Ix~OFSGGkvm-X^)p(j|LYEqz|CUn6#7qM z1~EnMo>efe;`8h8FF8+m&-rZ}K0Tp~`mQn$JeM^$?Kd6m*;n?j_i{R8JDARnjJ7S} z=Wf1cXU!e@6R$O|!qPAyWuD|Wpt1HidJ5MJwxc>j9Iy3trY3JGsxD2Hus6>G|2tLp zKDXL0SnIQF-AFErIjZ@yPb|)KrcS1~MlSylH+L=-+1jl2?X+;i0lgYfwm`CZdDa3%TM>SXqSPT#NJ>{Bzx8yc7YwXWsq70;}7 zCYv{J>hhYQCUW*~mj~w)m&F!MMq94wf`mPfqLvQz~}%EGL%rO2yD+$?mU^_O4C!gue{HUzp@^ z(RM-gEWT3-7e~4nFz(eAr?s`1UqFHP7o1j(jB9NDS`O#dc6Mvvc`V2UU1H6_n?B2; zuqnHFf9BTohW5uSmQ4m@S7CTPXTtcNts2%0&NhM>3^-#>G!CZR=O++4QuH!2AZQ@4 zYD?b63Q`77rD##`AykdtHo`9#G=!{w?6Cp*Dl7z;QGjSPAPx|NgEsOY*I4Uu4$h!j z)ljprT>Tmx%*bYrT>`_VVPcTO86OZoTuPnpN~R#eRH~LXxr5L<;YW5_)DCZBg}LuT zm@TM^zRuuw#faTd0|Eh6x3O9j`Fp$8wX`_c^T~5X=2+S1%liY1&7%Pc&?OR%U)R0B z55rfU_R{kKzuI?+pFyLQ_yQGzaa+=QQuIM95(Jh?SwU>c>Cl;J{V8%{ie%xk`jQ{* zJD zNrM}=C9Nk#?VN+9HVXWkat->$|A|AG+$QzuU%Rh9^!~z-_2-ZA9g2UBzk2!|wb$fAL#U%C++pb0;fn}p$JVjd$6&RQq}9VVDLa6*i? z?{RJx&%A|G{qOPN_tio|lD<;>Y7dJ7{n9Mup=GKpu?c!y8E;GPa z{!^svvN$F(7@UfVuVYll>$R$)2zrm(zwtopnb=Bt{plm%mZGPR4ovw=MM^7kkDFA( zxG}p_FV&7WZ5qX64JwjSu0%zb;u$a!Z<0%Ooqv8dw_nHLD=OmE33*wl7w{GCXD3>{ zh~u@%*11@Yp7g5qFh8OF zvHI=F6Y7oSioz`I*zK>s`Pgjs;5D4?PdM49?{kaa)UY)B&ivaAIRoJ<=1QbCCG-LW z6G-zTi!`KQk#nF7KkO_aG-MBV#znJdYv3PjJ^IJWTwXq;X0uzwfJ; zUU|1scRz%WX_#0S>g@!n=YK$%(@)v2aC02!`TU2~7LP%CsD#=NRa6&*D1hT3qk|IPs9XlEvC7aiP2RHA~JRjGs`Myw!u z+Y3HVV!$@?(>m}D#rxzCBco+7w9Ny-@lg6o^yV>m&^H6H1x()et+n?)=hXSzr@N}t zKg_DV_WGG?&b8)T|7-1aTo%3|%bHTk<<&cH9Vls3F|?3+2Zl1FaE&9PVT=x1U3_|> zBBPE5>GXwMv)4T>Qu|{Jg8pgO97LwUr>d7n@h2Ic(wcv+`|MLJeKG;jJ`fy}pT}pP zkAK|AEKcjU6et{uH6$?4-iVfsWv@dFd6L^C<)fZ_W?{W&NuLyRyNaBPc49xzmvVa0 zdOq@hlj5-);dUv}FI$mcoDsXL*`kRJ?!OyE(KF2dELyx%0$2dI80Jv)%q*BJ&yCB( zg5bk8UmYA@BtV1Zwj{8q76LBagOpLmXrXDdT-D>D%S|E1n~h{Pn_w%wTC1bs+Z^_o z3t3}2;XnJ-%-xD##10wT8W5q{W`_a>ahOU!Fbru0ZFLl}r)^ph)RPkj7wPb1wZ$J` zLb-??F9aC5?rBXh<_uZ;P4DsI`L>RXvgrH6_(~6Iz%8j_EFcUU20AKYOC1}A&TzO} z$|P_SF2xS=yhr-2qdG@j#u8>E>BIMzg6k!5dBr^| zs+GA|9=bi0+P9p*^7O2H=ao{=@@9f@+kOcm>500&8o}W*HG;;w)N=c zo_c)B%o)sp3?Eh(yMEj@L>UKl|xu|8*z?+kJggb|$CGmA7_vvkkY zyDOh~t^r}M2^-9R$i=DJpPTC)`AiAXG^2AtR%sy=HVrbva_d3)D$T<%v;iE3w+=Sf zG8BI#W@Gb^ObkUWBeoT9mX@B-lt)jL;R0H+ZT6;7!6cD`7>7>y>m~hfllVY?RSaWg zNwI0HKCg@k)tlC=wpgoKTz}LkbLH=>SmYkhw1pLU%V5+~UPhk@o9;;5RWT*k0lJ`- zz%1dHS1mRmjPuaGWyYbj7}m#Ob2Qs%@lUN~(T%mE6RC$!sfYhDdk>YdW9E`Y%*tuz z#;Tr%f$T`8AZVy1p2te-dK${|kClcP&AaPoo00n4awckd7$dQeccmrDDmf8sj_KXU zU~W>yIsSwUlXlZYR?%&dtlT>n;4;(@+X*r`Hr$vjgyk@~8R7Y%vd5rH+NPz{JsZu;bwHR8!yEz7?#~`po=t|3U zQtyT8*pkpd$kJE4BNF>BSW-CjS=XMx z^3FY2Ie)=}7!f~Jk~yv*DdT?1pmEwm|7_6+^j0FUuQI=-w>QP48;@ri|af zq%fCRRDM--`si~|HAZA+1wFDW0BLa0y3bHd)ftoJD?w<{NVV}Bt(%-jM;wFdd~GpH z!ZZF(OT!6Dhv~&<$(O}gZo!M9w0D=hvwQ1@=l zHTUUh(ViivbiiK;E}2XOa|Q#EwPmFtal00ZRS3|Cuy_G*<*cQ8C6dov(bHA z#GjeS25d158k@(|;MPf}2>3YZ*Vfs9YnsUoHKIsrH68tArQFyev4+HHYt@E~+k&2@ zvBhf(t!5)_jaCC$f3sY-{JtQT#d#Sye2#B){wkU@dR~gZ=$n^~vAerX=8f6HNAutM zF5OwDztY$|VEf5}!Za%$p;`E|cen$fR z%%yR-=TB`|`_Fk2sEw}UuKJ_+90ZQ~2VW8e1{PmUXc+{K2~Hx};5i{ChJbHh+ai{> z+#)cSS6e`Lk!C2Vglh)zZCj=?3`L033*UXgAhb8Pc9oJkz|iQ*mH~Z15!$BN+SB;R zZy8I@PrP--+K){}@=ZU1uF19_XY#4ZZT@0Tp0F4Q3JlK#XTkEkwXroMl4Su_r8`H> z0xW$yL~7_uluZOpMZ1Y4`;qF{tU3I=v1<5Ydno*~of0=*g}7fEB~l_KYnzmI43qDi z2`bump_l}|2jw717X2amx!9s)a#cE%L`fhW#mB? zT-=pus38$6rBM~M;yA@Ea2Xq7a=)IY!)rnDqgRDN!SEn1yJe)uR2YGv!+RzwxWPNj2x16+v3W-kIzy+ zzUWzOlUYv4TQ_pi06jxBNCN$3jANb}i%tCokAvo^q8R5mc+|_U8kz!YkeWu4FcDl2 zXS~zC)hjd$+`KpGBJsLRlBixaLkm;Pa%Axg1OLRiIV3H_U-|>7}}DY#U&j|%JAJ4Lm5IMg`hXLQU`SqG$h&)z)Tf_ zJojWmFbc(yp+!xCl#b$w$V-J#_){4RDXA92|pTZ74^nU`(1hgZn8% zEByc2jh!GaW1UAaV-|Ou{0G+zw*pXq%vR8SW@v_N53s+iyTL!fP|1kJQ~{zxZK%vL zQ7D4&^01Iu2ELVZhVIbIzdQDs;A<(@P#$&dLc_=lAv>r*a5%=bD(+N5H`5?^z$&j2tPm92PN5Jh2ec~HFBi+PSL1FX3g zPa&|x>Q2iw&J50}_eAwYkGKP%Eq&j-xXdgV{p{WA(S(WDO{wHQMEl_jLyG`6a$ULa z%^Dh#EnQHkO;V?{csIUymdkzKybnlN(rL>r*yr+U3&=B_CAr!fm-ZSSgQpL5Um}Pz z06Mr?Mqq+Esl(574WPmb0TGp$8Qb8^_-tYAuf#Tj@yYQYN!DyZ`J_d142UxIgovKRN2K$xS z84*Ky*cUo=D>WhZT;)rWJ6>d+rI-;UwmDg1rRpQHexFWJ>C@|?kIQApxkC^uqz%1iq>l=MU*V! zWdkePHyw1-DLx|vzq1I@p8IH|?|X$EnU!Sx@C$tF^H(O4pMRMz$#U5H#bSo3p5NJt z?@^welF%2jrQ37>QPO4MP!cCMLkm-!kAdki2rLo0)9R$&6V(ffqy|7+`aXGWB1b+S z%Gzf}L@%r(3yY3WGFlbA;4$>upf)jz3zZD>8jR1tT>wbr^WWBT;|tsT&8qt6(N^p; zm~KMvkY#}c_fjBfwX4+m^kZ9yTbpKUvq3ELSZa9U=|m3gfyn;*wT?~g>!q>!`+oyJ zeT(!p#up^W@>ZNlGJ@Yh$>t3EmVzF|6$F(;yO-mPZ6^xj*sQ^$Bi4j!9#l{7riY~P2;>MV#Ws|8^Vm0^>?$TIc^PYYlXtVBVeJ8&_B z#a{*{oRP#WX~1VL^BwM8ucPi}t9mTfn+uyyadXo*1T{n41-3kvXJA6P?tXaG@OKra zaK+Z}NTL%aBrvUd-So#)Ro#sP{k+Nk# z{@W7t>ksQFKbDd4?qC~bY)Qi%?;=A(R{+w5rI<2F(`a0eP!Y?EKD)7ncb*dKD|&6Bg$Z?h#V$XTl$! zc9K!B%3q#N=El;#McE+O0)%bga$vW+5ZMu3)|5>Xls zG7Chi&Q1juh6X5Sa}GwD=^fMb4(b;&RC4+edgjA+KoKm4Yi@pk0vjt5W$-LxY1L&^ zagy7@V`$j?IrGp-I3*(J;|78@QVZTUvmUR_V}+RAGl3;o^CuT4(?ySx==g5wzZ5pI1Aew?YL*>8~?2y&io zNw`A{v-E9Eat$c#WR$1`L!%X=lL#>eLYo5H64Xf@#0&{`Wy^qp(5~6P4g%SUOX6>N z>-N}Ahig}EpK{r&%Sb4HjSksKZttiQkUK#+kO2`Wrg}0`Z5GaaX_d1-L!2xNuqxec zV(6~0HWbEb1=2f3q54v{SQ5zoaS7KS<&`e!XHjcXQG1#3`T9V8`267)0Rq#Ewiacj zx9Rs?o0k9zIlwrxA!1>%?zF1&Nq0I?F#U3m_Z-G-m3*sx7#hzwZlzcXSbvWZO2$Q| zgm_|AmJP0e#v5J45)9)Sju2-m=^7GnjXK*9515B|x|zp!-%SZrFs}kcdKP{t0}ESd zpe!%6(5o?MO#+*VQ5iHOG}u9mrX&nLny^C>D1g2NBnxoed=w=~3VWKSt&3P{=Co)7VQ zqP7=2lI#I(>HB?fNOU~WbsQjGoI@6ljJT}e2)88v9GlCC4$`0@wzjcgT`S9|+wQNLuYGbv_VOYe1Ebj4ka0A=fO~R^E$ytG1)iOrrx{ z{MCCTxd%sB0YCZln5_IY?odLQsqvf!m}s)jumS)kR(Txby8F@ux3M)OkrfA6mG0hR z=!nbX3#Sw89aULz6RkA}ZUniDy|NF#2~v41q(jACY+a@et|%^=dlk$X_!N#&lyW+l_i;bIoVW*ypE zFk4F=)csJN+P)LT$6Yy-JzzpvSv8x5hsPUOi7tX&$l*kjYE+A%z){McU%D{MB-al zk@LJe@hn>IGoVVi#cfs%0^gPvLb})H4*_|v0j5DXo^Hi;K+H2Q_}$2|UJfB&h+@Cz zD!6WNhhgN?Jdb23N5J73Y+*WB7(%L?Gt_?F`iNU+vb3b)o9j>98Q4$kS-@WOYbg>_o5qCec|R6R!)0zD(M)o*_k}t_9TRhpV9uakPKTbp zzDIEdy5i|kjx)BMD2#JLz-&2}TH4ge(MzJby%{9|TRea`DWgoxx|=IN(%r%*l6Ef;1fzY8*1;6Z~eC>j})pra~sw zoNLQW%p{^#(VRrS{00@ibIjuD$e3WkJg7CJ70HY?(N7|qm&ev6$VTZt!|#ZWg*9AI z65#AM#aNN`dRdI7J8*X0B_$JZp%gVR0M15N8zKxvXG7dAaUMfqJC1a0%sz&bfre5_ zQ_*mwP1C%>(q5-Q-~#Vp*vMpXjA1dVd4xHWTaU-G^+|3`U1yq~v{-jG*kSv%U_E}{ z+=?82mv1}x`_J-QYmvNE=42NRZ2$rpwS4ynlLd3mz~9Qspq5#V|E-tfil-&qsApo= zYBJ4AvgBrHVS*`Ki>DA+VzD@O&_ZLqk@`kdmQRDnvE_Rpw59Lt*P;1Q8!i85v}5+6 zKN78d%m23CV|#<8Lth2=1};Va^nV&MQF;BYg2l!$;hX`#mF4p0^q7mKEw@N<_kivq zW!&kb%%;H;I@9I8HxVKagx=gbse_myL6=RuEge~=Xdeh|ntlB1mt$csj_fJBkf z>6_(E>1acthYNO=<1(~moN`=*ibdvEDy@*nIf1UQXV@>eA7ctzJx|4knXO+KS8;`p zL$>;jiL89)DxHBsn*Sdwq$J{*&dWk>K|o4 zN3Pi9DVy!VRr)O)le~Fk{mSN<)pb`a8)%Kj-!mG>5gsnTqX*$uZ<9HWyjmVfA|rPn z!tXGJFNUi1S-x=V$0F=&f6oRH`*?Zuj7;krhs~WHZo4ReZ{aRd|_~34l*T?>LPk1s)A2DP}wqN+tjLUxM4daGU zHVf1Vd$Xtwq{C(<1?%2M#LBL4T`HkT8ec?t$7c-;snn9IrSlPGPaxh#-?Tlm$7&U zt1y-!uXu-8gM}IgD6|#@HGl)f+C%nEo&8@XkHeM243w=)6c|*Qr48g1A${O;2s?ii zMnx(+qCSYHV$k^#OeC^|TH(HBuxuPyLdU0N1}{jBIp?yC`bHA2VqjCWTKs(2NQ}T0 zbi+@f-500cFEyLGYV&S7cv8Uwb=epl13QD7@#A|xq5~YoB>VlW7nEOBQq$yhTmQn5FZXO|GM@kROIs9ESst|QRa#}{m5Q4(rn z&Ei0HP|b=*=xu0WWNO*s83+mtORVm+I;rCiq5k5w9rdZhM$F$`D)LKb6=0Jxk$rn3&t%)KWs#r3U^m7Y zrv|gSf)o15HxjF90&{sWZkB1B*V!P_+dg`>Ox`;^E6HzX=}8&aAb`-fZN3lMM_{0{v6m7=e? zQ)U;Z{s3pjF0yju9RtZbgsNk*fO-Wcv3a6oDwRJNn^6Wn^fOUn<}v?${m=Su)8Xd= zm>z@2Ev9E8HLZFnP1NwqLfe-y-}rMNIuY^xj6*iC95NyLD{?iX)XX@B@{3q)i^J7K zZjnGgjgO%bQmL(u%gr{Dqa|79oI$@c`heW=e#)vC=<>D8q$ELn_PRfg?;`#MWL-Al zqW$Rtbn5LmtfrNk9hXlkYzEH>0J{Y|Hqu;(4e}F+yaLj{u*_Bj9%(t-3%erB%^42! zDg-);K^2BC$BI-;t-iVC52B+y$(5BG?z>J|?el*_>rrmk`uHJdI$4{ITCe%1W zG!-(pzFieDkXSxVdzN2c9TCnM0I~ILp>y;#fG8FN+%zLKSB2Qj2y9EPia?65aNhJS z42)qy#0|7?oD+>`hGA%lToGky=ax($HP^*?1DQpRl?#{>rU99%7_lIvCH68(&uM}2 z44xY@3*Q4k8SZ1NdqKITqb>{}a^LpG4ZK6&R#%uZ%n2W9Yw$rsXMI>>g3WLm23+E5G`xA#ZwEf zH8yz^-#|Z!k>%=hn`v6`A08I3cUg4R@^WTa- zN6OaU3Ok*{`lL8tf!>1^mOD+4KYB?iL|!o9Q8ES{rqpy~r0N4C}Ml4ITIU46Wo0 z9NOx!!Orp8F8bAIocf@?AVC>eQt*J<7h(CRX0Y7G)|dV`wVG9Zj}&#QF}8!s00$*Z z=g@2b0g#BPtDEDwutEmp4{`<_5J=Qbp*a1Ku+okm43F)Px2d7%%C;VG*D8PJ_7xIH zos|HB^AOWEAqx?l{%47gr6~ptxhJaNw{=-7RQ-(Hb$T-ha$wT8d$lpiYHEsLGenbF zPLH?YX<%R6AM!a0L!ZS(1l;Akcx%s4(3Bm{JuSc9$E`cb8>k{e^;j@|IMYd&Ywk?| zdK+YcZMtg1I29c~=7uMRZTAy63u$)f60?z@fx<~Fj`T`#Fg}Zx;K+pP${Uw!@EQUR z{T?d7m9A$P#dhP6VS{N++C9a6+@TOgIY7RAjNJFX6YybmPp-c zbyDw%O16cdEqxE3E6I=EAJ+Cy;d0OD-z2zojY~k9V4pz_+&j7Q+k4N#C+g_3{XWBU z3$g*4MR|=DpSmlQ%if0E?S_*j*zR}*y4W3Z%hf8erYUv-v}a%48@?W_WG?Lq400;qs~u*y2{+hSlMVSJt1 zurE*kI?v*MFu(|YLM~iGn=y@vZ3++^1jG7}LAGX{xeL7WVtWwk_V^f<)iFAooe!Y- z;sCV~Yy&e(DlB!=Z>yj+@0~pItT8pm0@g*U(ZqymrXg|U3O+9HaUp5TP-8MOpLHE_ z&LDzD4Glv@_5G7t>)7d)hoxmAn8$gGP@G#CZ$b*zN3dGPteyvhA-qGQgK=S^B!O<)*L_(-|?4EnUo8o=ST3gBB)M z$|`}~fdy{M?1hMz)5&uSo*M#e7m?nDxYYI4kp6}X8^)ptH&plGh zyshK>k}~DFyw1lYZy>b&j1{rREsPC?v_%^TY$?4h0XbX7QDr7gFlmdUFvpk1V+rh+6VK?Ah`a#>`w%>!oj#KGWJYZKCP zLYQnqI**-%9(&XcF_X;QR`Xrs&}3o^3o@$?I|=uqITR?d$)pz)EQt8}$OBWJ_(+yM zF3o(=kAaHEaWu3r^#g$|p3i39LRiuYl~FB?7V1uRU>l?X4z?T1=c-7 zHH3BA@b79P>_Yfj*qv4Md`3TnF{ zD<_ui7f5gqGFGi8UUDFo%d2bN+?oYZ8sB-I)PDF{bS?Q2?ruWwATltyMCh(S(rQ=^bC$+rGpIPux1oZrydM`T+pH@$G3Brc_KJx&R%{bU$7{vitFv6sZ5 zzbJ=60{~QGCC*0;O78MIB1!Or11f-t*+}ZM*C!)0m~K(F0Hx7e3@*t;nZSwXS{Q`! z|HO%@QytW28}&8VdmS>f3n#e0Cy`~1t;m&>hJ$emW~#g_4`OLmJqtU6!?lpT52zr6$@MPmfp?`Kn^U{L}}3G%3%=Jt&uRtRIjOiyomK zh@oECpAszWsg=$`&>$8najVGOag4}-AOnknSE^dW;}{rcd3Vv+$AwopuGoDe?+73n z>rn7@r#qI8Vg8D|zB&P!1+@STyMh|JN$(l~WNnHz$&?gfLncSVdrpYa-5zT0`8sz$WWr+oR{(nvH| zNE&|uA?=f;?YpdDkRFX>q>B5Xbr$*MoPk%x=o_(5IxN&z4hNC0WYdOvXeZ@6GBxt` zZKfNkuAV7k?Ohhvbf6~fb;mJ$T4+*ribtqvLkm*uYPF@K2v{O@r`1WlCo0(%0wUgG ztyp67w_zst1&8#hZ6;j(b1X!ccDk%AoVOHCe@Fr?pA`jHO(Ji&Dn@>3h~pT!5bU;H z;CThOL6Oq9^InlpzCDT$Jk>F0aNh#=5ozP6-+|-b7YB0atCW`q!xuBfrqtr;lqEd} zLU#o^J{{CS%#dJ5K>wP|C@DD2K7hFx+1B3(BRD_O^3938f$0ycfrX#J6aUc#M%Hc^ z7t9$#dF+Bv-u*ewhYLVfd{%D#1C{!pVOW!ls6RJ9akbUj!B>lU{li{zke!lbPchhx zn*7_J#$wiR@y!2xQ<`6j{?vutmU_fS)n&<82?zC(+AB~9tM+_}+^Ie0ZcNTy5xEVz z;+$dh!)Hre=&Be;Slq%z6#W;>wJeHodAj0-jnFu(pDp*=pPo-KUFps2UEV&a449e& z-AU-{15Lj!5jNS&RftWdnWo>blX6aVB}PZ{fd&=G$A(h#b=obsRt&;9TOwEsV~E_d za0B?Vv!uaC@t8V{oKi}iUJjb>F1dH#dKus)F8w~nR-5FvB`~34*-Sf_b_05hOGjnS zR#1r3dTuDVh94%;YAC~EYABO%iV8K?B*CGQV(RAq-@Soj^UpW}9Ko#?xG*s~!eW+dyvCBF?h)0#x7FNiQa_Oq)Q;TBNI3w7dlZ4ll7lSWaOZPuDf>e?CYTC zwaCgB&KoycUd@Qv%+lk%{zL4ejL4lPj`lwvDN2FLrE-++2#=wK;jDZX&tL!zORVm+ zI;r z8UF6lD7d7|SOXwq!uJh_(Z+ppFIFvfqk&`h(0Bs(SKjbjddvD>gtGQ2jAH@0yt<2l zNuIbJBZT2RVEI7%w@yHH8k6V-a*9S^)t!{?5;r4>ZA@o;{&ua?F{G(b%Z+2 zmeYNPpTeBMl+Ka(A8%B9@WDx$8s8Hv0jrK5Jd|zEmg$3c%419afKuYFm;7IS$@{=M zHjo^X-Pg-UKYf|V&)4SRwPz$yAl&y5me6ni>{vsBtGxK($$(BVAXZ*HRm&q$bn7<^ z#=ft>RWUDS*a-sDkB{vaI4Er1DVS%n6O}ubWb{6KBU{5!Yvg-@k&T$=<4|!h^_Qh+ zmftkU-{HY$pM^o?C4tC$mXjpDAb4qD(x}lT7!%{ukgAne7N&*t)X{ndf5<}AK(tS; z4iWd{MU7phNYiJO^>G;wWM$-?p`dSc6+1FGFyqFQ48#M$76;ZUyZml^ufqO02lFQ= z`IwUX;cM>QVPTobA(maNVFr&o<;)as9<(N}gDUxMDr6bsX`>b}NX0E^hJ*rFFKIhh z0meF>#1-QNOUfvLY}^Mx#sn&Gn2(eUNvd-+oQc6E2w`5`3k(AIG{L6|O)18{NW6D8 zgSXPQRlFL$9d=1q4K(H_g`6W)k@;MT_~O7}u%uugqTvqg_ANFJz13($ZhU(Wi!Nsf z)P?0a;K+jdD!u3M6a@A2%?MT0^*sfn6+jyXq{hc%M!N$GH;@=>@M&+*Fg0D@f1%h$rK%<=DhuAyv*qP73xcw0} zB)LEGafh0WLN#se??JCOslN&DS(%q)c}>KcENek+b^$HB)cl-*>kYq@Q^+WFzEhMq zezJ5!DAy)`f*n=XYByn%r1l9}(QhvV^1=2J*zU^6`s$du^ktA&ZC>Q)d7RgUVx4*X za|VzhDNyV}%PR$sv`CJgYzyy zU}7s+z+8S#v@CAU@VXh1U%%Ee)?fgW=!!d~VL1i)F?{y9xR!8s6n`iCDq<}V|l%CA37=g#DE-niiieJYJy+q;9VJPY$Q=j=SSZ~oPp7sOz??e z{h`Yvb3o%j5fa{4j>4aw4MG_iGg-^RfM!WUrppw%rEi;F?)#;2sb7QeZ(kb{W3xa} zR!$(edv03!;j>Q({v=!(xAaBFsW_*UAy^v*QvP1~P=kv?A29{z3~fw~lr%8sK(2dz zPI<&86>-}LHsjgvZG+#11}eP8!5m(-N1GouvCx4uX7*j?&Kr z=*`aASfnpj=kf+I2Y^Y#v&Mke!})0NQR^$38~10JX@mkVWsgR}$rOsrX$82F9+T1- zOL!V;EH)FL;m5MeD7wzW?=zSJbB0Vf6ulLt$%e(aNxMnQorMoBDT6r_V4UjJICRXR z*ql)0D2T*}Ybz$ymsbi5!og?gcn1{=b32S<0YxPC5OqAH=@jC62SXp~woJ*Fyuv;=a%O+|L6HN2nKe zTD5uw7xmvHG6mV0Ry_TuC{WB9%K9QxRvk&h&Y@s8YA~T!;x6lCa}p#$&`?97!#0}N`obb;&zZ2 zo*RD(Us%P~4l&-!;-8LhBRU^Z(%9o%zG*#o0BkpT(m%Mv;aLeks0CQ51S8P|*CO zkWyZ+nmq@XgfDFG}sTL0slp*VR(cmgT=tzETftD&0-eP|EqjZm=&2i0PoXK;9L6?W>XIA|m)dl4tE zLlzncLViDo3%Q|=lL*WSO^dd1JGU%u&R{Q{6MZ--%lpFRK(0~?tmt9%26kjo=NaW+ zejt&0xuE2fF$gP3H8g4jUoQaelu#Cug;_Zliz8nP8}!>0V2#Shek>}6WSLmDp%%|T zP+(YMb*I%yy(elR8IentzQ)=%G5nsP`dO6HcaFxgT1J!IxRe;?1Jgn10)nYgnR+<_ zzKmlsLou0NGWd3DQuI^T&WL>JPKd=~2lZenvQNGadrL@*;vwYnVgiQ&NZk;h32P&g zQ>R`EL3af*LHW4al2DpNLwi@Y3>XM``X=hL$?O|}fAd+1Ojm7GW!%xdt6X%g-5fj= z-2A(kGrS=V8WsF50=SPeZXrk>4?-m-@|IjG*g3lY>5}RPvH1P?mC1Ciu>)J$2!`Z{ z#)qh0q;wPnTM+LgMoUJFz2h=8)q5a}wF|t6N7bjedMirq9<@^DZ;PF)skaXtY~DH= zS&A88X~gF1*W;s!bEjsR4s$*MHvOm%Po zMa)G!m`S_KeqkL7NXIaS%TpjqJ4OI_<7cd#_Yn6|Ba~^bp%N62 z4N!)wbYU$nq(TfGMKw?duC6-yi-p~TfhYF=F{y?=^{UMKWPT&bTMic{lY)JQST8qA z^1+m&{V4_GDfx0FYA)@HCy!kL3c)8J>@Q zhUHJ-vK}(2KfFu|=E0Xu%KBs2fqUCFtR&$lYip0=rvq2%k?*FZkYqSc8D6IdsKD zp#S;t1tz#Im30t4x-DpY03J_#6AO8oI|Pq zx27H=2(JFOGNI?=o7^Y11yj{~OdwwY>M)?trbNG*{Z{Cz7=7U5*!q78;yzkhEj+v) zhUck?%koITcvS1gSz&Ol1_7q~49Y?p&!G~s8Vv_CX*qYX!X5Zwval{n*W@xyL*q;b zKT=r^eJkzS2qzNCy=3^^J!%RKjG0hXoZC4E8f>J|@zY#fpb1Fu^Kh;q(gh5{95#_rg3*2euGNJU;9dom3}BiDEgXil;o}^@~;Yh z=YHo(SjW%91ut4qhB#JDlw-58bTIMC=%i?9VSUVpuk;uMmI&QxbyDw%>Y4#k8U$(j z8jl<;h4NgCRw}wP)K_8`fmx_kJ)uXgU69JNac$Zjv_$vKh}J&8-7iWHqR((gBz{{W z3v{_!^d(%8`ox_QEPnPKBEPuP@H=;-3A40IF(TM+N0L~9l~+?#}pCYGUss_!;s z+#kz0@~*I=JlxHqY!vS!$CQ<)C~U(1Fs{3v;h*Q@@k2kL&hxkps_yiFic~CeGIE&N z$rOa|mg{t*psp;z)21cXc@1T-UU+~)xVYW0aE_N#&(q_Tm9^n>!*W#f(RdI82Uq~O zHz@@(nOYLL7we>$G(dvG04oq-mT$y0bO;>QS!gWfw&SrVBj*hoxv^ebJTA%2VnClB z@DTios0`motLFGzjGpvPXON!gH(HUuj&&l;ORuoIf49N5G zxY99!YH%wGu_;AfO$_Y|+0R&&fn|wFIm!9hfXfxxCOHJQ1rU1(XfVCp(cX(kF|0Us ze#UAW61xkJ#p9%u*GHCIfTd_CET1<`nt5YzU#Pe;J}QB{2t*V=JO%W_X!ayy+a@{E zY73ypi3Vo%!~sj)mct2QvgNtx$3Xi99$Q%6K(owZquE-|1glA|R395vSI0O#OKVpj zD#u$8+Zwc-W1f1~#P(tDf_R3)=U)O#A0{fN)#-z<7Pc+D8rcqn8Zg?@$D4aBC57QB ztR_Ta(7GlV!c-W5a{vf1=x~99gV~5b5Ne1{#44!|xDi+ZX>LIsSXkGkpEI%m zdYn-Jm9J?4MVytcc$$)NlCC&0)DiCc>ViilQ{gGzVIv!ij(Xo2yr#?g6`$N$@s3)ZQU4R4*VQuH#Xbsft z2=s@ImkBpR318-TpLU!Zmj5%rH=E~ptuSyP%;N`|f|stg;OPs)F!=K1Bzm4u^zW?G z!VnZ&NNuo^NZy9CCL1CIc*w)zDFl{S-D!1F?}4Qj8%-$@j3bC z%LLb1^0Fomxx9!vBpBi&VXo3zIyz)Y&wpIPCJ3m#G*KjP@-BswGsv z$KN`F*)Bn=V@$h#1n-`oEb<4+2m8p{IK6k9S*)}z8R zjP=MgRcmp!s30ikqYXSp)b#+2x1)}RjfaN`b4^t=Z9eEsGkMcyP0>&%2hWx1X>m{jQSI4rz<9X}xL_P`PD#oJR zkrcBIaqm~3A3tZ9l8?{HxfgQI@KUJb@QjTcWsd-_0`Q$3kaHNvMvceT7ov&6RWa$O z3>Xq@7O-qk$x4DGYiL0cI@#w85Iu*W&kE(bB#`9pFw)>|T*(Yy&KXAV{^rFh3G~!x zoMQz?xJ~V=uk?9C;9&T~IWj$F$7~~7kWtD>Uvr6-^A{y($X(Is_-?SJZ%T>jv9uF) zNHD~26FQ0H)S0P5&|QHpK^@dV(2!_H0NECTEPXohav3wL5c%#ubJsd2OQ3CbUgsFR z{%@B>UR6r;)Bld2u{w(G^#hnm55;7qvd!xI?;P<7p1vkb_JvUp-Zz6^2jZ3z{*wY5YgwCo;a!Dap3UNna%r21DcfZ+FU(|Y6g@EQMudxjE?PRKP_ zspSj-5X!;GioH7+AD_bX&ES`_hNAY2B5zSrtB#V;cu>D>4C;c4`z!}$kqU0V~dtSFTj1wDE9Ih z`c=>_@r{u^-eZ~UDYS*cjV$A<_0=F%Fe?B7O`!iRT{^4uIW8C~Nyo)$3nHg#h#>S? zk~i^$`YIs!ojrP#-S^LifhC23eFih!qIAM&1QHIEHh`Nmq^!KpahV*)Z8@X`Y18>+ zVlbfWG%^#QV5Z!t1&Ge_wMZ*Z?ipC3>0>K;fgEPnfX*Lt2Ap`h4YW)h#tD%j_?*m8 zs;tPeMEqq29IBRR1_mJ8XE=<7w>={k`wTc6_Rm2OWBLo%Fo5eNA0)oIUr4p3U<#jo zJ|HT%yl*au{>P35=;ru=L|B59q*zc4EzAr{o5eF2K*JKNJFQOYJyD$uNvR(&U3vOu zL&2S!_>Iri*>HIc-_|k3Lx3S}o+&yyWJ%AyP)2BX1(H@L zb@-XC0fm~cI-=&9{q(gWbvci7h6tB$jxAV(%FgTD%lvB)$ZiN~+6GcPjA75{vv^RT z0Mvn#90_E#g6k!5hvkmip>v_$Z$YJxAgfnF`?Vhg!Ax>MS3FHI&~Y+>+0w+|vrots zYeZ0Zgd1a6i2Zjac-7xz?_1bo5K@(J2NOg>xYAYxpxs(V{y>7wC(iLu@aM zKMZ--msW}rI?eGKs8*0aS_fH=&4%U%5|0`XBt)nfUy8+3b9Eh-Lcsg~6AK1dC`lte zy2Bme#uui%3?D%!540qv#hRwCP!rJ1i#Dx2Y`(l_fsXtd=1(DG&N%N%8dx&38FwRM z>1&{tA^;|e4j&T^&Cp4^>beQ&#DU?AVkvc;}@JzG}-iN z;f$k8_>dO;gFCrbEGblXL#CJUT4;;0OyX?Z3>cj}z*L<$NGn77;vm&f-eWQ%(-Arf z2MY5B6zFk$WCd%P*z0%{PZ0nX0EHYYJf zGhsZUZ)~d1uGS^OnJ`>0d3!zk?6ZNd5CMuWWCIInY8lw>$N;;KB0#j#9YH)ji(7@u&9V9(4O()yQ25?jSgRNbr+nuI@5NN_wPfXkqE1a4nufV2Q=NchE8&K0Q$# zTZRqNijGJuP1&5`wX>7iN0@2&d>9P&|F@gc~7z(0j8VKJ7n1r zt((V21*#>MOHi9i(G;rYA7qUel-{%o@O&PWhl zaXWr~@=KU)eGK~y)!m2|aF?Yr0 z1C0zyCakqoh*5xfmW7uSQ&_xc7{mcAwavE`y#+|{suX(lZbXfm?Goq<=6K1oE|tl*B7TW-v{^#nhpJ_>i~OSTk^jwBPe1x#kwb6gouo!^Uha+XBNYmJQD5Z*shWx%yw zN&7=-9DXm{|AhJ75Wr+n%X}*yWCG=g7Ls8~EuKPPiIvl;jc_F`eY9P17GERoBmu;OdU>g{^ zNF^6~E=z_`mIJ{6BNuuHtxoDdXOzwWDr_JqFo?KDOviTo5|yVhg?r*DS!mpgjmgp1 zGR!fFO8+AnnYJp8zrjvVmNysN&rk%q;?n?!JZ}fimpO*W>g8zqer{Rh#UPr>Tt5xG ziNk1-eh&dB9+a6oao{>munRJlR)W6|@0`}~iJi-njaM0Tt0ol<3NSGzE|IC^y`r!e zgp|pMnUFb1*ZNhe^7pwl!G_#{y}t70GOpLyoL~b3W2j_8j{H>9GY>rjEa6-kYtJJh zuXLG(eoQmh$=YHdGj7z%hGuARUytlUG^OH=KZ<0j=46sR1(cKmJ05!Asz?^VK~*rcr3+4>JOR* z+YAkx{_j@s4+(Gqmj=5wMPW|J7%LUhz)r7t=jo?J)E zWW-2ZnRuLs!LEuO87a`9YmGiH-eO?;4DN6qBJc*N6fqF`5>1K%G3)@ip_83Mf43Lx| zGIO70s#BK47znx0J7~G7QX6#;GbGr7O6ic$Kp>*xF~qJdEl2WeaWcB^mvw*RVU*s{ zDz@7k6P5pGPQoX?D7V$@&X9X?hH>4}AKtwo4+9p{y+rG3CI47M=lNsXvWXpGSkP3@mFSi_jXtd3fD5GoEA z$#-56C)F>?V&*&e4K0>CvC5Z$@b6okeZ^3$@vcPl8hGrPcSTpPgpwDhtmp+f`%V%k zzYnKAg~4W+7%Yyiz+nsU^s(t%VT> zExs-YzEp_|bsndp0Z|o#Iy+52rG*8;=C(_y=r&ObEq&mZssbSf$0(pGrJn;$-veLj zv}v3YTaW{A^3K*$Po8w!z_>T8r#V2jO@M>$C5X(@H#VWG45_3N89^}j1rjvn#UYpQ zwyX{zZZNk(5j!ozRJW3=7K<02cZk}DmP(7WIfXHE3HdzO0L?^ztj7iyWyJVo0o`j3 zEYJwUw64W75AA8Oc?imW1}208NN^R8x+!F}C75VnVij1YEDSFtlyV7Wzly1D3vt>4 zUq1b79Nr+Wq@;`!1V;6dh4rlJvU58oLva$hD87B*+kv3Co4vAxmNmgzgG- z$?2dDVul1e0;sS;(5BhiDt<%^w37HORvI`v6owa*N@QTnz8Jfr@okt{K$c;ix5091 z&KV-)jYF@rxPI)s9dh3tk<@;QbB0^xw)^~L5W4^DP$nKnz{8gk`Ah?Kr5?F{{`sb4 ze>||GN8AZj%0U~~BpT|yuwI0+eJsFOe7qKJ(?5dko%pIwm(ea=gX#66*C~ICLk^>W z9QiPj&kWF(Y`RMm;8so#uyi4HU)$hi@ZjpNaB;*}J~)R2yRqV|qvkc{u&vPyXyh~- ztl=SzGXqRZHe=x|0hrE4Oc|a|4J1TyH%|B%r9>450eFHh6V@V= z;)PX|O#?Ar@J6g#jxV z$6{`!fznkBsy)zVp@SW68=Cz9CT!eSFs;ZFIBl%09%qXEh**hcBRgYe=HjUvZE)m< z5CS3??gUuetb`jI0`EmL>(QG&J#8iV{WPpD`m6kXtOdBIgOQ*<6OSB>G{T(0RT0({ z9uONb!}knGpCh8=#rkS!VTxI8EuKPPiIvfM4;`dcriDpVT5{^JXQ=G~ErMc%-T=h> zTGD9rqUCa;5-wxTaN`8NM*owKxZ)}g;z0d@3TlHzb2W8G5ExLTh+N#>)YA~ACf*x` zmTo3k-ts)eJsN~|8T$;sfyOYo2CdL*C*AHF=M0VMg$V2Gj5!n-Vmp3#TRJ)fM9+bc zi@1YUCv^}rcx)@GC0iUTqV5L+HMW@;juwCCv#as`r{~8lCereV+j0|w-%$#` ze`jRky%5&7fR*KKFb80ei4rr<+w`GO^f8Q&&Yr=TbZz9Fvb#JdKkyKdT%S;iYGYzP za#yijxM+|=`aT(6nM#VJ#ie^8#WctU%KFVx4RNh-Sflr+z33`vkua(Ulq5d)Xd78SSE^2I(TLy<=oGH-Z!(RtVOthvK8eh}Ks0&M)ulfWcQ ziHdn8EF(Z>akY2`!a6W4vG9GI+yYy}$^o&9@L>;62A0&ZxF_{XVE{%DgI#~4px9g_ zZ-jU;%}OUS0Hy#kD4b%!;RMTA-D!1F?}5NEO`YaukxT8e}OB2A-JH!j=VKE!# zXRMH)!-xe{R8St3KV!vDmJYMUnT5|$Xcsv8YM%Fb}N|*mK-O$QPe{A|os}hMcp_P=P6uN?V9IA6^CV3Ld zIp*17>IVV`XjwKbvAGiuTA|WmX|z#?yEj{6_k|il+tSCK87u0U7_<^d3|dzMCTT!~ z1|`9gA8@>8K%zg?5S%h$GvpGS$dyS=Dsby)jGsEhxXU6$Mre>9z@b{DwJ1Rj`!=%}2K=wwl=4Wp8M>10XVO}AILh~*HRBN%25e1{7@Gy7|tVTFQ42xHY zHyLoI!5l^{90xgB%wpEI1N+3O5HO?mHhm8Shh>su07o|?=nDJHgiNgLh88sUZqkja zPCZSJQ_|)#Jygnr{p#?e2kyl&6~sq#=&4}5A7g2?EC~sRK|$#7+OHK*>=-o5LhCBmUhzW^zo?O z*(wPQgtqiOe1Vcyyte-y38OcM!CrHhYpox|d0#HAs%$gS2R<73-F(I^0#VAu*bDCU zzuoG@a`3eh9^P?X6n^zjAUSjjjSo7CsE|SM$R*<<*Wn`2A`Dt^4DD^1>d;FIc5iE& z0=fHQiA!3Y)Zu5k1{6*_5tSssHokQ!2$PG^;ZNHnY&?PH8&_}w7Uss+MZSd0VQDqF z&F=K+IVL814Jl3^x(l1CBNAO`MC(WH#;um{z40N2;j@W%i9Gr;%n`>%(jMFSKVt?} zvgP13OfHEYgbX0;DW~;|gSyD88L-o>rd%ZGvrF=V>KCD?VIXIKNY+O@bUk_@U6jDa zFZf~eFn;nrkh{ahki}Tsaf~l-yK1KDkxvHGp2$Ru&O-5Z2tvk3BwqL#@CJWM9VI`} ztFSUKqzVu<2i6|NWALz)vuAJ$H?Cg6%V~kWxxT#PnK$!nSBj^_7DsKzj3Ez$*h=pZ z@*2^4}ST4T&2pqEHpZA-swv#5O-G#duI zzb(!HhaC`pY6REBE-|Gy;WD=X`(5jh&}H<9D8<0HP3Sg6ES}-OmGYJ-m1P^Kb*Buf zkUofy*uDVcpivTo`#*aIE0JKPyA1YpEe zI`V9DyBxR+E2U#&c{~@bh~XKa`T)5uC0lQVzqli@M*=j0_`WckGdNQFLk*K>&EqSt zESB>wWH1IuIzG^3S`DdTR%DB(5LjY$r`1Wl3+l8X0k9?K!2m3Nvf#JT+-IK;VL1WE zF=X-D7|qYJ6ZnH5G<~l{_1I=*^yM;ZNVyn?6fqY9^JYhO$^74Z&d6;Sg^7HNAC;nU z%Z_lnt785bn!oNf%j7c*7$P%aZT#9KM~s2cU4cw{Cw2Ilt^s6Q1gb<_LD6xa3qLr5 zqW(%;%CO5qCX1soGWrvSoN*jO^benx?0@ku8fhFT;nH;Y7G;taPGsz%8PHmUkSaI~ zvsQ{`%=^AJhAZju(a>%a$>-4@AaM28vjh34F=Bpbgp;N-2Mn`nF%(j)<>J%~9Bhsnio$L%sqz$XV~e$EFha}} zvaBT>4FOjC3!-;R0%BlfKd#t9#;tFWt+@hSgnEi&I&rg;Flh+@eYALK zT2f`(7}Llbr7eM-gxY*en`?_4#rnhHl9DeP`ZSy1rD!)a?RzbT8jElMtTUa#X>?js znx4IFC>4-(yD+ObQ;=YzXAaS#tJ%=C#y8#(C)80}NGsNDeVm8nX_`gV2&lb~CLswWV@ zeTF6&&ZSj8a!=E%pe^H}#77YjLkkrOMq=>{2GFp?>Q0L}PzLAJVeg8{3F%;9y4uor zQ=*bQWfw7Lkd=qtWTm$Aa?+QZz;k+kfGO{YjE;VEZHRpav|_;w`twu>>JqHM_Zpf0 zKP-j<Q7^4p`n-fy)ZUR6mDOr z3z{EbI6BcwBrqTq9(V^>x%#$yj*y261b$n^kNO_DJQWglvwC9N3?VW#Z`9M4QNIfa{oJUhBDl zFvlrPO9=jjYjl(D*4WI}kZqxwl|R(~8_5l)MJ1SjgTrWK;}?U%naG5yL5DHLW~?Zf zCL;Cfz%NIMy$`Ni=!4F~rg{p>bj2DfMFj+8I=Dm$#Il;)_P}qhph`qxfW@~AwjX*?{VLgydeZvY zXBOJ?ZQ4S9#pN(D!JlJ;yS5$mYZ|%wjqrhJ@1m2qD{A|Zio?%Z`7>>B@x3@$pi-|S zqIiUAF|<&0BxUgw0!yr}v`i=U9;ogX7t$CEZRxwIibM2@q2m;`+*Zp;T$giW-pou| z)B9s-Jn;^L&px9E40FV|g&=2gpk%o&5ZA@o(=~u>3qf1@YO5ug*}ZFC;A368i!;EA#fzijvyw;h9pgf%|0A6)A5i@hw!nG?94nj zhIM8<*@i$u=1aa6EMW=D=g-4H!X$+3?{}-}{n7hVCEMNZ#&e{qy7!)Q&$;)UdvD!; z?-m)g@-}-Mwtg@YyY)hmMiiLfgJWs$0Bs>C-Nu!XyzUWv9pK~x%3&{*)@X0kf)M@& zrW5M6y4pbDsm&Z)iWEBgaCCh97>hjsefx-;HSo&Z)tCW7@?2Hf)DvDM$6p%x9kS8u zS-$Fx&oAGUBRvJ$Bpe>p+?m1*cY+@$*Yvt0H_)*^DrVB9b^30UeeEEsdU|7-E}zhj z_;r4AouIHOU;eeod0*OU?-=#FsE+oeydZEo#lV$KPm_eyxo<3t>X`LqcQtYdswy-_ z6hLSFHWlx#`TL^3m%VX{D2G@BO;>rYMGzLcDI>@PF)>S!D;jhR&QRUh*N1h0{p1A!(Z&|h^-tIC&yq6F7I^;ri}<@{;}&@H?Lhs&m%lRHjM7b zs~jICX$I8NdhR(AY&NnIn+J(`msjRrrYcP})*=|-P#=!XM%z5O8%bLWu!680$<5d{ ziMhNR!$j6B7rnsdY1{8rKL4RJo+y{`RCqI%= zA#|lL6C2wRXn;!4EItqsrEk!`@hJ%uPoFnFi{Op`DwzC-wM7TYrSK3qVQ$sVt>fJ7 zPfjexl|z~48b3}}(X4ag;Nb9Lx1fyBFH>#16tX0bR_=Rv^>PO}qqGn!^f2vISs@rG zNXVyuJ1QLHWvj0>uLsWyVL5^Y$~gqcXA$velW8pg10J-o-8h!!t^O!FuYdB5@S$VD zD{(H#<>2l{BA@S}=H3QbFi2FD!fmlxn>79K&EM^lce|Fk{3XEBftIclsSi|yXDGYl5tDHnO}3R`N@5e-vCwp$f&DU4fYMruF0*6b%w`& zT}J-lhkXShKU;fcs~m%_Jh<|tC!CUI%(V9eWLf{XTYJ|%B7DSG5O13Pl%1i~pO(-L z1j|0GG3roMllv3aU^wql$T4lPv&I+N2y4NnF-~&OYKQx$&#j^RBBVnrD zG>WE=ZpHX8%XVAOUXG?bS8Pr__!&U0v8;K500!r9BgE-H>r(e&#ybvsXo2&tddvTG zaIg|IdotQj$p#Ik_R34^E}D$2$+-ds3}&%64fL-wI7yUE~>!<593oe_z z>&%eu+l+J%$~zl3LL5W^Xlb3khF9Lvh+n1%Uu9mPOuNcBQuv`q(%oIOHcg+VKm1s zXQWq7Df0$*As7eFn>YPzebJHjf(piRqqFPonSZ*HIJrwM?8+@D-u-DOo|K5)0OTm? z@oX!-i+h>$lEVN4`ULfG2e~p%4}u0O1t5%#luV!EqRJ|*a+B$S2nylu2y_1(uUI0c ze={tXt24igXkaX+GG>jQuiL<^h$CeMQGmPe00Mh>5D^k*Wlc7%&=vHN>_`Z2} zK6J}}VGIVFtz--KeTh2)ZA@w{g&w_zY}8?$!4moQMes~3ZtXVFo|F3hH%vU{X?ff6 zifHS=!MR8;+H}IY8)meW#^1dSTEwiXV=lre4V+OBJ-%@hSfGCQC^Q2Oz88C(9F>OX`xf9q^4Uqofz;fzX?s(O4m4Yr^ zdv&lI%24xVIA!AaAc8HJLQaAK_a@vW08E{Mr2}nTl~Ag1!1FL3O)sMf7g!qw;HSMi zjKaVlc%WWe(6UKhA##jI%zDlF?%=dMcQ@La5=%{cGmQ8uOr_34{oVp=yjv#D|I9br z_Cd*WygiMfZ+W!2M5%v^)c5dlBXr-qYIV7aN?~v=Zl8l0 zrMIUPN3s`>e8bntG_d5I=49H9^ekXX2c)&TuM8*xM}q#mdb#%@tt$g5wiI-xkMnJ< zEbs`Q8O?ZP2wTH%PW&`=UGR&CwP%)_va&$MO@4o^;mGbx44dQMd7rq8z8~OCjKg`b zNvvA^ei+)Jeaj%Q_!b-&1V?h$yQs%qfs(p2Q@y$@#jn2ssfS+f2-AKDj=x%s3ke26 zh`EKjiMYJnm?8@}1Oq{9VLSz~UFmt_&HQx~00?8LC;KLh!o z?eRM5B8adTpf|LOq`$}7<&=Hy*pJ%$)G8Xkc9bOWsW<-Wl+Y&$DPr*5h@v#5Bfv#o z4wo?HrP|T^GeX0&hu4`sA*3?i`imuI7;GV3j*+wUg+}TgUI+t%-^wzQW0M_1E_Sx_ z)G37a0SakwTLI4DqY^?F1S$DI&t>*;KauFXPB+FhGc+ZGruMG*<#YVt|&-0{C zj3z(%z`}O&VAxA!VE+BcZ5L@ACS(_EPGM3z8ENYl!g}Jt@m{vn;CJS-mD|I|?24-7 zg`0sNS>}{oM5HMJjO$28M!r_lleMF)XiEQZ;7A22MmnqyFUQDT+&yWx*!EkN)I*^T zY)AUi>^p|xhtTaTfT|;JRU!h%RQhoQov9SBJ}6F3GxeL<1+R+((6A&@DWErop3Z|*OAQn7NWsKSoR;Ik+r71tJ$ z&mlG2g4@Chng2i%7#fJ)j6o~P%IHCHXPqw%np4J$;0|5`W6$K2mOD<%XG>K@sUJwF zGBqBq?u_0z(vFbG+jgQ$`8l;}a)$(s2`8G3l-q29-SWRXgrj~zDUO{)WJK#417T@V zI($=zr=zC~I1=^e)ysVlDOdBIZvn_{2$0aX0FFc*Vhu;dh|V(XNRd(A*qDtdjD>2O5#D8O6^jLU7pEa zUVTDRee@u>mCKm9LI7c6plazBysXLiNpvo_t588Lr?t!U#e-0^YpTefn(OLrQIx!dH>^>+i`#E+ zAM`(N)PM!D zkO-6Da-Wv+u{o8hK8}vy5lSOogr>u~4{P{4Z5*BP&@s$W4O*-M4g@|!A(sOOrPV`W#GUiPS z1(4vkG3}HqA;1=Hs3n$Qe;u^}V}{@u(th{>LjtnjdVM-j>`)Hn=MFIuy8bir%Ln0ed!VA+Amcd=2gnGOUR)i)#R zi)<~jZH$v|dpTMucb3?v7V^GPVis|Q4`Szw-cuktg`u>~%jJOu*oprTl;v|b3x-y)utpu0*nbxS2UAFETVzA*Yw z+&Zjk%0N=`y14_x@cxh%X)nuHBa;#Q5R@bJ99ohcT(Cq&i~5jLoMulpGOlczN$f#! zH@aB*ybf9@1Sl@AbrW;>88YTWh$)0%i!TJ>S;5tyWT8d6vb;j&+Cm0O0waI;|fK@f$^R-|x+bf(W z1IT!Z5)8K6{j44$o=~V3a_^(Hf;b&n??c%~V%)h0qrshg#Xur!OHy`*y#2Jv$gq&% z(I#lOfr{``1GHQ+Tqjw(=yitnbGM2$kzJmgn!MT?x+IY^vg0Ku&86M*oO0N+&4FWv z$Z-qzk!RKXI)m}IJ)0c{)%Rx^7?qCDVeH#D=7A=0=`ylScD;GeB$>G?!8s1E1egH?uf$?M5fPn?|riwNj%K=SJ4 zjxgPUa4lUDF%%lWc3L)6lC$^HWf!a#1Cbsay7I@s4@YOD!O%dCI89_E zVcz`DK5xLD{QF1t#&+Aw6J|j%W>8~s6{*|SU6~p-xvT4R0-pmG0_wFCG7`B#*bJ9UiUyMBRD0Cbf{%IBgV+Nme@BRPM?ycDL`XGK! z({Ro5U1v=(+GUAt7#$_R8^L+P+#YM8T%kUM_8_nTrQmW$+5ohDC&!g1@rg=fhFl?& zv1&pS!7;XTL832d;-Ta+5G;^ljXHk1A zphjt!N1S%ICo}Dxyr9oXsFnNN>nt(cU{n&CIURoX`7qp3yp_$C=ZMy`nO6(+k|62i z1GDyIKxc^_%x_>8^K};=btkXvTNmvHWUv5YdWE=9o`Z_vFc?>~ZvjlXlUc5Z5|wSZ z^v8wmP4eSn(u*fnNcd> zgVXYS_j79)GwhSAs@$9OAE5Qwvr}_>11w?B3}I7pdw6e|8za!DMq+YNI>?*Kb+}4_ zBUOK1z1;hdvMp7LHHt0(PssE|)Mo&(_z5N#)Bvq4z@4Qh-g09T$;OpQQkStH9L;}& zL-JwZmGCqEl`isrHvC`y6?|{CzAV>bok9NQ8B22b=2UYAWW1e`?!AeEcLhpnFAq;g zPnPz!T^Lvht=#wUDtEkOOKhnebXqo1CN3AdM0ducjd(a=-du3(1v1OHrC{cZOKm0G z^4OZl&ooTl{rMk_q8|#)OJ01`4T-b}(=Jb86gB1^*8`^D#pwqh_n0#4Q^qAD%3s+*Ga z3=Q3Srlat1CuX2qQz2~fa`2UC>{fW=mcEJ0x&JqtNpGO}X09Esxzo6hvJbSscvbI%Jw1YICoq|o^Y-H}d`BVo7d;p3!JLF& zmqx@eT0=-Ajup3p@A*h**b~6!3Uxte#Q0WNImxZGmwxhZtovOfgpx@}-x-NpEJKgO zFFa zwZOGp9gdCE{lj>i?^Zex{hcZ@-^604Y@gv(IxT+*!sQ#yq<%*7udp{sqxq;29omE7 zd5g&9mE)p`VMg}CmEQn1%=*jf9vXCPDVw;i5BOY6Fa_%MN_Wb1SLqQ>~o zhslE&Gc598zO6?iS)V$K1oq2szFAh|Fq9kihmIk;03~gg(tC7S$c;Q&x$oiC%N^v5 z(u<(M3c--$>A%?&JW(QXo5w|7zR_^>Fbe?XElW@A=pmx|o9jNc^bZ6ByXtqY6Z_k- z^hXohGL_hDBZ-b7&dfLO75O+=v!eKqr9@IQnOvM;dg?2q1Nojngk`xtfg(CtPhf2H z&_X&~?y9gujo6XK#Ch9v^6YV=c^5fb7PtSy8tv!;c^$^x2Vdfw2#y)z3+0M&1}(`L564npBnPzeZe3_~O_mU#f7Ol;v1v8$?Z5GsBU&GiPB z2H46E3%QhJ^q#J;n}N7v?e7nD1_PZ_7>jdjv~{MW6CWfR3VicKj7o64Rf8m60;5F+ z;Eb$!2Zsk#HQR&td0IA{-!Puzp4c-ra2Xz2hG;mA%h4@I9?Q^d?t3%)Z>B7a{f+c1F0ASr@0#+_BENR!fAn0O?*MPOt?FW z04WqeqEizbbY>-!R`uCeQ2Q7?MaBU`Xd&j{p-m`+qp(6yMd2rvW~9rZ;&^}w_5%>^ z@E^PiyX))tXbeB8N7@Bg2#AJK$jJtM5(T!@Hjt+gbK^jCA4Ct&s1H$hkii@NqQeAg zxbhyjli(oAH+Cc8z{zQCV9X%$%}^9$2A3Z=eDt59Oz_=21*%;FD-TU)jK|nY2QACQ zJ6wfepm3z>&#RaFKvIe=1W1Yh2%kYh`fgn!b$_uPh;>piZ;QCBtdOm>XGwJUPa?Mh zrMT;U(#lDbRjJ(()S zufGAwYnST`WuzU2WfKD>&-8T4D9FNWtK3j5KzYmawnR^sH%E6NB>0S5^NROoh4Zyz zQr$YTRG(yiSi0 zW0@t?b4Tj!e}_Um81I?e2l$)v&QlaRq1x%`jnjqg_OP1!2F)Q_;)exC5Q3pW=q@G> z6)sH!apvG}<%Y=935N6NYtHQqV0;x2Vnb!2KXK3-FlNF%qJ)Pz@+ta{RrXu)k1kiccFqmp! z&%G~L-_XLqSuxo8rj$<6_87F@M90A0l~%#1U8ztFG(UMSmX{Us{(&Gsciz3CD<^Ce zpo+fGy;rzQMabD0So)3t0#tEJk{jT%v;Gho z-2v^|+pEu&;>t4fg#CH-atG6$q>(Zi6k7tC@<)?f)MeFynr~~rH_1dCYeZcUO6Wjj zUCvBM%O)w^fcp!e&AV~xzXQJhudl?h0+$|^WPAxBpFz;~Uzlo+wg4<1{sjphiPxhD z>kRozDMc0El_XtCN7}pXLW)9Q#x5jP53fEUBHEXf1}g*c*4HuHLrRKOIy%G})lX2~ zIuNkSv(Tz!fkY04^x+jsNM@A%k%lr7I@NBG#oix$S zn^OO`yRQsG6LNBpX)Yj(O-0KC_aI2(WK6w&`cuaV%b4l2WWG_Yt4&(|8 zF4uUx;bdK=Y5~R!DrYqk`7(_*RJ)Vog1 z&Dgg1_N5{d{LwAfz8CF2gtC{$B?Vu0Xn3S3*drD>Sd8JP8~DuRiPqdP>{-pWsCt^b zLRfL;tI*ZrFvgv@qtH0UAPMR~3O6ZAJe=7;4KsXh7L6iogJowCZV9+fBDf8qrx37= zNMSSSTcV}iB%6~+9>|+Q9DNLgeOlnH!ho)6g*B+LMKaVe3!61lwkaKWVe^r9J4r4F zBZ##2LQ*WtX>uxMMWlRB^qq<+2~dqINt$LgCpJ20NnRej`r#U+?K%xt2r7dAT9n!ZhUio;jDku&d{~zVFlsn z8S`0~!m0^s-}ZU>VT>6>9_8(Fg>9BRNgapvG=B`vYlbJ!6Ysb&2JL4IXZn>6Nc4rv z(NhK-iTd;E-r_P&o4w^2-K_Fv3l7ftR(*4YL4H7O)P4 z^9HNloir%95VopOvw7s71rohjq6XF(B)Lb{?C@v}zh`hV*9=TX$HV+bD)zl|W+pej zu1S5e6#GK?Czrq;hq(G#au9i?5n9n*&ZqT?$O2jjR!b-GjAOhaP}y3LDgVabhN$E3 z#hXFT)5IRII>!v$PmeKm!1240nf(E79}2hPCZ#+b068zC$pNac@=Ai??##Jtvd4$0 ziRL{&oEFwdMsqy2aHIWVx)xeNKhO>+2ZnfjfUTxhDyE?d+=ZP;%72x56fuMc`DL)( z?wK*fe^SPyRQ+Q&HzP4EsB}P1cLR$IGi*5A4>aq$k!&Zgk)9Az8E-pCjYX{(FcX0` z89+;Ph&5&bID}@ZGB`VhB!0=dQ6fivx}#1){?2L<<7T%fI4TW_L~n@Wzo1F(6{NXF zk&x*}FtP87iVP@q=585ZRN9G(F&(@NT1L6aOXCwSU@#wrl>Tl_j#|11F6i-<7X z()6Ga;D(Z-tIR_B`i6g}kkCkVjpMxl*wjool?GnO7OciHlQ?cis!L5F6!WPvgVBNG zD|(bdjfhbr0)4Be0~pksEp_$FuJsGtb(lUwg1M#~Z$+eqXVbMl8oVM0x0)z>nh`Wb z8ZO7OvR>o>-IV}R8U8Y;Z{pZtKP|F!Sz66J;@X_RAwAo%AGOsz z=Cr=Cc`An6oCce|b5cwT^>h)rW|w!M2UDwnGa^r5G7*fr?^KrM>m&Fr178;hT=ZNC zoJaFEbEh0_ei8ona^Yup5Q3aJH%6mGrGx2iwYLl?0!M=Wyn4A0B!yTbqe7VbVK=$@ z)&?8qL1H@)o1|*xZRARNi$Sp+Bf0zS>V;JHVrtcb^W@z4>rvf3gy<88u%KYed5T9j zZxLzEhJpM)`?Z*RHw7cOE~WSAvOB^6Un`S6yt++F?f~VDq+H&0xFi>w5in>V*z`9= zKR`6ZMoI^G;R{FNmgq@&gi1GsWCh9*aWMJ2G9nNuxmE>JtEmC&(HzEP4_ssSZdW9H zXcEJRWS^YzmVHX@6ma+tDjGa8Cos||1)pv}MbU~L$_;w-U#ANajLNGoz>m6mLx9af!tf|CuQs4aeorrt4%z!@6?73@R{I;pW=4~ z3PY;cj$s+MHNnghK4u=BCG}D(hyA5K^`YKiL78-%AgCa@#5~-X=9|uOZw>njVF}Nopu_?%wcA` znPK_E1}E2`<@B3UaUuzeLIq}NK{YEK)(Sbz9J?w$f!uyoz(T0I%VjR4q!rG`YijEb zU$-!)5p7LNfa%;%o+&f#L*eVNdAl+4y=hy?xlZEE;5HEFZ?#-)>qvYEcY@0p#^fm- zd&i}dmmDEIUU3ra3$cuy~gzMcu5yzV&hFj96=Uh%{TyopNHa@a`=NB zVS&P12EM!`(d3(gH3uP;Z&WwH9jxP9EOHOwOrD9v$)Efgwrpg)zU1bb&G~R8`kQx^ z;oe1~^mQq{N0(jngFMJ&9|MwCFZY3@P?`BCj5Y)|r|*l_j06ztl#VV2i+>pqcNZ5pt z?34newgfoRl%5O2g#UmU8zrBifWqvC5_BWY9}I&qw~ivNa!J}8;q!c*znWJcX$cS3 z9rrlaK0Sle>oy^8;S%F87=r!8uy}3UxZFM#1@#eBh4W+lwgFw&B{yPmWiy^pl6~(& z7cF!&K8G|@@h${dJxeBW`lW#&>zdeFgpPDAhE!^Wy&{7@1ZxPS8B>BP_>+2aS z*hyRi2f$VSC+cxmprmH*TT1WIB`Jo&BC!1pNM60%5vKhRRp^e%7!D1fL1=4uo|B1n zxscc))T>|Q4N5}hjjsxaYX#|vtM^VB1BXHb*xGl_a9n3thmeIs@4YILn`|c8OfXEC zX~@=`>=U`;H*i9YlZQcWmx6Bc!*en(r|nTOtwKP(7J=i+V+$CgWjt^94ArY^U{#WN zmk|^_D#;szs>AFA&O9+cU3wm)%sn8oR>KZ@g^j~NHuo=jv8Xb>IL0e<{NMu%H#E=> zTK3q1)Z7n(E+gjQ{hoI+FfA9Mtgw!Glh2Kbli7;g1#beo=6kjsuns<~k@imSW44{#w^xFFGa zv`B_Y?g%%&eiT;@OaxEusdt6u*r)cH>vwo6Sjq_9%1y(1@8hWooUau*y0ylV^U4v_ zRvWr~?eLv0EJ%cC@@r}MkI3bQAAQb1#hBYe*U7NA8=pl_Uqeki9oDRADL4<{I{8pe z(L>XvL$O^*Urrl7$aNv;p^lY~CkS3hf^Mfd?hw1M1om8!o&NQ)HK2A`?!<_itLH#QK$-GFuv1h6( zjc7YOy4T$&za9jYhHdecj0&;jrCh;nlQ$+R@7q}$J$mSk1(|6#QZc&H!3;1X4p%8~ zr0UPBmwQSY_8=A^mOP5Ubd?&)^%>v!JxJUx=*n@_3hHs?j z(a0Gy_$9;0EE=Alh{PSjvd`Y^s2B^c_Uz)%MXu?>DEij^g);m*X_THWrT3)0lYF4N zzX8e1cNtnHWe7ld>kw;R{eG^7m;$IK-$G*nBHxizQg`rbnKDNxq`M_jQTmx*Y}FVB z4FtyzS2d50g?mR4z51QeSgOtO!0NETL${f`#RYLIZ{T86ACZxbMf~jZzXngmq@J;6 zo;=tKQ934^X>+@i%A$f18Q-c!Kq3Bx|03T)xSu*Q5!b4bBKQSZfj&5nc@&JO;cbJV zDAb7?AytEM~$HkI97=~ka#&bIZdi?5J%PB*__Qa`fvqrUtx+|bnV+zv*A%q08 zB@?VW*nANhB*hQnh)Ed61U1Bb6?7!@kmxefq-ffawo?sCC5Z*kHx)}IlCP)@o*0f2 zP|sJ_{32sTFabh!cY@HNk;o&2eo>5Zhc!4Z zD%%ObJT+`4=9a+`F9M@9(J2aGdj#XGAR#>Zvr{0A+-W?w7kmeNS9yYDH_KIv>W5m zl1c}YN$ogXrNEJ@Kd< z&={|k1-P^H#5rPS;Wliv9P{&|q#X(k897g)hp!4^*L;R1H~h?UBG+SybNn4p%i$5N zeC$P5OTG{_?G0CZM$lK}E*z1{=U=lnlyeU8*=-LLs67uSDw#7Qz52F>MX`-!_`J4EyJ;TPhwVvcfr6p8*Wmc~Dx z+}^vF4*3Py`bb(#GwMN)uSlf&Qdu5^Z-t*HL3QEz`fPlo9CQ4y@!^I$uP$(1KJPIs zb0=GABiM`W2*GS&Vq<6~@JpcR3+H0Jd1N`p*NdAdLD-A|o5S>pxZB`#uL|Hx!Hpyn z+mB-&BaeRqpH_;uTR}5!TP(c80lG&iq$)%F*uz{WwRL*vhL%zw-wAPoBBQ*O0k+jF z>c)-!l{6B5_KTn5`dS^K+2*RA(I$AdKuhv(MK}qL*2MErS;(%S!nBp?fs)Ny^c3;iOK+S^s>!Q=%KjNm_a%Rg&%4=&kQf@D$H{X9afhg zSXD>2swVXee{vuCh@p%{`*{aF0RQol)X7c{0ms(V z@{plV19pFwng$rpYr60gf0-Q@c6jf{mG+cTc#fu>92v)F^)wX)bV+a}=}s0IUU*4j zMbb3#HU0oBwguWiabxjzxV$O&%z>r2RraC1@L^&~HyMgH57h@N(D*?W%;L2jUj$)z z(>oeHd|gLnuY&;djJq5&ggvPSo85!%K1xpvr>~eEmsiSlg&MLZO7?Bz5<{4Lwc`_ z9jH?Ymt(iyX2~>BMh47vg3IV9C#3`8+69aO!@z)aB-d6@;{oqK*fp?!QAaExlyzmiZjCm^rMqR@XZx`LTxMwYk?7KoGz8;}* z)6f`VX6du9owDT7J7g0bTI6w&Lr9m5Nqzk_r9^b5LFwsI`p&d>QV(|L26R2VMtVZP zMRECIY^yPuKR@F5%d2j%7-H~?o8+U@k=;{qx^bn%%0LL&`57yBVTSOgg(lHYN@{WP zpYX94dWxWWFFIu5jD;0Y-t5MgF5e2RZovZfCLNV2{llx8!RTJRx0k&DzW@>aww&A8 zp3)-Top{&jIr(ndy9L2l;A~#QiQ@u58x*4aeR%EPpp|$y2+t{?Pti1Yqhg}f)e$Wf z17GM_kU)K1LxehXJ$n@8-I544Uz5jP>KsCyBnLe|J+O=&gj@icP#hRcE!8!~o$Qs9ao{P}Ge|v>eUuI;(M~Wr2)Cjy6<416=PQ^ zRU5fIXr5cFqQJtpNIl+sf8sD^pr*3&nmXK0u_(hSM6wSPR$q>rdBCt|P0l}KO`0RY zWc}CBl)cu;I>ro%G^R6YKVj>5b=bk}L)r=;9BPqB_-qsFHo^TA72u)H%KbYL#udY4>3Z4nN8TcB6spHJk|7&9!d?+-A~QXY^pB{dY#Ryxz)r8!a*0$2^; z)yusfX;L{4>x#c)8x&s%TVJ1OHbE6`yg*b*jx0DV<%pvvE=t^w#=%&oo zM&+8t5*fHW88Zdl#>8Rl5rV^T4F(n}50wNKs$Y`s@XZ4UJ!8MlkYnR#ggpIrUi84i z8-ndX&p7_NW!MP6XlR5Xwci3;t+(7|99f|$L;8ehtW@m4C#R*d;cfP9WZf*1_1KBVGG^ZILhnt2Bt@+uF zVTrGa{3?DfwF*T{ye@48+T>JHqwVds5yNMrAPJPNLVyLaHP-psCZYP4%{D}?J$eJ; zP6TyPJYcD=g$pMmuK4xVDcp5>PLz9KGn_X*i_j-Zt@WdF zOU3tRv%sQ<%hOy$c;fL$$;^FI+~S7J7eNEtcn!*lpj+xcHHV{PowuEk(zHW^O4~iq zWx!NDHo(G99TtGiF`o#PKl==S1WkID8w}xa3Tq1EvVbvzX1=nIMp?oqlg@Q8V`(P1 zk;bF=J>`wEx{(K^h`x7>87{aXS{%7=9$h02tNMcWgeDmOhVHpN;r#=w35|Q;W`kE( zf)J(N#PY33uSPkDo*mCFHC#%@`&p4xzPK*CE#IVPVKH1NUA{`CwU+8|xJrQ|RexSn zz!=dj?r`U%>lwn$-GX=FMei-uU<9&fpCs451?jsEEgpEi3|a8)ho3#tRG4p{n76e| z2-Yjlj7C5A>T)fHUGPROcuMGQo|ux#Y&gR)Lvr!YFJlxkAIW`Z$$7KK$7>t+L;=Wr z``A2qMjXHLnd!6!rIrLG9gW^ndafWNhMFq{Efx3h>g5hvCDSg_8-7wA#@-|z3Q`0n zSdfVBtzWnve)VO}DPPH5yqE=m@`m#3Cq-B3dHb`17s4)%?n1ct_pfs6Qy;?d7%!H_ zxAEPKAgQ>pxpj8H&S`k-J!G$y>Spp$px?8+Fo(TK zi}V#hQ<@d1@(%-(KlXLO)7LsBdf&T3n#;Vq;HL2>!)9vA?En@%AJQW16paV># z^&|C^xK~!ee3OI_W~f)VtH!aWzX>o@TlJ*nJ zgcQLR(q$xKQKU-XNq=yosaXHrj1D0_J(LavNI+f;5E3}*f^OiGw4otk${K$@aL z5uF50=A6H-JA}*7_2d3D*~TUKd87YK6y3uCeYGn<(VrJmRqy6LkaW9*elVU2I@33S z&qje^PZs(L=`08!7y?y6S{xNmB|H2zCsVNjUe&Q2rdS@@a4{_6_2%^zP_caRYpJaohXS>=sTCrbd|N+jILON@~nZyEPA1pb|* z6wCJ-SrtHC&P4iV(>5cNvk?n3I*imuNdA^hUmg%~2IAgSAOYw)t_nEgr5wr}oHL3L zs--5usPVhQtL8gL815hppuBNCdNEB6y`^AxRx8D_FA>#K0D;!I&`>Wkn-rr}!d~pe zfoGb9k)7PpvUfvPoC0+C@un>UC=f_cywJ#q{gWY!8Lvn&f9DLo#ZG=bqC1iO+$FTr zFWQL-i!d5>rC7T&LG~)K1&w_1?12|K!UbKMb=+u6SIPz>fzt$oe?g)M# z9HME=SQ8G1Ya&0Ep3t|)hrAi>YyF1=J22BE@5Q5W3?_c8teHIJNCG8TM%zY5=g}HqbA7$JE2&W$0tF>!yUX!H-?0(F$kQk$7 zViiu;o41dQ%gC4alcpFN|LI~hHlHI&y7o1eN-_BeU|?X z(8F#+ng>TPW_VVw{mEhoC~;j%?@9ZR*lkox={>x9xg(Y`W(TRtv2)jD>L0{y5>o)v zm|9)1)t3hHReT>_Nex~B%1!L(VHR*#-htrMD&Hb5Ja#TzU&BY{OTd+QGw27JWAZWP z?XMbhcr|Zex+r{>w{=**B}$@^nVU5f|NDN@_TK80X;M znZEo|d!WpFEcXg#z}fFQlXV(^>q#T_qz9NLf_lpoB+x972O`8+GxZMZil{C10hxmrtUs)EgCXuni zLeI3|Jj4RdU1$d%EbP;6c>35%2f5Pj4p%8~q{?|U=wV8f4r<2eXobL?lM>;8h!*}T zSPmZCJL7+}gTUc1w@>em-yvHr8#DOU-WaEk5SJt31sq5vBUfmyG)5Q%PJVkruE7>= zapy0K8@s|p-v1)3=hUL6L*UeBMoVQ=OPTZat8UX$7aaEX02t8ykqB;96KSIA?P!wSosY;>qYH91Ii6=K>YI zB#}i8-6+H^VzCE$$As&PtDfcW@D$21MMCB{QASA=tiU{(F z)ppDk7m|Y*tz3ei^~h4!R*XC^&Vi(Zjlt`|&E>8#PjDDT7c9OelqTuJaEeS(v3vul zNVuVnaX0ZuE)E0%yWH!zPA$+<$qBJWAKed9HXlWhAeT7dm$n12FG+B``I>>&!|3S% z^X^!t@rjJ;L~gJSf*z+?psm2s1Ol;D1VWHN=THnVxjp-PG!9d~mD(Li!v6@$6CS4< zU^s`ZcS9&(F0Nw3m!Iq0u4O~7s3P&Np#DoxP=3a3Ozq1g$4kR)J5YUcFj9QX|-#(_A zdr!A#<55|b*M;WGbwT1Mga0Kuj$X|xaw;-8b>e1&iq#U*8(Ky3k~es zegD_7n=~24`L!?dyp-qBEJAf$PEZOVZ^ab_C}2RWEWuL?lUgwI33Monpn>h!_}S;S z-Gg@j*7uv#o99S))Pj)>j2YIDTf6WNFVN(}?~}V9J`^hWZQxp%tZG$JG$_72?2fuT z-(6GAg!e&rI4XvPpa?8X{%5&p?L~Lk(tRzWr2xGF~O8x{1fTLpK@SWjY_^nz0Qi3iQ$CKycmp;q&1rn47SDNxf z6V}oDh7PB{N`)2xKIJ013cVUHS3uo?h7ff@`n$M};K5Ey4GaPtFBw2uGJ_ksqy9^u zz)G^j1RukdK@1alE9C(tp5*z&p)Z%bo@qJ$=y_wy5wlf9k8GQWLtY)K{>89eC*)%D zu-xwl6ZlEF%=v*=jvn-+ko5PV*GoMmN|%YE*rFx_!ayzLHC=-w8^g$m+r(#I@VFj2 znZw3Dg-QBD7XnK2;L7PJi<`e#9BgNk2cX_n{L0t!Qm_M6Ko6LvfPnaBQNJ9Khn=iv zmgFZS?&ijIZcT0<881A!Unz%Y*Kgg6Cg~aWww-c4!OoJAKwEAOD|)p6uiHWZk4WBz z3fdg8nM3T;gk*F`Pa$|;AUmwWmgRkgVz#1$z!Dp-{?mqXOvgZB>8&DuNLKbR=kqfpK zX%^b)X>VFukTYYw`TP>68zXkIwhvQ!-^0-D_3-`up>-ELZ;wpuZ`#80Ha_om*`Y*| ztqY*JXL-f3FuLE{C-K*Q5(lyF4wU3wO7GESDTb}w_wefF4u(pmout?O+A|w6{Y`|j zObi7KYp4Gf#Z)g0llu>Zo)?A&e#{__QIQ4eL~#*8k2*Xx#Fzp@0gr)yIPj>L_h5wJ zb$tID103PEjonJYid+(@%-6p-D$kqSgI_c_Klf_jW_Mp9Te^AGaKCN)xOOCM+#=*Zu!c_6Le=vhE@^A36jf_jW<2+d}NjJsB4*`0?YAwGbUld2p? zK=h8C3s$|AWIp<7dGp3xmjR`_GfQY^bY>L`lUsG@mR2yR%XO0EZiJ`BlmR#jZ+dMl zNZ%AW#lYtg4lX7w$GdP2PG$1uQE=9g+&Oey=g=Oxtr>_<6CUxL{NM=|%v|PE@r<}F z$%-W}8Gg^;Je{MKc_h_)=!J69rpM!Ot~#DL_oOx&rEJ4jB0z~`wBZm&6Q~5*%&9nl zrk*z#073B$c%tuBjmObO-UW~Ocbc)QFq2vYhp;YlET>FuA`{l6_y8UPXlkkJslVr? z#xRAUdyudDvK$OfnyTX0JoX`MPq}p*tHOv-PoUR2jDWp#EpXI~rriLzsR{zf4Qeca z8XL7b4#e<{m?sWsVkp@r4SpoNK80KCAlkn%u>I^(IH6j_BLghf;Y3nWW0_9Vz&C(* zGffT>^P~Y~>>eDVSRT!!@v`VW@|JKR4;lDWr}xTR0u2}cB~)@_bw<7cS{t*(4s=I~ z6jKlJ%!k!ppw(b>Q>lF;O<{_4#N5*PdNUNCg5mT93vXO%jvhZljy3e<)`-1SpZS8F+a6$VsrC$iC^|f%;wCW zy%8kejb-EDXxEq_3GZ=o+1+A?^_*B%)G=@B^JdK8Fo>4tmo1Qzc!V8O;)yUKFh5h{4vy; zQB>RyA3%|~O=N{#wHxsHp>x;5Rtl7^E~OLKr8!az1qGJsHFm1*?2d6Otu8&KhXnTTXoDiNZPY}fJI)V@e=fiToA-q zz}zyIGA4gZokQ*uvU!;wGmr*5kt&T*wD~oxJk)3Kg_vNE+^Au!O9$0p>a>kJz>i!7 zepgH^Us#g3N^_r&jfnUPXz;cQI#v5YaO8Ygc-*SN>oI#fBneLi%5MO|lmR}{P$XU# zL18YC!)!H?QAt;DQCj(uP645?1UKjF(mI1;d~1Qv@sed`1?4nBFN>Wmli$l?eHy-5 z=U`jNS1j|n_#>VL3ayJU9qXumgE(_3XSW#~OsgA5Ix)h9+z! zr`hFvuN9?BW#KvEWEll%K|x#z%v%o1vD8H`M-rHR_O%0kTZZ2QO?Ln~EP#Lqx1mdf z%F3rpYneBC%pt)_0F%ey50P7V`U>IjsQF%kFCeh_DlsS$idIeca9Cc)HGvCN!}xg8 zK%XF|c_cDKUNuYmaCUeH<9&h=5(;92nZ%{*(3T>%kG0|wO z&m*HY5Vur*8TDj=!w)NA33b1VObrK<4_qqB0u^jPFSV;>n`6H2JZV6L%afo;ViIv}oAb&Y9 ztEE^)pp3v^n);uF`{U%qgrsmV(6jYTvy*cB_*`0)a!jA6anIIm6`5`L4;0T>NbEtKL)o#m^X>n_C*bR=r(eH zf%fc77VA6rZP=b)(CE6?;Yg0R|LA=6-oKOSCK{<3yp#^VtKp74a9(mV#ZG?~AzDe_ zPzzr=E4XOw3aIpFBxuf}ntTkH#MdC_lcKzLDZNLRp04P|BA_Jd;l*u3ZIhBaKzVB+ z-Y~Xc_gx;!S>KXX8f`e>eVlyDnrnwf@g0B{%iHv8S2=9wGP(GARrb*<7&EX8DX#e4 z_@y#D%JV>3=Ip$$4riZYW5)#vTWgM`FOqmwXEAsbd`SleG)8w zAH8NQhwphw;2yagn+G=odl-3(_dB_@Iemf1-y|wqcikcOxiOV*zd4cnZ$X3)PsAvG znL^5>>BQ2goD(La--uSUd7*QKvQ}jz(lHZx&S)&#$gW;ziuOaIufGJL+$D#P?qzIh z$5ws)l&RVofp0BFAKG8dkV78aXW_>T_*$7KJ9;4=(P(hEfu2+Rr7=4f_14L2M}p|< zBhx6`vFyWfdj~NiW{aHM!s}rDyqVbjD$3O;hKn`PHv}(6@b?oeQNJ6G^)p;rRN#Kf zKwFX{S@G`H=G+#huj3AFpds?gg$?8oh6dg{Dux$82KmU8I&`=cm%J3$Jo+ogyp|X; z5W;n!mYM;05@;oxoez-Zv7UfZi;t&I<(m+P8P}NI;PK@aQ8QUMksi9 z#wdpA5MqQq$#kH$jozZsKH&r$Ah!}pjgH-c_#v%HKIjm!`EXcEwK+~=2R|isw{@Ox zQ)V}S!~`P=XB0x*8b$~1I94L4XN=KM7y<_;9PDV<>BJVpCaCB!Cyq=p3elSN!9L@O?J9FWML_UPub00v{Gz_(^Tes*K{Qw$O0 zyWk5*TVwCa-Ev!2^oFO(@MG!uI6k^=s~9uXgGbOh;cGJ@&kGpQjW#B@lWT^*IHR=4-{{LUkJ+>cmUSrLeoQg5d6Q-Dg1GB z0pYP zQirP)I8ycJ)yut28XMy+TxPTL*99^^hm+=^zu};IOy~CL{`k#nn8t^Wj_tSctzW7c9De}1BXWiKXeGU{t5b#WVkRbvvbJj;u<=b3@Cu+$l9~;KK-kJN>IB1Js}y5 z!=?CbD%ZljdQIYjdmeRaKReby9(D42fgN+#SqL>u;QKPcaoH=ii(e!`{r^4(FZ+v^ zb@P!sWt$%@zI|NAIf0&o($S^#9$n_7L!bQ(NM60%5vHAp<|88)%j@^cO;~488m$P% zr@m#fzBMKlj2T@0kAe`xEIG3ICZ`T@=W(;# z5X$T)e<=*CIflj@wAEintg7MFi`@j_)rLd>rJ4T7dgS{2p|D zIrYf5wq$fR!E86z8Dt#Os;o}0_kUWJZ|Ay|X&o#2`wam;a!jc)huHp8|!lN9Z|I8gPmhnt2s4JsTWd!!)7zWGa zx#A2Xo|OuCj$^b^$1}545a46p?2fXWtYavH#NdbDq(kVS;9 z;i|%c>Z(k!q#H=+8VG?@$I${f6ftD50lL_2;690-(lJFwnPU{?nP~{-($;JwT7?p5 z93^Gi`S6Z`H^-qB;0pBe@whx2B|FDJm}Wi#_s~0i0C+=kK?GClTC0S!{uvG?@pcwHh8lyIBCi76=R$P-GG26Q^W@ePgpL)C*=4 zGHCdb+&C)(2YU-x%&;6+>IuWz0@&FcQi&l)g3gv*U5&u-BH89N?R(HJx|j!L02Ha1 zy2?9c0>yr|hV&#ek;f#i4o;XTcRCM}8(>QK5#>~YzhDFW3faJKptE(%;VFAHe$Q|) zR;<3cztC9zW9ZWC9N`3mNL}^?9Ks2@gU@@-h(#ZMXIPEq1DmjkHNH%1>%Ck0pHJmK@Gr ze&L*KJs+E&w4!!!65ZFY;¬BfbE_wI8==@mjsmZC`+a9~e)+?viA5@?DsN3?`Cz zqGk_Y*06Xpj`(J3FH*+x`LavU1p@+`$wZAAEP&ZBeR%}E z{4uF9Zx}PoNbPULj#q!kSi}nnYO2(hYtlk^H<`y0D zmn^?Eil@FN?w({%ydFJYZq==zX~7~1PX%yDgo$8$8DQ=~^kjn+JuCNn2EmtswyzBw#tgKWlcN=^ z6x7d&>h|AEkyKaNeuZ10g#(P3S%vK-iZ%aW;(E9vxgC?JM=pbtzV}S2)GNjg#dx^6 zAM^7Ug|=?VI#PBD0ap#`o8buaTMT+B+8yY2Q5MkoLsr$tVUdSk($>(2q&I`|+u$I> zN>m067x<3pOpv8}Y~qlH32{Aybg$jrrg086(PNkJA9jgJQ?$h$JM3pkB@Y{m1;k(r6Vl_59t=n+R#_4Q#{$kIBQckOsOl>iW5RGu z54Z6h!ey*@n0LaU1Tco{3OWh_HIjt=dG&H1NV;7pi3C^p&scH3KNui(HszD2Cq9HG z-sdgCFhZrtoE1Pd0HH%ucfP&^E zGW|{<6g^gb25c}(u_GXP2}z(S!;8ng9h`tD4Qq1EZv%zuJ2cx<%Y%d0bqGI>O0s$yh07;7EEP~nv@GQ_06R-$d zIaf2XNlgkTEroytd(f@bTCvBG?iE1<0fcC(K+;N^)3iYa3d~Wx0Axf7#z)E@z5rJt z;AlZl$b>plhp2)XFUvz(+)3a|m!l&Us}##5XUz#QgP<;KX=lN=NwMf;p_V%`2xSFg zRm?Ea31BA}!8mFlT3~v@Cgy&yMwE6MNihhlj>va`YjsUR8;_Lli1c-=4T+4InSmI` zP|gZLPK^m*_W-?spwSep$l@J>!vTV36k-@Xy)MU1BIC@+q>40{Mm$duKuR_$LDO$q zDV3!C=mue5gk!cn1O{yw`!59Eo#0o9D4uXe4fKNXTnr`xJXkt5a23KV-aTNu?g^{7 z^ICP@3pO}(vRQ?kXcC72A#m&e=k9&L=fPcx_cy?6hdd+xdC-2eXy z|0v%nOlV%bhsOy0-8$@;$T{qj@+hLm5O&6RNYt>LHDHzFi0&QJq@CDHe;CV9OqpH> z#`%!-Q%Z%8x`EZ%GK1iiwvL!o_yIy&>bjObpAe|6NEES{@{q=!y-6C0=V9_fqI802 zL3AK3Mxwr&D*`)p>NW>EmKRKkW(`}_aVjjIJrGYd$R*mbyCdJuFD7MW1|zv`G~LK{ zj2X6La0JTJ2f3W1uyhku=K28f%=gjmZf*r`e3a=PrdCB>3C3M2)cz33XPaX7nr1*X z`{}*94=SViZrG_|SB%Xh#UN}ViT(X?a8lD^?yjEqjhX&v#Cse2tpk_uS<<3 z7bv4O8&LJ7>QJUUPo^d{XhIgNd3ERq4g|kEt);k7+cCa;zTchxHA_c!yg;olvCRmKUNb%_CodOwVr+{X8lPYu?&--^)c7r` zd`)0)@ONMEQZxJc$3>hX>K5*SJ?kQu?1+NP@cp$k8J(ph*qHMSKEClI#<`>@QApeO ztjzpyFqWCWEshm_V?gZx^;_bS+alkY95C!AW}{w15i_v*IYa1y2##KTRwER}3y4+? zOK77 zNm_a08i^a>FiamVUO;d6DU^4J0@1n1?OaW~TkW9C+21#{k=@3Ly$P9rF!Gz{#;oeF z!qe)KiTreylbUSi^6IF*t4e=5PY=mit@Y6&Tey?*@pC!N`~Su=!oIUOsV9e{zi7yK zhLJSJN@6bCq1Y0!53Md-s+2+0vXxsecG{M3-tk;7{(O0$nGE^B|}Osvt;j(g)yr5pf6wI@jMz%^x#@QpbHba zJ%hf#_;!IU7I9WI(2n0sbD?2@A}p{vp|eRC1XoYklp)30 z0~XFmiJ=Bh?5Q-Z%pizy=;&2RoyuyggE)lD3MoL-nwcHnS+xL}L^P&sTo)WydJTD( zm9mLQv|m)o=$V`o=ZH1(B|55YBa_oc{4HQmZmdVV)diAO?wQC|!d2+(pQ`J(llRJB z%z$D6@$C3ci&NQT3UI68Nq1LqkSRUMl^C9o1|fxQVwymjUwviOP)!|TO+Kg3)G7)Hp|&u$*|Om3yBi|+tvzjHky2b9W-EnP zx{>?tkeMn2v-rW^^vQ!qw2mI^CgBldEJ2l@PqH1N*}0g#ViWRkQ8*W6#D=ut*$ZNi z+U&QUHl{Agbl8p|1Idhxd_d~;gXc=}@z?q3^q*bT(__*!KJoM(`^c`bBno2qrbPE& znoBz5es}BJj30Op+d)q3E7-|7W>Yr*lI6!=Rp>VG5Z(skg3y=BGT`-lX<4(1w1n0& zF3X@^xbvgdrTmUNTRuj6Ru5wa zwqtPR;iWcb!L*ai+D&|9Oq8Dq9jLXAx8PRDIxar8Ryv#Xl))uZ$y z1#0-RB`DKlk&cL?Ns^5`wBLyE0EAG{FCJc(cT=l2EaBbz<-$IBDCow!bS6cLV-Sy3 zGeEpUSjnvDRWX?c1kZ;kcUg|0hy>8z7GiJ!#Jbm(gC!WXW~|4kBU(_2B0N8^`WUW^YwA)_ZGo+0ZD$8l%e1#f*tJXvwUpc=D0L7|%CoLc$)<;ISOUTu z0c3TSx-5~UI`)JzzRN36X`QLk;BscP?%G4FhTQVmsH0cXXLC3`;%irZH1-YZ;i<=E z+tlTD=9d3NR@X!_G^jX@P~`wa7IQMNJGOYl?k}aJn<+HUO)IxOp&gmg@$Vt{&Y+7p zTRK*M1RcsKm|xnvX0pAl=vCL0g$K;==3n&u zPCAlaJMJYt9yJ=fa$FNLPbGRkBkIP_^km_M_H4M{AXglUoY;$9S53Wmu+5QLzA@f- z9qR>pBU1YT%THRMz`0>9z$oBp=`0d(m~_nQ-<&!1)j${R-q>@QWVn(Zxyk%Zb-gRY z>m>JZeCH>;?l~Wlzc6;ZyvAx6zm>vgvwZ_zrnp(FH6Y`)*opQY%KO$it|w{4vSAWr z%+ZGhx-S|8QJoe$)yIg7X*S8G4X$A92a%&~9@s;@EC+aKN}{%2!Fe5)N*370U2VDw zi|tg&$WzAsLaIBV7S2#tcz1g=_-e)oEVoc#d;)FLyt~+AX_oM(dy!zNVWd#X%w-q= zIANDwFxt>55>;V1g4b}As~BpotS-+Lbd$V1Ir~iK&~H24u^Mqcj4?xmP$NxIZ%B$! zi_A0|OIuV7c~u^A@{?GchDDvH!&DXbZMZm4b)CVd{&fH4%RSnndasK@%n|Mtxog2=Vrd zDEc3aGl}L}^9&g-4XOLSy7}`J5J#)oIfGK%oe_+wfJnbWn}6MRA0W83FxE_0R9%l{ zKF(HNq9Wu;y0j$SEcwFq3^|(GRI|>|I;uK>g$`)23E@o)#FGsP>*^Bm zr)g3Tz)}X&QpA*#p|sfGMmvIUW)2R|^3^|4eIlU4AGNpAy}3P_(r#u?u#>QUE!*%~ z7bY=#lWOMMj5b1$GMZ5E)ADdP{d!AkDfp(kXq|x%o9Py8%YEySE1Ul;H%7AFZ~zQ} z`LTElr#-3iKQ4)XZF*UA__|2gT_BzFT;O?bjCeLotC{xsavBD%q}Q+%$>dQPJw!)N zZMU-dZ-4?}?;s&vP}Wi&uXfESRt?Ixl5;$(0;gEZ(^^XXnW&e&X4Y+a$EY73{TV-@ zQTK-Apt#f%R?SbmRU((J zlY&N@HWTCbU1<|9fE8ZtbWfB`Vv`oF?)YBHmfL0 zXqhE0OHhvwi2LRSGn+oe#;I|o(hK6fG3yNO-n|r|scoiS*uO?vTZX01u}^mcAqO-G zfIZQWHOCTZ4*k6N}oD_BD9g-kJKZunmKojLgx^Wdt}>4<3F{u5}s8%5VK4^rM=!uIl1Yg=nSW$K_ur5IEw1 z@ORNgYj5=U6g}&HQSBV9Lx9_(c>KuSGA@_dHs?|assDsX4m$c)Z5oX)(9l1J(2e*f zqzGFXAfW`&P>$GO%3mL_{Ah@wH>GEt&XLY!#FeYaq$2Mp`!9x73C1!;6JBBd)$3ez z;=8^kS?u{N;y=SMpOM<5&WN}Rn%$VsbzAu!h0&?)2=qEI=0qHB2)WxyV5nlT#khKP z3BC5NYq|`a5Y!*S#mU<(K3h)t|k0Z4H`x5pC) zqa7mHBU6$Ocwn*iW5Y607B$+`y-By=?RdED`X_fd0(yumw%i>@D3!QVK#K$;&J9t&|nZm*lFu)#JI^RVsdxmmOB8zPWIc zD^CC&mUSn4wSzAMEtMgqD^amv5vSrTs~=LvLr2aLh0QB3HpI_&hA`@Y{=&eIk2jt! z>bEFXuTP$^JF{(o? zqJA<}X3&+#XPnaG{0w{x>a807DZvtMO0QEHw(rGwTlH`I3Wy+^2JW~p zHs#IY2xDe$EOcTF&TkEErn`j94o@mM9o!+Sb$p`hL7yhX&A9gk@PO%PZ^!+;&Osl0Nl_O~1o@=E|$4tKH*fOB=c|WgWdRcs+_BHQf zk+!YbtX5JMRU!KIJc6%SHE7%#%JJV4c> zz|}?3v9;o+f3d}W6!GVN>HM&=n0n?}Cp8ImZ=BM|Q?<96bm#wpd%MOj6jP8I(T|aifxD7Y`6Cp$*P!tHJ4Xwz@=PHWUpb@ldtEh6szXsx z{^_Nt;i*Ip@;e!l|04YS_*#*VttAuOF7jkMD(JAnKhc!BhEuTmQl`2>UldU0AFFpi zu&}9!e6#tSGiWVRzY*^sep)u;^-*lzoM%wp*q037kE+wV&XUEs7}iCTsNG32z$ufo!_aqYMKeS(;85p-R^)hR% zivL}6>4YQDa|E7PRPa9yXgKdSm{`6}E!w$AerK{DnXT!JBG$~yQoUZ%?U2ZBl{;kT z(A?&N2Dbj@NYIQ-OhcTGlDO24R9b1+3(#$D`@}LVaT%1j^B*RSc)k9z!oKgscAz-J zmVk!M&A&owlcsoLXToz zK97d_^0Z0K8Q|0bR^6=F(JULE;r|Rv#l;?{Dgv?F2&jX;;|WsJKTUCrkI$0s74szO znB{AEq(}x0KY^u|mBDd$FjTx|5LIC-vJLt}l@LP9SIhDvC~d4(Ip^znKujH?#b1@g z6HCXb&GIM;_hod!py-Ur1(#>}wcYTGF{nLoqJ}eE)nNe^JwPREbI3lC>H5m}-Eh9) zXLZc5Q|%gyuB+WcJdC6xi^DW-DkzGIdgHjDlo;Cx(Pk&@)o&&6#i{P-wiU(t(WS7QlDQ36m2rk4Hcu5$(xhhBlpVW?kSA3d+ zP8pW1-jp(;xgdk7?)SO**k?(GRJp{yzjRV+Y+3IIp7VZOFG)N2k{wlfX;R96e{HNk zV-+)IxHWeNdx+;w(csjRPpCI^a3x7wSE}EwJ6`*MN5*oq=eUEeH~OBrSvT9(ft9`VWVsHam^rnFf#N-Xg`ySoRCz z5;GKB07MX!hVb5{itc#udeG> z1d6^AMAlS}-DC^Xw-W9AfaC@?$OGxuSPVFDo%qLSEK0e%L*Sj1f275=zp-(LEpmNF zp~K#!1Y;jya2Cyq1|>f=EgdGuPJ`< zN}l8f<%#@DyEqoZ*}7jP43K=Q-!p`Mx`2Y@ z6r(Rd>P%WUY7nIrel%fGrRo9{d30zLbY10JfAnwCq4YapB@=5e7_}b6#J}g`GIrn+ zhOJMShsM~OG{l&pskCHg>Ur0T!_tsTTpTA(s@Dvc*sZ_WT5^T!reASag1DpErvq|Z z)Ap{lrd+9XjBnnd>kN0Y9|I}DPPRAv}BQEIvvcex@PK+G@~7@L%04u-GBn#~D6zrj%H(^jVn;sb2v#IM>oV zf>7Zn75YG>9k^=uu+C#Uynt}phx-pxr=u-Rtg58V6AZp@Bp^aNgACcmHA5U0k(O}R zO_*jgUVcJmwLhQS5-MkvyGN-fQecVhJ+)e2_qT7l) zL+8FHQ&Dky^sWJuo8Q`ct9;e(&Amfh>Ic1!8LXz*R6<@$SkY!;4@Gs3*2AE;-noWN zjHpBF=~Y4ew08G1U`)ml`0=AJL6fs8(%7edI}y|$$`J0WaD7BJgWkySj*E|O8ptAov9CN zmvcSmXxFXk7MD2P@hg%H{Q~^8n<9s(?8msLsD0o%mym?W4hMB4J4qH}hW3GIoEn@o zwXfpEzqT8FAp$9PVxPD@EE?JTUCiXs@0aq2;^7wdS8`7GGA_$Mez!4i=jNb^x{0dCyUG8(|EF8rh{q~7%G9FJ&yeL} zxm2`Xu)G45)*|&OwWteu^ddDcL_2k)D6L;Tk9p~(EwK1Ep;YLb3K{O7(pXuhC7 zV`YCGb?jlCACaynJY8#Wh z`8-YMym9OI<^AWGbC@?B^y}VaCsfbMP{rGdH|C`1R8E}@0UixSx&ddk4P(mQr0dPL zq1sTp&c?jiDJlCS#)qn(=BOq&(>x!kPTx;#{(YqK&d+fZ{WROZKS+bngbhm#6vtJO z2M8-iXT1DH3>!d)v+-ve+{!uw{m-Fep@QtmU4kgZ)W;bIS6J=yAh*bZwz#0^Zq@7X z@Tyd84A{mbstLh?-~HAy*$15ZGui7H;#x~P@K6XaF0&qG2Q#l!W+YrM>6PSc);7DO zOi-o~r9dSHxNvo`A4d_2rVssK8}f>p&jxUTD>(Ta53|92fIcCc<5H_=`U;`Rhn?Nx zu!_nhn6z3ds>98wL$Pi}NV5@n*@NB}sDHwkfdQY_9xn%&QDGO{EOAVDn*E^;KI$>z z<9$q`;uheV8ka)^3zZvM1T0TTU$9Mx7L?~1G}!^DAA(Rw&6%(u3UV=f*J%E57>FNK z;q?ULs@=gwW2bfqHAg;xlzf~ewANsZfRrFKODRD_c7Bx`az49#h~RF5;JL_L=cPMBCky6#q!IFFaY)4a~OaQ))_o(h4Dj2 zqgBBxwAS+~8$U(K(f7-+^1SFN8FZoM9^j%}6itkC>yeD|<9s?|_S)}1 zdX7YL+{nFiUhMIU-DbNN2ioc**Ce~-C6vj(VgdX>o5CyYsV+^@ey*B9p40~6bc z_ekOnUM%%7F63YTHIguw=LgqD(go_*hb1dhVKXgxe+(lESd6(NU`n`fX-nu}=HIY1RD${?oE=u2e z(8~6IlA`~^x5epg+-hkxMgL1IZe;J>(m9SLNa|BXm3IKEZ>6#*^d+)XjJ|NX0{t1Z zmQp8%i{;Vw_N}91 zldmXP7N@7VoF}nNrH=0q=N>4DRENuxxv`4sLR;^M2Yh1}5>p@k7Vb zgVSm1?--OQzC69G9vd+YcGbVu1v&d@P~NiECcZvwM&*-Vh~oR+8rM6;oX#Y1WiIW# zudb2gsWCAYhh)?4B;*E%d-#@b&9tZ zWPFYtMSAFoW?txln2Kvk(-i#JG^a`H=(@3AqOJHlo_>&*^1H=!E^_RUMBY*nt4B?z z++<(Y|=C zp#xY+9fl~g^?m!k7|#I$b2Ta^CuSAVd5chXYpivB0kL*p9e)9|DFz(RaNIR$>U~6i zC1|aTtsj8s%m{tl2*zpy&el|~(2M20%Bw=eHd$2K2o`Tt=y%t<8mnF>Sv05V+{duc zg-z1sQ|(?~&=#u(;vqd*3W&pnwp%@V!eIiF%*botF0E*R*1!@MjpUiAHq7SXs=<3h ziMzpISRor_bi39Ze7&Y+F$tJgOq*i&fl`?M&>@&}^!#I8HbpGqM;fwd zhb{Bi=p;l7wZs?jn9icDQ9!($V9?%)5NX61n@CUi0S(K!0f^OtgflienhvHVWgibn z|IPf2mG1uG*J+W1!|FQetIq;dM=6e zrA1SF2B^e;GO(*f4~Uvklhua!ZwJpW!>TH>!s9i~{U9JJQnvz%CFI6a!JMZ;0K!WR z3sjw2eoD|t!JV}5TKn~WV1(vb^J=sW$Dvs>Gc_>v3HZO*wuoXdWhVB zg!sn;QFc$Msr$-M$LoF`OP^Rqz2y!)Y_YT2NE@$Ji+0Rx8bxxA(xxjV(ST1Gj)k;& z(6uQq^L2*Tc7r}G+6#MU1LO;#j=pFmh z2;pufF4SE+Xs0I7bXE;!SLO^JK|U5D03 z;*KD@u{OG$rF~$wj{W*flXR)g_z*99G*FMEdr+3eV8Ft`h0Ly~>U-8eCM4LooWw3p zbM;`)kAb*VXT-^q&5&U!NgfN`5mJfR+F9_L8<4vXL}=pQ;eJ4ULgIbq-SeGe2*y|o z(FJMROqrAPax6|W>|IqU<{dAEz38?>m&k6SxKKhgDH-rhTH3RnHhz?yRo-51G}sj#kyy)W1;$JV+H$qt`PemZid zI3&|!Ur0*cU+1FB`1!zs#!c)ykvrQlS{p3g3Qnh1W#l8N%)9ks9=#w9Mb~MrK}<^H0L z_6^3XiKP>jFG}3}h?Zq7$m0yaW)Dky(oahA#D=L!pEO50KgVo_&mRQC*fzTDj8aeP zpytDgAE$2AsnzLwPgEH^$5tEi)YQlr0dDhM!wdH5mu_d-j-g01eib}zqIgF!B34}5 zP1gw}i17PxumyEK4K&$SYgh#pQ8b&$HaPTnMN@bpTi9ZuV!xW$1apu&-09AJnhP$@ zn=$MO;R+;;0}Ka}a-&~NnkL(|pvgea^U=YP3)Q|_o+}8vE=#PUuFv$YpYEv5sDh8h z(>)L7-mfOJnQ_j?hb(Q%7I0e;uj}Z*E(lv=tm9VWagN7gsH;rw;Sn{g0=&~%5Cxrs zW6dI%WvI>)8`4!bnQc(fgGPiVF>)gYRv%dFVCT(2b=Bz(8$w#t;=ydFV-*w=D5&i$ z01FQj#_Df;CAy;07shqWpt<_vB%_6%Tb`}fdkJZA3K9a8s`{2YBsw2MmR?9epr zlytbEhG@fB+IM5|4Z?2OXYf`UY(CMCReih|;FmtPFi41=W-QBg3@@*8^_Ve(p?Fvgr2=`U;df3q$>HHV>3vvdMggy{zHq*;$=U(g zATOmllH82keK|_+3^=amZC2yIXN`k(j-;_&_nuMRppSViqMs{DR39vUqOnyn#WN$1PW01}GS3K3Q<5?9r#Zrn&YgR3bw3bk}_;yk22QWLm zDyDD?Q#OTlNeZ+5pe)C3;{LP`M*Hi;lZ!4$($=F%tz8-P31fzELsc0flmxf`969;b z+t{Bq#kj$~Ppf14wS6P;GJJFsio0=*6mOWno5N{WnApFaL#D}xBj>1mijQASEz}Wn zUvzHq1hFNxY5B^JE{yWO&GK#K%QRklIf56)44NPv-p#%@j+~8HyT*RhJFgxJR$pfb zeLjKf<>V(p%r=xupmweDRsc=YXP$7pXc0$rxF{gT=iWMoJkln)Msx! zSM*9#u{W~{qqMj~Q`{?!eECp_%$IU*HaS+V$|p)TcEc^H74N0oe2tc5MdGJCMnAnt z+_8->Nq*(3KV%3f7bmjmQYyHUZ)Eb~c5!vpr{TA3lMggW%6zLZVodH0lI(e8NaQ2u z(}uq-k`woWHH=T7H*Qz8&dtn zo{MFoQRcU1cTGy%zCm>W%x$L%Un85C;Z(KQiWT!EXHMp)Bl-P03h?{mc3RsI@6`g@ z2YjiVe<1;V2$qxJQKjVV_EK zBpYq$YQog;CkelX;X&jG9cZv^#`#RW_vn%j8so7|QlYz{%9DWz5iWB!?WT`v9`cw-Ai}y~I9}HiFVl zd)OHhe%4D6hgNz0^NbU*BIZv!hzf)7tgzJ0*@6xq!x4Fy)CLM5mp;#nD_IwEZs;^Ag_Sqdnh z5qe-Qrix9YEGeDpVVs$_ukn$)tzzoqcmqDXpQG2aAy!r%T)RAWmE7^k?AS$5uB=4d z+@|XcKJTyMR{?AktI&hs!>?6Ux-G-2$jX%g+hEKf^45}UV4We8P0t9_Q_)ywFe3v_ zb@!lmZ|vw=f!p}|=ftu97?;Cxt$?vId~bWZ@tUQZO`jKTk<`%)I>A+OfSuJ51Ak`fetAM&lukM8_YZ>kL~mg~(gEpNI38PR9&# zXHFv48A1oDUlf}74r2zJ+_uJfr|1JzGY!TJL&-12vr|tG`049DYwhixL7WWgeKa#e zd&RroJBJI}(rU`lmPr;MWMt-#`F+n^L(D&~Gt)!URqq%%N7W6!!of$clohPL&Jg

CgvnKMbY*XxpbOcgWi94qh#&s#4{h@1!A((oV&nR>ed}HBXpwaW z!?Dki#?g;EiETQu=ZAxmG=58F*8H=|Pnx4_XdN#bnfq%K%b%{5aqjfAj@_*;+Ti)= z@Bx|OR&+Q1OKIrDrN8;gYJWyvI1EQr?daR%lO-Jr^o_U8?;U{nyX}{8Ve}99={zdx zE6iOXoR|8WS+2iyOa)^@pDQvaH%>>bBYHB>??=tF4_o_2;-nLoH>MNEM$(G>Vp7w? z)mCOpa%1623{&W}y{;zi!$qze%WJ2?3r&IUHkQu1xEs2LF;<1`K>L>;i!B{F_r<2Hm2>>xg^|AiSR$K-8`B{gx8tGcCW4D3s+O|!iby@`g z*CKwL6P;c{M_iZ1Rl6PoYeAAs5o#1m6zAm%8;dKpB};Uojm|2e-WRVcU%LcR<*_38 z1s{jO)4OQQz^}@(Hzd}3O@)zay)4{J&xRm6=g!`IYQ!zD+vMDvD}HoA5fQTUU`7=tpOJx_$BUXHB-?ApXjGch zV1>&hOV}-m4!5(^u=Il|MQ|PEh!Mgex}k@(zVy)G$0WHWg8?+7;WY7j7#Pq^FT^f* zWbkQhI@79>UsQzJ4@*nU*^k5VwZwW9fBiS&q<04`HsN|4}qjPVJOBMCBJ1KbHLk#tf|}iiQeuIl}wCN--V3r~N0B*@$j) zoXUCj3VEXBhdP7YEAui+=Lu7)IVX0YPWn1fJNaA4>uI8~n_<#ML4Sxq6-0yp&OyVX z+EU>hTUETyGF^gO3%ok6{%UO+e6^Z;g0w3Wg)&19vpE~`BQ%1W=4yvN{TWBH@0 zb9;uP-M3IT(6F#1IT-1f0SOvU1aA9!NyZ*biYE^;1^&RrX}kSC^;?PXGu&IBF1YqD ztTDs&V}oh@S09V5t~12RNn@wKw_aM`{4p1-cPL^%7-U|9Ne&lD$N!AP_n+^JzyJNQ z*zbFJYIl9i9JR^a`(mY?+WOYECXJ@7m{3omQKf? zQmIl0tiI0hxaFfh9sLe71^o&Gi(Bc*?+n}a_^X?8;1W}}k3fijN50v6%`b|Sch;Qt zgNp5fH~(9bwBP=2E(xBl%J63{u{yWepZza(YwUNL%;VD68&NMR!!dM5IW1wv*eSx!LrQEXD5tX zESL0S;wSO<)NwxrbQO}Rd)yq72jk8~nXM|K%a<19icpX>rJaJA@PiO>%hD0%h zn9w~cG#-kI2D-RIJt;pJph4GVTb7Tc4rm_xiLJ%M#060GN_cfLk51*g0@oz zwM^k;BbhE4cml!_gM(A2wiflURl|!6UgIYb*_Q;RZMxhfvmdw)xzCc?YNZbDF3Mt% ztG+@fNOyQEAaNHAydax3L;dMzLCX5sHR7#P#VMO+o<1i_(y`YF-^3y`N-~ySR8ZMM z|Eol0=jSpXLEw?o z^ibZX34LNl!)W3tDFM1N@m`(PLl2RwUJzi=3GbfJj98b69mK!HublAX!?DS!Y&(cF zrK-_AW6>ewq)fiAk`ojPk#DutV6!+3MJ8V8bEy8gZ9}0#JKs2M3>O?<+?N-|L%c3y ztG}dSqNOK8Rz77(=1av_t)^tBxPV_rV&Wl|r8KyqrqJV0t;%T+(|zhNGo|Y22{wkZ zT|~i3tBZ6KF1RIDqH@AAgpmuaM&~n3t48(R0b^v3tYjB5Pame?Gc#jzH$V)EyE<@v z(KLIV4y&Y%K)ePk$pPb~z0I<`xR7y9C-)4qHMgYEyP_TG9NP^$=X0mj_wy44&-Ie> zveEa%yNuMc5LvO(O-p_&S@ytCB7U=FiJso>>6&^5{jRkRrkRZxU?u4n(dOTy1X@)B zzS{X(GonEnBj4QBnX+4*dMP-FcY%^4WqYgg6TpX}NIeBGq)+0Pw=UJ+ipW4ShkALn zYD`uQ8dOmn&#J&F*7CHLQhx?&`|w?ndFabSKK;A3mKIk@^#Fc`Z}^h6rZv0UeC39e zOn%(~`hwq!^=8e zKlB0bZk=r=7e9V=g9W9{5}((R!cKb3^_yxoy`qEU>Mso}2YH>iX4#OJu1SJ;CC;yaJWhQtG%Bcq$9g z)(#9r$)OFtHTIO^_W?f~`>}73!)HG(BO{lItskC@$3MRg<+#b}cKj zqHW)Ej->e3V0>VtEOGnEPqpQj*U@I&f;vqxM4Nn|@kTlDLuxuCW%vBRBwHFu7}>0X zn^mEBP25ig?lg2?bem*6Ix^FW?9WTtpXRl!aWivkwT)(H;|eK{{Pic2iTU@E32KAW z<4myf%aHB6;HN`crG0}Kxj8>AbHm9%x@)wKcbl+@#n2muB}(dfa9)KVYXcQwp@z1W z-ARRb^68PU4<+w`$~O056ejt)O29Im5;eSR^|WyE5jx6#d#ud|Ha3PKeO4gEscmYW z-wiM=HJ)8CLEGny=)`qM2xKvo$bQaYP=zdj%?z1SjlAi?Y)j_a z^X-^zK*c_GS;ZZ8b}%l`SR)ymC=+^?qHXy?zI90ba?&IV)O9}HgK*;vp6aVjKI8yL zubNI5!^;-}+N+DiMV+d4zf;euPu2I=Lw**)SCJ0WWR}?j638X9%xX@{NQ8t)og?Zz zlsqZ-SkzwB@tv(O>!h|m5bh#zhDbd0;~F(xoUtgQMGRPiY}c0_44TlaKwR9Yr?C=7 zFQsvOGRa#$^ol%W0@yGc+_kLq3306Cxy0Qrae1c08T359fnnGUh?dc0!p4Q7mSvdj z4XEh~#i{a8DlDmXWIu#N&%{{`j8pfMULtf1iQcJ$?iO-{?fR?J3g8Dc>n1E!aPL$$ zT%Q#NZZlMNWSG29==bX)TcvDidp&3!TmVzdCN`}jd8x0f6U%VWVp2od$m7D8fp?~$ zV0b}Zc6G6k=GNi9sC9NIQX_Cv-O%mfhyuxF@`D3sI1lk?o|j0R<5R|T60L_`FykmB zff(EU^`P~3C7EUE09ltIS7#y>@zM9SpX0K!Fu*|}6hPYCERS2PBL)`KkSRl@jf1kL z4SVp}76~UxY78@H)cLsr`z#41yNqYdFdcJiBsFUvK-!neyS$kBC^DSEWoIMMsiaq zq-G`|nSrvbDfeoPd8`@?kFx4``ho|;Dc16|mQp_x)m5k77o`_{#mHD;-PC)OP)~?_ zQrWTA+;Gk>m_yYsM)Ib|H&1bHpjv2kKCao$BD0JY_=#Fg>gl<>>&(1XO7`hSnlNUt zJtI(0g8IS*iER5PFZD*zCHZuw*7?8JNxZG&WZn;^a?XZSwtv(5&+HmB$SXJffl2!n zZNZ1nV?FlERJ8lwh)9oCti5kd?1vKPX7`Ez);uep(aqy>={+jt46J_65c(2XW{7>> z%PUZ6={kd5RH?cER$q9y;Bmu%AKl0an)E3-p-Srm?I?XJwSW1|KljIvTlv@ao_k_p zXdub^=xQN89Xk~vUWCr@eQ{dlpo6cUSbu6`TAv8iJ5I;G$sF~bK{R`1N{z%M?K>dt zqf*p9aHWZ@4t(ypAhFx(nbrst9exF6@5v2T{`4lfXZP(Ax%mqv&a?V3;mwSfxD>^& zCi%?^OUZq&wKjw#;EN1F=K29%p!5h6RLLVSkjn(tQ<#}rovxDsG=hNZTmXm8~GPu=}{bFVI z=tUoncG3jwf|}!D=yFeOhu=!~?GBcn%j=!AKFe18Z_{y25)^m9a4Th*=42B2k7{Bq z!CpupVLidxDy$jpnDl{ioBIT?e&cmK zrg2R2OoP?oOGfa#9VA^{L$ZX&tf0m4g2TdcNH=2d7C0!uRo*zO!-dX*V~=k-Ochph z3>Vr|)b$C;CtljI?oASv`nya>;P@DJr|QXhFHt5e)zS2H58?}6UUdMZ<4hXqsttoe zgbtllj>Bdh75mF{B`x+Lx|2k30u+mfWj&CuG+co92(jAdG&ZPLHSt# zx^i3wbs5>{kXdkB>6@~QnN0zhIdB{SEMKEL2uSI$(&@CA2Y@kkT}mCt1=J?yIb9nl{$*pv?pT|wRrKDFNO5#syz#!b zd%5BMfvP!lekmS1B!&A~PUsNrMCrT6AQ`=#NLrVZFXuQch)25s;WRg5$Enl$K}R>| zyKjB0Ci8A!^yK3o^N3}ym5C`+x#82ymf!H%bnDTNqoY0R0=c9*H2D=b9H;l6-;9s` zxR}m(qkdnUYh-zOX3tCA5}O z2iGdWE~>3^UgqLMua|eG{~&d*uD!vT2fx4BfBNKLd?O>hn*FOc$>o2#MsC}-L)?wK zsC*thKhzRdQ#3k27wH4ia&pf2E=}8mM;5bYk7ztUnK!@5>&cKA{jIE9g%iECSrZ+L z#+@8^y_L&qtS_%;%4t*WT4G|P$0GNWuO)4tGv0oJGga5$NvqC&u$_&pptTT+r zyluo!(e{C=K2;!8w2~+SmF9M~))7|1B=6YgYIH7f*(EWZIZDo_vuE zlOZ_2dv*cc9PMNq87kyg!C8|u&_9`|s}g5uj@k0owp2q=iO`P6b{{?&&;?6o7z_t! z6TUAv>V+M|W1$$7Hh!44xuku}#}K-<$@XQi;VA~)dNg6fWOwnO?lK_Q+!fxa?%4o|SQ!GlBTOpQ5dI~!dh@=2bWRtO$xb0x zInQ1p?{RoX%x}_KTqiR{s*n`IEO?BEQ(KXzm5|c9Vv1q)TQUz80!cRr9~5?Y)bwP__d`hZs`mMqHV+T~o$z*Yd)D7DW!rVee_& z?$41X&)Sh;~p(bmgp4nATX-zK;iBDQz*{%w_4@>u6qPc-E9N zU#lHeJ39^W(g+nwB6U;13yG)kp$v!jxV)S9Y$WEF>6pe^QpO{xIP`N|k)W2?g}TwJ z%UJ`hAvfIK#@fp5Qt+$b>S4LVOivtq2^I0psNmaFWZLTbt!Zb3%!arWD*DRp=8_%r zD#xS{XR_4AaIc70Lm!B$-!-zKy%F_ZmegaqHgZigd{|!n631B)YiFDstkf=+aYiJn z4kFHp`%8b;URR0={L_c}OD?p&W*?;7Ge7bRt9oo1*2nn}=D#+bTV z9zo-1n|#BwDsYN*I;~`p)>7)HP_4(@dE}}>TKqFpw4>`x$>P!noE&>aRg&9f$A3P` zKIlW^r75-`rTi8#ve=ri8l<`1X%U%ulrh6>Wza?3?K4w^u>CWJCCXDjm^EME$Kw7e zlKSj$Z1WS2S&Rv}b@vDAa@<$lmbIyIl^@O|kC|BImEP4csr&3TR8T{*{pi0SQVwSg z9JWz(DaBLQ8RXzE!Pe}sl=EEsS@EYjt5%sgL+Gc=5(Tdk7KOfq)>7(_v`TgXb?OLl z?!3S!={LNJt}nRsJE_yXK*`9}Y5UMWUOQ`8!#OYcSGG{UuPTK@n?nRv32pdy>|DG# zMh4lUr8-o9D0ZG=H?t81^QOw`IV}J6faFPQ*>GF{WywUYXEePx1f0I|K|Ks`!_5_Ny~2Gby-^7DtLMRP&}ly zz=?Mo*wNW;y5U-0ZfvMiZ)lgPTPMwHnckje6QtWJMfNF<%KT=Zx~ropIZ{N$R*4ut z%`HB2S$bcP9(Yoxc0AxhUtd4(j zZdE)P6(^I)`YGizZTeD{n37$O0q+1{E}FYea!!-1*cZHFY~Ytk0DBZVMV9;Trva{5 zI+}^kV=PNO2=TBY!BB)p5I8}cG2S?YoWNiPc%@&$NG9-Bn}W7#@@xU+gv_DSpSIvv z!Bt!QtVb|qjwrLo9Z6)(Sh^=-uE3GnPM3=1Td(mN;PE_8HIU7=V(0}{oFxwT(_jp*tFl$Vf}g3T_x#lOr^B*?`@1A1J70j%_=KEBBZ1 z4&e2zInb(sXf;Ku#4J2`N~SkxUQmKw13!}%QwVrjrL#aCGpO2qcIpw@w-7C^irgD? zw%IF6WJ9z{i*T`5TAGCJ$Sq)LBoboxnvU_B5a((l0lDoWoiIUe49y)Y(9*_|xe&X% z8;kaaYonU5Sl+_B%;U4Pg=oc3V&CSJ8k07kR1`$zCNW&39A%)Ut^_mgthy^%)v)8~ z5A}00#N}x%r4GfVr~}O`+Wyg%GQ=`mI>lC6EkjR44Jctv3vE%{F!O<7m&6eWMMUYPY99J^F(qrk+hI+NAJw)(CML2=m61)*I%X5w)bh38y>F# z)i3;vRac~0J1|Wp87ss3OIIzzB9;Hne#WY&IDcACa_oQS;8#xHY7*}>_+n{ZiI!K7 z@KS?<()MatHE1MReS@LO^1l=`tkyRQVRXuunUlazaJTBSEL;P*)QUKVx93SuEBO>J zQTIhcUM<8(2?S2VRO|9EfwLkmHYUpdV&&+tK;52l!QMsHx>8ZC^2HqKsZ`^<0@Q^z zpOf8G6B?#S7_F1NM#8*aMr%~5E_%em1W;3`nO>3P6k$Q3WF!`$@t>NQ`OhWtOv;oU6VCnaTfxzl= zQCaLUzlaMw#oherlvME|I(iAVM-Qc09bO_!Nl5ql>;^ z5oX3RQ>zEJgAW;PQXR&Qidx)TSZBc16|sn%&{^-QnrMUDVg5VxQkBq5aOQg03{~Q> zrU{hP{j31TK$vV1S+L47I+-l%1$h0?7%iUR?lBd1oCRudT0y}CM zi#6LZN~nmjHWoym9EozVd%H|G_haegr|KO6D$Iead;fEzxe7GR?O>6DM_3vR|G(RBYJ2#L?B`Pb4 z4cCZ0@v~|E#O{HqgCd1Ue^Fm>$`I}MAk4D(qk|V5UjXq$%ck$Fk^M4Xs^R;ut%-`gOis+A&q)zH?()H}P^}njcsy8@KPS-Wz`lBijN_R)QrF0e3%8*Pg z1lAc1gwus=nyc>Fp28wf|41}gfyc%h#A~e`ThupvBPN9IJ<-gxFh@AJ4m@B6yq)FU z5vkK0goZkHAlM2P!s%%&UubjF8?I@nE7aq;guuu``s@Pb5dVTjw252*WkP-1kz=uz zv>LI2#sb1h-^hy-y;Ld)d03^7OgfrLry$x^B50?k;f=lkr?YFM+PYFN2+F^p^-#~#1~=5x!}g2sPkS-*tmiY zMoe%%J6@J+BrKz#gxC;qsc@(-!oLIuzk>Yy7DgtdHNLd=)=q(gZp6IP-Y=4|d3*H7`xv8BAiSJr3! z8#DPn30Gh^B8=Q)D65!d#Qc<{B}8pOC;EA@p#uY90K|S;xn46#A4u2~kiIDGRW^>B~+6Vi;nAI%!6S@b@05K1nZ#AY2Lu=Y=Ag9k!$YhY)!n@ zBC~MU4~FHA;pyaC_s&M{H?7Zo-?1Aq$EC_wkwOLJi|TZA0G9@zavE@vjfClj`+JbkEx^>`gksFiZP9x7 zmt^|=)L)(Wu-Ge6T+GrN%R1Ii6JPoX7s;O@9zUN9u zvV@O>42sLgmMp`yG2}uZAqffl$}$m#CfCGHJ(Ov$sY7X!PMwcZ+9t3i3wq(lOJs&* zoK9YQacSy$QpQR1=0{1Ub4*B|$?%(>lYzc;Ui+TXq4_bCm*=LLmNNNx|FzGREMrSo z2~OTD>D;qF)?Rz9wZA{lrGFv*hKB~7*fnDI9}*Mti{)4{mRc8s2lET(h}%g+ttHO=`QgV#G+fc`8d+lnBUK>J-x>~Tfq6QVfvAtU5(I{_WbdH*UwnVbgmQK zY|QyErQmlqr|Cv&o%**7hjaUrd}6F7jZx!e4e6O~N2QIuj2XCRGJEnwDNx2vR{ANr zRE&5km9eMZk;(YamNL14uIz({q@f<2pmodKhLFq0ymZ}3 zI}mON<@z^iphMzy%pjw_U#j=Kc2p{JDum2Ve>5b0Zw|h~n8Cf9u_ag1+sV`h8T?fx&l#|_tTz2pYGx0{yTH9X#lho6vti1GLx+cLPhgzQvozE@B(>2L^8(+IY4f zoz;$d*sc+@5cj?u_Z_^u<}ZO3u9zzN9!tEORw~O zr9Fr$A?B>$P{k_EkCsHJ5gdb*hZUg!$IE;44rX%*3pGSLv3Pd?uPHlKhoo^DNXIm| zxDja1_@ZX}J$lXzQ+PB|BYop))P3kP=$cos4Ly0Mu2@PMitQK;;j?Krm;e7EDpJ{S zNQD5xbfe6695Vzo31VX_Rd1?Ulc6&jU`ZZPCoVx$nrcWEs^J}Y^k*!(*6E26pab|A z!b8!^AJ|Y!oCX+{QXm5)yYn0SoF-}wuRWk9gX7RqRLT;Bj~I}uB-Jx zL~ts$YHJ1HRAqYDg{Tyr)J`uVch}p4bEW9V(|Lj+fO8(0j<=WwoTw@AToI=%F2e+* z4wMn)CUT@s|1&_cv&T=g-Zv?w_sdjg&ZZFa-P6uIMnx?{;X!-9%3YS9me)-kl(}+9 zS`J+l;O5x6D0h)E-2LEj>thRdD`vtr#*(kiv zk}ok&HT>i2#2+|+qLTe%X7@40EXiB5?4shfItM?YegWHzkEzGiO)ldG*01h--@1MS zCET->i(P);#~O!AJ>9G`WUbA^wS<))AIA*6x75<=w@TSVwIK)D(6dd_FUhF*-|mst zO@ZzDBVDO{=B@Ogzi=@#?abyKd|^8C8(B*IN*3g?|HI6vo)w(_sAWOvr|42KmW2ww zuS~$iYY?S%Ds|l4A`iEfGY4Hat)&RRs5`kjKx>_|gMTOC{@R+6eBzCg-TIR0ZT;bU zSV-X()f>KUt+0g~NG>{#VB8@Sn(y(AC;d8~MA^PAiB{{&LaXLyum1LM`gN{~8Rx2) zq_KnQzsjM)2TO@b`l^27FxP&X?gu!_Qje2UO>~g;jTW-GUtr8I{9maL=hjgp9iz#+ zij;a_6U&Q#@68zFeRnoXggiQO&mDk82l0uVzH5DvfLw>-`Wmdl?Ciq^IzIU@)*))Q-^yk0l;BVqE|b$V3##~a z%7FW&BDj{%2;@s`p+jL~r_^x9t*7|Y%KvxK$b}pvFUJkTrjynuU zIdP2i@E!}Z2C2y~kT%AUGD>d?&pddC9tXm_b*XnMlR-SG8q9dFOeor5#)5_#rh{%+ z^(C2dFfCT3#a43Z(*W&lV<>tgfF7j@WC6`1!S@B46)eKMpr%El=AR6}Wd|6;e}K-0 zf$5PBxOk&w_F-v0Lw2#-QB7b-UF?x}7%Fs7w((X$r+EH|BvJ4hL=|~`=ftj2IH~Ds z8V3WDYCEW25y@_PXnBYBD;ygRctvef6uk|i%@1Q4r+VfeKZ-~l$KYv262|)q$%DaU zP(OpvS>;}siXRx9Z*s7v^bEQ37Qmr_9iU48dGOiuUA&+;uNA{_B;_BznUo} zVZ70~`AGw)jwk;1QTfcJ+bmNMw=*o<2NT{Di+eVHG^o&krZD-56hIQbmR_WJP}fl5 zXPSrMb_E_<Sk`EjLG}ckvJG#j+A3whhv|THcN6i zJmV9-3G;}AbAw|!!4q;UZLZa~LMGw2c)gCPezc>BbHD89nZmL>I0hH~%VpQgIz!-( ziS6XU^`1aO_98z->uRQ(_v}aM6Vq$}C^TTxJm2A4;RRCqSQlEpY%>LBMkMt6TXN2N z$sFrc@=?7ibPVa&YeJB;@pn;@X|gyTQ8tyd=UEYW#Zs!O+rT3Wv`%%wcOLa2%x>b> ztu%J_bHVIt;Q|~Dy$rY{$O!Y!_ubhL|95*?j%4qD_L9p3SH+}gI;;L1OOF7Nq-Vbb zKh^G(q-)DYC#PLUMWm&El3@DMzVw4;dUvfd~0wyJi= zZql$H5P$OxM0?Fts6St_(_by~wUaAF{$^{x$bB$S`S5`84OT4<4Thap2b};|ALDoW zdy>-U6%^D*d0!DM2zd%EbBYVKhEt+#kHl{+nVWA~Yr^cexVv!$(KT=Sw*yJjzfC5& z>nC0RUw*4%cj>(T9pZobkWE!OrG3?hXlu6hThCQ7!E1zgOx2&0Z85Vf8&S>4&Tp5g zI4#X3Ue&xB`)nEeXTrmgI{%Lnd;;=!-7E69s~Q~(gNu{YiXW>RxfN56kiC6$1T@-79_!c^ zqA@xig)l0)PpR-ijEQ$pXD08(t0AHP)Gyv)Oh@Q^4bF3?o@W3Sr2mm>>*MH&T>Iz5U|T#VA0YCst0kZzo*J@}?O-x-3UWY_W2L=YXQ`7tco1iMYh zw%!Cy7CMI9FUy+@oH(QpGw4P8OPK++1GJbt)de1L&+u?r=tMjL(_tXdK+3F)-uQ!?>AAUg${K0y61?k3CQ?pffx3n4RBs@ia^_N^~)IbPf?Q z0y)%eXa9~mU&Sj5bpcnXJx0cETuc_KBp+BgJ(p~+Nu~7}SY~e2c2W@nT`9Xql5}ox zpp^B_Tp@=F?Z3vn&Q#6*p0NsLksP|6IX#z!bI}Y6D1Yd_;KJ6V1!KOgoMm`?SbFx_ zv!9Y?iS2l3Gr527Ja*Q*(f|BxMl(;|z7nl}G4Zq)i7QbYE97}SlfEfS!jU)QKBsyw z^9fz5AUQbAk3v(6MO{rM64EOeHDQA~X|gyqXi!y$=UEYq&utcY`?({b`m~s%f4jPv zRdE{jRO&dY9_Br!bis1>Q{`rM`6aQv(@;yp3`OBTa`AThFGMB|vjL3xYzr+v!_Yvu zdESkQiD`L=o5==W@{G*KxQFl!LEiUV$rxno*a^_sXLisN*!iK_?kD8z^xS_u&*}V# z{IlVPB>D5JihO=Y-tv5LSBL)Dh7X#{-)lCf(lsmcFQ@rP_gj7jmA*BR!^iuLoSzPr zhqp_*6D6^;+iBx_;65Ub1hSDMeZq0z_uNZNt>=uJ}!Cf4FJF%)24PM1y9_7|G38TRBq) z>EY^QoP`+d9~(kb!(*j&BA4`g zrBwjqk0l{ysU>~qJwjWx(H<^kxbtCua{Bps)c7Xj@_zzICQ9C4cbSso8@?ypmoW88 zkort=-PEBNNhr1Mo;7kW{e#g#`A>@inXISIJcjXUYdlG_f1UZMa@qnRghg1VH}>j; zT_foul5*cSStyuC({2|@@)}yP-==BuwTZ4jwOI?-aF^r~HjK-$e#B#F7h93~$1|;r ze3Eyk75R0HKz6t{h`c-2Inm(^{W$0hDyw9Mth|utS57@94Hs?Ews#H`QP_vUI4@{Y zj3Q6f5zZXJ<}_J>mcD6E6}whV#m8YG{ive!>w6iPX!2Ql4}#}M-zP$`-q21+y^Cia z7(e*?+eiU^G}kL6T#6{NiQ{f{CDhK@Nx+eA>;klzUag?X;P<{zz{}C>u1W<0;}%o90t`4AHpMkFuy3hNW4U^Go5Ka1Y4Ca?8vX z=rf-m$EWFD^(VTfE8f~oQd87`a)h7H9EPwwKVT??ATz2gV1`j~KxcH90Bs#%X=IAUhMz)3Q|h8C)`?K%VFr4sPR|r1+M8CG7V4GQ zmN{&JXBkjN0uKXCJLE9KU`L>C0TspU2Gtp@!HY15C6UlOrWPd(xxSJN&Zvowj6BAs zC2cGv@GK8raa`roCd5=Tlh~>ngi@iUK=Y2*95yLy$@dsE$w-Y&48w&=%Yz z8#&IiShmIH;#!~r{YU?G1kIW5O`gM`V+MKs;z(9T*io~V-p^;+8Eb~AZ>HIK z5T?IEhgdaDX}Zq`K8zW}OXc_*W@p$ha1iG#UquadJ152tjyTpm(1}hX-ED%exMadt z@-Q&IK~ooa)~5-BtZ3FBO*Yk8;1N}UQ-k`GvP8532;j_d1!H#IU6XS8)5biskAcVn zty8Ik|H^2GFZzp~iDckcGIxTtC8E|Fj5hS!iOJj8+zXp#`s3Vb`jYc`=o-no4tW)! zMd0k)q|&yg)-Ti_eXU7x-}|k7(*1TfiNo?hj^2CZf`luk&5?0tB%b*6dChc0>-x%_ z;yB@8ogMZZ$EEbW>r$mPn|@f1zh}of>uqYi|Agg$FRb|Kai6qVEUFtYG9%aH) z#DmA2Out6P2mZL%&(~~lLOuiPM9m0s;>Wo(~Qvptd*TFmO^uLQcE8FH?GkLrpr~EE}xpX#-!&} zWY;L%%YVMml+zE!92=TRYTzef%;2;0S*E+XE(89KpK^`39(BlV4gI7+Ld*^6W}&Co z!-(b1L}0lwLkCtDdml!hZXBJi=0q4bCj1bfe7UX{KZ=Idq|~z=K+*StRYNb4d;X?GHfyxb@l*LB z$YwH;(EDM3dFMcyuLgA9DU6B}&NCE8N~jFsA_}U##Gs02nmT=g97rqcZLA#$ThpxC z2~>)#LSL)_tr1cdO0-F7U%Xe5~)5Y;_p2aUr| z2}OV!WPdDxfb)>d8lubnBr$nVVMXa3oT3&Sc}x4y5l}Ooi-j;GrmD4} zS#N@!!faGZJPxQ)yZEZ8)Rxph)f@_yL`$ci!ytga08XQXQQpDv)>t<09s-B>6G|WU zO`~hYyYY5(-r`9%QAIdUIHSjYLKFZC!F~*IJSsnM=6I#_i`0S@-?}XADeXX-m}iz{ z&T}ORJ4>9MJV$oc64n`V**z>%Zj{?({T8wHYcfZ1x%a)?cp16_UyTn`7sJ-^A+SNu zX}_su=@*{Q_?ZKZ)QzP_u@`)fZ$qPb$=0)>s(!SD5!sbu=GJkQKIZS9ZRPOo@<{n* z`>-@F5*yxxEO+;?;4z8H^;mHQLxh`IC-j>Nv*)GBq=E+?O;aVVXhTX9ew#cwben8%G`eS!slJt5%OIg;sM9a?a=V9A z1BSQqc|-qT&v(f)`6?Rl5;tlS(?oUHVD1qJm{1+4_aLyxi-NHJCXpZ_H| zRg2O(l{#*&?GZGWjc+a0!fkJDRA-;3GVWX$ME1SxWZIF|zrWEqrIirv1Y@U3k7euE z&bJf1Teq^^o-xB%N*+9dBCQ=pUH7o$wF0@4;ShwS94Uc3=AbulRd9CtE%YOBaaGw6 zlJ(rf#F!xC)|V;}yo9GTo-^5)Op>L=^pW3v4Z&*JP18MCo(8geQ- zU8Nag-?r#JjdY?_lSP`LdDRz zqBP5k&UP*m zPtFc{wcLKt5y_~X(J_OQAZ}JBdc#J)i(%Lyd#5xc|83D34`IwOV&p1k!#PoCubkDH z@!K1%Ae?Opn)$@ZEMOw_ZEW>tj7;U~ z06U)`H9#K?*_1o~2VAK#1yqSM*4wmnNs`Cvg~Mj;m0iYIOw=X3Bxd z2{6ee3g}I3P!4PK*mX%Z_vPvVAAEx{-Ob2Ed6?2s445%d@KmAn63XB-b$pp0?5n)K zfjALe7+>YDM+X4k#MX#vIzB8w1&GR-chL8|Lr|eMwyQ_RTTDYNMq9$nZ7>PLVoz=Z z1C7r_#6-qKyB?d3bLzp(pFAD~1%8DD!=SK&IQ+con1zB?90faK$~C;gR2Ks4sH}@^ zOKo9wM;QaRVv!>|V8mD}O-+J^wn;&0Dk?74>qbn>K(CLlSN~HX4zK<54fC{yBrkL` z?{L!FpJY=@Ssrl8Z;@F~@m}N*q8Q-;m7$DODOJZ9<~j)yEFJbOv=&JbAbDCihltr6 zCK0NP>K;@}(k#4}`)#Rb;4hL|PXinsoc;o1RvO`QzNs3torn<1BzgiH#7QJGymggF zvq@LbOfbq1_6Q{H3E(>Q6P8zF@}H`Sg;tU?sU(+_*@nhWkQD;0tc0zh*SvqkhZTi+ zm(J8teR(>n=EWpvR5l#474zNx&>i}9kMwjwfbbFhg(|w!C}HAoJEMLT|TCr zx*vHkth!ZV8yhlal5UgdtnAHlRc8`xuzbeKGL1rPq3gS=661G}k6MW>O_UQ`yOzO& z;o}+<_Xlj*OiQy^1`~NNao6kf42;Mb+MAR=S)x+Bmi6!dLN@p;Wpn7YUYy1QixSkJ zqB}JJnim#4_`=jsHun%`<58lXqOe5qPEnyP2e_Z62t7K$7mcK1= zp6kVTQWJ^f>`m%>*Hz;7Jjc}o=6rg5UW_-ij6a{r&gy<ifwsDD|wxUY}Y8KByrwukP&XV`+l+ zTg1r}HOCo*Sa8TMY_k2jcJ4j<%iiZCd@Tj=@YLLH^$?t+36V` zP=~a`r?Cr@z`E!_|A0>H1TuowhAKx_F-AJ`ZcDr&uu_;vOe~sWYQ(SmKHy@-z_I$l zn5CwgD+rTAo1RdJic!7tFAc9DRjMI1ATrP8x;l`M`)&Sh<5WxgtoYK+^;OBWDlRDgDBwWWZ8KgcUNlo21Qy(4Ru%+8hpk|L-g`QT1s?*)~PP|E*)(X-{oOU^}%LcF*JXm zYP5Bp(8pMJHypIu#X%#99x(wJ)3k7qvNF^Wh(re@6>`x+B(_Yqv``{k_Ijmm89ruC z$yLyrH%|HSc$ABA<&aM_T3P|3rQ>S7R$$gSF5#91$kj|AO!n}E5iTM z5h#sU6ZIlmL1`tC)~VE?w+Qv*Xcw`zRJ2zc_;V-tTTIIm?b$^8mm0Y3aTl^xOL+9) zkrUQ;Ek*i-JA%(iLqB8nI%J!KmKU^*i*lICOW1=J_`66eX7vCQ4?`bUMd)#>+cZaV zR#b|wXF18)J{3P>6%3py%8e)DqvR~M{77cabw4@K%>R=HO}JODryoDpJ{C-NHy7ab zwK#PaQBe_>ssu;k)y@+rYEz1?K*6LPuE@3O%qf{7M8s0$ z6|t=Sd_`2YJx^RWFS=`xD_pQHPzU1#Di%CU;0^yU(E&n324e7tc_P}NBCxd%3clT0 zCKA)q%@BMDMJhC{LFKw=%=6m;8W7t^51(CV)I7eWJobnlIEB0oTo0zrk7?0t7t35U z6U=l3Ej2?yq~$PZ+Ux|&volR}jX^cgZX-k*QHlaf-CsTAtRc0jgn%K$_}VTVUb*`3 z)LswS#!abSI{`Yd*NYsuN#*29dKBG;F?~~{ya@kJ0&4^6=~u-Quv{nz{S|G!ArSr5 zBHLnagU{K5Jfyl-s7`_ zgP?^fc3GyqHrG~d3UIXoaP$&*WU?UBAw zlXV5MH^kNzgb&j+aB;T&%QQq^ENXab>dfV3VM<#M|N05#iS2zO)s1Pd595vdsEpQo zb@Mv4S{mbcWC40xEd25Wbs*VepZJ7w)O970zwp|ER`rVv6gTiaWToXa=t@qh#bJ=v}oH@!^HcTjLCpd8AEY2Cu$*#G)JDy)*XnfFR&6l0?b9=o(gyFBh zK(u)`S%`AH!@48VmC44zif|K(&)-!}<$=#icBQP(>^nIM+Z-3?LA7_#pk#knTVTPd zX(30d1?nejP8~af?xk*g{%j+^!Zp`B-><`2N}|#_l{#*2vBw0KhTft%aKPN7ymW%Y z*`Kre(&(1Y%xq-gg_2Pw*jjXPw9%r0fmT(-kLF~#@-^d)Ro=HI|Ipg(4}POzvX?ln z*eM3}XJboX<2FfKnLXhCaX{FvFJa1bd)L=UH-C;V*02AkkIBsK&uSwbX3dbB?i&#^ zcHB65_QJX!zPo4CmwJ2atC%+!xPR2{KlD3J5|A7Fteici!Ok$unP9>VaHGS(igpWD z0&X5@P?w$To{KpzFz>Y7yTM|Ld864NJvUZITD{?fK>os>X0e3jOT+(-GNRKtz9L)l z-z87H%!o2{bFIsA#OM7QU1Y~FEq$#%F)zK=4Gj`h;?RMNLtC7twYvwLaK4s!T0;3` z<63Qm?HJYYFQ~>|;`3K-oFMhliL$$pyhjqmY?k#nc9_pc^kaKd@aMtJ8&3BQIBM>2 zJaIfZ`;eMCLn$cEyJ%6+hkgdWsNQCk7;D36;0^dTX=k{ila8a$wzm}#y_frGF%?8R zTi2SwLH3*|(j40SK2iM_488DdESMf$8oa zBRC04eUwMLgGEO{-(-?bkb|&?Y$pVC?TPqh!}vfKl`)8R3}s}3VA?-nDv6}9ei~_I zwxP3r^qJT+aXmWmwBDA+*@Zwv_Zao-07vi#+0%1-Kv}~^uPft{P}Md|&~DU`q;+B# zpHLUk$u0IM5Ir!>(@ZQ0-$=w!Y0lCCktF)Hf65Cs732(nW6Z$lNFGMwc=O}f0#T1? z$ylO54(=LEyY9r6J+#2u0)MBIE9%}O?HvScze?bs(j59%g_@mprz~9i+K21TRLQ0Z#=@9wxHbw3P#)GK3pO~C+pKz)$ z;3GCITV12o+VFU2t&$sqAEC`guS`l$oOAej);W)l=Pcn8q?SmpH{Qy}@ZHTOCI%Ph z%m(Kp4-LK-OS)=Ewqq!dB0()0nNx#O)!gQJRsw0>ds%9}c7+qh47L1^wP+H~@nok` z$5kV5dj$K)m6DDAz6pGt%GFm;Y0qZda4vn{O)8Uf6!nE2CELsLL~?lut=5!gKzR?1 z;?A6N;Rh~oCOK#(tHDTV*JXZc1HQ{bAcO8YYxcbJ<|KUWLl;Z8GHm{Sb*-=IqzR?`w32jQe?}=SA4bmGqMn0o4=9m`G?)Fs?M$OpFabJC)V;mwdfzz)aCV zBryjp69HZ!47SkbU%f+)kfHpZM>)P+{ejeGTj%%|(q<0}#cTa)bJ=SqhjIcOd+g%W zUG(obf5>(W`J*>Eule{%+3buR@*Ie_^>EV`X+dq$^=+m;JIjO6hSl?iSNEP%Wv_;L zo;9;)$2IO1QXC5GtFo;J=;W0{3lTbj8>{b_@$yF2y7w2+YT{022M66OO-ob5tGoEv z>zYk`O)g@e*B+)-aZL;hlpTR@YqxBcUpwLyb@14o;^f%HTz@~*=QwTZN$h0SeuVqt zZ0s6`)?MK3DA~15Jx%g6va2ZUb!i2nP4{Tdc)hPGHJR%TR(`b>%|f{&)!XJ*`SLo0 zrP4X=E1ZDS2;43ZCvYeRXwC7MV~bpuG*Thy<(iYO1qyY20bXCs^3hgAu*B2qhaXNt zmze-fwIe)JBbE`Kj=+r$ew2!n%o|~R%Ee`9h7n!teQc1(LJa8|^`!(-s%Nd_9>Ywc zSH);f@cnSq;1AGYPOPBSqEzc@D8RV3;nlqy(zanA@2lr|*CuH(sD|2F3dj(3=rJUm zV-2LlU@Ho=ILK+tv*g5`L@_aXF;88)Z)HG*n(Dd_gO)k`_ z=ml`mV#JPC@btJl9_=8?Cav=pp<+7?_{fpwh-$1ctZFUjYSJ^DGu6p;JgT^5PfnPS z&R`;rbX*Bj7m(4idKZ@K*{(<0ARgz8X7gezxE2YE=N{OBCCBd>1SJZL^JoTmCA7U? z>D;y(IV-?>%p^;oEOvHI1ttOX1+*wD8eV?4vP2%MqKtn>uD-xUAp&vpDGC^#}y@Mq(ySbRTRP+(*qd?@$E@Yn2m0&NQ5TA`G%!zHduGtfXwlUe)~gk$a@cw4 z*M~uLn8>%RwNsnrJk!nsjGfG z&wR82vw9?rmj*&<;I)IDql7Q}RSxcPyijV}JyhI4skds#cc0{& zZd;}}g!sXqk))a@PsOgya`CiG;HnsN^y`Km&(qgh`No%-fxG6o^z7Th2a{f8zj@0H zj0DmpJa9M5d9=1u43}?ogVOrANkfU9l<9|^=+}#-J8RfIha3ym-R-QdGZ~l1nUKhZ z=F~F*>Cv9x!z#Jy$R+8v^!dwA(2Ox?ax9qx3ygzyTC#JK>rRAR(&VImk8GH_nsT6)qa650uY%`!q&dgMBAUND#z^K*e3?Fci##~sN2vK(4-$7ls)RHUH=RYyk-S20$kS1B zedpl1o3=ZXSqDF2k|=_U3YaEp9Zc!wRdefF=H#uq0FI}*0zMSCtsylo1CerUcpL$A ztdsWSOXFADUId$*=OZaI}Jmgwb7V zu2_#Myw1dLWZ=9=$yljjxH?)EWDU{U;YY8J&Ey^pzATW7)+57|P9A8?PMm88*eN$) z@`$fdt81MU@Z`*Zv!Z!IJJ-azJdhngtW29YyOK^Twjr!16%!Ju5Y1az7vMpQoTq!Z zURMji(mOtsHC_G+;V^Gz+MQ$EGBc)$6!`(ArLjoj_4ieSlJy_=N@sRszQ$BqP5GSK zehA=>Tw4|WzDp-)=;F@%2ZA(zs;-}=-_KPsK5bkr$<(zzPdP$5lJhBJC6m$SOWNAx z(!k4yn!L#k_`1)9gjyCHjl6$mbobitpIw%@-<53z_D42*`Th+qJA8LL9fm0kjoYGU z_E^ct;pcFKgM~Ol;yw^ znR9B;M2gB)%Ss@B8bT${rgDybhUfp)00~D(e5j!DObg~5Hm=JIPbg6yUAj2 z61yhp81B5+jm~_RFXwWE)Q&yP+%puq2Gdd286@}{W&2qhefV6n780{68;Jrg7l+Gw z46`my!4;R!Gm`NUz_7VgVKr;FC=MnX``ML?RDo!vhQiSf?B?p0}p%E&zU1n9PBdF zU0B9i5aK_Hk<_}yuhso^tf>r?y86vElhQw)gz=}iLtz!WtOt$_$Qxr>SuU1RO?HOO zp1nyE()Xcch^mANZjO$@edqZn`X8qOQZ;>Jwd}uoe5i`KnRiQg!{=@GHz~t)#)q!w zpG@_qQNwRBX7GFVW#RttiH08=p-ZTPhhNwILlJ02Up)lvkG^GhK`5*q7intCaDlkO zX(hjd^7sRYx!!jUbC%2w9V_QP9Fix=@`P|@PaG{4c>NQ?^^!DCPsT`bhMS{Z_5pf3 z&(2I+Zzj2LUHU`xUgqa4W6NQZ#0}O_$rYk-2SZ454&{j-unj`jH{Zp)In_oV7ITf3 zajgXvsHc+FxJ^()T5fgaBF>BXDumV?)Jmrmrhk!HKrmMZ9rF!bghiNzjaPPm-jG#8yq4A!z1;%JQY$Eg$40wiWTzc{FfwnrjeCaXC4O3|U; zBqNQqjjQ;l1xL%k*Kdw0-X!xxk3cUAbbILKXna!D&OZ)W?3=5Oh|aUlU@;FWhQf4H z(`QUz0w4!ykXY3yf=j9NRtPSv0MY3Z$D|@^Tcce_sw3;MF9TYJ9FOM#hMHK}nY|+L zGMj)tf?m6sSn?Xk@t_L@-7*(p6tnT7T@j(IB)eibKnb7PSfCF z%otL7ZE$J$QSkAXpU^h+L=hZw3x!5BOKB*wTW8)5I7MXmfUWAx>Z&}L^_ntpvE64s7<@L=` zr7*r)6TLY2!}rw|5qd1K?k}0nHgB{~r0?Z`f5dzD=3TE$u;{+{$JyiodDpQlG3V zjPlyYb2CNZ_KVb3=)_)F+^7_ANi_F5p6I6mJ&)6$WnqIz{`Jw!zHqsitLX$xZ@48R z%HY_Pqx^~wgty6CO+g*Yz2_$K*?R_u!me|JfBMr?6L6GWxs9*Ug@Ui8Bh*~6s~;&r z@jT>x4w+#H2ibG2B2;hI@oNyfCXvtmz|S^iC`rF_w+p&|Ch4xQ^w?t6yzez1ma!vE3iE+AvhDDUMTq2LfrOOp*n)2KK{_CZ8bjM zEy?foXYTf=yy%!g_&-5?i@HEvW4iUyReXqQqZ=OnMKN0sF)!!nok1_4Yc?S8$S;>5MIK9;FBpy$;o#YiQ!BQ3cr$EB3n(mWZN{M_} z*JNMW6Pszf#De>EBge)+!k3;7^TFWRPlYs`PdCeP8I+d}@FwxXB7lzYRPPbg5Y!Yi z6hFaHxaL-mjE^@;b3LIe8=w2#(4u@ip%|TqN{Zq8vP$c(nYP_Iq9c<6*uv_>e&`-q zmA`Kw^I|85+$V%O-^(@J!;tZ*jOTwPsfRD{fzQWiD%cX$;D}vv&3vGS`+iBIkKFdcXWDdrhAem!x6UF%&F6|E9{ypZ7qq*0|$$^`_k3G z)y7}fNXpDTD`+*o0DciA7pEOOvdm8NJz7WDY2@`(`5gdlfEf?KE?{~!(Jcx3rh!-h z^wV>_$2wCK9h*@7tpI|+e{5!CtbrC2E2G0z0-lfNs_$bMS1&c>lW=YJLs^CGljL|q zMPR#tL#_r*E*1hac&qeLVbK3Q0qRU$zH%V(mj$OO71EJH$$@x-cnzV2e&u%pwBxlOvw;O+6KG z(=BFL`7lP9!U`zE&aEsv!~pu!STHSRc%blTi#8RAXiTHRZ~{(Pz{{jD0KacTeRYEz z(t_uR+bPKjYjT$2qp}mtjy1n;FG z$S9ugHbDml`#t8^;WY3!>J75t)SM-V3p5+hHIkmlv+Hi^hD_+?NuoKx@-&T@C z@)HofPFPQCBF^QZC6vJ-K0D_z=9trh&$;3R3299-)Zy{`5!)qjtczN*!XD{Qe$CE7i zhn{pplWuJ7pZCyGc7VY7PX7!I`GM=i`YkRCTOEP!F7utfptl>V<|kOt>n8iqH3Cp2 zeEe@ANgk&TYNGydz_R#d{5H4M3+WfQ^*C5x1D#P4U*5_BFTklVF`0r|A*1{kf)H!& zG3&D|1fQ6rk8^ht8~OYGczSd?{4!Z4ju4J-hWbm4_Vc&la#v5C0Dvrt#DotvOQAaL5*BLuq_g zx)b}IyG`ZFua`#MQ~i!i(g8H+$Z9*>H$Ih3Y+o1Tz@4nY{nypy1rGCf}A$=ha{E=DMFsdWaV8JHd1-=9?MCgFo+--!gl~I3(b_y0ZSG;xxYZ zS~ipQr-O{Pj@^hu!uO=^zp3TC%Gd!C4y5$T(ObKHI&oDhj;g78_|TXSLl?&(ZmS`t zmHq9tZhH9c*dXN_=t^C=F$}sNaH8nqN4ehd+d*;}^z!Gw%SVujFI3U~jlV{Pd@GFq z=7pBuHY;b~JcB{eJNwDbQ70H0pS}ImWwwN8*Qb%?>!|rpE-frlNJZ zA9$?P`!Z`@VDrFsR@a^5TL6B&*l*g6#m(xO(F9YLo65FV(+cWxm(BWgX_ya^@>z0949m_VJ7TYB0>b6|x z0W{czR9Xf4KDkLrtQi9_Ts!@~G!9A(dB8ISD3u2%qPQ?fO3Q+0yT;7(OS^q%Lt9{!uS(&VDY+j8M z#wARBI+Y&gJ*Ps#PL%~~+u5H~<9Kz2b>vfx=7K|47+|QMs80vz-9$xG44}YNGUV0J zD2s~$ReVp9kQvozrZrU(dXLzyP>j&0zn#E=;7riUNwq8`ZVP6F%1E=O1yLW*vj~_s zX?HNd@181r{Jbg{Kr2s5sts+7dF%3Tx4bt}F{aG>;ptFf%V8Yu`jhvVxpIvYh{`N1 z&z+NzEl!4XcfY?a{{*MRCz5f>v11=xm<%T)oz~W8KT>3l`n-3w$;lno8Awu8*V3yn zfbUO>JAQHYM);~;LKd5I_ zrA5^y*_{utYvau$k=z%%P9|rR8l-#|*TK z35GT(0nIW&?Fo-lgW*|7?dYPeOM;br_`*y+!G?%qe`QSg8>&q`psMrwaZ>*i=b;v; z4>_tHB~v28H$BP*)C+O?%%3LG_}1A@{)*`tuindoOS7r12nf<7kG8mV))M@F&Onz` zg!PA%f64yg=Y#p|4;)Kf*U8auu^s;KbEO$Q&oCSP6=xaPx1O!ped7?{Uh?Vq=e=a> zH%j_OFX@e{rrxz8kN*LQ|Jm5n^tXJ~nkT=`hM2DNtXv*U6x7dLm3Vi2N=)riNrtzH zo&0s`WA06AW>2c_3vl{6N$Ki$Qo6*%QM9F@B7JWb)A%ZVvH$oxCcNgCym-adL)nq~ z@Gq7fycbI|M5pO<`IkN={*#lLJ#yB#r1!pYx`(69w)5Z?@djU%5Fn?lStn$_fAc0Y zbo~xVJhXMp&?2tgEt;r)_IXztGWyi_S0$D)gWU4%(g97YPLK@GQCWsA*EMm~pu2MI z7I=F}WO_6GBMr}|mdmZ*JS4s6?HPBdEWf@i2Ohn)Dek!elWy+gSn6{;l%zq2qn?&lGNm`WxG)HxU6KS?2W>t=&+luaa(*DTYDyMZq>%_w9VN0c< z8Y-YcDRpv(HS+w~Fttj`_C-XiueY$*5nSs2AnYc>1#JfUME55L=>P*68z}9FF1T*A zYjfI!wHVju7c#B?G~T}7jK!*c`FKKQ`-SFq$IcG3orFC2Ao7K7s)*D~5i->ByQF98 zekdAmGk6Ejqu_BuUewG1ulAl`; z_9W-U79z+44hg+x*Q33W6QGvButnc)-pA5*8hS9wEHD%dI~S;6YHoNQrSLh;ui^e+ zu^^uev0MI%T$TE=RHrH?Fd`8?)Bq6Hxc!|)(%I)h&xC0DfcOytx@O=P7)Ff|e4yv6 zCe^8QkwQqSl(k#iz9xk>idlb89UY613syV`Sb?PdE^M#%H|o+W6;&a}VdBOiwTp|t zr~G*1s7Hjk46{6P_oYBI*P_(E;{q!AaZQ^L9KD0$y!JXt4sC1N#LQ6TMGnjy6A&(86DF4<37bl|^ zm;-AmFm$7hN3EF_bSG)h@ZM-_>4atKJc>g%B-LUk#N_Z)(J~vD zC8aQEh*6#&4qRt+r0+|*#CdStt>hgE^MT50K)W>Xdnr(ZcnRKxq&sMmn^0QE>Aq?9F+ zxI*RY+Zaw$E@|MkLeWr}p0= zci>&}_Nqs#R!M(kbdnYJ-s$}OAYD%n-L!8o03c`5tYM<cWkGVvJkM6w$W+lk!=d85k-B?MQf~q0|8#Gqf)4AD8`%8SFZ}@)3zQ)pPXkyk(Y#FE*r_h6`>aP%crDk_qF5l@ZF_6eP{oq8TPuyB>90N6YPFuAH1nb_y2j2CtfC9 zHeQ(4$?91+I@7WbeBLB2c^f@f?c1*yTw8O?1+WP{g=A9cUa?o?Fk?&B8RB>Q%CY>N z5}3ZV*CSQbwc8c0Psh}#;aoBQ zeO=OZ=x1nV1NSCr5glVCF4poV2%OGzQCi>Ro1*IsKj;ZG(pvf^WS}9)`UAf7cKjWa ze!613X02GcJijg|p^gbo<1idTE&M4QvPntNaY5A7JK^a*=ZoSR-r zB%UES`c5EqULrO)R9hYBVp~U^Xcrb1h*jCptD7YBi~X7o3aFXp!D-Yo0ESm55^TP! z)F3GBg;G(lL4OmFof?>fi<hV+jZ1hEf1Zy0dh{d#46bXbtWP;E-sgMd@ z>9)`mQ!ZY1B0&BS-n~e6EMNf2iHqCQ!jR!K7J_h(ViG3tNlHRkSSk&}a)2|#ARAiq zprW7v3F@HkP7MTz`tWM$3>)Bu07|RQ6Vx!o)8Z+p&$~Ev0kq7XimK5n*UQ7$BL0v! zrbZM&BUumuvu3e60tI`ul_7882jR;ov@;M%d5^AP8u5zVDWFsX_6Nk{6^MN6uN3L9%swXVeG#p9G{O*aCAtxL?36_U=0%@kxEsQe(>QNn= ztN`9#q#3joGvr#U2x{N2fdLZqdY!GZ|nIECEg ztBK?`JgR)gifz2-F{?Kxb1GQ}h>?KUE&45#U_4uii8L>XK`E&mCOm5^#n-ClRBw2^ z4v+mNH+f35n^44}XkGCMtTzz4sw|&H*c&@A@xytCc6RvTLjB0t_y5QtfAoM_1WthF zp`SQVpgMt~IISJ1KPmP>8zlWirYGfTb@A24tPMfm3q)&eS0CRYw5?0Oyv9WSY-2R^ z&1a|E*5YL(s6mVWVKf+~FlZ5R89$3y!L|&{M-fpHWjP9=&Ymams7pw+7C>NP%GJ&3 zk4CF+jnQk6vf7|=BCI;JK?}22vl7xEfhS@+H4t7smIXH)B4V6H^okm3;TV*VSCv^R zk1T5_b!AD?P^AwSJ?O)Er>K00qF_N0mW0rNf@V&q@n|nVEnY7#*DhsSgc!*~ptMvW zW$Khz$!`I5D^EvgP#0~S@KR@}EQT1!Seb0iT1wCc3%N1pu~@cM#7L!H787*S#zLc5 z!-EEcRDeJ)Le`N!7#Gt>kVEwZ*DHZ!C1{%MfS^BRjm2S5Rh)idC6fvK7)d1|JcVJL z9-W3_-%r$^+Li{dLY?YO8Y*Zjn7C+^7MN}ZJ&cT^w+Q5jvCu{>Tu%QRQW9cZs!0ji zz}M^wdd-TuQqUkP z0Z-H|Vv7oO8bW3DO9c-)wK}NWlt&0+974V}HD|LZZt96$;v zOvAyju*48^gkMjk8C4ZMm-#`ImNy~l9THBjvJv@19(i0sD8QqT21}=Mh1KRuz zirsc2@5*nK)E5gI^B7CN{c)Sy)^+JkVGSDJ>K-m)tT3QP+KRkb<7Y4p?)4#PZo1C& z$evo$vDYF`Wz8&?Jd%13v6r=}s-Q|rGtw(Ni=y&b9A+xBW`n7-c&~1wTCM*<3pHl$_i1(MLAQpnKZX zDrVSS)b7q|=p`YT-U+j5T++$MHfHIeJGli8wNxhGU$*{Ft?BvFc~Y;oT>Zhv&Q%U% z@)>!get~tne}i(6{mHlwQ(e+G@x}?~zGZB(=DaNFd6qHqT$jk`<3SF;R9=YNsp%x8 zE6K&_5)`8&Jo!kP?Yfg42kXd)>Gym*vbuOXhUGjV5E&NVdU+(NoXuq1ExWw<4_=@j zF^IKUU|&o}NC#dl2FIGR-htnm`j}MidyhD;fp21~AnSNzxsiT0J?u>HNJIYEI?=8E za`^knuBKuw582SpZ;Ni>=G$Xejb81fe1G+dZ^`T@{&@9pAlmY1vnmh$pYzT; zv+r(}BOG2F)6 zuOUtCnsROQdcCNSOicWcqVQrdso+Lo%o|M#4CX0r*qGZFDVyK~<2 z@to&8&vU*%-t*SqtZMtyRaVN6SEoe$?z{UYo2T0(ws%iSRGpKemXmoYnHyN@9b5l9 z;K=o{?7Nrp#uU)%1s`pwbu7z2OK$nFPDm`jOf%?z+SlaY`iG($j7^y+>2Zu%8*mQX zC8Z8B&&YFtQ*I?}j-~r%A*?BBI0C8$yMq(^2gh~LCLe8y=LXuNf&E(VXv_J^ue0f7 zy7vvf9k%<&xaML#spDv!%cGB6VN7ep^h~i5&z&rKB(|!du>2Xlab7gP_T%hyGkUAJa(2 z!X^*_rdOQSPkMS%W<66q$@k}Cg66rUPYB)liwmO!G z!7C{0>x>J``hY$g5TBiX@Lp`tw2He1LvcMnAt#x5V1b7$FTmj6Y9kFljEY%at!oha z9HblX33Fh~OlyC3Gq$r?S{>)P_ju$n04UQ8-ByBLjU|5u1k}=dhTB zdu^PmovL)q(N(-o2y8Dbmvrv08G&gXF#GmyOeY_d%Zic->@LvTstu6eIF@-#J%V!P zdshY%CT=CA9rU5Gy&4dAA;oNM&7uOaAZc$*>NRHx<+mZ>Kw%HC*0T<<_gXU0>Ee$r zlX=zYAzIoAjjRW|cbl~3utQX6>m3M56EudmiKUE2BaD`&ad=I!t`Sb=w?M(FPX}PV#(OTb@vQ;LQ^PGp`1Jx^G7q;# z9fR1wHM8L3umx35i$f07vYstlNb?{)FFGIP!bg7%OkCPM^p)vY+D^b~eHj&N;z6eat& zakTGCaQ;D!P%6fZ+|))^W@Xi@0}^7@q9SUxIes#(Mt5*-{(amtauE}O-=xyre3@2R z%W;fcxFl9ul-||?bt-`l8$bMIDcy7TYvVPqInVg|1-ZyDXRz&&PPg<5(msw6mWZv2 zu;*e4SH%PoO4k{!epZiT)O;?Qt@I^*aWg%&bYv)<`FoCI^iCw^J2M}$vTodS&C$x- z#MFDJ@VZ%Z)_{U@8;f#g-GdiKsw~RAG z$;l0>Y$|aW5Lm~vovO?~l8^mYPjmM4w~A|Bm7CF5Qq9RxaHTi@Zl_AY*9-{-f(s3*<^6Id% zeXV)B&LsA87fXJELqaE#h-|t#oiyK!Ytg33P%c9a6FEQcX_chT z+eH1&ySk1%L$UqA$(9KLWuo5_9y#+J?u}s$q$rQYV(Sr$O<#3zRZTXzUz)LU2P~dA zXjbXfD$=s0-Dp7 z6~Sk*d!FIdDyuo*304e+Iv!RlHU(At=v`iYdx27z;PonLGH0MIigiXHO*(w-ez?a` z;ubH3A(rQhk_zG2ZKs~ih9POWJ z96bZ+FM_7p6M9W6C0ZkOxe82LweK-4TU-d&(cSOc=jd0Vkr260xoWZbVqY?q##lVQiXH2g9cl%aF6Sv8z`B{JF{ zM_!e_BVA!^X>`zADAH&f>mf!jqHvT%=3d(DiPaWLHG!DcE8S^yE6R58Eo+d1((-B% zs|;y1(Xl6Qwt}nqWP7$24kU_Qma9Z@TqdkEV*~LqNXS)2#v5wMfc99NT}Lz!(2PXc zu0|((si(t}*_XYRXIfx<#eTU?eD$4+Nf~4Cq1>wAQzM#NP;S8rZqIM9Nn*7!>V_Xh za*p=QV!70VG1Sa77TQfEeLYK-vEpVt0lR`XmXaVRWWlt*|i1IoD1uBXuJ zGbI_1f+p!*A?6`9X|t$~6ajxW?!+lyB%SfnBEg8F#?Z(KAleHG9fF#3o)0r zq{eZ*q<;(Jxvy+f6jO#F{yMuotu@C*+{5=iS}z_Rn}2Q5nwRS(MXMB@(T|!vU@voq z1(a#CKWYkdhO*2I-L2lXIiQynCGvFa^~_4s+(F+sZ_wqhlfqMZRZ}rGNhvtx1cg)YKg>1`|!qXm;ff{-|P)H76b+$yWytXRo z{l>J2tTnAzfnuaH=;<>r%T7dD957zr|MCgP?e()?Ib(2U-^0HUTV9RSWnWQ#xDJUgh7av@ zPeXb1=e#JLyWpKNw zam+iNGR#)TbY)uN)9aDcKhu}U$L^v%yiVK$X^z1Ki&C}Ew0j0vvC7V3r3e0x$rr`w z3apW~9{aBYQa@~@cs6emj=oc@-m4fb%o+5{Urvd%wX8?DXZ~=NxbIez=+LA4rL_K{ zsd(t)GOlXu3QdYlx)&`e7T*q25xnou*>y9wI8DUXuf0dZqH~|=V^n`q8lC>HuKbv1 zg=NDlCED85cD@HRr7oj~Wuhg09OFFSq|FzcRF%rpya)CK0)FcgQF0@V;?CS@?u!0j z3B-1{`ebJ1C8@7JM0vjA3~7$Sj@z6Q_vt&M=J2=6;=f8a@-_>LbF63GIvK`WJvjLh zf<0@Gpf@jQw&XUx1ztayyHHL=B}dvsOzUXItCzm^DdRPcN572$ALD92{g&8|)$^X= zT~A1(t)~>T7WJmcYlLyRGD=5TVNl?;&nz#$v#P(})r?D6jPULiNxz@FNciqma&#OO zA}nDz$V?2T*WUZC>d@e3<2M~(+*&#EDv|liS0u^L<)d>vsfGb(C8r}F;d)6I?SFwp z6?I)_;bFLV$gfWBF#BaU11+#u%DCwx)L)P|u9&k}PXIhPIyUPCmMR?j*garI46vgr z7AImm#ouRD4qt&CU|3s1vynRCR%b3ai}?x z-pDk~YFTi`$6#xo)Fr*dQM08X&Kg`4u&(j zbP6E#F=XoM8VE}qAzUXog{sGMj9+(vvgh9^mKsXR<5^QjD3wYQ4}ynhFehuYkQFSI zA=xoi#8Tqd9TI5?ujpJ0makJ?9To=CR_Sh6+6H49x#GqHxJc2l!v|`TTCf0XFdWM> zVUb(bs#Cn(s47iNeTXz^sCpPQ>Z5PRU z{=+IV&+qcSt1I2NxHcwMLQvpUK2 z%o&ttPZNH^BUR$n`E`dVv@<~+AQ}!GiPacQ)d`NHP;Xl;&jwRk;XPqy_+Gu8ycqUE z%cjm{p6a3 z=5bOlfjG)2{m4V)?Ga8aem#n%$xY`huq&!tz{e}0SzeVbs2zz~<S5_vHiXHa(?m|CNESRtgf_j7rsI|^3|&tuzkwV- zt(wkEE{?mT-Qv69aLJvvcVpV}_sFg(F$ecW4ED`jT8I&ASaOaklDLw&IFoYzReTTS z2URDJ6M54PFMhofK7A{>7Vm7!nd4O{ulK2L;Yrhr+>y5+M*409=T@@DyNQoxlvuTZ z7}_nTj=CCM!Hc_OiaSm9%*pm#>@OK4)8DHV8Hze*@cbgJ+7_-9qO**xJ+(oaxBWcH zzOyQIPSljIS(*BVrris!S?R1652uJoA*0M0TI=H|6M;n3^Qz07r1P@tku7~b`rhRU z_J$c_{Jy!`JCRvmJv}kJ_UYZ`vt!q%ubmUCI&%weoA%$8#xL1wYnz*KYr4`GPC=gj zU0R=74t_Qb9oY5%Hn;-ueRNfCHCNdCswR2?N9Xt4;G{JarG@BaB8UIKaR@TK0jwHo zJ4UD!56@49YU;BqfbBoU<==0<`|Q|0^Z`Dm^g3xw&NFAw{T91GeLm-db|AK%y1V+J zl`=i~(}S^l6vkkGa_C#GYeFFq6gzy_I**HnSG3t_Nv>=P$p$T@i1T}^wfl?+NbTQV zD78b+n0s~pHJZCDZgSs?(>&@9zUekUp{p-_E*@c9yhsf+p+L>OB=L`3?xp!eQQ~j? zGGpPOqo)7fDICjN3wKJ{Fdvw?O?113t7|UfG{Q&x;b}wh+-YU>1}V}aWlIJ+Vmtw; z_rmdLFm@=rxsrW`>&GQIutp}>XSg<8&7!%GfxZZufeVkf6=%#l5*eSp&T96grdANG zG2MZ;RE7@!R8x_(d6kU*S~kA#UlXZgPWIbQLSk+j@#*)sxr1)Ct4u$h-)((g)+#E2 zW#N}3t+)?1;(Om!yjSznSxFt(-ut^adGZhWsD9{eZfEpvGl{Q;?6dn(=l*GROFt{x zktyerL#QE@FL}z{5H#}e6>nw$StrUJ9o|o9NeKmY2ZqmpDxknVLuH6oC;!Rd7x>F; zL1l{50kua?ch4C`&}2ImbHjrA2wfWHNs5WOtX>pMta_FmluQL34Fxy}`wTV}!uB(a zx`^n7xx!=Q-Q7c3Ai}9?Psp#IX)Sm!}8uDAY5nsXFM?)B!C<@EsUVITyiqnMsL&#vEC4 zdd6D^W638fCDU{)6F%9-^^##{@H7a+utbiAutL4OTE$e^6*zlGIy{3ZG+a3Bnm|Y_ zc7+Lkb;k&?h~@ajPDOZ*V3b}+kw>bNgDO9^~QRaK~h@U^Ti@hJ_72O2n;wit_Q>;_o45p?swW<<=K{8O zL}XWmw?VZr>DmsC{R18ym{u63(Otk{5hK!>m5$LOY0bc1#3hxpZ7B#|9#rN`auN? z3K6u(M>lG5Ud3`4TcEh(YdCn+ZxKh4ktgslO#Y-Zu`1%((5Xq!4*8LM+GM;&N)P86 zalLN{Ya*rQRrH1a6j^g`iDipNd55aGDxk?@K9L(QuoE1l7rC6foBc_}RNl-%2`y0F zzz!jy?w}xFNmkno*V29m_-enEFfLFRuaPsEE!$f-(j^y+Q%h{*gn?Xd$#q+{bOSwt ze=v>wn0$G|j8YV7eW13nb(YK)=8F4l97h}B+mmCF3|)!d)5?y|4kYE;Dk-~l(AeCF zqUPGM)cvWOmKNR3vp@w7dB)RgC>jx~7A;rGspD6xV|0c7Vn7VEu6@+R{!@dA<#@2a z@g@^&}?6^#5i&Gqi)E@WVA6uclJJkT$lDohcGK=LpRM$=X8?M3b$3;}WlVlZ?#% z!$v>aD@ng%+E@Iv99BZyhx19R7HCBu*(BC|q%W1yPmxD3bz6SaGbTz8-O037BDZDg zG+cg&&#!5mF5rbs`#jB<>l3^4JH!5xFXtZQRftp`T+R4w)7!1of8G?LlNoW%{2=xz zpT21#-e5&4mI@>P`Ft8?uv*`twcf~-w$eJSe;&bKII)P@e`tt#x04nA zo;2}q)DyOp9{E}lubbal6#1*)n9Zru^cWMPh2)op%)pVWA}in2w>DRMyNJ}%)&Uu| zz9Jh5W&Qc6EH0iIzE)ZvN$&8?#FVvu4%p4E)qk&i{{^h>&5nzIdZ4xL=sR*t(+|D_ zGEx5FIo1>}5a3jl=5rfE8?kK-qQeP@4?o~YDU;!v>7OoAga1uMQB5TnH)z7C?+`xl2 zAzCXFimvvU6pyQQ(Tt}=^E4wpAT^Ntup$M<7RlukCt*nHG^Hj8n%2M>IBYCC$!o{F zL8knoI3O$uN~#HuY4TAjZ$Qzddu?Ma+8sv#{XZb5Awok`4$UqZ*QSPF=;8EWbWBKH zDQL8XxeQ1@8uaWj!yvdrld(10Ng6Oh=Oq?SMceGujEJ|RYh=w7J`8E1K{#`xGMjGW zi9-F<97AwNXir$H81xLPhhsobn<)foVZns=;kXq%40y<4G||pIwJZ+@IDacv3QT60 zr6;8{XR8z=X;`v>>CvDR$c3GxKaL2J51LnRIv@pu67Z{Yq)&IUY*jxM;C0CLoPh+p zLjAZ<3XJm>PkIAH;RK616pDtB!&u-k_B_jZ5cJ%}X0aaKjj&_d1H1_$%LCxqa3D|V zw0}I}GzTp#0UBz?AP#UryHHCfXkXAv5Ae}+k_&7GM6>rI2G^SBUXLXKv8U{`1W+a8 zP#9;DXlB%ALQTmmm~}^Aw8DFBDSl!AZ7nEm80uI!1g$&*DE(0$Ez?vNKz|ksViMxq zYY4G4v3P;*kf1v>S`bKBRHA%I=;jyW`*;dk_&~@OtE}v7p@z6&N(7Zb19=U;XBxG@ z`7DS-4SHH7=e4z*;HPy^TT?NP3w`kDWNU1xhG7mr9x@^Xv<4!W1WSy?c+LQo?qCsf z0a|NZY~FgWMDq>W;nxs(UF5tuUzoUi^nDA8fvuUblHR7gv9Z6u6&;Dkt2IVdxwk)v zggwAV+~4qN%fM%agfH$c;M)T;@xX7N=VN);TFv1S8j1&pYksY?_^Kmg`_D^lJbbre zA=1(ok9X_!#!G7hlAPtar`orVqtXhapI{}UMkH_-hlPGo?th6dm4BJDW zD9DVSasTEcCic6&TonI_d@+6aDKGWw%`AzTYcFT7_Q@e>-NV#veouxE{_nH>&3}EFiPC?5ksHP5s)u;vJ1z`QNZPE*o}saX zRy$hjqKm4ZjnY0#0qIPeDUzAHOQ%x1dxKNh)7HWvW76JNg$VJLe?VOt()?ZQq{^ zj5@oP!sAtI)kKWNN)>8EYu2wzvMCI5PKD z>Ag;oZ22jRxU@NfcYQ@P%~_x&pmvXqe5;@`mbj8$$cL8MTOgGqr9_-Rp)62c#pPPw zhoO!MX`ac{@*&0%=az<-!3v%6I! z*yB0|>@lt%$I*)0e6)!m`z+Scaij=d7G88^VI8Ws0T;tmLR$z5bA~a+8!(caB61J# zvZ>kAPU83DawG3z$e6(R=9^JjGU)9noBl&;gH z88MZxSJfWCVj>Z4t3y<^qBMn+nJ8yng1x&@iOEXGoWX~7H6U9xm71lvWeI4q5@@H6 zfU6=+BdEc*rt#;D=J!XJY$D_Jfw}K2bc+T>YR8# zTw%_DqoGO{Ivg3LlZnq(Nd|qx;;EWmMTd@{<|0IUQ(kkhLk!~e9uV*6cC4(JW5R1j!1nIyY4hZw|Tp0`FPo1+k zO1Ym#TrlFh1=%izEgV|iot}^!CyK`NfmOBt$Y4(}M!>7o&#_g%-byr2|K;C`1mBU8 zx2!Y{OrZIhSB-E)L*y*xnwtt}PG|WO64_eL4anQy=SCNVT{hYHYWXkZLu-YPYb@`ZdF%WtA34XxGVNF)>M};jNJ%-S zh;8=F88~zo-5Mo&*iIMiOe}d?nIaf>s&+l!mEi`6CKb&Wn4aA3V!1Ek8C0l1rJU8D*mWVCaI0EAtpcT^Ctv|v_ zdKK>{K39|9_ePR!)Ijzb#+|09EH4x{n6c`)Sm_HGUPGXhTD9~5Z4v{mw8%tY^c|AA zLoDiSL=Q?m9(^5)0k0U>*MTh_(VHJzo!U1gGVzf^Q*w|ub7T$6c^5w%`t%-Y!BYC^ z72-jg=1wY2R$s9U85mzh^-nqWc0F9&yU839G9<>Elt&OWaV2yF)so zAFY}ZdWI)nZa(?xZ{#AW%|#*E7-{XzS68R=d5+*E&Qftw&sUB|ZvQCl>peqK8d_0H zX5KY4)shV&UwSD^v?S;4xmllWHErcVv*U!oYF6}ug^U%)`wTMsvl7iRRfr!ewR82r zwNh(tFjgLoRBd`^b<((C(()NA9IK}z^ZjuemU|MfEX#c=681vT;gT^KDPU$>DdD8&}!>X;Mh>iR~Ntxl!>YH_Mn4~N1%q|W-K*ruU^j@q9-x@2KTc4R_r7h zFqbnv#@JNH5;x|=`6BF&SV@Uam0;BCHj$kbO4lqEPgww{6^vlfMrgARaoi+&0B;Z` zLO92NOck7;3^)~aF|ZPI)T!!rq^-&8&+=0UtfD|&CeZ95KzFSgYV85FRH}-iq)ou} z!PGScda@cCZ)P3?`s74Lz>8_U%;t!M)@#gOz(}HG*`hWWK=pK{an#)3 zUtt%>%hs&0`H#mejSNOtb8nIi&TvJRUlqv%zm%_K1OFbW_;+z<>ZTmZV=U14@&c|(m!|ag<1h>uy@+qZCmVU{S8GY*9?@d2t`Jzb%EkV3|6na zqY=CPk<%5lSVxxr{(`kPGB{}drcmod{^Dh3;1xa^*;VPY@}aWiZa9+Pcg}xXk%;R; zydBhx-~OVB(y9L*mk-J*@y5S=lNbB9m&+OD`C|2p-_MQt72Jq)t0&pNItepudVBZn zzBt{xiBZ9kSf+L}fq3F_YTqFGeBhO!JZqmJOKjNc^AQS1P>woOm&fLd=1DKmOtt*H zBA1^^?5kf&7OzXCB+F4#f$8X;s<;6ZVCo_9qCB=h>&XyJLTOIL% zU>V;|Xb)hK;?D=d&?N07E1Il|Frh8Lx!GGK&F|-DykRZjyqYW4KgXAvR-7IU)Vz#O z_edcGSA3kdUeT9sA8FFgJ5XM{fnOESz{F?XiAD7$`tMJ2ylUKTb`#!z3Sz_Hj3pLn@IIP@S9@@ z(cB@XaR-AO*hue<#hk>Z@a?0Msk}hq=*b}~wUxBSC zvO9FJJgmdeaydE9LaLtm&%h4I7(KEJ{S>R7Xfbp;Ljl={vlgySge4C_+rkhvG^qd` zi__)^Xu=YL>VQUcvX&-Asr%s^K|1X_0Z^%C#naGgIkyq+7PNHRN0+VR);W+TxZg?` zFJsNXqLQ%c*cr!4jjXA6Mi3pW*k^4|=I-#{4n6K+wI-f0K+7T~52taW38a2d?b~s= zJyEzJUQtvrPBm1&mdOMqOFuOuQRJj2%nDgJJSf#;G4ae2ZF?)VLrXav>pO74{KXW%e3bnRNVguBN`c?oZ)!>ZjCE zw?43Iz-A4IIsuFbjV_vXhuJ6;P~}f2Csvb9J0fJXprMI`fV*(iaQX&(f z2s~4IBgb(>(PU?h#GWUr7O`s4qyIWSbLvnO)p`e7nuMOV+RD#stEp4>d49r(Q!Z6Y zPk2p+xQLeT(6Sxsi+yNdvt+dyS`;wfGbKfUC#yQ@hLsqXCzZ$UI*X_Gcm6 z4>Q>a?G7X|uNe9<`b&fIJcqe;Zfww@s-UC>rbe10VV4jo4^!O5Cae(x?-15YXbL;Dh=68JbA%n)&>t*Nc+!(;d2F*kdAV z#{;PHLLadpX?G$TCj*zoVBM(Wv((csc#e}p0aXiW*EkDN7Fjegr>t3R3nTut_-7C} zwknHJYb6BuENnJ=EHbrG3VX7P{M72z2+62b2`PQ7iyAa#y%$(5!HSsC!Zwb>^7Bg2 zc?|VgppHFp1n}%6YrKX-U{XE1fv(mqhTkjoh-_T@H?7FAZMD&n7(^_v!|D3 zR|7nU*#qhj3Vm$q;L#T3606D1YKK-;X<4Cw1Oq*`la!Vx0-ewRDIGt;$yBNvy*0&D zhB8g5D|7RJKos0d8&S8wqftW1mTh?0@GoPUT&%+$Eh=#mX9?O$h*Q`%BSB><1K%wt zv!;-u7Ab>0z;Pdkrt)mCB;uiv@*KE<_F(&{O8|Wye(g;9I&%Z(L z5U4{jEd7kyJXn5!WBbvpYV`EUEJjx|&$$gnIEMv6NIUJA#Vv|rHRYmJgC7td#K;O6 zmQ7iaZ@D^6L5r7x$EYNBAydF89h(Qb1H3#mmk;WM)b}3QXkZnnUm(^eRDqZCLO^rX zNG*5SHp`{S=$td!;$PjsCH{3AOX=ah=rr@0)XJtSh!?Teaa*bCk+l~LZ0jpJMVjKL z_(3+0MdW{=FP2u7OyeTou zze+gx+irb`=H*Bsjr>oc%a=wsv~%2S&6av4s-NSN)@e-IYgc;CXpF@z<ucg!eyJw{<_r00#)R+3Ca^U@ZPU6-= zao^RSN7=mH3Gw>yX>#cs=5piHTlyyDk1rAb`#*Kcgy9guc_)w@3g(0|{Key7>yhb1 z_puxN*4&7#`4(~TUY&ZA?A+{i?p{cf!Yi%+)OBXY<>^WY?gg!NCTaT3Z;C3{{_nG8 z=r7Ok&g7C*S7E$Hj|P4_O>0MHo&TSGPIXnDi2laCCem)0D)I4YnffEn)$A^l3u}#+ zmzF8}-?YkE(3HRS+g_~!teSVzfGj9oiD;I2exmsjt4|MboeZ?+^(WJ#PbQOkUPX3r zgP{GDRotogi~Z&x2Q=J{*9S^B>>HBu`4>9J(yCm2H6O~jcD*cJLe9M6q?dFE8d%Mg!@Ebf`-NJ4VXuY5C+^oWl!&R(ID0>& ze@;tnlY;E>Z`q<@bOkQ)>BcCYmb;TJc|XMnX(G0E)rky0G786={&bCe)SpES9#NlNFYC*#oLGw_=5%dazHdjGJ9Ni$Mo+)*}sRk5WFqKSzO7>_m zMGxb*s-6OVEs1(=M^C4-&|YR~LYeja0pn_vG`-0nf;zPy*l2=WHCUJ>(_@bxD`gUu zdB%oO8NOo_KGrQE5Nq&~5b}I+h+E`vvXJN^-(#(Q!3il7abJYS(FAGifGK$FS518i z2aEx>A#C_ynX!mzZ5&=db2dMtp*`V%SD9kYsfU(`w>wQ>(`ii2V^TmpQ)+1$orusP zF-XfqjU{73Lze?r7TOs?TO}fM8qgzwB-iNsdkQS44pU@4j1V(nAxM1ipQeatYCgyw zV-HM-vB{VUzc}SOp$p*KtDOrT$6Az9cL*Pf%1}I9u>}&Ta`X+6qmj{)PxKX|4j+{c zQG`LCPW`>_cy@XEfz?tC;Z4j1GQ^e!9+qE6-Ed)(I2Nuq<}5XdG&QgZFFnB2K`>X) z%^2kiF|rKg;pF$!hwqwG5-RCOaNNrei1xyQ%I7WVq6PuOktLF{(jC?4#E-qChMZP} z6M-}??yhHmUAePi7Gn$8e~>KDzfVDIK=QOKe#VP=~P zw5(FnP>N6ZaurJU)xcsE`Dz4Da7>1=kwQ$$V;oh+W~AuZ+#&P5-%JiLh0B-Hvh za@*N`&d@U#phEf?BsH?V^&hXf*}PuIDg!9%e#33~FClm{M+3Iz!t%V_S7;}Gp>es_ zzdE)v%#_S+kqXum2BJ^9Ni>emS8LPL2EU(n;?Hp~XQ&YDpDygm$t6Q2|8x|ae>s1e zBq^FMo@jKUbbI>u7)Kjlmz=)rQN&ot*x zqlSOOL~+x`-u{i@~B&;FNl5pANnMB zcqeBkc3mDfcV0kiaBfvGebF|#}zj?Lw(-(8#^GU{6#ou*K-x25q>6Vq@_=9j9 zBYWupdHg+}rNI0>rJ(*670{WxPUC%7FRj+UpJEGNxKq-t*BM!z8xTa7MqzZ->lwqBb)J$oPc@kQ{% zs#os27h0R#V#Fyfnu?TVt)B{3jsCMk`>}u#a@%VN>XdU;yFDO$Ps@Vj&;MZJCm%}e z_@gU_-EF*9oBK;X2K{7J(yP`_N&1dV0rmULkY)bmfAI@Za`o<M+PKDdTYYs`$xnu1&f@68G0{OS*KGeSLT-S9bPEdTcNGL!mP z#qSBpBTvc1fh$gtyGH7g-oWkd@)BR>pz|qG9K0lLG@HzYa3;t-xbvZx$uBw;W z)zX}zf%3GfvHa3dS&n>xf$1ALl1K4qacu;zeR7g6jiVaVIe*r;&!<-;E88I_3bA>;rMYJ|#>mI{_1af(?8Xly>kz;f7$4U)@|CW`4(nZd-93ak8)lc7g{Q%}T{!JA~VLIVn!!h)dnxpJx zLC2aM){pglZZ0@wYmJzWb{j&$ zZcm7(h^RF5oP?&L;!WwpSv42Hsjak0Re+2-c}*G=2AjoMKwHv6qysjDXn{Hm!^sLs zt%|_iLyj3l-8OMlJ$;kLJsF`2eY^xtc6=^wmcD&;- zQ?Uy^`OIdIo&omwD0${hT1s4SfR>( zm;uf5?vXFyV3;}1BlW#CgwUKdPCV$qXro=0f}Tmq1#eAcLTwR5(H^VqtrE_Hsi46y zlhM#F&?I7I9Wev_MCRk5Bnp#<^Q$!`uQSRp)#OqV(aNcbj)4_E79dl+ljSvESnP;R z#NA0aTnn7V;Ey^M%^4teJcKsQi$oig6sv zTK`HjrPLzG9%&E>hA!Cp7V*p(keK%r=C*wBx2=nu5^RR5A9g%!EH&H!zquRU;G%I#SOoiMV{Jht9pR^a1>9<8Y{OQ zcse(lU!{ljdI8O(n00)(lS6Cs2l|p5|L!tgi(q)2occ2KCsY>I)MB+-+{_tlC{9it z9SpCI-u!~Z1srQY^j2fQshs)_Y1Og2Z_ZK@7(Q=CH?4ZUBX0N@p=4YRna)fq=rqoA=KP|C;m^2T*J8fF%*t$O}b}Lp}KkS2uy%Lct*S947NMq0stoy9@pX9aAPab&YDtZ6E^vU4C z&qw1I`RYjCl)2+@J}A^9?*!T5>i@^YlmBIfNhigOo9?$$;|u>OHawm+u1Os!oTO9blZ?G4D2>>7S{xjl^*e7c-%Y!ahTw$(+sR=GW0W zY@(gIiCYb4zcG`__c=FidErFZ5qz$oBJ}{f5YG7=8edOSiX6e0#TQHWTXlMC%4B=z zT)V7T5e${!wsNdPzQ&Jm`(k%fM=WCvZ4NL^y7SJ z2p9S2l7VtY=S11o06lq>XsNJGBbV?5oJ=!=VogKu8*Z!45;0rZP>kgO=|bD0;Vi5M zG#^Z;?!v;bo_2%DyI6}=*J@`;kI+c&3XgL=kFGG6wQR@WTuloUBLR{DRt=!WK0}Sv z$|@`~Hm#-JYmLFvDKbwPvBYr14GO_y5p=v3%^4Pjp0JfR5w6>?^>tMISCZc5{%OOU zAvLWX4A0JoqfO^fcHd;JYVVC##A5rRnp|iS<_uJM73{|Gu@0SOpLG=LELn(zk=rz; z`OxI&Gie^RjK~H4R3=zVDfBh3~AIzJA;pP~{ zH95pWh*h0>WmX|h<8#Luj0T5>FmCh1GB@S(n^wnV%Ujg)_5LVseMy6cEZ0k_Wid?B zx#8BhJ?0FHV=ZTQ8lbc;*-o2$#X4?VzBtxzQ?YRRL@sJ@HYvG}J(I2TC(|CumOCpH zqkr0#&OY)Q8!>07y_o3cVur8dsJ91jPBa;sQT4lrIXj@qQWD}lC`fjmEF<-YgQo0$ zCMuVD4*hV6+~Kc$UeeN>p2 zIg<7B;#=l)J*q0@$*3{G^?LEQuX9oQpD7!aIC8tWoTGWYG4eVZX zlwfw>XUG=<=JE!wT8NfJrDfiTq;nf1xniD%WADG=k8b_k##F94Et2?a+4oM#1c}a1 zWO($Q`N>18rX>Bs8ehEllXf2g-N8|MhQ69ia-F012QMpBECSQ;k~Kt}oX8ECy_Zd4 zPwKZB7a0a^FRe$u{)Yo`p4UF7YF>Qz6hi1e+4Yo6?~rqo>T6yhakEy{l~c`9gj8uO z(l>qab!Wu>(hU};5_Q5=G17b-rEmBUhi`tx&9^r9nP}sg$zb|buIskvW{pya0L#b1 zl_7VI_3OCYv#>iMou|)rY%ucB1vuWF(p8(uLvgJBQ8&90%RV4vn)R$&=%MHF2hmvMrXjA9P zTFpdxJiGAtYRSdJW3-Ju;Nz?g|JG`n%?b$}ST!&-c}1oN*N*7SXqrac2(u|&e`=a* zw}^u`onxdq>3!tRo{c`6n`L*14(Tx>X}f55+jjJyz~j%pT3O=jD`C)Bgq^A zLU`uRJ_S)%2VYwhYXe!te>SuUJUiey`3%K6cuCr0r&wr+pu-?M8{vGH)X-X)#!8e&B)MV{q8*S-_ zgJWBYjF&OUvqe#lt|^16g=B`GHE3U>lKIJw4hQ%sJ7Z2m2rGCnRnSS? zZd1EII@4Md^dng_>O`?wG~>?e#P?VdN^U*)fQU!3S_<161XMLpPnN7Dpc3guN>A|e zpBRtYM-)+u9nexk<);Y|tpN(;Pl_W9?`0pUsOG{jHXYOO9zegJGs=$ArHQ@J@#Ir^ z>^!7Q09;CIv{!? zGbqR*@38LE#BIjRI96m)w-;85vxu1#IF^NqK|#$>A~m+_AX+S*pC(VZP7k?nL&c`8 zGZWI{PGB5?DYbM3J2VaPrsB*+7-RgDu)()~f;AEB_&{ei3aqHJ#7|k`I*hDV?Q>RSXdVwj$duj84 zfc$HezsJ~WIrt&z_dXd*Hg2%}&7Yqc6h`F2DUmhuJLNR`e1^Ti1K*%sm@^D2A*(@T za>#q9juQc=NC?PBs|-VfKC7R;&5D7lskJ392lSG9dt@k}z3~lNg_&Md`b56>W`^@e zayI$KdB!)CQa2bwLm#89NPd`DH-C0JSz>sNH9_XuBMpa@^=#HJ_9T9KuHcd#mr*Pq z<`P?EQ}Mb3$FtALogq^k0xmm9x#4T*=^y%a=}%f>=2eD2JWC!(zby}cB|0e-fYBCb zlkU&S<_%|-Wb}z#+%O|{-HmHS-Z4Xhk5B{3b)VGdbIyJLjAT=`%<2OlR?Y73GX%VD zh9!^;9MPv!3HSWK8^^Q2Cy6Vi?dM0Mdp3%heB+tZI>1plFMl_~m~z7P{vwCI6Uoh> zUR(L3vmv;f;S*z!-ZN)lB66R|8XTTU>|FEocDix%Fh1#>*TzZw!egcqSc~jo4>c`SSP^>%V`U_&;5l z#BclV293`oSV?3c?le^O-E#DpKPa7rE=)LZq32{G@ZIHv50L0sWkbral|z&p$%- z>j_$NZ@yk?Ev`LEBF7gTWi$2u`KS&IYjpdj_KqwqN zrKPoQJ%PsfW7z00=UGfMV=Kf7MP`JNmF`%KQZ!vaXGnh>97E-}u;=DvbgU7zAOYq| zWu2uxPx%O1MwX~Q8`C9G3zVWFGlJm&9Q<|#Mjm2pDuXDqo~3gXzlCt|f;{yU9CIjU z_S(#(R^hk0qxj3(;@E0!hW_0*$hz5nvO^WG>+(aif~2tA5=6u}W8N zleL!goE}Z2HU%I%B^gtrjdJwi(ZJGRm-ar+cQMvnCrmvXBqvyknkH|4_=Ki16ve!p z8z+V!1yxX6`IEt;tKlumK;~A!%FIjv^iaXmYpU63QkP%@&^<`(wCwjSznCOjaGvADU}~JwH%CiBemGkzCR0e6>i2@wwLtcWtT5}sBQr+F z7CEpwNBJ7MTKU<=cfZp@xW$d8&-IcwOzv!!yCf#<)cC|av~(*E!ur*~0QZNS%ItLH zASjk+&c>>^mr>LprEpwQEWU$AJ=*018=xM`&lwc8!+;_#4fd$F*GrSD%&f=H| z7$)cWl5-!Nl=z7;MyEd=2lV|T9J(ro34-PJdbF~NZO?o*u{ug`37eOaVb0*0Gsws2 zb$tiNxc@r6m|51-<6Z0HY5O*-hiSjJ0_G-D$=#WK7q}B`$tOf(eI0~~AXmtvdi@Y} zTW&qOmb5ld6F%$f-qXY)ZPOeHd1`oN#acbJ`q&k%@(h*FR9HcqBv<6U*0uO-%E%3` zV@Kw&RPmanJsoFF4Xe-cWZ8X&*n!j&d}sNDOye@is%t?#;!66|9x=1>vZtgz``06G z>XMI&G;hxxglYc=tEGSTZyJY)>j%S-^T^pU_IK}<#d=&ivhzM$u?obmTw$*3%eFnwo3Cf67EIn{^|3-R%dB&zp1h~r(pFOvw zttTF5vZAvH!y&G>t!~Pem$UXql!s??LwT62%--#4DtC8S(X@J}XG^gbl7*(O6L_b- znRt$g8n?c&f}6~{x%vT){=V!i&sL>4y4oJ##fse z3_m^u_2Ix=urF(9n?_U61IUSpRf|g1oyu*)C#Nobao)){cWA!*9&rgqKYYc2OYF5- z`knKw&C0<8JEnUKR2F)q3tPb!q44(zG=(8~K4)9}o`Or-uPPubWZvUAKT zl9fZbkO`S1C_}B!FI3Q@)1~}u9Sj-hTaSkt2%sjf8 zo+cXk$v_*3EXLic4s+DUV|69GEJIH{is^M=iK7RA;W%$_m7?86^eRv1+be>+SR%fu zLorR?FG>z1i&q^mQ5_UY|B{S_6aP zX%i+GgByIb0=p?i_23v~w>vbUPFutKtj0eJGvqVAO@1}Qo7RyO9ri0UT?GEgnn4kGaoq z3{CAic^NrqQ;n$KzYm|aR^(F+L&|}Rv^c3upB#BGS}QqJ zZC{#?U~OVmLOy*P_!}VEP_w4-Ji1jv!&69ySXJH-O}F~SQ?A{~HUIgf z=4SnxE}A(SMJ#@kxC@Cz)VbN6kPgTQDuZr2iK%usD7p zUlhZuBUa-?KoPAXGDA35HxHaTNUb6doe|6C_gH!GZ39C!<_wB@)8F=khorx`l6{6TCpQ}XcEM{;ij%ZX@J$&V zW!v-q2rsGYXIh)WoB{5J)216qws1{gG(0mx&v0>u{(r%wFlR3tEJ}+4po^Q%BN$~# zAyN%?v}maUO>{)J8);$b3PzWc#4U+a>G;A05RF>QvZ_ZJX(&i(`4nNzO6^ zN*|P#+)Ij+tPMrJA9B<}K3tQr!?2xE{&#C}Rvm}qFP(w8`XmNwXdf^Ql|jZ2G| zMe30Hai3v8easT68)Tm&hF#kk&#?}~YF}VUlXG&fN`k17@6Al?y{=CTN(zzVpi>hB zMWd%kXDmP%^8}w(BwqCYM4*Vi`X|vQ3Dv_(cz463iE^O;xtTx%LBg6}N4KD7wABMa zOXE6|3!G9ArGu8?EHZs3-Xgyr*BaS2g=8wTs5@q$VcTp(=J$;xUIVGcTs>*0V0Bp@ z6|W6Wh2xqyb)sozfk$B>7mVhz>|g;GV6^DT7TRpF8rAaa37lSI6%^!gD)DVt;u3>g z*B=1!Hq(&X5sR4e#UUvb2dpwed#F$pgelZ>A6) z#Bm(hX6Dg#&ft!V)WfMW1bHQq=8GAoDur{iO=oU#&a?(fxV@iY!e3vhg&AEw{Ay>K zXSkBQb~gKjY8G=@bC7;9WuF1D&(sCgW5JrtJtcFlDK}cT#yp8WSBn!hV^g{M}`R2=UO%f*dA<+qHN)>)C+!SG+_3?lF3 zH&K;B(^jRWJ$7AZOuwU*axs94Br^MI6r=tc)v84WQSltV69T7LN-KO%YRh(Ly|+zE zk55d!ops1d{=mz;-X%m!`R$+M>YPs(vt)N(YUS4XE4=wz3e^b==XoFELKib6PTYK- z#G0(G@Oh*dX^Sw6pS|k6Tx+-^m4jRQ;(q1~qkAP!mm-?(VWP1?RqY zKl#l_+}`{is_oM+j16a#%;qQFpM>L85Ic0P*w)j0`y(11)qMumI({b18RY-x?S0_u ztnT~%@AKS8@*`Q;kBkh07&sb4%Cc@#7|n~O{8E=D8A}uRy+7x< zSCYZjRfy?Vdd@w6zUO;GJ3ew#A+0q()f};L*kZA9`<+;?s$J zCjsBxNk9q69@xk}<~Jr&4}9`G4!>zyn38fK!$>;ZiPHL-`zwY0>mqPnt}D|e;+#+k zs`OcAS!d}xpN{t?9h+|g!QRT(`kzUXtgBi!|5lej5h|`xIkRjUPDpyCL-C}$BVdtD z+?yP1_@vcGunP;{WhWv@8im(nZ<4)vI_9h}Lk<6dSEX_=))|P`duUefx!os&zvgC& zm)l_bMxJ|ElGN@_G4`EbyDG@%$%8gGKQB@97gW-b#rKmino~Mj+CMr**l+3Jge{=I z=@!cxXW1HF<1T$=j2Uv? zljPcb(M8K$4A9cbcBu_5SJU>M&pa=`Dx#8AF?c*1=0PKT)j zC8D!tU)Sbj|Ay49Bsq*>%&2cXnzV+}Z_|OFE@Y01!VPgSmX+DHL)rq@ckyGMQda9g zi}?nc)1|q%8KiH4vxD zc2(_f>Ubk+5Cu9I&O%v_N6Xj-l)96n&a9A)C{`3M4EQEJjZRctU}o5eN`xt#)tPsG zHgv3d{tSWHu(>i~!tM&G>$8F8YO01Ak7jck(<|?Wh*b}etRhMItV?1FD)1Q2aE)Io zAo>`Vj6GPQl@r?Nt2hv4$)EErj2T48^BK)nY{sM)uvk)RL>6QrI#CmoNT>9bqFKU2 ze?qtimy$((00zx#hDHmvs%+X-bwyzq192X!Tq{(Kel>+1#}&Fx5%XY|rd;)O#$f7WOv4~+LFzWNEYay)6Eh`gW(B*@6?KpW$ix9q z0Akhi^@fHv1p=Z)7!2i$LUWvr78VIMDygw611}{gE7b`i$f$zfl15DShKZ8DDwt6c zqOAx8zU3&OA8hEMsi4r=r|1<3xP3L@^#TIvV_Ojk(Dqzxt_7l^(nnXR8kz)4%{J&} zpgx(#QVqE!d0paj9H-yXi8lC*_ykd=d*dI+f#Y(}uI47O)zJCxl4rJ0iA_)&-s?IA+fds4MZ zsIXkH#U3V*wxZbsi1;GqED9l~S3w{u+--^Fm5AkOUaM+vggT=asEb-DuONpUhX%p! zQLsy|XZ3@!Lw}%vFO(Iqrp&Pd|M^;_?LQpc7K3vCZ~?A4B)?|N6CkQUon+AX-+PEU zN@J`>VySgy-4Tm$nXBarD1%TSqq;^#giqihT663-)|6Bu)K*|OVumS0!m0;!tH@9W z5~BfujCk=;I;f}61SU5k-7dLf3|!yS0R@X8bj_XLXr?|fUp6ntt6K&HR1sTjmRPBGb0l6)y`VwUtA@*aSR04O*umP~=3EAB(i#+OUI^?jfOWcH0w+b`s{Qu? zUiz@AV&V5;lc8zx$)S`K20>(18t0^*Eb#OxO46n3L^zGA#8JW==Gs`-G$RjQ>9Llf zTg;Vh`BiOv47e30(3}L+R7^F!x(@>_Yo|z{Sru3{Q>`D6puoqb2+ce*uHG7Acpl>d zpX2i+l(O^!K}H6J-zM>hlP5 z7QJ{)nrsHuFs=*1^DtLjPa+wo2+?JF285(Zv`>Aaix+>FWFXVZ4S&aAy->p$S;yzg z@~qO{Y@v1Ut(JVMnVxH04M_0}|4O6IVq79)2VpWiXd83$uS~+NU9YQz9Z|COHoTf! zjtR7K+l4CNCwhY!`odkN< z^*@^M=-KPB*^fCwQU3opIh(!uiG8+d`Dj0Zyo+$cKyky~eh}W?N17ay%g&WqP>yFm zbq&}uiaRHb!c+7---u6@R5M?MT!<#vo)99Y+;e_-igxaZYS6Vv@E@6yKQovSUk8TRGI267QVgJ+ecWi zZu!ZU{EEq*;F2AjhiNBCdvTr5`inVQ79?^;d%AX0s5k{%yyQsH4*rdCy5sN}xHdL4 z?eo`#^pm??9u_uoZ`!+3=l(4@ee=fH2zsx8#d3XdLD~pTD%6*SE{rHkxnxq-0zz~` z)Q0Wl?HEj?R$od1J$xlcgRg#RYXAAmLb5$KOqzY|{IX)4xx2#UfY{dljM_rs_W;## zY^GUf6>^z(!d{BP^0CkQjoj;!Y5sQfoqa8TXT_4gzRY&jo(eIt^0gWaUb4V>!}B*- zOL1%2>9M;P_Wgfv$ZW%F`rM6#dCLPE=I!6z7~AeRwL0Yb?ULyv@T``^P&j|vx{+j@ ziNyNf2JYOXC0mk|Sbou9FGaS^8hQ-is4Y1AC7xnGsVJ5XRV*}O<`ROgRO09I(7`Wx((d0JvGPc!7_kt`B zcO}04^8*Z>IYh;7$k^kt2QH^r*DEfw-BW{}snv1{h3HI>IRZjnJi9SF_2i`HINWBs zb2Iz(0t>5jsq0LwHhKkq65PqnR74Q+d}*9e4p=c4Fr$o+V>#+1k@67=rIB(HB!Wc>cxjQgL@F@Wz z<#eIX+$5yf#1|ppFrgkY4zX9F^>)v@W2U;-W>14+jCaI-@f9C~=x)APe|2Ja#zjpA z7nw3JeN#3a+Nlvu0vl6mRMEI-)kB%UJ=H$;8#^94VvscnOhwg+?XWsUbm4!J9vpN^aiM@2$xTlSBt#GPtBX-I?T}lch=?qUxyh#*}0o z(y@J997l{-IK&VshT5c_Q6oD3EV*$7#tF1zHd(Qfzl4O8m;!zMB>Xr!Pl5jQDRE$k z8@+IW=et`I->F^U|GjMFam)%FoKv4&c3x?zD7N`P1-z7#4*}vDavlS9Li6LYYVkQ# zu-L1BavdLr36|T%c`wk+fk931T=YQR3*DSWb)bA`ag}GBp~D=_q&uH%-NlGBPONYP z8C46sInSD@yOcOhP|!Ft$oB27H`4cDhmQnD)j_e(Fo`zL?`Fnh4_vk~bJ0gsSFnv) z@i|(Kv?Iz%QZ}_thd9hAv>|g_lNJ|YOxZ)S)P@A$-t4e7ULqj@*C#Ij^z|uom0n5G z69(+;**F?H1~aA(V+Pk5RTtrKf6!^HB5WtYxGKi8jyYuSV~DsU#A7I|Fd*^p*2%m2 z{JH~KYdA?~{lr2@+Z3tVsaeav&Kq07X~S8LwzsJPGL0GN1u(>*yWIECKjv0Sy06-f zF{m*^`t~H%08S91isCxufjzsbq&qH(2rgwNQ+D<;tOdM~;7GLEVaFC{qE%B~dexI@ z7JiWt+cocLHr&xMS0#|&+ML;D`lbP_)<1sfeDNdeD|2@Ks~G7hM!n#SPbhtZ`14H# zO9Wlux5AjAi~_Fd$izhP^guDctIsO?Uu%7Lv&qiBPd^9D)q!Z_pQpol*0<;te`YYd za>Gbq(*CRk%YWXAMsuf6e*4#m?bAH>`sK4#>1jKLwLiT+*oN!4e)UP}*iR%p`*E+& z-A_a9gBwyOkxuf(GD;8tEjhsX*yjknBTHfdKwe&ZgZOZK0dia>iF6jJSw(C9w|@>6 ze`YNAZ@R4<8eqBmv8J|Tlw*eW7jB7*g_{n2ccvWjfw2mNoU3B2*u2{h7 z(p53=}FM9Pb$282`d(-@q$CDyl%i-)>CzunsCk>`CL-EL9{*cBD@v0a+ zAgQn%$xa=yZ1F?synGk$w(*LNeG1%Ez1hgGaAf*QxFcGzjN&eWhu$TO9f;vByIW%j5Lif=a zXA5u7rw7dOLL|OMGLI%puIC76UraUrW z`)RUbh$w5xc|T<;hJ=k@kS*>p3zaO*xiO*v zGsT)(2GK4(qEP}ykWH1(MH32BC+gp{w^-=AX@LCzG@edugf%2}9La-MW&GDpxDPW+ zYItq)(Yf$-2&Zir5y22`_!~q|g9uPF{*ndhS zH1`}_Lf<2+suY*~Q^r-&6`l?hVl1mXMA#FGPzo&BK2!E&a!w-@chyNld3P@Hb99mV zAY6~c6fHG~;;2|(HUVh;IKf&Vrk(~QhFsp>m}4DbNz=9X;eUfjz)&RZWvKEoZ?NrV zCoYj+{A~Zc=3smuW+W%1Lg^>N>fnhAlO*B6m1u6ILHeM;R2~4yCpMwpe3+vy2x|yL zZB-n4>Ky^UkF*pSKYUvx`ft4GeI$R>XE^Ev3&`7$QDddig_*WhSu~t3Z-iaF4Cxl=ZvgfFMOE^A;#~LbBDygqoHl?FYZEbPPT7x*H9F=-$e#o=Y>2@KJ_kRmOP zeYTN6O8SpF+1CCx&*uM_P7^(~;?CR${ zysQfBe%p58DfAn^XT;sywa`n5!c4%dV2voaDsKN|A>{RtG}vT4m(Kks8*2=c6ixOr z_XHZ!aLd_6|LD8&`qaI=3H$eAta44U1ruE`yUct_|?(Wx(rlx+qdTp$di&ojj6& z{iE;9=R6jo<-?b@j@g~pW%jj0DXUAI?!@68zcCi9^426%pRIkzrqr!F%d$_-&UnnL zLyLsfm_h3d-C&pU&4ia{g@6DKU7w^OIjguPf2ZwxYuIT8mwc69jv4e+2y3w z(P-~mS0@+}CzJF46ZNYXTE6G>pd{@DA5nMSYs{cTd>(A-*s$>IU*+rOHr+j#r1kGJ zvEAC4DZi}DhtKogvDi1B-D9a%6|nG<7xiW4DQSJx{JUHp$(Vr_gW7&}K6(ig)F#)` z3NU6k#5zMLW>Ra}R@)RlPgF(!3a>i`Ql>ZPSd} z0@;f$D>=i(N|4GgQx{xWqs%5)5yS@QMUgt_7Zbl9k^bLzuqvz`2ry$cuX_GF}w zz@&Ir`~2Ua09S`tYD*Lt6O3xW93jAgsME1aEjaRy$D|sXpGk4=r*K^uv1tsod{oY> zLe2z#LN|9PL>lfG{uDP6bx0$@1&K*AMfU!bXEzZ;qULk@7(YUJE<}IzXe(_9(w<5l zsxk~jn{zFr*jAt->)YUvGgt2P!QiYKWZ40wh|LpPaPjlXyCC(1 zN!>#@TU-Tu4_Z*yB`q%16Oz#Ko-OAp6=4=S68qhJo-go`5r%>^U}_ZU9KV)G@tsfl zlMm_hNd{Tn0V6FK5DSii>RrrUpgZ{5h3ym{@$kyQ$~286Qx;woNG2YUiwPL)S$p{B#k0kF$1?g-aZ-pCxCnuM6mTI@~olDHu2 zOxH9Cj^aPhN^9GbgcEaBD-MF-JoA|I$40U1IZ}Ax%2L!tf-wWo4d+928~6OG<9bPu ziX_k5Lvl8IoCDD{jVs{Hes-G6p--{N@E`7m_a4xYJF}k4Xh&zGK17whNn>57x_3$V zRqS7$Y|omnFLqadC5S$v=m8G*TmCZ(1GNg{`j2?t5YM>Y@P_od^wPm#^~=N5zBY$< z8t3}{a1kj69Gyp@>qLa?6b2I(*BNG#d@z5E9-608xN)oF%$Ksm5~SwQlWMV41%64( zNF!c7Xpvvpt_8f1BCV%0Ym16#oqLq{9-5^|_{)*PuK8TvTh(%3=(><6;W_Dc&13WyX`=0Zr>n}jlSFJ4c5ne|EXmID(ux^ z(p5k684VIPr?rt^u!3%hHAgx8DOHGtWGLBo-(~%F>Em2K zcJ0~0A3P&TbydtvPt0}f z&`irlX+m2ZN=Zpiw~-I@+!tUq>1_`$uN&ZWJXk!QMlL(kblD-eiLVBH28Wy` zWYYu6C=7ug>z?Ca=PhFC<-q-hvs3(D0Y4wk(2T)>etSU+nN9ZVzBX8kXE{5**qbEq zd=8??Fq$aSkT9T+NI|pSSS#2-4zt;4a8WIl=%Z_1>Cmdd?=5a;?}G8LU~K6)kxq#BFV5oJf^90ER(DGEGWMi8>MXOm8CbZl))_ z8L`nN@N%9gIg|Dn-j8Dz&JP1HC?4Ysl9Pr`9??FNTIX&w*O4O0IAt6?^(a%3XzoFB z)Ul^g3Ak9FVYeDEZ)=Bw#h5SStzVA3ENg^{1SZfrqyn#Ye#9UrPgWXY`IU-t_#{p1v7-cb=Z%3n8N04C|B%!0r z#uuuK9Cthy?&rFFnnj*0S_l$?#$rWb&F2#j}i4KhMh`R-9ss@EWuC67%dGe#7D)Co@^f;f{Qe-f*?A z0YVQbvYPLsU>>B_3uko-QQO#X=hFFwMmxPU_(8;+y28abj%`%0AGBXb%`fA(?u!O1vXKlO*wi1+o36IC5w|rIY6{L-?O3V9$Gj~x%fmp?Z`nMs3#jO^udEDlA?@g@r<;%m$Bo*TG zVZxhz@O;LhIH4_rJ$2DpKtCet6MTwGrS5D~n;ygWemNh!z|HS?yftate|gYGy&||8 zIB3&lo16KmxnkGQ8m{6qa|THS#BceRQT)+>uBmU6$8skMGRw|FG{Rf47_W2z$LGRThna&YMGp{tBUYF@jvm0Hj+59Bx9? zZ}m?;%DDa?(Ytufezt|M$dit3^vM%Hmb(Vdw(c?lC8K_-&%$rNA)ox{n+E+8SFbDl z?_M5iJMIn-B}>(+(2oP5GHx&btYt0SJi%^qXx!Mw*_(4;5pickp*>~(P+t;k?04fj zo}UThP5bpi2L&Uecv=MlZVbyB;o2X~?3=GjNl)O^ucz6;bW1WcvZrvZaBHx2)iOI! zz{5_Mkr*0`;f;T*zR?f(XV%$IYixPL;y@89nNuAdoDxAOB}n9&E&rh)L@FH;?K5X* zlCO+z8su`Rdw5^s9`kR*X}Y{0mF0vn+HX%1aEo@G(K55ZF?%b8sHyc|q3aYaGgXO+!32Sv2FYKbW6INS$OzIShM4q3zfpE6ESrUKdLZl_q;E0b zutvOnz*$ciQ`-`YfUOW`-3?kO{SsX}-)oC+KfSdgtIIkibr5TW08hQ4L|X84ZzA*Z zF&^msjw#>%0^bZJI?iKPi68-#{D`T}H;J(G8GI)+F#TU7qDz!OdQm~E4n?*NR_Obr z3U=L$F z8q3U6TcveXo00)C5n?lzROya^=yr_F4{mVBc+q}%HahE&NJgD-Z1>z-?DtU!HcSbP zFZT|OPkgvo>>gWIW$_%KE8z{Pc7dW7jnT8~+Ink-)1Xhj_0$-yp}<&*q-J6yn|9Go z^cz^hWZdHd2vni5RfP;=O|lDjmUwzY+{G>LjLI1mNZM73UI!Ea-*n(NA4nRGDdSSq zJSN_5V7meayM=Ux-4Cth?i6S&m^prQTS^II_vv@Vz?%0e){9lKm+nn%D&mDG&8R(r z;!@5r*W+|Y5K70x`WCdjEHYlJYR7!*TC50cTcAA%M-bM(p{`s|CRqa%0i=A|!oC^> z4QQ1aWPuDYNdr(Di}ACi{E)1exanHvb`Qye1PU=1M5ZJr-7-*V99=fOP@OAdFYoNQ z-Pa2CQgYI?Wl8&L&-BFUv(w4JP}pMMSP~8f;f1rNA9Qs^@Kw}X-#Q1Y!R%skTdZn? zaY6{x2JMZ5L@VYuhE>w|b7%%)ijw??f0pUQ1H?Y%U9VznSM$^JT81gyky99|dumMi zSq*{?2tVSj|KOP+w!)3XiN2nJ zq&B$lh0FZFRX;V?m`-TazVef^V>h3&gG=h$!>(~=TI{@Si_O*cTNa8TiOO#N68n>p zK&<;o3m0CS*#$$@Wb*fp5Z-RCgjX->t<8y+W^7|RNBv`yvb`-%CgiPmZp#9L6&rmQ?}==#g#LbZ*uA6W zm-4HSPXMV6f1RrAVBf;w@4PCV+H-f3vL!0b7ScJt>06g^HP=vIs8wz#XRIJ{rwA?a zgWT<}c*OBfLs}S%EB2B6SSxV!mVvrt=_y zw7A^tmNZ>VTj_9mXx@hVf{_H&X+2>ARvZ0xJ`aAFeT=Pr?$4P>YNYvo*Ro{j8P?B_ zxapL1iWwVv$1q;UA`E<-H?NC!W_=H9F#odPv%~)BY?Bb^Xy*(#F3fSrX9mAoE1j!-HyD zA!F!3=xSbsUq+2_2D>fM%$AJlJOhy+W-)QPKkKkA=s$Yh(lMU4u)pGXF%kX}xB#-~ zt$-xAscD&`HNof-JoIx^#%(lt!sd59HP1EwRN0Y_72c1hotNcY4vCxTHN3@wO)Vr4 zOTw^A8L^o)<`L?YA|=!Fpwa24H>2p8C0En~8^3bXO5ctxyd@oUB#EF1TG4RQdQ!oA{WyddG)#zG zlz}1&%)KFs_73iqsDs;#_-8P=4H3}^0VThnlf4~=E|gaw$iymySLv=Mjd;^+kYy*q zvTRnS7Z1|3r0plg?(Lm`a@Q4bA44I>{xvy7)D{dkm=SOn!1i3y@o>T)vUL?7A{V11 z4>UJE3McyF9S!nrpws0sCyRtK_h2cw=+{s648)lDLDr%Y?)8{OE4OUMlg@5ovmK^A&)+)>;wz;ITgyV*a5fyZS zH#@8}AFXKvk(4UGs-36uA+FZq-W~lOq<*Dzsvj*Y)3ef z5}6t|i%n$DOiv7E#YE`PK(0aZrVN+_j&Xwb>NrMmZO{#@U*RnL{5ZB}Fp2gIq{Hdu z^p*z|qbcHn&qT#ZBT7mx&$lMaQqk zuaA+B>QC-8j!Or7=$|)(J7=RE_~MQ|F!TD+h=~ux49yyLIM5z-?c=WCVRr}4ekcU4EFiIxn;sDZmzj8v%UU+Z!?NG z|2vo4=q2q`Qw0%_mz$Ih)Rel`g{$Fd?o~cJ#CWLkwKKE*H$P#?k8*R6efKA4>ynFP z-$3ns23okiVJQL6zm@Lu8&ApGr_n(=_w2N2ZQE$okH6P^!^}^9;*7o;VH2#&e&&qg zj63(5wZB!#``);NI-KoX$M%1YAMil!Nt>UQ+j6i7VYKcxdD-^UW18ep%j4^9_!mEv zo`1vp5_=$dYpDFl%kzV^7H(^R{JP-mV+Z>th8Q!bgBy~1sQ8dfnEksk>a3KQet*56 z<7~Q7(X=1vE9X{0wKPHblQW#@x+aYolHx0lg>d|C!LOt~l~@2tnH@N}XP}v3ARllA z{GT=c3vz!fZDq+*Otggb?oTST^xlr(IO-BMpr2o#4cV}tuy54Ng>@QrtpVEoisnjS zJk5^cj!hknXb-yc)3+sl^y!`cA^HrS%W7wwrNPaw^m=@Kkx%S_$9t11V}{uRBu!V3 z9Y|WuLz>FU2&4A-pR|RfhM?(ZhyTU6umeJ`XP-zyE1UuH!`y=1IE$feOQVP^<>IGLxw=?RDMA_V}y!9CGf*WkwHvRhDjcA^J_a{IL8;)II-2thW22A`t34Z<*xO;bsd z)V>&_>ln^A@8`#aw>m5^EpB%V+FWrHiPynp7BaEjp3#4m&=k2u$7KX=D3mkaJ{nQv zNz(VAX18l5F|nq@a+uoTm}stHmk!>300u|tIo3jHHM+R5bY_{y z?wj==Xr`5^WHPV5G51#WX(cp|@q2uO9@wy)F~gPYO`5R!g!M6IaHMMfV}vwf7pDv3 zS;o}T%SDby7!dH{mD#X8GaV`VFkuVXBD)ZBM+b%XNz<^y(j)&nH0)ud&^XseJS9zf zIiqb%K{l9?8IbTPVLjiPzzZwoqYX&Hfm65||JB|#KF-tnxoJ=Y){kf8F7_{DqkFj?7qS`Mx+PbNB38@9}&Z zn^E$A^W`Le@HB?6TN*4*reoFNZ8Lc@oRIdiLxK=SHDb2A^ z1Dr^>?9^$7D%-5dw6!F7@c#^4Jo&yf)W37Nixvxv8RFu~ZjU^Exmxt?@V@ZR?6kV3 zymb~Lf>TBXjuEUk73dYhmZejl5|6VYU|F9Nz3UH zbFa&N{idXMKjMX_ph;5-&tga>=igE9eaSQuS?u9IPF)Y z>XDef*tRkPpV(xZg^X}8t)@rM8*hNs3w%t`aBuOD>T!X$?``(%S8zEk z{?s5>`Xs@&MM;(jrRo=d&bg@l#Bi%%%#fwQ(_z<3Cz|ZN6JHVbnlt`y=_`#VS9LBy zl+({48v5GArb5G^UTQ0g`M^8kkXEUP!mxRGqWeQeS_{lZBo*2vNC~$C!H=U$`RMT5 zbP^bLo|RJ%AOnqijRysibs&S#zhIigLG%*JoO34av9Kw#aiN2ckO|0* zfdvEo4J;y4UK&7XYv3f}{$L8h`BBchQd3Xd%p4~pofsMmRw6WFahr?-3lpiLN8D1f zNM^HG1hW}_dP6ZAV|omtL>+ z%Ps~hyIyb)2ne*KrR;}yC3B=jO~WGVkuWP8y;cP#G&wU#Nb^G0P8q##rG8FmE(udK zjt2|rf)EGr6@$e9tcZdVJ6ifC4%)w0&(J7t*YMLo-xCx>ORRhl4iD-`@PO5L=f z8vO)wHc4?O4^R2nr_@ta%AvABqj$Kv&sZgPIb!HIY_JASHG-vu-eTW_WeBW`C{N=z ztc#qj#=;Nmwv?zpu+JCbVMS4XA>Q%hejtAm_w&ool1(S?N0LH)q0nhvUa0ru`g>l& zh{5R+HRvbHD3yFMf?hU)vGQkC)k^?9;~PZ7ca^o!74ESxDX zAyeB%bZ8C2lC3oAxhaxf-o)|(ytny{Rb-5Q#|!mI$!#QrAxJXv=J88fn#q*f^QGsAyEuqk}q3U2Y@F36#)4GD<`z1On>>8`N}aHUl0`O=EBx zJ+!8<=yNgj)c3)e0_h0~WRRxz2$*3ihewgl2-LxIPy~r>;xWlh$6izbKN_v4G0)PQ2^a?Cu9|zY?;Wu@VQTe}Gs!LD zn4A~5W~go$1fhwd+Oomd;uGYLJCqnB&a=;yp?Xgvz66AF@}W+ZP|@rI*=d zk0;cn^snZ$9fK=vi%GhfVD5OJ$Wy4+{9KVdqhuY989NI6iH#&vnNTK+xz+@~ljn2X za}vQnHC*KPrb+JqD8I{&ZVIH{GKjd+Cdf*joisubP0zO`@WK+Ug^$pS{wogHy=^!7 z=ez4>W3$ov7)2zzEaRXdxt^xG+h2MCkIjnG>M&=2N4D?q z7hnvxx1FiPu!(x(kM<}1a$X%c2tf@WcAaaNe%2*+cd@ys4L_Y;vp_;0nHytg zyicYa_tD#%9~x7twm*Ejs}pX$@oX|Di{F_!H%Xs3d`r>4VI-SBbMgETTK&cTp)o6d zGbCT&M*bxZ>L+_UM)FQ*FOnbjtaoNxLputDy3@^Q3%7k^JX!>;c>W?u@x)GQl3yj) zK1Nx5n%TRCiK~Mn*UHq54vK?sO6jw^Kf4HM)JgY7LlJWJT(1{i$A9pobW%EgsV-n z#kRrq?RuG=pyipu(cAZD-A!izD5i~>>9X!3+5r1!)1y_rO*WwAiEp0 zQ&-ucq1)|JtW8lKl@ywj@vPY!P0HZ{Q+hoQ!Sy< zG4%S4khrx}0$uF2{DzKz+6zqGr1`~k<(>Q~95PimIPo(@u5pU%v=Hn!NSB$8?`UxX zB@bq^T{`GXaQf+1HYwc_W%$6y+7}0=%HdNn5?I)nC_9k2ofrn?#J%@(2ycRZmrKQH z=F0TfoKa9$IN`@fDoho%H$|PV*5a?>LK-@DkhPfMgyRtHnGm!pwl6AVQ!q!&o!Ij+ zWSV3#GjEMJ>!;vvYr&KRWuOY2BZWpnh=$b_aDo?#{5xp?<^M98l5yf=(X-Mr>{Ftp z}CtDYqE2Mg@;7wykv@w zF@qDz-D#k|wsIeU$8_=mE(q0&f3(Ef;y$X0Q_KhS(IVzFxzO7|C`7r>M%c2zEyZ5e zt3hp~O>Zn9oXK(FDQ=jOn86io$48A6s0y?($4$scuqlh&MonEc45cuFu#*^Y^fV*9mK47 zKH1RN=S^Fib5oDGpok+|0iI?c@SC8~F-n&5^y%VQJ)|q>+4K*pILsqn=)$ z*Vi&;21@DX*2sc6?S%dRb7`JmVZuTjchtDySkqmfk4h&N)x^^&E{o$78 zJ}R=|}3!$dtB%rBryPyo4)^9ZUwed!km@&EtpD zr%0}&l`H<#UNN2{{Ii-K`;fasRaKdaaLxiTN)N`p&3d->VCs z|3rxV#b7mNSda%%ukjtqf}Kn6s|W=D{dHr_EpDM0Qvz`RpsRwhI%L7`uG;91>)By$ zgO%h*PS1VPd_%D6VtVLsGH%&_+gi;0_&#gi3L($8V`e`7Homhp#1sj?ur6u+%DYo* zS>lW_!)X32GWnB=B^!zvNnIk2;H0h;dW;kprSui4HGvSFFh4((`hhnmiGO0h6`M}= z`7K{!J4W><;udbRuar4hg0f$y$I8u*?T3D&zp%$H=1c-xxaH6b&Nwv7jsL=03ieHm z$P_6r+v|8C4Y=v2t({dy?T+)0Sn}ZY>v`X3nEkOqdnkH?zqV~N2cEn#30p3u0bu_K zTg=mJf!aRX=Ms0$wb+=B%)Qf-p!Mbl1{QBG4iUzvouy>< zWpHn{N76R^h{Zu?`}A%GLxJI$HL#NH;eCT+AjGbD$0|I&e*t2{d(Nd!$kML`q8g6j3R~ z3m530OraCqc~M4#3-vTP%-o@CvhL12GbsKvT9m2fMjl zDEG2nFe{8+FhtYUP#fAo&SuaACSQ!K;#7aqJw^e2va-#T3BVgx}{J>4jvrH%q@*^~{H zjHSm2R5-_jOL*13y3!#s9J>Og?Hp6KdMHOd{i%VBMxzY_?39ih;7dkU`ahl?nqG2u z3~7Q912R+OKEDxK<5VgcSs@q4u3Zu!-?3eim^hh{I+FJ}h9a+!9Xz@201k;VX@vNz z)ajV@(_Yf!unb)<%Qma(=nIzKtA5GnJmVdzs+BN7mWXTSQG!i5F;Q2UipG_Q&(-^q z=P}t+jm6mNXL;_rf&7|YcBvFjHQ2aEIGRLS2+9?uJx(VAZ;ljOFY!u>!cT8Q)jF8- z9q;K3(hKy$TqmIDpvbom5*(VzyHL0V!nx4_)){cQ(-N`pwrekvweuCA1)0$-cgXR(a!J#0cc^azLZ;J%)HZ&c=2ps#&j{Fw& z>#OXp>|bUf2`|f>zkc{S(0c&`f=h^47Y(YGbGc&|oIUZffB>>^J5^Fx7p@7PLkP{$ zOcKrfPnD0echQgk>nyWJ2B$V3Jk#&zahPlE*-g&8zaW&LVsI; z1_k0Jssu@#XZl&67#~jUM&ITZ2J4@{fjsckq@}ly=S*b=Rz&F4t$@LFYZgmLOO{Hp z^Q93EO$wgZ0%-@4-?aXhHr0kwcHiGO-OYa*w{WLE{M3iAyR2w69*e;zH=bs9y!r@h ziwCwg=ca#aq0zV@nY#ar+YRyc0M7m=Ut_>Wglb;61UqnOcYe4j&x(TEHMvlPB4M3j zwBU;T1K(el6S+mSN&3Vv%HslzG{UVy8Hj=_1Qjp^9say|6e$YiBUa-M*BT>m9G0CKqBe z@NTFtR%o!l97&BU*bg%0y7%=HMf)!*^Y+F~S+?Wgd~{t^Y2kY4$^5FoujXvc@fFEM z=~5IDj(t)QH(EcPhJw(;=$^z+Kf69_aJu8un_AgbWv<2FiJ+CR5#VW?2?wvt()*l^ zHa^2VNgOkrLZh6WYf8%2SYMu1B{^VrY_8my)_8VZ9$VlWem2+?ksjxXlTiF+I-;v$ z@(nx8-u~!SrPNEW$Qv1*RCpT`UkjDO7I*sA{yyzh*lUaZ?TX!}b%yl2;|k3aY&(6= z`bPQ-qjtBAcne$8JUjBrDAQj2&;#x4fLO--MWYsHt__>H{(70G_Vm*=+sl~h;7g}( zUwjj}EkK`?TSH=}?Sc_ZXda{hj8sYIpUHiVb%yGLjwi&_F%2EVL*fx0m&X*$f3ZFgetR^)R? zb)2%UWROL@jS;kZfEoSBb}$MHU8SDTxYX>IpNn;9$s(XjFAf9hye=R=nZ4-FUQ6;{ zKw=e2tX|M$;@k)<(pDx=PMx=7tlO z-O3m$A1PlqN-oJvgRxMkbzdD2#Ldsc!1C6W9zzT-qUCMv*uB8oa(9WdVmb@f1E3di zPT>cCu*PBmA&5pg$p9zYgpQNK@8_pPC8w$RB{AHrldY;u5?mVx9Df}uJm{dxGx1ow z7~s1^C(#g4p1%dn5M{twg6PDeH1QY9LT2_Wpw_*jStr*hx2*-{mXI3KwHU5XK|8`* z*uXMw;T?lEYrAoRq%ulyrL#Eb8A?L70KILV&o%{C6`F_GxsXvA=0$(xS35C^x}xFv zj_^fDI#nLc*1)~8$rA6V9A}5{OTPD$v$C!6jY$)GLQ(U>DdKk-QW;h19ltTaZHo6q zwM0p`Q(DUEDM}}IEgWinY>U&JgCey$AVH-W6~qdlVrzF(LDp&}Jim9Dg$7OcGH~6BN%h4J_r(87(NF(G%?qexbk@kRH};E z5X2skji?CPQI*ZnsQaOmV{%sgH(}#P0xSGUYHhuNRzIiM_rNI~(SLfgErBQp$iB)H9`v8)Eiamli{+MkVdSco>)vEZUa*7qv zpZuN>e6X`}Kf;*7CZA=n{O6lVVS2vl4)0u}wX?9_p}-d*X$NQ|$o&td%Gq!{@--cZ_dtxx?o z)7;)s^E|;7Y2dyJcp`n|12!DQBEgP0A+vzu5qgxv;6IU=18V~W^aT!A=`xpg^3Sb0 zSX;;mq#SF=+X;cA+CTq9nA$(mcb5(Qt=-+ICw+F{UQQV%)6@3&WvpUYC2XtA=QmUz za5PGkfVox`elk@|^b&3K&VQD>8xOA=Id|tzkT{FC9^TKG;rx$$cFZ|YQcz0S_9OeA zV+OEShd@=o1PQYQ_THK4cIy^cdIg!A-G&SKyK^QN&*nuy3Nql^LpB;V*v#msx7yA_ z=B)W9XSG1C^S#2`0Lf3^AIZ3=M&%c~jSVsmx<;??V~2osl02WC4F(}BkbvXD3}-80v^D6O z#Vcs04km+Ee;IBsw}#c%Df2wHR&*W0V=r~39<0^|x5vH`9UBVqCXZ;r6?*%Dng!*ECpEF zJWq8ovrdto#{77&&0K;JyV?c`12Q`m4CLJ8_RuEL$^>eukw4Q~yorRas| zBX&}1rZ0#l3|$FyY2E~P@fjlU*-D0iX!d~qNyrNFcqX}HKp3Qo=i6jS!^VXW#lo-_ zNj5qmXa5x2M$f`v<&c5?b6I)7Rlv@w2$MP{3zH7w3(RX_B0;#6pM@< zHz76GK+mt#0W4#@-IUpRL3TUMw^T~GDXpe1oZSo(DY^1y2w5LpTf{~3L=Zzh*3oy2 zAL92(mBQ>N6Y0!|cZK*=Sl#afy?2;NI@E6;$0JY1`6o{Y|E& z?Apz<^wB*X{Mqo>NNV3Yub2v#|7fEUNZ-Y2B(O%v>^}`Jh+&V1dlL4+r}j&ZC4zMB zi2pX5BM)YGY@5Ci=j|z22>1zgh`-}Ix$?#P-V2>oT`Q80= zO@1w_gl{CE!FwHl%0`SCyjTl-L_#qFlp`f2&$lM zkKUGM?(WYpb^g?xh1`*1*QOewV)g#QF8=YSh;(gTe*0;^;QalMSL_4ZHl}Xq z{~ee({7i*z)oZ!Hhh8(@q{Lk^#|YiQf0Sk5*GrZ?!GUpX0%}zO%jBzPHR|^H_1P#} zkW_2Olydygg^TjIT?-Hm>F;JBbn)X?dGxCTDVf*4YIAz}Ho4-Z+`J_GYxB7(SFrR&dP76YLlx&8Ed>&eUe zi2{&F>B4iz4C4O>gP?@#0x1ngQMJ@sDsOMD&_^k4B338(vJt_djcvZ~o75t;^FqW} zRoU)6&sfoPs+#+~E@~g?{)ypmT5%*B;X41>?F>G`)qO76i@ct$*sy)rry*nuG4x|3 z&?T|*7v}Q4Kax#bYkI-%8nwioUJ525*tR{h-YaGas~C-PGMNlLHQC2X=UB4%hBWv8 zH-!GFr2acc-qX6yzB*u)z^a9PBRKn>Mwk|}DSgKh`jFMhhtMVIn$oq9Faw0+LWt8$ zkqMG>%9(I`LmCv37BN!}6@&??h%eh^o|;%NCAujN!|9OeF^fi12@v>tfF9$uu?ARS zmQ@N^8?sC$m4Y!6;$j&tC3JNGBm3->X_*hSM(0x6m^aiW0$l0?%=?0r_-ISp?4aba zF(qXO#MjA&&?QLsf^33mDcw6R-b+*GqiPR|;q+Y?d_Y+pT7eX$Y8fI08a6ThTKw|0H4#0F84>cSE-Dy3A>EEoiq1f6eeqi8Kmz$cm^+`2=LCjL^zpDPhhiBPjv!}< z#Z?Gg!zOo2>h+pkdZ1<@SYJ76n~~p{3Q7momh-yUC-`+M?B}H?jYHSYrCr_9ulN-t z*ciWb(fGtq>Ntnx5?lX7E%U! zoxx)b0SJ6lS5eYc+>YC+8r^y3n>#>|L^5ub z??-5W(^lEp_?FCijG+^4)fQ`lVqWPAO*c%c#8DXu*yrV$5ro^G*tQ0tcIwed$Sx)D z=`)%jptRVX;)M~oqpf29oMjHPp>%O$29n(>pfp__+)C%hxfoyTj&|+xyg1+)OFa)3 z*fs>)g3Fvs+S@lZ!-Z3H%zHpcZXU9C3{Z@V+#PMY5`CVis%^-w@3a2!&z!8O>0FUb z&{Dsg7*C!v^%g9^)C$^1y)KqxMH*Tgij4*a)&|8o>T zRZ`n%2@b#S)M_K#V#(`&!iH~nD)%1-rG?*3pzyrrnRBRV?FJcM4ER}2Z*;)v$R$b% zp{rqeBc(gvfjbxjeOfbSYXLR4_48tK+t5#YmW+V#igcHKJh662#OeXGK9a#b$xMAt>FGVw`=PB#U*-fC5Ly+1dEmMpY1 z9$~1X37EoCgi5#Lsp`L!rH&uh#R#NM2~)JHGia%zGeWn91yzx(#do0HGY}Vd5LJA} zQIONhh8^-1{Hywz7ac|s>h28Q$i!_adhJ#6@pS;FM7$vhp-t)Y*OFq~YWaEjT5g$Y zaV9?6y*LUJjCrICmt6**6H?NWMOQAtVHnS)_68?$bKx~tTqKPSx@JFPS^AW<=Vs`m zd%_*$^Td0O^d4If2H^MtBJ2s`Z45k`W~0}T#Qs=u2YuGNCgeSXRGs*>{ffhR6XnJa zjga~YeSuE0pA5`r&v!%gk=5sheo_Vv&n1eSTxsXDe~12zl+vbDyM`*6%9lxI`KNFj z@3OlR`&d0$vg3pN9_E}}QIt5AjMI%AOq}xU2sW)ImT%^(A{2yXbt;v$!6hW-?f)Iz z3E@NUcIb`Il%Bm~Pg@Dl8$3?3hH~G|nBD0I6Y2zz1LKw=hF?a1&k`%HBz5vtg`nD5 z(n&L!qI^psJ2|k<6Z*Q8)NSp#c`bO`@>ff#J# z+gf!YaQ&F~gNsV^cKzdpqusH*(Qg+melDh#$OdHvLC*aRK9LyeugCghv?_bSn$@8u#_FL+nF+&!H~Vt(4Ed zCD<>Lf8KpJsE@A8?Tm}2Z3@?35EAFA;_v2PL{YGe8H#zv48H%ZX;h()4`_B)>_BvqWBr^WX<&E9zoluPnm3%sTdR|=e zXLHt)b1%4LUzM&XPc{Aiqe;UF`;R7E@x&Ry{Qc{^{f|+0#35{(^pyubk@`oU&9gSE zEcur<$GWV(mS|`Z}hJbZSBHGhc|_$6r1)D51>g*H$QUye z_Tjz|J~-y7ej4_KeRfsv zs;=(d)f7#MK(8tbQglEMh)ItjvZ^StKqfhm*0ko~fpoNknWUp=h%vIND6mA0M=q0K zJ|;O3oU~4^Loz1U$#^FRhGa-CncGP)67S?r#o_vK9ByupA2r1AxZmH}=hUO?aSqsx z=)dah_4=>>`mg_bzb~jecVOw?B=f53RRP70s*efm`vz_4rQGlQh+By@72n`Bl|-nX zJG5BdIE{I5Mg3tm1RURHqwZ-EXbFy6%6s}sd5oG zs!kuI+Y-tWqyWb6q3}HYiJUfr9iJ8MV>$ zS`gJ5bM2L?dJ z%dirUWvg#ivzDZbQC~~bX?DAa{J$J=S)BN#jUC0I2dFY|3W={XB3Q=mq^1T^ZGHZ6 z&R@pJPSaCbOsE`BTgLCA(Opv#;H>a!{JiH=Bw?|Y!FP=t{~yBQ&qyJ^8x7E!u!VH4 z)Z3V_a7ZTMN5_3sKQvo%&CNTh%VJvA$o8Z`$UH%pK%QEi<`&1u3O1DPKG}yxxz?q2 zW$1w+r}!i-KB2#53MlZ4a0n`PAaRv(Qdv3p7OT$1;8~%uRIw+4+G*7Gv$--jixj88 z&b%T~4&*?u^1~(_r1ufS#~g_&Bsxkio03fyiYaG{h3Yf~S>rds&xvK5(S!>-e%^`q_!dU}NJ3em~eih4c5@{(3 zKV{wq=3eZTVY)(QI}kvtk~Hh>K6*TW+LcqvBx;lFTI(C{G8v ziRZE3?Oo2>XSX*F&pH;s-;B!_c;w!nUbBAmr!$&ahLdxif#86YpV$b0*EbepTBqY; z$KS_AD%eIFCk?=5qq?8R!e5gV*?UrnEuZ-FNq4k+VZi%SqwI@)HzTKaAa@1(S9n{v zEn&8wnUjl}YD#VPfwSD1XMQF9)9}=57Mpu+NYe|gFLvHpLhcS1eE01(`lmN1ufG4w zXU-&_J3Sr9ZyCJXk(nnwi8}S$FScPWuATdp>b97wDrOH`rE>7=HwQc8i)N45uKZ~K zO-WJD*_VIaPUnZ-oum&u$s&wc-u(nstCv>_8DCRkiiqbIF`_JGi1elD210Z~inKJ| zkwKx^2Zv}EQN0Y<1QaK&P#3TE@t}hvU2ORO@L^7sw`@aTDF zH~elTnc5lK%j~6$8N%4hh}+w#;Fl`)li~-z-Gcz{+PD4B#Ewm$on|90tzYzGaQm4r zXMXW1UEYg3{r)2Koue+1qE>6A*#4_OQpLzWo0iU;T;d9>hbqN&+kd^#hAK%c#1RoRoRE1eoq`TT(U6k`U%SP0a{7b~~5ufd;Rzg34D7tPHYa+8Lu&;F6V$-8@#XIQVem-%!6DkRp z<#W6{4#yOT@~%}9tgrNr&B+Eu7!ky;)r%;%(y;t(F6%(_)1`^^_EpxKX_rMQWF=dZ zUl|$~icGQ3UisYtDeG8xm5+OMgCx?K}+4NF>FRN#jZ-u$sHO2 zp@o#>4;Fmef_0!IWEU~qa0*dgXy+~W+{fs!FpdO!sLH|fJB1L#R<7J4j66;cdm;gn z^V4Aq+;vWeR@*2?dT11VHl%jj5$}t5kekB6HrdrR(Kr@e0dhVJ1!F3E0$P4v=WHF` zQW5l{2=}U_y;oegeH4dtZ6?x9$q7E{@KVQt*m(nEY*rN-(vR#ose&ZvOH~j9FiiwV z9A0)Q8t6;e8tw%jL<>U8P`os-DO)CSFk_Q;sN*0#s6}*;v0Q-zD=tjnwmCG?rb1fb z4}**vO;I@wW`!LXlU3?9xEPefjAbDmEV$GySd&c>*l!IDoP$tykf6ju3|BkCa^?b# zio!k@^blw&)IOp!i5lcXrH=sx{D7v>OLLmf>4{Jh^Os}T$FB|YPbg)O85+kg2GC9o z8M{Dz)iYL+mWYa0Qy$k-$5Kq{BytdHWD<2bSm`&1iE<%D5%!YAauiaGT*pkXvLX=2 zaz2B?pq!;!BAT-8)2A!MK+-6(DIpI!BGdE%%x8A=BrOlcA zwV~S4JZH7cd(XxDbMdLvYl9+8zI?V&boWr!c-`?{xEPYl10D8?)PnSL9Scf@w9E3J z!k|hi@aqjkKV9~}+E1MP#KKeAb?onx#_`Kynvnu=TqoPEuz;7eoy-Mo99)Vr`&g?^ zL@Tk+92otGoq%1)&_wWjmE5!Z96w4zS$Ip6Y*xjA`ow(4PTqnHBIcw?^yvnpAP7+m zdw!9Aq@|A+N$o_(KrLO8T%@}f6sgjoE*vhmM(Gw}sDq+eD5pV>_V>1fWeNk`!dzi{Fw zX=<`$2c8ZSzP~k7+XBiIC>pXJm^NnM@e4-Dt0X~~>Lu6~5T>w}--7@zn$zycQcLv#|AF3Bw@MSdmX zV4n+JRgCDn!+438#HDWZE_z|*PG?N6W~gJy2z63N>=NfhMBx(yLFL>@yY?haLxznn ze{quDp%}Z+3wOxx8n7fU?Z|x&;kcP(pQZL>@@g)|i;a*Z)&snmoXWa&y7VH}i$B=s zia7J|#O0Rzv-7F&Og53ue81P!YLt4l;+o+jC0(|s8wr$tIJ-M5iluW(F4O5MM0lbo zxS@;#sU1Gb4lea4^&Ozpnv_Olh2#141YTGYHhJH-^cAhRMfli<)9HY%YJ@lsfIUS# zqFVSu|81ID-F@zHwynSEpchg%$n0ldRYdbyWCZ1TFD{;Y@oY4IU{`u6I;=T0B5CQOf>`{>O{ z+WNyvurK_PjgCIfY*1A#FY;pMkeBFF<+-$YqOirwGn?;ssXs!4z;SrS^Ke;S?}&gJ z&v>j#=v)=EBJ^be385!`JBUu2n1JtwAsKEv8)09*GhcfV4GvDO|7X-8TPCVr!%vsm1kBj{l z?d<(O5xdWzT5Hcu&N%kz7jC`E!u}T9$?u}t(oy4sU$MVvefW&xXlFad`zkwQj>j9o z@zJQB%ufrMM0hMC9p4_a{(AbY3z_1$y@E)8wGqN6f(_O=6*adW@kE<;QN9%WH@nht z{uPk$*bP*p7D~e|_I@jZWuP z)nn%=K7zzy-ypBO#73U1Q0&_9$o9o#>1T&W?H@v&Ak%HUKODDXnE!rPPi`mNs zvLBDRaM?x(QA-@^$}8`?k1lV>&ASG-IARf9)o_8KxsEo>Cr;=m6}(sPq=cQr37YFS zq3_Fw*h=m)#AC??^e4K3NS3mw6CYIwp%b1Zh&YLp+bDI-DZ9U;N=^&x@5w9+Q|5eG zbK-9cXyLOE*%{vFFw3v0&f5sp(S&3s zLluk-Sdrr@h{eFm!lkSr1%=4Tkah(~f%Wa0FuO*J0wuvII8$l!GY5%^hQ|&ck%xaN zE`if0J9A<30=G_)aBYr-aZ;fS_2{kzBE2o0w9k~O;Z_Awt)D{<`eZV1OT)32^!B!~ zw7Y~X(AZHuwAccD><+r~pWYd?9bi=?#k;d21m5LP(|iTdxpZ3@mFQz;M|zu583V0Q>Xqqu6PL4A z^x?w0Tt2AlB^Q6qCyY1d=_oWw8^A$~(GA$qtPZXWL=C_#QZ%ut%;ov@1YTGjS}jqG zw1&4)t3CmB^(%&L{2*vA=_YtkqdE*++lc|6I&{LU$n+TnGis#2Nx`reWI?s#T=;em9o zOSxXszv8h313KvGMdw4kGl~#(Kzo=c@BWa5k6+=fb$swD|HdB;cE@e`swI#TbE9wL;!j#x z#T>ec_7;@MH&l}B1OH_6KmE{q3)}w6;RDRqYCM!w_RZeQpvwQ*la=K4{SBUE+lb-@ zcC}Z2C2O&z*{;6y53O2vw{S6Hpn{?Ox__v-nAV?~vbp4wY{!5){=?jDJPL4g%9x?z z17ijoWGvSTX;FORvSDAPQMxOc2rWsf`dDSSj~yG&0wmX-p+vrs*yCll{m6LZ*4B&r z{*>3M{3;qgo}%;@aDl?R5Bk*3pmh8hh4QNx7ky<9aTW3g+O*#1=A!*g%01+x)+?yO z$M-Du7r&438(HA1>-IlB&BhyJIfgCVNUGE2$F&=@@}oPGJFa`l3in^>EC49#tmF&>chq6V+3BK1Jd9`Z9%Np%SJ%QOv|1+hAD~T}Z7jtj3C{>pxCb5wTUqPEDZZ zpGnNr&hi94(=K#=gtKk*N@B;K6!R0pj3qy6w*I6EKAFP}F#-uR=Lj}#o>UZKxl%xp zXCjn%iCs>P?|E2Y%95+hd*U{J4VJhuo{$ER{#1enClONVIF!FKiip-&mQ}+Tm%d;l z!va6!CSNIAg9^YHtBXlmZcIs5k)f`HH%Ik=;9L1_77anr$M8ZRn?u-r9DoNcl zd*CyigRscWRU9;&npx%~I&AjwB&IlV{Qnm04x?}Jg92iOh9lU#5lWjf3EKJz+9`)# zkR%SKEb(#kjQ7+F8Dt&zqJKCd$fsm+sv!^nthd2;G*X%QfNh?Ehou4tGxOJ4{_6XT$bfVgba=)k^e21#J$i zN!kV9lHBf1-GZ2 z?cczQEXNqI%|AVH)P*zB`MJyJFWq>4mM!hF3CbtGZh+X*e%DGzkZ<$DW%+~u;rZ02 z;c&Eufju+qLQmXK5gjBSk#ON-j*V)Vo|Wi4smWKu)F8ZOD(zY(bwF8o&U;SDkJUL z{l}LTb_uTnO+NYFjQkzrxpg>1KEHf_KJ_>E*UkUfX^RS^T6xJnq}@td#|SAOJh-6S z3VmqllDJY{%x8Q5_1|U3vu;V(=CNVbr{@SdB-?79Qj zxKAZJ^W>}}WQC`H!e;vqWCiOCHa~U1(#J0|dn~+!DtS=(rwz|){Lt~VwVJgmZG_{L zi1Zzu3Ypq5p23#mE{n^aqxJ1RWq0*x0;(N>xn4jki@C0s9D2Bop8Pyso2kp0N@mSs z43RjWUx&zl&WC}=w}*Zv{JGxIXwk_8ZC_g{nYMHh!nv7!VQfMFlbez;prtD0ySWx4n*2qzGPfTo4~cu z4q%IvZ{s)ysKGR_?G@DF)-Y65Qn95*pYlx#gP=kXn$ zfTZZT7^KmMt?Q$T8qbShyrXXug75eM(V&H^p#JV`nYhKTWmpXIX- zJuy%)YzcNwC;f;?4RdfuSZ)}-g^>g%2B$U|hZtZ+5~!yJXgy&aAjXco0_P`!YznJ~ zAnChkaCH>QY6db z8rHUM&;mSO5kumW2el_+PYgw1N;$i?V~~fF0fc!1w2ytdPoEpATop5Mf-}bBjstlq zg1HplmJIKW{iN+{exF}t_P#dOx|)*4|8YcDJHv;i zR}C-NH9IUTs6X)Fql7wiHc}myDMBtTJtLORkOgn^aJV?ws!aFWFaw9cEj-yob0&Ft zQWXt%7VbW;+b8lo<$6h{^Pp@2P12?JaLVV+smDEr-waM`aGdB;S3{{^U}06p4{cq?E4n&&BMuX zO6?N72y}s>@&?ynRiSYeh`R@mIGw*>8tF+^9;_0q{}uk=5wiU}H_tP`vkSbp`yHk2 zi#OZA{;wp-UDa(a+cD|GkyhCI`@2{ z@J>sw|NYcnRJl|E7Ihv7s4|;hjJ`8IB|1FxRQRp zdTf|ytTLBj^R{zg^WwgPHpZ3oOiqN`F*|PXGw131J@uPh0l_*$eX3&lZx^xcus>~W zn+TE=>kLMA=zy%gX$X?wDkxT8K;Pi1m{>|yA*|NkI68d~<_UOmIeU|KOs#g^NY67? zO3REfLos+kVs#`hSOPbbw2jyDZ*{-c>S(>$@)xv}gU8+8`s|3vr! z-dWAEY-Z`Qc-xTW?hIy^Y@(GV&gmMGHWa&q+Uqv>BsolOc$_?NbDEr4t#C)rFEt%G zBFa41RWTCz;Nq`Qv`#V*=sIv6n;J>q(XXhhl0P{Q#%EMkJkm|uE%gfOiMl1^u4F*; z{JiHA!8s|6)f+E?R){Ep&Sa6`5OC6*k1GQ%{bRQoI5?pq@{*P3hgqF0fCm44zakZP z%0M;TsfS?zQJzsi3@_3?bD^G;elz-mX#;c*M&!hSjro*=3#)@*JzW4-9dOc=d1#R? zJ$`^l>tf=U4dM(P#%IU z*^{^flUAh&16?K+l?Wp1DfG(`SRgz)Qc0i?IZIkrWg_yrh@ZBSns_TYX%je=$}*Rm z2I6rElF104fZ98BBpKRX(!iR9qq`fZDaNt%?HleF6o7Z6KoeUAC5#Aq5J3ZRYt%N@ zKWL4>NtNk+G_#c4Ff~(p_bXC|CIRO@s(dIEQ`e$Swis#$f^1E~!%=KVsNf*2u{CxA z%@m&mfbz+Jz}42CPZw|-yBFh1&)hzxy69ZtP+QEWRe$y!cVU>VT*Jh&^(BAm>y=Il zZcItGPM=>&^6XX2c@_)VC^y@tcK@GDv-46_C=lpnm%8@1xrb^Gdr{A8yX-~ohJ{u( zP%OUAuCc~+Yb*{MUG4iBP%>udJGN8)=~D5PAE|+#$=XSy)RAyKzn;JgYhzmLsc(c@ zRp4`bS893@+!WUEN3dacD>Zdr(@$Mu)~xZ^Q5I$f5!k`UX&<1I_J3c^UEjoGWvBS; z0Y1Jf9r@+!=h<|Y=GK3sRqy_}9YrxzF9vG(?oSCxDH7VGE_i3Y&!eA)yxYGtmbL1; zy!9=ayU)#y%~RoCfk^Yi;WZpxJZsDj9-jj{@N0KrI+2=@jd)xmIazKA4%dvIRO`_4 zGQ{|UX$D?Q-j=&#w4 zAVdx%{4VqQ)8{Y&Du3M|fN(Hy7ejTM9~xT9?4tiVm4#|Z{2VTWzw@eW+@WF8EW{|F z5Bv{G4D|=uF#XgIrgp*C6Y~`!nSL$L4~Aq66r0)k#F%$zLS;u3589Ig;kir}dfW}?$+|A^orfZP?ZVH;Lf{~GM{y-K42$ z2L@P*C=P+us|s{U@IUaMTwzF`hy z4-m|AjLzm@GLG7^izW#KVaIw?^S3s$noOB6iiDr0-kZX0wg|M@4qZGZ^y{E758w8+ zYHKKdHUfp!JGkCag&ErD9kp#lX-8zmVk2GH*s`wSY=pSrfUaORUp+&8yY#U=fg9(;) znU!W0D8GFBgLchT1Cy&-vmpDs;Luark`axj9a+1H`fR`{*}^3Ewxp~_%coZfn=<9n zC|%jD1{}s^j%k8lpK&kvC^e7YhwWjiNylmqr^L4^9lAy`b+LzNG?Tw*KAAQ((>3IV1l|El+^o%(#1;F zTH4O=Z#7PzZ^=8u_8&-T>e$8Bd%`w+)mo*7QBcHEXRPA=w$CoK0bnR9kSxo72`k0tCn z+uJJcy1B4Jdk0;fo|R+_OcdAd@aX*IyIWt{)3CGl+jKo7ce#reESq~pw&*{wFZWIq zI#ECy$P^EJ^|EGGKaebh|M(x${_pq0(}!)RRnkXo_rYU>v#slPx#Y3SGRM}e5dA7Y zdOW{CAUu0MB!Oj^+n3CwGxMy?UrR&%#&9nQL#)+;1;|kCcDR2Aa$sN|$`q?z)=yezjgH|i5t=U^W zOL9l{f^h@=rl(GK8Kapt`)-BE3q!YDMtf&xRjzh^*_&45Jx28>nGMAh>=2EGy##4e zx35B7_Oo77Q$`)dYpSj;LYor~-g83rjj-Man>8&srEzP7lX0r}4)0*s4=RE;ZHf_J zEfna)`as$j5O_t%hdB>xvHhQveei(hM8f zDzlVztW>8@j}SJ(D@>Ci2WHg0bm-i8KVS0RgfYn!n?QOhJpg&00%6ItwTyNvWPGCZ zcPq61L*55kVFzil_Xo;`69+?Zm zbNVbp%HBGb0aPdOHFpgva^!d}=Bq9EMXqjHmx-6XpP*^N>lAibt?bPC(w+S!hPKXJ zhR+-Z{o0_bJ)GMNmB9rdIB%36KMq}+x65pKxJz^C0@by0)7pD1RJWq zVOjVjODB)1U4RBLAAVQAjZ~X`cIW>*WAMB;Q#1YdFf~?XF{3BAr;j@3Z#bSk`}8he z4bw23V8i|cR5>jUs(zi_^om=vO>O9=nXK~^Z_0UwhZ+f`U}VXvF1$CrD4Cod8sHZF ztCuP++0HtH{6^_ORdew%_RB&)QI_pMx+ohbplGe9j-6BZgsimAuSQi84!~GV`mUfD z1Ys%IF=;BlmKTR7yu~rYU;bE}!ff6_gM90tZ~V>8EWNz72Y=* zEDuTF#KKw5i{VCvgqUqvzq1cGmRX5{T7eh^l+J1U$@)8oTXV^8q@(+n?9Y6{xybLP z$2)p#Fn`dtxngM2?>>*y5pyqLok7(Wpt<;O5ybEnc1$a2Vgo46vjQKn^Ry9<+&T(F zc=UD(gHPP~&MHdRC$>+U-^Mi4qchFo=sR>SwmZ0)d@8g1lB3zwNNiV&=#<8=|=Y=SO3SX0ra+b49YNZS1D)nGT2T|BZ?QQQdBrv=yr zGRKyv8B%SG*_)2b1NVPvElomgg zvSweuSJ?{ut{kNw*+g?mMqdfFSeuEl*$C!&(cq01uAG$guNQ`bGRSH&Cz^zJD!^??RGCEJ4|!%vcxunu;_4&xF5!kmp{iZ4y_T`{T*E-|r`h#K%MTi{vYuVke2^#kpWg74ToJ2el^JYxo9%wY9aofgqX zlDAm12=mT(=B1vn#?O0pG@ln1*hH|;Zrl~Nfp?|7Ipo>lH!*hG8=ICK7dt2d0wtvg1%4(W zIcbQ53QkN~nY)4)#>TYPQ%6v1P{}Ne8Kz>ea_A25*I8!>iM-UBK4~y!aEBP-)`xVS z!8~II+kcEfInP-6clLX`_-~Wez`xm1oZCGFEn=UQ*c)!n(g)@U;UCUkh;vD=9(Z?} zP2aUW-mj1mw-DOI;$5qAbdmaB#a4kY25aaN);%vDw~yu9Gwx|MyYMDo^-u3=SU)pN zFFH0TF-LIvt`WK-wMKHn=n5MrplGe9j-6ZQpvqps_5^GAbMm4nus5kS{a~I?{aHz< zd53fU*DtfN(Rc0+_4k4@eGdJX$6qTCT_OL=xiWKRU;n=TX8oBltK9btfuu~3XZz^_ z9N<2Kf26Ok>kdwxsTff5H1a*h zrn}@zzsjw2RSR5Oh1i)$4>zwO^m6pIijz&%zDAdzRSCYxr!D=m=Ag>GNegxt7hZ=~ zcA@~fHjcbNpk8LY=gLhLk7}D+1xsmT)hwidhg=Mrcl&HZAR(UPC=#O!+Jan-P)-1QA%3x3Js@8hG{!r_EmyIaf#(AvqSDI?eGRSUU~w39fgw^{CP=c8R$2zq*Gp0> zkiMeay5bXp8f+2|yxL?S*n~h+H`a-Q!`>!YW$+2E;-`iZQiM>(t)ImX#*337=elSL z(jaJ{EJI5%r%5kwb0G0}>M4#d%9m#LW9Sal$wJ(i)_Uq2pz0Z`7;Fy-Q9Xgbje`y1 zr?rdF^^8@W9nH*3?`c0Ri?B}efH$Rl&RnJ)IwJJ~R+t^{}gr8>Da~`?g zW|!e`SJLK3!B%-zi^0%YoO)c+ohK#A6QD%S+OvQ?u+tNYlK=UG?zPrQ;H7&Y1)+qK z5K@PPioo*;VO?Oc66GDTOL* zrMh$IgDeD2nmC$7Z8<)kU)!&=YXfN~@N(1HBg38Ef*6Eor@@5}EMkZ;3ahgZSA5`r zJ3AQAI;zy9LdQ^~xiB;iur&922y6!C&nDv*ymmx+9HOQcJ=?R4Bgt?B^8k=0y0jJM8R3(@!yTbaE z{j0$=%uXQgKW4dy6EuurK6UgCo4TZrDd$ITw)5+^U1)WtRtu(9eb)d$NNQj4DUu}T zBGyAipIR5IKg1QRA;$I@?#6)ISQAMFwWWE}>lTNtdH+kT7&@NV)x!+P(r@G`XGz9F zr7!48AqEh5;J*X4j^_DM-6;wt*o8#uiowOy-C-{ZwQ;Y2+<=XGXThGh#U80`V<*JX z{zmHiB+jl7?CAHc`s~S(c@#sa57pXPPf7YEzHA zx?!LAuEmsNpP#-JhrVpcholi&paf>M8rZ$CfCAzbm*q;P8++{%wF<3Dj+?|xaZvv< zmgqWYEmet3_QeWp)^n)2poGWJR{7pg3rFK}pmqy^oD0=b;Jp8UwdWW3S*A|}NXwqr zR>5`5YgjhT^y=hwSPy6eIcxdz6hubgtohris*WRun88Diqc?2GFPHx z^Qf8H)IyU$>~UX2N?jpiqs9!5o5iL(kmXrl^#PH`De=OQdLDl{AI4=&Tl2BbAfkqTJ`GJv>2@d`#0#tp zG1u49ly_ut^o>A+3$TE(7I%boTW7C#~w`5_m_Fa~7z2vmL zpRR24XI&m%mrisI0EEPD8VgA))DGxvq_%JJb1bMEz1B46bFP%1GOOKbx|r zNr!rW(3`l9q{$D&!uMvd_w{q8g6Asi%YCgf%3d^7Rf5Pb@G}A`vrB?TXr5nB;Dxmz zt+)jw$a$Ii38>9}EF3@B=?$pjnfd4Eg|A?%ci8T^uQ*=uqP#b2xO0sB?fpKfE%goF z`Q$FEF=nveduG6Ae~VD$r3C>u;JUbR|7+;x6VR$KfY`Z_4$Og?-?i^Zwzx34HrmbLy*w zG)6gJiT$$B#bJkflpN;nuq%Fq|l^McrElD~GPIhCc_otBjhTypnYJ zbI6oJ_SNfHuKeSjR%gsm_}jQOa}@WV(hxBn}3eg|BTZT4%AUcKv@H*lpkY z#boLucuj~c`-9=X69p{e@Ivp}j`<{>@2U^H9e(B*GYmdruG&hbTk|~q+&}4at|4t| zp09*nxar`2GpgUpvoEvcBVJx!og&}uZ6cQQ9RVD|*rFLLp$-esH(LJ^I zE;Ra|UhtLAoTfRZu0TI4zkjs#N8wPC}VCJ-oV;j2U8HZhPBYX$YTc zU2O7vGXRIFwq&+Bbp9sns+sJDJBjGKWvXSXgws4!aa2G9Zdm(~7#c|OuBvWt@ z{>=6lPRU^Q^J$tL_@UXR9W2Jk!!6k*t;?ify4;3ZZyKBJe}V^+%2IQ;4JO4R6(Yr| z^;;#H{XXi$Sw7h|MkU@Sh%U&42vR4F_#{T1q>|MZkhT#~V;$EJuEgo2QPv64v~6Nm z>Y%dD5ahr*!!4H3OYbfs@wJ9O(K_}pf!x)XrEHX&Zk{uirnH4`?{`*wfh!Q7`YvZT z@>m8}#f&x+7sScdzyf(lW|^q~ZE0?Mrv9z7|Mmm)ciu^8f#sZb6nuDcTcj0lfPaQd zVXincXG^&y56+WPBaaccd{-Vctr)32^ct-*M7adf0QBD129a7Lxe{}W?<8(*5pO^% zJyB#1bp1+MzPn69Zt;(d$$o2S;=G1GhsEUm^gZ&~sq~@ywk_x-8gEHbeRFniV9XF> zKXV(slrNl~Cc9hvtQ~tiZURm0_lGkqoPI_ze?h&dO<>Wy?+a<#GSc>w|GG%W%q>eF4Btgdadg-&dK6|PmlAwu z$+2T`^3|C4HzOO;R;6^yj&Fw3lYPtca#)&&>4Nq^SwbxV?_E24WFcwn8Dda z$stf$#tiD{-CuWb278OkTev&k=R2BHq((8f6Fw-6cIJt}g|>qqwCH9oT6g(K%*)VD z=0*eCDQqXBfM^^KV0e&%8e)J7D1|%*VRZ+|WpThJy-@!bea0C@OsO2{@`w9mlbWX` z>Oe6|U><}CWrRUzHYet2o1I<_nwnGRs%GZzAWg*2$pvw?8r*6_)OX|-xmxY&+j|X} zb1JEHFjph3)kmSOSowfH$TKntR6u?~j+wfL#5T8qME!ihU1R}GdM@@7NC>1Kh{<@l zg%tnLTOjlXT93p_Sj|otqPBdWxuSFO2%hLGbx@twC>VxYnz)V~D%Rg(2nruopFM;% zzM6~z}MvXjG7c2W& zXK-ZMI$ivSFjF1y#+Q}_I2&@0%47FbAP~}SiWvyC_Udj@$>8;&m~rv%WV056COWe0 z3aby#vkDZb7PU+?ElMRm*}!#L^s8W_$C#F^_%FvR1Wk z(w;io_T_!qU)lmuzb#m}nEK%}#UZ=!R@)xFKf5wH5GA=Gm1Ro>a`{5CWS8!p87UsH zACe@^ybn?3<2stQ>hpW{P=z&ux6fzJzWUqwxy^U6*3Fo~@fJ(q8LOHdJ!8yTdjn$z zW5d9uN`Dl&<_h|YBH4e8ho)NFtaxy@<@f!4k|g)<>@C}bYS4hCB1!bL10=mjU(%^`5vmZZ? zISj@hX4f>|Nzk9&TRS@7lYFLDsTTcjOmdPZlw52b&P5}P8Csv+QG|tk+1R-C-4phI zZfrzHY8f8KC=}z2$99*Anzw%CLpAY}PC&QHW-=T4dSZtkbZV6wFXR8!wPFq-TE!YZ8A`qEnBjG#?}TLbZ14~b6;dtkKbTYKpZedCu~2uZ@GVD$&^j5@AR*-HJLQ^>8 zekewn$05Tl;Pqz(TYe|$>%-#^wQLhhrXkX(Z1Hi?O_?;zg6w182hDWol-3Y2%=uC+ zznm*=2Z6?w#XSxaRQ|{(^rYHBXASx25R?7|0sU~{d*!6I5n><}$nT21rGXv^YO>Eb z#lZ@wV&BljvQct-%QiLbi4i!4Vl!6XT?F*?3^rF~h6Ic~vnqx1yvk;MEzq+kE^~$M8`J~OZm#~QTln$Ik;bjs)duAG}iQI+)vF|hP z-)u3Q*czNiVr`f}t;z_&Sq8s_+(N^V?`7K=KzsC<$8lBn*kZ9cEZugl{t41}>co;Q znOQ;4Yw&m z>%LCC8&P)KCu2WYVnqH=4$rV093>Z``&J)Utauf6GgNjm8TX#)nVjRxzDT{@+G5IX zVK}b7iBw)?+tHDKnT2ez%vW_RLz?7^6*33zKFx19!-j%3bgTx|#wkCgY2ar{7AKA9 zhfiisv=MFg~% zj%0Q%1a^0e7dXZ)F9qTygwgY)sXjB|=05xy8@cx~AI86NE(!nAtlf$WHSqkvSaA4l z{_)P)I!Wl4THEPGpT+AjP-|UB^|bSqHoUyL1FGQqQu(I7p)J~Pib(ICHyr0s_KDzW z$+o&>_geLP!Z^tv{>88tZ!vX`?R73N*|Wobu52y043S3-b#xq}<~oQhrM-gWe8oW3 zp4l-w_32&VeE+rNs*ZD1ui0f$8p$JNA<6ysWjDqHWl$@^{}|Y3pZYsiA-_E*9jVw0O>_m~sI{uact>c&OVIk5pc<2Id1mrd#B^D3b;K=B4 zpggG*K&}gfR6;2G%AVN{%7K#F#Vj~m%3Xu|HY|H7%>?j;h}m&}PO4kU5hte$8_;ghb?bB7rtk{xE@l4a;{;g{~Y1?#JaJ-q;0l zwU1K4h>V!D?>Uoo2c8;&$ijuke%9{6;N+5CZB3Lr!qKD^C7!rpMagB&b9|VWHWry5 z?-Y_~QGQ-}&O$7qK}K=sr0EF7%g_x19*JH|3-!@epZX51<+0K#n-x?ODz{9;#ppBbEQ_WxkN>mM~6N zik(tQhWw!izpK#9-hjk%>ys#yi>!zkPH>{ zj;(qho5$?^EWkm{zjo;s^O0pxB4p3QIzw%}$OzjheDSU<;`v#JG1%@7%4ZNF<@P3*SA*?l%n;H&ue9Ax zT!R9z=oZzJ_HkQN@*QW%aC0b`+uVI)myitB@{cBt=Gj|#Txn{P&3081y)6A^a>V|K zt&Rv_F4}DMi3Cc7S#cD(LinV^D+bgXa?)qE#40zM=&U@&oy4zgX)0ZYrR`itqDhUX z=_q@acfwm)&;FFA!I!};>t0Bj&g2+EVM-Zm!Dv zEgk0tX*45se^mMOS>U?@4l}gNE8yTV_X-J~=-N^dsnd0d1&?y-Ae;=+8%y{E%B!;K zii@wc^&-*f2*vJWX&h9tSm*~Z zqz^cwX|q)++uvJpn31b8%PE0%vgt9P$n&$~Xjw3LQ}G8p`x;qbWN%E?zao~>O<%{4 zLBxW*hA2lgTLCz6_#B8==J6&z=Nf(1a8O9wTs!u`@UALO*p_1kEp^<70RqKUECR;R zbVDUP(ndq>F!~n&xDF3d17FV)+LAAQwMFU}Gt{t&l|nxUTmct5G$k4n{$tVE?B3O> z*mhm7Od_^(O6#Ib5QUT_!5%~P{1ztoT+0Lr${MI^%ng)%M0s;Ubr$BK`W+0T77hiX z%9w%J&nB7rQSFLJQkrC&9WA6M^K#El=q2Sn6~DZ4iIqoD0{-OPJSTnA`@yPyKs~v>-F=z58t=IoniySTJ~?HH!-ZfXD3PWw7UYM>R^b+L_b?3VohmYo|-C z?&reMTW%=sl$UN$Butj8CizPqt$MwDWIwdiO^(hK_TcFl2S-MV(Z>S4ZGsCEZ!dy0Q z_dd-a{@yvKj@a#^zhvRzCW{{L|D_olJ-XZOzfR{~I3_KrCyIUv2=6;%#+z5a7SH_X zlzproh~VJ3qL+NSKbB~x%+NZvx4-E7+p8@<(C4RDiJ%n3`fsDU;9T2!N1;>80~U5y z&kdJl8QOw#KQz)yv7|*bw@5Ac4^viOdRJ&+ykq4-xY~jZ_mi|AI-L}M) z^hn)BPs<o#n=VjeNN}ZaIsyuzU4HL& z*k0dn{Z0D9O*t=87N`SBh8DZzZN4QIfP(3inbb4e6llg7$QNX->DyY5 z+)T}L1muvRk&J>YKEN)FG_{F2W_LITE32)bvEn$1=PGo3>NKqlAbHI$#qpRkNgPuF z20E|NTH(;ml17vpfG*qEym8$kJSQ-5kZiIh^*j#^g*I< zOJOepoSUA%4ospr#yzesHw{YX%x={(V**dnb{eFpQ3 z$s=BkIkS=&<+%+}8$;~aeA}v*(^FF34_XFG=VQ!VDKcVCb>w4FX~l)fe3c9~i}9qn zW(M9QwMil|MnHgCP8i}zHXo|m{IvBi zbM}N&BmwUBYL*HL{33Tw8c`ARo?lPkg(arf(^_wH0xGdGbNmQ4Na+r1_#@awm4ue6 z>wED${^61wV}>ZYd7?MJ^M>5mn>6p(i!Yl-GL-~RpPh_t)wsUNg_C+{~Md320Rm-eP%^e{&tZJVS{ z-Dy_GO9ZFyiIIx3Y|2Ff>Iqg!a#aE%mJO(5=Qeaug7pOJQg-qhn_$d9#XMq3_`QDT ziIaP4pc)`$C7{Re`|c#!Hfs6kvElh%0?KR6Vm9E@-+9#P4o#oD-M;S!?7^AuO>K!B zA3pn`)aBP>ZT2Yl!-P-mE3{+W!nr$Gg1#{|k0D`ulE!lNfWcU2@XI4LS$yY!wrn@j zk0!QQ_enjxHI3=am_gv<*VtE-TIIYnbJkcat+x8QYCEq6rt->UQ>M!Ae>pp_e^vd<0ACx=f<92jOFRq~;jmM2GK$ zk0TOlOr4^n4o8)rK>d|chHPL5L0HKmQ{CO6gX8Ie>V419lppO759aM2v|Ml;d#oA= z2A*x>R@au>tx)=y$98neoQS;ENO&}LB@pGqNe%o2LimmWqMpwZ8;L+QPzMy@2u-4k z)It`_4TsezrTh9X^P+dRz2~WNa)(xSF+x_eti()~%6i8<&I}GhBov1hSj2=+cQeO} z!Es#@dpXRDOQqa0r1DmFjhzyvj70#G$f#hGkyhg`dt9Tr7n5>akS*ciZ*E##6cQ`CZcq($WKsoMhLjc=%QUdY*T1I zW2JaRy3|YHHf=03CNOMt%u;4Ha@*%?K&P^Q6LX!Ff6g}RA8-;{5pAj#=Fn2mu zM?L&+qts?Nw}JFrC&3s8MMbI61Jt*dh#S(1TXKS^C{!m6upz1?rQ_D$-k-5r6Uazw z97!zbL9bql!o3ng9vj=KgjvB@efPoHBtNgX3_8yDTTo>bAvz>v|G}0zwP_M$J<=)& z_6lk#H-XA&bRl3=|2cQHBabsHRsc(w9)I(UY z(vOH8{+5HS<9#^_=sOO18MozUtd``n3+zuMgl(!h^8Gej7p>Fk*rfFQi<=l#w-QRj zPJ0iMi-97qa}a}`v1;k{tckWrW3cO=v6A1D4DIZ2lBsS+ZmYaZCN;O2$7f?7GyjPm z)`T1@q7yN`3A2j8^9kYk2yA^Ii^?ps{1$o*UloPG>!T)CEpV)qWWgwfx`&hruB>CD zr2_H%7}u5H!0_^`Pdq*OZWq_ls;#q$ zWR$PGbSDHG?PR|>)NyL_*XdETY0cw86v{doeLE1^R1A~+yqbkG%a>O%ZVtiI=hbSn zll10&DH_ZCHB|bT)YV|>lu92^%MTo@(B0AVk|QoylbbkJf~{b?&w?5ZHgO6CHhsyU zM0~Ofme}bL`r3HDrAycatgbCuNF;>CSq$0%Jo{X{y-pl#>(uBeU?o8f7F9d zy=rU(zun<=FB=~cV$1)4CI56*HgHj8G#i=x1*>~(^LzF#+QB9Ffq+3Q%>F!Q{RusJ z?QgizgU9XuKzp!DG~M&`he$GZ_JpjTN^;S(43Hso!t?cUM^P7}u-T86+J2sS8*Oilo9r zNuRYqoqyXCQ=@90!i!#K^WGuP{*jQ>0{aMrIW(~<`q8V70WDARl{Vj|-?`)pOFueX z|3uvrgSW=}`L1eDt;Q$?|F@`=g-Pc7T(sKygT&Q@u&GEL%cA97k=Z3#?thE6<>`dG zQ)%%1AA?ZRahxSl4z|>nEkG?fzCCRf3yBX*|B*kFJ#rqJ3R2brrFN~wDKTXyP(9In zg7dR7#;D83$C1Zl(k$DM>&8}@vu)AieL&Wq-Q)MpFf*?L%u?=W_+0oM9?PA2c$-U3l6mTwFJk4sJ>Z+ZH1#4-^B`q#yuC158SRTD5!Ov@iP$wZp zDug5qAblHfm?YP0`FYa9lL-9o#Yl0}NA3mPCLAp}pU;mna63$YA;GBwt}I2zL&xG2 zsbb<;fU@&*0P^_RtH%tHgtlXZZB|xGj|}+jdFrq6em=afT~loyP{z#xH<8tUXLmBR z^b5%CZGD_iyD9g@CA+gBhn)LcS-vlO=`xA@?@t@ErL!}_94g7XJK4NFMiMNZY1Q;5 zXZCBl#_ek}Vc8SIIi(mI1KI^y21(3GBQos-m9aZ`p(q1NihSd1AFV^L$6AAI|k+U%Ezr}UUcrXBiL-|@5gL@Y_L333PWsPj`F(Lg`}87=wYC) z_Jnw8M@_Zm!lMi`=J)(!5}d+@vkufcnv8n5$xR8Ju^`Z=AlE)!rXEF_u@L zxxT6L(c#<(7!0JW=)4+hk9t=c5GDTj1 zAO%uCe3ED{Ez@!Vgei!jqem^3?mg^j%3raWbXG>|Ge(k{a!a_0Fa#F z1^RW>y|?bYb?c|As;j%_jR?AhYGy_AV zX}m{EiQ07c6R6F`(geXCj#?Nfs9OFy21|z28FkEP+4U^d98s^65G)-gNd%`3gD9gF zn6bz(1}g3}`bS|lHhppYPxI{to6s_ZTTswCaImursErYK*9RvKX-VM8{bJ-CaON@X z2dXNVJ{E^*ls*#dNb2*8=mp453pTB-_lsRJ8>fvjj5o#@Zy|P4Mk@ytD0=6#vFyQ* zt|6=+L_m57S;)adrc;sPN({0CAmL!M;+(38!1LVwr4*pJ`Tx+gHEqwZ)RN*s2*hHU z5VsE?`yjI*l9M9e*P9@y+<)Vx*q{0b3lEr+7702U znXiqRCA5M-;m>O~#eHiJBvk&};O}|!5?1a27kBkui!s4}oy3?`e98Gq3OcYmD+Ien3(4f7pEXKR$c2S<}m+@gsAKOLM9gcxU)DoVCM_2ziTUpAn;9 zd5u}z{7F3fX2(Mv3-NiGXV%S*n==f2Eo$*BOi!I|A&^2++hYe2ITDsYMLjS=u9B<@ z%rI6K7}bx2E~r^q=hX&tJ&e(@Np9h%-l7ySe-nOS4@X5yUo}T&Y9*9EzfEd_m0X zzdFvZfSYZ0ma8~|Bk0%K8~*ynzrRHE=?C==0oJ3Z5{SwVAf}`}I@4nZ0+E@1gSDN< zM9q(*-eM=+Df|E|f7J5(sectoWIRE<9>#;N1_mWLjYifv{TO9l=CQ+36a@N-MFb@C zWq1A0fd3muO|bPw`kq`VL>3eJ2vfT2utyJX`D0a+lo)f8V-RX<G$M$=) z@ktp-;>ii9)n@0r8b=rzZRB9K`o8a)>y%R>F)#q}d$F zWJgjnV&1_SvJi;7fIey+!Nh{dJAnup>{47AEyFnY<15bS32^(YRtsbZxG@6@77=J6 z*&G}mebfTmLs>5dMr<25CEg9GyxaJeVl7>hyD zzzg=Ax-&GEPWB==g20jhSaB!*U@^!?D+%WjJdJNU*MTKN49#blfMn|)Tt1zmf z4gXHoICj$FfG>b#2eY|^p<}MU7-F2;Wqq7w))zrm8zC)9l+Ul&U<+!mhND@=1nc2P z7y`hacy^5>R*mTz51l5EgW#IeAaeKdO26!03~EmkkV+<0*~p5&Y8KEaxC{!=t<4Sk zh#+D6Wg_T1JoA2dHbuw8@^8nO&k!4ZV{DSHP2dB8vJhQ{Hx$VBl}8090+DxYlNn2R zp*nn*omAG<`wmUunFbU~AN%FM;xIH$7@#nUwKy7qC0Dhqvh-oB z9ja{v1^cMBt;W}TX2Y4q1#`0Nu8*+iCFW?Vefi;=G&-r1p8aoMK?2-1Oy>Tb;91!%^sX2cfuRgaXdd8Zq&wtniaA~V+=Z*RA zaeL$PXE3P!`UEDA;EfAI+$96Q15QslloXarBd9Jw%3^)!7b!6S;ZKPW8%9zMq`uAS zjl2R*2z&G1ZDzwpk4$>(e!A_KSSoQF!oF&JF-PVC|ID)}u^RctqVs{0-Ub-;bFWl2 z{rrb8s(DR&++r?U14m5H2g^Fyg3b}M+{1^b1d-b`oO~Uz(b-GgJ!zWMpdkNU8pE4^h(@n#sI;(-#z+q;`c~ay%?!xIce4CN4^TDx!G0B753QR zQb2XVKov2s*5Vx_X)1)QtGzA}(2;aOvvm15Iu;5{LE-?qf2Kl&2Yxy{k28#RV^=H# z7b?&nUEBsR6Ierl`xWsXj@VD=j+cGl=sg2!9TaZFCie}HhLZrx3EaT zXeUsAA#&oz67NUG%fG z7f7IucP=n1UI!W6cK+#^U&Z-0AG^Z=s;r{U7mU_`1zl4f7YGU>%#DPY-V zEY5rr3UuL699^hHyk$@Wrq+PKd}9#KZVX~}9e0`Eb*ghsAXN!lK+c)Z8D#h^7}H~u z1Q7ZsxHWdi_0f{~mp8)^;i6}PRlFGWP^U^n0Vn;KbwRu;#`EkIQ^93-&JY1b2^4dG z1s*6rYtau~1C2Lf>bB#}U$({Z(Vt)C&25D951DtehyWHZDskn5-+kYk6gz}!SviCO z0CV9y#Yjd->?3Y8kdZaYk}Z|>=vQtrr^f|K+Upn(ncwrVGj48Y-fX@ReZcfQ9!AzN zyfL`Y=TpECfD*TV%aV?bE!KPmZvxu-(T=&*jA0!KSY}~^WB`l9?u?mh;L@pMe`Gd4 z(mUkwHHJ~^Tb{Q)#qjs(o_-w$OV4^x01|TxP#m6PJu~L*cyIDd_+GOJr)%fK zKcaT-PY-+QFM3DZ>m@OQSpV|Non)rXy|jeUa{^_-9UPRqRp`d%(gl3!*Eg+gSu;~p z=zY)$-M10grzh6%mL6Exm96^Xh7#vpx*1^Q%p8`CusC78pF8@b*$TG; z%o&mbh9tR2tQB5Ph_1+)tZT1H%U z*71ue8>*Lu!_hIJGYa9Gqg{AR-VDNNW0rB+EljXjJY#YFagVITC6ILiIdN!d!3N^! z6w#WJg7R_RI6Z5YL{e6gbKvE|FW{gX`uT9Q+s&vZu$G<+IXFS!2eGNu_}ITCMz*kh zakt>9F`tI3mZtFqRU~%p$pZrT0tmW2zNEyPyc5Hw*OL>xD=id`fDy%EV}6AEIFv|B zBj>{7|3A5_3XQ6vF8{n!M2XbU@TItT(3GAr9iDdqd57aeO}gv~F)PVDnNmAR!94}S0uf#Gi?FDLUse3{ zA(au0pY0>hH6+awrh12_NP5zt^dyTpy2RmG&wT1-pNP!zxS4%m!n_VX&@N~Et zN6ZN06?r_h2{egZ?M-gm*J=wQ;UNXn6!b^@a%`x>m7 z{1h7G&IetwtNC*z_{`6lF+7tsXE3c8;~pLdD(Q<3sTZPg2m@rGLoAM3P;gjs(Ym;` zA&|++FsKv0fI_Hdg<2*X4NRK1FCgL$Y<1au9FM(Q}5 zee86ay@vc>_HY{(4zWzQ-_JlhB~-LuAc^4kjbEpK7an*7>zKGeZ~c%LSkzeW(^C@K zSC~NW^^eYA;Lmz|jxZ-T&9~yTc4G>?OA&VP4l(^-V+C`)G1Ki`sa?l%`n8^zEp&%T zSLEs4UdI3zgC^$}(213D2%s#sENS>b&F|u6E*7h*R#8#ch)44YfT@S1j^`LzcnWly zdJ#P=|N6kTi6RKR)Iw@VcboPTTMTW3wbhtC`Gk|dCn0oV2}>9hQJ`Aoy)! zQ_TH*{+;O1F?bl(c}7~!R$n|k9*!k%T|gYZn(gAeUAu9`qkoPH85yaaiL;7YN5xnebzMehZjU4VC?`?szqe#DZKg?a|V<`N6)O7!@&)v zjoPQda`2IBWzxLdy64K%?2kUH-#Ui==oiqEo=WO}c$TdWV`G<6Us@LMA?%Mr{SVc9 zgXc{@{ayal&RbXb{;VMS)-l{W{bsV9mChL~M7;KjEmjhvI1Ecf7@!U)Ls>Qi#|Y(R zS+*=4Y?Z7|Z6k#R`<$%aM~r^dGxF+teVPAx2ti&p-l6zVux#oo-i>|vf|1AX#+Y{f zJ&jZ(PIxcAsQbmSXqIyZXWzd)j(M5EBjrx*Gw~BVl$iPJ5bmtr-m`dv8P>utd%(7PCAfE3d^MtkWt84a!>_k7%K{ld8vnT z$x`jtkbV2F@J;gTCi#^fJVi1VcCWs2AEh-)M&!+Z z-8;tov1l7xk{|y;V2-cEOF?+l*(N4~)si*B7q7O*$Cg%kpJDCpQ-@&5l}7K{Sv9>c zep2k)A4}E{FcV)Ofaqogg ziYC(}M`T(}8JEx8sa!8tyz@V<_HB@+@u>442)}q`EFH}I4AHNk8lE-XpnWMO7=Jv! z;pPlvaqmbUOnoqMwzT~KwvG%ugnWx1GxcdG^f2A^7N?DDk_+xhdUZ0?fRgTHqb#=< zkhJqM6Jdo!vy4z#2^6GHk=@H0_BU_c{KcT^@@6k(CnXQSmSygc}g}9&-c7AJ%;dxZ~kD&CMiH7w61Rm4Xta zrbMhu6_V&tC<;H}@f86%u(>dU{%yG9Cp5>faiSoCCHz_jiy)Aswyn=DfDFtL!c{&owIHFNgH(2uOa2x^lQ zWg+F^27_%({P?*s?@_#{ht&b^jq#sG>0<`6j{6L*p~h)q;Z6rDhZ0MP!T`-Auf@>_ zEV(E$lf@b!IQp1OI*Xe)N*4l)+qe++qUGXDfAYxx`uD29tqX=XU%H143*Mc9#RJ-&tlVcG3|+b&PJof^!Sw zCx=7L3m@Knrs4Q)mkN86Sj3~}9Z(_|F2m(hXdv@o2gb+xEKSQ^GRlYn!Jw+h@KPn$ zd4oM~2~7krGf76=9ZG6NF7-ywrN(k|++P?yf%@n2?+8tQEbgKj`W15q;|b2g!4ot} z<1JdQX9Mnox^<@IaUBjCOK|dB$k#M33~(zSb7L9dw4;&1kH^z@{7(aA-kd{e&k`8y4`R^#QJ~srLW(_{SWm^M0f)K7x8^>a zVHvS>wFB@tS1V(K9)#E?(0QJI#%c;36&}j z_`oDQhi`8u!st?Krl&C;Mgf>H^!w_*XySGG8r<>i0BNxsANQz@-&w))N1CKWiLzAq z2;XrW%Bvbza(8eTEYISzOicjIl#JD~%F>6j?le)xTL_LZwXa&O(w-i_C-rXRtu=vnPFt&}tik^8#m`vrOIK%MnI3{= zt8v1;`t|opP$M~6LvF-QN2EZDZ6u>5eBKQGh6>%LAA%;xLI24Cvq23IhHnGI;$-bXZo$ti5FMNWcjJJh3jqX~K*61HWv};AOvU7AN9~C z3q-^&f}a@1<;JXe8!m*OtJ6So#wF76V;h2X?5p#RVuRZb8(BeET^v6G#vqMcAZJBB zgn3!SwGa895HtpQo4&YxHW|E=fq-Xy8UmYa0zEUi6bC)G%ZM)2gjPBsoxesb^>5P((vcr6D$T}-ihNZ zZeVX;?j_}l(z-Hqk3lLKs7DweKMJ&Y30W|^lBadbNG7X{0hN^`Be35V95yx+p*kqo zm&g)b#r*2=?=wq_@zN?D)x=^q`jCy^45ntVt#@YU-xwYL(c9{z$Mlwmiw&G07Kitj zuP{dq)XHt|H*X_`SxCRcg#?=UtAnN0aQj(5#7hyq5V!q1cr?*`aO{%6n>N-i?_5Q% zSN;=oYU%rORg76c2ctOg z=)s=gSH5~P<|tEg-)sINGI#BaVNQm}AnyE*_qNmCAJ6R5fNQ1?1>n|*pikNzLNxgmN9I)}5!q@8HH?@2YuFTEVYnaASu z(hf&QBSG)Nz|+E_E-z4c>{DgKEZJ8_7SEY@-qSBNQ{g?D7f~lM&wC(Y+f++6;}?+} zch&%?g8-p37Ew_bJu|&P45}+O2Q&m*;DanzZPyr}=M+Z@HVshtsaUgF$EyiuVM@ml zEmA1Q@faU)#F~M?s6Bz<#o3~KX{toekujf-Oc|;&9(S9E%vQ9DKA;Ul5W$-hnrdNV zUqxT|On_`bi9yo9bAQ(J zGXXWwNtlO|J-qYW9JP3i$M7jXW$olo+YMiF%gbK@rV(hK%SEp0na9jAY&5zLqyjl( zh38e0*gDT0sDE2*AzuP+A_Y=##9*7gCn8Po{5>Oc%%EF1Si-6RUQ3~?$m`pHJB?dF zvE|^v)iiRxsm%+;Ny^nhz~g#3g!*U@tFChjQu5##tWKv#4vbVM6onDsf}|jD;X5Yd zB)I8jF?vOCUty@Jd#yFin^3_TS%>XzUMbbn{u-hS$}LEAo!smjt3PwJthpKrDYju0+viv&aO~#WU}1-t^$VCN>-!jFPCg&ldG(;BOuFtruKKPx4~~*4F`SbB|-EXua?^cdjg*F z%t!I6n5pRp)mkX^p8SHjZe}AHwTzJONKn$jXsJs~4!F8eO)V>?DM3*b^5 zJ+RJj3%AAIZZmy6G+$D*0c3jpX>Y{X+9&*yrsSn(Eo-bK6YLe(rW% zY2&6#@DE+FAMT;=Siu(V%l_nWNpa}55*4zbsoacsxv@>MZ}B^=HuO21$rifbqGqs-H^dXJ2o zpeI zMG#(Z0jTMjCWk2fpujD&6XJb60&XS8QLbkP#%?a4GGP4RhFK)!J0=(Hp$rcQGN+gH zNeR;sp$T8KiGVDuGV1fosaU>%<1o_Xqkl(%J+=WyH3Lc6B7EF=3|C!zC{ZoSl%?J;hXt^yb(m-_)W;7e?XAXxW%ASK~6 z?fZ||Md)}p`hpv8gWtopo|t;veDTWpRr53RuMhAHIbWL8T7IQ@vWYF3k6l1NKCZ?* zFxkPJ0Y$1SXk@xpC1=im%4`Rn3Hgx6h4!b91%b|?1mC^EE!^ry-xL(cE%~H;!%$po zN_2ojSU@ay7Ocfl50GKWg|n*y%19!s3IpmOt1nDLwY5OI3ihS4wy=fUV9p?7jxAvo z$X|Jr?g z+*e{d3Nj({*OQlvNwx}yeC*R4|CZ;QyN}?d?C&*x=j1~sn7|gZq_McPJ6|5hlq43S zmZ&sS$_RZ~3&?Wc=_LoH(v77cN(TskO00Rq$WRGgV9BUBGPO&5z2upzeQQ579-5D$ zH-hxmT}M^FbcG*&>lVC2=FeY+D*Prj(N2S0bs-ze51sW?$;o%T)c2|O)a-Y;ML{bh zrCGpP8K=MQHtVMQ#GBeHlMiCByfemm%!Zl!(~r7s0Gu;)vW@dhLy+7X-W&NmPS*Ul zk!zca8^Wm;n-4#G)U35m|k9g%9by&0x;p-5;8(?2iN;b0T=cX#4@}A%co% zR`3{3s^st`F`wZUaeDmFSy`)R%?Xc*IGd1{# zyZDBI4kPRWPo)O{;&eE-MSRRh$FcEbMiJIk43XBb#DNcVf(y4|dQEMzPAGoRFt8JK z49yT#)jpY^H6`cIk7BE;U~|0O59~=AgqP{L5@3Z?B==q)H)lj+5S-SNaB}LGKM;PA zHYAqk+Ls1Z&CRnzl`^Et%JZs0s554`zOv76#@#V*b7Qr z9Q2gE90~)ANjw{2gaLrfdtfD=B}8JuDX|X~WoTvt%o#fK2I-sx1RTgfp(N<%|0&IW z-co^gv;~ZFNrcxAv+}`*i|d%iy$e`rd%fu4DK5x00E*H)pB^LTNrUH0e9RzTm#5{z z(0GGrf)FtQi_gOVRa{*#m@|;L-7ksIv=jF8I_0avc?oKiIIf%}RzYvE1T1}o3php{ zhY@QdqMWWJshp{6Ri#)In6OJ8oBEBj;y!fx!8k;1sQo~Mg~YT>8| zB)~l%cqKiJKOaa;J|7XgNGp}R;SJWiwIY5?J6;%MQq=))97;pM_(1g103|i)!E5?7%OL33l zo2evs_MfA`DPGoojJ40!uE|w2~}a!VG0~YDukyf_+rmek9P1e+u*$ zCyed3F-nRsut#Rj{9&}Jzx+yfVKwt-j(Xj{{6ekxm?5u3@YrYTdw>z%XISB-`cJRK z<6CgtW+E>0*Tkc^0{syvtwSc9c*dHa=#6<&Uq?!Hy4-yd3|MH zCR#?H1`81VA%G6@OVWW990j$Q+w9^pRVrDblKXxPx72RB&K};lee*6%QAJv1w_{v~Rh>Oy90>VFU1>M3juo8$J=dZGQhNQ)^G&HG`dF;#pxXa4}+!LQou@ zbHiCYk2U`T2HyeDnVnM~miC9gA9?#Dqj*&eI!o;I6YwG}{{em?!9~vbr!rgg>Mmdx z?72x!ra)cj#LQM`4@XAV5slC>{U}^#AHsg=Npl+q@8$$vBD00vzm9#>&k^U=aUhV~=1@ z%CfO7GK>>>#z%-vfZA!b<@5GBo1@^Gs0{KZybJis4I3jt5-M9=0%FGF+KVX}7~0UFoVm%z74!HdS{2D_`em=0RR(aHvj6Ie^+JdQ`5Y83beB6!;m ze=kOmT&69g)-66Iwi)PK0VmwXhf8s*|fI9<*1A8~}@vJ!9HA5IkOWHEh1T2}V zWtFApSl5{jZPy3`jXhhiub>te(O4GFdBW^Be!%muF)uO4ei=8=8bG&u^sZhIKIm`T zotusK2;OqheHn&YFYkFh%k+8aj9>o#z})uv%kWLy*%jx~olhKM`!n5Zp2DhorOC!v zCXFqwkvp^~a#o~lNOvD}FWNc{ymv)>PHa-57 zfQ{#TLC#k|n!b@SnsV>%ED1aMrHPXFN}?1PJOmPZE}o2F{R6WIa|Q>~kCYMD0hEcI z$85ubU3j12Md;B5=q&^e43`+G1J(&Lw&I~CyO#tk&XR=7r$K+m2|ZUBW$wMh$nHc{ zR(T@Z=7IToQ96o+ZcD+Yfwi>XPG>9$} zml^|GiuBY=tbyxrVY*B`g2?f*pG!mc66Dnoo?V zQ8lZWGh@yWVA>FIH&F|pzKv%QrQAZ4QXJ+CGv9q??36z7THjp$K=`iC=Pzw}6LTAa z`wX3!1#E)DS;l-@MlL+)RAou^A7RXb@%-4?LuQ#}Qwy`f$};8*28~DJ-9(B4A*KYg zDP{+fw_c9L!>3VF_q`Pr>$?R7gh*$?UEfp2^ek!MIXLUS>l|!X0!ILPa7kPhU9{%s zBNB^2nhdZVHVc;mN(|==P-5|86+IYabVBuAb0_6uf_%3_zpZ1u)5RH=2|Rn3rw;Q9 z=6dGwX-t|s=r|^P@o~FI`8-2hpq0rMFg7)w%voM2tXac5S*bx71xJLa8e-@%=Vz2cADE zIpLUV;L zSi-QGy2_Fx=kpFmWU;ZWgSmC?4^QB8K7h!)(l(Riyw@Ak$h*FVB zWens&%;#~3?Zj2_ozd<+<16E9hx%Cx+{fzk3DPi4rkP3v?Gy%RL0Y#MuZ1=_s%4d> z4`qegv?h<%Sg>zUtxA$OPmo7{3VQ;O*H^!4s_&OkT9mI34j;ts(;bYip8Q^P^-sJB zUCh7#lvt+AOJ|%?@B7c#j`T4+AH7{D{ReOI%>v0ZdGfvM#^TJk;5x6nUql4) zqSI3jC8e2D5=LPPYRd|cvQkXTQk%mt04qwYEHF^&pdw!`*>RtE*(vp;U30>FYdm{0u(y2798pwz>7M zu?P=ifD4n`y`4*CqEOXiUoquD0^OHFvnrW#*Poqi0Uz_3DoT}DxZeJ%KjlBMboO2r zSuH4&2ACn(@f}YN_b!82%o!$Z_h?d;`XV$7{{AGUdoLFb4}io5X168kPd*+q$d64H z_8_#gbQeKDa(QI&NLofYe06X+LC1x;fgwo1s<4Nq0+?z z6D_#FMg232onhPXsEwUc;|uk~yk{D1qC-aBXHYoxK2O89;5-bhW51kaHcCJk%ot(e zWG&R8^FMK+K^-Eu9+KQ%d#1L1^DpYr3eJUCxWwc9U&M=L{6(mah9U%b`^io}CvG z;!BIQ2)dmE#9h>IlbkU3qE9$}3%)(|f!(;G_c29NvRKMfoL=J|!*SOMHWi?a%{sN9f^aRgw-p}Lktc&~rZn(*3JV1|tC^44H$0HpINE-X*sMKBOYdpf7a0^zOI=$XiE)3cZ}c)xOH zEO0KJeD8qCNa8^FTX6bdrW{-C4>Km@N@cYfp{xvJ8F84H)uyZ&0p>RYGAdcAc8P(K zEa0R-_;K)DbuF&Ye>I<4LHcmG>m-AEJdA9tySfDfKDZYujY)&7NMtP3( zexvTL!e>xy+Y@jsF7fU@1M7XM%5?v184V%;o@7E7`})YoBH>~5#}|0YgY-MKJo*9- zTZ_zfeY4Uik8q#ctWD3e2IIj^v}IOhSD$$vfGFzXb$Q@eOlrH99@}w33dx-K0_H-G zoWz&97ZlD#_fij=UMuvc72Q2}*M0u7v!B-JaRvuLJr&|OTeGh2uOWgvn;XP-`2#@N zR)Md?VjVUqKk%{8EwMh1q(w109B3BhD_Kw(C@a1qLDpCv6H7-6Ri>y?OYNg!8+KVL zNbDPu1qjhtiN^M%*+JTRfD*4mHu%xGMtQHn62mpYTy7K3f$)+=G57Ug+&Fy5b-VUD zW)EE6yP>1_Ff;<=i-okn!~o{JOy|M4A7d&TGu8Z#{EStFbch?Swni6x`SXHPIfs3-@#!pK)^SbngH@f#%ft*=|fp}nkeHu)-k5`4N;r3$5q`i zyyD_=)a%Adgtyx`_k}a#`Up&114_9i;gI;_^b!X&Jy<&q%f1r2%-)(y1HT$tw+ zV9vz>%517p4<%vrRVW2GxCxx}SZ@gyM+XBTw;zUxp`dK>ZlaCiSlb{UG24`ZpAkT| z3km4E)PKwu!y%Ve&G88nEPshLwjO-*FD<#Y&CWDNSa_qivA;MkruWx~tp*!?(-ZH+ zIPQNQGM?NxX7QFD6#n%%PK-%)B4TM0i=m6du(m8Q5E~v>0>*2>k|UL+j8K*^KI3E_*YKaTpqrPY(4i@iwVC|GD|Xt#QY zO!xi?bVxp?D8sjK!yu(Fd^@Zw&t8JrH+sH5eik1%!(*SFk9}a$RmP|P@aKf9O?}Il z<{|)_<*{?dhUO8(JMH8)eMTA*n43Tkf0H@Mx99>^;As?vTWocR;*YYtF>y2IYw1%N z&m4=CkA0fQxxI|=V~)uMFP5LAN%XU;e9Ia}lPkCNal=FGVpwrq|A7d^!If+5v`fAe z@;Oj0lLUV3boJU$X~FJN2sma~kk0|MpcA$q47lFN`40LrXYpwRI+guGv!~o*-WHZH zR1$G^1s%;cw{Sbat++neG$;s6CeP|}tTf?cuB0fJ(1Joqh+M1?JMx4zp7@iKW}d5^ z&7em%To|x~6~8sBdy1GUa7y5LH$^AI3NeDeWlsGp&>dt1Y{xKq*q2=_QrZp>{#5#sggS7K3n;lt^=6saScw&eof6EpR(=voa>s5l zlSkFPXoR%UfU?paSbSa?2#u*B-MtGG%s>9_Pi zJ9;&=o}9+T`Xh^J*IrrN0EupPbHor*;-`I@s67y#p^YUa zNMkdciz>M(3)MIiwG}(xy?C>$z_X6mf_lOk!n(PStbS(>i?h*IIIWBh0YPPF57rJb zbx6Td9oxzfNV7hK`~pW?+Rw5|oxX%6Pj=|m0@)0DU<>HimceUtV@Sm%(frAayBvRu zNIKq%3AS+Xc%g#aDVAA3c# z1edDzUWqdQ=`iZ5huf~;nCoy;93VBBVS?~ySf=7~A;(Bq0yQnbvMj$O9qdAZCBl%J zLf$@f5iHf4vMjhkz=?}N?4Y%uw8lGji^aZrVCtYtpMi-Rw&Rz`KZQVReG)HP->k?j zS#j__gE@HypJaeq<)!45!Q;66`oiDrN+Jzd!Qo8i`CTe|jJQvp>#acCG$h^rquKlp1mFPI zO43@!KElB&e%WB@L*2whx4$0zfBo>_&!(ijJ;57H($S;? zkj#4>=K@-r=)fH9EXllEWfx81(MyO7XBS1G+s1(yDZ-@;4SFzas|eNbI^f~{4Q?42 z!7`u53v(Ut4ayOL_IXc2i;^OPs}{ISgk}R{WI=gYVlO(dg&cd*qzJMk%NtK3oZR1W zKKE?w*^H$a_%yD{T0p%Tv382FD8n?o_h;0S1BAgESW<0Em>8iriG{JJhcM*OgGv%l z3X3J~m~zZn5REMeGH>t#&(4o$!QnuXbMAzOvllRE@?OXsE<=WsMo^Z_Rh~@YvCmcf z(Kn+((6{K_&Y=iCw&tEz!?zcZ)zA;%?J_uI`=^oSspK+(%dzzyOXuB8(K;rB34LRM zq9zJZ9EQar4A4$G*WzddmR!}c%F=VJU8XCjC88Dz_EoEei~?bG+C-Q$Y?xoZZg5gp zsZPzIK#Z})vQ9JQ$aO#El1;J@SjavMS&R$C zAmAP^v%iZ7?lYL*{wUG)5X?Sf!XEi9+wo@vuZq$3Z_XRN`xnGdb8ESLguJ!Dr8q3- z48lEq)Q|5CBbR_QZ^}rT*0B(=N1$VSB&eB~_=bEvugzHK1=G1CnDZYo!B}+E)rX8) z8K4rk6Nyy2j+gCVqnWom;M5ZLb_oMSI$Cw?OF&56c;aHIN^#-ivVj4dU>{?C{ibiP zV$y3+ojb`@lvxantq4U9`;j{y==wjRvv%QYr~>2m>roI@jW81eRRYvdYqj zvW~27)R02KzLMG{u=!X~C=eEB+?>G#4`I2v2`v4^6@Ksw_s|Kx9jC0!Ep0}KnZ=-u{u!Pw%h*yq>Ho5n+oMZZIoh)o&y&MZqpL@08qPu zsq>;`1eu;f+HezLEVP;#Ar>qtl1z`eX z&^n-!Z@*Gl*<01T!#pR|?8Kq~UWC{KGoCrjJ?`~@y&GKt$C_sZ)&v4J*fE=i4I#OGy z4*|Eh6jynQy-8>Xx5sgZ9QLC~<+rEa5^cOqOn1eTjIsKnQl&Oa(jY*oY;a0mUdM$2 zN@csTIBG$`VaZi3t1NveYop9iOToTWZ5Mg>)n@wJKWN6l->y%ydk)!sk_#b)MgQ3->tNbMh95(hbTGgcc2NNO1>T9ZjWWEI zxa1noY%OH%OI}cp;?-)`7B}+FFgIvQ$O0*XUD6T^@_kPt!J8jtDJ6|QD^s?O-$PG^ z>?nQ+*8L9tq{cH%26V&41$Jb1Eu5z@N94P=Gmm6d4JP;UkE7u*rMW)RE;67he>kjW`<8{n+zX-;k9AIXdaM-gqpb$e_s|QkSP8LTa zu;i+iRhB-K)uWUqK*r3zYPGls_ewK`S1 zY|yY$>D@$FjXh~vOZGIa^F1g+WF?1^!eVa(WE66iWL01sYx!|$ZCt_1B}=v35@&HR zlZ;=(aB5Ev_ZiHwUpM;tzv8lW1Bm`K47GL0__IHO3ksJ%2G#bn0C5WC3vfev6G79L zRf+rH64I`1g2gX*Dy~cojM+DqJ->D_e}lkU7enXcewS-W=InnLmsLs_dbZ!~1?CN? ziQdb!UCFiQS*X-<;UTTnU1VxZz}!KKX3wtgLh{ARdJ-A;u{Q}_Lu;{-6BIWrxi}>_ z9N6UC^prKk=R=#}3c!JY&1>ORA_1iv;dvB*XW13MDy7t&=W$($J0qkUdJ{DBc3+%h zcTp16g)WvKxOp^mQ3gG-SYEa30OBysGlFg0(=!#Wu1oLe+KB6U$FzUVcfqs&({X;= z=>53lHi6y;{Ek`r#qB52j@FPMdsM4Fu~xF!N-U647*{*Dd0?OT5p2k40MTC@nK8frUfgF0eIJi00AOF~ z>sg^DvNC^x)z4?z7jhu2+nr+>Nlj*$ApBwO^FoTgBu6cfPQlt`+5(OwUA*qbD+XI!eGvQt9XJ}u^nYkxK}mrHDL(JessbBkb?@q#_+ zrb&0hJ6|q+Pce<<&kGf7Bg0v_97yL9k8=jk>%Fp3=OWw=zt%%zFyl)>JC?Hdzfi-X zyGX$DWegH$b|yE58lHWL$9FesfKS*CXFFdCJAvmE_Azfm@`WW*M%)z$M2*!t0@XSKhxGNZ?JIlJ z5awoT`AG{ywODjOfLTCx@DqO&LlARHwsE$k*FmNv@c8vw<0<=oO9eT#jB1?QzCC2k z5t6(yEqXU3hNoy5Su9V40hulAK@Ml${~o<6w4h z;2kFy%4e){d6PJA%-=|8Wljk3Z7TJgpLUoebxXl>LkWW}Z52QG#dLcHEZc*F`VM6e zY&j4mdtm3ei_mjV+B{{o5@{}Acbp9?qPvwnAXynlsmIsFw6}6t*N>9SE~^&!TxDg? zr%Y=3Q;?4MaJA$f2^~-i_Oaqxiu8fUg($xK8Oe9nLV~Aa_&(x#PqS;6Z6?Hi^b9N#Py?Czi!1%zM(&+CDB5cP{gIC3%L$MilWZ(%< z(Ou|lJHDBm$#dzmCX#Dej*!JOj)Imd>_IK9c4-Oi69xb@hS^daeF8Gw49J*V4|1}4 zhj?j7m1t4P9r3GT9yK?+k5AR>k+E=|N~GsuZy5{@Stt|4SfoxDr6Y|+Il^rW56>IY zhL-k$rC^0HU3I2N$x4=yQIO@nB&#ePa)h!|x-Y5;ib(|iisG5VX~E7iK{0C7r@!`;BNTO}4EE-)Bfh@Fp{S^p7>IqD(2@udlT z`(ALpVSux&q+y{_&MsI7)LuYQd}7kF>aJV%8g+o8@+~?}eKOA}X(SWTtVq*j&(*p0 zoG9MTX=PUx1NMd;9W%0?#%s>eBf_#Em-2_JJaoDfm{#n*bh5k%l^#e}@GM{V6~T2U zvszrqUqr4gC-HtylzP9&*gRHNZ<{CHFV3=2`=!ZPGmDxGf68Jb9pmPtdsv#a-Lefh zIN!S8FV9$>pnY}Y;D!6E{j6aN_g%d)yxKgf_)0>bEelOqmRajqgmXF+%7}Xxi0dJK z`yX&+kqZtq;8?T8xe-`$Q6dXlakws27${?atY&T6-i!8C%Zin(XWF@iyLHnwbJu=w zY9*`Mv~L)M>r;M^zMIg^5DfdZ^zOdP!Z9S)M1X5F3|HGzaB0G_mLzpfhxDA&OF~lC zk!NO1$WfA2fhn?zWjd&B{&}0sw}WakS)4-&w_T_9^d5k1Q|+|^RAdv;}bgaICMU>I%}@6%pt!Q?ow{Bx(+Y0Qe<^}h!0Zq zgheRg{rOL&s69V7E0yzB+d6Lv=OduqPpn)G4HU~s-ew;=G6X)g=$81l7yu{GdkwnR z0(UDU2oQozeM_C(hwU} zkCEoRhb4P8&>&_=Nv3FFfQ6rpfr%IikYUM?%IY$b$tp{aSvSgrM(vY!fzf96rE1}F zOSOR*(`AlQf+B^PeL$nTzqyPmechvsj|K|=&TEZ){2n!HfBk3U`!Pkg6r_VawWpmY zJdwG9^No}xvrG~z+!>jYgd^5R2d$HXLTX_N964=$gQ(3b+YWZ2P^c{%M#4zwf?8dG zg-n7=SQ?p<^)WNQ@gGBJeS)cLpo>!EkXARQO)q#Hnz7>6}P=u3GYDAaD749}0G?tfO{`tDSkyVd2wLrX@Gyb?B^cK2%R{vDVmS# zIO8tVC4{nSh^C=gL8C`1?W|6B!D8(|&a4Nw__zRuSd<$i4)DfNd_>rNNX#+Qt>+K+ z{6&nAus1f2P*5P9YbCQ&7K0@lnywb)RYqbZk*oGxO!X?c_69k$ZS79{x%y>yT2gLF z1C{3iTQp@7|LMuLw{z39Eya> z$jl5`9F4$|i;W_?Jh6xcM+FAR0&77nlhi`NzPv1(sf7#>()$d!XSY;V*8`s!sK@yIIl+)|}frP=T z-S$r(@=|I_ET5qyiVg`seH%<|Pi|#Pw2f;@S*A9w)8(`cFay1DgA`>JR_10P&DavI zoY#V=jW)W8u~Ja0Emq=d+-~gZu5`X|nfIb33%PF zWtRA}A27QgLZ3^SxyoNK!+B8St~?_F1<{y> zBPAh3jsyX9xVFr8OCc^dRb`#3CDTYyP|GEo%VctE#@+Sld(JY)P!i7md1AvTEmX4o zk8kd+w?1sRm=Qm&nX2`tMK%O1HdTwT;uztEG;NWEX%cV5!E^uB2H84y>7|s-CSFKJ z7nQ)8ufKG$ge@VcBX=06#BOcqBB%xj3Utd^c~y?7qs0ZSTsrCwzL4JI5j3tM!0 zRVCB76dK7HlzY*~;m|Jnm-$BCQx6>xzHpKaKP2zJbw&!9JoUKAk zzpa;`VDYY)G?TqoWvds&6|WO9#-WQp924yV@F_)bR}ZAJF>swc1%oA1wXCxAVXWvd z8UVGBF|)5)EjUs_m-ev+U(-EmdVhI6o^7rJCVklvYbGD$N6`U5^!N9)A&^fv;CbF; zl!|kWJ&DP7Ig!?%62dYeGU0%&02+`2(KBZI$xmS6Bh8!pjMX|50y85Fq-qgV##7deV2LfcRET9-(yTjQL_hv1 z4b176Za2#^o`Bd~?zlIH^%Jnl?+A)0aVG?zmE$>Cx8xQct zAd4VS{4@f#f^gD!D~-5cWJ)~1{R0pjv1kNO?w~2eJ$N6_kb2z| zQAJK^{c|&}KK}(8vd9;&o{G^&S}KSRhb~DA*g`A}l;B0TmRzzsgfuDzW9(}%7{#k% zD!_Uy(LDs3R5SK#qRo=2T2@*5P}asZjEps7^kGVtywKgn0ev*+wU^AA@IQpclFt=g zs%q%W4%chcM87!c_3p#lyP+gnA~TCmamaM5zw^muAt5+_2_ge(fq==8 zl2R}^b^y`O86?iy7yUMo${L!1kA>AJJbft0b{b`*s=(Ye<~7~RlqAa^=UNvqcTDq{ zlZHUQJ76H+1QPVccIu$L@~)*c$+&{))(|&8$!z(P^Pr{;j`$ZL=K*CGHyW@jNw%{t zYcwxD(AWT*R+X^K?_@BhsovYkkh0HBM&&RYnFP&lf z%Tj2LP1-E}Ae3aG$~G zw`cLO+BYQzXKJUH2C@J-N?Da|7*Q_V;%b@j!hxh>)nsTKw-1^D81GxgB--q-jEm50 z4qi-C6=S<>^osnd#4kLY=1p$rBO}6|qWW)wA)fl?I5ihOzhKs1oS&HUOD*S@eD|qE z@qV{PFz$gBdz0i{d3JP04)%Bqt`s`DLvw0J{X7n0)@$ZuVY+GzKVwzuM}6f5EkLg* zyr6kVo_#$F+#@0R!c_HzkRPzf9ve}b6&Ot~M9v=1#`zto!)&9Hc04?pIJSTt#Lxv< zEtm^&KExrnC?qG{#L`X4o=k0a?T#la1y3Ov0oo`NrUFX-vc%TH3+6LcU1nvxHa}qC zXRO9$0Xt$m`aT{`BAj`2z;i5YR9a{XoCL%@xU(PbT*R)JqkdAnw*1b3+%_uLXj+qIDLkFZ` z9j;Afx#T$|+4b)z(yk2`o>DppOj#@;2u#ne`8l`5qX2NkdBaHxdl{l@{z2pF zw|^!apyUp8eZ)8OjZ~rr`#X)F^lc=v#FQ+lNQtoLh*mR+>{s^|Y`M)x_|(W47E7Bf zC@H$2Npp!x->Pgm^;|2j>!SPeve5oEwM@-(8<3p(O3k04Xin!um$%ig$zg^DBctwCPXz;BZD0Qetcr9MC^73-SD-Iw)Xot#-o~L^ ztsa$KyTU898x=dYeoth#+~99i;)b*U-IR_RNM&Q-CIT&)*zwU+#nB(Pm8S-vR5wZFUSeetItrq;bU#4(ld$rMAa#>GOKhn+2(e7-pxGQI<$mFx z{jH71&0@ocdm?O{_sqSfhkUEcd*(OvRMCV(4f#n*W(f5~^wO=Un>&4fj`YX|sA?Xs z;IT=2s~}}4HjEb%&?!xZ@w>=VcL=Y$adI^6w1zOnXyrFrrxIoa@clg|NM1ZPf~rT8?H6LrXJHz%^EyD`XSxdzJl= z;usBfG$rBfOFc4%^5(u*)%K_NB5EBAl!x1^_AHQG_j(v`nyKmcO4C)c}Oc z=YLJ6*WPX7PjXY1p?%eAhZ54fRi~v;g79a!bPA~j=6blcvUIQug;uI1VI*`x9W2=j zS>O^J1tsGD2=*F%P>CN6U69!T^yDS|SH-x`SZy%j!(TAV!a$k@1eNiE8@MiOiDeO1 zn@s9~K!cjMk9OFi>}OU?7)ArgBFjMRZw|!S7L57Ec*E)6Kdo2AVVQe<96}5bRq2p5NTKE!J199hK^KIi&)hC z1!LC2>N1P_recbI%=Uu^7E0^K!6+P^|B*IurER>?t74pz$bH6Yt4icF$A)`d-+~Jw=qu0t>6D3<;x(^SO^yXJA zL|Mwp+|o101|FCNG4oeRt>n{MMp72I8=a@%4=_4Yis zEtE?(CrhY=aiN?X0ow1v*TmKv?pwX_ks$2(FNyGFN;6AYlBu1((c?DC{_PD=)gXt1 zZdkOSWKIXmKvgFqM#Z7?_;nAXoJaayCT;W?E6QZ;Ou;g6pD`iu#_bjXIXb_OGecpnd!7@l0^&+OB2iT`H z2Jxb9I9+H`{j~0`bU%90hHSH(=h#9v+VLgS?`EZe$wdz-VrFzjSt>S>7a{h*Il4lQ z8d>Hum9>CE^KZwV7$v90aj;!4weAWI);!sjZT-UfhUb}6*Zb4vj+J@|PRaY>c=cTy z()uLl#X&RK*pyNR$6BrqkWdSj9M!VQ(ucApV-U(34P<2DTe4NF9VC2~ZyNc|cwoMC zg)mhuocx`C9BzK^+EHu48n2`dR|}RJdn(f=IWU6s7!ZsSLXMFjpjHwv+{M364~I&=VN*p__v6@9Yp=0}6WU)5h1Id`B4F_AAB{AV#PKQOPmf z4b>(y%^ra|XYY})dNH_eo&#XQ8_k(sfaTQ*eHRODBv45k69fG|ti&2Lp$i%sRsVDJ zfR@rNqqYj3jIt$46$0~Ym=}4Cr;1fVUc?Q0U<;KyIQq+2j%c*+Q@CrTyg#WuhwcxpO<3$bT7s3kf|TV_gn6;CU&MJlnU-Wsl$I~cA3CH)F!WsZbVTN_gb){7wM$bLN+t+@hGi;g zlw_%c;o971tXMZKWl%pr_)}7wZG0eg6qHLgFKdEIfDnqv6U^^jIqtW=9#|r4q4gOF z^qYrP-3?Fy`wf{|?%pFNlMae9KHLpi+5r~Ynzmd@xUfJfv-54dzQvBOSJFyIdjqC! z|C$f}pC^nebl!Bkpn$c^K^906$(e0n1z|gYuZ{{vtEk*_Myu%ujD3DsQJ-n{%npXn z2>3n6CDXDATzL1v1JC5{O+2_16E<4y{s#25A8Mv_e-)dtu;$>&Rnbjq4~GS;s7nA!-K+_wN{42t03l z?Bh&S58;3PpN*dR+h(P=ibp(|w`^=`87brz@fv$7O^$tUj8I@DhmtaE#6emC$SA~= zWL032_oJ0qSzwKzT(TuuuwAfQJJlZ9owpiYd8dZ$uQyU*%s>BcxQ6`dOZm1%m$&T^ z)fF5{vBTZK`B0f9E}P zlDY}5Y;mzZ1%^E=Kf&QP#?+^Hk)z%NHyO;I1&`{yy|-P@jVGh*2YmH@?YpcWt)mqI z(kiPQm+mEqTR3F*p%j}IzEhZufk~+YONPQII+InFK9n`hCxwj!GG_KAYTL>rnOcNF z_#ZRv|K%%zk*=raKV0cXon#&fH+=chX>;lWTgHYfLRmKN7E8=jCLNLn?HT1#q%9aB zw4^FieIewig)H|aS!L-ECKOm=Wu_d3)KQS-eyCbSa-oP!$zzxL?VrVS&8^>UIQGQe zBz(r|kdK#rCbCksnqgAu;7}a>N{|vPv8mIQkwRJ`E+!D2RHLh*xvu@mhFwZ~aY1_D zho!xepXk;-0{Q>j`?gp~j`O^l+1cgnYAFsck{CfGYpJDhtSHt*vJff|=-TDl+9(Wi zoG6KG7{VyAVFLDpB3lTB$WAS_krs%8EDS}U?Uy5g4??U5LV#f@aEy_h1cX5#G#m(i zJaz=Zi1I)Sd7up=%=gu;ySl2otLL`ooIU^UbXWcN|F3J$>FM5(o@1kizu#2ii}1JX z%I%C8-F`d1S!M6t9+b2w2jNKpH90^i=-IdPPnl2SlvgnwozD!0gmvvaX{wB7tJ*@t z%bWsu5j=j@^t$X&hAzIwN()IN*rs3^)8HQCz^`cxfw?g+ofs**%z>c;_=YJ(`WPo? zmbw&;_@zLzh(jRo2ZGkRBB>8x#Cr31Wn@ka-+d9x+9z~Nn?Mj~&zKDS_$UIn89o!OSz2!+je)r zUbl7FiIJ^G(Pcn)5jRE48Npv|s(HD@5R_cUT2KJ%cErvJ&914vUhqLrZXFVe+_Zdi#l*? zIvl=i4d~SibthNXa(pC}66eH3;)@JjG#s#!0Cp=F`$nHQ+{^aa8P{ zoV28O#-lzV4kdD=byq*ECGk!8PKg`wwg(T_Sl24bwWN!L=S5tbVloqWMwv#ZHt!Oa zAadg9g#&O%aE`BD5_@A_^x+$g3Z!Yteoci9UMW7=C5ef8f3z4)@QroRl%$c5slw1X zKw$u=IzCvD?NY)MP*kaWjKH zv8V+iJNVH{%jf@<7;yvL4?lslA3RX~1iD{h1rFP2JaXJr2gpgF4HCtkhPpuG|oOQF4aQhd71V|o&k>v%U$B)h? z?|apLQAc7YJn%zt{pIDo4+kR?m{poG-mLQ4fdfJLUx@NGR&5RDWcg@Hh#X_cd*8k4 zF2(yGw!EOH;w)3t4>R>oMtkx@d{m4Dw!Ik?uAZJ29u@hbJT^JEQxevbgBYP7N`zC^ z3Sbm+)n z=6M65H&q^)IwxQU%AWbxfh9*m{R+&nWKMi|!z=ib+a#$pQ%UpowhR9}v;zne>ke$S zm~e4UMrVa0%eCIzkPGdIA3wN1)Dh9WDj1I82R&Tm7)#9YD~9Rp;3Eo8fcZ8K1)zQn zKY#wU+5PO`w>paAs1yy4^y`^E*JjmR4mMPr&5?J!3d*zcBChB z(nIbfYnz1)tsc3&Y}V1bHd(I>C`&xrPhZq?@#(9&x7Cc1UqD0r?>Bv9yPa$-6oQ}) zI;HVR_F9I6gkDhO$m>eAx3Y#VM{Qj|MmD}8Q{HSscut7Ltq%)z_R;A+#d_h>AD@Yr ze|5A}P+2JN}%`hL5*#5P=#Dlw-r~X%;71IzF zv>@L(@Rer^?aY69#XhE7494iX?=x9f^iyL6G2*_yi-!r3wv3LMLcY zQzI$HM+4gOQ^o9PrzGjK#RAlLUxao$-Q z)Y=;Q6v#e?2Ay-`>Y%$syC(%w%O;!1$VQr>%j;9x$;p7+X(+nXTKB-{)>3AqjH}xc zsWR-}jK*jq753zPYACA6#O)Ge*Z5T1*AxS4p0#N3QEjCQ_ z8uT8h8M&;;OGIL}_1>gR8gedEr^%G$Im@9*DW1gh4M^XUzcb8%l=yhFOT`LVi@R^y zvPlR~C-Lz{gkr@R(LDD;V#ItIs41633tXO{K=Ed?EcTCXf4=U7-JW05)tktQ4)GR1H^^TA5D-A?p6wh;FCY_1oogP`bXZpb7PyB+Ph>6oT`JFIz^g=<9 z&>^WO@uwa=8QOp^HWZrF5L=4z+7nh!P;evMccsBrX(P+TREgdt)KkFDV|vgo9VoXY z%UMr32W7y_D}y9Xnb*sJ&v<=ORqLrd*3tuSrmUx}IPNfI7fY7c<*Y}Olgrj% z2wRlFl1D&5*4N7;;Lm1UPz^P@Q6ErMsqO44wZ*w%I-Q7Cgf*$3C`M>a?~psOF*AdbId^MlZV|#br zoc1o5LNcK#lKq6nawoh9YU`|d2GgbDQZV*Q0jE>V1++#Wkd{)HH^p(^H9G3$2V$}d&@>R4O<2f5SW>fp8I$?tVDio-!`FGh*Wj*Y);)(O{hN(`oow0dct>>(fL$W8YqWYv$k|pF*8nW(0H*?~M+8wYsT1?u>A0w?>*fLzTFJR<)TPBXCK3}~-U`ob|f*Cwwp75e$Dn!I`gQsl_%3R5*N*d_S@dDh|? z#?HUaKdDfmekWUA}L!0&WNru*=`mJHI=selb5B;DQqeO90;e- zpMfw0IAPp{Fh|VSPe$DJTN+dx5@)_nP@UA1NUZmFmgUh7QVHGLh(|kutarMG4a;H; zcchAPz$WNOIX=W09WjUHA;R9-iXFK;h8~mOYn8aE$duQWYOk>#P%bh{L@zYApqUV$ z1OD)xN11(OuK_S97*WxMK(h0#%z{5+&6`bFydRQ#00BftW{88KznJ0Uev$4n)Ky>=8e>+NZ%%f_Bj?g#)w zp_BZq393k5%ObXJCVG9MfIa9Gc8~$N0~^QI1ZVIQ4)gWn+isRl>}#wJ*3W!iL;V6e z<|uoKYb;}Hnx_q{iB{Y2-XO3CRAh2{!GfZ&&NM5Pk@P+cxs);MS29Bi}$wi&U8{bSaf zvkG01O=Qkjk5j&IdR{RD-3_&((sjg+#$Z?{f<$(gIWF1+B_1Y-UApWxKZy?;M#v58 zYgc!2Ut?u%K|z1&;Z9b$c6^D(=-k+FE5bx>#v<2_1d^@0 zOjw!-`H3dxuBa!OS~2RVp}me|@y|Av=ib~o>&)iVH#EscJ*~E03Q6%^Y$$)pygVlr zt7D|CFfy(5Z`4U!DHm*TOYAB#<#i>SzIN86ACWZ&WMqmIiFvbG!fRKAxbzPxQ~)r- zC*4Z*!kMu#Vm7&a&4!|MWES-vf3hw+RkMS?0y)c}X{xnfk?299(0+vwa#YL@*l%_fc{! z(CikwgWi|Euve}Nk&!Pwm{G@eKZV_80Dqz_8l`J_BzN1D*Yfqw2uop}e!C&#VW!)V zzMw{iQl=0OU7g_=h+0F1ik;~&?2KGDEUus05g|LIjxI?bCD&FO_j`oGoTU zZc%rtTBoRT%zc)%cThw|^lwDfa%(xxd`}=YOjh~5R!&(Rr%_QvhQTL~Mzg07(6Xj&1MPCvb?4i6!a!HO} zXj-ch)cSV@Gf&rjj~wf?7@}`C3weppydK;5XC51{W3Op&m1*;+dI*w-EQcng zKGCw?3L*MLSI~Zq!t@;=c}Q5(r4YzD4@p(;zprH>ju8 z4P`)EJ?ci9Z@D28ccB{03!FsCffI?D+EOu2ExQ4=rWsB7_Mfb-seJ|UG@0#6LjNE8 z(mc=X$u;WjTG_1`5hhfM+ENDgyRV>q$Xsw_{9M|iY9Yb6R(UO8gAs; z;e&3U1hbEXv_#rrEl-X-d@0 zT7t5!fT080USp+fw!$kd%&VuU&=BkkHRz>kNnvEt8JQpnMw|}6WJQUoMXOySk=3Mu ztTgKgK4?X(V*w4o@Es(0NrG=}#Y!)n^w(I8kTB*cPD_+I5ZBozEt&AU=rvYS93tR; znCIS=bx67F+p1a#n%^HJZw3olr`*QC^puTh>r<4Sllz2*(syEHs8bu|*BjN=qO8S8 zZ8mNZ%%HW*AY;@T9Z^%$6pM{wp|?`R#$C4fjS$ zzhVa#>BBc%MJcAbbwI5nTq@gdgd3aHKqno&Ti3~-%~s3fno>zCtf}u*e6&g?=vWjoWjry^x&f&4#nb*o$;_Q)!vw3s}R@(V&hw?ksuk1$K4bE~LoWG&_;R0!ZM4Ei^vf`mDIqO~Z!s5K5@a zh;lwttVCu}&l3<&6`Ny`BQHxm1j$3N$BO6Btdu3iF-l4#x-ys!vx+);A#Ll_Y-&Ub z^f}W{dJTZVyoc<0a{lCJoGx$nex^l|>EE)N|>eWsu{6cvpikKf_BAA%hIoGNQ-DoOS(T~$v@#Tk$* z56r4nsDf*KH?WUvVjy-~iK!j^GG^RJt;)zo)a8{ljfD0ygiy;1+ZNDm#3sJKQJWIk zdeh}B)5ef;9ZmO*E*6Q`jf};|TV!+#eh8X(sdjCom|Sucfg+b5h?*5Pv1EZmQ?n2- zDCb#wI~mmw$Qb;q=~CvQ|B@_#8o^nAZ6wYPHG+GSK4*1}n`Xz1?FC~i?@ul0rmUT^ z^kpM0dCYQXQkc0S2q{iO_JNLx111s#%l9ATnZLA&UVKg*M)0%t^t zfBKo3)rIGA3r&V3+E&6o+0*VoEIljEF9o{6{Bok3rJPESyJ59AO!e!Htk#T3@uf4G zDLdkD)K&)e;x$1=@_MGCdS@kV?_CNwOzF0+$f9?ibc z80zK%igcu*E*pDBxeb5`ZUcG>RYY%?DwG+_)@wu$R(UGmGQhDg9N3Ld81%2@tEH+a zO}dDy$)uWymiiVQZ?PDoWnA5IO%K-3RbwFNieFVlUmBQj?d7B|oSp|~AkAITu4S;D zbp=vC*VWi1ue*qwqQQunJ=?qe2GhVVQQNDo8Ny-*MV#K^PS5r2L7Pve?ff6@ZB+H*y85XkLO~7W^0H_V< zpbEJmJx4)}4o)!1zW)d0$_2Hu1$^#o(B99++nuWpOuVE8CzKSQ?pRI z@-+iwWw-X?rJIa-U8(P_tgCP5%Z*%I!${hpkU@K;U3)^;9&o8Yd0Dca!f6KXiVSd` zIwruo5Z3^`hV0!V%Ac(EgYIV;%(3a7IFCH&*KXGING7Qiue^!mDdIE(Yh{3&noU4K zFNc}E0k5;m@ALg8OqDuq81uT)Z5ov3S&P#Y`Ipy~F*24wntdeCz2J=S!J+m^M}7+$ z?#i$Jya8pLqrh6lcJqCcv(xrnJoDl~vd|rrXYD+Mhu124u~H(E6JHP>#rF!Ioi{Zm!*v2;lzO2VkFztZJG|gv%j3ezzl5S)_-qO zvmkjmsj#8#p!WIM^M%cxjsETlt=Hg-;Kn5@HVtoRBEiFwpmY?>vZaFVRO#!A-B zD%+npw5bbAh33)4=B*nemQHFL+=j5CFjg2E8EGNr5hl_OrtoeMPte|<5L;leIiP0_ zoRtbMN${a4R(j#2zs8CQV4mW%M41CIbfbviIzfvpl@gXr_+9iGEBAIP6MNTTe)<}# zuJnM`KcVy}C?W5}NQom` zRWl1BXI8VA+Qkb?9lxl|sNVN$!EPrY@ ze*>rRiM6BN<4@LQ>LExTvK*QeCa4IaOhyi++M!TVY1S+Wy^ywSO_%#NT4+fCj7 z?v1Kfj#IhpmWFynXX};I@=?x!I?B%7J-$s2?w(jzk96xxyX@LXg)L`E0E$e0FQ{1w z`?hq8*UHMhUlI6Cq9S+RY%8JEh;l~kbKFc@w3~&skgvQySy{SIkUV5LG%3Zqt&sFY zSE?O)C6y(YTpBpL<>Wj))Imuw!K|Qz1u+DZ2_OgdzyhQ zWIzwsdA(Gm?1|K++EPB9qM8`9?lqB{sUHM28#1zj8m<(5@YX(tP0;6?P;xYM48MRj zOY_li{*HLTH?nRJ@_Q@2F$?V*sjvs`wFMoDOnF_5K$9GHawz9nxwGsA`jy>+9#C{U zMx^c4O|zpA8!U%>wa1pQ&|`w+p{c!o`y1&!um^gGKGBtG2fL)ogf-vg$XbH~ltc6# zX18DjX7@E+Nz4M55OnJ+lB@8kY$s5Z+MRfER~uoMKdzvTljEEUcL$taJAo6%x?qjy zyqeSTozKe<>?Rrs_If+R5T7=}d&CCACSuxUk~j31xm~*KHb0xlbe9gp0#)__xs#^`j^+$N*H7$x)W*Y&8oyK5FuZAf3mXFLrKX~ zmP3@`+Y(GO|MCT5{TQc*&nY!L(_oHHaoTY0=B^s?F32ff0#ENfV; zyRJbCwOJ(o(zh|)y|vbgc;byx zM;?Oxc6a}d*jbs)%+E(p`+bs`JVIl?VV1h;N8)m-lEv@wymU79!&{t{Yrn8scsvpEw>>Uyez0n& zr+;6`*g9T)YhvqE?up>N_M`u7I$nJ1Dqg1k4xn9Hv_knFV-^LC55fDRBLe$`B-zPc zR;+jypJ7R);}D7!&!JhNl3tMDXj-durP{$xk(9uc^@0XRoLeCDCmtD#i$4%z@v#pJ z@rQ3QTHb}@JR6%KcO5i{G_ri@oEU%kZ}QiYfbi;De-#lz08x{pJq?M=MwT)g0@L~% z(p8`)`-Um?T}Xc8+*I8D01989B;ALtF#x;~`HOh+(Z_asQ8d8KqrqAmJ@aemkMdB6 zi%d92G-2iowu++)rGkQ_E?&jOt=hRNr~Kv4Ax zxjO;bzm9k4U7r+6)w)He-X?Jqw#+Ceq24v@HpEqM>@aT(bfQ`ErDol%9{Pfd$M6-aGzBkgw2)CY!7+!x-wg`-o`8{It ziZQN zWN}LfPILEu?4C?+*li8CHuu%cnN89LvW>6>JUhTv;jEZXw9q4UR)me^fgSphT{WNq ztRTKxbtB2v`;#6SWW~3FN+`QUn2r;6md^GH@zlLOSFf=A%)WgRgRT+mx2(a^pf(6y zM+#L_IjCp^y?H%I^f)pz!dqA@m5jXi2>{Z!K$uD*#+HgwB-mBHh2<38$iM^mj{Bt; z7dmu6t57N_a5lkOJCS}`DG@qWJUa5W)@>tvVP&+y6!n#{78efrwWo!fU;lz=PK2J; zf3~A%{@`SWzcZ*c{p&KPL8N*bWI5hQaquc)OF)q+uPfDVStoUZmQ+yO<;Y0?_9+Fk zYKCium&ex-!c*?sXoU3#Z`UocQLGQR(5vY$3-wDs{q)$xM*n6oyQe7Yqdi~+5c1^- znph6UJr=yniWSeoGAYuXJCu;47idkAE3uZrw6U^XiXeR9@6F=x4ER#@2TClyiH$IW z1jtw5OyWaJkb__Xw6`jfb9JhP2Q$rAzUyGYtMFfZNy z0P}8P+5E<`B6*g+^TDUk$N6`L<=gvMk2zg!!2gk$UB>gh4_+RN$&G3s%dye`K9F<} z+p|uX!uy zwv9^h3|-=t_Dq+2q3gWgMGQ3b4%=innqL;q1IZVZFRXgbjMi0EtthvFF|eZLQZZS| zcw+bl%@iC*+J`P#nCrLco8tYWJ@JB_k;uYQq?eWA#(!1(@SdNV%pVkQ)xRT!cx7TG zt$HW|Xmi}efu4n^I6@?~(iW{Me2PGkE3Yfno?+FJ3hE)U-Ui&xOYh&rn0cXcRqxi^r^5nn>vayvAyz$iP3|IQG0|tU==YmE1^eIor`U32_X$N0?i_&URHXSqq&Iktr>*95;y{{vD(Ka zuI5ATAF??zZeNg%*bazhT6#hMEg|?-`5v;acyG-GiG;h1+O$NO18dTIHITlUT4c#V zSW+|Z%lsrh`V0=dWBd>w!M}b#$wDvSyE8K8b*0){Sr23vN6B7a$ zK^Ql!OB-9SA!}rWB#aQ-b*t-;Vm>WVw5^1EN`oxrHU{h$y94&Rt;0@?Y(0uD1G$sTdYlJGFc<+s@AK7TNXQOYN5zYr!Y<1TqqRk z7+9<=#}R8$k`|bR$teA*%U4(GnI4I2;vz1r7c_f6jm#$I)sS{gb^hS*$&l@Z1;i)f z7Q$Il{2aDmbDC8&i)itqI>fUuDxx*_t<==#3U-^Pyvt1sZ7fQ0CKxcT=k@e-^I zc;(F7F@z#Nbk%O*K0G7N8?&Hjk^v!K5h0`@b=iuUqvWy1q0IfyQ7#Q%-=W=_*FI5f z7P<&tNqx@jWyOm3o#kGjf6tT4n_cpDjC=7L=*7prV08)cQQnTh@4`)juHZcOMtJT8 z8d<*d=1DNZ4y7ZrJ_PF0Ja~TsK@scCYE~i^B6bVjmkn8s=KOv9?DNJ2+`|2k`Prv6 zF~;o}Or-$^uWiw-9lp|emcQ6ZJ|#9XFlV0m1;9lf91z!lVKe#^8{W{8k)}L0VmV5c z`L3K9D^dM?!5HOZ1DY@_d$VYnueGn8RGZ2(bxw(Q4QNa_`|SF%7P8Mc&$@;mSUhn2 zw+G6Vva3?Yqspi2jxBi;YxCATGH4#yM8jbZ7v_5qQ^Q3IC8WDBDP%utY`&*Ezcl_* zEPn76F@Ay1zIO16xktd)>{-RtzS=j=;qMf`krC2;l7)0`Te>zt7pG$X zg)`!U$(A>ZJ185OL*4sh9tDvG?PXP6mSuwEAB_PgolroIH6* zg2e3@lh5O4pS&G|e_b%}|=XP+J}Tz`rk)Pm_x`VVd3rs64W z=d+jJEA|d=iNAf}g^?P){F`lj>)?wVS;xSxWoOsU+5UL(-&Q>=UK!LCciCO)+Zof1 z51lj-7{-(SR^+4gak#y`1UdZ>eU!f5pZi*p{1F03Exkk~i_XW^>3(NwF7D68VYk~cEJ z^mj?9UTOA#GFW4HmKhkp<)aKDgIiJuQ5IM;4_Vz~&4R>TVlgOR9b!#i97FCXCC^9E zI1dS`A?mBz7y8ex1!csE&N#!(7;Y-E+qUZw2P@@Ww$@D~1g}zhThQ{y)uHBUE)NwY z|3Gn>wXrw{{QE(2zlSnh&Bw^I6$}CAZjhclKQq0ke+Lf)s9k?}TF<$x&H3wy#?F^J z1Bs96HO!7;r34h2I4C%FH9lC@oURlDO2WEFnKH*6WAM-D`aaCg-!>IDzokqF3S7;< zGfX8#OO2Rc_3+*#JS&m9ppl~9td2sc5qxY)16ie^F6&u9mt?ZXEQcnUxh#T^^h8&B zy#s}kN^7j~{e~aCI&$QWL<*r!D1t1Tz=!tqa}^J z^mXV>JCqLr92%dVq^B$wDYO~Tt9{Gjay5AE%e`UhAE_T+LC($~^SC2&#p{lGHi8j< zZ_@JZ;|->)Zfa9yj?xvuBrLQ?krG+ss!1xMCBMXD2Myr6z6_Y6LdDLxKYec0R z_3~;xLpM6bHelmwr-9>7lq-d>-;`1g;m>{?H2F^J8_a-DcBQhBc3DyGic)=MXbbrF zGEADkpd=jnOWo(LSVY%RTB05=-`T~s9?cmsO1MkfHgJh!FVZwbgOUZVam<^-rwA0e z^16)nB{Ckgd)C*_JF`zYvp4V*!6GpJeb)JxH|veytf@0tr)&{`agRy3LT(yCS{jdA z37G>i-Xnc57C9NZDg1Ac|CG{XV}jsgNfH4OED} z!)#Y?6xNiJnMn{$CF*H@3wYJVx&ncvGhCNh;SEFWI>GKn&CdPm8eUY zKAq{d@}>Iuul{|#7ME8rg0}XX&sf)HYu?5I)pF*LEO5%8&kCPj(BM$y z^13uDL6_O4g=>b_9yHWCD}OpJC1r|cDvFZvo6m`{!r7ahYF7U5k4qt0Kmc_k^k)Sl zOu{}SjS*uuq$Sc$bNDEHygx#-64F4I6Bcq1BoA2*O$wD10ly=aZx z#g$}0)tERgo1jduYGS+VW#g3H{}fyXIJ^za{CwdNJdeXH!dfYCIyi-OGqA)2Ukwc2 z(Xs)UZ$L*@MdfLhd_0ih=}*VQ-Mh-mhkjwLaJTt)hEB&+Cv_#F-@j=}=l5DAdKH=S zx{^(wXPy6rm}pkKSyepQn@wW)(i|#UjiiKOMxa~aV;3}I7F+Fr3EIKISt}*@*uuUx zVu6SO$)nTWqQvm^9onr~?Vq(zr?b%@5GD?P+%dnURI6PxgsVaNh7dG) zc}e!6;cz0hF2loKT|(Kfc7lR9?RW!NpbRPGq&OGs1oTd&x%b+GDPsxNg=ypWLkx{b|D+rmBSyW=GH!-kafd8U0NHZ)eh0 zR`dX0W2MM5hR-lUhhOq$L$tvxIqM5RjbPUZXBMuGt8w2*bUI@RMv{z|{U;Cc9@Ztq4HhZ0g zr7vv$Tp8KC?xUem@4}6p7^wm&>WCG4QgRcTeHl}j>7ofOk!d2>gW0W{lOvZ-H+^#i zaGhHc10d_dU{IjECcWr(fCaee-<(PsW|dJ1T?R;3EG27%A$J`XAi5+}FP`!k?gC^S zE&P|%=lr4BD5ZQUmWo(VH9(22f=;#PY|50a0HX?cHu9_VB0H-yu|IAfWMYEj;uLnA z0Xt{fuU29DKP2X-;_xRDWC3FNCNlvPa2|b@WX_cI+0Ac$^6C#mktMIotTs#R`piW8 zS~^va&psupIkVpuIE;Uvok)eU&YIl=B}*u8x+n?M6{m%m@C_=;oLdw=9cB|2vJ)f^ zi9KZQx+aC0D+0HcWpr8X^*dOgP*SP;&ULb2#ixwrUWi+k>`4f~$t;1gMPQ7OGsKo+ zyjgJRh}9Dmu|77o`F*y~(~>o|lzp!EzHvlk@j7Zs`v@-CC+0 z!jcMj4~z-(5G$W)LbOW}*p~HIgA_?Z08Zj#p1Tp{60+Ap=!Z0uDaMe`Kf(8 z7p5a+i+Im>CNrVbbHTk_3DV+cviVS&O%!Vd8Xh#{W z=CuTt@RTr5i!WQIIsKSTV*N|=j1iUh$8QOsr2~Qy@F?;zHft7V#R@UOEXov7_{4+| zv~jt~LUw}WA}o&zO!b^%`Z6FR z26h^NcIV5sI^@WXc?$ImxGA8HYLxMJh6vM!Citbg{5OCGHyWzR3 zD$kq4y6%-D9Wk8VhClW6ZA1SN*12Mb^ARn5VeSi^=gvgSPSJ8=r;&0syX5S5S##Hr z0KUSr5FSaNuw)Q2gWEW2Cq`;svm=L180RzNK(yDYakmx~DS2I~cF&qTl0Ms5)ZB!~ zKbj3U355`Vj0n*Nv#Bpz_eSF$%D72Sc$Y3 zuQMU~L|1scWY7*H5}&+T5_-Y3Y`E);>@Yj^c^ESUfW&9y{80)OL!fLCB;Ds|KVDMr z_FI){R1|j31$s3v zIpM^RVq*H;T$2c1`2?^+@V~iQn%dBV_A^irl%dop=th0*YT0_JXop^|Jz4lnQDG+} zIf=M6Yt6whqs#{Tt}#MG2{bJy4E>1cS4TSH=P#35L4zV&sVxLGMzUnI!nJS?L(hD+ zRgile-zBlaFO(DugF#i}$;eK7dY$)Sn4zTO!)ycg8+BCYI_-9LWTd<;7&*N8S~Phy zQ*9wXXrx$phQjl0@TmrGPnuTsJ<1maviD;`%V z*F=~;r&CHPMqR=Iv7-C#>$Rw<#bdAbJRZE2<=D>%7t`JC=6?Knz8bK zl584S3c&NX`RiZ`DKWh$49@?GS8H(s@Rxk@6Fn zmBrELDjW>u z9nOVSBB(;{Mq0_$Vq&A4T-qv90tFGE@`t-Kb7oODl-Hc~yJD+PKgznqU z&_{t|HnR)Q**PV7Ch>SE-PwZchIV8}u3QM?R!8`2QEe1TtJWMR zOIMLNORmnm;^~;TUC_9p<{B9z&{6FUS2*Ive%)Ga1Sjz%2-pa!b41WPKqfSY8M&Wn zp{KiiSDXtzAj#|<*izxfCdUxGarM@dY^7|HfB;N_G|oyU-j-bIl|k{=va{%_#5(Gmw0x^XxllCsRAo4AzRg zZ;Hwzq%ZI#nzY1^3dq93m|vM+=Oa7Av@n}!=!sgUsZ2HzJ$1OYr^QH(u4%(LnczG& zdu&tJXa>R_GF}7RjxOPsBbv_k0R6g>X|S5uZi-`PMknToG3k>DsU4vic@(`6hmAU= zz1hs<(XPCr=x1En*fV8+r?Y%8*uPN;xDw1-%kn2(&!|q7ONrR_5pU@*p#x2Z(%^!N zGnGRIIpoGak&?PF*k;cl7dnVUVwFkwyE#<>uZ%caDs=py57Sb^A6vB|fh{R$kCDEx zsq?K^k=4(<5E{N(WXX|TD*4mwvMIT;dMY}vBX#DFwGNZ!Jz{OETsMS88yR??m(>%~ zqP&?2GjT}Ie9IRGolReiBr^NdioRDB2bIG2@|4muA^lgs6Q8bJb7*g4C9{6U3R=9j zHO@@ANxS`$oi%0E;Tf13C3BKh(|ac@Q~MG66jDJIW^Uk@|6aAhg@ZE`>ZOIcKJ%vq zYk|Ghm^KYy2@RD9%tT~QCL-4r-KoJ3g;&&UCMVO;RW+SVMx(3x)pIVwiJ@g?y+jER zaylJ9uO&~;iSbQwNlwPk<4eu)%?A!9hJG;FGcPKcKB3OT&mV4P+(NSu#m9w^-s%Ow(mTTA5^n!Fr>`C1tbg z?Fse|nB@dx+mb)NFd+&g80j`nFze2N$!v7Zx9!aSJ?RlDxhC#M&C)u3^~A^ZRN}8* zJi$eG8smqA57YN&#oI0Y?fRUg$gASV#3O3L6TbI*)!SpO0LIjJ?qD<(=ayojM-O9A z*vuFw+<-Fv-)~dGXpCYYbJIx9C^Kz-2q~?0VRJ9R>v|eWwFdF_xFa*eC5)OGoIoy} zFC%6aPSCSf)ldag} zTg0!0tL!iSW3-$&d-$h+@VV)i-*f&)zO%S-`|)!Zr{dC?ALD@2XYP?tPI-kso@p`B zTBz|irTFU2&*A&_H;=_fo}B8vKSff67PlUFv-t0C{2TG`8*f}P96*ev<**`-gCbHK zR5~a!THwl)I_e^4^k2O3m{&Sl{Pi1Os9Pc89?xNwe)VP$@rchgMU0NR6&njYwSE*U zt?M|05yK&Zl;LCY;SyvJ-gSz2E0G_f9*gHN!PTvpSjLws9hRep_=1Aj#1E!$D$r2g zifK6@(q@3`9Q`&H)077{+gD>3o*i-MAFZD=_ z&ivBL;$AaWm!s)BK01PB+8#-XzlduP=Kt@Fr^OfFcmos7{E=(o@E@FsQDXV}8~5EW zCVz~H=G(tABbPy8!2j_TqMYFDnR^`S&t6DSj>`y+VDU`Qg{kYAd+ryv{>7M1%*6kC z;>b55v*LLpwk6cW5HHe$AA5@px}ftlB+I=+>Bmgwt`=*WPw>#q?l=V zf&yc#1gReHApt1zfJ=#ouARAGoc$vrt(aKCqD2LZ6m%(`C4fE(!|qCM-epD^9e}*B>bgqP1uDUK6uxXOKdNs%I53 z<^qDCYcwlZaVhFTmxJI%aaMog%*BU4@|!RH+>a>nTYqPKVfv(-Jn14tH{w{lA5Q5d&*4QlX9~@Z zdJZ4_DaB4JeG5XE|LJM8>_o1csmUxmT)Nykl!!!2Mmq1hwaj>GrbxHig>|S^Bw7BV zhN9U@DcdFV4{lGS(0Yt+wYONJaPeU=n=e0q@l^>DUVEYs!Erd6Ek>B$KL5_qd9epH z-i~C(G$+rA_!4>@#x!?pIPZT4Go?dWF2S@bGLS2bX*(*s;QblFbQYBSZ?@gnD z%Vq+yRnuBsv7nh2W0bKNrEsF4hqFa5jub%>KX-2m$Qk6HbwQ=PDAatKK1_r&C)gu diff --git a/FPGA_by_Fredi/firebee1.sta.summary b/FPGA_by_Fredi/firebee1.sta.summary new file mode 100644 index 0000000..08274d1 --- /dev/null +++ b/FPGA_by_Fredi/firebee1.sta.summary @@ -0,0 +1,857 @@ +------------------------------------------------------------ +TimeQuest Timing Analyzer Summary +------------------------------------------------------------ + +Type : Slow 1200mV 85C Model Setup 'inst22|altpll_component|auto_generated|pll1|clk[0]' +Slack : -17.450 +TNS : -16147.437 + +Type : Slow 1200mV 85C Model Setup 'inst13|altpll_component|auto_generated|pll1|clk[2]' +Slack : -7.331 +TNS : -4287.365 + +Type : Slow 1200mV 85C Model Setup 'inst12|altpll_component|auto_generated|pll1|clk[0]' +Slack : -4.994 +TNS : -47.649 + +Type : Slow 1200mV 85C Model Setup 'inst13|altpll_component|auto_generated|pll1|clk[1]' +Slack : -4.588 +TNS : -478.150 + +Type : Slow 1200mV 85C Model Setup 'MAIN_CLK' +Slack : -4.230 +TNS : -5479.268 + +Type : Slow 1200mV 85C Model Setup 'inst12|altpll_component|auto_generated|pll1|clk[3]' +Slack : 2.377 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Setup 'inst12|altpll_component|auto_generated|pll1|clk[1]' +Slack : 2.892 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Setup 'inst12|altpll_component|auto_generated|pll1|clk[4]' +Slack : 3.750 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Setup 'inst12|altpll_component|auto_generated|pll1|clk[2]' +Slack : 5.312 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Setup 'inst13|altpll_component|auto_generated|pll1|clk[0]' +Slack : 497.531 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Setup 'inst13|altpll_component|auto_generated|pll1|clk[3]' +Slack : 1997.881 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Hold 'inst13|altpll_component|auto_generated|pll1|clk[2]' +Slack : -11.047 +TNS : -9871.573 + +Type : Slow 1200mV 85C Model Hold 'MAIN_CLK' +Slack : -10.882 +TNS : -9731.628 + +Type : Slow 1200mV 85C Model Hold 'inst12|altpll_component|auto_generated|pll1|clk[0]' +Slack : -5.940 +TNS : -5.940 + +Type : Slow 1200mV 85C Model Hold 'inst13|altpll_component|auto_generated|pll1|clk[1]' +Slack : 0.283 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Hold 'inst22|altpll_component|auto_generated|pll1|clk[0]' +Slack : 0.342 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Hold 'inst13|altpll_component|auto_generated|pll1|clk[0]' +Slack : 0.376 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Hold 'inst13|altpll_component|auto_generated|pll1|clk[3]' +Slack : 0.389 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Hold 'inst12|altpll_component|auto_generated|pll1|clk[2]' +Slack : 1.541 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Hold 'inst12|altpll_component|auto_generated|pll1|clk[3]' +Slack : 2.366 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Hold 'inst12|altpll_component|auto_generated|pll1|clk[4]' +Slack : 3.005 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Hold 'inst12|altpll_component|auto_generated|pll1|clk[1]' +Slack : 4.128 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Recovery 'inst22|altpll_component|auto_generated|pll1|clk[0]' +Slack : -15.674 +TNS : -2798.000 + +Type : Slow 1200mV 85C Model Recovery 'inst12|altpll_component|auto_generated|pll1|clk[0]' +Slack : -8.406 +TNS : -16.812 + +Type : Slow 1200mV 85C Model Recovery 'inst13|altpll_component|auto_generated|pll1|clk[2]' +Slack : -4.536 +TNS : -782.022 + +Type : Slow 1200mV 85C Model Recovery 'inst13|altpll_component|auto_generated|pll1|clk[1]' +Slack : -4.460 +TNS : -652.825 + +Type : Slow 1200mV 85C Model Recovery 'MAIN_CLK' +Slack : -3.788 +TNS : -646.634 + +Type : Slow 1200mV 85C Model Recovery 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC' +Slack : -2.802 +TNS : -2.802 + +Type : Slow 1200mV 85C Model Recovery 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC' +Slack : -1.533 +TNS : -1.533 + +Type : Slow 1200mV 85C Model Recovery 'DVI_INT' +Slack : -0.826 +TNS : -0.826 + +Type : Slow 1200mV 85C Model Recovery 'E0_INT' +Slack : -0.766 +TNS : -0.766 + +Type : Slow 1200mV 85C Model Recovery 'nPCI_INTA' +Slack : -0.281 +TNS : -0.281 + +Type : Slow 1200mV 85C Model Recovery 'nPCI_INTD' +Slack : -0.267 +TNS : -0.267 + +Type : Slow 1200mV 85C Model Recovery 'nPCI_INTC' +Slack : -0.249 +TNS : -0.249 + +Type : Slow 1200mV 85C Model Recovery 'nPCI_INTB' +Slack : -0.188 +TNS : -0.188 + +Type : Slow 1200mV 85C Model Recovery 'PIC_INT' +Slack : -0.038 +TNS : -0.038 + +Type : Slow 1200mV 85C Model Removal 'inst13|altpll_component|auto_generated|pll1|clk[2]' +Slack : -10.353 +TNS : -1430.734 + +Type : Slow 1200mV 85C Model Removal 'MAIN_CLK' +Slack : -10.188 +TNS : -1400.869 + +Type : Slow 1200mV 85C Model Removal 'inst12|altpll_component|auto_generated|pll1|clk[0]' +Slack : -2.755 +TNS : -5.510 + +Type : Slow 1200mV 85C Model Removal 'PIC_INT' +Slack : -0.526 +TNS : -0.526 + +Type : Slow 1200mV 85C Model Removal 'nPCI_INTB' +Slack : -0.361 +TNS : -0.361 + +Type : Slow 1200mV 85C Model Removal 'nPCI_INTC' +Slack : -0.295 +TNS : -0.295 + +Type : Slow 1200mV 85C Model Removal 'nPCI_INTD' +Slack : -0.274 +TNS : -0.274 + +Type : Slow 1200mV 85C Model Removal 'nPCI_INTA' +Slack : -0.256 +TNS : -0.256 + +Type : Slow 1200mV 85C Model Removal 'E0_INT' +Slack : 0.237 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Removal 'DVI_INT' +Slack : 0.299 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Removal 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC' +Slack : 1.026 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Removal 'inst22|altpll_component|auto_generated|pll1|clk[0]' +Slack : 1.036 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Removal 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC' +Slack : 2.350 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Removal 'inst13|altpll_component|auto_generated|pll1|clk[1]' +Slack : 3.015 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'PIC_INT' +Slack : -3.000 +TNS : -4.134 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'nPCI_INTB' +Slack : -3.000 +TNS : -4.079 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'nPCI_INTD' +Slack : -3.000 +TNS : -4.070 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'nPCI_INTC' +Slack : -3.000 +TNS : -4.050 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'nPCI_INTA' +Slack : -3.000 +TNS : -4.038 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'DVI_INT' +Slack : -3.000 +TNS : -4.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'E0_INT' +Slack : -3.000 +TNS : -4.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC' +Slack : -1.000 +TNS : -1.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC' +Slack : -1.000 +TNS : -1.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'inst12|altpll_component|auto_generated|pll1|clk[0]' +Slack : 3.527 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'inst12|altpll_component|auto_generated|pll1|clk[1]' +Slack : 3.533 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'inst12|altpll_component|auto_generated|pll1|clk[2]' +Slack : 3.533 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'inst12|altpll_component|auto_generated|pll1|clk[3]' +Slack : 3.533 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'inst22|altpll_component|auto_generated|pll1|clk[0]' +Slack : 4.811 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'inst12|altpll_component|auto_generated|pll1|clk[4]' +Slack : 7.320 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'inst|altpll_component|auto_generated|pll1|clk[3]' +Slack : 10.398 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'MAIN_CLK' +Slack : 13.528 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'inst13|altpll_component|auto_generated|pll1|clk[2]' +Slack : 18.585 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'inst13|altpll_component|auto_generated|pll1|clk[1]' +Slack : 30.973 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'inst13|altpll_component|auto_generated|pll1|clk[0]' +Slack : 249.617 +TNS : 0.000 + +Type : Slow 1200mV 85C Model Minimum Pulse Width 'inst13|altpll_component|auto_generated|pll1|clk[3]' +Slack : 999.882 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Setup 'inst22|altpll_component|auto_generated|pll1|clk[0]' +Slack : -15.403 +TNS : -14377.209 + +Type : Slow 1200mV 0C Model Setup 'inst13|altpll_component|auto_generated|pll1|clk[2]' +Slack : -6.421 +TNS : -3676.693 + +Type : Slow 1200mV 0C Model Setup 'inst12|altpll_component|auto_generated|pll1|clk[0]' +Slack : -4.520 +TNS : -37.132 + +Type : Slow 1200mV 0C Model Setup 'inst13|altpll_component|auto_generated|pll1|clk[1]' +Slack : -4.094 +TNS : -426.105 + +Type : Slow 1200mV 0C Model Setup 'MAIN_CLK' +Slack : -3.696 +TNS : -4132.088 + +Type : Slow 1200mV 0C Model Setup 'inst12|altpll_component|auto_generated|pll1|clk[3]' +Slack : 2.718 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Setup 'inst12|altpll_component|auto_generated|pll1|clk[1]' +Slack : 2.995 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Setup 'inst12|altpll_component|auto_generated|pll1|clk[4]' +Slack : 3.994 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Setup 'inst12|altpll_component|auto_generated|pll1|clk[2]' +Slack : 5.426 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Setup 'inst13|altpll_component|auto_generated|pll1|clk[0]' +Slack : 497.772 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Setup 'inst13|altpll_component|auto_generated|pll1|clk[3]' +Slack : 1998.168 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Hold 'inst13|altpll_component|auto_generated|pll1|clk[2]' +Slack : -9.832 +TNS : -8727.393 + +Type : Slow 1200mV 0C Model Hold 'MAIN_CLK' +Slack : -9.617 +TNS : -8529.400 + +Type : Slow 1200mV 0C Model Hold 'inst12|altpll_component|auto_generated|pll1|clk[0]' +Slack : -5.065 +TNS : -5.065 + +Type : Slow 1200mV 0C Model Hold 'inst13|altpll_component|auto_generated|pll1|clk[1]' +Slack : 0.254 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Hold 'inst22|altpll_component|auto_generated|pll1|clk[0]' +Slack : 0.297 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Hold 'inst13|altpll_component|auto_generated|pll1|clk[0]' +Slack : 0.335 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Hold 'inst13|altpll_component|auto_generated|pll1|clk[3]' +Slack : 0.346 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Hold 'inst12|altpll_component|auto_generated|pll1|clk[2]' +Slack : 1.517 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Hold 'inst12|altpll_component|auto_generated|pll1|clk[3]' +Slack : 2.163 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Hold 'inst12|altpll_component|auto_generated|pll1|clk[4]' +Slack : 2.766 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Hold 'inst12|altpll_component|auto_generated|pll1|clk[1]' +Slack : 4.082 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Recovery 'inst22|altpll_component|auto_generated|pll1|clk[0]' +Slack : -13.902 +TNS : -2482.848 + +Type : Slow 1200mV 0C Model Recovery 'inst12|altpll_component|auto_generated|pll1|clk[0]' +Slack : -7.532 +TNS : -15.064 + +Type : Slow 1200mV 0C Model Recovery 'inst13|altpll_component|auto_generated|pll1|clk[1]' +Slack : -3.927 +TNS : -573.408 + +Type : Slow 1200mV 0C Model Recovery 'inst13|altpll_component|auto_generated|pll1|clk[2]' +Slack : -3.851 +TNS : -663.617 + +Type : Slow 1200mV 0C Model Recovery 'MAIN_CLK' +Slack : -3.223 +TNS : -549.949 + +Type : Slow 1200mV 0C Model Recovery 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC' +Slack : -2.555 +TNS : -2.555 + +Type : Slow 1200mV 0C Model Recovery 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC' +Slack : -1.377 +TNS : -1.377 + +Type : Slow 1200mV 0C Model Recovery 'DVI_INT' +Slack : -0.706 +TNS : -0.706 + +Type : Slow 1200mV 0C Model Recovery 'E0_INT' +Slack : -0.653 +TNS : -0.653 + +Type : Slow 1200mV 0C Model Recovery 'nPCI_INTA' +Slack : -0.192 +TNS : -0.192 + +Type : Slow 1200mV 0C Model Recovery 'nPCI_INTD' +Slack : -0.190 +TNS : -0.190 + +Type : Slow 1200mV 0C Model Recovery 'nPCI_INTC' +Slack : -0.180 +TNS : -0.180 + +Type : Slow 1200mV 0C Model Recovery 'nPCI_INTB' +Slack : -0.104 +TNS : -0.104 + +Type : Slow 1200mV 0C Model Recovery 'PIC_INT' +Slack : 0.013 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Removal 'inst13|altpll_component|auto_generated|pll1|clk[2]' +Slack : -9.193 +TNS : -1262.369 + +Type : Slow 1200mV 0C Model Removal 'MAIN_CLK' +Slack : -8.978 +TNS : -1223.454 + +Type : Slow 1200mV 0C Model Removal 'inst12|altpll_component|auto_generated|pll1|clk[0]' +Slack : -2.195 +TNS : -4.390 + +Type : Slow 1200mV 0C Model Removal 'PIC_INT' +Slack : -0.527 +TNS : -0.527 + +Type : Slow 1200mV 0C Model Removal 'nPCI_INTB' +Slack : -0.384 +TNS : -0.384 + +Type : Slow 1200mV 0C Model Removal 'nPCI_INTC' +Slack : -0.316 +TNS : -0.316 + +Type : Slow 1200mV 0C Model Removal 'nPCI_INTD' +Slack : -0.288 +TNS : -0.288 + +Type : Slow 1200mV 0C Model Removal 'nPCI_INTA' +Slack : -0.283 +TNS : -0.283 + +Type : Slow 1200mV 0C Model Removal 'E0_INT' +Slack : 0.170 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Removal 'DVI_INT' +Slack : 0.223 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Removal 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC' +Slack : 0.914 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Removal 'inst22|altpll_component|auto_generated|pll1|clk[0]' +Slack : 0.936 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Removal 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC' +Slack : 2.150 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Removal 'inst13|altpll_component|auto_generated|pll1|clk[1]' +Slack : 2.663 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'PIC_INT' +Slack : -3.000 +TNS : -4.036 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'nPCI_INTB' +Slack : -3.000 +TNS : -4.036 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'nPCI_INTD' +Slack : -3.000 +TNS : -4.012 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'nPCI_INTA' +Slack : -3.000 +TNS : -4.002 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'DVI_INT' +Slack : -3.000 +TNS : -4.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'E0_INT' +Slack : -3.000 +TNS : -4.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'nPCI_INTC' +Slack : -3.000 +TNS : -4.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC' +Slack : -1.000 +TNS : -1.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC' +Slack : -1.000 +TNS : -1.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'inst12|altpll_component|auto_generated|pll1|clk[0]' +Slack : 3.517 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'inst12|altpll_component|auto_generated|pll1|clk[2]' +Slack : 3.528 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'inst12|altpll_component|auto_generated|pll1|clk[1]' +Slack : 3.529 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'inst12|altpll_component|auto_generated|pll1|clk[3]' +Slack : 3.529 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'inst22|altpll_component|auto_generated|pll1|clk[0]' +Slack : 4.909 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'inst12|altpll_component|auto_generated|pll1|clk[4]' +Slack : 7.316 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'inst|altpll_component|auto_generated|pll1|clk[3]' +Slack : 10.392 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'MAIN_CLK' +Slack : 13.634 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'inst13|altpll_component|auto_generated|pll1|clk[2]' +Slack : 18.774 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'inst13|altpll_component|auto_generated|pll1|clk[1]' +Slack : 30.967 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'inst13|altpll_component|auto_generated|pll1|clk[0]' +Slack : 249.612 +TNS : 0.000 + +Type : Slow 1200mV 0C Model Minimum Pulse Width 'inst13|altpll_component|auto_generated|pll1|clk[3]' +Slack : 999.877 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Setup 'inst22|altpll_component|auto_generated|pll1|clk[0]' +Slack : -9.748 +TNS : -9757.013 + +Type : Fast 1200mV 0C Model Setup 'inst13|altpll_component|auto_generated|pll1|clk[2]' +Slack : -3.484 +TNS : -1911.267 + +Type : Fast 1200mV 0C Model Setup 'inst12|altpll_component|auto_generated|pll1|clk[0]' +Slack : -2.773 +TNS : -9.357 + +Type : Fast 1200mV 0C Model Setup 'inst13|altpll_component|auto_generated|pll1|clk[1]' +Slack : -2.483 +TNS : -260.497 + +Type : Fast 1200mV 0C Model Setup 'MAIN_CLK' +Slack : -1.767 +TNS : -1399.694 + +Type : Fast 1200mV 0C Model Setup 'inst12|altpll_component|auto_generated|pll1|clk[1]' +Slack : 3.283 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Setup 'inst12|altpll_component|auto_generated|pll1|clk[3]' +Slack : 3.689 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Setup 'inst12|altpll_component|auto_generated|pll1|clk[4]' +Slack : 4.868 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Setup 'inst12|altpll_component|auto_generated|pll1|clk[2]' +Slack : 5.744 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Setup 'inst13|altpll_component|auto_generated|pll1|clk[0]' +Slack : 498.517 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Setup 'inst13|altpll_component|auto_generated|pll1|clk[3]' +Slack : 1998.908 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Hold 'inst13|altpll_component|auto_generated|pll1|clk[2]' +Slack : -6.775 +TNS : -6188.069 + +Type : Fast 1200mV 0C Model Hold 'MAIN_CLK' +Slack : -6.521 +TNS : -5940.597 + +Type : Fast 1200mV 0C Model Hold 'inst12|altpll_component|auto_generated|pll1|clk[0]' +Slack : -3.440 +TNS : -3.440 + +Type : Fast 1200mV 0C Model Hold 'inst13|altpll_component|auto_generated|pll1|clk[1]' +Slack : 0.136 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Hold 'inst22|altpll_component|auto_generated|pll1|clk[0]' +Slack : 0.178 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Hold 'inst13|altpll_component|auto_generated|pll1|clk[0]' +Slack : 0.197 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Hold 'inst13|altpll_component|auto_generated|pll1|clk[3]' +Slack : 0.204 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Hold 'inst12|altpll_component|auto_generated|pll1|clk[3]' +Slack : 1.296 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Hold 'inst12|altpll_component|auto_generated|pll1|clk[2]' +Slack : 1.392 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Hold 'inst12|altpll_component|auto_generated|pll1|clk[4]' +Slack : 1.655 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Hold 'inst12|altpll_component|auto_generated|pll1|clk[1]' +Slack : 3.971 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Recovery 'inst22|altpll_component|auto_generated|pll1|clk[0]' +Slack : -9.449 +TNS : -1688.035 + +Type : Fast 1200mV 0C Model Recovery 'inst12|altpll_component|auto_generated|pll1|clk[0]' +Slack : -4.842 +TNS : -9.684 + +Type : Fast 1200mV 0C Model Recovery 'inst13|altpll_component|auto_generated|pll1|clk[1]' +Slack : -2.521 +TNS : -370.829 + +Type : Fast 1200mV 0C Model Recovery 'inst13|altpll_component|auto_generated|pll1|clk[2]' +Slack : -2.077 +TNS : -353.703 + +Type : Fast 1200mV 0C Model Recovery 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC' +Slack : -1.593 +TNS : -1.593 + +Type : Fast 1200mV 0C Model Recovery 'MAIN_CLK' +Slack : -1.560 +TNS : -261.778 + +Type : Fast 1200mV 0C Model Recovery 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC' +Slack : -0.866 +TNS : -0.866 + +Type : Fast 1200mV 0C Model Recovery 'DVI_INT' +Slack : -0.475 +TNS : -0.475 + +Type : Fast 1200mV 0C Model Recovery 'E0_INT' +Slack : -0.438 +TNS : -0.438 + +Type : Fast 1200mV 0C Model Recovery 'PIC_INT' +Slack : -0.086 +TNS : -0.086 + +Type : Fast 1200mV 0C Model Recovery 'nPCI_INTA' +Slack : 0.253 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Recovery 'nPCI_INTC' +Slack : 0.262 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Recovery 'nPCI_INTD' +Slack : 0.263 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Recovery 'nPCI_INTB' +Slack : 0.294 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Removal 'inst13|altpll_component|auto_generated|pll1|clk[2]' +Slack : -6.385 +TNS : -890.317 + +Type : Fast 1200mV 0C Model Removal 'MAIN_CLK' +Slack : -6.131 +TNS : -844.343 + +Type : Fast 1200mV 0C Model Removal 'inst12|altpll_component|auto_generated|pll1|clk[0]' +Slack : -1.544 +TNS : -3.088 + +Type : Fast 1200mV 0C Model Removal 'nPCI_INTB' +Slack : -0.648 +TNS : -0.648 + +Type : Fast 1200mV 0C Model Removal 'nPCI_INTD' +Slack : -0.607 +TNS : -0.607 + +Type : Fast 1200mV 0C Model Removal 'nPCI_INTA' +Slack : -0.603 +TNS : -0.603 + +Type : Fast 1200mV 0C Model Removal 'nPCI_INTC' +Slack : -0.601 +TNS : -0.601 + +Type : Fast 1200mV 0C Model Removal 'PIC_INT' +Slack : -0.261 +TNS : -0.261 + +Type : Fast 1200mV 0C Model Removal 'E0_INT' +Slack : 0.109 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Removal 'DVI_INT' +Slack : 0.148 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Removal 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC' +Slack : 0.560 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Removal 'inst22|altpll_component|auto_generated|pll1|clk[0]' +Slack : 0.568 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Removal 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC' +Slack : 1.306 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Removal 'inst13|altpll_component|auto_generated|pll1|clk[1]' +Slack : 1.739 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'PIC_INT' +Slack : -3.000 +TNS : -5.254 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'nPCI_INTD' +Slack : -3.000 +TNS : -5.059 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'nPCI_INTB' +Slack : -3.000 +TNS : -5.025 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'nPCI_INTC' +Slack : -3.000 +TNS : -5.003 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'nPCI_INTA' +Slack : -3.000 +TNS : -4.993 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'E0_INT' +Slack : -3.000 +TNS : -4.216 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'DVI_INT' +Slack : -3.000 +TNS : -4.207 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC' +Slack : -1.000 +TNS : -1.000 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC' +Slack : -1.000 +TNS : -1.000 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'inst12|altpll_component|auto_generated|pll1|clk[0]' +Slack : 3.538 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'inst12|altpll_component|auto_generated|pll1|clk[1]' +Slack : 3.563 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'inst12|altpll_component|auto_generated|pll1|clk[2]' +Slack : 3.567 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'inst12|altpll_component|auto_generated|pll1|clk[3]' +Slack : 3.568 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'inst22|altpll_component|auto_generated|pll1|clk[0]' +Slack : 4.773 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'inst12|altpll_component|auto_generated|pll1|clk[4]' +Slack : 7.355 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'inst|altpll_component|auto_generated|pll1|clk[3]' +Slack : 10.398 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'MAIN_CLK' +Slack : 13.572 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'inst13|altpll_component|auto_generated|pll1|clk[2]' +Slack : 18.964 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'inst13|altpll_component|auto_generated|pll1|clk[1]' +Slack : 30.983 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'inst13|altpll_component|auto_generated|pll1|clk[0]' +Slack : 249.649 +TNS : 0.000 + +Type : Fast 1200mV 0C Model Minimum Pulse Width 'inst13|altpll_component|auto_generated|pll1|clk[3]' +Slack : 999.914 +TNS : 0.000 + +------------------------------------------------------------ diff --git a/FPGA_by_Fredi/firebee1.tan.rpt b/FPGA_by_Fredi/firebee1.tan.rpt deleted file mode 100644 index b84e104..0000000 --- a/FPGA_by_Fredi/firebee1.tan.rpt +++ /dev/null @@ -1,6936 +0,0 @@ -Classic Timing Analyzer report for firebee1 -Wed Dec 15 02:25:22 2010 -Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition - - ---------------------- -; Table of Contents ; ---------------------- - 1. Legal Notice - 2. Timing Analyzer Summary - 3. Timing Analyzer Settings - 4. Clock Settings Summary - 5. Parallel Compilation - 6. Clock Setup: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' - 7. Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' - 8. Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' - 9. Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' - 10. Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' - 11. Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' - 12. Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' - 13. Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' - 14. Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' - 15. Clock Setup: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' - 16. Clock Setup: 'CLK33M' - 17. Clock Setup: 'MAIN_CLK' - 18. Clock Hold: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' - 19. Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' - 20. Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' - 21. Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' - 22. Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' - 23. Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' - 24. Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' - 25. Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' - 26. Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' - 27. Clock Hold: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' - 28. Clock Hold: 'CLK33M' - 29. Clock Hold: 'MAIN_CLK' - 30. tsu - 31. tco - 32. tpd - 33. th - 34. Board Trace Model Assignments - 35. Input Transition Times - 36. Slow Corner Signal Integrity Metrics - 37. Fast Corner Signal Integrity Metrics - 38. Ignored Timing Assignments - 39. Timing Analyzer Messages - - - ----------------- -; Legal Notice ; ----------------- -Copyright (C) 1991-2010 Altera Corporation -Your use of Altera Corporation's design tools, logic functions -and other software and tools, and its AMPP partner logic -functions, and any output files from any of the foregoing -(including device programming or simulation files), and any -associated documentation or information are expressly subject -to the terms and conditions of the Altera Program License -Subscription Agreement, Altera MegaCore Function License -Agreement, or other applicable license agreement, including, -without limitation, that your use is for the sole purpose of -programming logic devices manufactured by Altera and sold by -Altera or its authorized distributors. Please refer to the -applicable agreement for further details. - - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Timing Analyzer Summary ; -+-----------------------------------------------------------------------------------------+-------------+-----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+ -; Type ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ; -+-----------------------------------------------------------------------------------------+-------------+-----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+ -; Worst-case tsu ; -4.528 ns ; 1.000 ns ; 5.528 ns ; MAIN_CLK ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state ; -- ; MAIN_CLK ; 6867 ; -; Worst-case tco ; -14.840 ns ; 1.000 ns ; 15.840 ns ; interrupt_handler:nobody|INT_LATCH[8] ; nIRQ[5] ; MAIN_CLK ; -- ; 4976 ; -; Worst-case tpd ; -11.944 ns ; 1.000 ns ; 12.944 ns ; nFB_CS1 ; FB_AD[18] ; -- ; -- ; 514 ; -; Worst-case th ; -0.401 ns ; 1.000 ns ; 1.401 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[9] ; -- ; MAIN_CLK ; 117 ; -; Clock Setup: 'CLK33M' ; -5.966 ns ; 33.00 MHz ( period = 30.303 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 3741 ; -; Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' ; -4.615 ns ; 24.98 MHz ( period = 40.033 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 3741 ; -; Clock Setup: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' ; -4.294 ns ; 95.92 MHz ( period = 10.425 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 3741 ; -; Clock Setup: 'MAIN_CLK' ; -4.261 ns ; 33.00 MHz ( period = 30.303 ns ) ; N/A ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 27347 ; -; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' ; -2.673 ns ; 132.01 MHz ( period = 7.575 ns ) ; N/A ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 86 ; -; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' ; -1.712 ns ; 66.00 MHz ( period = 15.151 ns ) ; N/A ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 29 ; -; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' ; 1.672 ns ; 132.01 MHz ( period = 7.575 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0 ; -; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' ; 2.965 ns ; 132.01 MHz ( period = 7.575 ns ) ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 0 ; -; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' ; 5.299 ns ; 132.01 MHz ( period = 7.575 ns ) ; N/A ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; 0 ; -; Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' ; 28.590 ns ; 15.99 MHz ( period = 62.552 ns ) ; 186.15 MHz ( period = 5.372 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0 ; -; Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' ; 498.663 ns ; 2.00 MHz ( period = 500.416 ns ) ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0 ; -; Clock Setup: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' ; 1997.239 ns ; 0.50 MHz ( period = 1999.998 ns ) ; 362.45 MHz ( period = 2.759 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0 ; -; Clock Hold: 'MAIN_CLK' ; -3.786 ns ; 33.00 MHz ( period = 30.303 ns ) ; N/A ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0] ; MAIN_CLK ; MAIN_CLK ; 108 ; -; Clock Hold: 'CLK33M' ; -0.687 ns ; 33.00 MHz ( period = 30.303 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; CLK33M ; CLK33M ; 26 ; -; Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' ; -0.454 ns ; 24.98 MHz ( period = 40.033 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 26 ; -; Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' ; 0.502 ns ; 15.99 MHz ( period = 62.552 ns ) ; N/A ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0 ; -; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' ; 0.502 ns ; 132.01 MHz ( period = 7.575 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0 ; -; Clock Hold: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' ; 0.502 ns ; 95.92 MHz ( period = 10.425 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0 ; -; Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' ; 0.564 ns ; 2.00 MHz ( period = 500.416 ns ) ; N/A ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0 ; -; Clock Hold: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' ; 0.825 ns ; 0.50 MHz ( period = 1999.998 ns ) ; N/A ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0 ; -; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' ; 1.825 ns ; 132.01 MHz ( period = 7.575 ns ) ; N/A ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; 0 ; -; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' ; 2.664 ns ; 66.00 MHz ( period = 15.151 ns ) ; N/A ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0 ; -; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' ; 3.263 ns ; 132.01 MHz ( period = 7.575 ns ) ; N/A ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0 ; -; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' ; 4.336 ns ; 132.01 MHz ( period = 7.575 ns ) ; N/A ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 0 ; -; Total number of failed paths ; ; ; ; ; ; ; ; 51319 ; -+-----------------------------------------------------------------------------------------+-------------+-----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Timing Analyzer Settings ; -+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+ -; Option ; Setting ; From ; To ; Entity Name ; -+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+ -; Device Name ; EP3C40F484C6 ; ; ; ; -; Timing Models ; Final ; ; ; ; -; Default hold multicycle ; Same as Multicycle ; ; ; ; -; Cut paths between unrelated clock domains ; On ; ; ; ; -; Cut off read during write signal paths ; On ; ; ; ; -; Cut off feedback from I/O pins ; On ; ; ; ; -; Report Combined Fast/Slow Timing ; Off ; ; ; ; -; tpd Requirement ; 1 ns ; ; ; ; -; th Requirement ; 1 ns ; ; ; ; -; tsu Requirement ; 1 ns ; ; ; ; -; tco Requirement ; 1 ns ; ; ; ; -; fmax Requirement ; 30 ns ; ; ; ; -; Ignore Clock Settings ; Off ; ; ; ; -; Analyze latches as synchronous elements ; On ; ; ; ; -; Enable Recovery/Removal analysis ; Off ; ; ; ; -; Enable Clock Latency ; Off ; ; ; ; -; Use TimeQuest Timing Analyzer ; Off ; ; ; ; -; Nominal Core Supply Voltage ; 1.2V ; ; ; ; -; Minimum Core Junction Temperature ; 0 ; ; ; ; -; Maximum Core Junction Temperature ; 85 ; ; ; ; -; Number of source nodes to report per destination node ; 10 ; ; ; ; -; Number of destination nodes to report ; 10 ; ; ; ; -; Number of paths to report ; 200 ; ; ; ; -; Report Minimum Timing Checks ; Off ; ; ; ; -; Use Fast Timing Models ; Off ; ; ; ; -; Report IO Paths Separately ; Off ; ; ; ; -; Perform Multicorner Analysis ; On ; ; ; ; -; Reports the worst-case path for each clock domain and analysis ; Off ; ; ; ; -; Reports worst-case timing paths for each clock domain and analysis ; On ; ; ; ; -; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100 ; ; ; ; -; Removes common clock path pessimism (CCPP) during slack computation ; On ; ; ; ; -; Output I/O Timing Endpoint ; Near End ; ; ; ; -; Cut Timing Path ; On ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a ; dcfifo_0hh1 ; -; Cut Timing Path ; On ; rdptr_g ; ws_dgrp|dffpipe17|dffe18a ; dcfifo_0hh1 ; -; Cut Timing Path ; On ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a ; dcfifo_3fh1 ; -; Cut Timing Path ; On ; rdptr_g ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_3fh1 ; -; Cut Timing Path ; On ; rdptr_g ; ws_dgrp|dffpipe22|dffe23a ; dcfifo_8fi1 ; -; Input Maximum Delay ; 4 ns ; * ; FB_ALE ; ; -; Maximum Delay ; 5 ns ; FB_AD ; BA ; ; -; Maximum Delay ; 5 ns ; FB_AD ; VA ; ; -; Maximum Delay ; 5 ns ; FB_AD ; nVRAS ; ; -+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Settings Summary ; -+--------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+ -; Clock Node Name ; Clock Setting Name ; Type ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ; -+--------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+ -; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; ; PLL output ; 0.5 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 1 ; 66 ; -9.578 ns ; ; -; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[1] ; ; PLL output ; 2.46 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 67 ; 900 ; -9.578 ns ; ; -; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[2] ; ; PLL output ; 24.57 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 67 ; 90 ; -9.578 ns ; ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; ; PLL output ; 2.0 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 109 ; 1800 ; -1.864 ns ; ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; ; PLL output ; 15.99 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 109 ; 225 ; -1.864 ns ; ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; ; PLL output ; 24.98 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 109 ; 144 ; -1.864 ns ; ; -; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3] ; ; PLL output ; 47.96 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 109 ; 75 ; -1.864 ns ; ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; ; PLL output ; 132.01 MHz ; 0.000 ns ; 0.000 ns ; MAIN_CLK ; 4 ; 1 ; -3.620 ns ; ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; ; PLL output ; 132.01 MHz ; 0.000 ns ; 0.000 ns ; MAIN_CLK ; 4 ; 1 ; -1.094 ns ; ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; ; PLL output ; 132.01 MHz ; 0.000 ns ; 0.000 ns ; MAIN_CLK ; 4 ; 1 ; 2.693 ns ; ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; ; PLL output ; 132.01 MHz ; 0.000 ns ; 0.000 ns ; MAIN_CLK ; 4 ; 1 ; 1.115 ns ; ; -; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; ; PLL output ; 66.0 MHz ; 0.000 ns ; 0.000 ns ; MAIN_CLK ; 2 ; 1 ; -4.884 ns ; ; -; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; ; PLL output ; 95.92 MHz ; 0.000 ns ; 0.000 ns ; CLK33M ; 218 ; 75 ; -2.843 ns ; ; -; CLK33M ; ; User Pin ; 33.0 MHz ; 0.000 ns ; 0.000 ns ; -- ; N/A ; N/A ; N/A ; ; -; MAIN_CLK ; ; User Pin ; 33.0 MHz ; 0.000 ns ; 0.000 ns ; -- ; N/A ; N/A ; N/A ; ; -+--------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+ - - -Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time. -+-------------------------------------+ -; Parallel Compilation ; -+----------------------------+--------+ -; Processors ; Number ; -+----------------------------+--------+ -; Number detected on machine ; 4 ; -; Maximum allowed ; 1 ; -+----------------------------+--------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Setup: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' ; -+-------------+---------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; -+-------------+---------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; 1997.239 ns ; 362.45 MHz ( period = 2.759 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.574 ns ; -; 1997.297 ns ; 370.23 MHz ( period = 2.701 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.516 ns ; -; 1997.355 ns ; 378.36 MHz ( period = 2.643 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.458 ns ; -; 1997.413 ns ; 386.85 MHz ( period = 2.585 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.400 ns ; -; 1997.476 ns ; 396.51 MHz ( period = 2.522 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.337 ns ; -; 1997.531 ns ; 405.35 MHz ( period = 2.467 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.282 ns ; -; 1997.593 ns ; 415.80 MHz ( period = 2.405 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.220 ns ; -; 1997.626 ns ; 421.59 MHz ( period = 2.372 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.187 ns ; -; 1997.647 ns ; 425.35 MHz ( period = 2.351 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.166 ns ; -; 1997.684 ns ; 432.15 MHz ( period = 2.314 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.129 ns ; -; 1997.684 ns ; 432.15 MHz ( period = 2.314 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.129 ns ; -; 1997.709 ns ; 436.87 MHz ( period = 2.289 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.104 ns ; -; 1997.742 ns ; 443.26 MHz ( period = 2.256 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.071 ns ; -; 1997.742 ns ; 443.26 MHz ( period = 2.256 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.071 ns ; -; 1997.742 ns ; 443.26 MHz ( period = 2.256 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.071 ns ; -; 1997.765 ns ; 447.83 MHz ( period = 2.233 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 2.049 ns ; -; 1997.800 ns ; 454.96 MHz ( period = 2.198 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.013 ns ; -; 1997.800 ns ; 454.96 MHz ( period = 2.198 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.013 ns ; -; 1997.800 ns ; 454.96 MHz ( period = 2.198 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.013 ns ; -; 1997.800 ns ; 454.96 MHz ( period = 2.198 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 2.013 ns ; -; 1997.822 ns ; 459.56 MHz ( period = 2.176 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.992 ns ; -; 1997.858 ns ; 467.29 MHz ( period = 2.140 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.955 ns ; -; 1997.858 ns ; 467.29 MHz ( period = 2.140 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.955 ns ; -; 1997.858 ns ; 467.29 MHz ( period = 2.140 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.955 ns ; -; 1997.858 ns ; 467.29 MHz ( period = 2.140 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.955 ns ; -; 1997.863 ns ; 468.38 MHz ( period = 2.135 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.950 ns ; -; 1997.880 ns ; 472.14 MHz ( period = 2.118 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.934 ns ; -; 1997.916 ns ; 480.31 MHz ( period = 2.082 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.897 ns ; -; 1997.916 ns ; 480.31 MHz ( period = 2.082 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.897 ns ; -; 1997.916 ns ; 480.31 MHz ( period = 2.082 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.897 ns ; -; 1997.916 ns ; 480.31 MHz ( period = 2.082 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.897 ns ; -; 1997.918 ns ; 480.77 MHz ( period = 2.080 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.895 ns ; -; 1997.921 ns ; 481.46 MHz ( period = 2.077 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.892 ns ; -; 1997.941 ns ; 486.14 MHz ( period = 2.057 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.873 ns ; -; 1997.974 ns ; 494.07 MHz ( period = 2.024 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.839 ns ; -; 1997.974 ns ; 494.07 MHz ( period = 2.024 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.839 ns ; -; 1997.974 ns ; 494.07 MHz ( period = 2.024 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.839 ns ; -; 1997.974 ns ; 494.07 MHz ( period = 2.024 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.839 ns ; -; 1997.976 ns ; 494.56 MHz ( period = 2.022 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.837 ns ; -; 1997.979 ns ; 495.29 MHz ( period = 2.019 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.834 ns ; -; 1997.980 ns ; 495.54 MHz ( period = 2.018 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.833 ns ; -; 1997.995 ns ; 499.25 MHz ( period = 2.003 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.819 ns ; -; 1998.032 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.781 ns ; -; 1998.032 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.781 ns ; -; 1998.032 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.781 ns ; -; 1998.032 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.781 ns ; -; 1998.034 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.779 ns ; -; 1998.034 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.779 ns ; -; 1998.037 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.776 ns ; -; 1998.038 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.775 ns ; -; 1998.055 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.759 ns ; -; 1998.090 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.723 ns ; -; 1998.090 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.723 ns ; -; 1998.090 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.723 ns ; -; 1998.091 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.723 ns ; -; 1998.092 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.721 ns ; -; 1998.092 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.721 ns ; -; 1998.095 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.718 ns ; -; 1998.096 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.717 ns ; -; 1998.096 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.717 ns ; -; 1998.113 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.701 ns ; -; 1998.148 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.665 ns ; -; 1998.148 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.665 ns ; -; 1998.149 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.665 ns ; -; 1998.149 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.665 ns ; -; 1998.150 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.663 ns ; -; 1998.150 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.663 ns ; -; 1998.152 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.662 ns ; -; 1998.153 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.660 ns ; -; 1998.154 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.659 ns ; -; 1998.154 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.659 ns ; -; 1998.167 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.647 ns ; -; 1998.206 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.607 ns ; -; 1998.207 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.607 ns ; -; 1998.207 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.607 ns ; -; 1998.207 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.607 ns ; -; 1998.208 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.605 ns ; -; 1998.208 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.605 ns ; -; 1998.209 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.605 ns ; -; 1998.210 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.604 ns ; -; 1998.211 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.602 ns ; -; 1998.212 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.601 ns ; -; 1998.212 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.601 ns ; -; 1998.265 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.549 ns ; -; 1998.265 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.549 ns ; -; 1998.265 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.549 ns ; -; 1998.265 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.549 ns ; -; 1998.266 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.547 ns ; -; 1998.266 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.547 ns ; -; 1998.267 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.547 ns ; -; 1998.267 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.547 ns ; -; 1998.268 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.546 ns ; -; 1998.269 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.544 ns ; -; 1998.270 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.543 ns ; -; 1998.270 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.543 ns ; -; 1998.323 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.491 ns ; -; 1998.323 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.491 ns ; -; 1998.323 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.491 ns ; -; 1998.323 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.491 ns ; -; 1998.324 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.489 ns ; -; 1998.324 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.489 ns ; -; 1998.325 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.489 ns ; -; 1998.325 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.489 ns ; -; 1998.326 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.488 ns ; -; 1998.328 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.486 ns ; -; 1998.328 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.485 ns ; -; 1998.328 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.485 ns ; -; 1998.328 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.486 ns ; -; 1998.381 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.433 ns ; -; 1998.381 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.433 ns ; -; 1998.381 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.433 ns ; -; 1998.381 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.433 ns ; -; 1998.382 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.432 ns ; -; 1998.382 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.431 ns ; -; 1998.383 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.431 ns ; -; 1998.383 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.431 ns ; -; 1998.383 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.431 ns ; -; 1998.384 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.430 ns ; -; 1998.386 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.428 ns ; -; 1998.386 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.427 ns ; -; 1998.386 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.427 ns ; -; 1998.386 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.428 ns ; -; 1998.439 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.375 ns ; -; 1998.439 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.375 ns ; -; 1998.439 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.375 ns ; -; 1998.439 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.375 ns ; -; 1998.440 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.374 ns ; -; 1998.440 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.373 ns ; -; 1998.441 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.373 ns ; -; 1998.441 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.373 ns ; -; 1998.441 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.373 ns ; -; 1998.442 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.372 ns ; -; 1998.442 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.372 ns ; -; 1998.444 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.370 ns ; -; 1998.444 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.369 ns ; -; 1998.444 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.370 ns ; -; 1998.445 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.369 ns ; -; 1998.497 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.317 ns ; -; 1998.497 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.317 ns ; -; 1998.497 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.317 ns ; -; 1998.497 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.317 ns ; -; 1998.498 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.316 ns ; -; 1998.499 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.315 ns ; -; 1998.499 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.315 ns ; -; 1998.499 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.315 ns ; -; 1998.499 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.315 ns ; -; 1998.500 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.314 ns ; -; 1998.500 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.314 ns ; -; 1998.500 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.314 ns ; -; 1998.502 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.312 ns ; -; 1998.502 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.813 ns ; 1.311 ns ; -; 1998.502 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.312 ns ; -; 1998.503 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.311 ns ; -; 1998.671 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 1.143 ns ; -; 1999.023 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.791 ns ; -; 1999.024 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.790 ns ; -; 1999.025 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.789 ns ; -; 1999.025 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.789 ns ; -; 1999.026 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.788 ns ; -; 1999.026 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.788 ns ; -; 1999.026 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.788 ns ; -; 1999.027 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.787 ns ; -; 1999.027 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.787 ns ; -; 1999.027 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.787 ns ; -; 1999.027 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.787 ns ; -; 1999.027 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.787 ns ; -; 1999.028 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.786 ns ; -; 1999.028 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.786 ns ; -; 1999.029 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.785 ns ; -; 1999.029 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.785 ns ; -; 1999.031 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 1999.998 ns ; 1999.814 ns ; 0.783 ns ; -+-------------+---------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' ; -+------------+---------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; -+------------+---------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; 498.663 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.569 ns ; -; 498.663 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.569 ns ; -; 498.663 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.569 ns ; -; 498.663 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.569 ns ; -; 498.663 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.569 ns ; -; 498.729 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.503 ns ; -; 498.743 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.489 ns ; -; 498.787 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.445 ns ; -; 498.800 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.432 ns ; -; 498.801 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.431 ns ; -; 498.858 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.374 ns ; -; 498.859 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.373 ns ; -; 498.894 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.338 ns ; -; 498.916 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.316 ns ; -; 498.917 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 1.315 ns ; -; 499.319 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 0.913 ns ; -; 499.422 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 0.810 ns ; -; 499.444 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 0.788 ns ; -; 499.449 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 500.416 ns ; 500.232 ns ; 0.783 ns ; -+------------+---------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' ; -+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; -+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; 28.590 ns ; 186.15 MHz ( period = 5.372 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 31.276 ns ; 31.135 ns ; 2.545 ns ; -; 28.759 ns ; 198.65 MHz ( period = 5.034 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_PULSE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 31.276 ns ; 31.135 ns ; 2.376 ns ; -; 54.429 ns ; 123.11 MHz ( period = 8.123 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.941 ns ; -; 54.452 ns ; 123.46 MHz ( period = 8.100 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.920 ns ; -; 54.563 ns ; 125.17 MHz ( period = 7.989 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.803 ns ; -; 54.586 ns ; 125.53 MHz ( period = 7.966 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.782 ns ; -; 54.600 ns ; 125.75 MHz ( period = 7.952 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.766 ns ; -; 54.623 ns ; 126.12 MHz ( period = 7.929 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.745 ns ; -; 54.812 ns ; 129.20 MHz ( period = 7.740 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.551 ns ; -; 54.822 ns ; 129.37 MHz ( period = 7.730 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.550 ns ; -; 54.835 ns ; 129.58 MHz ( period = 7.717 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 7.530 ns ; -; 54.845 ns ; 129.75 MHz ( period = 7.707 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.374 ns ; 7.529 ns ; -; 54.868 ns ; 130.14 MHz ( period = 7.684 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 7.491 ns ; -; 54.889 ns ; 130.50 MHz ( period = 7.663 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.474 ns ; -; 54.889 ns ; 130.50 MHz ( period = 7.663 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.481 ns ; -; 54.889 ns ; 130.50 MHz ( period = 7.663 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.481 ns ; -; 54.889 ns ; 130.50 MHz ( period = 7.663 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.481 ns ; -; 54.910 ns ; 130.86 MHz ( period = 7.642 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.456 ns ; -; 54.912 ns ; 130.89 MHz ( period = 7.640 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 7.453 ns ; -; 54.912 ns ; 130.89 MHz ( period = 7.640 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.460 ns ; -; 54.912 ns ; 130.89 MHz ( period = 7.640 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.460 ns ; -; 54.912 ns ; 130.89 MHz ( period = 7.640 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.460 ns ; -; 54.933 ns ; 131.25 MHz ( period = 7.619 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.435 ns ; -; 54.944 ns ; 131.44 MHz ( period = 7.608 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_FF ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.417 ns ; -; 54.947 ns ; 131.49 MHz ( period = 7.605 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.414 ns ; -; 54.948 ns ; 131.51 MHz ( period = 7.604 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.413 ns ; -; 54.948 ns ; 131.51 MHz ( period = 7.604 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.413 ns ; -; 54.967 ns ; 131.84 MHz ( period = 7.585 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_FF ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.396 ns ; -; 54.970 ns ; 131.89 MHz ( period = 7.582 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.393 ns ; -; 54.971 ns ; 131.91 MHz ( period = 7.581 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.392 ns ; -; 54.971 ns ; 131.91 MHz ( period = 7.581 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.392 ns ; -; 54.979 ns ; 132.05 MHz ( period = 7.573 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_DR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.382 ns ; -; 54.981 ns ; 132.08 MHz ( period = 7.571 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.387 ns ; -; 54.996 ns ; 132.35 MHz ( period = 7.556 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.374 ns ; -; 55.002 ns ; 132.45 MHz ( period = 7.550 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_DR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.361 ns ; -; 55.002 ns ; 132.45 MHz ( period = 7.550 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.355 ns ; 7.353 ns ; -; 55.010 ns ; 132.59 MHz ( period = 7.542 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.362 ns ; -; 55.035 ns ; 133.03 MHz ( period = 7.517 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.326 ns ; -; 55.039 ns ; 133.10 MHz ( period = 7.513 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.355 ns ; 7.316 ns ; -; 55.047 ns ; 133.24 MHz ( period = 7.505 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 7.312 ns ; -; 55.078 ns ; 133.80 MHz ( period = 7.474 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.INIT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.369 ns ; 7.291 ns ; -; 55.090 ns ; 134.01 MHz ( period = 7.462 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_LOAD_DATA ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.270 ns ; -; 55.094 ns ; 134.08 MHz ( period = 7.458 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.266 ns ; -; 55.101 ns ; 134.21 MHz ( period = 7.451 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.INIT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.371 ns ; 7.270 ns ; -; 55.102 ns ; 134.23 MHz ( period = 7.450 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.259 ns ; -; 55.104 ns ; 134.26 MHz ( period = 7.448 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WRSTAT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.257 ns ; -; 55.113 ns ; 134.43 MHz ( period = 7.439 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_LOAD_DATA ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 7.249 ns ; -; 55.113 ns ; 134.43 MHz ( period = 7.439 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_LOAD_DATA_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.248 ns ; -; 55.115 ns ; 134.46 MHz ( period = 7.437 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 7.249 ns ; -; 55.117 ns ; 134.50 MHz ( period = 7.435 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 7.245 ns ; -; 55.125 ns ; 134.64 MHz ( period = 7.427 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.238 ns ; -; 55.127 ns ; 134.68 MHz ( period = 7.425 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WRSTAT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.236 ns ; -; 55.127 ns ; 134.68 MHz ( period = 7.425 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[11] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.243 ns ; -; 55.130 ns ; 134.73 MHz ( period = 7.422 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.236 ns ; -; 55.136 ns ; 134.84 MHz ( period = 7.416 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_LOAD_DATA_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.227 ns ; -; 55.140 ns ; 134.92 MHz ( period = 7.412 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.232 ns ; -; 55.144 ns ; 134.99 MHz ( period = 7.408 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.224 ns ; -; 55.152 ns ; 135.14 MHz ( period = 7.400 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 7.212 ns ; -; 55.152 ns ; 135.14 MHz ( period = 7.400 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[14] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.218 ns ; -; 55.161 ns ; 135.30 MHz ( period = 7.391 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.369 ns ; 7.208 ns ; -; 55.167 ns ; 135.41 MHz ( period = 7.385 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.199 ns ; -; 55.169 ns ; 135.45 MHz ( period = 7.383 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.357 ns ; 7.188 ns ; -; 55.181 ns ; 135.67 MHz ( period = 7.371 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.355 ns ; 7.174 ns ; -; 55.181 ns ; 135.67 MHz ( period = 7.371 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.187 ns ; -; 55.190 ns ; 135.83 MHz ( period = 7.362 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 7.169 ns ; -; 55.204 ns ; 136.09 MHz ( period = 7.348 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_HEAD_CTRL ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.166 ns ; -; 55.206 ns ; 136.13 MHz ( period = 7.346 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.357 ns ; 7.151 ns ; -; 55.218 ns ; 136.35 MHz ( period = 7.334 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.355 ns ; 7.137 ns ; -; 55.227 ns ; 136.52 MHz ( period = 7.325 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_HEAD_CTRL ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.145 ns ; -; 55.251 ns ; 136.97 MHz ( period = 7.301 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.352 ns ; 7.101 ns ; -; 55.261 ns ; 137.16 MHz ( period = 7.291 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[11] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.105 ns ; -; 55.261 ns ; 137.16 MHz ( period = 7.291 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.100 ns ; -; 55.272 ns ; 137.36 MHz ( period = 7.280 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.369 ns ; 7.097 ns ; -; 55.274 ns ; 137.40 MHz ( period = 7.278 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.094 ns ; -; 55.278 ns ; 137.48 MHz ( period = 7.274 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|TRACK_REG[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DIR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.274 ns ; 6.996 ns ; -; 55.286 ns ; 137.63 MHz ( period = 7.266 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[14] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.080 ns ; -; 55.288 ns ; 137.67 MHz ( period = 7.264 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 7.084 ns ; -; 55.294 ns ; 137.78 MHz ( period = 7.258 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[13] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.076 ns ; -; 55.295 ns ; 137.80 MHz ( period = 7.257 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 7.070 ns ; -; 55.298 ns ; 137.85 MHz ( period = 7.254 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[11] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.068 ns ; -; 55.299 ns ; 137.87 MHz ( period = 7.253 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_WR_DATA ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 7.065 ns ; -; 55.300 ns ; 137.89 MHz ( period = 7.252 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.068 ns ; -; 55.303 ns ; 137.95 MHz ( period = 7.249 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 7.061 ns ; -; 55.311 ns ; 138.10 MHz ( period = 7.241 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.057 ns ; -; 55.316 ns ; 138.20 MHz ( period = 7.236 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_RD_TRACK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.045 ns ; -; 55.316 ns ; 138.20 MHz ( period = 7.236 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_DRQ_3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.045 ns ; -; 55.316 ns ; 138.20 MHz ( period = 7.236 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_LEADIN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.052 ns ; -; 55.317 ns ; 138.22 MHz ( period = 7.235 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_DRQ_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.044 ns ; -; 55.319 ns ; 138.26 MHz ( period = 7.233 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 7.042 ns ; -; 55.322 ns ; 138.31 MHz ( period = 7.230 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_WR_DATA ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.044 ns ; -; 55.323 ns ; 138.33 MHz ( period = 7.229 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[14] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.043 ns ; -; 55.323 ns ; 138.33 MHz ( period = 7.229 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.047 ns ; -; 55.324 ns ; 138.35 MHz ( period = 7.228 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.355 ns ; 7.031 ns ; -; 55.326 ns ; 138.39 MHz ( period = 7.226 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.040 ns ; -; 55.328 ns ; 138.43 MHz ( period = 7.224 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.352 ns ; 7.024 ns ; -; 55.328 ns ; 138.43 MHz ( period = 7.224 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 7.031 ns ; -; 55.328 ns ; 138.43 MHz ( period = 7.224 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 7.031 ns ; -; 55.328 ns ; 138.43 MHz ( period = 7.224 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 7.031 ns ; -; 55.331 ns ; 138.48 MHz ( period = 7.221 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.032 ns ; -; 55.331 ns ; 138.48 MHz ( period = 7.221 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_LOAD_SHFT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.029 ns ; -; 55.332 ns ; 138.50 MHz ( period = 7.220 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_MULTISECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.028 ns ; -; 55.332 ns ; 138.50 MHz ( period = 7.220 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 7.033 ns ; -; 55.333 ns ; 138.52 MHz ( period = 7.219 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_CRC_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.027 ns ; -; 55.333 ns ; 138.52 MHz ( period = 7.219 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_FIRSTBYTE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.027 ns ; -; 55.339 ns ; 138.64 MHz ( period = 7.213 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_RD_TRACK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.024 ns ; -; 55.339 ns ; 138.64 MHz ( period = 7.213 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_DRQ_3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.024 ns ; -; 55.339 ns ; 138.64 MHz ( period = 7.213 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_LEADIN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 7.031 ns ; -; 55.340 ns ; 138.66 MHz ( period = 7.212 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_DRQ_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.023 ns ; -; 55.341 ns ; 138.68 MHz ( period = 7.211 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_RDSTAT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.019 ns ; -; 55.342 ns ; 138.70 MHz ( period = 7.210 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 7.021 ns ; -; 55.344 ns ; 138.73 MHz ( period = 7.208 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_DRQ_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.360 ns ; 7.016 ns ; -; 55.344 ns ; 138.73 MHz ( period = 7.208 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 7.022 ns ; -; 55.349 ns ; 138.83 MHz ( period = 7.203 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.355 ns ; 7.006 ns ; -; 55.354 ns ; 138.93 MHz ( period = 7.198 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 7.011 ns ; -; 55.354 ns ; 138.93 MHz ( period = 7.198 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_LOAD_SHFT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 7.008 ns ; -; 55.355 ns ; 138.95 MHz ( period = 7.197 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_MULTISECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 7.007 ns ; -; 55.356 ns ; 138.97 MHz ( period = 7.196 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_CRC_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 7.006 ns ; -; 55.356 ns ; 138.97 MHz ( period = 7.196 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_FIRSTBYTE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 7.006 ns ; -; 55.361 ns ; 139.06 MHz ( period = 7.191 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.355 ns ; 6.994 ns ; -; 55.364 ns ; 139.12 MHz ( period = 7.188 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 6.997 ns ; -; 55.364 ns ; 139.12 MHz ( period = 7.188 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_RDSTAT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 6.998 ns ; -; 55.367 ns ; 139.18 MHz ( period = 7.185 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_DRQ_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.362 ns ; 6.995 ns ; -; 55.367 ns ; 139.18 MHz ( period = 7.185 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 7.001 ns ; -; 55.374 ns ; 139.31 MHz ( period = 7.178 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.996 ns ; -; 55.376 ns ; 139.35 MHz ( period = 7.176 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_TRACK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.987 ns ; -; 55.379 ns ; 139.41 MHz ( period = 7.173 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.984 ns ; -; 55.383 ns ; 139.49 MHz ( period = 7.169 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_NEXTBYTE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.980 ns ; -; 55.383 ns ; 139.49 MHz ( period = 7.169 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_FF ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.350 ns ; 6.967 ns ; -; 55.384 ns ; 139.51 MHz ( period = 7.168 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[9] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.986 ns ; -; 55.386 ns ; 139.55 MHz ( period = 7.166 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.350 ns ; 6.964 ns ; -; 55.386 ns ; 139.55 MHz ( period = 7.166 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_CRC_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.982 ns ; -; 55.387 ns ; 139.57 MHz ( period = 7.165 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.350 ns ; 6.963 ns ; -; 55.387 ns ; 139.57 MHz ( period = 7.165 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.350 ns ; 6.963 ns ; -; 55.389 ns ; 139.61 MHz ( period = 7.163 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 6.983 ns ; -; 55.393 ns ; 139.68 MHz ( period = 7.159 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 6.972 ns ; -; 55.399 ns ; 139.80 MHz ( period = 7.153 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_TRACK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 6.966 ns ; -; 55.403 ns ; 139.88 MHz ( period = 7.149 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.374 ns ; 6.971 ns ; -; 55.406 ns ; 139.94 MHz ( period = 7.146 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 6.959 ns ; -; 55.406 ns ; 139.94 MHz ( period = 7.146 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_NEXTBYTE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 6.959 ns ; -; 55.408 ns ; 139.98 MHz ( period = 7.144 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_ACTIV ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|ram_block11a0~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.739 ns ; 7.331 ns ; -; 55.409 ns ; 140.00 MHz ( period = 7.143 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_CRC_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.961 ns ; -; 55.415 ns ; 140.11 MHz ( period = 7.137 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.944 ns ; -; 55.418 ns ; 140.17 MHz ( period = 7.134 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.354 ns ; 6.936 ns ; -; 55.418 ns ; 140.17 MHz ( period = 7.134 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_DR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.350 ns ; 6.932 ns ; -; 55.422 ns ; 140.25 MHz ( period = 7.130 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.946 ns ; -; 55.428 ns ; 140.37 MHz ( period = 7.124 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[13] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SET_DRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 6.938 ns ; -; 55.428 ns ; 140.37 MHz ( period = 7.124 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.935 ns ; -; 55.430 ns ; 140.41 MHz ( period = 7.122 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.352 ns ; 6.922 ns ; -; 55.440 ns ; 140.61 MHz ( period = 7.112 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.DELAY_15MS ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 6.921 ns ; -; 55.441 ns ; 140.63 MHz ( period = 7.111 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 6.920 ns ; -; 55.441 ns ; 140.63 MHz ( period = 7.111 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.927 ns ; -; 55.441 ns ; 140.63 MHz ( period = 7.111 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.927 ns ; -; 55.441 ns ; 140.63 MHz ( period = 7.111 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.927 ns ; -; 55.441 ns ; 140.63 MHz ( period = 7.111 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[17] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.918 ns ; -; 55.443 ns ; 140.67 MHz ( period = 7.109 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|COMMAND_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 6.922 ns ; -; 55.456 ns ; 140.92 MHz ( period = 7.096 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.907 ns ; -; 55.456 ns ; 140.92 MHz ( period = 7.096 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.914 ns ; -; 55.456 ns ; 140.92 MHz ( period = 7.096 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.914 ns ; -; 55.456 ns ; 140.92 MHz ( period = 7.096 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.914 ns ; -; 55.459 ns ; 140.98 MHz ( period = 7.093 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.909 ns ; -; 55.462 ns ; 141.04 MHz ( period = 7.090 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 6.902 ns ; -; 55.463 ns ; 141.06 MHz ( period = 7.089 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_STEP_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 6.901 ns ; -; 55.465 ns ; 141.10 MHz ( period = 7.087 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[13] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_DELAY_B3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 6.901 ns ; -; 55.467 ns ; 141.14 MHz ( period = 7.085 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SET_DRQ_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 6.897 ns ; -; 55.469 ns ; 141.18 MHz ( period = 7.083 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_TRAP ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 6.895 ns ; -; 55.470 ns ; 141.20 MHz ( period = 7.082 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.365 ns ; 6.895 ns ; -; 55.470 ns ; 141.20 MHz ( period = 7.082 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 6.902 ns ; -; 55.470 ns ; 141.20 MHz ( period = 7.082 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 6.902 ns ; -; 55.470 ns ; 141.20 MHz ( period = 7.082 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.372 ns ; 6.902 ns ; -; 55.471 ns ; 141.22 MHz ( period = 7.081 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_BYTE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.364 ns ; 6.893 ns ; -; 55.477 ns ; 141.34 MHz ( period = 7.075 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 6.889 ns ; -; 55.478 ns ; 141.36 MHz ( period = 7.074 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.890 ns ; -; 55.480 ns ; 141.40 MHz ( period = 7.072 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.888 ns ; -; 55.483 ns ; 141.46 MHz ( period = 7.069 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.885 ns ; -; 55.486 ns ; 141.52 MHz ( period = 7.066 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_STEP_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 6.880 ns ; -; 55.487 ns ; 141.54 MHz ( period = 7.065 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.883 ns ; -; 55.490 ns ; 141.60 MHz ( period = 7.062 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|DIR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.278 ns ; 6.788 ns ; -; 55.490 ns ; 141.60 MHz ( period = 7.062 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SET_DRQ_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 6.876 ns ; -; 55.491 ns ; 141.62 MHz ( period = 7.061 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_DELAY_B2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.368 ns ; 6.877 ns ; -; 55.492 ns ; 141.64 MHz ( period = 7.060 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_TRAP ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 6.874 ns ; -; 55.494 ns ; 141.68 MHz ( period = 7.058 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_BYTE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.366 ns ; 6.872 ns ; -; 55.495 ns ; 141.70 MHz ( period = 7.057 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.354 ns ; 6.859 ns ; -; 55.495 ns ; 141.70 MHz ( period = 7.057 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 6.866 ns ; -; 55.495 ns ; 141.70 MHz ( period = 7.057 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 6.866 ns ; -; 55.495 ns ; 141.70 MHz ( period = 7.057 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 6.866 ns ; -; 55.496 ns ; 141.72 MHz ( period = 7.056 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_FF ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.863 ns ; -; 55.497 ns ; 141.74 MHz ( period = 7.055 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.IDLE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.866 ns ; -; 55.499 ns ; 141.78 MHz ( period = 7.053 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_INDEX_3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.860 ns ; -; 55.500 ns ; 141.80 MHz ( period = 7.052 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.859 ns ; -; 55.500 ns ; 141.80 MHz ( period = 7.052 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_DELAY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.361 ns ; 6.861 ns ; -; 55.500 ns ; 141.80 MHz ( period = 7.052 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.859 ns ; -; 55.501 ns ; 141.82 MHz ( period = 7.051 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.869 ns ; -; 55.503 ns ; 141.86 MHz ( period = 7.049 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.867 ns ; -; 55.506 ns ; 141.92 MHz ( period = 7.046 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.370 ns ; 6.864 ns ; -; 55.507 ns ; 141.94 MHz ( period = 7.045 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_ERRFLAG ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.352 ns ; 6.845 ns ; -; 55.507 ns ; 141.94 MHz ( period = 7.045 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_SECT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.852 ns ; -; 55.507 ns ; 141.94 MHz ( period = 7.045 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_LEN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.852 ns ; -; 55.507 ns ; 141.94 MHz ( period = 7.045 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_VERIFY_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.856 ns ; -; 55.507 ns ; 141.94 MHz ( period = 7.045 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_SCAN_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.359 ns ; 6.852 ns ; -; 55.508 ns ; 141.96 MHz ( period = 7.044 ns ) ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\P_DELAY:DELCNT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_SCAN_TRACK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 62.552 ns ; 62.363 ns ; 6.855 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; -+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' ; -+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; -+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; -4.615 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.928 ns ; 3.687 ns ; -; -4.573 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[95] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.921 ns ; 3.652 ns ; -; -4.568 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[107] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.642 ns ; -; -4.562 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[90] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.915 ns ; 3.647 ns ; -; -4.553 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[33] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.918 ns ; 3.635 ns ; -; -4.549 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[49] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.918 ns ; 3.631 ns ; -; -4.541 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[34] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.928 ns ; 3.613 ns ; -; -4.533 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[99] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.610 ns ; -; -4.526 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[57] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.918 ns ; 3.608 ns ; -; -4.479 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.898 ns ; -; -4.440 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 4.141 ns ; -; -4.440 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[42] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.517 ns ; -; -4.413 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 4.114 ns ; -; -4.409 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[111] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.486 ns ; -; -4.407 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[84] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.916 ns ; 3.491 ns ; -; -4.406 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[88] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.914 ns ; 3.492 ns ; -; -4.394 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[85] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.468 ns ; -; -4.391 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[60] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.465 ns ; -; -4.391 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[48] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.466 ns ; -; -4.386 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[50] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.461 ns ; -; -4.381 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[97] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.458 ns ; -; -4.378 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[23] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.455 ns ; -; -4.372 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[83] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.447 ns ; -; -4.370 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[28] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.447 ns ; -; -4.370 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[20] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.447 ns ; -; -4.370 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[41] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.445 ns ; -; -4.369 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 4.068 ns ; -; -4.367 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[108] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.444 ns ; -; -4.366 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[78] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.441 ns ; -; -4.366 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[59] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.441 ns ; -; -4.364 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[43] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.441 ns ; -; -4.363 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.300 ns ; 4.063 ns ; -; -4.363 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.440 ns ; -; -4.361 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[72] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.436 ns ; -; -4.360 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[70] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.434 ns ; -; -4.360 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[81] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.435 ns ; -; -4.357 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[38] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.431 ns ; -; -4.356 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[112] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.433 ns ; -; -4.353 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[75] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.428 ns ; -; -4.353 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[82] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.428 ns ; -; -4.351 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe27 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.931 ns ; 3.420 ns ; -; -4.348 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[46] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.922 ns ; 3.426 ns ; -; -4.318 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[92] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.916 ns ; 3.402 ns ; -; -4.316 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[17] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.919 ns ; 3.397 ns ; -; -4.308 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.300 ns ; 4.008 ns ; -; -4.306 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.725 ns ; -; -4.305 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[37] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.379 ns ; -; -4.301 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 4.002 ns ; -; -4.299 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[80] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.376 ns ; -; -4.298 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[45] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.924 ns ; 3.374 ns ; -; -4.297 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[124] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.374 ns ; -; -4.294 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[104] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.922 ns ; 3.372 ns ; -; -4.293 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[91] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.370 ns ; -; -4.293 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[30] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.922 ns ; 3.371 ns ; -; -4.290 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[58] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.365 ns ; -; -4.289 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[15] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.366 ns ; -; -4.289 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.364 ns ; -; -4.288 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[47] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.363 ns ; -; -4.279 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[96] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.356 ns ; -; -4.278 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[10] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.355 ns ; -; -4.277 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.354 ns ; -; -4.273 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[69] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.347 ns ; -; -4.271 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.972 ns ; -; -4.269 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.970 ns ; -; -4.269 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[54] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.343 ns ; -; -4.269 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[68] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.346 ns ; -; -4.269 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[113] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.346 ns ; -; -4.268 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[110] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.345 ns ; -; -4.268 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[106] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.345 ns ; -; -4.267 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.344 ns ; -; -4.266 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[22] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.343 ns ; -; -4.264 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[116] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.341 ns ; -; -4.264 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[127] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.341 ns ; -; -4.262 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[125] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.339 ns ; -; -4.262 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[12] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.339 ns ; -; -4.259 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.960 ns ; -; -4.259 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[51] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.334 ns ; -; -4.258 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[61] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.332 ns ; -; -4.256 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[122] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.333 ns ; -; -4.256 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[98] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.333 ns ; -; -4.255 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[86] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.329 ns ; -; -4.255 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[40] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.330 ns ; -; -4.253 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[109] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.330 ns ; -; -4.253 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[118] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.327 ns ; -; -4.251 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[65] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.328 ns ; -; -4.248 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.325 ns ; -; -4.247 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[105] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.324 ns ; -; -4.246 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[31] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.323 ns ; -; -4.245 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[53] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.319 ns ; -; -4.243 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.944 ns ; -; -4.241 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.316 ns ; -; -4.236 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[55] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.310 ns ; -; -4.230 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 3.929 ns ; -; -4.229 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 3.928 ns ; -; -4.219 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.300 ns ; 3.919 ns ; -; -4.217 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[8] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.292 ns ; -; -4.215 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.916 ns ; -; -4.203 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.904 ns ; -; -4.199 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.300 ns ; 3.899 ns ; -; -4.195 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.614 ns ; -; -4.194 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[26] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.269 ns ; -; -4.190 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[7] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe33 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.933 ns ; 3.257 ns ; -; -4.188 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 3.887 ns ; -; -4.188 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.624 ns ; 3.564 ns ; -; -4.179 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe29 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.931 ns ; 3.248 ns ; -; -4.175 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.876 ns ; -; -4.172 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.591 ns ; -; -4.156 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 3.855 ns ; -; -4.154 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.551 ns ; -; -4.149 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.850 ns ; -; -4.148 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 3.847 ns ; -; -4.143 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.540 ns ; -; -4.142 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.612 ns ; 3.530 ns ; -; -4.140 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.624 ns ; 3.516 ns ; -; -4.139 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[89] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.216 ns ; -; -4.138 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.300 ns ; 3.838 ns ; -; -4.137 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.211 ns ; -; -4.135 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[87] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.212 ns ; -; -4.135 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[100] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.212 ns ; -; -4.135 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[71] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.212 ns ; -; -4.134 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[39] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.211 ns ; -; -4.133 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[121] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.210 ns ; -; -4.133 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[14] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.208 ns ; -; -4.133 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[9] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.208 ns ; -; -4.130 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[123] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.204 ns ; -; -4.130 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[120] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.205 ns ; -; -4.128 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[126] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.205 ns ; -; -4.127 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[114] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.202 ns ; -; -4.125 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[117] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.199 ns ; -; -4.124 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[2] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.933 ns ; 3.191 ns ; -; -4.113 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[74] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.190 ns ; -; -4.113 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[44] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.190 ns ; -; -4.113 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe22 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.616 ns ; 3.497 ns ; -; -4.109 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[64] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.186 ns ; -; -4.108 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.505 ns ; -; -4.104 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[7] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe17 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.933 ns ; 3.171 ns ; -; -4.102 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.176 ns ; -; -4.101 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.802 ns ; -; -4.100 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.519 ns ; -; -4.098 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe43 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.936 ns ; 3.162 ns ; -; -4.098 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.495 ns ; -; -4.097 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 3.796 ns ; -; -4.092 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.793 ns ; -; -4.088 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.507 ns ; -; -4.083 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.480 ns ; -; -4.078 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.779 ns ; -; -4.069 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.306 ns ; 3.763 ns ; -; -4.068 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe13 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.612 ns ; 3.456 ns ; -; -4.068 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.306 ns ; 3.762 ns ; -; -4.064 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.307 ns ; 3.757 ns ; -; -4.049 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.613 ns ; 3.436 ns ; -; -4.045 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.442 ns ; -; -4.045 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.442 ns ; -; -4.041 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.308 ns ; 3.733 ns ; -; -4.038 ns ; None ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[110] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe26 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.615 ns ; 3.423 ns ; -; -4.034 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe45 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.938 ns ; 3.096 ns ; -; -4.034 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe11 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.943 ns ; 3.091 ns ; -; -4.034 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.300 ns ; 3.734 ns ; -; -4.024 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe47 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.613 ns ; 3.411 ns ; -; -4.019 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.438 ns ; -; -4.016 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[79] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.093 ns ; -; -4.015 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[32] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.092 ns ; -; -4.014 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[73] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.091 ns ; -; -4.014 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[119] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.091 ns ; -; -4.014 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[24] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.089 ns ; -; -4.012 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[77] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.089 ns ; -; -4.012 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[63] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.089 ns ; -; -4.012 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[36] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.089 ns ; -; -4.011 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[93] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.088 ns ; -; -4.011 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[115] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.085 ns ; -; -4.009 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[56] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.084 ns ; -; -4.006 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[102] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.080 ns ; -; -4.006 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.403 ns ; -; -4.005 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[18] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.080 ns ; -; -4.004 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.301 ns ; 3.703 ns ; -; -4.000 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.581 ns ; 3.419 ns ; -; -3.998 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[76] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.075 ns ; -; -3.998 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.299 ns ; 3.699 ns ; -; -3.996 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[62] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.073 ns ; -; -3.995 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.392 ns ; -; -3.993 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[52] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.070 ns ; -; -3.991 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[66] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.068 ns ; -; -3.989 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe41 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.938 ns ; 3.051 ns ; -; -3.989 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe43 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.610 ns ; 3.379 ns ; -; -3.988 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[103] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.923 ns ; 3.065 ns ; -; -3.986 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[16] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.061 ns ; -; -3.986 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.061 ns ; -; -3.985 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[94] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.060 ns ; -; -3.985 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[29] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.059 ns ; -; -3.985 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[5] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.059 ns ; -; -3.985 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.060 ns ; -; -3.984 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[19] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.058 ns ; -; -3.984 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[25] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.925 ns ; 3.059 ns ; -; -3.983 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[27] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.057 ns ; -; -3.982 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[21] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.056 ns ; -; -3.981 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[101] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.926 ns ; 3.055 ns ; -; -3.972 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.603 ns ; 3.369 ns ; -; -3.970 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe25 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.933 ns ; 3.037 ns ; -; -3.966 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.300 ns ; 3.666 ns ; -; -3.954 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe9 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.145 ns ; -0.935 ns ; 3.019 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; -+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' ; -+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; -+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; -2.673 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.814 ns ; 3.487 ns ; -; -2.447 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.083 ns ; 3.530 ns ; -; -2.348 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_BANK_OK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.807 ns ; 3.155 ns ; -; -2.346 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_AC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.807 ns ; 3.153 ns ; -; -2.275 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.807 ns ; 3.082 ns ; -; -2.254 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_AC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.807 ns ; 3.061 ns ; -; -2.243 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.138 ns ; 3.381 ns ; -; -2.194 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.100 ns ; 3.294 ns ; -; -2.187 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.075 ns ; 3.262 ns ; -; -2.094 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 3.239 ns ; -; -2.024 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 3.169 ns ; -; -2.006 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 3.151 ns ; -; -1.993 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.132 ns ; 3.125 ns ; -; -1.990 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_FIFO_WRE ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.807 ns ; 2.797 ns ; -; -1.911 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.140 ns ; 3.051 ns ; -; -1.896 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.090 ns ; 2.986 ns ; -; -1.895 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.090 ns ; 2.985 ns ; -; -1.873 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T7F ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.807 ns ; 2.680 ns ; -; -1.871 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T3 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.262 ns ; 0.807 ns ; 2.678 ns ; -; -1.838 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLR_FIFO ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CLR_FIFO_SYNC ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; -1.306 ns ; 0.532 ns ; -; -1.834 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.131 ns ; 2.965 ns ; -; -1.828 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.079 ns ; 2.907 ns ; -; -1.827 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.079 ns ; 2.906 ns ; -; -1.824 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.079 ns ; 2.903 ns ; -; -1.800 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.131 ns ; 2.931 ns ; -; -1.800 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.079 ns ; 2.879 ns ; -; -1.765 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 2.910 ns ; -; -1.763 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.132 ns ; 2.895 ns ; -; -1.755 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.136 ns ; 2.891 ns ; -; -1.647 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.133 ns ; 2.780 ns ; -; -1.646 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.133 ns ; 2.779 ns ; -; -1.641 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.129 ns ; 2.770 ns ; -; -1.610 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.129 ns ; 2.739 ns ; -; -1.593 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.152 ns ; 2.745 ns ; -; -1.556 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.134 ns ; 2.690 ns ; -; -1.553 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.129 ns ; 2.682 ns ; -; -1.470 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.142 ns ; 2.612 ns ; -; -1.465 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.129 ns ; 2.594 ns ; -; -1.463 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.127 ns ; 2.590 ns ; -; -1.451 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 2.596 ns ; -; -1.441 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 2.586 ns ; -; -1.436 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.136 ns ; 2.572 ns ; -; -1.413 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.142 ns ; 2.555 ns ; -; -1.361 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 2.506 ns ; -; -1.341 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.145 ns ; 2.486 ns ; -; -1.329 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.075 ns ; 2.404 ns ; -; -1.327 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_AC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.083 ns ; 2.410 ns ; -; -1.326 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.084 ns ; 2.410 ns ; -; -1.302 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.083 ns ; 2.385 ns ; -; -1.298 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.126 ns ; 2.424 ns ; -; -1.271 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.077 ns ; 2.348 ns ; -; -1.252 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_AC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.083 ns ; 2.335 ns ; -; -1.216 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.142 ns ; 2.358 ns ; -; -1.202 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.075 ns ; 2.277 ns ; -; -1.202 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.075 ns ; 2.277 ns ; -; -1.181 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.083 ns ; 2.264 ns ; -; -1.167 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_CB8 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.079 ns ; 2.246 ns ; -; -1.162 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T8F ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.079 ns ; 2.241 ns ; -; -1.139 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.130 ns ; 2.269 ns ; -; -1.102 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.084 ns ; 2.186 ns ; -; -1.077 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.140 ns ; 2.217 ns ; -; -1.048 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.151 ns ; 2.199 ns ; -; -1.047 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.084 ns ; 2.131 ns ; -; -0.910 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.123 ns ; 2.033 ns ; -; -0.901 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.091 ns ; 1.992 ns ; -; -0.827 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.090 ns ; 1.917 ns ; -; -0.750 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.091 ns ; 1.841 ns ; -; -0.750 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T2A ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.091 ns ; 1.841 ns ; -; -0.741 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.091 ns ; 1.832 ns ; -; -0.642 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.088 ns ; 1.730 ns ; -; -0.623 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.088 ns ; 1.711 ns ; -; -0.616 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.088 ns ; 1.704 ns ; -; -0.600 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C5 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.088 ns ; 1.688 ns ; -; -0.596 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T1 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.087 ns ; 1.683 ns ; -; -0.413 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.077 ns ; 1.490 ns ; -; -0.410 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.077 ns ; 1.487 ns ; -; -0.199 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.090 ns ; 1.289 ns ; -; -0.193 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T2B ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.090 ns ; 1.283 ns ; -; -0.191 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.091 ns ; 1.282 ns ; -; -0.186 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a14~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.175 ns ; 4.361 ns ; -; -0.183 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_P[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.091 ns ; 1.274 ns ; -; -0.102 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[24] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_REQ ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 3.040 ns ; 3.142 ns ; -; -0.068 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a4~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.171 ns ; 4.239 ns ; -; -0.062 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a14~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.175 ns ; 4.237 ns ; -; -0.041 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a1~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.162 ns ; 4.203 ns ; -; -0.024 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a3~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.181 ns ; 4.205 ns ; -; 0.003 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a5~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.168 ns ; 4.165 ns ; -; 0.039 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a0~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.173 ns ; 4.134 ns ; -; 0.059 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_P[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 1.264 ns ; 1.091 ns ; 1.032 ns ; -; 0.073 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a4~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.171 ns ; 4.098 ns ; -; 0.080 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a2~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.167 ns ; 4.087 ns ; -; 0.108 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a3~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.181 ns ; 4.073 ns ; -; 0.123 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a5~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.168 ns ; 4.045 ns ; -; 0.165 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a7~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.182 ns ; 4.017 ns ; -; 0.166 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a0~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.173 ns ; 4.007 ns ; -; 0.194 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a2~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.167 ns ; 3.973 ns ; -; 0.201 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a1~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.162 ns ; 3.961 ns ; -; 0.250 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a1~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.464 ns ; 4.214 ns ; -; 0.301 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a3~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.522 ns ; 4.221 ns ; -; 0.306 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a3~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.483 ns ; 4.177 ns ; -; 0.375 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a0~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.514 ns ; 4.139 ns ; -; 0.401 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a0~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.475 ns ; 4.074 ns ; -; 0.451 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a7~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.182 ns ; 3.731 ns ; -; 0.454 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a14~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.477 ns ; 4.023 ns ; -; 0.467 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a4~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.473 ns ; 4.006 ns ; -; 0.509 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a1~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.503 ns ; 3.994 ns ; -; 0.514 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a2~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.469 ns ; 3.955 ns ; -; 0.539 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a7~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.484 ns ; 3.945 ns ; -; 0.568 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.391 ns ; 3.823 ns ; -; 0.576 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a5~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.470 ns ; 3.894 ns ; -; 0.579 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.383 ns ; 3.804 ns ; -; 0.580 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.408 ns ; 3.828 ns ; -; 0.619 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.387 ns ; 3.768 ns ; -; 0.677 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a14~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.516 ns ; 3.839 ns ; -; 0.695 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a2~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.508 ns ; 3.813 ns ; -; 0.773 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a4~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.512 ns ; 3.739 ns ; -; 0.800 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.387 ns ; 3.587 ns ; -; 0.805 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.387 ns ; 3.582 ns ; -; 0.810 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a5~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.509 ns ; 3.699 ns ; -; 0.818 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_L_D[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a7~porta_datain_reg0 ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.523 ns ; 3.705 ns ; -; 0.834 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.212 ns ; 3.378 ns ; -; 0.838 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.383 ns ; 3.545 ns ; -; 0.840 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_AC ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.391 ns ; 3.551 ns ; -; 0.841 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.392 ns ; 3.551 ns ; -; 0.933 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.387 ns ; 3.454 ns ; -; 0.965 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.383 ns ; 3.418 ns ; -; 0.965 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.383 ns ; 3.418 ns ; -; 1.026 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.391 ns ; 3.365 ns ; -; 1.038 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.385 ns ; 3.347 ns ; -; 1.057 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_AC ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.391 ns ; 3.334 ns ; -; 1.110 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.057 ns ; 2.947 ns ; -; 1.120 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.392 ns ; 3.272 ns ; -; 1.147 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.391 ns ; 3.244 ns ; -; 1.153 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.398 ns ; 3.245 ns ; -; 1.207 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.392 ns ; 3.185 ns ; -; 1.266 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.399 ns ; 3.133 ns ; -; 1.344 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.057 ns ; 2.713 ns ; -; 1.374 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_S[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.398 ns ; 3.024 ns ; -; 1.417 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.399 ns ; 2.982 ns ; -; 1.417 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T2A ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.399 ns ; 2.982 ns ; -; 1.426 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.399 ns ; 2.973 ns ; -; 1.426 ns ; 162.63 MHz ( period = 6.149 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.936 ns ; -; 1.427 ns ; 162.65 MHz ( period = 6.148 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.935 ns ; -; 1.481 ns ; 164.10 MHz ( period = 6.094 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.881 ns ; -; 1.482 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.398 ns ; 2.916 ns ; -; 1.484 ns ; 164.18 MHz ( period = 6.091 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.878 ns ; -; 1.526 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[24] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CLEAR_FIFO_CNT ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 3.055 ns ; 1.529 ns ; -; 1.527 ns ; 165.34 MHz ( period = 6.048 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.835 ns ; -; 1.540 ns ; 165.70 MHz ( period = 6.035 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.822 ns ; -; 1.543 ns ; 165.78 MHz ( period = 6.032 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.819 ns ; -; 1.582 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[16] ; Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component|dffs[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.858 ns ; 3.276 ns ; -; 1.589 ns ; 167.06 MHz ( period = 5.986 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.773 ns ; -; 1.598 ns ; 167.31 MHz ( period = 5.977 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.764 ns ; -; 1.601 ns ; 167.39 MHz ( period = 5.974 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.761 ns ; -; 1.656 ns ; 168.95 MHz ( period = 5.919 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.706 ns ; -; 1.676 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[17] ; Video:Fredi_Aschwanden|lpm_ff0:inst18|lpm_ff:lpm_ff_component|dffs[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.850 ns ; 3.174 ns ; -; 1.677 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[24] ; Video:Fredi_Aschwanden|lpm_ff0:inst18|lpm_ff:lpm_ff_component|dffs[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.824 ns ; 3.147 ns ; -; 1.679 ns ; 169.61 MHz ( period = 5.896 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.700 ns ; -; 1.680 ns ; 169.64 MHz ( period = 5.895 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.699 ns ; -; 1.686 ns ; 169.81 MHz ( period = 5.889 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.668 ns ; -; 1.687 ns ; 169.84 MHz ( period = 5.888 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.667 ns ; -; 1.714 ns ; 170.62 MHz ( period = 5.861 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.648 ns ; -; 1.734 ns ; 171.20 MHz ( period = 5.841 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.645 ns ; -; 1.737 ns ; 171.29 MHz ( period = 5.838 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.642 ns ; -; 1.738 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[21] ; Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component|dffs[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.841 ns ; 3.103 ns ; -; 1.741 ns ; 171.41 MHz ( period = 5.834 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.613 ns ; -; 1.744 ns ; 171.50 MHz ( period = 5.831 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.610 ns ; -; 1.746 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[21] ; Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component|dffs[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.841 ns ; 3.095 ns ; -; 1.747 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[1] ; Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.865 ns ; 3.118 ns ; -; 1.750 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[26] ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[26] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.866 ns ; 3.116 ns ; -; 1.756 ns ; 171.85 MHz ( period = 5.819 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.362 ns ; 5.606 ns ; -; 1.760 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[1] ; Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.865 ns ; 3.105 ns ; -; 1.779 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[24] ; Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component|dffs[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.824 ns ; 3.045 ns ; -; 1.780 ns ; 172.56 MHz ( period = 5.795 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.599 ns ; -; 1.787 ns ; 172.77 MHz ( period = 5.788 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.567 ns ; -; 1.792 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[24] ; Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component|dffs[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.824 ns ; 3.032 ns ; -; 1.793 ns ; 172.95 MHz ( period = 5.782 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.586 ns ; -; 1.796 ns ; 173.04 MHz ( period = 5.779 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.583 ns ; -; 1.800 ns ; 173.16 MHz ( period = 5.775 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.554 ns ; -; 1.803 ns ; 173.25 MHz ( period = 5.772 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.551 ns ; -; 1.805 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.385 ns ; 2.580 ns ; -; 1.808 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.385 ns ; 2.577 ns ; -; 1.812 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[23] ; Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component|dffs[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.831 ns ; 3.019 ns ; -; 1.829 ns ; 174.03 MHz ( period = 5.746 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.525 ns ; -; 1.830 ns ; 174.06 MHz ( period = 5.745 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.524 ns ; -; 1.840 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_P[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.399 ns ; 2.559 ns ; -; 1.842 ns ; 174.43 MHz ( period = 5.733 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.537 ns ; -; 1.842 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BA_P[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.399 ns ; 2.557 ns ; -; 1.842 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[28] ; Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component|dffs[28] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.824 ns ; 2.982 ns ; -; 1.845 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[31] ; Video:Fredi_Aschwanden|lpm_ff0:inst18|lpm_ff:lpm_ff_component|dffs[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.847 ns ; 3.002 ns ; -; 1.847 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[23] ; Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component|dffs[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.847 ns ; 3.000 ns ; -; 1.849 ns ; 174.64 MHz ( period = 5.726 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.505 ns ; -; 1.851 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 3.955 ns ; 4.398 ns ; 2.547 ns ; -; 1.851 ns ; 174.70 MHz ( period = 5.724 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.528 ns ; -; 1.854 ns ; 174.79 MHz ( period = 5.721 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.379 ns ; 5.525 ns ; -; 1.858 ns ; 174.92 MHz ( period = 5.717 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.496 ns ; -; 1.861 ns ; 175.01 MHz ( period = 5.714 ns ) ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 7.575 ns ; 7.354 ns ; 5.493 ns ; -; 1.865 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[16] ; Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component|dffs[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.826 ns ; 2.961 ns ; -; 1.873 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[17] ; Video:Fredi_Aschwanden|lpm_ff0:inst19|lpm_ff:lpm_ff_component|dffs[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.829 ns ; 2.956 ns ; -; 1.881 ns ; None ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[17] ; Video:Fredi_Aschwanden|lpm_ff0:inst17|lpm_ff:lpm_ff_component|dffs[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 5.049 ns ; 4.829 ns ; 2.948 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; -+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' ; -+----------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; -+----------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; 2.965 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.639 ns ; -; 2.966 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[25] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.638 ns ; -; 2.967 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[29] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.637 ns ; -; 2.968 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[28] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.636 ns ; -; 3.093 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.511 ns ; -; 3.093 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.511 ns ; -; 3.093 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.511 ns ; -; 3.093 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.511 ns ; -; 3.093 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.511 ns ; -; 3.093 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.511 ns ; -; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; -; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; -; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[13] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; -; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; -; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; -; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; -; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; -; 3.094 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.510 ns ; -; 3.095 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.509 ns ; -; 3.095 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.509 ns ; -; 3.095 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.509 ns ; -; 3.095 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.509 ns ; -; 3.095 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[26] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.509 ns ; -; 3.095 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.509 ns ; -; 3.096 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.508 ns ; -; 3.096 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.508 ns ; -; 3.096 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.508 ns ; -; 3.097 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.507 ns ; -; 3.097 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.507 ns ; -; 3.097 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.507 ns ; -; 3.097 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.507 ns ; -; 3.097 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; 3.788 ns ; 3.604 ns ; 0.507 ns ; -+----------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' ; -+----------+----------------------+---------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; -+----------+----------------------+---------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; 5.299 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; 6.313 ns ; 6.118 ns ; 0.819 ns ; -; 5.479 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[5] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; 6.313 ns ; 6.116 ns ; 0.637 ns ; -; 5.480 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[4] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; 6.313 ns ; 6.116 ns ; 0.636 ns ; -; 5.606 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[7] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; 6.313 ns ; 6.116 ns ; 0.510 ns ; -; 5.608 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; 6.313 ns ; 6.116 ns ; 0.508 ns ; -+----------+----------------------+---------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' ; -+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; -+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; 1.672 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.308 ns ; 3.636 ns ; -; 1.683 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.304 ns ; 3.621 ns ; -; 1.703 ns ; 170.30 MHz ( period = 5.872 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.893 ns ; 5.190 ns ; -; 1.806 ns ; 173.34 MHz ( period = 5.769 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.887 ns ; 5.081 ns ; -; 1.842 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.327 ns ; 3.485 ns ; -; 1.881 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.309 ns ; 3.428 ns ; -; 1.904 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.325 ns ; 3.421 ns ; -; 1.914 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.309 ns ; 3.395 ns ; -; 1.923 ns ; 176.93 MHz ( period = 5.652 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.893 ns ; 4.970 ns ; -; 2.000 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.308 ns ; 3.308 ns ; -; 2.018 ns ; 179.95 MHz ( period = 5.557 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.883 ns ; 4.865 ns ; -; 2.034 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.321 ns ; 3.287 ns ; -; 2.040 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.293 ns ; 3.253 ns ; -; 2.068 ns ; 181.59 MHz ( period = 5.507 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.887 ns ; 4.819 ns ; -; 2.105 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.302 ns ; 3.197 ns ; -; 2.112 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90~_Duplicate_2 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 4.735 ns ; 4.488 ns ; 2.376 ns ; -; 2.131 ns ; 183.69 MHz ( period = 5.444 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.896 ns ; 4.765 ns ; -; 2.141 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.316 ns ; 3.175 ns ; -; 2.151 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.307 ns ; 3.156 ns ; -; 2.155 ns ; 184.50 MHz ( period = 5.420 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.900 ns ; 4.745 ns ; -; 2.159 ns ; 184.64 MHz ( period = 5.416 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.891 ns ; 4.732 ns ; -; 2.166 ns ; 184.88 MHz ( period = 5.409 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.878 ns ; 4.712 ns ; -; 2.178 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.309 ns ; 3.131 ns ; -; 2.202 ns ; 186.12 MHz ( period = 5.373 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.893 ns ; 4.691 ns ; -; 2.203 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.312 ns ; 3.109 ns ; -; 2.207 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.335 ns ; 3.128 ns ; -; 2.238 ns ; 187.37 MHz ( period = 5.337 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.878 ns ; 4.640 ns ; -; 2.242 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.317 ns ; 3.075 ns ; -; 2.260 ns ; 188.15 MHz ( period = 5.315 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.891 ns ; 4.631 ns ; -; 2.265 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 4.735 ns ; 4.428 ns ; 2.163 ns ; -; 2.273 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 4.735 ns ; 4.492 ns ; 2.219 ns ; -; 2.298 ns ; 189.50 MHz ( period = 5.277 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.901 ns ; 4.603 ns ; -; 2.325 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.316 ns ; 2.991 ns ; -; 2.338 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.383 ns ; 3.045 ns ; -; 2.357 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.321 ns ; 2.964 ns ; -; 2.370 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.302 ns ; 2.932 ns ; -; 2.376 ns ; 192.34 MHz ( period = 5.199 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.883 ns ; 4.507 ns ; -; 2.385 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.635 ns ; 3.250 ns ; -; 2.410 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.316 ns ; 2.906 ns ; -; 2.417 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.307 ns ; 2.890 ns ; -; 2.434 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.373 ns ; 2.939 ns ; -; 2.445 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 4.735 ns ; 4.495 ns ; 2.050 ns ; -; 2.447 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.312 ns ; 2.865 ns ; -; 2.470 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.645 ns ; 3.175 ns ; -; 2.502 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.652 ns ; 3.150 ns ; -; 2.509 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.643 ns ; 3.134 ns ; -; 2.516 ns ; 197.67 MHz ( period = 5.059 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.241 ns ; 4.725 ns ; -; 2.517 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.308 ns ; 2.791 ns ; -; 2.520 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.293 ns ; 2.773 ns ; -; 2.523 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.645 ns ; 3.122 ns ; -; 2.531 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.639 ns ; 3.108 ns ; -; 2.548 ns ; 198.93 MHz ( period = 5.027 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.248 ns ; 4.700 ns ; -; 2.549 ns ; 198.97 MHz ( period = 5.026 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.878 ns ; 4.329 ns ; -; 2.550 ns ; 199.00 MHz ( period = 5.025 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.901 ns ; 4.351 ns ; -; 2.550 ns ; 199.00 MHz ( period = 5.025 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.239 ns ; 4.689 ns ; -; 2.561 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.375 ns ; 2.814 ns ; -; 2.567 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.290 ns ; 2.723 ns ; -; 2.569 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.317 ns ; 2.748 ns ; -; 2.569 ns ; 199.76 MHz ( period = 5.006 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.231 ns ; 4.662 ns ; -; 2.570 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.375 ns ; 2.805 ns ; -; 2.571 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.643 ns ; 3.072 ns ; -; 2.572 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.306 ns ; 2.734 ns ; -; 2.597 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.316 ns ; 2.719 ns ; -; 2.603 ns ; 201.13 MHz ( period = 4.972 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.241 ns ; 4.638 ns ; -; 2.614 ns ; 201.57 MHz ( period = 4.961 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.239 ns ; 4.625 ns ; -; 2.616 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.377 ns ; 2.761 ns ; -; 2.622 ns ; 201.90 MHz ( period = 4.953 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.947 ns ; 4.325 ns ; -; 2.641 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.645 ns ; 3.004 ns ; -; 2.685 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.330 ns ; 2.645 ns ; -; 2.690 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.639 ns ; 2.949 ns ; -; 2.695 ns ; 204.92 MHz ( period = 4.880 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.949 ns ; 4.254 ns ; -; 2.697 ns ; 205.00 MHz ( period = 4.878 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.226 ns ; 4.529 ns ; -; 2.708 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.648 ns ; 2.940 ns ; -; 2.716 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.312 ns ; 2.596 ns ; -; 2.717 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.630 ns ; 2.913 ns ; -; 2.718 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.630 ns ; 2.912 ns ; -; 2.724 ns ; 206.14 MHz ( period = 4.851 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.241 ns ; 4.517 ns ; -; 2.733 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.356 ns ; 2.623 ns ; -; 2.734 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.645 ns ; 2.911 ns ; -; 2.734 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.381 ns ; 2.647 ns ; -; 2.734 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 4.735 ns ; 4.559 ns ; 1.825 ns ; -; 2.751 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.377 ns ; 2.626 ns ; -; 2.758 ns ; 207.60 MHz ( period = 4.817 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.244 ns ; 4.486 ns ; -; 2.761 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.635 ns ; 2.874 ns ; -; 2.761 ns ; 207.73 MHz ( period = 4.814 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.949 ns ; 4.188 ns ; -; 2.764 ns ; 207.86 MHz ( period = 4.811 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.949 ns ; 4.185 ns ; -; 2.768 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.652 ns ; 2.884 ns ; -; 2.771 ns ; 208.16 MHz ( period = 4.804 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.235 ns ; 4.464 ns ; -; 2.776 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.643 ns ; 2.867 ns ; -; 2.778 ns ; 208.46 MHz ( period = 4.797 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.948 ns ; 4.170 ns ; -; 2.780 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.635 ns ; 2.855 ns ; -; 2.793 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.645 ns ; 2.852 ns ; -; 2.793 ns ; 209.12 MHz ( period = 4.782 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.226 ns ; 4.433 ns ; -; 2.797 ns ; 209.29 MHz ( period = 4.778 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.226 ns ; 4.429 ns ; -; 2.798 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.378 ns ; 2.580 ns ; -; 2.807 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.779 ns ; 2.972 ns ; -; 2.808 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.374 ns ; 2.566 ns ; -; 2.815 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.373 ns ; 2.558 ns ; -; 2.821 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.639 ns ; 2.818 ns ; -; 2.838 ns ; 211.10 MHz ( period = 4.737 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.231 ns ; 4.393 ns ; -; 2.839 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.643 ns ; 2.804 ns ; -; 2.846 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.293 ns ; 2.447 ns ; -; 2.851 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.334 ns ; 2.483 ns ; -; 2.862 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.316 ns ; 2.454 ns ; -; 2.909 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.645 ns ; 2.736 ns ; -; 2.935 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.358 ns ; 2.423 ns ; -; 2.937 ns ; 215.61 MHz ( period = 4.638 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.943 ns ; 4.006 ns ; -; 2.951 ns ; 216.26 MHz ( period = 4.624 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.949 ns ; 3.998 ns ; -; 2.954 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.639 ns ; 2.685 ns ; -; 2.960 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.655 ns ; 2.695 ns ; -; 2.963 ns ; 216.83 MHz ( period = 4.612 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.943 ns ; 3.980 ns ; -; 2.969 ns ; 217.11 MHz ( period = 4.606 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.947 ns ; 3.978 ns ; -; 2.977 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.648 ns ; 2.671 ns ; -; 2.983 ns ; 217.77 MHz ( period = 4.592 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.235 ns ; 4.252 ns ; -; 2.984 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.630 ns ; 2.646 ns ; -; 2.985 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.630 ns ; 2.645 ns ; -; 2.988 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.779 ns ; 2.791 ns ; -; 3.004 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.362 ns ; 2.358 ns ; -; 3.005 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.364 ns ; 2.359 ns ; -; 3.010 ns ; 219.06 MHz ( period = 4.565 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.292 ns ; 4.282 ns ; -; 3.018 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.653 ns ; 2.635 ns ; -; 3.027 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.635 ns ; 2.608 ns ; -; 3.042 ns ; 220.60 MHz ( period = 4.533 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.294 ns ; 4.252 ns ; -; 3.047 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.729 ns ; 2.682 ns ; -; 3.051 ns ; 221.04 MHz ( period = 4.524 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.249 ns ; 4.198 ns ; -; 3.058 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.354 ns ; 2.296 ns ; -; 3.061 ns ; 221.53 MHz ( period = 4.514 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.249 ns ; 4.188 ns ; -; 3.074 ns ; 222.17 MHz ( period = 4.501 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.946 ns ; 3.872 ns ; -; 3.096 ns ; 223.26 MHz ( period = 4.479 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.947 ns ; 3.851 ns ; -; 3.115 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.361 ns ; 2.246 ns ; -; 3.127 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.361 ns ; 2.234 ns ; -; 3.131 ns ; 225.02 MHz ( period = 4.444 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.943 ns ; 3.812 ns ; -; 3.141 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[2]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.325 ns ; 2.184 ns ; -; 3.143 ns ; 225.63 MHz ( period = 4.432 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.295 ns ; 4.152 ns ; -; 3.151 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.630 ns ; 2.479 ns ; -; 3.158 ns ; 226.40 MHz ( period = 4.417 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.292 ns ; 4.134 ns ; -; 3.159 ns ; 226.45 MHz ( period = 4.416 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.291 ns ; 4.132 ns ; -; 3.162 ns ; 226.60 MHz ( period = 4.413 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.295 ns ; 4.133 ns ; -; 3.163 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.780 ns ; 2.617 ns ; -; 3.173 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.680 ns ; 2.507 ns ; -; 3.181 ns ; 227.58 MHz ( period = 4.394 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.944 ns ; 3.763 ns ; -; 3.192 ns ; 228.15 MHz ( period = 4.383 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.947 ns ; 3.755 ns ; -; 3.199 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.630 ns ; 2.431 ns ; -; 3.207 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.671 ns ; 2.464 ns ; -; 3.208 ns ; 228.99 MHz ( period = 4.367 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.946 ns ; 3.738 ns ; -; 3.209 ns ; 229.04 MHz ( period = 4.366 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 6.944 ns ; 3.735 ns ; -; 3.225 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.695 ns ; 2.470 ns ; -; 3.226 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.655 ns ; 2.429 ns ; -; 3.233 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.359 ns ; 2.126 ns ; -; 3.236 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.361 ns ; 2.125 ns ; -; 3.251 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.358 ns ; 2.107 ns ; -; 3.253 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.355 ns ; 2.102 ns ; -; 3.261 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.358 ns ; 2.097 ns ; -; 3.262 ns ; 231.86 MHz ( period = 4.313 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.297 ns ; 4.035 ns ; -; 3.263 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.363 ns ; 2.100 ns ; -; 3.266 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.363 ns ; 2.097 ns ; -; 3.271 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.362 ns ; 2.091 ns ; -; 3.277 ns ; 232.67 MHz ( period = 4.298 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.291 ns ; 4.014 ns ; -; 3.279 ns ; 232.77 MHz ( period = 4.296 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.291 ns ; 4.012 ns ; -; 3.282 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.653 ns ; 2.371 ns ; -; 3.307 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.383 ns ; 2.076 ns ; -; 3.346 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.698 ns ; 2.352 ns ; -; 3.351 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.695 ns ; 2.344 ns ; -; 3.365 ns ; 237.53 MHz ( period = 4.210 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.296 ns ; 3.931 ns ; -; 3.387 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.361 ns ; 1.974 ns ; -; 3.390 ns ; 238.95 MHz ( period = 4.185 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.294 ns ; 3.904 ns ; -; 3.410 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.362 ns ; 1.952 ns ; -; 3.415 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.698 ns ; 2.283 ns ; -; 3.429 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.358 ns ; 1.929 ns ; -; 3.438 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.375 ns ; 1.937 ns ; -; 3.450 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.700 ns ; 2.250 ns ; -; 3.458 ns ; 242.90 MHz ( period = 4.117 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.295 ns ; 3.837 ns ; -; 3.459 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.698 ns ; 2.239 ns ; -; 3.461 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.781 ns ; 2.320 ns ; -; 3.474 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.380 ns ; 1.906 ns ; -; 3.477 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.359 ns ; 1.882 ns ; -; 3.492 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.695 ns ; 2.203 ns ; -; 3.495 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.700 ns ; 2.205 ns ; -; 3.499 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.359 ns ; 1.860 ns ; -; 3.504 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.361 ns ; 1.857 ns ; -; 3.558 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.699 ns ; 2.141 ns ; -; 3.575 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.697 ns ; 2.122 ns ; -; 3.602 ns ; 251.70 MHz ( period = 3.973 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.295 ns ; 3.693 ns ; -; 3.610 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.699 ns ; 2.089 ns ; -; 3.614 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.698 ns ; 2.084 ns ; -; 3.616 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.701 ns ; 2.085 ns ; -; 3.617 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.696 ns ; 2.079 ns ; -; 3.620 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.697 ns ; 2.077 ns ; -; 3.625 ns ; 253.16 MHz ( period = 3.950 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.297 ns ; 3.672 ns ; -; 3.640 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.699 ns ; 2.059 ns ; -; 3.649 ns ; None ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.997 ns ; 5.726 ns ; 2.077 ns ; -; 3.657 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.699 ns ; 2.042 ns ; -; 3.663 ns ; 255.62 MHz ( period = 3.912 ns ) ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 7.575 ns ; 7.297 ns ; 3.634 ns ; -; 3.664 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.696 ns ; 2.032 ns ; -; 3.673 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.703 ns ; 2.030 ns ; -; 3.675 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.699 ns ; 2.024 ns ; -; 3.708 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.702 ns ; 1.994 ns ; -; 3.720 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.703 ns ; 1.983 ns ; -; 3.738 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.697 ns ; 1.959 ns ; -; 3.825 ns ; None ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 5.999 ns ; 5.699 ns ; 1.874 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; -+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' ; -+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; -+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; -1.712 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 1.118 ns ; 2.830 ns ; -; -1.664 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.992 ns ; 2.656 ns ; -; -1.597 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[26] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.992 ns ; 2.589 ns ; -; -1.597 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[25] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.992 ns ; 2.589 ns ; -; -1.358 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.985 ns ; 2.343 ns ; -; -1.358 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.985 ns ; 2.343 ns ; -; -1.358 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.985 ns ; 2.343 ns ; -; -1.358 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.985 ns ; 2.343 ns ; -; -1.354 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.987 ns ; 2.341 ns ; -; -1.354 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.987 ns ; 2.341 ns ; -; -1.354 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.987 ns ; 2.341 ns ; -; -1.333 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.319 ns ; -; -1.333 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.319 ns ; -; -1.280 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.266 ns ; -; -1.280 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.266 ns ; -; -1.280 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.266 ns ; -; -1.280 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.266 ns ; -; -1.278 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.264 ns ; -; -1.278 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.986 ns ; 2.264 ns ; -; -1.250 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.238 ns ; -; -1.250 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.238 ns ; -; -1.250 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.238 ns ; -; -1.250 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.238 ns ; -; -1.248 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.989 ns ; 2.237 ns ; -; -1.243 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.989 ns ; 2.232 ns ; -; -1.228 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.216 ns ; -; -1.228 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.216 ns ; -; -1.228 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.216 ns ; -; -1.228 ns ; None ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 1.576 ns ; 0.988 ns ; 2.216 ns ; -; 4.485 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 6.311 ns ; 6.117 ns ; 1.632 ns ; -; 6.612 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.393 ns ; 3.781 ns ; -; 6.644 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.392 ns ; 3.748 ns ; -; 6.644 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.392 ns ; 3.748 ns ; -; 6.644 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.392 ns ; 3.748 ns ; -; 6.644 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.392 ns ; 3.748 ns ; -; 6.644 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.392 ns ; 3.748 ns ; -; 6.665 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.873 ns ; -; 6.665 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.873 ns ; -; 6.665 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.873 ns ; -; 6.672 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.527 ns ; 3.855 ns ; -; 6.672 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.527 ns ; 3.855 ns ; -; 6.672 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.527 ns ; 3.855 ns ; -; 6.672 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.527 ns ; 3.855 ns ; -; 6.672 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.527 ns ; 3.855 ns ; -; 6.672 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.527 ns ; 3.855 ns ; -; 6.672 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.527 ns ; 3.855 ns ; -; 6.685 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.537 ns ; 3.852 ns ; -; 6.685 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.537 ns ; 3.852 ns ; -; 6.685 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.537 ns ; 3.852 ns ; -; 6.727 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.811 ns ; -; 6.727 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.811 ns ; -; 6.727 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.811 ns ; -; 6.727 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.811 ns ; -; 6.727 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.811 ns ; -; 6.727 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.811 ns ; -; 6.788 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.234 ns ; 3.446 ns ; -; 6.788 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.234 ns ; 3.446 ns ; -; 6.788 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.234 ns ; 3.446 ns ; -; 6.788 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.234 ns ; 3.446 ns ; -; 6.826 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.568 ns ; -; 6.826 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.568 ns ; -; 6.826 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.568 ns ; -; 6.826 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.568 ns ; -; 6.826 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.568 ns ; -; 6.826 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.568 ns ; -; 6.843 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.545 ns ; 3.702 ns ; -; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; -; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; -; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; -; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; -; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; -; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; -; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; -; 6.845 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.549 ns ; -; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; -; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; -; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; -; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; -; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; -; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; -; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; -; 6.849 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.394 ns ; 3.545 ns ; -; 6.955 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.564 ns ; -; 6.955 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.564 ns ; -; 6.955 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.564 ns ; -; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; -; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; -; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; -; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; -; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; -; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; -; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; -; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; -; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; -; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; -; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; -; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; -; 6.969 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.519 ns ; 3.550 ns ; -; 7.011 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.390 ns ; 3.379 ns ; -; 7.016 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.546 ns ; 3.530 ns ; -; 7.016 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.546 ns ; 3.530 ns ; -; 7.016 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.546 ns ; 3.530 ns ; -; 7.016 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.546 ns ; 3.530 ns ; -; 7.074 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.537 ns ; 3.463 ns ; -; 7.074 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.537 ns ; 3.463 ns ; -; 7.074 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.537 ns ; 3.463 ns ; -; 7.111 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.514 ns ; 3.403 ns ; -; 7.123 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.364 ns ; 3.241 ns ; -; 7.123 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.364 ns ; 3.241 ns ; -; 7.123 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.364 ns ; 3.241 ns ; -; 7.147 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.656 ns ; 3.509 ns ; -; 7.147 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.656 ns ; 3.509 ns ; -; 7.147 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.656 ns ; 3.509 ns ; -; 7.147 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.656 ns ; 3.509 ns ; -; 7.147 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.656 ns ; 3.509 ns ; -; 7.147 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.656 ns ; 3.509 ns ; -; 7.184 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.391 ns ; 3.207 ns ; -; 7.184 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.391 ns ; 3.207 ns ; -; 7.184 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.391 ns ; 3.207 ns ; -; 7.184 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.391 ns ; 3.207 ns ; -; 7.242 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.382 ns ; 3.140 ns ; -; 7.242 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.382 ns ; 3.140 ns ; -; 7.242 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.382 ns ; 3.140 ns ; -; 7.264 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.548 ns ; 3.284 ns ; -; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; -; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; -; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; -; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; -; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; -; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; -; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; -; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; -; 7.286 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.252 ns ; -; 7.296 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.251 ns ; -; 7.296 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.251 ns ; -; 7.296 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.251 ns ; -; 7.296 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.251 ns ; -; 7.296 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.251 ns ; -; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; -; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; -; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; -; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; -; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; -; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; -; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; -; 7.297 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.361 ns ; -; 7.298 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.249 ns ; -; 7.298 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.249 ns ; -; 7.298 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.249 ns ; -; 7.298 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.249 ns ; -; 7.298 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.249 ns ; -; 7.298 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.547 ns ; 3.249 ns ; -; 7.323 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.539 ns ; 3.216 ns ; -; 7.323 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.539 ns ; 3.216 ns ; -; 7.323 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.539 ns ; 3.216 ns ; -; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; -; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; -; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; -; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; -; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; -; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; -; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; -; 7.334 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.324 ns ; -; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; -; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; -; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; -; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; -; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; -; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; -; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; -; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; -; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; -; 7.380 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.658 ns ; 3.278 ns ; -; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; -; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; -; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; -; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; -; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; -; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; -; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; -; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; -; 7.411 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.538 ns ; 3.127 ns ; -; 7.440 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.389 ns ; 2.949 ns ; -; 7.440 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.389 ns ; 2.949 ns ; -; 7.440 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.389 ns ; 2.949 ns ; -; 7.440 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.389 ns ; 2.949 ns ; -; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; -; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; -; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; -; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; -; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; -; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; -; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; -; 7.448 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.549 ns ; 3.101 ns ; -; 7.454 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.383 ns ; 2.929 ns ; -; 7.454 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.383 ns ; 2.929 ns ; -; 7.454 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.383 ns ; 2.929 ns ; -; 7.454 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.383 ns ; 2.929 ns ; -; 7.454 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.383 ns ; 2.929 ns ; -; 7.454 ns ; None ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 10.267 ns ; 10.383 ns ; 2.929 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; -+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Setup: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' ; -+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; -+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ -; -4.294 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.607 ns ; 3.687 ns ; -; -4.252 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[95] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.600 ns ; 3.652 ns ; -; -4.247 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[107] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.642 ns ; -; -4.241 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[90] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.594 ns ; 3.647 ns ; -; -4.232 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[33] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.597 ns ; 3.635 ns ; -; -4.228 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[49] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.597 ns ; 3.631 ns ; -; -4.220 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[34] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.607 ns ; 3.613 ns ; -; -4.212 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[99] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.610 ns ; -; -4.205 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[57] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.597 ns ; 3.608 ns ; -; -4.158 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.898 ns ; -; -4.119 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 4.141 ns ; -; -4.119 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[42] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.517 ns ; -; -4.092 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 4.114 ns ; -; -4.088 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[111] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.486 ns ; -; -4.086 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[84] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.595 ns ; 3.491 ns ; -; -4.085 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[88] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.593 ns ; 3.492 ns ; -; -4.073 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[85] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.468 ns ; -; -4.070 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[60] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.465 ns ; -; -4.070 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[48] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.466 ns ; -; -4.065 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[50] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.461 ns ; -; -4.060 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[97] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.458 ns ; -; -4.057 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[23] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.455 ns ; -; -4.051 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[83] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.447 ns ; -; -4.049 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[28] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.447 ns ; -; -4.049 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[20] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.447 ns ; -; -4.049 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[41] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.445 ns ; -; -4.048 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 4.068 ns ; -; -4.046 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[108] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.444 ns ; -; -4.045 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[78] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.441 ns ; -; -4.045 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[59] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.441 ns ; -; -4.043 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[43] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.441 ns ; -; -4.042 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.021 ns ; 4.063 ns ; -; -4.042 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.440 ns ; -; -4.040 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[72] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.436 ns ; -; -4.039 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[70] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.434 ns ; -; -4.039 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[81] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.435 ns ; -; -4.036 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[38] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.431 ns ; -; -4.035 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[112] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.433 ns ; -; -4.032 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[75] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.428 ns ; -; -4.032 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[82] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.428 ns ; -; -4.030 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe27 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.610 ns ; 3.420 ns ; -; -4.027 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[46] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.601 ns ; 3.426 ns ; -; -3.997 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[92] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.595 ns ; 3.402 ns ; -; -3.995 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[17] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.598 ns ; 3.397 ns ; -; -3.987 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.021 ns ; 4.008 ns ; -; -3.985 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.725 ns ; -; -3.984 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[37] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.379 ns ; -; -3.980 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 4.002 ns ; -; -3.978 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[80] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.376 ns ; -; -3.977 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[45] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.603 ns ; 3.374 ns ; -; -3.976 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[124] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.374 ns ; -; -3.973 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[104] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.601 ns ; 3.372 ns ; -; -3.972 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[91] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.370 ns ; -; -3.972 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[30] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.601 ns ; 3.371 ns ; -; -3.969 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[58] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.365 ns ; -; -3.968 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.366 ns ; -; -3.968 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.364 ns ; -; -3.967 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[47] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.363 ns ; -; -3.958 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[96] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.356 ns ; -; -3.957 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.355 ns ; -; -3.956 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.354 ns ; -; -3.952 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[69] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.347 ns ; -; -3.950 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.972 ns ; -; -3.948 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.970 ns ; -; -3.948 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[54] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.343 ns ; -; -3.948 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[68] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.346 ns ; -; -3.948 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[113] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.346 ns ; -; -3.947 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[110] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.345 ns ; -; -3.947 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[106] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.345 ns ; -; -3.946 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.344 ns ; -; -3.945 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[22] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.343 ns ; -; -3.943 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[116] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.341 ns ; -; -3.943 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[127] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.341 ns ; -; -3.941 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[125] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.339 ns ; -; -3.941 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[12] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.339 ns ; -; -3.938 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.960 ns ; -; -3.938 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[51] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.334 ns ; -; -3.937 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[61] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.332 ns ; -; -3.935 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[122] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.333 ns ; -; -3.935 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[98] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.333 ns ; -; -3.934 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[86] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.329 ns ; -; -3.934 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[40] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.330 ns ; -; -3.932 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[109] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.330 ns ; -; -3.932 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[118] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.327 ns ; -; -3.930 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[65] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.328 ns ; -; -3.927 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.325 ns ; -; -3.926 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[105] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.324 ns ; -; -3.925 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[31] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.323 ns ; -; -3.924 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[53] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.319 ns ; -; -3.922 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.944 ns ; -; -3.920 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.316 ns ; -; -3.915 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[55] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.310 ns ; -; -3.909 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 3.929 ns ; -; -3.908 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 3.928 ns ; -; -3.898 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.021 ns ; 3.919 ns ; -; -3.896 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.292 ns ; -; -3.894 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.916 ns ; -; -3.882 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.904 ns ; -; -3.878 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.021 ns ; 3.899 ns ; -; -3.874 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.614 ns ; -; -3.873 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[26] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.269 ns ; -; -3.869 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[7] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe33 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.612 ns ; 3.257 ns ; -; -3.867 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 3.887 ns ; -; -3.867 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.303 ns ; 3.564 ns ; -; -3.858 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe29 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.610 ns ; 3.248 ns ; -; -3.854 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.876 ns ; -; -3.851 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.591 ns ; -; -3.835 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 3.855 ns ; -; -3.833 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.551 ns ; -; -3.828 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.850 ns ; -; -3.827 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 3.847 ns ; -; -3.822 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.540 ns ; -; -3.821 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.291 ns ; 3.530 ns ; -; -3.819 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.303 ns ; 3.516 ns ; -; -3.818 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[89] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.216 ns ; -; -3.817 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.021 ns ; 3.838 ns ; -; -3.816 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.211 ns ; -; -3.814 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[87] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.212 ns ; -; -3.814 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[100] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.212 ns ; -; -3.814 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[71] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.212 ns ; -; -3.813 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[39] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.211 ns ; -; -3.812 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[121] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.210 ns ; -; -3.812 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.208 ns ; -; -3.812 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.208 ns ; -; -3.809 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[123] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.204 ns ; -; -3.809 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[120] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.205 ns ; -; -3.807 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[126] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.205 ns ; -; -3.806 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[114] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.202 ns ; -; -3.804 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[117] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.199 ns ; -; -3.803 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[2] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.612 ns ; 3.191 ns ; -; -3.792 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[74] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.190 ns ; -; -3.792 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[44] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.190 ns ; -; -3.792 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe22 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.295 ns ; 3.497 ns ; -; -3.788 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[64] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.186 ns ; -; -3.787 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.505 ns ; -; -3.783 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[7] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe17 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.612 ns ; 3.171 ns ; -; -3.781 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.176 ns ; -; -3.780 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.802 ns ; -; -3.779 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.519 ns ; -; -3.777 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe43 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.615 ns ; 3.162 ns ; -; -3.777 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.495 ns ; -; -3.776 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 3.796 ns ; -; -3.771 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.793 ns ; -; -3.767 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.507 ns ; -; -3.762 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.480 ns ; -; -3.757 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.779 ns ; -; -3.748 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.015 ns ; 3.763 ns ; -; -3.747 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe13 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.291 ns ; 3.456 ns ; -; -3.747 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.015 ns ; 3.762 ns ; -; -3.743 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.014 ns ; 3.757 ns ; -; -3.728 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.292 ns ; 3.436 ns ; -; -3.724 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.442 ns ; -; -3.724 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.442 ns ; -; -3.720 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.013 ns ; 3.733 ns ; -; -3.717 ns ; None ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[110] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe26 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.294 ns ; 3.423 ns ; -; -3.713 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe45 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.617 ns ; 3.096 ns ; -; -3.713 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe11 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.622 ns ; 3.091 ns ; -; -3.713 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.021 ns ; 3.734 ns ; -; -3.703 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe47 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.292 ns ; 3.411 ns ; -; -3.698 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.438 ns ; -; -3.695 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[79] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.093 ns ; -; -3.694 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[32] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.092 ns ; -; -3.693 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[73] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.091 ns ; -; -3.693 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[119] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.091 ns ; -; -3.693 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[24] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.089 ns ; -; -3.691 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[77] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.089 ns ; -; -3.691 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[63] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.089 ns ; -; -3.691 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[36] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.089 ns ; -; -3.690 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[93] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.088 ns ; -; -3.690 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[115] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.085 ns ; -; -3.688 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[56] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.084 ns ; -; -3.685 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[102] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.080 ns ; -; -3.685 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.403 ns ; -; -3.684 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[18] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.080 ns ; -; -3.683 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.020 ns ; 3.703 ns ; -; -3.679 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.260 ns ; 3.419 ns ; -; -3.677 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[76] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.075 ns ; -; -3.677 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.022 ns ; 3.699 ns ; -; -3.675 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[62] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.073 ns ; -; -3.674 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.392 ns ; -; -3.672 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[52] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.070 ns ; -; -3.670 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[66] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.068 ns ; -; -3.668 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe41 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.617 ns ; 3.051 ns ; -; -3.668 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe43 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.289 ns ; 3.379 ns ; -; -3.667 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[103] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.602 ns ; 3.065 ns ; -; -3.665 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[16] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.061 ns ; -; -3.665 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.061 ns ; -; -3.664 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[94] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.060 ns ; -; -3.664 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[29] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.059 ns ; -; -3.664 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.059 ns ; -; -3.664 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.060 ns ; -; -3.663 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[19] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.058 ns ; -; -3.663 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[25] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.604 ns ; 3.059 ns ; -; -3.662 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[27] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.057 ns ; -; -3.661 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[21] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.056 ns ; -; -3.660 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[101] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.605 ns ; 3.055 ns ; -; -3.651 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.282 ns ; 3.369 ns ; -; -3.649 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe25 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.612 ns ; 3.037 ns ; -; -3.645 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; 0.021 ns ; 3.666 ns ; -; -3.633 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe9 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.272 ns ; -0.614 ns ; 3.019 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; -+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+ - - -+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Setup: 'CLK33M' ; -+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+ -; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; -+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+ -; -5.966 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.279 ns ; 3.687 ns ; -; -5.924 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[95] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.272 ns ; 3.652 ns ; -; -5.919 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[107] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.642 ns ; -; -5.913 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[90] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.266 ns ; 3.647 ns ; -; -5.904 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[33] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.269 ns ; 3.635 ns ; -; -5.900 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[49] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.269 ns ; 3.631 ns ; -; -5.892 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[34] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.279 ns ; 3.613 ns ; -; -5.884 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[99] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.610 ns ; -; -5.877 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[57] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.269 ns ; 3.608 ns ; -; -5.830 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.898 ns ; -; -5.791 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 4.141 ns ; -; -5.791 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[42] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.517 ns ; -; -5.764 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 4.114 ns ; -; -5.760 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[111] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.486 ns ; -; -5.758 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[84] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.267 ns ; 3.491 ns ; -; -5.757 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[88] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.265 ns ; 3.492 ns ; -; -5.745 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[85] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.468 ns ; -; -5.742 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[60] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.465 ns ; -; -5.742 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[48] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.466 ns ; -; -5.737 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[50] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.461 ns ; -; -5.732 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[97] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.458 ns ; -; -5.729 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[23] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.455 ns ; -; -5.723 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[83] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.447 ns ; -; -5.721 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[28] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.447 ns ; -; -5.721 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[20] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.447 ns ; -; -5.721 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[41] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.445 ns ; -; -5.720 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 4.068 ns ; -; -5.718 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[108] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.444 ns ; -; -5.717 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[78] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.441 ns ; -; -5.717 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[59] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.441 ns ; -; -5.715 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[43] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.441 ns ; -; -5.714 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.651 ns ; 4.063 ns ; -; -5.714 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.440 ns ; -; -5.712 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[72] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.436 ns ; -; -5.711 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[70] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.434 ns ; -; -5.711 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[81] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.435 ns ; -; -5.708 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[38] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.431 ns ; -; -5.707 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[112] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.433 ns ; -; -5.704 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[75] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.428 ns ; -; -5.704 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[82] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.428 ns ; -; -5.702 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe27 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.282 ns ; 3.420 ns ; -; -5.699 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[46] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.273 ns ; 3.426 ns ; -; -5.669 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[92] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.267 ns ; 3.402 ns ; -; -5.667 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[17] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.270 ns ; 3.397 ns ; -; -5.659 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.651 ns ; 4.008 ns ; -; -5.657 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.725 ns ; -; -5.656 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[37] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.379 ns ; -; -5.652 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 4.002 ns ; -; -5.650 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[80] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.376 ns ; -; -5.649 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[45] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.275 ns ; 3.374 ns ; -; -5.648 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[124] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.374 ns ; -; -5.645 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[104] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.273 ns ; 3.372 ns ; -; -5.644 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[91] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.370 ns ; -; -5.644 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[30] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.273 ns ; 3.371 ns ; -; -5.641 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[58] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.365 ns ; -; -5.640 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.366 ns ; -; -5.640 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.364 ns ; -; -5.639 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[47] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.363 ns ; -; -5.630 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[96] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.356 ns ; -; -5.629 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.355 ns ; -; -5.628 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.354 ns ; -; -5.624 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[69] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.347 ns ; -; -5.622 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.972 ns ; -; -5.620 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.970 ns ; -; -5.620 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[54] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.343 ns ; -; -5.620 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[68] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.346 ns ; -; -5.620 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[113] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.346 ns ; -; -5.619 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[110] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.345 ns ; -; -5.619 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[106] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.345 ns ; -; -5.618 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.344 ns ; -; -5.617 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[22] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.343 ns ; -; -5.615 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[116] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.341 ns ; -; -5.615 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[127] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.341 ns ; -; -5.613 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[125] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.339 ns ; -; -5.613 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[12] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.339 ns ; -; -5.610 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.960 ns ; -; -5.610 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[51] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.334 ns ; -; -5.609 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[61] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.332 ns ; -; -5.607 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[122] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.333 ns ; -; -5.607 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[98] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.333 ns ; -; -5.606 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[86] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.329 ns ; -; -5.606 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[40] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.330 ns ; -; -5.604 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[109] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.330 ns ; -; -5.604 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[118] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.327 ns ; -; -5.602 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[65] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.328 ns ; -; -5.599 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.325 ns ; -; -5.598 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[105] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.324 ns ; -; -5.597 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[31] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.323 ns ; -; -5.596 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[53] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.319 ns ; -; -5.594 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.944 ns ; -; -5.592 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.316 ns ; -; -5.587 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[55] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.310 ns ; -; -5.581 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 3.929 ns ; -; -5.580 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 3.928 ns ; -; -5.570 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.651 ns ; 3.919 ns ; -; -5.568 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.292 ns ; -; -5.566 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.916 ns ; -; -5.554 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.904 ns ; -; -5.550 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.651 ns ; 3.899 ns ; -; -5.546 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.614 ns ; -; -5.545 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[26] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.269 ns ; -; -5.541 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[7] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe33 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.284 ns ; 3.257 ns ; -; -5.539 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 3.887 ns ; -; -5.539 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.975 ns ; 3.564 ns ; -; -5.530 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe29 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.282 ns ; 3.248 ns ; -; -5.526 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.876 ns ; -; -5.523 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.591 ns ; -; -5.507 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 3.855 ns ; -; -5.505 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.551 ns ; -; -5.500 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.850 ns ; -; -5.499 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 3.847 ns ; -; -5.494 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.540 ns ; -; -5.493 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.963 ns ; 3.530 ns ; -; -5.491 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.975 ns ; 3.516 ns ; -; -5.490 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[89] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.216 ns ; -; -5.489 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.651 ns ; 3.838 ns ; -; -5.488 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.211 ns ; -; -5.486 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[87] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.212 ns ; -; -5.486 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[100] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.212 ns ; -; -5.486 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[71] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.212 ns ; -; -5.485 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[39] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.211 ns ; -; -5.484 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[121] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.210 ns ; -; -5.484 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.208 ns ; -; -5.484 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.208 ns ; -; -5.481 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[123] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.204 ns ; -; -5.481 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[120] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.205 ns ; -; -5.479 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[126] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.205 ns ; -; -5.478 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[114] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.202 ns ; -; -5.476 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[117] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.199 ns ; -; -5.475 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[2] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.284 ns ; 3.191 ns ; -; -5.464 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[74] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.190 ns ; -; -5.464 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[44] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.190 ns ; -; -5.464 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe22 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.967 ns ; 3.497 ns ; -; -5.460 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[64] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.186 ns ; -; -5.459 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.505 ns ; -; -5.455 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[7] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe17 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.284 ns ; 3.171 ns ; -; -5.453 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.176 ns ; -; -5.452 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.802 ns ; -; -5.451 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.519 ns ; -; -5.449 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe43 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.287 ns ; 3.162 ns ; -; -5.449 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.495 ns ; -; -5.448 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 3.796 ns ; -; -5.443 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.793 ns ; -; -5.439 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.507 ns ; -; -5.434 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.480 ns ; -; -5.429 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.779 ns ; -; -5.420 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.657 ns ; 3.763 ns ; -; -5.419 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe13 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.963 ns ; 3.456 ns ; -; -5.419 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.657 ns ; 3.762 ns ; -; -5.415 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.658 ns ; 3.757 ns ; -; -5.400 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.964 ns ; 3.436 ns ; -; -5.396 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.442 ns ; -; -5.396 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.442 ns ; -; -5.392 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.659 ns ; 3.733 ns ; -; -5.389 ns ; None ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[110] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe26 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.966 ns ; 3.423 ns ; -; -5.385 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe45 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.289 ns ; 3.096 ns ; -; -5.385 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe11 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.294 ns ; 3.091 ns ; -; -5.385 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.651 ns ; 3.734 ns ; -; -5.375 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe47 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.964 ns ; 3.411 ns ; -; -5.370 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.438 ns ; -; -5.367 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[79] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.093 ns ; -; -5.366 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[32] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.092 ns ; -; -5.365 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[73] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.091 ns ; -; -5.365 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[119] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.091 ns ; -; -5.365 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[24] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.089 ns ; -; -5.363 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[77] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.089 ns ; -; -5.363 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[63] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.089 ns ; -; -5.363 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[36] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.089 ns ; -; -5.362 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[93] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.088 ns ; -; -5.362 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[115] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.085 ns ; -; -5.360 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[56] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.084 ns ; -; -5.357 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[102] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.080 ns ; -; -5.357 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.403 ns ; -; -5.356 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[18] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.080 ns ; -; -5.355 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.652 ns ; 3.703 ns ; -; -5.351 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.932 ns ; 3.419 ns ; -; -5.349 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[76] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.075 ns ; -; -5.349 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.650 ns ; 3.699 ns ; -; -5.347 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[62] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.073 ns ; -; -5.346 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.392 ns ; -; -5.344 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[52] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.070 ns ; -; -5.342 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[66] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.068 ns ; -; -5.340 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe41 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.289 ns ; 3.051 ns ; -; -5.340 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe43 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.961 ns ; 3.379 ns ; -; -5.339 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[103] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.274 ns ; 3.065 ns ; -; -5.337 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[16] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.061 ns ; -; -5.337 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.061 ns ; -; -5.336 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[94] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.060 ns ; -; -5.336 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[29] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.059 ns ; -; -5.336 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.059 ns ; -; -5.336 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.060 ns ; -; -5.335 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[19] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.058 ns ; -; -5.335 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[25] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.276 ns ; 3.059 ns ; -; -5.334 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[27] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.057 ns ; -; -5.333 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[21] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.056 ns ; -; -5.332 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~portb_address_reg0 ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[101] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.277 ns ; 3.055 ns ; -; -5.323 ns ; None ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.954 ns ; 3.369 ns ; -; -5.321 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM54|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe25 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.284 ns ; 3.037 ns ; -; -5.317 ns ; None ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_omb:rd_ptr_msb|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -1.651 ns ; 3.666 ns ; -; -5.305 ns ; None ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe9 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; CLK33M ; 0.196 ns ; -2.286 ns ; 3.019 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; -+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Setup: 'MAIN_CLK' ; -+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+ -; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ; -+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+ -; -4.261 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 4.318 ns ; -; -4.260 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a8 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 4.317 ns ; -; -4.258 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a6 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 4.315 ns ; -; -4.239 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a5 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 4.296 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[29] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[28] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[26] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[25] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[13] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.204 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|q_b[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.122 ns ; 4.326 ns ; -; -4.071 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|ram_block11a0~portb_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.225 ns ; 4.296 ns ; -; -4.023 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.012 ns ; 4.035 ns ; -; -4.023 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.012 ns ; 4.035 ns ; -; -3.979 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a2 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.272 ns ; 4.251 ns ; -; -3.910 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a4 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 3.967 ns ; -; -3.907 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a3 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 3.964 ns ; -; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity7a[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; -; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity7a[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; -; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity7a[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; -; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|parity6 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; -; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; -; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; -; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; -; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; -; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; -; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; -; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; -; -3.784 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdptr_g[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.055 ns ; 3.839 ns ; -; -3.546 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a1 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 3.603 ns ; -; -3.544 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdemp_eq_comp_lsb_aeb ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.057 ns ; 3.601 ns ; -; -3.541 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.096 ns ; 3.637 ns ; -; -3.426 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|rdemp_eq_comp_msb_aeb ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; -0.013 ns ; 3.413 ns ; -; -3.055 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.360 ns ; 3.415 ns ; -; -3.039 ns ; None ; FB_ALE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WRF_WRE ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; -0.013 ns ; 3.026 ns ; -; -2.598 ns ; None ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; MAIN_CLK ; 1.094 ns ; 0.205 ns ; 2.803 ns ; -; -2.463 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.067 ns ; 6.530 ns ; -; -2.463 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.067 ns ; 6.530 ns ; -; -2.375 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.768 ns ; 7.143 ns ; -; -2.355 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.986 ns ; 6.341 ns ; -; -2.320 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.984 ns ; 6.304 ns ; -; -2.317 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.067 ns ; 6.384 ns ; -; -2.317 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.067 ns ; 6.384 ns ; -; -2.290 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.766 ns ; 7.056 ns ; -; -2.250 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.067 ns ; 6.317 ns ; -; -2.250 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.067 ns ; 6.317 ns ; -; -2.246 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.999 ns ; 6.245 ns ; -; -2.239 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.068 ns ; 6.307 ns ; -; -2.239 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.068 ns ; 6.307 ns ; -; -2.229 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.768 ns ; 6.997 ns ; -; -2.209 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.986 ns ; 6.195 ns ; -; -2.199 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.118 ns ; 6.317 ns ; -; -2.199 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.118 ns ; 6.317 ns ; -; -2.183 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.129 ns ; 6.312 ns ; -; -2.177 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.213 ns ; 6.390 ns ; -; -2.177 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.213 ns ; 6.390 ns ; -; -2.151 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.769 ns ; 6.920 ns ; -; -2.151 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.270 ns ; -; -2.151 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.270 ns ; -; -2.147 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.118 ns ; 6.265 ns ; -; -2.147 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.118 ns ; 6.265 ns ; -; -2.146 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.120 ns ; 6.266 ns ; -; -2.146 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.120 ns ; 6.266 ns ; -; -2.142 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.118 ns ; 6.260 ns ; -; -2.142 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.261 ns ; -; -2.142 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.118 ns ; 6.260 ns ; -; -2.142 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.261 ns ; -; -2.139 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.766 ns ; 6.905 ns ; -; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; -; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; -; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; -; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; -; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; -; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; -; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; -; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; -; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; -; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; -; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; -; -2.135 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.957 ns ; -; -2.133 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.986 ns ; 6.119 ns ; -; -2.132 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.984 ns ; 6.116 ns ; -; -2.131 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.987 ns ; 6.118 ns ; -; -2.129 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.248 ns ; -; -2.129 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.248 ns ; -; -2.122 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.065 ns ; 6.187 ns ; -; -2.122 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.065 ns ; 6.187 ns ; -; -2.118 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.068 ns ; 6.186 ns ; -; -2.118 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.068 ns ; 6.186 ns ; -; -2.100 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.999 ns ; 6.099 ns ; -; -2.098 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.117 ns ; 6.215 ns ; -; -2.098 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.117 ns ; 6.215 ns ; -; -2.094 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.065 ns ; 6.159 ns ; -; -2.094 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.065 ns ; 6.159 ns ; -; -2.084 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.238 ns ; 6.322 ns ; -; -2.084 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.238 ns ; 6.322 ns ; -; -2.084 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|shift_reg[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.238 ns ; 6.322 ns ; -; -2.083 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.537 ns ; 6.620 ns ; -; -2.062 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.768 ns ; 6.830 ns ; -; -2.060 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.768 ns ; 6.828 ns ; -; -2.048 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.176 ns ; 6.224 ns ; -; -2.048 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.176 ns ; 6.224 ns ; -; -2.048 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_X_D[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.176 ns ; 6.224 ns ; -; -2.045 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.766 ns ; 6.811 ns ; -; -2.045 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_USART_TOP:I_USART|WF68901IP_USART_TX:I_USART_TRANSMIT|UE ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.701 ns ; 5.746 ns ; -; -2.037 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_BASE_M_D[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.129 ns ; 6.166 ns ; -; -2.035 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.538 ns ; 6.573 ns ; -; -2.033 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; interrupt_handler:nobody|WERTE[3][19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.251 ns ; 6.284 ns ; -; -2.033 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; interrupt_handler:nobody|WERTE[4][19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.251 ns ; 6.284 ns ; -; -2.033 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; interrupt_handler:nobody|WERTE[5][19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.251 ns ; 6.284 ns ; -; -2.033 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.984 ns ; 6.017 ns ; -; -2.031 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.537 ns ; 6.568 ns ; -; -2.031 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.213 ns ; 6.244 ns ; -; -2.031 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_TOP[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.213 ns ; 6.244 ns ; -; -2.031 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.113 ns ; 6.144 ns ; -; -2.031 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.113 ns ; 6.144 ns ; -; -2.030 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_TA ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.769 ns ; 6.799 ns ; -; -2.030 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.539 ns ; 6.569 ns ; -; -2.026 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.537 ns ; 6.563 ns ; -; -2.026 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.538 ns ; 6.564 ns ; -; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.000 ns ; 6.022 ns ; -; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; -; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; -; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; -; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; -; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; -; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; -; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; -; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; -; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; -; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; -; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; -; -2.022 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.841 ns ; -; -2.013 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.538 ns ; 6.551 ns ; -; -2.010 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.987 ns ; 5.997 ns ; -; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; -; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; -; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; -; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; -; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; -; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; -; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; -; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; -; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; -; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; -; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; -; -2.005 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.819 ns ; 5.824 ns ; -; -2.002 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.984 ns ; 5.986 ns ; -; -2.001 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.984 ns ; 5.985 ns ; -; -1.998 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VECT_NUMBER[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.013 ns ; 6.011 ns ; -; -1.998 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VECT_NUMBER[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.013 ns ; 6.011 ns ; -; -1.998 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VECT_NUMBER[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.013 ns ; 6.011 ns ; -; -1.998 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|VECT_NUMBER[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.013 ns ; 6.011 ns ; -; -1.998 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|FREQUENCY_B[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.999 ns ; 5.997 ns ; -; -1.997 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_CTRL_STATUS:I_UART_CTRL_STATUS|IRQn ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.984 ns ; 5.981 ns ; -; -1.996 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.064 ns ; 6.060 ns ; -; -1.996 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_LOW[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.064 ns ; 6.060 ns ; -; -1.993 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.113 ns ; 6.106 ns ; -; -1.993 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.113 ns ; 6.106 ns ; -; -1.991 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.050 ns ; 6.041 ns ; -; -1.991 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.050 ns ; 6.041 ns ; -; -1.990 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.109 ns ; -; -1.990 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.119 ns ; 6.109 ns ; -; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.117 ns ; 6.106 ns ; -; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 4.117 ns ; 6.106 ns ; -; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; -; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; -; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; -; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; -; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; -; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; -; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; -; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; -; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; -; -1.989 ns ; None ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_BYT_CNT[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; MAIN_CLK ; 4.884 ns ; 3.822 ns ; 5.811 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; ; -+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Hold: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' ; -+---------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; -+---------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; 0.825 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.783 ns ; -; 0.827 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.785 ns ; -; 0.827 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.785 ns ; -; 0.828 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.786 ns ; -; 0.828 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.786 ns ; -; 0.829 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.787 ns ; -; 0.829 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.787 ns ; -; 0.829 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.787 ns ; -; 0.829 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.787 ns ; -; 0.829 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.787 ns ; -; 0.830 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.788 ns ; -; 0.830 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.788 ns ; -; 0.830 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.788 ns ; -; 0.831 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.789 ns ; -; 0.831 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.789 ns ; -; 0.832 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.790 ns ; -; 0.833 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.791 ns ; -; 1.185 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.143 ns ; -; 1.353 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.311 ns ; -; 1.354 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.312 ns ; -; 1.354 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.311 ns ; -; 1.354 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.312 ns ; -; 1.356 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.314 ns ; -; 1.356 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.314 ns ; -; 1.356 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.314 ns ; -; 1.357 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.315 ns ; -; 1.357 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.315 ns ; -; 1.357 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.315 ns ; -; 1.357 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.315 ns ; -; 1.358 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.316 ns ; -; 1.359 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.317 ns ; -; 1.359 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.317 ns ; -; 1.359 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.317 ns ; -; 1.359 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.317 ns ; -; 1.411 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.369 ns ; -; 1.412 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.370 ns ; -; 1.412 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.369 ns ; -; 1.412 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.370 ns ; -; 1.414 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.372 ns ; -; 1.414 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.372 ns ; -; 1.415 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.373 ns ; -; 1.415 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.373 ns ; -; 1.415 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.373 ns ; -; 1.416 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.374 ns ; -; 1.416 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.373 ns ; -; 1.417 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.375 ns ; -; 1.417 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.375 ns ; -; 1.417 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.375 ns ; -; 1.417 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.375 ns ; -; 1.470 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.428 ns ; -; 1.470 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.427 ns ; -; 1.470 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.427 ns ; -; 1.470 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.428 ns ; -; 1.472 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.430 ns ; -; 1.473 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.431 ns ; -; 1.473 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.431 ns ; -; 1.473 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.431 ns ; -; 1.474 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.432 ns ; -; 1.474 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.431 ns ; -; 1.475 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.433 ns ; -; 1.475 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.433 ns ; -; 1.475 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.433 ns ; -; 1.475 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.433 ns ; -; 1.528 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.486 ns ; -; 1.528 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.485 ns ; -; 1.528 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.485 ns ; -; 1.528 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.486 ns ; -; 1.530 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.488 ns ; -; 1.531 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.489 ns ; -; 1.531 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.489 ns ; -; 1.532 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.489 ns ; -; 1.532 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.489 ns ; -; 1.533 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.491 ns ; -; 1.533 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.491 ns ; -; 1.533 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.491 ns ; -; 1.533 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.491 ns ; -; 1.586 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.543 ns ; -; 1.586 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.543 ns ; -; 1.587 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.544 ns ; -; 1.588 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.546 ns ; -; 1.589 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.547 ns ; -; 1.589 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.547 ns ; -; 1.590 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.547 ns ; -; 1.590 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.547 ns ; -; 1.591 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.549 ns ; -; 1.591 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.549 ns ; -; 1.591 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.549 ns ; -; 1.591 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.549 ns ; -; 1.644 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.601 ns ; -; 1.644 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.601 ns ; -; 1.645 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.602 ns ; -; 1.646 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.604 ns ; -; 1.647 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.605 ns ; -; 1.648 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.605 ns ; -; 1.648 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.605 ns ; -; 1.649 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.607 ns ; -; 1.649 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.607 ns ; -; 1.649 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.607 ns ; -; 1.650 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.607 ns ; -; 1.689 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.647 ns ; -; 1.702 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.659 ns ; -; 1.702 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.659 ns ; -; 1.703 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.660 ns ; -; 1.704 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.662 ns ; -; 1.706 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.663 ns ; -; 1.706 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.663 ns ; -; 1.707 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.665 ns ; -; 1.707 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.665 ns ; -; 1.708 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.665 ns ; -; 1.708 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.665 ns ; -; 1.743 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.701 ns ; -; 1.760 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.717 ns ; -; 1.760 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.717 ns ; -; 1.761 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.718 ns ; -; 1.764 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.721 ns ; -; 1.764 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.721 ns ; -; 1.765 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.723 ns ; -; 1.766 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.723 ns ; -; 1.766 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.723 ns ; -; 1.766 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.723 ns ; -; 1.801 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.759 ns ; -; 1.818 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.775 ns ; -; 1.819 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.776 ns ; -; 1.822 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.779 ns ; -; 1.822 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.779 ns ; -; 1.824 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.781 ns ; -; 1.824 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.781 ns ; -; 1.824 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.781 ns ; -; 1.824 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.781 ns ; -; 1.861 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.819 ns ; -; 1.876 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.833 ns ; -; 1.877 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.834 ns ; -; 1.880 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.837 ns ; -; 1.882 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.839 ns ; -; 1.882 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.839 ns ; -; 1.882 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.839 ns ; -; 1.882 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.839 ns ; -; 1.915 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.873 ns ; -; 1.935 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.892 ns ; -; 1.938 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.895 ns ; -; 1.940 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.897 ns ; -; 1.940 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.897 ns ; -; 1.940 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.897 ns ; -; 1.940 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.897 ns ; -; 1.976 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.934 ns ; -; 1.993 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.950 ns ; -; 1.998 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.955 ns ; -; 1.998 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.955 ns ; -; 1.998 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.955 ns ; -; 1.998 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[12] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.955 ns ; -; 2.034 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.992 ns ; -; 2.056 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.013 ns ; -; 2.056 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.013 ns ; -; 2.056 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.013 ns ; -; 2.056 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[13] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.013 ns ; -; 2.091 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[9] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 2.049 ns ; -; 2.114 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.071 ns ; -; 2.114 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.071 ns ; -; 2.114 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[14] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.071 ns ; -; 2.147 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.104 ns ; -; 2.172 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.129 ns ; -; 2.172 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[15] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.129 ns ; -; 2.209 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.166 ns ; -; 2.230 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[16] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.187 ns ; -; 2.263 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.220 ns ; -; 2.325 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.282 ns ; -; 2.380 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.337 ns ; -; 2.443 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.400 ns ; -; 2.501 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.458 ns ; -; 2.559 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.516 ns ; -; 2.617 ns ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 2.574 ns ; -+---------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' ; -+---------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; -+---------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; 0.564 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.522 ns ; -; 0.825 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.783 ns ; -; 0.830 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.788 ns ; -; 0.852 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.810 ns ; -; 0.955 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.913 ns ; -; 1.357 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.315 ns ; -; 1.358 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.316 ns ; -; 1.380 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.338 ns ; -; 1.415 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.373 ns ; -; 1.416 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.374 ns ; -; 1.473 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.431 ns ; -; 1.474 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.432 ns ; -; 1.487 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.445 ns ; -; 1.531 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.489 ns ; -; 1.545 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.503 ns ; -; 1.611 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.569 ns ; -; 1.611 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.569 ns ; -; 1.611 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.569 ns ; -; 1.611 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.569 ns ; -+---------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' ; -+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; -+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WR_PR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WR_PR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:LOCK ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:LOCK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\MOTORSWITCH:INDEXCNT[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\INDEX_COUNTER:LOCK ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\INDEX_COUNTER:LOCK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\BYTEASMBLY:CNT[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTOR_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTOR_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO~_Duplicate_1 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO~_Duplicate_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[9] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\FREQUENCY_DECODER:FREQ_AMOUNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\FREQUENCY_DECODER:FREQ_AMOUNT[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\PHASE_DECODER:PHASE_AMOUNT[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\PHASE_DECODER:PHASE_AMOUNT[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|SECT_LEN[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_CRC ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_VERIFY_CRC ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_CRC_1 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_VERIFY_CRC_1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT_ADR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT_ADR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INDEX_MARK ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INDEX_MARK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|PLL_D ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|PLL_D ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_CHECK_DIR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T1_CHECK_DIR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T7 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T7 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_ACTIV ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_ACTIV ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_LEADIN ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_LEADIN ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|BUSY ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|BUSY ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:LOCK ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:LOCK ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_FF ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_FF ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_AM ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T2_WR_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_STROBES:CNT[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_STROBES:CNT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_WR_TIMING:CLKMASK_MFM ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_WR_TIMING:CLKMASK_MFM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|DEC_STATE ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|DEC_STATE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE.B_01 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE.B_01 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE.C_10 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|MFM_STATE.C_10 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.547 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.505 ns ; -; 0.549 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[19] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[20] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; -; 0.549 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|TRACKMEM[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTOR_REG[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; -; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[9] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[11] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[12] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[13] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T2 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[28] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[29] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\MFM_PRECOMPENSATION:WRITEPATTERN[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a1 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|parity8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|sub_parity6a1 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|parity5 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.552 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.552 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.552 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.552 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.552 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[17] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[18] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.552 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[20] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[21] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.553 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; -; 0.553 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[16] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[17] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; -; 0.553 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; -; 0.553 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|\ADRMARK_STROBES:DDATA_AM_LOCK ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|DDATA_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; -; 0.553 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[30] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[31] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; -; 0.559 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\RESTORE_TRAP:STEP_CNT[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\RESTORE_TRAP:STEP_CNT[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.517 ns ; -; 0.562 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_RD ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_LOAD_SR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.520 ns ; -; 0.563 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cntr_t2e:cntr_b|counter_reg_bit[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.521 ns ; -; 0.569 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|\MFM_SYNCLOCK:TMP[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|\MFM_SYNCLOCK:TMP[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.527 ns ; -; 0.569 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\ADDER:ADDER_DATA[11] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\ADDER:ADDER_DATA[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.527 ns ; -; 0.571 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.529 ns ; -; 0.572 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_RD_ADR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_VERIFY_AM ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.530 ns ; -; 0.572 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SHIFT_REG[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.530 ns ; -; 0.573 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|cntr_t2e:cntr_b|counter_reg_bit[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rdptr_b[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; -; 0.577 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rs_dgwp_reg[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.535 ns ; -; 0.580 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|sub_parity6a2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.538 ns ; -; 0.582 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|parity5 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.540 ns ; -; 0.584 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|parity5 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.542 ns ; -; 0.591 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|WR_CNT[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.549 ns ; -; 0.592 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.550 ns ; -; 0.593 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|sub_parity6a0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.551 ns ; -; 0.608 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.566 ns ; -; 0.609 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SET_DRQ_2 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.567 ns ; -; 0.610 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.568 ns ; -; 0.610 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.568 ns ; -; 0.614 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.572 ns ; -; 0.614 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.572 ns ; -; 0.616 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SET_DRQ_2 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.574 ns ; -; 0.616 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SET_DRQ_2 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_CHECK_RD ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.574 ns ; -; 0.625 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.583 ns ; -; 0.626 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.584 ns ; -; 0.627 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.585 ns ; -; 0.667 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[23] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[24] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.625 ns ; -; 0.668 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.626 ns ; -; 0.669 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[14] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.627 ns ; -; 0.670 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.628 ns ; -; 0.670 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[12] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.628 ns ; -; 0.670 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[25] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[26] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.628 ns ; -; 0.670 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[26] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[27] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.628 ns ; -; 0.670 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[27] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[28] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.628 ns ; -; 0.670 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[21] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[22] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.628 ns ; -; 0.670 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[22] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[23] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.628 ns ; -; 0.671 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a0 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|parity8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.629 ns ; -; 0.671 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.629 ns ; -; 0.671 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.629 ns ; -; 0.671 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[16] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[17] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.629 ns ; -; 0.671 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|TRACKMEM[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTOR_REG[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.629 ns ; -; 0.671 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|sub_parity6a0 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|parity5 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.629 ns ; -; 0.672 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.630 ns ; -; 0.672 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[13] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|\CLK_MASK:MASK_SHFT[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.630 ns ; -; 0.672 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[24] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[25] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.630 ns ; -; 0.673 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[29] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[30] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.631 ns ; -; 0.675 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.633 ns ; -; 0.677 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.635 ns ; -; 0.677 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.635 ns ; -; 0.677 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.635 ns ; -; 0.678 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|cntr_t2e:cntr_b|counter_reg_bit[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; -; 0.678 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; -; 0.678 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[15] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[16] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; -; 0.678 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T1 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; -; 0.678 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; -; 0.679 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.637 ns ; -; 0.680 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|ws_dgrp_reg[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.041 ns ; 0.639 ns ; -; 0.680 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.638 ns ; -; 0.680 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T3 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_STATE.FCF_T6 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.638 ns ; -; 0.681 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[14] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_TRANSCEIVER:I_TRANSCEIVER|AM_SHFT[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.639 ns ; -; 0.683 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[14] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.641 ns ; -; 0.683 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[5] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.641 ns ; -; 0.689 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rs_dgwp_reg[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp|dffe15a[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.647 ns ; -; 0.689 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|\CNT_T3BYTES:CNT[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_LOAD_SR ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.647 ns ; -; 0.690 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rs_dgwp_reg[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp|dffe15a[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.041 ns ; 0.649 ns ; -; 0.690 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_LOAD_DATA_2 ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SET_DRQ_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; -; 0.690 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_SHIFT_ADR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.T3_LOAD_DATA_2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; -; 0.690 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; -; 0.691 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.649 ns ; -; 0.693 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rs_dgwp_reg[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|dffpipe_gd9:rs_bwp|dffe15a[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.041 ns ; 0.652 ns ; -; 0.698 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|ram_block11a0~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; 0.330 ns ; 1.028 ns ; -; 0.699 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|delayed_wrptr_g[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.657 ns ; -; 0.700 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|TRACKMEM[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_REGISTERS:I_REGISTERS|SECTOR_REG[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.658 ns ; -; 0.701 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; -; 0.701 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; -; 0.701 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|sub_parity6a1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; -; 0.704 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.662 ns ; -; 0.704 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.662 ns ; -; 0.706 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|HISTORY_REG[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|HISTORY_REG[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.664 ns ; -; 0.708 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_AM_DETECTOR:I_AM_DETECTOR|SHIFT[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.666 ns ; -; 0.711 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|cntr_t2e:cntr_b|counter_reg_bit[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rdptr_b[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.669 ns ; -; 0.712 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.043 ns ; 0.669 ns ; -; 0.712 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[0] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|sub_parity6a0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.670 ns ; -; 0.714 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|delayed_wrptr_g[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.041 ns ; 0.673 ns ; -; 0.715 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[3] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|ws_dgrp_reg[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.673 ns ; -; 0.715 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|ws_dgrp_reg[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.673 ns ; -; 0.720 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CRC_PRES ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CRC_LOGIC:I_CRC_LOGIC|CRC_SHIFT[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.678 ns ; -; 0.724 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[1] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.682 ns ; -; 0.726 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[7] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|ram_block11a0~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; 0.330 ns ; 1.056 ns ; -; 0.726 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[10] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|delayed_wrptr_g[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.041 ns ; 0.685 ns ; -; 0.726 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|a_graycounter_j47:rdptr_g1p|counter7a[8] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo1:WRF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3fh1:auto_generated|rdptr_g[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.684 ns ; -; 0.728 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_fic:wrptr_g1p|counter10a[2] ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] ; 0.000 ns ; -0.042 ns ; 0.686 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; -+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' ; -+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; -+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; -0.454 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLK13M ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLK13M ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.531 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[45] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe29 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.443 ns ; -; 0.536 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFHI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 2.403 ns ; 2.939 ns ; -; 0.538 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.450 ns ; -; 0.538 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe28 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.450 ns ; -; 0.541 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe30 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.453 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[33] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.908 ns ; 1.459 ns ; -; 0.556 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[62] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.947 ns ; 1.503 ns ; -; 0.557 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[35] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.960 ns ; 1.517 ns ; -; 0.559 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[35] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.471 ns ; -; 0.559 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYNC_PIX2 ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.935 ns ; 1.494 ns ; -; 0.560 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[23] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.583 ns ; 1.143 ns ; -; 0.560 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.476 ns ; -; 0.561 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.478 ns ; -; 0.564 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[11] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.570 ns ; 1.134 ns ; -; 0.567 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[79] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.947 ns ; 1.514 ns ; -; 0.570 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.486 ns ; -; 0.573 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe16 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.905 ns ; 1.478 ns ; -; 0.576 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.929 ns ; 1.505 ns ; -; 0.578 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[19] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.490 ns ; -; 0.579 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe29 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.493 ns ; -; 0.580 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.284 ns ; 1.864 ns ; -; 0.583 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.919 ns ; 1.502 ns ; -; 0.583 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.584 ns ; 1.167 ns ; -; 0.583 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.911 ns ; 1.494 ns ; -; 0.584 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[93] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.967 ns ; 1.551 ns ; -; 0.585 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.911 ns ; 1.496 ns ; -; 0.586 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[27] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.500 ns ; -; 0.588 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.504 ns ; -; 0.589 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.906 ns ; 1.495 ns ; -; 0.589 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.909 ns ; 1.498 ns ; -; 0.590 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.504 ns ; -; 0.591 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.284 ns ; 1.875 ns ; -; 0.592 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.915 ns ; 1.507 ns ; -; 0.592 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.929 ns ; 1.521 ns ; -; 0.597 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe32 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.511 ns ; -; 0.600 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[18] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[50] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.517 ns ; -; 0.600 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[82] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe6 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.524 ns ; -; 0.600 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.521 ns ; -; 0.600 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.282 ns ; 1.882 ns ; -; 0.601 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[55] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[87] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.513 ns ; -; 0.601 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe16 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.926 ns ; 1.527 ns ; -; 0.604 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[48] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.947 ns ; 1.551 ns ; -; 0.608 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe22 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.524 ns ; -; 0.608 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.522 ns ; -; 0.609 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC ; altddio_out3:inst6|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFHI ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 2.401 ns ; 3.010 ns ; -; 0.610 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.284 ns ; 1.894 ns ; -; 0.611 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe9 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.528 ns ; -; 0.613 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.527 ns ; -; 0.613 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.530 ns ; -; 0.613 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[125] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.967 ns ; 1.580 ns ; -; 0.614 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.526 ns ; -; 0.614 ns ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.526 ns ; -; 0.614 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.531 ns ; -; 0.614 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[36] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.947 ns ; 1.561 ns ; -; 0.614 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.531 ns ; -; 0.617 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe13 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.534 ns ; -; 0.618 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[16] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.962 ns ; 1.580 ns ; -; 0.619 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.540 ns ; -; 0.620 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.541 ns ; -; 0.620 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.534 ns ; -; 0.620 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.541 ns ; -; 0.622 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[26] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[42] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.920 ns ; 1.542 ns ; -; 0.622 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe12 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.539 ns ; -; 0.622 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.546 ns ; -; 0.622 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[88] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[88] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.597 ns ; 1.219 ns ; -; 0.622 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_AV[1][0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[0] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.906 ns ; 1.528 ns ; -; 0.623 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[38] ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.537 ns ; -; 0.623 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.544 ns ; -; 0.623 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.283 ns ; 1.906 ns ; -; 0.626 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.547 ns ; -; 0.626 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.550 ns ; -; 0.626 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.550 ns ; -; 0.627 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.548 ns ; -; 0.627 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.551 ns ; -; 0.627 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[3] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe1a[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.544 ns ; -; 0.628 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe42 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.915 ns ; 1.543 ns ; -; 0.628 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.915 ns ; 1.543 ns ; -; 0.628 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.284 ns ; 1.912 ns ; -; 0.628 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe12 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.545 ns ; -; 0.628 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[20] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[36] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.913 ns ; 1.541 ns ; -; 0.629 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.550 ns ; -; 0.629 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.921 ns ; 1.550 ns ; -; 0.629 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.553 ns ; -; 0.630 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.544 ns ; -; 0.630 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.554 ns ; -; 0.631 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe38 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.545 ns ; -; 0.632 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[96] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[96] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.588 ns ; 1.220 ns ; -; 0.633 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[54] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[86] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.913 ns ; 1.546 ns ; -; 0.633 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|RAND[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|RAND[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.549 ns ; -; 0.636 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[43] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe25 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.909 ns ; 1.545 ns ; -; 0.637 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[117] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[21] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.551 ns ; -; 0.637 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe33 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.551 ns ; -; 0.638 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[5] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[37] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.555 ns ; -; 0.638 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[25] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.911 ns ; 1.549 ns ; -; 0.638 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[71] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[103] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.552 ns ; -; 0.639 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe39 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[18] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.556 ns ; -; 0.639 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.555 ns ; -; 0.641 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[16] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[16] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.558 ns ; -; 0.641 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[101] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.555 ns ; -; 0.642 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.558 ns ; -; 0.643 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[111] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[15] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.557 ns ; -; 0.644 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe30 ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.558 ns ; -; 0.644 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[124] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.967 ns ; 1.611 ns ; -; 0.645 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.557 ns ; -; 0.646 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[75] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[107] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.560 ns ; -; 0.646 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[8] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.586 ns ; 1.232 ns ; -; 0.647 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe20 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.561 ns ; -; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; -; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; -; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[9] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; -; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[8] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; -; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; -; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; -; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; -; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; -; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; -; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[3] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; -; 0.647 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.910 ns ; 1.557 ns ; -; 0.648 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.907 ns ; 1.555 ns ; -; 0.648 ns ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|q_b[1] ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.577 ns ; 1.225 ns ; -; 0.648 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[114] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.560 ns ; -; 0.648 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.907 ns ; 1.555 ns ; -; 0.648 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[103] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[7] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.562 ns ; -; 0.649 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[49] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[81] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.566 ns ; -; 0.649 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe42 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.918 ns ; 1.567 ns ; -; 0.649 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[119] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[23] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.563 ns ; -; 0.650 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe26 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.918 ns ; 1.568 ns ; -; 0.650 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[107] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[107] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.570 ns ; 1.220 ns ; -; 0.651 ns ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|q_b[0] ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[5] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.577 ns ; 1.228 ns ; -; 0.651 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFLO ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 2.404 ns ; 3.055 ns ; -; 0.652 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe40 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[19] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.576 ns ; -; 0.653 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[77] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe28 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.567 ns ; -; 0.653 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.567 ns ; -; 0.655 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[19] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.947 ns ; 1.602 ns ; -; 0.656 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[1] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[19] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.585 ns ; 1.241 ns ; -; 0.656 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.282 ns ; 1.938 ns ; -; 0.657 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe41 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[19] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.924 ns ; 1.581 ns ; -; 0.657 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.571 ns ; -; 0.658 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[46] ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.905 ns ; 1.563 ns ; -; 0.658 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.572 ns ; -; 0.659 ns ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe29 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.906 ns ; 1.565 ns ; -; 0.660 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[28] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.967 ns ; 1.627 ns ; -; 0.661 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[30] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.947 ns ; 1.608 ns ; -; 0.661 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.575 ns ; -; 0.662 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe22 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.915 ns ; 1.577 ns ; -; 0.662 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[100] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.912 ns ; 1.574 ns ; -; 0.662 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.576 ns ; -; 0.662 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[0][3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[0][4] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.918 ns ; 1.580 ns ; -; 0.663 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[12] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.916 ns ; 1.579 ns ; -; 0.663 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[44] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.947 ns ; 1.610 ns ; -; 0.664 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[13] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe29 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.911 ns ; 1.575 ns ; -; 0.664 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[21] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.930 ns ; 1.594 ns ; -; 0.664 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[13] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[45] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.906 ns ; 1.570 ns ; -; 0.664 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe9 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.920 ns ; 1.584 ns ; -; 0.665 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe37 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[17] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.582 ns ; -; 0.665 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe33 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.579 ns ; -; 0.665 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[8] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[40] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.913 ns ; 1.578 ns ; -; 0.666 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe4 ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.580 ns ; -; 0.666 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.580 ns ; -; 0.667 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe24 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[11] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.581 ns ; -; 0.667 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[109] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[13] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.581 ns ; -; 0.667 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[1] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.920 ns ; 1.587 ns ; -; 0.667 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[0] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[16] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.913 ns ; 1.580 ns ; -; 0.667 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[12] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.967 ns ; 1.634 ns ; -; 0.669 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[21] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.585 ns ; 1.254 ns ; -; 0.669 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[106] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[10] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.913 ns ; 1.582 ns ; -; 0.669 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 1.284 ns ; 1.953 ns ; -; 0.669 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[117] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.967 ns ; 1.636 ns ; -; 0.669 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[5] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe25 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.583 ns ; -; 0.670 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[33] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[65] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.914 ns ; 1.584 ns ; -; 0.670 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[3] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[35] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.917 ns ; 1.587 ns ; -; 0.671 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[17] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[49] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.915 ns ; 1.586 ns ; -; 0.671 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[99] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe8 ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] ; 0.000 ns ; 0.908 ns ; 1.579 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; -+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' ; -+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; -+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[0] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[2] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_AC ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_AC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FIFO_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.549 ns ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; -; 0.549 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[75] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; -; 0.549 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[99] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; -; 0.549 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[65] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; -; 0.549 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[81] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; -; 0.549 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[8] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; -; 0.549 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[9] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; -; 0.549 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; -; 0.549 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[5] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|ws_dgrp_reg[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.507 ns ; -; 0.550 ns ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[87] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[105] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[110] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[94] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[7] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[5] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R5 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R6 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[4] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.550 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.508 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[124] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[123] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[66] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[126] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R4 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R5 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[4] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[8] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[9] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[4] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|ws_dgrp_reg[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[7] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|ws_dgrp_reg[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.551 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr|dffe19a[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|dffpipe_9d9:wraclr|dffe20a[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.509 ns ; -; 0.552 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[102] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.552 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[86] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.552 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[118] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.552 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.552 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[67] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.552 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[83] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.552 ns ; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.552 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C5 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C6 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.552 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[6] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.552 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|parity11 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.510 ns ; -; 0.553 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[125] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; -; 0.553 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[92] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; -; 0.553 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[73] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; -; 0.553 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[121] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; -; 0.553 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[0] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; -; 0.553 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|MCS[1] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_DDR_SYNC ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.511 ns ; -; 0.554 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[120] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.512 ns ; -; 0.554 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[6] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.512 ns ; -; 0.558 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[25] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.516 ns ; -; 0.558 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.516 ns ; -; 0.558 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.516 ns ; -; 0.558 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.516 ns ; -; 0.559 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.517 ns ; -; 0.559 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[42] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.517 ns ; -; 0.559 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.517 ns ; -; 0.559 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[56] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.517 ns ; -; 0.560 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.518 ns ; -; 0.560 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.518 ns ; -; 0.560 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[32] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.518 ns ; -; 0.560 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.518 ns ; -; 0.560 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.518 ns ; -; 0.561 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[39] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.519 ns ; -; 0.561 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[40] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.519 ns ; -; 0.562 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.520 ns ; -; 0.562 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.520 ns ; -; 0.562 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.520 ns ; -; 0.563 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[52] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.521 ns ; -; 0.563 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[57] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.521 ns ; -; 0.569 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.527 ns ; -; 0.569 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.527 ns ; -; 0.569 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.527 ns ; -; 0.570 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.528 ns ; -; 0.570 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.528 ns ; -; 0.571 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.529 ns ; -; 0.571 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.529 ns ; -; 0.571 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.529 ns ; -; 0.572 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_ADR_CNT[22] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VIDEO_ADR_CNT[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.530 ns ; -; 0.573 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; -; 0.573 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; -; 0.573 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; -; 0.573 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; -; 0.573 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[84] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[84] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; -; 0.573 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[95] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[95] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; -; 0.573 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[46] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[46] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; -; 0.573 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|parity11 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; -; 0.573 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|parity11 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.531 ns ; -; 0.574 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.532 ns ; -; 0.582 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[70] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[70] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.540 ns ; -; 0.583 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_REFRESH_SIG[3] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R3 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.541 ns ; -; 0.592 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.550 ns ; -; 0.593 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[4] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a1 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.551 ns ; -; 0.595 ns ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_shiftreg6:inst92|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.553 ns ; -; 0.601 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.559 ns ; -; 0.604 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.562 ns ; -; 0.605 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.563 ns ; -; 0.605 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.563 ns ; -; 0.643 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a3~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.340 ns ; 0.983 ns ; -; 0.647 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[7] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a5~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.332 ns ; 0.979 ns ; -; 0.654 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a14~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.334 ns ; 0.988 ns ; -; 0.670 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a0~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.332 ns ; 1.002 ns ; -; 0.671 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R3 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R4 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.629 ns ; -; 0.673 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a14~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.334 ns ; 1.007 ns ; -; 0.675 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[90] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.633 ns ; -; 0.676 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C2 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C3 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.634 ns ; -; 0.677 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[77] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.635 ns ; -; 0.677 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[88] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.635 ns ; -; 0.678 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[97] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; -; 0.678 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[2] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; -; 0.678 ns ; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_shiftreg4:inst26|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.636 ns ; -; 0.679 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[85] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.637 ns ; -; 0.679 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[100] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.637 ns ; -; 0.679 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.637 ns ; -; 0.679 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[5] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.637 ns ; -; 0.680 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[93] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.638 ns ; -; 0.680 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[114] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.638 ns ; -; 0.680 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe22|dffe25a[3] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|ws_dgrp_reg[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.638 ns ; -; 0.681 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[98] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.639 ns ; -; 0.687 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.645 ns ; -; 0.687 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.645 ns ; -; 0.688 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.646 ns ; -; 0.688 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.646 ns ; -; 0.688 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.646 ns ; -; 0.688 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.646 ns ; -; 0.688 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.646 ns ; -; 0.689 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.647 ns ; -; 0.689 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.647 ns ; -; 0.689 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.647 ns ; -; 0.689 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[41] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.647 ns ; -; 0.689 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[49] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.647 ns ; -; 0.690 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; -; 0.690 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[44] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; -; 0.690 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; -; 0.690 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[33] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; -; 0.690 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[61] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; -; 0.690 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C4 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T1 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.648 ns ; -; 0.691 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.649 ns ; -; 0.691 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.649 ns ; -; 0.691 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[43] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.649 ns ; -; 0.691 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.649 ns ; -; 0.691 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.649 ns ; -; 0.692 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[29] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.650 ns ; -; 0.692 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.650 ns ; -; 0.692 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.650 ns ; -; 0.692 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.650 ns ; -; 0.692 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[54] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.650 ns ; -; 0.692 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[91] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 0.649 ns ; -; 0.692 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R6 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_N5 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.650 ns ; -; 0.693 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.651 ns ; -; 0.694 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a14~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.334 ns ; 1.028 ns ; -; 0.695 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[106] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 0.656 ns ; -; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; -; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; -; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[45] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; -; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[77] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[77] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; -; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; -; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[109] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 0.655 ns ; -; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; -; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; -; 0.698 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.656 ns ; -; 0.698 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C4 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C5 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.041 ns ; 0.657 ns ; -; 0.699 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[46] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.657 ns ; -; 0.699 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[78] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[78] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.657 ns ; -; 0.700 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst12|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[28] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.658 ns ; -; 0.700 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.658 ns ; -; 0.700 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[53] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.658 ns ; -; 0.700 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst20|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[82] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.658 ns ; -; 0.700 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T7W ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T8W ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.658 ns ; -; 0.701 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; -; 0.701 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; -; 0.701 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C3 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_C4 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; -; 0.701 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T1 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_R2 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; -; 0.701 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T4W ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DS_T5W ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.659 ns ; -; 0.703 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|lpm_ff1:inst4|lpm_ff:lpm_ff_component|dffs[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.661 ns ; -; 0.703 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|sub_parity12a0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.661 ns ; -; 0.704 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a5~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.327 ns ; 1.031 ns ; -; 0.705 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[5] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a7~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.341 ns ; 1.046 ns ; -; 0.706 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|ram_block14a5~porta_address_reg0 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; 0.327 ns ; 1.033 ns ; -; 0.707 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst3|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[51] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.665 ns ; -; 0.710 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.041 ns ; 0.669 ns ; -; 0.712 ns ; Video:Fredi_Aschwanden|lpm_ff6:inst71|lpm_ff:lpm_ff_component|dffs[40] ; Video:Fredi_Aschwanden|lpm_ff6:inst94|lpm_ff:lpm_ff_component|dffs[40] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 0.669 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; -+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' ; -+---------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; -+---------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; 4.336 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.507 ns ; -; 4.336 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.507 ns ; -; 4.336 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.507 ns ; -; 4.336 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.507 ns ; -; 4.336 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.507 ns ; -; 4.337 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.508 ns ; -; 4.337 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.508 ns ; -; 4.337 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.508 ns ; -; 4.338 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.509 ns ; -; 4.338 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.509 ns ; -; 4.338 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.509 ns ; -; 4.338 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.509 ns ; -; 4.338 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[26] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.509 ns ; -; 4.338 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.509 ns ; -; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; -; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; -; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[13] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; -; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; -; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; -; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; -; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; -; 4.339 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[31] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.510 ns ; -; 4.340 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.511 ns ; -; 4.340 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.511 ns ; -; 4.340 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.511 ns ; -; 4.340 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.511 ns ; -; 4.340 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.511 ns ; -; 4.340 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[30] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.511 ns ; -; 4.465 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[28] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.636 ns ; -; 4.466 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[29] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.637 ns ; -; 4.467 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[25] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.638 ns ; -; 4.468 ns ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] ; -3.787 ns ; -3.829 ns ; 0.639 ns ; -+---------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' ; -+---------------+---------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; -+---------------+---------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; 1.825 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; -1.262 ns ; -1.317 ns ; 0.508 ns ; -; 1.827 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[7] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; -1.262 ns ; -1.317 ns ; 0.510 ns ; -; 1.953 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[4] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; -1.262 ns ; -1.317 ns ; 0.636 ns ; -; 1.954 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[5] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; -1.262 ns ; -1.317 ns ; 0.637 ns ; -; 2.134 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3] ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; -1.262 ns ; -1.315 ns ; 0.819 ns ; -+---------------+---------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' ; -+-----------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; -+-----------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; 3.263 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.693 ns ; 1.570 ns ; -; 3.273 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.693 ns ; 1.580 ns ; -; 3.460 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.097 ns ; 3.363 ns ; -; 3.511 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.693 ns ; 1.818 ns ; -; 3.539 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.694 ns ; 1.845 ns ; -; 3.543 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.686 ns ; 1.857 ns ; -; 3.548 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.688 ns ; 1.860 ns ; -; 3.569 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.695 ns ; 1.874 ns ; -; 3.570 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.688 ns ; 1.882 ns ; -; 3.573 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.667 ns ; 1.906 ns ; -; 3.609 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.672 ns ; 1.937 ns ; -; 3.618 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.689 ns ; 1.929 ns ; -; 3.637 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.685 ns ; 1.952 ns ; -; 3.656 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.697 ns ; 1.959 ns ; -; 3.660 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.686 ns ; 1.974 ns ; -; 3.674 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.691 ns ; 1.983 ns ; -; 3.686 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.692 ns ; 1.994 ns ; -; 3.719 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.695 ns ; 2.024 ns ; -; 3.721 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.691 ns ; 2.030 ns ; -; 3.730 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.698 ns ; 2.032 ns ; -; 3.731 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.097 ns ; 3.634 ns ; -; 3.737 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.695 ns ; 2.042 ns ; -; 3.740 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.664 ns ; 2.076 ns ; -; 3.745 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.668 ns ; 2.077 ns ; -; 3.754 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.695 ns ; 2.059 ns ; -; 3.769 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.097 ns ; 3.672 ns ; -; 3.774 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.697 ns ; 2.077 ns ; -; 3.776 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.685 ns ; 2.091 ns ; -; 3.777 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.698 ns ; 2.079 ns ; -; 3.778 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.693 ns ; 2.085 ns ; -; 3.780 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.696 ns ; 2.084 ns ; -; 3.781 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.684 ns ; 2.097 ns ; -; 3.784 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.695 ns ; 2.089 ns ; -; 3.784 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.684 ns ; 2.100 ns ; -; 3.786 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.689 ns ; 2.097 ns ; -; 3.792 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.099 ns ; 3.693 ns ; -; 3.794 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.692 ns ; 2.102 ns ; -; 3.796 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.689 ns ; 2.107 ns ; -; 3.811 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.686 ns ; 2.125 ns ; -; 3.814 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[27] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.688 ns ; 2.126 ns ; -; 3.819 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.697 ns ; 2.122 ns ; -; 3.836 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.695 ns ; 2.141 ns ; -; 3.838 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.103 ns ; 3.735 ns ; -; 3.839 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.101 ns ; 3.738 ns ; -; 3.855 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.100 ns ; 3.755 ns ; -; 3.866 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.103 ns ; 3.763 ns ; -; 3.899 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.694 ns ; 2.205 ns ; -; 3.902 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.699 ns ; 2.203 ns ; -; 3.906 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[2]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.722 ns ; 2.184 ns ; -; 3.916 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.104 ns ; 3.812 ns ; -; 3.920 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.686 ns ; 2.234 ns ; -; 3.932 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.686 ns ; 2.246 ns ; -; 3.933 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.613 ns ; 2.320 ns ; -; 3.935 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.696 ns ; 2.239 ns ; -; 3.936 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.099 ns ; 3.837 ns ; -; 3.944 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[23] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.694 ns ; 2.250 ns ; -; 3.951 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.100 ns ; 3.851 ns ; -; 3.973 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.101 ns ; 3.872 ns ; -; 3.979 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.696 ns ; 2.283 ns ; -; 3.989 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.693 ns ; 2.296 ns ; -; 4.004 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.100 ns ; 3.904 ns ; -; 4.029 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.098 ns ; 3.931 ns ; -; 4.042 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.683 ns ; 2.359 ns ; -; 4.043 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[17] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.685 ns ; 2.358 ns ; -; 4.043 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.699 ns ; 2.344 ns ; -; 4.048 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[16] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[16]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.696 ns ; 2.352 ns ; -; 4.078 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[17]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.100 ns ; 3.978 ns ; -; 4.084 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.104 ns ; 3.980 ns ; -; 4.096 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.098 ns ; 3.998 ns ; -; 4.110 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.104 ns ; 4.006 ns ; -; 4.112 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.741 ns ; 2.371 ns ; -; 4.112 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.689 ns ; 2.423 ns ; -; 4.115 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[21]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.103 ns ; 4.012 ns ; -; 4.117 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.103 ns ; 4.014 ns ; -; 4.132 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.097 ns ; 4.035 ns ; -; 4.168 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.739 ns ; 2.429 ns ; -; 4.169 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.699 ns ; 2.470 ns ; -; 4.185 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.731 ns ; 2.454 ns ; -; 4.187 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.723 ns ; 2.464 ns ; -; 4.195 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.764 ns ; 2.431 ns ; -; 4.196 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.713 ns ; 2.483 ns ; -; 4.201 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.754 ns ; 2.447 ns ; -; 4.221 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.714 ns ; 2.507 ns ; -; 4.231 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.614 ns ; 2.617 ns ; -; 4.232 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.099 ns ; 4.133 ns ; -; 4.232 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.674 ns ; 2.558 ns ; -; 4.235 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.103 ns ; 4.132 ns ; -; 4.236 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[27]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.102 ns ; 4.134 ns ; -; 4.239 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[30] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.673 ns ; 2.566 ns ; -; 4.243 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.764 ns ; 2.479 ns ; -; 4.249 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[22] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.669 ns ; 2.580 ns ; -; 4.251 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.099 ns ; 4.152 ns ; -; 4.269 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.099 ns ; 4.170 ns ; -; 4.283 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.098 ns ; 4.185 ns ; -; 4.286 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.098 ns ; 4.188 ns ; -; 4.296 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[20]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.670 ns ; 2.626 ns ; -; 4.313 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[24] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[24]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.666 ns ; 2.647 ns ; -; 4.314 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[29] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.691 ns ; 2.623 ns ; -; 4.331 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.735 ns ; 2.596 ns ; -; 4.333 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.145 ns ; 4.188 ns ; -; 4.343 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.145 ns ; 4.198 ns ; -; 4.347 ns ; Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_out0:inst2|altddio_out:altddio_out_component|ddio_out_are:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.578 ns ; -1.665 ns ; 2.682 ns ; -; 4.352 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.098 ns ; 4.254 ns ; -; 4.352 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[23]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.100 ns ; 4.252 ns ; -; 4.362 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.717 ns ; 2.645 ns ; -; 4.367 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.759 ns ; 2.608 ns ; -; 4.376 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.741 ns ; 2.635 ns ; -; 4.384 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[22]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.102 ns ; 4.282 ns ; -; 4.406 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.615 ns ; 2.791 ns ; -; 4.409 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.764 ns ; 2.645 ns ; -; 4.410 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.764 ns ; 2.646 ns ; -; 4.411 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.159 ns ; 4.252 ns ; -; 4.417 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.746 ns ; 2.671 ns ; -; 4.425 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.100 ns ; 4.325 ns ; -; 4.431 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[19] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[19]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.670 ns ; 2.761 ns ; -; 4.434 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.739 ns ; 2.695 ns ; -; 4.440 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.755 ns ; 2.685 ns ; -; 4.450 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.731 ns ; 2.719 ns ; -; 4.475 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.741 ns ; 2.734 ns ; -; 4.477 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[26]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.672 ns ; 2.805 ns ; -; 4.478 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.730 ns ; 2.748 ns ; -; 4.480 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.757 ns ; 2.723 ns ; -; 4.485 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.749 ns ; 2.736 ns ; -; 4.486 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[25] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[25]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.672 ns ; 2.814 ns ; -; 4.497 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.146 ns ; 4.351 ns ; -; 4.498 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.169 ns ; 4.329 ns ; -; 4.527 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.754 ns ; 2.773 ns ; -; 4.530 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.739 ns ; 2.791 ns ; -; 4.555 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.751 ns ; 2.804 ns ; -; 4.556 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.163 ns ; 4.393 ns ; -; 4.573 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.755 ns ; 2.818 ns ; -; 4.587 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[31] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[31]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.615 ns ; 2.972 ns ; -; 4.597 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.168 ns ; 4.429 ns ; -; 4.600 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.735 ns ; 2.865 ns ; -; 4.601 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.749 ns ; 2.852 ns ; -; 4.601 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.168 ns ; 4.433 ns ; -; 4.613 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[28] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[28]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.674 ns ; 2.939 ns ; -; 4.614 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.759 ns ; 2.855 ns ; -; 4.618 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.751 ns ; 2.867 ns ; -; 4.623 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.159 ns ; 4.464 ns ; -; 4.626 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.742 ns ; 2.884 ns ; -; 4.630 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.740 ns ; 2.890 ns ; -; 4.633 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.759 ns ; 2.874 ns ; -; 4.636 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.150 ns ; 4.486 ns ; -; 4.637 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.731 ns ; 2.906 ns ; -; 4.660 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.749 ns ; 2.911 ns ; -; 4.670 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.153 ns ; 4.517 ns ; -; 4.671 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.164 ns ; 4.507 ns ; -; 4.676 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.764 ns ; 2.912 ns ; -; 4.677 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.745 ns ; 2.932 ns ; -; 4.677 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[8]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.764 ns ; 2.913 ns ; -; 4.686 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.746 ns ; 2.940 ns ; -; 4.690 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.726 ns ; 2.964 ns ; -; 4.697 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.168 ns ; 4.529 ns ; -; 4.699 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -2.840 ns ; -2.874 ns ; 1.825 ns ; -; 4.704 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.755 ns ; 2.949 ns ; -; 4.709 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[18]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.664 ns ; 3.045 ns ; -; 4.722 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.731 ns ; 2.991 ns ; -; 4.749 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[0]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.146 ns ; 4.603 ns ; -; 4.753 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.749 ns ; 3.004 ns ; -; 4.780 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.155 ns ; 4.625 ns ; -; 4.787 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.156 ns ; 4.631 ns ; -; 4.791 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.153 ns ; 4.638 ns ; -; 4.805 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.730 ns ; 3.075 ns ; -; 4.809 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.169 ns ; 4.640 ns ; -; 4.823 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.751 ns ; 3.072 ns ; -; 4.825 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.163 ns ; 4.662 ns ; -; 4.840 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[1]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.712 ns ; 3.128 ns ; -; 4.844 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.735 ns ; 3.109 ns ; -; 4.844 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.155 ns ; 4.689 ns ; -; 4.845 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.154 ns ; 4.691 ns ; -; 4.846 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.146 ns ; 4.700 ns ; -; 4.863 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.755 ns ; 3.108 ns ; -; 4.869 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.738 ns ; 3.131 ns ; -; 4.871 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.749 ns ; 3.122 ns ; -; 4.878 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.153 ns ; 4.725 ns ; -; 4.881 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[10]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.169 ns ; 4.712 ns ; -; 4.885 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.751 ns ; 3.134 ns ; -; 4.888 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.156 ns ; 4.732 ns ; -; 4.892 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.147 ns ; 4.745 ns ; -; 4.892 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.742 ns ; 3.150 ns ; -; 4.896 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[14]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.740 ns ; 3.156 ns ; -; 4.906 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[12]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.731 ns ; 3.175 ns ; -; 4.916 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -2.840 ns ; -2.866 ns ; 2.050 ns ; -; 4.916 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[15]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.151 ns ; 4.765 ns ; -; 4.924 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.749 ns ; 3.175 ns ; -; 4.942 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[6] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.745 ns ; 3.197 ns ; -; 4.979 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[6]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.160 ns ; 4.819 ns ; -; 5.007 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[5]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.754 ns ; 3.253 ns ; -; 5.009 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFLO ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.759 ns ; 3.250 ns ; -; 5.013 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[9] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[9]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.726 ns ; 3.287 ns ; -; 5.029 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[3]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.164 ns ; 4.865 ns ; -; 5.047 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.739 ns ; 3.308 ns ; -; 5.088 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90~_Duplicate_3 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -2.840 ns ; -2.869 ns ; 2.219 ns ; -; 5.096 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR ; Video:Fredi_Aschwanden|inst90~_Duplicate_1 ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -2.840 ns ; -2.933 ns ; 2.163 ns ; -; 5.124 ns ; Video:Fredi_Aschwanden|inst90~_Duplicate_4 ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; 0.000 ns ; -0.154 ns ; 4.970 ns ; -; 5.133 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[13] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[13]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.738 ns ; 3.395 ns ; -; 5.143 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[11] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[11]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.722 ns ; 3.421 ns ; -; 5.166 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[7]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.738 ns ; 3.428 ns ; -; 5.205 ns ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[4]~DFFHI ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] ; -1.576 ns ; -1.720 ns ; 3.485 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; -+-----------------------------------------+------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' ; -+-----------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; -+-----------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; 2.664 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.216 ns ; -; 2.664 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.216 ns ; -; 2.664 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.216 ns ; -; 2.664 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.216 ns ; -; 2.679 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.447 ns ; 2.232 ns ; -; 2.684 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.447 ns ; 2.237 ns ; -; 2.686 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.238 ns ; -; 2.686 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.238 ns ; -; 2.686 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.238 ns ; -; 2.686 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[9] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.448 ns ; 2.238 ns ; -; 2.714 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.264 ns ; -; 2.714 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[10] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.264 ns ; -; 2.716 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.266 ns ; -; 2.716 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[15] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.266 ns ; -; 2.716 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[14] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.266 ns ; -; 2.716 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.266 ns ; -; 2.769 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.319 ns ; -; 2.769 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.450 ns ; 2.319 ns ; -; 2.790 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[21] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.449 ns ; 2.341 ns ; -; 2.790 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[22] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.449 ns ; 2.341 ns ; -; 2.790 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[23] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.449 ns ; 2.341 ns ; -; 2.794 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[20] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.451 ns ; 2.343 ns ; -; 2.794 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[24] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.451 ns ; 2.343 ns ; -; 2.794 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.451 ns ; 2.343 ns ; -; 2.794 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.451 ns ; 2.343 ns ; -; 2.948 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -1.264 ns ; -1.316 ns ; 1.632 ns ; -; 3.033 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[26] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.444 ns ; 2.589 ns ; -; 3.033 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[25] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.444 ns ; 2.589 ns ; -; 3.088 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.042 ns ; 3.046 ns ; -; 3.100 ns ; FB_ALE ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[27] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.444 ns ; 2.656 ns ; -; 3.146 ns ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; 0.000 ns ; -0.316 ns ; 2.830 ns ; -; 6.237 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.309 ns ; 1.928 ns ; -; 6.282 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.386 ns ; 1.896 ns ; -; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; -; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; -; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; -; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; -; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; -; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; -; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; -; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; -; 6.650 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.288 ns ; -; 6.738 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.361 ns ; 2.377 ns ; -; 6.738 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.361 ns ; 2.377 ns ; -; 6.738 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.361 ns ; 2.377 ns ; -; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; -; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; -; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; -; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; -; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; -; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; -; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; -; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; -; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; -; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; -; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; -; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; -; 6.739 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.358 ns ; -; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; -; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; -; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; -; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; -; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; -; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; -; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; -; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; -; 6.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.413 ns ; -; 6.981 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.619 ns ; -; 6.981 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.619 ns ; -; 6.981 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.619 ns ; -; 6.981 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.619 ns ; -; 6.981 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.619 ns ; -; 6.981 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.619 ns ; -; 6.987 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.363 ns ; 2.624 ns ; -; 6.987 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.363 ns ; 2.624 ns ; -; 6.987 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.363 ns ; 2.624 ns ; -; 7.023 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.363 ns ; 2.660 ns ; -; 7.023 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.363 ns ; 2.660 ns ; -; 7.023 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.363 ns ; 2.660 ns ; -; 7.036 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.373 ns ; 2.663 ns ; -; 7.036 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.373 ns ; 2.663 ns ; -; 7.036 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.373 ns ; 2.663 ns ; -; 7.036 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.373 ns ; 2.663 ns ; -; 7.036 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.373 ns ; 2.663 ns ; -; 7.036 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.373 ns ; 2.663 ns ; -; 7.036 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.373 ns ; 2.663 ns ; -; 7.043 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.681 ns ; -; 7.043 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.681 ns ; -; 7.043 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.362 ns ; 2.681 ns ; -; 7.045 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.354 ns ; 2.691 ns ; -; 7.045 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.354 ns ; 2.691 ns ; -; 7.045 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.354 ns ; 2.691 ns ; -; 7.045 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.354 ns ; 2.691 ns ; -; 7.106 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.725 ns ; -; 7.106 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.725 ns ; -; 7.106 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.381 ns ; 2.725 ns ; -; 7.218 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_WAIT ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.355 ns ; 2.863 ns ; -; 7.413 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.650 ns ; 2.763 ns ; -; 7.427 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.650 ns ; 2.777 ns ; -; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; -; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; -; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; -; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; -; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; -; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; -; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; -; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; -; 7.430 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.804 ns ; -; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; -; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; -; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; -; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; -; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; -; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; -; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; -; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; -; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; -; 7.478 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.018 ns ; -; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; -; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; -; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; -; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; -; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; -; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; -; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; -; 7.508 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.048 ns ; -; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; -; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; -; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; -; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; -; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; -; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; -; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; -; 7.512 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.052 ns ; -; 7.518 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.625 ns ; 2.893 ns ; -; 7.518 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.625 ns ; 2.893 ns ; -; 7.518 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.625 ns ; 2.893 ns ; -; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; -; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; -; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; -; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; -; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; -; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; -; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; -; 7.524 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.064 ns ; -; 7.531 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.071 ns ; -; 7.531 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.071 ns ; -; 7.531 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.071 ns ; -; 7.531 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.071 ns ; -; 7.531 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.071 ns ; -; 7.531 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.071 ns ; -; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; -; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; -; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; -; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; -; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; -; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; -; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; -; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; -; 7.555 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.626 ns ; 2.929 ns ; -; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; -; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; -; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; -; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; -; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; -; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; -; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; -; 7.561 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.460 ns ; 3.101 ns ; -; 7.571 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.622 ns ; 2.949 ns ; -; 7.571 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.622 ns ; 2.949 ns ; -; 7.571 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.622 ns ; 2.949 ns ; -; 7.571 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.622 ns ; 2.949 ns ; -; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; -; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; -; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; -; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; -; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; -; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; -; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; -; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; -; 7.598 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.471 ns ; 3.127 ns ; -; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; -; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; -; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; -; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; -; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; -; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; -; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; -; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; -; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; -; 7.629 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.278 ns ; -; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; -; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; -; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; -; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; -; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; -; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; -; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; -; 7.675 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.351 ns ; 3.324 ns ; -; 7.686 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] ; -4.884 ns ; -4.470 ns ; 3.216 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; -+-----------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Hold: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' ; -+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; -+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 0.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 0.460 ns ; -; 1.487 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[45] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe29 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.443 ns ; -; 1.492 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFHI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 1.447 ns ; 2.939 ns ; -; 1.494 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.450 ns ; -; 1.494 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe28 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.450 ns ; -; 1.497 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe30 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.453 ns ; -; 1.507 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[33] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.048 ns ; 1.459 ns ; -; 1.512 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[62] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.009 ns ; 1.503 ns ; -; 1.513 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[35] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.004 ns ; 1.517 ns ; -; 1.515 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[35] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.471 ns ; -; 1.515 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYNC_PIX2 ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.021 ns ; 1.494 ns ; -; 1.516 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[23] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.373 ns ; 1.143 ns ; -; 1.516 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.476 ns ; -; 1.517 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.478 ns ; -; 1.520 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[11] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.386 ns ; 1.134 ns ; -; 1.523 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[79] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.009 ns ; 1.514 ns ; -; 1.526 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.486 ns ; -; 1.529 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe16 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.051 ns ; 1.478 ns ; -; 1.532 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.027 ns ; 1.505 ns ; -; 1.534 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[19] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.490 ns ; -; 1.535 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe29 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.493 ns ; -; 1.536 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.328 ns ; 1.864 ns ; -; 1.539 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.037 ns ; 1.502 ns ; -; 1.539 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.372 ns ; 1.167 ns ; -; 1.539 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe8 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.045 ns ; 1.494 ns ; -; 1.540 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[93] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.011 ns ; 1.551 ns ; -; 1.541 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.045 ns ; 1.496 ns ; -; 1.542 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[27] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.500 ns ; -; 1.544 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.504 ns ; -; 1.545 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.050 ns ; 1.495 ns ; -; 1.545 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.047 ns ; 1.498 ns ; -; 1.546 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.504 ns ; -; 1.547 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.328 ns ; 1.875 ns ; -; 1.548 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[15] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.041 ns ; 1.507 ns ; -; 1.548 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.027 ns ; 1.521 ns ; -; 1.553 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe32 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.511 ns ; -; 1.556 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[18] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[50] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.517 ns ; -; 1.556 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[82] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe6 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.524 ns ; -; 1.556 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.521 ns ; -; 1.556 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.326 ns ; 1.882 ns ; -; 1.557 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[55] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[87] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.513 ns ; -; 1.557 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe16 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.030 ns ; 1.527 ns ; -; 1.560 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[48] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.009 ns ; 1.551 ns ; -; 1.564 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe22 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.524 ns ; -; 1.564 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.522 ns ; -; 1.565 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC ; altddio_out3:inst6|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFHI ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 1.445 ns ; 3.010 ns ; -; 1.566 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.328 ns ; 1.894 ns ; -; 1.567 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe9 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.528 ns ; -; 1.569 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.527 ns ; -; 1.569 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.530 ns ; -; 1.569 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[125] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.011 ns ; 1.580 ns ; -; 1.570 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.526 ns ; -; 1.570 ns ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.526 ns ; -; 1.570 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.531 ns ; -; 1.570 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[36] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.009 ns ; 1.561 ns ; -; 1.570 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.531 ns ; -; 1.573 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe13 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.534 ns ; -; 1.574 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[16] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.006 ns ; 1.580 ns ; -; 1.575 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.540 ns ; -; 1.576 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.541 ns ; -; 1.576 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.534 ns ; -; 1.576 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.541 ns ; -; 1.578 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[26] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[42] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.036 ns ; 1.542 ns ; -; 1.578 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe12 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[5] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.539 ns ; -; 1.578 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.546 ns ; -; 1.578 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[88] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[88] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.359 ns ; 1.219 ns ; -; 1.578 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_AV[1][0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.050 ns ; 1.528 ns ; -; 1.579 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[38] ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.537 ns ; -; 1.579 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.544 ns ; -; 1.579 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.327 ns ; 1.906 ns ; -; 1.582 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.547 ns ; -; 1.582 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.550 ns ; -; 1.582 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.550 ns ; -; 1.583 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.548 ns ; -; 1.583 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.551 ns ; -; 1.583 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[3] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe1a[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.544 ns ; -; 1.584 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe42 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.041 ns ; 1.543 ns ; -; 1.584 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.041 ns ; 1.543 ns ; -; 1.584 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.328 ns ; 1.912 ns ; -; 1.584 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe12 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.545 ns ; -; 1.584 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[20] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[36] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.541 ns ; -; 1.585 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.550 ns ; -; 1.585 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.035 ns ; 1.550 ns ; -; 1.585 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.553 ns ; -; 1.586 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.544 ns ; -; 1.586 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.554 ns ; -; 1.587 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe38 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.545 ns ; -; 1.588 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[96] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[96] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.368 ns ; 1.220 ns ; -; 1.589 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[54] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[86] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.546 ns ; -; 1.589 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|RAND[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|RAND[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.549 ns ; -; 1.592 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[43] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe25 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.047 ns ; 1.545 ns ; -; 1.593 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[117] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[21] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.551 ns ; -; 1.593 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe33 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.551 ns ; -; 1.594 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[5] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[37] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.555 ns ; -; 1.594 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[25] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.045 ns ; 1.549 ns ; -; 1.594 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[71] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[103] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.552 ns ; -; 1.595 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe39 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[18] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.556 ns ; -; 1.595 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.555 ns ; -; 1.597 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[16] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[16] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.558 ns ; -; 1.597 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[101] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[5] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.555 ns ; -; 1.598 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.558 ns ; -; 1.599 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[111] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[15] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.557 ns ; -; 1.600 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe30 ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[14] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.558 ns ; -; 1.600 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[124] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.011 ns ; 1.611 ns ; -; 1.601 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[9] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.557 ns ; -; 1.602 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[75] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[107] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.560 ns ; -; 1.602 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[8] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[8] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.370 ns ; 1.232 ns ; -; 1.603 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe20 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.561 ns ; -; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; -; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[5] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; -; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[9] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; -; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[8] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; -; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[10] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; -; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; -; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; -; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; -; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; -; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[3] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; -; 1.603 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.046 ns ; 1.557 ns ; -; 1.604 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.049 ns ; 1.555 ns ; -; 1.604 ns ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|q_b[1] ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.379 ns ; 1.225 ns ; -; 1.604 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[114] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.560 ns ; -; 1.604 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.049 ns ; 1.555 ns ; -; 1.604 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[103] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[7] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.562 ns ; -; 1.605 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[49] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[81] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.566 ns ; -; 1.605 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe42 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.038 ns ; 1.567 ns ; -; 1.605 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[119] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[23] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.563 ns ; -; 1.606 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe26 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.038 ns ; 1.568 ns ; -; 1.606 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[107] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[107] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.386 ns ; 1.220 ns ; -; 1.607 ns ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|q_b[0] ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[5] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.379 ns ; 1.228 ns ; -; 1.607 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFLO ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 1.448 ns ; 3.055 ns ; -; 1.608 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe40 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[19] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.576 ns ; -; 1.609 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[77] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe28 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.567 ns ; -; 1.609 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.567 ns ; -; 1.611 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[19] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.009 ns ; 1.602 ns ; -; 1.612 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[1] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[19] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.371 ns ; 1.241 ns ; -; 1.612 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.326 ns ; 1.938 ns ; -; 1.613 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe41 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[19] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.032 ns ; 1.581 ns ; -; 1.613 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.571 ns ; -; 1.614 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[46] ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[14] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.051 ns ; 1.563 ns ; -; 1.614 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.572 ns ; -; 1.615 ns ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe29 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.050 ns ; 1.565 ns ; -; 1.616 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[28] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.011 ns ; 1.627 ns ; -; 1.617 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[30] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.009 ns ; 1.608 ns ; -; 1.617 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.575 ns ; -; 1.618 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe22 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.041 ns ; 1.577 ns ; -; 1.618 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[100] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.044 ns ; 1.574 ns ; -; 1.618 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.576 ns ; -; 1.618 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[0][3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[0][4] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.038 ns ; 1.580 ns ; -; 1.619 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[12] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.040 ns ; 1.579 ns ; -; 1.619 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[44] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.009 ns ; 1.610 ns ; -; 1.620 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[13] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe29 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.045 ns ; 1.575 ns ; -; 1.620 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[21] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.026 ns ; 1.594 ns ; -; 1.620 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[13] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[45] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.050 ns ; 1.570 ns ; -; 1.620 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe9 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.036 ns ; 1.584 ns ; -; 1.621 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe37 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[17] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.582 ns ; -; 1.621 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe33 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.579 ns ; -; 1.621 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[8] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[40] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.578 ns ; -; 1.622 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe4 ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.580 ns ; -; 1.622 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.580 ns ; -; 1.623 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe24 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[11] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.581 ns ; -; 1.623 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[109] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.581 ns ; -; 1.623 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[1] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.036 ns ; 1.587 ns ; -; 1.623 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[0] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[16] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.580 ns ; -; 1.623 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[12] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.011 ns ; 1.634 ns ; -; 1.625 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[21] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.371 ns ; 1.254 ns ; -; 1.625 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[106] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[10] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.043 ns ; 1.582 ns ; -; 1.625 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.328 ns ; 1.953 ns ; -; 1.625 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[117] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; 0.011 ns ; 1.636 ns ; -; 1.625 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[5] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe25 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.583 ns ; -; 1.626 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[33] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[65] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.584 ns ; -; 1.626 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[3] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[35] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.039 ns ; 1.587 ns ; -; 1.627 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[17] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[49] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.041 ns ; 1.586 ns ; -; 1.627 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[99] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe8 ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.048 ns ; 1.579 ns ; -; 1.627 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] ; 0.000 ns ; -0.042 ns ; 1.585 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; -+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Hold: 'CLK33M' ; -+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+ -; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; -+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+ -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; -0.687 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 0.460 ns ; -; 0.298 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[45] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe29 ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.443 ns ; -; 0.303 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFHI ; CLK33M ; CLK33M ; 0.000 ns ; 2.636 ns ; 2.939 ns ; -; 0.305 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.450 ns ; -; 0.305 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe28 ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.450 ns ; -; 0.308 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe30 ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.453 ns ; -; 0.318 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[33] ; CLK33M ; CLK33M ; 0.000 ns ; 1.141 ns ; 1.459 ns ; -; 0.323 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[62] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.180 ns ; 1.503 ns ; -; 0.324 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[35] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.193 ns ; 1.517 ns ; -; 0.326 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[35] ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.471 ns ; -; 0.326 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYNC_PIX2 ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; CLK33M ; CLK33M ; 0.000 ns ; 1.168 ns ; 1.494 ns ; -; 0.327 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[23] ; CLK33M ; CLK33M ; 0.000 ns ; 0.816 ns ; 1.143 ns ; -; 0.327 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[11] ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.476 ns ; -; 0.328 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.478 ns ; -; 0.331 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[11] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; CLK33M ; CLK33M ; 0.000 ns ; 0.803 ns ; 1.134 ns ; -; 0.334 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[79] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.180 ns ; 1.514 ns ; -; 0.337 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.486 ns ; -; 0.340 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe16 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[3] ; CLK33M ; CLK33M ; 0.000 ns ; 1.138 ns ; 1.478 ns ; -; 0.343 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6 ; CLK33M ; CLK33M ; 0.000 ns ; 1.162 ns ; 1.505 ns ; -; 0.345 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[19] ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.490 ns ; -; 0.346 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe29 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.493 ns ; -; 0.347 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.517 ns ; 1.864 ns ; -; 0.350 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; CLK33M ; CLK33M ; 0.000 ns ; 1.152 ns ; 1.502 ns ; -; 0.350 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[13] ; CLK33M ; CLK33M ; 0.000 ns ; 0.817 ns ; 1.167 ns ; -; 0.350 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe8 ; CLK33M ; CLK33M ; 0.000 ns ; 1.144 ns ; 1.494 ns ; -; 0.351 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[93] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.200 ns ; 1.551 ns ; -; 0.352 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[3] ; CLK33M ; CLK33M ; 0.000 ns ; 1.144 ns ; 1.496 ns ; -; 0.353 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[27] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.500 ns ; -; 0.355 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.504 ns ; -; 0.356 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[11] ; CLK33M ; CLK33M ; 0.000 ns ; 1.139 ns ; 1.495 ns ; -; 0.356 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; CLK33M ; CLK33M ; 0.000 ns ; 1.142 ns ; 1.498 ns ; -; 0.357 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.504 ns ; -; 0.358 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.517 ns ; 1.875 ns ; -; 0.359 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[15] ; CLK33M ; CLK33M ; 0.000 ns ; 1.148 ns ; 1.507 ns ; -; 0.359 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; CLK33M ; CLK33M ; 0.000 ns ; 1.162 ns ; 1.521 ns ; -; 0.364 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe32 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.511 ns ; -; 0.367 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[18] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[50] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.517 ns ; -; 0.367 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[82] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe6 ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.524 ns ; -; 0.367 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.521 ns ; -; 0.367 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.515 ns ; 1.882 ns ; -; 0.368 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[55] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[87] ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.513 ns ; -; 0.368 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe16 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.159 ns ; 1.527 ns ; -; 0.371 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[48] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.180 ns ; 1.551 ns ; -; 0.375 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe22 ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.524 ns ; -; 0.375 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.522 ns ; -; 0.376 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC ; altddio_out3:inst6|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFHI ; CLK33M ; CLK33M ; 0.000 ns ; 2.634 ns ; 3.010 ns ; -; 0.377 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.517 ns ; 1.894 ns ; -; 0.378 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe9 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.528 ns ; -; 0.380 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.527 ns ; -; 0.380 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.530 ns ; -; 0.380 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[125] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.200 ns ; 1.580 ns ; -; 0.381 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.526 ns ; -; 0.381 ns ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.526 ns ; -; 0.381 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.531 ns ; -; 0.381 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[36] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.180 ns ; 1.561 ns ; -; 0.381 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.531 ns ; -; 0.384 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe13 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[2] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.534 ns ; -; 0.385 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[16] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.195 ns ; 1.580 ns ; -; 0.386 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.540 ns ; -; 0.387 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.541 ns ; -; 0.387 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.534 ns ; -; 0.387 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.541 ns ; -; 0.389 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[26] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[42] ; CLK33M ; CLK33M ; 0.000 ns ; 1.153 ns ; 1.542 ns ; -; 0.389 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe12 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[5] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.539 ns ; -; 0.389 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.546 ns ; -; 0.389 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[88] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[88] ; CLK33M ; CLK33M ; 0.000 ns ; 0.830 ns ; 1.219 ns ; -; 0.389 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_AV[1][0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[0] ; CLK33M ; CLK33M ; 0.000 ns ; 1.139 ns ; 1.528 ns ; -; 0.390 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[38] ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.537 ns ; -; 0.390 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.544 ns ; -; 0.390 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.516 ns ; 1.906 ns ; -; 0.393 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.547 ns ; -; 0.393 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[8] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.550 ns ; -; 0.393 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.550 ns ; -; 0.394 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.548 ns ; -; 0.394 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.551 ns ; -; 0.394 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[3] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe1a[3] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.544 ns ; -; 0.395 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[20] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe42 ; CLK33M ; CLK33M ; 0.000 ns ; 1.148 ns ; 1.543 ns ; -; 0.395 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.148 ns ; 1.543 ns ; -; 0.395 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.517 ns ; 1.912 ns ; -; 0.395 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe12 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[2] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.545 ns ; -; 0.395 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[20] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[36] ; CLK33M ; CLK33M ; 0.000 ns ; 1.146 ns ; 1.541 ns ; -; 0.396 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.550 ns ; -; 0.396 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; CLK33M ; CLK33M ; 0.000 ns ; 1.154 ns ; 1.550 ns ; -; 0.396 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.553 ns ; -; 0.397 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.544 ns ; -; 0.397 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr2|lpm_shiftreg:lpm_shiftreg_component|dffs[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.554 ns ; -; 0.398 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[18] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe38 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.545 ns ; -; 0.399 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[96] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[96] ; CLK33M ; CLK33M ; 0.000 ns ; 0.821 ns ; 1.220 ns ; -; 0.400 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[54] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[86] ; CLK33M ; CLK33M ; 0.000 ns ; 1.146 ns ; 1.546 ns ; -; 0.400 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|RAND[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|RAND[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.549 ns ; -; 0.403 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[43] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe25 ; CLK33M ; CLK33M ; 0.000 ns ; 1.142 ns ; 1.545 ns ; -; 0.404 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[117] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[21] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.551 ns ; -; 0.404 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe33 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.551 ns ; -; 0.405 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[5] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[37] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.555 ns ; -; 0.405 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[25] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; CLK33M ; CLK33M ; 0.000 ns ; 1.144 ns ; 1.549 ns ; -; 0.405 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[71] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[103] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.552 ns ; -; 0.406 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe39 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[18] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.556 ns ; -; 0.406 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.555 ns ; -; 0.408 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[16] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[16] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.558 ns ; -; 0.408 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[101] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[5] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.555 ns ; -; 0.409 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.558 ns ; -; 0.410 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[111] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[15] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.557 ns ; -; 0.411 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe30 ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[14] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.558 ns ; -; 0.411 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[124] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.200 ns ; 1.611 ns ; -; 0.412 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[9] ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.557 ns ; -; 0.413 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[75] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[107] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.560 ns ; -; 0.413 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[8] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[8] ; CLK33M ; CLK33M ; 0.000 ns ; 0.819 ns ; 1.232 ns ; -; 0.414 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe20 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.561 ns ; -; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; -; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[5] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; -; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[9] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; -; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[8] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; -; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[10] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; -; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[11] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; -; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; -; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; -; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[2] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; -; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[3] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; -; 0.414 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.143 ns ; 1.557 ns ; -; 0.415 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.140 ns ; 1.555 ns ; -; 0.415 ns ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|q_b[1] ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[6] ; CLK33M ; CLK33M ; 0.000 ns ; 0.810 ns ; 1.225 ns ; -; 0.415 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[114] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.560 ns ; -; 0.415 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr3|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; CLK33M ; CLK33M ; 0.000 ns ; 1.140 ns ; 1.555 ns ; -; 0.415 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[103] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[7] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.562 ns ; -; 0.416 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[49] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[81] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.566 ns ; -; 0.416 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe42 ; CLK33M ; CLK33M ; 0.000 ns ; 1.151 ns ; 1.567 ns ; -; 0.416 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[119] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[23] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.563 ns ; -; 0.417 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe26 ; CLK33M ; CLK33M ; 0.000 ns ; 1.151 ns ; 1.568 ns ; -; 0.417 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[107] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[107] ; CLK33M ; CLK33M ; 0.000 ns ; 0.803 ns ; 1.220 ns ; -; 0.418 ns ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|q_b[0] ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[5] ; CLK33M ; CLK33M ; 0.000 ns ; 0.810 ns ; 1.228 ns ; -; 0.418 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFLO ; CLK33M ; CLK33M ; 0.000 ns ; 2.637 ns ; 3.055 ns ; -; 0.419 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe40 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[19] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.576 ns ; -; 0.420 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[77] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe28 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.567 ns ; -; 0.420 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr7|lpm_shiftreg:lpm_shiftreg_component|dffs[6] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.567 ns ; -; 0.422 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[19] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.180 ns ; 1.602 ns ; -; 0.423 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[1] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[19] ; CLK33M ; CLK33M ; 0.000 ns ; 0.818 ns ; 1.241 ns ; -; 0.423 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.515 ns ; 1.938 ns ; -; 0.424 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe41 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[19] ; CLK33M ; CLK33M ; 0.000 ns ; 1.157 ns ; 1.581 ns ; -; 0.424 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.571 ns ; -; 0.425 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[46] ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[14] ; CLK33M ; CLK33M ; 0.000 ns ; 1.138 ns ; 1.563 ns ; -; 0.425 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.572 ns ; -; 0.426 ns ; Video:Fredi_Aschwanden|lpm_ff4:inst10|lpm_ff:lpm_ff_component|dffs[8] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe29 ; CLK33M ; CLK33M ; 0.000 ns ; 1.139 ns ; 1.565 ns ; -; 0.427 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[28] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.200 ns ; 1.627 ns ; -; 0.428 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[30] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.180 ns ; 1.608 ns ; -; 0.428 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.575 ns ; -; 0.429 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe22 ; CLK33M ; CLK33M ; 0.000 ns ; 1.148 ns ; 1.577 ns ; -; 0.429 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[100] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.145 ns ; 1.574 ns ; -; 0.429 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.576 ns ; -; 0.429 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[0][3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[0][4] ; CLK33M ; CLK33M ; 0.000 ns ; 1.151 ns ; 1.580 ns ; -; 0.430 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_ff3:inst46|lpm_ff:lpm_ff_component|dffs[12] ; CLK33M ; CLK33M ; 0.000 ns ; 1.149 ns ; 1.579 ns ; -; 0.430 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[44] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.180 ns ; 1.610 ns ; -; 0.431 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[13] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe29 ; CLK33M ; CLK33M ; 0.000 ns ; 1.144 ns ; 1.575 ns ; -; 0.431 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst52|lpm_ff:lpm_ff_component|dffs[21] ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[21] ; CLK33M ; CLK33M ; 0.000 ns ; 1.163 ns ; 1.594 ns ; -; 0.431 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[13] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[45] ; CLK33M ; CLK33M ; 0.000 ns ; 1.139 ns ; 1.570 ns ; -; 0.431 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe9 ; CLK33M ; CLK33M ; 0.000 ns ; 1.153 ns ; 1.584 ns ; -; 0.432 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe37 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[17] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.582 ns ; -; 0.432 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLUT_MUX_ADR[1] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe33 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.579 ns ; -; 0.432 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[8] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[40] ; CLK33M ; CLK33M ; 0.000 ns ; 1.146 ns ; 1.578 ns ; -; 0.433 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe4 ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.580 ns ; -; 0.433 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.580 ns ; -; 0.434 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe24 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[11] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.581 ns ; -; 0.434 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[109] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[13] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.581 ns ; -; 0.434 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[1] ; CLK33M ; CLK33M ; 0.000 ns ; 1.153 ns ; 1.587 ns ; -; 0.434 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[0] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[16] ; CLK33M ; CLK33M ; 0.000 ns ; 1.146 ns ; 1.580 ns ; -; 0.434 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[12] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.200 ns ; 1.634 ns ; -; 0.436 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[21] ; CLK33M ; CLK33M ; 0.000 ns ; 0.818 ns ; 1.254 ns ; -; 0.436 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[106] ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[10] ; CLK33M ; CLK33M ; 0.000 ns ; 1.146 ns ; 1.582 ns ; -; 0.436 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.517 ns ; 1.953 ns ; -; 0.436 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[117] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; CLK33M ; CLK33M ; 0.000 ns ; 1.200 ns ; 1.636 ns ; -; 0.436 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[5] ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe25 ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.583 ns ; -; 0.437 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[33] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[65] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.584 ns ; -; 0.437 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[3] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[35] ; CLK33M ; CLK33M ; 0.000 ns ; 1.150 ns ; 1.587 ns ; -; 0.438 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[17] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[49] ; CLK33M ; CLK33M ; 0.000 ns ; 1.148 ns ; 1.586 ns ; -; 0.438 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[99] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe8 ; CLK33M ; CLK33M ; 0.000 ns ; 1.141 ns ; 1.579 ns ; -; 0.438 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr4|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; CLK33M ; CLK33M ; 0.000 ns ; 1.147 ns ; 1.585 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; -+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+ - - -+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Clock Hold: 'MAIN_CLK' ; -+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+ -; Minimum Slack ; From ; To ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ; -+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+ -; -3.786 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.716 ns ; 1.930 ns ; -; -3.611 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.756 ns ; 2.145 ns ; -; -3.448 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[2][0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.709 ns ; 2.261 ns ; -; -3.293 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|RAND[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.327 ns ; 1.034 ns ; -; -3.012 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.706 ns ; 2.694 ns ; -; -2.912 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.706 ns ; 2.794 ns ; -; -2.048 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[6] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.740 ns ; 1.692 ns ; -; -1.996 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[19] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe41 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.143 ns ; 1.147 ns ; -; -1.985 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[2] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.356 ns ; 1.371 ns ; -; -1.961 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[15] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[2][0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.104 ns ; 1.143 ns ; -; -1.958 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[23] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.142 ns ; 1.184 ns ; -; -1.934 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.356 ns ; 1.422 ns ; -; -1.923 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[3] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.356 ns ; 1.433 ns ; -; -1.867 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[21] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe45 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.143 ns ; 1.276 ns ; -; -1.842 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[4] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.356 ns ; 1.514 ns ; -; -1.835 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[11] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe25 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.390 ns ; 1.555 ns ; -; -1.795 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[13] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe29 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.392 ns ; 1.597 ns ; -; -1.749 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[10] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.390 ns ; 1.641 ns ; -; -1.745 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[12] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe27 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.392 ns ; 1.647 ns ; -; -1.641 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.348 ns ; 1.707 ns ; -; -1.595 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.204 ns ; 1.609 ns ; -; -1.569 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[22] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe47 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.142 ns ; 1.573 ns ; -; -1.508 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[15] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.111 ns ; 1.603 ns ; -; -1.350 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[14] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe31 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.398 ns ; 2.048 ns ; -; -1.326 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.623 ns ; 2.297 ns ; -; -1.242 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[20] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe43 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.145 ns ; 1.903 ns ; -; -1.234 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DOP_ZEI ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.973 ns ; 0.739 ns ; -; -1.159 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[5] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe13 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.081 ns ; 1.922 ns ; -; -1.152 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[16] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe35 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.141 ns ; 1.989 ns ; -; -1.113 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[7] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.740 ns ; 2.627 ns ; -; -1.095 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[17] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe37 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.141 ns ; 2.046 ns ; -; -1.072 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[8] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe19 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.362 ns ; 2.290 ns ; -; -1.055 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[18] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe39 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.141 ns ; 2.086 ns ; -; -1.001 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DOP_ZEI ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.966 ns ; 0.965 ns ; -; -0.993 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.303 ns ; 1.310 ns ; -; -0.961 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[6] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe15 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.081 ns ; 2.120 ns ; -; -0.918 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[15] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe33 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.364 ns ; 2.446 ns ; -; -0.893 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.350 ns ; 1.457 ns ; -; -0.849 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.563 ns ; 1.714 ns ; -; -0.825 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[7] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe17 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.091 ns ; 2.266 ns ; -; -0.819 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[1] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe5 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.080 ns ; 2.261 ns ; -; -0.770 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe3 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.080 ns ; 2.310 ns ; -; -0.743 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[7] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.179 ns ; 1.436 ns ; -; -0.742 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[6] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.179 ns ; 1.437 ns ; -; -0.692 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[3] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe9 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.089 ns ; 2.397 ns ; -; -0.675 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ZL ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.521 ns ; 2.846 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[4] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[3] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[2] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|rd_ptr_lsb ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DISP_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_I[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_I[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SUB_PIXEL_CNT[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VHCNT[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.672 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VVCNT[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 0.460 ns ; -; -0.668 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.643 ns ; 2.975 ns ; -; -0.658 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.563 ns ; 1.905 ns ; -; -0.655 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.563 ns ; 1.908 ns ; -; -0.591 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[4] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe11 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.081 ns ; 2.490 ns ; -; -0.569 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.300 ns ; 1.731 ns ; -; -0.553 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.296 ns ; 1.743 ns ; -; -0.530 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[4] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.563 ns ; 2.033 ns ; -; -0.447 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.350 ns ; 1.903 ns ; -; -0.441 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.090 ns ; 1.649 ns ; -; -0.422 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[4] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.300 ns ; 1.878 ns ; -; -0.420 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.300 ns ; 1.880 ns ; -; -0.407 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[2] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe7 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.091 ns ; 2.684 ns ; -; -0.353 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[4] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.563 ns ; 2.210 ns ; -; -0.320 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[3] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.300 ns ; 1.980 ns ; -; -0.319 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[2] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.300 ns ; 1.981 ns ; -; -0.198 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.526 ns ; 3.328 ns ; -; -0.184 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ZL ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.709 ns ; 5.525 ns ; -; -0.155 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.216 ns ; 3.061 ns ; -; -0.143 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[3] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.133 ns ; 3.990 ns ; -; -0.133 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.718 ns ; 5.585 ns ; -; -0.126 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[2] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.133 ns ; 4.007 ns ; -; -0.126 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.685 ns ; 5.559 ns ; -; -0.125 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[2] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.129 ns ; 4.004 ns ; -; -0.116 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[0] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.133 ns ; 4.017 ns ; -; -0.097 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_START ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.690 ns ; 5.593 ns ; -; -0.097 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.411 ns ; 3.314 ns ; -; -0.092 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[3] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.129 ns ; 4.037 ns ; -; -0.070 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[11] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.885 ns ; 3.815 ns ; -; -0.067 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.214 ns ; 3.147 ns ; -; -0.065 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[11] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.849 ns ; 3.784 ns ; -; -0.060 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.917 ns ; 3.857 ns ; -; -0.059 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[9] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe21 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.363 ns ; 3.304 ns ; -; -0.046 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.311 ns ; 4.265 ns ; -; -0.025 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.690 ns ; 5.665 ns ; -; -0.022 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.411 ns ; 3.389 ns ; -; -0.006 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.036 ns ; 2.030 ns ; -; 0.007 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DOP_ZEI ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|INTER_ZEI ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.760 ns ; 3.767 ns ; -; 0.026 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.689 ns ; 5.715 ns ; -; 0.067 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.526 ns ; 3.593 ns ; -; 0.072 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.526 ns ; 3.598 ns ; -; 0.091 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_START ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.637 ns ; 3.728 ns ; -; 0.093 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.885 ns ; 3.978 ns ; -; 0.093 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 0.961 ns ; 1.054 ns ; -; 0.097 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.036 ns ; 2.133 ns ; -; 0.104 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.718 ns ; 5.822 ns ; -; 0.118 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[11] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.643 ns ; 3.761 ns ; -; 0.119 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[3] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.303 ns ; 2.422 ns ; -; 0.119 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[2] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.303 ns ; 2.422 ns ; -; 0.121 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.598 ns ; 4.719 ns ; -; 0.123 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.849 ns ; 3.972 ns ; -; 0.132 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.083 ns ; 2.215 ns ; -; 0.150 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.815 ns ; 3.965 ns ; -; 0.151 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[0] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.129 ns ; 4.280 ns ; -; 0.158 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[0] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.228 ns ; 1.386 ns ; -; 0.167 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[4] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.303 ns ; 2.470 ns ; -; 0.168 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.817 ns ; 3.985 ns ; -; 0.177 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.357 ns ; 2.534 ns ; -; 0.181 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.689 ns ; 5.870 ns ; -; 0.184 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 6.017 ns ; 6.201 ns ; -; 0.186 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[11] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.615 ns ; 3.801 ns ; -; 0.188 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.849 ns ; 4.037 ns ; -; 0.191 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[3] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.132 ns ; 4.323 ns ; -; 0.192 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[0] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.132 ns ; 4.324 ns ; -; 0.195 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.498 ns ; 3.693 ns ; -; 0.216 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.685 ns ; 3.901 ns ; -; 0.226 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.598 ns ; 4.824 ns ; -; 0.231 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[2] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.707 ns ; 5.938 ns ; -; 0.235 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 6.013 ns ; 6.248 ns ; -; 0.243 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.459 ns ; 3.702 ns ; -; 0.261 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[7] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.916 ns ; 2.177 ns ; -; 0.262 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[6] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.916 ns ; 2.178 ns ; -; 0.265 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[2] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.132 ns ; 4.397 ns ; -; 0.266 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_ZL ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.707 ns ; 5.973 ns ; -; 0.291 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.917 ns ; 4.208 ns ; -; 0.311 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.411 ns ; 3.722 ns ; -; 0.313 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[45] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe29 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.130 ns ; 1.443 ns ; -; 0.314 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[1] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.133 ns ; 4.447 ns ; -; 0.315 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.498 ns ; 3.813 ns ; -; 0.315 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[1] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.033 ns ; 2.348 ns ; -; 0.318 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; altddio_out3:inst5|altddio_out:altddio_out_component|ddio_out_31f:auto_generated|ddio_outa[0]~DFFHI ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.621 ns ; 2.939 ns ; -; 0.320 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.130 ns ; 1.450 ns ; -; 0.320 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe28 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.130 ns ; 1.450 ns ; -; 0.323 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[0] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe30 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.130 ns ; 1.453 ns ; -; 0.324 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.768 ns ; 6.092 ns ; -; 0.333 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[1] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[33] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.126 ns ; 1.459 ns ; -; 0.338 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[62] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.165 ns ; 1.503 ns ; -; 0.339 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[35] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~porta_datain_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.178 ns ; 1.517 ns ; -; 0.341 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[35] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.130 ns ; 1.471 ns ; -; 0.341 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|SYNC_PIX2 ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FIFO_RDE ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.153 ns ; 1.494 ns ; -; 0.342 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_RED|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[5] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 0.801 ns ; 1.143 ns ; -; 0.342 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[11] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.134 ns ; 1.476 ns ; -; 0.343 ns ; Video:Fredi_Aschwanden|inst95 ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr1|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.135 ns ; 1.478 ns ; -; 0.344 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_START ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.637 ns ; 3.981 ns ; -; 0.346 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[11] ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[11] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 0.788 ns ; 1.134 ns ; -; 0.347 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.643 ns ; 3.990 ns ; -; 0.349 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[79] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.165 ns ; 1.514 ns ; -; 0.350 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 2.303 ns ; 2.653 ns ; -; 0.352 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr0|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.134 ns ; 1.486 ns ; -; 0.354 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7] ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|ram_block1a0~portb_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 6.067 ns ; 6.421 ns ; -; 0.355 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe16 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[3] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.123 ns ; 1.478 ns ; -; 0.355 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.498 ns ; 3.853 ns ; -; 0.358 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1] ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.147 ns ; 1.505 ns ; -; 0.360 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[19] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[19] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.130 ns ; 1.490 ns ; -; 0.360 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.411 ns ; 3.771 ns ; -; 0.361 ns ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|dffe29 ; Video:Fredi_Aschwanden|lpm_mux2:inst25|lpm_mux:lpm_mux_component|mux_mpe:auto_generated|external_latency_ffsa[6] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 1.493 ns ; -; 0.362 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[4] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.502 ns ; 1.864 ns ; -; 0.365 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe48 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.137 ns ; 1.502 ns ; -; 0.365 ns ; Video:Fredi_Aschwanden|altdpram1:FALCON_CLUT_GREEN|altsyncram:altsyncram_component|altsyncram_lf92:auto_generated|q_b[3] ; Video:Fredi_Aschwanden|lpm_ff3:inst47|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 0.802 ns ; 1.167 ns ; -; 0.365 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe8 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.129 ns ; 1.494 ns ; -; 0.366 ns ; Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|altsyncram_tl31:fifo_ram|q_b[93] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a3~porta_datain_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.185 ns ; 1.551 ns ; -; 0.366 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.747 ns ; 6.113 ns ; -; 0.367 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[67] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[3] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.129 ns ; 1.496 ns ; -; 0.367 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSY_LEN[5] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 0.868 ns ; 1.235 ns ; -; 0.367 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|LAST ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.746 ns ; 6.113 ns ; -; 0.368 ns ; Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[27] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 1.500 ns ; -; 0.368 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC_START ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 4.264 ns ; 4.632 ns ; -; 0.370 ns ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe49 ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|external_latency_ffsa[23] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.134 ns ; 1.504 ns ; -; 0.371 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[11] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.124 ns ; 1.495 ns ; -; 0.371 ns ; Video:Fredi_Aschwanden|lpm_ff1:inst9|lpm_ff:lpm_ff_component|dffs[10] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe23 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.127 ns ; 1.498 ns ; -; 0.372 ns ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Video:Fredi_Aschwanden|lpm_shiftreg0:sr5|lpm_shiftreg:lpm_shiftreg_component|dffs[4] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 1.504 ns ; -; 0.373 ns ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|cntr_pmb:wr_ptr|counter_reg_bit[1] ; Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a5~porta_address_reg0 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.502 ns ; 1.875 ns ; -; 0.374 ns ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|dffe1a[2] ; Video:Fredi_Aschwanden|lpm_mux1:inst24|lpm_mux:lpm_mux_component|mux_npe:auto_generated|external_latency_ffsa[15] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.133 ns ; 1.507 ns ; -; 0.374 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC_START ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.706 ns ; 6.080 ns ; -; 0.374 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDTRON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.147 ns ; 1.521 ns ; -; 0.376 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_OFF ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 5.690 ns ; 6.066 ns ; -; 0.379 ns ; Video:Fredi_Aschwanden|lpm_ff3:inst49|lpm_ff:lpm_ff_component|dffs[15] ; Video:Fredi_Aschwanden|lpm_mux6:inst7|lpm_mux:lpm_mux_component|mux_kpe:auto_generated|dffe32 ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.132 ns ; 1.511 ns ; -; 0.381 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDO_ON ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 3.460 ns ; 3.841 ns ; -; 0.382 ns ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[18] ; Video:Fredi_Aschwanden|lpm_mux0:inst21|lpm_mux:lpm_mux_component|mux_gpe:auto_generated|external_latency_ffsa[50] ; MAIN_CLK ; MAIN_CLK ; 0.000 ns ; 1.135 ns ; 1.517 ns ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; ; ; -+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+ - - -+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; tsu ; -+-----------------------------------------+-----------------------------------------------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+ -; Slack ; Required tsu ; Actual tsu ; From ; To ; To Clock ; -+-----------------------------------------+-----------------------------------------------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+ -; -4.528 ns ; 1.000 ns ; 5.528 ns ; MAIN_CLK ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state ; MAIN_CLK ; -; -4.169 ns ; 1.000 ns ; 5.169 ns ; VD[19] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[19] ; MAIN_CLK ; -; -4.134 ns ; 1.000 ns ; 5.134 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; -; -4.083 ns ; 1.000 ns ; 5.083 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; -; -4.051 ns ; 1.000 ns ; 5.051 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; -; -4.051 ns ; 1.000 ns ; 5.051 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; -; -4.051 ns ; 1.000 ns ; 5.051 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; -; -4.051 ns ; 1.000 ns ; 5.051 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; -; -4.051 ns ; 1.000 ns ; 5.051 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; -; -4.047 ns ; 1.000 ns ; 5.047 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; -; -4.047 ns ; 1.000 ns ; 5.047 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; -; -4.047 ns ; 1.000 ns ; 5.047 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; -; -4.047 ns ; 1.000 ns ; 5.047 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; -; -4.047 ns ; 1.000 ns ; 5.047 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; -; -4.047 ns ; 1.000 ns ; 5.047 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; -; -4.022 ns ; 1.000 ns ; 5.022 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; -; -4.022 ns ; 1.000 ns ; 5.022 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; -; -4.022 ns ; 1.000 ns ; 5.022 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; -; -3.961 ns ; 1.000 ns ; 4.961 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; -; -3.961 ns ; 1.000 ns ; 4.961 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; -; -3.961 ns ; 1.000 ns ; 4.961 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; -; -3.961 ns ; 1.000 ns ; 4.961 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; -; -3.956 ns ; 1.000 ns ; 4.956 ns ; VD[27] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[27] ; MAIN_CLK ; -; -3.930 ns ; 1.000 ns ; 4.930 ns ; nINDEX ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO ; CLK33M ; -; -3.930 ns ; 1.000 ns ; 4.930 ns ; VD[31] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[31] ; MAIN_CLK ; -; -3.927 ns ; 1.000 ns ; 4.927 ns ; VD[1] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[1] ; MAIN_CLK ; -; -3.927 ns ; 1.000 ns ; 4.927 ns ; VD[9] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[9] ; MAIN_CLK ; -; -3.913 ns ; 1.000 ns ; 4.913 ns ; VD[2] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[2] ; MAIN_CLK ; -; -3.912 ns ; 1.000 ns ; 4.912 ns ; VD[12] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[12] ; MAIN_CLK ; -; -3.907 ns ; 1.000 ns ; 4.907 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; -; -3.907 ns ; 1.000 ns ; 4.907 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; -; -3.907 ns ; 1.000 ns ; 4.907 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; -; -3.907 ns ; 1.000 ns ; 4.907 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; -; -3.903 ns ; 1.000 ns ; 4.903 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; -; -3.903 ns ; 1.000 ns ; 4.903 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; -; -3.903 ns ; 1.000 ns ; 4.903 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; -; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; -; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; -; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; -; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; -; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; -; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; -; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; -; -3.897 ns ; 1.000 ns ; 4.897 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; -; -3.885 ns ; 1.000 ns ; 4.885 ns ; VD[20] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[20] ; MAIN_CLK ; -; -3.883 ns ; 1.000 ns ; 4.883 ns ; VD[25] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[25] ; MAIN_CLK ; -; -3.869 ns ; 1.000 ns ; 4.869 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; -; -3.869 ns ; 1.000 ns ; 4.869 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; -; -3.869 ns ; 1.000 ns ; 4.869 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; -; -3.869 ns ; 1.000 ns ; 4.869 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; -; -3.869 ns ; 1.000 ns ; 4.869 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; -; -3.869 ns ; 1.000 ns ; 4.869 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; -; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; -; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; -; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; -; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; -; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; -; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; -; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; -; -3.860 ns ; 1.000 ns ; 4.860 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; -; -3.859 ns ; 1.000 ns ; 4.859 ns ; VD[28] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[28] ; MAIN_CLK ; -; -3.855 ns ; 1.000 ns ; 4.855 ns ; VD[22] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[22] ; MAIN_CLK ; -; -3.851 ns ; 1.000 ns ; 4.851 ns ; VD[17] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[17] ; MAIN_CLK ; -; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; -; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; -; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; -; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; -; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; -; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; -; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; -; -3.850 ns ; 1.000 ns ; 4.850 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; -; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; -; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; -; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; -; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; -; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; -; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; -; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; -; -3.846 ns ; 1.000 ns ; 4.846 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; -; -3.827 ns ; 1.000 ns ; 4.827 ns ; VD[11] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[11] ; MAIN_CLK ; -; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; -; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; -; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; -; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; -; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; -; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; -; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; -; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; -; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; -; -3.814 ns ; 1.000 ns ; 4.814 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; -; -3.804 ns ; 1.000 ns ; 4.804 ns ; VD[0] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[0] ; MAIN_CLK ; -; -3.801 ns ; 1.000 ns ; 4.801 ns ; VD[10] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[10] ; MAIN_CLK ; -; -3.796 ns ; 1.000 ns ; 4.796 ns ; MAIN_CLK ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_post_state ; MAIN_CLK ; -; -3.794 ns ; 1.000 ns ; 4.794 ns ; MAIN_CLK ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|areset_init_state_1 ; MAIN_CLK ; -; -3.794 ns ; 1.000 ns ; 4.794 ns ; MAIN_CLK ; altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|reconfig_wait_state ; MAIN_CLK ; -; -3.783 ns ; 1.000 ns ; 4.783 ns ; VD[14] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[14] ; MAIN_CLK ; -; -3.768 ns ; 1.000 ns ; 4.768 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; -; -3.768 ns ; 1.000 ns ; 4.768 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; -; -3.768 ns ; 1.000 ns ; 4.768 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; -; -3.765 ns ; 1.000 ns ; 4.765 ns ; nFB_WR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|MO ; CLK33M ; -; -3.761 ns ; 1.000 ns ; 4.761 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; -; -3.761 ns ; 1.000 ns ; 4.761 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; -; -3.761 ns ; 1.000 ns ; 4.761 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; -; -3.761 ns ; 1.000 ns ; 4.761 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; -; -3.761 ns ; 1.000 ns ; 4.761 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[29] ; MAIN_CLK ; -; -3.761 ns ; 1.000 ns ; 4.761 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[30] ; MAIN_CLK ; -; -3.761 ns ; 1.000 ns ; 4.761 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[31] ; MAIN_CLK ; -; -3.752 ns ; 1.000 ns ; 4.752 ns ; VD[6] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[6] ; MAIN_CLK ; -; -3.748 ns ; 1.000 ns ; 4.748 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; -; -3.748 ns ; 1.000 ns ; 4.748 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[13] ; MAIN_CLK ; -; -3.748 ns ; 1.000 ns ; 4.748 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[14] ; MAIN_CLK ; -; -3.744 ns ; 1.000 ns ; 4.744 ns ; VD[21] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[21] ; MAIN_CLK ; -; -3.742 ns ; 1.000 ns ; 4.742 ns ; FB_SIZE0 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; -; -3.740 ns ; 1.000 ns ; 4.740 ns ; FB_SIZE0 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; -; -3.740 ns ; 1.000 ns ; 4.740 ns ; VD[16] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[16] ; MAIN_CLK ; -; -3.739 ns ; 1.000 ns ; 4.739 ns ; VD[29] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[29] ; MAIN_CLK ; -; -3.735 ns ; 1.000 ns ; 4.735 ns ; VD[15] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[15] ; MAIN_CLK ; -; -3.708 ns ; 1.000 ns ; 4.708 ns ; VD[26] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[26] ; MAIN_CLK ; -; -3.707 ns ; 1.000 ns ; 4.707 ns ; VD[13] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[13] ; MAIN_CLK ; -; -3.706 ns ; 1.000 ns ; 4.706 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; -; -3.706 ns ; 1.000 ns ; 4.706 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; -; -3.706 ns ; 1.000 ns ; 4.706 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; -; -3.706 ns ; 1.000 ns ; 4.706 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; -; -3.706 ns ; 1.000 ns ; 4.706 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; -; -3.706 ns ; 1.000 ns ; 4.706 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; -; -3.703 ns ; 1.000 ns ; 4.703 ns ; VD[3] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[3] ; MAIN_CLK ; -; -3.699 ns ; 1.000 ns ; 4.699 ns ; VD[30] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[30] ; MAIN_CLK ; -; -3.694 ns ; 1.000 ns ; 4.694 ns ; VD[24] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[24] ; MAIN_CLK ; -; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; -; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; -; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; -; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; -; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; -; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; -; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; -; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; -; -3.691 ns ; 1.000 ns ; 4.691 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; -; -3.684 ns ; 1.000 ns ; 4.684 ns ; FB_SIZE1 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; -; -3.684 ns ; 1.000 ns ; 4.684 ns ; FB_SIZE1 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; -; -3.680 ns ; 1.000 ns ; 4.680 ns ; FB_AD[30] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; -; -3.654 ns ; 1.000 ns ; 4.654 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[25] ; MAIN_CLK ; -; -3.654 ns ; 1.000 ns ; 4.654 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[26] ; MAIN_CLK ; -; -3.654 ns ; 1.000 ns ; 4.654 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[28] ; MAIN_CLK ; -; -3.634 ns ; 1.000 ns ; 4.634 ns ; FB_AD[31] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; -; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; MAIN_CLK ; -; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; MAIN_CLK ; -; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; -; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[8] ; MAIN_CLK ; -; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; -; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[21] ; MAIN_CLK ; -; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; -; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[23] ; MAIN_CLK ; -; -3.566 ns ; 1.000 ns ; 4.566 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[27] ; MAIN_CLK ; -; -3.471 ns ; 1.000 ns ; 4.471 ns ; VD[4] ; Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[4] ; MAIN_CLK ; -; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; -; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; -; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; -; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; -; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[9] ; MAIN_CLK ; -; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; -; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[11] ; MAIN_CLK ; -; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; -; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[18] ; MAIN_CLK ; -; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[19] ; MAIN_CLK ; -; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[20] ; MAIN_CLK ; -; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[22] ; MAIN_CLK ; -; -3.464 ns ; 1.000 ns ; 4.464 ns ; nFB_WR ; Video:Fredi_Aschwanden|lpm_ff0:inst15|lpm_ff:lpm_ff_component|dffs[24] ; MAIN_CLK ; -; -3.386 ns ; 1.000 ns ; 4.386 ns ; FB_AD[5] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[5] ; MAIN_CLK ; -; -3.339 ns ; 1.000 ns ; 4.339 ns ; FB_SIZE0 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; MAIN_CLK ; -; -3.334 ns ; 1.000 ns ; 4.334 ns ; nFB_WR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|CMD_STATE.IDLE ; CLK33M ; -; -3.324 ns ; 1.000 ns ; 4.324 ns ; nFB_WR ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; -; -3.290 ns ; 1.000 ns ; 4.290 ns ; nFB_WR ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; -; -3.272 ns ; 1.000 ns ; 4.272 ns ; FB_AD[12] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC ; MAIN_CLK ; -; -3.248 ns ; 1.000 ns ; 4.248 ns ; nFB_WR ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; CLK33M ; -; -3.245 ns ; 1.000 ns ; 4.245 ns ; FB_AD[7] ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; -; -3.236 ns ; 1.000 ns ; 4.236 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; -; -3.226 ns ; 1.000 ns ; 4.226 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; -; -3.226 ns ; 1.000 ns ; 4.226 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[17] ; MAIN_CLK ; -; -3.218 ns ; 1.000 ns ; 4.218 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[16] ; MAIN_CLK ; -; -3.214 ns ; 1.000 ns ; 4.214 ns ; FB_AD[1] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; -; -3.214 ns ; 1.000 ns ; 4.214 ns ; FB_AD[7] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[7] ; MAIN_CLK ; -; -3.211 ns ; 1.000 ns ; 4.211 ns ; FB_SIZE0 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_AC ; MAIN_CLK ; -; -3.208 ns ; 1.000 ns ; 4.208 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; -; -3.206 ns ; 1.000 ns ; 4.206 ns ; FB_AD[4] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; -; -3.203 ns ; 1.000 ns ; 4.203 ns ; FB_AD[1] ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; -; -3.199 ns ; 1.000 ns ; 4.199 ns ; FB_AD[31] ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; MAIN_CLK ; -; -3.197 ns ; 1.000 ns ; 4.197 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[3] ; MAIN_CLK ; -; -3.194 ns ; 1.000 ns ; 4.194 ns ; FB_AD[4] ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[4] ; MAIN_CLK ; -; -3.193 ns ; 1.000 ns ; 4.193 ns ; FB_AD[15] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; -; -3.190 ns ; 1.000 ns ; 4.190 ns ; FB_AD[10] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ; MAIN_CLK ; -; -3.187 ns ; 1.000 ns ; 4.187 ns ; FB_AD[15] ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[15] ; MAIN_CLK ; -; -3.182 ns ; 1.000 ns ; 4.182 ns ; HD_DD ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\FREQUENCY_DECODER:FREQ_AMOUNT[1] ; CLK33M ; -; -3.181 ns ; 1.000 ns ; 4.181 ns ; FB_AD[5] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; -; -3.174 ns ; 1.000 ns ; 4.174 ns ; FB_AD[12] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ; MAIN_CLK ; -; -3.173 ns ; 1.000 ns ; 4.173 ns ; FB_SIZE1 ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10] ; MAIN_CLK ; -; -3.172 ns ; 1.000 ns ; 4.172 ns ; FB_ALE ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ ; MAIN_CLK ; -; -3.171 ns ; 1.000 ns ; 4.171 ns ; FB_AD[5] ; Video:Fredi_Aschwanden|lpm_ff0:inst16|lpm_ff:lpm_ff_component|dffs[5] ; MAIN_CLK ; -; -3.167 ns ; 1.000 ns ; 4.167 ns ; FB_AD[6] ; Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[6] ; MAIN_CLK ; -; -3.162 ns ; 1.000 ns ; 4.162 ns ; FB_AD[1] ; Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; MAIN_CLK ; -; -3.160 ns ; 1.000 ns ; 4.160 ns ; nFB_WR ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[9] ; MAIN_CLK ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; -+-----------------------------------------+-----------------------------------------------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------+ - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; tco ; -+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+ -; Slack ; Required tco ; Actual tco ; From ; To ; From Clock ; -+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+ -; -14.840 ns ; 1.000 ns ; 15.840 ns ; interrupt_handler:nobody|INT_LATCH[8] ; nIRQ[5] ; MAIN_CLK ; -; -14.829 ns ; 1.000 ns ; 15.829 ns ; interrupt_handler:nobody|INT_LATCH[9] ; nIRQ[5] ; MAIN_CLK ; -; -13.764 ns ; 1.000 ns ; 14.764 ns ; interrupt_handler:nobody|INT_LATCH[8] ; FB_AD[8] ; MAIN_CLK ; -; -13.654 ns ; 1.000 ns ; 14.654 ns ; interrupt_handler:nobody|INT_LATCH[9] ; FB_AD[9] ; MAIN_CLK ; -; -13.587 ns ; 1.000 ns ; 14.587 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[2] ; FB_AD[18] ; MAIN_CLK ; -; -13.587 ns ; 1.000 ns ; 14.587 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[2] ; FB_AD[18] ; MAIN_CLK ; -; -13.587 ns ; 1.000 ns ; 14.587 ns ; interrupt_handler:nobody|INT_LATCH[8] ; FB_AD[29] ; MAIN_CLK ; -; -13.575 ns ; 1.000 ns ; 14.575 ns ; interrupt_handler:nobody|INT_LATCH[9] ; FB_AD[29] ; MAIN_CLK ; -; -13.493 ns ; 1.000 ns ; 14.493 ns ; interrupt_handler:nobody|RTC_ADR[0] ; FB_AD[18] ; MAIN_CLK ; -; -13.477 ns ; 1.000 ns ; 14.477 ns ; interrupt_handler:nobody|RTC_ADR[1] ; FB_AD[18] ; MAIN_CLK ; -; -13.457 ns ; 1.000 ns ; 14.457 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[18] ; FB_AD[18] ; MAIN_CLK ; -; -13.418 ns ; 1.000 ns ; 14.418 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[2] ; FB_AD[18] ; MAIN_CLK ; -; -13.386 ns ; 1.000 ns ; 14.386 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[7] ; FB_AD[7] ; MAIN_CLK ; -; -13.358 ns ; 1.000 ns ; 14.358 ns ; interrupt_handler:nobody|RTC_ADR[3] ; FB_AD[18] ; MAIN_CLK ; -; -13.358 ns ; 1.000 ns ; 14.358 ns ; interrupt_handler:nobody|RTC_ADR[4] ; FB_AD[18] ; MAIN_CLK ; -; -13.309 ns ; 1.000 ns ; 14.309 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; FB_AD[27] ; MAIN_CLK ; -; -13.294 ns ; 1.000 ns ; 14.294 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[11] ; FB_AD[27] ; MAIN_CLK ; -; -13.259 ns ; 1.000 ns ; 14.259 ns ; interrupt_handler:nobody|RTC_ADR[2] ; FB_AD[18] ; MAIN_CLK ; -; -13.250 ns ; 1.000 ns ; 14.250 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[2] ; FB_AD[18] ; MAIN_CLK ; -; -13.227 ns ; 1.000 ns ; 14.227 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[2] ; FB_AD[18] ; MAIN_CLK ; -; -13.207 ns ; 1.000 ns ; 14.207 ns ; interrupt_handler:nobody|RTC_ADR[5] ; FB_AD[18] ; MAIN_CLK ; -; -13.171 ns ; 1.000 ns ; 14.171 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[2] ; FB_AD[18] ; MAIN_CLK ; -; -13.170 ns ; 1.000 ns ; 14.170 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[11] ; FB_AD[27] ; MAIN_CLK ; -; -13.157 ns ; 1.000 ns ; 14.157 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[2] ; FB_AD[18] ; MAIN_CLK ; -; -13.028 ns ; 1.000 ns ; 14.028 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; FB_AD[27] ; MAIN_CLK ; -; -13.015 ns ; 1.000 ns ; 14.015 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[2] ; FB_AD[27] ; MAIN_CLK ; -; -12.999 ns ; 1.000 ns ; 13.999 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_B[2] ; FB_AD[18] ; MAIN_CLK ; -; -12.921 ns ; 1.000 ns ; 13.921 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[2] ; FB_AD[18] ; MAIN_CLK ; -; -12.886 ns ; 1.000 ns ; 13.886 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[11] ; FB_AD[27] ; MAIN_CLK ; -; -12.876 ns ; 1.000 ns ; 13.876 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[11] ; FB_AD[27] ; MAIN_CLK ; -; -12.861 ns ; 1.000 ns ; 13.861 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[1] ; FB_AD[27] ; MAIN_CLK ; -; -12.846 ns ; 1.000 ns ; 13.846 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; FB_AD[27] ; MAIN_CLK ; -; -12.836 ns ; 1.000 ns ; 13.836 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[18] ; FB_AD[18] ; MAIN_CLK ; -; -12.823 ns ; 1.000 ns ; 13.823 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_D[2] ; FB_AD[18] ; MAIN_CLK ; -; -12.817 ns ; 1.000 ns ; 13.817 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[0] ; FB_AD[27] ; MAIN_CLK ; -; -12.784 ns ; 1.000 ns ; 13.784 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; FB_AD[27] ; MAIN_CLK ; -; -12.732 ns ; 1.000 ns ; 13.732 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_D[5] ; FB_AD[7] ; MAIN_CLK ; -; -12.620 ns ; 1.000 ns ; 13.620 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[11] ; FB_AD[27] ; MAIN_CLK ; -; -12.567 ns ; 1.000 ns ; 13.567 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|ADR_I[3] ; FB_AD[27] ; MAIN_CLK ; -; -12.434 ns ; 1.000 ns ; 13.434 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[7] ; FB_AD[7] ; MAIN_CLK ; -; -12.425 ns ; 1.000 ns ; 13.425 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; FB_AD[7] ; MAIN_CLK ; -; -12.404 ns ; 1.000 ns ; 13.404 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; FB_AD[8] ; MAIN_CLK ; -; -12.403 ns ; 1.000 ns ; 13.403 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[7] ; FB_AD[7] ; MAIN_CLK ; -; -12.361 ns ; 1.000 ns ; 13.361 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[7] ; FB_AD[23] ; MAIN_CLK ; -; -12.361 ns ; 1.000 ns ; 13.361 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[11] ; FB_AD[27] ; MAIN_CLK ; -; -12.302 ns ; 1.000 ns ; 13.302 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[4] ; FB_AD[7] ; MAIN_CLK ; -; -12.301 ns ; 1.000 ns ; 13.301 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[27] ; FB_AD[27] ; MAIN_CLK ; -; -12.300 ns ; 1.000 ns ; 13.300 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_A[2] ; FB_AD[18] ; MAIN_CLK ; -; -12.286 ns ; 1.000 ns ; 13.286 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[18] ; FB_AD[18] ; MAIN_CLK ; -; -12.285 ns ; 1.000 ns ; 13.285 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TCDCR[2] ; FB_AD[18] ; MAIN_CLK ; -; -12.283 ns ; 1.000 ns ; 13.283 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|INTRQ ; FB_AD[7] ; CLK33M ; -; -12.260 ns ; 1.000 ns ; 13.260 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[7] ; FB_AD[7] ; MAIN_CLK ; -; -12.241 ns ; 1.000 ns ; 13.241 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_A[5] ; FB_AD[7] ; MAIN_CLK ; -; -12.219 ns ; 1.000 ns ; 13.219 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TACR[2] ; FB_AD[18] ; MAIN_CLK ; -; -12.211 ns ; 1.000 ns ; 13.211 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[2] ; FB_AD[18] ; MAIN_CLK ; -; -12.205 ns ; 1.000 ns ; 13.205 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; FB_AD[27] ; MAIN_CLK ; -; -12.200 ns ; 1.000 ns ; 13.200 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[7] ; FB_AD[7] ; MAIN_CLK ; -; -12.186 ns ; 1.000 ns ; 13.186 ns ; interrupt_handler:nobody|WERTE[2][0] ; FB_AD[18] ; MAIN_CLK ; -; -12.182 ns ; 1.000 ns ; 13.182 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[22] ; FB_AD[22] ; MAIN_CLK ; -; -12.177 ns ; 1.000 ns ; 13.177 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; FB_AD[18] ; MAIN_CLK ; -; -12.175 ns ; 1.000 ns ; 13.175 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_C[2] ; FB_AD[18] ; MAIN_CLK ; -; -12.173 ns ; 1.000 ns ; 13.173 ns ; interrupt_handler:nobody|RTC_ADR[0] ; FB_AD[17] ; MAIN_CLK ; -; -12.166 ns ; 1.000 ns ; 13.166 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[18] ; FB_AD[18] ; MAIN_CLK ; -; -12.158 ns ; 1.000 ns ; 13.158 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[2] ; FB_AD[18] ; MAIN_CLK ; -; -12.157 ns ; 1.000 ns ; 13.157 ns ; interrupt_handler:nobody|RTC_ADR[1] ; FB_AD[17] ; MAIN_CLK ; -; -12.082 ns ; 1.000 ns ; 13.082 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TBCR[2] ; FB_AD[18] ; MAIN_CLK ; -; -12.055 ns ; 1.000 ns ; 13.055 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[21] ; FB_AD[21] ; MAIN_CLK ; -; -12.052 ns ; 1.000 ns ; 13.052 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[1] ; FB_AD[17] ; MAIN_CLK ; -; -12.039 ns ; 1.000 ns ; 13.039 ns ; interrupt_handler:nobody|ACP_CONF[28] ; FB_AD[7] ; MAIN_CLK ; -; -12.038 ns ; 1.000 ns ; 13.038 ns ; interrupt_handler:nobody|RTC_ADR[3] ; FB_AD[17] ; MAIN_CLK ; -; -12.022 ns ; 1.000 ns ; 13.022 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_C[5] ; FB_AD[7] ; MAIN_CLK ; -; -12.008 ns ; 1.000 ns ; 13.008 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:N_SHFT[16] ; YM_QB ; MAIN_CLK ; -; -12.005 ns ; 1.000 ns ; 13.005 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_DOUT[2] ; FB_AD[18] ; MAIN_CLK ; -; -12.004 ns ; 1.000 ns ; 13.004 ns ; interrupt_handler:nobody|WERTE[2][62] ; FB_AD[18] ; MAIN_CLK ; -; -11.984 ns ; 1.000 ns ; 12.984 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; FB_AD[27] ; MAIN_CLK ; -; -11.978 ns ; 1.000 ns ; 12.978 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[1] ; YM_QB ; MAIN_CLK ; -; -11.968 ns ; 1.000 ns ; 12.968 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[27] ; FB_AD[27] ; MAIN_CLK ; -; -11.957 ns ; 1.000 ns ; 12.957 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; FB_AD[7] ; MAIN_CLK ; -; -11.946 ns ; 1.000 ns ; 12.946 ns ; interrupt_handler:nobody|WERTE[2][42] ; FB_AD[18] ; MAIN_CLK ; -; -11.939 ns ; 1.000 ns ; 12.939 ns ; interrupt_handler:nobody|RTC_ADR[2] ; FB_AD[17] ; MAIN_CLK ; -; -11.938 ns ; 1.000 ns ; 12.938 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[4] ; YM_QB ; MAIN_CLK ; -; -11.937 ns ; 1.000 ns ; 12.937 ns ; interrupt_handler:nobody|WERTE[2][10] ; FB_AD[18] ; MAIN_CLK ; -; -11.935 ns ; 1.000 ns ; 12.935 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC ; FB_AD[9] ; MAIN_CLK ; -; -11.933 ns ; 1.000 ns ; 12.933 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FB_AD[18] ; MAIN_CLK ; -; -11.924 ns ; 1.000 ns ; 12.924 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC ; FB_AD[26] ; MAIN_CLK ; -; -11.922 ns ; 1.000 ns ; 12.922 ns ; interrupt_handler:nobody|WERTE[2][58] ; FB_AD[18] ; MAIN_CLK ; -; -11.900 ns ; 1.000 ns ; 12.900 ns ; interrupt_handler:nobody|RTC_ADR[4] ; FB_AD[17] ; MAIN_CLK ; -; -11.874 ns ; 1.000 ns ; 12.874 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[1] ; FB_AD[17] ; MAIN_CLK ; -; -11.871 ns ; 1.000 ns ; 12.871 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; FB_AD[20] ; MAIN_CLK ; -; -11.867 ns ; 1.000 ns ; 12.867 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[2] ; FB_AD[18] ; MAIN_CLK ; -; -11.859 ns ; 1.000 ns ; 12.859 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; FB_AD[7] ; MAIN_CLK ; -; -11.857 ns ; 1.000 ns ; 12.857 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[4] ; FB_AD[20] ; MAIN_CLK ; -; -11.845 ns ; 1.000 ns ; 12.845 ns ; interrupt_handler:nobody|RTC_ADR[5] ; FB_AD[17] ; MAIN_CLK ; -; -11.842 ns ; 1.000 ns ; 12.842 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[20] ; FB_AD[20] ; MAIN_CLK ; -; -11.834 ns ; 1.000 ns ; 12.834 ns ; interrupt_handler:nobody|RTC_ADR[2] ; FB_AD[20] ; MAIN_CLK ; -; -11.831 ns ; 1.000 ns ; 12.831 ns ; interrupt_handler:nobody|WERTE[2][4] ; FB_AD[18] ; MAIN_CLK ; -; -11.813 ns ; 1.000 ns ; 12.813 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[18] ; FB_AD[18] ; MAIN_CLK ; -; -11.794 ns ; 1.000 ns ; 12.794 ns ; interrupt_handler:nobody|WERTE[2][43] ; FB_AD[18] ; MAIN_CLK ; -; -11.787 ns ; 1.000 ns ; 12.787 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FB_AD[18] ; MAIN_CLK ; -; -11.775 ns ; 1.000 ns ; 12.775 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S2 ; FB_AD[7] ; MAIN_CLK ; -; -11.774 ns ; 1.000 ns ; 12.774 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[18] ; FB_AD[27] ; MAIN_CLK ; -; -11.769 ns ; 1.000 ns ; 12.769 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; FB_AD[18] ; MAIN_CLK ; -; -11.762 ns ; 1.000 ns ; 12.762 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[4] ; FB_AD[20] ; MAIN_CLK ; -; -11.751 ns ; 1.000 ns ; 12.751 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[5] ; YM_QC ; MAIN_CLK ; -; -11.747 ns ; 1.000 ns ; 12.747 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[7] ; FB_AD[23] ; MAIN_CLK ; -; -11.746 ns ; 1.000 ns ; 12.746 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[27] ; FB_AD[27] ; MAIN_CLK ; -; -11.736 ns ; 1.000 ns ; 12.736 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; FB_AD[7] ; MAIN_CLK ; -; -11.727 ns ; 1.000 ns ; 12.727 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[7] ; FB_AD[23] ; MAIN_CLK ; -; -11.725 ns ; 1.000 ns ; 12.725 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_STATE.VECTOR_OUT ; FB_AD[7] ; MAIN_CLK ; -; -11.724 ns ; 1.000 ns ; 12.724 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[2] ; YM_QC ; MAIN_CLK ; -; -11.721 ns ; 1.000 ns ; 12.721 ns ; interrupt_handler:nobody|WERTE[5][8] ; FB_AD[21] ; MAIN_CLK ; -; -11.717 ns ; 1.000 ns ; 12.717 ns ; interrupt_handler:nobody|RTC_ADR[1] ; FB_AD[23] ; MAIN_CLK ; -; -11.710 ns ; 1.000 ns ; 12.710 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_D[7] ; FB_AD[9] ; MAIN_CLK ; -; -11.709 ns ; 1.000 ns ; 12.709 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; FB_AD[18] ; MAIN_CLK ; -; -11.708 ns ; 1.000 ns ; 12.708 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IPRB[5] ; FB_AD[7] ; MAIN_CLK ; -; -11.700 ns ; 1.000 ns ; 12.700 ns ; interrupt_handler:nobody|WERTE[2][2] ; FB_AD[18] ; MAIN_CLK ; -; -11.694 ns ; 1.000 ns ; 12.694 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC ; FB_AD[28] ; MAIN_CLK ; -; -11.693 ns ; 1.000 ns ; 12.693 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[6] ; FB_AD[9] ; MAIN_CLK ; -; -11.692 ns ; 1.000 ns ; 12.692 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S0 ; FB_AD[18] ; MAIN_CLK ; -; -11.680 ns ; 1.000 ns ; 12.680 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[1] ; FB_AD[17] ; MAIN_CLK ; -; -11.675 ns ; 1.000 ns ; 12.675 ns ; interrupt_handler:nobody|RTC_ADR[0] ; FB_AD[23] ; MAIN_CLK ; -; -11.673 ns ; 1.000 ns ; 12.673 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_B[5] ; FB_AD[7] ; MAIN_CLK ; -; -11.659 ns ; 1.000 ns ; 12.659 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[7] ; FB_AD[23] ; MAIN_CLK ; -; -11.649 ns ; 1.000 ns ; 12.649 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[7] ; FB_AD[23] ; MAIN_CLK ; -; -11.648 ns ; 1.000 ns ; 12.648 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; FB_AD[25] ; MAIN_CLK ; -; -11.646 ns ; 1.000 ns ; 12.646 ns ; interrupt_handler:nobody|RTC_ADR[3] ; FB_AD[20] ; MAIN_CLK ; -; -11.640 ns ; 1.000 ns ; 12.640 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[7] ; FB_AD[23] ; MAIN_CLK ; -; -11.633 ns ; 1.000 ns ; 12.633 ns ; interrupt_handler:nobody|WERTE[2][38] ; FB_AD[18] ; MAIN_CLK ; -; -11.631 ns ; 1.000 ns ; 12.631 ns ; interrupt_handler:nobody|RTC_ADR[2] ; FB_AD[19] ; MAIN_CLK ; -; -11.628 ns ; 1.000 ns ; 12.628 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[1] ; FB_AD[17] ; MAIN_CLK ; -; -11.628 ns ; 1.000 ns ; 12.628 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] ; FB_AD[27] ; MAIN_CLK ; -; -11.627 ns ; 1.000 ns ; 12.627 ns ; interrupt_handler:nobody|WERTE[2][63] ; FB_AD[18] ; MAIN_CLK ; -; -11.620 ns ; 1.000 ns ; 12.620 ns ; interrupt_handler:nobody|WERTE[2][61] ; FB_AD[18] ; MAIN_CLK ; -; -11.620 ns ; 1.000 ns ; 12.620 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; FB_AD[18] ; MAIN_CLK ; -; -11.619 ns ; 1.000 ns ; 12.619 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|VOL_ENV[0] ; YM_QB ; MAIN_CLK ; -; -11.618 ns ; 1.000 ns ; 12.618 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; FB_AD[18] ; MAIN_CLK ; -; -11.616 ns ; 1.000 ns ; 12.616 ns ; interrupt_handler:nobody|RTC_ADR[1] ; FB_AD[20] ; MAIN_CLK ; -; -11.616 ns ; 1.000 ns ; 12.616 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[9] ; FB_AD[25] ; MAIN_CLK ; -; -11.608 ns ; 1.000 ns ; 12.608 ns ; interrupt_handler:nobody|RTC_ADR[3] ; FB_AD[19] ; MAIN_CLK ; -; -11.607 ns ; 1.000 ns ; 12.607 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; FB_AD[21] ; MAIN_CLK ; -; -11.595 ns ; 1.000 ns ; 12.595 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; FB_AD[27] ; MAIN_CLK ; -; -11.592 ns ; 1.000 ns ; 12.592 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[19] ; FB_AD[20] ; MAIN_CLK ; -; -11.592 ns ; 1.000 ns ; 12.592 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; FB_AD[18] ; MAIN_CLK ; -; -11.589 ns ; 1.000 ns ; 12.589 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[3] ; YM_QA ; MAIN_CLK ; -; -11.588 ns ; 1.000 ns ; 12.588 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[2] ; FB_AD[18] ; MAIN_CLK ; -; -11.588 ns ; 1.000 ns ; 12.588 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[16] ; FB_AD[18] ; MAIN_CLK ; -; -11.583 ns ; 1.000 ns ; 12.583 ns ; interrupt_handler:nobody|WERTE[2][57] ; FB_AD[18] ; MAIN_CLK ; -; -11.582 ns ; 1.000 ns ; 12.582 ns ; interrupt_handler:nobody|RTC_ADR[0] ; FB_AD[22] ; MAIN_CLK ; -; -11.579 ns ; 1.000 ns ; 12.579 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:N_SHFT[16] ; YM_QA ; MAIN_CLK ; -; -11.578 ns ; 1.000 ns ; 12.578 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[5] ; FB_AD[21] ; MAIN_CLK ; -; -11.576 ns ; 1.000 ns ; 12.576 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_D[7] ; FB_AD[23] ; MAIN_CLK ; -; -11.576 ns ; 1.000 ns ; 12.576 ns ; interrupt_handler:nobody|RTC_ADR[3] ; FB_AD[22] ; MAIN_CLK ; -; -11.567 ns ; 1.000 ns ; 12.567 ns ; interrupt_handler:nobody|RTC_ADR[1] ; FB_AD[22] ; MAIN_CLK ; -; -11.559 ns ; 1.000 ns ; 12.559 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|DMA_MODUS[6] ; FB_AD[23] ; MAIN_CLK ; -; -11.552 ns ; 1.000 ns ; 12.552 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|\NOISEGENERATOR:N_SHFT[16] ; YM_QC ; MAIN_CLK ; -; -11.550 ns ; 1.000 ns ; 12.550 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[17] ; FB_AD[27] ; MAIN_CLK ; -; -11.545 ns ; 1.000 ns ; 12.545 ns ; interrupt_handler:nobody|WERTE[2][31] ; FB_AD[18] ; MAIN_CLK ; -; -11.544 ns ; 1.000 ns ; 12.544 ns ; interrupt_handler:nobody|WERTE[2][6] ; FB_AD[18] ; MAIN_CLK ; -; -11.543 ns ; 1.000 ns ; 12.543 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2] ; FB_AD[18] ; MAIN_CLK ; -; -11.542 ns ; 1.000 ns ; 12.542 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[2] ; FB_AD[18] ; MAIN_CLK ; -; -11.541 ns ; 1.000 ns ; 12.541 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_CS ; FB_AD[23] ; MAIN_CLK ; -; -11.540 ns ; 1.000 ns ; 12.540 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_TIMERS:I_TIMERS|TIMER_R_D[4] ; FB_AD[20] ; MAIN_CLK ; -; -11.540 ns ; 1.000 ns ; 12.540 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[5] ; FB_AD[21] ; MAIN_CLK ; -; -11.537 ns ; 1.000 ns ; 12.537 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[3] ; FB_AD[3] ; MAIN_CLK ; -; -11.531 ns ; 1.000 ns ; 12.531 ns ; interrupt_handler:nobody|WERTE[2][45] ; FB_AD[18] ; MAIN_CLK ; -; -11.527 ns ; 1.000 ns ; 12.527 ns ; interrupt_handler:nobody|WERTE[2][7] ; FB_AD[18] ; MAIN_CLK ; -; -11.527 ns ; 1.000 ns ; 12.527 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[9] ; FB_AD[25] ; MAIN_CLK ; -; -11.526 ns ; 1.000 ns ; 12.526 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[4] ; FB_AD[20] ; MAIN_CLK ; -; -11.526 ns ; 1.000 ns ; 12.526 ns ; interrupt_handler:nobody|RTC_ADR[3] ; FB_AD[23] ; MAIN_CLK ; -; -11.526 ns ; 1.000 ns ; 12.526 ns ; interrupt_handler:nobody|RTC_ADR[4] ; FB_AD[23] ; MAIN_CLK ; -; -11.508 ns ; 1.000 ns ; 12.508 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|LEVEL_C[3] ; FB_AD[27] ; MAIN_CLK ; -; -11.507 ns ; 1.000 ns ; 12.507 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; FB_AD[18] ; MAIN_CLK ; -; -11.505 ns ; 1.000 ns ; 12.505 ns ; interrupt_handler:nobody|RTC_ADR[2] ; FB_AD[23] ; MAIN_CLK ; -; -11.504 ns ; 1.000 ns ; 12.504 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[27] ; FB_AD[27] ; MAIN_CLK ; -; -11.502 ns ; 1.000 ns ; 12.502 ns ; interrupt_handler:nobody|WERTE[2][60] ; FB_AD[18] ; MAIN_CLK ; -; -11.502 ns ; 1.000 ns ; 12.502 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[10] ; FB_AD[26] ; MAIN_CLK ; -; -11.495 ns ; 1.000 ns ; 12.495 ns ; interrupt_handler:nobody|WERTE[2][53] ; FB_AD[18] ; MAIN_CLK ; -; -11.492 ns ; 1.000 ns ; 12.492 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; FB_AD[18] ; MAIN_CLK ; -; -11.488 ns ; 1.000 ns ; 12.488 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[3] ; FB_AD[3] ; MAIN_CLK ; -; -11.487 ns ; 1.000 ns ; 12.487 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; FB_AD[7] ; MAIN_CLK ; -; -11.480 ns ; 1.000 ns ; 12.480 ns ; interrupt_handler:nobody|RTC_ADR[5] ; FB_AD[23] ; MAIN_CLK ; -; -11.480 ns ; 1.000 ns ; 12.480 ns ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[5] ; FB_AD[21] ; MAIN_CLK ; -; -11.479 ns ; 1.000 ns ; 12.479 ns ; interrupt_handler:nobody|WERTE[2][36] ; FB_AD[18] ; MAIN_CLK ; -; -11.478 ns ; 1.000 ns ; 12.478 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|VOL_ENV[2] ; YM_QB ; MAIN_CLK ; -; -11.470 ns ; 1.000 ns ; 12.470 ns ; interrupt_handler:nobody|WERTE[2][15] ; FB_AD[18] ; MAIN_CLK ; -; -11.461 ns ; 1.000 ns ; 12.461 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[11] ; FB_AD[27] ; MAIN_CLK ; -; -11.460 ns ; 1.000 ns ; 12.460 ns ; interrupt_handler:nobody|WERTE[2][8] ; FB_AD[18] ; MAIN_CLK ; -; -11.459 ns ; 1.000 ns ; 12.459 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[12] ; FB_AD[27] ; MAIN_CLK ; -; -11.455 ns ; 1.000 ns ; 12.455 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|CTRL_REG[0] ; YM_QA ; MAIN_CLK ; -; -11.455 ns ; 1.000 ns ; 12.455 ns ; interrupt_handler:nobody|RTC_ADR[4] ; FB_AD[22] ; MAIN_CLK ; -; -11.451 ns ; 1.000 ns ; 12.451 ns ; interrupt_handler:nobody|WERTE[2][50] ; FB_AD[18] ; MAIN_CLK ; -; -11.447 ns ; 1.000 ns ; 12.447 ns ; interrupt_handler:nobody|WERTE[2][52] ; FB_AD[18] ; MAIN_CLK ; -; -11.444 ns ; 1.000 ns ; 12.444 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; FB_AD[27] ; MAIN_CLK ; -; -11.443 ns ; 1.000 ns ; 12.443 ns ; interrupt_handler:nobody|RTC_ADR[0] ; FB_AD[20] ; MAIN_CLK ; -; -11.441 ns ; 1.000 ns ; 12.441 ns ; lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[13] ; FB_AD[18] ; MAIN_CLK ; -; -11.435 ns ; 1.000 ns ; 12.435 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S3 ; FB_AD[18] ; MAIN_CLK ; -; -11.433 ns ; 1.000 ns ; 12.433 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF2149IP_TOP_SOC:I_SOUND|WF2149IP_WAVE:I_PSG_WAVE|VOL_ENV[4] ; YM_QB ; MAIN_CLK ; -; -11.432 ns ; 1.000 ns ; 12.432 ns ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|IMRB[5] ; FB_AD[7] ; MAIN_CLK ; -; -11.431 ns ; 1.000 ns ; 12.431 ns ; Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|FR_S1 ; FB_AD[20] ; MAIN_CLK ; -; -11.429 ns ; 1.000 ns ; 12.429 ns ; interrupt_handler:nobody|WERTE[2][55] ; FB_AD[18] ; MAIN_CLK ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; -+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+ - - -+----------------------------------------------------------------------------------------------------------------------------------------+ -; tpd ; -+-----------------------------------------+-----------------------------------------------------+-----------------+----------+-----------+ -; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ; -+-----------------------------------------+-----------------------------------------------------+-----------------+----------+-----------+ -; -11.944 ns ; 1.000 ns ; 12.944 ns ; nFB_CS1 ; FB_AD[18] ; -; -11.849 ns ; 1.000 ns ; 12.849 ns ; FB_SIZE0 ; FB_AD[27] ; -; -11.785 ns ; 1.000 ns ; 12.785 ns ; nFB_CS1 ; FB_AD[27] ; -; -11.694 ns ; 1.000 ns ; 12.694 ns ; nFB_CS1 ; FB_AD[7] ; -; -11.672 ns ; 1.000 ns ; 12.672 ns ; FB_SIZE1 ; FB_AD[27] ; -; -11.625 ns ; 1.000 ns ; 12.625 ns ; nFB_WR ; FB_AD[7] ; -; -11.514 ns ; 1.000 ns ; 12.514 ns ; FB_SIZE0 ; FB_AD[18] ; -; -11.464 ns ; 1.000 ns ; 12.464 ns ; IDE_INT ; FB_AD[7] ; -; -11.450 ns ; 1.000 ns ; 12.450 ns ; SRD[11] ; FB_AD[27] ; -; -11.438 ns ; 1.000 ns ; 12.438 ns ; nFB_OE ; FB_AD[27] ; -; -11.420 ns ; 1.000 ns ; 12.420 ns ; nFB_CS2 ; FB_AD[27] ; -; -11.399 ns ; 1.000 ns ; 12.399 ns ; nFB_WR ; FB_AD[27] ; -; -11.376 ns ; 1.000 ns ; 12.376 ns ; nFB_WR ; FB_AD[18] ; -; -11.337 ns ; 1.000 ns ; 12.337 ns ; FB_SIZE1 ; FB_AD[18] ; -; -11.243 ns ; 1.000 ns ; 12.243 ns ; nFB_CS2 ; FB_AD[18] ; -; -10.918 ns ; 1.000 ns ; 11.918 ns ; nFB_CS1 ; FB_AD[20] ; -; -10.824 ns ; 1.000 ns ; 11.824 ns ; nFB_CS2 ; FB_AD[7] ; -; -10.814 ns ; 1.000 ns ; 11.814 ns ; FB_SIZE0 ; FB_AD[7] ; -; -10.798 ns ; 1.000 ns ; 11.798 ns ; nFB_OE ; FB_AD[7] ; -; -10.779 ns ; 1.000 ns ; 11.779 ns ; CTS ; FB_AD[18] ; -; -10.758 ns ; 1.000 ns ; 11.758 ns ; FB_SIZE1 ; FB_AD[7] ; -; -10.658 ns ; 1.000 ns ; 11.658 ns ; MAIN_CLK ; FB_AD[27] ; -; -10.631 ns ; 1.000 ns ; 11.631 ns ; nFB_OE ; FB_AD[18] ; -; -10.578 ns ; 1.000 ns ; 11.578 ns ; MAIN_CLK ; FB_AD[7] ; -; -10.573 ns ; 1.000 ns ; 11.573 ns ; nFB_CS2 ; FB_AD[20] ; -; -10.561 ns ; 1.000 ns ; 11.561 ns ; nFB_CS1 ; FB_AD[6] ; -; -10.549 ns ; 1.000 ns ; 11.549 ns ; FB_SIZE0 ; FB_AD[20] ; -; -10.543 ns ; 1.000 ns ; 11.543 ns ; nFB_CS1 ; FB_AD[9] ; -; -10.529 ns ; 1.000 ns ; 11.529 ns ; FB_SIZE0 ; FB_AD[23] ; -; -10.521 ns ; 1.000 ns ; 11.521 ns ; nFB_CS1 ; FB_AD[23] ; -; -10.471 ns ; 1.000 ns ; 11.471 ns ; FB_SIZE1 ; FB_AD[20] ; -; -10.451 ns ; 1.000 ns ; 11.451 ns ; FB_SIZE1 ; FB_AD[23] ; -; -10.425 ns ; 1.000 ns ; 11.425 ns ; nFB_WR ; FB_AD[9] ; -; -10.420 ns ; 1.000 ns ; 11.420 ns ; nFB_CS1 ; FB_AD[17] ; -; -10.415 ns ; 1.000 ns ; 11.415 ns ; nFB_CS1 ; FB_AD[25] ; -; -10.412 ns ; 1.000 ns ; 11.412 ns ; nFB_CS1 ; FB_AD[21] ; -; -10.370 ns ; 1.000 ns ; 11.370 ns ; nFB_OE ; FB_AD[20] ; -; -10.364 ns ; 1.000 ns ; 11.364 ns ; nFB_WR ; FB_AD[25] ; -; -10.362 ns ; 1.000 ns ; 11.362 ns ; nFB_CS1 ; FB_AD[26] ; -; -10.361 ns ; 1.000 ns ; 11.361 ns ; nFB_WR ; FB_AD[20] ; -; -10.335 ns ; 1.000 ns ; 11.335 ns ; nFB_CS2 ; FB_AD[23] ; -; -10.318 ns ; 1.000 ns ; 11.318 ns ; nFB_CS2 ; FB_AD[21] ; -; -10.317 ns ; 1.000 ns ; 11.317 ns ; nFB_WR ; FB_AD[22] ; -; -10.312 ns ; 1.000 ns ; 11.312 ns ; nFB_CS1 ; FB_AD[22] ; -; -10.311 ns ; 1.000 ns ; 11.311 ns ; nFB_WR ; FB_AD[26] ; -; -10.291 ns ; 1.000 ns ; 11.291 ns ; nFB_WR ; FB_AD[23] ; -; -10.278 ns ; 1.000 ns ; 11.278 ns ; FB_SIZE0 ; FB_AD[17] ; -; -10.277 ns ; 1.000 ns ; 11.277 ns ; MAIN_CLK ; FB_AD[18] ; -; -10.221 ns ; 1.000 ns ; 11.221 ns ; FB_SIZE0 ; FB_AD[29] ; -; -10.220 ns ; 1.000 ns ; 11.220 ns ; nFB_CS2 ; FB_AD[22] ; -; -10.178 ns ; 1.000 ns ; 11.178 ns ; FB_SIZE0 ; FB_AD[19] ; -; -10.146 ns ; 1.000 ns ; 11.146 ns ; FB_SIZE0 ; FB_AD[31] ; -; -10.136 ns ; 1.000 ns ; 11.136 ns ; nFB_CS1 ; FB_AD[24] ; -; -10.123 ns ; 1.000 ns ; 11.123 ns ; nFB_CS1 ; FB_AD[19] ; -; -10.101 ns ; 1.000 ns ; 11.101 ns ; FB_SIZE1 ; FB_AD[17] ; -; -10.085 ns ; 1.000 ns ; 11.085 ns ; nFB_WR ; FB_AD[24] ; -; -10.081 ns ; 1.000 ns ; 11.081 ns ; nFB_CS1 ; FB_AD[16] ; -; -10.077 ns ; 1.000 ns ; 11.077 ns ; nFB_CS2 ; FB_AD[19] ; -; -10.077 ns ; 1.000 ns ; 11.077 ns ; FB_SIZE0 ; FB_AD[21] ; -; -10.076 ns ; 1.000 ns ; 11.076 ns ; FB_SIZE1 ; FB_AD[19] ; -; -10.074 ns ; 1.000 ns ; 11.074 ns ; SRD[9] ; FB_AD[25] ; -; -10.070 ns ; 1.000 ns ; 11.070 ns ; nFB_CS1 ; FB_AD[29] ; -; -10.061 ns ; 1.000 ns ; 11.061 ns ; nFB_OE ; FB_AD[21] ; -; -10.060 ns ; 1.000 ns ; 11.060 ns ; nFB_WR ; FB_AD[21] ; -; -10.051 ns ; 1.000 ns ; 11.051 ns ; nFB_WR ; FB_AD[19] ; -; -10.044 ns ; 1.000 ns ; 11.044 ns ; FB_SIZE1 ; FB_AD[29] ; -; -10.041 ns ; 1.000 ns ; 11.041 ns ; FB_SIZE0 ; FB_AD[30] ; -; -10.021 ns ; 1.000 ns ; 11.021 ns ; FB_SIZE1 ; FB_AD[21] ; -; -10.019 ns ; 1.000 ns ; 11.019 ns ; nFB_WR ; FB_AD[29] ; -; -10.004 ns ; 1.000 ns ; 11.004 ns ; nFB_WR ; FB_AD[6] ; -; -9.969 ns ; 1.000 ns ; 10.969 ns ; FB_SIZE1 ; FB_AD[31] ; -; -9.951 ns ; 1.000 ns ; 10.951 ns ; FB_SIZE0 ; FB_AD[22] ; -; -9.938 ns ; 1.000 ns ; 10.938 ns ; nFB_CS2 ; FB_AD[26] ; -; -9.918 ns ; 1.000 ns ; 10.918 ns ; nFB_CS1 ; FB_AD[31] ; -; -9.914 ns ; 1.000 ns ; 10.914 ns ; nFB_CS2 ; FB_AD[17] ; -; -9.903 ns ; 1.000 ns ; 10.903 ns ; FB_SIZE0 ; FB_AD[25] ; -; -9.899 ns ; 1.000 ns ; 10.899 ns ; IDE_INT ; FB_AD[21] ; -; -9.876 ns ; 1.000 ns ; 10.876 ns ; nFB_CS2 ; FB_AD[31] ; -; -9.864 ns ; 1.000 ns ; 10.864 ns ; FB_SIZE1 ; FB_AD[30] ; -; -9.835 ns ; 1.000 ns ; 10.835 ns ; LP_D[3] ; FB_AD[27] ; -; -9.823 ns ; 1.000 ns ; 10.823 ns ; nFB_WR ; FB_AD[17] ; -; -9.820 ns ; 1.000 ns ; 10.820 ns ; nFB_CS2 ; FB_AD[30] ; -; -9.813 ns ; 1.000 ns ; 10.813 ns ; MAIN_CLK ; FB_AD[20] ; -; -9.802 ns ; 1.000 ns ; 10.802 ns ; nFB_CS2 ; FB_AD[25] ; -; -9.801 ns ; 1.000 ns ; 10.801 ns ; FB_SIZE1 ; FB_AD[25] ; -; -9.792 ns ; 1.000 ns ; 10.792 ns ; nFB_CS2 ; FB_AD[29] ; -; -9.791 ns ; 1.000 ns ; 10.791 ns ; nFB_OE ; FB_AD[25] ; -; -9.778 ns ; 1.000 ns ; 10.778 ns ; FB_SIZE1 ; FB_AD[22] ; -; -9.770 ns ; 1.000 ns ; 10.770 ns ; nFB_OE ; FB_AD[23] ; -; -9.763 ns ; 1.000 ns ; 10.763 ns ; nFB_CS1 ; FB_AD[2] ; -; -9.750 ns ; 1.000 ns ; 10.750 ns ; nFB_WR ; FB_AD[31] ; -; -9.729 ns ; 1.000 ns ; 10.729 ns ; FB_SIZE0 ; FB_AD[9] ; -; -9.729 ns ; 1.000 ns ; 10.729 ns ; nFB_CS1 ; FB_AD[30] ; -; -9.701 ns ; 1.000 ns ; 10.701 ns ; MAIN_CLK ; FB_AD[21] ; -; -9.699 ns ; 1.000 ns ; 10.699 ns ; FB_SIZE0 ; FB_AD[24] ; -; -9.692 ns ; 1.000 ns ; 10.692 ns ; nFB_OE ; FB_AD[22] ; -; -9.685 ns ; 1.000 ns ; 10.685 ns ; nFB_OE ; FB_AD[31] ; -; -9.684 ns ; 1.000 ns ; 10.684 ns ; nFB_OE ; FB_AD[19] ; -; -9.671 ns ; 1.000 ns ; 10.671 ns ; nFB_OE ; FB_AD[17] ; -; -9.634 ns ; 1.000 ns ; 10.634 ns ; nFB_CS2 ; FB_AD[24] ; -; -9.630 ns ; 1.000 ns ; 10.630 ns ; SRD[2] ; FB_AD[18] ; -; -9.629 ns ; 1.000 ns ; 10.629 ns ; nFB_WR ; FB_AD[30] ; -; -9.628 ns ; 1.000 ns ; 10.628 ns ; nFB_CS2 ; FB_AD[9] ; -; -9.627 ns ; 1.000 ns ; 10.627 ns ; FB_SIZE1 ; FB_AD[9] ; -; -9.600 ns ; 1.000 ns ; 10.600 ns ; nFB_CS1 ; FB_AD[28] ; -; -9.597 ns ; 1.000 ns ; 10.597 ns ; FB_SIZE1 ; FB_AD[24] ; -; -9.593 ns ; 1.000 ns ; 10.593 ns ; nFB_WR ; FB_AD[16] ; -; -9.574 ns ; 1.000 ns ; 10.574 ns ; FB_SIZE0 ; FB_AD[28] ; -; -9.572 ns ; 1.000 ns ; 10.572 ns ; DCD ; FB_AD[17] ; -; -9.565 ns ; 1.000 ns ; 10.565 ns ; nFB_OE ; FB_AD[24] ; -; -9.559 ns ; 1.000 ns ; 10.559 ns ; nFB_WR ; FB_AD[8] ; -; -9.554 ns ; 1.000 ns ; 10.554 ns ; nFB_CS1 ; FB_AD[8] ; -; -9.521 ns ; 1.000 ns ; 10.521 ns ; nFB_CS1 ; FB_AD[3] ; -; -9.491 ns ; 1.000 ns ; 10.491 ns ; nFB_WR ; FB_AD[28] ; -; -9.477 ns ; 1.000 ns ; 10.477 ns ; nFB_CS2 ; FB_AD[3] ; -; -9.455 ns ; 1.000 ns ; 10.455 ns ; FB_SIZE0 ; FB_AD[26] ; -; -9.418 ns ; 1.000 ns ; 10.418 ns ; RI ; FB_AD[22] ; -; -9.410 ns ; 1.000 ns ; 10.410 ns ; nFB_CS1 ; FB_AD[5] ; -; -9.398 ns ; 1.000 ns ; 10.398 ns ; MAIN_CLK ; FB_AD[26] ; -; -9.397 ns ; 1.000 ns ; 10.397 ns ; FB_SIZE1 ; FB_AD[28] ; -; -9.394 ns ; 1.000 ns ; 10.394 ns ; SRD[8] ; FB_AD[24] ; -; -9.381 ns ; 1.000 ns ; 10.381 ns ; nFB_OE ; FB_AD[26] ; -; -9.380 ns ; 1.000 ns ; 10.380 ns ; nFB_CS2 ; FB_AD[11] ; -; -9.371 ns ; 1.000 ns ; 10.371 ns ; FB_SIZE0 ; FB_AD[4] ; -; -9.370 ns ; 1.000 ns ; 10.370 ns ; nFB_WR ; FB_AD[5] ; -; -9.355 ns ; 1.000 ns ; 10.355 ns ; nFB_OE ; FB_AD[4] ; -; -9.344 ns ; 1.000 ns ; 10.344 ns ; nFB_CS2 ; FB_AD[5] ; -; -9.333 ns ; 1.000 ns ; 10.333 ns ; FB_SIZE0 ; FB_AD[16] ; -; -9.328 ns ; 1.000 ns ; 10.328 ns ; FB_SIZE0 ; FB_AD[2] ; -; -9.315 ns ; 1.000 ns ; 10.315 ns ; FB_SIZE1 ; FB_AD[4] ; -; -9.312 ns ; 1.000 ns ; 10.312 ns ; FB_SIZE0 ; FB_AD[3] ; -; -9.312 ns ; 1.000 ns ; 10.312 ns ; nFB_OE ; FB_AD[2] ; -; -9.309 ns ; 1.000 ns ; 10.309 ns ; MAIN_CLK ; FB_AD[22] ; -; -9.305 ns ; 1.000 ns ; 10.305 ns ; MAIN_CLK ; FB_AD[25] ; -; -9.296 ns ; 1.000 ns ; 10.296 ns ; nFB_OE ; FB_AD[3] ; -; -9.278 ns ; 1.000 ns ; 10.278 ns ; FB_SIZE1 ; FB_AD[26] ; -; -9.275 ns ; 1.000 ns ; 10.275 ns ; nFB_WR ; FB_AD[2] ; -; -9.273 ns ; 1.000 ns ; 10.273 ns ; nFB_CS1 ; nFB_TA ; -; -9.272 ns ; 1.000 ns ; 10.272 ns ; FB_SIZE1 ; FB_AD[2] ; -; -9.271 ns ; 1.000 ns ; 10.271 ns ; nFB_CS2 ; FB_AD[16] ; -; -9.262 ns ; 1.000 ns ; 10.262 ns ; nFB_OE ; FB_AD[28] ; -; -9.256 ns ; 1.000 ns ; 10.256 ns ; FB_SIZE1 ; FB_AD[3] ; -; -9.245 ns ; 1.000 ns ; 10.245 ns ; nFB_CS2 ; FB_AD[2] ; -; -9.231 ns ; 1.000 ns ; 10.231 ns ; CLK33M ; VB[7] ; -; -9.210 ns ; 1.000 ns ; 10.210 ns ; nFB_CS2 ; FB_AD[4] ; -; -9.203 ns ; 1.000 ns ; 10.203 ns ; nFB_OE ; FB_AD[9] ; -; -9.201 ns ; 1.000 ns ; 10.201 ns ; nFB_CS2 ; FB_AD[8] ; -; -9.199 ns ; 1.000 ns ; 10.199 ns ; MAIN_CLK ; FB_AD[31] ; -; -9.198 ns ; 1.000 ns ; 10.198 ns ; CLK33M ; VSYNC_PAD ; -; -9.193 ns ; 1.000 ns ; 10.193 ns ; CLK33M ; VR[6] ; -; -9.191 ns ; 1.000 ns ; 10.191 ns ; CLK33M ; VG[3] ; -; -9.176 ns ; 1.000 ns ; 10.176 ns ; nFB_CS1 ; FB_AD[4] ; -; -9.168 ns ; 1.000 ns ; 10.168 ns ; LP_D[7] ; FB_AD[31] ; -; -9.156 ns ; 1.000 ns ; 10.156 ns ; FB_SIZE1 ; FB_AD[16] ; -; -9.145 ns ; 1.000 ns ; 10.145 ns ; MAIN_CLK ; FB_AD[23] ; -; -9.145 ns ; 1.000 ns ; 10.145 ns ; nFB_CS2 ; FB_AD[28] ; -; -9.112 ns ; 1.000 ns ; 10.112 ns ; nFB_WR ; FB_AD[3] ; -; -9.099 ns ; 1.000 ns ; 10.099 ns ; MAIN_CLK ; FB_AD[19] ; -; -9.089 ns ; 1.000 ns ; 10.089 ns ; nFB_OE ; FB_AD[5] ; -; -9.088 ns ; 1.000 ns ; 10.088 ns ; SRD[5] ; FB_AD[21] ; -; -9.081 ns ; 1.000 ns ; 10.081 ns ; nFB_OE ; FB_AD[16] ; -; -9.079 ns ; 1.000 ns ; 10.079 ns ; MAIN_CLK ; FB_AD[24] ; -; -9.047 ns ; 1.000 ns ; 10.047 ns ; nFB_CS2 ; FB_AD[10] ; -; -9.019 ns ; 1.000 ns ; 10.019 ns ; nFB_CS2 ; FB_AD[13] ; -; -9.004 ns ; 1.000 ns ; 10.004 ns ; FB_SIZE0 ; FB_AD[8] ; -; -8.984 ns ; 1.000 ns ; 9.984 ns ; LP_D[5] ; FB_AD[29] ; -; -8.935 ns ; 1.000 ns ; 9.935 ns ; SRD[4] ; FB_AD[20] ; -; -8.933 ns ; 1.000 ns ; 9.933 ns ; nFB_OE ; FB_AD[30] ; -; -8.927 ns ; 1.000 ns ; 9.927 ns ; SRD[10] ; FB_AD[26] ; -; -8.926 ns ; 1.000 ns ; 9.926 ns ; nFB_OE ; FB_AD[8] ; -; -8.924 ns ; 1.000 ns ; 9.924 ns ; nFB_CS2 ; FB_AD[6] ; -; -8.921 ns ; 1.000 ns ; 9.921 ns ; nFB_WR ; FB_AD[4] ; -; -8.916 ns ; 1.000 ns ; 9.916 ns ; LP_D[6] ; FB_AD[30] ; -; -8.909 ns ; 1.000 ns ; 9.909 ns ; nFB_CS2 ; FB_AD[15] ; -; -8.902 ns ; 1.000 ns ; 9.902 ns ; FB_SIZE1 ; FB_AD[8] ; -; -8.896 ns ; 1.000 ns ; 9.896 ns ; FB_SIZE0 ; FB_AD[5] ; -; -8.876 ns ; 1.000 ns ; 9.876 ns ; nFB_CS2 ; FB_AD[14] ; -; -8.873 ns ; 1.000 ns ; 9.873 ns ; LP_BUSY ; FB_AD[16] ; -; -8.869 ns ; 1.000 ns ; 9.869 ns ; MAIN_CLK ; FB_AD[4] ; -; -8.864 ns ; 1.000 ns ; 9.864 ns ; nFB_OE ; FB_AD[29] ; -; -8.852 ns ; 1.000 ns ; 9.852 ns ; nFB_CS2 ; FB_AD[12] ; -; -8.840 ns ; 1.000 ns ; 9.840 ns ; FB_SIZE1 ; FB_AD[5] ; -; -8.826 ns ; 1.000 ns ; 9.826 ns ; MAIN_CLK ; FB_AD[2] ; -; -8.819 ns ; 1.000 ns ; 9.819 ns ; DCD ; FB_AD[3] ; -; -8.810 ns ; 1.000 ns ; 9.810 ns ; MAIN_CLK ; FB_AD[3] ; -; -8.804 ns ; 1.000 ns ; 9.804 ns ; nFB_OE ; FB_AD[13] ; -; -8.803 ns ; 1.000 ns ; 9.803 ns ; SRD[7] ; FB_AD[23] ; -; -8.780 ns ; 1.000 ns ; 9.780 ns ; nFB_CS2 ; FB_AD[1] ; -; -8.776 ns ; 1.000 ns ; 9.776 ns ; MAIN_CLK ; FB_AD[28] ; -; -8.715 ns ; 1.000 ns ; 9.715 ns ; FB_SIZE0 ; FB_AD[12] ; -; -8.715 ns ; 1.000 ns ; 9.715 ns ; FB_SIZE0 ; FB_AD[11] ; -; -8.699 ns ; 1.000 ns ; 9.699 ns ; FB_SIZE0 ; BA[0] ; -; -8.699 ns ; 1.000 ns ; 9.699 ns ; nFB_OE ; FB_AD[12] ; -; -8.699 ns ; 1.000 ns ; 9.699 ns ; nFB_OE ; FB_AD[11] ; -; -8.672 ns ; 1.000 ns ; 9.672 ns ; FB_SIZE0 ; FB_AD[6] ; -; -8.660 ns ; 1.000 ns ; 9.660 ns ; RI ; FB_AD[8] ; -; -8.659 ns ; 1.000 ns ; 9.659 ns ; FB_SIZE1 ; FB_AD[12] ; -; -8.659 ns ; 1.000 ns ; 9.659 ns ; FB_SIZE1 ; FB_AD[11] ; -; -8.656 ns ; 1.000 ns ; 9.656 ns ; nFB_OE ; FB_AD[6] ; -; -8.651 ns ; 1.000 ns ; 9.651 ns ; FB_SIZE0 ; FB_AD[0] ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; -+-----------------------------------------+-----------------------------------------------------+-----------------+----------+-----------+ - - -+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; th ; -+-----------------------------------------+-----------------------------------------------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+ -; Minimum Slack ; Required th ; Actual th ; From ; To ; To Clock ; -+-----------------------------------------+-----------------------------------------------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+ -; -0.401 ns ; 1.000 ns ; 1.401 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[9] ; MAIN_CLK ; -; -0.386 ns ; 1.000 ns ; 1.386 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[9] ; MAIN_CLK ; -; -0.383 ns ; 1.000 ns ; 1.383 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[5] ; MAIN_CLK ; -; -0.383 ns ; 1.000 ns ; 1.383 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[21] ; MAIN_CLK ; -; -0.370 ns ; 1.000 ns ; 1.370 ns ; CTS ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_SRC_EDGE[2] ; MAIN_CLK ; -; -0.339 ns ; 1.000 ns ; 1.339 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[2] ; MAIN_CLK ; -; -0.333 ns ; 1.000 ns ; 1.333 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[22] ; MAIN_CLK ; -; -0.328 ns ; 1.000 ns ; 1.328 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[9] ; MAIN_CLK ; -; -0.325 ns ; 1.000 ns ; 1.325 ns ; FB_AD[27] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[11] ; MAIN_CLK ; -; -0.325 ns ; 1.000 ns ; 1.325 ns ; RI ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|INT_SRC_EDGE[14] ; MAIN_CLK ; -; -0.321 ns ; 1.000 ns ; 1.321 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[5] ; MAIN_CLK ; -; -0.320 ns ; 1.000 ns ; 1.320 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[25] ; MAIN_CLK ; -; -0.310 ns ; 1.000 ns ; 1.310 ns ; FB_AD[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[5] ; MAIN_CLK ; -; -0.302 ns ; 1.000 ns ; 1.302 ns ; FB_AD[27] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[11] ; MAIN_CLK ; -; -0.302 ns ; 1.000 ns ; 1.302 ns ; CTS ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|\EDGE_ENA:LOCK[2] ; MAIN_CLK ; -; -0.293 ns ; 1.000 ns ; 1.293 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[2] ; MAIN_CLK ; -; -0.285 ns ; 1.000 ns ; 1.285 ns ; FB_AD[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[6] ; MAIN_CLK ; -; -0.283 ns ; 1.000 ns ; 1.283 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[9] ; MAIN_CLK ; -; -0.275 ns ; 1.000 ns ; 1.275 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[17] ; MAIN_CLK ; -; -0.272 ns ; 1.000 ns ; 1.272 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[8] ; MAIN_CLK ; -; -0.269 ns ; 1.000 ns ; 1.269 ns ; FB_AD[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[4] ; MAIN_CLK ; -; -0.265 ns ; 1.000 ns ; 1.265 ns ; FB_AD[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[4] ; MAIN_CLK ; -; -0.252 ns ; 1.000 ns ; 1.252 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[3] ; MAIN_CLK ; -; -0.247 ns ; 1.000 ns ; 1.247 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[8] ; MAIN_CLK ; -; -0.246 ns ; 1.000 ns ; 1.246 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[26] ; MAIN_CLK ; -; -0.245 ns ; 1.000 ns ; 1.245 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[23] ; MAIN_CLK ; -; -0.238 ns ; 1.000 ns ; 1.238 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[16] ; MAIN_CLK ; -; -0.235 ns ; 1.000 ns ; 1.235 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[3] ; MAIN_CLK ; -; -0.235 ns ; 1.000 ns ; 1.235 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[8] ; MAIN_CLK ; -; -0.227 ns ; 1.000 ns ; 1.227 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[18] ; MAIN_CLK ; -; -0.226 ns ; 1.000 ns ; 1.226 ns ; FB_AD[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[10] ; MAIN_CLK ; -; -0.224 ns ; 1.000 ns ; 1.224 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[18] ; MAIN_CLK ; -; -0.223 ns ; 1.000 ns ; 1.223 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[0] ; MAIN_CLK ; -; -0.222 ns ; 1.000 ns ; 1.222 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[0] ; MAIN_CLK ; -; -0.216 ns ; 1.000 ns ; 1.216 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[10] ; MAIN_CLK ; -; -0.208 ns ; 1.000 ns ; 1.208 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[8] ; MAIN_CLK ; -; -0.202 ns ; 1.000 ns ; 1.202 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[22] ; MAIN_CLK ; -; -0.197 ns ; 1.000 ns ; 1.197 ns ; FB_AD[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[9] ; MAIN_CLK ; -; -0.194 ns ; 1.000 ns ; 1.194 ns ; FB_AD[15] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[15] ; MAIN_CLK ; -; -0.191 ns ; 1.000 ns ; 1.191 ns ; FB_AD[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[5] ; MAIN_CLK ; -; -0.189 ns ; 1.000 ns ; 1.189 ns ; FB_AD[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[6] ; MAIN_CLK ; -; -0.187 ns ; 1.000 ns ; 1.187 ns ; FB_AD[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[1] ; MAIN_CLK ; -; -0.181 ns ; 1.000 ns ; 1.181 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[4] ; MAIN_CLK ; -; -0.179 ns ; 1.000 ns ; 1.179 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[3] ; MAIN_CLK ; -; -0.173 ns ; 1.000 ns ; 1.173 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[18] ; MAIN_CLK ; -; -0.172 ns ; 1.000 ns ; 1.172 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[0] ; MAIN_CLK ; -; -0.166 ns ; 1.000 ns ; 1.166 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[10] ; MAIN_CLK ; -; -0.165 ns ; 1.000 ns ; 1.165 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[10] ; MAIN_CLK ; -; -0.162 ns ; 1.000 ns ; 1.162 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[6] ; MAIN_CLK ; -; -0.159 ns ; 1.000 ns ; 1.159 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[19] ; MAIN_CLK ; -; -0.159 ns ; 1.000 ns ; 1.159 ns ; FB_AD[27] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[27] ; MAIN_CLK ; -; -0.154 ns ; 1.000 ns ; 1.154 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[19] ; MAIN_CLK ; -; -0.151 ns ; 1.000 ns ; 1.151 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[9] ; MAIN_CLK ; -; -0.149 ns ; 1.000 ns ; 1.149 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[26] ; MAIN_CLK ; -; -0.146 ns ; 1.000 ns ; 1.146 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[1] ; MAIN_CLK ; -; -0.145 ns ; 1.000 ns ; 1.145 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[5] ; MAIN_CLK ; -; -0.142 ns ; 1.000 ns ; 1.142 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[9] ; MAIN_CLK ; -; -0.141 ns ; 1.000 ns ; 1.141 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[10] ; MAIN_CLK ; -; -0.140 ns ; 1.000 ns ; 1.140 ns ; FB_AD[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[4] ; MAIN_CLK ; -; -0.137 ns ; 1.000 ns ; 1.137 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[3] ; MAIN_CLK ; -; -0.134 ns ; 1.000 ns ; 1.134 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[7] ; MAIN_CLK ; -; -0.130 ns ; 1.000 ns ; 1.130 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[22] ; MAIN_CLK ; -; -0.130 ns ; 1.000 ns ; 1.130 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[10] ; MAIN_CLK ; -; -0.125 ns ; 1.000 ns ; 1.125 ns ; FB_AD[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[7] ; MAIN_CLK ; -; -0.121 ns ; 1.000 ns ; 1.121 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[0] ; MAIN_CLK ; -; -0.121 ns ; 1.000 ns ; 1.121 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[2] ; MAIN_CLK ; -; -0.113 ns ; 1.000 ns ; 1.113 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[5] ; MAIN_CLK ; -; -0.109 ns ; 1.000 ns ; 1.109 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[7] ; MAIN_CLK ; -; -0.108 ns ; 1.000 ns ; 1.108 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[2] ; MAIN_CLK ; -; -0.099 ns ; 1.000 ns ; 1.099 ns ; FB_AD[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[10] ; MAIN_CLK ; -; -0.094 ns ; 1.000 ns ; 1.094 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[19] ; MAIN_CLK ; -; -0.092 ns ; 1.000 ns ; 1.092 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[9] ; MAIN_CLK ; -; -0.090 ns ; 1.000 ns ; 1.090 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[10] ; MAIN_CLK ; -; -0.089 ns ; 1.000 ns ; 1.089 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[23] ; MAIN_CLK ; -; -0.087 ns ; 1.000 ns ; 1.087 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[3] ; MAIN_CLK ; -; -0.086 ns ; 1.000 ns ; 1.086 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[5] ; MAIN_CLK ; -; -0.085 ns ; 1.000 ns ; 1.085 ns ; FB_AD[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[9] ; MAIN_CLK ; -; -0.081 ns ; 1.000 ns ; 1.081 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; -; -0.079 ns ; 1.000 ns ; 1.079 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[24] ; MAIN_CLK ; -; -0.078 ns ; 1.000 ns ; 1.078 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[9] ; MAIN_CLK ; -; -0.077 ns ; 1.000 ns ; 1.077 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[9] ; MAIN_CLK ; -; -0.075 ns ; 1.000 ns ; 1.075 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[2] ; MAIN_CLK ; -; -0.074 ns ; 1.000 ns ; 1.074 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[21] ; MAIN_CLK ; -; -0.070 ns ; 1.000 ns ; 1.070 ns ; FB_AD[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[1] ; MAIN_CLK ; -; -0.070 ns ; 1.000 ns ; 1.070 ns ; FB_AD[14] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[14] ; MAIN_CLK ; -; -0.068 ns ; 1.000 ns ; 1.068 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[5] ; MAIN_CLK ; -; -0.068 ns ; 1.000 ns ; 1.068 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; -; -0.065 ns ; 1.000 ns ; 1.065 ns ; FB_AD[14] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[14] ; MAIN_CLK ; -; -0.064 ns ; 1.000 ns ; 1.064 ns ; FB_AD[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[7] ; MAIN_CLK ; -; -0.064 ns ; 1.000 ns ; 1.064 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[10] ; MAIN_CLK ; -; -0.062 ns ; 1.000 ns ; 1.062 ns ; FB_AD[27] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[27] ; MAIN_CLK ; -; -0.059 ns ; 1.000 ns ; 1.059 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[3] ; MAIN_CLK ; -; -0.057 ns ; 1.000 ns ; 1.057 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[4] ; MAIN_CLK ; -; -0.055 ns ; 1.000 ns ; 1.055 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[18] ; MAIN_CLK ; -; -0.055 ns ; 1.000 ns ; 1.055 ns ; FB_AD[6] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[6] ; MAIN_CLK ; -; -0.055 ns ; 1.000 ns ; 1.055 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[25] ; MAIN_CLK ; -; -0.053 ns ; 1.000 ns ; 1.053 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[9] ; MAIN_CLK ; -; -0.047 ns ; 1.000 ns ; 1.047 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[3] ; MAIN_CLK ; -; -0.047 ns ; 1.000 ns ; 1.047 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[9] ; MAIN_CLK ; -; -0.046 ns ; 1.000 ns ; 1.046 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[7] ; MAIN_CLK ; -; -0.042 ns ; 1.000 ns ; 1.042 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[18] ; MAIN_CLK ; -; -0.042 ns ; 1.000 ns ; 1.042 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[8] ; MAIN_CLK ; -; -0.039 ns ; 1.000 ns ; 1.039 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[21] ; MAIN_CLK ; -; -0.037 ns ; 1.000 ns ; 1.037 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[7] ; MAIN_CLK ; -; -0.037 ns ; 1.000 ns ; 1.037 ns ; FB_AD[4] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[4] ; MAIN_CLK ; -; -0.035 ns ; 1.000 ns ; 1.035 ns ; FB_AD[14] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[14] ; MAIN_CLK ; -; -0.033 ns ; 1.000 ns ; 1.033 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[20] ; MAIN_CLK ; -; -0.028 ns ; 1.000 ns ; 1.028 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[4] ; MAIN_CLK ; -; -0.026 ns ; 1.000 ns ; 1.026 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[2] ; MAIN_CLK ; -; -0.022 ns ; 1.000 ns ; 1.022 ns ; FB_AD[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[0] ; MAIN_CLK ; -; -0.018 ns ; 1.000 ns ; 1.018 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[7] ; MAIN_CLK ; -; -0.018 ns ; 1.000 ns ; 1.018 ns ; FB_AD[12] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[12] ; MAIN_CLK ; -; -0.017 ns ; 1.000 ns ; 1.017 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[17] ; MAIN_CLK ; -; -0.017 ns ; 1.000 ns ; 1.017 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[7] ; MAIN_CLK ; -; -0.011 ns ; 1.000 ns ; 1.011 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[3] ; MAIN_CLK ; -; -0.010 ns ; 1.000 ns ; 1.010 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[3] ; MAIN_CLK ; -; -0.004 ns ; 1.000 ns ; 1.004 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[3] ; MAIN_CLK ; -; 0.007 ns ; 1.000 ns ; 0.993 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[2] ; MAIN_CLK ; -; 0.008 ns ; 1.000 ns ; 0.992 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[25] ; MAIN_CLK ; -; 0.009 ns ; 1.000 ns ; 0.991 ns ; FB_AD[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[10] ; MAIN_CLK ; -; 0.009 ns ; 1.000 ns ; 0.991 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VSS[10] ; MAIN_CLK ; -; 0.010 ns ; 1.000 ns ; 0.990 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[25] ; MAIN_CLK ; -; 0.015 ns ; 1.000 ns ; 0.985 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[2] ; MAIN_CLK ; -; 0.018 ns ; 1.000 ns ; 0.982 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[2] ; MAIN_CLK ; -; 0.021 ns ; 1.000 ns ; 0.979 ns ; FB_AD[1] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[1] ; MAIN_CLK ; -; 0.022 ns ; 1.000 ns ; 0.978 ns ; FB_AD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[2] ; MAIN_CLK ; -; 0.027 ns ; 1.000 ns ; 0.973 ns ; FB_AD[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[7] ; MAIN_CLK ; -; 0.033 ns ; 1.000 ns ; 0.967 ns ; FB_AD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[2] ; MAIN_CLK ; -; 0.036 ns ; 1.000 ns ; 0.964 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[6] ; MAIN_CLK ; -; 0.042 ns ; 1.000 ns ; 0.958 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[8] ; MAIN_CLK ; -; 0.044 ns ; 1.000 ns ; 0.956 ns ; FB_AD[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[0] ; MAIN_CLK ; -; 0.045 ns ; 1.000 ns ; 0.955 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[22] ; MAIN_CLK ; -; 0.045 ns ; 1.000 ns ; 0.955 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[10] ; MAIN_CLK ; -; 0.046 ns ; 1.000 ns ; 0.954 ns ; FB_AD[14] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[14] ; MAIN_CLK ; -; 0.047 ns ; 1.000 ns ; 0.953 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[3] ; MAIN_CLK ; -; 0.049 ns ; 1.000 ns ; 0.951 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[6] ; MAIN_CLK ; -; 0.049 ns ; 1.000 ns ; 0.951 ns ; VD[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[14] ; MAIN_CLK ; -; 0.049 ns ; 1.000 ns ; 0.951 ns ; VD[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[5] ; MAIN_CLK ; -; 0.049 ns ; 1.000 ns ; 0.951 ns ; VD[5] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[5] ; MAIN_CLK ; -; 0.050 ns ; 1.000 ns ; 0.950 ns ; VD[14] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[14] ; MAIN_CLK ; -; 0.050 ns ; 1.000 ns ; 0.950 ns ; RI ; FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|\EDGE_ENA:LOCK[14] ; MAIN_CLK ; -; 0.054 ns ; 1.000 ns ; 0.946 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[3] ; MAIN_CLK ; -; 0.054 ns ; 1.000 ns ; 0.946 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBB[2] ; MAIN_CLK ; -; 0.055 ns ; 1.000 ns ; 0.945 ns ; FB_AD[29] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[29] ; MAIN_CLK ; -; 0.055 ns ; 1.000 ns ; 0.945 ns ; VD[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[4] ; MAIN_CLK ; -; 0.057 ns ; 1.000 ns ; 0.943 ns ; VD[4] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[4] ; MAIN_CLK ; -; 0.064 ns ; 1.000 ns ; 0.936 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[20] ; MAIN_CLK ; -; 0.078 ns ; 1.000 ns ; 0.922 ns ; FB_AD[18] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VR_FRQ[2] ; MAIN_CLK ; -; 0.079 ns ; 1.000 ns ; 0.921 ns ; FB_AD[19] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[3] ; MAIN_CLK ; -; 0.079 ns ; 1.000 ns ; 0.921 ns ; VD[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[8] ; MAIN_CLK ; -; 0.079 ns ; 1.000 ns ; 0.921 ns ; VD[8] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[8] ; MAIN_CLK ; -; 0.081 ns ; 1.000 ns ; 0.919 ns ; VD[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[7] ; MAIN_CLK ; -; 0.082 ns ; 1.000 ns ; 0.918 ns ; VD[7] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[7] ; MAIN_CLK ; -; 0.091 ns ; 1.000 ns ; 0.909 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB[1] ; MAIN_CLK ; -; 0.098 ns ; 1.000 ns ; 0.902 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[3] ; MAIN_CLK ; -; 0.106 ns ; 1.000 ns ; 0.894 ns ; FB_AD[25] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[9] ; MAIN_CLK ; -; 0.107 ns ; 1.000 ns ; 0.893 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[16] ; MAIN_CLK ; -; 0.109 ns ; 1.000 ns ; 0.891 ns ; FB_AD[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[0] ; MAIN_CLK ; -; 0.110 ns ; 1.000 ns ; 0.890 ns ; FB_AD[27] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[27] ; MAIN_CLK ; -; 0.114 ns ; 1.000 ns ; 0.886 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; -; 0.119 ns ; 1.000 ns ; 0.881 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[21] ; MAIN_CLK ; -; 0.125 ns ; 1.000 ns ; 0.875 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[4] ; MAIN_CLK ; -; 0.125 ns ; 1.000 ns ; 0.875 ns ; FB_AD[5] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[5] ; MAIN_CLK ; -; 0.128 ns ; 1.000 ns ; 0.872 ns ; FB_AD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HL[2] ; MAIN_CLK ; -; 0.131 ns ; 1.000 ns ; 0.869 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[21] ; MAIN_CLK ; -; 0.131 ns ; 1.000 ns ; 0.869 ns ; FB_AD[29] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[29] ; MAIN_CLK ; -; 0.132 ns ; 1.000 ns ; 0.868 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_RED|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; -; 0.133 ns ; 1.000 ns ; 0.867 ns ; FB_AD[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[8] ; MAIN_CLK ; -; 0.136 ns ; 1.000 ns ; 0.864 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VBE[0] ; MAIN_CLK ; -; 0.148 ns ; 1.000 ns ; 0.852 ns ; FB_AD[9] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VH[9] ; MAIN_CLK ; -; 0.149 ns ; 1.000 ns ; 0.851 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[6] ; MAIN_CLK ; -; 0.151 ns ; 1.000 ns ; 0.849 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HSS[0] ; MAIN_CLK ; -; 0.151 ns ; 1.000 ns ; 0.849 ns ; FB_AD[2] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[2] ; MAIN_CLK ; -; 0.158 ns ; 1.000 ns ; 0.842 ns ; FB_AD[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[7] ; MAIN_CLK ; -; 0.159 ns ; 1.000 ns ; 0.841 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[7] ; MAIN_CLK ; -; 0.159 ns ; 1.000 ns ; 0.841 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[22] ; MAIN_CLK ; -; 0.161 ns ; 1.000 ns ; 0.839 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[4] ; MAIN_CLK ; -; 0.163 ns ; 1.000 ns ; 0.837 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[0] ; MAIN_CLK ; -; 0.168 ns ; 1.000 ns ; 0.832 ns ; FB_AD[7] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[7] ; MAIN_CLK ; -; 0.170 ns ; 1.000 ns ; 0.830 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|altdpram0:ST_CLUT_BLUE|altsyncram:altsyncram_component|altsyncram_rb92:auto_generated|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; -; 0.170 ns ; 1.000 ns ; 0.830 ns ; FB_AD[22] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDE[6] ; MAIN_CLK ; -; 0.172 ns ; 1.000 ns ; 0.828 ns ; FB_AD[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[8] ; MAIN_CLK ; -; 0.178 ns ; 1.000 ns ; 0.822 ns ; FB_AD[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[10] ; MAIN_CLK ; -; 0.180 ns ; 1.000 ns ; 0.820 ns ; FB_AD[10] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[10] ; MAIN_CLK ; -; 0.181 ns ; 1.000 ns ; 0.819 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[1] ; MAIN_CLK ; -; 0.186 ns ; 1.000 ns ; 0.814 ns ; FB_AD[0] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[0] ; MAIN_CLK ; -; 0.188 ns ; 1.000 ns ; 0.812 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|FALCON_SHIFT_MODE[0] ; MAIN_CLK ; -; 0.191 ns ; 1.000 ns ; 0.809 ns ; FB_AD[26] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[26] ; MAIN_CLK ; -; 0.195 ns ; 1.000 ns ; 0.805 ns ; FB_AD[23] ; Video:Fredi_Aschwanden|altdpram2:ACP_CLUT_RAM55|altsyncram:altsyncram_component|altsyncram_pf92:auto_generated|ram_block1a0~porta_datain_reg0 ; MAIN_CLK ; -; 0.198 ns ; 1.000 ns ; 0.802 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBB[5] ; MAIN_CLK ; -; 0.201 ns ; 1.000 ns ; 0.799 ns ; FB_AD[8] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_VL[8] ; MAIN_CLK ; -; 0.202 ns ; 1.000 ns ; 0.798 ns ; FB_AD[17] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HHT[1] ; MAIN_CLK ; -; 0.209 ns ; 1.000 ns ; 0.791 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VFT[4] ; MAIN_CLK ; -; 0.213 ns ; 1.000 ns ; 0.787 ns ; FB_AD[24] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ST_SHIFT_MODE[0] ; MAIN_CLK ; -; 0.216 ns ; 1.000 ns ; 0.784 ns ; FB_AD[20] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCR[20] ; MAIN_CLK ; -; 0.220 ns ; 1.000 ns ; 0.780 ns ; VD[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[26] ; MAIN_CLK ; -; 0.221 ns ; 1.000 ns ; 0.779 ns ; VD[26] ; Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_h[26] ; MAIN_CLK ; -; 0.228 ns ; 1.000 ns ; 0.772 ns ; FB_AD[16] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VDB[0] ; MAIN_CLK ; -; 0.228 ns ; 1.000 ns ; 0.772 ns ; FB_AD[21] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDE[5] ; MAIN_CLK ; -; 0.233 ns ; 1.000 ns ; 0.767 ns ; FB_AD[3] ; Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ATARI_HH[3] ; MAIN_CLK ; -; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ; ; ; ; ; -+-----------------------------------------+-----------------------------------------------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+ - - -+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Board Trace Model Assignments ; -+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+ -; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; -+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+ -; CLK24M576 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; LP_STR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; CLK25M ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nACSI_ACK ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nACSI_RESET ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nACSI_CS ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; ACSI_DIR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; ACSI_A1 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nSCSI_ACK ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nSCSI_ATN ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SCSI_DIR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; MIDI_OLR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; MIDI_TLR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; TxD ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; RTS ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; DTR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; AMKB_TX ; 3.3-V LVCMOS ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IDE_RES ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nIDE_CS0 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nIDE_CS1 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nIDE_WR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nIDE_RD ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nCF_CS0 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nCF_CS1 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nROM3 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nROM4 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nRP_UDS ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nRP_LDS ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nSDSEL ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nWR_GATE ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nWR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; YM_QA ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; YM_QB ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; YM_QC ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SD_CLK ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; DSA_D ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nVWE ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nVCAS ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nVRAS ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nVCS ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nPD_VGA ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; TIN0 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nSRCS ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nSRBLE ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nSRBHE ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nSRWE ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nDREQ1 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; LED_FPGA_OK ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nSROE ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VCKE ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nFB_TA ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nDDR_CLK ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; DDR_CLK ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VSYNC_PAD ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; HSYNC_PAD ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nBLANK_PAD ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; PIXEL_CLK_PAD ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nSYNC ; 3.0-V LVCMOS ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nMOT_ON ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nSTEP_DIR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nSTEP ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; CLKUSB ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; LPDIR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; BA[1] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; BA[0] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nIRQ[7] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nIRQ[6] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nIRQ[5] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nIRQ[4] ; 3.0-V LVCMOS ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nIRQ[3] ; 3.0-V LVCMOS ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nIRQ[2] ; 3.0-V LVCMOS ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VA[12] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VA[11] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VA[10] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VA[9] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VA[8] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VA[7] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VA[6] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VA[5] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VA[4] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VA[3] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VA[2] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VA[1] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VA[0] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VB[7] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VB[6] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VB[5] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VB[4] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VB[3] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VB[2] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VB[1] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VB[0] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VDM[3] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VDM[2] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VDM[1] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VDM[0] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VG[7] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VG[6] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VG[5] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VG[4] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VG[3] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VG[2] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VG[1] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VG[0] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VR[7] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VR[6] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VR[5] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VR[4] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VR[3] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VR[2] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VR[1] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VR[0] ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[31] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[30] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[29] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[28] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[27] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[26] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[25] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[24] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[23] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[22] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[21] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[20] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[19] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[18] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[17] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[16] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[15] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[14] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[13] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[12] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[11] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[10] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[9] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[8] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[7] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[6] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[5] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[4] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[3] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[2] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[1] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; FB_AD[0] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[31] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[30] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[29] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[28] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[27] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[26] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[25] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[24] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[23] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[22] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[21] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[20] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[19] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[18] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[17] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[16] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[15] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[14] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[13] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[12] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[11] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[10] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[9] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[8] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[7] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[6] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[5] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[4] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[3] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[2] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[1] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VD[0] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VDQS[3] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VDQS[2] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VDQS[1] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; VDQS[0] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[17] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[16] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[15] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[14] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[13] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[12] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[11] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[10] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[9] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[8] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[7] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[6] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[5] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[4] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[3] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[2] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[1] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; IO[0] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[15] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[14] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[13] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[12] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[11] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[10] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[9] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[8] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[7] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[6] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[5] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[4] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[3] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[2] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[1] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SRD[0] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SCSI_PAR ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nSCSI_SEL ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nSCSI_BUSY ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; nSCSI_RST ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SD_CD_DATA3 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SD_CMD_D1 ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; ACSI_D[7] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; ACSI_D[6] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; ACSI_D[5] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; ACSI_D[4] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; ACSI_D[3] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; ACSI_D[2] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; ACSI_D[1] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; ACSI_D[0] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; LP_D[7] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; LP_D[6] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; LP_D[5] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; LP_D[4] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; LP_D[3] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; LP_D[2] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; LP_D[1] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; LP_D[0] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SCSI_D[7] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SCSI_D[6] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SCSI_D[5] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SCSI_D[4] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SCSI_D[3] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SCSI_D[2] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SCSI_D[1] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; SCSI_D[0] ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -; ~ALTERA_nCEO~ ; 3.0-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; -+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+ - - -+----------------------------------------------------------------------------+ -; Input Transition Times ; -+-------------------------+--------------+-----------------+-----------------+ -; Pin ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ; -+-------------------------+--------------+-----------------+-----------------+ -; nFB_BURST ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nACSI_DRQ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nACSI_INT ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nSCSI_DRQ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nSCSI_MSG ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nDCHG ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SD_DATA0 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SD_DATA1 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SD_DATA2 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SD_CARD_DEDECT ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SD_WP ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nDACK0 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; WP_CF_CARD ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nSCSI_C_D ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nSCSI_I_O ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nFB_CS3 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; TOUT0 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nMASTER ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[31] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[30] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[29] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[28] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[27] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[26] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[25] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[24] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[23] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[22] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[21] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[20] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[19] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[18] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[17] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[16] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[15] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[14] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[13] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[12] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[11] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[10] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[9] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[8] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[4] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[3] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[2] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_AD[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; VD[31] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[30] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[29] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[28] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[27] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[26] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[25] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[24] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[23] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[22] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[21] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[20] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[19] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[18] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[17] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[16] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[15] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[14] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[13] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[12] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[11] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[10] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[9] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[8] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[7] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[6] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[5] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[4] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[3] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[2] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[1] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VD[0] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VDQS[3] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VDQS[2] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VDQS[1] ; 2.5 V ; 2000 ps ; 2000 ps ; -; VDQS[0] ; 2.5 V ; 2000 ps ; 2000 ps ; -; IO[17] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[16] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[15] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[14] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[13] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[12] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[11] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[10] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[9] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[8] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[4] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[3] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[2] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IO[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[15] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[14] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[13] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[12] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[11] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[10] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[9] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[8] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[4] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[3] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[2] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SRD[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SCSI_PAR ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nSCSI_SEL ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nSCSI_BUSY ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nSCSI_RST ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SD_CD_DATA3 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SD_CMD_D1 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; ACSI_D[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; ACSI_D[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; ACSI_D[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; ACSI_D[4] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; ACSI_D[3] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; ACSI_D[2] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; ACSI_D[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; ACSI_D[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; LP_D[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; LP_D[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; LP_D[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; LP_D[4] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; LP_D[3] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; LP_D[2] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; LP_D[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; LP_D[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SCSI_D[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SCSI_D[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SCSI_D[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SCSI_D[4] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SCSI_D[3] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SCSI_D[2] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SCSI_D[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; SCSI_D[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nRSTO_MCF ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nFB_WR ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nFB_CS1 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_SIZE1 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_SIZE0 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; FB_ALE ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nFB_CS2 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; MAIN_CLK ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nDACK1 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nFB_OE ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IDE_RDY ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; CLK33M ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; HD_DD ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nINDEX ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; RxD ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nWP ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; LP_BUSY ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; DCD ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; CTS ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; TRACK00 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; IDE_INT ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; RI ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nPCI_INTD ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nPCI_INTC ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nPCI_INTB ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nPCI_INTA ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; DVI_INT ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; E0_INT ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; PIC_INT ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; PIC_AMKB_RX ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; MIDI_IN ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; nRD_DATA ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; AMKB_RX ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; ~ALTERA_ASDO_DATA1~ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; ~ALTERA_DCLK~ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; ~ALTERA_DATA0~ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ; -; ~ALTERA_DEV_OE~ ; 2.5 V ; 2000 ps ; 2000 ps ; -; ~ALTERA_DEV_CLRn~ ; 2.5 V ; 2000 ps ; 2000 ps ; -+-------------------------+--------------+-----------------+-----------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Slow Corner Signal Integrity Metrics ; -+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+ -; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ; -+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+ -; CLK24M576 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; LP_STR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; CLK25M ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0394 V ; 0.292 V ; 0.188 V ; 9.15e-010 s ; 8.35e-010 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0394 V ; 0.292 V ; 0.188 V ; 9.15e-010 s ; 8.35e-010 s ; No ; Yes ; -; nACSI_ACK ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nACSI_RESET ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nACSI_CS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; ACSI_DIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; ACSI_A1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nSCSI_ACK ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nSCSI_ATN ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; SCSI_DIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; MIDI_OLR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; -; MIDI_TLR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; TxD ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; RTS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; DTR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; -; AMKB_TX ; 3.3-V LVCMOS ; 0 s ; 0 s ; 3.08 V ; 3.36e-006 V ; 3.09 V ; -0.013 V ; 0.103 V ; 0.224 V ; 1.59e-009 s ; 1.71e-009 s ; Yes ; Yes ; 3.08 V ; 3.36e-006 V ; 3.09 V ; -0.013 V ; 0.103 V ; 0.224 V ; 1.59e-009 s ; 1.71e-009 s ; Yes ; Yes ; -; IDE_RES ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; -; nIDE_CS0 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nIDE_CS1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nIDE_WR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nIDE_RD ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nCF_CS0 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nCF_CS1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nROM3 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nROM4 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nRP_UDS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nRP_LDS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0394 V ; 0.292 V ; 0.188 V ; 9.15e-010 s ; 8.35e-010 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0394 V ; 0.292 V ; 0.188 V ; 9.15e-010 s ; 8.35e-010 s ; No ; Yes ; -; nSDSEL ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; nWR_GATE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; -; nWR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; YM_QA ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; YM_QB ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; YM_QC ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SD_CLK ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; -; DSA_D ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; nVWE ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; nVCAS ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; nVRAS ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; nVCS ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; -; nPD_VGA ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; TIN0 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; -; nSRCS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; nSRBLE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; nSRBHE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; nSRWE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; nDREQ1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; LED_FPGA_OK ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 1.97e-006 V ; 2.34 V ; -0.00258 V ; 0.168 V ; 0.069 V ; 1.53e-009 s ; 1.92e-009 s ; No ; Yes ; 2.32 V ; 1.97e-006 V ; 2.34 V ; -0.00258 V ; 0.168 V ; 0.069 V ; 1.53e-009 s ; 1.92e-009 s ; No ; Yes ; -; nSROE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; VCKE ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; nFB_TA ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nDDR_CLK ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; DDR_CLK ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VSYNC_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; -; HSYNC_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; nBLANK_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; PIXEL_CLK_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; nSYNC ; 3.0-V LVCMOS ; 0 s ; 0 s ; 2.8 V ; 6.97e-007 V ; 2.86 V ; -0.0234 V ; 0.145 V ; 0.061 V ; 4.67e-010 s ; 4.98e-010 s ; Yes ; Yes ; 2.8 V ; 6.97e-007 V ; 2.86 V ; -0.0234 V ; 0.145 V ; 0.061 V ; 4.67e-010 s ; 4.98e-010 s ; Yes ; Yes ; -; nMOT_ON ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; nSTEP_DIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; nSTEP ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; CLKUSB ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; LPDIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; BA[1] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; BA[0] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.33 V ; -0.00279 V ; 0.14 V ; 0.06 V ; 2.15e-009 s ; 2.83e-009 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.33 V ; -0.00279 V ; 0.14 V ; 0.06 V ; 2.15e-009 s ; 2.83e-009 s ; Yes ; Yes ; -; nIRQ[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nIRQ[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nIRQ[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; -; nIRQ[4] ; 3.0-V LVCMOS ; 0 s ; 0 s ; 2.8 V ; 1.1e-006 V ; 2.84 V ; -0.0267 V ; 0.263 V ; 0.124 V ; 7.35e-010 s ; 8.02e-010 s ; Yes ; Yes ; 2.8 V ; 1.1e-006 V ; 2.84 V ; -0.0267 V ; 0.263 V ; 0.124 V ; 7.35e-010 s ; 8.02e-010 s ; Yes ; Yes ; -; nIRQ[3] ; 3.0-V LVCMOS ; 0 s ; 0 s ; 2.8 V ; 1.1e-006 V ; 2.84 V ; -0.0267 V ; 0.263 V ; 0.124 V ; 7.35e-010 s ; 8.02e-010 s ; Yes ; Yes ; 2.8 V ; 1.1e-006 V ; 2.84 V ; -0.0267 V ; 0.263 V ; 0.124 V ; 7.35e-010 s ; 8.02e-010 s ; Yes ; Yes ; -; nIRQ[2] ; 3.0-V LVCMOS ; 0 s ; 0 s ; 2.8 V ; 1.1e-006 V ; 2.84 V ; -0.0267 V ; 0.263 V ; 0.124 V ; 7.35e-010 s ; 8.02e-010 s ; Yes ; Yes ; 2.8 V ; 1.1e-006 V ; 2.84 V ; -0.0267 V ; 0.263 V ; 0.124 V ; 7.35e-010 s ; 8.02e-010 s ; Yes ; Yes ; -; VA[12] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; -; VA[11] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VA[10] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VA[9] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VA[8] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VA[7] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VA[6] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VA[5] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VA[4] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VA[3] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VA[2] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VA[1] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VA[0] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; -; VB[7] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; -; VB[6] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VB[5] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VB[4] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VB[3] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VB[2] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VB[1] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VB[0] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VDM[3] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; -; VDM[2] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VDM[1] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; -; VDM[0] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VG[7] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VG[6] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VG[5] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VG[4] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VG[3] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; -; VG[2] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VG[1] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VG[0] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VR[7] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VR[6] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.81 V ; -0.00874 V ; 0.219 V ; 0.11 V ; 1.91e-009 s ; 2.08e-009 s ; Yes ; Yes ; -; VR[5] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VR[4] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VR[3] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VR[2] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VR[1] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; VR[0] ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; 2.8 V ; 6.88e-007 V ; 2.86 V ; -0.0441 V ; 0.132 V ; 0.083 V ; 4.56e-010 s ; 4.87e-010 s ; Yes ; Yes ; -; FB_AD[31] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[30] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[29] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[28] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[27] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; -; FB_AD[26] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[25] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[24] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[23] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[22] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[21] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[20] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[19] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[18] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; -; FB_AD[17] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[16] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[15] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[14] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[13] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[12] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[11] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[10] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[9] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[8] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; -; FB_AD[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; FB_AD[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; VD[31] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VD[30] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; -; VD[29] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VD[28] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VD[27] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VD[26] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VD[25] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VD[24] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VD[23] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VD[22] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.33 V ; -0.00282 V ; 0.119 V ; 0.046 V ; 2.08e-009 s ; 2.71e-009 s ; Yes ; Yes ; -; VD[21] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VD[20] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VD[19] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VD[18] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VD[17] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VD[16] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VD[15] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VD[14] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VD[13] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.33 V ; -0.00279 V ; 0.14 V ; 0.06 V ; 2.15e-009 s ; 2.83e-009 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.33 V ; -0.00279 V ; 0.14 V ; 0.06 V ; 2.15e-009 s ; 2.83e-009 s ; Yes ; Yes ; -; VD[12] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VD[11] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VD[10] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.37 V ; -0.00683 V ; 0.081 V ; 0.016 V ; 4.14e-010 s ; 5.19e-010 s ; Yes ; Yes ; -; VD[9] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VD[8] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VD[7] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VD[6] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VD[5] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.33 V ; -0.00279 V ; 0.14 V ; 0.06 V ; 2.15e-009 s ; 2.83e-009 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.33 V ; -0.00279 V ; 0.14 V ; 0.06 V ; 2.15e-009 s ; 2.83e-009 s ; Yes ; Yes ; -; VD[4] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VD[3] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VD[2] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VD[1] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VD[0] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VDQS[3] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VDQS[2] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; 2.32 V ; 6.14e-007 V ; 2.36 V ; -0.00551 V ; 0.142 V ; 0.014 V ; 4.9e-010 s ; 6.6e-010 s ; Yes ; Yes ; -; VDQS[1] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; VDQS[0] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; 2.32 V ; 9.13e-007 V ; 2.36 V ; -0.00797 V ; 0.096 V ; 0.016 V ; 2.7e-010 s ; 3.71e-010 s ; Yes ; Yes ; -; IO[17] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; IO[16] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; IO[15] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; IO[14] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; IO[13] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; -; IO[12] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; IO[11] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; IO[10] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; IO[9] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; IO[8] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; IO[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; IO[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; IO[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; -; IO[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; IO[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; IO[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; IO[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; IO[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SRD[15] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SRD[14] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SRD[13] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SRD[12] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SRD[11] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SRD[10] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SRD[9] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SRD[8] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SRD[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SRD[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SRD[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SRD[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; -; SRD[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SRD[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SRD[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SRD[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; -; SCSI_PAR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nSCSI_SEL ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nSCSI_BUSY ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; nSCSI_RST ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; SD_CD_DATA3 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SD_CMD_D1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; ACSI_D[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; ACSI_D[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; -; ACSI_D[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; ACSI_D[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; ACSI_D[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; ACSI_D[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; ACSI_D[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.08 V ; -0.0041 V ; 0.274 V ; 0.267 V ; 5.67e-009 s ; 4.62e-009 s ; No ; Yes ; -; ACSI_D[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; LP_D[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; LP_D[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; LP_D[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; LP_D[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; 3.08 V ; 3.08e-006 V ; 3.08 V ; -0.00548 V ; 0.305 V ; 0.267 V ; 5.3e-009 s ; 4.39e-009 s ; Yes ; Yes ; -; LP_D[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; LP_D[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; LP_D[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; LP_D[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; 3.08 V ; 3.08e-006 V ; 3.13 V ; -0.0541 V ; 0.237 V ; 0.168 V ; 6.67e-010 s ; 6.12e-010 s ; No ; No ; -; SCSI_D[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; SCSI_D[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; SCSI_D[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; SCSI_D[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; SCSI_D[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; SCSI_D[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; SCSI_D[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; SCSI_D[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; 3.08 V ; 2.06e-006 V ; 3.12 V ; -0.0308 V ; 0.224 V ; 0.218 V ; 1.32e-009 s ; 1.07e-009 s ; No ; Yes ; -; ~ALTERA_nCEO~ ; 3.0-V LVTTL ; 0 s ; 0 s ; 2.8 V ; 1.43e-006 V ; 2.84 V ; -0.0141 V ; 0.183 V ; 0.066 V ; 8.84e-010 s ; 1.02e-009 s ; No ; Yes ; 2.8 V ; 1.43e-006 V ; 2.84 V ; -0.0141 V ; 0.183 V ; 0.066 V ; 8.84e-010 s ; 1.02e-009 s ; No ; Yes ; -+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Fast Corner Signal Integrity Metrics ; -+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+ -; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ; -+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+ -; CLK24M576 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; LP_STR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; CLK25M ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.57 V ; -0.0649 V ; 0.332 V ; 0.165 V ; 6.78e-010 s ; 6.19e-010 s ; No ; Yes ; 3.46 V ; 1.29e-007 V ; 3.57 V ; -0.0649 V ; 0.332 V ; 0.165 V ; 6.78e-010 s ; 6.19e-010 s ; No ; Yes ; -; nACSI_ACK ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nACSI_RESET ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nACSI_CS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; ACSI_DIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; ACSI_A1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nSCSI_ACK ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nSCSI_ATN ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; SCSI_DIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; MIDI_OLR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; -; MIDI_TLR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; TxD ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; RTS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; DTR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; -; AMKB_TX ; 3.3-V LVCMOS ; 0 s ; 0 s ; 3.46 V ; 2.1e-007 V ; 3.5 V ; -0.042 V ; 0.297 V ; 0.24 V ; 1.12e-009 s ; 1.29e-009 s ; No ; No ; 3.46 V ; 2.1e-007 V ; 3.5 V ; -0.042 V ; 0.297 V ; 0.24 V ; 1.12e-009 s ; 1.29e-009 s ; No ; No ; -; IDE_RES ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; -; nIDE_CS0 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nIDE_CS1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nIDE_WR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nIDE_RD ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nCF_CS0 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nCF_CS1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nROM3 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nROM4 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nRP_UDS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nRP_LDS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.57 V ; -0.0649 V ; 0.332 V ; 0.165 V ; 6.78e-010 s ; 6.19e-010 s ; No ; Yes ; 3.46 V ; 1.29e-007 V ; 3.57 V ; -0.0649 V ; 0.332 V ; 0.165 V ; 6.78e-010 s ; 6.19e-010 s ; No ; Yes ; -; nSDSEL ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; nWR_GATE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; -; nWR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; YM_QA ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; YM_QB ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; YM_QC ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SD_CLK ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; -; DSA_D ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; nVWE ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; nVCAS ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; nVRAS ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; nVCS ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; -; nPD_VGA ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; TIN0 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; -; nSRCS ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; nSRBLE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; nSRBHE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; nSRWE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; nDREQ1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; LED_FPGA_OK ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 7.2e-008 V ; 2.68 V ; -0.0147 V ; 0.295 V ; 0.167 V ; 9.36e-010 s ; 1.3e-009 s ; No ; Yes ; 2.62 V ; 7.2e-008 V ; 2.68 V ; -0.0147 V ; 0.295 V ; 0.167 V ; 9.36e-010 s ; 1.3e-009 s ; No ; Yes ; -; nSROE ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; VCKE ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; nFB_TA ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nDDR_CLK ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; DDR_CLK ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VSYNC_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; -; HSYNC_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; nBLANK_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; PIXEL_CLK_PAD ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; nSYNC ; 3.0-V LVCMOS ; 0 s ; 0 s ; 3.15 V ; 3.66e-008 V ; 3.29 V ; -0.0256 V ; 0.236 V ; 0.049 V ; 2.86e-010 s ; 3.59e-010 s ; Yes ; Yes ; 3.15 V ; 3.66e-008 V ; 3.29 V ; -0.0256 V ; 0.236 V ; 0.049 V ; 2.86e-010 s ; 3.59e-010 s ; Yes ; Yes ; -; nMOT_ON ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; nSTEP_DIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; nSTEP ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; CLKUSB ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; LPDIR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; BA[1] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; BA[0] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.65 V ; -0.00959 V ; 0.236 V ; 0.105 V ; 1.48e-009 s ; 2e-009 s ; No ; Yes ; 2.62 V ; 2.33e-008 V ; 2.65 V ; -0.00959 V ; 0.236 V ; 0.105 V ; 1.48e-009 s ; 2e-009 s ; No ; Yes ; -; nIRQ[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nIRQ[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nIRQ[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; -; nIRQ[4] ; 3.0-V LVCMOS ; 0 s ; 0 s ; 3.15 V ; 5.7e-008 V ; 3.25 V ; -0.0382 V ; 0.318 V ; 0.098 V ; 5.02e-010 s ; 5.55e-010 s ; No ; Yes ; 3.15 V ; 5.7e-008 V ; 3.25 V ; -0.0382 V ; 0.318 V ; 0.098 V ; 5.02e-010 s ; 5.55e-010 s ; No ; Yes ; -; nIRQ[3] ; 3.0-V LVCMOS ; 0 s ; 0 s ; 3.15 V ; 5.7e-008 V ; 3.25 V ; -0.0382 V ; 0.318 V ; 0.098 V ; 5.02e-010 s ; 5.55e-010 s ; No ; Yes ; 3.15 V ; 5.7e-008 V ; 3.25 V ; -0.0382 V ; 0.318 V ; 0.098 V ; 5.02e-010 s ; 5.55e-010 s ; No ; Yes ; -; nIRQ[2] ; 3.0-V LVCMOS ; 0 s ; 0 s ; 3.15 V ; 5.7e-008 V ; 3.25 V ; -0.0382 V ; 0.318 V ; 0.098 V ; 5.02e-010 s ; 5.55e-010 s ; No ; Yes ; 3.15 V ; 5.7e-008 V ; 3.25 V ; -0.0382 V ; 0.318 V ; 0.098 V ; 5.02e-010 s ; 5.55e-010 s ; No ; Yes ; -; VA[12] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; -; VA[11] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VA[10] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VA[9] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VA[8] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VA[7] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VA[6] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VA[5] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VA[4] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VA[3] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VA[2] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VA[1] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VA[0] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; -; VB[7] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; -; VB[6] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VB[5] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VB[4] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VB[3] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VB[2] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VB[1] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VB[0] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VDM[3] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; -; VDM[2] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VDM[1] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; -; VDM[0] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VG[7] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VG[6] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VG[5] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VG[4] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VG[3] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; -; VG[2] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VG[1] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VG[0] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VR[7] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VR[6] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; 3.15 V ; 3.57e-008 V ; 3.19 V ; -0.0203 V ; 0.22 V ; 0.194 V ; 1.43e-009 s ; 1.59e-009 s ; No ; Yes ; -; VR[5] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VR[4] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VR[3] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VR[2] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VR[1] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; VR[0] ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; 3.15 V ; 3.57e-008 V ; 3.27 V ; -0.0618 V ; 0.21 V ; 0.097 V ; 2.81e-010 s ; 3.83e-010 s ; Yes ; Yes ; -; FB_AD[31] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[30] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[29] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[28] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[27] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; -; FB_AD[26] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[25] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[24] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[23] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[22] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[21] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[20] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[19] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[18] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; -; FB_AD[17] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[16] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[15] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[14] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[13] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[12] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[11] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[10] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[9] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[8] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; -; FB_AD[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; FB_AD[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; VD[31] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VD[30] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; -; VD[29] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VD[28] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VD[27] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VD[26] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VD[25] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VD[24] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VD[23] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VD[22] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.65 V ; -0.00976 V ; 0.206 V ; 0.133 V ; 1.45e-009 s ; 1.89e-009 s ; No ; Yes ; -; VD[21] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VD[20] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VD[19] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VD[18] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VD[17] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VD[16] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VD[15] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VD[14] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VD[13] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.65 V ; -0.00959 V ; 0.236 V ; 0.105 V ; 1.48e-009 s ; 2e-009 s ; No ; Yes ; 2.62 V ; 2.33e-008 V ; 2.65 V ; -0.00959 V ; 0.236 V ; 0.105 V ; 1.48e-009 s ; 2e-009 s ; No ; Yes ; -; VD[12] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VD[11] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VD[10] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.73 V ; -0.0168 V ; 0.137 V ; 0.024 V ; 2.65e-010 s ; 3.37e-010 s ; Yes ; Yes ; -; VD[9] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VD[8] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VD[7] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VD[6] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VD[5] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.65 V ; -0.00959 V ; 0.236 V ; 0.105 V ; 1.48e-009 s ; 2e-009 s ; No ; Yes ; 2.62 V ; 2.33e-008 V ; 2.65 V ; -0.00959 V ; 0.236 V ; 0.105 V ; 1.48e-009 s ; 2e-009 s ; No ; Yes ; -; VD[4] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VD[3] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VD[2] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VD[1] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VD[0] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VDQS[3] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VDQS[2] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; 2.62 V ; 2.33e-008 V ; 2.72 V ; -0.00806 V ; 0.218 V ; 0.013 V ; 2.92e-010 s ; 4.58e-010 s ; Yes ; Yes ; -; VDQS[1] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; VDQS[0] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; 2.62 V ; 3.47e-008 V ; 2.83 V ; -0.0265 V ; 0.321 V ; 0.029 V ; 1.21e-010 s ; 2.36e-010 s ; No ; Yes ; -; IO[17] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; IO[16] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; IO[15] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; IO[14] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; IO[13] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; -; IO[12] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; IO[11] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; IO[10] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; IO[9] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; IO[8] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; IO[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; IO[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; IO[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; -; IO[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; IO[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; IO[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; IO[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; IO[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SRD[15] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SRD[14] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SRD[13] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SRD[12] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SRD[11] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SRD[10] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SRD[9] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SRD[8] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SRD[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SRD[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SRD[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SRD[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; -; SRD[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SRD[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SRD[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SRD[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; -; SCSI_PAR ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nSCSI_SEL ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nSCSI_BUSY ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; nSCSI_RST ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; SD_CD_DATA3 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SD_CMD_D1 ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; ACSI_D[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; ACSI_D[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; -; ACSI_D[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; ACSI_D[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; ACSI_D[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; ACSI_D[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; ACSI_D[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.48 V ; -0.0136 V ; 0.352 V ; 0.347 V ; 4.12e-009 s ; 3.35e-009 s ; No ; No ; -; ACSI_D[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; LP_D[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; LP_D[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; LP_D[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; LP_D[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; 3.46 V ; 1.9e-007 V ; 3.48 V ; -0.0145 V ; 0.362 V ; 0.287 V ; 3.89e-009 s ; 3.26e-009 s ; No ; No ; -; LP_D[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; LP_D[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; LP_D[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; LP_D[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; 3.46 V ; 1.9e-007 V ; 3.59 V ; -0.0877 V ; 0.332 V ; 0.187 V ; 4.6e-010 s ; 4.2e-010 s ; No ; Yes ; -; SCSI_D[7] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; SCSI_D[6] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; SCSI_D[5] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; SCSI_D[4] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; SCSI_D[3] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; SCSI_D[2] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; SCSI_D[1] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; SCSI_D[0] ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; 3.46 V ; 1.29e-007 V ; 3.55 V ; -0.053 V ; 0.341 V ; 0.351 V ; 9.04e-010 s ; 7.28e-010 s ; No ; No ; -; ~ALTERA_nCEO~ ; 3.0-V LVTTL ; 0 s ; 0 s ; 3.15 V ; 7.44e-008 V ; 3.24 V ; -0.0384 V ; 0.38 V ; 0.235 V ; 5.22e-010 s ; 7e-010 s ; No ; Yes ; 3.15 V ; 7.44e-008 V ; 3.24 V ; -0.0384 V ; 0.38 V ; 0.235 V ; 5.22e-010 s ; 7e-010 s ; No ; Yes ; -+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+ - - -+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ -; Ignored Timing Assignments ; -+-----------------+----------+-----------------+------------------------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+ -; Option ; Setting ; From ; To ; Entity Name ; Help ; -+-----------------+----------+-----------------+------------------------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+ -; Cut Timing Path ; On ; delayed_wrptr_g ; rs_dgwp|dffpipe15|dffe16a ; dcfifo_8fi1 ; Node named delayed_wrptr_g removed during synthesis ; -; Clock Settings ; fast ; ; DDRCLK ; ; Node named DDRCLK removed during synthesis ; -; Clock Settings ; fast ; ; DDRCLK[0] ; ; Node named DDRCLK[0] removed during synthesis ; -; Clock Settings ; fast ; ; DDRCLK[1] ; ; Node named DDRCLK[1] removed during synthesis ; -; Clock Settings ; fast ; ; DDRCLK[2] ; ; Node named DDRCLK[2] removed during synthesis ; -; Clock Settings ; fast ; ; DDRCLK[3] ; ; Node named DDRCLK[3] removed during synthesis ; -; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDRCLK ; ; Node named Video:Fredi_Aschwanden|DDRCLK removed during synthesis ; -; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDRCLK[0] ; ; Node named Video:Fredi_Aschwanden|DDRCLK[0] removed during synthesis ; -; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDRCLK[1] ; ; Node named Video:Fredi_Aschwanden|DDRCLK[1] removed during synthesis ; -; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDRCLK[2] ; ; Node named Video:Fredi_Aschwanden|DDRCLK[2] removed during synthesis ; -; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDRCLK[3] ; ; Node named Video:Fredi_Aschwanden|DDRCLK[3] removed during synthesis ; -; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK ; ; No element named Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK was found in the netlist ; -; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[0] ; ; No element named Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[0] was found in the netlist ; -; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[1] ; ; No element named Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[1] was found in the netlist ; -; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[2] ; ; No element named Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[2] was found in the netlist ; -; Clock Settings ; fast ; ; Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[3] ; ; No element named Video:Fredi_Aschwanden|DDR_CTR_BLITTER:DDR_CTR_BLITTER|DDRCLK[3] was found in the netlist ; -; Maximum Delay ; 5 ns ; VD ; FB_AD ; ; No timing path applicable to specified source and destination ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; BA[0] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[3] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[7] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[1] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[16] ; VA[2] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[12] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[22] ; VA[8] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[0] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[8] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[10] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[17] ; VA[3] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[5] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[9] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[1] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[9] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[1] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[7] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[18] ; nVRAS ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[18] ; VA[4] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[6] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[10] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[2] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[24] ; VA[10] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[10] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[2] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[8] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[0] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[7] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[15] ; VA[1] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; BA[0] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[11] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[3] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[25] ; VA[11] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; BA[0] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[11] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[3] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[5] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; nVRAS ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; nVRAS ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[8] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[0] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; BA[1] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[12] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[4] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; BA[1] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[12] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[4] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[6] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[19] ; VA[5] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[23] ; VA[9] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[9] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[1] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[5] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[5] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; BA[0] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[11] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[3] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; nVRAS ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[10] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[2] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[14] ; VA[0] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[6] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[26] ; VA[12] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[6] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; BA[1] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[12] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[4] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[21] ; VA[7] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[11] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[7] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[9] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; nVRAS ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[20] ; VA[6] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; BA[1] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[13] ; VA[4] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[12] ; VA[8] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[30] ; VA[0] ; ; Assignment is illegal for node and/or path ; -; MAX_DELAY ; 5.000 ns ; FB_AD[31] ; VA[2] ; ; Assignment is illegal for node and/or path ; -+-----------------+----------+-----------------+------------------------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+ - - -+--------------------------+ -; Timing Analyzer Messages ; -+--------------------------+ -Info: ******************************************************************* -Info: Running Quartus II Classic Timing Analyzer - Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition - Info: Processing started: Wed Dec 15 02:25:14 2010 -Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off firebeei1 -c firebee1 --timing_analysis_only -Warning: Timing Analysis is analyzing one or more combinational loops as latches - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[31]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[30]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[29]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[28]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[27]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[26]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[25]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[24]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[23]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[22]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[21]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[20]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[19]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[18]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[17]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[16]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[15]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[14]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[13]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[12]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[11]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[10]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[9]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[8]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[7]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[6]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[5]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[4]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[3]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[2]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[1]" is a latch - Warning: Node "Video:Fredi_Aschwanden|lpm_latch0:inst27|lpm_latch:lpm_latch_component|latches[0]" is a latch -Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled -Warning: Clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3]" frequency requirement of 47.96 MHz overrides "Cyclone III" PLL "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" input frequency requirement of 48.0 MHz -Warning: Clock Setting "fast" is unassigned -Warning: PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" input frequency requirement of 0.5 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported -Warning: PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[1]" input frequency requirement of 2.46 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported -Warning: PLL "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[2]" input frequency requirement of 24.57 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported -Warning: PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" input frequency requirement of 2.0 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported -Warning: PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" input frequency requirement of 15.99 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported -Warning: PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" input frequency requirement of 24.98 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported -Warning: PLL "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3]" input frequency requirement of 47.96 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported -Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" input frequency requirement of 132.01 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported -Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" input frequency requirement of 132.01 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported -Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" input frequency requirement of 132.01 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported -Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" input frequency requirement of 132.01 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported -Warning: PLL "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" input frequency requirement of 66.0 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported -Warning: PLL "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" input frequency requirement of 95.92 MHz overrides default required fmax of 33.33 MHz -- Slack information will be reported -Warning: Found 38 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew - Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[3]" as buffer - Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[1]" as buffer - Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[4]" as buffer - Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[2]" as buffer - Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[5]" as buffer - Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[3]~23" as buffer - Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[1]~25" as buffer - Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[4]~22" as buffer - Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[2]~24" as buffer - Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[0]" as buffer - Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[6]" as buffer - Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[9]" as buffer - Info: Detected ripple clock "interrupt_handler:nobody|INT_ENA[8]" as buffer - Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[5]~21" as buffer - Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[0]~26" as buffer - Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[6]~20" as buffer - Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[9]~18" as buffer - Info: Detected gated clock "interrupt_handler:nobody|INT_LATCH[8]~19" as buffer - Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|HSYNC" as buffer - Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC" as buffer - Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VMD[2]" as buffer - Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[0]" as buffer - Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[8]" as buffer - Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~31" as buffer - Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~30" as buffer - Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLK17M" as buffer - Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLK13M" as buffer - Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~2" as buffer - Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[2]" as buffer - Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[7]" as buffer - Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[6]" as buffer - Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~0" as buffer - Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0]" as buffer - Info: Detected ripple clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[9]" as buffer - Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~4" as buffer - Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~3" as buffer - Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|_~29" as buffer - Info: Detected gated clock "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1" as buffer -Info: Found timing assignments -- calculating delays -Info: Slack time is 1.997 us for clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" between source register "lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0]" and destination register "lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17]" - Info: Fmax is 362.45 MHz (period= 2.759 ns) - Info: + Largest register to register requirement is 1999.813 ns - Info: + Setup relationship between source and destination is 1999.998 ns - Info: + Latch edge is 1990.420 ns - Info: Clock period of Destination clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" is 1999.998 ns with offset of -9.578 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: - Launch edge is -9.578 ns - Info: Clock period of Source clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" is 1999.998 ns with offset of -9.578 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: + Largest clock skew is -0.001 ns - Info: + Shortest clock path from clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" to destination register is 3.531 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' - Info: 2: + IC(1.914 ns) + CELL(0.000 ns) = 1.914 ns; Loc. = CLKCTRL_G14; Fanout = 52; COMB Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.083 ns) + CELL(0.534 ns) = 3.531 ns; Loc. = FF_X65_Y15_N27; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17]' - Info: Total cell delay = 0.534 ns ( 15.12 % ) - Info: Total interconnect delay = 2.997 ns ( 84.88 % ) - Info: - Longest clock path from clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" to source register is 3.532 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' - Info: 2: + IC(1.914 ns) + CELL(0.000 ns) = 1.914 ns; Loc. = CLKCTRL_G14; Fanout = 52; COMB Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.084 ns) + CELL(0.534 ns) = 3.532 ns; Loc. = FF_X65_Y16_N15; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0]' - Info: Total cell delay = 0.534 ns ( 15.12 % ) - Info: Total interconnect delay = 2.998 ns ( 84.88 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: - Micro setup delay of destination is -0.015 ns - Info: - Longest register to register delay is 2.574 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X65_Y16_N15; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0]' - Info: 2: + IC(0.325 ns) + CELL(0.446 ns) = 0.771 ns; Loc. = LCCOMB_X65_Y16_N14; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita0~COUT' - Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.829 ns; Loc. = LCCOMB_X65_Y16_N16; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita1~COUT' - Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 0.887 ns; Loc. = LCCOMB_X65_Y16_N18; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita2~COUT' - Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 0.945 ns; Loc. = LCCOMB_X65_Y16_N20; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita3~COUT' - Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.003 ns; Loc. = LCCOMB_X65_Y16_N22; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita4~COUT' - Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.061 ns; Loc. = LCCOMB_X65_Y16_N24; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita5~COUT' - Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.119 ns; Loc. = LCCOMB_X65_Y16_N26; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita6~COUT' - Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 1.177 ns; Loc. = LCCOMB_X65_Y16_N28; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita7~COUT' - Info: 10: + IC(0.000 ns) + CELL(0.058 ns) = 1.235 ns; Loc. = LCCOMB_X65_Y16_N30; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita8~COUT' - Info: 11: + IC(0.000 ns) + CELL(0.058 ns) = 1.293 ns; Loc. = LCCOMB_X65_Y15_N0; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita9~COUT' - Info: 12: + IC(0.000 ns) + CELL(0.058 ns) = 1.351 ns; Loc. = LCCOMB_X65_Y15_N2; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita10~COUT' - Info: 13: + IC(0.000 ns) + CELL(0.058 ns) = 1.409 ns; Loc. = LCCOMB_X65_Y15_N4; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita11~COUT' - Info: 14: + IC(0.000 ns) + CELL(0.058 ns) = 1.467 ns; Loc. = LCCOMB_X65_Y15_N6; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita12~COUT' - Info: 15: + IC(0.000 ns) + CELL(0.058 ns) = 1.525 ns; Loc. = LCCOMB_X65_Y15_N8; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita13~COUT' - Info: 16: + IC(0.000 ns) + CELL(0.058 ns) = 1.583 ns; Loc. = LCCOMB_X65_Y15_N10; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita14~COUT' - Info: 17: + IC(0.000 ns) + CELL(0.058 ns) = 1.641 ns; Loc. = LCCOMB_X65_Y15_N12; Fanout = 2; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita15~COUT' - Info: 18: + IC(0.000 ns) + CELL(0.058 ns) = 1.699 ns; Loc. = LCCOMB_X65_Y15_N14; Fanout = 1; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita16~COUT' - Info: 19: + IC(0.000 ns) + CELL(0.455 ns) = 2.154 ns; Loc. = LCCOMB_X65_Y15_N16; Fanout = 1; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita17' - Info: 20: + IC(0.199 ns) + CELL(0.130 ns) = 2.483 ns; Loc. = LCCOMB_X65_Y15_N26; Fanout = 1; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17]~feeder' - Info: 21: + IC(0.000 ns) + CELL(0.091 ns) = 2.574 ns; Loc. = FF_X65_Y15_N27; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17]' - Info: Total cell delay = 2.050 ns ( 79.64 % ) - Info: Total interconnect delay = 0.524 ns ( 20.36 % ) -Info: No valid register-to-register data paths exist for clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[1]" -Info: No valid register-to-register data paths exist for clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[2]" -Info: Slack time is 498.663 ns for clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" between source register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]" and destination register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0]" - Info: Fmax is restricted to 500.0 MHz due to tcl and tch limits - Info: + Largest register to register requirement is 500.232 ns - Info: + Setup relationship between source and destination is 500.416 ns - Info: + Latch edge is 498.552 ns - Info: Clock period of Destination clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" is 500.416 ns with offset of -1.864 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: - Launch edge is -1.864 ns - Info: Clock period of Source clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" is 500.416 ns with offset of -1.864 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: + Largest clock skew is 0.000 ns - Info: + Shortest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" to destination register is 3.522 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' - Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G16; Fanout = 7; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.079 ns) + CELL(0.534 ns) = 3.522 ns; Loc. = FF_X1_Y10_N3; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0]' - Info: Total cell delay = 0.534 ns ( 15.16 % ) - Info: Total interconnect delay = 2.988 ns ( 84.84 % ) - Info: - Longest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" to source register is 3.522 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' - Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G16; Fanout = 7; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.079 ns) + CELL(0.534 ns) = 3.522 ns; Loc. = FF_X1_Y10_N11; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]' - Info: Total cell delay = 0.534 ns ( 15.16 % ) - Info: Total interconnect delay = 2.988 ns ( 84.84 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: - Micro setup delay of destination is -0.015 ns - Info: - Longest register to register delay is 1.569 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X1_Y10_N11; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]' - Info: 2: + IC(0.344 ns) + CELL(0.376 ns) = 0.720 ns; Loc. = LCCOMB_X1_Y10_N14; Fanout = 5; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[3]~13' - Info: 3: + IC(0.240 ns) + CELL(0.609 ns) = 1.569 ns; Loc. = FF_X1_Y10_N3; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0]' - Info: Total cell delay = 0.985 ns ( 62.78 % ) - Info: Total interconnect delay = 0.584 ns ( 37.22 % ) -Info: Slack time is 28.59 ns for clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" between source register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In" and destination register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK" - Info: Fmax is 186.15 MHz (period= 5.372 ns) - Info: + Largest register to register requirement is 31.135 ns - Info: + Setup relationship between source and destination is 31.276 ns - Info: + Latch edge is 60.688 ns - Info: Clock period of Destination clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" is 62.552 ns with offset of -1.864 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: - Launch edge is 29.412 ns - Info: Clock period of Source clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" is 62.552 ns with inverted offset of 29.412 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: + Largest clock skew is 0.020 ns - Info: + Shortest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" to destination register is 3.508 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' - Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G17; Fanout = 595; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]~clkctrl' - Info: 3: + IC(1.065 ns) + CELL(0.534 ns) = 3.508 ns; Loc. = FF_X30_Y32_N3; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK' - Info: Total cell delay = 0.534 ns ( 15.22 % ) - Info: Total interconnect delay = 2.974 ns ( 84.78 % ) - Info: - Longest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" to source register is 3.488 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' - Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G17; Fanout = 595; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]~clkctrl' - Info: 3: + IC(1.131 ns) + CELL(0.448 ns) = 3.488 ns; Loc. = FF_X59_Y43_N10; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In' - Info: Total cell delay = 0.448 ns ( 12.84 % ) - Info: Total interconnect delay = 3.040 ns ( 87.16 % ) - Info: - Micro clock to output delay of source is 0.176 ns - Info: - Micro setup delay of destination is -0.015 ns - Info: - Longest register to register delay is 2.545 ns - Info: 1: + IC(0.000 ns) + CELL(0.418 ns) = 0.418 ns; Loc. = FF_X59_Y43_N10; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In' - Info: 2: + IC(1.655 ns) + CELL(0.381 ns) = 2.454 ns; Loc. = LCCOMB_X30_Y32_N2; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK~0' - Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 2.545 ns; Loc. = FF_X30_Y32_N3; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK' - Info: Total cell delay = 0.890 ns ( 34.97 % ) - Info: Total interconnect delay = 1.655 ns ( 65.03 % ) -Info: Slack time is -4.615 ns for clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" between source memory "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0" and destination register "Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]" - Info: + Largest memory to register requirement is -0.928 ns - Info: + Setup relationship between source and destination is 0.145 ns - Info: + Latch edge is 0.221 ns - Info: Clock period of Destination clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" is 40.033 ns with offset of -1.864 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: - Launch edge is 0.076 ns - Info: Clock period of Source clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" is 10.425 ns with offset of -2.843 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: + Largest clock skew is -0.862 ns - Info: + Shortest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" to destination register is 7.507 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' - Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G18; Fanout = 4; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]~clkctrl' - Info: 3: + IC(1.472 ns) + CELL(0.307 ns) = 3.688 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~3' - Info: 4: + IC(0.203 ns) + CELL(0.243 ns) = 4.134 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' - Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 5.866 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' - Info: 6: + IC(1.107 ns) + CELL(0.534 ns) = 7.507 ns; Loc. = FF_X41_Y18_N15; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]' - Info: Total cell delay = 1.084 ns ( 14.44 % ) - Info: Total interconnect delay = 6.423 ns ( 85.56 % ) - Info: - Longest clock path from clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" to source memory is 8.369 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' - Info: 2: + IC(1.881 ns) + CELL(0.000 ns) = 1.881 ns; Loc. = CLKCTRL_G8; Fanout = 1; COMB Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.469 ns) + CELL(0.342 ns) = 3.692 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' - Info: 4: + IC(0.650 ns) + CELL(0.367 ns) = 4.709 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' - Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 6.441 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' - Info: 6: + IC(1.112 ns) + CELL(0.816 ns) = 8.369 ns; Loc. = M9K_X40_Y20_N0; Fanout = 36; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0' - Info: Total cell delay = 1.525 ns ( 18.22 % ) - Info: Total interconnect delay = 6.844 ns ( 81.78 % ) - Info: - Micro clock to output delay of source is 0.226 ns - Info: - Micro setup delay of destination is -0.015 ns - Info: - Longest memory to register delay is 3.687 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X40_Y20_N0; Fanout = 36; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0' - Info: 2: + IC(0.000 ns) + CELL(2.479 ns) = 2.479 ns; Loc. = M9K_X40_Y20_N0; Fanout = 1; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|q_b[35]' - Info: 3: + IC(0.987 ns) + CELL(0.130 ns) = 3.596 ns; Loc. = LCCOMB_X41_Y18_N14; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|result_node[35]~67' - Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 3.687 ns; Loc. = FF_X41_Y18_N15; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]' - Info: Total cell delay = 2.700 ns ( 73.23 % ) - Info: Total interconnect delay = 0.987 ns ( 26.77 % ) -Warning: Can't achieve timing requirement Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' along 3741 path(s). See Report window for details. -Info: No valid register-to-register data paths exist for clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[3]" -Info: Slack time is -2.673 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" between source pin "FB_ALE" and destination register "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC" - Info: + Largest pin to register requirement is 0.814 ns - Info: + Setup relationship between source and destination is 1.262 ns - Info: + Latch edge is 3.955 ns - Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" is 7.575 ns with offset of -3.620 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: - Launch edge is 2.693 ns - Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" is 7.575 ns with offset of 2.693 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: + Largest clock skew is 3.537 ns - Info: + Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" to destination register is 3.537 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G3; Fanout = 707; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.102 ns) + CELL(0.534 ns) = 3.537 ns; Loc. = FF_X25_Y6_N21; Fanout = 6; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC' - Info: Total cell delay = 0.534 ns ( 15.10 % ) - Info: Total interconnect delay = 3.003 ns ( 84.90 % ) - Info: - Micro setup delay of destination is -0.015 ns - Info: - Max Input delay of pin is 4.0 ns - Info: - Longest pin to register delay is 3.487 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R7; Fanout = 1; PIN Node = 'FB_ALE' - Info: 2: + IC(0.000 ns) + CELL(0.941 ns) = 0.941 ns; Loc. = IOIBUF_X0_Y2_N1; Fanout = 33; COMB Node = 'FB_ALE~input' - Info: 3: + IC(1.144 ns) + CELL(0.130 ns) = 2.215 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 18; COMB Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|_~5' - Info: 4: + IC(0.241 ns) + CELL(0.130 ns) = 2.586 ns; Loc. = LCCOMB_X22_Y6_N24; Fanout = 19; COMB Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|VA_S[10]~0' - Info: 5: + IC(0.680 ns) + CELL(0.130 ns) = 3.396 ns; Loc. = LCCOMB_X25_Y6_N20; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC~1' - Info: 6: + IC(0.000 ns) + CELL(0.091 ns) = 3.487 ns; Loc. = FF_X25_Y6_N21; Fanout = 6; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC' - Info: Total cell delay = 1.422 ns ( 40.78 % ) - Info: Total interconnect delay = 2.065 ns ( 59.22 % ) -Warning: Can't achieve timing requirement Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' along 86 path(s). See Report window for details. -Info: Slack time is 2.965 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" between source register "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6]" and destination register "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6]" - Info: Fmax is restricted to 500.0 MHz due to tcl and tch limits - Info: + Largest register to register requirement is 3.604 ns - Info: + Setup relationship between source and destination is 3.788 ns - Info: + Latch edge is 6.481 ns - Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" is 7.575 ns with offset of -1.094 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: - Launch edge is 2.693 ns - Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" is 7.575 ns with inverted offset of 2.693 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: + Largest clock skew is 0.000 ns - Info: + Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" to destination register is 3.531 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G1; Fanout = 96; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]~clkctrl' - Info: 3: + IC(1.096 ns) + CELL(0.534 ns) = 3.531 ns; Loc. = FF_X66_Y12_N3; Fanout = 2; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6]' - Info: Total cell delay = 0.534 ns ( 15.12 % ) - Info: Total interconnect delay = 2.997 ns ( 84.88 % ) - Info: - Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" to source register is 3.531 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G1; Fanout = 96; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]~clkctrl' - Info: 3: + IC(1.096 ns) + CELL(0.534 ns) = 3.531 ns; Loc. = FF_X66_Y12_N27; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6]' - Info: Total cell delay = 0.534 ns ( 15.12 % ) - Info: Total interconnect delay = 2.997 ns ( 84.88 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: - Micro setup delay of destination is -0.015 ns - Info: - Longest register to register delay is 0.639 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X66_Y12_N27; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6]' - Info: 2: + IC(0.297 ns) + CELL(0.342 ns) = 0.639 ns; Loc. = FF_X66_Y12_N3; Fanout = 2; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6]' - Info: Total cell delay = 0.342 ns ( 53.52 % ) - Info: Total interconnect delay = 0.297 ns ( 46.48 % ) -Info: Slack time is 5.299 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" between source register "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3]" and destination register "Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3]" - Info: + Largest register to register requirement is 6.118 ns - Info: + Setup relationship between source and destination is 6.313 ns - Info: + Latch edge is 10.268 ns - Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" is 7.575 ns with offset of 2.693 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: - Launch edge is 3.955 ns - Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" is 7.575 ns with offset of -3.620 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: + Largest clock skew is -0.011 ns - Info: + Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" to destination register is 3.532 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]~clkctrl' - Info: 3: + IC(1.097 ns) + CELL(0.534 ns) = 3.532 ns; Loc. = FF_X28_Y12_N29; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3]' - Info: Total cell delay = 0.534 ns ( 15.12 % ) - Info: Total interconnect delay = 2.998 ns ( 84.88 % ) - Info: - Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" to source register is 3.543 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G3; Fanout = 707; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.108 ns) + CELL(0.534 ns) = 3.543 ns; Loc. = FF_X25_Y12_N27; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3]' - Info: Total cell delay = 0.534 ns ( 15.07 % ) - Info: Total interconnect delay = 3.009 ns ( 84.93 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: - Micro setup delay of destination is -0.015 ns - Info: - Longest register to register delay is 0.819 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X25_Y12_N27; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3]' - Info: 2: + IC(0.598 ns) + CELL(0.130 ns) = 0.728 ns; Loc. = LCCOMB_X28_Y12_N28; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3]~feeder' - Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.819 ns; Loc. = FF_X28_Y12_N29; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3]' - Info: Total cell delay = 0.221 ns ( 26.98 % ) - Info: Total interconnect delay = 0.598 ns ( 73.02 % ) -Info: Slack time is 1.672 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" between source register "Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2]" and destination register "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI" - Info: + Largest register to register requirement is 5.308 ns - Info: + Setup relationship between source and destination is 5.999 ns - Info: + Latch edge is 8.690 ns - Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" is 7.575 ns with offset of 1.115 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: - Launch edge is 2.691 ns - Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" is 15.151 ns with offset of -4.884 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: + Largest clock skew is -0.064 ns - Info: + Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" to destination register is 3.487 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]~clkctrl' - Info: 3: + IC(1.098 ns) + CELL(0.488 ns) = 3.487 ns; Loc. = DDIOOUTCELL_X67_Y14_N11; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI' - Info: Total cell delay = 0.488 ns ( 13.99 % ) - Info: Total interconnect delay = 2.999 ns ( 86.01 % ) - Info: - Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" to source register is 3.551 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G4; Fanout = 189; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]~clkctrl' - Info: 3: + IC(1.116 ns) + CELL(0.534 ns) = 3.551 ns; Loc. = FF_X22_Y2_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2]' - Info: Total cell delay = 0.534 ns ( 15.04 % ) - Info: Total interconnect delay = 3.017 ns ( 84.96 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: - Micro setup delay of destination is 0.428 ns - Info: - Longest register to register delay is 3.636 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y2_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2]' - Info: 2: + IC(0.330 ns) + CELL(0.367 ns) = 0.697 ns; Loc. = LCCOMB_X22_Y2_N14; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_mux5:inst22|lpm_mux:lpm_mux_component|mux_58e:auto_generated|result_node[34]~59' - Info: 3: + IC(2.591 ns) + CELL(0.348 ns) = 3.636 ns; Loc. = DDIOOUTCELL_X67_Y14_N11; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI' - Info: Total cell delay = 0.715 ns ( 19.66 % ) - Info: Total interconnect delay = 2.921 ns ( 80.34 % ) -Info: Slack time is -1.712 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" between source pin "FB_ALE" and destination register "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ" - Info: + Largest pin to register requirement is 1.118 ns - Info: + Setup relationship between source and destination is 1.576 ns - Info: + Latch edge is 2.691 ns - Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" is 15.151 ns with offset of -4.884 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: - Launch edge is 1.115 ns - Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" is 7.575 ns with offset of 1.115 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: + Largest clock skew is 3.527 ns - Info: + Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" to destination register is 3.527 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G4; Fanout = 189; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]~clkctrl' - Info: 3: + IC(1.092 ns) + CELL(0.534 ns) = 3.527 ns; Loc. = FF_X21_Y6_N19; Fanout = 19; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ' - Info: Total cell delay = 0.534 ns ( 15.14 % ) - Info: Total interconnect delay = 2.993 ns ( 84.86 % ) - Info: - Micro setup delay of destination is -0.015 ns - Info: - Max Input delay of pin is 4.0 ns - Info: - Longest pin to register delay is 2.830 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R7; Fanout = 1; PIN Node = 'FB_ALE' - Info: 2: + IC(0.000 ns) + CELL(0.941 ns) = 0.941 ns; Loc. = IOIBUF_X0_Y2_N1; Fanout = 33; COMB Node = 'FB_ALE~input' - Info: 3: + IC(1.138 ns) + CELL(0.130 ns) = 2.209 ns; Loc. = LCCOMB_X22_Y6_N4; Fanout = 7; COMB Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|DDR_SEL' - Info: 4: + IC(0.400 ns) + CELL(0.130 ns) = 2.739 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ~2' - Info: 5: + IC(0.000 ns) + CELL(0.091 ns) = 2.830 ns; Loc. = FF_X21_Y6_N19; Fanout = 19; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ' - Info: Total cell delay = 1.292 ns ( 45.65 % ) - Info: Total interconnect delay = 1.538 ns ( 54.35 % ) -Warning: Can't achieve timing requirement Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' along 29 path(s). See Report window for details. -Info: Slack time is -4.294 ns for clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" between source memory "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0" and destination register "Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]" - Info: + Largest memory to register requirement is -0.607 ns - Info: + Setup relationship between source and destination is 0.272 ns - Info: + Latch edge is 0.493 ns - Info: Clock period of Destination clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" is 10.425 ns with offset of -2.843 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: - Launch edge is 0.221 ns - Info: Clock period of Source clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" is 40.033 ns with offset of -1.864 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: + Largest clock skew is -0.668 ns - Info: + Shortest clock path from clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" to destination register is 8.082 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' - Info: 2: + IC(1.881 ns) + CELL(0.000 ns) = 1.881 ns; Loc. = CLKCTRL_G8; Fanout = 1; COMB Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.469 ns) + CELL(0.342 ns) = 3.692 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' - Info: 4: + IC(0.650 ns) + CELL(0.367 ns) = 4.709 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' - Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 6.441 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' - Info: 6: + IC(1.107 ns) + CELL(0.534 ns) = 8.082 ns; Loc. = FF_X41_Y18_N15; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]' - Info: Total cell delay = 1.243 ns ( 15.38 % ) - Info: Total interconnect delay = 6.839 ns ( 84.62 % ) - Info: - Longest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" to source memory is 8.750 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' - Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G18; Fanout = 4; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]~clkctrl' - Info: 3: + IC(1.466 ns) + CELL(0.367 ns) = 3.742 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~0' - Info: 4: + IC(0.201 ns) + CELL(0.130 ns) = 4.073 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' - Info: 5: + IC(0.650 ns) + CELL(0.367 ns) = 5.090 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' - Info: 6: + IC(1.732 ns) + CELL(0.000 ns) = 6.822 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' - Info: 7: + IC(1.112 ns) + CELL(0.816 ns) = 8.750 ns; Loc. = M9K_X40_Y20_N0; Fanout = 36; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0' - Info: Total cell delay = 1.680 ns ( 19.20 % ) - Info: Total interconnect delay = 7.070 ns ( 80.80 % ) - Info: - Micro clock to output delay of source is 0.226 ns - Info: - Micro setup delay of destination is -0.015 ns - Info: - Longest memory to register delay is 3.687 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X40_Y20_N0; Fanout = 36; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0' - Info: 2: + IC(0.000 ns) + CELL(2.479 ns) = 2.479 ns; Loc. = M9K_X40_Y20_N0; Fanout = 1; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|q_b[35]' - Info: 3: + IC(0.987 ns) + CELL(0.130 ns) = 3.596 ns; Loc. = LCCOMB_X41_Y18_N14; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|result_node[35]~67' - Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 3.687 ns; Loc. = FF_X41_Y18_N15; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]' - Info: Total cell delay = 2.700 ns ( 73.23 % ) - Info: Total interconnect delay = 0.987 ns ( 26.77 % ) -Warning: Can't achieve timing requirement Clock Setup: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' along 3741 path(s). See Report window for details. -Info: Slack time is -5.966 ns for clock "CLK33M" between source memory "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0" and destination register "Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]" - Info: + Largest memory to register requirement is -2.279 ns - Info: + Setup relationship between source and destination is 0.196 ns - Info: + Latch edge is 0.278 ns - Info: Clock period of Destination clock "CLK33M" is 30.303 ns with offset of 0.000 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: - Launch edge is 0.082 ns - Info: Clock period of Source clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" is 40.033 ns with offset of -1.864 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: + Largest clock skew is -2.264 ns - Info: + Shortest clock path from clock "CLK33M" to destination register is 6.486 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB12; Fanout = 1; CLK Node = 'CLK33M' - Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X36_Y0_N1; Fanout = 8; COMB Node = 'CLK33M~input' - Info: 3: + IC(1.438 ns) + CELL(0.311 ns) = 2.667 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~3' - Info: 4: + IC(0.203 ns) + CELL(0.243 ns) = 3.113 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' - Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 4.845 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' - Info: 6: + IC(1.107 ns) + CELL(0.534 ns) = 6.486 ns; Loc. = FF_X41_Y18_N15; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]' - Info: Total cell delay = 2.006 ns ( 30.93 % ) - Info: Total interconnect delay = 4.480 ns ( 69.07 % ) - Info: - Longest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" to source memory is 8.750 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' - Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G18; Fanout = 4; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]~clkctrl' - Info: 3: + IC(1.466 ns) + CELL(0.367 ns) = 3.742 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~0' - Info: 4: + IC(0.201 ns) + CELL(0.130 ns) = 4.073 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' - Info: 5: + IC(0.650 ns) + CELL(0.367 ns) = 5.090 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' - Info: 6: + IC(1.732 ns) + CELL(0.000 ns) = 6.822 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' - Info: 7: + IC(1.112 ns) + CELL(0.816 ns) = 8.750 ns; Loc. = M9K_X40_Y20_N0; Fanout = 36; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0' - Info: Total cell delay = 1.680 ns ( 19.20 % ) - Info: Total interconnect delay = 7.070 ns ( 80.80 % ) - Info: - Micro clock to output delay of source is 0.226 ns - Info: - Micro setup delay of destination is -0.015 ns - Info: - Longest memory to register delay is 3.687 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X40_Y20_N0; Fanout = 36; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0' - Info: 2: + IC(0.000 ns) + CELL(2.479 ns) = 2.479 ns; Loc. = M9K_X40_Y20_N0; Fanout = 1; MEM Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|q_b[35]' - Info: 3: + IC(0.987 ns) + CELL(0.130 ns) = 3.596 ns; Loc. = LCCOMB_X41_Y18_N14; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|result_node[35]~67' - Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 3.687 ns; Loc. = FF_X41_Y18_N15; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35]' - Info: Total cell delay = 2.700 ns ( 73.23 % ) - Info: Total interconnect delay = 0.987 ns ( 26.77 % ) -Warning: Can't achieve timing requirement Clock Setup: 'CLK33M' along 3741 path(s). See Report window for details. -Info: Slack time is -4.261 ns for clock "MAIN_CLK" between source pin "FB_ALE" and destination register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7" - Info: + Largest pin to register requirement is 0.057 ns - Info: + Setup relationship between source and destination is 1.094 ns - Info: + Latch edge is 7.575 ns - Info: Clock period of Destination clock "MAIN_CLK" is 30.303 ns with offset of 0.000 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: - Launch edge is 6.481 ns - Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" is 7.575 ns with offset of -1.094 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: + Largest clock skew is 2.948 ns - Info: + Shortest clock path from clock "MAIN_CLK" to destination register is 2.948 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'MAIN_CLK' - Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2380; COMB Node = 'MAIN_CLK~input' - Info: 3: + IC(1.433 ns) + CELL(0.534 ns) = 2.948 ns; Loc. = FF_X22_Y7_N17; Fanout = 5; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7' - Info: Total cell delay = 1.515 ns ( 51.39 % ) - Info: Total interconnect delay = 1.433 ns ( 48.61 % ) - Info: - Micro setup delay of destination is -0.015 ns - Info: - Max Input delay of pin is 4.0 ns - Info: - Longest pin to register delay is 4.318 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R7; Fanout = 1; PIN Node = 'FB_ALE' - Info: 2: + IC(0.000 ns) + CELL(0.941 ns) = 0.941 ns; Loc. = IOIBUF_X0_Y2_N1; Fanout = 33; COMB Node = 'FB_ALE~input' - Info: 3: + IC(1.524 ns) + CELL(0.130 ns) = 2.595 ns; Loc. = LCCOMB_X23_Y7_N20; Fanout = 2; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FCF_APH~2' - Info: 4: + IC(0.212 ns) + CELL(0.130 ns) = 2.937 ns; Loc. = LCCOMB_X23_Y7_N18; Fanout = 52; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|valid_rdreq~1' - Info: 5: + IC(0.445 ns) + CELL(0.130 ns) = 3.512 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 4; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|_~2' - Info: 6: + IC(0.235 ns) + CELL(0.130 ns) = 3.877 ns; Loc. = LCCOMB_X22_Y7_N28; Fanout = 3; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|_~4' - Info: 7: + IC(0.220 ns) + CELL(0.130 ns) = 4.227 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7~0' - Info: 8: + IC(0.000 ns) + CELL(0.091 ns) = 4.318 ns; Loc. = FF_X22_Y7_N17; Fanout = 5; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7' - Info: Total cell delay = 1.682 ns ( 38.95 % ) - Info: Total interconnect delay = 2.636 ns ( 61.05 % ) -Warning: Can't achieve timing requirement Clock Setup: 'MAIN_CLK' along 27347 path(s). See Report window for details. -Info: Minimum slack time is 825 ps for clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" between source register "lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10]" and destination register "lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10]" - Info: + Shortest register to register delay is 0.783 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X65_Y15_N3; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10]' - Info: 2: + IC(0.323 ns) + CELL(0.369 ns) = 0.692 ns; Loc. = LCCOMB_X65_Y15_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_comb_bita10' - Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.783 ns; Loc. = FF_X65_Y15_N3; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10]' - Info: Total cell delay = 0.460 ns ( 58.75 % ) - Info: Total interconnect delay = 0.323 ns ( 41.25 % ) - Info: - Smallest register to register requirement is -0.042 ns - Info: + Hold relationship between source and destination is 0.000 ns - Info: + Latch edge is -9.578 ns - Info: Clock period of Destination clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" is 1999.998 ns with offset of -9.578 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: Multicycle Hold factor for Destination register is 1 - Info: - Launch edge is -9.578 ns - Info: Clock period of Source clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" is 1999.998 ns with offset of -9.578 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: Multicycle Hold factor for Source register is 1 - Info: + Smallest clock skew is 0.000 ns - Info: + Longest clock path from clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" to destination register is 3.531 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' - Info: 2: + IC(1.914 ns) + CELL(0.000 ns) = 1.914 ns; Loc. = CLKCTRL_G14; Fanout = 52; COMB Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.083 ns) + CELL(0.534 ns) = 3.531 ns; Loc. = FF_X65_Y15_N3; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10]' - Info: Total cell delay = 0.534 ns ( 15.12 % ) - Info: Total interconnect delay = 2.997 ns ( 84.88 % ) - Info: - Shortest clock path from clock "altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]" to source register is 3.531 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' - Info: 2: + IC(1.914 ns) + CELL(0.000 ns) = 1.914 ns; Loc. = CLKCTRL_G14; Fanout = 52; COMB Node = 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.083 ns) + CELL(0.534 ns) = 3.531 ns; Loc. = FF_X65_Y15_N3; Fanout = 2; REG Node = 'lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10]' - Info: Total cell delay = 0.534 ns ( 15.12 % ) - Info: Total interconnect delay = 2.997 ns ( 84.88 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: + Micro hold delay of destination is 0.157 ns -Info: Minimum slack time is 564 ps for clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" between source register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]" and destination register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]" - Info: + Shortest register to register delay is 0.522 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X1_Y10_N11; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]' - Info: 2: + IC(0.301 ns) + CELL(0.130 ns) = 0.431 ns; Loc. = LCCOMB_X1_Y10_N10; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]~14' - Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.522 ns; Loc. = FF_X1_Y10_N11; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]' - Info: Total cell delay = 0.221 ns ( 42.34 % ) - Info: Total interconnect delay = 0.301 ns ( 57.66 % ) - Info: - Smallest register to register requirement is -0.042 ns - Info: + Hold relationship between source and destination is 0.000 ns - Info: + Latch edge is -1.864 ns - Info: Clock period of Destination clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" is 500.416 ns with offset of -1.864 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: Multicycle Hold factor for Destination register is 1 - Info: - Launch edge is -1.864 ns - Info: Clock period of Source clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" is 500.416 ns with offset of -1.864 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: Multicycle Hold factor for Source register is 1 - Info: + Smallest clock skew is 0.000 ns - Info: + Longest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" to destination register is 3.522 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' - Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G16; Fanout = 7; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.079 ns) + CELL(0.534 ns) = 3.522 ns; Loc. = FF_X1_Y10_N11; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]' - Info: Total cell delay = 0.534 ns ( 15.16 % ) - Info: Total interconnect delay = 2.988 ns ( 84.84 % ) - Info: - Shortest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]" to source register is 3.522 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' - Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G16; Fanout = 7; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.079 ns) + CELL(0.534 ns) = 3.522 ns; Loc. = FF_X1_Y10_N11; Fanout = 2; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4]' - Info: Total cell delay = 0.534 ns ( 15.16 % ) - Info: Total interconnect delay = 2.988 ns ( 84.84 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: + Micro hold delay of destination is 0.157 ns -Info: Minimum slack time is 502 ps for clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" between source register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1" and destination register "FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1" - Info: + Shortest register to register delay is 0.460 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X34_Y28_N5; Fanout = 1; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1' - Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X34_Y28_N4; Fanout = 2; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|Selector77~1' - Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X34_Y28_N5; Fanout = 1; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1' - Info: Total cell delay = 0.460 ns ( 100.00 % ) - Info: - Smallest register to register requirement is -0.042 ns - Info: + Hold relationship between source and destination is 0.000 ns - Info: + Latch edge is -1.864 ns - Info: Clock period of Destination clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" is 62.552 ns with offset of -1.864 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: Multicycle Hold factor for Destination register is 1 - Info: - Launch edge is -1.864 ns - Info: Clock period of Source clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" is 62.552 ns with offset of -1.864 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: Multicycle Hold factor for Source register is 1 - Info: + Smallest clock skew is 0.000 ns - Info: + Longest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" to destination register is 3.526 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' - Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G17; Fanout = 595; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]~clkctrl' - Info: 3: + IC(1.083 ns) + CELL(0.534 ns) = 3.526 ns; Loc. = FF_X34_Y28_N5; Fanout = 1; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1' - Info: Total cell delay = 0.534 ns ( 15.14 % ) - Info: Total interconnect delay = 2.992 ns ( 84.86 % ) - Info: - Shortest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]" to source register is 3.526 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' - Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G17; Fanout = 595; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]~clkctrl' - Info: 3: + IC(1.083 ns) + CELL(0.534 ns) = 3.526 ns; Loc. = FF_X34_Y28_N5; Fanout = 1; REG Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1' - Info: Total cell delay = 0.534 ns ( 15.14 % ) - Info: Total interconnect delay = 2.992 ns ( 84.86 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: + Micro hold delay of destination is 0.157 ns -Info: Minimum slack time is -454 ps for clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" between source register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]" and destination register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]" - Info: + Shortest register to register delay is 0.460 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' - Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X37_Y20_N12; Fanout = 5; COMB Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|ram_read_address[6]~6' - Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' - Info: Total cell delay = 0.460 ns ( 100.00 % ) - Info: - Smallest register to register requirement is 0.914 ns - Info: + Hold relationship between source and destination is 0.000 ns - Info: + Latch edge is -1.864 ns - Info: Clock period of Destination clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" is 40.033 ns with offset of -1.864 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: Multicycle Hold factor for Destination register is 1 - Info: - Launch edge is -1.864 ns - Info: Clock period of Source clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" is 40.033 ns with offset of -1.864 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: Multicycle Hold factor for Source register is 1 - Info: + Smallest clock skew is 0.956 ns - Info: + Longest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" to destination register is 8.469 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' - Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G18; Fanout = 4; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]~clkctrl' - Info: 3: + IC(1.466 ns) + CELL(0.367 ns) = 3.742 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~0' - Info: 4: + IC(0.201 ns) + CELL(0.130 ns) = 4.073 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' - Info: 5: + IC(0.650 ns) + CELL(0.367 ns) = 5.090 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' - Info: 6: + IC(1.732 ns) + CELL(0.000 ns) = 6.822 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' - Info: 7: + IC(1.113 ns) + CELL(0.534 ns) = 8.469 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' - Info: Total cell delay = 1.398 ns ( 16.51 % ) - Info: Total interconnect delay = 7.071 ns ( 83.49 % ) - Info: - Shortest clock path from clock "altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]" to source register is 7.513 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' - Info: 2: + IC(1.909 ns) + CELL(0.000 ns) = 1.909 ns; Loc. = CLKCTRL_G18; Fanout = 4; COMB Node = 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]~clkctrl' - Info: 3: + IC(1.472 ns) + CELL(0.307 ns) = 3.688 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~3' - Info: 4: + IC(0.203 ns) + CELL(0.243 ns) = 4.134 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' - Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 5.866 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' - Info: 6: + IC(1.113 ns) + CELL(0.534 ns) = 7.513 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' - Info: Total cell delay = 1.084 ns ( 14.43 % ) - Info: Total interconnect delay = 6.429 ns ( 85.57 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: + Micro hold delay of destination is 0.157 ns -Warning: Can't achieve minimum setup and hold requirement altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] along 26 path(s). See Report window for details. -Info: Minimum slack time is 502 ps for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" between source register "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]" and destination register "Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]" - Info: + Shortest register to register delay is 0.460 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X45_Y15_N13; Fanout = 14; REG Node = 'Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]' - Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X45_Y15_N12; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]~3' - Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X45_Y15_N13; Fanout = 14; REG Node = 'Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]' - Info: Total cell delay = 0.460 ns ( 100.00 % ) - Info: - Smallest register to register requirement is -0.042 ns - Info: + Hold relationship between source and destination is 0.000 ns - Info: + Latch edge is -3.620 ns - Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" is 7.575 ns with offset of -3.620 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: Multicycle Hold factor for Destination register is 1 - Info: - Launch edge is -3.620 ns - Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" is 7.575 ns with offset of -3.620 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: Multicycle Hold factor for Source register is 1 - Info: + Smallest clock skew is 0.000 ns - Info: + Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" to destination register is 3.559 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G3; Fanout = 707; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.124 ns) + CELL(0.534 ns) = 3.559 ns; Loc. = FF_X45_Y15_N13; Fanout = 14; REG Node = 'Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]' - Info: Total cell delay = 0.534 ns ( 15.00 % ) - Info: Total interconnect delay = 3.025 ns ( 85.00 % ) - Info: - Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" to source register is 3.559 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G3; Fanout = 707; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.124 ns) + CELL(0.534 ns) = 3.559 ns; Loc. = FF_X45_Y15_N13; Fanout = 14; REG Node = 'Video:Fredi_Aschwanden|lpm_fifo_dc0:inst|dcfifo:dcfifo_component|dcfifo_8fi1:auto_generated|a_graycounter_njc:wrptr_gp|counter13a[6]' - Info: Total cell delay = 0.534 ns ( 15.00 % ) - Info: Total interconnect delay = 3.025 ns ( 85.00 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: + Micro hold delay of destination is 0.157 ns -Info: Minimum slack time is 4.336 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" between source register "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2]" and destination register "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2]" - Info: + Shortest register to register delay is 0.507 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X66_Y14_N29; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2]' - Info: 2: + IC(0.286 ns) + CELL(0.130 ns) = 0.416 ns; Loc. = LCCOMB_X66_Y14_N30; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2]~feeder' - Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.507 ns; Loc. = FF_X66_Y14_N31; Fanout = 2; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2]' - Info: Total cell delay = 0.221 ns ( 43.59 % ) - Info: Total interconnect delay = 0.286 ns ( 56.41 % ) - Info: - Smallest register to register requirement is -3.829 ns - Info: + Hold relationship between source and destination is -3.787 ns - Info: + Latch edge is -1.094 ns - Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" is 7.575 ns with offset of -1.094 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: Multicycle Hold factor for Destination register is 1 - Info: - Launch edge is 2.693 ns - Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" is 7.575 ns with inverted offset of 2.693 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: Multicycle Hold factor for Source register is 1 - Info: + Smallest clock skew is 0.000 ns - Info: + Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" to destination register is 3.538 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G1; Fanout = 96; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]~clkctrl' - Info: 3: + IC(1.103 ns) + CELL(0.534 ns) = 3.538 ns; Loc. = FF_X66_Y14_N31; Fanout = 2; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2]' - Info: Total cell delay = 0.534 ns ( 15.09 % ) - Info: Total interconnect delay = 3.004 ns ( 84.91 % ) - Info: - Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]" to source register is 3.538 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G1; Fanout = 96; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]~clkctrl' - Info: 3: + IC(1.103 ns) + CELL(0.534 ns) = 3.538 ns; Loc. = FF_X66_Y14_N29; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2]' - Info: Total cell delay = 0.534 ns ( 15.09 % ) - Info: Total interconnect delay = 3.004 ns ( 84.91 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: + Micro hold delay of destination is 0.157 ns -Info: Minimum slack time is 1.825 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" between source register "Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6]" and destination register "Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6]" - Info: + Shortest register to register delay is 0.508 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X25_Y12_N19; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6]' - Info: 2: + IC(0.287 ns) + CELL(0.130 ns) = 0.417 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6]~feeder' - Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.508 ns; Loc. = FF_X25_Y12_N7; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6]' - Info: Total cell delay = 0.221 ns ( 43.50 % ) - Info: Total interconnect delay = 0.287 ns ( 56.50 % ) - Info: - Smallest register to register requirement is -1.317 ns - Info: + Hold relationship between source and destination is -1.262 ns - Info: + Latch edge is 2.693 ns - Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" is 7.575 ns with offset of 2.693 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: Multicycle Hold factor for Destination register is 1 - Info: - Launch edge is 3.955 ns - Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" is 7.575 ns with offset of -3.620 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: Multicycle Hold factor for Source register is 1 - Info: + Smallest clock skew is -0.013 ns - Info: + Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]" to destination register is 3.530 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]~clkctrl' - Info: 3: + IC(1.095 ns) + CELL(0.534 ns) = 3.530 ns; Loc. = FF_X25_Y12_N7; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6]' - Info: Total cell delay = 0.534 ns ( 15.13 % ) - Info: Total interconnect delay = 2.996 ns ( 84.87 % ) - Info: - Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]" to source register is 3.543 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G3; Fanout = 707; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.108 ns) + CELL(0.534 ns) = 3.543 ns; Loc. = FF_X25_Y12_N19; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6]' - Info: Total cell delay = 0.534 ns ( 15.07 % ) - Info: Total interconnect delay = 3.009 ns ( 84.93 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: + Micro hold delay of destination is 0.157 ns -Info: Minimum slack time is 3.263 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" between source register "Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29]" and destination register "Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO" - Info: + Shortest register to register delay is 1.570 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X34_Y2_N1; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29]' - Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X34_Y2_N0; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|lpm_mux5:inst22|lpm_mux:lpm_mux_component|mux_58e:auto_generated|result_node[29]~4' - Info: 3: + IC(0.737 ns) + CELL(0.464 ns) = 1.570 ns; Loc. = DDIOOUTCELL_X38_Y0_N25; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO' - Info: Total cell delay = 0.833 ns ( 53.06 % ) - Info: Total interconnect delay = 0.737 ns ( 46.94 % ) - Info: - Smallest register to register requirement is -1.693 ns - Info: + Hold relationship between source and destination is -1.576 ns - Info: + Latch edge is 1.115 ns - Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" is 7.575 ns with offset of 1.115 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: Multicycle Hold factor for Destination register is 1 - Info: - Launch edge is 2.691 ns - Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" is 15.151 ns with offset of -4.884 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: Multicycle Hold factor for Source register is 1 - Info: + Smallest clock skew is -0.019 ns - Info: + Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]" to destination register is 3.543 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]~clkctrl' - Info: 3: + IC(1.154 ns) + CELL(0.488 ns) = 3.543 ns; Loc. = DDIOOUTCELL_X38_Y0_N25; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO' - Info: Total cell delay = 0.488 ns ( 13.77 % ) - Info: Total interconnect delay = 3.055 ns ( 86.23 % ) - Info: - Shortest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" to source register is 3.562 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G4; Fanout = 189; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]~clkctrl' - Info: 3: + IC(1.127 ns) + CELL(0.534 ns) = 3.562 ns; Loc. = FF_X34_Y2_N1; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29]' - Info: Total cell delay = 0.534 ns ( 14.99 % ) - Info: Total interconnect delay = 3.028 ns ( 85.01 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: + Micro hold delay of destination is 0.101 ns -Info: Minimum slack time is 2.664 ns for clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" between source pin "FB_ALE" and destination register "lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2]" - Info: + Shortest pin to register delay is 2.216 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R7; Fanout = 1; PIN Node = 'FB_ALE' - Info: 2: + IC(0.000 ns) + CELL(0.941 ns) = 0.941 ns; Loc. = IOIBUF_X0_Y2_N1; Fanout = 33; COMB Node = 'FB_ALE~input' - Info: 3: + IC(0.929 ns) + CELL(0.346 ns) = 2.216 ns; Loc. = FF_X7_Y0_N31; Fanout = 120; REG Node = 'lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2]' - Info: Total cell delay = 1.287 ns ( 58.08 % ) - Info: Total interconnect delay = 0.929 ns ( 41.92 % ) - Info: - Smallest pin to register requirement is -0.448 ns - Info: + Hold relationship between source and destination is 0.000 ns - Info: + Latch edge is -4.884 ns - Info: Clock period of Destination clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" is 15.151 ns with offset of -4.884 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: Multicycle Hold factor for Destination register is 1 - Info: - Launch edge is -4.884 ns - Info: Clock period of Source clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" is 15.151 ns with offset of -4.884 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: Multicycle Hold factor for Source register is 1 - Info: + Smallest clock skew is 3.500 ns - Info: + Longest clock path from clock "altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]" to destination register is 3.500 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' - Info: 2: + IC(1.901 ns) + CELL(0.000 ns) = 1.901 ns; Loc. = CLKCTRL_G4; Fanout = 189; COMB Node = 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]~clkctrl' - Info: 3: + IC(1.151 ns) + CELL(0.448 ns) = 3.500 ns; Loc. = FF_X7_Y0_N31; Fanout = 120; REG Node = 'lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2]' - Info: Total cell delay = 0.448 ns ( 12.80 % ) - Info: Total interconnect delay = 3.052 ns ( 87.20 % ) - Info: + Micro hold delay of destination is 0.052 ns - Info: - Min Input delay of pin is 4.0 ns -Info: Minimum slack time is 502 ps for clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" between source register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]" and destination register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]" - Info: + Shortest register to register delay is 0.460 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' - Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X37_Y20_N12; Fanout = 5; COMB Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|ram_read_address[6]~6' - Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' - Info: Total cell delay = 0.460 ns ( 100.00 % ) - Info: - Smallest register to register requirement is -0.042 ns - Info: + Hold relationship between source and destination is 0.000 ns - Info: + Latch edge is -2.843 ns - Info: Clock period of Destination clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" is 10.425 ns with offset of -2.843 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: Multicycle Hold factor for Destination register is 1 - Info: - Launch edge is -2.843 ns - Info: Clock period of Source clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" is 10.425 ns with offset of -2.843 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: Multicycle Hold factor for Source register is 1 - Info: + Smallest clock skew is 0.000 ns - Info: + Longest clock path from clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" to destination register is 8.088 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' - Info: 2: + IC(1.881 ns) + CELL(0.000 ns) = 1.881 ns; Loc. = CLKCTRL_G8; Fanout = 1; COMB Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.469 ns) + CELL(0.342 ns) = 3.692 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' - Info: 4: + IC(0.650 ns) + CELL(0.367 ns) = 4.709 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' - Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 6.441 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' - Info: 6: + IC(1.113 ns) + CELL(0.534 ns) = 8.088 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' - Info: Total cell delay = 1.243 ns ( 15.37 % ) - Info: Total interconnect delay = 6.845 ns ( 84.63 % ) - Info: - Shortest clock path from clock "altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]" to source register is 8.088 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' - Info: 2: + IC(1.881 ns) + CELL(0.000 ns) = 1.881 ns; Loc. = CLKCTRL_G8; Fanout = 1; COMB Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]~clkctrl' - Info: 3: + IC(1.469 ns) + CELL(0.342 ns) = 3.692 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' - Info: 4: + IC(0.650 ns) + CELL(0.367 ns) = 4.709 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' - Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 6.441 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' - Info: 6: + IC(1.113 ns) + CELL(0.534 ns) = 8.088 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' - Info: Total cell delay = 1.243 ns ( 15.37 % ) - Info: Total interconnect delay = 6.845 ns ( 84.63 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: + Micro hold delay of destination is 0.157 ns -Info: Minimum slack time is -687 ps for clock "CLK33M" between source register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]" and destination register "Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]" - Info: + Shortest register to register delay is 0.460 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' - Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X37_Y20_N12; Fanout = 5; COMB Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|ram_read_address[6]~6' - Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' - Info: Total cell delay = 0.460 ns ( 100.00 % ) - Info: - Smallest register to register requirement is 1.147 ns - Info: + Hold relationship between source and destination is 0.000 ns - Info: + Latch edge is 0.000 ns - Info: Clock period of Destination clock "CLK33M" is 30.303 ns with offset of 0.000 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: Multicycle Hold factor for Destination register is 1 - Info: - Launch edge is 0.000 ns - Info: Clock period of Source clock "CLK33M" is 30.303 ns with offset of 0.000 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: Multicycle Hold factor for Source register is 1 - Info: + Smallest clock skew is 1.189 ns - Info: + Longest clock path from clock "CLK33M" to destination register is 7.681 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB12; Fanout = 1; CLK Node = 'CLK33M' - Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X36_Y0_N1; Fanout = 8; COMB Node = 'CLK33M~input' - Info: 3: + IC(1.161 ns) + CELL(0.733 ns) = 2.812 ns; Loc. = FF_X33_Y18_N25; Fanout = 2; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLK17M' - Info: 4: + IC(0.852 ns) + CELL(0.311 ns) = 3.975 ns; Loc. = LCCOMB_X26_Y18_N0; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~4' - Info: 5: + IC(0.197 ns) + CELL(0.130 ns) = 4.302 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' - Info: 6: + IC(1.732 ns) + CELL(0.000 ns) = 6.034 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' - Info: 7: + IC(1.113 ns) + CELL(0.534 ns) = 7.681 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' - Info: Total cell delay = 2.626 ns ( 34.19 % ) - Info: Total interconnect delay = 5.055 ns ( 65.81 % ) - Info: - Shortest clock path from clock "CLK33M" to source register is 6.492 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB12; Fanout = 1; CLK Node = 'CLK33M' - Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X36_Y0_N1; Fanout = 8; COMB Node = 'CLK33M~input' - Info: 3: + IC(1.438 ns) + CELL(0.311 ns) = 2.667 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~3' - Info: 4: + IC(0.203 ns) + CELL(0.243 ns) = 3.113 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' - Info: 5: + IC(1.732 ns) + CELL(0.000 ns) = 4.845 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' - Info: 6: + IC(1.113 ns) + CELL(0.534 ns) = 6.492 ns; Loc. = FF_X37_Y20_N13; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6]' - Info: Total cell delay = 2.006 ns ( 30.90 % ) - Info: Total interconnect delay = 4.486 ns ( 69.10 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: + Micro hold delay of destination is 0.157 ns -Warning: Can't achieve minimum setup and hold requirement CLK33M along 26 path(s). See Report window for details. -Info: Minimum slack time is -3.786 ns for clock "MAIN_CLK" between source register "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[6]" and destination register "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0]" - Info: + Shortest register to register delay is 1.930 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y18_N19; Fanout = 2; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[6]' - Info: 2: + IC(1.597 ns) + CELL(0.242 ns) = 1.839 ns; Loc. = LCCOMB_X34_Y15_N4; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0]~1' - Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 1.930 ns; Loc. = FF_X34_Y15_N5; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0]' - Info: Total cell delay = 0.333 ns ( 17.25 % ) - Info: Total interconnect delay = 1.597 ns ( 82.75 % ) - Info: - Smallest register to register requirement is 5.716 ns - Info: + Hold relationship between source and destination is 0.000 ns - Info: + Latch edge is 0.000 ns - Info: Clock period of Destination clock "MAIN_CLK" is 30.303 ns with offset of 0.000 ns and duty cycle of 50 - Info: Multicycle Setup factor for Destination register is 1 - Info: Multicycle Hold factor for Destination register is 1 - Info: - Launch edge is 0.000 ns - Info: Clock period of Source clock "MAIN_CLK" is 30.303 ns with offset of 0.000 ns and duty cycle of 50 - Info: Multicycle Setup factor for Source register is 1 - Info: Multicycle Hold factor for Source register is 1 - Info: + Smallest clock skew is 5.758 ns - Info: + Longest clock path from clock "MAIN_CLK" to destination register is 8.630 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'MAIN_CLK' - Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2380; COMB Node = 'MAIN_CLK~input' - Info: 3: + IC(1.360 ns) + CELL(0.733 ns) = 3.074 ns; Loc. = FF_X28_Y18_N31; Fanout = 208; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0]' - Info: 4: + IC(0.922 ns) + CELL(0.243 ns) = 4.239 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' - Info: 5: + IC(0.650 ns) + CELL(0.367 ns) = 5.256 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' - Info: 6: + IC(1.732 ns) + CELL(0.000 ns) = 6.988 ns; Loc. = CLKCTRL_G6; Fanout = 1105; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~clkctrl' - Info: 7: + IC(1.108 ns) + CELL(0.534 ns) = 8.630 ns; Loc. = FF_X34_Y15_N5; Fanout = 1; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0]' - Info: Total cell delay = 2.858 ns ( 33.12 % ) - Info: Total interconnect delay = 5.772 ns ( 66.88 % ) - Info: - Shortest clock path from clock "MAIN_CLK" to source register is 2.872 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'MAIN_CLK' - Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2380; COMB Node = 'MAIN_CLK~input' - Info: 3: + IC(1.357 ns) + CELL(0.534 ns) = 2.872 ns; Loc. = FF_X26_Y18_N19; Fanout = 2; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[6]' - Info: Total cell delay = 1.515 ns ( 52.75 % ) - Info: Total interconnect delay = 1.357 ns ( 47.25 % ) - Info: - Micro clock to output delay of source is 0.199 ns - Info: + Micro hold delay of destination is 0.157 ns -Warning: Can't achieve minimum setup and hold requirement MAIN_CLK along 108 path(s). See Report window for details. -Warning: Can't achieve timing requirement tsu along 6867 path(s). See Report window for details. -Info: Slack time is -4.528 ns for clock "MAIN_CLK" between source clock "MAIN_CLK" and destination register "altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state" - Info: + tsu requirement for source pin and destination register is 1.000 ns - Info: - tsu from clock to input pin is 5.528 ns - Info: + Longest clock to register delay is 8.706 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'MAIN_CLK' - Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2380; COMB Node = 'MAIN_CLK~input' - Info: 3: + IC(4.109 ns) + CELL(0.869 ns) = 5.959 ns; Loc. = PLL_2; Fanout = 4; COMB Node = 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|scandone' - Info: 4: + IC(1.722 ns) + CELL(0.130 ns) = 7.811 ns; Loc. = LCCOMB_X21_Y26_N18; Fanout = 1; COMB Node = 'altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state~0' - Info: 5: + IC(0.198 ns) + CELL(0.130 ns) = 8.139 ns; Loc. = LCCOMB_X21_Y26_N28; Fanout = 1; COMB Node = 'altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state~1' - Info: 6: + IC(0.346 ns) + CELL(0.130 ns) = 8.615 ns; Loc. = LCCOMB_X22_Y26_N16; Fanout = 1; COMB Node = 'altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state~2' - Info: 7: + IC(0.000 ns) + CELL(0.091 ns) = 8.706 ns; Loc. = FF_X22_Y26_N17; Fanout = 8; REG Node = 'altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state' - Info: Total cell delay = 2.331 ns ( 26.77 % ) - Info: Total interconnect delay = 6.375 ns ( 73.23 % ) - Info: + Micro setup delay of destination is -0.015 ns - Info: - Shortest clock path from clock "MAIN_CLK" to destination register is 3.163 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'MAIN_CLK' - Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2380; COMB Node = 'MAIN_CLK~input' - Info: 3: + IC(1.648 ns) + CELL(0.534 ns) = 3.163 ns; Loc. = FF_X22_Y26_N17; Fanout = 8; REG Node = 'altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state' - Info: Total cell delay = 1.515 ns ( 47.90 % ) - Info: Total interconnect delay = 1.648 ns ( 52.10 % ) -Warning: Can't achieve timing requirement tco along 4976 path(s). See Report window for details. -Info: Slack time is -14.84 ns for clock "MAIN_CLK" between source register "interrupt_handler:nobody|INT_LATCH[8]" and destination pin "nIRQ[5]" - Info: + tco requirement for source register and destination pin is 1.000 ns - Info: - tco from clock to output pin is 15.840 ns - Info: + Longest clock path from clock "MAIN_CLK" to source register is 9.460 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'MAIN_CLK' - Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2380; COMB Node = 'MAIN_CLK~input' - Info: 3: + IC(1.360 ns) + CELL(0.733 ns) = 3.074 ns; Loc. = FF_X28_Y18_N31; Fanout = 208; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[0]' - Info: 4: + IC(0.922 ns) + CELL(0.243 ns) = 4.239 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK~1' - Info: 5: + IC(0.650 ns) + CELL(0.367 ns) = 5.256 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 3; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|PIXEL_CLK' - Info: 6: + IC(1.232 ns) + CELL(0.733 ns) = 7.221 ns; Loc. = FF_X18_Y15_N21; Fanout = 5; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VSYNC' - Info: 7: + IC(0.716 ns) + CELL(0.308 ns) = 8.245 ns; Loc. = LCCOMB_X15_Y15_N6; Fanout = 1; COMB Node = 'interrupt_handler:nobody|INT_LATCH[8]~19' - Info: 8: + IC(0.681 ns) + CELL(0.534 ns) = 9.460 ns; Loc. = FF_X16_Y12_N5; Fanout = 3; REG Node = 'interrupt_handler:nobody|INT_LATCH[8]' - Info: Total cell delay = 3.899 ns ( 41.22 % ) - Info: Total interconnect delay = 5.561 ns ( 58.78 % ) - Info: + Micro clock to output delay of source is 0.199 ns - Info: + Longest register to pin delay is 6.181 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y12_N5; Fanout = 3; REG Node = 'interrupt_handler:nobody|INT_LATCH[8]' - Info: 2: + IC(0.325 ns) + CELL(0.241 ns) = 0.566 ns; Loc. = LCCOMB_X16_Y12_N20; Fanout = 1; COMB Node = 'interrupt_handler:nobody|_~17' - Info: 3: + IC(0.198 ns) + CELL(0.130 ns) = 0.894 ns; Loc. = LCCOMB_X16_Y12_N22; Fanout = 1; COMB Node = 'interrupt_handler:nobody|nIRQ[5]' - Info: 4: + IC(1.158 ns) + CELL(4.129 ns) = 6.181 ns; Loc. = IOOBUF_X0_Y12_N16; Fanout = 1; COMB Node = 'nIRQ[5]~output' - Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 6.181 ns; Loc. = PIN_P5; Fanout = 0; PIN Node = 'nIRQ[5]' - Info: Total cell delay = 4.500 ns ( 72.80 % ) - Info: Total interconnect delay = 1.681 ns ( 27.20 % ) -Info: Slack time is -11.944 ns between source pin "nFB_CS1" and destination pin "FB_AD[18]" - Info: + Longest pin to pin requirement is 1.000 ns - Info: - Longest pin to pin delay is 12.944 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T8; Fanout = 1; PIN Node = 'nFB_CS1' - Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X14_Y0_N29; Fanout = 59; COMB Node = 'nFB_CS1~input' - Info: 3: + IC(1.591 ns) + CELL(0.241 ns) = 2.750 ns; Loc. = LCCOMB_X27_Y14_N12; Fanout = 68; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE_CS~1' - Info: 4: + IC(0.915 ns) + CELL(0.130 ns) = 3.795 ns; Loc. = LCCOMB_X29_Y10_N14; Fanout = 12; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HDB_CS' - Info: 5: + IC(0.302 ns) + CELL(0.342 ns) = 4.439 ns; Loc. = LCCOMB_X29_Y10_N18; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[2]~44' - Info: 6: + IC(0.648 ns) + CELL(0.243 ns) = 5.330 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[2]~48' - Info: 7: + IC(0.807 ns) + CELL(0.243 ns) = 6.380 ns; Loc. = LCCOMB_X28_Y12_N12; Fanout = 1; COMB Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|lpm_bustri_WORD:$00000|lpm_bustri:lpm_bustri_component|dout[2]~55' - Info: 8: + IC(0.200 ns) + CELL(0.130 ns) = 6.710 ns; Loc. = LCCOMB_X28_Y12_N30; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~180_RESYN4_BDD5' - Info: 9: + IC(1.088 ns) + CELL(0.242 ns) = 8.040 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 1; COMB Node = 'FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|FB_AD[18]~180' - Info: 10: + IC(0.876 ns) + CELL(4.028 ns) = 12.944 ns; Loc. = IOOBUF_X20_Y0_N23; Fanout = 1; COMB Node = 'FB_AD[18]~output' - Info: 11: + IC(0.000 ns) + CELL(0.000 ns) = 12.944 ns; Loc. = PIN_V9; Fanout = 0; PIN Node = 'FB_AD[18]' - Info: Total cell delay = 6.517 ns ( 50.35 % ) - Info: Total interconnect delay = 6.427 ns ( 49.65 % ) -Warning: Can't achieve timing requirement tpd along 514 path(s). See Report window for details. -Warning: Can't achieve timing requirement th along 117 path(s). See Report window for details. -Info: Minimum slack time is -401 ps for clock "MAIN_CLK" between source pin "FB_AD[25]" and destination register "Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[9]" - Info: + th requirement for source pin and destination register is 1.000 ns - Info: - th from clock to input pin is 1.401 ns - Info: + Longest clock path from clock "MAIN_CLK" to destination register is 4.679 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'MAIN_CLK' - Info: 2: + IC(0.000 ns) + CELL(0.981 ns) = 0.981 ns; Loc. = IOIBUF_X0_Y21_N1; Fanout = 2380; COMB Node = 'MAIN_CLK~input' - Info: 3: + IC(3.164 ns) + CELL(0.534 ns) = 4.679 ns; Loc. = FF_X30_Y10_N5; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[9]' - Info: Total cell delay = 1.515 ns ( 32.38 % ) - Info: Total interconnect delay = 3.164 ns ( 67.62 % ) - Info: + Micro hold delay of destination is 0.157 ns - Info: - Shortest pin to register delay is 3.435 ns - Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA9; Fanout = 1; PIN Node = 'FB_AD[25]' - Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X27_Y0_N8; Fanout = 59; COMB Node = 'FB_AD[25]~input' - Info: 3: + IC(2.175 ns) + CELL(0.342 ns) = 3.435 ns; Loc. = FF_X30_Y10_N5; Fanout = 4; REG Node = 'Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[9]' - Info: Total cell delay = 1.260 ns ( 36.68 % ) - Info: Total interconnect delay = 2.175 ns ( 63.32 % ) -Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details. -Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details -Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 65 warnings - Info: Peak virtual memory: 238 megabytes - Info: Processing ended: Wed Dec 15 02:25:23 2010 - Info: Elapsed time: 00:00:09 - Info: Total CPU time (on all processors): 00:00:11 - - diff --git a/FPGA_by_Fredi/firebee1.tan.summary b/FPGA_by_Fredi/firebee1.tan.summary index 219f117..2b4b381 100644 --- a/FPGA_by_Fredi/firebee1.tan.summary +++ b/FPGA_by_Fredi/firebee1.tan.summary @@ -3,203 +3,183 @@ Timing Analyzer Summary -------------------------------------------------------------------------------------- Type : Worst-case tsu -Slack : -4.528 ns +Slack : -10.339 ns Required Time : 1.000 ns -Actual Time : 5.528 ns -From : MAIN_CLK -To : altpll_reconfig1:inst7|altpll_reconfig1_pllrcfg_t4q:altpll_reconfig1_pllrcfg_t4q_component|idle_state +Actual Time : 11.339 ns +From : FB_SIZE1 +To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|MR2[2] From Clock : -- To Clock : MAIN_CLK -Failed Paths : 6867 +Failed Paths : 10192 Type : Worst-case tco -Slack : -14.840 ns +Slack : -14.371 ns Required Time : 1.000 ns -Actual Time : 15.840 ns -From : interrupt_handler:nobody|INT_LATCH[8] -To : nIRQ[5] +Actual Time : 15.371 ns +From : interrupt_handler:nobody|RTC_ADR[0] +To : FB_AD[18] From Clock : MAIN_CLK To Clock : -- -Failed Paths : 4976 +Failed Paths : 5354 Type : Worst-case tpd -Slack : -11.944 ns +Slack : -13.264 ns Required Time : 1.000 ns -Actual Time : 12.944 ns +Actual Time : 14.264 ns From : nFB_CS1 To : FB_AD[18] From Clock : -- To Clock : -- -Failed Paths : 514 +Failed Paths : 538 Type : Worst-case th -Slack : -0.401 ns +Slack : -0.110 ns Required Time : 1.000 ns -Actual Time : 1.401 ns -From : FB_AD[25] -To : Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_HBE[9] +Actual Time : 1.110 ns +From : VD[31] +To : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[31] From Clock : -- To Clock : MAIN_CLK -Failed Paths : 117 +Failed Paths : 2 -Type : Clock Setup: 'CLK33M' -Slack : -5.966 ns -Required Time : 33.00 MHz ( period = 30.303 ns ) +Type : Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_qks2:auto_generated|clk[0]' +Slack : -7.918 ns +Required Time : 25.00 MHz ( period = 39.999 ns ) Actual Time : N/A -From : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 -To : Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] -From Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] -To Clock : CLK33M -Failed Paths : 3741 - -Type : Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' -Slack : -4.615 ns -Required Time : 24.98 MHz ( period = 40.033 ns ) -Actual Time : N/A -From : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 -To : Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] -From Clock : altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] -To Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] -Failed Paths : 3741 +From : Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[6] +To : Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_OFF +From Clock : MAIN_CLK +To Clock : altpll3:inst13|altpll:altpll_component|altpll_qks2:auto_generated|clk[0] +Failed Paths : 4748 Type : Clock Setup: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' -Slack : -4.294 ns -Required Time : 95.92 MHz ( period = 10.425 ns ) +Slack : -6.799 ns +Required Time : 96.01 MHz ( period = 10.416 ns ) Actual Time : N/A -From : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|altsyncram_gj81:FIFOram|ram_block1a1~portb_address_reg0 -To : Video:Fredi_Aschwanden|lpm_muxDZ:inst62|lpm_mux:lpm_mux_component|mux_dcf:auto_generated|external_latency_ffsa[35] -From Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] +From : Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[6] +To : Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|DPO_OFF +From Clock : MAIN_CLK To Clock : altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] -Failed Paths : 3741 +Failed Paths : 4694 Type : Clock Setup: 'MAIN_CLK' -Slack : -4.261 ns +Slack : -5.955 ns Required Time : 33.00 MHz ( period = 30.303 ns ) Actual Time : N/A -From : FB_ALE -To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a7 -From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] +From : Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|nBLANK +To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF68901IP_TOP_SOC:I_MFP|WF68901IP_INTERRUPTS:I_INTERRUPTS|\EDGE_ENA:LOCK[3] +From Clock : altpll3:inst13|altpll:altpll_component|altpll_qks2:auto_generated|clk[0] To Clock : MAIN_CLK -Failed Paths : 27347 +Failed Paths : 41276 Type : Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' -Slack : -2.673 ns +Slack : -5.567 ns Required Time : 132.01 MHz ( period = 7.575 ns ) Actual Time : N/A -From : FB_ALE -To : Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|BUS_CYC -From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] +From : Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CLR_FIFO +To : Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CLR_FIFO_SYNC +From Clock : altpll3:inst13|altpll:altpll_component|altpll_qks2:auto_generated|clk[0] To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] -Failed Paths : 86 +Failed Paths : 129 + +Type : Clock Setup: 'altpll1:inst|altpll:altpll_component|altpll_d4m2:auto_generated|clk[1]' +Slack : -4.614 ns +Required Time : 16.00 MHz ( period = 62.499 ns ) +Actual Time : N/A +From : lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[19] +To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF5380_TOP_SOC:I_SCSI|WF5380_REGISTERS:I_REGISTERS|ICR[4] +From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] +To Clock : altpll1:inst|altpll:altpll_component|altpll_d4m2:auto_generated|clk[1] +Failed Paths : 2882 Type : Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' -Slack : -1.712 ns +Slack : -3.520 ns Required Time : 66.00 MHz ( period = 15.151 ns ) Actual Time : N/A From : FB_ALE -To : Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ -From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] +To : lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] +From Clock : altpll3:inst13|altpll:altpll_component|altpll_qks2:auto_generated|clk[0] To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] Failed Paths : 29 Type : Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' -Slack : 1.672 ns +Slack : 2.410 ns Required Time : 132.01 MHz ( period = 7.575 ns ) Actual Time : N/A -From : Video:Fredi_Aschwanden|lpm_ff0:inst13|lpm_ff:lpm_ff_component|dffs[2] -To : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[2]~DFFHI -From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] +From : Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_DDR_WR +To : Video:Fredi_Aschwanden|inst90~_Duplicate_2 +From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] Failed Paths : 0 Type : Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' -Slack : 2.965 ns +Slack : 2.966 ns Required Time : 132.01 MHz ( period = 7.575 ns ) Actual Time : Restricted to 500.00 MHz ( period = 2.000 ns ) -From : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[6] -To : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[6] +From : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[29] +To : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[29] From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] Failed Paths : 0 Type : Clock Setup: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' -Slack : 5.299 ns +Slack : 5.144 ns Required Time : 132.01 MHz ( period = 7.575 ns ) Actual Time : N/A -From : Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[3] -To : Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[3] +From : Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[4] +To : Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[4] From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] Failed Paths : 0 -Type : Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' -Slack : 28.590 ns -Required Time : 15.99 MHz ( period = 62.552 ns ) -Actual Time : 186.15 MHz ( period = 5.372 ns ) -From : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|RD_In -To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_DIGITAL_PLL:I_DIGITAL_PLL|\EDGEDETECT:LOCK -From Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] -To Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] -Failed Paths : 0 - -Type : Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' -Slack : 498.663 ns -Required Time : 2.00 MHz ( period = 500.416 ns ) -Actual Time : Restricted to 500.00 MHz ( period = 2.000 ns ) -From : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] -To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] -From Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] -To Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] -Failed Paths : 0 - -Type : Clock Setup: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' -Slack : 1997.239 ns +Type : Clock Setup: 'altpll3:inst13|altpll:altpll_component|altpll_qks2:auto_generated|clk[2]' +Slack : 26.171 ns Required Time : 0.50 MHz ( period = 1999.998 ns ) -Actual Time : 362.45 MHz ( period = 2.759 ns ) -From : lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[0] -To : lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[17] -From Clock : altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] -To Clock : altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] +Actual Time : N/A +From : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF6850IP_TOP_SOC:I_ACIA_KEYBOARD|WF6850IP_TRANSMIT:I_UART_TRANSMIT|SHIFT_REG[0] +To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_TX +From Clock : MAIN_CLK +To Clock : altpll3:inst13|altpll:altpll_component|altpll_qks2:auto_generated|clk[2] Failed Paths : 0 Type : Clock Hold: 'MAIN_CLK' -Slack : -3.786 ns +Slack : -3.299 ns Required Time : 33.00 MHz ( period = 30.303 ns ) Actual Time : N/A -From : Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VDL_VCT[6] -To : Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|VERZ[1][0] +From : Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|ACP_VCTR[6] +To : Video:Fredi_Aschwanden|VIDEO_MOD_MUX_CLUTCTR:VIDEO_MOD_MUX_CLUTCTR|CCSEL[2] From Clock : MAIN_CLK To Clock : MAIN_CLK -Failed Paths : 108 +Failed Paths : 529 -Type : Clock Hold: 'CLK33M' -Slack : -0.687 ns -Required Time : 33.00 MHz ( period = 30.303 ns ) +Type : Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_qks2:auto_generated|clk[0]' +Slack : -0.640 ns +Required Time : 25.00 MHz ( period = 39.999 ns ) Actual Time : N/A From : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] To : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] -From Clock : CLK33M -To Clock : CLK33M -Failed Paths : 26 +From Clock : altpll3:inst13|altpll:altpll_component|altpll_qks2:auto_generated|clk[0] +To Clock : altpll3:inst13|altpll:altpll_component|altpll_qks2:auto_generated|clk[0] +Failed Paths : 33 -Type : Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2]' -Slack : -0.454 ns -Required Time : 24.98 MHz ( period = 40.033 ns ) +Type : Clock Hold: 'altpll1:inst|altpll:altpll_component|altpll_d4m2:auto_generated|clk[1]' +Slack : 0.453 ns +Required Time : 16.00 MHz ( period = 62.499 ns ) Actual Time : N/A -From : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] -To : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] -From Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] -To Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[2] -Failed Paths : 26 +From : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|wrptr_g[6] +To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|dcfifo0:RDF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0hh1:auto_generated|altsyncram_bi31:fifo_ram|ram_block11a0~porta_address_reg0 +From Clock : altpll1:inst|altpll:altpll_component|altpll_d4m2:auto_generated|clk[1] +To Clock : altpll1:inst|altpll:altpll_component|altpll_d4m2:auto_generated|clk[1] +Failed Paths : 0 -Type : Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1]' +Type : Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_qks2:auto_generated|clk[2]' Slack : 0.502 ns -Required Time : 15.99 MHz ( period = 62.552 ns ) +Required Time : 0.50 MHz ( period = 1999.998 ns ) Actual Time : N/A -From : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1 -To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|WF1772IP_TOP_SOC:I_FDC|WF1772IP_CONTROL:I_CONTROL|WG~_Duplicate_1 -From Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] -To Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[1] +From : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] +To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[0] +From Clock : altpll3:inst13|altpll:altpll_component|altpll_qks2:auto_generated|clk[2] +To Clock : altpll3:inst13|altpll:altpll_component|altpll_qks2:auto_generated|clk[2] Failed Paths : 0 Type : Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0]' @@ -214,7 +194,7 @@ Failed Paths : 0 Type : Clock Hold: 'altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0]' Slack : 0.502 ns -Required Time : 95.92 MHz ( period = 10.425 ns ) +Required Time : 96.01 MHz ( period = 10.416 ns ) Actual Time : N/A From : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] To : Video:Fredi_Aschwanden|lpm_fifoDZ:inst63|scfifo:scfifo_component|scfifo_lk21:auto_generated|a_dpfifo_oq21:dpfifo|low_addressa[6] @@ -222,62 +202,42 @@ From Clock : altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generat To Clock : altpll4:inst22|altpll:altpll_component|altpll_c6j2:auto_generated|clk[0] Failed Paths : 0 -Type : Clock Hold: 'altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0]' -Slack : 0.564 ns -Required Time : 2.00 MHz ( period = 500.416 ns ) -Actual Time : N/A -From : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] -To : FalconIO_SDCard_IDE_CF:Wolfgang_Foerster_and_Fredi_Aschwanden|AMKB_REG[4] -From Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] -To Clock : altpll3:inst13|altpll:altpll_component|altpll_41p2:auto_generated|clk[0] -Failed Paths : 0 - -Type : Clock Hold: 'altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0]' -Slack : 0.825 ns -Required Time : 0.50 MHz ( period = 1999.998 ns ) -Actual Time : N/A -From : lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] -To : lpm_counter0:inst18|lpm_counter:lpm_counter_component|cntr_mph:auto_generated|counter_reg_bit[10] -From Clock : altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] -To Clock : altpll1:inst|altpll:altpll_component|altpll_pul2:auto_generated|clk[0] -Failed Paths : 0 - -Type : Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' -Slack : 1.825 ns -Required Time : 132.01 MHz ( period = 7.575 ns ) -Actual Time : N/A -From : Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[6] -To : Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[6] -From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] -To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] -Failed Paths : 0 - Type : Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4]' -Slack : 2.664 ns +Slack : 1.775 ns Required Time : 66.00 MHz ( period = 15.151 ns ) Actual Time : N/A -From : FB_ALE -To : lpm_ff0:inst1|lpm_ff:lpm_ff_component|dffs[2] +From : Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ +To : Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|CPU_REQ From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] Failed Paths : 0 -Type : Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' -Slack : 3.263 ns +Type : Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2]' +Slack : 1.829 ns Required Time : 132.01 MHz ( period = 7.575 ns ) Actual Time : N/A -From : Video:Fredi_Aschwanden|lpm_ff0:inst14|lpm_ff:lpm_ff_component|dffs[29] -To : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[29]~DFFLO -From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[4] +From : Video:Fredi_Aschwanden|DDR_CTR:DDR_CTR|SR_VDMP[7] +To : Video:Fredi_Aschwanden|lpm_ff5:inst97|lpm_ff:lpm_ff_component|dffs[7] +From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[0] +To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[2] +Failed Paths : 0 + +Type : Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3]' +Slack : 2.585 ns +Required Time : 132.01 MHz ( period = 7.575 ns ) +Actual Time : N/A +From : Video:Fredi_Aschwanden|inst90~_Duplicate_4 +To : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|ddio_outa[30]~DFFHI +From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[3] Failed Paths : 0 Type : Clock Hold: 'altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1]' -Slack : 4.336 ns +Slack : 4.335 ns Required Time : 132.01 MHz ( period = 7.575 ns ) Actual Time : N/A -From : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[2] -To : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[2] +From : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_cell_l[12] +To : Video:Fredi_Aschwanden|altddio_bidir0:inst1|altddio_bidir:altddio_bidir_component|ddio_bidir_3jl:auto_generated|input_latch_l[12] From Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] To Clock : altpll2:inst12|altpll:altpll_component|altpll_isv2:auto_generated|clk[1] Failed Paths : 0 @@ -290,7 +250,7 @@ From : To : From Clock : To Clock : -Failed Paths : 51319 +Failed Paths : 70406 -------------------------------------------------------------------------------------- diff --git a/FPGA_by_Fredi/firebeei1.qws b/FPGA_by_Fredi/firebeei1.qws deleted file mode 100644 index 89bdcec..0000000 --- a/FPGA_by_Fredi/firebeei1.qws +++ /dev/null @@ -1,27 +0,0 @@ -[ProjectWorkspace] -ptn_Child1=Frames -[ProjectWorkspace.Frames] -ptn_Child1=ChildFrames -[ProjectWorkspace.Frames.ChildFrames] -ptn_Child1=Document-0 -ptn_Child2=Document-1 -ptn_Child3=Document-2 -ptn_Child4=Document-3 -[ProjectWorkspace.Frames.ChildFrames.Document-0] -ptn_Child1=ViewFrame-0 -[ProjectWorkspace.Frames.ChildFrames.Document-0.ViewFrame-0] -DocPathName=firebee1.bdf -DocumentCLSID={7b19e8f2-2bbe-11d1-a082-0020affa5bde} -IsChildFrameDetached=False -IsActiveChildFrame=False -ptn_Child1=StateMap -[ProjectWorkspace.Frames.ChildFrames.Document-1] -ptn_Child1=ViewFrame-0 -[ProjectWorkspace.Frames.ChildFrames.Document-1.ViewFrame-0] -DocPathName=FalconIO_SDCard_IDE_CF/FalconIO_SDCard_IDE_CF.vhd -DocumentCLSID={ca385d57-a4c7-11d1-a098-0020affa43f2} -IsChildFrameDetached=False -IsActiveChildFrame=False -ptn_Child1=StateMap -[ProjectWorkspace.Frames.ChildFrames.Document-1.ViewFrame-0.StateMap] -AFC_IN_REPORT=False diff --git a/FPGA_by_Fredi/incremental_db/README b/FPGA_by_Fredi/incremental_db/README new file mode 100644 index 0000000..6191fbe --- /dev/null +++ b/FPGA_by_Fredi/incremental_db/README @@ -0,0 +1,11 @@ +This folder contains data for incremental compilation. + +The compiled_partitions sub-folder contains previous compilation results for each partition. +As long as this folder is preserved, incremental compilation results from earlier compiles +can be re-used. To perform a clean compilation from source files for all partitions, both +the db and incremental_db folder should be removed. + +The imported_partitions sub-folder contains the last imported QXP for each imported partition. +As long as this folder is preserved, imported partitions will be automatically re-imported +when the db or incremental_db/compiled_partitions folders are removed. + diff --git a/FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.cmp.cdb b/FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.cmp.cdb new file mode 100644 index 0000000000000000000000000000000000000000..02d4502eef5a779b397c54db97384993da1e0770 GIT binary patch literal 957707 zcmZU)XH*m47dEOQprD}A6^Mw^doLk~2q*|a={58sgx&%Hl&W;4DkUJ&q)BffNQclt zYUmI{hlCnRxcvV2z4v~&Yu1``X4WZt=Ipcgv!6Xfd+pk_QtIp1T&@nqtGd3eho_^f z%VSv~(Z?^m9i43+i%W_;77-T~lMogY5fyo?W9#ALXl?sg+tS+UvDjlB^~VObR*zL| z9KEi(K`!*J#<+G(^*hb~${XbWE3Q#z{@>Sr*SDH)XDg`b;T9Bc-FuSoVQZ5!Of%(n zbk7gJ@Oum@Uql~Y*L-sOUdmGen!+AhRT~yHCDW78xUP@ciG?DM<4Eq;Svy2a9wHCd}upDhy4nCk?jb zJXT-5rB{oq0g)a68PX{-asmKS`ux!VyddURTN$5VOFZqZmm7)hwN0_C)I5u9fE~0_-qvyaBEY zcP}IkR*JT}Fg`k%k{Q*YfRYzSRMp4%IbETsJ-ZqdZ<&p z+$=a$9#`zLh*VGfagyrF6D5qv@@(XK^adnC{4)h#)R2-g(}O@HWd3^R;b&H{hc7RM zxAva}!ZTaH=$k(}uxJvl(5zgcbE;IB^ubpS_83f?WGk1ECblPWmOj3gP;u@J z$_*Qc4t+lTo%VmDxzZNCg%KtCNOn_dUK$CkLCr z5P;~&!#9V$2|{nW{cy`K%&j$a;-Q=LRb~)2E1*t2wCCYFRiSd-Kn2jMiutGLJcam* zPMy=Py@vWEvzd*ocEwKlf-R+NqUoZ}ydCs3V8#$xdY*)sL|FTLZEin`9$|l(vBA_f zL_wO-mu`u><+#MQ>@lh-=fH*_^R&^FXu=d0w@BBF+hFEu6L$;V1pk3FoeM$NEnQ@-Ah$`na$4{i&avp(0H;6`en!eN~ zO3QI104S4}yuhTMb;2izVsFtTj<)w1%x*5Zo7*QJ%Oq3pzoh%u?H8?T3yeLXit0+m zAAl4YkE^4i>qaX)DA|}ML{n%s*Bskqs@r(8$dp+ss!t-c&lToZ+WgY=8}0$}Rk+vo ztz{5k(^LoLwe@7C6ud-5y_>8^B!$9Jx|UpaWQz@_5|(${(j=?k8BL&&kZQWl#F*a& zP_Z+4cWiWQ1(?|#EfvPmJUS}ar7U5Y<=0J65Q>pbPGo2Qg+zA}fSPIL9zU*AaT{av z_KMCE=J$0>wLOw4BH-2%KXhclxde9q(|f|~A!q~Rdq8(=LG~KCo|Yqi&vB_kJO$^@ zF(k50EHZt?X~Z6-k0n>3%U6b{f#o{hs`|AG$@IQa!qacHn*eVr2zM$x-4RYEi_*d; z4C2l_p!j@`oIAppeFj=^dA%^*vK8#dXC-0JIlq|l?oKa)44}aD4egS`f-Z2ipi&go z7A~Pq9W|(oD3B33CLrmV0He#f^$u3+_X;XQ`1na}$KlKT%mnJg2WFpA%|Q?ej-h<7 zUr0Y*#ZJzC+A)-AT55WP7W|#9hr^6tH5P~7lXKzQ@zw)UG!IsshsGpA>uxtUKV`~T z4$0DTC(tW8h~x)+q8|HY{Ry1cy7{9d{;YaWG)<$Ra`Y`0cmOM^$K}>XTFMf_bWHCd zmpODHg?EPdD>|v<$-_I>-ohREn2h4K|#pPVLXqcHO&kl~-70cV8hk6-)H@kKcVji}o8 zYcJqwJLsW4T_gO>xC??@fSJO4x90{$voM{8hJG6NIakhP>1(Y*leBzin!&LXKSNNz z4(c({GNam!ooazRss+cHVG#pK!;M8z{{pV>eVt9Hy}iI)4mMh+iQn7!&XhaUDLH#9i3*6a`p1~&E!dat`zWej?j=|B=-T|%F3_!NDf6Xpi57v6SE&R5_bNQ z6Q!vQvt&Uq-u=y6c20i>7G=N$H|$D%HlIS%SKxIQpH)skA~XDWFsY7xI;iY}&-iF503PWN#GB>K&a1R9N=+oijikOk57s9Yu~d8 z9nvW@?!3mr@;^UDp4_@pEV@!R^=NxTEuyS8@Z~0qcWC7$H}k)um>~nx;jt4LB8Ot~ zZA(L;egnBwt%IvJ&1G$Q=m28}k2QtNH64*>z9lEa?B?L{w}-T2S^DmHI^AiJ7T!`I zM8A?enJHgyqHi~v+V)f3UWhsO(#>WXkQU0}W*}<$`AC$OwggCFq^!%^m3sP>jO(Nb zdw$@zd}Pv{=57Big|L1E5bOK7I0jclX!s4DW@Xu%WY|b=lOB=8772;+ zWK0^#DB&6D*_osNw{qC_>b(iMaqoCOck( zHlAs4lQre@h{Q-F)|&86g2TL0!Th|IT+d+rN3~bfk~NG&%Q1Ud)SMTF%0LIK?dt&F z`Qg8SEamDT_LX7zwKN`&eaW;8_h%zn z3+2kyP4`Y(3fR6-X!Chz>=gp_zPsM$kP$@NP+vTdtJzY>P%S6gO*1N;F7M)>&F zgsy!(Q;{wVj(DC_!VKzY)k*bJ*P=pbaD&X&0$GwZTIr!N>=}EO%@eKC$&Tnm=k=W& zf-ZZZ-z0D(fV4??KW0r=`Lj5?Tup#|G~99h7RdW^Ihu+J5%PoXj%~Q($n`*=D);w$ z5shK+m%Hm$=gGqUwCRKwazpamT0~a4a%G`rVNO}mK;?{4K4BjAoOACzP22B;rzUc+ zLSQl_-@GLFAnURbIdd=-Ca})8ws}7~(#z6VE(C10TwEE_MolFQY9sR|0)xUC9jAv}+~m5z4o%D=JyipeGwT zLC*J$-&flF>^f-=k<^@nKbVLKOk?tq3jM1;T9->IXO>2p^!!I19kmcJkohnRi z^w3vK8lhuY;_BkNbB}}L^JfM!v^q$j`2jl)b~Ub^>M$;Enb&x4v*%SZHCCf+EqOPG z@Pc_v1N#DHX_Th}Y$J%u;rFURJKncf`1nzl4I+vHyM4S_Aspqp#&VzH*TNu_QB1!D zcd#(ycmq>nk%S*MZ+ZE;u4y&j=6+j!0UjF>rNOO)k6q_5vyuRTkuTUq;i(>?4We1H z9tyE1GG3uf*oq*-uUl zHE3X6BYvJ=p{Lvk5n^<`5-XX39&n`_z|8mn5(>FD%qO(gS3pqVXHLOmt?QtV?T0Amf0h!L8W4Cyn;MP3%Yq6 z(eGD@!%Q~X_v0Qt1R@lEED^lcaQ zme0HIH8FP7HQ}z{B`e$HNeW(!s&deqE@ro!9TX_=P^Xz(L9sU(>79K7BQ0;b|Jb~t zfXJxF3HrxxJ{rQ_HcKpFMqGI641MgLtjH=tC;zjm_r2JY0*hA#656&_cl%7s$b}{VG=yV&7jsL2VEk< z*emK!e2c(6iUrQ8VrJeOZJ5pPI%UN|qNJ~hA$+;;(I~QX!WD!7LsU<=c>HPe5N@FD zmE~f8uL0^lenB3T`hRkJ83cYuzpiyi+M#OJ;x*TlK+`3`@ekTIa6}Y7cBF2EcOjL5hUc4^<)iq7 zy0yGWf^y+GJv}1yMzdM>&#K8j%*@KTR2%FfoQ}RU(h?}JyWh!85hx3YoG8$72QzgA z%ITr_L8~nJp2WL)E^Hu6mQi-5{B}8*F_tJ66)p5ehpU5EFo;7lCe;lUBg_=t?Y7K0 z^>XYP?Tio;p}qKZmV-j98!wNs(g;xkUtvBf&E!)`3Ac^*?mPA1RZ!4mPNiAAiV1XP z#=;04$`WW=ym~+uuQC2X=@lC8)Hw+GF%*8a*)!YKY;Ss^KXC~t%XNJAQOx#o3^kV? zR~p83F8`nlQ+3Zq^JG!$2~kGb)08@NnNwVNZ9G1=46TeU_x-fLo;H`XyC3%Gd-(~>sO`D}=r6~cGY?IC zLIF4u>tXvT63rhd@M2>s&%E-pg^m%Pu|J0)_9Rl92-Ox-e$|j*uQijp?~Xr~S%$8s zy-B`LA3GXi-JY8&G*s`iziI95gx)`}eDsxR*~$^0kio3^X&))ga14L8u*t_N(s5RaraQoX zUtZ4fIJ;}znD6zVbSQoaj#|zd>`oS5+lQMHLqK46+8j>7DQPhLW+&LO^>#}DJi+Xy zG!)SLx;5#X{-PE?T7LUSV#~`-_ozfQq;Ra?t*G+VTmDEJ_NRrXMIfjnL>gk3Szl*X z0#{Gj8y(+&o0WYPk})q^BVXnMmHc>wSGnQ0^i&T*IM~*`9ojvX`OVb>2mh zO@7Y24*H5V2%u5oHV@g{OUgny-(f;KXaod7t1W|gS_C1LGi#@-#RA#}iKgR9)pVxQ z1DF?5^iPMn0~`70QxC<$nZn8m$}DXGJpLn8{tuUxM?SY?ukr{^MbPdiyM%IFN}cM0 z;BCMmOt*5Q2-^xn?tL>M*O5qMl75hoV)DK=@I{8-DLj5NG*w_oxt@OO1tvW5H67G*9tmT6HW1u)<+#Sioh@m#CcBR~K7A@FaG6(a|Ef zgF?_c#%^Xv;R3%$FYO*_ngqo}x>;s^_bYlsqbal?m4zO{GL2~h;aMlQPm!7()^c|^ z)Zk}-m4Ok%_RAIK!Fp#!f~Wa`@}CO2HSvctjwU`j>EUiB1Zj@$v+DBHy&hd4_rlnf zA*kJSqODP(ia1x6!$zKn2+Gkae;3(y{M=1YHl3`tDa;r(H~$o>f535oZ9~phufqJ7 zK?-54_{~0zMoqUf&sew$bZUZvBNNO&e>0u13f3InWLjZpm&Etw4CSoz=YnCbbO6^e z%-FvU%*oy4c%e-Kx~ThQ)rGsAS$gn1e2JH4E7+BQNlvw4VdjjQ`b7r2QWy zvr6{=uXI<^n%40|l~-(5;1B`x;k2NOX%&EDS-vuF=ZS(7q>PD7s_THZtZ7z zOdKOFXSru_o2bdjJrK@WdD&XCXB`JzdCg?LSGoY32nKF1;ecneRj9*iwT#2PF~E5} zH3Gj{km1>?Gbne_wx4yuTD)&G!EC?nm`?pTxZhE@`hCX6!!=MmYm#Td1QP7zyW7gA)A&b(1+GA_*tg9%dFTby3sjApE{oY3XHEi&y} zMUo$2N(?L@S_SNPuB09-EFZH>uyGdz0S{M-0IuZ#@C9_kRVO(86f=*L%nuShj4pz_ zxd>r+u>~u0gr{{y{_kY%1ouP9)wJ$4)Pjb-)NWUG9kH$#KN|GalEfg}vGR#V)zbj> zf9UX|@S#RHW=kGlYV7#`KEvMyF8L(JwDTN~uwI%(wxg0WkzNT`{W#I-90c3~KbdQ!XQjn73 z-TafR(P0;x(qiG@>u*bxgV)-9Q5>iRVcWYjMY{l(SCE30>{CMOJzFYnYp&TwlG`Iu z5t*k8nupOX3khsKQZ|vnvk52z=%-yxX`4u}%d3S=*H;TpQa^X|QT8a_KxxULg+S$P zyMfv-?jFk~+tRe(*`y>P&c7gDRpkiVa$AL{W5T-O;`F030{9}dbJ;PX8MhKozu@?D z$rMrsuv2w|Hu3nt@p?xl;g5K%w4boPH%Nk)l}icm-SI9B%bru)7S_I8b%j*bmv^@R zN=mX%Z8-`x^6O!LB{Rq;-n3K`?KHh$+BkUkuIpYLjJSV`WK#K$DZkBkX{W~Uz1Rc?-rQm9H%`+d)lf$td7-GBsa{;01y{GL&nMFCO{ z;~*}w1-2)g9*l<*PAVi1qd(DQUBuS$1`%}Lw^AMBsk}~;gYgADTFu8r1v|4ahQzz8 zPIVIBgGE|4pZ@vO8R_8w=Pd3?pFA+~JGg6(03qY_Ko7+$1^`AT)0b@#{Wgyg*&Mh1 zGV;Jkr~R6=;3YY}_Oz5oE|y`F(m4Q0!0COugP355fQw6v2iiB;6WL3gioo^+$(~vZ zgD3MqDAUOkDQuYc)-NZTz|_;iz~R1bW!Va(kjIN4vr)6vzn-sqv+8$up<*oiTEC<9 zo>;fVZnX)SwTo}!5sJH?=WOI@o@iCNld-f-kNz}8h~*m^EMPAqqA1qKI)(nO7n%*# zwFyi2EOi!(VZD?0U#wh)cAeQ$eAAKUP&*R8-)Hfoa_dSCjekxrCz6%tJT^m&H__|H zc|sl@7&R{x%52rEG_+v%iP}n3WR`&rywJU~k9mQVtmq!)J#$=+Vh5pqU*A)!Pj7$j zP;j5NO8(|5WJqX2#Vq6;ojO7~H5v} zk(*7`;wwxZTXy{+3{biSk@9F(A}7!xH^D%sF*<__1cgN!X}O$z8mwDl-tKDrsBv0b z(>w%tZ`xpo56?qX*^LD1*{rjdJeKhqpVew?L-wQyGhIO6!khHe`0w<6{{o3%X%W85 z*N6f>y2AwgT7?2az+O6X<}J~hiwjeu`3T@DPfxx(Y_~?Uvm98#!#-&<#Hl!M0mcs{ zMlzY7VWT^1H++e{^qq4HEebH)#f%kR&)3DVMFp)`VJRJeYSU8Ba#8EkJOX+=eFjFY z*-|kbGx?9wmE2EX6?}MxIMFc(8FhyNy(q4HKsv(aPmev~_Y- z7I5R`#Rn?&ZcKc)9K_yahzq9n@IuAo1#>FpQ9mQh@$zNF1}99t0Bbfo3K%^!0cWw@ zlA00UMr`)x{?pt}P2tA$rm*L4!?g6z0&QX4mHzBhMqjymoO5wC`jubKubE81k9wm! zTa4PadF(WPiTOPBF}yKox1Ou-@tS6Eb+?V>Jxh<`cD1dCL0DwN3+(HHWbR0H30_y? zt-EA0;;u!772m!9+TGtBG`ZFRs8<(O*tK`=roWwEJFzEYf-d*z>BMustrGiP4uK6%xmmbrmp()9p^&w>z<7F zLk6i0NJ!VpNo6%9AKx#N+&F%?Yp3bkmo6wa@04Wr!mooyBk1qWyX)nZl<3QgA->C{ zzZu7MFHZ9%YH32Vs1-;d{EWgdY=JNSOqh+>ZZfp}n&ub`%X;pZeV9s~+FjGR)Gltu zk(qO}_~IcVVhFQci{{)qT1Q|sXm+KQQJY#Sc%y?Xr3u|D+E$fx`tu5uPhT+H# z)={RY4lJa&K*^vY?e4^3&8Ibwn=wl|GV9_*iG`xKvd z*7F&!vDC%GEmab+{XFm`ZokVAaO&%qH^bQ>-nG}ywJSj|<=K@a+`Q(!^Wgj;MN_X2 zavd?1)i?*kHS zF5swUr=`Vqef-JCiA&KlVsv25Iq9grT_6yX8{6=WTwt)%-0|}C%o6IWpOgV&)$j9s z_&eAeXKHcz6Rc3SuAtVHKWCYyP}0?u;e*r4_u4z&Z(V0^dMx9&J6Cm?$Hr}nUlBZR zGFhPe%Gz2D)FSw$Bk?4EUg4vx+wd(%NdXv3V0P@bXit3N*;mGp$>LoE6v+cJ zP_H-gxGswcg1x~th&$M~uhj3_67#!FSEW#5co%%a&~*D=OA5T-*1UhQbu&{`I+;~z z#;ZL23DMifckw#R<^A6P<6*a^8>I_*dFe4&mf|Pw)@+j2nU|ijT?F7o8hLQ<2i5g@ zWIW5E&OrN2cY@_=4mpGwlLFK-`qCf>yCZ!t1MSUqY3~!y|17(+!nJoDaAlPTci$Ia z-zti){~>wY!yZ0jMOf6mxy0>b{_PRio>U#Z6^i-!tz+enxQy|b0Oi|}=JVdwi6t8q zALUs|spl;59X(n!aS3S@xXzM(HQvo&jn20ZGsk_&LzC5wF1^}ho|~uG-LxJycQ9?sgDKk37c;% zKl^dYVoEeFD12uqYe2*)bUDK8nS4h^_%5lkG<18afvfd{GcG#DD07Qmbp7oZr%SHJ zJ1EJQYX7X?_f`Gz9~i9ph4esCu{W zlk9&cN2;>vu}PN#;q^*iwC4{D`COB1aY?LCu*60N7=uhsrgvww>zpylok$9zi9b(ZaXuwOm{PQKe`%V zki;I@vd8`5L?U1%&S7I$Cs-QLYF$7aiV-=Cw60flD9O*f{j*_t@RhTSc+J z=teEdP_~X%-wYF#+XE08gEs$czG6(GpDiTtycg?>S0{T*&%>%-_@eE4E8<)`X!AE9 zWjFWS2IizHXk0FVwU4qI!S3yA4hL z%h0)+gIht@1A*lLpuhi=5NJzSddo@e?shZwdE4h5ZQxSG^$73unIDGi|K7Zs*ywXN zm&rC(mRb7*h~l0t{BNUVqnJG@y|oJ6o>|1uz<20eD&=fHd9v)1sH=K$qP%4OPaQH0 zCO*~y8D2LHi~|e>*w15Q>#kF$Q#S{yl}g@CeV+DoQ>Fcmk7emuV_WkXwx6pi5>S0O5kzV6+4e|^*u!QDOkV|_w8 zhO5t-yv>q@Pi;wRjPP6;x*p)AE4QU~H@)KeZdGk>4bb1Q<9b{hG~XSxAvGqmfUNC3 zgb|zIm(PjkJjp{fNC6?gY=QVuDxP@=@%sFzzt@EapgYhN*%2g=ZL{(1B`>>vScUDb ziSce_fDYvB59;{Mmv!v@_`b8Gw^B6-rZC3S|%C7sZ3Cbq#8(5H6sJRy%e5bmlNT-p4GRJvXV|0N!7eGqR^ ziI&Q(CiTv}B~`4LV%3P;jULGWEW)Z^FQ^jfEu{LFPefUS=DK+8AHAG$VVogpLP%DW zwJ%2~CG}>6df9>Y=Vd5*GMIJXgcU1hCw?>Af%#9k*D!L+mf;yg15RP9`$f3X#fBeb zrOCn=wnOsduNxt(yU%;cpr0{l&pTJZCtmp}5!Ck8wms#yBnEdqB;jn4@AqMxuZg}c zk!)BQL@_*dM3s%9Cwb?0B6e(O@>_SZtJ^roa@1HGv1YpmTZEMf2Ndqr8HavA5y8GdHl& zRc6SSx{BW|!{6`zPIB;k#JOI4jxwB&F@5->oDh#~`o*Yj7ivUm>~g7ukH4&7Y@2CF ziS+qRBcFs>Jw?(NJh(Y3_55iZ$U|=H8m`)40yN|gI(9P7JMt#~q;nq#-z5$_64-15 zKxI?;S}4c>56=bES?1Bq|Vn7%I_&i+EpbiC${nqvK&d;$G zT)0pC=11<@9;fpOHECG?!znM5!$;-FpyR9DLvSuWeeC$PPt-Uns`T?W%LwUfHBaei zfHF?W3SJH6N`I8&9!It(uSmmsax5Q2277wdzP%64z71|Fm+SWb1I6ZE0<^(5_u|MA;re?)7y z=Ds5*NMYwD{()A-3c+x()qd?SjM@$@a;szv^@C1GEYh82^jz=o~XWGHje9$neN zwZnqiu;#7w=;aaBuOu7B<}ZID+2X}L+i8odinNE7ifyO>sdta`^jFOd%o6?M{0n$e zt@@s&^g^=es~+D9WxUN{wgINi%PJ2omrHvr!-w>BI~T;rkg&yH2Sw`CryRPZxyqbE zzjyZiIlc*WO%OA^)pz3%oaQS~0I~9(_-YX{E)I#DqbWu`cZD~_KEWyUqzIMi7A-9G-sDOq{aV{fM74!dFahx@#D3YeF71tHo*TSdD)PHU<}axUsOj8ojy@YG%f zl9G!1ID+0+p0wJD{TV%E?zgs!Xi{LuX|KrV{s*-! zh=Cs}`D}E#{>CdJRZvicydYfuoMvTTi|#hh~LOmV4tS<*4XW5qI{ zp?nYIyjFofNk&Rq!H3uNFIJV#(4ePJnBUR4&)Qq;r8JUYm?a&%Yboq*%M<^^lqWod z7i;asi`8keF#;If%zMki#Plp?(hL@i{YtgT z3nmv!?*4Tvm;Ac`U^H)*-u%CNMR%~V@4?-v7D{|J+x3wp zJC7c_?9ZfFS5JV=+7ZJ-@rtvaSqhL!5=&X?n9y#`KU(Q(Ta#R5S2uZMul38e(O81< zc9H+>AIiuJF4$E5Cg3=IOP0tD%Kjslg~}%}zF5mArOIt6tX;$>ll}t!GJVhqPCE@a zofuTw*=2n__0`R3Q{3+EgahUwq}EJv!$+Xp7e-I|QmZnje+I>5&A!>btiSY|)Hou~ zU!Lf8ySfMAg8kEu^lvFb#j)K|?><(mlZu43T)-x}@KyLjIehugn%*-3n)f+x&8^S8 z6MZ>#qFWG6g0Q2bzGZvp^(sLaa-++v1lrp)YIB$#-&g~X&)nVdW}nu~(sRX62-X5N zTZ77*yvrA$byI+o2iJY?)nXAb9zGgAPK2pq`0z%3>8Yg#DUJA>u$Oak{zqdj9)P^e z!-{6%L9l>})8?I{*2Jjga_P%POfLyMc2PFo7c%ZYp?OgkFc{AEGJfej{w26~bw115ZNd`q&k;*U=ke(OK>_#Y40OfXcA!8AC*oT^1jf?VTQ9_G24^yBSBd;4I!UOkU;J2k&NIg~ zNyya&`Bt;!5hA+?m7s*;1#P2psI#(L()xT_GOg#h#&wDa+hLo3>pe&Uh~YJ{p%9a< z%9s+q@#?r{;I=+NdMk6F%Dt<8F5~?i8wTvcm-h^DD`7wMp8B=8Q~0?G!-XfBsNFNX7`YtNqOhCLlQZ7QW3=%gQ&W z6*a9#EzCzx5qptE^L;jxzSWFP1^YmYiZMh#7PiF14=xJ}*aK~0P7hZYoHwVNH#w#Nnpui>8)Qbl#|o6oe( z87jQ>R!e6dO{+XlAI|LNS*ZiXnChxtSL-=SpACymg5JR)dHMPCsUM$sF z%R`#7j@)Yr%1(c53;V!Vbhoih z)EmY$f#0-@Jc_^UJP?;V%Pzt#V;h`K24*C*38U{XP-TSiY0pflAW63gWQ91mQ3k3! zB0kQ%#7lz8y3|Hb;WpbE3ZTlaIZQrn(idN~T$c9k-W@yt7$TX~T7&`yG~-=x=OL#f zR{ZH*0wIre(hhHQSlqfqGq@#U(8S@BlW1k zc?IuF*rxEE*6`+aJ(|v7H_e7>_^%w4&942mc=}D+)-ArW4biZ7s3Bjj;Bhp>a)LrE zZ>s&GRM`WQFfa-qQm`3I{eYcylMN8S^HkyOkTU@B?$TCnfqVR*=WAF0VB4e9S9@EC^XR z+519zEn>@sjEJ`k=J!<`^;f&dYxnhg9<1l?bhe*#-~Nfia%)IV(n7yNI*qa|pzgI1 z>D1?ifOJDJ^l+GPC4kCqj;XWro@4%M_3@UEyj9Cq4S}00)Kjs=5We&kiFvFz7!Yi;J<-R#NZ@T&cW4a~ZVluE6+O-w018Kh2R(F>W z;r1Q^r|!e72AxoJwQQO*2kHbY;;TpCWmL6rJ#PqRjfVz?Y8|u7bT~*_0Ho*roeB^jq$%u_5DRB zHk`J6&HnDqtGcsN<6?P1j_z}-x|!cS!kL0c!^(6-58kwfyy=|vc257QL+myo{?!!( z`u0l6+WKM@I^3lXwKR!sxZxAU+tkhZZqce_p+Y*-d{wM*+m6Ie$W~Co)_g$3O6|}> zxnG%;J1qaX?0H=Y$X{mKv$Ej4HC{MIyp2q9r{e+}TWdrT z4am-JZiz%F)43|G{@$PPV1+aIW$gVjVd|uAaa|bvcd9t<6uj`OK1)HAnA?JktAOVg zDlK>22=HwhY9P1H8@y4hUmWBeRzh{FE4jOy2QO?_*ulG{Whw1ApyXW!Rk8bYBSL0x zvA@b^uAe-ZEV#HMP~JtZXRGd!?s29?u>5j?UUt*D{h5YIcQYp}LALx8d#z7jy!XDSalTJs37?U}Dv?PC2i)=(d)OFcd&J#5>MTF3bHr8|ZK|Wx_nR z2+>{?Zpzq?!I>Y#*w0?h4*@TGCr^j1@ER>|2PnHCZk@}|%FhqV8kXXnqw{|>+#@@2 zv)1@Mw%LRUrEN9zo+#oox@g1QpWtJ!(=t6R(V0k<)hD{WTx|b8$*dFYQ9igE!$4eb z3p4xwmv|KHUUiygaC)rU{P0y}iaz~;$^6;gphAp~Xj zukTALRnoH#t?GBSi?OT-T3UowXE#qbn3uOXoOW|M542oC1MK&3Kn(AQKKjL`u+6;v z@65M^T~nqD2=dWlJG*JFlFYirg_&N6a(-1?4IG!1i8 zjTZSRIx)2PsY~h57bx*?qX=p1qGH!o1+VGXCu(H4e;)l9e6gGBUy6hdq`Hf3iqsQo zmVT(e%`wF)5(M9kEDo`YV8KC!Izg2{)co?ka>GE*Z{T1a$Ac-SYF@!z(rF}K9_Pd5RYL+M52i@7pcS}Iq}LdR6GEA46L>b~7RdPpvxTxNvRB@DEXxkTl>%;dZ)k3!7hbIEnU}MY9KY2!F}yrCW|@Moa&QbHi3S4wTa>foc9|C zW1V$4ztB^v!;DPtNv^c>94oRr1bcvVVAc{<4<6MZlNjIdyG95%oxMux7U3z4_A-V2 zwmax-BFuL2#Cwe2Nu)E35t_s;33g%xhn^Cu54JV~=Xv_>Qr*xN8MhqZ3Rv?11GFRYhD9;$dW62qW}oQ?Iyt^dS?=9QIp%ze>agg=x#x zUt86}?;{fHPzu;b=1evAvk>NVSC=XcoeRd1!SFly6x02~m$*~NM1#w*PVb=J(X#-E zUMBTFFV-sfk#7P|0Au`3UI(OZV}$YXt+_JbcpLm~J5T>95181;-s;LW$Uip-z0Qx^ zNOFZGEwuS24Ej||Nb_8A;f2F_Yun=R@V86y0J&yulH}w`W1Wdk(Ay zEb@URF(?g&p>zMFdG}275~C@|oRPqe#nB@|=6D&hmKf)BLV4FM^Bjv~+cl+!Kq;9? zX-lxyXkoI9FQ&K$uF!X5;%FH-zvZ)T+=oLMS6|IkTF3AFc8c}Adqkc<`O)RhgOkOFY>d$+q1%nr z9IUG2PoJ^gJJ0chYX@nCGsK^rTUG*(kDBEjpq#7|>J6Hyk;zNS%w2>XVFwfIfqIL$ zAC?J(D}4SpG`#{d^KNFJk;Z;H(Bx4;<48ASGy)btsP)O)&1%UGbmiwo^{99DQinPm zQ)f9*IgX3AT51)X&bVVaPgeO+zYQ~dP3PAqpwK6f6i_b(*#jV)sz0#%u5k!@ci2Ge z#U$Mw68)0S_ItTj3#e#>qDt!p$!Tlz)^n7vV2_-}LLLQy-Fh-Hlv%;GuYlxyQ|wUF z!6Hp7knB50SCmj_L`JhRM;Z=O{I$Hv|5*E^elaPVXNH{&LRIz3nBB?5=6gsi_|u(d zw3}Ll{#&uzYN(Lo%w|%XC%C+}8yD0^`mR1k2U6};Cd;}NkmsEVMV~D%l0F9>&(OuN zjWS$)1p_)dfJU(9tq^{5Z`Y#~I{)J+RtRZNp>`PKGg0-R7R~U@$?_82i`>R9F_W|b zAlqm{8n$j70TF{OK*^3zj}D|d;?%ph9hcFbq(dx+vQp)%ZY=i3u2^2XJ$Thz4B20=0Gm1R-5o9nnp=I_f~Y#&uida;X2jVX9#5^Tyq6#U65djK zA6;y|=^qm)9UP=ixILK}(%sF3r7J5A(Th>2afJO{*=#=UUx8=9*}(ol_Y~+&-n*+& z{P8Ahgu1Ld3RTe}+;)iWmxVQuqC!!Ow+IEB%oVkM{*A=(7DT*%n@2djSAW(|O(1@G z^%@;|Qcf_rZB%M~>z%pG%7Z+z%Nr91jGuP*yNDa1;<3<0 z^G%9drO4fs-7!l~+R!2%<)0S&G6->9mpzdw#a}WP9R2RB@83&`x6W-VMgF>x`R{Ct z>{H!oF0y@Ima>q_;P3s?-VN`}N|PKkIJhi#T$fHMn!IuTmdx~tJLlrVv-Gh)oJYhE zs@ls~#}W5ji&N#aXq7FywpurCqenkoj8~WArP)dUR0Xn>t({XWjc;sadF1o@nI0L+ zy(iviP^i!gdfsvQE#c8t171J*qmQ0{;naatyLJk&8a`omgLSoKDzD|EV2}8Xv4u8s z0gr;95$u~?SqXzwu&S~f2Bs2wS*tND`}!`+?m4jr2RE6Xq)sJH`Ka?@IpOC1&<0Z81${c&J29B zie?no;W0bE)p5lNSJ!dBkHC%I^?|IL^Ht?nIpl89x?M<9i$5f9|9aO&vHXzA4#Laj z?=IqCXsZ}Y3{bo3qyOoQJ1}^2Fe>ECAqmZ7z!H{J;nB>0e40=;Mt5;*JKT5$Z~NC z71##kcq(^k&mD^A3SC^Res21ygdFz}|aJ@cyQ+E#24LZhmF6R#Q!X~8PM+{kCl`|5gCKRCJ zB-S%dwE?ij#`L67Zz(B9Pp}`oaLOI7p|HEr=hCG~xn|A%O1%2ey&&+8CjU>tU~9|+ zyT+nKaZYoS>73(5b-7#f=UiP?8{oj83DO-NO9Lg1Y~*S3V+lvBqP^2u0cK!546~JH z&>wp}>N_$QsAcb+$@BkI>#K*KOgcV`mL^mnLYy6Hk-F+>0r&vktph zWU@VlM!);6MBT-_R6xq+D?gqSZ>N$LWu{%)-Rj0bSIpVd%(DPv_S)5w0F$Ga^QXJT zZ)sh@v6<_5>||*N(^g?lQIOi#-FBZ;HHbZz!`IXxKy4E+UvW^Z_F4Q9r?ZB+f_ynI znDo(%VO0@NvM--!jIX#}T@(ZhuDAxP)`BmbNFEI?ypGo@bM$pKM_`z9I&b&i%J*uJ zsbG{bw*0l=-zr9@<<$T<{`!_jI5#hun{xk|zCQLx2jT6np)*t0;?(f2e0NRxLW14m zJ97xu^EftFmoyBIFqzoh{tsH(z#h$@X$(ms=;|0LOfAxs;zD&rDxC%DH}=yqW1$vn z>#kI?0DKKy5*}MMHdm*vVyv8K}2VV_Dtt+>I@1mGXW1=89Bp~;P#akK% zq?`8QN&t<05p3$+4Cb2GG`|$za3Rz}hYp8W|1YZEI;zRIkNZ~;QBg4HR1xV$nxUek zbazQfH(Xjzzz~H&K@B8;W=XVbOaP6E6uK331{eHba zo3`(4I}63WXCYZiks1%_--L2UAOZuYXnr_3O=gu!%AiFLhQy}oP9%K~(5wlD;RzJ8 z4`}-H`NT@)4RFcv&L%^H|6U3|QdGZ{c7yqYYHA8bzJkbhZZEQwV0TcnqR|{7f5rik zK*_sqiP9p;h8=jfnM7eQ<69*+vKgdn7}MZNcE8lwAln!X0~hi^rij0?lvJ5qOWr@y z{Y+paex*i~4tB*u4U!;}Eognxjz2)DH!*OW*X%7D>8UmA`cF9i^$F{?GuE`t|| zQ^Ga|ja6rdv^K_%1rraV|8rW^Wbe9tofP8cWG1WdVFt&wZQvtRJ5u}RRLr(>mxxc* z4I&DU`J#Jw3X@PYz2Sy6JAe;oy`1sWT4*ciK{ua5a;;9A952UT=#62~Ep2;`FXE47vZB~u}SuG_A$tNa%CRoMiZs=l1Gb^)E5c$qX4JKzts1Cz7X zb3*Fg&K1q(mi{h%ReaxTQNr-z3!b8JskOOrR>CM zQ!KAM4O*1}3Yz}Sov0&)=v8`moL4E5ik3O9nFoh{ic-P#qh0k$3Zm(_cmeGfFsk7+ zPop$Vp=n%Iz@i-M3iy@hVy2aF*fdeBD`e@n3~~5xbRIniFo-7AiRAv8yK_q`LI<+U z*;e&QeKh1gx z2bjqV06-$vM04NiL_6t3M)H*Xl#DG%lR+v9w)&o_@zXB)w~UOB@8ut5Xa0bVj+5{e zIDAouZa?o;Hw}Vx>~|2c4MqB0n_#7uiQ)D{!7k47TboTaCdX8fy@&uFyK*pp2$N~b zwoSRIkR|@m8%k3qL~#2~^s*}(xgg~!D~8B7RFHi3fu|NFE&IaQRWG&V(50esxBBe7 z{BIp?l68)&78FfEsK!D9Y)MKw1o9@4+hI5o?GKtv@TJq$DYEWq9!q8=?su$~i~Y?2X+L zLFuigQ@1riCKIlJtH2j2%#AOC<;MG+SeU;85UHT{UNf@6Zn576k!(0Ta?p!z_=u(}!J>T?{aWN^sWFeVU=vA&q0inVl&OcMA{YOS)P%+6Pl!yAfB}(s`(< z?#2<)KQ1|~Xi1ty0aTZCA-U+djTmvkMi-TCN{g=hh}mG?o9@g!TxAuyggJB@@j*vt zBw%M-%1T;?iIS1JI~33UfFA0rDTA>nESw3XF1=VGSIuXmD{bT zH~5Gm(4iwVe5pjQg}Tz~n8~Ql?9!*y*tFJ=p^Lc}MMWX0QG|IG2)*RkCi-?(j}r`h zu%da}op#`%?2?)D<9KvBV~ z-B+1XHMOtI`=*{5-OCN1Q{ih*|9p&(T-n7cIR$$=2#k_0){EV94=xeGko>r3$Zf<0 z(xeq%p$g34yG^&p^M<7W>0*Z*_@zd-cnbyk$8kM@*mLqSpBO76L6J`jh~#qo_B5Xo z&t1D-)99v10*cLjVZzM%qHKcr+}FDc`Ss{AhLgg^cO3;4Zcp-tRn$AeO!pS3IbI#P zUdXbN5{lZs{SP|$QP#gadgvBkH+^%KZQzqCA5HW(bEl+gzIn;869-wmc+agwjW`dk zKY1~TQYMq`XTQ(Td@W)0WNGr)%I!tV7e!9EJLM3m*2&m~*PZ)x-U;F5?ubiSW6P`U zm$7GfbVDPG_Z%pfmfY}+t;mzskFaAH2JW)-k5!{r`4AaT6JSUrn@%>s#1t- ztNw*3*C5)^CCEo46&YwfuX#LrR9MjJiE9{vL$K5nCEZ!TGA>fuh66W8)tvFb;rb)h zA8&?pXbI#KUft_hsa$q)At9o#Km+q>2g|ortWV=eqb}}LT+9(<%DbRTq|3A7Vnq&h zH7`8X{_vDi4=;=tv)@qHtJViw|C(-?7j(;e@S&nZ2_hnf93U1&Pt<((ZF$0TQ!^Y> zo=C((bO?Uifqt1YiI)ALG3a5d%@|6$5Mo~cx(*RFgs%Vbn-7?Lra|~4MHca$CnNPt zBpMpkt?;^DFxE%BT%41Fwh!HBYsjFZND}iKr6~ed*LVXXEFjBAhHD4ZGf>)e^}oRukZ&U+Ud^`lE)OCyOls!LFP z>S}L5yxSy&Nu9^i+?4w*-nHF(8l%^N;nSkN;C5G)k;!4Ce?%X zeGvVN1X(`~WmnCFU0Aduf6a#}#>lEERz8K?W<~ze7f>VyVQ-SzY6mR>rS1Eqtz2N? z16IF1%iFar9DiYsFJT!p?%ceQBr3`K5_9zTV6nB`UNw@JDnFm&{R6%@nr-D2nrD-I zo(ZRn)NKQy#DWews-o6%l$*ZO;Kz%|dxUX)S;&X z-la&elWrBdAI+?|y&HtR=YKng?v>`DMCI$&6d+?}YtFYHDmFy`dmpnvI_0rjJTq^!8*)T6ahco|># zEuJk_x<413QMVMX+j=R%g?qM85cu_hJrvC6<=iM)U;54fEY1bbVo8Kh)jjf_DI0Rk zZURFGcB^Zfo=&M6UX~4^CHWi8Vcwh7Zd4qvVuQX@)-JS2h~v&RlXs^HS&b}yDhXa_Vi zUyT|WbmG^~Wd#&!oC`{i;BLI{Q`f9U(Org+p?c&1?y?@)j+SkBEjJpD4{a$(`w&^~xn6X0xDhbdV&{P!KH#Ry*@c?V_hlivQeEl4A-?`<{ju>= zfr0l79qvC-~oytg1Xic90$BbEY5p=ZXQ9LGI`w>W?5@O4RxU8ZCHK)76SgigMdrxqLZ2*s$?M2ZlK8wn`6X#opXDzuw@N4@+2@%}m73`4|bV zncdmi#DH;~&AJw5ew&S6jr&FBMvJ8XR#Fx2MdFoy-34!&_+8k3D*EJZ%ow__xL))= zlC;PFHMrrv&q|lG@5|0(F;f_2Y3`8zgycBaQgvuLv+oTUszaYyH;3TUO+m-sXlcu2 zXHgDJGB&Gj0R4<1!svo00KrWbov8DEY|zvU_%NS-5S?*|gN$Htqq(Qv)Dz~&?cin* zS*IV&)F;mWa?%=Xk~%`|NPTiKnp*28AO6bS-$X~3Bu?f0;=MI4jPY%^bJS8#BXmeo~9@^TMc4Z~a$~ z>xk6{$=EAQr9b-kaxkQ@W~iVigkLX0eudTM{j`-=J^2tw3EgZXrgQq8{SWswg&Dm0 z>+~}#f><5$!xLogXgc!Z4j(HUv1KfwDcPvt%B{c1?0<^pgO5>)oT{XIsj1!DMDitx zBedo6Mckl>wq50G+noqw{KA%2OUD_h4F5qzxtn*9hqvhzWHgo8uuTla6eJ)yp`89V zO`Q*MIrA^EG4b>7t98Q}6oJ_*O5D>Hw;u5)>=1X;sl@}_FwLn-kCN}y!e8lmSrpIL z0833s3FQJGv+YHrQxpC9FQ$Z5zdgL25fSslFjqRu3Gd9#k>0*{IlUoJ_eb-x%&XjM#?e3ZFJA}#WA}DkowNB#D$ykx$btZq{0j*&-c!}&rzG<2{QJ2# zoGOy)(hu#In{C&+r%Su0ubl13s?ohyG>$HQHI=bu&K%l^m+){6OxyYH7`9D@JGqbD zPfz?S_r&wFv3G1jBq?b7I_ZM2d zD=ZoP?+$0}e5VrFMfO^5RRp~)sAhsNyjQ0yDuqbc+R_wle+1Jo{e8d{TDq2OrNl3F3FC_kG z4v7z{7>J!0kTYqLzK2Utk?2P4kE|D11=f$w+^DkZqW8f*HjkfcwPDo#yiX%*7j&V- zd)!>sMA`D&>_ufgT8Kh-^>RbLL<>@adJXYK#VoohlrK4f=kkA{qn_PLZ;eHg9T_(o z!7SPIue$WF*{A$*1}`N*`Cc>#qAVd`@cfvJbqe`0?9|OSCOmh)T5o-g zm9z9*pDTO<=a!qDP#3~@x;bCK1LrHuut0{>Ho;OHN0*zyD(R>Er#*XnT}oua(0WFU zNsSkEJF0)KepsQWS%XgeLT&!aMT4&q|lME&gOjooCDH&n6OfMYqK8Vpn&si zWV+r&E^OSEi8gA0hZx*;u`Wj+$$ES&r2GX7ri`~4IP0>8EggHkKWsQ@p0|eV<7>ft zQ2CM%9cV;4xdgp-8A0j0ImbQQ1dDKQUF1Du)?UvJ_31rfraFbgml+UpO((&j{L@Nr zUP|n6I=P)TQRks1C#PyyU0;NQ(2`mE;a?p;d>)|fnSAnQcXCd5P+FW0w5U1VUq3+n z@J^c~iv*68RRmnsOy>n_o|hDj$`qb-(<;+poh}8AJI!~+q9NUL?zGb34Je@iQhT`F z1^ra^_^DXARMDZkp0AVdh2*F6aA_R+tFH~CbM;VhKy(D*}hB>GQI|H3{{@$p4|}aNB31%A>GM#3!02dI?;5J z^{NbJeH=Gqa?JJvvNU9%IVKr?3^t`{Rso)cb+U9- zFS?K4D}l<0TEip7NJBkr$?O1$1msFEAfVeO2O38rqm?Q)hHi(Td0z1qw7DW=QqH;x z$ZsivS2_snkZI3x2bQ_r>5Q$5h63m`b??uAzA1WXGt!j4Ho#T!Lu(`s*^#IX@j04g z#DQMtFLZKi0}Z9Vo>8379D2>+4Q?J~onLQOhi0y8D~~~cwMOo$*XY1v1MXe|H6O|{ zz!jr(z|_ccN(Krr2wv5>-~Er!XW895VsubDXxOQx03`h2;c=YuwicmG3{p<|b*3X> zkEuzf;OoTW%D|(zM+(iwXk^QffiL{lqS-9fV!r-jd|x=}3r+N`Rdo3z<&|H%H8?T| znKN)khWDsi`t^hLO0AWh!MRf!zm?n6+~cJ+6mw@wRmsr zOq}~9M|bfSkh@9*5;5oFqyLqXZzJuqauq$*fnxodQ*BI{)c$S_6&p>q+3z5N4*V~C zvcDip(IvKG>NikxaeG>yt@x)UllE)Aii;wUKE6G+N3B`2JjVZnJeaberk!z|rS$-)vjIDMMr7ME|2DTLMg@$@4qKwaBfP7kH4EnrXdSgeS7w#Q#o|LfKBDR zaE-^UNMLFT^x;Kl3B47@*)HY^6795Pkw}x5ah!$3mYZeME|fr! z0Zy~D@71DUYQG;D-`-G@%=hi4<9JLNtm+qx*VCgcWnKs$ESgaRw;r7*HlPjZIAoyD zvKl4D9)P4pVD`oJ6067;EU-_vYF7kZs2>{16JMrXY0FvGL+YyB7>HOF?NONaOdTNNVWLrHEnDO0y`ekV;| z1u(TB*GoH8Ykbk$luo_ur!da!#tYBrwN)=@zWI;fyNYRl+}wU>T$B3EvBb}mD0NxJ z2Cs^_$wsPOU*ufG(14xp7qpSvl*DN;rpHyno(O9g0PhmaF$`Zu{K{Z4k=I6#JXzy) zB34vsuOxrN?P~Fs0NCbjZa5E`KWoI^%nRZF2{z&O# z>6DeOdNloQ*H=vbTyRtaJztn0H`!O2hoTvn!3W}Ye;wD4ZuHVw&w%+kG3pVPq=W@; z*|?CQgxA1K#5iH|eTtW$h#Udzky+v(Y7bETFLJ8e{ES`DxS5ADR>ecd|Mw=+2zxrY z53i&n!_F(mTEa8}xDLq2m0*cAT}cC}<$+^PjcusO$X;cxL-^E@=bpn|n_dY~FE*KI zuAADcwccL_Nvw^gEi|e^NWE=I)q>Uj(7!6Vsd!br01{jMy+-iuRgVYgcehi+dmwz} zXEnGnKn_R<*^RkGkCouRxm3+gH|stt?NVrxiKe{WW@;u=(CQ7{DyPK^2iECj;zpHD>3~r9&`0Ien z1iOEkblGaNO9f-B#W2>}h)IFW`DBkJ@CV5tM5+iYxXhf`@WU?EEX8ExznMt4MJ!V3 z(327xa&=r6*}LSYix5|WhS*r#`S{EUFpj3A*)wmGsnYdX`Zlb`^V*bH?2UW(^Z7rX zw7$}||NG3H%lV@}cc87cucv`oAV3`>3q<$$X_2kvby`3Pv($^KX(6BhS|51K_=58N zbw#=am24nZ26`Llp&uM^I+uv`$ll@Tam8%fPyd(Ky%6S%%`oBrni%7X1$$vE^1AnJ^r@qQ5I?381t4v#2w0YK1+ zXw1{+znlpt^`9wmUJVC!>RnjOp(Oy@`phB`NB(*!cjN-Q(A~{^Mk1BY`=wwp&_p< zMo*YAqetCEaw438<3BE#ofQCSIVD_&K>}^LVvi|YvX0bnSF!fyF9YRpUXZ{J?x7vS z@@N_4jX<~MazQJl5CdXSa&-V?TN+cFMT$vj|6D*DYJjk_S_WnwgR05U`0(Ts0{e9C z=3((8^#-iMo;`iZas&Z_!|6K@y5r`yxhae!7~5KVtKzb~4w9UZ2-{ zS&0#*^oD3Z#+lA;gHchB>Vo z8snEpR%Q=Frk?Ejb^Hq{km%h?Os!MwbL8onv=skqHCjwQ<`2heyl`a@OKsr1 zvNC)EG51vYps^ta{Y75zVXcpqojhgib!9#BZ>f1E#PTC7<-NJnkT~SAYC>WIL0=gG zWsx#1m$NL7-MK+Pdj5$X$fj5b;S56yxd((V{6Kt2m|%qBezQ^{8CH5kJ1rT!_U8M} zP7D&Xw%}#UFYgUi-vVA{08zc~>)z^r)wJ%OffG{D&nTOPd%1ov3{OR7*vvfg(%To# zQv-Sb$bBSR7e7MveJFKoRvnCca_6zN(7Ub5#IoL8+m zSpWF^Q(42irt>OEEt}=gFEU}`C$Nqqq0I?nY|OyGn-;9)c90bYa45TaG4g~&K9GtFLI^VDqT)jwsSz?zda#h5u z^*@QlngN#g(LH>4R>9FVQ#YK5Bb(7NV6G1*I3D=Gv1rD3si^ zbAcSIF&8`czH0<7~bv8Sitf zzeC*hbTk)}vK=)-H3!{5T?rC^P`amvi*ZfTqbT0jurV! z-w1#7E7W6I`cgPx+l5#6(ZBnH=(ht`(g<+)MZ;(F-Neq|u7|rz1ct2oy zgX!G11D&YI8K?`__aXe1EPp}E|3Hsw zh0<6!>Y96rd5arBS4wNitR;)@e8h!(1bZ4}%J>SpX#ZhA5sQX4xiQ0S+`gh0HpkaL z?I~O-h;mPTB#XwE+kM5vU5u+>QniiB6qU8QKWG%*ecOFwWWVxH>_0t)%f0K_6o+jh zPW0`zP81PiN7l4$YE>Sp6Sq7JN1wS7;bK3N1E1L@1#TOb-=>tc!WjWzfipMMt#LkQ zOp!hT1lbl&fbXXu0GDL^8OBCWoLhILyfza_B{z6DYp~0f!kuWX^L+NZjJU1oi9kSE z?8Q8WQPw=?cX>cs{v99ywi!xepCPAL^A#;oi1IsghmOqIw2Bs1gd`IylGX7EIvLb; zQA7C;<$m4#&n5=7m%k>ENE3|?UpZQSZ5VKk(Lw-xc$$q_-fAp?T+C6hJiaHai$}&P zj6m6@nOA;!PZ%|Mb^5fLms;B{Wb6S03jZBHp8ET@Fu6uFRM z-Eg+lwDgD!+@h3cdSM2rR{uSB$5+Gio_7oS7rx%E_jR* zzHAMgh9)qupPSiu{`-i3$iYOt&hYi;;o*c1V5(-IcUa zv1p6!k=3Z4r2v8MWYw2jDzSI@es6u{0}Sf3rK-7LA9JR&r-`muW*CZ76H_e8nGx_UNVl5N=Icu>aIz!pS>wgREW)9qY| zXv%5k5hk2sCi!c1qv+9}8F*s6xSbYAEg{#%4N?zxzj4&Ez7L`6719#WOV;V_iGNzp z6|gK`PG01cr+ztlKM7rI&L!Ptn{dgQR(4M7?OmCB?}qmG>tRx)4Eg1a?5w5I{9`&_ z$+qa`@%MCju=E|2nwiR6J7V_dy>wn%cD~?E+)4`2b%5&XwOe$(C1!Gdn5qxU78U)^ z&5oPi=cU9;v48JU&UZz9U#LvVe}y8Z`bm4=x{Ml4i>ZjjT<+s(WeX}vb$OHAva zgA^*$JwItZY!18XGVmMaYBO)!61G4F=YS1sl9K|O3Z<$LBTc+@rJ9#s6`rqHP7p!p zS3vkU$-d%*G&`EYe(NHuotG&yN^+d=uOrYpzP-=q{no0ja|?H}D>ibB!>C+y*9Z&` z^~_NBOw@#6=%ar2>j*3`G9g^m^Q5n&gza1GBzod{Pu99m)NC7+(-<=zK$&Mg6<72e z%{W}ix!A?#B>$B`3p6B~i?f?9JoqDZ2vHd<+Wq|!N@DE8E8*r!9EtX$khtC1a2mqf z52egf8En9qQ9r+IJIg)e{lj6yeI)}w~4R<&n0;w?aM{Q@Rt@Y8kZfsy(x9$3b;WpO^4d9k3p6_ z1hCyv4-L?a*SFQkoW@7v3g9cpp12}}3>q!-r~W7_xx+Z6&Uiz&qtQ}5d)Mslj;b3| zmfjhye!!@Lll|Ss-2XQ}nJpCT+feGNl6}|9=bk3@x^ILTRgw)#r?Vd-`-K`@jNIBe|KAg!WjE6 zCTCEY?7IV2uy=eran~@29|R=PvMwh0vJzwMao*+J{kk26;qOjwbefI?97P@?cm8*p z|96SN0W(C-W`3JLIMe;N6#4M~?-DbNoT~gB`*Ul;-({!jomDDY_Wiyjb-(5w@5?IayVG9&0({CVKbl_u%Qq2MHf3EeQ+%K7hty@o z@ly42a}CN+_R}2|jis2KD!8QOoAHHKB&IzcG|Xel(iL8+*>Lqr5-Hs+L`zQxrmd)UJe0m`m^Ae5 zmk_557k}sg!FBJCodlv59tJU~QWcH?HRiaxa8Kn9AZr&O>` zeTOv4BUEC&-@~sankEW*mj~1n(H)I!JfHjaI@j=LlSd7jJC}lM91ibo*z8&uDM;^( z{4T#}VESwPIgIbN|9p<+pe6u|tf_r}a7BZLwhz=-t8H;`XRW*oP3{e92Wq_rwziw<1|wU?ZNDoic!A-4yLR-1^-pO(5jxMw0qqkAkis7VlGMp zkU~=!)vwgzFB!bl6E!;yIczkol~1SZ?6^w_0;VV!#EKv$NK6qG#HH{*9EE8gnEk#^ zMO?Od=dWVWX=v|r{%)PmJTdv?Rx4;lMR2UlBORjUl-^PYI!_wvg6ahZ z!$lK;4XX}Nck`zF_OQZiPW)&(3Cl-()d8s`!?gnvK}=pFfT&vlXR?K%I67%yAe2dK0+8^ZUHsxP6WtN_TEEBVHrw!$6AWsaNS#99nG$U~bc z*tt31|7SA`a5-Z$Neu-oG(3OMZ;y2rkGR0Si2#ta_nFZ=L?37w*IJH}E4prU&}8sM zD4SuwdQIpQXu?$o&#C@zKZ?^9GQ5As;uncR!Ik?-=675Kk%8z0?I@a){3i>kyaXY% zC@cS89^vh2NuR$_z*5bX*VK8|Xu8w-!2h~JEc+-_Je;MY=fx#e7K|-}6VDHM9=!Bu#%NCXu-YGOM7gP||(%k0LDk zRdEM4MkeToN4F?5L9Y4@72by=!0Vn0GW{`5J+AQs*k!mKYp;3@wzM`DeJ(OL0V7N- zsuKtqW8cg)zhSfBO2r@qZ&iOkfL=!Gu6gSz7I4FFXR^Gt0GoX_Sm*x?+BY8f)NB(* z6y6{Q2JN%*ursZw1&EgkF`ND5@Sx|={-9P@a`>Ur@h3wCQikfg_8p{%yUu{v*})}fwe2%V#W-ls=OV^oTE+sn5o=?kNrw7{L@ ze6ui8rMBIkojz7EZC03N5Gg}rEW)FvZSGDWYfQu;O|mimylPsqo0jZC;{LJ=O>EVs zHDmveFDQENA^bl5gyJ$%}WDQ8y0?cRgu!dLiSv~y4@hwn=*{>P$-r4_j zo!cAqcF6#&iH_!{Wtv%DFlPl^|6E?i*Rj3_K&y~zbkdFLjluH;bLg5dkp3JCzHTLQ z`rjUDyx08c#k${R%n8c(v7kfq2XC?~LzHRuy$Pk8QT6}LA1`7%DDEnSO3W_?aA~DZ zI%8S*MX1&{8PiR*nF)G^!bk0dyR8;app0qYqHk=-m3EgW@=>p zVVb=#jq;mikdkGReVd{G5aWg4q=oAf`{({eU2N8`CWkEci&w$R21Ir06c!!tNy!D| z-Vg99jbtp=ux0z1ua3DpC7u$OiChfkl4k){)AA6@$tW`W!#|~iXMd`IkuSsYxcxKG zkAnAo^kbzVHMNL)*I}rucmx1whfUIvm%hHnVl*s10FAVqog^KrFVujL$E&YKvU@VL z@EC7BH`$M1c5cyoNO%9s*M=QHSGW6yE*XF!Wqd1Rq3}X*MK+xp1(llnSx*ol!U-8S zUl@DRH>D={bk&dgVun}TcBHs-y=!YXI%Os{v~=gwv6r`u{6CJWGYTg_)7MnWThdz| zH1Wt=I{#yFC|G60<>c`F4~Gh4GsgsH7>RbyIl;byH&=uNNNU#GYiN9Z-PMf~lb-iY zAifU3Lg<~S#_-$r0~Ipe;qTWh)Hqa*Cx%`T6Q-uoo8_*;mBH76p!lPOz|chvYzkFt z)1me^{p@??6>T&%Ytd+~is)$rRb%OWejtFJWjz00uIz%-!LarIxj7ExR0qTe^Da6J z1JGdlKr}AOHJ~`hZOOkwHGEfK&Q^X`syjK^yG-*Xd&Z&l9kZ2t0C6nIAk@!fs$MJZ zKZiT9yjB`sDclV~_lyg2RqbS&^*#o`mT~vRgNcSi-f8j2db+lS9(M+uTQ)gE*{7Yr z7ag9Cb?q4)3yFZvm{=v1@A0S)%w_Q&_zD3>Yl&tSz>}}yiz#2)69xocz_u|;dKw*J zUx5mD1D;6i_2OvhdQI&`WB3{`r3i(iF>8@Ar%A^lq)`}0)6U@RpE~lb!|bxh&g<&Y zs~4Zh4BZ--$YpSit|lJ95cvIP(-9{oEBrvM9=L~;2zz;W+&VNJuPhrM6f3_M# z#?0k(GupziVrLs@bj4X0A48)F<4;M!msA8BndWNY$3Sqp>N1}Q7Lw8#wU<6^&Yl5$ z2Nh@?;}w^x$EfwW(6r+fLyX(AuV2t?d#+Zpc$rIEP|W7}&9fY%Z{2g_FsSvd`&vZy zOJg}-qMgQfmYU?Z05-uKH$VMvLV>-=XAUKCKZ)4&fZSEr>o&)%Hp#_#OMa9gIUeAj-) zCEJCLI=7Cc+2o76LZ^h!a71%_^@Bm9Fzz0F$`5I8H{bEG6eR3(IlaI@Y@{jwNN;no zVQ=r|C)OP*+=DTfE8|Q%d&=0|sx)!!{d6r<_?p7|>+7`&xWe)qjfDUr!jb$$}BkwSS~e3o>eT5QOXgt`L5 zhs159-K}@^-A9Jj&L?-K?XBTf!zK{CzI|1@4Lnn9AuaZ_t++~%gAL<5L+`UD%7j1U zu5E8tMn13)iM>4as=CEwwWtSGtmaK=^C)V{8`@7=Zsl{Pc)A~r^PsnUFty@G>$v6C z)Fr0+(YU~La#FF;9*ngOk$L3mCc-Q=|3!M^4a+-=fIyMuFIR>Y^apea0gL>IqQG|# z@fSiTG(D*CMXjm*35EB0!zOn@w2mi=2kPs?R^^Y|LkB(Q*8_<#eND)7a*S^Q;+;QZ z-*`O;qfM4UE^d{M9 zt7t73g~sW;r1Gcz<9RzhvzHj2HZ)_c)J-@-_$kZwi9dl;S3zZQkHPYJOG1P|r*3d; zhqGmrVTUTe^H1(2&MvvMCC-I)0f_EQPuAeOZw_~pEam9Fq;1FTYl2K`4JyxXE_IW* zUBZtjT^w^?S!LG+kiniDjC;;C-{f6bmpi&EDs#KpdfR=b9evkF{MXm-G=!6}_$u&A zt7!7)4hSrcH0KAw_(YG}cnvI7w|gb*;~SHHl~1nb&6C&1+LLjgSC6{nAl>N@nOH}% zb#?bsrzZ~tKZiPvRmk-%BUtB+d5-Z|lz4yYS z|L76@(f2#JKNP?z-Kfqge0BCbw5*!_0Y3x6CCc5z#%n}M%&?#y+F&_|onsUh?^QNl z8L~`x6h@q)>^ z^pPFu@-*x|js6GRIc_B7Z_Qq_8>M*AGP)=qo%h|&w4WIXK}o}J@rXFfyx9)EGX2}_ zW!cf|xc2O!G%aSM_FjGKu>A7XbPsrjwLwtTg(2scY??^Q_aM}{1@o6!S-RJTpKL%Y z7^(U0060z*j+`i<(en}NDj^beK0j!?&^l=Ic5uGBG<=!RS}eTB>gp|(7MW1r(xJ;B zoaRtMHMo^=R1{0=-U%uMT~^z3`IBib_{4tX@;?CEM-R;%Y|7Y_R!PFrapaZas*lC|Nxm9cm9&D? zTqu-OAa*lpriIRrwiT_T;3S4S&;&VzVHVsuw%pkv5I6Scc$MiXuRYm%N^;d6WQle* zAm!>2l*u0#TN^0gkI6IYtXW0PoHdD^sy8w*H!&g4qIY>Mx6jqF@ERPw;nK_rU90qG z1D^|Y*^djN_so5^de4-1u^C>SzukZEug=b#Na)o^>37P=PGQsHcSXE>rCmOP(t2se zP5Y*b$TDLLq#1{z2a3|Wiw}2JnYZa$rTFSVh4{-)AN|wC87EEqvLR-&pFf;OOI?Yb zoJL7MVn~43Z1>k?@NWYrJKc{*NI;Be01F}Z`d@|3_{B&q`tSZZY5n)-5|EPaGBYZPGov#MGbK}&ilIK zlhT8i0$x|3lMB=gM#>TzUUR(3x|(+)XUe2+ia0lWFRE`)!DuQh8^i0(puaSOg<392 zM=db+bu7`J`&XON&PuPY-o2SoG>JH8Dv9Fne`48Lby^v}dOU-{Si)_j*oIgIQ>g5J zDM($d(W~a};_XjhAK^ua6`S@o^wycWFXPDU@lg_Tdb(_T6(xXgkaj_CLm@w7N~)F) zoqX|56ep^Kwe>Cd{L21ARv+}qHZ;(AdU_wT;^l9NncerPZV$kN$bdtxZqIM z?8?yt0dAko72D0adh0nxU)-hb&gDO<(BjUMX_L-?Rh!lhOu>O%bAV;6w=NT}aX{@i z{gZQx9l6%(#`wMQFt5dam$hc5`9;vt(8a!{wv0ntGr2O~?}eLlrjvyVT`aA()wN%(1< zR_<&sYSW^6WV4)CyuCbaAVcGG;%;E z?$8{yzR2UAnwQNaJZvoBLf6qC19sPZrqwoNXCt)pqK$G@=(F4RPerbNwN6!XubJAM zzj1Nu9dpTJ{(Sm@sLbwtGgayQRvYrs-{_;Uk8F0i!bu&0StXSIB*TytI$JgAOo#}) zt=gQ-Ri4HO+m!^@fm%vB;~(^oVcp-Nx8gcJD;1DVz$j1rQLQbR`!*^O;!9dcCyl4g zC_jzH7toBzM3)ZDhPXlI$cE#ax96i)L;AIbnyfnN+gKibc?^G$+Uv!z7$2t@Ki)F0 zNi)uI^HRM$ac2Lqb@7Kf8~-=lD3-wO&r?$$BP!>K#YC49(~t2OptlW2;v*;j6Nwh!@ONY2}<80&QMas}r6{v`SgS zXQ>8fUz0Ok8;w`>j6YN@xiwCrBwsALeJ#GTKp<7{ej=fvx@BIZOoe#W2*(dRIL8su z+l*pmYJ&Q)laW_U;L7a*!>@nG64+rs9=x7`qIWZQMYaj?+%M7vV}L#e+pFzzi!%<> zP!sBQ2-~c?23yp<;g^w;oOH5crYQ&zG@r(1rdOXOW-T+PE!PMYjj@{D5$E-c))ei| zKL+ts?pvBte(wG2wVH1=mBlNSQngfNFWLf;HL%>Y97BHuFYBG9PB5E97pTfq@1`jJ z(>uGv?&H_maZHOb7Mf|b77`|xC&siYwKo>#)gb}HIZ?QSTIqW3ZgRJohpNGS z=@RIsaEmWctK>XuysqkwN{_(fzB9Wgg8x)FS?Zx@{HedMna`d{{oLKg8vQh)r1 z51h_s>{VWRcb3_2Mh{qo5eIK*QJ2K|el$n6%%32h)W+z=X)|(9mo?jsj_Fl_dK8oD zltYU@8atim6ny+w2tWFjq9Nh@8Oc8~PusPhqaXYwgW#Tya!|it!u;L>Qu_;3TA<#I zYrn5;Bh5$!q9=O7@$8^a5=f~^9+bdR=?PyyUd9y@mPpp>(fLSN5NbkjN*f2;4LXhe*V45A*2GPEm%v0=_hX!5rlgRpVbQZt>3&li*5dUyUp-%Nwd7L zP=h>w^=ZuaJqlSwro; zo8CCPi|tnzxM69-BGWg@*<5p!-UC9`Tn%ftI7Dcw2 z(Gk|`3lMkk^grPEzENm*@H|P5(tbYiqt38k?C??{mYcB(CjLe4=1^mhDzcH+tm;-L zCzv-!(x9>xT7%$Nk$!g7S!>8a_cOQ5h0b!4Q1v|5tz>?dr6U-(`gq;lQp7S_X_)q) zeZEiSZ#}LX(dX2wL_rbtTyq$ObbC6fd&hRNe1CHV7kT!;(g~g8S7?rmgKo+M)^$Kq z{trvn9mrPy^=+-$s!^l%p0%kMtyNo5#NKKXGllsV#Pm7_n*-tM+VdF;awD z^~Upi|4!~r?)|Rw8Rwix-Dxj7(B<{jd2uj(l@p}E_v$e@hw+s9ypzb3{nhBDZpxhE zfCuREGIT$`+~dT8zodG@x7~bF{Pfv;Vvim(WFsQUse6IEG@VNQ(#0Y^{UGe0_NptA2m)7Y^ZV4$^#IIc;{9Z(g8eIs5Z&nR5*_y3GmD za{E~RljrN55M(aFwdno7VF1+q@-8{$_=4H`(`1KT8*%DNEn01%Ua1=^I<0f%nY8BCE9rIOvYK|@N)&1lZ zm%0w)jfS7(Z4%=+JUsV}AA~}p%8J7k5S7EDD<+zFVFBxSt)weMoWk|wKXU9}$8|p& z_7O$%yMiiTba)9sc}|+ zl=9UB+J!XZ$@|;3L|UKfDLedGit?2>G&*eS87^NtnHswqS>N96e%=0*@@ufNAe+!k zU#R8bcj8pBi12RTg)WXKZZ!qG-EBsm2E6b&?@X_xtLI_~9id_gB>=7E7hGR~L3CVe zCrM`Tu9a)w7PI?Xs}P~e6zqwEab4qcu|d=27`-L9{^$I)h8|$B9GaU>jkm@%-MY9z zluMc|c+H|dKX2=^VPAf<%RvUHuCD#bW8YzF>-4FS(8Ybbz})gMXI7{puE^_xuQJ6z zY|d&_=iSZFv$fl!2HLfwV|W1iWq(1oo#zjo*DEP6xY`GQi&CQe;kE_YZBEB>Vx~2* zT?!Dj?8Tp(ZFz3`8d_zG-hzGCN4-REsqd}3CIQg{Y{^3&6@8qcVRQmT#{+gbZ=3G* z1A%q4)H0ejHW%+62L=1#s~*C2l9{H8IlY_YlO)zew=Uo&;~qF3YXG!ymyze#JmDGM zwP-)>54sWQ4^H?VV6fw^8h@)3Vcd1P$|?^z60k+<;k}r1UL5LIbm`s!Ts`pXrE$Pl z&y(pEXtTcXn~h$K8HFJfwp>?zL4k`#z6BmJmyE86^WSr~U3QN_ z$nj_&tEzk9vl%`c!UB}m-%h^In8AwHrY|1TGtuENSLZ9e__Pg#Rt%HN>4oS`W0oGO zMTjI9y;BT(C-@tdA)*$^41`t>gVQ`?1|M@Y__eGual|M8y;5WS>{L6J?EhsTc>110 z`|n9E((2mp3opq#&f3tEbVd>RHGwSN_P87 z1bUlM*+Oj%Z9<&@n0eD%RM1-XM$5=lfPGkAE}Np3mE_Ztp3y0>L*~cW>(c_>F3xp_ zA-XhWs6332DcvI_@_9{tSwrOF$z4J0GUjiZG9v8%bV?7BOX~@EJlx7wvi&6SDxVwv zYs=+`!yh-#gy!?ZXYlKBM}&r_OjDOX-kL4-cr)3*eR%9^;Z#P?m6TOj0FKw)Fbx`c zHiM@^dY9DBGF|6C7sRUl=!F?YfHi0jlUndoH6G2>ymIE3UTWKAiOMA2Zo|u6WOe8q zOvK*g)KN5#SmqxYD?Z`41a6A2Klb-^FbH2xBN7uIFJ0`K%D^@j>)VLRk-n)>d&J@i zKiKzO@#E)jzCWasijnsk(lf?xUm00f#@9E-C%P>x;&l%WU&?$WuQ!0(ZtH|=A<>UK zI!2DbD@J4vIr)_9p{5W21)k@E4Fx^k1%b{SHx>-Z})qAJU6b9cgZ2 zf3Q7q?_w+M=~Q%)BCpmhvdDQiY)i+Bx2`X!Bh~34C#hGhObVm$IuN@gcrv|M>yXS{ z^$H9;TBGHU-#&h5i3>ji+xUf{2>{zWt&5iVoLjf{>_sm9${ejPI>=yJr_5gh~b zrwoyAOPzoGpxKH4kvR>3J?gL{=`!vygS+auLS4}-$2UQJKQ$@Kl`mMI|F>whmA!`N zTswm0{-_?mVuaknGY@10dr4Pc*&VZZR>Q-3wwtYW-3 z@0PqzijUuY9K(l_tVwy~*9p&J?=NQ1q;c+&JFH0fxA@1H!f=ks690k?>Z*9B_I+4m zHfCAFt37mguS(%hPlLx%HoHAvHRTaIxxCk9e$Oe-S?zsB6lllTw9RRbv&0F=xdKi5 zM*Rt2=aH0}Hnk0*^8Okry5 zRDW2%7%>B3^vEn8b0n}}4q5f_+k?{(F-`9W+KPNR0_44oW9qgTRHkyI)!U=~`bMLL zeDv-lk8IyZZHEA%+f2G`LlYVIlQh9+lY zfD146Z4HIb1(!Jk2e~X>NnPCpXuSAz6E^V7fc6%>>sdd?j}Abz<5~NPW1Ysutuq$l z&}QHJ%h@;8_XqVVmYp#)mB1{-KFL3 zN3Z^S_tO)q3hTlg0{bXR_AB zCFdTb=ve8-7HL<4al-4X)-c9pf+O&p`EewkG^?TnNU0ZlI>p?p# z>%$_Qyu{liz*zz2!}Dy?0u@F-V3}3Mb(&@fvyouLPl8UZ!RuWH1W50bs;LoB6*NDhZ2go01@G~~a(xXQ3}nITi8bFDR1;;!(VOsbQ8#Vu_}&pD9g!gd$q zlfEQc%8H`2dc)lm=TDdf)kA6q(gG$@G&7hCSvWgQ@H>%#iAF@ta*K@WVK34U8?eyq z!;pm9hnJ=@{*460P7j6;n6AQZO4prLc3s~|`TfBB;{V=THj*+mt3C`j71|yOr*@S^ z`SFgccV7tJ{iGSi;Kw?^Du`Ji39mgrh4xRaQDR>B!#NlJ*;}n@qx+gwU!M_oYJpt5 z9dLwr8gZdcdPsvGt)yD_GgkdKlS1Mo2!rg~+U&L&n&q_-VZ8q!NpLCUtmxo(R1QGL=;H~kwoHGmu$~6I?=Ai!XT<~WKng$EW5vD4dXV6- zuZsX@$4#?1VW#lAxxU?xfo@6Lr$ynY5t%{(&buv4 zCb2STw^E`vk*r~2x$=p7!-_^SX(ASW7hTQ3w_JO&_$q50bOQij_iv&h3Bx^GfErvS75xt8e6Q zrHy^prWAsOrSa7ULp@pJzg)Czg3*Dp5(Lbw)Vgmi<1e`3yeE#kpVfxLn6G^?vxw(g zm1x;-0bhs8#-DlG_x3Jt<-`y^NAp!MpG07TtH6`Xb1`ikKm<#gCi6ErOnyV^ zy&{QJ-WdZ-G;he|)QFS8{ZN;L4PO@-mV1Hn`mm(7sm({`Eyx_CG`m@_Mqcwe0(86v z{v$tbW2->86{ zPVQ$Z9ncR#suAZQ7^F#ZsHKm zjC9ACyRfVkPR>;qs_94=YL#??Z3@M{s3H1Ae_{#_{mVw9P(2u60CuQ7B+6CuGn9Y! zF9CZFGP0h8jCs6wW7ho>zTrfp);XqBb$1RfclBHo8yVoVahf=V89)CLQLTb6zaQc- zM)zroHAuj8+JBj7_~&L6BUNBf@tdk-{P=2-!O@{TY6a_y*w^DA(o|YU!G77Syg$Fr z;sQAcm5`LJ*ymz9!DUPW%RgIyb@U zcTMZyEiaZ3_?Lm_k$)vV(|KfVw0zla^*6X>2ye!D8ex7oR5V2yh=1c7pNp#4t6o^%YmUJ>sEnA3&C()NZsi)$cx{=#mhFr7?A#^q?OMMxbC89MWn`kBiKAIe(HD=m*K#;{& zfNM>^z)QkTd?FiaZB@`33S=3YdpwHg-s5#LI$*9k*inJ^98ImpWix|6cF|(t_j1Ia zs4WLPcPlA`i=Md``7|xR>^}i}R&o9S1 zEBXfN(mG?|4IjZm<>YR*P`%Bzqq5@J>Hyy=ktLPOh@Zg{9%GX_pcOjQ46%qu;>v7B zQ^rQ5R}v!yz(aQYDyFF0(k87J-|H}G2)s7yW&gdUBHTIT>RG(^T|CI2KQp%4yC89i zC@Q}xG#w`DMB*~v42!dn=l?V^rAw-BP{#fW z5QrkUXmCSBQW+b8ITQEkF$B@`l#Jb)WlRqrza4j-c2_+8gpNR5itJaq`(-Kwr{-|H zC>#%co3#S5gG3COgNJ^E@J{I2D`;_?ro*m#I7(j*)D8-%el5GaA4m#6?F@qpJowLtG(TQJL-eJ&C^o+sTGny6aiiE678K9`X))@= zfY#`%2xqsQ^X*?_3POq}i?33T!y*;v>;`)^CLlSM%kj!HKJk&|3WLGWflKXyWYp*i zUqw9g0twPg8MI6SAQwfz(AjwB9QHchkXI}9m(68CaRUn#Lhu%nuk^I9#&>i@+LJUjY#xZ`bK*ZhP|^u*l#B!jz-+9YkGC5YCs zc$9tFD-M`Jn!%)i)|a-Y2>LEoB9zbE>wtR0zLH1 zzwm;PLr;<8xO)!!J5Mq=cXdg%uyDaT{j)9`gG~j_=0=x*oqzkMe0@rQFpNqXsO>3b z?*=BR#WLq6t>>HNoli1iNy##Zb5H!6z}uBt5zV7QtHr4XB+!HDPDAX@IwbN~hgiTL z$7mp9l`XK}fC`-~T~H%}7HE$3YbBS$ZU|^|sI) zVJQ(8^To!R0kNAE@YtEC{w- z>UfzOAuTEF`)qhvU>M7M2qU~huIPnsxh9)@tcv*?8F_lK8dl#$?o2`T(dCVX7J8@W z;-4Wh@N>q=r-4+CD>U-_ENx(=$!BMHF{e6=!vmS2#tu&P4Z+~;HhV~~XS}s=&@bz4 z#shA&RV$x9qK`|6x`Hv$3*rGOoT#ow6W=I1FFHA8m%Qgqrxr(k{;+l?x~?R{2IsXD z7?aTf<@&$`j}P%%JL$dAFXQOjkh?c}U!dP%FDV$*a?}LddG1wJ(F_0D z)i^Ag{gV@Wq*J>Y#P~=H+TWuc*R0IWjWSJ~J1Uufl)MT!)`wL#dBqI|J;iX(H?kz> z3GLdSVVuGRUSp($o;ac{t^=LL2tOM#bGdstDb@0el>BOXVT~6GD%CrPWKK=Cw3qkU6J&7S>h|*FYciM z!wv@U%zdTqdMC4&cL?fA-;5z<)&qZy3ofBzRVv)nmVbKa8itQ95o0U;L8CMJcD?xv zT&IO{$x#}DbwoEQUhvQAH0?YM#QY7bvx;8%2Til6N6S5}NZ5b`Q?S!df zhpDb~VuzufpbbGuxgN%!&4>R~X6a-4rki{`i__`){19}*QTBW9b^{=&Ws>DrNV+!4 z^r_Rs&@H2l3V*Hes(aKsX*=qU2s;9`Lrj?tC?waQyKs}~q_pn9n{yU4BoI)QZH`<# zt!$xe8bSXRA|`jq&^XV=98~|=>UeXVc>>$IViJ%Wy{QTC1r(t}4G+Rbba{#1JpE*Nm7T!wIV59eJENjpQg6o{EPD<~Ji z>lPr;fXvK3U&01`i3T!cZbokyTyKWN6;j;WSLl4(>E!&EuL0Uf|JG@}P}doI!H-** zQ<-XtlNn5Ou0^O{Nkr4qT{79H1*kE4zvUdKx*K`0^d4)1TK6D-T4q}WlaLQ{;8pqWM08Jgb? z6F-dU(_?b%U)VRhl>(`poRu{|UD;AiuD@HNq|2`UB^u_dI&&N1 zU3&g{U*KhTE0(|=ko|4WFAZ~E)^UKi6=kR@HLZD$u2Q0JS?k`e=Dp-W>i3>KK=Lz2YG zuWtNoOB8M^k1}RQ1vpb20gtGGT~*kM$4*h{n^|mPcMpV-V@K5sjV)ciiMlm$c=At4 z+R397?loA%O7s@yk{IG3IY^EIHccvLxkb%fv+{2P`SQ8%o)%lKB$Qw* zxP73-X{27z3FvzY7#_gt6BwBJM_31ABrNbVjG~>bOOER~!QsmX0~alKuhBWtfBB)> zPp=2Syf359pP~ycfao*8FkZ-iZ_vVF`FiA6NYD94*xI=5Q7kZ!3OLJXtA82Kj(S%c zA~~Sh&b@u7YsjOV*iq1jb~7Q^A+&F2lQ);AJ-BDO0Qa+-Nn}TjV?SY3o$2Vcqm5jQ zBHze${uTM(RmJQmDUKho^G~oIyIe=n&rFoViH>#L((YbC>WP^0hgrX}Rc0))Mj}7I z!^G5JnnD^K-*LT%%PI~z65S)4SE@5(eE_$d{2uJ15GP_99(o3@2-dw#_6gExPj@3h z4`7i|EKr&j7%tY0|2~`wcy%p*LEPp_? z2U^@Ns0sd+JLr8UdV1&u?tgr^^{xc(_C!4Ye2i1J;cd|(VKsaD#+eZv?NJ`h_{p06 z2>w6c+Vt&l$~T>x8R`_7M!GXt&Qx+-(7^vqF8v7+pzm7FzT+ST+hvfgo`ikPnd?lg z={bz?Z_kepCr(VvHAQ%%9c4J5ugBZdag{8Q_K4k0fvP5w8l5@_ljDWQrQF`B@?t^L zm1Obv&_)d~q}=i$gD-Ab=;f<4<0=&HgC_w9OY8juFM;?_dC1dcs}2lv9RkxixKUYq zUi7~B&7q7j@&X1wO32=GCCe2E5vGv$bD14?k#o^&>tyivF&$^>`VsJHSe+m|-K z`c>ky_a2&=qH6ocBWCamc9jtqRn zVnb>`+&LwboS92!^BEpRs z8K&riDE+h{rZCIZVC4BQ2oWA9n>Q|~Gn|nx*w1FzUq2XSn{!lOH}Xw+44;hW0{f*# zeTN;r)o4kidtlVR(`BRD;{UGwjJ-BSj%7kmPjC$p8_##IzcNBdraC=F+DpS<(n4a8#SW?CCl|gX6Y!5S^1K!5k#7LM|6+JM8s44 z)@9?;5|E@&VGU#4AG6K~@Mu~MPCUx`F;0X( z2w=P6dH$Lsur-kWB1+lAEycz$7FEe{0{;B)qA<>0Vk^(kK1|JB&1xp+)~-94%`7ilca~^J&z}A8S^@(!e_y9fA~jj`uG^xxwJ~OU1;U>erJx zx0B?H=E;05Sz&8^K2hq8HSw$ap;mpbUS5*w#1JXo@a&e+Zs|({0d?rNEzs+-mkC9) zL@_@ig&o)^H*#ox4WNuR+!nV!EfI%5P@PY!_b3ChsM9#&*;cNU7*y@nE=ePg24n)` zbbgmD@qI{sKO!0TRgW}Z#Z%A!D|(|_Vp%?uJ!>%d+n19=DXd9RjG&10S!i7xHBkM> zK;0tWK+P4HMDNiGd7^;~whF&KT+CtlWnxr{Re!*F2BClSZk^Id5`uk=Dju{(?#CZ! z`+*ug&EkJX@Gsb!Qr;97Knk<_U_k~<%1+(ERm^lzt@^1)1}^&7di6m7?()g?q2K)Z z^68tKA`GLQWyMftd0cjJCkLt4>}J4`aP?c5A+p3W4G8tJyv0INEcdwvpeF?FHzX>_t=8|L?eD!V>eUH`j4+??%npuR7K(oJ@^Nb?P;z_XQEEW1(>8UCCM@CA>^8%wUV3!gI%#$NTGYUmq~g!-c? zACx@FNMF&RjRzyA`>`#Op(>2)zUFsGvYp`sKuQrIotN%6aS^g+`{WF(Ki-1=;4-Yp z!!~b@kEgSOBWloIvPL8!Lf9@r4Osx|o>p_{@1zD%Ai+I;%7+%3$5_i~E9(XB#PjI~ zpTx2X`1+@I(hl*#vRTL4e-2t2e7V;fHAhw~EzJ}b6@Y+;U(piJS>M0N zc(OfL2}lrypUqu9Nvi?;#F{xe9w3+$1hS>6-E-?DGx)Co$v? z(MbyqWhCzY*+x|iCUhft4}&yS>ru zzXmBI__!z}5*=xUtLNaJXRuW|U`cN3`Nna>S#fO`6xQ(wIQFc|Sx{9K-T5R_p)You!wq-ch3Z=H{exO3QlJl zFQF}wi5Ug*^5Iw|`JPXm{lM4jHTumh#<|hP82#d_S!G|_H5=Z_W1WylBiTh9LK!Xo zZJi!J7kg9us=zZ^Ch+@bsN_ZNrI?QQWlf@%0Lqu{$)Q?`%7OC4{3GrIWtr;bNnTP94N~($?-|N`MP!EqN5Kde zJ^iP;C_{R9!4PXMs1a@oG5*=a^xdP}^G>E(uzR`u6ya=Je*THGzuvo0=#!CB$%0^# zU#q3%9)!E8y`(J;ry2F8GNrs=Yu;6K!}an}I!@5;;`a}K*Z$+XO?0AYM@+m#G1x8V za;yj^=u*eD*AZtcvfptJ6hCkA^p;NCvhqiw1|{jsj~LH*O=BIH_msWnzC3(aelr3WjU%PjtJWAhz1bGFz^{=jmZ#PXIO%#$ zM1n(zW;z-0QAk}hE@Y*dh)uoY-=)w*fGsHt8XM-dNx1z+y}qUAFLrFiXyvO0W?l-E z)A-Mf*3J+l5r9Ma?Qg@ZO=VIU^t{;t7xGJLIU}ze`5cYIu96(Grs{fk>r(yhYufJu zMV<3ju@}RrA)KJj@j;;dX{Rp&Yf)k73vIWOjeEqDenrD<1c4poeCUhxcXgZ+==tdv zK`;s^Z3%NXQ!$nHs7=J}ExeDX6ScJQ#Z=I;H#%4F#&Gg+jo+hEYMDjmpdfa7@6_o> ze{DM6W>Y5I7{Y{guWvCHGh+#RtwrBVUt%!{kqttR7G&f$seWdF2Tf?GqW+|Kigaa)ha^Ux zys%QCgfheNWxlGI8j1_wjSx31agwCw=v_3Y30=PvKR~Gu6XdG*s%lQZ@AwUE z%}~!YGp`XTEMu+iV>H;J&0@&C`uTS+aO!RQyv~e8hRaw!-E3Vht2=vgezK?^lf!q+ zR#>GEGe&y9s}ZLrYNS~8CGvf5ba+ZkixJAYd8bP!_Fn}5jUIo6f_bl*|7n)(N5ZF; z27aB)LBGtBP~U#jiFc%T8MkLR}S+=aRCk>SoVs4*EXf)$|Xxl;d5;t~)%(A=PYqYLBas zdbMW)FCY^)X^%nj{%39wXR0NsIWT8XY&GQ~?EZq0GEI6RkJbUL{v|R=S)-I~?mT=e zy>{S9@;9X4t`N>UC2VjMS1;3Fr|d~|N)_61M2DsbjsWipD>2H%gYk2QAnU1wX9a=J zHqQOjK5@XMoJP`3(%hP@m|q=Dvi><=#0!1sJxluXQA6!tV$$vUG*fx?Gp!Ke zsOF>!<2r++xu`a$x?HY0#4VtyX^uZTHE?~!A*Brwf~^%geOljcxc*2+fG($aHlB@m zSVkmfb*_9whq|=0%$W&mL2HG-{NyuJ_8$|Kh4Y4wh}qDitk6dMd$<1w6p$ZemVT1k ziJ2m6nx1ZND5^l&BRmy>m%_DG6mMbR24IVDU>6q`#Pss3gD{NBe%_fBLV>0@)c$MM-MFo4|x&%^mmc?@8j3_hV9@{F=AL1=iiQ29O@ zUd5Ct^Y_ZtX&+VVbMLDS4WVfle!RA&FawU^+QCTArO1#C?iMbzZZA^3SlHyJX}Qfm zfDq?_RHF;Nhb$;9qIK$n3`nG5H{A6CW9ExfXfb6EKPncPj(vrubbs9eFM5^4F)Zi- zS_w(j!5znn?)02z*@M9!2U`Ao%rg$jOn_EwC6Y!!ko&d>FD-0V5r(M9I$fNJ>4;pk zu7P!oo&cf{8HLX#z4ZB{x&PfJS(7_`*HwEyNk+d$qlQfGQRp-Hjit~*AD@=M>=n-@ zi1Tn?X0_D}TD=d^(%B65hj?o~SwuDEo>=m3%kgf7zK{sNuR5@#K)n6UmrELsg*}v; zp&jtLlgvk^Sg^5>atRoLh!ng;6xU5_ZGmHWmIjaT`@1;pX5yZ4uw3E z^S8K>ZShgporY{*RY8xu>{hp41G5Eb=RwP!mPlX3kg)2^jRJAfA=@_swMCo))tw|h z8uXoRubF|lf)?X)CiR7Zr|npphjXtVH$ZOzJ>=q8Y+_rmdqRv|+oxrol24daPYfM) z&HFB8E`>-%A8aM2Mm+wJ1IGPjf8*cRvM&7a zBP_Y7(!)nVhsgvkDd4>!+#;l?rk4ZFcx~De8kLmhEc)5rKga393Bm;N8m9EUo+#a| zTY6f%3Ol0S4fgnqI6zX8O)SEW%AfTFdNL_&;#(|A5n5EU%u1lvv7JD^qblOn_>$iX zPi;5-M3onjp?9`F&>%%)PsZ$= zUw>l$#?Q9;0oNrIT|M}y`W|s|c0AISFjlNs5w^~cvbmAJg)OW{)bOHM9Jn^~o zAL57%{tjUF=0$fJieh={`7Z*RTh7q`ux5qmt!64Uj@O7*%Sm#~>nOFFj#4xDG!tu> ziSoCQ)n)Pr=E-GM0W1(h(8wggNAXtw%7osedI=l@cW z^@LiLY;GW--5SgBu6K5^cSHl$2kc=ofYYIcA4nwze@?VLrQ(>icq+76tR7lWq|1@ZCc`2Us(bv2#d2&1+QhNIX-$++<$CT3}pF5-UO3#8D|r0560KwH`uJ5cScs-z z4}`-yQ4(|dKT)q6Yu?gi9kFq7$ru%W#ntNwk?P~P`ZVZzh=|?ky6g<|M-YyHQ(3C zw+XAnT|MO(h5ua6-YVT5cSb$b;Tj+2r6nzn*H?1roi$Si&C|~SE0+y7jnoQSD}zd6 zTeRXan`a!=SBi<9>-P6|4R2%%Qtw3)ds})+t;cL$Bor@FZWy3<6*vVIO+v<`8=La} zkpw2xN@kX;gS-?c|HD<-b-hUps#vDLCTZ%p&eDa*=L=R^EPfRdT17UYzQrA2Dpn~> zv0UX?AR?Oykhv84H!Q0>VNbMzWjmw;>V;9XAT-f5ZaI=$?d6bT>1c8ZB&spTs!FH0 zEnPWBYFHuZ)W&CRRQIh2@{@|;n(tRdm)Rll>BCs!PE_gfghAP`TCW zuy3Gp&}d*8NHb**ZdEw+G&%Csj^8}EER`H~h3H!9wIae(2ZVmO80TGSlRz534hJGC zo^ZAT7W@(9^B!7+M!K&hLYVY6oq4$5oXKrC@vD@DdFA;cj$?YWNF?P}dsKch=I$|+ zcq7i@9|=mNnj;i;u03M!)%CgfpEWDY#p?j2Ft|JU!o`%Qa*R)%ZO+O-QL7Z^xE88I z&y@KLs1?)g?IPZbKke7E>tJyXdcSwpHIA?8XI3|1tC^C+F(%iOk%-%9msmYWUm7j+ zb2u=nWSBloV2e!3mYX5wo~`8r5<#CYCyfu-WQcI6kV^VIwX5;s08J#iyYXU~*_^*J zJhc&1N~wZnZ%nPb)E{$=~k zevolM`Pe=8nf?hWy|Yynb(X=?i(G&5JUz(Ec`Tid|bt|A47k>_rL6F@rS-1s;$`H)~@}JZ$eTGHH|kGg3$Q z7BlXc8QL%hMTiW(-oedN81>l8Db?OP*$wlJm@~#{do|pQy!F?>@;#hWt1vxDvVZT) zfoAZ=?3nMNa(S~nQtzh7G0(%=L(jxTRdCT#wa*ccd82r#d6SmlCET({n36E)uV_%z zc~o%EGoTZ}@QK4s#z2e57eSiuKcRd8o$tlpr%i)`hs!*!-_Y zS*6`WvRe4f*gT6{$Ug%?CtQ;8jhgJwKrN7XxuMu9ZM`?WgOKxL(vZjFSGRDYdFimS z5U*y*%*l?*Tk~PX>Gmm7`)Y|v<5*r$JS>GbxuWg6x8Y&HOSOp23XCqLamS+_v!d#n z@5?w_oraM{6r_o7?EnAR%&WFx#G!mlB-jTd#-5rRjV{BQ5v!OSsxT~UvmytWU_DH( zubVFNHUy#+(?WZ_aUp*=7)Xa_`owNBgrnndf+Bj_USn;%Snpcnn20Uy2uq6%qKrj+ z+@*JJOXjdCbQn@Vv0U${Kh-bIf;5O|-cU)0Ve?IqEOo3gFEz2%aNsRV`x=hZY;I>I z*g%_8-T0BqsDr$j!;R0IFuQi$yv))P^4tD!mI^x_hnuJtTmy|&yLPkeuo_`f3DRA2 z*(@;wR$N5)%A>!EpZp1%`3_P;2Xyl^XDm}79Xcl;3M&w-tGi7d_oA${z!1~7hxrh^ z;C824t)`CZ5O3b7d!v9kJ5G_P!mgQ(Qi}Uyb$7l$6F1rvrZ==Gg3e!^ZofGvr{_QR zXJ9g#wvvbZapQ$XgyxN98xCW?r3@6XoT+A{|GcKvT%0fS!FriTo!nDBr=%p~EJzfV zi4Q@FHwMdI%z$G7T^VplHc@NQG!IKDW=9p?%%@WK z?B%MDsvQv)H`m*`Sb%8wydeUYeb4VZ)Qgr;-7N2&;jTebk9(3bjmzWhkRs?21Bbf8 zKgFlcOt*5vXd5ECY=JZ}<{XTo8@SnY}BGTFDA%WKy%_h`I zH;};LI!stv;5qG@^Rx2*OrS*n4qF7V>;J5KQ6Nm@A;H*R5+_xQH0(Cv6KQm`H}q{Y zSaORGEP|^iDY)>1!JQcW6#14)WFf=RKvu-)OuQSCNkp%QCF?2{DrE+qelw*==R6Zt zJz-TwK&Q7m_`MuUF6WS_WF=#)w`R$HJzo8T)8?RB_5AsIXvjwB5v9CV--EQ7)^uN~!eEdnfCi1*5F{fIH3IhqDxne7l6gWCP$^VylNgf!2L1FhLTxT+}r<85D zt86Cs=>mDDZ89~B`TQB}v1MeMF18<^MAYuSX9`+!)9^IzhOJsj5?c7CAIIdl?N(kW zsv|D*78e79TNmX#bc)Y3bu8vAz@ot?83mz!k}+B9HyuXw-M5#U{&6+!=F4Dm`5iTha-Xk8Q&ikWsj;j&q~+V z;$rU!d!}L6!6)Y3rfa$)6PWH(^~b$wlR7a!KD*eLB1aqXASABpa#T*Fv0XuF)M*8r zxnyXgbieM@ZI!)tRmC`m7i;|pnK`FX>sS@@^a!g@1nJ~$hSe)7jVk<=w&V{~(0=|& zoi>+CYKsj|_DFG&w|~<0NwJxYL#f>p?oLwx8v3nAdlR6==ncXjYm~%qglyHyRkIWK z0VDFCf-FR_xpF1xnlbOQ_wcJ!%PB_1@x3}1mx<8Nx42}T4Hqo83}zb|vCbt?W6 zB|Kwi9ZhuW>GU1p?+nNVN0H%faY+*EX22s&c^$Z`eNccHt?%fK>i*R6Q*{9`@}2uI{9nV&IS11gc+CUO=VkQ={w?kGufMS zdbsG`KZ@E^bKs^-->8-)!b?|{`+5qcmmd_aZe)5)Hpr~Kc7+1qd74D(%Sw%_?o6(_ zI(2<~E4-#-GA5}$3g7}p4r%Vs&-rk3joC68hJUIIGE6m`M;{%r2ZG4I^+UTw3 zIDPn5hQy#;ebNz0BWO6W!%OEFBgKC`#@QW#fH~l#+K@(Vih>M;)0DxZYamB(FF@02vp* z#x_HG&VbR)2ro!w=;<`Gw_z2mY5Q@D0i%3Yf~wY88zg<4)5 z{}I=h@t^a4(nzm?6Wy?PC^B=u1cXlu>YGom+G2{w;M)#a_+~(^1$3IInu$#Y5v<}| z5*BDaKVPQa)Terb{%Em&{LUv3@-zOq`(0Iw+3+8X>8>4v>;le=bXY5+)%x4VS{1SL zM?5_Dmb_mMUNbXAzz3A5Ye`rG1H_yZh3V@Vy^p6mwG0UW`DEko1v%8dKrwL%p(@TLjw)@cMbE3T9XyVTQ_H0VbWY_0;O zWoF|$H18rki$nVUELDE#Y#&uHi^4a8JBGDA%lYOx3}_myfpjRp!%NcbAE^cVPWvrSSfp`dP$LPfrXUOJmRZ$bSA+WsPxtNEvS8cdoyUpAvmH-=qPOyX2^~d29tLQI>1j%1CuwED_{Ofi7F}3`mKI5Wv0Ty{%%wE-~7n znybY^@Re?d0iCKnK@#-zY|7F~_hV}#x7rWsBImT*{7M$o4AC%Y3q%9n4@Nt^u=l=) z1hHA{ic-P}*t{fgA^?p;+sIDE{t+te zW=?HXIiho5N(Qh#AtU%mognHOBS`!v*+TNCNXF4Q3%j%E)+{|LFYh{X&UTRHBWCKp z^{b=b*K4q}hnb7_?QPAUzC9{looJPDhVBFqGA66?!2XY=vkZ%>``Y*b0!pfcNUD^y zLwATscS|#b)Br+v2y)VC`TYq{Tl;hn3!XYWYuRf(yw(=4c8GY0YYtAQ2<9&7%iBEu`dAK=3u zncgUog<|U?1l~4|lp%>|b1N#<9)FySV`t}}C+qCNmovAO-`{GAdSSLDD@rXQAUjFw zNpRiGT1@Y0wCa9&oR|R*RiJe;3u?8v9T3jDe*u#f9ju-D%MPYljG!fCH}WS0SUUXi zL z2iRhUOBSZC$VwRygaJd#kfHV+wwG`WCrWw1;aSCb7K&C(36!{20|*N%I9W(Z1J0+m zG%q!39IL6lh99HjvTRv^*4$9c4*%F=C#vt9NNm7OgU(Q-CxX@H4oDNqieJp{?b!t| zNVucvOj1JGK8tWq7g)JPS4n=j+SU0$arXIdlak58Hs_iq6x^+P{@O9^lp_Gqlw&eO zdunuLL_T`Dclr#N`0PJ+&9|3)9XrBxJz;UwQQ8<1O4tpwKJ}<5NCo`rA)!mhDdx+D zBUc7gSc*%2kzP2Xc?p~au_N9q)&13JdPITn@5!90JZY@fRGWMLtcmH)8pX@wH}c_1 zOfgZvbukq9S)s~KU#4UfKH?v`2?@T!Fy0`&*WjfuIx%dbxsnz?Pdr2ez2)ytdMEd` zbM!IRW;WAn8YIq)%TT&c0W4V!!kDtGivJ%22Hn#X6}*n&KPJDVynHI$@ml8Ndmu>*3$(jHZ|Ts8ubjZF+YV` zrEC4`=n_?A^)TlC$33jnl3xaICY1VP@&~}tuwnp76*z0aL3cIkZ-ZU3jzXicgu|}0 zErd?&cdN$&tC8Q0guPeI!d$$$*l$UkH6@CvJFrz_#_M2$~iKN?}(8a~&^V(I88;%p5gReIW%j{8%^QV2eTlrFt5N4Od zb~JBNMZx@I*t{KOCPTpCMB}Mt_V=eUm#^Da5zq!sQ^`)iVLX+2XZ0(WIQ|`y^pIUU zXr5mudC`cl;-OrTN}Wb-hCk93j??1dZxoT<(3bXboXRlC;uEDa^@YJr^ktxGrAR8} zY`6-Afn!Zcx;S<|A9HWhR>X9r_;XX?K8Hn*)6p%riL21;;b-u4^0zHXtVwT_$BVzw z|kZo!>oDZW2JTnmwfs*Xtap z9ZIKO3H|1#m?>Pne7fK)$)Fbpv$Uns?$tj(n(M#| zAP!s90|8m%axPlG>(G6p&LpI)bLn1eem%IKydU`Nm$m)}-ba_~PxH1#G_9y>{XKuB zT>7i3NEEis9*;1qEFfvK3V33mrP)`Ly4Pdmt`9xShn-1>vvsr4wakc4i1Z#*(fk2k zBEklLd>EhhUY)WmcN=*AZJqe@)g#(bCeMsj;j0&&SVxy`;$(jXyENV2XFna-amfsV z$paO`0|Jvc9%^5Wx##aX6ENk4tbYu8jb^501l4G&s+@s4VX8;eLS4)wPW`MI->+Gm zCw*hKY?*fw*p!)Ozr=P2%9f2bPf-IhRso4n*5q0cJRm{o$1i^peZYqaB>wRy5Xyzy zE@rev{T-2T1u>~Pq`OMlXe@ENc5n0YAD3xHf4$b7G`mj2#$WhUSxlb8<>hAlR-z%W z8S{7H{ss4WRZOw7nDD8qO1+7flE|*#8Zp_IteMk(#LTQ=^KSRYgUrd+tH|sQ~4<%Gii!K z|MMI!e}G{#;y^j7Gqw$mo!7Gp($~WZ1UYUR7^iC{FWR0JJ( za2Pb0kyJ0mT|Myz44G2j?-el7g7h7M{kgAC%({;iqD z%QT`153<3$e7^uWOQ2(11iu~|7da~ioo|H|b{9M6DuC%hzL`8$+Baku#DK@H4`_Z? z-;8n|eEIVr-_#iV2D7c7=C!EuPE%A+Lq-jHWxD@8ljAJL-3@CAiGzR5U%hK8FbFFP z8K;d?k$mvMu}J;;AZvT+hrMzkrOL73-GxGT(la^h{hsgFXOFv7+uF%Xaj%r!>?`Qh z6E|ZgXHijjYb(|R)-#i`G&{uze{Y%6llQe3qYqz8Y$W(C&vS7#)6h_hWZX~ysgzGtbn)hjJwE zSri(E-A0%3H*B169-_$jgtl9G+*$oi|4v8Rddo#^O+Ku3VQiJ8#2^O?i&Wam%A;TG z@K1|i_JB4?XSYMQnAYP*eaczg{|X;>{j(aqjH5*_7j5jV!rF?UHg>^Dd0p`1uyZl+ z48iP{3#XiMz4*s&-SQhN=g72G=}}mEcM{TV0%b9cw%DGr*&RW@^uKXZ^mmzPolhsx z%kl`zPU1lVMdCVguW2nM*S2xdo1l)@j(v2l!h1cALLk{0ScCko06fF7WaC=eKxuzm zu#Ura44Q%ISzmI7@$Zrhjw)HxyEMHRfkgtY2ASND{Iv=&iexdJUGRl^KmOuoPBD^o zB$+bW;l7kCVCYlGTcOJS;O=Q1l)6+lZEZkA_Bf*(!3G=Sganuiyz-O?mIRAc^*~5}km{B6`jo-5FF2PkIP!tD$a6^j zIV7Mo&Bv5Ck2}IsX?0?co2xKsU0h3@_?(KC@L1H-RSn}v6ur&z3h+0}o8?mje&wu1 zUczny*J7LMO~L4z$vdGVqw2e_4MYVe(eB@ikw+*0_+x&`z37--9f1CmHSh zZ|~K3Ba1(yuzOF36pH`2C)WN?U-cP-8C6D1%hi*I3AV^|{(S+sdg%&7?_Is6LB!&c z-`Wx#QKxTSX|krMisPHyGxLJ1-!pcIt~~P93v{TA8pqjzb%94E&<{EyvW1*L-Yc3b zOlR9)%~RT&$u$Oq7lHmGTRUkQwq7r4bjj!~_O)~WV7?8u4pxAH5&s+XlF`NGN`Sfw z9f%m+_&^c*!V$0;Ioaz%bs*s)>-JgrHGL z4nl5w4Z(T2A7L}~O!4|dsDethCVQy*xL`e*54}TH)m>;0p;xDn-mZ`0t_yi4h+T)wD5n(!1P5| z$SsZc{H6X&O`Vg58LLu^no3-W{V z0!y%hK<>m^!?4iv+?gdom;=WpgW^iV!oVv5Kl|B}n$dq&e%Z709s}PqFUdwG&ZwH1 zUvF+6ClX6-PvYpnd7m9phG!HMI%>C8oPz{bpnXt-r=`^859<~<;!wVktzO zCvG8j{wf_l-L_QZO=Qi_x(rP^z^vHaDQZwYzbwdKRd|s22-P_SF$S#DBUe+H*T+rR zr|h2jPEAX*{&w?CCRs+WoNnfqA84`-nuBx}^-N%FT9tTR~nTS91oP9h-a zXiE)g!xa4vY&lUm{I?cpAY4oq5VyEtQOal(BLVEuJQJJ zwfafKeim4)oIjF?^m~sJiT?J@d8I#&kk3Ylx)wPSuXzMpU;EqYRyw|$XT46X5Ji-e%Ysuc=wKsjF+xqGozIgE-}P5zGpnOlNTmC_(+(jibBG3 zg-{UDzh~0wW*m4|Xq%&@V_j|R@bRj8P7@lK-ysU=Vm4(a6a&haaPa0LSzflJ$<97c`6Dv1f~ zygqBoOVsE;GbcnR+3$9>8P=0m3n}o5NScpE^XbWt(i0{FvSi~q{@9l0u@Um#LhcVEF9>EZb{!>GoOcle*+U05T!@nfMlWJOB25QOL@pkT-*I zF6m83K4RSW^YS-~D6_J8)V<;dzkB@vBCblzmMN3pe=h{AbbK}!L3^s83-UHuA=c@{ z*mUqT&HUEe;zUNKw9$fMP==V5*pww}8x!oWdV7_fzxdLgzfsZR_hG_SpC}AyC{Js- zx$n;0LL0WKMJtIL7JI+ykRzf(=l6So@4ZiAP2b?>V441jOjal`4soUdb z#Fc4cT1jp4yPWTG@bS|a#T0pd1kGuU_+WphtMNCsxLMOgTU@}A6j)vPJ=K1qu0mx- z`mz$gVfecOT}|TcXE)Z*QMSyD(&2ZRv#Zc?~RNb*t3#-q`H6crQF|4 z*a^2mU6QNQu^96{@)&T0Aq@pG0AGE&g5&A?0{Mz20WQZ8{J(xd5^Ve*vFhrzjaHk0 zYzG^a{9uhAm*zumwx+Q|Sud%;tgrwS}+(b`(b)F259pvz+^_mih9Y z;Hr;Vk5B%n^OH!UWg17m7>FrMa1idV-WmBktj-&tGJdRIT}eOR7^tY-CSu(!l%~uo zV94v&poNY3G{^os*J%@G{7V6$N@YMKuA5j*I|~yTgIoWLD3}%-Y{AF6$~xgXDk~Bl z+vDJ0e__B1lHSeCIw5yc!5DpdTkvep)m}C?j)42`exJS|zoG6~_P=B`!f!zfL53nA z<)HM8S@ww?-5m~ED!a)*h2H7=Q+Cx@5tisQK3%O*V$w``zG9S=z=4pa0a2KVSY|`A z7LQ535ouickLW`K=QO&8uanY+AHSG*VRlubSWfllp#YHsnq=50lQUz7+s|L}G8c1# z*IhTfS5g$OkImZ5BTI0GLBLS=*)?_nAO3T*_-?FGA)x+;s^7X5-Jz%V(OJ}-uo~r# z>0SVj3fr2Tvfs7~j7_H&rJ&XU|LDIr>wwdZZ9uNK&bKV@Kx!(AEKHZ~UAO3t1Zgdi zP$%C=*xRWjg%SdAKp)mcmNV&#{eL zE_p(uN4;(ds`G`TXJrS2wNMf?dz#2_>d$`gJF$Y{EEgsL!y)es-WiS^L|TtL)#ddN$Mu66ZnUH@+WhMCVnnhY%&5Bwcd^)kKsftX`U z(^SR`quw5aqk>oaga?gD*7_~4Tz@1Ax2^^Z)^g4#i?N-PJ;iVI$+k992@`JEFs^eP zy>uFEHCsN*txUw)G`FBT%e`hgwyYMx$q0;&DEyxFJ5zhr&Th)fx)2@FdoqL_C zMN7NbWM@j_e0r*#w2EH?pOgLOk0^HqkD8B3r0=CQ9DZ=eFgpS02@8*U+^o#{DvGQ| zo02nD>!gkRwEs$)+!&J@Z3T-j*H(D%^{>%AN-o^`o1Mjr#?gZ;Tj zOv1JnImbDhO!EKttQ2xjt!5Ks(Ye*I= z>i5j92@RecMF4j-3GMV8HB28?AO3Ze?r-uDgo63JJD6#r+BfZuUOcj@$15SyC6l?y z;$#U%%f2Rxwyh8sdXrHm@girV<%o0tql2_}L;k~w>2Sw|xO6t~a~Ocu7K}-BK0Uah zJ@SM;a^}s5!I|5dsBsTMe^B-574_o`_OwpZdo_`LV>=}We-fu+EXu!Um7T3Q&bQHb>Jb?FNw-Zn;|kAryLGw#07cKk6SbI%tZK4G&JVz5>V753HWm zg>3uS$b7s_B8pQQIhsapGJ-dqsVGa1p*5c0?=yUtk~yVznAXu5lk)d@$`WnX;dE(q z`*r)?UL{-<^7^hBA>RIO-pX=v$KX;}f+v-lI{jykDOHrI%)P5DR+pjg>DGNOw04@E z<~mdfkGj-nr8tEHs85-1-H<4b#@a#n4%?Z@g7_PV&c*sYh@)*T_Jg#4{C03!5a?b= zA!AK{*7f2Z^0mkMmXzeO)nEOeT`-9$?O22B-gs+epPo#=t_xKKUSO{Sh)aY_d=I?L z0MEQ;`&VJaD#L=^M(H^;zj_w~QlV!!>%gC#_||S016_?%kWc3M+KoDRZdVn@9%#Vu zufrt^uMo%++cTh{!BDIxXYQ@hcWAFufi3DZR#C7F+D6`;}LN|g65G6-pj0O+BfgR@( z0zJd7i|gutf{r<-S!%`NqLi#>;)l=hC&Wb>ytLRC9-}z4;(WwMP0Kh1GDaon$x-Rh z1Fi2gU+@5bJMJwucvF+#;YTwT!X32CAVBTu2X4i8PZ743IzQ1{lVyq{{Oz#i~9a!z*?^I{30A1mXxKM==xgjb> z^ItIXk9%XwPx`eg4Z0T$p)oC$#m~hlG~J%NVRA{WZauTTZr{X;Br82qQ=b!tWjr3rbA-9 z7dH$*!Evjanm%SU}^-&DuETWw2Lt>P}UrM|#m;*FY~9D!d`SIVQw*>zAXT5AwdMLv)uWIUAxS@jXq=edv)G-DPBs>%aolxsdxq1ZVn$3E^I4efyERYsCy5dmM&9N z`V+YQ8?W9D=R6T%TTp#Adga(4Ka;HqbMdk6%PKWFbG*u#ojq$vy1ZECtZ7p72l%l* zElaol?c!H)r6$Y&cI$DYN)N2xn&hZle5ed)Or^F`5|{X~x{z{t+uSX2b^2`Iyr*m# zEgLy|O|iixd-{xNtY;nla+yZg#Gqw=QR0B|vehx*--azcJUlsSj`nYX=Sk~tiB=Q( z&f1d@OyiwNp@`^Y6Bq7_)Exv*FyKD4e%bgbUq@4k*AtE?m{I{c4j!ifRsIbZqguBE zbWyBH!60t3`W3imEi3%KcvQzXr}9h%wl^|PDr=Ut;n(!)p>dnqkndkS5BCSa_D!Ao z29lV3YcAoDZU+s?U|iWRdnl`-j`Ux#fx?^lQWZWn@6oF{`<;&m{J{C0E@MkEiK0UF z>!vAXQQY;uf5{q2uYmLt5Uu3&kU#ot-oE}sMxw_nIuc!wWWw8UhVecrCA$bAE?OZ=QwN|U_=tAkP*Ha$v;zj?-1efB{7T%!R&=oNjzB;?rCnjLth)k^R$L#?Bn zcwu726r-Q`am>uS?i+K7mjd{26CyVnz$4Z9u-S6MVE$7Zj{K(Nvdu!I5blCrJoXM~ zNcqv@Vp&(O$n+Z33vu*28go{cDI}_KhwNL$kVjc^67cNWXdpmzgDhc5JBHqh&YIR^aCMp8ux5%rGl*JCw)zRE& z+@)M4R(R3Z#5Vy$MGL9$_xKn!=6fS0xdn|fqDrxFEVPDEV+`(63LtTfNyq5Y*anDu zj^`t%r|oyJ#!k#gOYsh#VQrOAKt__TjWTP4UC`zZX9kqGWQ3~&#_1h>O+>{(LQl#w zu~1EHWRI^nw)PX@(I1adlXy<{g4sowz=)7E0Ub(6w3l5OlSgrgz$W26UF+lrFZKBf zF&)A6(guHW3@}V%xj7}kW!EjUmE@XZO6&n8dnAulr^DQ-Z`QdnaJ50*iS)EwG=;vs zXVy8bY!Jt;1_cFc8}?y2mK6a3^$taG-a6^Pt4wOBiO)M?W+ei1^;V`M6Mjb!5aLvP5&}a~f znlovD5SNw`7=fUDFM`_~28yBuL`xlWQDL}Q3P9<;D=0aNe&`@`#qqTxQ4?Wg;qTjA zM52LS2pR~DDR)JFsTUDvmWN+$p1|iteDp#?{hnRNULDPC5>{6aFKzL|=aW-)tG>8v zkaulWwa_Mkm4PIGvEyua5bDwed`9=o@fs7Ovg)43p@YfqM~dDw#7ojJ{RrK`+Ok;90WUbgpo)5hj~6)ZujaLLIQ{gk#Q%}Hh+(;!H=>* zZO0R`Av!If;33dz`PNP2utBu~X20K5_K6X$u_i$s*h?2<2@n942Loaj*Vj*et8Dbg+()Lu zsMsNy^41NkPyQcC9UyV+!tWCRlST2MQJgPlK)aD}>AUC34nvX#(HV?SCdYdA%LEX& zhpuPS6CAk?x0M@FZ;sC`TBRIeMz1}A1N*e zezE({hdDkKNTo0C`Gch7b3r-V3;2lJ_aa2x0GL&Wnzs6(ma!3n& z@V!6_V1QCl8d_HjGyv}8U@mIRK1nm@`=vY{gYka8$GF3@BIg%ld_DSG9gJ`gupbO z)m$J2k6)d6(n?(j4KEPN5Q-J8X=oyp&- z?xM-wSCD_-L%q#o(Kbh1l658FknVpa6FX#uiD&U5@?r{_v?bgdqVHX5cE~A>NPt<{ za_c{1Mw<&~z*O7XX{FogRX%tDEXBX739~Mf0)xuS&Mk^FJq2>)Gf7eI4EBqMlWMUi z%ayh^lihTSMWN%#MYLqIaK#aS6C<&iN{r(A4-iR{cpg2Pa(~|aOzLgPC$+a96pZPp zd?sOykr{=1d{;~ev3`y};C>GCiVX@+*AKStVYtOx?I#4uWgK30re|j&W@=+>4I`u$B25WE2E&1zOu)`!39n5-WnO`h2M+Cc%avQA|#yIdiy@%FR&|NNw z|N0Z)$->dDMm~YN0N&|MxVF7q8QK1LQtOvJ8vkK;_STGL(oT5(?4Nv;pF-|KZYsTTK$O{(Fo4&}4b>gmkryBMKN+u*>^yjk~B8dHu5T zASHGuobamNq|INVcoMQrl9@N-s3iWV2eKXUV6EnckI?5|L>vx z6we#5A=+k~C~OGZx0b8Oc@bW#_K1C_;4Whjm^_(AWH?VtwfrmiDi5Daugztjh!!80 z&Op8O=jOmFfI)#3_A&(MyC|^BNdr;Lt@gOT3f5xEe-;Hmyt^y|TD|%w(~q@zh%#u+*zwP&~=@aI5XDh`lB2@@}6T{w8{8(YVNGmONIp~KIG{U$w2L7yDh<`zo!41hTs>tT>v%gbH0KrhKo!49(-KwegX zk0z%cIztah=!OvlGQZ{Kz!FTNK5s&naVvxU@*?D|I0kih@b=4^usak@I-5cP*jSR8 z{Km0GrCeYo^s_hSol_#!gP6s+d_5u{PjJQXhtUEs-quBBSzNz6rEbs7@8KW`xxK1~L)^|Oa9Z)mH5|%4J{S%t7&LoR zKwGuwKTrOlf7tiFId;T7?M=$#XYbb=`;FAxEIenV`V~P!Yxx@s?mYT*W11-v_RpaX z%{?{%C|4X|vdSd1R;QYp63y#ak&QXdUk%L2%sIb9_>eg1mu&C0bB#bGv8{!OoF(&K zedM(jq_l=;kvhEyd}*$h_Xk7~RYa4k%P2^q#rw=zQjWkjrXdGtV zK$4GYmv^_eXWL6fO*+#h+a;$*d#K`tY3FGC%Du z%K?7tKPeL>j)Qx79)?R2_PYt%6jhSVYguo9FaXx%c&^wd4=zEgETU=?RQ3)(|1$Wz z_b@n(tl&#%F~IGiNeSvaXz&S^PeH7R?j^uhes@;ZV=eQ#R#Bu5dUb7-P{>OUI1l>f zEc9j-4AR-_^;GPul^G5eFP>GeO?}^eh6b|~p^=y%23}=Ph5{aRYbuMi`O5cwJJzOx zRE;1Mq|j!S&0A$%MJ&-#N!ON$wd&c*)%Y>b^vprVUm_ZQ*`29jzbhE;u>2niq0h#V zg&AVTX~r>jl$bB1mtFhc7P8M;6@=9g3idMCY1JEuN+(N9uaJxDdtFfL#>)(UoBql1 zdg${Zd&G{V(7~6->+Gop6zWM=D>jmcsiyK3nom~dL=Q{srJ%xYtiG48{8HcPYeUU) z5LwJ4x^|TCbIXvzQb%u%!f9)S>ddmjWXu<_EBck4K-~)}dl6!N+2YKA3QeQ4JYfCm|lNPoKyOHR@cWOv-WPL!9j+=QU4dqEYnz=bPi~obcA0@4%s*z%DXsuY#*2^6D(vnGM(QcQA`{n9n@&!> zHAy7r)eKB6_Fl0u)!(nP|KnuZ^{bNtF3KmeSIT!|Y2#gM_GwDCD8Rr*SkU=RTwqkc zkA-%>mtC~bli!$60~V;pcyq>b?#~KtOT<4?%PFNN0?Jq7VM`(H=n8Y!uQo~JIjlkl zMtHSc+c{KdU$#EcTS!oD^hFJ_U|!>d6Zi*E*BJysv}0D>DKa$YHAv`3y+^eO$% z>kmBoT#3nwKY;=SObb#Wvo63S76n4F)QAE3cWTAo9k|2qmDz>OU_(E#Oc>8pH9sBl zwq9wyG2!!);k6dOi^O~;vKlUT%|-Rr1x@mEDxUd`)@%_SPgD>0uO<fTqth>g z8tLD1Ha%=_&nD>&2S3C=aZn(Tkrbx-Ixag~Q?foH6644KpM!YFzy60%5CWk-XqPbU zP+ksnR(_5AcEtUB2gRU0ZD6!~ay;Bsr>9Yrap^ByIjcJ|Tae*LOvr+(OYT@Zo`e$8 zhK=9xhKSPl!{|h(j9$rgreJ%rzVKSnwgA6U)R5o5wlN7`G_e!dOW1ANAg_%)q44~D z9d%4j{;q$EQ1nn6=8y`<8LRT%yfff^kdmy0;sY|BP>dMx9eF(mXo;em{co+5J1Z%JZMxLZa{laqm?RTJK{@mDIO|`({T&ObH<9lhfplf%@^z>#7 zkN0L77D2AMvH8w3Ev&Bw*;~XBR^~&dbuxW&m}36|RC4?Cn!%{l#s(ra;-e=vYc9ak z8uayH;OI@EL;L&&wz@M5C=&2O7!KvVuQ|32mG=JX&BE9u%S|LitDfuG>h>JnSadYV{#_u>kh~r^qxMNYsvrm zJtj4#S5!=xux|qhx{ASo=PM9!ZfXNXw^tskJqqd7RGCRb)l+89VJO!T|IFsi>eS1k z1}^%4J6)qH69+zNvwDTYoHhG)!U7X#mE{hIOBlPm;V^ThV+XPA&d%zdk*v)(=Xz-) zxJmpHKXw;V2+K%BhJ8?Zb{BtbFyOn6rLXU^ZiDBi^8#VYMweSe$z?y!Cu-xpQY|5U zmHL^}1FP&fdPNzV)4HXqv4!huhTo(4SWy1|p5zEFu9PxxasQZmRmNBh#223DCeQLE z^#-LsELPthSC-=qdgqtWk2kUovKl1DN*b4M?OhH;2$xT(>9(ndS8iD=PI5&919O*j zvB|oEo5UqgxcV})#YFwfcUS+h)_@F|hA6d^XW*_E_=M=Q&GZ)=!ky|y%cWDl96#E* zOAl0OxnIHjd@Cx5Pr!oZrCjCj^o`bk?`Ue1yyq(|i8)obcJW&Z>36dBz3dsOZ6N*{ z%9jW?GcdAv12j!UR^|Sxk}NW3<*+IER&cxDb3z!zb*ZpoO4~|1=dSp}3dM_JEY%Xw zRVlDvs^iI@^9cDXN2OjeL0}FEkgqS`pUizX9)D?@%gNZ3vvAYjpJjd{Q-aRe#*i}R z-$2iwWuz+#agZOEJLx-dnf1OGOahuhoAjKHf7X#L6r9zEVEX20cy0= zA^D3w2a1gIi~}3BMC9=a0XF(7g6-*Y3Etxj0UuO~#X^T%!_wHFAzjxC8$yBMYeq`8 zY@~*tUrx;MbW-{tQU_z}<-foL;!v@{r$?cd=+?sW9*#Dp#RNg^0&303jrSB@^)OG5 zxmdzdYMb-4+zT(G`+H&?;A8cPU9MJZ-+R|LYwcmg+BY$`r0fCsf%of0^YD!} zs@nrT**rS&Zo)u2?qFpyK{tdO4f&(eQ=}T@V`Cu-2GVm#`@D;;_jX5XE`n&1^-#1(VWe3a83PtI z>^W>>g1qkI-d*1i&&h<{8e-(?3*Af=l`w_dF~CbM--v5J|F{fuS@sw_r==ra46cWM zU*r*wc!!`Ke);4J`#%KTS~EQIz~+0R;&$EC@AHos93K+FZ$dtEe9~L&Ylg=}v(2<^ zL>@?U1GeBu$JFtIs-82+=gT*gfhT?KqNrBwEu_Mftp>U5FitWVXK zm+fW^mtnE1^xP3x=8#t}S*@O$n}rPXwE51@tXH{Ay!k!RYTeh4)yGw7l0H8K2n=;~D;&Vc;D)Ee;2}FH>Z(KqS6*&Mhw69PM;b zm=imXy;ro__2q}u+5thQt+43$l2_cOLe8ycsrLg<&)NFP2 z?N-?N+EvrUSqp92a*z1uUJOsVCQ?6%f1q#m%XdGVeN#Ke;USOTXz6YH*jQ^B^@6=Z zHBy%dU2*_V*Db#ONw$-K^$__)=GDE}7k1<|ee4EEW@wIMScsG17Yfs zoEviDEdj_VzmpY{AA=Z&$AwB1_8dST-~<~1enalF?8?8_92M`i^a^CGJw(e?3dyqL zO+c=PHB$vdmf!()P{9Ey#*s~*I(0^m>Eeg{qk!J}0zRQGuz4bDtX>-%M5ZFQpGsK9 z)fYt~+2KJ`ryl&7%?&?8NOAml))6M#n4ahMNc(m+>LO_)j_Q$5G0}*|sMtnRz>^*C zA^1?ZXbtN|kJj8Sq;I|BVmG7+! z>Db^^>oItt(mISwH>)m$e}f&0`hwFb%=CUlhZmNSANB?6sOIW3TueA#-rF4G{l?-~ zPRUIIM|Bn7>x%)ey4@54%$=2?dZpSA#R#^j?Ejmw{mK93kG6&4JRW&oX_GlfMx_yaxf`YL;xFKhKZ++SeS-*Bsp2^c>onOAY~vs5hfx67+n?NFqCC8J2k zsJJA-KZ9aZh(gIr4|s8#y)7s@|!^*48zZlzP|m+xI9ZwJ0dB{flXacKR@ zdwY@?^-|!I6{PV?iA@9alwrS<7gz4tJel~UX%g?tozKTiy!>y zKryetwC{P3KAn*nLFc0}RhPiz6?V6nm+w~2Dyqc4iR&~hAlo*~$s@D_$agvpAM%JE z3B$Pt&0aBx_CC$N0*i09UGZMC){b5=L~^QZ{igV9T9Szmk;tzFchtIBP-`yCpjZSI zhr@fKf+}B=O=_>YM`66wZj`Br87J7#i9d0F-gV37OA$MhG2IM4-|ISe`o7sG`8=sf zwk`d~=PMi0@%!WPqsjASWg@q$!}{^0(5z7PSiUJ(Zajg76j9zwLXs~kvHx26rU*G@ zXI{SA`KC8VYu+)*WPfG0_b&FNnT=pkAb#O&YGx@8OrgOZxnwecuvQW(p3B^$9VjxF zXdyetKC8je-$#5uqvyY(^@7U}QCS>zdV&6R3Nt(MLZr7iU~3QJDdLtvwrk`GYQKY8 zKS2LY!Vy+Y#gad!mPJ0sXs{XQZ%#MK?9e4%Kvhe%EpxEgdgT@zIORsHF+AS$w43pg z7+7lQQ`t{q{@(ITL^|Ew^^yc&8PouBlh0M3sN((%<(Xx@!VgT=0`qG{t2eI6xwIQX z<8C|y7NM67PiN6n9AOVqb!BQTo0^_K(R7QTXPP}_A*uDCL@kOA!LMbR{VX%zrem6N z3ecjXct2A*lKwjT)e`LSYg5|;RbkzDmSM;(dd_bZ5;kNbR3SiBH}}(w(dd)nsQr+c z3u1Ms5E~8RwzkL29#pPLuCvE)$!8q#jj$$e3U-9>;~-zDw9Y?B6=3Rr6i$oQhNUl7 zFOfRTL_fh+xW7VijNo>bwh{8%r)?$RF4>DGFa8U85Lf-jY<613hDe0Q4QuqL^q83g z(T^s(&g6|A&HO;R5JMYp+axzEy6bfOX%>7#`{%l-&BCNvN%h5nwPPVLQzVKM*lp!KZSZnnt?Y{f_#Qp-}-ZzwLt82 zmnH@AGyT!X*wBKMcG#{yxsGQO_q;0ZFe$EEk>2MKC zzB(2_t(>*m+?&vJ)zYz6%&63G${zW0dRWaosythGgo_m?BPThXN=W(B9)|dPm$OOZ zR7TP>hdHEZYlR0Yg)9LRomCd?p!~T0#j3Sl>7ICjqZrSBJg{jilG28)70cb-%%LEP zmMI~r4*$HcdEz^07$FEcR4E{#>cSS^OH{(cLKcgKOV?hB+2D9Prla1wCZJK4LdgQ=6P6z};eO5}> zIa?DP^DCgqy8#@NK&heUdW$<45653GxGYav{s;Z80by!$M;sWr&rqN6BM zXf7;0J{WD;Qj4oKWr}Z;>NBX?^wa!( zc2C}a3&bxeFUNJrbDjWfe9)7TW7>$9HAPQa{Us;k3?Js}q;7nqBPj^F5aL=%Bk&U7 zDZl{u$(SjGFGP7{tfZg>E#1@2{zJ!P+>@j2J%n;V&a}OGp*pIBh;Hb&G#YU_+Txxx z5S^bsPTQWJN-p|EO3BONZIQ}?f^}i%uh6BI5b|*3$rJllSjI0ZnlP zl`eETlo%-%wZ3l{=j~sV5-E5L_%&(6b7{216A} zV8#WEq@^>cQV8kO|hIvG~U$%mhn<}tF za1#rdn+c@Rcj;nLe%;2|J#EpHkKa(qb9|D_T#WnpP3Acd&B$IwyBkW=Kj*{-#Ml+UKwPmhWjn(r=%SR)y?h-I3q{g=bNh-RxVtA933sGQQN;w z(H$-v)^v!yN#;>dz;5>f3oyO2Iq2?fq!)hdoQS&-&?0t0h;Ooe#H@HWOD0jScn4_j z1~M(LCB6n$m^>*A|gnK>6yuJq&qr7!Cb&XKu8HL%oe(7AW@%=zH2 zg;Xcw%Ih*x3n|Ir<*79t*&b+F3RUiU(^4=<&M|h-?~?Av8$#|=zfToFZ8zI8gziUq z%%hvM1q1%iv2K1Rm{3r-!Xq#pb(LkYdt;uK)lU)D5G{m}XKnove3BA~g$c5b_m zJJk@XS2IGU-&-D7Ms?@j|C5ZvjVk=Xfn%^xO znxpHwb(Tb{0GDZ%O+yIg89s&xJZk~(3=U;d&UU&C?&N=To zlF#qAlAiJ&Fv2M$Zcxz_=WbRVeWv^wTUZ2bmVQe3i~(WpjLv|PBQPp0l3r)5ikV1E ziy-+Trh)}g-ksDHAYKOGfMGp@aARCCo?tz}Z4m9#s!H?sl^8UtJ61nRHD91w z$2~B!Ky>fOjD3v=CXj3o+a2;WTee&(dSQAanc8(TDn`;Hb)tteUn74m$>XMYvwDvlQmj7iy{TgzcT6ej2OdoJ&)_lxUFX%D*Kv)&7&H^`h zn5UX+n5NN8FN?3aNVFP6yosTrngt?Uze=6}58K61t!@;BlM4c6Tl&9FVoP6l0lD0# zT^7V*zW&N}daEDrE!rW>`+Jjf8w(_5=0~;_tZU7y=Uvd5?sQwQ#PJzvCxng58h6-Z zU>F~`=kKer$a;$2dH4*YtF;p2o+DJEn+n=hh_iWz({?BdlKYVD+00X*l8rA#mLJRk zD23HFMMyfrhth@~{gqqlzHG31VJn;!c{Fn8ZICw_3FH@AOQgR7JAsb49&S1|r2zfT zpH*4HhLuKKY*3PyDN1MS7O14XS`gm=hKI`dPv5;$!2e|yy8YQkj{N`@+RtTIaN{v6 zI;0c86v^8%)C5kx+rAdcqHIj8a!K_B&DqpYi-RT*U3#9@C<`bcqNZhg4Yuum-8TOH zn*(WfpDdXuV3Rcnd(C>IV^X_ZO9*6f6BQHORzN9RfVNSJ8kL6N# zl1)KkO23~_IqE>hO>wQVtR+f-`h})tKMXRy*-4*Ko0Fly6&Ee1d3}l#qI>Tc3HoKY z8zTyoH-+B?!q^z+Q$4xUIXenaqc_e&0l);Gw&9U2O&mBK;2)y!j@;-z>9v(-X6OyZ z`kWw;lA4jA)=qNTWXXKdqN%_BXN`{A+nIL`w;lBA<#oN*NA3r5I1?5UB*2hZhm+TH z*7EfY%-fzdZ$tCR<_7wYIFC%jiSfee(Hl-3Nd+i-0hmW2kj9ziNL4vlIom2_%LH*= z21EF7e6^bW?7aNfd~&mK@{;p!_*ok#R#v&r+F!b_f0T-%*ZSkg72VRJNJpPIKlILJfHMz zy~$s+Na@Ai8SNN6H~Rw-*uRR5*&C{dlcbN%cnyon_lD9L3vALGiwrdGNtk?DU$$wL z4IJRz^kOKC_WqH2_CrebzNkrimh9#W-urW(*m%FLhd$4RWk0!TLh>OBhak@G$}E0=gHnuIKqm}DNgm6USY;( zEM3%rMH{sJ?cF(w>h5q-EWMQJ#+=f{?N0fhn;a_t)&l2aHg_m6 zmz88ItzDGI>~(Oq4%!OI4>mpR=XdF7ksp?zUn<^Ii6)t%H(p9S_Td%ks6?H_C4 zPagn3zUKUOq@U(A8af^m@G!+&reFFU{q&cFujv)Lly8?kos3FsHBnWOO9%q}JDj3| z|EwpoozW`F~>K19Fc zt7BYlyvEa5pHthn8JhXBJ7^02Nt)X`7Y9JhYKC0LKU)ibGG~$HV7R=P;L)PWEu9D@ zU+nE+G|731Gc5|3OVXl6G!eZ%uo>i~2Eif@AX@+`UsT~QIU7c5GOe<{Taf_Q!JjVT zJO{(@nMPt@(ffZ{x2c9J-ScSja*8 z3@fG>UaeiXS=ax0Bf@nWK;6BfRq$c%%jz-+Ll73&W-?Sn&U}2CHr*WzC_1?qX-$|9 zY=|(fh$eH8Jq|mr>rQqK?75bM^W;X*OkFcFTEtO;KR{4B?s1v4 zCh8?<&~CHNGfoMV(n|UC_e`2)q@1io6PWM-F)-feU8wM4Rj_ZhEqqV_A11E*!ps3y z9{aBb5?OUcB5|vahg$-i9oP(`f#a;f)`Z6TeL)djdJelvF!LlGygnM>7M#v;e7i0W zagTG;19K}#0EC+)h0%A}^$&WT$UK*Yp9uN7;!cVc4fAPRuvl>dF!qoBNtc9`0aPIr zaWD?0km!t*_(vYPPOG9Zxuykh@6BJdK1Zc0UOOEA!=k=k96vc3~)|tI(`1{FvFFkd16TBT3 z7*>Ky&3RDj^|USlRog0bZ?j7I67>;ZEFTQdpY<1 z{?#Esj8*f2&3_wKKDNhJO-4Rf;>+Y_xOmGpZ(i~E4ULHbBi))U$wwzd$w34pepvcI zJWf|nwKZF*+aay&dwvEUqse({Yg-h6JvRqx-q$$Y62x(`S`l_e0-(L^?t|CcK0KTh znNPk>8wYW{7VCGABMy8&$-SHC{>c%Kpd_rop}oEULUO5>GG8uz8M88G&kPiwzWRWd zspn5G1J_^zXO)ipA?DA2D%|6K>G0~c(Jj{Nj44Iu_!3P_b50Wiv_ zAZLazeO;oL!I3xzRtHIow?i;l*2o6OnC=Ut^PG{)li4v%o9pb{pa5r^DyfaSej&>P zUN&^ioHci$+4pY*@#X3V&cvyp`uW$IhD)52)ahT+H@pVRlUgtR-@@Ju*D6%yBt10s z_Js$vn3UF@KP9gUY|3E8yJqmUEB&4kz_%0LP_^T6tu7~pPLkr7*|bBg9?R=TG*wym zH!#z|_(Dpha)w;wP!&n7BNMjJOew!G$zWbU8s#sES}m37N)LZ6M#hP2oO*FYOsT@R zvwuSDlb7nA%D0n|LxWTdr{0jp@2eK&tua$Q`CPI`GuAjbziiLmj}eN0cuX+0L&U?tl@#n?jt z+8Rdp%I(ZFbKV3>IGPFF~Y{w32k2{qz`M*aIagcfo$)Ggloxh;4%Q#%Cr zX6)7z6Q5d$FG0?#R`@!b#d^7~J%l`t+VuUAN5k0)a*Z2URO3|T`a46thAH`AQoZyZ zcZ1V?l21T>o4d!f3$F9u#qR*s2;km~%AZCOKbFDsfK>4a-E+>*;z=?pvcE{dwK}Vv zRBdCqgS?pPh05%ly5xJ;TA-$xI^XP{=D9m0P;;s5*-L|e>W4*#MFYv!TI=^Jv*_Y| z)!w#kxBo&({RAX)@2%Ep|E?q?r!&t17MYyVtaJEs9QI&Mv?*SV9itnZ(8NWtcHHPk z)^2(She&hzr?UO(CHgR7jM6*dl9P1K+4Yjp`Ol}1hfn5I7Yx4;ueKFG74(levV1#( z*+~^0ll-|T_S_im{w71zco?`6GJ$z&7<7P4LfU&A%Nw6t=@T~*2yBSw!S>0r#KJcz%a zSFbZRzrMl6(oFP&N%oQYfHg5x$haX}0!8pTpa<+1?HDOQjO=c91lkZ_J=!pe#^dCd zyQ%)y|I%ym2#LL)19j{T_Hznsc+&?X7$+Bu$90eGp{gvbJSqBq7g_VhxGwp7W*XD? z8*aP$ZIMzq*5!~g**8~?NKD$@l-%y)G49+O{{>h3mOlMUrsjuA?>qX^j75hiDQIL? zAiwx@$gi@Igi}nh0`l`;tGURSb!bS%%1Bhq^lh}d*OXKdxG!|KT37i{@9T4)*9?D8+-K#JUL<3E%Rub z5f)Kjm8QZ?993+B{#G$fN9dhuDT0{ys%Q#ORuTC+z}vBN-uPiS;4h8|j_Lk+D#_wY z6$G$9gav*|q}#D1KBg{iHeL#;Ql&njVtUcqb5JA6;Lmu& zb6}oI$XZ26!gex`SIG;+);^&gdJA{yk9K-+yd_cw9vZ`E7$@>efoSO<`pV)L1M_)0 z=fv&XYr?Ae#D)qZ&^0g@5_Fy8R^-O&dhF6ydS>=>b{4q?3V z*5t%uJ$zJQcmHJIYSj?C6`{7Ic#)UMbj^MrIxjmX4tqQ(g26Jx+YFk;_S5;cmCLMHK zo;_ENaI<>ByXnTgxh=fWuOs15>FNt4vLIIGugmXU1TVhVp}{wK`l)3x*B-HB?zr}6 zmYdqOJ7UQ>6P0+tRKQ!!?Lsru;BPQ;pRjAQ3a=ttig*qX_3G5&)J6kUV2#G}CO4q& zuiliJo*+dT3p7bNay5DL%|xxRhE0tadV+n zX~P>4S;Or@9?nyID84?R9oSUggi4}`zhuV~p01gb%XV=&y#2s*FxhPAG%HOlykl@T zp?NVLav6zt8D5|pw}E%b(yvzgb68DSx9O=mKr6+XzO+rpxiL?4*W!x!Jn*WlX;CTV znbeEO1*OTa<`(5K-_ok_;`#0*tvIYhyW7uKY+HtC7*CcNaJuETk$`qXTlaN?Z{1({^L-{7*jc&>u#$qoWKz?6+13K=WG7BC%1^I7I~Jcv>gB2sF*AQ? z{|Hx}(7emvu{>jAK#>u#3*TC|v)IBH*GngOYl=e^~5Xe~*S5zB5}Rq5e*nhbM- zmWDjPi;d^WFV&FBQ3uEi&+ktAWuG$I@qd`h!#$I=-?Jl8m!EFmq$T)ykWWD#}a=_Zp8na zAueF90~G98YR3QJ9L#x4XmD?tb?jLkutd+u=9}mqH3eAsBway0AjhbgibtJ2o~UYX zzlfb4;@oS4PU{7~S63oRElbACJ?~VSvRkkt)$SisGnYy|85AB%d=gLkAyVv}S(9Xb z6&6 z-2R7mCub{L6o5YXzP7VpVNjPhO7&f$*Glg9!Mlwh_w4@jo{wY}M_8e2*ngAa zc@H>9lBVlK0Qm|>TC2TB+Mza?rz*dP!ToY}`AT$Bpev^Qv3=UGsA)8dUY=~BPNW8v zaM%{w_`6vYpQ3Z+?MeUTTL&!k8fkoRNAUu&X+eL$YU4iUswj zeFlTeaw&tO>LHP}ay~?TX|m`W&{4trKovG&7^hnDuzB&R&kDL%pEEfxu(^YGT2D6Q zJ@catOG*24LO4UL{85yaetw8G%$DabdR&dlRRZxhy=dGyPSQ>3mNsftf?rvd2LICA zIz4EKW@FHKve~Z1cjF_8WwC{OI4{d$lAyp#ZJ?pO=}(ayD7l2OH-v9|9f zs7A;A`p3kk)KT9I-00W1dqqy4s*hw%6mOMQWRB_OZyCQDgU8!4G(Z6^&y>(o+L;i+ z(%{4vt58h|E=fp-_=)e*B!qu4Aau7#*@$R;eIUzEKv3ve)7~WSKkK$a1((9I{`nk3 zfEp@2V>G`$`iZSIgU9MF5rO1i6W$6P08Yfm{kDh0}T`l|iWLC4A zBLX@`!Nt45VTbm`ZGC&N}qJN3NS9P5;Hl3=BN`6jnO87XAGrkNKvbjJa2f>~Y|WczUg- zC!!rtBaa11dBeEoTl;{x#&(_0id7}PYs%BOH0U)~4Pys~mE?4rO7Y+%3Oc6y&CJH_ zO+jXljkzh+kESkN^mL* zI@~R7mT%X)r^40m6gkCR$_FQcy=wkm^8YYIbZ1;UuIfaUcFI4hb8XKOv4Z!L1fWy+ zaU5!J70LZl46{1pOIIc}p;axfYLH;Yus>gbuOZ$NeQ1t~QNOsOVpH^#)sctws>F11 z%v13^<_9V8$v{?omj|vYK{ebxx}G%sKSe-Pd^>l*gAP~IA!QwAVFX@&a|gCH_}pnA z0am$MBgO5X)Kt}PLQSsKZ1f9*y+ts>fy0pZED6_YiwsdEJkB}Kb&rX%`eZo(f+6l~ z!MwZm5gtWs<7ZLw9bruTL;Yu%dUu0Jqj+!Fk>RkfS)E;nsyS)1IGUlT;k7@5bw`Db zPgagY$4sB#!O2^(t6gnFxIuEbbHy1KUPJ4Bk(WO??&dLF|WGa9gCBoCD z%t-OP4e#x5xa()fkM1m$eb81b`N%GZBgtWtr-I46lVp46cT{|NS^v!Kx@fc(Eh7jA z&F3CV<{VQw311bXL^LY;CBNjhA_3N;`p1F#gvI`5xC5WrLMH!0MoM`%CMhSvA=%t_zlfYI%&!(kFRU=t zTWWtzuYFsvUHxYpV3B~|%Sc~N56RER+V%9eFIs=FdNh0MjxFV4Wd_^{2kc5dp})Lu00X0@`XW%6V$}TqEtOQFID^riZ8fX7aq|h6yLbJl0gMoO?53161aC| zL_0Cl@g)Ssk~>gjDZMOC3?3k$s^*&_YQyC$6-d$DUX%iyZVD+~#K5#jldE|GYdptA z^mJBF^M7|Bh6{zKhiHY?W)q|Mom{{kBt3IcmZ}wA*LNg7JRB+AdNK{LQS*51jUPxD z3Tm6#*j@7g0v+xZKfhW~`|b}mrSsBh3DW2q9XY@s(%!>^FQ8{j_SZi%s8Y8i3Q|Sk z$H$7Bo8bdIy79G1qSwcMEw6x=pDH7IWEgT`v(i@Xh_{*iJ2;3Q`T9jOU0nT=pJorf zq^y-$KD6P^j_^vg43HgtCPm7CxUt5_Z7qTv33WN|H8WHf`VP0+m+P&g|1X`#*&9hfM3>i-El1}GG zs&*~T4&RV<3RS)L>;F1mwbi|D-nA52>DW^kGK=WK0IA@87HYeeLPZ2%<$otkyOQ%T z-G{gx{}^XNvFh_rgi80aZ4=1Bg@6#PRNWFMFkgbA^nCO%>&up)n5@lgWC?k^{cMZS zSaGTC-@2|;l=qG20uZkHvFgCH*=Ph~!_;%=tG$}Cf9(W&3Nu6bzm{KZSey`MzSF!? zac)ZoCyT~r=nHWbzQt*CcTaD-=cXK_3w^Jzzd>UqfHOk58QkhsySukeBWdr|*02{z zyeM#Qd;VLXSCB-{=Y!&ANIn&wO!(Ys$eQfKz65TRW8S@o%UQbnfM^@>1EIgKTX{0B8ennWH5)~W z3|m9nq*C6J*vInU+6D!C=Yv9ZDKDDz*b6YlLfiGW}VHC;QAT2dc#kQdASz9{YnV;#u^0h~3f+ zk|b%!?mb20%Qv6Do49%FmHQ!>M_P~-n2Q9{AoE`f@^*bs&skR8Y~WHao&HWwSBml7 zFCaxPMuT;s-H7nta;r4D`OwN$DZ(kl9)zuEd5DRx6zv1I`KxD-tTR1lKHx}3k?qh3 zrUE^U7-0nIYyC-F_P;a0iMn1+M%_+1%kkBdgjce5On=yQgGMs;h=!-mK&-&zk!woP zAkF&hJ3UgsR#@UoB5e=K8y;ec*bl4xupr@@XS%R@295TuZH6oE{8_-OL5riQ{o!66 z^Je@Qnr6IWZQL$6x77yJaXw@Zj4yTE^+GG!*B#jTfp0uf*@)|m%*r74LxGu)L-VE_ znvM&PZ=B#CN10YT?|*Z1I7o+wqYQ_$CUj$QV*j?8GP*L?(CXXevgLKW>Aq1rZhw0q z0d~#N)UO>kkU_Vc{%-Agy*}po@k|U;6EeyDU{!A8Lp2|*JISELatS+&Y{fkfcioOx zmfpAb@f)l(md?wL6us^6EmRY~?&FzZjk>;dzUx~ljNexXBR|{=+Wn`dV_~&gB(iw6%Gvk}57LX`Bc|xHhN0?20JUgnN=avK@o`NSQbq z6HDmbfWCKrhR?r&hOjjgwN)S79j-Vu^VR+BL7R_5R>pxrK^-|>DvBnrq+7(|?oUR1 zz}z`IyaE4ZU_F{Vb30;UvybeMwJ)m8PF^2_e^igry8kKI>mGoz0J6Rh@=SgcB+D~( z6;E$Hrd^v1*bL>?w6YdO#R`U*(J0x1SRUz-(#lB^uG$=ktcKIy?1-A0J(-serWW}3 zkIx3B!A>p*&5){Z4QkSpI4rURgi|<`=$udcVV1f;yc><|FNzN&JGgfw(&ZIVA6*UM zL+cUl(V-hOdq#gp41Rb4;J9G4{!r@Cv6piqZ{#c44M1kZU&-V(|2$%1vLOO554MPw zT@E!e8ZOI_iR~YA?&H6o1o8Vt1wawnQ}cV~k}>*ot>N6?KNENcAm#iwclh^-#zXrW zrtxs$6}0(SSySL4e3K{9%U|k{=N*JvWRrIcW%IY>%%p37A|d=%G+IDIt*TpqFO71u z*@;XXVaoZEJWVsurAIz?vh~buo_~=)FTkqRI--v6^D2;QgXWm(r0nCS02*!T^aTFBo!ShFn~ z8@N~Jd|^*Kv&+XE6#s51madKuy`aY2eaKh&%1H`-s)gncga3L$3Lt6QXCc62d<~6O zke!KL1hkL+Rs_xS3UgP{=)>OnGZ~AAv}$wA;Pk&C^K{K)EZ{iZ5J0^THbm6+zk~e6 z*K5r8CoLHIi*xgadsCzx;}wsBlAhV{MVM@-%YxVjpTfCN-ogZ;_2Yl!zj2y%Z}{D* z!nCY~@JKs1J0J&IgUM@-84lJRiN(8v0~KS=WS^VS+^WHHJOftKH#+4!*eE7|tuImC z@M24ADes9|4Gx8<_80iBK`vwe5atxh*vAnsd#ji2JwBc+K?p+U~acg1TDNP^Z z9qF*N3q0PhaN07Z&2wIQp*O3t=DmCinPK!SML9op=wVe^-TT!zUK4QSuPV$IE?EVT z5@;HVZzP%_;Bx)bcFiP!))5FwY8AdYGH86`4|16HHR9|!YREphS#dX)%xe3oBGaox zyGOfZaP#y-?2n6uRM4;73z?$P6Z0FcmY9;hMuT#!u(0ZFvn8h909@X)0{U&{D*k2j zAm!*Jfy;i92j9N3O2(2Co|Y_W!tq)Bz}ZKr^ zA-|50l!}AUO*P{xywmo)FF9`kDtSp>F{Yz3?fU>-h!wt2QwxsiEsXj}_?v8D32vOd z!*xW_sO#GD6NEDJPcL(G!a(~l zzT1HT9=}Kl9)C?8jXw&RK%YOK_(Ozj8xaG%|K`#W=mO7--o3{d7D{4Gti4%BtfnAw z?k|63Za$c}4!w5Gn@7Uq!GJjl0yQqb#iIxNxCYsl9WU<8RCIR>D z$C8_ppEVz#?3r&%pIB|uQ1QX-X~f1;Kh^A}5MB%Lw&>MtjB_fbZQokNUO2g&80beT z(XVhJVO55~9GmX$$hvWPR-)%SPu9S@M3$m+yo7rZ;Cj$z`r@^5J``EGf{NZTtGf8M53)`7~sYKwZ(8K*7uQKBQbe9I6tbylbn%Vuk`ex|XJ&(%>K(~&>^q;9oR6Jw(3oF|m zv*N~mlf&S~sr@sv*yX z&1S_`J{*m^#{C~Mp5)iZvkDwjjEMcjVbHJNx~V;94el8n75qC~>SclM9_^MB3YHmDTlVKEk_@p<@VuP} z`=V+ia)uIwogg=PKXGgZ@AdU*&=@;=uZhUh0EE{-pA!veu|WFq zli8P9%;1+c0+MQCSIuJnp7eo=W2hjOHIr9~0SwaVoN$ZGvbYjX)pH~@UpKI4(fQNW zs!EblU{ur4e6?_D(UpXg=@Of>!edBUM%(iCi5V^yu zB|&n}Avg6`b5sV6pD_RJpaW&qqaz8WYnOEDVV|?g6T6irz-#8dzw8vpf(mhI+GVjc zS5QQK1#3!c$gNW@csM=4%|>z*+}AEyBg&jEqUq8+oJqLHY$ddP48Y%scob zd)^BL=69%x(4$Nj-_ASSk5!hOK$udG11e_6rQ8m}gTCW)(lb?I4F7oM!mS;ncZ^2a zVX^;X#?X;jC8W;QpNQHE_%k39R@T2aCyR6d9!dXu4S6B|Nx(%jYlq48G})W{ z?->;t%S07v&EvTzL5ZJQ^R|Ann_FHG6<)>DWNpZ&M#a(FF2GeC1xzLNjw*!XgPJ$8M9eZgzR3V zJJ=n*@49EhfK6wmPS_SRN(DJ}l%FmVT@Fvg`*TPDFz~2o;%o_W)+9+oQ?z}TDY$C*Wq96aqv{xXFy|+I*{Sq2dt%C#$~4-=8(I^%@@COIeSay1sFJt zzNa2iBO1dZH%ly`-S^W*boUM~zbxf^%%ji1xYBK`{=k*-i9R&g9P=j~@tnGJ+ME7i zO20w6Nz)~+h>X4@o7?6?S@b7@?zaUqe#ZKKJ`Hf)Ms4U1}DFiXo@-JJxY zho61AdrnscA$*a3yGX3X4|az3TsvbiOcu6+k@4@lvW zcN#ctXQ}nu!sK((7l14q_czNW${c<*WJsER%RUKV`OzGnFUe(NAqn=l@>@3Ye2FDF z^;F1ODw3hw-hq9(8s9io#?c24R_?n!`t$|rER+0td2c5^#hiB^Cqfr?^%QG~Fy(+a zw=UYa894A+#@Qe4|x$J%Y>c?ty!dZ@4 zv)n^kn&d6Pn-E-Vh4b+|(@MkrHrs*qUhSZuJ$NM9;+7GS>!uW~oAW~VD}O4JkJI2dmn6s(b|9YMe%@&sH5raAeS4KPRILNW zX%lNV1u@|0NV^PM^jkyM*zcYO^htCPf9LN2Ro*H;xQ}rozISDS)G`MWd;vk{vutEXVm{FPE6gDuJ|(;E?raY?7|A}NA-{Yo^dD$a+!OO8fPL+>~wp+ zcS(_Zi4x*WW~hUmq+p|zfe$glDYE~3Gk`7ZgZeSP6~5P;)gvJ=%0V+!Ey9mOQsZ%= zmTkB&A0|D*x&2u;c&lSNB>wL{HAVh5nnTqw1?1%I!Y{$z8)y16{RrJlH?k4eC6;1x z{iP!AmL>HrTX%>#GcGRn7fsBD(JqS&@hN~A54|OEywgDABa z-OZwBxbQpno%XdI-4du*;!J^Qm=f=?9Nuj$?qV zBbkK42VvQ@JfX}%6qk@f!A(mR3n%k|z5B|u9+dMh`|8?G@Y`%>jX z>7{MhK!(E4XuI6g#dBYicS$L~pq{4+B~!(+tj8l{K{+Mg4CR1)0{#~a(C%0>ZaI^Z zBp#%}=L4ju4z8QP6lO(aM>8f&ws!JR?#mWaK_qH0vx&=2+Wl991?CTC(~WJCD`b2Ol@pwjb^VV2;3x4Dtg zhgU^*pCT~vwa-VDI|d3{fXGoYrc?^8hLQ+}5@cFuv}P3c1iBkxtxJsY`| z`%eCL3YI!&Vw>fnBVX3vG8ul!jpxCsS?J0+ssfDJ9}DiJAPTBfxRBZ!Df2?+&J5U` z>F62U@SYz-iN4FW2H;`e6G)0>S6scZkoXl^dRf5koc7b=lwWn_mbzGbb=0CBGXhN0 z_h*|j;V#O3h&)HT>C47;YvHFYJ!6DpMBire@rs=Lk$7kL_w7fe0-f?#6!va)=S3~& zKgnJ9Mbg%iB>?92GP#NIwf{v~^f(Y7ur`UZb^9AP%`*6N3q$fESCr%^WPYq<%f6ehc&GZYy>wqH5O|gO zc$9qDjUN&9U&p3_Tq?w9ed5R^^@h&5sj7|dfU&Y~->|oqT&cQ2K0#~>p1nE$+Ma3U-cg=V8u0Lo=QfGPUglG+IudQHl2yVsbxeLDZ3^a6YVEIJ(AjZii+#3Hp2wk+CCVcT>=vYxr9Yn( zd>EnI@2VdlvnP#zlQJSVLspb^P_6~qV2!>y(#?ojfDHg(M-MZQVv5liiH(2lM0#Zzd9dpn>{}3rW^cH(^b% zu>|K{uy6Q>POXAHK2|G&Awti<*m)DQc$48UN$&&m@&y9o5S{LI@)TkYsUUc)YRpt} z`t1$~;%g$iXE<%bw!l*B%JtbGWlF15M#{P-52ftzv*ZA=jPGfhXL|K-l>vifxR&bf zx2@_{GrMx@BNYy7X{#4J7ir|zcV=Xt5TORe~LNf(b7rc1OyVagqq;qj+C9yz@l^o-86hO#54%RGfOu& zc?U@OL*MxR4hRa?@6f=Pg$YYD*gzd$Jh3zYK6m<3@~cp1vXFB=nN*%XR_LZHC(;{V z-KkIBYgHD180R2NkyhNVE+ zD6f;Aff?CW|BlwNV!bWUwECR{ab5ke@PK^f;!oCC(UTu`6P^A8IkkX3^2vBNo8e6f zHmO|OL$IlFy0C1F6gP5g9@k24iXJC2C@d0s^&sArnIGK%@?EzlpH1sm=Hj#6W z|Bvtb0y6Nm7y*75JIQ9PdB>nyyFxTi=q4Mq z-m@7?La4>*6B5nKYmUUl@JK$*Gh7Z_2`ec!@nd-Di=y?Vu)atL`8DKyxdjaM3zo z?>Gj2GOIliKhxi}Z`&H37%uj1H2!KkGI>D8cB><4s2xNXcYh2P}Hn+N#~-z zv%;FS8pvpc{7#$w4z^?7+Is}Kbe0t`)m!6^1b&rTmddyH%b?h^O}hqx&ro@3Eaib# zGbEdj+gCzyvpJ4W+-~xU^<=+l$xpBL3d5x9gCxUMW9%BrEc66B0b>cAFf!Q&#GkAN zObzmiK;F{fizJii=1VpoT4K@LWK zxw;fWEy0sV&jV@AHxfPJeDB}lB^B`R_<<)w%~GF;!K5sTcji;WzG*Q#30_AJ2f3cC zNaRqY9zDEXef3YN1fE2Ru@b6v30$ z#Jf3l#pJ!_QN^^qnqqvK4-CYITTFNez++$ImBv<1u7Eg&Q&b$co##dVJ4Fl5PlmXItHx}%f_ze#Yv_p&EoxNew zoWpI>kI<9C#;FG!FHxc7*CXsDcwC|+&~75aO$fU{tWa{l z+tl-0xMZlr=?R-Z+aJf@T*ejY;cb^~1MAfVDaQ8{TxzkDwxeB4Nega!dY{u4>YQ`eqR zq&%kj(Z(lxX9?dO-Pe(O^my^GEbatf^uHN#Mppg4P-o0gd?^(<mrR|UXyisLxu zj4^iF8ylx_BT@BWuJ@8(&@8=Kje<0fs3@|A-h;kA3XOrW`!|TmH$pCB=U0DBJG<6% z6!2J$t-IsG`6Oc?zuDl;oxOaxa3O^+#DIy3%_YasNmdsuy`0H001!)d^mkRM+HfDA zq?aZF;`e3#;pgWr(eMgfg?q8#l%E;}1qp%7)P)dE)rrAb<;e5qDOl~i+0^v3@1|?C z42pk|OXf~UbZLD~Ebm3`7t-Eqi)=y;r4Ony|ZD$>3%wp=-YEuSsIsPj) zwy|ndIs3y~U`=lN-IwfRi}sUN9}xPk05}|)8HlgZp1Pd^tFSh_pEzYGNwe&#UvmJ2 zFiPa&Kl{UXHt=@%i_GIeu)xa>4GSZMmo!X-AXB2}ZTG`>ED^$_Tq&h2fHb)Bze#`N zrSPgSyPag3Z^qk=2}#~Dxf~5OOl+@z65jPoSx*d~c&2w7bUqdA(@SZ~|eo`ozKSo@cZ8TuCJ* zR8x#x+xfH-8;_ys)tuBq)k{z%5gQGE-6BJEO%7sYK9-8c+P#wJ ze?7eI7qq^_>jurKNKe_(!af8_s0eZnuNeIc7=4jp`R(*K@22%V?4C_}v_$7Mr}Jxn ze|rj}9>YUFZtM7TDD>N#pxby#i5DpiW-(&M(ibS#>&j=+{yxJcnWrDAy@sXV4qut0 z25Bn7DzK!Q(udMvKqI9c_fT^&;9MoaoWvtNs9^}-ITpRqcAxS`DyeMV&>tz9yI-Wx zU`5yh7=j~<5m4=T>suKG6pBS3jF5fK|b2 z?J5Cb_n%`vKm6$_=~Q(4%7{2v=JnoVcc0Rs|1kRsBrOrCsyBaC(yGKKVBA64$$Sw6 z>J~0cX08ZWX~oMiPtz--0TsZ4QgWmCAEB5dL*p|5-`0ih$*?^mxC~`^XCjC^DcbT6 zkji07n2tcEJ9?>R@9h0=XF!Gn(xlXNq_W#2$ITm4`5AxzfTPXj?-n{VYYiU%d!Y zxyh-Ue>E=XEXVMN8bqR>r1-jFJyAS&kQ7F76fCI8;Td>^y~2b#6?v}o4SZv&(hN(7 zu4W_D1vdFHI_`3xGaxDc7{jlY{;C$@V7()%^afQc1S92Y(>p=y@-vUeyf)w@0V3?b zn>hNpK~jZr(@tcS0wtJM65Vh)ao%7?3a@31T1%}G#nZX?GdToxy0PN69`Q&e{Tmka zbi?E?B3trS{2%#Bdc^*NZ=io+7Ss!AVzZIWs2}%(s+}kIO=-5D?c{od?r_)J;Xgk5 zakCJDwCYF1wWeb~yOsyN|Bs}z42!C7!Z;-;-Q5UCcS<86sr1qvlDl++NJt1sEZyDR zjnvYhbO|g-NO!)+=l#B1oIU%GnS1W}O?jegNXza9me&jPGqK__3o0Fv*kp*r9PXUo zB;F{;J!PWnH7Z=|T4ZisPi-|I`y88P7g{R-R^$q2L!Tr-mjzpisEgcsp6{t)`bmH9 zA|`dy1*sT|3k0R9g+l~k7Cve|~X;qG$ZJu~cK3-3^dEixBTy59SBsP>0V7maMm^$7%P1&z6WDSBzYL$+os@6kxR z>#gQAvMM@u9cnTzmY#wzg`9nT!8Bjg?;u&~6~umUjwQ?UEJ2Nue9$l*b^t7U(f|few)8usnO*Uu-PRdctUqA1kRtw-?Q{ZZa%=HAW;;9VXU9l z)kI}mV-ja?+S0O;T-EJtfX86dn251}@x?pZe>fe$-u?wvy#Ys z6kBn}l3dF$0hk;Pw1sO=j2CA3@~DmV7sb==J1AE)2Ivj#Y|uD+%DHuI8*<)eSiF3WIXUeXUNN=&|9=B`ti5S`d;6T@&xGc=DscPx>`_S)L zAVKWY#RYeu#y_JJ8Bi1bxgrZ|y^R##jb}T_I4{VUe7fo*&z;g}#y&@_)$RE`@xwq+ zCTRESpA&4^%vd?uJ)5XqJg`;7O+~^a`Iosr$&1U@lbOlaJDvp@yH$E3=4L0@=gb-t zmF5YggqqZaDWm#N%Vgt*MlkQmNGN+?BNF_<5Z3CdA|ja9>$=cUGbkX>2T;!PQ_B@a zXx5={cTEj}>Z691kWX;4pNiMC$@CBW8qwW%r1= z-O`H3yS4q-@)dfui9z%iOqmD;;@`tEV=7K6gbvr|s~0g1)q$`xA(J$fs`gDrjaqK6 zl-7*IbAyI$L&R0l8qfF7!HgR07}xYRf3|?6BV#_81Lp}T<|7i|q8mE|aO(h2OTk3? z1m2U(H^hU5^zZiXmTLt{-=-^iXgNb-(k1MkOQof$V)kwu(*LmZPMm3yA~r+xg`2g< z6o%ZXVh4r&3dhIC3Q*h{vFt{1wb6fcGU_C-krk0>Gbkd zX4&QBnH=fNRRbmnWI=xRf%XLz{W2ZsxV3s?91(=mb;ion(DXhgWe81_9sE7dJ9t~e zUKvO)I?(t%#fo))m4g;hF;tb){2Vuo{-o5( zO3aA9!vWpkc+giWMRZk#P2kQH|yxUqki{Bx)>Jo)Az4F=PW~ zP`d8mRrAY)0Q<}xzVhpp8{8UXWIkM4%$SMq zLX*@fS(i-;IrL;oNcW?gNxHTGrFF+v-8cT$#m{!#Iyp8@{tD^`&Ala(K~82AjWRG* zMT8#k^Ft}HAM&-d5gvFYR(G^VQmSHXMVJ;ra{LhmCg$ zIfK?|7f3mF!q9s!V%a02XgXXi?q7;?rSu0eY^330`j(A1uh>wy2YX;*bLHN3+jY> z?&<`s&lUG)&=Dm7XI!xxQ8Af`50>3;(4xNHhW$>d)ED93P$z2NPv*Y!@*OEJ%rF>C zw2(!G5N?1VNrq6XLt&7DqKI#}lMJWLh%+ImH~g}oYr_61A(r{R_j~hi93|_I$)4!} zA2f1=v=}p2Yhv5qb{SBzs~*=QsdlTTVN0-bDS67MKEJNAdq|R>QudZ`?9||#FY@ej z;MhogwYNY+0L%E5T@O6Km_pi}!hdI6RX4S;0j#qj&!Cm!ZIVS?o5d z!w=4AH$J@03Uk=PN7>hdqWChyulo-TvWD^!4HSSS{33zWcEo}@cGFMriwMCO* zbIWIM0BwOPaZ|*PfQT9X`r0AO9s`1X)5c=wq;Z+~#CG94&gEVGwqu#HQd1|eJJnFr zE;bo<(Dqp(Ea84#itFuHjsc91c#L#i6Llw^ngt`?*ZTJ#CvG(+e06UqkBZ*t4X`C# z#Y3KUUFQGJTe_vspc|Wi@jT5iOLE-?@=k#48-Mfm2Wl_!?jiA;2z;OfY?GiZVP{COqq>G0 z9F00Z^Iw@8Im@zV0a$w}nNiSZ` z{^7-N$hF@vrO!Ox20VaJkm7J{tPf~Z2i%yRzwF{tqXi}!f(yBxpsTfarGF9G9;hw? z--nCg@w-Wh%65lfuSpPcz1T|;PcNpd0-f*zuI^v%@Yc`!N#|-Ty9R7}hTe(8OP8;z z7^_(*9U>Vc=sdP{_T!VeG~hq+!$&FpaiU4E@!FYqJi%ItbOn|@Z|AdFMI ziIyWFdPKH^@l~c3X&aAR#(l>kS{_eA>qQQ$CV%to+!APgN;pp-oc3LI`gbo)sGLJ8 zrKOCc>6ROL-F~#w&j!Pf{3Q%f8|?kOsssV(L279XE@1A%s)=Nubx|W8%BW_tmyExx zM+F?{WR-hXQvU4unLr{CBRTy4{PK75bV02m=198@hJ)4LSzsWKGh^9A9gKL#U~bDT zVfRN^s~n9w!O>LE-wftf%gUIY&KFK{x^}BY#dg46K>lod)f=ABLKZ} zHA)QLmb=z>XV(Kh3=Ve(Ix#8K|E8{)SHx%uo;p2V=&c6ilxzBDj$8A~;oLkB`>zE# zZAg;&(k01p)bEP!xV9@y+`~Umd9^cfB;Q$Am4q!4TV_?~A_9|qCV?q(+u6biMG?!? zKwTd&h5-!J^NU6VFYS7#!}&$A3H@XWb)IC$E>8Z*bOFiF#{+mXXcwbt%$@C{FTZ|& zb?Ys(VSgumS2*g3?dI>`$RF#(T0ccgWE!TLHUVc^RDap@B2cF1ngax2=kC}zOxNI< zmzITiQArAFKLozBHy>PHR=z(3qhHCYzt6@sVIauslliETNs%YaE&@H^WfaI8J{Y;< zV%fFF@(jK=yj$0r?Se4Qll~0g=6XIqLsJwXX*4jB=W)+UU>p2*sXyr(b(!?PtWk## zzbD(pJ`&OG$Tin;*tB6#O$^cXG8^9v14wUHeExWa4X zHrir{n%H$x(czgBdP`6cLUO&)~2XP11ZQ1H3jNiuVECUJm~gYVeT+#I-P({ zh*}(E!cH%6um5}Y&u;SK;tE-?i)K>LPu7GMT6dD{wxEKO2F1e8@$~9 z>IDf!@c67mrBuoKt7DAJfdeQW+`l zhP6YM6`a!+vIbi_+W@s=VNxMDS4kVAb+LP9hcl&&`Ab58D-|FuqFGT(T@YT710bK@ z`f=@dZlzc!lDnybg-M@v{i7zoCE-rx0Gwj{Xm%aCR8Lp>GX4*;GQX=9)TYEZYz6&d zP^4nL^K9u7M^s4=BbUAPUEkpIx*Msl1>IHcini516|1_Yj+`+}Jhx8RHawpgP3jgO z=I$9>tIhS2s4^Wp{qZS76X@ZUOM&=}`YdbrS(e5OoKUV8eHR_=YlE}~-k^2G>)_Me zM*PqLPA(|&ccatZEpli{O^(47f*=5=E3X4V%^mKt=lnz_}=2>pl7a(i~&IHJtQwDI7%CF-Ad{98ytJ${ex#ny<(` zsf+~F*Z{IJPbR{7S@k(=S5^!7W(wjU!JU>ukY@K%q4Uo%swd^Gdj-^8}$E)lz8 zi`S1To0GekuM`>}=@VP*&H@dQ?87Vs12#>c>LjXnKX%R37*7q&oKjti!TilT33jl} zQr-p_>=FZh7~kTz`=O)FhTtAXBrGbI?n)9)N$#QyEAzP;n1~ikq_p?@EG;Ql?axjj zzd{G~*nG^Y4Eqt+BPz`aUfCo;7)v-Q!z>QpWCBFZ>4RFf=MQ?>B#FKy`+)W=iysM| z6lEDDZzxji32Yp4V(sDUbLE>WRCq%BzLy_84q-p zs%yi_V0si^HGu$LApY{(l=A~HfCQKncB4Q(`lDhbvC{n2r~HjFg}SP;l*?SAhlAmP zNIJHg$?A_l+%N1Wnd~kUe>sT-yc@<6^+tx#FgEusMF6!WVmU$pP)vF{+q;M{TSU0I z!hr4@3c-yol;)RqK7)zaZL#$eDgoj*cZ=P_b@~$@*u8vVc#yoA3O=a`3LChkdp&y> zQ4M>#u{+|r)uI>;JLC`t|G4zya=1EJ;U`cfP}F}a+5oj3;~&DNsgJAxNI+BTCr(f4 ztL2E*&)qQ*374kvm#1+QobyTDl4{9`n$h00h%@`cpBD_Be41NZ(%l+3zfXB+A15Y! ziDq1{<9u4QJPTB-Y_5+EziLnKQ$PtJ+v$H}E&V>Dp1$E#CbK;jJyMdKGSd)?VzHS= zgzg~dmxhBvR59&&nR`g}cV9pqVvc9C=8NWIJuo|_fxd3l-w)=(RKWP8PwKjnLZtX;#_%GM;H^0jmxgDnDa z179@}l5>zL4Tsl8>o*6^W^sy1n&ktpr;*xVvYqY2?|-F?>wbpC=nSQ36lNfIeG&+x=a_R=89Wm>Rpnlew}-|)8Y>~ zHuDFKJ{5G=G?PQLSoBC2>tbegD~Va?e|Mno`h(gK$U23gnGnp|G}I4d7g!MPWsxX z{`F){=ai}Od^#5aI>Nb%8GCaU-Tvx^-NXBwF9`a8d8?uZ40(82iwjfBht#d7R|VO5 znqu-{h5sc=lvl;IBqqQa3=;=lW%YLp)eID`ITFQxV;-;`GPR`QZpFg>@8oHh;|b5w zVY|s#7SGl;E@jwe&-|U)EtFbPR5E@p@SX&3=)Yi1TO=3d{O+sme^(1Yjp_=x^91I8 zdoyd>oG*wTVwjm(^Pg>&#v?qj@|(O`(C){J;!U1Rhu*BUS${$8DuGI6EuLhA2fCJ& zQI{vokQ}skPY6l~|9QHKuN!X@zT!CWMVH5k5Em|iSQ{aR`XpOL;ys6k(p{ftpT}5& zbi4I))2WkO8ORR0h2Gd`MH2xvxnf_~dsy`%xDgUy0_C#x8BHmtET4_;)17Eg!6`BB)1s6x7w(uU4vmn;qRLykltx%}!1k1%)@d%A)JIu7ZPG%{Yaq zhzSuTOukhyL>(LOo|TQXR0ED_5Aby$QW9D3`P86EDMU&&&4wZ8PMPICA_80G_&OwHF|rd@kx^3XR`7# zk28so(g-1%bit#_!_EWh1~oqZUZ;hR;4Dio(CA?ca7`Xf>6yF5&r>EGt=<9%Lv}r( zt4=VLel2w*rO5Hn#c0U75GwT`FsPRL<~h4vC^)^~%}luc2WdPM)Yk13PXsyKcW^=? ze=e@%J`yE1D^tZX&Vt4k=_0vz)J-w@X_8vmNEyxcj7cZww#YDvB+@98>T>bz zq+!T`bVzu%Y10GW=67y6n@V%)Zt_te|M9gULO<=o>*L;T%E85y2>Fxvi)}Ke}to7=I^~<{j8Z%LJtm-~KC?sGGOQqAcr!yL_x#AF~xj$Re z#-#E9mpRz~70)eWQQ!&nF*i!Q_PF_}~5=gpwYZUp=H z7&y%|I5j$V;mgiQdb(Ohx>0fdo``yEkNtn2QS@}RQEo^z`PD1XlHGI{O6OMMhUB+J zTS<1DNUwLEmE%+}`!m5B-b+F4TpG9Ktn!$lg%~fR)c0&|?F=n1w7M|OzB4AmqN@76 z5TED@&N}}-vfCzJH_D9V;rWX=exa9gS#_X&^obMZsoyuGEp^`G+U!jssM2}sxa#nI zbQ;=bb6uRr`$`>brS!@hK(e#v3C!;N^Tu zOfqrJ)Wp(k6}jGvF9SAw+4A4(<(+qA1wUg=*($Nc4!fhju-j|#e-v6iE23ThQUv0K zLlM~WV_)UvBJ|3C8)np`ZUiBt?9n$&*)lYwF+o*s1MA(ldzZxO@U%J8&cx(DwL%X0 z>*LPBG(wLlF@hz&xXE^is^0XR0d$Z(Y9TpQ;-!~qT55@~-)<5Mw7)ypphw_YUk8|` z8LPYvTwgZJ?G!Hhi27ZSik)38{e0XS{N!NzDMIjb$EcMFqF{+um8RkySVB$SB$8S1 zxO~5`+*5z}rIh>&(`d+m*)!3>S5@89PjIuQL-U4lQ#WCUEJmuQ(tdYsAF^!kkT`|6 z3u2#6hip=>gvE=8xKtxtAX5r*M@iz%)gY4B!?xq9&Sc=dQymwcSUTexv9&{=$tlnZ z)J){q&In1`!s4G>{t94eWkpL{T)W%UXx_g$EMyupsxx+IxbmkD60;#Wxl z4bHE%KaGv$@xj+ypDmV9&3Wu?d!ZYvTFvNrI4@0yW@oE0GAF{T;n z(jCJt-GvH~axv!}ASr@q%W=iL+chrwn#L_hu+{rNxVNc%E-0bC`zWskQFD?|3ZC!% ztFI-AppQ}IGNHr+#csSest5^NXPq4qPY~)Xahw+gq`DK$tF)uWrWlHD7#p*;`tL9l z!O`bfq&D+ql5N!I`Y&%E>4U5~m_wvq=~*@oT4o5^yq%}_tRg^Ak0D3sMwcfu9~O36 zFfhi=$V?+U_;1DQ-RX28miA$lbD=7a z<3POumG;Fn3=y9oMSQYLA@d30=$ZYy>Qz8i3^4x=(4}lMLaqnVA~6V?(|Is-mD$I> zr!Zy;sd`h}kn|_{&eDX#p6A2W-C8#jgzdH#nM>;vt{KFfS>vRV`k0WUN^60x_C{ z+itU8FmTB*5wnyKXRI^d6(4Z#xlt8N8wy3y4K7-JG!CQH$23E3ZGm*V1AE?eM|M#6 z>Dnu9GDwUS<{O9KD**RixwMBB`gW3<*1dDi8<7asqb=y*D#m&kRCt12!0eIpPm{u9 zIEFDCBUnkWyr~%+4O<7k^-p}=uYoS)VI?uUTTUmED7eE#{UcI`MD_IU+EL4`r>&9Z zC$O-Ut1!~u>1Y~T{y=IqH1TDnxjrJaC_#BAayIi))%&Y_m7(YorKxNd?4HiW^!y2x zLW`L7?IX~SD3c%eq<%)!PVeKnEzn~4TzUR*yepa7)L zeh8~I8I-BnT>DUmY&iSJqQqCfh*OI^piVmR6h5>1p|8gLgK;AMz`tEJ!{YpqfW;5y z9;9dFhrefmina=5beLz#k}uVNQrmsg@pG49KHOiW+jz|9PxsYb)0a2TN^kgoMDWZU zZxl+zQWh6wz54Nu^XDImJTSsf&dDFIf@s3PY67b8JeCmpEy<%2n~cSq7rx!4G4+zs z=a$PiI7|F$mG047$e}*xc{arcM?KnCx2$?b*36IIfA20;rLwIQ`$}WZ6JvPN)Q&}# zWR1aMyWS@m#kw6~d3WeUxHN?1D$KGZ3guY|k$7`QA-iH>$E*}N!7EGmYpd6dL@(5)p5S(b_p16(`ytH09 zvRK87w5BA9vvxAsx-_6Pj@J&-`OB=#VAT3`97ABF;>h_VxKA9Ma`~S7V1%SJ`N%q< zf^99Nne@AL$3j9H$TtLJzqn#7wJSS~Ai^JYMcFZf zq(``1(qj;hyTxheYA{uq7aet&Ph{0Z`HdB1>F>`iw!l-#pFtQ@X#EP-twlWLv-7;; z4~sS@;4zON+gOaO z-kjL}$zy5rBaV5|JmO-0*t#ukC#v_{NDp`RCv*?cfr{ zQp_y>n5~5)xr|ahf@H9CHCPx;m||S47#P8XZvEKjhO_F$bN05T;q;aWY2XD_wBJK{ zD_!h8B(qCo_Q!BO!d#T9)1MGV_JjbUZrQ-&HS?nvL-optb8UjnL2lScfv~(_xp_Lh zP%SzkXXDct)A1M|`%-X==3F-33#)O|q>;k*sleNPrtC0d?_^x`usBbO5Bw#z)bS>a z{b-T=dUNAQ_>-0|6=&=iI9hCB(2-x>y|R=D*Bo_%7_=1{#f_TCPajim*BZ2QoFqhitAvcoFajBpSX0;%{EGO!K} zacAqfJIX_^p*K`pM>2i9Nn)y*`oY4fn$lR#m*ADpm!ODHaKrQNDqmvq((6kN`1j>| zSxh`QovNg!g<`6qxm^x*%*9whKXP}U3$hTeM*v)Q0BZ{JPLPZ#4)w6== z;*t>##_4W<7=RH+SSLFKx1IMW49LRHQ_^`zab{N0TSGgKIU>XJnuiq`N;<9{(6O;1 zk1g;!`z1UujwS_f^vI}C1+IlkY)cJ`acLb_miu6S(ciTU6Fs|;ak=zdCb`C+qQkzj>I6gi5i8~0OCO~ zO|0v{q`PM`&x*-}<&i(Bf-Ijb4|TlW76{bT88d>ppTWg=V#vRBlEPIyjyb?Hk!_aY z%DQ6Qjgg-UPMOi9u;C!xZ57-K;`C0*wc&nmH^`EHqGq4rYnGv!M-gsZ;5%V0oVFy) zXGXb|oij~)*gDH6Gnjko*V-_6iyVF47)kBtFu7RyVygme>tQy)l`IB-)^%8oW&E!4 zAt`qqy%e#00b%^FkLAwP2Dg{ZGD1`z zA-vj=D>16XqY|D}R~e&IKjOgVZUQ#F!pG%8tz>*mLwldr(6?5)KD;PTSFJO_KYn8O z!G;1K@|xJ;o^UYG3lW@dPZQqF;a5(HT{zAI-}j^~^8u6R-SMscg&r7FF0;^^=a0{s zeF8Ecs6FmOg54uPFA|2*JN!{otR6hfqC7v_*!MAvoq-mULH>V~tOFi#80UUqAXwt9Z1< zLsT;1pfmm*OiBlGiuRUL zw4^ZER9<)Q7Z!Os0+vaCJAxfgvy20_uxFkX7n`?wwyqMoGTbe;Mv_-j@8q{9_CiKR zb&Ac*epd;HL>?nlWH%zrRbBRc+P_*VXM**d8Fj_FQltNI$QR=DAML4Fc-*cu_``gR zxNPVC*A!LITFyBZJ3Q&FigqM!yoaL$Mck)ba!X# zSGq70_u;V&5t2%^S+v}j2*JhJS!|_xhiCN?ixl;u8N=75wmcf-K*YTmkOMf8SOPK1 zc;3XG<9r}#Yfo}b$HIr(vBb|Naz%l}V%4>QY*yymU`2Hg$5D2*hf@2Z{@LfY!c zhqDps(n=M48wu|fo~#+LWRelGv@?t0S%j7+a6jTQ@EE9@MwwDXI2G* zV!Oc2U+?fL!QVH~g?HTXBs8mE?{L(PN95b?16TC7`o(-N&;oeyk8n<*tn=N=>o7$(RCfGz6SpdMdt&A9EGU;O1g&?YjfB@Ia-=&eY4 z;++ZQp1|g~wqA0%PdI!QVj3g2t@(S?KKA#PX=hcN z-~TkA2zH&R53*3_AHMB6liwc7Rc(_r-zc}j98N$gh`vY`So$ysHHh{suHmK~7onti zGm!P$hHqkWC>?|e%kNsj8$e1s+ZH3y#a=&`ffr)_;%rJ|>Av1)nuy}f%P8_oUBU8K zEq%!H|GV|(nR~)oDog1-Neb3fB6Fvo$d~z!58jlM7@j}KA}Vi}jgOCr*G#T^idux7 zC`fZ1y>Y%uy&oRObCGzNgONCF=go+%$BbA}$W%kA&FB3&>V99<>_p(Z*8`&$iB@#& zfED*d2GOXn#0R7jiS_et?g_PQEnh_=HI^ShzfF$IKn~b^toNC4kmsrNM%aw0a@P=T zYpl9um0`yZM?9SCqspq0#EKJT*c;nlB?mcV3LT#htQW7P9%fQ{NMqA4E*p;^87UoX zDVO!PWreQIv3LyK$jTHn(x?S71bS$a)@Dt|re?pdg-sn1Y62`F{ik6!qkm14F6S3a zo4J>vBbTC~guQ7zawX=U8*zF>f4L!=iPcm!55<9z{C0w@{4+tos06Ys91$YZM=LWQ zAu$|NvSTF#F8856=m)`c8lafpEeY2N}SBAo%xuVGRufsmjeN?g_4%e#!KwF`&k&p1g z|H~LHi~XI4;1`U)N%7CKOgnm0n)6>Dzc#K-y`8~|nQh2U`Uar=70s;+HJ^U<@YkO4 zto>0Hq9;?J;k_mEc)Vp#Dq3~m<*!K!VzZxPDD03>lcD*%o$PbS?`xgxf23LlW}2$v z)G~9SVy1Y?d5&hbm~&Mhm({TvgY<3+LLoKAq4Sl2?Rg4R7Q`D6lybDcToU$anKR=b z)%&7Rg}!KIfo;L4eIGuBemqOZeRq`cWKe6jH=FTn@zRR9z0fnfFt$9!WTu$AfEtva z={=n~Q10*8(Y43QeURBSFNEj9sfgx1)BqE%GSnAZc{R9LwF#+MbH~jeZgWoeYie5g zd%Agcm=j4#mao}HIC%SOx`?!OlibFD)P^JhJV>GVjABYQ6owLICVOWaiCEZ0#Ftc`j_c|N#S$sA;hT1q37~H zulJ46$YWAR#?{U`#oi*;JD}%QwxLbBDxX$sE*<#dE;WMFS7mKePOZXTBj3kC;`Poc zQ9VtL2GEG&rd+$+h$KFsyaowjoE*!<4&!bxvc12WPUK2xe=f^Cv!~(L>WUsQH~SY5 zcV>VB`*Lk`TKq5Nbebic4ld&pFc9=3MtH(>?JF#>`KC%vU&$r5Cb}>kA_a1gtk;SqOnlk_e}L5VKYF;^-yG#_|hbz_c4>1ROP_(E~>Y@tqqS^ zoQf{K7|B^NL0bJYPG}#Hqmr-S`$6#bFWl0eQK}on7_2>I6T})g^A*a~&VsMYj_xAj zIl895QRvr)Vnma^sybF>)I^s^;%YZ_bdgoWa zaY7QmXh$+i5}wI-y$zFt4Z~ZCrJjmu^AK;rl*C%27$P{hXEW;pdIA_plc9iy`q5&m z7gAhJpL9&vrVx2P*hQbjO!b3KU@1bj9io42gYZ@m#rr7X5ay`wcsHPb6v}k_`FXD4 z9R=%Tc5Mw_8X&%k?^;KbO^lQNQ}I3;->J?7)c}Y7*Vi8lAuDrD}Ej7g~- zE5UJ7d=-7g74zt|$lp)yOF4kpFu@{WEV1V0fOvFxb2VKStD2L=`Ew7MFXv6~%V0)A zB9SXQ&>xG##~MQ4uG3@**EU>ABYqph{Oiw6GPg#_T+GrJl`;70}}Z z71ODQD#~)wZ7XbJv-})uXUHB2o{Z8O> zem7_Q@29gnVfB0K1up({;;v64q6Nko!}bKRbvqnFBX!J6&V>x^cam7-L(uyy0t8Pt zBvZ<*2lPSj9P<-$3+`LYpvE#Rb}$>5FJ{CFa-R9ImuI3R2a~;)J7$wO6V#2W$5rMv zUnVhAZ9)SYWG6C*+=j|Gg

J9h)&_o41P~?T+x#sVgGe4N6-vK(5ae-eB_a)&BRz zqvJIkU<3v8!5Co(T+D-_x@wxn+b;XTEBcR_T2GU$`*2v)Ox@0;+jglKs<=Gd)ryp+ zB&Dc>_84a8H0`X}_5JV%mj~Q?u`ft0P54h&9TFhVMn|DY!#GSPOb8o5ft^Tq=94G& zsb@pWwhW4OZMeWsdo4QcYb|%dwBOI9x-QdcOum`rxxRSt*94ra)V;0WEivbfP*X({ z_vK@q^?_US4NeD=hpIsnt~C$Em*{>AL&H|v<}G|^hs)L*Quy(Q(G6m)qCJ$9tK=Zj z(r==g@Qzu*4eDz@^0LkgnO`%j4)`*+<>iAE1`o)OpM{Q!J_`i*W>*!#1@ru!lw>v7{?elDrGeBTg9Q4Z}6~$DoX|E9Ria zAz6Und2RWW9PgBtO#7Q+7Ot3drg@gcg0oYm#%>g!xfY5dJJw-B_|^@n?Yi$tT~TRJ zjm|x(IF6Hpzc(s>+UD2RA|e50=t$)RP2SXu$}Bq&6fxVu=p&V-^3rCRh2IQF@uMN; z$(xY6?_iZ^tU>K(G6~_OWr=6DcQiQ%%4KZ{e1q8^#3)S3o^yi`xMd=p?URe5xvpco zjO_N9BmT(S$jtga2I#>{wJa_x+WsTM*{7 zmKx^NXQ~6HvP9ZvfiMEE6!7f7GbG<8c0j8188?`@hrZJj45U>qLhOxM;JUZ1?LI#M@foK($;` zwRBBTZq`tN^sni#VH1>o(nJOSnE38y$pdA$O_eNQMGfT@gvUJl1l<)`(iO`#oWh^r zug!KiiRmd}7UqbcdY&IX{MBMK>QFzkt~A}Y#n%DEx$W)@)Nk~zQId)XN{XY>USisz z`=fb&&`z#*1cueh3_E}J7d{GGJ{?Kra=zdK2S-pfFc5?*55y%6a;-aP0Z^v@GjX9+n-lgKOl+WXK+`DAl|ag`xoU z3RMVAeVpJq#@xHj4scd%L+~r+a?0cqAWOG)TT~p`S+T|=$J^aAOYqH#De(H)=b{k} zmhIzEjI>`&pqHj4#U!RnyMyd~r`MWc&d^z)h222*2H7HTk~`|m!*+fl zK~#FBv`>bTkJFcU=I&6TPMXnee0{S}e0?6z!xuEZ|6a9*P!qsW`>+ZAkVBZ`e?=o58Pd<6n8R4kWxs{$|~sMR$^;4Bv`6^up~0Qy}Dy zo7>~QxM}JoclmJ-p9C(UeTx`0Z$t(KV)3%3F%WIFo&CoM<|orNvMWHbP8r2?&g`-koYwK`c6&zgL5H zV}rd_{OD~o0d57Ef5VBpzMZvQpG^aQQoLNfTk6^5VflM_;I~k#w4ECuONBI3Pgd&bl&^ecnk|g$i<7wMbSx5VM_EqP)!?M_uY!it*js#g!qP+2Ict z%$;KQF1)cieNRG#H9k+zUu}H(PHJyMyMo<*F3;c&;mb}SRrTG%J3;YRTkk~V-h*O_ zP<}xTj2i^d>>tBSYo+0){&=R2Ge~;(h!xO99NVX>w=<>NqF^WqCnE8EA33c@*i^IpfG+Ybs z57WXPdCxvl?Eem&ex|#WSgfw;J%UPp1{}g5-=L~ZL3nfRB?4JzDJh8tGqBQxswEH2 zm_Hp&0_7OgwnET#l1-U3g-(PCN)k!oyQ7+}GOd7Dfid*Fb;J|xf6ht0@HWIIZMD|2 zdEz3iRP7_IQ2dV$Tt2@H)pqCZ9{LwT+zl_=_7ecXyuW5eq>}b!ocuQSPL|9q`@YGW z4p;Gnvv)>5Yz`5F-qaNF2itAC!$ZECRNU5H&tF3Y-%&i+6Ykzuj3g;|4J%J){8Ln% zO}Lh7@Z1&duCK!BwjahW%~`uCnfY9(N#Ta!ZruHm>MfAHxMz~8WU@r4Q*imusXqh6 zk2!!BfRgzPEaKe3O!{lr&r{YkcjiPBBWcgJzB1AkSsoG@3s{C90m;E%Vc zxN6j?9T#2#-iytWD#JG6z!Hvr4KlF)AVl?61Ncr9XbgER9~3mZR5+>54i+~3>KVp9vcB0~$i?Q1^GiI?z@;%&FiB|_h9K?3$V zWPqb(eXsSX^$dLUwa8cLe z6Nn-$`^RUU7=_5FyUIfFw>J(1UqM2PKDZ^Wkx>`){MKKUfz?{oN)`JF6VZ+me%x6X zlr=mlhC=hk-vU!-+%GL~-}FP4_t>Q_miJvd7Zm%J{MaV$9p=W*px17AcQx_L*QbnU zlCKZntPnBNuKIaadm8;Zmn!u9_7Uxs5`J7xGszbq%Dyl}iP&8}rnGo>^sF_Wj{n=J z)%)SIOwG>Dhk?93dDG_LqJK}Mr;%T(w~%Det+4fZ7s%H9NFTEN4=H0lInSl`B_95RnVyAS7 zX9DjV7zMK`{YB5cv<{%G1xyLZWRja@vo+sXgr>PgiB#k8jW#wd3p+s#(s;HbBMsaw z9<&)OhDRNFP}E-Tvgg({n#BNL|A-s0mT@)p2sQU4uN&vpd zZNh0(wmd7CuUxo7S;4|}k!YwYGT~K^dpi|!m3V4b#_-HIbuM@HM|D6CF{((6VsEt2 z+uX<5C4i>=Of_CT-A4i&W6TKvV=0pqu}JJ`&t`kl<7CCgu0QaK?SH++$u{Yw@>O50 zqW`5Wp~dkRvpJR{U>OzE^x|oNKSiHG?9;vaL(%}jdZ~5sD`6#){VC>tP6+@dTkGTPsWIRy@GP~_f-0q@M_=kP#~u_iPyey)8V_C9Q}aFm-G55ED654 z-Hj**6_jOq;)Yw#0XY+cB+3V0$ZBgU24IFzgF6*HpS6W!l)Cw$`@vHwl@Myq+eFd&vd_6ciDbcRq?ub7bR?W=rCj-gggo3nV~IwC0y)SH=)t)p*B)otc5 zdMo-J$B?o@IB`<*$->7r`v$)nidu^=3led`H0hk|VaTP1-nyI|^O4(p*$saoN)^B}Y?&bIh}fEe@re>9zCKvVzw z_W=p%lI{>ex`(8s3JesKZWtXSq+38~q`Nz1DBUo+8%Bm9Gd+XDVb|B4{Na?o5wrd2~JGCN*X1Fbc%4wYVkMwW(iZCXnV=mK8pyeE(^a{M!Fb zjmNhyAi$GPD*v6R*A;v|Abck_9oz6rx5+g8J}>57}=mlMp| zN5fiF+UOIiuaB;sYk1IMSNfEYPm%uNAS%?8+bNY{=BMUS=@|1w^+Ymgdqeh990g~T z0wIFAk3&9;Qh?@PM@j=};xBK%mt3ujo+ip#F@w)T8*-8a_fftQ{e@(*XRTTYL>@N2 zdae!V%d;z=MOn>&wMwJBKvRpy;Kg3Vl_>6ePo78?T|8ncEgt*Nw=V%3@;D@wjAaen zHEE#t0!VoV$=Ei9pd?gIfjvY)>$fR)bR8al0bDCZ(n?EV zs=Q4N8M#UjM%bTqWg3UO3rc78R>~mKt<0X6$Un~5sUc;N3j>yTYnh*VfDoal8duL5 zy~En`CqWGrH=J~yy1*Mr6}RHliWKiR~esWm&xSDmNgYolonSp51}%;=lb(M|KdF3uGCR zx0|L+WU^@W0}(-cHS4wHL=B+|t#+M~S{n|{;1E5{cGeX`2BYd$j3z~<`lr`&^W=}0 z=#WVU#R39thlVd=cp@caP;qnnJxzkd+D6}_24M;NF}(dJHBe_5MYCd{MY!|UnDpH>#>xW||hmigC9-gc`RAJj$(W*N4_HW`? zCK>fy3=>wzf3G#Y9Of$mLNGVen$Ji1EGJ2nnE+f3D(u$OEU{yKfypZc%Nl)<}wj~ zM?TD^{-1E|6!vyNdUkRs0l&^mVCsPsJ9ZuJ@M?7Kb1Q6W zz8gxr{Ba^aLpK6eem!N|o{?2_7hI&*@&>~e?PxqCsP1K@O6->^CS_oEubnc0sS434 z-AMaVS1Or&*1g{PBlF+FRXDrPZ)AGGe@j6V*c4nkle~Z7rV_7f$@25)9)hbHrXD5u zPu9{?AZbsNqFM_6eed>u`sL+RZ|~tcSys75xP22@>E-IDt7)$%rn67xO5nT9Krt#? z_gZ$?Yf@Q-KVpR$w@)oMWoxKVxpJEM$C92#x%!l%#)rhXs?f98QNgfK2_zW>aO&AS z&{{R^)LsZlJ{9tvGGt48XPhjii_evuhbYo-n)aHR{mI20HJ)IZ9gy^S>y?oByR-wL zzysH5ajqnuI(Df(ny;t5sxu4BhQ2;1%}s5mwNv)};A+DK*c8AODw|{I=?C9+9opXC zBzefQi%*yVE5O3H2Tr*FUX8&*;d&~Z!Oe<=Z#%KWtf}vg7vAa{%xWsQ z-|^H={owTe+=S`SUK0`l;SE`8hhvgU%C;z)W)I;xC`VpwO3;u8V)C+xLygMl@k#Q`%4_h_2Jc%^W;BZGzm{U0S@fD+G+Hz{ zPM6&0R0qN}J(IxN@MG%PUmUZ-QE)nwxbKFfiE`g4_}33SJ1KUgMR8bX`ktM($Y+u{ z3I&;$)x3Qyt~X0@nJcEa4foi%3o7-qDf(|zla;+E4qi4qtV)xx$wmH{Vsg5Bk!kGg z4Of8P5dmSW-C9ziT67O>r|*M9c{;k=!TMshpP7}v6n)QiP5WL}E%!&LhwG(Wk4|TJ zVkQrUs{0?Wlp=mOSShfmewId@e}B5ry6NDeGtu{;j-z&pireyq({e2LZ?X^YA@GT! zoGw0OmHp`Hhmrb$9sc9tbM`ilp3=nnr(r*M0HY7l?4=~#9;4y(mKMa7Xm z{bnGPgb&eYMbVed{168PzSkGiABr{J?ejZWCqcSB5Q#9zi`RNwC?f(H%DeLKq2Mmc zT2fY*kebmieu&SwG_2t+?fr#x;s$7GJO)Wp;;pk%pYt%@N}|fa>c$rmm6J0^^%wfU z>5Ss`S8c$F5tC`R5M-AuVE8#`OlTNfvATWLF85h?*D>rLD~$AS(rYTK&#<>>0)GvN zmAVewquPDcO*hf^cJr8<8qgh@{7SIK8r~!W$BD%Yyw6+<-`)+7G+D6;=tlrYhmgBl z{F#+$G-x)1PF@<)Nrv1<`=$+;&Y%9!C8i=P?mwuC_61My+epq;HUSw>B)k1VLPWOD#8znJC_+9 zxWr&hV-=0O0{&a?wBFe~4{lx~Ku&=M^l=TN`Jmc%8acHL8iFj=O4bdqM50tvDKW=!0*NEu9;5mU zlRfHO{NPCm0hKjc;}|A^NXv|&HL?B0sBU61$*>3rEue!Yar5%!?x=japLz0ppZ~_+ zB*TbXGZhhaC}vQXhd<^?7zryI0iiW`ghFUfDYd|YV3XPn*aC~akD6js6Q`kD2!)0VTm9Tg+I_Axpho~l=#GO@4Ns_`KsHT)6Aq#gp1woy7l8N5LDH%QX; zuCe?v4>4%CxYq1*I>h{Jd_mDWY&95~Bz#0STTNI!wwEiHh5%u8foPT@-&pVz4zUj38Rvb%u-S&7~;~wzD~+CPoqcYi*1j z{~Y|GDmWy>qzL$970GuKgR=iMoR8F{C(NH^H`i?-_1=}z^3Y3#?e{o%1XTjwn^@j$ zF8z1vD-axPz=NlH#^HRT_#wc#odq{LD@UD0+8JX%b@gVGj~b8w>u6PV&*o{TR0Q^} zb}PSYG7V#9Q%gn2QJ4;4%(YGLQrEYyFs^**9d;}yYKs}ioqu9@H; zQ_p8dRML9mEF!%YF=m_&E>SZa7QX%=SEVqFeNU8R9k0G}cxu0*cwrZ9l+G}Tc@F2b zu|qgBiWEPvyR1H;yDd!BlOT9Q<+J$lD~=5i3Vz7(=Z+utIx3ah>a!$g9IV>A@?x;g zo%-Bg!R7sfdxjW2mPO4BG24+B;@kM@0gc*l5}b{G7srCi4Jux2b5fVzHJG(c=C04BE zkJ$nM0@DWg;b62oGLre+Y)$TE1qw8a`z4!fR8hnXJqtFvL1Y9u3$SJGtLr@*(vEVz zB$;?ILmXyGG@i)#Ync3x*fYBf&Sbz*CRA4YsP7da=F*6#UKcm$ zj{%vX1l~hN(jtrmf@f2=I!M8Nowa~K9rJK@@YbUV6G2X4BM{p2&+$};@WSg~no(Tl z8DRADhDuOGX@9N&9_~$e249INp`1=q}Ry3Bh=tTYcm>hG9)1- z5)W^1-$?L8^j~JA4?!p$d0={8_FtuZUn|HA{u{Mw3AosC8#cqGwC4LcV2{rw|Fts_ zHLiK=+sZy|Xe&FA%Mm@dMzYrmy?ZzE@RQtaO0_0fV`1v=DEWHah6hF10dh$Tji^u%U(Q*2XP+ggsH74!L5}mZZ1$C_|pitnjhk7#G{xxj# zjnu)ukoJ$)7M?Kh9#ms=t!IACFEo3ChPFL2*2}B6?$bk`(Zwx94p&z~$b=f%S;n39 z-6DNyxl7fI8W3%az|B_ML94^upl8CEGQ0C{)P^cEmZ)Lm;uGHB>E92o_jHNxJy*4c z5_r#dT?dcR6Y&N~?Xd-zHdDPG1!zI4ScI5B{ppBRFsW|Bi#=71*GVcj1b=UP0$S8V z`$J=SU9=7NOqkB@$App|{lI=@6V~_=98NFdgb$JB`oAqOx1en;X85};U-Iy2<|&5M zvX8QuL^^ULCLmAxEngOM09%KGAyKk0>Qfd%X1#)OWtbc;-6d zUi&%|-mb3_iQ8Q`a{YkkP2m6DsZH)K_rLHEd>Z5zpD%Ql}JpG z@08+|GWrUtdgdJsUAm3st75${r7|_N!#=xbn_mB%a;~(L(C3Lsr z5wh0O;~9{oMEe+p>K*+ulJT2VWVH=8x74tQnfX+(zgcp`hb(-WG{;H-zv4q9LF0SL zV6KYY{@*;_tjBF@|oen*hDcP4U3qVS06w3?y)iCpVdy| zkHoC#rG({rCc2#jZcuWqCj4egSWm<1s=LXlWcli{m70Od*yBl$+!&lm9na~S46xZ+ zHQA9+?{B7-DBZ5HE8v~mJ)z(bcy-(_913|Y{H2AFr`C>Dbxd}#!}09D;6*u$< zGo-m}GX6a&;~!TPcwr_%hC313XCPL|tC04_dbhL!^ah7N31k}H%=Y9C62w4+d@uax{qoDWiR^m+KySHDQb%h zHKlYl6eY8gf_!Ie1sY(GP7*iRxXl0j?M6CVamyq>LqJmnDG_(QHObM=5~(Za`5|o3 zdhnbQSo<>10w&5@7!++hDY!I{cTb{d6nh(>;CU6l2@)jU%}-Vyt_c8SLHJs zzT+xUaaGBH=y5%FV<U_611bBhfhR3iHc16{$FwtaHJmgr`{#fEGt2Rz@(6Y z(wBjN1X-6F0y1$G^%zy6C^M;~5wG|$G#r_@=yDXgL%AvdZ=;n|A|C-+IHy6!yIxx- zMx8xtIaRFVG~-i!9TXmEP;QkCGL%ENn*DNJ=w-s4hxQ?Dyxi^w(QL z$OgFm_SI@%R7a>^BRltCNJ8;`v$OT8k^A$MpGOKd0mpDK`JG~e>yh^|6_@-}hev7-`=zHroXU1wo)jE&u@h&rsVp}|=<(zVlOR=5f6Jshww6dEV(&{IiG$rIhT>WC-)4Cb>% zoZ%JlYzc3bHt;5cJ&{A#B`xZKIH3vGTWJ!8JGVOXeJjDIeQC#81QYj=#vJ!=3l7(9UB3Yoqdt5o+z@IN{gL3)kNQ96GNwN`$1qRyLj&Y3ewW*! zbN+Y3A4LQ7C)pcS5lF~P5|7_|pLf9}N56%m9Zawy9A9R9#Q4;MD|0|GZdZDT(bomKTX$OuVDQ0{5e``0!ct z%kPvHs*Jhq$*hgZ{C}iPb`$?@c`Kn+{IfP8UyHv)1XVEU?LmOSZI+`+@zkizouK3P z9WL*xIGyo~M>g$iW^Hs;7dgldaU(eTqn~4|_l^;*=sk1CZ41X;^iJsA%#(;8C1vGZ zNET$mRqNM0wjpLMtl$X!7!y)C4g6vf;?52(nbhVl>Qc|- z^yhN)@`io`hM|kv7P`O~_xu?O{qmpNGMw>>X2# zXpnhOeHSP>ZM&xr_e2k+!g8rE5AB&wC4Xw4kJw@9gFp?CQpPpbPZsoqNnd&KN{Ayk zW{xXkz03^^7azC;ViVBAL@*rvA_jC_rx zKU+Fapd1&Mu{h?R5q{sWkQ&8Akospnfg9Xz+w9^~@R@u9?t2S4z#l^-Pi?;gTG|vPgC#9F zZ-E`)kf+d0Y`=5U+OGhGZT4_M=Sm(%gyxFKbWKmcBYnfexkM3 zsnLF%oguLGL9J!vot^+4v#~p9@EDW`5r~(z$kPC>0(`RXlvR&D07Cj!FgH>}Z6kpUXOzNcIJ~d$4IG1S#W=%z#ZRxg-VNz( zqaBu!y)?dB9_+0%cK4#z?phEq9BS7sl@)5{Fk(a8Hby`|9{gw`sd?=#A?j4xYIuN2N=d}8F6pUoy2%`YQK1uNXB z65p3OK2RTjN?tb3_-GF&?x6aWllqD%KWu`p3OLzMajMc)?}o#4Lsu}!icDQCtAy)| zH`??UU*u;+r`%s*nAFD%aJBg!+HwOoM$m1 zMp^p+GDvhKWiqPe;C&;qTjqL;*q(0#gr(*|M9`h@+|#~TgK=y>z{Bi0D66|PjWS}U zsd8|^H6gbiQ*en85UV8BhtRI_36V$8!;bpm6~r|qPN?$tYepg4>$Lr%y$ZK>)Y>G{ z`iEU6E-!bj(@cq(XS=f-uarc{yx0iV(*l==RrsOv>y&~rI)|a z2>OJP#96Gm`(E)K%x`vVLPV~^A~Z+bX{4bL*y*$^J)VD6&PNEJ()+qhDw*sSl08&V zI-Fu^dlfBDPL@~I*70h+2qk(%)aW6CDV?=g>SLQW@9(Rcdqcl6sr?94fb;PXv1e(T zCG}8gIovq^&HKu%N(k&i^BcX4t`J{ z|He@@d3G5k>T(mJqa)I{9UAFQa@Q~mkQ4wd@;DeuU?)+j;z&yFlCChXs>E=Je*XNc z?fM%)zNCjQj6i7Xjr!~X`INRbbcF?IoWh>M8@=0bK8dEIe~&W?>W|j9L1sKfR!sB0 zZt1xKap%zPs!W+WFfH|S&0RLC?Ys7+x_MxxTsA!~E2M)&QLy-9C|6(bzV<=uXc|uF zfIr!f^Kw}4V^02vAcx#Iw}P1lQWyU4zD5umb6c-J|N0LLU@j#y(qq*meTq~!b^R!1 zNXR8kPUb`9hXYgGq=oeQy4D7l;gMpf4B-`#sF#))$$J8pQpW?=a-L}qkzgWku**5m z?sVxr8lP>UANGdLuc7OLCVfm67a>SoAaM5szdf2G%->J?qgR(^Ed*x>@>`6h^-ELuQDeaKw#vZgQpbaZzPr;9 z58-h~@{lLS!+PeB?t`bNozv82XUDdjcgn@TdJRZJ!8AD;tj*>VDZOR$6-i{`BuuOy2Iid%Vqgb|P>GyK|3!9WvBQP@zV z0p#6)6jGHy#6mOoQF8{G zsQOLGGCzhKfTD@mTnKsES(lp@58cj$Tn)RLyahJY(7b`Z-%TCs9WVyqa0xT2S@h^M z&c?p@>C*_V@(NeS_TcK5ds!UCSk9qVrx5zch=C38i)@B;2bBSTyFM1T%r~|4xupb( z#aMFJcYstQW>0A(RQlg65c=|)SoYC#_2S$S%&k-(Ry;tZidViSDWS8g%l%Lg$wh5H zxLNmh@YMQT5s*c^g{ zKe=a4l#6RMK_xk5z$up;Epj4*dnW(=y&{P2gP(kr972Q9pRh)NQLQk2l8x?cZZQu( zz!vcweEpI+zx#tHRJKZZv0)aNTnGR4MoW}xBo=r8E$-r$Q(wB!G5y|+7toa&0PgTb3@=KN{6?*4M(_yDvyEH0uUpyT+@CIcibcXo- z<_50uX3;5sEoI z=d_6V1#e1a;B28H+^w{1-VDCNzm*v0qEt+M(jy~es*9Asf{PU^jIFnaqXurmZ^$Dx zkXz_NIIoM{t+H6w#}cO^gFgW+{edvCwbxN#4w?=i)ZWKRAECdvwDqeGnN2w2ICco_ zwz;Yg-`O)od~NK5Y!}yr@T2+kgQ@~2n;$GqGOFvGbncDCwH;PPH$yD|$O#OpxdMPN z44_^V{#e@W{L2z6S}aDw#|9^=WcDovmS&WFe?HUIS@B^S-%q8ebYt%;j8e0FOLJ{@ zMn4U7@$mJhf6cv+`bPh5X&Z#P^UNPkV)`i+u>sJye8y;>0{b*A#Fx~vxf(QXh*^;gL)Pi_2#n-=;t`=Y7|*+oprCG;ya}9 zkS!G(lJEKZt_)6KQCQt$KgPn}`fIi@o72vDvlmlgg<%2&i2LS4OwOie*4M!33xfiS zIv-Y=S$^snoTdW)O~-A8gJnQ|c2dRJzp#*!FXD zjsuE65xN)fR253K+cW3a$Be#p3EPVxUUT&OoFqB49Xk2;%O?$eS^kJGPFr<;Z)gSV zuH__--%q@q=FJolBw#3eW1pdCoKd_K`NW>u+eQ~@_XKH2y$rg@IYWoHl4^gT*(v4& zk4WQ`?scAnT89&rZ8Iv3Gs^zu%}HXh&*3czjYgBfzd`Z0DEPo*B3B_I6Ovdvz{3Fh zR>Fx98Z;ZK1t=Kg#${eLQT0Rw4KT5h2(r?ahL$97nNIvP&x*HHc-2ehDqoI7G zW2$D}$!`R{u1mF7bD4w%T3jeZBZe3g7eVb|P!R*DX>9y3iU6nnuB#qQ!kbHY+Yzz<{n%QmH089h)mvGecgH^EV!rR5PUuA zx-`m#ArjU$0z!I#fx`v^?x_=z9Qu3{07e-ZXB-~DPs3XI=IfXZR38toEIcHa%_+R% zSLC@UP%=-4vR3?fLAp0`lHxWy_R|iweoF8s73#qi9+u!vM$uS@?IO%KboE_~qT;m4 z)E)u*tHx*RO#@4LT6jEU&u!Ah!R9LlU}tLjxyW}zp(DqSym!WyK%G1ZHTKB$UwZS5 z^!aB9Ugz^a7$M1S+ou0Zq;fd=Ah<)$pzy1hV7-hPQ>{W2X`j^R@RJ`{_1e3@&=mXuFRjru{ACrZ zq0oPjp-@f5XUw)jTLUkR!26bDKAckNZX}*8ar}v-A9Dzfy$p-y_c+w}8$^#%X4DJ3{ETgKXyiF?Sdo(P zb6yor?c{!ALiT*svF!rE2Q<;Zj!v(!j;3(%J3WAymhkAqa2pw%qr*9o&e3BAPWsWd z8w9iK=A`bUo3qK1t3Crxz8y8bQTif3a|vWlB7jdZptOYbje;I6T1eFO^q-@HPowrD zhf{3B-W?VGnbmAH4kB-tH(Id+u;U$bl{pbvvGVuz0tH>w_HVp2=iR7mEJR}Q{Q~*MYKRzUL{tTl^ zgh$Q}8zLD>$_rIYX%B!F>C*QEWDSsRf8rYzw0kgzdVAq78=cbO3#DxRI22?#-H~Yg6xEm8oMTM{ikJ zOd>#l`~ieV4%@MiEhSsu3Pm6fpT9tD5X#R_Q-Gwcg9JGstTzHo2a~|(Y%%Va9uxr< z8SRkn2gBeVQ618b+DA?btHE8EJo8*)1 zRoxD!Sxa86M*2C5#||O`E=~=Ch8KUYzi};fOF0!^HV_ewOae0Chgn{ zp&zQ=wu7mA-R2Laz4fZEZ#ld9#kPIuz9MXq7O0M?CBjB?LTt9!Q^Em!L&BK#aZg%U z2U^Ejjll8@Ets%*l)o+EI#q}nj|fuSJ2$MhXaDhOirIO&z8BDYO{>0;UxJM}kj~ zY{M+itOUPr)i~P-B4lOsyJ7Xe7iAQZ5<6@iIuox- z=lJ)zg=$Vl<3oHnwt;Zk2YB*br&vf@q{Emb*&{14uT*)4Pu2gf&+vGNd)#%lN$1LR z$%ES7HluGeRTO={ZYs=}?6FmzBt>}4CZe52{+Xo^V*SBIzDiKDZSRcfd2elRb?9nm z&iA(KdgI;wzP8G-Q7%deq;$!bCU^d#iL7tok=1X4MF2}(Nj4Mjo8TkLUj%~V$QArp_96Tv{{M^zLQ7cPrJ;f& zlN)|jhz$j~tsUAdAO}su6Iy8bQTvtR@T->0l*G|VcsinYvVf6dWRgcg!NJhdYPV72 z2e%|c(#nyB4axyPfAqcQbn5Gxgp0?F_rOI#Hc8P_Z+&<>Ue)(jbuR||m1X^{{&^C{ zgs)X?+w(R!?1$!@=!*7XC1dcZ!W(4ldM_4nkg3$BvevrFf1(o%rJZhN!}b6@VkknK zu$<=?C5}0WwHD$2?_)0%Qv8!}&`s+JfY>!RxUa2|8r7M^mLgN}^X^T*EaSaszQmpy z+()7h6!sf2L3)3`%D{(EF=PiQ-kiL<)zwu=s@Na2e&9mQ+J_7`QBf6Q!sNwNJ>M@T zDvRP8XXF%qV7#c~@TCxQfIX5$y{^f=dluW<(<-cIsR!@^9$cuk*Um%h%CT+=#yom_ zCtTX!!Y=2MlICd!#Cna7xj1kOZ8EZGm;^KJ14nYuqvH;6UPKvD{^nvR`#(b+u(H;+ zFgIQJ`K%s0N8Erpa=gRYe|2~=^WvXH@kHHl@p1xEB>HYhV@wHO${=&^zUeV_lAvA; zcDrK^rOb9GnKQ-19=Seg;9^eZnaRbp#Ulo)gQj208~O`fA_PrLVE1b$In znmgcNASE;gks2|gN?>^5Rjfg;3p|7V3Vf&~))!hlnFmY)nK`94F2?thgzxUFu)bCv zA6+J8RAPR05c#HYRfom*(4;LLVaTB5_ED`5o`O7ZNU<1$87wmXt|hvUh59sFjJA`5 z6(8ngtxTb~Z?>ekQI&udb3j(hfxpR_%ba|*{Slc6X(Ug!&w!b0)}yAl$@a1^@+;~L znOGy~n#W<#Vz$geHI$1`l>Qd%C-@t|5Nn{&9|IEdZIPRLl{D*nnZX(o`!ZeB3y~@S@ zdb(upvo!igJO?J%;*Gi{py;kKn`nDBR!njsQ``9k;)!y!2?!-n8QA51 zMpQxudEu#e4r*HN2D(5`(xG}l_Vvqui8LpH|3yqR=+(k>&B!_AbaNcYJVnNn_g6g< z+!w+5+yC#U{mEviVwK1|bI2})H$4#w+0GHSX(Tr+k4>3&&N2aZ-spa}l4?LoIdW*` zU5a&|U~QrX92Yfc>_27A&C~<{0mR|l7!ClrIp@+pTB$7#|0Z9&UJ}$6MoNrXsMG(% z%K)-3`xVT^QMH)=?XHeheV#9sIIZf|0S~F_t ztQVMCyh1f^G>pJchA;|J3)`OvP+7f7is1&(IKBsDR@C9;pnBje27>OT626K)Z{+BK zp3BJo3-XuJbB(A2_A-K7yg!(X6tU`^ft%98nT}pQ_YA;@|3_`xa;!Dr$^9U2$fX`~ zFVqOmWlf9`=WXc^ZDF7KA_90_j4`-gNiDKl3;4Mh^C$q@_?Y7@k_-^gi0M6(Jxp9_;r7h;M@_M1p|+@TLSA zkn%S8CqDQ0L^P2c_X`j>D7s~3vR_FBBDy7EYzhYDU&MnLT7S-oH|^Oo3)YpZSA^}< z&s__9^wJ6TWxj;XU8B@Jp~KT~LAtq0*IOr5+N58Ehy<@G71@{*T_bfj>*Abf1zIla zTUXk(^g)w5{JzXz;~E%ly>;&^E+WQEZfh|{o3f(q_w8v*acFOrmc zN`96>iGBWo(vmJ63evZbNK!b@0PtH`F5D#B=j0{ETdk>-#&qiK?(3n1bHa_PC{(6E zgyg@_;B&rdfGrq1SnMS)HZqx4$Eo!q@W<;*)6H{}-TiXK6ym!|J=t!{fboIl@fBf` zYtu;9lQd|--R9s(wo-qD*q&L&lFtTfO+B#taAK0(evR>(Vd=KJH^oj%UIe}92HDP= z76gn^zLm3v$58@emhh-$YzIO4@7rFXQS`|3Zt}=;3D%mhXpLg77q#olU&h%*!}p2j zMJvaRCBVo=XI+(Oq?lUZj@`29FM2;p!*~e0zYwr9ik}yl;Etb62*(N7JSa9QSx@R<-zdQEQ_g^|Y1oA_W z_}?-L4FjJUB-GslxI5&=Bt+hz5C%R^DB{|3(4}Kw&+u7I6*OhPH+;Mj?e~bEYF+~#3=19K?fQl9!l{9_$Q)>_jA2cp9E?&RbZ*_{;Dq}lOTF!#rt4_LxXl|ElqGrzc+Pypo+ z%uuk1+qd{8*;^1cm|8UzC}K91@D{t}4c3x&o}wb%=_*!N5c`=16Wuespc}Uze&nrE z)M29I#Ui5+zEK_#B%f=8AX^&rcj03g8iDzrOeI7#!gpKdeB_I@1_)UTe4`Wx|J+sA zcF8UXMnD%Y9~G59$rG#P4b7jfX{kG}>HP@3M_o?KW1(f<00QFV;;Bs38r|!GG}5ur0BUw7YLX%Mas{7SoUI<{nRbB2YM-m9TbMfq`A*@;WiG|%zHU^D7=U^S z8U;hQ(+%%8UW%`P0+MBAO}ImM4hWD3HiF>rn(d$&E|b4uzBnn5DHLoCl0x7lFsXg* zH;EVXrwt9#TE}bx|9p44%FS#qUq8E#PK3&~)!I?9aGBD(fI0W#y|4 zhzO1n$|O(2#Zcg42=ZAgTB?$XNA=nfSYO9F#U9zjJ+OdT4jnd?rk@SxIokl8zbEv@ zS+~p8e^teE8bU>%p9cpN0fu4*Pcp;?C+^H+-*R#}2<5h_^LRZ4!vSNNSyB4TxS<#R zxt<8_RM{Bf+R6Gu9SpeQ$Uic~66AChYQQn4|4altY&Z7hEQq}JA(t;2>M;yr@t9ku&*9{&pj-p=4#L@ z3mMAAT`}R}BR1mFBlrl!C9Gdw4L>JT{J1gdu!VpGmw;l1x*qY#vV8m9+-fcQfhFX7 zO7J%+N`X3XVoIuR5T~y^P>~7eE#@!hGMVhZMEFTXx;PK<-+Uy)77T?(2SOcwEkAoQ zOzkc_MZE)js$b#6+6UhXW9rw$`Z_^7l?UC(m`+eSmwLB~XnKJt+`AFIIj!2R(Lk#fx}oPj)!)xS^AeT`>-0wn6a9}xhtcM8y_D;T0!BvZ>)B7v`nbM)!C zB;V+B?!HYCFG0&Lkebngx1eP==vVWbKJSbx={^317~e>H2b14SLqM=6B;jAs4oJoC zMTeK}kVe6N?(5QKKaDGNwp_U;H(i1p6Dvk7Fs@+8K=>F0`@s7bI=n}rumHe00xMS? z@#>#J7ZL=YzJfx&tGjLAuWi8CWU6;6ChpcE;DM9Ygw=tRFBMQeYw#9X7Dj z4Ql@R=T#G~F)e!9=0nzMCrJ1>BNPI_5&)_@0}F74P1X1QK`Q1*vai=Dj#+nus?+&s z!suVG?Gj%w{x4aKX=R+RgXT@_XFc4ey4?1*ebioiesT;AMxRj)RJPMM8#fHr_PRm| z&E76o-`&Y49U4arnB(a@Z^eqz>5|d{E2p5VhVw@JI#Ci{XDq+&|uY4*{Y@ zQoX&2Q>LG2kzB2nb4##ZooEXydLvR`umNHckq_qTg{Rtjf&`;t>>F1bXZq*H^M{0; zV|dsYJ5<9?<3EKVrzsa=3SedSCnG;5RBl8U>CdQNtQE=m5jY7j@=A?F0;th`D1aJ` z2dLra*0~Y>4o6C@hTCgdtqzBmejoT1NRf@nG?4V_lXx#Y8}xh}uKz6=RH}1b9Fa*y zllt?qu`$4#wua>UwEklJ@#f5`y*O`*DR$`??m=a=A{%# zaO{aNChtGPnQctiz$~hHWcM10UnK;!N>NI%Se1%XY31e}+L_@}heR~wL1_6S0qqyx z9T>Kk8?e|FL|ST!&N!ScxWe(&7~{mF22CZtS z1rU6j$;(h{(p6_f&;0JNn6|W5U*z>X)y+%}jlF_`D%P zQCC>-e@vZqSd;(P#|a6g47w2o>5y(kKqVzdkM02*-Hp;p*8q_oFuGf6GzbU`kerBg z_jCLG{qy|Ab#aZc-P?UW=e*AQypLA1$SFKrE#QS@FM=%loRP-Zc-gCAUFx2oqw`)V zl8d z_*`v?skmobl3s@|;nv5G8><+hDsMt=XqoxlygHhDO{V~<{sj&B{3bkcSN;6}FEd5r>f}WSC)YP80a_JFp zH{7iVzS@hFqJSK1Uzjy~^o|~OEDoQ+t5Jvv-aPvi(bv!Zy^YXk(N52yK3CwG%%{%@ z{;hE=1%#xj{rL^nza!-Y$!b3)YyBLpyyvn*S*@y>%_S`9hZTP`^lnzx_}c!jru8D5LD@m<1~|>d@8aZB8RmVEHMw zu#o2wqvkEUEwELLz2)xl9QvlZyoizX-E1((_SZv;kkhbO`w{WSUf8BEqJQHdJiHky z)~bp(T)g>)xtE_`aOfro1M7ZNsb13LX?UBYTCbcvta%pyL9N~u!dK)vh6kQ;rSRPR z{`Rt{bCM6KDkE3crLg)6+@sd;5K)blHaf|U!6~yKN=-=93|!|y@wfkMtd$! zZ1V_6mm6$S?p`#J?6)xwwGr0>D>vq%oglA>rb2FVN(H{DR5<^ZG8|Uu(f5LjK@J`V zx$pTY6PsmgUI%=1phx}gn|q+N9P5i$cEzGeHLJ-4#QJ|m144tpWzBx&yn(jse6bVz3f%=9#_*tzr&(e`q`=H%7rr2D$nbea~P zsEWEjVI-VPB+bDEy@9At^za~~gyw?PLZ3^%V=jOKz8Q9AAzWvbW8@=+1x%hUdHz*4 z=X1mTGM~=PzHvMw5I5C=+g?G*7A3U$F(5aF|Wc;6H%g3c3 zJ85K6cy|~|2>Ad`$yKiHM$M82&d8C^A2`0g|It*=@=ryaaolDMeunc1Gx6-2=eUi} zA#d*n=eR9ay1M$|p2)|Adq@?49NqZWU>#Ux#^-&NDxH`&5>h@&Tfjn%7-|>4W6Jae z{PB%?n-*0r$mWt$_vs%zJmxb6=KGTV=M)nt=pqW0pl^aGb@SpF9i#9>Pl9Pd$@6!u)L_RA?+XGY)_| z|CJCS0UXqhziIPQK0|K*S3#_+cvPi!xp&pS4$7X?5qqJu0v8kT)@_)*8vf_A{1b9# zW=lH!rR4^@=3%DO{lrg`cqSHv2w0xrm3OO1BMa;=4t|mNs?=g(3 z6d06$b?AOp_4a>Rk1!dwN zQcC9e|6Bxs@;Wf5GGrRBM`JbioXw>^73g@+cEW%$v^cuS*JkA^YCx4Lg)ySWtWqlZ z{T^O_UWf4`>=TGPzvp&94AemuM&cu4mbJjkKk}^KPSReAZ2-Ct;yh+it45+)a5lB9 zojL;iA@u9Q8Owj1C*oit8X>uM|JbHon!d&yy>eqL<>pt+6Oj-w?#W+Op`Rhxj#f=u zwlO*!>;VYhA?Lhy5d3C*PKb|Mp8fnYP=@3?kCp^ z7$m*WfAWlD1Ds8YlpyLEjuJ==B<++~n`T4GMR4%qgyB;HTeDhZKtid*%@gOej!fK( zBJS-vG|7n%~QGR{7w_qjMkT*&a^J_oUicE ze8l_J=&iSD#h~gOq~|S5b|Kl_!v-v429Ic(i|Ntopdp|2Yqa7Oc}B&h-5i;5g4z=&Glt{uWw)QExPrJA=g_MNLKev zpUOI}SXa{RFEjSBciX+n^Gz=B|4$i;1a|42OW&i6SAMjQ>M|e#-yraix8?*yQ5Y>Y zTN@M+%Fjj777qZe=ErB1QR`A@5Ws?q37O&9bX@u_I##elwIlM zi=V6bBm?VxVCQjtJjeLh)qd5|KLxB5p-MbuL72(X*0=_WB=dpnzQbuDt(!f1Uyr1$ho z1X@OMZ;PA%f@Z5|YdaxN22>PGTu;>-H`^jMOR5`H!4~{^a(KseYkc*TBPsr6u~_HjHc zobS;^>#^&+Oh0*V zw<|6u=-Y@lc0o7*_KUm~vwXWPUP(Z+WH8|yHPO;Y2&N&RSPM#?fu+H8nXZ@|!&ZzU zTLK8-bCXdO)+*{&{(sf9egAm1v2W5_=)vd(zn#!;X4!CSbV0j+dw~Toj`rKB@wh3Q z;<-J!LfiJd*rBnkDr~PrLL7L^1k*2}c04z1wO3ASSoP88Pq_qmDW-$KRnDkU0Sgs?TPYHmwD(yyoDW)b@EB#%>=wLP6jYR z)fN^ zJr&&>vC>5WmSF!#y=T9l3dYQy_!124(=8mG9@9r?p2qx?pY%}&tab}j(_pV6oVABX zuJ8V~-T%q0UfV76su-gkCfoY$~T1B@5B_H3A(kc>MBf!f%orvdn{#lauhS$^l4LuSX_EZ8^R zyR#wjMd?Vj0~ns2mVc8JW<;r(A)#*K`jc#CkcE>Tf?vac`E53OA3o(l@-h{3FLF)Z zOYMPM$D_h)q50|W-HpP^i3@rg5p~BeH%>boeVd;F9?Pwel0g!f8h7w9#t<#j&%Fj~ zaTj*_YevPP$yOaZPhW;2QI05zB9@Hzv{;WYPkjJ%1ZG>j(mNk4v4k(I32aiR!nKl* z9<#+FC&za7cw6o%0xKZSXT9c1)gWRU1-{zeFFrzZ_gKabN{y&8Jk&QlAF19QHd<#~ z8Yl0bl(@5+)mNt}_{S$CXP8^Y{k_VYZZxA3{FS1EdytI>qP!~id`vTcnc|HN1*>A05hTC789X4y67Vzj^j+vHm78F{K4ZeyXLqrhw_>h_% z*Ru$6r|!r;MTR8qr4YibucY8dML63dc@>|l(%b{t*2G%}$~XwtkF}+giV6N0#u4vP z(S*#Br?T`Q;V`|=E7Ckql*PM=@B83^NoJ@0tp4I4UV8{E6cC%biMCY~`kB9ifRvXN zQvz&kf$eKAxo&{?I~u8*#$V!00l6E5s8Hh6G_8sVQhO)Rr4Tnfrm1KM3A@k_rl4mm z8zF+-n{Oz=B8KB>AoPEVW-TxwN^yED&~u8Z2x;Yf7aia#>KLxyTE3%rudiaSC6i32 z=DjOJ%ZTVWYiUs%_hm@^)y_{5+C`QC=O@@D zWFW~eRE_kDhd5NUGfsc6goE8rAFw;~k>4xx3ON)JRO=5cc6b@ro1i`F+XiA}GrcuZ zRYB~hj9B~-dVlrNtcme@%`)p(N5o?pYSg1vfgmc@sb3Ii4=u(AV_zuwBeb8Z{CID6 zMLa1l_9(Ot>564cdy-Lb7-Jz!pqK{`S*>086@^XqC_SB+t5eW_4+2-C(c0PTLw!ApC-r4Lvo zGS+<5qMTLPUG#Av4<``b^XKy~-j^n;Y3HzB1cz6yOxqTv!I&hh7nO!D^FeyU=9G&9 z#J^~Y)JCKAy<=eeO^Jj4@)q)hX1$N21b&__WZdj~9#r>lNlb2@ibHJXIM>iy4L0<+ zA?|-pu`F_hTW*po={>I8YS#paHgz^y!>U^koi*Kq)2!Usd+t+vGLHzPXph38H zT;`pU`?qmW@_6z!Bp0PR=VtAlN?HyZt5qGb3eJF!p?Vv|jgOfFX zteez^vZZEc*gU)A(b(mYy$atH{Y!Bwz-=2{B-L&!h#+cmEn!X>y}KPaLrwNaRFHCu zuD7RhGqj#zl~sY@hn=flIuKBU*gNo|I6GEn6s zkZ%J&7Xc`q0@QVJzYZoz#Eccu&yCBGe3T{}*|aCO!DR8$^o2@BeL!qc>q)d`lg!=Y zEPOyWJ2qswC9enGDnd;%RIe1gjF6HC`!^IMf|?aj+?jmf9GafEg|kb?Mji99$DSG0 zW}}z9UqX!$1#Rsc&5C1BXdsUPU(*e(%6%z6KPR?SMFl(PGEAHiP)rm2h);hk^b{5qkSlSH$=y$0L;IZIRF!~|P`k-JJ- z)o(f{HAW@Oov@LdqK+LHLcGpc3Xo3`j^_BJpyJ+&92L?fI0?IcB%rFuTKm=$8f{v8 zjnVL}NBV$7TUJEg@iR!c)i>s#`Mt*AR>42oCh@COA8t1CY*rXo<6#6`ex~SY6L*_T zYjCIjcIhN}E*zOu-hR< z(KMz_A>tRazm2xjS38}!M=W?u7E8h1XA;PtIcy47qs@#6X}p;dp2ZgWwGq?%h+qE6 z_RAiI*1-{!&w39*KyYp#RMh&-JMr{>%_+AryJx`R?1!tmYxkt4@NyEmWu7IUCCkH* zl!X$Qk$}(mZT89kcsDcl%!Ppq8R9HScE!D{% zGUf7<4Gk8)DWQ}9vtAfsaxOb81vwB1KB=)-oEs#$sE;~hH?Sr*WK}+h?RnWf=6vA* zKRs|WU|I<9zjRpa2Ho^c%}|z&vG=^S{C!SH2!DmA3Qv5D)1;-oL1i_&vg@feq=S+^ z8Vj(9j_l{fq`yXFYI+ohQsr)4c z(S}#m>QC0xRZMOqt*djl@aBjCCu?5b=tG#diO-hq%LcRKD zS|+a~1@FyVL_hi_+^uCoZ=B#ep{<+{sCeJ65bGfQXXwp~avz&SJNThHv}cj=3Svg_ ztChp5<|+J8DB*eX_S6}iwhW|y?=b~e+w)WO?Ly+^ zokgJg;H@l^@AdwKQ~&*fjPsupO26fw>tyW&pqQQ_aD=8Wd`-7$^0ObH;sFI1u>OS= zB~K7-gvhk5VHV|e<4aQC+u=D&$+=0mW4I9uYULnXzE2513^Av~R)t_LU>ju14Pi3> zJ>L`N5Y&?@jp9Kwag*dD6YK<$+?>O`m~iWd!rE0Kk$&%K5|1_$QuIuO--tPX3~lB} z)*TfgS#9KDJKMHXe;C4m5)@sjqwhezmrlh{vXvb2!_$SN&2Q(E#)*S6 zJc;x9JWB%$qo&$IH?|df7Kc&57*d1Xv%m4jEwlZGuyFg__CE=I^JWfzQk*y$h)$um z@kTa6^Q<09+23qfafp}R;8VxM40y)4 zVzsWfIWaZvo@ZIJLt_1iaTtHh)2&~?BD5G-Z<_0X!`I}(;lHlh1~_J-8hyFhfM zgIiL!GGNPtQud*Am_p4dUPy@Vz1ox#xL_L1RxxRPZC%30zp8mN4!JA9O%k&hetKV5 za*FyHk9AgQRzE_juj#bUvf3h?FZEY*FK5irBN|Mpz*?FTmK4y6vKH(6f+BIqQW_8& zv)`V#R!Q^0@%=hO!kDCN-u(0EwaJazfn;!sD` z?!MQaIU(B=A=l00pVP-RV4NNwP*$Cd9Y`aYP9%5{lyVy?s>JOCq))QNjTHemNviL7+4NP-+)udD$nZjc%QgI zU(@ShG0LltfnM<#ar%bd^$6k7%;ZkSxt47`hA5(ouSnCKVw&4ZJLd%#ss3!E1}z-l zlAA5DFGR)0|i)=YMHtR^HKn_@OHxGy%DeAf*Pm4W0v$`4xikeL1 zbZIKm{eG{ly@Nw8lf0MdU?u!F{y7k)P=`0oJ;$KgN3I#>ugvd(y}o*@+$$;pbk!0Dm zDA>l)__5R?{MM6a!dDwTB-?P*s%5_mc1S!}T#dBH@}J+mVH_Rtc3NrqsPS(3FGar+ zfvJVi4>QHCv-*!iks)~Y#QdaH3i+D7g zRYx^E`&{nG)QtEh*Yj{i{F&n-2o@qSlQf$WVz6nXd#SJ|TIPhEF{5Br_HzbQrwcK9 zpWrh|C;SJ8`3uM4)|roTphn8AiXql;LeUO*xx?i{|QK^X$A5|Tzr>u8ar6Odqx47DWchj9_?-? z3ebKJ-fBxUR6YV-7TWwF{VXaN2s`} zoj!iUe}!#D+#Y7b8rE+~*a_S#S7QpIlr&2XA=DQIVxY!0$40f7d&FeiL_{T7XLsV> zQW&y(GaYT?Rx|i2r_zxYI(v3;gZ4MycET0Kx1W4r-F0z1{6UYqQ1d3@7u`k5zv}Gh z>Z$y~LOC?(#68%3`zLp&pqVvjj0JUjv$Wdf^X6t#r6puLCQ=olsnAAQpE}$~qh$O>7$5 z*7b7$Y&J=hPbs6-WF{TC6*1QEY?wYY>LuRH1K#t^|A^0I{l#Ubir^({usehZ)Q)kp z5i}mr`)z%}#)hGvn4I=IdC;8UHTt=VXg-GBk@<}cFe@IXvk`HYRWExmxFO!vMAP}y z&8WFK!}nczC*jm($IRj}kdw~#PA)Dcd@7);Z%uqwv@mtJ7d3u^Hj&*Gv;Ep$S=Z=K z%I28`5)|pNjVA_pk2{OJCo&Braq1E%H=^HH+j(`L}o%I0F0)V{azVIu00hJ=BnA1Rer8yi3+q5h`wax z`?+AT4$ZzELJR$kNMPRS^tD9Zv-w2aWH#thHQ*9Gt|~SZTo>8-U^I&4QOzH=lrX1$ zM={NyyTpf}tcCZ1V_gm=1;2nBx-8oL?oxZ&mcm(z&Ye|WSgJ7AijMD*CebW;ER=WERFq4UEU0!rKOirMt|&5Qh9?Jq?p3x?AF9jk9}?-ETs)s)rKHKx63xFg5#h zuE7a)wpW!{h?UF17W2v>_S3o7d_CL7X~YhRbTgB(p9`2Mn#*3sFHD_W{dn+%?WDw6 z)JyLO<;tdb)SQ?4ntRe5sQ6lBl}pDuWAjw?zdW`Gt0njDZZ9Rk>{F9DWRXk1=9s@~$ms zEe{K*T5jOLP2J2Ri&r-roIk-}K6Q*Af=3@;sJNyL=~pN=l$j1V-st6~Xvbi0C&1Ve zJ;QiOw2G2%vnPoP+6<_EC-I7!i}`2%`AAd5D*}>titYNd-YN>(5EupZHBA^ABOkM6 z!Vy<=m^2C+OuyhLQ*W%i*JtYmeW|e(pwXV|>M_(a<{*>Fz$ff)B}3K@P{xMm@>tg~i2=h?33 zQMBN~@|B51Y4@4buunqT$qYpw;^h!NF=I`8wUf~08ff@&ib9d$DfbNA^(`BcKl#X9 zmvQZHl52b2>$NQ2HN>hFW#t!F$mzmM(j|)m)7L8}@z@QiKe$cq8#I)C=@U*odK|?u z+MIKk8s8B|YNbJn0!~q7Af;>onOwXqP{X>AD40ae6}|$B2ada}w8Pv_=DDPojQ@%W zj=-I0`4ZCJ4-z9C?gMmIn&Nv5wOe~vuD96Dq5^VsNjUCF_N!9;rBG9^4<&48%#7D= z{y>q+K>=dN6|dKKTY4WED(yK-16kn-|Qy_b+Gf!V;*v#$)7 z8rTS%XO)$F|7r*Bo5P=`duA)z0_xu6CJA(@55D@{>hUjWq{sx|rN}6!kS_UR5pr+N zGJ@!VdvlwT;67p@!g@^0dd}}-Q%<>RpQpT;hyj&AW<~C1qt0zj>F?|R@t#04zMv=3 z+{wZ;MVz7t*9wj`qlR8FaY*8IMdt&VKnL*2{r$wLO-KhGyo}nyagopZpiIu=%Mb4I z(p|O1!EE*<&c`*RvN+Q)>!R}NV}s}dmpBE27{1!igAO){OdlaY`)fNJ?Wz$2a)3bemqb)3jtYM7}r zB$_?ycN`H3-#Zz;R2R7Tpe!quHPc^j$|Qr-s;d4pDBesu`=}-)8*HcT2I1lL?PFOf zcB*+K1vQaXj2NE{zNz8*Z>kSt{)hKi-bvL39L^cU+v#X9>gf25 zoOgl}4NNg!gx)lPPUXVkMhGEgwDczO$L@ULD`t~qN$HFJs*`o5{y)v0lux;eAk-(V zAU^+Q*P+^!Lium!(6t2{BbZRLj-#IgB|bM|S3hH|K8-$<^MSuv#4dUJY;bRYajWPwKBC6$QQ-iRawL!Yt3*lJi?f28kh^wE$5r%5%F=E5;CcoR zBn@VueC9@BWozBGYLHz~m$6-Qik2bSW%F!mN!sk$3B1Xxw%dST*vMM1qy_)|#@VnS zsGNS(9L+;(39$0rBDw-*l<5W5zgVF>9AbPTux@QWlN#?%KuVYI{^xKhXh^_Pnwe&)ARl`2|9LN!&JjqkVOHeOy|)V z)@oPVoh?dv|MhxfSNAvkvwq-n>qR#5nv`vcRv||DKXPdcC1{*ZiKZ=X1G6nVzcIoY z)_XIdhRvkni~G^lr<~}0*kUYeokV;#n{&=f?;#c#TT$N*CL)XLSHz4}Cxu-QCgLAz zLDsXl%|;(e27TG8wp3$w%W?(R5f%q9Ky-N(Aav9Ecd~0zQJ$}PB^o4= zOvl?SZDJ>uEA>9ObOQMf=nr^35XkdJgn#)u>LI({LDljE``J`QQjt^?-$1Og&Ig%2 z1swcJh6K@Gsf{X?d8~C0xUAmozJHfA)gg{dxA*j{WTn@h&5KO!fYbbu5`jpC3(l{0 z8;+q+hQp=5mcUCu-GS`!Y(rP4{XXlC)^nI9U%5lW*Pw$GamQyjNr87J*|wo;A&@5+ zaX8AoX(R~$^S!AEVfJ2W4^=jTS`vYJ?m+L&RooL<&E|s9s$&2QylhX}lTM>oH-yUy z4LyS&PI}hnMOASMC0o9lW>cOWB$@S;G+|s}&f(;{@nx-~jlwy!H~LW6VqF#>a~k}! z1*NSl&{UeyP~#<|xFi6;t4mF93Ap6+L92IWyj9~ppEs>*_d)k)^vkh&aHH3B#K{op z>2(uhla<;!*cs+^_DL#SHktS=TFG=3YZuBT6dEQzJmX~HQz3`$LJaERhf1QG6*wrv z$0F~&YP()@xIbtrIlYjC>pkMe-cYsE8vXaBzuWUtE77Z1*YToy7Rzj!`WN+NM7ByX z8|}g{R-O@0JdWS2oj+i-10~w{T!M-%3ekxyAL5!0SU4_H2qZ;NG3j{M?ou|H44qWb zlWDe_csgfMUX8JE6A~gmf#LDfgBxj#__aPrMs8⋘Bn3n%&0+Ld36Qq`;8vUa-P5 zVT}tCXwUPNz2c}K!-vm5peWTZfG?WgWpF8PuGEWaP~2e><~#&V{U!Oy(bm29+3Kt| zYkc(_r)}`Uj!7%D^ulEnjY&;o5pUU&tOrHUZ#$vm&eFsq+YAB(5#EfUfnW3OY273_ z%wpeor|cdu$zIror#oKs+?YQiM^g&vLYJoVJ{cF61*q|H!$s!3jom&N5*By){ej9|*BwAaR0c!^Xa$;*ewO^4oT?luD3qg-CpSNR9j zniv!7=Z3xzuk@DTuI6=l81k%1~xk8 z3vYwE7%{z|!Y^4HrnIXZ>fblSqSDYbgBxLn^o4Dl^yv}@=;yU`T=Mv~p_<$gh@#dBw&Wu?cIA*opSxkE z`#I?l6+7`Jjq0*%EYu?^;?SQA|bH|4@+k*1pQ-tgD3VYarp8yU@%l$mz}eB z0$wx(T6o;svi!~`KbzayncgS9bhCs0W?3z=$|_?J_97Oyn>TO1h_uh6CakZg#(7)s zGHgRx_*n6CK=8BZgVF#&x(4WBZ6|m2rxPYnjdP>#fb64=F8PtavwUJ5j!y>~MzXZG z?0z9TmUse=@d_l`Zqa#LijQie1A?=og<%IJ;ZqilS0@uuOi>Tj`~?|1oPFtuX}AiN z{IAB3g{J4UbC_6n(1?;Tn?n;(5~6mczWIwTiHy z7{sGhN3|Ytl6CYZqJH*Z9cz2O4BG)Tb^-5{I4a<+F_7vvcb(qXN-8*L@62oSUjIs%D4u^XFrAF5r$C* zfp>y?t4gyl;>dyb9RY{!m-^rb4>sO~fU^Px>(0rUIvCOD1W&#Aybw&m~48~nI}upl9Tl29o`#FuyOI8TyrM<=S@e}V+C zvCk;gy%_?N--6;Tn9fztx@X8Ncz&s3*?v|i(0enbO%s*7SF-7G!;BO5b_2M?FW*Fj z8tiV4JhHyk053|2%sDS5)Z}FGVXm*&r@iBfHCneVlEpF7K3~59{aX|3SEF+~Eg9=s zFuf#L2$<)Ib!!&ugVFaLk2al-ujKTeG_dbZ5YCwBC7$a8WL+^pGo^iMTMu*ktdf8* z!b3DmUy;t^Ak2TUdGa;vdm>=R%7Zx#eAdwMikpDDXWeXY-}Uo~I2TYFotAz2+|zU; zVD37;Gg7d1=>>6a!!cT3m)bb8ykZ)dY%sjsbw*FTKSJX@QC_x7S09~IX9E|bz|@=HuQ5nvI9pKiC$oPyZgrJ%l;y7w zVI1$;^LyU*DAq4baqe5=7zIUHxWAX04&-N;cg4WC$n#8#+edJ@MsH9fo{PF=VJ zYmAulnBy!0=;u;#`*NuiK~BqZloVzd0+&yHG6wX-$5y>KMO!hovHURaQHXT6<^JQp z_PQ2K6=^B-0@c2+#R18N&5-28Gj=MwYc&8J8}6D1_6x_8%Qt+eI{1(wo^SO{B{4~kfNJSef#eV`c7y14 z`nE-vy%|%iN{iCpqiX+u=?p=RE2ywckXu!qTs6lpYkLaFg5^-Y*dijz$+Z0v7k{@Y zYuF}>7`MP+iod1Ak7^E8xB)TxjVmES zN=4Tmo<)yp_x_`$lOJv9LnU5)ljF&Xd%#3yzT+KNYvRhD!|&trk$A}Jss~Tk5 zTfB%6VIgmvFQw84gA{1hVS=PiR>Z&l{w0oSe=6_t-h)PvI1{D@1f#|fBIL8*%pgJ2 zy;r?1#v?YpCRRRMJI3@}%7H>|BRuhRlP6bH7ptXc_$9SM?QDY)sTW9;EpuD+xk^d< zDwlvWIn9i20zVT6(qnt&V0vRbc%{nAlOsmIi$mI+l059|@nUNLgLVbV8(UP1{Z1wC z&VIHCI5ctEsTuh&Q)exM?=RhZ+MZvxRWEi5F~oNHAXC{C?V-vVX^0jfO_`sO#3DVjXJ#vtXvCxZ!H32ga1F8I#N2FX zGb+nE$?x3{uz7~1c3%&1IW~Ks{-Nymo3>3X4-V~4A=H@&qmm_LSui&Vb?$7+& zuoxJkQPhp>%vf;r^MM{yx+wSspJL%6KET?<*imA$&P}vwFl+zIuVq~}3~@=W^?gz{ z>1k33SG81Ei2wfxw=4Iu71>hOtVjQwxG-;J8VqzX#$svBo3y`7y#FO>uKt$is~yy( zH^14J7fx@+zxnCxetB2&)N{nh`WsMVuYVfclT~^Wn3vXy{ z5;JU(B{?AG3miq_@4!Rh>GAgw;QC5j?3n^QtnKwaEtWK?nb+?E`#n0sp5}adMy^%L zLub(aZX<$D23}#0Gp7Nj5UNx35&~?Op*_|;^5nk)z5T)pOX{x3m@3PrzC-x*M|n)X zV%=>kHCtQ(+5u@Lnjz4`!@IQnvwn8WFK=yWW}AUMpzLcT)Zvc0dq3*#Beg^X{qr@nm8a0Lt7cEbe(r1;7XO2*m0$iE0T42AszI^-FbK_%1-+Ego)(SNl?m&v zco1)_^GSe7y`Y`)9QEP}&FI!OUOt$*VyAat z=*NKfeJk$`^{5*jYS)2c(jDmyaoyyr?&$Zz=_0b{TmQ&cqTx3;tA(Pi1B^Nwlbvfc zz1|RGv-A0;(pF10o-$4rL5jXavZND+9wEtCSW~=?>k!%LGx?z6>Xs>(!p}o(XJPb9 zh{kJvK;kEXWGhM*Qy2%HyZkBiJl%cz%j_>(BiT(N~9uCgV)<85XAu?Dyb6 z4C{Z1VT&doU9t>ub!eGTQ%jb7eY&4MCW0qNn}H%Jy7o06V;lVGrBoT@_WE(#UXHZS zT^-Kkjr^0#p;#-Eah~b)W#lRMNEMKqO%?RLdoijcJ>EN-PysO7X5`h4s zi}!7|-)|l#MmTq5vcxF0rK22U1N5+$as8^eZ%`>89O8meFDhyz!g2<6oB|9xDouKjW}AI2q+F@Ez3CoMZSlANWjq zomj|xQ$%QH*k*fqY(MI!0FX1aY#LpE4%WZK<@(*;UeHpY^)M>s850(WV8$f{zg@1V zPlEHF$aUS|q=ry3ojToHPbeZBh~~J-vZ)0*bs_C%lB*@7IJ6G=SLC5{4}ciMMwRqb zVcFLKg1prR`m&zA!tzZzp1c7MVp3X7W5~Jvj9m+N=5WiPhqp+;AB;cx|Y9F zcalFPc&E|7lC1Gs^VL_^ZlQj^uKw?cU+Ym#R8_?sbx<^ABAv(lu8-j8i2Nc9H|L~a zSH@^4bc^f;d70WrQX1C~C zn(qMz*`Jj3d7vxhz7?53GpRTyasAHtdcfg&kvZRPvg z`i;`(>2vszI<5As1x>7SI_IIP{I3grjK3?k-pjdzJ{WtV^3wLwyJ`UgjFC6fn~yin zlTfV#Pm}Fyd_vr13(DKkFDP#+<3nnUsNm>9-o^bG%ihb&MXl|KjE4AtrKCSl6+%-_ zCn1TuSCCHQCtD&vXo+79YX-e&jdU6l3kwIn5q<$47m)R3`7Ejn_{R))IGS7MU`l zyGb&=3f`tPKOg4#{^cu^dF*~tgJU|%Te?$9U^~27^gt`mv$Ozw;u&omvN~bEG!8kC zXhZxlwYbwY2h*LyUH`00HP{NO(JEzF3=mjl88&=J&R?y+=;K(J6t`jbgPyhew4O@oPUQ`*qheEtUJAA=g3 zaZt~wR*2IM*q^tpJq6G1%qkwOM9z<2P4*%CE{1^a-;KPq5wTgp-ToSn1YQ*sIIxkF zr}XB6Ca+qPts$?gkSTynM<5q;ru^di%z>FMLsKXyLa0evumtUre^|D+n}2BI@awFK zA`W$@_1)J?`8A;S^{~&qm|OJM4ycZK(o$g2Bz_>jmJbzo*u&b3MI8}4nwDC6_q8lK zHs)~`R9|9S*%4-&zP8*}N0yfp!5GvO*@IIOY7@{&AonftLslIbWB{X__dQyd}& zk{7t61lvq_Gu|zd|CG(1+tQq(30M^df6}>^(~o_rI56>am^#7Hv(>(?f|8&*%xR+^ z&}wDtQ0cpPHI(R7u#n$Ektw)kL%;d3x!;v#mf2 z7dh)f;6nW0f26_LJ{C(Xt4cvl;shC+LoXNH0yq};xYQqdT?U3XD}KppqGCVejy>!n zOkAi6E#Hb}{z7$_>N}*awFInPi9eM5Q4fx%?fttBKYRg54wEYBk~1fD)teQKUu7HF z*o>(QuN<}Tx%vC#|CnouMf&>J8nw;Jb?{F6H>D{^E?CU$8Zuc->eTIB(8>p>lA-Em z^|B9fOwY}UmTw03Ux(LGecvR|Dq?B%9u2ps(x@6F$;5?M(C?Qtw1A(F*3pCb9)WUV zH?U}Ve-J&y8pVya0IIhx^RSCz%o+C3SB)6`enLbnH7KYP#{w(=J^~14V1d<^GuKDR z@kJEWtk!fkzIlY-`h}VPJB7E83QalIvglsMeY5$*xG%j17JC^tNa8@Rn1*5KFj)Hz z?Sz_b>IjbN18J(8@QnFdEtnsWr}fZAKH4#`JdomSKu2U zRWc_=C_8uT+6KF$hazn#StGz5yOTt~&l~yS?nMN5YWC%g0F^sk^g{Zzr{HLVhbNn? zPM^2^USJM?!m#aD#&v_3Xg;+7u-+6G_IxOuM)8g5M;av`>pcme3X1u-`{OXDK>RWF zY-c+i0hcF^vc82e#c9Fc!zT}<)(+q2mOULzFDU8Uw%JM|f=&cbVuX9077WGX{vG%XXXQZQne+jsfL6^L(1a4PC;A&!cwDOE7d?|Js{N4| zZ0O)TIV6^qdFi;)vM0_r?;tcUYE7SA!yngMF0%Fw%AOrYTi{CC##H#OQY5K=vdT=w zJC~?Eo#g*``s%2ty6V`0CCy?v4bu6XlmRKtNhWMn^~8XC<_yIm%^PBm5I!rRbQ+b!#Kta?I#7v zF}tgk5=CmnnH>?dj#0ktI-Pi*g`k!<^0P9Mjd$;iQHku!e@gQVSdlP6WG*kEmy=NC<2d=cp zTn1mj;h;a>vlxhobQ)M9l+Z!1HOMOMs;pVB*XXhR2rvS&5!cHRC31x#kcFkUE1L$m z@r9I{3?t4y5kd2w#WK!UA7`dVDxT4bkwEESX`bETh`T7zc81IBVUtTw`)3mBDDO(`2^7A>8}Iou7b{g+WjEIEwfUs&*J?!$aTn@Z?r`Suf|h_gpXv!e=r`jMKMyC?}g*#&+> zRmeQ3r7wQLYV=Y_Qoc@xI8n=7Z*4mH?PeKc?SxO7ot(F>qf$EtWA^Md_o)f$#kXUP zOHG>ERpF}oYnhTvd^xq>#YM}=1522f za;s*Qt@#bT)v>0eak;O-fh9|+%yVLDESn%l0=|K7|4*Xmf+f(B?7{Zd!%{{VG5-U` zi>BWXVc%Nh5En$1zI;)P>`@kc)t9s!>1fIIVrt?}>x+PFLgelF%J$S_GlI0Qu;8m& zb{DSVnj?QxnP+5xoE}9i397t1Bxo~D`I>*a$373rlJkJ&MwLq5dYUI`PTZpd!v!I1 z_ABQ$*8o<*T}zO1XCH%9buaJ`S#P5#XOMX+T*tkT9R!-Of;&pnbwAiRg=;U>c8Sxv znEzRGNF~ibQNU({!w@^2Dp_g-@d7-#Ga6p*e3y3BD@Ozdm9GWH@9e9ooPXW7Pr#JxcS8#d6P zR_aIaFi2HpHS!o)eXh5B2Gjx_a?N*%LyOzKx-t-4IX;MNKQNBAxSlMi|M!u^U+V*L z7&o}h8D^SWy?p1{2+%&phLXkkZjY*fde*U@$$1~Emc{2jBTi7M{;zb&bC=RPu;q$oYZ)vn^Uw<#1O$l*e5a6i#E1pzyN@ z;}yta#DvFGi~Q+uaRX;aohoFMZ;R(u`S-y@bE0`RY}O|n2M!3pqF$n)z9bCK#`xL% z#Kl+6RddF5)|1T*my#yBHw<6}p8fLskiaF)>8}cU=@CsARTl*Gmi-rmw=GRQmIwzI z^hqB&VmtTO@!yLdrOD<^{6nIKQ^KWbI~S{U$$<$DaW)ERR+4^~SXb5H=#mRZM;rdZ zn?7k!;G|Q|;CJZzkRE5TNXGtm!%`=;G}mfAml%yui&?>E4n13@Hy*R}BdSR@YQ z%+eJw?8PbMFXEaJ>FcEM5A;T}x*PWlm?l4gnvE5797@-Y=(+G_-zaK^gPby8v)tB5 zPF<_~mC{{POSP>BEYLqzsan&QI|-!VDn661$PpOhAIoue=cju7AWy>8^EzyGUn_;KAX+ zY}@k1(3$C@uwSAH3+Z?>jqKpmIIzi%B@R>`6V$BIpCb+i<}EH-!z}n`z9(_aiY6bY zl*vFo6S~f$tc}b~&SThWkQKelYTc(-D#_z8xk5GK-R701<7&&&)R~Z3Bb&x`xNgI< z#@x5F`_GffbH@bskl-uBs9$FSH6H1Kk|kmuxMSR!uZgm#a>I8sLx6)bsd%>L(bO2DFMC*N3Jk zeqm>R8V#KfSavV>;w5KQZ>#8f@hNby%QRQ+ALEKG9mp_S6XB8C_wq0vzvs;-%6@&` zSDZguCwfUI#a2mypywF-cg4Va_{AjPPKEF3T5LSc6MOE;L#(UgH$8hPFuQEb<)4=??XfXHQ5Z7A zb)Z^(^jbbC=q$_LY4u{MY2W*n)8n}@E+hw4ii5}I$z_&-G{C0%`GJ5cR+}7({g-R- z&+2*TjfVcd71yf>JF?W~@2X~K6AVdOp|+(_`O3xBVQupE6iSJ9VzpCb=X%*Nn@YNvPjUsXpUYn$O3VrUPsozWR_hIgW^fB zP^_U~ol1S>nR2H69{mBU$sZOR;mRIywpl`L#4NxLH2pq4XpU>cMVZD5cLB$n^hsR) zm4~)-=ZH6fgLdbLBf%fWO*eRL3OwPDQdi5-oAuEmF=y3==sq1j{T+R)n?^3wf=Nn1 z)s;)r7bCkJ+=lTNI*4E5zA_%av49{=^2~-yvzZRM!jeS2{xAb-WO(U&A`^!7_VcXK zC|x+D+N(~4PsRxYSbPcBIi1alC-g%r#&6XVh#0waHAfvoHeQ*ebr~B|>#P{X`0GJ0 zL7_)%K2$!ig~h0g`ncxVOadh&3TCZ!%wX6&ytI$kk9BN^*f`f;MIinxMyal(e4*xX zcKFjd>9;kjTqKE^kC#CqwL$*G;hP+S+2|tR@<4pAc4K-A9Z*E1L{U{TaXhF7wwHmS zUx9A&;u%Pn;yqg(0`19~JPh}rnhYJfg%4W}ao;oS`NwN501nJqtns+tB$ePZYD@O5UNAAwUyvn2$pRr!mV26>QQf>C`%#y`2 zGUNfqq}bRA?+5OCiUoe%t_&dsQHYteIs^32sSA-r6eT-V9BEhIy-C{2&FPj{x4*Ec zKT9QYaMfkfM;%~kL+b&sygp}Zh!4KPDnjeTs&dBW+W_FhkyftYF=xI0)v`heuv*kK zFE_`ju@}S*r#VCkCFzuEGP+i=7(EQG7UIO2F|9l*rBD{cZm%L2>cx^Jqrcwffq^67rvSH zdaq(D=p(jD0?pUV%lGI8C|BgJQutlOtYolQ5MKe5Bky(ZR%E)~k3910KU=zAAz;Rc zjE}{xh$n}s+KpSptV^USKZ6qwMDG3Yr`$J?-$V=5gbzQPjIxF_mN9_(T}Cyt_2sIz?9&m_$M!~^X_aUHN4%R@ zIGpn$N;AN_S2(t1>qY$_A0boC#}{-@Rd9z0^8IEOj6#yKe-{9PPg~}jn~o~;dWJ3{ z#>F`K?N$sO=jEZ_q-zmO^>zg#7sj;{8v;1@p?H+0E;C%a3?L$w#K zJnp+T?~M)_%0hp|5SkZX6Tz{+l`}yV!OpU{Ojp1kx-_{}N!7KuwTrI2n<0^rP$T{) z)ok=p)Eo!{KZv~QGhOMvMs8xUlCi%eE)o3S!D4&M%isjm02mSvlNOL5*rgOb4eZ*QZWHHGEQU3z!DAFS6E z*J=Z3x*cj`IG=ARF8*E3d-@yBn>&?aq-Y68TsAHDT9E=eXj}LTEsZ?_TkM2v#KBah z0*zEy>Q--lX!mt1&KfD6x*%3y2Fx<*1!SwB8RyR***}>w;U}|j|LzR;^m5RYYVg3pl;>mdxS@jkfMw=nvny+vmB5&hPQVU#(yl>mBRR$4}0al?ssIaC~M>-PdTMJobgkEfL z%v>8l#HV`hNaw;Ts%7WAjLz&Pe;9-#zl#Ea^hIf0^TlkD`^gbg3k4eb<*VFWd~U4Q zOucAQGlSIo6EL|k3qt3O~SzSZ=a;CcW<>=Ljp=1s-hSkkQrM7 zir#Yvo1^qxECU58j%!P?^c&~+AhCf{*XuPA2(H-c8)7oplRiK3uNt*84C(Fa=bLvI z$>}~ndo6SmU$A~2o10Dw3GyohY}Q6O<-pj$vz`pg9-JmVV?EZBZv`tk)>}MAL6y1! zj-__`!=IT9X9JGJ0@NXnf|ZPiJa3)P-g9$eS@(B1L3X4?H}Bp6NfDgMKwN_e8r{9@ajB$0}VtfM|LOghMqPYJARa z&22dRmo;Nepzg!Uwuj!QStGM9r>t+oy1;YiHoe7m;rF?4Xzs zZs$gC_>EkCdDL94_>s3m=~X){vZ-j&xj zmJ@cQd^iXD!n|c;^#=!=8OseAu!5Vx!?;4h#fF;vb|)JR^~}1S*`n~Z_OU&|f`ZGs zG2;A-h0osJwI^nwg|Zjd?u$*fudLV1JsQULt6TwLa6-j+bavEtT}1!%rKdrep1bNL zzhW=zE@r*jHMDJHJGGDszGOVETAU-|c)a<5lzB{w>eyql@lY{l0G5lz z1<%f6_)E`-UH=d&j{|N;9wD`&4l~D`8)7XSCF`nuvdTfduToh`|6#%^R!X8|Bl( z^Rs#SQP<<-c*S95!Mf@J$bClg&f;$2U0X;;=V4o}9c0_pUdlvDSE)wF{%gV0$;zFe z6yn`wR`@CfAS-9tDxN!GNDBymyg7}7 z5{l5qlYE}Op~LEC`md?SDg8&ErGd+Z#(q%^g6zbvlO;cl zA2nBH8w5Rwxye#->HPe0@fXqUO!45LIYR53Cj&5#8RgBLJoh)t*Z-_!8#5jHOF|b~vZyP%unqMWE1X5O zA&EHl&9hFco7maK`t!le;)E!KMjuGQJbcxAc^rF+F6ux^RE*Z+r(VbhkV8@OUMBX5 z>E9gADdW6BUMA?(TSnIoXQA2sm#fvQ%-Gc9@T6AZZ8%x|#%rT~Teo6r-fmJpA&D9( zj@na*i}|0<2qFf)%62bBt`c&|vbN7<4SNSVk~@((CthDYu+2=tg}v*?nqzhsIYe>9 z6@M)@3)~)~o>kMZeqY5ISK(Czze4^9V@XhV9e9PKsNRR4F!0)s2yZ`H9y-|#$*4po zXPdia68-wFFoB2>J=`Z#j-jEN6^CtF9vD9V#^;nQDb4N2E%ll39HS3Os*BS;q?ut@esj%Mx*d;$B79Jq zcm2LB?dTWsi-V*SoJ0@1yjygH36jAq_eI7sWwPYrw8ZnXzvqguy~MKh6B~V!s8xgl zxWP9y1aLfdrEmsY!Ks)UQwxX*dV_r`$nSjjA%T_XG!@MR&luUI1cjThuML&QWIs%; z-IXoHtPz&wZaAGdD3^%qmkyWR(m|f#?^sQ;i zEbsdSEad}3*(Vg#5K3CXTv=bYOd8`ks#s=2TDJp?g&iR0=6A#qL4{7-$>o}_mY-yv43a%pU^3;yN?qW}?_L88WPieF|fg=zW>S!1z1h(^>_+$IkjGdd4aV>WLP{f;WR(x((1Ca+M z&*7yDW3Z$-H5W}}?MmrruBrI~Ajn^aedjOZ3c0{G@VR<(F=sDKkDEburg#FZCrfY-xlNDrUB? zzP>+akY_*Ax093|Vfpcx1q;67iWH_>9(glcEme?(k zDn3aCB#d00)O-L^>AOq$8O>CnKKFvWL08>N1pYtdyyCRE`vI{jF~IB|*KRBstp1?F z7Wlw#mKvOM%Ezb#9PjXmB~Gi)SfU)|VjShrb$#UrOxW~SQ0ZjKYgcmPHouJ&_H%di zP;(xHPrWL&K1`9(Baqs5?KRY|lWVW}A+2-d?{<%xKa0ZK*ci8xV~<~7hNgIuE4Af-MA;;E6z5DPEI!%nVjgh|?xrW)h11R_%&d*(qET#~j5B4v;syr39v4xbreL%Yvwsv%h2lOH9oA*Kpea%>;v*%$A{Vzi@ zba>R@w|=&OVRKcia*uO{u3Xr$^d;`SyN`q1E%$8ViEA9mUJa%yiBrykZ#@My{Y@;! zn!5a3uD1r!d-3%|2XJFK^#3$Ln^;)C4GalPxit5l{PZO*9Q!~X`o(1D-TPReD^J&H z+6{>v&;-uq+vI}!N0ecfCRiJ2Tn==j`Ag3ah-ni)^ja00oX#SYK$?SXdufabZ-YtR zoy^A4?~91{%6(6fwVXIT_eybmDLA$WjsYDsx~Mk_{+%XLMIx!_SfYD?^{-WweZG~b z=)=yml;rEQy-E=BDgi}9$|6S=EZTwi152lE0((M1`v)kv$2sO7->~=m+BvuJOz7<> zc2Z8je&3XnBEB}WHCTd@q4P7bf+$lb=A3~LUi_s7eyxmMBSr-I9%oZP#}m%z{E`ZK z@dddbT)YS=wHJc3-xd|FHO41^BSBU&`CnZJjwQ?3wQcaJuQH4WlfB6RVGmH@HNe&8-<%$BWs!3Y9p6B>RdpLl ze=8*9$qG3@Khe4VTI;SJ2Hhf@S%G%0csae}{w?d|rwS0s8l-E{t7T~#5R73UTiyym zb}LUK>fjMwKJc~N446zN#Qwh=0RNd4td7Egc>6MUr!RivaZfAYqvK|$L0D9`NYua+ zMAf?b(Xtv4`g8w9Bj{2}UYN}~HMWvxR+8q31S^O`>Rd-{~>m*Fk)3;%)P*q zjOqUpAUmin%HH%_kC1XjLjR%lQ)|HSO2h`6n3*NU8JUJ(Xg&~<#&I+_ukpPXdX-9~ zC4LP)dp2vwp8q`S;5E+vI2))cQ_9oXl9%0k*u+X2k9PFyzu331RAPBO`6x29w>KI2daa#9F9>g4z}~r@!@eNE(uZxg}*cH zu9&ij>`QPO)KLHUhjx8BAs&26MRbDh@8Dgd5>x~0p-59X@w%73QT>J_1#_PA5`jR| z6b0AM-5_5$c^M3P^ipNx=+HWqiJ+Ns=hBKyPFZWRn&+-0sMLHJ`}A@^7JMLFn4<(5 zg*aS60{?;sv6`;#L@cI5Cn=(w#IHaV2zd8mC*~A%)`SUi96Zxz>-v2HINxGt%gER80m>|@k z{J$$-%n>x>$){y^E~SHhY~UB`ZX27J(zTBmuXQ-z3u(Iys8|X9YJJl~7yQ-SPFZDf zWsUa6gb2Ek&|djyB0lq;FzlDl^RgW?)Q#m5&m~q3(I+o=hJEvPv zI%=J{k9Jt!`B)A873k~yU4Z%p6`OV6W>U4lC8V=kBCL=K>W^#;R%|=W2P#ZgXfJYS zECSLpsbUAQ_Q+p{Zr0VyXY=_s7-N_lcxbVaTSm7U(oYZ<8> z_i23i(wh|Dg;i00>M60=si1L0ggV#dUX+%2Wcbuo{@9)G!BR}~+o!cZ20j5UpT1xI zgl~$BaM7yq=P^07r?S|Ula?Jeudv6~lQs(CXlsp;lM?~JM_YqEme=t8^AsY)ufbf*w)G}bu%!+oAX zLOQ9K3dZep7IG8${g1eA?%PA%S_b$={)8KL&&7D(l|_s5j9Aew9Mz`u*c=^Y;SJyj z_g+xOK9wk}rH|S;8Z^F&^5V;Ded~F9Uc{%+rt)w+He7T!=2|T*{O0k64TF|PZ52(* z;Qj9RCfKb_GX2`tR4{)ByR_d$j=ZmpF)QSpc0{nvbn>!2$lcrGbj|8Rto*HUa;*SB z;efl)mf37fm)tG?!aDP}h4rGuZ_l>-c?{~5ed`nR{EMm;owXjui}?Fe(bGK%4%EDh z*C5(a((>oK<{AE&9cA?8#C4!oxSGRBZGYfFG5iCgH6{v7b6}__q%2_op-t^k-@K^nhd;SQVUF}#4#k;zt8O~Tp+}mI zzLTME<9aK6c*#22Wz_qd8n<&!enrHawoWtBElA-jrqHbDZ_kW=hvsl+uYPXTO3b&~ zxv@C2uaIXEjSPyskw2ZUq;_r)0>WP$1Fw@fFzzWQHyQiFXs{$PNNiG zMe}mCBOMd{J-VC8n!_U>#n(53siK?$Q@COZ{P9bWz-mVd-@lqqwj8n)J&F{;vWS8n z3rn7qW6BgkDmi61L?qxYSE!}qO3SaH=tpG#m_6qdb(E)&01AZ@&{_oO(0B$tdbBs?K?~#9?0<+AQ+jW;gsPfblb6{c>)T$mMg=wMmNaLUOWk9^s~d|6aoYjzJ& z1~bX#ei>fqXP@I3_zF?revG>AsjV1$4h&kayLjGo9V~gI)!jdH$s#nc0ZLr|P7e#N zO77P^h|-)iopkw9O|K-w`FWpFUfZ_hS8;Am35VChF;jAArEHqn#%0Cyk#?zB?okV& z@g*iO0a4hw7)?QKnfI2Wpu2U$K7I4hN35Ga(G{^_Z|tFw6DZr3PH+%O#_^wY0Gb~Z zNo|B}h`p`L;nzgi*5Ka)?ko~{ZHan9>uedf5w&}ZTst)+$c(x}`XYGDu}eIv&$n^r zL=Dw5b}vmoHn`P(Y{1;yBcW|ZrhY$Dzv_K|R%ih~>l1>fF{8D(YiSK1ruHwQgS{=phaBUXn&NXBesZ?gKNvoSWu$WPSyq=Su0Cr3nU67j4H}U` zLbw$D^fZV!1-R7m7+4!XL(v$AaP9In>7hOqHvfIw3^gb^gi|zIA+0XNE1h&#Q6a-X z>R;dz?PL4=Fhai=@@&=#=%-M{<2Xl2bZtiL_brY4-P|jZ;8G*r32ZAL7$9#2D}zwm z?{7j0*DQlTiYOo#Cw69dT^SY`Oss}e5@-j*oHmt;M+}d292dQqdm-uWD{`wr{632D zXROTwRmafEpO)z99begL0DT4&3?z}96_0vf&uB7(MWW7>TtuGKxLG4l@tBYsrIYFK zi_Imb@)ozxU>cb6?P!W{jXQL{B~Rdl(K3be&q-X>nKJbf?oxS0RF;d9wD-e>Hebh# z;hN^$9O?{VB1au_AD*A@B%a@TzxLvJ#(K-9v!#_}`&33QThTw&%JRd1np8k^xyB%0 zv$Dn0%?PU-IC9r6dYj>V?m`HhaT#ZNkkLo0Q_@E=UgNkjr~@aWn7Y*VpZ?J2ql38^?DZRc91Tst`M^!p%KTDqpPmUo8LIIXR}CTHo?SAU6TnZtW4MKbw?_rLF{%7~st*BUV= zmGePHDe|tO4XFCmZkSw4#m|T`?l8RnC%yTVVigv|(F&I@%QNQeQjZLN-6_603Z2*z zmPwdq80CD;9LUtKn}ruFPx8aLu@aLGr?}p|f9`@(qCz6#J11pT97u9w zIWTz_7pq-R=R}2TG|R*&%hG*9Y)H6hXI)=5-51^E^7j#dLHnD_v_yw|2RAogHOHQr zr|i=k!<<+S-u9F}l7wkay6(UxM`e>NE#5bUoQNn(!(I(_p@Ho|ti2)3%d@=~+1j|a zT$6^&kQmJ-LQic!BJlFA=3}g*7tHb4&g5(Kiv0M>LGFyco#Z%AFFfDJ_LoL&98M7z zop~9l@2AMp2V6&ZPzbFx7X~i<-j=;F)K*&3{DXOKwe{tQx9K!VKQ4o9hvBL4g=Q`2 zUD%q7KuZ4=+G)^B=b2lx+jZ;8M8$S`Tcu2VLaf@~79ln`g%LxvPBz9^VuJB!{XprD^a4olFUgONhr#3x8(NKaGW>zD3NagW@;JsE!(|32wHw+4LXDI>#6{b z)u*g{U_?n6R`)Xzc9-FNuiPZicT{va( z{ZRV+L(N&uQOo@)>!_}A@9z(|;X&4(EY)#~3~s;A$*B3wOI8b{S$MRsoIOWz9XvOp z--c1FJ@N4DCSbS+*K}b3h;Jve1`Yx?qges%q?whY`umSsT^#J>h{hC+4PUUE1NBSK9FC(f^B<1J{J}4W#Y8?Q-hc)E?yaCHj1; ziQfm8;W(LR1w<3*xCP|*%MXOlD*~5t(+phWp`fNnq+Gg9*kK(C)ULk&ad~X$u-Qsm z;>E?Ul7Rg=;AIJWfT`1)0~xytjG;E9zvL(RIC!xjMO%7^vM_boM{7kOjzN^)Rl+5507XXa~t3aDHS+UrW$Q16H^v z8?g-t+n!907;ofXMx6C}W}Z>V<6_Z_eS6oGo{t97jMyHM+TPjPojRtA{F8S{kc@(e zEu|&f*G`cBR3L>|x?WTo2;hvGeIDPmxQ#!kjOnP&MajG*9ybS>XsEOCt1~Pad4En`wWoZuDef^cYow)- zTC`v(xje0gnk1z|>9A`N)nldKmH14laS~t}&9otwqc)-p8?0H7)Kz1nzQ;kVDU=_G zpJ{}@jrZc3kJzWghuDaP3~r%}cEyr#D~^Ubwx`0Z43Qv`whcWS4NrxVA;@Pdr?=(S z$Gl#$!+LGcAB>;2oGY8Y>^{sawHWR%{Pa`H#F*R5Kz_c=j-c)NW+|Ks%pK?WH34T5 ziOpPe_S3&fN7A4s@S_L(2T$#KA-@U>(QLn~cf6ofUo?)O4iZe%5Kxs$HigI^K?!gG zvN^(O$q$#Z_^E9%;$5A#M9{OHJmf8?7QOV%F(-T7$C|%!sy5NsT4bFH1baDn=tFg( zTLnpltsiq$fNgH=Z7@nSm#K#KT>*<_HVCrp$hiELJ+fUb*zV~V&Y9;$`rJfuTujeg zJDSgTQ8aE%9^;FyEL-VRrj1t7@!&S2C42K67jHsl+a{Nh7r4wT9~HAF&-s%#Lb7Hy~c0M3pJ*tI%gGCM8XbfOn4C@L*oP`zaMcd`!#W#0k zln|=O`*B8$tXX9{r^2$KpgU$wT?mbWxhMczO(Yf;@Y$1&OXvGdaxprM{+v7)vaM|3 z{#G;p=4jJKzx~u7imcYrrqOQ^w@)sH)fgFbvhOnHJIPj%95bX7yp-o3nCX#XaNjOv zmTx1(A9H&qK_270%J%BpFB{$zUd#gt!{NI(?6c~8@g`8&CCR%Ya-&vRwv4N9Bkqge z99fFyxT*bY=n@~1zrl6qXuXjUCo*P%A2oJLPrK?EWuKJl*d6g5M_nGrMZGAO^j&L{ z#*-8f@_R`K8Ue*ssc=pTU-O7#@Itj~ekg#K?N5C{#fA0y<7%2-J#(CW=xg@QQDf`r zm0{mY(p*AVd_Ai3vfJA9jF|UfMa7BAE5pc^iNY22JlBdSi^Bbs1LsWi13hxZ-~_Jv z3QjXc_2%8TltN~0Vk`$|ReSdQ63`6Ya#+7QHNnwUUMPu0I}9#J5g~(ez(}eaAcGak zO#MfnQ0OGMFja(8j3NwLG_S=rbWw4kL2*y4#p=+n)aCY4(=+on62T94kHMS`Cx`gc zI{M_EGr#;u)H468ob3*GZe4!!_m14Ji@2l{c%+`B<boye_C}k1JFvUDf#BRx zsVghwgy)fAGY!`>A^4>tCcyFXr_FdOGUNN4^=LQw^U9`lZ@UBGO|4z7e%?s?yGCgg zP78m>BH_!gOn(<2$PowJ`ES77Cvpw-|5%y^84w3%cc(FD$BY*gj+X4Cr*MOxw6~Um zw4Kcz*a`{^j9>=g9bGh*>e^@g*Aw$-JMOB-D9Vgg=jyczN<9n5h5U~ni4;~X%m*QY zwgUGm#~*J*MXt@Cm8ks92q|EWmG7XA!%EEEQ{J9B`GzdqDOK1eP#M$}u#8)Rz~HZm z+bJb2B#jE?mW9;hfnLSZgpP}+NadxpeUrZ2HhCE*szotfm|`{U4z2uKSzu|tR{p9e z*oJ5W*?MH*>?;aI?~{N2l>Gd0q(P}^K;;(U+8f#rJ*~R!?<1Q_;Nru%0~y_lY?U8< z^#*6`DS9E20;RN#(>p)eK+V1a+iU5A)#hPr{!x~CS)+1wsZ<l0k*(R5N| z6~DJjgIq*9srp%`ls{{epfZ)3dULt?Y$jT1LxX7;X2r=D&8rBuA)Vwp)Px>(KUOd_ zFbQFTSv$HA5kApIgkS0@EHf3w@Cm+O*vM3w=^Tu5iyL{n9!YY1$+A|>(E&qzk%uLC zhMp5lr}oDJabLB`GKGnkC}f`^-)0o#j@kyKhsT}#Sp9c-m*+bI+gR5scKl4wnJj8_B~*5j619QaKfe*|YWgQ+liZMBK50j2p4`5| zUUJywFKz$V8{cB-6(YbAXGGA~&d#IB@>`ugY2y@eqLB#LM#%a2xd*}qe^<3CLHW}7 z83EeMrK1N4%EB4PJxG28p&uY9{UfCF>uVg@j#BDAgh7&=@o4m?7`ym5geY@lHYG}oWDSOg`&!t>a-iaMQAM*{E?IDla}G9E;pvu zXsQM=XESTBU5>UXrdf06wHV3?k!ZsaG(vj4v}}h3Pa=rbZt^pz2gyVlvf%%+C7d&0 zQ5HK<%Y-0n+&m175EgJ-D`y-v$_src#H6VJ0}70AjZfnW9RVJwZXmxm72>R3{sbsl z4yJA#)%x?M(Pr^~%}M$wEe}bz6|rlySj=uQ6+vj_-_BN1J-##1GU-^a{rcLz{x_cn zv-lJRx$Z`+Z}8#poz2#L9*v4WRr59d z3dYBX;dBK+$mgjH*B3aJd-<<2g7}9TCC33iG;?{a6YTM~6Ystpe*s|Q#6Q1<^B=fu zUe7N((%;9uk`u<$U>OD1X(3lBoDt$&aUmyQ9*%PS5^oRDqK-z;)Nw9?kgyGnF#lOT z<4W1+S%HtYQ$_|spmJB`icMM|ZZwl;9FUv5rP%vWQ;P^C-p=Ag-mZFT?|W0%p4ZgZ>ZXmnUtQKuAnRc$13}a*(jEqm zt#s;d=V>*x3oPK(v~Dz09<4CI@S(~6<)_G~t3oZKy$Z|hywI8mnA-5%Uuo( z0nP4`udwfQ&t{rwfE|u$rM}R~le$4&&(DnR^YZL{G&KflG*=;)iomvOy{1P_tlu(f zA#uQ+Zk@vX%$70!N`VlgnnBwF`r$Rf^?ZfaLsH&@rMsNf#r$H!d9&AHg1o~|Es~KI zH{O!~)@5*2pBQk}*z^-0}3Q{1lCwCt80NCq2Lx%P#9K#`f6@+p#MF3Q?A8LT}ZG6x-g1Lx#B0XN)a`3vhx4_>43x0{<= zr9;<2IUK|CA8nS(|Nhjo_b@yeS29Snj0{$o>jb3+-j9E)CNu)6Hb`HdVqW+P?$wnJ zCiG`Q(9sKf;>d5o#Uyw(5Q|*@(2~i9|@jya>*m=HHlbzI%bvBwlyRfwYX)fhGuNsSGp342PMIkysJ zsreK3;;+`Ci~55q3m8R)TloFo*%!_atujhG3Fd!9AkT_`I}jMSTi6mEWh7zR8jrRc zL|tS221_GVY2hv9LjUchcJn%l4>d-@5hIYyHk`Fc=Umc>coGY;VW$9*6J&?Y!p-7V zuJG>|SJcuZ(5F3D(wqGF-&SE9)mDTN7ztPV)6}=(rR_Q&us^?qj_^{siB2rDO6KEu zvqwY~2rbki*w-K|y}OZrxHN&ym)M-zDX$WiQC{c3P;KzP+LRoTQbLT38RJ9c;Of83cvH8uM9L;56XX{(bm*H zy-Fx=B}c(rhYamJEWq7mV77msMyKcqhw<5G>6eUK3*Iq+v5ReC^2TVDoS8dU`SSWt z8O7eU*JaU+lruEjrIB2Rd$ZvD3P|n$tC*M?%E5o@uF!v$!RkF288QX6ptl ztoXwE7$)3Bm=?KY@$A*fvLe-8UnPBUvK^fI`Dy!exN4LX%Zq}&|M7}s-<{NJV-3@- zanGXX7VvK>C)zE!wwjzbhckoX5=|zk-}SR!$R-C?il^u#dNxm?7!bg#o*G|@5+&&O z*e%4FJeO7GwOA_%;NaHFA91j+S;EVWINwi45BB65miVIDX_)PoZRawN)Y9(9Ut2sV z%S7|eah_2dWX{~%3WazVh`WhwtD0A6%SXz3Jj1cy6B(z$h_%7^iZYr>*9v+V?jKH~ zQp&YJ&@tzxJvYt2U!7>ALnFvP+b1Ks0ai+u3w+Rl+I>OUIhA_Pd>q`c1dZ@#Y}>TN>2?gKY?7~l`} z5fnJz8L}eJJZgVGMWZbKD9DZ>kK~j<>%>lJo4Z;9NwqM1*Ez4AuY}F<3vOwz$MO z{p#^bft+~6Dus6rwU9C$24NEAWngQ|crS?v^r<-`5=MjChrv@HUV=8i3Pk2ipfDoz zOIy9Zw%G`8C$ufi&Khe6!ik@TSgNyRu;9jlH{gp^q`M8VWI@LAlb#+h%ls_G{Op~M z5!kM^BEVw%zV`Qhe`XkMl+uUiHGU!dp}<<4D;s@A6Jf+2U@L#kE|UVp0fzs*{K{Ey zmmk8J#Z>ktEpbb9ajsn!+1ju59ee!(_+NM_a7-s@swJJhMHHW+IwlGbVKm6zm=nC) z${p{U409qzBhx9<5~mSf?Z-*{o|z~Rt1X($mU|jI1wPzmN*~wk0)9`oQb5?Y3?hK4 zr{=jUt5J-0LE`Frlvi^UpKemX1WLEa#bj*WSN6xnqXf$6{MTeK@iG;=#2$O0!FA?*il%xe>rdqQ_|1ei=RqX5;-fP-qB7#W-Ban zWP$$zQ1xLBWZRBvyMY0Ewb_PG(v_FPmE3O@UiN74KSj8aFfBSz%Tp{8+J=L9a;__Z z-~%#BiK7->@AfEQ3aDUA;ur|G0gpUThv5hRZr7f){6CKgmTVXm8I+MY->K_kY8GrL zXz;fM<&QW0+O;v~`CmCf>Ez&*v{3a+haHLf)K00(s54f8APn+8>cJLrG)ZskrnyFzKChTg$poT zNMMxs!Dvc(&0DVkA;Nb!t|S&Gbo#;jM=h;=Uuw)_(Gzk+o$5NsT~*lXsAs-n=QQRk zsJ-3RJ?4X7+(1vBi)GJ?K~r%PTJG<-sJz;k0mgAv>c?xnisRC99}MKj0>-8TRTRrW zR&lf^KR_$!8q?HepD%v03Z@$5ptb)2#Kg7NIyRUsn6R#iU^tR>{{GD%aiD*Ve0oQ* z97_UW__F-lk3yHLNID56bhj0$IIqPi5UGX-B!yr6q6w0`_a*%hBads^k1T>#gLH?4 z`xe`sSg~n1*AN#$k#4C%q7 zq@EkUzw7yn>l(Z6-Er>sdB5tM=~lJcZ1y#?+7m6V1#`7pRN#7Qzh})WsS5*qFG??k zqgS*^WwzyiL`hDPV#uaJpM#Yb%&ekDlPmF2`lc({$0h`{JZZfp);qMo)>@iVaS7Ph zP3^sl2g{v#@DsA{=uE}z@X|@$dg&g!rPG1Z+tpZanrj|)h2CkjTNNtMh>6lq1298g=oA9zF_dM(M)wA8-up!n>|9#I>MBm3Q~VG_oKmbxi6^VQF($|5#8H zu@EjZ+sf$($T8=`x+us4MtHYPi*l$hH8W{VU{!;Udh95I5Ys90r7B(9=tm|v4rtzumo>UQq2;|cw?ue8Be4bi~WT;KV zJ!^x!Ol%}f@*5@Z|Bhn}ZknL5g=d%A_W{?%|I|0pfGYcGv6dSbQrdRThl%N>@s0NU z&vUPZCo`73y4Lrk6qO|3S9UPif|jG@p;Hg#$FS5{T621N_8#3L@&Ob^>coe2>v6l^ zeWWcR_1Q)xG_OaCevWLR5itRj_0irKXhQ)Jd&tg(8H2LMUA0ubwQ)>n+#c6EY3xgf z9Jh&Jo17J^i^)>j!>Ml4a_t@C9|Gd_gVpX!{NEX9&Rz`3L6ii^Tfs@|m3WlQ3%);{ zEaPimFkAY>?5{LgnUfjiVMEuqwrNasl!su+hfdDxyYY2*Lr-FIIa6nIR0ZP{1h%=} zavW{U{78KE>{#?aq_kV)oDaGcdLK&q!+~Rc`0BHW7nYedkZ3aoELNl1fE^G?7mKTrB_v9(rFI z1Lp<)3+gwxr@RTK?c1*8`U6@9N;ZNb(ZIfZ4moZ4wCm9iLrfARf;yNs5n_KRQGs%e z5!KEvAR54cFA(?$+Re9@Xa#4RHqt%57T~#D zS*F1l@yc~7Pp`3Y#9eO`-NNfW`LGcol=iG`<}}ZzGA{6Jub{k{(SiZDXLF{cFt7G^ zV1y5EkIKDuQva6c%g}!Fzr;>bLs_UtumrvQhv_eb#jfHRvCXg z>TL%3>5s@Ajz_lG0;YNGYl>P)nFKkp7q^gpg;s*radQuH%JFt@ehu`{jHYtO8+n3C zsvjnwRiy#~*O`{!5FdzT<0cxRwBjmpcU+>GMCl4Hh zkOATX={b-*$UMR-cMe%kJ5R+(4&a%rZ}t`rxG)iT{@DIxAska_6HyqKf)n6_hpzW@ z)nWCspMUeu?mF#`oK-6@L}`gP|1yMTF?cm3*gut$7F{GM76S7+|9zD;Gfj#t0jR9Q zHNK$GW#~}l;$P`lgPxJtvpfF(WukxN>lx_5Wg>pQ&N%gNxk9g!?zZd$9yg#(MuY-? zvURHJRg(Dec&{A#+zEW#ROIx7gYLRkNkxNz)_ zfajI|)2Q&oI|uh_=#e1TZJfD(3!5>cb0o@MN4accfSnck&aYojG4-nuwd>2!|Hy|> zrSGopE3`PP^2nA##EYdUgzMxHnxx@d{g(2yHq@Nd!er0N&XoCDIm-Rd?V|$3zdIf2 z$cpYYo?BNbzsdxEdQs9BtIff;h#YBH$cW|i{=fr$`t$HXsvAobF$h}Zte?9R zz6IiXcqQ7madcXH@bz8K7MIeSeF#JH&eBgt<#j-a9OX<^l!HKEp-oMN-uH~2WCTI7 zGMCyi>Vehcm=^sT{5+rL2M;_9sygyG<(!i(9J=A1w-0jb662ScDPpeOd0<^3HarbX z0s=2m64XV%mGq-iyzACN>fVU=y0W0I^u01i`0QAkkM@s5t7X0_2&l_f~|h8S)19nEdtbQ#Gdu260H6H*O5uNb8FefoGq zCs2_^CQHpkFA8PteRZ$N+w|RCA}0n*+ngAzWFxCt3i(_+APXXAK_rE~&Gd_hDA|;{ zy#xdZITly0iK!?E7ckd_?wKv{ju-CS>iA%#(rieE<9~y^-VG1%Be&`E!LR77LkYR- z#F=3;lrF6blj;~e9hgn%q70YRwZ7enyBOv<9hedy!*t3EGG2XHz63j;KJAW`?p~+P zlGmh2x&r@KZlO$Jaa|m7_t&05=6}7O)o4hhF8`QXygE#^KIeS1YSn7mgk9;s=(ych z+<>XGpCj4ZSCzxtl3q1E1$22;X*QRQB5r=7rzZe z%MWJdmmNBdv8XsKzw`;H2t9GK5pp_8)(*`BJ`+8CAxp_c$uo8{0eD?Sh?`%qkVo&b z;=JePu-_ikJq4d~-RzWu}IQ;-F!X22YV98dLLDS+LAI$F9 zbnem5czx+E3U-+S`{o#Jbbcw3V#6$`zkFljZQZ#C=7!r+2sYuoc##9gqE`qKTz|g! zkY4KXLtS9~@Oqt%&XeAFCyWD`Cgi@gpMA$#KYYdS7s7v+TfEyrn!DsV#aXC{I|zME zM9VN>{HN5oD*DZA{!t&_0n4V$E%JUcq>B267ZV(_7G!xVN6pcAG*Y$?evRf$G#QgH zEf#c^7u7ZTmJp-n4tgU-<;oZ~CoT+4h&lK{jF!S#^*-W$%!O>YOMcj|UwEfETTLhO zErQ(k2?25`DuV#4b3hrbouCGgKze5SrJOGZf`JU?7iGuV5cii%J z{jC|T;uBIA2NvxHwJM8-5l!1gUcbaq#2AhwF~0_pVL$LZzoJ{Zg_@ue<}~9hsS9iV z?C=zJrF#NvL0`>0{OaTam%)4UQaB#)4Au256(a3a+g!E|ra<8lMmnEgwIXVqC6P-7|+5XDIPWXRx{%c+wTvE^p&w(MC!7LjjRBdH(U8dXwMYz7>M9AB$lAxj**MdNAO zxC-W!o&Y8oYz$!`!UuAkMRw&y-*q3Y9(Lo*9d6JJsgUpoagD$#DVZGCKwD%& zBp>XvNot+Pt9mgpVq#mqw3)SnZ_(7y>xkt2qC!5Hv3HEwoX=hXoiHJIj*p3JSb;oo z`GS>ox=pE{+*YYBHq29APuy+Ov-OP!#wCY|i$?lKnU)U!C3PDoXccfjjwIrF$hD)C z4FO-kz9VJ8E6l+9{!u{-#f66|q|#tAD99+U&_aVeelI|nC}z7)Kf^czm9*N$&`C*fh zqsh9ZQg8Bp#Ago>u-rWPwJOYPGivxvo3mO_HGe&+>eyaeag;nQ&#oB^iQxl|82mFB zXJR*^K;{XzjUBgxC#pPd3HeKh`s-jn(~te`aj%ZpU^I31x-3#=(_^wlszwru4Q%&M z!)6Oy3{jFnEpX5Y_P57s z>@xn92(%gb^DgpX&$afK>~ueKAH6&O(Gy83Xvj_rbYb=)TGSl z2eIP@sXco>x}7b&%h_V7iz2O|q0D{X?5sU(+4FCukKPow_ZolRYlvnycp(>O#uo z=rVA0ZHhTl^5(t4gig$?^$C*sZF(El{`#tWQ&R{vyw@suQ1fG8ssUXELJalp z?z+3Fr@Xxe4#&Ip8ifa1X1HP>t_fS2hs zLW)S?Lok1ryPUh;Chc3*60>l71l$ZI`zGWkn0L_QCbSL7#2XFDe~jnN-9UrOd=SMoFfyRn7*oIHQ;bc0Zz%z)7xUs1yzO4EFtpo&J)5W zazct&>xE1;=nCU*to4su`roL3gr)N|(y8BAX~QYLT~^a*4(^_w9aLVnsI#Sg_NYgA zM6qnpCql6-V9e)lsdFH%Z9(BgX8Y?MZyz97rWY4nQg6~eOf)-Y<@;E!#_$R)DUpeIz?sF_?6B`hEU^Sejzd%MfD@tuCf~3ky?l!fA88&EM z<02abt+DNyklih3^l$+>+P9L4RNE`$hYh*t?*`1+r$ng4ORGEea*`)hPip^=Gx}Q# z>`j$T%|TM1XYtr8{8z$~2Of~jWfETLLJrnry5<7|^%6EuX$M%D#zaI|qLw|BtXtOn z%)708A;}BliS8}32P!0I&nLxqv~=4E;gmuo4&;q^NhXr)MhJo8K})Vci*(<&b~Gsk zSmSjgHN-+s9Tw#*c~2F+kLfvPZ{MZk#eK|jzX0}Liy&~bPQx)ELkOG%s=+7rA5%+> zf@e79tjiDcfJ^8KG1T+qa&!)lD+=tE&&X+Eap|?;#g;d|cisU!DcLkE&#nnA4x={) zS=ov!Fh20?)9eYzWh#QkOzB-Vm(eMZ!D2#Ez4vLPv0G4k@Zgd0NM-D!ATXSelG2Zk z272<)dp0ChiYWYRJ?4i!v+F=d(L8-YCi$Y{+%HFKNV_r6Qn#S0M`cgEjxWWRDN;pE@yFs_Rb{&)vp|RPf?7E!-+tJ)oim zhzlkSQtjJ2$1;JL0qU@e@C+K%RJmY0sskG%cXE#)*Ery2Muxt;8xIGQ@oK79JP=+v4^ef4nhnJb) z+qJzuvLw!k=dM-a9CivFA$Q|O9%_vAQ(Al)QkQ+qMGhE2Sh>i5y>nG{90F!nwBjEu z(WPwjkr#TGOkuD6{-&rt<@G2ove4s(wGhcW4ldZ3G9gwl%6>OJhJ_6ZtS%YLSeMLL zKeygC=6&FE@pws!=#(ED?=%enfoc)t@GiMo8gg^`#i%#Pt!if;Y}CIR#A5v69wmFb z!U3VssA5by!59Ta?v({`k?pF3ObWHjQPE<)Co_mWNX?5plQKq;FYk0@_!3T~wQERT z79(|v7lyTaK;y;Uu58~-b@pFn`iyP2ZOeBH1B3PMWzn^^$I5;%G2)Z^hH#_pZt(Ce z&u=3!YPb7aDM*q-cfj5wzIA$=)nc9H9m3z!G9v0z8F>i?;(iv(F&~Xa-hDnE)pi#a zdOW`mjuZ=*!Jw;jCp_gVQELx8TioCKR)S97F#O*MVboNDc&$ef*~a3z)$^CW+|`Gd ziM&Cf#qh>;FZ>}+dzVCkgZk2d7*BY+4+d#~YtJ^X~PvR=t3aN(@M@0WBVMvcb*0CxRh%M1^- zW0Un$_l;mi%H*Q`sg?i(5KKr{jtaS>i1?RRJU6nyS6%dOE zZ5*Us-?Mec{=LAtx<1Y2&4}lk$vJdg3-8P?%!R4By;2hLP)pbJRPA{RH?A3|5eqr7@R1@H zsk#ZjS%t0C%lTD!jqEbUw1ki3kwR7%d+E98a%qJQFj|cLg=9K=7QhA5x9hmE>7^#*BkIGtu|Zdp9~&SOf7c9{kP(s<&p18HLeb}q7ZFYs1fVX#W0 z<89bKj4Ig!kwNcFbPZtut1{}XbkXED=i@3BVk$5kb#Ti&DW%>%F0b&j?xzMy*DgG@ zB-1N`dcnRJpg0@whq*++n}KbF0j63c<_%j^OH5Zy=@+#t!(@xPRWZnobFLl9B15b2 z9tBmjme^^zkzcc7oCd%PxhZ@$M1hWhMl?FU)SqIwvn^jWGxqk-P#D%ZeaxF3y4yDm zZ|d_c7hW@4v?fhG_LMI`s6unIa04EwA6WQXYm;;4E^20j&$)2~R_eiocFX-QjqVqzVW_5Z z2!sUpUJJrw%78W`-|$+F5h>?P_Vb#TFX$Luzk?7cp8zLw9(`<>DQ|F#Mxh?7eH&%2PUx0 z8?VAmxwg0)xy2$3bqXXNcz?79 zm@TggX@KUa!d^UQs;Cfin>?@&pw5l*hSGg2%np77gw#s~LEb_D-gt}ZH`~EnfZe}a zmEFQvYw4{R^F1MeLjk+VgLDNy4j*)zrztZCVsSJh;AMR=`0U6kMsTG3o`_qM-BTJQ zV;J^JRTe1x5$S!s!fk-Z0y7k8_oO9C70hxn`LW5K>4?2K?+e=zpc;$!gw({PP$oDm zu$^AKLY?w-;PzSI&fpzxN3IF&&$2)%IF|@+mgn|mEo2kMUrT^ThAXZY{~dS;Cw6gw zCC>hg!4{*J(f6Vb^J!0KrAW%AWcfsc5z%3*Yk%q!ONPEzCnN58SP%RB-E z@7I7y+u{pn8i;3e*{D-3HbV*=XudcG0w0yf?b6Qd2}!+1x#giScyuo~8KBEpr6c{>3KTtEN?jTqc4m4QAe%VF5?ysmJMaB zIVAA7y)_jZmlCr8*?lCAcS%DK5Mpovk-H}CNi@7m#;rjBrhTc_^|I|ma7XROK_6-P z>#B~*KUmwyu4EDinb%i}vzb*vAfT=u0Y1tIoPlNAUK~GOTg==tkd6YIb<~cYljp8J z3h;x-mnFKlTrd~EcS5?f7#Ur2fm@&Pb4!pGGP94?nREQ1AMWm7OW*d6a4!lAI1-`kX((f}TAdq>?%haR*K9dH%XT zWwNRjeVvqNkkb+^+5}}n|9&;_(4A&|t3QIKOD0=QCBqx!8$t~Cakgjy2%$(eaF|$wT_O_TiuA)XVUNQi!g-Q zDk)wgpDDw%uOg#T?*oEbi<^`DwF5n83a=c<%-A4Ig6$1PN^}HE0sX5&tizrEK>rsS zAq`E%Tq>(16x@Z=ZYGf?B3OQOt160NUcsqH74f-K07}1Z5L6@;>Dx{Bh>Jw?=mx|? zNG#yPS058=2DM7GF`NbiExJ3zzyFx8eW7pQzlNXXK@Hb!I}b~6>&d4R;Rh3qR%JOnq5ol@Ze!eEtqs{x^0GaSFA2gHBKrHkMMh_2>Prj?W2KMJm0uRpiypSemNR z-_UuN7NxmS5tzCp;Gg?thNZ8n)QE3LA!8Vkq-Lwa#&+f@%F$QYGMGUknmAcwBNR;Z04ZlL$tf}$P z_@;#)1y)&4{$N$Vn>U%)d>CJKOW-T^^xehz)@(@hxo>{&p4G+6T#pDn<~Fa6Z2z%W z#cA9BH~1{0JZ3@7tADC)&wk;XTBPt)^7w-9O5wPB*WSdVvB-$CS6a3$K=Mb#MpNnEcrv-WOoSIG7RJneG1uZyCa znBL*=h-~y{Rwd8O&urPH*u0Kige& z29I4MvAT5Rqkis{*Kt1@NQ0V|<_~f+p_5QIm!E=?3#@}XEL6FWnunO%TL9%7QCKj#d9D3v)2sZ2_!dDp7_bDd>LM$DEJq@O+zBI*k}sEd=h z{3V&Bd=lEn2zKI9Ni#r@zBU`gDxAYr>6U8|K6fW*vLMDeI_M~KD(^ZdI5uT#Tlf8eGIwSVsRP8cb5vG2p^H5J@jlwMg?U9Os1Ik3Wo*(Hr! z`SggG?@h7-jF0R$yk}kylh1+jSh!0p3oh?5cgF|Booc427H0@wSjN44>=D&k2#LqiC}NKxhE)+@eRsH5dC&?Ar(R0gv9tN~4M6uROS56b}I$pJm|r zKRh{3kyNaUDeL|nEszB$UeRY(4`3h}CL}>@_@5l)st?;4&tU!FolD25Yu)ljDchC- zn0deGZ!j^c2Jc4BFBpjQ-WT((Uur#jx6FIi5!&Q$Q)Q}y@5q_?uIC@x&wZb@Fi*2O zsB{-M`J@@A+$#EQyetey(7PReRY= zlxhBk9bcurwBK5&{QYCOgK74qOZTEX>p5uAwf&_&@?ZCbb_cF%h80fXYPkzGl-!jX z59V(zH_pYGy$lZ>JCtbhKd6b#OB-ALwXuFH{sdM_`0{(3pRrM}u4&cpO>CPXdllxE zZpNC;kaO#lD*oEr4@0VeTCSzi-Ja(y2w~pxcXArZos0GV^Q`w$jQz(cCw*5g-bxd? z6=v^?_#DO(%r+%n)>@FBpeS-D+t;S*+s$xTpDWqsgq?>6s%|P2b&<6YOF6->%*mQT zP5P=v$cm(vmd@#NSV!}|bxhZd?M`Pn0&v*DYdV6_*E{9Sq7J4+m%Gt|qT$yZ?KgJ0 z=nACzFB~j@TZb+O?T(GrWj#RT19<9}xm=wOLxp!H>Xvy6R00o|%n&w!Wo&gI?)Ik` zcwQML^Ivh{ybREpH5T9@tCE{sNW}T5C;)bj%z;R9{`P+=I0V<9#*NEF8j6}%%v}g}rvg^|2?ay^DZ1-twXG5P6VUpHH z(Se`HeDJZlnyAVV?a%%{mV65lwYhUs@k`zLgN!dt zT9;S&mAB%a_oM_y5B#n3PIbHYRidz}=-$-+PuKGIfp5}o4!=pCMY#ey+ig1CXkmkd zf7_Kc%pY>yoRq$LRbd>Pp<~+qa`o*+C^l-@-Ld;Nhoh+L)b)e5IjUd6_enE30b#hj zy{ji$KI`amzFWf2&6&_Z`;LksNlNXB?rssfUf#MTY3*d;LWP^%!?}mG?`F;gf8_+d zfbZMJt|DwyC`{A>@t@rn6eZf4E)#lw)LMza;;6rvI*loMA};Me4EFKkh`i&+vGD8q zs=Oc4sBV1JRfXvAupzEvmd~rg@WbQPx|gDRy#q?-uHj;u8J9GcJg4)o$l_3O#=vFQ z5Bw#ShY#w$eDB*?Z~x7}+Ducb*Q_w3rkL_Yqu4`vaqBLjdd7&}1J@2jB+uF<-Zd=? z^(m1(NIe&SeRUIMy?v`%$}V&2?f~1Z1MI!2bk**{TlK(Z+*D^d;gzD$3s(Ee*AI56 zH_>s?4=duY2Cg4d-AqbUnnjm8_NyxIHr3{uJskPqzaQYj#%&|V$i8f+5}*J|378of z{je4^e-kaq$YH*(xzxY>pb!VfteH&xx5L zFwgMYyP8Q=ZTa#{Qp$j}i7p-!%`Hvcm?c=Yz=c#+OP#e#%>%=E6d?+)%G897&ekh$ zrhRxLsvIOOfuBVj{HUrbZ$tiKnA`ip6nHUM;IrNL`C$$BO{iqJo#|5n)BWf7qz>`*q|sgAGRK z7&=0crI-uB-02tZi`mWaoeO({QI=&x|77mr8`ng674M0OZ(6ftAt+_1Mt!!R!YNS; z9iiH!%!+z-N-DHiYXZ;t9I@9aN^y2!h`Vw$*;dygW?qw%w^50gZG0 zuFg3A0r*>llvo)Ch>5J-(FVasWZdg$e*1R-Us2vl;XjG!G8=4p3N(Xy z%TeJ0)D732&hE&4C$4STX}%SJlT%*uRr&H_e=9Tah#WtEuIlSo}8W`8GaTBec3AI=9u* zFJpK5r+qQ5cOywCe&N*H(%QpHaK&3?t#D6sODybhf#PfL={)>@*H5yVMVo5&;E$Q+ zL(18QV>r?}uCTMi$~ldWia_?_LV8VZhqDr;F{U1J4GO-rnCnRNvqW5CW{Q$3)z|tG z$b3D3q?L=DIf%h?zJkOh{7+n6VE|MR+W@hjfLWQeuViKtrmN*yk%w|2Q{CT`P1M=B zkZF3J!TrM-1hp_ZZn#Cpe^z8`t}4z?wQK~@b%rDtN#V5}!4YusgXWoy|7^`M>}2lV zbN2QbR|)hWS5N|i0S~BCOn?_21wW#`IC^E_JN=r?N~ZUGAmRmTn9R@31V0ip;N@J; zDmMX*Gi#pDZ0#`uj)5H4QWIxIu!SYJncz|9Y}V<<&$q*O>!a^uWdK(Y(1S>wDao-- zpa*G~YLNt-yT`Y4Q9|k|8;A)nRD1nEEGSJE?}jmKv^=M4Hp)<*s~|2NE1q-i7T^$E zJ%f*bFq7Kc(Lm7-f=IC5+PHwU-c@Z6yX_}+Ht@?iVm3O0(8b?LIa2w~kMs@@V-Y4D zxpN8>^knXYxeYM$Ehohv;N;@fp!vu(MB!oX1BowTX&Kl))RspC8bWQy)pf|dhgJU} ze((dg6fzg4DQG(`?(k>puiUq*o47)cy0PH6_IJ-#WnoDXd&{Lcs$pbT`5Wi$%kA4z zu$$_8qV`s@xbU-*3iVh-h}?+-&p+OY<+3f_eKgefy}Q4*2fH{QVk7C!Xg zE#<*saqA^GZ0_M`_kv92yx7}EqGCvwCW2b9+rv|E-LqRJmY?ATvMVI}?^CatZFLMp zyWL}k{Ot6s{c;4dmLDd}WEIMY%BgjwmE9-P%uanz15C=ZoEK&`Ub&>9d@szrWdFxO zKFn1>deTK%ir9|bkgzG}y5Z>kJR0&_63SWPQ>(fwC0{P~iCR?5_FP~4Y4%7HJQAlH8cVV^K@ z>d@yS>Y-Z$xodvWwd$+2MxVRE=MNf1h|8|aE5AC7EhG#D#M?a2s#{MQw;G8_q4oe= zxiU>q-@eO#WC`AM>F3(|98x9&yEpf$M5i=k^4m<){;!dbENkWU``bfhhA=TVrGULD zFfXORi;MDJM8+xksl9^mz1G%9hsiCih@XGLLd`i$GTFSwXX~0ami_%hXQfPkAj5Tsla#!&LFV^tM(ZO?G zyg~eaGyO%usEYBzifU1Z!Q6lQu#nRzId(gRPPyuMu6 z>0KRVjJsN&Dlf5%wLMv5_sv}eHp&SXF2cIehIkI->Iiob;E0?lOe>d4=8PTRc_e0C zyHxPEhwPiro?8CuO7CTH=qpLQ2LLU=D#82;;H$9@^<7DgXFMTqU^YP*(YxKdHfgyJJGw~^(cQ6RQ|t$Tb5lFOYWz4Z~d4a zz@7yLA6>=jT4>q=OtB$JVmib%(iUQ zdgxj|OBp|eb*{JOJh&_COkJ8r+4_l(A*f@$PgNN%4``)l_Z6$a$XhqN+y$<}a;1TU zKw(8uJ|_*AP#81Zcm6=6A_g+TM_V9|3sI-CEqUx#4b-*=-O zx|>RVkKh08qNKi^tv?wyc9)gCJBrOI;ieN1IKa9tpVYUnAYZkuan=&3H;GBLOVmnC z;Uf(@{Vt=)E=@rQ1H7tra$;eeg-XJ~(BPZ!a4i}e!&QeZ~ABL{3^1{f5mp$E#_Y2#76XE{+HJe%#>z4nl0Gtp*IZ9VVCwOD|jqt zypy<4)gLowG)ZkDgBTMT9xM4yWN*hgkVicq;C3t3eQ63QeIb#BKnEJ^Tz?2?i%4#4Tkgh^Yx}){HL{N5O#R%7s*72KkPFuLA~2a3141B%ao&xp2VB z3{oKhZ%A}x@cL^`{nDxs!nQ5|4;Js4gVw{l6s&FR@m275dXuu61~yPKPW&{Z(26lz5^ zfm~qDqvIv`GqrE1YJXkgIcUpB1lD4F$3J={ZO9o(N{*+l%5k6)0jUtNj5%}Hk1|5B z72@VKCjb(ayW}{psgGH5?TN4*0Zwo_L57I~oZ-^xvrkm)9U#uz2qK0!gT}f{szu2k zHlFv4$pknIO8E|Q2U!?p7_8k2w|!ND$L^1Ad>nq}p|d~iHLOHi!xDa#J9ew=jOGUHDudW(yF;iNIDQXGP2wbwV7 zdaEx6nwI~8@cge~(C0m!*(zAq=7`k!b8h+Q6^Uy1Q zKza%3TE`7oO`Z(?yhDsTbqcFzG`<+|AD2`81+myWI?uG&hbr)idQ;PZ--rkDNk&sm z_oloz+4w7~vowxJ7t|fExRoqy6+Gq+aGAS%S|g5B3{1WI-B|GqlhFEXIO4UxXYh6b z9Y5`UionXh?93)Xrz>(dh8Y+l7c3v~u2pGuPC9Np@MMP--Xr%;50q z6+gO2WcjsH)AA+Y{wX1ZvFO2M^1|YVkQdwjcjh+L6oviv0O4{kZP^gj$i8nBYuZisQ_bUIzGSAIk ze1yI?T=Y}tA3c$acdvh8alrR6~w7n_lFjyvhap8nVUZ938m+8ynozm#1vuQsW z1Q!fHlX9{pWha_TJ-OkxE}<#-z(3f{W=mZWqnmPXjc>%gsQ6dIF_II_4}H1dJ$IPl zhuxpQf@}KN`?>E}^JA`he*i^XiEJ+VFgBw85wuZXti4^VqgpzpPhj z;m4_B|CNCDmqRa}GACEPF>Ziv@mCObJrvzzsMYPFE0=ioLS(et3KNm)q)DR_60n@7ZPI-qbFGTQXvgYp2C>e?qZe?Zjl*w}u8uH$m;C z@nlBl-Pfng_j)fp-EWly-Wq{Ny}#f8(ff3T&QN{O~%&X%~3%p!BoxX~5sof8d#(zUlJ)48Vy&Ge%Dj&Y$H}1IVo(v-cG4kV4v!1l50#O(7y0vKGfrd4mAED zjm$Y8w%kr1Ei##2!Oe5*MEgZG$6D24p8IJgz!gl>&{vt3pHG;spXG�^i^NyJ8pn z*U7I$JZti9UVbqEIQRe`ym-#pmzPhLY7bA+^=2lOF{W)&XWFCJmGoO4@sy#I2I~iX z-gIG@ReFz-7^ISkVkf{7ItAf@Kzd{tMA~Am;vs8)rkn;R1Jv<#l4r@m90yV_vabS| zDoywF+F#DzzfJD3D~LuJG6T^C(r-?{`D_sM^`+yrDj+erd^ui9ICrjGz>-IgRF*LVp-gt5B$%qxcn;d`CNavLx4w!IpYm-w+PDU`t`iLt z0_!!d-^^tuNcMx01EK+t8C9pn*#Z{!6cN4?}cUMGi31fSjov>E$S2MH>0 zv#RMH;JzkimJREy9Onfo)_CPyvyQKt9$hBBTb^s%{M*#w<5|GI7B(Gvf%oYDzu5N* zpmfhaaYe9kuKn1(2jG#_X){TEsT4!)+P%+rIEDAif>w>k! zJ(ztMWq!6A>~&xHMDOT#!q$VikAaCZ7bhHZKf$+wA)#i?%`b5F=F5I!v+|?4yu8b9 zGv0IS*I!>LdTenK+#Gi#YdW4#gQyXwVR`y-B~#*gvi8Ne=e@?npi6H!!J@zwg5IhZ z?b!dzC~dlcszajCm$i%Pg|Ro^TEY3`aT_W{l(YwP`{Zt0OXm^rso<{SdE8}iV=C(- zV8WSGXgQm={4Wk3L%15~WGDSN8-Rpk?I+Vpqt|f8uL7sS_Td4m-3m3+`j@}=I;_;Agv+;Ps@rNZwW5(7)ER5Ng)5}$a*7yF(50kx9t zp70y@uTt-HWND&G?mL&Qgjo+|O=Sv^4HC?AQf3}e9TL<^5PxaRuU?>^Y%wh1KZKFW zIW6xAMV;Bx&OsckH8G1z4he3iO*rKns5BGskdm7!KNRDyq=1Fgf6trV#feFgkbfo20@X|F9{`!Arh;^j zxoWSVgqXN^5E9fQxSbA`5FT2w^1RY<6+96DXFNq(1Dw!#c!k0UwqAp`Qy6D-5%E%FrRYQeeJc`)4 z6`*8>(apO=s<+YC0OEBmW7Yz-Yp;b3wyIX@SBD>+{x$J1CR4pz{o%O%&y!L>bg1g2 z?(X>{#)YJuLX6yP(EG1eH@%(FY~SpkM=xjE7~6}mGlt^}_<{jnBWxGk%JYrA990Ta>F9~lyWeMoR{ zXmbkR9^IMSi_D1F?@9Qnx-C<1r=H_LWjV`qL}zA0r`kF1b!)uSe~w;lm47|o^;3V(~q$KQ-E1-2NEHRO(=r`R}HvF&^p z9LNuF5s~Yq{K6KwP|+wdFgS#0hA5GKm(IhY6)`QGsz{D^#J9wccbZfN-umv=ZCaPqdBzsE&% zRmd=L{ZN*ZIBoPjL3c=L>qx2wnMfrn9c4cAEIb+Y->kEI0Z|P)3|n;;f@12BgzV|8 zL|kg6kfa)S5skAwo2D!ivn}ZN|1$4f$S>>{tmw_AXex?jfbhpTv$uC}*X;EiZ{{-4+G|B$!hJZr{HAUda6Cg< z%>1)WBwBYbA5Wh30`*C(q{n?SGnGMpo(5R5AW+Or%6Jbq)rSs;wI70PJtKl+!{5TW z(ZN(OEX9Bekm>*;{|_Zp1;2y|Qy2di?OP9BZV_|MCG0YCxJem=5^xSJp?wdusMfbU z-eol+ym8ORGsJ-am2?i1{WS~DH5>LAV<3rFJ-njd357(qKKjjE3p)-a=%j(7;Pfm&JXfSY%>s<|4fBNg zIOUJpzDgnnk*`F7sz0c-`}_T;(Df?WTLcZ~I9-1!ix%a_r(ltKyxVnRg|U{6XnSvW zWxBY$S;eS**>{0K15ny+U&^R-^`}u!etB>XNOkpY%CYrJI>5Chs=NTButX-ea#YJD zJP`j#h)y$fls6dDt#KRE#TNS1x7K}Nin8n|ng1%2h$I+nmCs!rOwT%MdGPX`50I79 zP=9z&O=JvB;k*&8WgpnCxVbNMrw@V`+ zp`=nOC7l9Gs`wS9r9-+~=}rmh?v(BZ>F!u$sU;R9c4-!t&Uf(l{Ra(z!p+om zf^suMr*aZBLRdFnrS>F0@h(>8rgF{d=8N@zM?X`j8u_oLXz^pMg227`U;4hGVyGI= zcmFWVg{?7subuwW{}Y?L!ce6NH59!8)b@Siunt-gO%m*9g5BED&d{^Z+5gp z!q;larE@-G@$;A{4o!2iAMP+jO4Z_j-8$w*QXr$7f)ddLg5AR0B{r}>t{Xs-tP8Ri zX6tK1#~qGn!y1*ce~Iuo0W%8jxP5bJ`|7OCIk9U=mnL zh}68Tu|z}q{$G_uTNm-qC+q&&+mzMa@naOlpI$z2Lff+Wy`;|foD5(B`@GpQ!BGZ9 zM9J9W);e17bc!;cF-ZnyYDk+l>|r5^{s#>CI&c^mKAF|p3I#;>%B|stttNLd{4<=1 z*qbP!+Z5s~6Lrt<67-e_eT%p&5eZaGkDvfgY>@+^3GcSPOPox%w111TvJVWxS$NnS z4i}~^TCfCpOktqN0I7)Bh3BAvzM5`FlE+z!kf;emL_u2{?sN+0u21b3_9t-DhRtJ+ z$ig6^)LE^%>it?qFukxvmTx!>7GVubzX=e76}C;Q zS{yGz6~H0p;{|%VEa?!Vv3NT4NHVl!03&LWrhd)i8}|R8L>I2F7`DONlI1CY*ejyZ zM181klJdwxkLEP%X*O^6Wbe%_ZhPlJVMq|hY>LpO+t~WE6vh3lB3vmIwEN%EJO2fN zo9oE;swmwX1Py97e}KVeU`uz0J`%*Ggp1slo2E(8EIoEX`sR}8aK^u}i85rvMnZZ4 zzf<2s(5o7SXkFH9MbO>?aid+Ai@<=QiU*{G@sUi^_M_;7U9>Emh%XP~hi7h$>AFrL zaTw9^(p*!%>)2hS{C+k4fck+e?Zwu&1$2qg(T3kfWl9OMNEov$iGwHT*-2O3ijyM$ zynAwe3*#dZ?2U1L?Z%ArX6POR_&Yb2T!HuLv?p4byQW}z*h*GP3N7d2S=oEbpuTnx zGayF1J)2(ID=PST1|S(NXUsxuVV&WbmA1;o&V94O9m7P)Uv@wyRJ>jaMi+3)N=G(c zC!eQzhcu_(&IZ}PO?-ElC|jQ}Q}?8ORBDL#ZO%$OE2DyG zTA=( z&u5Z1@X>dgz9>sag48c6UI-ty|+$#F^8eX;gvse7EHsFx{;^eZFM~Ow8yR% zOL9*wcXb#S6T8kKN!0E+szf*Y{siDQ`C^-5T3{l0?Q>K_--id-l>dX$OdOL+3H)%~ zyqRnNEp)1jz(O~uagE-2O-g=q<%+KOlUP~FfxjEyFWEG;^K-n%p&9iVaI(#GHR$tU zzfF-mJ}`uKm2v`s!b5}b<&!k>4=MWBN&jSPgl*nYmUrc@KT(L+}()L%?Bv;HHli3cur|B>j^6 zIRp?vh`X#rRyP})`2nNmXT3HMuJ@D>O4mIeOEQL|D~jU}$$jaZQi-NrQ3=0~IE$h={GmDl5_DFAgiq~dl==7wwk|f>eJVn?CVpw#A=9U)-SO2# zmrj=dwc}lbL(3X#GcbLtL<@zAcf9W!y-d8yzy|vi@|9#FEQhL%1|eQi(Pxye=`d8t zt+ARh#vWu*qa}lOtJ$>ajL$9NgK%L~iu=s*rLv4&-VQrYSS?&?gk}Hw<2nH=j!N{+ z>sK$RAvM1`X##*)j&Hnf&rNj^T@`mSPFL@1zb!1lqTm>SlwEg@20Z57(AxZi)kLOn zd;o^@m}7q%rrU#iLZ;mQ?|j9V1|jWphrJFCXks?h=~(&yqzL>;tAGcQxYEM_*{6A` zv*v#Hg%?@s7;9;iR>=p7hWE4dI5YZy$p^Ty@|!pMH(&VR(|+1yxIfs?-C3x z%bFBH?(|wO#r1uHb;Ddi%8+OOoD1L@q%w*qA>RZt;lpcx$*=mmG4eAj4le*9zzRiv z5 z^7Kk+wS}5%!gWuyHK^&t;$vF8|u5s^bjeM4w(re_y7O^*3i!TER|cR#uJNXTG5!jvrvh;R zTa=3}oy@Hj9y{*q^9D=8l+^M8u)U(;kRs_P*6gb5ODU@C=LHNc7}|{Yi~)90wR7d= zdEP~?z{*kVy&sUNW1QNpu63)2>7titPW>O+I zcFC%X^H+)s$AkakAg!}hJItTEJKq7#M0<k@p?wb7Ipo0X4nKLX1^(LLP!o z(e8e8`&=T$JFmv*&ve_1^E2V?!@=ipbQr=kuk&3rPt_TPWtF~H`!H+9f<4SO~L{|Wu4ugoG(93|lv-+B=9;+39r|sIrR{mZ+ z(G~)*Pzq9jN$XBWhCWUj%8c#jzN%uG3f!dQ(dT(4!JY1CPlHi)H4+;i#!3eO9X_Tr zoZxi0tvsze^87wpsT3>bGX}TYYOFdi8K{;dy@CXS;zc>s99TJX+~@0GYL2 zNQ{8~r&16bBg4X-F52%SkQ3IF|JHhJ*69(_iD#K2^C`83j*2whjgZm3iv=IrS1z?$ z;3x~=8|XB+^kQ+pl&Ngv0TrBE-AE1`oiMM^QxUb*W(TG>K;5we8)?;xEKQk#E>N>V?d>zi9P;+vWUU>XBl@>FYi8XJAZG~68}{D zEkHbr3I4Y`R)umJxXza!KLv?&wM{EWWef%M8`D(*N7?-pRlJ-G_-M|gED*~@7be3= zQG||JK5VH~OCE)f1RG#w6udQt&LXQ9RG*pX{hlRcq(ur4158Y}l4H^uohSp^fmBv_ ziV!#-FiiPeWc$$)McuIZ^#g_c1?ZQ%))yDe(miAw79)CIxg&s<{HMaSM}=xD+DIkN z5-%=Y$iT2ouYeG}q~G0eD^ceBU}Bs)fRjsRfloKd@zCJM4sXbZP#C{sB6zKGfY+cr zobu3Q(u2%q)s`;^6TBPWJOn{x6B#?uP(wJA<&F$C@xUw9uGUWbk>J%;+K^*YY#mZC zvbrs?VNf1MCq(Jvks(2)5r_b_%e|iT;m(NLa5`zQh zT%gJC)HoKqyqH2|p8msyludaSyTttQe}4sp%D^8r6EMUe5ar3M+kS&$F0-G3V9-}n z_|FncjJ#JumJ9qa2-$*|G3X|Fz%Tk1{)HqgO7qtT#12{A;RXIf z-Ji5nPHO{|nRE#(^wdRp)LhW)<18N-?hkz`jt|bh`Pi{e=|G5WR-uK$vSF+@iP+mp zP;|dOiT=dNhk|ThuxZdSRnG;tNt`v|(C!}h1AQzG-SvwH@>FKY^H-NC+KhcRa*Ika z3+-%|q_H7e=Q3n!%_Z~u14%J9cZD8SM1QR(&(a5X4I%nY-BMGkW~ec(fZ4(Kwyl7E zJ#%6IZy^4;4DmHXyH0t~)2DvGl0;&Mso#|D_Z1sS`cI-q4p#vrnjyCrO4Y)B|2>BZ z5A5~i8@v3@!f>-?|Hs55zL9rg2Jw*PxcilC5>fy>w;h*w(7@l+&ME`ItLL_V4_)hl zx7H1;)V%k$x)wx!LIZf89;P+}z%4K3J`}htJt|TQxYM>qAqw}d$*9)f9dn|Eu(-EB;0VZ4N8@$q#+p7F*Unwv=sP9AQ@A3#W+9f@7u zq6z=Et)N{p0W?)QmNo=@_F9aTfIh%X$HhSa*`(r#juhoLIPdFXz+^N`J2R02%!sU~ zXoCDQt#Xkd*ES(&6vrQCqZtqpW9wg^X%~#<20`lPEq2V- z;LdR~@SSIJ`3MM;Zo7&g?pQjSWg!J(E5DLpY6bPHI5~MPf{U7nU&?4Jd<3v5rha0D zva}z;WUZ~rGdc=gNWHW9_P&6}quImii18zXak4VxSO6^rAb?_KI;mI^ zMvas@9G~6oMDyGvYEr$YfH6qcPQPafeSwm{zr7(PK>>D&{J?YIaXAtC6%+}=x4sE|(#|SoK z>r-N4MCmdi+gVo`0P}cv0X#eS3h1r^`~{jHXNgOUa*gICUdLj0@Y9XHWNv-!CYA=U zhdXR0+v3g=HBhuZv)E-EJZrow|Dog|^gDvX$SkAm&C}o~x6eHu&-~>i-95P9kOR16 z71oN2eJvs*3oxhMB70V~+ayu4a`Mri4J3&uc?L-Y4ZNTv6P6rgQ##2u3W%K5z=d#< zj>VfIJf-uv`NtS<1r-@9#gW@$fA(hKB zlktmkw&A@i>v!buouiuVvV}#1Ty!)KK+Ht6sWam*btJF#&;1|?4QfQY+71?5?JQ!o zdBG71aW~!ce+OWj3g#sv7^vR6Hd;j-TTjqtb|HY=Wh_Eo#ZIe8L0qwr?)8+I`yI1T4tCDyQiI;`_rJ`3O>=gmorW?JgbTE(#+F&?Ie`;x8 z2(~d%P}tuRv9z1MyqG64vA+SglUm}q{xH5gq2}P!V}q9k{x0?L)B26CyCV_( zbRRxy&QmcT)UInTbB&16Du{L=#4hwH$^lCNvs8^Oz7>l(!`UUmo9k#o!kz)KxS?TY z+FoF5v<==h8l!eI78Ht_G3BSbP#h#`jQBpE52$O-7Hg~1Uo>8J&l)%iH7J{95T$9L znReIF9|D}Q@#U?zBw`V3=w0q(53DlS(teEwvA+;NgTMqJeAo$#TW%g6nTP@btyL|m zijw5H0AlJ-X=hfW#vy-ekkKJ^AAE->Wat=wo!gt=cX9kEz1+O(GDVIB(9$ZB{$pzFF-DH}uleDzPMfh#HkK|#^Z!%p(he-p&`6QN;VgOnCi`l7;p%!O=_G^Wt5w7Fe#XDU0{{v!Aj*QQ znFpbp#Mc761XZi!ZacB@Y-ptWJb2UnY!NsqWs&|)oWT2f)tIzB)YVkS!~6U?ql>^v zVKuVJx!0&dGmEsE1OMm~Ohp|y7---JLg-EGzNY~YM4iIq@R5Q=o2n89lnjXz(LE0U zAqT#343M&nVr|vwB6%i2odJH)@kBH?_l$!75ipx=r;G~#)erx2GT=7|w`-d0OaxSx zVg!Ws!)D>SA8flDwap0zf{S-;x zq5ZR+yvPO(UGDf`KPf7H!}W&T0EQ##*IkL5rSR(-c$qhE1`M4;_+$KV z$W|R51Rb>M@mv7g__gWGzuC_4bPkIF%||qF+AZz=0z3C-4)2H*%KmajcH1__}u=1UY~AOGi?fj z?KFVDwV(bNcqx(#SW1n7ja&)6cx4`&aDTi6i`I8&u1o>CB8eBYVu;^fo>D7*WsI@n zhWsX;hblVR`i7pnzuLxqrOpod)3AN4T0|rc3+Z3q{|;!mHL@%f7wsNwZ27qFSSOL~ zG5+hq-CKMP7Q;ezf1y(c#pN15w+|%^11pcwl6yW?P??e)-fT~%85FhZ*Y(Hqe_xd` z9y7E3DVcXh)XH{buke=$ua}+rEMX^K`fb3Sb?=widQC)Y@9oLzl~weLwebE=dh4pY z4cbPCq|SwxU($FUxz6^sw4Dyw{V9)YPhFu)Az!-aFQ+hxB-|?7iO>5J@?0+2F<eRUeP z7S7ANHzv^g^<|9Nhn_WIot1Bph!h}5ZI||P59}o)G5#2onSx)s( zBXnmpwm3a>{h?sKd@Te{b<6T^L*Hd@lCzrisQqy+iNb100g5vRL-!q}U7LB*V_`mk zioX}FGEd*MR_&Yfv9_l7jwI-I&M2>aGNF0ap^_2=M8j!SvF@))CUF2qEH@Pj>pI|; zs)}mgIre2NNz=DS#PmP?=GzY56Efg-LPiso_}q^a2zKmhskt8qCTlSU(~4ZtRr0i*u^*2d z_fEpUHL72Ii)!fP`cIb(Rll?4T`q1%<+DCo2R*8qh*t|T^xiSR%2oF~j6Yq+4{w$1 z6VK352}>(|wP80hwOH$h*D*ZNYO$P9SG?q>!O1DfPC45)kwl+dd$(tQY;wu(wvZ!k z4Pn`(R-T3OnnL|W6XUzYYk{ql+U#6G`Jx27ViJAuNywDK>|f>COxL8^$4)ar0EK!a zpnS1mqa4mtzhDe}ZW>6KA=3l+Pwn4MdnP*uTUOrmH*NDabsI~?x2=s45&#Bw>0|2w z?qHM2vgYSQ46Eo^JPPS`XGUoN@9^m0^M~K)@OxjR!{-yrA4#uoa?xf%^()e2LXqh> z+Qp3t@I9AM_!YJN7%{fg#OeL#bp$u-{6N+&eU*(zfy72f3k{W0Qu)X>`!I8|{N^pE z%Q~F{SinxN!gPt|80$JV4gIV&Dme;F@ec5l`fR??K~7yX4(fYFg#1Y0s9+^@klJX? zwwFE4r%NZY_snRJ=sKN!@17T)Q7Gj~6GK5W3+$m@N@$5touNsAY##{S)Mt{a^S&rB z3Ug%A(3jqsx2PPx-5lic{0?}+e}?y&DYZlW9IsiE;{jjCAL6GvEDw6zEen+QBb(-y zo;wI<(YxDLm#Hgv#o?wwi~Ahd1n;0Gb%&!}Np+`kHnbPyUoFl1qjh|v9UXfHFjFDC z9wk3ZZu4p|}cUJIk9a$Hwfivi_AbB zr8vqB7pj6EhD^{)Eq

kmxCAYyQ}4K$XU) z<;b?^2oydFPl{|{&A-Ul%=qDI*Mf4L#@A(_$DAh|WIvx5#4db|st8LAXbk~JGkq2N zB(YZZ5#tbI^jEuyTIjJPTP@wiFRuwJiEl!CytQ`RwIXAyoRoh;i#Q&*{&O?IAbDb~ zIqNU8N+#HjpGfiG&vepj)n#W3=mDnGX~PrKX9}~pR-b!$mdzLOIx0dm=qJTwZ6bVr zJ2qX2m9c&=qFoc8umpy6H!iU&hj}g!%+oNm6v&*s{2T9X6u(zg@?}-|OGP`n3e4?0 z$>&|eH8jK1e?4kiLtdr_jl5g|YN!kJ9SVnf74C6Ex16!^0y8atBiFZ zMcj*EpW^C!4;wlt*#y9(N|-Sb0&bAbyA705$s^l6`{+4DExPCX1?UT9?4VmM-#rfx?Q+>e%)6(lfApgFN7%|h zd#45cpH}G3_=9dwjq}={C}0W?J?s&G8{VHgOhm3A9#EUDKX)%~1>E+kB|qeO^XzTL zI~-Vp<{T9uKVy!1=*ay4&>^=4`Y^#Xb#_28v$;)mJAp|Tyq3>UeWiJkcgQP)WT)~T z6c0zqM|K>Fc{>{p)tsgGZOzO$e|Y9s`!$RB%1r}*>yf@CbxTu zx0JNmq*{k|%>OQ+^Cm(EmL5YQb(i}>qb*4K0aC)u1}9TahuTz8|wr8PzGU%pEgaei*0D(fg3($ose(dZ0C8eOtO zH?J)soOE!F+0HsJBj_fF=nKZ0{CE@Z%<%K?45yF|(YsmqSGz5pGe0@d4`@Jul5`?i>1*w?ae&ldaMTn5AFwzQ*$LPuA z_1WF24j%vHZXM=jGc(@x0X?n2o|uEa#{FHXk|zP066s$M`$I!DT8H4W~VUOLvJz&-f}T2%a8WDe|+r?9wl8 z880YaFD-Q*?iN)R`3kPUNCwey=~T$hqyF1*>4TX^$PV)a0tzQ@WDUOVlgcNFx6LXGr4K2&h%#o2h-CF0J z*=ME5X3Ivi9H>6`_ykCE0@N^dG1SSzdB*>~zjO7oGo*a;AfghevC!{Fg>7iQ}E?Q-vcPBB%cH}~Lk1EbU&{!Y#+?rtJs8eqkl$Eyh>hP+5!V9n zwFV$*q{ytF;{KZjWT#=iG6(}Ap|{0i~Evx{qhGIa;G$JsR0 zH0M(*41=}EF}2#<2irt5RD&&sk3c4#CspIV`}=RU3!%Q}Q=ykj$#zY?M`v%p`-CbU z=Da88Fq)uuoOM>Zs-I7h3L?v8Q)x;TV*{)RDCxi2nr3;0W*N%@CR{r3I`GFN;w;P^ za7p1?c%4iGSDik!+fipVKpZud0C-jTx-9$|1*A-e2X9()>=tT*z!F;bIyT~Bd)qLT z8WlzCkIo-Xw&IWK4!6mKSB|>Zw|~0eidCG+xbyiJDT5(yDF8gtCFGt4=pI-37k|RW zagS`=i^RM)@S{R~KHA)R2q{XXZ8@`GeN?q_-5GXrKG;@ikp9QBP7(YSk<(UmnjO-e z0^^hXDyZAud+k>RW&k7`S%Q;|3X2wJC#{>?#PxknZ(57Z4@JJzZ^oah9G`sVRb+4s zHON)w=1ALXtInZghg(VjyO_g3mcr=paUD~T+xzDOki*0x#V;d{aB)bO&0R1P!crwk zah7(SH&cez-ZRUt7S)5HsLiXGp1cUuE8Q7Y&(~#uXGx{lshH)XD=VkLKLOybXGXhc zEX{b|9dCt$Q6(rp& zeCy+W^&7VC)GjVrs2Ee!Ik*4iCCNujJvq`tjuPGEJ=?zd1zbhB(V*Dx3mdqA*oRpZ z0E>zU>wyVSrmjfxwPI&IQ{m#Er8SskSJ0@e7i1M$J8y>q67~cI#dfvmpTUuwJm-Qu zPJaEs(GuZre=I=j?`$k_yR^66nOM|$6n7)6yUg@KSDnOtL1BST(96y)y24hnhwAud zihgVOm_?#*e?{!LtuwIfJiJ58@?fRK<-VB09LDeFnV~PDKU%tw=X=uDE^c2xmn`dD zea7Eg(8Lk8xI7@AXFZalq81airuy2#?wc0i9CC(y7lh(2`k(W?rI|t5&mLUjchgiu zk88g^mH{F6@-WeO0Iali*k&|?u~4+unlUI z0)9QfiZlBy0g9rzEmn@~7Ei=C9YPPXh=3FkjR0@>LmHv=9^kk5+UZviATC4ir!x0# zM|0mD&LG~7xZ}T{0nD$%kcOmOpITTLuZ*K=e6A*%bL}48?M3P$$^kn9wMX5eidqO- z4Kn+TmerpanA|r7Mq60CyR5RnEF`L=Uzo$;gZ=g|>f6Wy3iF>F(^UU;xJyNsf5}MW z%-ncv9XA*G-`umI&qwxEzOG-?%B<{lZ7V$3&brBuKi^jtnyPvI0%w0U^gOYjx!Q1- zDqD-c130pAe}CC<-x)D%{^D)lUV*iAjDK*@lo+lUzeE+Z$ZsJXuNtMZZ7I4u!#0oL zXLlRc9s(`p4!72K{_@&Q4JAkQg6TbBN%tuA|Gv-IQS!s}opJ4{msDC`W;L&gA_Da@ z$L~5eJ^Xx^h!q&Z&J)@kqmuqhzX<*|aayH97V;IEiP8okfUQ{K*NO6AC!$zL(k1Yt z`FY6DrC)~QRTx9j{ugB_VFb>#)J6suV#!D{A_Kfn9E-a1CIMw|(0IQ8)_eQXL5~4( za{^qP?P#-RNJ_*^e`m9g0&cm<%RmK_M}u0<62(=ijK)9?zM&Z!qaatU?;CsC@3ckj zf$!(TAo~{O4+>57F4K1;fLS_7vU6?d&*|wO$in5rb2$+i4QoTO_8(m*7Jv(?;vChz zgAK@I`IqTmA=(`#7S(A$ww<}pjT&7}9)3>%e$S{28@lWPz8ykwW9!0r5h*}1@02Ip zM|PJWta%xU2Z#(im2Cnt&^`a1O5k977RnBUxXu;*0n#<<=VCsFeya0!@d%O{uV^Bt zt*E$FSW)Vnv9-M_vbW10YMv5BkULC7|H$$s1gT$%hU|iH%hC>5B*tIDUsPXAT&_Jl zInJ@8Wo<~S-*kt1kfCV%xUOV!)`cN+s#|1Hv(9#@{>%Y{K$1%z=36%V z_L~_jmBJ2JAYAhl!}0l`5qj_2<-PFk}d;~>h163#hH90J8qkDc{-7%qq*5LoBvS%A+(4W^gDtUHgLzloX6m@Mp;{YL^u+urJKLM>kfl@{~OoV9AfXal~y&r}R*klYCqvdOT z2&SVUXtU+M90&mcT2n3KzZ?0P!|wG34GD`GFvQKEWn$kJ2bibN6l+Z(vR zPTR931C;^{{@cnQGOM&)D!vbcU1$h&|NpHQ^3YoKjpp@UTJPnH|kGz`b*$AVfJ(kN-B7Sm{8bLKU~o8IH$5_g^{9u&Zl090Zy{;gKE- z(1Dj0*j^!u&TKbw7}+yq>e+v|^v8JLCB8S4Qv|V}AijzG6uUS)0lF9wOe6-^_qaP( z^6wku8A~hdaK3*~WR$t}Gj^IQy#^HTA++t{=` zUCtZ2Gf>gLDbN@E<-em}!YG`q|Jg+# zXzHJ9+>P74e+1o{ z-@h1Zd$jxJlWx+OEz#JRtul}mw1+Ns+(p^cNoI-mCNICy55Ae_EMl;S5YPtz%Xoh^ zs;`QMU%&iyJg{$%bl)p~kucspngq_0OxLa3{2_nZ1X~onXdc%7(zf%mvS==B(>I4- z#QG5%9s{16$vf5M3DgOX36L`sy4L}?JFqt1<9aNC4pnVvj_z)%_`-E<@0;oDiQiRk z_+X2e+*_3GWBnmnyM_XMT+SK>`J@b{}mnP(;0Q~x-GGap$R zHCz6A`&a}O8>Hp(J=kjaYZ&i3w?g8iigC?}axdtZi0Fs`h2ZbfmbCH*lTU^64m?zU zs)wO2`#>9dQ}qx(F(55;cv2qMs)^{buSr+^1ej8bxp7orwt;~tWu(+evN+~D6&f?u2uLZ!#Dce-LB6#kvM;woh@!dN`!4M zaU+fVP+{l7rLSEEYtyUksL+9KtNi}K!7a&TAGRFLVP(O*+wp3*Q_(Rb3ovrh2%+8~ zE3WVj5Z_Re&f#;nrq^x~0(;c;ecSqM*P}}st@5t>NLbLho+X&M^)jRW@%1Ph=VP+7 zAqJ8&tGdoO{X#+2N7u{I#giIZv!q|dDj5g*q1>#qdyv89C2N0&9>aLkC6xHW( zjU?O_aNpiXw+i_;Z5Hp`o)bQzdJ<>Qv)aWQ5%BB1D)XjagoL|ci_p864{)q^F)!b} zK#&}-Vnly|zhuN&-+YCRh2_tJ{^1EPlF~%UIO-8j)eSfLyW>Y@ohwbARqeYcm1^xR zisxqoS6(gFhX*qaKBr~+6{U18_9neb(gy%(K)&_1Xg0Ad#n&{lL+gkc)tF6JFFsT& zO;^g~cH}RWpbh5a!DzG0mhm~Bu&FS0%rM(z>;M|M8u$1tta`HpV9;klo}!hVqc$;q z;1|QOHyE?aUD@9*ZRIQZ6^ED3CO&RY5)^$z$}&^z0Nqm{;`Ht_1ybB4GlcJN=MQwm zBZfuvOuSJUd|H<*7UR*I7s%l&hFItQ`1dBM%0nO!a%cpK?uVtdpkLrIYP7sZq3YKz z;a2P!>4J+Hht6`|1?d6mpdc{bQ19R9^+mj@;IJeK_P9M#XpXZyaU2l9;!aN`4^%3K zUfiKq_cG!;lw*8MP-9%-Jm9Len>@CdCRtv)4=t|{)*=~D-k|_8D@6(oug2yYG@-?q zK-@FVT7nuFn@=qzia7U26I^_y$`w_LYhS$CSc1SAS1aTEKfZJJnpYF)+CSLKUd)-FO9ymAH4(neNNU8XqfewkA`}A;)eh*&* z33<{av=pvqz&l3nVXXR+%!S;uPIVjLx$w)Hwq^R$@XWFT(`VT>y&5}U3B>LoZ48h% zql#z|VPv54@rx}jef$4QfhfYg3puP7Et-WoOO*u1-_Z=inu zGf9eW+9sJp2Ua28^aWN$t(})bKkDr(l=$;&Qg6gH&i%n%%qZJ!x8;~V*O-!|&gvB9 zb@GRe+g?L6pG;Zg5>Ky0E1j8(#>5qqkz{!(;JljexxS=iuRkyEBl$zwi7YCmQYL~$uV~g(y58ZBFKkAwbO}V34E$HjjM7`i zMHW>=E3M*{_@2Kw5~pm0!c>#haDI;(oqlO z(RN-+A>VTGv`GVudlJY&=gt`^53yUhd;W^kd(EyQ zVV+M;_P#*-3RU$TcdSC&y_sIy@1?>l?Y*^*2UV>Eb1e)y#kmuo@)b=EZ@sRnTwmm5 zsP+I2DNvIcRZS!HVwaQCG>SVTTvIYKk>FKzPh`@rXwu&P->{U^_5IO`f4OUTISOzSJ-Tl&(Gp^~m*AXT z<}mk^2(C`t9BBFRJVj(a;az)U+H*IRkc?%2lbvsJe9mYY1$L`HX*uLTn5)g)tfMX`yEj*tI;LVG=4#|; zI|YnttgPFTWv7qcOzGTnTmCVHKD8iG=Jc=9a+#=9{LQ_ygECHZ-zz**q~<{C;f1vt zehBm_YD=PF(fj$z&d+(B^Q3O-Zw^tcqwp`h;|$aSV;HSKE}zf)mD7|@$LI?KKAk4@ zFNoL(Arr_Z#q5gF%6A@7in#!GWgUad!c1NInTg8nrZsj}u(O0z%E%{3w4yGu1WhOdG) zEkhdcs}+yg$80+a;xJYX6ME2KI31RAo9Ay?zm2d4QpN##TJ1SyCbg#GOQzO8KEx;H zD}=oEe+nZnGnPf|R5fs+OZI}fP59a{`xs?FLp=1E{6B+Co-NC)k(V{oc4=)NP3E}v zzwk{aonuB9W26DeRk>CwZ8#S4U9O3zNeq3!f8NsLx4oCb63cl^k}W$Xw6B*#$k-(* z&k?i38SX3zXSyu5iMUm+H`IsNdAuWhifla~KFRIMex-p9%@^VF2SWjZsGp?!C!|;q z1sZo5p$^p#!10=}85+q#4S0uhm%&ul6d5TqeS9VXv%wrRx0DZ01y6tssKs*og^Hg{ zP<)B`s`gst*Us~+OCRq9ZFoT(U+1!mW1unVx~J=){W1{_$ddwi&25)!%3^-G#~4IJ zzIFVWa+kgOWC+H6ie`N*81!1gbM@yD4s5RjAnFahd&6D&DviY@JqjJj`gH_Aal8BfG$QPh6J^a z%SRQ9?lBjaRAt?lp$K%joNoQ+FqZZ?%~2_ z=Oy{QcQ&#i1tQ;}Z>7-MM!psqV8Z>29DuR72;~b$o%jA#8l$gN#$4U3!cY7_8~%#? zm&t!Y5B53UZ;8`mV#dYkFo8C9ofOOAAoCd00nEW6#GGA+M!^D97pqm-5uX8BQ+8cC zvk;|A!_rrt_IMT3)AaYnj5xR^3}rI-PVWJUo7?7 z;D~U}NtCsHM3|0N-Ss+oi-=w#6YHlA8XJ=p$Uf0*+|EQ9?ogayrJg_&97H;2V z{;ScBrXDJ&DZ|TXF4Rt-V;*=H#P+TPR;ziw8%#erPpZWCr1_9_05p6X6_4A#avw3;PJUw|LOK+=9f1f%4pTexcGGCV7mX`F*epjC=AFCER#t z=pw*{hm2EuxTL|~JRBY2nChK#PlmtyIQ7B9yPY+ z)kMTj`yoZBd8p-edPb&pxr|?vfVBAaB(WHiJ|O6n2_zo*xL=pQX$HwV%(TclZn5m> z4cz=d{hnE&jVN3maxlgZ`jwTEc~q`_3e4&)+3>*cdUkMLy@TZ^f{{mNP4{(gK8fsQ z=@8@TDSCVqwR!$o4DPtvdCE_KoV!aP?r7Bh6ms}O>s}D5zPIB)0wjTEGM?_xQ3#5O z@CHm93;Vh+#k6rFoB@3lu==mdk3}U@VSIklX8KU)`Q*u}^)hTtc3yHe%97B)>dwEXqPg1oT+Fp?n7 z!ogR>#{Z}#1`RD?0)Xku6#Y7X?~byzo)@RL_s{VY+49m-zPuO)c%7=1jio@cK)h*c zwWhcAPg1Ouad?0QM4GQ;8D7r(V?>^lu`FYATScVm7F9i@e$DE`v3wq%HWzyu-L}hQi8;@_FNoI@9{BkY@kwADf%0>f6RdLl%S# zNMbB{)2#R0>vqGcRwtoyB->9e71?+_x|~!eqJ8@|J3HOydXObv#i%Oj%d__Wrjo$V z<5~O>7nRIMw@#y@fgxVjubiy#$t`GhY)U#WgyT{TTB*h;-F!rQ3B0T+`bocFg3it8d9n~Zi z*8oNDeIixXbJD;`oB8*Fo<=;>4t0w^2n);@OPgkQeT**{)>+aDO|au$T@+>(ZDa-( zjrc=J{m{lYeh~s|^Pw3bDO_=7QsyUTuTw9*s?bd;c@(;l(erD}-z~GJExtne+ZrIa zlH^3+m8+-Kk_7r?RLiaNiC-B*N5k-%zOO1wBnW>7Cwy-Ii5}$Oo8ar09gURe&n-rG z8D#79`&_?Q&Gr6e&_y!cOxWz}yxKK4GWjC~>7Hbe-ET8#!ox2xi{Ln&z6$M6lgWkd zLlhcss)szZEV^taxXPUvA`XEN*sEGPa%v^j36Y>!nUSYArz5Xxs1Iwck?w|Qb)i4m zxI8(>?+R&;LO;kBMH3}zKR?^e1N^FFSKe~o_ULiia@v5hestzCH?Cdk&rEfaT3bFc zcoxTDpt&RDd_hVJ$9hZFR4`?!hN)v34tfG|$wu90}O@e6h)w#so9W0QH z<&I}ECLX^il=0gnFZhk(1^q_NnW))Tfo0y^o1@~bBpe)d`%4m+&3VF{Euju&!Y}71 zyhDF#u36;-Hf_xJE?BZwaxm%wV^XSEuo@WZA;L;?ngUo!OB6LSflqM>P-Pj#Tph{F@)PT|p)T-#f`5AAVeo*G;p>84D zd>(T14{~0%5K`f|^vB4$wz79g^5bNO?UM8fq?)$pVIoCP=iWr!3JSmdn&k1lV02*0R7orufXr7fW*8Q%uDgHjt za|X4GRtCIKnZyNNdjaOT>vbCT{HwoEz9ZdeaAfX_^g=>1&w00v4|Sj83CAdToOJ$V z?gYiYoYS{@>`h2*`lF7^!NN}?u`1yJLG^lWNmx+2v?d45piJnL)b^h3=& zhsja1+6xi4u{Yy|+dh7M$ylDOO8$lU10#R)w%iV2bd`F?lauPAYm@pNcdAPf?XwLM zP*Fq7h1$%7lr{_3L-sTd3%i|%Cy$z zuK_;OF}jQkenSYQ<6peg9}{s+wtmb3$87LZte1PXJl}Um>Tc`zyqm8M+rWx;O&ZpA zQ;%n5%KAbcplHstIYX*}Tmka#Nx7r8jQ*Ye_vSS3UM$RiM)^hH3B*GI{#I#|m;kn# zrWD{cTv(R6f-aOK8RCls{@-<_yux*UfyC}l&VrOf1dLrdF5ds-c7z7%022YD4nU^t z&p~7EnHo${OW>0_8*`-az@JS2z4$;d0m@Q5-lE+}1!m}|sbdc^6cy9Es>v6#O|fn|skMH1=tC<)l8W3ZXlHKce@NEY9o2%a+-)XbuxN zO*u+RgVon}pH*XVC+O;$rO#6S91|OID>j}op5mI{XU|JW2NZrr)kImVJ-BTaD(xtv zfGK_-_10ur?06T`4LnSJ1=b!H6CFkL7LV@YwEsKExs{9;alqX)OkPFc`8pp+OwD(> zkgD5PsSO^qt3}bH@~nQ)KS@hGa6n!D(X>84u=S_f#ezm*m+37C>g+ysPodFpQSsg= z?_8r18|^>%U*8A(`&0rZtNZY@<4KcTw*`6ZniDGp{FZ9@znqT9lKINR4&Kp@+&gho zqb6YQE_UU@Dni*t-@U;+!V*oG|oB_O>P5#5VJtppmR=>vU zCgk~dYLgHqvYMr3>=52_d;j_ngEX%<-(9uEk%NEZ0=YPnwp)iS<7re&m0ehJFF~Nskq=J;W6IA5p24M(Itl4X`Lol-Giv*X0} zhlXsCcH9Kn&Ko1C4>J1KR<0JF{XSPIMB&D_^LS0G0nf>A?3pfOK5H+`k5V)AEf8)+ zOCA^12bwem+&E>E{KbDm9Nx-GmDQXjgVRZ~S;RoseoAQVHydY?pS7+aJ%e==M*lfA z<1O7Xr~F6d6ss`12 zzAv3B?B?fcn-M`JO$5XKCv5+}z5>k!+IGRKfo+ekJ!Ycl4(^zE)31SwY(kfj)p#!R zHn836P=_cEMG&yG7HlrBWa+3}>Bo%H;2&w1TPcwUNjShw0~A3jGD=6HSDcYW<}QWr zH-YJ6s|;l;z;f7E!sd>q$&G=z+?!r7yo{pGljRZSEkaaGa*cRBE zm(r5QP55mO9YT7hnK~_B#3U~j-IofinGo9wv2jKLg?QY6MsgwYh2?Jcy_w>q6)^`>4cM%am_xKEk7oU>YQ(a(M`B-BM#(cKd{x&FGKB=)|}n zf|Cxjsao=5h*T%tTXM6P#@%;7&A;LaV?HAY;|pjY9fLhV2*B$P1SV7qqzJ$p4|WK2 zDlWz9*Ztf|CoQ1u$Caod80OHN-+@25{X<*VZQ}Ng>dGt8`R_3LyWe2vyUIpzxl&@` zU4JFBPMi|OY<8o)&=&(75Rq{OCCyWga*9ny&2^t9%8pV1@zpVM2Mb+KH zO{mGRmA8_EkaZP@$#|m^yP)XH)1yA0GJrC*QpI1^0mb*#iTej#(^YB0QZ%Al@3*Nm z*ig=LJ>~pCsFwxH>*6$22K^td1D1?CQ%)Fs9nmT_#KH;X<0HdbSPbGKRyJxnz`0{KH zI#JKaTWhX@xKHe|Q0jAWL~oP{m=(P^c~U6@KalRfj}e>JEWzj*3Rqq3+o!3o{NwHA z04xwm%3@yL3e=@L1=iLhjh~wU(&0YPFUs$T^XkX8VMC_kU!siaGIFbImjtO?o}-rc z?FvYe_Fm9cuL0Lv=1S**#gfy{8_@+8n|U^T%`IZ-^GX@T_;afQn$LlD?9~bVy&;YD zn_lP7HzJp?Il4H)P1CAI^hOek$;R&sE0>DK(;}A=W2&W0ry}$i^@Zz4!d`7o4`;D^ z7l(;8v$xVj=Gs7$HraVG`~5pD=k&GX$WxogLp?V3^KN@AHbQ2o^H2Dn=eBVJ_hzQD zFdLhf9v#CAUZzNCwB#xbu^G!cN?LW<*8si1PTqQb4T6&*__$?`2rQ3>Fxj4_g( z9M+_bC7#JY6qoN^B+WIkwrXrrvXy0TVODUIO+YyK>SG_TdgBHTRGchTY&V<~K3aLs zv|Tr57jBt!e`XH*_0)YMZ0IiL&(FX>n$8z4+Sf?bk7esT;BXY^tV3erj2x`+|=Xk{MYBt zI;@TVQ^POIV+Um4T4-IZFa4ND_}sv)nN6;01F5t7DZ`saO9e$LXZQE_e(ItMm*l4I zPEow*OEMv*&~X+6+{t?Tu+=;aJ*aT<8Y+{Ms^{}Riog@x4es{Xv(<;z(;eKLVOU+c zk*vvRF|_sl_lNzG*r@&XUarV*1d$_X#MJ+6slA0S8N>kE`FJJSR7{6qIA8JOmHSUY zt#`wTEk^SepPzrT*U>P0cJAOEf@!G8x{&@%h}L_Q%$58fmj|FV7#&LkD3;MezbTIv z0O-+c#Sgia{k%z&!ekXgQJbAJvqtz`0TUfr-k$-C*;IFu(Ta=l{)6T^)i0O&9p*j_ zNH_Tk7bG3b6h|69Z#+<2eoc%XQd$E|*!(A5KPq@GaQ(NdC&vGympL=s+&ToAZ@XVCXj)wiNXqGzXb80tmf|@3`4p)Oy(MiLYW=tR!T^$_iHM z__DL;4$g2X%e$}H!0(L>b($LrrhGzH4}YjAxXVQyH};<1%kimEk+U;;h4wbC19y{; z>DVj`gRZn_n@4-pA(Ue?u1+T6e219U1CP5+Z057Kp~5E43k$2XE*0lOY1_CXt>XXK zRUO@W)%FFInw`jD?`_f?(>9sB6cUoABh*qlr$|E;=gBv5^!92T33cY8VrUO+9*Vg5 z1(s>BbE*K|0Tf4L5w~t>9reUs{N;bPV>J6E&e(RlBKO`Pwqecx7i{Uc*g{m=?*VxD z#I!vBVt=pqF_v)c%GAb=x*|p>3T8m8UcWv}M&+zo_D%MH+9M|pboLJ|3W<7<%HDB}WkXUGN(yLa$oZ+ik z93;D#?uO?%0Ff+MzWIF^yn7X0c=pQR8|(F_&6b*cCmSdjq{8P|Ctbaa1M$CsMCcYy z3-~n@>g%0sdmye$oJ1*78%omP3qJ=vRG7Bx21acuI&}8=7dR<*tBQ2@!PgzJfxFZ0OvhQs*EMYPCA8!#@n1|%qSj@w6fJ+?Z zg_Ihxz*!a@9bs6a_VlFTdd5~$#o=CGn6A^GHFbXYb=`rQ1yDS4^A77@#pZd%x9Bhf z3c{X9vUULV6FSTVXU9|Z!Q#Ez`jW(qK)p#ug&$)f&CoZK>e68=o|MF|0Q)DqA?@M9 z*f36N2uW&anFXGDR-RXqWn#?YK%0EOG@^uOiD!&uv8od&{31uz7GIC50ReSbvD+95 z&wy^Q<+%bo;L*qP!fEJD&M?TOsJc^l>gyz&u7frC;l-f)v+C_75~V`N zyLg}P)x0`$ilvv8*TY&Vu=^DR>Al_U_p|P)_9ipV+f2MgjSOitH6o1C zE4j6M{;@~YH|U**VTY(Upgg{Bp{I989XYi&^=We&y*b#sK!r7f?QvOydGDkDSij*s zEOVkd?TQ;9p>iT}Od~1(<@BHyW0kpDI#mfvx?#EY8MU@aYwlsIko`4t6P&U~w)!I_ zqbqhXV##GSt5@)Br1U`0zp&S94eJ#w$R=%bBSHf8eUt7IuI)U}QLq)o-A>n{jA&*1 zn7!A`WwhDyrCZ|>nM|W;(leJ|oEmn@M*cT8_pKk)@~`^EQ?+djcj}I;GaSYC``TT~ zC)Y}8|7hGI*1zAMqE>0l9viG3mXchUWhF^-Cw$|gsH zvDbW|hOE#wG536O6m9i+p&)PY_F=H+6f)6ZoZDLa1fuORPf-&gYdV$E3Q&FPxr_PAhauIo7y5pKb`gt^sqYhzp zCK_mTSG1r1ZG}Sw2G7h;ZXb76vFTU4T${5#oO!5Q7O1;Pu~e8|kTh;w6Uc;z4Q%b; zJjz}Qx}|-kHOLbyKxV&NM%z)C$Y#;kQCfsVw=x4n zz#hnw9uzBU+m^Ol0M`fIz%rD++z#`BIT6=y@qL$3k=VIsXYm7`Mll=%__P8a_BFmmDyf0tcOFiF zVVWg1;O&)Rx5bD;CEowq_hf{$VOe^<07$0PR0b^`wlWRvh&b((6HYQJK&=;nbHa`- zZydcCw$t3-oAYCP+sZ{M&1)(zNF3n+-_ISf=G@t_-;tN< z+sw)E9etg?eD@8n-v9{|fc(u>9y+k#6~+58k(Ny;d50Ak=sa%-HRAj_<62@H$toic zJdZ8>#q&;EE1lQ_TV$LgT~>tZ`)OlTH>ZB`m%p@YIZwWI@-2KEc=F|Jr{|~SQK5~F zB(eWz{I)J-hSm}!t_?)fiJGqfp)1sP=u}xq%Cz!OleO3tI+2`*PKBkl*E)IDcnN1* za95VmV>HN5k`mJ0lKKdu&zDxJZgP36J&7ycD2HX|%ZOdQI5)ecjQ&CR2tru3^42G& zVmje(F5aFBQN}}X@HfAQqUL8`#@?0Mw)x%AB;3Kx^4Rxr$@{%GXil^G8o7W-r2R|bKE7fBC;nKSTq$D+R;qs6-ME{{HUgW)i_ z53mWT6xg9U5S@0a1+E`Qfg91VEUitcstHdRPe?s?20Is0;-U6f$tW=H_2ey<1$$_N z?`S|oV13IlD5@MCNC^8aSEZLyKBI}|_-+#mqBC05%lm*Orfi03wdw=DZFvbD(^tg9Bg)NNbq7+~yyi_m{rD>cJTB_WNfJtyb@!h+Uu@$)^{#Z-|mK$U#tm@dA9 z|0u^lSkZhk@cZ$$z++OE1oRWau4)*Ir59e1&M(q0(yIXH6F*G`6Xk@nWs(~nhkN%n zZP!&_E|2(>%?|ecRGBqTQCQ)BKmrlui#PLh!gwZb>C6B_V-jeJqz>F}EROeu4!e~X zvh%|n3ZvZ49Q}cfH%@(5=3`NoTSqQMrCwE~H4I2cjxO{~IX+s?uIN$;$G2>p6lqWVPJMpTC*|#>*n|Q6cs5e`^x-< zpY?q11|35XKlx4=muEVa6bhPe$iLPPz_VcYI|Rz;NgZ_1y<6Nlf)Mq|*nI zY5e5>R?mxd8LRWB|Fy^GzK66xHKOteR-h(7>0J}P{Hfq^qYnQKxnCWBDbkKEM^3w9 znR$Ncll5SATcoypJ7enX|JrV4%=ug@#6Pys zD*qw~?MBTg|DRw9qa~lm9iBp;^HCM4g{Z8>bPd(fy}x-ps1Az60zTjIjtzhdt$47;WN`n+u`{^Ft+ePoAORNO z)WrpWS<`FLQf3F_6C`PZ*$~jlYy*%{Yk@BVpnEsz9MqJ3TePTR0sACF7Ivl>Kqy-DClyt?6lH z58_guQJjse-h?hAz6YEQ?^jw6f1Xt+&e1Jd;=B6Uo)YK)+n@!0)_)hA;(E+yfV0v` z!OAc0P`$@ZSMRBxlDgh>znE%4Djt|8O;cx{ zCSPAW?Y6lsWInc3&E)Sz9eeqEOoyisflYA5^1^`E^>D62_VX0V-6=kmv<-~zP&=3T@qOQXu(Y(?AG=Lh_wM#WAU z@T$*a*`Gd(qk4*j_$mokIx!5z8mO)}YXpn|Dqw_Vs{#$jo9OMPL@du|5Uk}xS0+8$ z0>8)XpzdJR2L7D`ngh4Ce8;=fy^BWw9rvzstZP>oNmSbfcHF><+0U1uzW65e<@T)U ziw1(Jsp7LHIYvzIB{ke`p)ve~B-^IP_H$Bgb2 z0}YTO=3w5-BvvBnt|bOG?Sorgdm5EEOAqt6!Ce?6T}tnQ%{)L^-Q*#Dp3DYw`+y&1 z!lh;#LgbQwceHm(BEk%P%FOz8W#P`DYfXdvH!?$PB~yutLZ}G3yBbyNSr zTWdfs)H?L1lD`4ifGqVDvZh;EC{qyc;p@1bLjke3?-Nbk{)vX#lW=?kC$y-1)*_Pp zS}~s87|7tDKNQ&f!RzxAX1hMHMh7LAsIV+tlHrys-HEzagI!d3wWGb_P|$tW)qrK; zC-xyl+!ZI_M*GarF5bL{;cyesiaol9+^#cUTCSZ#m{gUhbH>%rV3_*MOLy=Mgtf@$n+cf^ z=|b224zxMKOeS@7J?9!9;X3uV7Au)ei~vLkjP(k-ziWdHG|6rtwi8PQB)%iRv<&GU zZ~1QK_O@ZnZ*y5Q;{1>2rZ_=fjc0@e4c}3)K>9g3OwA^Zzd;J)S_i4BcVN+1UUuNE z|5vHu%FPZMX3K`gffseL{ESlnXoOUuw6akG(vDr#w48zCr!IEtd2!5caE+k=zGssp zKv?haYb$V>Qxnnh1JW8Mt61w}Gp1Id`^dmG_lGS`yZ|0;Q+|X;+;_MbA>!TPaA2$X>#Vd~4B zbF9`jzm6F}#eyOyB0K&ZS$UV*(5L(Y8Ha;7&2t!bcy+WHs(VhKk+uIshS{2BuxcWU zB8IyjRyI@k*X;o*=kqTg!k+u6qpx6QqQH{4ZjOISy&fI1>;a)aM{na%=u_eDygXyv z$Otc(l4&0m30f>kfSw=RI^Hh~Y_(py!&Gh0YG?ywCkseT+x9K(xs;B6u_)%`yOCAP zKk0G7Hmpjch6z)zL(9i|KYZ#;Ox(u6M$P<}$D#5Lc>{)x{1%-GNQkCcpNdpr_FUgH zs!v*JYpvqN#_y!pJ)i-2D%80lu6ykJ$o)}!6)JN_u}|Leq-*zyZRf0Xapaj>v2}bp z{p#E5XL;hf6Es6x$%|5sJkE*~plK(J<@W^wNLc_CS`Bo3fD}t~Y|yHfO%HjL00Kkh zLVwxemV_;8+rTI$j}~fTl-ePI1<*e}lt}NG{&1@FFahoe#MDeDKCT=Cb}YvvD}Dwm z0{@Ac*8zPZ|0o;_8W;>jZ@nSY@yKY7xL*9m-vgFNQc}qS?G%Hj{;mh=Qp{Yytma?I z^Jx|3y*}Sv=tuzS(WVx@KpWlZKQ%?HlBw(AMHtphzXYVrRPz>nzr5^Qk~DZ0Ue3boq&w!|ByIkWM85$&YcwFP2Wrfo>H~)#W&s$Wb71a;pd5XPD*$k!y`aVgw`5OUnYxx`lgCO){Be*fGKhd*8lLvAsCH=i2uD35 z1$4#o2fbx|E!HAHr1u6H$SBY&?gRO`QZpN&%9bg1xo)CTh)#{%mu0inoY)0Z7-wdx zXUZ&VAxfgUg_&x9qS*9NqmO}hhNm*7r_r3l3ITk;;W$`s+cKew!qge4WCxjneW-MK za_q*PLHs{0qSzQ_q}IfOpkia2IdqVuHu{Y|#^Z9A1TqQ-M(BqpGM7zdglsc$b4b;& z;HM!dUGy)bdGc*#R?cAoJ0j!SuDb&1rq`aym1?hxyCGA5=gkhx zkRGG3sPmpaX}E^=c?K3*$FU@zfx{8`Ns^sInUDvXiWF$aWQE7k{Y2u6m%`KXkaUdk zV0^gs{I&D)!Eo)+YYNQAw@NiUd6K*;=)2!~cfT~;5|$$aSB%+GMWf@+M8+n68Z?_^ z`BY!{h4_BoaiCP@L_!z9VjU>324cL{3YyS)*?%+b0Ls-v+rm(3ArJ zQwW$cQ4&>mrdUX$TafJr5_&YO;p4Hm?K#i;dppQ$GVFewPCHO6fK;G=_+J3Pk6a*N zMnCX**b@q;9FV4ZyB-0TP~bcMG1Mzm&RK$GuTX^pd^absi{`Zz>SrWxs2niPC@`_3 z6FcHjF$jJ3pn&ls$77ylpjUeC-v{dfzY_}!eA^KB!~VHpI-j#fpe>jE)86TP(=z@M3^a_;q8 zzULc@v14mxl1U|Zn*#yb_oV?W->$>nFupOsgIll{;&76!^KWhVwD2)euJ_%ROe##C zPaB=rQK&bpuZ1&1I{$PuFOn!Wa$V`U`dcM+D>ta10U%Pq`{8z0jZv)5bp-Wl1E0@p z7ooYn!gvCZ+~CNhtkwzZHI?x2o;$1xsvqavd8yywHR=rkJ2T}zYgsL_*Os#S4UOdv zJWn#OI)er|9m~qGmJh$T!Z;WD*Y0?tKPW(}L(SZM|K5GJ<3{#?YhfJ6L1xF?j=KTn zj9XLEy#~)Vxz3UAp{UJXt|>nQtGGCt@{>kqGxm~RvN5q?Y|DsVMPviKq6fYo*GMmO z3@$3HV2j`BV~KZ*NP?;>yJ?Ca=6tLqA6$rC`L%L# zuR6=`?bhW0226)232B%~!e6s0;V0Fc_sd6_yS~jQT5n#Pob;T#&RAmDt^;yQi&xBR z0^_qU|GQ$C(F}KUv8t1g@3aL+C~h4cei6k5W>OOBAts{8{@Tbb8nm;0#(rvU*orn_ zol8oWbwJ^-{<^ODX5*H8cx_7?m?u*8{yY$=;8szPe+GTuD4N*6E;0W9k3+UXbXnyC7lQa^*_#F=)#+EHq;RZ85Mwi~a&4nCuq zF89speb{xH9Z$r{l^FwcvRirD`gM;g_N?PqD$Wp=t3gI zUyQNYrQ3RMVC2flJC)n_^nL=;;sn-sSdZ79{97rgoO;5d^`6iO(zoB|_{i<<@P-Fy zBHrt11s)i7j4XJ~QG~o$BYD>*hMOMxJ~+Q#E}k9Zm1P6n-BE;DTR#FpBXr^4p7Sh_ zf})MofsPYYn@UP*u+)omRp_2Uiey>5wu{J`H~%Q8)Ayp|V@)CWiucH3D#NCC;i|$v zl6Mxa2%Qy|07les7~z7jMiUEcP&0<-!r=Mzq(@YPtGpz@QKnz(73nwdJNL6D3{4X`+Gk~ z#<=;ho4e5*csvS6U%rdE>?Df5oCF5SL^Q#^7UOl$ zN?K$5cd|~4qf?<5h;-gj+E3ejUxSJ)cDPjgWq8Q{vX*sSTYkL}nz)KqwbZwct=6}jw4IyJBXr2gwLwgP$vu{bg90+LYOxu32I zI_qVe5++b9TZGZsud6lhD&Q8$@-HmQxjpa4SZ5JH0$^WD*nmaSc{?HR&nEMsHT|v3 zLynvuwK^-W=(p@>1zMC`iV4l=hoFYm)TnRea5n=AQ97?jv@^3iRH=s+yjYcV5^pc7 z2~Fo*ceREiaMI}2uGkmsXYq4g7|YByOc^p_A+O*gIP@$H_ z_zV2x$Rs-){bwy2_t3Naw1187o0~57?{O;fX@_n!(lS7JJ{s$kjN%^2B z$s7a}Bo_x@t}^{x^rAWBa4Gh&X1gSBWyAA0Fr%K<-w&&9eEDwt^bPU`2wG*m=miEQ zBoE9W4e}>Cxavs?_i@JPy51V=xWA-+aowzsbt2(yR+XTvh$hx8ee1d<3p1%y5cyyL zgpoihQ3KFAV(n~7gH}9UiswT6kUYt8>`VRx7Mecgf4CGITh;GkRMkHZF9V>R9o5dE zWMNak+5^=bh8%c0$C?|PRA!h|>bk4swnm&d7TtztiX}CX(os`4+#y?a^(|$hb#Rc} z#UbES2b7bI)0bwzdcw8;~2Tuu0BzMXo+&`#^C{4c|(6a@=H@r|!J}cdu%D<8n_Nr8f7B83;r-Xc(ZYI~ase03yZ!e(^0T&v$^X&Qa(srwp%SOkOw0H`jX3 zTqqVAnKqc>9}mclaqV&}fu_k|=jmwK7yI?lS~#?vIe^y4IQ=_-87j$)5&}}b7}OuH z1n^n{m5*|!Ug*w%B}P5qEZ^j>Fgj4bn`>r~+dBh9;77gzrVbd_&ChPX7s~Hz)PoeG zytu!3F@0HaV=rwWfVDdr02_5Ia2IS|z6j@C(y+)Sns@%PquLH1K8p(97Yo#huaCe5q{FVAr5cx}D^m@0?0k=NMj6nsiAT}ndOfLKZ<&7k94 z7IQ~62;G?rDvOyKJR=K~^-=)#o5{^&r&yM6^~}lAjjG3%I6shqm}su*XUT#V1ix*pX7&YuEP80f2SjkO3^vl5kLy&tMhEO65aP_cdDg|9~UadZl8 z-&8XKYK_%*PxB`-;br`_AT6$Lu~kDlsNdl`pd%p|NbHdK!6;8%svt+D1GG0a*fhQW zsde#8^GG0lw|V9oPQmb9E>3HJ;pU|$&fOT}OSBGdMkN)f{P5Gls3BR950l5K+NRL3 zc-We6{4uCg$Pvr&OQIA#50Gp6yrCRhLpDUgJ9x4zUBP}Py2wgbO30EV^#~;YJ%t33 zP;as3cpU&4&yP=z|EBJkGR-7!RbHGFzcikETI-HCBtD)8eEFnN_Z?2N~+$daFX1* zUkYR*I}XRCruW?eYe%Uq+htyT7!2uHHp7PPa(})R|McSkp6cszr2=4pOtiO}uO$59 zx4!(yix|cL9fl;$3t$Ov`oiBh3L)w+Vqic{e%t8Uao#cYn0Uw+_`*k;q*>qwb%P0M zRlD%>mv8@6y!uQGCUspOi*AC8_2YLwpf~cO5mMCK_kh)P z5sIjHlJsY-|UXve$7Ci02I;z4^aFZR?wTC;`+i9ZV{0f($fvu71#`u_k zGOH0jC;;fYelsic??I6~fe|uYz}wgYobg}_@mji@Kw4N4>es!(F0 z>B-;f{rfjWPCLly?hsUKL89M4@3yMHe`&KN?n+p(e?e?ayU@`h_2Fr8Bx(^d-Fzl^ z=mRjnPfO!N@7RtiMg>~NV7~iAqxzzbS+;6X&P1;ejTZp;vAu%fwrpR}%2j?|BtwhZ zVO7lW!2=07J{|2k%Vny9fm#TrFiV!2U=px`;{&C~=1Be*e^NXv@yllkROem8`43Vq z#Ua-z3dx{y|B3(F6#dm*iV@uop(SZ0Q)@sxvRv4(MP;@+&6W zJ@!2x0wD6kG-UHYumG^VS4JL6om#^368O`Z~J zM*z(C-x0odDUNgJ`S}HMVChHQoV=ro7d4X4()6inAZpC|i}=+W4S?RPjdJ>NS?PXa z6DfDHc+AxCgzreHNEVdrOd4aVS)bi%|9l^FRz?81GDkiCj%U!JmNgJKW-Z@Y15oFP zRyF*VAafy6f-@AffC-4rT#%QU2wkdeSdO@B+zf;V;Mg;K)#I0ey*UyMQ|e!)JnRry zr1NGY;F0adz3=7tdOdAOa1$5-^x&eyt+tDA8>xe5;+5cn=T}p2yY@ZV6Aiv9Tn^`o z=y>px3VU+&sK+v^>(zlILG2obXx$SlDWk|{T?*)q-sU^GMYD<($wc}gK-XF?0b(Bg z2>EgLX!K@!@_`wPY=qEhqNxXBcGg*$nFJnxcK3~*(E;;u3%#&~xU|(z7?IHLbMfEY zz3G(jn-b|jb#-fV_>b2MQ6JTWkG0+ct9J&$TC>FQC;8JW64Vc#T1CLBjaf=>L#Bsw z97o!A`5!+)xe{@E1b#|B<9l5lQPfm?n@{0mcIVw4oQZZg>pqKSv?bCPonKaeJL9qj za+DOL8vSQQ?yF&{@vKHT4Of2i4!k>;w`JSfX}`x>7qEdZ=6BvCGXMI=GW`MG^dw%G zn-4h$9hLTigS(HV^hhR7exI&_9&^Lj!hEqT_y1~nCe7jtdvuT%746Ib zGO}f_@uQTq58&Xy7@(%sq((Gfkf7S^Tci8?E=*T;Hn$@*<5zuk~zc4}ALR>pYMxf1nUo&X$0tu+7;YX{@6ag5)>@NQIPaZUDkC#9QpubVl$IH=k2!*r9To^)7*diaVQ6J{->`$v#ks4JbhX*4`4-lD8dH`=g)AzuwAMP1*d6> zkT(xq+vH0oHO^+mrA%Fnf5<8v^f=}qL{~wNxOCsKzHY5nW0 z#_p24r@2xtKj&%+zW)ODzKhd`&Td&MKt^?eAz5%1>(7J4L_a(If^VMS!Ht1-EdwQRykjavkK#DHB$arH9Os-Wx z9iuqr7_*1(GSw_wuqLuVYs(r|&|i5RHt)%G^!YTKj8-j7_do&On#*Xe{rDEvO#OP- z438vF;$s0)1DFW;uQN~Uv5`t)CgQ6z&!vjosmXTVUEoGV)A*EM`1l}AgIae%Cc%!RorTapZun*1mDZ~6f=Sebkt`1Vh|4Ixy%mwTg zkJ>d1l=P3_dQV`G&`?R#d|QFi&xAX%{4JV?QH|L|lK|#?EO45wGFuA){ZW?E2!Ho749)w1cGDv9CWU< zuGRNV2lg%9ssZ&O;3V`Yg~d{rS^4wt!`0qZZ(+mjZLX+N=9P$1yOxm;S7TiTB7UF0 z8w5XX$WUa95c@IVQR21T*(CRjDuhyQmz2x1WtaWJZ~xrjRHHN3H>v1F;tq~V<2~5< zD`s+9q3Kz5@cI;}vP{p{TFCdd(Ht6lC}{g7kGWNfcJ84i zM5!ouMh(Izjc22%w1&uS0zFoJ+)VoJrp+tu6Vc_Tm(*&?ze@VhT%u=;(_qar_(6oq zvlML8;3#G{qb0AhT%P+sx)k9V6{(VsY*Cm?<*5zq`@?wL$nf^>Z&duw_nUf#BwKBC z(gJW6aK~mdS;b(?F%G|?f19G1uCN2Dkm8=RZw^X&A^xt!nZUF{UQ>FGP$I_g8+hJ* z-bMmE_ujC6<4P?PP|YuPt3E!XJi3m$RS4IpUt4-fuC*O?g`iP-tF?XX*bUQZx~^yP zzX+k8ackFre;pH+%PKv){_oVQD^cNvL@&v{$32baoZs}Zod}|VNi=L@Oy2|{qW@sn z`upL5;4;LgqRI~@%T8aP#__y(EHzX`!^zy+tN8-{QR!4GUu99nwW7?gc8&0|ZBb(; z>Ppx$=r-@(&n4(I?n-alQvu=Y6y%+K|KJ&P9%iJ9plta4aQ$xPxLBxMTf_gxx{kVL zP6KY{cSW@#qL(0c+vTBIq;iX@f>vJQ*ZxLy%;?Weq$vCDkqV|q%j+MaYZF|ewQE%! zj@;X0g@4XHTv3c{+Oyer{dM`}X|2EElaHEfo6j~hW{$7(eje<3_?4b{ zxXc`VC+htvESvf09zJsle>ro!!~Dat;S=IM1m%ipNoAyg%imEAainA7pY_-Z37V7G z^_Qvm^?2D%RUEu4KsE9B*Qv(&k=z-S^O(NGwMO~$gNSv|{XO@_xjQpREJv)Ye4P6J z{a;PKhxB)%QPV0ET0~;SYnxgEnOT0vEvNf8;KUo$N8&#&mJLps)MqMFA2xh`riLxQ98$@kKJ{oKT|MK^U7@dO6B|FTI5X+_i`bll zcV*haABxuaYis8mEjN79F=}Oc47K0X!+sNTUGsquJZxGG`yD=u(w#x zI$_+{n>?x;(z}q)rn2as)y7d881LE{EYToF(y3`>mR+?zC5kllW(Jir1FEijS*By- zp>W5DY-ssb<9|LiYJim0>+l{Lg3A3PK&+rwbRFs5cAt38VUJj%P4@Y3%~Skk_&#wv zWt0w%DV>js4lqM(PZv=m=(!1!j5wbhN2;%xpn_77(GPtQZj>RW@ttybR2*dR8k^wN z<9^uDX?M6Gty9P%A5=I-67ac~B$A+tuf3pX6um(8r#8@k{>70iMF_@S9%JUWHjKZc zLhsl)}T1v2{hD!^|Gpv3wAk_}?I-u}9L<&n0UQr4Az?Sq|)I((CEX-7Y8Pkl9y zg1AE!w>IR+6HD63zb`$Lq10#;%<#fAZY-r8RPN zv3fL2B}h1pE4jF1{sa+pF^zqUB>G-Y{zoD$8zdXyQrGtj^&;i%VPe)ezVxrq3JjY{ zCp!v7AfrjbE2$y_qgMb`YV`FoP^pq1;{@r&0D+)kF`F6LY2^;5XNjbOTV#WHav{~F z0>b1Sky;J&z&S6HQqoD!_Z)ny2@L#cP!e$3-f+L9(iE%AciLYV9vu*(l}==Aj3@)N zRF({mszq3?61ro$)wVcf$2i;A-XLbA)f^8Y@a%?O*%U+OqL(E@V|K!1(k6?%0Yob~ zIs3Bk!CS}|fmo3{Neq6CJ7_=;zZpZA*)BOgU-S>Lc8hm?<;FFZIWcz0-kw0dKBr#E zy6{101^IV*j67$awFmhf;|qxgY3zS`4B>0vs&%w@T7UBT_@*GhscB^g$BY|^E$dpu zsn7rgfasJg${c-$OMlTeV-uXNzv{7t^z3KG$i zpCy>zUyqjTFqwst;&qp$_uwmIe(`@1_~DafX7+OUn?~fIU|S3?L;c6YKoI2%u zH%@&&xIQJCJ0{W67fUxSSI-nCw?lKMsv%=)SPL*^=iEkhKC55)HC4ddGs2pj&yD4~ zJw98SQoLf=#=vPWWbp4aFL}}Ek?Pw8oOT-B7amY+qwPTWD05CEP(g>b%aMxOTIj3V zj+Skxo*GVFiId-E?D|Lk((?QyfO^FeKTQVc^}M6>v(4YMZCPie2}l=C+q#3$VO ztL{M+sbUb~11+T$7nnwL2>UrbE6*Yh_Mrb|b=*K@PvyvNbcuq?FM3hHOrY?c|G>rm z7JIThOap_;=!&d=Xu}8IGqty(`vB~Cw{`H2%={Ly-IvW$r*N1?d_?8+Q?1=KSM01y z&=q~Dww}@Qk+N)StTJ<^$9dm&ppx20{-Mc(4YG6Zs|8uj&i9kJ&ArcP|KPuSPQrt( zO_W&$3EH3k%T7`@9>!Wrw%c&+RKKwq*0I&C9sv;-@hd^0?wv@ifCHRO^;hc*he+ zb9_v*D8aK|$Z~FSd695=+>oT`$6mq0tev&en|%tHjaZT=-T$5V0Jv@?H|c$M!~SnE zw+m$u`enPJNqXNcJdIK-M>YT^qxp}3hf&&v1s1NbYlue%R{ljAbnGd^%wYSf1k_9J zn3N}gAShuH#r=MugZ#vO0f~y~>1pItuKMHh3q#B(2HBxZoy)O>cxmUgM#QF+{(jc2%{ zVe=E0@~Tnw|7bePu&BPb3lq|%D4j|p-Hjrh5+Whptt7$9?2nl)yt2%gvIkv>i{%aJ8%Rl=r(RE?Dj~EmXJ$#`2rB_e4+V3Pd?QuBu!8189<^< z!JT+638AL|T6CGUi%-~v>*K65fv3`wbMf$SD+}~@Y>N}QnSfmyt@Zrf|IF!Tj?U^F6%H9%Owzd zC5v=y2LXN$onG?B){$Ge)X+|J?6%FIEu?crSkfzckJOa5&#K7@UQ$-0r~Mol^rH83 zLIc+GTop;A3bQ%agYvIMagC+6<9jSX%0h=lCK{b|xoyhbK}7d2!?WIHq^<$s+J0iM zMh^>wiASad{*!tvrKG{GFpPjA<6`v}CwR?qN~YsM3*<28HO4K7!l$-|8qWBN>SMdg zm#G&It&F_93h)X)AFlMX+*%)Fh- z>u!#Pc>6sDZC|uIyOy)Gs?^(pEE7ULh)nKDBrEIFisbP$9w> z=#!Phz9+r;Lqcr&3IV3{*G&&oy!n7xl^QPJ85z1~`AA67xbC%qP8~qq%9{+ch`J)b z^z0Qc51x9``_fvi1!9!VzL-Qybwnuj)0;#h5F6h^WyF;h?{RJ97vToZ;wZ2qC>NV* zqIF0=0sU)n1n!}ZP?F8mx+}$P<_0*ICxO=>(6AiUCBdu=qGt2npiG61(^FoAYYf>E zLBs!=C;{0zxOQ7uRG~tsK0yNy2J>O1P$5Q@<-4dhQ?#A+g;@GwLhRe6WmoTlHN+jn z5k#@Pfwn_o4~=-X0VE@tbDSyD5bclp=j{e3gIifwzkZAIo2qf8q;?^=IbOr$^a{PRyuh!y)WnbLYKPq(<$P@O z7n7L{I5FuC3YquJ)q zUmZP4JPPW1FPD+B5J2)6l*z^5@akb(qZElag8sMY^*Fk(?)|XHC13e$SZp%qiJ-X8a`c$X2g=qAc zVETxlZkt#R(aa0qS_`z-d4@a9GXIqgr0(>Z@c!C)FPoxL-!%aG&PLI0>`OIHZ_SLK zZ^yWBL15(kW15zKWc9MVcA4$mf?QuW`<-Zb(`2+ipah~iR(+_^vJCRhy#L`#ssZ$6 zVk{EXO0^U+2h02C{sW5QHtnOVTCM|t8rK-$Q!PXZHGRU+P8>U^-V@JxGIUDsmn}U{ z_e8Q-q7whallpzjrsd~M_?4!hp&diygqlOKN9wp6uKv7zQ;eN#@AX2Vm@iJ9K#(2^ z*1oaI_5rd~Xi(Ho&G}CRxMEZkc*|>~`7Qe8X`>k)pCfwg;j%NJJ4Ynq)xUT@G&lo1 zU8KOq+g8`&^Es*kM-Z!Y!mB;%S^Lj;U#V@H1s#?fF7W#Iu?%w(t#$usyj$v8i=Eb* z;j93*VU0PZx)?vS?wUL7aexAgMoPy+zGlsqi$UAlLQy02eQS5LyYq<%5|D;i1L7tT z=RNh2I~PgISi+){^JiHa3L#+~2c$Mg&5|BUUm|&CQS63^h0I$+qt)(0CLsoB7$@?D=_=`&_!HBjw zQXkInAp$TV-p|j{f2!Zs{C^rxaRDKef^nj@zjap<32!Xz5gcDD#_H7mS=!X41puQj=yhHt*DeD%9yJF;^;GIlDkSj|~<^=7Bvtnb$!9hr)Q9&a&6 zxL5_pyxcvm1yELpv&K(GuRHUynjEvd$+u?C-!}IWojuN?^{2h}%_eU%dogW8#}@huM;dr5?HbRLGd^(HRIVt# zWNL7u*sLBGCN%Fj$uv4~QkxS^*_OyaSOTP;13$1aJ-D5m%9Z|=d$~3H>3-N@*2*C_ zmc0Mr#pZly>GMIK=7DR+;{g;+!R9~i?Vnz)J)EjZ2fiP$VIwAB3cKhJkFbulo$CJ; z^A>Q#jF|V+C=2dU`HOJ?3~y1NR`e57P};Mc<(_f|D=1o z-`YW-dUR&zweh%8KUFPN<2HTRcKe)D7GUj*1|uMgnR0W|y?xYIWj;~SlC=7B767Hq zcWm&*zQxN{zx)ifD>d_$1Up6*@qJMz;g)dXZW{~pw}--d9I6cw&+GraUol8LU|jUQ zq|I@+40_$!qtCyi6?DgdD?ogVcfSPEai(=8VDPHMLrHfV3qtctukvkdH4^y>EN}By ztbizV<(DKDFEtr)_t=0>;y|;zW6&y&K5&H!-^(-GA@Anq%!71kV0JbZC{;l&?@yQ0 zr4B~c*sUGDt>@{D*R00HFaaG`Rc6YRo z;B@kw=O?rD-_gedPt6^zPATktq{ShSSV3XcKTp^df$m!5@m||vb_J_AZP6l-!gnmG z%PJ87x=8di6%{z|PK$d-TmdAqk+Nt8aQy6TfV|!Hcgrc=Qud~j{ABFW?soLT?!b?N z6cx`o=THRULL%T%-zSibf!>!;$IO+7GX*!Xvd40k7GGb`0W$YNh*4iXDN~yC244lz z#VVMakQ4*+yXaz|kUUwzXpQ-)j=I#T{W|%>Sv0E`y0f>qmo2u3UT1X@CL3V(wzkme zy`@-uji#3o<=xQRb*$a}sFNiI7R9_&8f)iJ9_BsP4OArRyYfm&U5aZv?8vNE$s4KV zbwKOr0>)m57GxKi<-mT#=o!Yvy&*NjU+WG7k3O!v?BN0m;&lFIO8svjL)53?5sL6G04Nt4Ql-(6()-tIHhu0MstP(^-jK;g zlVNv&BMWdqoaogBd!wtbV$wpbg^lYX# z2MrKu@`vgJoae4D$gGQ4Ac+DOz@J`QGoNXBZW=N)8GXFQK>Emi~LvxU91QZ zKl-Aj@;{br>t)#}Hv%lJ)vH)luGzK14{yc?L@X-+L?`uYd=eXT1(VFgABT3oV^W+K zoyMZ*9klTx)R@57#I@ZpisxoGOU(T!z+gZMjsr@3JtS?HV0 z;Ht^5Ux0IRzy6~Xt%&3SbtsFOPVbSjI)W4@k4(V<7{B$5F-{e%E zRSnj3*m-v0Gl9K>0Cx0pXCl=;F9g22LXQ~0(1#WPE+Xfw2hSIaJMQwDaPV?@9!1CH^EBcroKMBX+S(5C;}YhlIw(nEJsF z@?RzKXv>^OI(DCDTZW*sZ}7T+0kVhx-D#v0Z?@FW!(RMZ4b3jgL9WG22`Ar-vL}@D zJqw@v_cfU7UhU?Y1yJW7cx^6gR-NBXFStBZ#BQMc@rq8YMNozVu0u}6Pw>ZQ0yrWQ z#hOp?2;asc)%wBQ*{T~XYC7y|Q&p*8-7A|%^QquhQ%3r8JTsBwTR>sWxIydwL~G8Z zKM4S<)j{7^`#|ggGey8hwuW>=xFtJ}o7by$UaJ4q7Ya-KOpPp^A5UxB~y` znWYM%^KFVOA%C$rknzsZ`QjY%EJT-|?0 zUiDxIv5nNF%LeB6-zpj7kWpIapJQtpRW&V80uj;nA#hU|2XOP36Br(t3j+1cIV6C; z1^baQPoSaTb7U!<3bE3eQ_u*)=<5D8*q=xMj0(j$ZmU6>y=&OC<0rItz+1*W4$D zaVid4FH|G2courHsd1p89`aPYl6_Sxknm8rjL}84&oqjpTZ`nL>Sxfl3JNJkH9Y(`f*oD!oDJ!VJA1VrzEcwRm8OfN04U0qR0hfA%mwT5>3*2#h< z1#lO#2ZI1lqsyXuGC}h9U}<_vw2@(ZE-Ks$q^>wi$=yOqBu5yA+OLJ?GR4=jd!Wk- zhPVe-B+=8WF;gv(TF^dw4Xc1AIEFgp18Q44Q=YM7%h2rAUzO^;x4Lqz!+ydLI8{GA zg2!1C_;MINPCL8KJqubZuOWJL@7RPFw1xu^jb5Mzkg{Q+(X~Fchnm$F085EAMjNIy z2V!{!k8dq%jb9ak&-Q2I7RUfHq0teNc@`h-$91>t9^-S43T%%`GQR7$>&?a>pEjI2 z9{bfSCAsJ$-K^P9^y7SKbbqBB6q!`L)`iCYtZsqU)ZxPQ+q14D$^#iam@!z<|EsWzO)(1Hgy}>ekCJ=t0R7 zOV^or_z^!HmWBdu`&GP*(y3wAyE)yZL$1t-M{tF=UlJhts~SQbg=Or)gfCeTcDfU=0Ax%^9o=E+{rJOofkIjK)A^Kl$$EO zpfy)_r~kbj(b)DMYn&P2s&IaY!Zj9tUUc6M3nM35@etrp|J+TA;xm#71St7m|Hin? zX^I5Qh{$RoGOIc+A@jR;o)X(4E0_ZaHQMc}{QWnmbYaI{G~WJ(XuXE`i@m5gJ}960 zMFlo;8yhXGc$W!%WNGpI@tj!)BNd=UE@GK^SDH5}CA&G?$G$e!Dl0mfnf(H4)#Qw^ z4}@y{$OPJvxLCKei|T+cUU(Ei13iSstKX^}?LS*C@&=xf{=%q%(SSWr0#oX8jU(ta zA#;upuvD3-cRmdKfc{~6L8bq$I5@N;0j9QJvSK!%jRW~GsEk}CG989UpvOkCg& z*Gy74%Z9DW|6aI2Ut0$y)!?*%9Bq?}R*J`vAptfTXxDF{fky6xVal(T0AmW^6iAlP z&Ib57{Bb4!n;`HtysauU3;>79^k9Q_=udnJAUn=&02z*0Cu^9 zxle*7{x?UMF92w6=F?%?@Z0sKipn5i4Ix?`DqopDS;EYLG^?h}X|OMtt~+lJ&5*JWL81`q-h7S~?#6-jw)<`10A z*{xEr2uZqis_tY*Pw8*1X&>ckYT~hLQl_52Jv=Iq4kQ6G22d2bQG_|i?K1s;$NoB`HU6Fdjb!7u=f^|wvgO^?Q~5K`nl=kG(WF_{|O zWm{@P)EdVLaT=p16mLZJ3*SZUG))G=lcLXND#r&E9YYC>H!wvKstNT0)F;(3^|{;z zFMzZs`WVzziu7a9UMk=!qxf-sA1RO+2R_459%KZ6bS))CH-k>#W}>RQU2Lq??|kYu zd2kt4{d!xdOS+KswQF0dW#Zn-!MXF?-`}^pK;XtGc8<+T`ooX00x4?o#DvsUC<_oN zn6vE83cr|0e-`+TdPYK(vbKyTR?QpL43W$9wD)<1%L9bMk*3MbGr>|1zMZ`2XcPJhuAjZ;MBs>qdTh2wddE5G`nP(w#}*YMRIx7siP^QnB|{kJt4vQ8B31- z4Yu1hMqW&gq4W4PcA|(w59(jhUR2p=i=^QvXC*r(yx*q<&u{$8#>H&b_S!ru_9|Dh z_O}nmi<_IvbdT?rI_?Y|4k?={!)HZEim^mnqz&F-fv<{4hnh{9kF66&jb=X(0n~U} zL=)RdI5E5oOA9@?Lk|&x;$=zydu}Yu8}RWhMJEnlh!c2R-K#Q{SlvN6vD<0n7T;)u zkA&6BW$y5Dob_(rG9(ww$UKus&OA~XX*^W74#CZkR>ZRcTiv+}jjl;};72;*iyQ-- z#?=PjRd)GK>Ehs3g4O22W?YK%ltrpI;NV^#g+ka#eA%#a>Ex*2#(XCH^lu{PepM~+ z1Ias5l-Pg>M)2wgkQQUIR5?EWb2EeNYd*9K8)~-vFI&W23t}5^=D7AMqa#A>u_>)Q zYK)`uNd85`3P-V&>RYQ(JSAD7AWZV)l+M~JCt)dTG>q_-T?!w~bVvQbY&FD^j&_hY zI`=+IqK$=056jP9SUsk|gYrOeFZzUm?Nc4B955Ugk2PBhcgH71M|}Gz^XDn>@V%Y+ zhKpKL@=npQQrHJ zNFv*D$p{Pg-GoF(Rjz77c?U5&ThYbq^!IIQb-AeZhkQgI0ntg>{4^!JThjNT{^V`C z$_N_<4_9Ypdm;G1L7F$kvy1kHV;WNiLf(19F<_2 z>n6-VyUY&2|106Oubg#7wezxz(JDDLjjWPc)!f0O%;ts?Mq~?kDWtqSO$d|R`{ooG zZQc_}m@k>7KYabwoX~mUT`H0PlA-~2?kIYI*gP3FksJ;g9&OaqmhL4Qty*yq5Zfi? z(pOP_^0L%aFhOuK8aIApPe`hgq@kpSt%Zm&_bPxUH+`tNYno{^Q9-!fU9m`~*?{sR ztr!0b5j~c4R_$-j(vvdCDN;W%LP~|YdNaa5F`+NKEtN@2Y%Aqr+FinzheF z;tL+I^w!Lvz@F}5z_VOqf?1UU>}cv!c68Rk$dHn}tyE%9)?2L?7^?)J>g7!$wF7dr zAX+c6xdw6J$=i0C3=Q#4+p7_VI#c6#t9-LWSscG1DGxehH4fW=rjG=wMN7Nc0Q8Ld z+eP3nJK&FHt}6O2eJk75Y8M4?qOQk?@RBlkQ401VBZ z_{ZS%^*j*zvkd-b3Gj{VEjSmG(pfM8sX`pKer52~jX3~3wSLdtJ!Ha=OAJ{65>pY@ z-HQi%Rtsex7#`6Ip$e${j2bG+=}s{F%DPbpwxbw=Q&i+03SfG*whD@R8^G@uL|9qGJ>B4i*U+owuI5@t;8~yx1lYVv4 zo33yy`*;pnkY1AG=g7*KJ_Tu6-%IhrSl(5P8zI9prNV26J){w@1XDVdr_ zP~LdB7pm+=Cozi#eTK}B0V1;G#}>BzLEa5uiI-A2;hJKv3TeIe0mzPx&#RRcs9Cm1 zU}*+UsB-6HG_w>;3HU<{~D{x^mkp`!>WBH&NU4iAB04liv&LF~}z za!v!T%@0eJvE2sS79$y6#PzjilDXG>d7duraB^>OylfWt2HT?~XwvV6{;yoQ=RvCPEvHh2$#DZbIv(rMZ zm}c%9*y*tTdTNN*ah>!s@$Ys_?E_US!Q;cLq3h(zrZ#U4;aJY-xvD08dcM=Pu9~2v z#WsPa`;V6WXILoxoj|B~B(oX1JUSEHsbz=m7gY&!fRo zU6$J4@U=@rP6^%KAqcIRM(u$uepHhN%sbeV7Jdgp9n32TZV-gJPS%Z^A`42gFIsBN@^(e9(PwjvVe*Y6ax^6OxRRW;3ey&qoC*^zfzA25JcmZ_ z=cfWI*0?xI+umUKDh=l?`euK4;7yp%Tg(rvnk4xqSFi8@Dv$Jww2!@)e0S9N^L&SH zeBDUL_wO;Om?p2G@AavH@gK?FJc;M#H-Xircy}#tGgS@`1x)>N)l#&4H-neN{em|Y z)?z;V=#c)-`@!@fCe`?|MBnZJ0N3}WXIrm3RnNDQc1xIbiPjGV&T^c+LmggEqWACifz zS?Nf3bb6iZ)i(}YK^%ID)sr|>x#3rd7_`z7?+y=ZJFmFzd^^$31}|wEJ2$be`~5v? zd&&I0odSk^zxV3cgJN=`)+n0&KG?hLTpdNwoH!0#ac%a;x~kk!eGb4Jw(*3Ey7_v} zj7O3}I-IT*qL0q+eeuZ>e`75Dl})zOLZ6;uJoh`+_MDcaXldFONtNHXNwr$ZDwtAq zv0m@dX<0}Ys^x8QD5v}!@+(hSdvQ&ztN6wb?gmv`q>)hjsav*6@BG8*5kR+E+Z?wq z|9l2%>&f((I2bd&dohw4P-XqYX@$UelK-M`Ou1Z z0w#>HZ9c^NL^&(S@xplo6?~P? zvQRrhwch{}m-4Eg8Udq^s2Dj2C;s#oUMv7A9zN2Cf3S>R!_9MXQp+Vrrw1F1B;ip& zOqbFZcO1W^qtr5hB{J_7W~>t@YcM53mrBrxc+}NMp+>bWNi)Q|M&@V0z3eQ#Z^7+j zgXFsDtF4&G3fiFp>(98q;tZJ$Xc!w6Uh3-P^9mj0=;*c+3OQ`yK4zYTEnnEj4p|Og z?>mBn@94cEMQj%VVN=5j#3U=ok?$Y}ALm|-7tZzrc{Uk$?jXEhBqP8HxNrzfV+kmO zq&q*B_8k_xME@!G--ZnGs2B^d3g}rhFlOqAEf~G0VjY0>n+Nkj!1wm9R1G~e=ffFv zj|8gDNr|2CMI6Mm2$Q=+T%a~)_uxh}i{H1-M4D>s$jw=wpEO(nM?KCvLx$MsX)Rkz zM|zN~P=2HELL{^%hBubhH>lWL3~FaQA!PA}x8?4AF53O5n(hdH4wx2w{IwNIYqdZW zdW`H=aAUmEVFT+AO_YwWY`^}y)=A7*?4ZUHE(d2DB%LIt>CYoZXzaamh(8MaL%jG0 zn?s<5*CZtQ7IEYUim6#66>C!V>-L+6pf}qktow^DX63F(c4|NGwV;Kd_yLc}NcEA+ znBCQO6JSz#{?^SE>%q)`seG-|8GlH35)0J8iir)f5UOI$wZom=J(ifsI`nOK(S z^l1gavlcjvCPypv&DCv&^qZ~yTtS5c!B7+`&?OK5STj_ogBxi4$fh}kZi-q~vH3LL z@w80%g2FG$76?tP{Y_sL^F062zl;gwQYSbrdYp~X-mW%0M%Yq7c~segU6y8n z?5ml~pPy8hp|b$_u=TQ? z^jN;2D426QJss4AA@XN!I5M*5_6x~XHFdF-kDmHJ zk$YlFuLd{%wQ4Sv6;)C*DS~8y39Q>l;~rsVXwKOPrZ1_45N4JjP`b-meJFUE>;sK< zuU`oT5`2M*5H0qbr)!_&+dR8!*Rqy?zj_c^aijjY@a!=PQg3BbMH{?XjU~~Ys>Yt4 z=ExPdgAR=k=FD1zcV-ee)QZQ5N4!IM*xLM?_wP0$%=8Fqvl`v}mE1+=v5cI!(&b%J zk1q?2WS~wl&V;-FS{G7vK44<_#p)WC^zMdF&$?^+m5Rmqoo1ri-ygpdfZuwiUWb`u zgqM%vfND3#>)t;B%#db@hab;AB zl>n^xCt?Nn>fA6&9*gb(^BYrrZC;9Qgq=(!k1)j&10D%^jbeSxQl7F-+^%h;v0fSe zn>lXTIXPEpoMp^@&&V}0ec|gR9{s(|MYSMW{l@}U7fwI*nfCkM3hD?Pe){s-Y3$Mc zQdv!6eESLZjyK$`+Jqg--1&;Vnl%F7uE#>k=Aw1`BpL@X?%hBng|W&>b$exod-@t) z!YBcEt8|**{@}QXDpuZX@cLT?iVcpG>QYufimkzM$s-vOGZ3RAuqiTUw_VD{&}X;3 zUw=CLYmz|RBIn}S4gUOe3DoAhbCpDH7A|u~UK%&aEsnI{%-X3zBF_?C{>@Fk?YY*C>!%2`DK4!ny|dxk4L~_aOWF!5B(}hOmA85 zaYPmba@--udo{v^D`f>BR+)F7z=1;LHgdZ++v<*n#<-^|Yf<)AAacW277_GfD}w`> zkGW(Ney%g&w@bGN9G$MzDI{3Y2pypDL_oT?|6%Lt+;9*tYR4LZW$u5IYB)vYa{Pnj zBjZECC!s^}>NpZY&uXby6pF-|6p9Mj9ty(F-iw9m6(w%mb%@aBl#piSe6N58Ze};r z&c37Tl;%q80W(X*78(vM#;Egk*Uqxo*S{curDdi$nd zS5W_U*T_4;%&GcZayvdyg7Qx7((9>WroK+@ODRgnCI7#)j@e#glG3HXWE_i#J=~>- z*vxr@xh|W(91R{p1vd8YX{-(L1AHe2t6<9JJNHHot&$7ZB{3u_hXfGm)6U4kbI4*y zW5A}ugEM5(_~JNW)9*9)u!@62u=I)A~o?~rS#kujueau7vKcT-<%qcncfiMT%u{`(B4 z`kD1DKiA#T^j&9uAVGa9f|}~(=FCM_VBB_=+mDy+OmBZ!rqkv~sZW2BaQ#z%6w>VrE-Bt`-0g2^oQ@OQ_R|nz5 z&o;csr?FnkZvRKKVdG7zqCQz)a$yxmRlqEPgTFO@cWAxz1oS`>@kHQmS6bv^rjeSr z{PUL4g9=ty!(CU?hY&>lCG=+=vzb=OwkS-$eDo-5tNgG#p|;_m(Htjn+z!hR{xgyZ zdJZ;diB>;0g8$@xN0u#d@u8hpDedO|YjfehIM0-%QI!AxA_C@c-2Kp6CZ3hHT z<1B9&Kq!B6J6#E%5BO24O2XaBojgya_Mt@AaIwoQ4XVwChMIMLAc1o$@Iq!~*zY?a z8_c&N^lA%oI9ymezCMKMz*Da?YQjN#@p`_@1to;z4>%ya~`Bj<@wRh?>hdD$TDE- zxwEB-)(8D~B}(jfF0RasE7s9POIqUh)lo8*YhSzRNu*N0Fx)IL(Up6=lW)04d;n)a zMS83@O;)W177@If;37WR7XG-x_;hf7;u0sKXO1J&0NBvJ%4}NitP?$h zseTFk{V~K5wdp(ZoXbW^?#O9xm`GTTGWz**+Le{Qu$&W_MtsAe?s%Ky%rj|W<_q}i@cYJ zE$%H!*|3dMGAlk4N#svAl=a_AeR=u_Xh+m|LAR}F`jfxwIK0M4 zusR(Igljougk6Tb^9xFfI+9F&&7*Pm z2_D$~Nxgd0LY)Eio0*65-^dF_Yd=C;d?2kGl z%VCP&3E``W1R0HlX-1Nx!!3DWh}Q_7?<0v$GZG>1V_u?tr)u8h4;9mS)CxO+JH--fP7yF_eK8W?U2AI6t4wUio%+@iCpir z;>rN%aRoM&ML^Qtss$~I+k{x~ik#}b&Oo&%^xv^?mXE`*9KDsBe~o|fty!w$j-~zl z#V0|(Mnj?4#Mxo<3^M&pebb~NP(7XbbTi@a6!WqD1dGu@1 zX%5-VNp+S)jWEC8Qh7y(>-Pac@R3n7A=;g%UR+ev#r5syRqM2uyxX>U*8|fG@6G4> zy|3p-ccpyC7t~EiZC;A)wyRp7Rm0jvwBI#L`X4v;&je~7ev&z_016Y5*P!DySEgi* zHId&oH(-k)o5tdRH%iCiHHO{-tfP|{Aq*3}GmA0tWd<&2x08DUOf;6O?GAlH%&lCB0ui$>X9qGEu7B`Rz{9gqwik{sIsPgnP(-pn(Tv!)#qL z%OvapB~_efl*^*;ETYGnR2O)xmVl)o5o0KxVusYGgD01~{A=WPjKPgYr-zaz))Q;l zoUq6u;hCy=u5WVMnBiXuf6%&o{Oqv`EwD^8OanWbKse9ef5ZOuRZfXrP81kqqh}KC zR9;jkd|uAJxIy8Q4a;^MoNn0vo{HO~Gd7(S&iiqDqrZArn?HCBusKhebjjW2;M6TC zFO4+z|J@f8!_xm8IXF%)(O7*yks>WZw`L)59p1gtrLWbYtAkpw1pPt1>N})mF$x80 zn*q!}HmkpZ@$p4}Jp%c203|kl)K6gDMJXqSBmVJU(yyn(gA4~g??nw5441i#aHhrm z+_QePpc{Kd%U_^FjP#f~&4+t?eY2y5HI@LC%K^-{LHWU4@DigO-z@?!RUu-VtxF?a zf{$Xsz$sy_3pl(w!SYyt11(B=6d$0E4g47OBYDOQLTYi(O_GWZ*7WD6i#;2(z+4ow za%jju-Q8W$7HDg^Kr8lCX^EB3IldIl30z{k%jKTaz{#Cu;n>;LRLP&@iuFvc7g&^v z&82K#EG%y@TIp(PVWueNhOa+T`uk4Bc^q2k zai+CmXU`5jC#}-s4~7H9iR%I}i?$`skI}T!uZ4u-+y3Qy5#Hx6YOY&$M$AwD+c!8+ zeyl)0c;_FZfi5L7824v{zrZ9>{T)i6ps@~eQ)vEr@#1AR7_~V*k$}7= z{efuMv<#Oe0U->Jn1@}-8TKx}v#g@FONobFjgLTPN8ZZpASzG6wWk=A$!P6XQ? zM{%>oWqve!Ee9Z z3CH;Yoc*$n*DPi_h&ZbQSxN&v@y=Y@pZ*Tt7aN>5m-b+4rr**B9}jslGxDz)U%zSl zSnb=+5fP`Qb*0PWgAa;-cjL&Wv;2GN*n;a05}EdIW=KG1i>u!B*oWm@)o zj?1L(!};az`6tSwqjMNyCNSlaaK}?ld*C|@^MXrccIVIilKuhhmKdIJ_>9f>^6{R5 zsZL=9zsJF3J|N|tZbR*sW{}TUiL)cTzcVZY+Eqn?QOCNcJfM*A6*ZtD-L2hGUf9xh zC2^Kbyk=;=Q41eml;B}Xy};(Pc|Wh+#Je>{v;8FuKJ!#|F4f#JBAksV^hez*T~3WN z*JbY)`;9D3%ElC&AvOD&vI_;hE*de5s$ZLvv*v_-WAY^f`j%E!{Xhtwi1n@-oRr6- zeqGg-+kUF%zl>QO#}(!z<>oGONX67=C!F4nd$$dUu?V=+sSkQ$kIscT982axcKpn} z!g{J54l**;%&kSA=+C>V$CJkdq*GZZ@QBgrV?~sw-n|)c#pZ8FBCdl}3$;AA4i6yo z${1*#J9z>Q)8vC}=8*1)j?6XKm1Mgbv+zF3amk?CO8T(Mk2(nKeW}NK+nEGV)5l#w zEZ_il+X2_l+H=$Z540JCn18V^Ri$6Pz5K!GSoibL_(83p#CAjOIqYdS7Gs!3Z_$xx ztfKhv&C7mQ+Lyeyp8X~m_@A;|GX}(()~wW3W*$#-Ic_@2`IL7z0Pp4;f0l&dL)cHl z5^k-*CSB`Gc(_~O+o`>c$m&OFA-pK=Ej$I&x{$$P1tdQ+xJ5*4uocS;B+dd5$*6B}kOyhP-z^;B? z8DCmrjDY{;esLrWk<~3bSG4f@IcR!}$xijpU2>x9y{;uqfO2U0v*QENAQ!3X&7u9c z?bEahqxVPChb4%Jbv5E{{Tdu>Z^rBoUZ4=$MGtq$ZPti&_I`yP9ym@)T?=WO?k5fe?*f)KS6$$zeT;Jgv**(aM>Zp<)m zLLn#Q5c5Qs87kr<;?GEd(Mj8mbHkw{b(R3b(;AF`>vT;kH%l5hh`2d#aqawgcmhQL z_rTNc=fvGAg!mdOPaYX}nWpwkGyox|$4TVv)j_TfM5OwSv1(4!=#toofg$7<>lLE>9!5ScT5xyPJQ2aJ?yjB;_7lfWqXI^-1J&~@Q)-Kax!GSSH?fam%O%Z=Rvr| zpTQSsS~hY;$$K2I89>_$uPyA~&$|*n)4$32)3-$u{cGss#bcgvZEkeYAdiX>DRIk& za}K*|k1_Aso{xGQ+w>^82I65SJ#n?b=X=mL*ApA1$&$rKc#k>A&Uw<(;PPv|LZG8# zTbvC1b{*+E*z*~al$~4Ah={Xdx0Y;4xPlqgyS+^JC?8p+1$D>E089l790FkaI;mR>jnmGmBP)XM}$-Y(#_p%X$0a^0Lb zVEbburEv#Elh`(43@h&MF@2s?Pw;tBf0ZFD%V-6%7`Y`X{GqdL>VXv;@J##(8*LF6 z)|2oGxc?45TYR zjK5cHgDpiigj(ld<)P8*N@x(Y?Wb=JoSfG~jDItPM6pWnR(Ci7U)&J`Z>uRP2=P4r ztU}>EOIhW1t8_rvJ;7vT;H8y?!7wSn3xFSc(mNME8FzU3EZ{-P@*7NdcupQIKvB z7@qf-% zYQ-ZijfVGjltp_w+B(5&JAFg;e$A|9rQ-eN3C!}-pfJ#o?9EXG_^=lLhAsG^UL+hx z&T^P5DPt1L!RehI_^yB64trzBjJH<$KC4QEP)a&YO}#7&@2tAHSIY6mL#KHB&tC2Q z7Zx$xi{#Wo)5*!xjb&x!U^{W4mW3~X^T*1%(D4~i0fOCmaQ;!PYa>>z?hAN=Bxydo~?|!y<Lz(G%F30~1{RRblA1No>Pc}3wZVQ=&SEx{ zWSesv`{6cr@wCjMxSsWrWD&P9dEqbx0zCfy;dTU(d-r~Hxrvqav*cb@557{DmT)J! z31fBmBq}!IUaegyk2hd4Rv{=TC znMJ+DG0K!_+%ck}9^Kuhn13k+Dd$!~lu^ZVN4rp#MJ;(%NuKwxPKOW+-fK)|D$VuA zGLi~3l;HdeZ1bZm16ahhem!aGvqCVH^1?J^3h ziu9@f_9<2?Q~;-3>fpP}R^}@yWEF?!vxENkk)*ze5jJ4U%lG@$*ZE2o_UXAyhU(vT zTo)SDS9d?HS#i-}-`lsfJNb>CbBjlNr(e(XJ7}Q!0iOtG`Q}tHfBareoqN#}oj9?l z;w}CmK0c{0m|mq~D~d4r2L5!>+uz?~dQb_XoUOI_{_)V3SC&c(=ZDR@>Qy4`{dxXZ z#YYt-2bUt2YGf2&2auqILxmwg23Wd8ep8|lbO5;`v-@Bw$aM1(>ToeoP!WXvQDV)y z&DBBp;sv*C$ugVU1XhoqbwcWF-u&@{=>6m9qK?-`*Sji1<1LpT!@MW8L9czA7BWZYStv7gyh$bFPCsJP=o*YCC{A;>;pDJFE6|w6u!e7@%3G<4Bz7vdgVxOvr}@7VA|HnN9MV?bO|V_?eWvD71*ERxS; zxnH%N#y3gq?{n_s#fm{(POUalZ!f;DBqV$G65V9T3R{g(~rQEhp({%8ja-Le= z;vGz!m(LeFo|pBEuq&C;e)PWot&6%EE0eE>9NgCDPho4;i+w3qkjRNIn=5|rR%orE z3WwtYNvOkt5ax1FJ3ho>V!;#btl6`aZirUcZ?vZ28L0XVb(R<8CWHG;10I38yp793 z<=BHH5=mcJWApeWTUrdXg>ipWO^@v_PYyMKQ&W6UfP-+e?v5URjBrlzYGs1!0*Kp4 zyT|63d}5!bc;WxTRm3L)q1G<*Y_`>`!x+c+zG&HVpZCdilC}+|MLvp7U#m+swz^E8 z7$w>ajbF6<-gxKg_l1o8}P?xCUPJp6tgTs}{;1zPvfn|I#58OwH?#rg_a<#`j5M zJ|J6r{oz8^O(i3s$oPfKYIrZEHkDkrY59x42@8~d7Su9{a}{>Iy2{w0w zV2Dk>_S2{V{ZsX^h{R8miH*w!^+3o0(DXAIhWNBcEI5NS)a ztAIzVD9`uA($#HL_zfo%_Tbza&Gb`N`p>Z$_m4JtrknAO9Ir%&yVqap#V!hv%7kr? zCrmF1e!j{&$)#)RfE19Z6@@G_$17+^&q~ex5H^&V>(_gtt?SX3JlVUO=&G{o-5zK; zFwmE`Q%-%aaa~=M&fds~K5$fWX1e2B9=E5Iv4gQhh3XPKR|8({pgMQ^)N;63rhcWTO7-VBumt_z|_t8m*;EojIgz>yv(sm4agc-Hxx} zz@XZts%0_4Uxq=TFJSA%Njl?D9B4>acI|~jC(zNS5A#KuF-*e0Bn0m|P2h0B@iQ!9{(MmNw~;iXS!Vf*>8HEMq+@%7-Nk*f>8#9SK|BLp z>g`5Vmprm-!lvnS0~6^xF~aSU=#u0HKp1I~7>kYfGAR%ORJw|}T;@M3Gq3xa+QkJY zbg7+=n`xJ>cMnIFkhzZ<7mhDaZPjK+_a!#HHt>%`T!yH-gZ72#Tw<5FUlf+v(9WFn zm@C}s+u@x#$GPL$L3FeK<=?ibY)gcwz?JqbIP@?eNah~0;Tg%6U2*R!tKpDj%o4*t z5LPr;s&C9Bfrt=v4mpmHyb+1_qp`zInaioj%Ha_93UyT~`X6<|N~#Z1e}pBY@?G+B zfbuiRnH6wSZ@s5IB1TCFT#{$}vRbW#ci1wg;yypahBT#VVL&T8tK9nm{ABJ8yMqKH z^zL<%m&f40qBJISQ@m!Ad^mg?d#t#L9K8Hv#kVShk6qXYj#W{jLgLOEb3I*oU)u3I zv)~qWkFv5EceKV@PsIL5Z9ZO?=! z(wDf07t#-wcH{A8tupP%tq|wBLS|oanS5igVq@o~J@iZ2aF|$>ux&w=Q4~q~duMBa z?Q9)ewlMJ^z1Yg7r4E+qS@TlcUy1ecuJFFj2es1_8`Ma2_b~1t=Se4#-sHfP>ql0L zZ2jG)BUq~0meN^nu@?g~iTf{Pro`^i(!pW({5h!-s^2p2H&b01h*QXABMQUnx;1ZE zyyz_KqK0AC&j~P5Svz9B)V&PDs1L|um0s)v-5NSK>rG%eZY1UI)OllluWfEl;<)Ci zZ~HwgGJB&KEvH#PhBeY9F%OQu|0xIxC&-1pIp`X5w#XP%8)^l(w1+peoDN%BDl9SB zNA%zsa#}NK(_WKiu|Ub*HpEenthLfuG4UZnM^|b@h|{Ho$7pk~$D+wuH-Iy6&m(by zY-B~xzWwYmBK#Zi-qwdj`Jl8z;|ysH!0i^{kYbj$6_rl#ojx6Q6qJjZSy zokPZRjyD7j3BR*&zGJUkbmmK?I|TT1?hh*TZcVQtys$ebJLj~g&;qhS_cy!BbLsn3 z!15LsEzIvN6f$v|-8l2b`O^whZhqch{N%+~^%sHx)}0=EWlxM3Jc1v>{4T;=XHB(} zP47}A$}HC&LOw9F;;U03?s|4EHVbDtEF2$ZUk_fC+Y0Fo?}%>&!5BJUdE}A81~f$e zWF5oct92=g&t7=9wb%-Y#jA-t$d0TMlwC%w?`)~x8l6Nij0sFLTs%cQ^JtNRXrsIQ zJ`-&Cy=nU3OYmN~g@C=G?6e?(mUld@)5zG$#d{-nsAV83H|XX$)ju*<5o&!(>P7h4 z{T~Vk=r6;Wp+xzP3pwBQ8#Q)KPu|~FB8`vt#Tom6qoEcS%2hVfm|Vn(;hw86+cBb_ zF~k4uBYGf__ze<9UJRI(br#u!(~UzQk8=L_w$gq1^WYYi#IZXHo&L9qdCpG~_0x&Ac5Ng1cniJzi z?~>=&XHp@*h=agH`S@-dJL<*zef<tx0tiSw?C zwL?kCzxu&_6KvmA;a8%u3QhC+?6}VFu$Ot?#;Z=;P^+uc6Gfwz8@H1HtQmMQPq`av)ZJ1gU9BsE^=ywXvDh0x_PVS=t@hS*FR@o zn)2TrRmT^9jvw+gnv4OP6TaLk|0-kpJM=_^lP$8@2Z$4)2 z;=8?>FlhrqSGw3rIG?QMgMyU)@am~bUIVv|7qBlTh#adI`^>}HJcwR`_or0!{D-M` zyU*wSop_c$bP5`Bnarh$qQEI1FmR~6>!lG}9^ZbJTeahvAG}&e>z{T8s2+sDU081B z2X`<+rb<(9|HMopyfcOpk=Tm%uX3Ofo#XJ`)uG5cpXJERL3E;_HT2nBh_&Q{0Zv zM(bG6tU6LAgZ!s#8BD``Sp|!Oo@UNLwSTdUpVs93w#p02 zRDn;}UrtSu3ct!tZO7)g+H;on7JL2XajYkO;9zsxX$BP9&XDHdf+XR03NRxGabSR; zbY`{lmeyoW8g^SDaNArM&=FtPZ5hdmR+IA6VJ&V^#l$;Bx`4WID@;%2?m=y4CT;mw z(;%U$Zn}j&>FHD(6k+Wxpef`K*Yq=tIXAGGWJYUA{Hf^<4{_bm+qLw4FkHMN^c_&o zZPrv3v7G#y)RVh9Oj;spOBpvVBV-&D;b@dtDpKdf&n%ThCViQuRv;&9ucgav;pt?= zH6niTDd_?;WJX);qqBCKk>X%x$ItfKXPxxs@RN38Q!=gC(3SMML5&^;Z>w;!>(6iR zBGfqF%;7Ox5&EW1&u%ll{JryykoBs|W465;I04cXHR}f{50_+GJ5vpgBgbMXH%O|z zLPwLkLUcJv`U!ZN$jVD0Jl-_3jldMSnfQlS0kJ7earuo%$IA}9C6-}&@U>aBY_FNu zP<})yPMgGgg+&=#*y zNV7L#y4j2RKV;X^^z5VE^);@H96~E=o@Oo|L=f=XaGQgb=^Rn)xsqIxlJnC|Z0=_V z^zrA#Jt8Y{4~d-&k+GsvHWN_}xrFcW(pS>Q-$N7dJEN1gUJlNRp3p|sb~Dwp4k4ie zbKIZKldoKn$15#&NBD4n@sS`rs@8dQRzFkh!1En2Oa7Y<44l5(XWWT`EGMU9MxB&( zz(~}Qd3ijcUOyX@r?@b_r{P~~y%PmFj=&uvM9%;u!4(dVE^@51TTf-U~#u{Arikvc~M23oDyCKyv zS2Sm*t_;Y_h!xq>g(Jd{z#TNYFGf_Vh;a9eM91O5iPdD|HsyvIO4n`9g1LcJ()oa2 zQ}q>DO0~-{^xFud)$qo;xt!CsALc%_^Iq4aMc=E^p9|gC5CgZul?`R94L*_wulA&< zhvL6vlRV7~@6gkTcgk2z8f;pAhMVMI3?z-<8Juk^d&?{dL~{J;oW_jnE0@$ zK3n*Dx5IB%7OWv3p&O)cJy8F*{W$oz6zMu+RL1@>}oasEI(cd&Ga+)a#xug}WEbUP|FL4moWvq(di zkyFBsvUZA(C@isqx8FEt3N9jUqFC@d%T`IAHvMOigMCnKDmi~-cP%Gy5N*DkJ(Zn0 zn!JWKsA1(uw=<}y{seyZ{Wo==!|d7w;tGTp=HH0$O~2^OKcBBte&paUb~{C+iku<} z6^*q*pl&ya2;lEH6y|%OHAhSmoNlMITX=(nAjIn+#jy#6v!GvP{RSe+Pk&UHslx4wnPl!20dpbid>edcnuXR}R%SIdi+#*Tt zEbC*tNjEu?nW-u6>AWe;T^5lu{Te2Xh!=nFrkXC}KNiwLhP>C%MvQf5IJHxw9KH*g zBVM!e0pQ*BUv^e$+aLO;E)Sh65pT#FTZp zjb4y;w@sLfinQo6{l7JOE_AWHAJ5Y{=>zwqKuV+u08BSjmO|?V4c~vXxIu3iBD@pXCfpCJ}iK8Ly#*J+ILxsZv*@4XK zP#Hcp>E{Ytk&iW87N&^~i1k<$C@wd#1c1~IaB14GZp3P^+`_UNo}1o<yWemkgCQX*GZa#t{M@-^chW&<`?JW5`?Yv>%%Fbo$SZ_aug+w+}@xG{w5 z3mkL+A8owZ)S+FM9Dy(ISg@js57s*_uKNfVP3M-1Io@SK?CXJf|0{Y0oXY9m`T4b= z7B%ThAOLeM;5~-j3>iAX=8t-Pe&V2US3}}0zFF=@!CGm_Z8xIG=()V%T_67tz%*;{ za3SXU_SHln0B@s1v2;PAGa%0|l#n?aKmWV^ZhaJ?sec9rBMlSCz+3ryzg80?W{va% zUCT*o*JKzA%CT-hwHza2k%7?APy(3r+5c#KcDT%~BeJ_LjfKgEBcLCh9#Ox1BFQ-Y z<}3lGj?}A3xb80+-|UxLeAWKQ$8g-7|2vybAHhRq*4S(vNj_QPq?};ZTJL?O-*R@v zIeLTREg=EKH0okO(%ati=#s3F%p6tn7)3+$NxwQnXIib!`9Xwtxrxj$n%SmUW;-pX zr$;a)U{$UFq^=#~K1hjQW$|3mj>=Qs&4=*V~U^ zF2GiDajnK;MwbeA#%ld>pG#63t#l3T_zgcin-;pFq*{w}oBL(A0&QE?vuoIlF_t%HTbrg{F?!Ul$4HZ@T-M%@FZFISN+VWn?)YwASP|}SB6YV7^Y|O6 z0j~iUr6LV41tX_EA02vvBWUE5OaQGfls9kb+tTA6+#$3bT1gvaOW9o~@o@Ze?!_Yk z_m8=;V^UAuZEQ}I-qC!1=@YQqFS`J;hx4xb4|t>g!xa!H$wiWf-oYQqiKrn1BH?4! zZVyvrVuPTk^;1ogmVq1h1)ZBem+lE4lf0ns9*zfEo~8F3KtDuI;NcF-PL3ziy!Afr zb^lYg*hOnhymhr%__o?rBa(}&PLW_fpcjYr?k`w#JPx#?v&Igf{HiN`yE6b@#L zt984^sSTD1C#-KP<(Mhn@*dkcx~6!io(>NcG;_2xk9yT0&1Gb!?_DBBy*~S&uY46x zAf6cne}6zVLG)hOZMn5ciEjiCNsr$|{r62y&hj%vtnT17!D7~DKx~TsPlpK7bVVcJ zeul$ZLBn`6scLCnu1daSd6wMco~1uOLLwMjh#v-;+UN%-#j70fIjMVm{%1JA{Z})< z$Jm_iMPN3;ey(o)Bn7&!*C(v!bcFE=3!%=;7*A%5D8(k&$Rwi4juw8J7ef}ODdG^` zkj7S-E#B=y?OUR5?K^@q*%Ry-zoO+6@I3}TxRXG3IO2Ufxo<7uKOzdVgA+46=yP0p zr?}eJlyINyJ$Bf4qv;tYCKlvA)MD-*@jKMor-tT_CZ32Dh8S+Kw}+&iNmE7>TbgePe!T1C^bKDt z>|>|sa$SY1^^dZL-AVU-f4)oj>9ZN*Dk<0*C67=4L`LwawfA|6sJ*psACAWNyR^JU z2wL5F$%mfJIbBVH0gt}5t)L$YDmp~N@a%B#qWRhvmUQeqtLP;1qnpaU*>Jvix11dY ziaTb;?k2WV^}e zlgLOD9%rlh3JXGN-#N^?4iyZcaeOcc_iJTqwf358WxK!DON!QQyYG}p^Ww|NqRQng zt#3OC(NAOB*YPIcTa+%zRGiS(#!WmoD7N^k{w%P?cTs9W(?^FV45To1^U+N0*p^d;oKq_4 zOTo52>b^C~QQjfX;+*#_1{UmJ&sDC5^c^@;Z~TM) zas9Ndq+n$&sDocQtufde5Y{F@uqrZLe%(QRY?_Y06_xH#M7XIE`<(3m~A=wdvH%dyBY%$eC73{8{~% zUAUmp8>e^y-c>|%VdPPTg^>^)rp+5bCNmm{{$fgq?RC=!witjp?_c}hX$JP(Fy+SO zAX}y1lSPZJ6}ez0tSa70ai^D}rFEIWQQ8`jawx)MaCp=aKYx8Aj2 zM0n5wBPj{)azk7ZVT~n%Mc{W(xvUS*1 zb~0W#Ln=>iFdBG*SP;YMTYs?~+p#-DFh)7#1?7oY(Xq=BRVq=XZHfb){o0ijSbPep z7Wn7YzO`CbI^N@du#f36`iYQ7!CSav!m@{*`KU&d70s7d0tY_P0&byLdQO(9;c;Od zA&_~jY=S3DD9>7qO$#FAi<>I)bR{7pqzvsB@q&I*96$|mqAe<&&kjV>_#BoQ<~`%x ze47F^W%}Pr}JI6*Gx?9ik$}HW{(v zPMPpebtJGt2GOV^?N?Zv1UTN~gFi0Dv&Z-vX_mu8ukl*TMe8(c`UY*latK@Ri@L;j z&HfnC!7nYv4=-J`T0WAF?xwR(BFzgLK~b;5;Po6V^fV%}p5O4=U8vhg7sy%-X&I@a zMLD)Z0TQ{h1;SC<38@S}Fe-Fmq~<{BE|guy9Y*-{a#9_R8}BLl5y=DTW4Mn9=q1JV zFnqsM&r+Cel6+28@AZN;6@|%?2x1yA?kdYL9ePgwo3D0aJ!Ha)BrD>{#s>(_4vKSd!q(S%aEPU4RD|1Bir=_J#o^T6+dVzqXQC~e z3G&JR{A%I~zOePT&Kn1`0$(7s#h~jD(DF{MI9JH+2M{&)H4Rkr!C449DL1h3e_(RA zgRHF*in!@Ml=zr`fA;1G*(KtkyrM|Mjq68%pwZjWkwigM9(;;CvE7y;HL0}8X3{PB;DQcN?e z*s~Ce1fnAILMAUN+3E3U##;OAB+lzSBb;gONxZb9E$kC(R3%<`$$1*B7QJ8bJ*!l3 z@8?xeuk+kS;^CRl#!neeBY?%Go#xA)G%VDANpOo_DGgM!+ftUXMBPk(4GEY*U;75O z?=kZo91VIW4BKQ^s9v9Ukd2=1rR?T{ zCyn3kkf%h!NQ+y389M6i=lzJ}6ns#P7q5p^4qB;=E6P*;T+|D{(K_1`hS(v)kN<&@ zl5~|dWTX9)*kc=#j4y}Tyc&$PQV{l&WGo=tLw6PKi$e!IOc`L}Y@HMDI^)L3^X8^e z48f#~{o=mS`u1^7Bviu%y}#rZDl0b@m2*+QNMW?v2E(>YY!b~=XzQubZ-Vd7cz|^96Kc zbm_j~rmx@@8p|UD(!M4NYQp1YyP{z;NwGFjQ+w+{@Gj;fi!U0T8%3ObzAYYsqZ*8H z7d^gc8Q7a3XZ*r-_QENLeCORy0A;=`3=ySkV@FzTtvtv15>~{zo5;R>c_Ymfg8m_B z5bV9R!i3@umXbEYsy}hwB^%}SN6%be1ck4?SE17haY2MZ2(vYpxN;OcFo<#UQy z^h)Awmw8gaJ@x1-BwbipO#|`rG(R zirTfwUq6wPp<)B5<^K_(hEZh=SiV`*=|H9pM0CSK50^4O_}RSX%Pa!Gdje77m$ziC zHDHjGquytO`-ugG6>*;EjJ4EQCdN9MpTLU1cJ6#*_zyFnontnJFs-17#e{(>W4asZ zsJ-_&IS6#n%endESE6u_a}tOX7t+ml`lzsp*-61$7P``VB=bRK;rygOt7lbv`3R;|yy$ja*X5=QF*Zfn9VQHZfn@u)9&W!nCrU=2&>Gb~YRZ+iDd3eOw`ci!ar7 z1v>O0jW<^7i7(n83bj&@y^>eU=8mL&-LlwNmX;Gv7~CUm1Xd4bg0iw>y%SxR0E6rh z77wKg#!gq#WXv<7<;+z_sk42hyj1=T*c)G}9rQVgOjjmBm(Y^*aZ}dC0!cDdT_nKP*C^mqUkguE#YQ5&WN)mB5yVirWIYN)kr$ z@KO-dEWO^>q=H=?5)j-eWk&JSybIfOiXAx?*)%;B)|(P<89n&(UTj)QwFZlC`+doDRWqy0b;>-+UBngE z8I8#+iM4w+wdhcy(PZw+ohE3*U!SN+?azg0C*SHTjkKHDg z1BK4SHowg^S*_OjJzBLq{G|$JI-%@Cguh}Usfk#@!Jb2nxKxb=xi=QuzCaxOwmgLU zlYi;LD`zkSKFF3yHh5_u7clDL8KddwW)J&M+#WP`8{$o~RM%y%YTCSmHFsKcSpU*r zx;!g5hHP+0!a_F?qoN+>yMF4UmGK+tZw-u|^|mLj@WRgRXI5-Ue7jG6HisF?)$>12 z^2nvru08DaKdDo=+~S@NKsH+}^bs*kd=mQ4FBGytM&{9tq1%_={ifXZi;|fM=s-8b zKe8aiYYnsDiF%L&EDaQ?cMyaSewJ6q&2dE0N7I#Q+ z|ImHvy6bqs|L!#t8+>{omu-3J!x$DM5RBLNh2}ihX!Z-hDguGhn6EQkrtYM(IN0sq zzd4q{W#Dbe#4O^o+%petW2){R9_8gwa&AW)4o3@hn4R}6i3$mLq zCTcp?MBw!1C}ToZgY^y#Jg|MzxlmuUUJdTYVM0bxv5EvrH$9qI04UPFIMCzx)sXsS z_->P2C0VG(V=HejJ94rq;?*!lA3IXNqFu}LxwgmE^Fkl190(47&JyE%yZxfSo$B-K z4EXIQ(d6RfpWnWPad6q`!HSzWsqs2Nr5S-eux@#GS_Qu^5X^GV6>sZ?`n|M9hQ883 z-EhWXQZIR4sK)zYlpe?FWYPw=#M7yK_rusHK&K-B&}(a4bE~8V;4uM)AHy9&Z1lKf zWra^M1Kx;R*B>$k9Lv20KzgsxM`4X&?~`Ka5%iZ$)VXjA=y*oB9vwxA_P+-j+pM}G z?_=ScGyQBu0`P12Vv4-<83ukj7pzD*L$tccP=G|wHK-kt8gMMaM5-^U6s>#$U@i*{ zj0Zksz_<;w6GM<5J_P*XyIdmPZK|yE&ANT5DF9;~lH4PvS!MdHmZgv%Z3!jA!(Vq0 zJnFXut;({JN2U0a$;N$tP6vb5__hZ~D+l$jlo++MKP_VhK?d{?8wv!MAz+)2$wk#P zh7__AP5o*4aS9g?lQa91``e6`hb-XnQQ072RmS#roS@p^Pi4A!vnm=@W8z_LJ~4Ut z;~8iKI@gu6RUUdf>wz2NYT}{zYQ5(#HfHy)OW}T}2xB#wsbwzFr}yn0WFP&^1t#)) zX9c`me~i;zmJqbx5%Cf>a}0hu0+qWzrFdc2Q zF5;zFBZPU}Ttgg+1%H8;UXfR$&>iP!!MyPJ0i;TeQ2A4CLotJ7&`y#biM&WPkESEW`38;*acsr|{q8bHRH!WAqN-f(LcdyVLIqo~ig)Ge=yRn+m-A zNTMeiqq#7O5>OZ)boSurW5-&?8mFl}uuiJm=AxhfI6y#!eL$~+lCs8K<5y9HAQN6K zRGOL^beibpB0c%L~HZg%OfB!O|Bmm@D#vh1(+k z&dylcO}=fPXCrI)y#vV`C5a2u*lrwMC)_|OgD~`70BzK(nsiGM<+1K7I+4Dj%SIRp9PToO`qNLKkb2L|U{1}lmSWtxfaRkZYmM=vC9U9fW zUUSM3-{!cdVqfxZb;#4~cM9UMa3EA6Q@JfcAs48@RZC|c&F4@Z3Nc>GERddom89`U}LSRU#p8mB0_FPS+h!zI&Dzl zo1bUmWJk`Un-0>9j1n;>QgevOa*erZ3>*i2fXNj%nJqmDDVbzmcx>f&{-* zwC9yEjchD8AyF?QIhpt?4b~@LZxK3%j>v5HZ%t#4*wsLS{1rhq2CA|SGPPd%x~5!m zgFEkSlysln1xff}O<>e6H4gfohJlGY@YT+_HqsQQRh6)Lk-uS^Uan+C36+BHMSjm+ zZt7R~_Y%x?XgShu7dSWg%_No(`L7k0chk`#Mti+_h6Sm?7R9b=Tv`*L|2hSz-WsxR zqeqW5uz+cIDF+slCRQz$o@Kks#*%;S=;g(OSO64E10OMKxu?XyW6}0L9iA~jHb#k* zrfh5)BL=EARSmIP2OfC608~29Ct%ODi0FtI4HE>s*3OXQGD;%hkRhW@`QCP`?KuYB zn`Ih{Wrq7m159@6mN>Tw=*~?Ror&t)$yzZg$C7TrJ6F$te_j1f=$oCQ(A-(`{4Q-4#QPXd<4QNLpk|^F!VoQT`qaM;F-M{49Q+#U*w|y3wZ1K0mAGNtvGxl6Ss)`Dg*IXR z_f~DPFpI{0y!hwKR|=x_-RQbC2A6C^6%eG6US-MS4>~YxD;c6vn@AY zX)!&qKacmKA7-^weDS&WNtSV2LLX>eV9@Z5l9wr-oj9R{%Tx*T)2Ny(2P9LnLzWf+ zKaZz<&2aShC%#!FB((m2*;6U;!W}=J|Y~C{F zs>@*%f31dB#9DoeA1fnu#?UmV+ddt0>t}|TFtlP@?he@2(0apW1%$rL53oZa`9K#3 z4dj0X_C){jBIu&+n!~j+ggUFGiil%=PCUuxJO+Vkii4_rEu%r1RQZn<9q5=K6C9+N ziI|XvQ?;%C$&2COjq^2>ZCG{bNG1*sv(s$Z98vd-Hp9AG)5bp>)-?U0xq7GfQ*RIG zAkR2`iq`{Uf{@@j$LzYjOYmI2#vArr4871yA+bMR-mP>@?U%UZJ|TYh=YK*%s?VLS zHYY|-Xa9||7Ub;FVm_s5fH5i)Y0s1s;tIw@zn@wIgC#PjaIpf>)>U2?K?{< z^h^uG6FOxg#=*H`Y`4yq48m4|r*9z ?oYasK##3U8Vy^f?7KnYmGVfIk8=<@Jj{ zd#Ok=r+EQxBe<11X%Z4{wt*==@IG`NrgOTkKgX@!5^#I_a`(b9cfSwpGMrfanZ=d> zC5#8fJfCk8sY?_wdwgk%)`7tdvYKENv$QsyVy# zjj!;-s7Ub%$KKtJ8_I_zKcayOkvW6z!1bVC*caU-5Tx2AB`D@?2p>~EPjrM`EVQpf;KU-W0t9UJ@tgHPY&4gId{b@zTqMPrn ze|uw7^i*?!R)dm7_)!oW+(i04UG>Y|t>5>W;oVT;Y<8V!*HRNHW=i?HNNoJ9ItEpL zX|{Rzr{DKPdxYbi)$c1}BW=VV6N0-d-y&vG>!hZ_)SmQuo6-E%z-kF~uhRprMUI<6ds=*7JvN^2bB2R&o};2b4RP5U;z4*0(I5XEdzKKu=NC3|_)eP8-A!lRsE zBcP_W)c-q_ypzry9(d9v#NQRNo@nFoB)^J#yG>HeMrKfXcT4K+hf4f!O=>g5*&Fxq zlwZ%`J(CDCX;a)QX;50mOXexWvKK8M8Ep}XxLf~xx!@>C?Z8%Ly2bk`E`PkAzMYKh zFense^=k^;44XuL_1`pW)6wAHZ0V-z7&g8KynR*OQe^(iJb$oyAh)A~0gE1K(E@aX zbJ5kzz(}%H{Gn((h4)vSXGXa!GA+lSc zibMQyROUb)13co(iqESCt#A?8RtTQp$tYmzgDD+}w5VF;DJ1?AAUkW!DL%Jg%MEGr zf?W6i*?Zw`Q(qpFlv60z`m$jGdTo>RcTmoR*+^TG>$`hO`j#{txI8gHn38@EBevD> z3QLtd<$~9VvdH}fMWQgPtensnS9cPsDp6jM&did$yYbrDFG*eddZ;5M$hqI{!C&D# z*5@!bVRX5jO!|6O)nx2cVZ^|LJl&qjKxtZk|Ia=~6|vM;sR$#hKHa|E|0Mogp3SD1 zf?Bxs;d7Wrzwu5Jev5wxm!{MB&O0dLI!LGNv?biwn}aPjT?0%u9tsfW7FGFCdOQ$g4%v@vpXDI zyWPNZPgEi^V??KG3^|pYvyqhDZARnOB(~zby9O46A|unFxG&D?8t{Tn^8iS|WzG@9 z`+jBr(OHGmpx|K&`TUVgUA)C*8ZnTK4i^1h&}*l=2S4?#|HtOu%I%%|#yaelvwm?j zXg?K$&tRd+sX)#HHGN@o!5 ze3k(Xq?;SAWJ0;c2*mHR+%}-DBE`%uR@ONA5j%S;kAEpjXEld}a#V7y-Od*Zw;a6Y~uPt#$fF5o;!=5j9i#E04-p~(s zsUWJiKLjtTB!VA{_Z%Y2QpRB)WoEEfYR0zD(=I-|MJWa!Ct#LC{$GAHKVl`&Y88^`P?Uqv(>u<~i&B2si7kJ`p zK4tAR@EHIr7>aJ_F=Oe*Nhd8hZ0WES6a!NBhu6u`3Af4Hph7OL8nsQmvA;$bq6 z-)N)}bWN=|1$HYnB*+5F{^aG|TCbR2x=I%pY)kCp`%Jgj2bKJ-4Fo}P73-{Ye>K>ytG53X4^fd<|8GM%_vgkZLChTE(m z`A2+*|K-_<@-HKG4w(LXrB8W!+JPb597qP4$Dd9=r_@CcCQGP(6JQQ-9)`Yh6ABl` zlGP{@ohUV-3cLd$FeSZvdn9!SR2IwY8Q_eUwtZ`EBEi`|=O^8_sh`2aLGc^su%ek99TKTSBV4kaw3YHFZuI(Jon;rBaB zZ?6l^Z@tS~%e43=q9&v)a0}L2tpAAxt(sSaP)eV;Ay};6+oSnwc18FBp~z~2&EF6$ zEzzk|qh76h$LVg5uD#WH21XU`QAI^H{jbj1l49K+*)qaHL$IrtyW>9FVYMo`#ND!9 z%CAh^ZVCvm1vO3D(Yc8JXTMo%jCM|7T9s70 zrJa=C?mD7|mMGJW`O!pFeL9Bh?9dL4P*#NnCAEVS>hJ6s<=P?0%}G4sN$XL#;0%FZ z5_7#1XwFp~fr2*>EDYXO5|_oRdWJiQF2-Y8aa@=l;)+i^#lz|88|I>0QPO^=Wuz=^ zi#ezP#54vS@X?d{wRAyI=Y z26IuKRK1v>I+S%1(Fj{wz3FltV`XtMdS+IFiFy7_4Nr*8#8zzVQI+VQ)AgF-=JfqB ztnne>C_I{Vz209-THR=wGmzBK(tn{0jW2%RE_g0ybF&4tqRU3aAH;eR5KJ@!Vbeb# zgQ~*caLb0TyQfyI8V7r9QPa!--eioKTEs7&JKCWoL z&c0j!E={YE(8T^|s#ruwsMQyHa;da*sAvNUX9A7TAWsf;#(K9rE*$HR3FtX~qrcU- zIdECqee$#*?2Q%RuLIPzZDR~Se*_|w>QBn`9qhddE^|*wFI}XDIKG@4qZN`Io+*PR zl-aayywoe2L<4 zuR|qH@l(P~Kx1^-(U)_pQZ;#1>H*`u-sh-zu|IweHD!kiIN}imtqG%G2wGG3o8(zW zW?o9?nh}O=--U34@>J>foq$AN@T|Fl7`QO|{5W6<0?QC-Zy6J3N!FvAO+d8EtL&Z( zG+jD0{{Db(FYM_5Xu9rrxW1>oh+cyzStTJMN_4A}L~kL88mo6pL|t7761|HWoe*WU zV6}+edyAedqFcSbck}(d|GDD?#s3%wC`9kxiHe-Dp+hDKNv>n2y2(r9AU91333w}4j}?3Rz%vEI86I;(#TCc% zw$8PK+ogkB#v9kli~6wjUoUq&vT2kL(u+=PYvdAWC1~L_3!hat{&R#K;wf| z+UwIfS0QhYZCWueS#cYqW44Pr-5G^C;1uW0EY@6+`7x38qXUN24Uw^mgmvGhwOLYG z6ez3tjM(aLJR;PQd>Ed~!!SGrO;!do2sM&~#X8XpCl={I%Fm#A2i5z%I!LQEMG7z=pz3iCKC}j4Bcy<#b-pNzO2i*f zUG1b*-mqR_MMA8r=qriz_{)0yu~tJg^$XP_fY(B!{;`=39_-&|ChHn z%TWNDD~Na4F(szLKY-616^JrRy!#|bqXPj%Zs=3FRD9pQuk2vZzxu~jl4YMa#~c7w ztlUN?y3Meh-i_Eg>d}$9ZcmguDYTXgT%5{w@1d=Z`jbYTzq8sL$qG+MIJ#+LhvN}M zIF>boo=XEKb456{&!2qMr}0q5VzJTVZN$x%#ZSir`j)ll0g@lMzxurqUryZom0mU* z08KPG9D+f-!>MD39xevV8zbhz%vbm=ZxH>MqkApj1-D}L@TXzCa5vI0q9?Q_hJ+*|C4c50xiSp4R-7c{-lp%`elW_$i4kDmp$q&S?<~XvfyLZ$$pOYhdXYxN~ij0-S3?=JL z7*2He(ARk_(?6^>i!yGG^#6){7)u@XY6{4&F^}&@$K3QnMq0{cw|ch_yK3c)Nkg5# zulL`eT_xVAso}=-Va<}LFT$n{1Ou}Gj-U%IWByduov{ikh77H zkUk&<%#nvP{bt!G>sbz#ppoy(sfZ za6rSZD%m4HYnDKPe_I8l!bqW%Rd$K)Z8(@7#FAlykIjhVBHtR$L~9oA315&uUZHI% z&j{)FtQw83-HJJas(iY=w$&?C&1)1)PK*?)_}M0Fyr0H#XqjWKFbduT(mCcWmy*ol zuJ@Kw`_>7-qUQ&iOgr(VUHofAd`_2VYXzD8B?Mu7#X6`H(q#&`d1>*_bH{O{OA%ox zQy?w|z7ku;oL>r%GW)x>dAbTde+PVHkmdj}zWInOa}F>fh%oIP@&`te`^f=X0Nv1l z{LyoN3t2Q{TRfx&Jug1&gEHErAGUHSZPh{KeM?EpY|o*6T6;}4PdUI*H{@VfH*Io4IZ zjIhz$W6zp?g~k#Q>Rg6`PJZzL|DiW%xAALh#2VLZ#9+WvhQ{ShkGN(J0u$`vo)P5) zI@aG(+u?U>1dPU(?#oa@dO<@#UtgF6?*sa`Q`L-J=x=~47@NuG2c{IW**`bx$$i}0 zMxEp+2GiP~zTTtl01$7%M+aj0Dx>+9>M)3k$tU4(COJA-S*AiCQD1w3dUV~*QSpXS zqJxMK()V>Zi38Z}1OSm6r+s^?BXB#>g+7=%Dj&DCKd2%_@8v|>owoEN(DbP(A}gjh zk9FC#B>^}S6NqJS>16+ax)Ef33ymq1RJf=Yq?iY_W%B|$`5sUDN(!}#@PI*BWSd^g zae4subbKGfRK3P+QFkY6sK6u3@mB4?H zbDD}dGiZGwEeKQ=E26%|Mt=gFazL25MetjF{Luab4@SojTimZglm(j#5;$A_fIlgc zH1JPPYY%Kk&FYYTj>BNeGzjKv^F{;#P7A;z%3tC(X_iTW9wmSuC-W)vBI0uJ$pC z;)VmX{Kw_GR5ii|IS4k$0b@B(sMu4Q2OwBkGUk>SGpBCxhjm3sF(KCxFo=z;x}BK> z`opG#qgNVv5qV>_N5Yg1e!}(qTDrYc*Gb!mQ^K(Styh|cp3hBt=_CxM!u6Ew`JL+N zN#!LAayOhSV1H`FN4xzKNqjQ^4_}u*@Ty3KlWvVI>;QFMPuvd6BAld5>7|1d>YHj> zdPT6+qPF9a->{e#zWU=~`ojhzuc2w$ZL#dMa{;7_O~yr*>kq&p3cF7a8Qu|Pt-#4H zF_AKhN-b3^#?~?!i75^l4>yEKu8#})L`S_Hi$Xn}NB;vH9M2OayN6wL7BSE4<259k z|3S+~)|+z}`kS{+WhaSO$S`1|bWd!(*Og4_(Qh%Y7v8PS>td@ez?81v3E(C2s^S~h zsV-la+*&<2tBh9dlU>iqvmO$IRXjINM6CZRmF<;10W=@whALTtKOJG!lIuLz@5s#P z_x2_6gW~@kZ9l%2yg5-Ig*lf+a`-vF?wD&=RjRxK0h`({CWXOcsr_U=pmclMa$>sp zd&D#A*E&H$ob6?8)SWjP%m;oi6jQ^pS1)GzY(I-P2aHrUep8QIv=4S3KU{E^b9=@u z@lc92;&f3-@CT;8p}>y4Uaan4b{Xv^#cY9M0=4pgPFYuM8>V{jmtRATgfHd|xB0>1 z_`e;U`vD}b*VY=*m61-v5**~i@y z2g{*u30b)U^4=&L00aR-j}*Q4%6FgDCFZ7MXhZLTY@Tv#ENs3KbP8~Y{-i~VqCyc4 zSQQOyiA?}@?u$C|e0nnNs28g>1e6_ui%{HsU)Eay&_I8EP!*YF;U+P6+-|Yhzp;60 zBO&qQ^BU7A-qh3c{3tZj{&w{!KX9;AVHgUlgFydkC`bejFgHTXNJfe-EZ8zq)cFfA z_5-()G%z(DHe$@`U_!SmmMXKTCss88eMzo?#wY+~GOTHb09xO?(UOQcH!IJOIX0K_ zE?Yax@ij@wy!SIqzR^`-e@03%uT^R!%1JeEa}7TsM=`lqw6;`a%RVCEAH#9zF zyX%e79hp57Ly!QRTF1!5X3%q=LYvP0>bgza`5r#bh$(KXYqnhrM<-W-|djyc^263`=C0k~UbnExN?j+FRJufokBOcEB67{ZnkHJA@slB;)RW8!HF+Vf7ZyB2d65XX={& zHQWYYjyeabT^;@+LrC{8KqE$g-oW4ri;TN3iRWLPpAbeoRpcPN{km4%mR+UqQ+MLG zU7+%5FG_}|<9GKHZ`LS)f~in@SOS)mGd5Cvz`-K(tiN%?0^~e@j7z>xcjiYuinFY} z`A{CCOO#^P=4BlvRe*71!UTYl+&TtfbjIfb40)7!f5jPIyjg?V;2nS#@x5p8??C;Y z(2F%h4i2!dA+3*AD3L~7u6qMCZ&3XWP_Hvt+}M@~fff&Oy%m9mk=ym1fa|_d$sj-- z60uqXRHS)ckWwMK?_nR;>7FR%(9+sx%#ke89`6tP;8jR-R&|`ne33Cgb5ICGHvPEc zW=%@GrhAugn(U}2^Lk7S(IMoC;i`&1{Kx7~%G3ki4gsAk05Io9`qG~En%7y`JD#RBAQhEf@ya?T*0m2TsM7;Q=oU^!TZ^m6EVs0aR zZHYZI#Z6D;3u<&xs$&af>r*OSyDt&vb^qeqr$PNQN5x?IoXWs{UXgfa?m zU|f>1gRM3~ybRc`J+}?Ir4ptZktAfW5du!w0JI=Lx=i`@ry0PV1m;o!eGdPVc3g7A zEF1`(l57FK>+X@0xQ&TpzDzOlol|Q*`70q!7UJ}Y@))%e2|Vc2$oDbt68`A4e95U9 zdH5_{XSTb}8~&kktfM>fbqpNcIkBs9%74|BtOdo?Q-R52wXmu~9?H4gGiBmqBfNi< zD$*4fJ$pQg+{_eS(tF1FI|+s$3KU_)A+vJ}0(3`!jGPrXl&MP+Xv<5}_%zXCy_bzP zEy_h-gLqzE$$@(2a2g1uo?D_!Tqaj4^GAvo#y)?C&&gbR4ex(5xvq~Z#EHyR)Wy_A zfW}c4@>5_aZLfuCy};5zY7JD9sh^p9{!3-u>CJLRUORjxs2MLTC@0uB7yv^bA5Jjh z#C!@Cd}Q$Qk1U3v#CH42Q#a}J`{h0v%X_9a#{*1h0J!Ay#!t~8uF`IO=BgGgU1JDCAv8p!Qz5r}U`^lQno=KC> zY1?Oc7IP#BLnCfR$TxtI)U+E&U&F}U(DPz#&$=Ub}C%1@Gw*AxB=$qSf1!`rj zxQ8ZIS=w$d@X8k?%dYms8=B`$|2N>#AePCEa21cI>A1wt0)0cmEP=m-K=5FL+npi6={#3g-`wjX+%dow$Fa4?eLjb zEZOOStz;?a!F!x7qHRBcKTUjvXe{x! z_A(AbC12>L`y&P)E3zld6)x;~4IiA){orkw71LQP%SOqj&~gsTz$d+m{Vy!0#3-xD z5Ea}?3LOvj9K;C9?NWAIu-BM(Z5hlp#!rKst5rQsf_k1>(~RNzHkNWku3?Li*>UH7 zYxp>4TaE7IKCM@S8aHc9OFn(0Qq9M!o0-BiZYTXtlyIwRplJL``-8WvUf9$}mY(;` z742HG>P>C~CUyzxM$|5V-jKn*TD2SLLiG51Xjw;j3_QiX7P!{5N+LB3oAq72V*H>T zj552sf1k*2z#-UUXN;e@$}|`U`C_2-zadxcoxh(uF{^(lJmV&{9iT!b*n_uUsT@qw zc@Aj;{_`|M62~iQ?{A<68s@PnbPJV0pUZ=D#wa<3y&r&QPWdZf9kr@O=SrAcEKe#= z^JJnls!VcGh`%@*--LF?>=wQHDFS2PLwYFAfWa5#J$CpAF&Ex8jte1|Txu9==V3&5 zy(%Dna;Iew^Jl^i}ohr z2NT{e3VtspxO{mH>A`K*NKhZ=F%G^bL^BIgDhMu=O>>?za3;O?sH4k%+*hvnCl*mE zUW=VglDgy>Z4c8aEKFpsDPX*7>fm+J34djv#bZIR4&S`?DhuG8W2xZPWw$kdS!Y6DkLVDxWr+K&;WUPKLxA29$t5LI~j1o9Y zes|OOO;UBp-;Cf8d^IuORpZy-(c*6fv0TvY5%(Rc&!|+OYP2u9)>RiB{ge$AOHujr z=FMSJXq*E!%Q#V}FP3I{jzh|>N{3kFy>VkZr7){)@0#Wx_Ly087Y@B&>j3S@!9rr^ zg0K_FebX~}AH<~;I%WDZzP9SLmHLBC5!^ydk%Sodn;qt=6(48_;-Gbbx}Yu{?(wLm2iip1Nmbs^SmTzOhaNfp3auo~?G;l0gY z!HEf0moNd#vZVd0N;HPtYTRtjjBuztbay7>gGvJj$k^w3Y`&BS=NTFGyqAspSgnZ zt8Tdhy!}3;_zF%%&IHC!O;q6``{b=waF(o7qR)$zT<}oB-j&nJQQxJK-xd$@EQrZ( z=5Y^{lIYM#qvp5Ajw{JiqG#KX-$n1XcH5?qiwZ4?n$)18Xz#A~B5R~09Or7dTNza6 zObJV!=9Oq+(j1+1LKQAh*_?`Y`zP)@W1Z(>zizXl&yAD^75OR-5BMwIxd6}a{6^q_Wn2AhfyE79I_h=D-#~K7$UL8E9%FK@r=tRrU)uk22}x>#PwZ*uJ1BoRsxo&u z3}fNsS&}qKqlD+adsMLtQj5ZsNFg+JqMQX2ywC4-NXp1lO7DyI_SZ&W4exE2;)~F1 zh1<%a(5BE?a=}}{c_{@rWJVQ+xcei_A@(84F8{vE#E|!A#@es(Rs7CZv`V;gSVAh< zn0L3k8PDYmM&Y_jW#LPbj^Sr@0VcL%-qy{}YhEV@o1rjGEuLSi4HJ1~8Z-bKq?>94v zLz?iLJ~_%|RM|puLFV&?<+!!Yq~!V6#mOMPv+x3PefeSPRh)_ez(1E?@Ja83p5iDm z?qlL`(YeE&Xfvg8ZeN9mNtGhx`>oB~&v7MvwiI+XUY4ai+VK z{%oaG`q*A%0e$3b#zY@(wP0H`XqN7=nJUvk#x!dybYKS!0&bHk;-N*PuwFdg_U{7f z1IoJ~`k+#4RsnpLqQ#vSc3z$%z=$S~d*&Dpfkg_ay`|Cu0(bo{b~nSeh{?(-?2#gP z{i{;rMkbE{qYQQ(Y?5cl)1aap2qu1tew`4F*-d(-CxG;{TEi@);C!86l&}sqgSFoP z#$p$}6dAt6hP1p`o(z=&?zz-o2yfRE(Z@yM44;YNclmsA($5ejJ~3ej|Ete}2;k7XCXNM|vOTG4(+=(`{>R@Jku!OoNb`6&=VX z3kq!$*(qD@H3}+ajn@MqC#vNk@rqL1Ujiw-0@2M5Hn@A(^+7U2g>cZO>Y4~>K@L_- z>Qf7NRMzrrJyW7S+#w(4vsA(5zVEvoi1W~A0=Cc~97?+op_p$DHc6zdE(L-;tY6@3 zhL0aoj93zU2TUpR9+LQ17t%$EJ9R5GoXYJPUJ(c1+Xtco%paxd5i$uTJ(rIVgJMtl26llPHKi|bIe_2T`2-J%#S#>)c z$a^O6vkYBkyLlE~Gb`-F47&(1p_XT1^O88{i02_L{wz%#u_ zdOR2Y-ToWbC1zrPrF1)qw`fHjD7`-s*)qYi@Hfasl68P-qP-spdzQ4(r9K1I=em_W|AWW7EPAPu)C#61ba_Uc|)2kDo&ry2eUq2@}`r=5)w8ciTlB}?VHdv8@>`v%gycRlbBM*VXhg! zU;25DE6o1SFZ1Ge7aGTI=q;X5s)D`qR*qGNfKSClSPXxQOh`N__~~vh^$ydEEvJEo zAhG8WEA1?yx2GlL=Ae4YPM>&xC)$olmJpkdua!uuBT1O4`G0MsRi0VjrN2@C`POhV zZe?do-7z4t{+%@wJq1o)S}dJ4J@8rI#m9`Mbm(F&aZi1AzDY@f0{*@4G6LH?=4a9B zB=2qS@v3||zHIymX{uTHiIUOR7rjkFQ*|(Rc1nD!)p^+}elfqha7Uz{p*CS!ri56< zRBeJfm@8z{{H!~=d9kkIfNVieMQkho0cVy<@?j_!qcs16#KMKfB^A7QFNNtoqh1BA z+aBA9__eliqAxRi7nAhNmm_`9^o3UA1$@FYK_`8S?7Lov0)e!puP=y#^nh@c5)I$r z3v^D`I67y5#c8Ey#+=WR2=4`;e*9={9iH!+8vGh{Z5jsMASrMxB?gm*4BU2=!;?sTn7!^hjsr=8R=hmKse&Hk#Klpb zKrc!FOxY6n8U?F&OCCFecy&9T(}QFYD?WZ^0IpE%CA7!!(hqZacCd(_g}3nU=lNM+ zujG^%RYfN-(8D35p8!?+{35l;+H?^>CRd~(JUCu$-`A2caY-DN?fT&(92U5ZMT=cg zhZ)heTPB=hhhnwvt54~vmN;)2o(;=UGh{JZ=*l)q21Euz_*vIz^^|= zbkH%IFGd|;zWqdqkK9X-@*xTnOO}+do3W6@O7!=_x+uwjgv4U;JLGF-G{o?~-;-&B z)ZNtzYi1)mYinvQ1$?tV*LOjOh12DPf>p6_z_K zcEGF2^pX6cfE`X;QNhxtDT-MEcc#>hc}1qj6|WV_hPf_t@Kl4HfSJoZmS^`49biMODS?#^CZ; z$28z&L>8euF#e8v)iU$eT5tvMnimr){lJI&WgmY2Z-x6i(7b4VsAFIA(DHB*pJ{||7kHM%vtQYg!n`^Lsh%C#_6Gi9$;D9^LtqB-C2%qS z@56R{=}eT>8*4LYnLs4EX`YR>4+)l^OD)Q23>LI!Wkf3suJ>N?oV+&IUzdLx^1|w$ z-3%u`bjcc!Y4^9jqu?ICY_T{gaiLKPe{NyM^Z?Wyq?rMr1lsi|8=SZ(1qLe}ppc;7 zRRz5DAb7X~Ti=AF#TW7F-;z3?pUI8tw^jnsJMhvcm9WTYI|XS?@W0C}O{zDw$-<$R zmK~>+d%)W;QHLH#MpDAu5O*=TLig2V-D`7Dj=TGRa|E}j!2%j!W;Fu|u`mEfTT7(o zilYHE+T@K1)y$42yTPw^LVTBB3t-I2+03Dm6a0)L@36n>A52Q66-u@Rg3@z(va{4~ z{%Nf3F@9dvB$|DgRMFKtZcJDL66@Ei5KW+4Lom57V9$0kg6|(4{Ye<~%^OtzAYegG z{1$f|r(&o9c%6Xn)E1yU$P3T~1`dxS5BOR7@&&g31L@yjTM(9V@jKW|9)8R2%P7oT z0qCQdD=^W3+3OqqG;k}0SrAiK((Hdrhjk6f6;>x&vBr$~NTbeyiGxoF^d$z~;{5Ns zPpcsMR#W&;dQ2h_z&`H}Hf=@BuU031{Wzuc0#Q*XyQ9?z@ znhTNhSq7E+E!P6|qRmtjy9fvfzh?ft#*Qf+W2?AH@(>tl73n`e!5WHRIn2d8XkuZ( zG+1i+BF*zLklLi)Mhfv;)I6tzN5NRiceQ6LPvz6kyUs5o9z+hX;=p31_e1)Cx`nNU zB~u+xHTd74Tq)N%kW+vEyZGOddyyv(AtFM36qnxjt>DG1uBWg(l@|r#ZHxHOyt`z@ zz{AMrCo@e&9e~i7c-wtt46^`RF)nlBmqY=x$oX&J)@OK$I5z-XPOC= zp(kwtwyVI*@Ua(^ao^6rMQZz`PJ$Nnt&tovP?@NxQhXt;l-JB?POkb;U_ntEk(ZiM zzac=*+0QF=BNHt@qHSB~<$urUk7>?g?C;|{k9NMV)QOqwtedH=P2Uo*eG^9c=l*nD zeGaJF$wnzvz70eMUq@^%?^gwu6Ct-n*E^5q=Q^OdFw7;B^U1N zD7tCvj2Ar^=Wm+yBTmluF16}_YK52G@G2O|06mZpFVAME5lC|0Ny?gccYN|*RDMZY zISBP zj~;&-_D8g|`c<5k#H1!ZKG(5Sh`(wU)DAC;VratBJ5GRR6KTg!D4f0#FK%-m_VnMM zIKhoi$QhrWdGL8M&)r1bVc&IUih(Hd#=`y-?ib~!uz6LSAHd(#>ZGP08@>9YTzL-!>4dvOSL{l z2y^|Q8ZP>6EEt>jSkx@#C1kjoKV}FEZ$B0lrv^-vF+LuzFZF9>th5Pn~hli2oAJQ)N!U2TO%>|z%1VCb?6dzcjzzwIG z821wv(nB*a_?p7Y@lBH(q9J(S^3GCXut1p)gJGnj8(*Q%A!&ah!VY>^(i52&YLoiJ?fMS<|#MykT; z@14DTC$=T&pHm&5tR7d0|6xrxnRgz=6&eV&lohg{D@Yi83L}@mrucF%Lj(Oc!-19+ z93{lb*y@S$B4JsC@A(6w#o>*)?MNk!9m^*M0j+-|3o&I8rT_g0&RVgH3-FQ?jpe zEspfysrtqEbN4ZCL&fJ?S;(tp!ldE4Uc3iFh8RZ%^9Uo6WEpCehvv8EtdKF?tJysl zAYsBMK>#DDw|PxY>Jm?sJKA(g!z4;yxH9XIx+cvW0q?c_= zz{=OGd9ZrCOKOgxFXx?nOGXR$A02DGv5iq)F^P}r37f8?w~c;Wg`I$dVj5b)805-HuU&s{qiJZ!Bt80$rH(r_f9EKN z=DD~2u$fC`@|3Ah>E@N;aq=!_r@VdMcP!^Lc9>>WLfSpw-&D=eQu`*Ij?~ z#KSuKYgI2rHciA~W-Ish_CJ{!Ge>BUEbHWYX^ai;B+1q;nyNa(89NmlcK*P4t*#BT z9PUxdn)t#35?;1&5-eVJR!(MmH#kI%=B-bFK3&Okl*9?72)N#?ZiQTp6lHAx!WOidZarvz}kWPj`B1i<|ui+Mu#@w zw5N^tygtEc6-PEf`})_=I%D16<1GHihv(oF)XqgYkn>5XpIv?ZC4K*JSOyP$jvsw; znDr#a0{JJAe~J70a&C{7raXRq!41uuHB41-Q$E8oP}I79c+h*`A-(iiO$HY2JI1st zDWC1%{1bhCpJQ(=bKb-kes+p9a{t!q^e0p7-$yC+O&fm%UAZ;#8{RhjnxL`|s6Nub zb7`jCm2ADpLlR4%Ib@=@nKy1*o>+XM$gYmet_gE^WF6L*Zsk*SdpRd>d`vmaex2%Kv!p+``6(OBP?ls~I-$91!yjxa8=vDgT?4tmU zwDU9ZU$;^S!EDU$tmPh4WZ#@nRA^kZ+O2&w_?vL!+|7ZmGWh%9q%zL&h3^nT@}kvQ zqoma!IV?cJeaZ$2ed4?{^rtt5b)Ebuph*35#o4^9FZ?JVAOq1N)PDiI&T*m_$~oZR z=GCI)dH(I?5JNZB2KqP0TD8FxFbeqVqKgH$J_Cs->(1mYCrrDyEo^$PLspASvRe*E zV3)p;Hx;MdZ*N5~zjfKiuqJ%HwCOs*zO&-*y6wDq%fzlxOR(8#60nh5LVx|Moc5|I zLUNK%2kPqs3Ts6!6ef!FpFF!gZQ(fR94>knCNns(3*6S=kmx|H|8OJb#-Z`96mL(v zICh4IZIA&qVVQ;dn1{IKEa`AMpju3m{=0s1(b3A@qh6hJc;&sRo8_j+c&%;nr2g|9 zFl`d>KH#`SU{dxf#r}S{+4$%x8Q>F==-HQu=BjoiukmF1N;9_3-Jd7r>(=LMmHcOP z(RmDx1TQh|J8Qt**R=g-9=2RLsa&70sRFk@CC$GJ*nzu`%)96{+PO=kq5)>>l3~A) z;im<_>08%_G@i5jF}qK;cupd4tmIxlRCvDL9GbD0=E1M`sVl-c9q^Kno7fcY_0={A z;>qw+?Mfe>@2&bh;tL8ikM`el_v{;6ELf)`mw^cl_C(pF4D<*MWNPC&Ydh6DpJk*! zpg^Q~*!4F4O(7<}6@SNXxf1-fzoHD>E8Hkk75Dhu%KP{xp_SKxqM{}imm_V1K3!e2 zb=>cgPCFS)yIT$UwLT!ghOUff^*Fp>KgNbGedFZBc1$Z-Xua%P$?WXi^b1TkNf@?n z@O9$d3j`l|OI&%Wzy-bDpXr|dJwBXz_MM3y^=9aH_hM|)Wqzp!`Y*A&k?pFb^ONA3(4bS@cAND3ZTs~)byB4~La z1S|39zk0TN)|8-563?Dif!n?)0>ad)#!gCTft`@B_2fJ`b@nX}7eD(f%WKV^x%DR% z@t04#eY#VP4I~H*WU5J@Jy7X=Ath}Er24O?razRaN>6^^PAT5(^UjZTkI&>b=f)jT zKJWPfuuRF^yBGdf?KFtC@)9348ZmBP*Jv9}4vo+|Ez&lc?A73JuNG^#5Y}Si`I4LO zXvD-PyxmW8JG$wNa&%WmgGrt|T-JKH z6$U{ZW?BMZdl4R4Ur@fKI9%71Yn)pcwv!dIQ!(EYAIYvDPmN-GA$FZz6H)a_cdpX! z^N~xshZfDu>(}GGjSaC@j-eD^9z6@Mh;gV^Rh_c1lwW0cg~olijrL>Uq6~;V|7HVy z?Ebu9xID%}-n?6^LP>HjlH+F3RDRV1!E(@+lE#!36#n5u3 z@W{pFCOoCgJ+E@=5wS_lYEi;#WoFN|2(>}z;hyNSE7RR^p%JYWkqv|NqgUYS?N=53&(qTd+aDt>|4wNANjL_lYIqYp?aSXSsZ$s zUZLiK5e6c6t(vRctiDkppi>-eBCkJ;T>&jSVvn~{Qn4kQbI4>Lbu4QZ*rj+-x+cfE zTNPOsTRx}U>#*E;VtL)iw4DAZwjrHv%WS*`7-+qr#4!8bPUG?PoCx>1uWY|-V^~eN zR(z&8$PYec2c7rheE6knlX@T=rof4}u-4l8C!;zqk{uT8+iSBLRA9Nw_VZcksxOa^ zTzgf2-KLRCv{UtwjsP4r0BaU(we#8 zmT~AcSS>jpf3f=W)adR~wqqQ@b3)uCE>0y6suvcClQqHOl&j-E*Js1`AS^A@X&0h> z6E&g->OL%eWu2$=IeuBI^F;s}i1OZEF%0yv9-;ksc4J4C{ri=oz&+X*4s21rTD$xF zw+!fy!`IiLhwZr1jFJtjX$Q*7fvX7m6992e*Z5qwo|=ulTXgy2_~Y41t=&uBNmS_7&)ILR#_j-YvoeAe^`k8N0;}Wn>KWy*7xEgXYFj za6HxIrr!8JU`NIpk46gIhti0jDUGg7)kX`R^oU- zr!W4GL=m^ai9}-EB2&P={PmIEkc?IDnAaxZ-=s)Rfuh_ONx=L{?42Rh#$NIrpTH~| zd zxq`=Ad=Ix~yWKvK@1@{h`W>S5FBunV(u+-4^j8mE$#73 zgHsv=i&OfjKDB))ntZ>A0N8Z4@YvceW9&OF{07uo8tZOI-}mETNq#bY2fJ18;SHs# z6xF8t^-H_DQU!3|_JDR)jkr>_F+W5NtaG&y@pjt(kpl)Xx2U1`K0~x1_H>mJ3W8T5HhXK$_dH zy_>n#u#vwF>S4?VKq52;@hB1(_{Q+LtHzGuAi;h7r7V8R6R<(bT#um|NKIpEKKgSE zV)4k)S?~?VLyOFbCx10-EA={iR;qqit7=Sb(KP=x)t+jCjWa66TWe--TI@N5Vp6_` z#3%Q@Plfm=`+_a*L{n6sWWUh8jiZAZbHTSF4u9}(85#*D`i9CqR|w}$|4K2JHWc9_+V?5qv&PFG}m13+>g4*r^SB>5fDXYgWW(lfP25=*^ZP{#=*N*Db zIl-&beFq{PVFU)ewQ;zw(p;1bU>zN{X zJWSYW3)}DqHoerv9#6isNl1KTB!~=)y?3|TR+l1gP*r)X`J_d?sb(-X-Qz^YoPUtw zN+s3A;8zVg^n1e-`te78SWLNz+_kEzG$K2{zK+Mo#^)2QRcCWM&2c~tnC~IVJ>9&m zcDO7vEg}p^2)#&WPKW5`wtf3pc-6~3Ce(;+ESikxE-gl{`>cnCM7o>5paLcK8B0%f z&ouSgcow^!tUX)b4!blm9?=_VBo7wh*-(9c?*m753*_ks^_himW)*YwtGz=OjBo6d zR0KKU3|no7;`;US%Ay)}7eUZBWxta$;8t%=wGyH}^FJAps4y=05xH!ZogMFs$T7y~ zw{B8yh4?E1XYw2{bOYTW*IFaFU_h#GCLwy_$(Q5Kbw00r3s6NQ3o#=-5S@xiTh>z@ zY^A4XdMON;bZn!7Smv>7GRv z0NXd)RF!E^w5;hC(@OO5bi;es46{mqndxB*_XK^|9~W~E@Zw#WMLR+rVh4K)M)m`P zW(9F|LmY)HvK>P{eN3uN4f>22%0fIk!lTLDrK#VzBML}*LbPgMH5rp_HbpwVgjfF; zHy12jqkmhPW<6PjC@_1~jw(bLi|;FSgP_8^<#>7nbKB)DX4z%{RdqA=NoW;$TMkCc zq-2mRciNv7gF-?7#5qB6sjbzR;uae-4MA`@u+c>36UJqGrk2=rPS9n?i*8 z0!u;ND=YDRlcZIWG-ro!*fOAP2?{_`(_&>&D9w-v>(4M_A}-Zn6S@A|%$OJm%krYL zBLb_E>!aOrEncP1=snhb=H?QwK&q(U@7KAE$bG)Rl(^4Hr!DdwdC{Uhryxy9~WtG?*17~b|B@57Y=jlou^g-Qr^(&uvu-DGBdt-U2_IdW- z*2IZ_1D6#SzM18lg7C>y*sdXlFDo4*2Zo7}f2Fv=Z{}2>BzH*$#uv8U>gR<6jLhAj zaEw9pe(nx+XH$fu}F^D2(YR z_2PS)7LK(S8lxHh$WQPGP7f*mQ%{NbpgtrU?g6zv1uIbciwr%8Z@0sMQ*GkoUV*GV zqnF^<_8CihyI=VD$R7-fPMFSb;nfhlhz$jHS`(EI*UuWejNiNxYMs4@ zh|BkA^t8(Bo}tq2a+dj1EO2Yw+uI{4!`faJ1Mh|9!t%$jjyr8|yu9^+3NeN{$wXCD zePe2S!Yf4jjM)pIgbai$*68i^mcpz$UgQEJ5y!#7Jj+cGhPMxUx6vd3)Qka&&C<2N z7{XV+?28zMtju-xD0KXGo2AH>e%MKust8ek8Y8;b+K~ep?2d#94R0=gC|pE44n$ZL z(Ek&28aHafaSWvS_%w#UmK{oCXwsMH`Pt;lk;?xHmVlf{xbWR*bK<=Xv)hL(e0;oc zox`u%(g*_^lloCS@F%qR+dPj6pqgG++l#jx=py@NDr7f~5~J;yEw=0t;RbW`j+u6T zjn~UOj2o}>0S!yz-`WNTh|LVwm}EqF!z~bj1qunZu>&78f6UVOaTo*L=>b)KEVXS zEe>;tfTVri-U{8qsqol<&MRzRAe-B73_gX2LqJ-ZL^`LU`RrqFnq=|tgl6h{BJx{D zn|psZg~Y(yh0SQG)`k0uwf$!)U|-t1kSLMFV5X7gtr1^K3*?wG_~Dmg zT-st{=x2b1?6r>4i41~2!@958!+yvAhm-q~l+YfOdhSHho;!VP6!O4Iq)Uteo|6$N zb`g}y~smb+9bt}F9 z(M|K>ooN+f_AsIQV-@_4T`*_%bMgR^8`-?;ZqyI1ATrPFA7Tw@OXr^%nl zuonv=jG6!+pa&sTP?SGiI!~2xG9@@`w%@46ZY_Fi2jaCVAJbDp+jl^B%B5>! znD%#NLcR}qT0m7Q`C=TYDK0U@es{C$9si2yzWR6|-`3kl)_+iG3|#*hPdboLlAq(| zyUfp`W1rW#t4Q&P5LIu(S`uJc^Ll?SY;%!$9ZTcZ3PaP_kT=1cL|_tvBbth_p893J)*oj65COmBo};f~JxAjO{W{5#+}HX> zq*_}}xhM16=Jtm3$rvRq50S&?50cvU7mXakQV{{EXOR;}p}fcOwOXsg;#dTP;sawR ze;sIG9@S^#A$$h6XMvtXwJ$SbL$@!PK`w)I%@6zOnqNiY2@~zd6<8wlnkGx((|bjF z74goG4jP_@79-qZ7<)CQpfbra6Y~;kQ`|Q~E3T)ITf6t1p{B$x<30DQjf^iPT;$>Z z&vrWBLkvNw*h>B0d}&Ci*NrB~9i6CR0U_mk`nENw0t?&V8d^4U7E`;2d%jH>6l@Ni zB)39lyarufmutvBA5$&g@&{YrZigvIv87p)8)zM9CvDH2zhvlq^7(3x%O=K^mgdH% zkGa2w%YZ8r`I^H2alqzK^CEp+x16fKyDPgzS`C1t8O_=OtU47OQdZBn_Ij$(AGhB9 ziK)(y!h~bShg<6qgeH}o=CdaX=KtysnIFo~;@5WAEi=918a5L#H z?qj84-J*ZA>Y0u5ROm4iMY@8|cvobe42t|~^=|Ke*S?tQbZCqu7IIBTEIzi}v0zsfB(Jp#2l&Hl&z7(rIoEm) zs=-AP_B5Y3hF6&Bki8 zM(lD4JziH~>PVKGhQnN$Wj@3PVT|Lov-7XZ2)L9-QQOSAZ}c#T5KX6>Gf7eyc0em{Aol963DO>AH@pZ3s2N#N^~2l?DB z4s$>Oax0{4+B3_R)8I`0Fu^@F*6Ph(oUg#^DRfBLnz)GU>%`q_OU9>`*FOrmsbw|r zFX2z4tF|wGiCrZ<>@Vl7z1?FCc}_DpK#Pe9?slPu)MSGC{%{C8C#6qW9kG zDA8N=ZYIizIuoM}!<@(aedk=)`NM^=pZ)Bz*1hh%*1a>=qkapd3O=5I^u78r&$Bfn zWFW(Nmb3hIPMFJl;bd^zNU`sH;y_S{ak z?ix`0RrvmOvvI3CXfGHKNR&^#C-K;`HsP~oNQSVLzGN#D5PP92ECul4HdMl4 zGjC?M8*JZ^#cnkn*u0tT@=OtY%x2A?_wq?3y%PCxhl`I%pLd1jao|PM!S&uY>-n1V)k?n5xmaqAAh1&-G;}(~DOmAlWorOu+pcR73PKG+YTRt|@ z?@7Dt23d(dx@H=3wI`H`)|nJ#4^2wj;QV{gLr>1?-9yc_zkCcB%3+vP>EF{O&V|0Q zJ=uDc$qoe2qqH@Kb`+w|7v=}ftzT|E`cP(K;C2Bd_W2TCeknVDEQbZZeD~Ch$-ph{ zew(1JVrJ^M+J@wmdYwWYDh@@(P;sa*zWQg`rE{oe8p~)Tg@fZ%8c;j|?nLMgv|JVz zJ}<3j;4v`Q>Bd`M$`72kw2O_zmqmXm3-{JddLWunR=RJkSm3!&>7J7c*rwn&vkab( zy5MpHLKPCfj{f}q@MN0l+Egr2m_4y(t}D7PC8Mf0+YgwH{n7V|=IBTRENgj6XI z@cVfBFTCr$HgAFo+JDP^E*tk@>?%#0-}Q%nl6|3OfTh5YXL7z-t9{;LGYa)*NMLEh zCaiuSWj|vb{&6(Za9?UPvWdiED$Qcb^>@M|;{0P3-5;$73bwUT?SjKiy z3r*XtNBTe8K6XI&vv6lzO^c2(l+g#6NL*$uhQ)_?ql7Xj4J648vS2;8w|UuiZ!#H7 z9_szg3EMskv_gYh`Do}G9o}Zyy2biJy;@FBt7Q*z*+l9Y5#MWhbu37;tTh zz0v&DavG{&wKm;L$cb(rb)x|M0s zqZ+D<`Cfra%*e&Hha`}D&`=$})W zQLCvsY%sN|pf(n;KD8T5|Kc7u*Hhf0&Hy`7W!lun9!oOZW<<+qZv)IM@4Ng4U?WAU z$4xE=4%pCcRi@V5UQ&9PQm5&K)_a(&(Kg?3`|cfUwUFCcz!^i!a$phif+H-!8^pG2 zkug?Noa3c#08mHj1BN#2%B_!eqGQScP75>(*d1BJDIJ4**6h0%Z)QuKt?RkNLY8j@ z1B_N;Jz$}i9w!|8`;Ua&GJPI-wyE_Hp*~-Jpq0jH3$Xj6>&62H!>j?s!?X`@Bn51)S8al>tH!4toGBY}=6uWm6AA~)bq10GFR zv+AssbT$jQ(<2rVE}*(HYt~Tx!s6Yg*OhSc7v=MN#oKg7n&Y))+b{A8%%sB8uHvVU zKuHw^c2m4hc8j>j(=)G9m?$wfqn;s8*+)5u1;_FkKPK9)4m2S|hrm(AspQybSk-621>4CLdYB2QuCmD74t8nYM9@ucBlt*+~tD;1cKWOC+^ z1Jm(xb?K+!06^x zVyQKIG0uoy3Q?@`C92Ol#_c|DW&iS!*QCmjQSV*bO+6ltRVo^Q-=Grz;db+^2LWPI z>|v!`Z9)>c5<`V?MlQtIMNH~hXN5Xg({&%2vXak^X@Bua287{n9s*)WPu`zm3!bUI zts&8_5;vjsB7&OO#+4K}%-YJ_v`j()=7mK2-lg%g4y6TBIaNznx26DTD-C zJM#`Y?c4+RqEXk-;CJ>_b1x%_4#rytZCSsve(jngOmn{@k~Km#w$A@-`?hjB@m)U` z4BT2jck+@H@5A&Y%|LYCSNXYsK;@6+=WDu>=)eiv+F&*$S(mN+gf0C=?~b^@LpakP zq8LxrR;RfWN+M{x%kMzl5k!D84OZkIdi{4`8lS117n!0y7VD>@1JPYp}C01ShFo&b6X>L|^cW#6)UMIkM-dCnx zB6ZyE(n=;>*tm050Uq6=bIG$g_S@&Fq5$ZCEj6AD6x1r764~pK*by)RB$v9(TiKED z7xXC4IhT@AFV9Y!)7{Jd{w4sJL|2G%&_q@g{)+JP&9&9s4O9BI*a=5BaxT1s^Z*#; zqI36gGC0R)clK`ub$mEjE7+Xx~+FCLt6ra zer|w8#PZE{N>OU`u=-~?pH(>c9(n(R3rdF`kPj;U*F7K2265;P$=$oYNjVfqhbq@O zG%pMF-Ak@QV;X5iz$tDEwC zKteZ|{F;IA+y6R4wCCzxd;d)K#~nq!53Bvdq^M|NZj$_uC&63(fxkbv_zv9;a7#7_ zPS*SwzC4@<;jY29sG=Ro@ba~{pq>WrMC@5G0wo#WV<7uKjazrqgBM7JnNyf;vq*XT za=uZw4MnyumV2o^tu%^=ACPFsCN;m#Xg`=Q{AOKyx@F4^o8f{-)h2H$!sf14CcAziIsIv8iiIEk4&#Z*Oj&4&XO zOls}sw>lPGlaK`7R0eDIUTQKMxfiE`l#SwfR%z7@u_{>B4bP5O(euYY%*%PN8nl&e56vJuImirgBq(o zoV)ai68`#NteFCwof89% zV#)aPKa;_FojW(i&bol(ff)4Vz+^C4*-br#ZX_$OEgzQkB$R6s^EA!gO({6-NPlWf zLh4DDIHpzXApZP2YuiSK$l~)Q;NL%|x|!-htQC=!-)$`Qz^uj+7=iLKrx%}73EuOg=L|^E$JbU;gdo{7e2T2wh5JI=IJFEv>g7e? zPICV`{!qes!_GyLp}$O$8*&tXcPbKcg=ErU3KhWA;1KY%gX1O}ZpS z%qK?7ONaf7L{HsL3{Sds)gN6w3g>6`ON>woPrE&gvWn(7Xyj);^IMQ2u&hs@T$IUV zGI3(*vMerFh{@m>yCAM+p@od7wi#-f%b<)tDY}|6{&SBkG&md_&rkBQ)o(xPZQB=dH zL_cVJYT=W2k{_{1X|;V2c@w^3WaPpWWw$&Hh~eR%`R@aP}Dk<)srp7TY=q4Kc2*s!~u+-F>C6 z_|UjvY#jE9%eZ*h7VG7{+3|pV(b$3rMP3PF)c-kvQc`_t!@^auEFbpFrQ$=Dv4Y;o zLp`6AHKl#AfBQ9k^<+R50pnVruOF;Y;_EdQ11-E_B8q+Hb{lc*Lf2Vr+{XTUo`B3pDKqd5m|g@_jP8*Oac$yZJ2dJmlmej$O3ya<1rPSF z^ldux6>I)cIST(RUfba6x`sEZ|L2PN>6OWTF?@3kK{vb%A5LzDLJd$?CJiH(MhE+7 zQqLXMmhx)e3PLV)-ZAy!bmk?l(c?}Z|1_d{8qT0zL9Dq7YiqOOw! zpCDQJm#Z)o6H6=GA)l3;cHEquz!qauG}VST3b?#n-9vQNcjJu?)@$MAm9ly%p{JX5 z@T|&8cn(kp>B*S&qWAp4CBiJZS%%PY-3_eKmC7ji%Bx2ufKa844TnUJCk?^TBgL05 z5}{kXo`j(Kk;@A!!7I^q7$JaeBF3p=aZE2(xdf|2Hte_d(DM<0c@kDfd1Cc1+PT*B zfLq0F%0W7>73zUdyd;oKd*DCbz6zY#W3{o5*mX;ugzqLbLt)k{R}U-4#b9&nn~n=# zB1vyX&uwXr^xH#a)8b_cab#BU4(_|LXQ#xqG802##JB$*i|q%@U?yV(xtcjsL~S%z z|9YlD16k9SdM|vt(vO<8uP!Zs5q#u%anbryeQf(^>CMQo=E}usZ+~*n=+%9#GkA?3 zf$Bi&>REwz41Xy{kgMBlVH3Em^95g! aHaX1tP+pWAfYiWf>GQp7uch5(_*Sag_ z8TEqRIWvx&+VVN?O1Rv^nX5CXxMl#MLum*7#`9t~c@oiA56?exll8plsipj&qS*%Z z{o^G)6s9@*C$s$ZZ;ufl=@-Y1K5EB}+E*?Qb)eJC#p&mgPN{QQmmg`j-#yH$k&H6? zmw)AG5TAWEf%}%idoNCZzdS}OZz9HQ2`%HSV;AU( zt(b>mgjOv326qJTyHjfAZG;T!Y#}g^g^*+!q`m z2%WmIU{CYQ;7-Yq%S#9_v+Fho2oE$X%Kh@EW?!-ypJ(9MdQd&^iNKt`td%jhH2?}D z!i02pIy#2&XnN1dElr$Q%<&5FiOmCq)IqX=8T4RzI1qkzR%4pQmvt@^6x6Ey7n`qf z+2cKFv}V-?-JLVjW;zJ^yUTADRU-SMHU0eJr_d={c{l*yynGRUeC43xe){*XP4PK= zQ|3y_SM9H7@s3;Ih38U62Y=z^s8gVCyNu3t3s^X$9LlG2xqwFdLS7VJmZMphKTe%) zP9x5*)OSZ#_*E~X?=_vW2HWfr$aiJ{W{0qZ<$us)x6)6ro2J>+JamB8iG*x-tZTmh z5$84TUkU2@@`Gkm2zQGRTB}`gBvmhjC;OUTLgy$)Bf0@cVlF)x9+~(r5kn8y`_)$< zZQn%au6jJ(1kS|+==t3AxY3n|j-VLc=aosr0g9Vi z0mcUMH;v>gmMw6%_lSo36K$SV`BzlZopKZ9PGFCUZMuJNn9R*7h1J(YrCkbnZ1U|c zDTTRgp6oht^cWh*j|MR`*T{qnRyiHz6{z%?55F@X9!RvA)=e6GLa3;*4UjKf4Z`1C zPqBr%reOhlkA9?=@@$q{S%`LME`6!=e^F`_`7bDx5#d5b}p0Yf?Pkk7DX#X$o+(DZH&$G1}S)cl!)VJw2I= z`LNm2=ETACh2fIasiTe8Tb-nebe7*k$A>Ho2E0M`p`;J3~0Eh(d>Gxlt01~Ib3#C zS$jCvrRWV$O=L!|xbD}-;ijD!$~XGcj~QnoiY9Tj!xMiwq`B|c=81)*=YvkSr}t{T zY_@>LgdWW2&dv>;-=0BPmGtKH0~qB1WqG(9q4gQYNImBdM$T&fiI&^YrQyj zK2}-e4ooJx>Sc#WfwyZB8x8LU7YVY{2BX+O^m0>9v$I*a4p- z?^{u$voQb}@n+e=PY>NUr#GkGveaI`@H(u<`2=bvb2G9fM-+X>z45MG4b6Q2W0*Pmmf~l#edQv*x!JNU~6~6cTG}H^j|r0pwzxvl%j38t5!Dt=FXOK z+iog_6b5U8R+5e$>VfVUFQ^$WK*#Ry={X#*^(DG0e_V0m$Of(0#u~It?l;u)ngDBV zx4|#LrhKF|Qe}QGIkq#C+wd!TpJ5~BYS~AGJSC_`(xTj}weAHl2K;rldZ1mC!Rm6} zT*K`Ssw5Mm?b#(ehOU+j-BAx@O_Y3}I(mA^&HyxQPvNt4TtDfZE&BVzAp%(7*6k{S zY0|f@B#XdnL{HjeI4h;COWe5$bkpiH=7`|uJtp=@PADQf>z?+VtT=7z z7bnV&tR`~t1%tREK*{5)iOKqlL;5a%!Vl^_@|xCK-&@^pzXZBiyD&GzqWm6Y7H8Pp zRWHn{#-~G{`pR70D8%rkspBT7mVSOcxigVJ5>yB@vIVr~^fM7Y+R+I8`Jm~L(tVSr zmNm4O+*#zq-fHEOs(Rq_2eI`+j0Qfwo26?*F?Q&o_@^cl9UTOPIYWh(t)=ZyJb_m4 zK*&G%g$_M#4|sfT@(*3LIKu_#$^E^=wV}G^c2JhV?Y$4~y}m@qr(yAx0!@IBO2;k$ zdb0WwlV1db6#fOtW&|2pe3w-Ko(! z0Jv}t8L`{>C-Bq|SJYJVdyjqoZt^R0g|DEc@t~c0?aTj$l=}LG4IDQkYh%n?y?i!F zC!OoC)6y@vrAXJ8+`fWpnL;&e)zye+9Sm=kM)!knM7W-KQ>9yO9Ji;=C}r$xws_zH zo9P4MQ#J*~zzhU3gF#YzCa~6n!P%v~U7`B&kppAvjQzF6p(YT!ow1%Dfs4C<&$UUz zw<0MG5|SdqFZV0>>iM{tA`6^(qetVrlTScq6JPe#1JERMUQ~l}onFLDONP@_AL+6O z{Tv4M_SC6^y*_!cv2tzK?gcO2xr7JsgM~P2W#a4I|*bS5w3!}ZtC7GFK zpDU?M*TuGFQ*Y$=r}-~}FJ&)+)>f9_4ON&N_2ZA~@s_YlD;J$XpI!^gkL6h9bE~+d z;>{3~{zvRj51s#E_do0Y%F-z`pn)=92YBrm@=-S!|tl zm!Na;15>@hTRCwa*N4GCnJ)9&*c+AC$q6$8J@>ssPG3z6^lSxbVp!uVDUtcVBu4&> z%ONcg^{oq|=UF$PF9)7&pSGa;q+T*~Dznje{0i|#1BD;hAqk-5RhZzCs=?5i>pNJK zM41|v;O(SS-gB@7RTAeYTqr> z)c!ju$HDaW$EOu5*?KXZtbRS)$m)hcRN>9u&bAFP>-dpCWHFtM$^MuO%r|gh`ONc`R^_oRf9|*r};8skmRs)NM@b)x8IOh@$Gb zG{REPX3>9z$3{hM@8vu1*Ti~+rp+z7@AEO?*?8T9ut4gTNXQCwt~}n5eanLancp^+ zF>RB4Of-vh)3tIVsWhCEhLby81vUx^#}Jn|WI5+mweWw~*FCMCt1(#Vmtn^U{jL_M zG+z!A?-W`7{l1j>NHGLL@eU~WEO*Rg_d&T~*=hW^-RSsJ@^4)0TJ*o1u&sPm$7V({ zmN|a5&zjQyPZ^*ertyjRn~EF~=EL;q)q@c;u6FwWQb|xiscH{W-T#v!R?~FF+&$!J zAo4315X(BiW}!oG;WO1q&&xWYrUA+$c#H7pPWXu^Ksm0Lj@D@CCQiuYP0YGf&6k+) z0@{5+tVyHlZjP3wXFI$weH2k8)#olV%iTOfxhK=&gElPw%uCKyHE!Bs^LGn}`=~OH z1w&EZ|0+}7W?Bt4fUWd}$8?$q1$^aA!P~PFlSc_7-^1$smMF>Yxxx4 zA#Qw*Y{SAA6z}ywdG~{NZXlE(!NCg`{NO?Pp;GqS)v$Mf99Ej|eiKpZEv&KDtLqF> zx;B<-LBh)=k@rKpQt=Yg28}O26zqb1>!Mw>hX+U%0!EwyeD`%J{laje{y<(I#qO%j zDjy83C>UnXzUj@fRA#yoe*0_&I0I39y=&S9`T%nV*Ns|OXb(N+Gy6{>uW^6q{+XG{ zbA%FbNQowuv2@Oj{w}{w922kF>Vn?;Bs)jVQYwymJCdZPbhy9VvwGIYj)AsLQm>M@ z#*aRH&_`0=8>d83aDfo8(C)y0k*NXL7?gH0G!Yfw`%F5}2eI}xlj^xX&Y z_0p%@XefH5`2R~)x8J*F0L{H4ABkNx*;y1GkNbmY}VxD4w<}$n|z6R)^!I+pt za^atl!A4JNrq(}sYE{W;6e{wrt});e8=+%Cb(sC4L8{*DAfgY?_;<9k?dHwLzu0$|1m2nT*{xf6tJ@+O3067`{P4CR8bT3WTXA>xm zm|Gtu{pg!i!HCx7$2>X@XxHLZVW`Sx+gm|$&0q%~B=uSQ9jVT@<~^o>@WvE`YTam1nB?L9m%1)OWNL}E& zva+>*V<6?sCytFDKh5u&`0+Z_{r(}*KD5$f~i>X zM-20y_k`-PJVE@IHBD4GNOc7QFTCsPp^5;`bS7HNOPRG>Q*{W*+bi4eX6l z&!lK-sZN;BlIs$It_C+_xbSW=zzZ!jUM=9Kr0~A*tHdQzOrMMM#jDaJtDsgQ?atGi zl)4d&1p40({(R-g2?(8$H4*s6I7tXYo`}tfPH7HpO{M9Up74SQ1 zpHuk_v8@|DZNuVa@!ccn56Y#eQi;Yc&U-GLd*5U`2!PCqdZ1EMyraZDQbL)LepjgZ zZQdI}-3KGWFQ?HKzRO+I9e2_ZpSwJ1YF;dATNiNO=+I<30S@=a-Hf>a3Ywu;3ZmzH z6NyXHuI}QqbzZ-@1su0a-csKc3I9pQ5LfW2(lIv}P$oNPI@$T>5uOR{k{Av16(wm~ zJlT(n-pYDxeBdM`OQj@BdGdnF`(|ZXyh{o$i-g{AsZ-B-@n#*w*`7WZa>!Xs3^Y3w zm-=Gy$aCNABC17UBQR1fu+_Q-qA4R?HvAE0u%Tj#vX(~1BEamcR)Z{Ht z)OS`*=c2$Hdex~nS>huoeRM~y)N4Ya_^<_$dCm_q;i*t0tCfgZESm#4R>wu83Q)XY zO?=FADl%+4z*$C`l2sK+ndmc0F!L%Z>mun~XDYUw%I`Xq^nOx?6C+VaG`?jzte`+D z_}ur@CmD@Vw7_IVk|*k9VM{b1!I0{KT7?YXiSwd zoTp>=W+r06+A~pGMPAO5UK|aG@%ayCOh-fMg#|(>G$%=wiNFg1;<5|#U2p-oj-?GV zS9h8$PZ};lg(>!n+^AI|i!wb=7SkyH9xZZt`a{uLYhCssik@!S+@_wtQCvN`_@E~Z zuEGPZRU4uT>T#-xkFNO!SU)$Hj-Al9cXTlM^^Nyf{rrB*TuQhWSvQh!>A4{2M#djH zls?Ntq*fycMKP1RR*ffLe2Rz$BVsZYHA)k+yT0u`O_DjgKgbEwQ}X9a!kLkw!(CuK zZ&Wx(WGgpFTh)(>gxFC~OPOp^d)3r|0=*g(T0`gzHjI4|L77MZi3L5pYZ{{3Ok5i? z%#8sS)DPprL(7|7vf|6vV82h?;*Q?K!(CM&5jH=Jr7%7eJiPt=4njsQmvjS_`}4MMIZ3p z4^>JACzoLs^Tcco(>Cjm!p}bMebkQ@`6mOj6Kq`l;3Z|*fJjV!jC3QPKA0;hK+Q3i zwQq=Y##$)+(q~XF5U)2l)!CmYMM)vcEQV##B~9Essp3j3!$~X6;?~u2S`6mSzGc@Oe5=B3&(dab1eIej?k*JmkEABbOV36~l zOF0-;wMT)3C@DtH{xcrJ{&33HdQjRfAn}-)dNGuX;6N0-l*^a=HUYT~VE^&*^BmU{RfRfa+{U z&$ogqRF-WfscstE#jCp1DrK>7>1ykRpOrdq0^;mx_?a%OVmUWH(YrFfD|Tc7EQ)G= zk!9{^`v~PMhX~EWJnNV+8`&Jw>bM!0AcPp%wN&kHGx`Kx{g5u(wDG<S(m-LP8(5A88C*MmSfo z9ZS|)j|)m-_d@hWDxk?BHlF*5B*IXOX)~eY#4^KK_0T|N$#-QqNkXBQ?cNEu;r5>=O+HHU`|M&tBB*1y`i*s%eEKBP{kraGGZRb94<)TZO2=YVd3jev< zMudt{*v(NZxz_pG;EikKo<(;li`-aYt;LKfzM$e@S$dZ@vQN=eL&Xo+VPQgPtcUU6 zf-jq>>THuT=RIUh(id1$@WMS>wWi|V?|Xe8*M|7M#u{m+;P?Z&cwi-CE>#XU%44X$ zsm|w1Hh+kbwn`yTi{I6&8W&b^KvvKRkmz{?Qd2Czdl&(@@-d5vq09A z1mn`3#I){=Y0oQ5n~q6}1+tIxcUrxyU}SFzfl~9r+j&ACi#*z#U7wZIL~n6zyrOGz zcqq44Kx{Ee@SW!PlNds2&k`>vxm!HK`9X+06fx4KBz5bbf@`xQNZGLc>QTTl<(`~5 z5#|hRYiEZl2LdG$fJZMop}caQKK6Fs33Dun_uioK+*Uc$wv0TYXg!Ed!V-LHPc zDI{JX#u&E}y-!jF;N`EXy)`|F-Q24B3F5j~I@3JoDj$sOw+<1(mwp2pWZl^wE?z~? z&?+MQ^TRXvO*@-HNXaZGEGGFePnN-<2jaCPT^SB7uPXoDs+ZFyoeK&>u?A>6hjO6v zvNeOX-iwbB98UEYw5`*~unKRpC~x_5j<~&GuWbr8AUT&xL13{94lEwprxv4b#vVmd zPd?r>?NVW>iQUq8>&UW~Dl#u7uigpzwbg~MP#^gQ8K@SWcT0S{Rch2LWY(pkwD5d4 zfrcv4C^;Z?mVI;Ljk`4O=V#Gi+8=v>M^+t7gX#~~EHrLhs6|t-z6b7*si#BJaw+#*Z5&l zgA%XqH0YF`6`&py&OqCUw%hf3J)y7S_oPqPTjD^+4RamrB~H zKHr<(!Q~cr?VP;_p>ih;_@t&pZ^tJi_)_Ie#ddv`+6Q6`#pcg`Ksq>eoU0<+Pddl& zCrf=}d0{_pY!!sb(IN6l2nY@{S*W)c_1$cpP@8Y{ip6g9kgc1LVy|w>lP?~2R_Oqu zq`|0PIXj1{QkfbQ{t&>%M0BhcJk<(y4)fX08I8=f5x(_>#??_=`>zRbNx{>P6Arh@ zftzb(&-`6zm&`#o#6Hc+hyfY6u1}lk`F&hcfDZoSW1W z0BZP7vgiVH`v^Zf5kplpPo*b*I5aBml6w`2BWxT0f6;5+HacfDpdl9e1KHUu`TEXTP4 z>qdrR9Yk)hC)Bgyxu1E1QP7sfej2oAu$mH_imH#*{8aEEG_dKV_J4+#OVlFyAbr{> zXN;8RDsLj}P2I!pk$!3Im%^B(O|g#W6or1m1n)+>|iP=x0@z3fnVSl zmhTQ|o{+CfzI)}#F^p0;((Z*F=18Y8S~3#y!7j_Dbrc07E

mOR@{b4!Di}SyBZBwr-HEc6z?{_`qiIk!C zhaB}lo^ZyC6K3PcY?C*9Usjl4PajNKGVN`_6IZ^^kKq?4^iE@aCrL{!;zGJ}hnAM5 zb-{G0qM{M>a;VJox`WCJ-2)vTDIhqagE6C-P9}zyCA(q{GL0p;kJV z7FECXTbxE3I-W71ObY9P88Fj3{O;#{bXj#zo5Xtk!F*$6n`bbE^N4KS#@!7T0Lqyt zlbU&j2BzVey{mJF#t$A!Hn2Uie&FKMuH1#(T#$M>D8DW_qfCBUC3fLWaaJ;>0oIZz z28=3kv54D$QI7uzb)E-Stpq}%7Hokb{F|iuwm>VTKhHAMq-Aj64zRW#h1^VsF;eLS z%#ldJwN83Q=mYPZU*=>LkO(S@y4hXT1@NhA7vC_|(g)Ac2rprN0JdK2$OI}Xt~up#bH?kBUJ(6AhsvLrZxsxviu!!%KE)(*DWd<4DQVnvgUX&-499jP) zk<_O5VYL~6U6C|ug|#$&eQJ{O&}A*`XQHjdTdbAOto_t2H3JKjuP6c|^uLazx`+7i zIzMTg50dCt86Z;W+|yPdfIS&}m(Nh6&Ia?tJm8Mb7Lvmdtge&`Hju>=oEH`g0Z(?4 zCV~5t7Cu>wj4|@y*aojnsOJRrR`GLlaz6m*&-X^T7$X5dbVZ^uQSel5k`{9v5Y-AH zZmF?YU`{Ubc!Z{CZoeQ5}yPpK1}GWoH12{Xe)vX-VN*&AR^+ zKm#!{UqM$~`|dxF+5(-0KdqDkv6uS1LF!gG9}u*4L3wrvKzE+05}D1&6H7YPO(2>8 z1cCr%MSd~$VABL)P$gYqHHa=@fhP}5dD>;^`t z2Q~O^)0Xi%g3CY&w^dJ+2Mb`0-VPVof;-!EfBoWH!Mr+uZpB4X#CXr`IuNV{>nFPp zJpsbkya1Qoypn5{;QA$Xu>hrnK}V;3B5o(8zY#-O3@qX(=QGM{5Cb1gwz8fYH~7TR zX|>cCnXdR(j_E81-9b2{(jAriw?HKYs(hqq{dnLOUgnfH1&7U93$U$O0Pa3pYrAQe z_0?IZwL+7j=F8A%Z<{_!48+jJoAQ=oq)u0O0&fKb10!*%$^MXGm#Wqz3YmjCHCxIP z`7A#1MJcY2H>oaCKM#ow{!=>7a)SBu(pi4QOvfWVMlvwVpblp~m_|R7ASodE1n%^8 zqQFJyP<-1Gh?B`SPj9`H#4<%XRF5D^tVf3pGCWdc`Qc1V`)P2!K`W+t-0^Jg z_+zm6_d93njpGGfj+G@d!!iMeTdyD#EicCOTnmDyBxry;9HyTuFy9F!gmhK~`&QdM zh3UOD+x|?G`U$Fel>e0>m>=-?45s3*XBHXvMwJdMsQDpO{+`9TQE&2xNVdOsy9dSJ zwJHd{j>T_g&~nl-J@A=T*4<&H0AEuj6E!>9yx5DfXd*LiNr(VE6!+IR0u~5(NDjHz z77JxOxcdhuTxzdA7vzm-{d*k}RN*DKNq`s_BXudu2RJ~9{4PsPfRKrkP@5m_;UwCE%s2P)d5rrDlo<&e7YKi=}Om{Iq?xag~BheP7rDX#uS~mjn!F$!p zVnlF)nN=8B1jr%O+X(;|EE+XL0ll1^QfBej+w!v#y*QjYR928Y;Q!ecyP3ADuy%?2 zq|gt8(t8)VDd7nbqqM-4%JV;m!Vu4Q+W`0BFM_>}YpyOmTr7>b5^39pC7yjrO`hra z*TI}J9e|m#w)9KpCS=`6S(f8pq#x!w|D!DKB;vp40h@`S9<-H5E3O8x7xVZs>cgix z&YD7QWKiqD8e9nOMB?_GHbY8(gIn@mSaMW_m&axf?-x-wctqT}yLY zT(5qAhLKX~j9Tep4$uHw1B4mq7A2Bz!hiwso^lQ&D?kiqoH33dZ}rIbQM6caCMfLgyw=$Q&)>2Z2A(r!28p0+i)=^STVX%! z=*{jhu@2=h0=kYRXw;yx>{wWur0lx!PPuX%YSuTeIyi*kzJtj1G18I);n>kBW!sKF z!pN-gEgsjIXZ}W9$9*n$SswIPvS5DtpJ0i5OkY7gk6XX`@O1Dt7=cG{vuCJoos?`ChSt6$*5H44Z7kLrhu1d{b!|I z_|`*n77C!lq_$*f=vjuFH%+c7JqqlG>LlZBVYup`@-mbc;#Z})Q#7x()679lt*a2T z<)D5!7VfL&=w`$t{L{ zmZsO~`uexpjt92>XClnu6YfrH3d?moh7STz*^hv=fOv05i4pvLTNDu0q5fas-o$ah zR`m(hC1XnuNVWs92>~*_*<|(O)i!5;wo;7e2syyt0z2A<+$p_B*ScVks3cruOb_tT zq^*w@{4wHranEf2mlJ8HZ(Nojvt zy$7Tju+|lw5LQxXCCD;`3;w^`8bA|Y{VN0dz~ag^!q7KI=YTR)af)xS7BH*s&_^2A z1m@W_>5?Cb&7wm%uLBF<)3wj+{fQGt`F=BOWVm_vQ-7nNBnXTDz9DfhX;d#KjBLZ? z{}Q9s6Tp0{PS9Z3o_99?7m!yYO#nDBf^YxXT>v>Ong7oC3f5n8-q{HVC-6m>9+U>F z5>cOI1MX@q1?rLD?D*;l>}JpipbqZ;_AS%@niBv%SZAmJ+~d!-WxY^NIn5gZI!qLR zRr?9KEC+%sLV6q*GDax0GJ);{B0wN5e&k=Ijn}yWT#bTW;xOX4s%*>j|6!;{+MR~5 z9)5%Zje3y-tGqfpPH6h8z}XTEJ*%<22kft7_#;Wmk=ytgSl@vB!uV%g;eZ*0j>&~; zHP0OLmSDB6>S`c>g|`(U?Xe9;bR+l%oOEl9pYyJTFw>H~f+aB_3a|TheqF28-+hpV^r@>1Nypkci|oZ5?3Q38*3s8xPcaXaD8WTTP5AvWnF<$f*_;-Z?08 zeZWw*mABSK7?q+-zX8ODjN;m&F$P`ORsffw)`8rf+q|7pj{w3=o$neMpLchbLxrc$<@?S=oPWa`EiPh9Pi%?>XpNd? z4H+(a+A4`o051t2)|ZEuFRL&og@=>%1AVswVCsp2jM^v09F{f%UcVX#iF>wJUm>dU z3HPpVP^s2HilXzZm`Kztfa-{-APLvE1w^A*(QA0rqOp0Y)Uk?cp|N_H@gzP$8=ws) z0X6H%xXQ)_ti!B0HCvjH#g!RH76Ui%UTf33Alzx3Q=ex#K&Ump&$ni`iuq}Y6s`GT>rN8QVY4K=0nB9HK&Z)3J>7W$fgmNU~{s7Mqy zmC8&9t8|_!nU><^r(YJ2q{zx83Aq${12rBh*4Q|Jd4ux5979(HO%%IQzbO28?!vx6 zx%VcZ86aqXcX@M&%|}%TPU+ON5K)4E(>Nlog1z4vH>Wm;jI9E6X~yv)@uA!G5mQaQ zE(X}qY$Tmn@7}P_CLFRp2t)#YPU+qC8$9#fhCZc%58+MT_B_-ar zLF4!~d?=?<`b-u=@v(Y1uoCLrm943!m^h5j=aBur^OmFX0itok0XeQDBdmEu!zIHD zV(;z4!4su2`On#$5zlemcODW)&frft`f*#=FtnMBS3Fk8KoE3Z5;K084-9l4Zh2%$ z&l>6^DeU1U$OqPDVY&Qsqi8U%D`>xw#L1M;{)HYG81l%D=XF4M+!n{h?#7MNMon;x zTSRtDZU=KzrqD@0lc}~Ig;#7im`{jRp&L57g!<5<1WPtt{G^BaZo27VJRu8kXR~w!r zMa2J6+u%qPNJYby#PlbXLB1y3&sAdPwe{e^mdf%z!gpxMt!<3-NAvg&IlU{}E28u5r#H~ctnnC|4%?Yd`~crVsL}~Hj^fNI$41yP0dVBS(LvDf zQ8+pdVW@QwAj_p${G0S5XQ`ixnn%bb_8oTq7oSPdvZx_e4!9BNKVHq9_u>CU^|Hsw z3ts>v31ISF8)5~T{U4K7fFO}00Et6gnV4Lj)FE&H868bJECzsujOhz_yh&)UlS>`& zgqYTcBY09h+7bN2iHzxY!)>0EWg?YvY`ay?2eg-Z%yg*@{{h3^FeS;eoNzLJ5X2AD zCD|(v%YOVl2F9paa`x@|VID`@7uPP+K^Hlw<<06^#UEjM{sbK~J}Aj0+KE-Y-d7ia z+%@y{Lp_H^g1JM^HMl8ha@(s`4q4S*W*Gel{zAE<1uerN%Y6FR!<4J`eQ|795zRqf z$sacNw*@blHLr(Y1@q*pA(HKR`UkC^>>#270jChVd{I3v>>X#Q4kGYHYaEv zcJ3+tEuVjn3jtXr%kY%c|6h*J3pi!Ea|TUr`%_n7je)kv`A{Y`Sl&%s+VlngqUzv* zP_<&4tFs?i^2ilEUf?h~_uFEwood@*M)&lD3cEhO+W`dYSb)07Nbst;Nu zKU$Kx-?9rUX(Ky=59f;}QD059ziQx+ZAF)J$ckz_V=cyQ)M&J8z1PRe#(ea8MVYRe z>+VqmDFdd8ac>CrGfYXqX3|_%|4_CK?-rC+=%@pb%4mZ_X{6gdF<}^R;DnHnSp4qG zNqO>n379i5hwS}xI>5L$?;Y-ik)4oUVB+Wv5sw3HpXJ(P6aUl?MRm&lb5IFth;R9^ zA&fMO%T})*k=+?1356O2O~{A${1b-xe&zuw(n@#c5mJ3gSr?iN-FZ%rhvo3As*FjA zmhOeycxnSN=0=8>RAndkbBZfp047FF)l5l6U4vya&BLO@IQxZHDw?B90AGEy*~AbG z=xgbnW@sOZVAkU1wh-Jez^=~mv8d9xzWO)DiSp-$dgPAA zauBwELyYL#K2|l4$Vcqwt(qLxlkvk%x@vI$3=-G&C*rF{eUp}Zg3tvdPFE#ylHAQd z>X*f#9|voieS_lfo4l|xW;GRTUD2(kYx_L&oG2kTZd{T1J#ZGQ=aEjoHoR{U^P;(n#j__Ql`yif5Y6Ll{|a%Rg+=P} zb@hmzbz1)|sh+zVPZX}J7x&}PLjm%@mZVpf5%%~$Wc>wLQ*Zn?j;kOb2q@B>(x5QW z(bCwjIl&dxday`B5K z?{~lMI0a~PZRQ2P)){;nKoz|6MM6!w;G|mcWuVDflE#dy7%wg=^HN>9`tU~zizLt2 zOo`Oi!6)w~&==w@vtT?m9f!X?O(e+OFqr5@?D=omLUJKyp8)lVP$g?fPPU=v3 z>j5*K1@*Urhw4aim3TkG=DT(?Ey*iCd$Ql{+~Ch4y9%gsVdaFBHHuz83)8E@7-t4e z_h+l^7Q2}o%wgQQu5Vh@0;W+)y%XfwkRoh~lN%hzlygPM2qNY;*0U`BaObmxlN8BHl04)^A{v-Mwi1x>OI=NfFgiAd@sS{=| z^3_?2(e(vX7%>q!hg7C8{0hTGs@dlN(Uo~;LvwJJMF?ci$xgsvLN0)JIBRf zZ-BcBhgT#~4)g?3dVh?&=YxG9U(FjwuA7ne=f$ z)ufP-r}+>Qi&}fbWt#0!q3eY6q%k}7^S1rrfpZ;d35N)U;Zk;QFs& zp(env4*+o|U=Rk--#m)Tsze~6YWg>nCKtxFsv#$NS_qsSfJwHZEZ1WM?*=&ya_?WR zhyx3rM5!ILJeeyLzRK)U5Ni2ih1CC|&XWE9^Qu-E+h8$i2C&+?Os(BKWpw~@vJ6$I9m{E!Qw9;)~ggyH?CZmNhPGqe4TsfjwD6O#r{<)fF3;bLR%& zJI{&=-)*d!Kb-}oUIto@lT>?=A(!e<%qv2)7w`9|?p}>#Q%N@C`i|@It)qqK-)gUf zmOnVm(9iP0!4E7vp|K%v&#iW@Xl1i_Jm_$9b5oTA0&37brT~z|XHO__K~Q8c zs?;Y|%TnR+RO|P0#CxSl!73wHkk(;r)0S;EaGOTO0kp1-*Y<9|IzkN-a@_C8_D-@Z0{U$SR9a;Sl*y?mpf>SzlK$k6}>~hn8WD5A0vZ+QmxTAS`d3 zy!FZarO9+tXcEZZC&}|8<7e|(WwP(p+x&$4Gsl^D{@VltH`{$;hk%3p+Kpv#P5Jvj zeu(qCmaUNrcQF}6MGL@Qt#5BZvfnT5e`4z?VuY27E6vSA9F>#sT6bMcdy zSrG{hmjOaib@CSGg|+|EQ|9zP@~d@E2*}o>qlYlm+SZT()fed%@F_hS)E2S z2?A(iO+#jJ#N;`HokAz9?buOv<9 zg#oFqtB{~lCDUoTF3eb6mMSA1X&Y$%<*P)`r2~7YpCbR(^MZ-^>9;oBP_*zQwz(v z5Go%X%*nJY&J-9uVL%Pnx99*d?G;LzJ=E-J@*t9sAU!6SrLwDgjnuOX&lHqN{ucDG zpp>^J8t(qv3JWi@*3@V0Mr$>^270~9Dt`t1bsI*qYO5GsDB`2V@j8b&`{U<#BBhF# z8We$HOrI09^5oC#e;?3*H}II7^Q=y-Ji;7z~3P^;dodu7Wx zDV;**ZfOmE)8h6HU{M5QQk7kjFw<9>7PENHmDbW`ff0R%P_m82SBMaTH3`P6Ff z(4XIW(xp>_{=nYjyX$XeG0yRabIGOiL0O=+;qRX%#sbZ)G#hXtkb%rEVaBbqW$;gk zL7O!tr=l2gOGeJ-vi^r~_PB%sk4u**g+eXzrjge!-Mrm%?fc6R=K$IO7pr)_S>DdO zA5#& z6Tl;U0X?=CHMahm4F^6(u#;*dX-)laY`>~NI}wI{|9Hm~B3Q`a@7(rR!m1j>*csZV z^GZ!|fb=OP@96(tAZM3WUFgE!f-4zVNs0Y1NE|;CwV&BAus&&j-8H_ln4gEjxI39W zZ|Tj?ZMLM~HZ%lu}VC#;lC_G206{C~((P_^%olP+d(5Y-Y4 z|M$9@=SKW_rRBT#n*9JenPCCqU>27lf_l{cD4OO{h}g=B76VT}w{z$Jl%&|Nfvg!7 z&KZ8%UHH)(f{%c~SJbw{_G^lb!$WWc)~{EHRdVP!?{s+m`u)niJF6Z{l6_yi#JeH% zavduRjrVU_EFY>)b06$-zyURw4yeJXziJRxTL1lj=;O+Q_$TUO_j6`d%x)GVV*rX+XK~jZPeXq6X?qr9*A|! zOb2U^W}nODTaXO()LO^%i$3D~Deiyt?bY(c>uloNi$>{Tsk32EB)ch}B;rv>o2=zJV| z=NnGq9C5_`^$FVtTKARKL9@=@@BI(fbkCKnScdy1Vph3eb$er0Fq#{*Kv=&B3xC#thOv)y3J>e0lUG#4%iLIf_DlL`K&2Kp3B`o5RgxPYljlZViVA; zEixP6^!f%)AxKOxWQuNeOt=*M>d)1NDl8mWyZITCeN>ncVe_x zw3C*VJ@#k*&+{uU022``G*o)L!tV8D`|(iJAIFI2L3FB5*S&^U3HH9lOTl0>A4llhlvMF5}(sAn{Nqra(HAC99W98uIO{RJ+uxWdL7drXnIY$A9>(7+~gE!HS%zS zel+$ttFH7kndpBc39=(WB44tB6a<${wsO?a zm?r4Vm#&%ZoO8Af6u3fQ(@=5J*IJ01d0N|B&o=l3p=FE(jl4+T{58Dm828X3&M8nO z)|>t)QwvWzXJ*=S%+L&@1D1p6d%3C}&fa{4}`v6GT&qChqF1?E$??S#`yaS`E0sNe%Rj=V|lRBEoQpTwmf zS*DFlqIXL25*p(Z2AoyhH9qZ)a5K#H4}9(0wcTTLN?#dpOj(I4A2ENGV%u)soTZ9K ziV^W&xkc6wE1hIzjBqFW?U(I*_{WMy0KTpctOcE^(mBiC?9`bQG@2BYiWl@}kbraX zU@I_GrKjO`JIf$C9@DM3T1EEj>4pI!4;F*~B}U=}yd5eCJTcQxSPqkvTTg;`D~9Tu zk>!wd=N5?0d9&R4@t?00i3yg+|Et{#p6z=uB?Ia!Ec()!VGP8tu3YTO=k?j#6r|}h z(PNub199AjFrptrZd)(;J!*A|)f&f?Hc6TlkL)+EjDeag=d8s^PvBa3xvKnsUIxDM zo~F*}&P6my5~yYU_`PHrUi!BioJTi7b3kwT1Nj4ZpQdxr$EHRylgmgCwj8b4fOlru z327*ekGAo791-MA_Nq{o=m>NbiOq}5naD>E1;b&sh*?-8?1LQhw2=r|8YQCqo34yw z#0;H;2h44vkQ2JJORE$eIbtSiBLObmY!-QrQfu=H z-3MnAA({8b7$rJVAc)9ZL-Xk!Z%D1qh~LBE!d2_9+w^o=&s$9T$*PZ|CLW%9mRiL= z!GKsMN(=ljKLM9IWQHS=JNH z;oI4pZjcT2Ns*%XVql9==iw$c>Eb4T_r;7-Qz^d|5Wwc5M{up}`zrqxZJx!|9Ov=` z1Lp7lDsB)TJ7`{CxW_W_Jt6I`cS86dok5kuv`I4BXTAN(xBIrgluOfI=95*EY|@>) zuq2wCK6tri^T-jqqwD*y7DA^#XY9z01?-!|)CkDGuHGkH?;hlLnL=zR8`02-GNlUqEa8 z4G*@>+#PnB!mbRctF1S{z>o4LkD79_9ESutP zXWDayEu_P1+MkY5O?Z>Nu%7`95Jopo8ge+)9b-L?Hs%dvYYU9d&U64Hbj?pn!FD)c}jqZ6n0ZPG-M>stYZ9g z&}-w6@2?mY&`if0>mFHD)H45hbmZdn4juuBk^$kf+53Qp!{R@(_anKs)YMd*T@x!} zM6DSi@K~uY2^RX{3k<|9o{AbRZTQ2<`>D6 zQ@dpj-<*r=ANg4DX8tqG;gH&TzbCncG6us$i$Q_Mx_zZi3nqc<(^g_e18{eSZ>pm^ zm(p*(Da*u`L4l>*ix}x^x1A=bTeEV;cUkPTf6C3)e@YV2PZ85u z3!80PK3R6glX7NmUN*}nuzWnrUJDZP7L1M1nherUd6?-pczW|y*o!_0lWNMOUD{-; z(n}rXnIVoz@>@UBMrC;FDS@~4Rz zpnDd7cb3jOx9PzWe*RS@_K{3YVy+ot77Rl)&9IEyUZs;SPB$CJnhGT4f?PYA71zRA zT-7J5a?P^|q*_iEn8TcPmq9FR8i?nk|69#Be*mxc^=<-`azk;rp!ud0VluxHaNFQo zB)^-E%?2NOS?&bCF*SI^QgO95w#mCO0K9R&!~aTM>{*M@TbqNILvEjn1W)gjCE^TH$F;5V;?5H~$@5#onScD&U{4eK64(2?iahW~ zSY(fnW5Xx1L&{IDgWL)J9MQ4YD6-tCNfKbmc6OlA*rWect7_r!y96uJ8{%88;wj%@ z%;4kw<5SW0g%AfC#Yb%ye#CwZSw8lSJ70fVpS<<# zcR_%fqcyFBLw#3MoKKw9>U62i^~QN=IxaauJ%4+3QM`&WW&0(dd#&0)4fW4UENb0j9kwW0)X5~h|-G8dH7B!0$l4uFfJvOT* z2P#BC|I(}h-=n~}01LAA`y4Yj9s**rW#*NeJ(Ct3vdsbe!pNA+Xu9*I0l!eg4F5^L zR;~Sk+@&ea>SG9CW+ghBX(!7c(o0|rC8n0-d~7DzKLA8wvSo;5s%Y-^aXK>7AJsQ+ z8$;gOl_=^xz3+Z%Y128O9CSv9|FM_0jn=kD+Pl5PmS!%h6q0>QtDnS6+-&8`lHsI) zR(>*GV&8o}r9!fP5AnQ&#BSQPBJ6!F-o)?YK38%V{y4&w$^J`F&a-&J0T)kC31)wvEcFI%YHE@wEF3lGp8nFgONORT(ERn@UNTUkk37+jh9*|EZgPn_Rq829~TCwsE4U`wjsYhlg;6+9n zjC@vlKchRYWWz>fIH$rP@V3icjNLD{p>1F=vrN{=#oXWrAK`SelH+FLpvJ8%ACKL5 z9^Egdb+AG){)&&u-Ew>jJOagq#0 znIa$3(6@JgD@}q{v*mLsCrQBH_loue`yAnQ6jrhv9k+ww@s3QfA68XB+^2gR6q|^F ztxQK_@l(Q$C7I&nm9c@9F|PxkBeI-87ID8z+3+q_gxK#*Yx(R5c>iZkSOi=FT58of z@?*-lYAciHW9BFDMO8F*&HS;|=wl&-LLsN#p*~AWOMunkO~H<1edLti*~Zm4NT7xa zKQN0pg=cG^^umzhE1UoJaD{k^LA3rBCZ6BJYEZmWNt@OCSmXcOO(T)Hzrb9F z?N&WrpNI)`7-FW4hI_q2f<7t}1SHGa&TPm$b7*@e2TqOKIGkpZN{X#E66&~;jcP!i zsj;4uc%6LO-5JajYf>)bJB?bh;Tkst7Ryz&%uYT$nI0}74@nrK4oX>S9eMoh6kao^ zxgy*{M>`vQVTL>!cG-n8$i;*o+HQ7W2fRwHya^7}f55q7(}*>PaS^Nzg-PZeWUHw0JU?j|NnR{#eVRRjt$2uLl!C)H_E{X^Ir05S!^A z?tGEOofS%@%lTf6OcC48xa!%{q&28CxakvaYI6{=&IWKHq3ay3yOsgpUPVV!sH3f0 zvZQAq=~nR>6t3VbbHlzoCGz)UI)CWDK)hU>YO^+Py;2A^T4F_~+&@+fL8mt+^X**F zW>P+HNauTR%+{fH?@!t4`q*HvY|m58Ytg?vm-ogxz1$1UoV656VY&H~`xf3u|&$P4Fl_Yxt!Fx_H{Rr$OR$>V2ik!LV6RYJ}K3Q@vgsxQGL?)I% zSL$yfhhN?`-7Ci~u&XaV38l(8_a)^yr}EyF0I{B`Z!TRgy;(A@uo6sTgrj;JPp1MO zKYcE^Y%0C3!)yG4g;MS2PnJ$k zL}tH(?5)MZ{+KL6L&Js64@d_tb;VDq7?RF8ymu>sM-gr=8N18wo{l5i2-ZT#bI#3x zDq7;FK0pa{Y$*V-6b2-&!>6w$Im3*l6r<=$w zC2Xf7o>yojx}yZRQo(lm16K*?;PU3R&dr4NiFS$p9mtG7fmCJOW=(B~@57zGc7-}a=jJ(d3v^ky1MBJHwXu+8gF>l-yZMH9vY;ytJ~jT0uK4!*&q>gud@l%XBqNtf0u(x5!g@p| z{`j~vf~izlaA=2F<}x9vbQ#ax z0yt5~2dF#4I+@mcqJk4^z>al`DUiL(iagEFDJ&Nn3vJ4LEpIn6QEW-4L|(4M0WGYv zt`2KC-AL))fHu~r#Yru|wqNwf$C2%-&z>TZY;PlAkqD!PuXzG&z!|+hvRtC`5pBvP#CLR_Jn;QXP$<7f`3427XNA&86?w0XqT|JPhYQ3mKH6KvgPIA1|YGC%VKK8e2 zb@cnGyFRgs?NwRN*zed%=V8tJ)?s1B7OQc5C@al5V92v}8E%m(w+vPscut9B>PFH< zGV%|Q@)VC31cz{@UZ+9*?jVZ6#n{=0_qGm{-}EjfSX$@##*23?Un{KGPl?~dK+Wtr z1uc74NJ$~m4mNrEslhelo+q0!B`@xxq%;<>UmD?vF}U(uFrF8)GIW;(qw&o~ky9x!SUqcG)mR2u^o=~`fL>2w<_Eu zxrWF9oh4HN=V|yx?e0@*%*eqKZgA_4&7d%mm*J4~9?jZA$^(MuyJ~E;DS`dWzb(HE z-2PG(0e2vpSox`s(2I66dXD~{r}+VT6TP=~d3uxbK=FBv0-Fr&gXv;vOzUlEm20bfVwlF4o^=Ym)R5674!QbKmpZ#1F0FI+zC$BiA>IjgL&(lgO2nxLzalgs|&!-^JdO z-wSFs`1dTnTD5*cqDF;5NTvb;A5x>IMY_EWg*`tDXCD&@rK!>^LKExN@*F{$iae(i zqN-;mv^^tVq*Yj~c=w7QB&OakgIjs4dRAl@lnoG^zIZt6Y1}{5W_E-e5cMR-$e8l; zI3$VjE=soY_Su zFzoAxQ@$17%$T^GI1yD`@FV_hb0c8TPXNmd!bZr{!)wP?^eM11i(%g%$W;6?2k-IK zZN2M!V$pTFTmbH@mpGh=dHmuN@TObn@+7_W_L+RJ`F_EDDpiBVw%6Df(Hp@A*?zZ1H3ga7A_d3DL> zt>^xh<91f24vycq!YD^ba}}4}5{zT|a~Mw#xz%N45J4WK6B==;oEVQXq0sa{eBACo znW?R9a)%o?B`6})2j><&ayPL=d~=k80aZbRFXRKZ-o&DuPWa}9!IBT02X1agmwbT! zTFKZ`VPv(gyVv?|GHnCXoTef`8Z^m?&C$#Dv&+*wLeF4uEnF}f*K+mXhWpjF>U9ZB z=ly2}AKqR&iV=>d)}x;$F^c3%KldLD zrXt2!|7B*D2W#&s4?Le=CCEv04A`8%GV}bd{tS^L)K=60A0%RR8g}f}Cc#=!VrhRY ziN@YNx{I9zOb?iq-{D2es53jZ(A19g6x)5K@#=MYz07?jf@gU&Yg+S5#v+!53I(I; zJp(te_Tfux!*sG%yaTR0Yd+yi337l+P&#Tf*FpZQWDTszt6Q^H{}HcNF#5P9Lp{+h z`5>kWnKuS}ZU?-i&XSCM|528iXMm=DV9L)r%t9~8 z+CDjCqqvvQ%jmgPwjzOmoy2qLJVk=nQ6>1eJwS&c!&q5H+4ZdjqT&2RUP08nh$=h^ zAJF62D&{DK9Y>qz(%FioV!>}7oJn%VrsZjBm=CBtXHHclaDx7PkdmB^2#d1H>Y*m` zJpFN$OeMkiVO}BsS3`D_x2TpD+ZP-c3M`7k;h}iD22H{#SGU`r-+9}5QQz`4h|E#{ z#K3h(^=WcO1DAlqP{wB*9|}o}!V#m8_$V9&3Q38=-9jPnqHv5ToH^`}4h9W?9rD7U zw_%5OU{EgD;bRz-3U;UqgBrpfR2y4{1R7JyO)jTCVZHs#3N8F|?@24AL&a%EgPSkz z6^9(_;W{vbiEbm+p#Us{0AmZmDD`w;^a(2-+EfmYIMXPr@a};Kmbhi3#{0-}fJM?b!M< z^aQoYzG;E5_8_bf2+IY+x`D8YAnXg+p&SfK4%6R4tR8HuEHpjfY2U%7NB0o-NDacMx5qto}u> zugKQI4;B-Mdd;zf^k*CDTF7Z*m1m@&H%r|cqAU>f!s$c!$`7NTs*b;x6^fr)*QF!A z%$pe;`$CHAw9^~ZcMpy2)ylk_=1M?&PbGocPVI{nbAd^e6I{Ub^4-sPM{Rhmdax=w zGc9>*9BHiEJ2?86wpd1$JN{8M<>U^HxvCkV3Eu62v|wR+@O!0I%NK*Ums@3bdmPs= zpo6;F2tT@}dkxBd+OWfe%y4)ZMGo+eFJ|!LV7K5A5VWo1+Wa1YI_22Jf#}C3Btg7I zf>Ngzhu^!d2wnV9k9auLQ>L#n@7xA> zvDB{$UTSu}BEo67c{zt6=OXc2V~?82V#hwQgWy}qP0BQdx42jGCIh0GEZarJYdB== zDb~S;tgBZJ5%(?fZ~=<3E)_Wv{$HcvGx1SOZ(I`AW%H4+wgRdN^40z9%J&*tZJgp< zz;s2kv&T;22aF9Cxl1x=0o-d%!(Ancbp0N(F^7;{+gI^h%m)c=(n90MdW9WA@2a)1 z_3VgCLyjKa@7^r+cY^o)MTBI$T7*6aPz3LNf_M4_DM8U1EB4ECU4^4MF(CNKROCzm&`!lzboUJW3UAI_`3zP*;CpoB7OBNqW%kHmMcuL}uqGKP3 zT;l?NhaCks)Q)mBJ1{=WOCd8lxpSP%KYsf1(s1<*epbiM45<>bqzrApZCPk3PBob5 z`iinBy6j2gnql~3ubjI0O>C;wB7Z??B#&OtLUS<@DM|6xOw>Q)WV+*M(NtukrXE&D z+Euebvl_X;G*;`CS?B&Gh_9AiK1DkvaOr0zr(f2^lk3eZlOK(ve^OE$>AoFZzXb0s z!Pb|)(`Ou(p-j=Xef99vkwdbEJT{$^<-`U!Np<%S4lOT$ory3(Gwi+sXMRgx58BNW zz+OlIRUzj=ei9kbn+wvyr8`jL1?kg*okN!e>An1&L*@nPK%u;i1}?WnqNoAH*T$0m zg7YA|@FUGz&qZeS+9%(=J(-_hip_eUJ2n3n^XJC%{9e=I!49&NP-cfeK(`s}eIv5V zS9pS1h#$zog7|eSa_GGdVB|}r55g=cT%FF?#8f4}j4h>38V(qFc76*sCZ~8}Ku-?x zj(3NLYzXignu!>fOF#MLy_V`=xGVCrCU*N$y!=#fox|qdqRBU>ABKK6l?RGhpz4zY zD_#17-+0PZSN0yk$tR#YclvLiYvTeI2e>ZFQk#Erk^-F`K;nf`}EW*MQ}BPe`3;mrdP}hIJCTihK*S!USV(b;Nx-e6~3TfH|)k26{zy* zXFuYB-1)4a#|8LqRqeQ@?;^=1b5eos3GbD2Lj;KiR1bP{akj+;Rg%%i5LqqiHFuu1 z!0-#M$P1ICL!AL_d@y0;gmX^)#0PB{`sR$`}6 ziST=pW86>rLNk4IMo-Lw>R z9UcUcvhN>ZT&O12tOy5d>9g9?^yPWm0Hoplm`8>3KaYRbq*l~PuQ*D-BjZoK_Vjk1 zupm8ux1XWc_qbP6Z(dMwh+2MNfd5Kp-pI1Q1BE7G^T^#}KbmdH8)VD^l_;@E(z^14h9KD!~;);FV=9*YjwLd5I>fF+xsfOpw z1HqCTcM+^F`?$<*hGw*_mG|+TP6z`frN8iB< z^BEH@+MFYGj8x}(y|ci@>5YK3lq34#S&-L6V|}03i@H9&?aC*mnRC7U&Q<%3#HJ3@ z166g5)>U-|XBdM#7f>zmKDQ@$5EOl1OE z3FL4ohk|37T^2stZNhTu8a>;3gP(+Z_P?4jxmyoe{uAF7us&YVF0K<`4vqpAZBJ8Q ztbG7I=c2_Q%#kgJE8W{=n*1dg6mlK|-qvW}ETrWfmObvwI@E)6hl?Z6Cy8zi*?m=gMA;B!AP5@BCxX4`3jg08u+8snt!}~Wi^a- zJmJ+=srrf6oVB0^8yl7zFd)_waQ8`gFa&))0k52Zw@kpZ$KbY(=nhBpeGr2FMt6`o zy+`0npS}#TRBcw%lr$~|v}UEvM=s=f8x6}l*Ogz>?H|v!17vGj%#hyE%Jj^*;zl1? zH_m~K%8JF*7i$0pu-v4HY&4=S@7iDeAuG)~;H-WZtEHTwermt&(j1`N{mD=PEtQD! zP)lt&Q`qfKQ~~X2-)ahXQ?Kx7Q`2C_!Ma{!9=42FdhV8r)s~?x9ZTOp@9-vD**x2G zBjFa{{2X9w{%ka*zBWU!O`zNi z0X=^E)OGMus=Zv-UiniEfv+Y94_)ilt{OndoY1_%%a#xs+B9ymosFgQp^`7mbO@#E z-#ac)qBYv*yXlI=kK!felX`f7EMKRujsRj%=ri&_b$ue%)Nbnz$6Ao-Yla_Q-$l>b zpHz+lBO!F|PngsvnGmAsyLNNrh71#~efH?PJ~Mw`3k~bIPE?)Obbs(2u9DgD6on&0 z;rL;P9Iyr&6pji7et^OOpF?sNCX{0?%labr+7aCe!s5fAtSFqozo>#11u^&Ol&)Ro z*`zaD9WMMnUC~LlbNMIYL9zQQq6>bdw5$)=^)0QYVjE(x;a<>O%refyyWVwWd(6_qe|_0zMJV8S z8SYKJ3uDZuFE;1kODP zUm2W@A~#R@!KeupVn0C+PTWN_y$v#l*>!$#%OyCuuofAn7CCya{k5YS?^Ny&4Pk$f zVPu-Y>C;2!sZM@{q%ObVkXgq?pU-YN4TLCw9SpSjd4;6uuAd@jpZjK}V`XDT7GQ#H zG0yW(G$7^o2R^GoNWlRp!oC+V8$vN+7ZPjRXXz7X+v*jbq!O}+O60K0sPd&?k?@XS z-BN#HxW%?cf>;GWQr5K+Zlhgg-*sI4xM$ZI>3y#grvy9AVFnZZZ)>0NA&teyu4kK9N2R`PPmgO!Zb`W6r4@>uj2t|mBda(_n%|^ z#6UePupj$-N~_+dpo&X#TdC(3onD%ga*v!kmEh&QY?HbxI_Kh#_cp%t4h>uw1Nyxr zN%5L)IunRgEGrV?6w8C?eII}oEn0q;1M?==K3z+i_BEK}Rv;oPcUQW9eI-fz#vL}f zi#MVy4m%voD$MwGm!&YKujs)*@cMrH&$wR+&RHZ9$h*s}pL4NvkTu~R6`9Cs7gp|e z#vXH;fsQCR3oanKi$16!8hlx7-EcESST}x2e~%$tzf?o(;7!YJTNNB-Q+$KJNWtcY zL;O;xt?0Yt`rAu??eopx1N++FZN_0OFIX$>NZc)1PwBac)4ovz^xkOdO*z3|bwiNw zRewUKCND-k^up98xd(|2BSldGbST{TJtK6$sLi@093vTq2@2IVLa)TxtpCjrv!lRx zsQDvuBQ(Rwi{VZx6f)8y;e+UE^`YHYvG5DS(@kkrwJ8egs28K;m9H5Zi>R)%SW6Up z*!I$8jv!ZaYK+@`Fbt>5{z1KvG*qn4wdu=sa@l*6gN3t=0R#b9gh3+R>;7ppuI>heHVVNX^sq!9~ ziKsACH>@nm&K{n3#7}26h;50sWVmQ&|Iz65nZmBES4DuD8>3p*<$>_sxi%iHCl-RwUzDZ3%D@xgwOf2u6{N&ZOPk8W^j^vl;Qr_Vh&0`uQ z_mi=$8QmkXWJModa|)X!_mn66=jH^qLV(Nqss(pF0!tSrxD_H;2EG>T#(WxN(-G|D z{j-Z8AB2tMPrd79nF2%Pj zNH&F#G##3=4R)IYOHB=iN>e`*VvKVWlgC%&>Tgot%5Gw{g=ot31+#{8xW1#Ue=kw{Xb>7={;u1%#Ec) zqh_@YzQ-|*e5V{6OZF6S0M2dUJMGzAN^A;H{N0SbdMbYUlRoL32>1fvW*hHaZUB*% z-(1pmk=>0RL*`ArSt2im${=qdSro9+0A|jjf(=o_^OAXkzMLXh>y*hkhma0f&YDm- zWh!L_TF zN_|eo;J7!ZXmZZy0sLFodlw6|q`-UE7HHl*@zYS?N@{ay)Kzvj5NOxz znc=TmB&>;St^GMgh;Nl?Bi?_I++%FsYL^n+B3BENrP?aBL zq96WoGf@x-&3PTKlLY0qHmW^*_zfN!>Vlo;upeH3@YXn%=_u43w zDL6y{8p0|_du-j6fJrwJC?m>pSJx)SGE!m-LD&SnlQ;1CYToswb?^D71=|}BVNi#E znOMUgM{PMM)=CO z7y3ScCMFhZf){HJ7SAO_PG&-u<3ciVT_Xb(rvAoDwJ`I8J4;XVQug)*0&heF*%V(G zVG8bg)%_eUVJKg^W<@6ECvn_H%3k!^RDP6=d6=gsq?w+ z-dLX$$Kd4Se}O@kQm`>_ z1V#%Mfq`vBfFS0&1Z-RYW&w_+V3s1Vap7Os(6|_!mk&112j`W5GfTh>1)~TEIJ0Oy zC|p`D6Qv&Es7QPNk* z!hyL|iQywb4aO&s;mp8v^$y92eZp4`EW`&eeOs*vjd{d}j76_5ugz8g5qlq5dgiQE zCFKERsBg{;sroAioc;Ce$A{c3;_)+BP3z1d%LA_-r3N_R9qi=q?6=L=cRiMaX@`+{ z9-SJV%UV!oLHNOzNwKlMuPMDc_~~1r^ZVVr+ESD7u=+*GgY6A!-cy>cSa5tWa}tno z9fk<3v6zz3b%|Bt5CjU~2V7=X_8Cw~6p{~xd+TU5q&!V#13^Km!_1TF7~{s}?% zK+qJZ00C40?LWr^j!9##TRqql2~Boz2s1oA*v>LM?dTHBoEc3p$-RCSA-Ve9YxB>8 zpVCP7|BtZ$0BWjh<9FdlQADbUf*>6c5CMTuB29XUf`EW@MIaze5)ngFP(Z4ow?L#z zM|!9#AT^2f4gw*OE`(wT3m+N;g9n&ENndj2s*QS*J zj1gv^ZrFq$jsD8{Om+W}hsH|{aL=Vcbfcr;3j0`NBS+ZW%DX2U9FA~%*rSksd|(bi z^0JbihYp9xd_ymWrQhO!3?>~3bOYOG1^^gAB=PVA@lY5`k;Z~qu#}5fAQVOs!-4^C zj1vnM!BW6jux=r2k{#(qPJnvCj#&C@7CwqNTWzsyqgJRm$CMHSH+X<+{*kl5y;L8TqNWL6M4E=sW7X#1!f%(tBoR;)}zR!{u`bd-k+$4*ieQ7Hov}D==+! zKd`3LzU!}=LM+{%=%w|G9W(C}#s?-DE@(G1r=+nyDc1UB6G;pRA=&^I^?RaC46!+e zIQ`+@WR*c|eoxerDDLCSSMzKwaa{@ASn~=JfkVph>9T|qKK%3 zf2@(w>Ffum=R$$C4VRqu@PeJ|6XwqmVF;CfxeUXY&Om0y70>0S;g{RhR>3jD$i0yP+O&)nV9^CJA}_ zXNj|PIGyNQUM`S{+MBHDs+2zWmi~uI=~rqd5=PO*TjL$d`$u9!Q|2 z9J9I?d5oqvUuE%2W@OZzKOOTx!O)FlZ3Ed`8RFj%as0m7NPq{1(z{kw3Vr1}m}L9V zl;*;awo#bJlQ!!8${IB1KG`(CmWdEHYfB*TzibT!g)S+VNWcs^lHu8iX8lzyZcrUVK=8T%!#H><5d$Qhs-dd!+U{s=Mgt%@u^c=>W$MLY{ zz*}8XSAfss63O7v1`A|^#KSXYY%;lHXzbF1s`YJ8<2WURG_}ce-bgQ>+y#_S9tLja z%6t34#(#kMmR_v|KL)bq!Nlnl;-L~2ql85WU@5xk8|iRhS!Ks!0I#1F7);a=5Q$iWQW!cV^?ZTl`zLC2WqX}$A+!0%$Y!m+L9M5i zvRe~3^r!E~mz`2wc_(u}t9SQz(Z5@kw9i}?LkHcA%gj)cD%AG7>fre0^&U?6D2z?z z`xpiu=v0$9H`R@gd3VZeuH}}vsG?1E{C>TwXcyZ|i9>ChG5z^AHXo2cOoR%bzI%#A zD4vEc#k_Phb^hLk^->?^sRH)d+(o>TN!hjSU3uBW!`Xr#20?G(tm$NJE1a+kF2%)g zI0oP?#ObqLb+=`&h>>ComTD}x3=#QqO9fA2mWp0XK;8OKeFo16%{P@4Y~m!T5=2iI zqPN9I{Pf2>i?SMKA$T9(ZsE1zi!PMmr}d+M@wrLUsrRM9r&*Q0PGvdtdI z-AUkeItmB>R^HqKk&ch9F+1Dr-2aqR*8m=6n< z!ip_bGz0{0h;CkVUA=R_7;ph*KdB+9!0w<(Q?|GdB8AP54irk1Exr(I3OMReH`BpY zSCu^zvcl;;n0T<-uo+iu9z9E?TlTW{r2ST?daPiyAWliD8_C?1ix>OAPp?*MmOuJlAketZ<27d-^q=a|msAP9&L8of!|D&3m&up{n~W%8h>e+ie+s zl6eR>KoJqNJb2TA!(j=(E)+P~f|am%dUDJ;gxl%KqUyBIW%)@D)nj{Lz_-fy(Wh;d z3wQfh18s%VZ+D!wRUXo;2wVyHArinHfkv(pgiagbs^vt&{pXuy`hb>RsMGe^_3l9~ z&~FdlhCc6qdkk;j*EQ}AJkME)|Bs{^q8z@!E!h3$VYf4dm^v-a?aA%zm}HepyYSF2 zbH4cxkGz@S3+8MvJ`Wr|bZSPw1NaeFLl+y{VZ){(d|K+v9pMPpp?vKiRx7-RN;M9NrcRj%p5$S1e@$Qp zuG2d;$<8Tq$!|x_-zGR&;mqF4@>bjFa;9 zR8ySV>;yy4-HPdueWq_79u%QF>4m=a?)@2@-OG)!h|p%aTSBB)(wqWIK@VIzs)Y1Q@MXwg0XWJ9ec)ZNf} z1`8sYgH9Z2pG0q&@CT*9~*1yX(Np(X0ls^{(K6i7H7!_dI|^pOW7<_Z=+JFwx{V z@%7)rn2a|Vb0t%|w7 z-y{1I76gGGhx{KV{S;&ejLQe`y=<_3F8IRF)1VDx5M?xgsyk1ZYSuo$@q8-^y02uh z)I23>m+O<1sFsv?F&ATyq8WPoEGu3N#53MdUMFGO1 zf4GvuK>UZ*8oJA|vTbK-TAIInFg;E&y+P#t)a5hRIk)Z0f9F}HmJ-1FIp>pf?L)yd zMiaz*uu~lFFF#xqXw?pnqQUq#jAWS|4&S`}sxqwp&!01A-wTod8ZHr5) z?9aPTG*`AgTvL@Z8n%e{S5rl%?#fR$*fdTEC0T!ei>0A>(POgsy>gLm4BKalJ<0_= z$gK1f02I{};9w&_u571bv)4dT|u&kDLqVR=NEJA$xiJ z4>lURsW&!I_Oiw6K0FqPHv!?jY%oVI`1%*vHjM<7#R@m!LOl$t!=DF|?YUsm#i_#) z21_>G>52CN8EUuO$z95+Unm1Lsw|9S17;&$3FQWcqZt zRco7q1InFRb4WFA`@6C9B9!x;lYIRBp44P7UA3Y0-y)OA&N=I3@qZa>RxAaQ4!;c8 zoK4#4eru!f#cCm=%u01v~~c6~T)<#^i&Yo^a)r3JSR-9{kYP$7b2_>24)hb6vV5avL4L=kJzh6K1z#)_#6M9-SBCHf;9k&Clk44PMIlk^ix1+TUP<&$xTyJVhWB zWs2ncsV7!beLkfj*-}$|n3B_~UeK`fkd@0BzRs*ysA14ht|q#7MnlYw^Mg6K%nL~0 zCixu(14&xX9AVb6w1sh=cL^dLzVAPZ@1L))21JzjC_d$u9*m`fr>wJHO>SCa!8iTQ zOgtjxMX%GJSKOC>*`SljYTq$;g-NIy)YuU0I5-*bfY>IDQ!4PRH+@ZYdjf4;r>%*{ zS$NC~8#U$>F5EpHA4zBoRP+qk2?}v~8E3zzy z^{0@k=8cZ{`PK153R6RykcAIr-Q_dqMZzllscBAt;qmdT?M7!zgI8}oXXY?#K&C21 z?qGI+4z~f5N}dx9mYiSxZQ9zP7t0yxFI{74gpT>G#(*1-CsPRxuNF=yf!j5uM#px| z`ZODz7Cp!KiK8ha=fI$^vOtKm;6ZOb&tjoaor4pl&OO#CXGQWdE)#&}x!JoJ&izlD zRyu5LW#4UW)gnq*ynaKa3=#WtN(z)J#d6PF3@E;5CCGH%n4dv{lg+sAXQjC12U(cp z8cRQ0`1g1Qh&+1^d+Ae)Dn}vbgNs6?;{meMs=BHCCHf760f=AwJI4h7<-lRLAyoYk z>iQrm<~83Qj}>mV2IU1Tsy~6(QrloFp!@%yxH}M`r|jPcg83fr2qZd*EhoC!gt-g# zHwGio;HI9k249fFkWOr?%j@00rY0!NPY(e5e*J_8NIBol;9q>9cut>>L%2t+koCRt zpiMrCt3Z*#G4ISjW{?74D}RW>Vv-Ks$EJB<=VeNAwa{`kJEqgzZ{kM_K5(V)PibLD?5ouRNJtasJ!17EWb&*K7*oBfu4! zw@t6R8kSDjXe=H3_Z+F-+V2wHcPg6xm@v(f3wxujNOb})<;pEzwiQQN8>3QsH$NOn zA7f>6^9ueWNkV&{C-T`|bNLkOc^MZYipvcpzlbCU&D$g`9HzYR)b&;sLO~v)3Ys@q z0FGnO%6s~8mHOmoGEd;qae}U$SUneEAPbe5LG_10TsALXMafAJsCp9*s%jgXse_|d ztpC(VLhS!Pq@uPYS*vUVNf7(fF!T(fYI_^8PF_^)sIWX^324>*NCu2kmI8tG^uyUv z<7^+4(&q2JUszpZiQ88+i0ps!L&OXEPqTUWSGq^c==s+R_TlhzN5?mTm|%r%shIfX zkoWa%X^MKUh6H+)h6lPg6E1UNy-bfXB4EM(Z-Zz)|G1v0pYiC-G+-fr`eUtq=5)cT zb-{UqNRuE^3kVuh-$~=tmO(7t(s}dNRGi^y>j;+D8bvc$qsXUS?CW`3f`oPnJdPqx zXA+x{#OVy8G9dDM`%i3uA`bUzq}p#*WVF1%0$q+b#Xcnz@~Z1u;_8j_vv+In{y+Qw z7W=~ejW=5tI%Qo%^IbBAp0I=+|4nX~c46Fe-JPz&v%h*e>qnJTAI10{hVdG=0pi1d za>Ttna9aTwngf252X-=xL}h>K9bTH7yBb<4ta|S!dA@k!eO?0^+uZIuLT4b85>+vD zVkmTZQY3q|&~Er+pY0hkUIF14s*JehxFJI7Xum*H;rSGFHqRypW9@<-Pc=qv@r@Z(COp4-;X&C>Uu>-;o&C1jxlW$v=&fZK_n zmIl0|tUtkK1;ryS&!cI#yDI|yjjRI8rk&J1;Tpy^5V~o@+;MS8Cu=sw81 z>)bjxtU2RB?me^{SnKAxId`-8Rrx_Bj8O7fzkQAFUiPV!t=QT9^W;F~&-jtpA3*Mc z-OA+upQv5CX?58-s4YW-$$is_|9=fy=QJNj$7%J zDwi$7AHG%vd&HUk!P#!zzh#nbl@T^lo92Qsv9x*QTR5- zsIU8Lbv0LdAv$xSp1jv8;kmgxhg%#QydKP0%EehyIiRE5`FnaA$dY>Yi%ES?s@vJD zN(*w0Z{x!nOVj%1PuJFATX)$XS2XD$tsiz#;3fdj{PlldyBjOMP!;C+vkIA$f1>hU zY5*`@)poVr@l|9@+x@;CA&OkdQ~--*+giYe57JrU_ppP+XBoTlnT3~H02FwCUtiH2 zpu_%?xL7M|Ifd9N?CO%}4lpi;zOEq7x3-9AB@f}E_y)@B&enE2*m0L=uUfaS+%5iW zC>Z(kPUub#-4)|!9617Jd0}F>A{Ne6uhE~ERpx5^<>t29?8dVEP)AG8q$%3J;Uwlv$X~%QmCe^G)AZ zWL-ox>%k$9?JLS8Lf>HFzUw8X@j>>dxUZ8^UJzxN?p@zmjlaPCAqy|W`42jgARR(( z!~PlWv&TW#YTAl_;K00u>hf!z$V(7eVrFU z8B&FoX#29Z_5A+{Vpr|C*t?NAk4{Ixt(r$=XKERl7#NC1jRNu}2VQWE#()0Gd36G6 zBJQ~VT=Is}l^?x^=WXVb!r#8RDaWl=_;3lOvf%qx1%Tx4+6Rw|e^ z`zZH{(Ok0V8YCO9CxUbNp<{;TDkzowvsM~LT!unlRS>)CJE~L5TP?^#YbzyYIT5}b zj=q*Xo3MjJ4Rd?^ZWHl-+fHo#rRsJM5saIy-g?E9Ewb0ueR-;MWL>CxNDQaOuq{ZB zY2la3MJh3DpQQ(DA)!F^fOCk8p~~9G;3IVK$afwfCVUmPCN`s%;s2Iw6w(ZeVtlb7 z&<(HZzUML8t@2h`Uy&tG(TJUJ=E~sXbla0=r}n?^zc>Oqi|bW;u0|QJh4!A8YmsJc z3GN-e`a+6LeRf#6rTx*8%o5d7?&aUQ?Zcv_sOc_=iZQ895fuk>vmWpdHp-y{en>~>0bOWWK}=VYu0Ws+6&5S z<8XCmE4&C(l+y&8BK?iK$>%WFLzT^tZ}I_U%k#t+%(;qPbTAfrL^%H#PLM{{v_Fal zKK`{ok<_e$@_*udP|0u6-^+RLSQ8msMTXHTx+RLfZ8n41e~cfRE?aAUjZm|bNp?rd z`_ZV#W+sz5W5zi;@UQF(RzINExBbCDkA{t^r>k7Xv-{t;wYcQ4EYNadqBt~8s=7)XDw_r1{tlo!@ek_zf>tItB!osRKUZ3#_aj2pbP zC^}ch2sX<%GJ1Ot^Sn6|st3T0k?<8wT4IJ=jh0$??dBajRj<;jy@2qoB;zf{a+SHK z!wPOIcqR&k^`m>o?J7~@5v2zOOOwBAY;q9S8otvOzAuAM)yl|NoD)B&bF72BM#-dT>GhT zd75&03$~3R`*e&^aZe@Amu_fVK>{M4H^VsqRTg0mvshc>_!#0*m7jF|t1DIb*-mhh z%B<>j<5$N#I<2#aKrSq>d5>v*jFDc~eCCkeEy7sotAe>hzx3lsF0{YU?5pNrNn<`v z`g`8HB%XkXzjF7o5~Nu1Jwn%wbsy{~`NmW>E@U>9dyx;*)x3IQejV0MslP~}3TvZ~+c~Nok)*jj*Ij4D|1cqPPHtRd6A^hu^zaB2sa)Ja*KZSz}9Djo>I8O%iF4@ z3>8B14GBLt-N=a@R0@(pdD+p;?qM=`Jjva*tAWqQrVm3N83L02-Nv90)IING1LUT0 zckMX@l%4bO$YDOe2sF-QXNMl|7t$;N3}&22w{La#e^5Sk!+t>;D=TZHuVY;Bv|FOe zSFoPqW-p8ud7WYVCOxKre-kIz*0Vz158+PHriGE>ehjW1kgyq@BGJOv^I~R^Nkduk zTez8$3ES4!1vDcE`^-T{WT(bhfYL01=hG7GbPcQ7UmgnnIG6hwBJ%eckBIB|%2xcm zg(MS$;s110^Po~; zh`f1=>w}ezYqXEkwtV1u9DKpac|WEQ1%D!kUlfm-JZZJmgzUf{16@)V-qq`Y_q}%E zukSTz$#6zVN3qZ$3Ib)@)ipm4#m2og4iehw!7E(fdc|wM8Jv~~sNd@Jac8{e2={(B ziJ#k~QU`4GKBD|T236|>$&K{L{TU5R=E-k^zpftJK7_-ls)tj?-#F}+y8rVaMh}S85Ns3y|CabU zb|j5Lz1o6xG9J!nJNy#+QLcYa*Dw43g$)i(ek3dZXx-(pOV4xNMS$jSDoQ?Ey^YWD zX6Rk6sVsWfR|=SAVxo8deJA2)yl5Y1>P*5L%RL_MHN_3iijqn2?Y4r0zoR#+MW4f^ z_P9DHjTuIP9$ZQb2-7a`2b$A?#vCeGS2|8t!eo%UoJ{4OwI(^Z>HaBl{-CY}9pIrH zUVOsL+*UXG!KX7M!E))>>IeJ6CEvSS7;;HP@bs60gUq?z`3#P;wx)7QAXSx;9&D>c z&3C7Md-EuV426;lZAj`=%0%Xk;9a~_D4F95Df&A_rIQl(0;laQuYp_E#_@@P)vka^ z1q76(Vq3nV8V4@x3duhNr4YqfS|lG1xiY@|=$-5nflY%AvJ;%8G!b_TbHQB<*(7by zbWE9*-@5p$ht@UM$2^AdrInqSuH3htGFIn&}DasAaYgzR_Q04rVMOmLYxp_9^3~-!Q*tGijNb`Rp z!EM*a<0k(Pokr5<1;ho=hQ{+0P%Y&DjyJeU^qeoBGfK)dTr`a3Yt6i^vM;^35H#Ct z-7>pltfK9+#8D4a93oirkns!hpTJ(ZV1*p;i6-0=K#?+t)6vA{ z2;y`Iu^FHvB8kme#6ub^LIR7Cz#`!{0YSN>zG8vF5eQ#?wb>$wPK- ziZmXktxoIbnC6CWff)=x8)k~{Ojy>{e4mIACQUV)vwt_A2&g`l>MUpX%-li4|C0dN zPLc+QbOJD^IbgLMFtiZdmInq9N41}*2O!eU7FX)KtAsIXz05oIO97c%gHkRyBUc>Q z71sk2G02f@TYGnZqrd}~Yhj_WUp$e3#!onG*o4WxP^)SyOTfF%J?#29qX?DZ(_8`H7&qaHGjciA{%sDT z7yt#}0P4sEXW;^P&_L=1hjlgdxJmaw$zT?5@iw6>ImuUpJT<^lgHmw;uU8VA$?UjqOWu->6i zgQz~KCV7+h6c6%ZB?=4F@Kef&$77ByB2Za$-vS1oz3q6Tqvc@OnoPVDS#N0lB`oCc zWa7-dtJ(9Q*lE-#DF75d)?CDKeWY>V4sJpaR1SnmE)NzVFYoPNU|YQKK7N7ihWUEU z4Zyj0e$=7+Pc-C%kkB^+3lS8nQx?4`NJ+y$R84H0(hcADhyGoN6yek3^rdw2=D*Bl z4~UfgFX=fCB3%R$odC1yf)fIuR#zMZsF)EBcA6IfP;3zC&z(XAv-VZoC-4au@xGsC zz7Lmr>Rhb6JVv1_MWA7IxBpsyy(7oFTPJe9O!+Mw-NmXb#U}qIzzFkSWu}1lX(a*H zY|K`>^XyKxZjPG3mvPr}t~z<&CC$$^TrnzLS+|D;WZ!!)PQG_4@8;8hMXSfJ)v zrB~In%FfGq?D;fYaLGv$RgI*H}GH1 z%_%kQ_7k-~bPE6ZyW)IYa7`|_-BX;`aEga;n!BkJ(qGFtr-`tL;Rdb5%?@ zrn~ZDgP>MLZg>hJS%OF#AW|rRrh`aVL8N35DF#H+0g=j1%YQ*_jLTF6fIgM=|w zJZ5xc?Js)7({ygf7eD8?8cC{gxonhbqrW0U^ro7t812A23aNyfLiyPZh z1p!Mv5$6CZ9jy%IODB8ywNB9CLIJ)nXUY8>RERhUu;8Szb6nqg@U>A0o9RgMl+q;T z?ojx-Q4cQZEGfl8?A-+tPv6kKL#@O6vMP%G<1o<;I~m_`b8lK=nA*U8Y+yxHX}fyz zVI5*9c?}iC7yifXSabRA-IUQ&{Zl6hh=1bV44|fdqQ(YL8AGSA*I{+Ulne0Zf;Y3l zW1mjxd5W~h@XAr!;a)53G439pOmcF9SH_`iky_XiiQ>odT!EJ@WR!0>m}axQ9Kc5` zfK;vgST1-o4?I=~1`J_-5&OMrSMYxJlCpTeSVD9nyxj%Y*N&1cyympmEQCd9r^~DTP29H20jhl{8o3!FH63n;AgtDWSV>o(;u48)z*o4M$!=v(S`O^CF!sd=2r{_z zJid^l&1Yh)H*goI+bbQWXi^g!sR29%4$@c3a({CIRdIJ1web(7!*Zaaeqq47Dw+eb zkD{}Gb4F%mJ21`^K~q;FVXoVC#t=^~HYxd!ab_eqL1M-Lv0%24X)c~(c;sET!sL>$84Gg-78DW5H0+XMAkDfg4BH;a}A z->o_uB>Gv!Ok1?J*i8DDGs0kXYtVp4l9`phw3vHIsd2=USI(7M3{H@mZ8KJM36ZWW zl_%ga2DIIv==&&F@f=&V(;GwvY`I=V29_nD=FMZvexf;nJ}9s`XlLfkJ8_Q>32xr5 zf-T#(%FEem47Y&K!R(8$7gPp^iA61plI7Sr`t739(6yUtHXfC~&cOyhM5C&&r)mY; z{2l*9)OCV;vDes~t5{(VDaf)64B1a|->`S;+ep5z_+X-M!cXn@3T!!1%@L-ylW>26 z)Ld+H;GS{qqGbz%%dvRTeo&MXvg+to8J^`MT`yR1DspCWX;5?Dkq~gb*nk^UQ&6)n zcfk?%#_E-#$k)%Y8?Qgxq%Y4h!j@OU&f&JKlOPxRn!nfCS0g*EAKPZ51<1F1m2YU8+%Ok4*314WdNuMgCl`v& zIET)d%jJfwQ}^@}URm8xq=1Z*>IoI>zm9{?QYSV^Tbrx2OFCeP>0o(Tt>m#uc@p!#C=C*q;_jDq5^lmiyZ_!L$ZGI_qyAdTJ zlV^W6O43K5f_D3?PICFY@WKRMq zRfjTNp>KQn{Gh{l>u84dvKXU34Mp6&D~(^&X~5Whz~T)FPGeDcZKjKTCd5U4DpBzx z6i5EUuy*NohGbaQ(#2aY*J7CnU&_ds7-1Lum+KfvG*aN}-{|r(1$2l4U4>WSzxUS9nr^@D?$$K*+99ORFRl_LDBI}{BvvwATaEsSAdI5;!FWw}vPUG5q zZB^@aE8fdSCfc&J@*Yi`k@Hm6Z>y_e{g$F>--Gm_vpn*R^rz78a28y;{9W9+JJ@3z zGrD_m!Y=f3xZqJaf->zdanZF#es=>$T8P%4k%=bp);6D)m4V%oVtTCO_v!+4aZ$gq zCfmSlfL!grjR{v19~PE4iX4nE4^a-tsCseUU+h-=Abr*K=3zxYv8?17;ZoA|KZ8qg zvc)&=GCKe}&rPhp?GWsoK!dwl-|i)VnW7GYtNV^SCdPgRTpUv*a`*eG(%}RK&_za- zA8!?+f6cuB9deHO7^o!&Vva?6@*!-k5B+{DD6^vcLx4@DsTi=)1!y`ta;#Es_NJy( zufS12{Z1>Axro_ttB6JHxEVa($zjgko-+a2#*}2~=XDKL`De-!3_EzBA(chTNTjODs_x2?x70m{5Ky34!FCLCL}yOJY9{PRp#zNlu~v< zR+G4&1 zHwwgd!Mz=2{T)3gQ~1Pw1d*G6@<2=OBXeyhudU1zed83Z2{f3?UnymC=y@=G=1S)HkuL zZGrmm9WC+)p5S1u5tyJt*v_2IpzQ5i4;nS7X#;~?eg{+dEq(m= zr&Pq}j1(A^LO+%Z83^L_;igoFFn;m>5lFE)d90AMAG1fM9mdv(d|DyGnvPKHRP=yc zRY{*;*85}Vbqgwmb`pfg3iNlA z8lb48ZA^-wNkqoi!PRlS+{_9VLeo^7_K$13DihA(pvA zO0mhrd+^5H(h09#pF4~BDI6%GcOop9v?DT3F0nWJDV_M)%zQL5e>0eIStik;=7Wmb z-l4+2){!3GAD5@iX^kCW$2W|nw$P>%_M5U({aYk zYo20!RYMgw=>IJGpzAlnX&~6$Sgyl`hqpquY6H6CQ7m2c-5-i%4>}KfqIC<8cTzEG z#76tej+)Lct~RT59@z?QMD;gFIWDUSsQP!xYay0JlaFsrB4>>oBMSrqujToE){*`m zYQwQLn72fk9(neS2Gl;n0w#_Gc(!-x9WdWMqMB}F)L!50(MVP`X<4?! zs9nf)`WuffuIL<8XeaNRE>5TRf<+uW`zexy+Ixl*@eYp4-Y!vTU`S3@FZoU7y24Fg zXZ2;#aGmKbTlF5GUzNUckzRciR^yh_X7SluVvF%945l(V))4VgCqF^zt&no)L6G9u zzFXT(f@lZb9K*J)6BUs!^_8K}UByPuQ}OwwR$(}-Vs?QF;0$+I3_PET4@-JH9 zMQ_^8TsZ%{(Nl}^r$KN&w67N;%)ail2((<|mHS2rfIka`__+;2+J214*uZ4{k_r=c zcq|XfbE5`xIjg7%6_q)w3*ALIl#8o~%!NlfS_eC9^X(n=Hj9rJ7hC}m3qHzTBc?r# zf6jbx>=&sMh94R1L`W$rHLg$}^W)(Hy5oN4PgSJz#cCqiBh0>BvrA`=iuD!PJhKhr z*p}xPkj`_c&hOj(Y|6p{+hL+iTk@!M$1UEmA23^-)s0c=4h@*FRak0$5$M^%gjahv z+B7E28|C@6cASK_Le73Siwe(Srz-lMC1nQKH%pA|)BYafLO~kXEiRC5aFFIb4QmeP zS3P;(c;2Nit7pKRLE1MWt!Xghp{4W0X+^X`xwx9tfed=JUYblXhJ@ zCSuV-(-Eu@C9faBGoK6ReV<^JXGUo6Wg&H&%qkH{+{Js}1#`voQO(w2-xbHW-~c5UB&js)uYn!Odlm4--w?n;l}>J6X5=Q+IC#sft#^j zIZX3~8ou5VL1&CYnV&c^<;yZ>KfFXZ;?Y0QASyd^A4Eoj6sa^6{lxNZxa+c;m0+NR zo_*6(L0iN!OO{9Lf@MGd-P9dWUIoQQb)Wr*_|s34VcNBKNEA+;(VzB^=3(0Ipf4PG zw+})j8n3l{5*Mn1MV&(+v~ER&?R>jucUh$(@8kS6ruU?_$SjM&>taFN3-`y*W}SRb z5}5iA{2_l1Hz;!NK&l_%xGcmS*UFtX{dV^-YEhMAkj2@s9m4k?f_@djwu%tnIsE&o zw=s7dA~&@JXAm^Wl*`+^;Aov3E70G3kTWi6cQ;Lzpm)AKn_om|qp(rNksi7J_@L}| z;H6o?Lx(FPu|)3No0Y#^_u^S|HLsdj8f)_CM#*o44U8#fSU7F#jgqNKe?XNIoxdLv zZAy_V?o2+>np>o`Ng#)+! zl2)#b)^iFKIP&M`2z_rVz!dddH5BX&+}@981}j~_){i*YkD5g+cSNio`KZn=M(O1j z3IxLW$0o(+A00PmJ=lVJULJ0^g4x!xv;?lD{fg_jYEr&J z*m}zPy)3WZ-QOh;hR+Xgm3=BX(92VcQEe|(WDYyY@Al-~=S+XX?VezMgGa&Ss&&SG zA&?}1%ClcfP<#E}gcZS^)z!Hhd-dmFH7oKNqQK=5_^9gf@I_hel5N>Q8jK`zUw6uE zI>Q@X2X^1Y$yz}xQ#`*%hxpnK`kt?Hbx$!l`l7Idil}FFZa{X?AQY^J6D1mt9lgR( zK6kQ;_wO(8CMC?UDd+fe6EE*SH{`6^+rP5UVa1Uzj_2$5YmGQORGKW$n`_UiI6L*` z>2kh;%EIi6Pu70E<3Y1vN9r?o>SkrjUD9ErJN4kT9plM)_k&n`LW4)3AD0yR`Iy4QK6Pwf9meodVIK1x<4+IX%a zuECwBlhis<*Lr$XEakSEBaIn|?%VJIa_=5Bt-82MPml|eXK@my<{otxg0K9|nVdCG zd6p*oCOl1mMTV5_5mhHH#nX%Oo2}R$tnRlghuL}awxiUh{8Ry(d%}t6vP#HtNSX24$kYcins)K{tf;JG&q|GCXM^4 z_M(8rleZhixqE~l_J5$p^;15Sk)HJVnE2@LfZ7F^`P3J{YnMy+1XG;RVe_8tyc2)@ zxyyqgdggYMO~nC~RUfjvvULM3*UxcAIPTw^3KD}Y69bj~UinL)R~yk6zz0|1Dreer zZ2uhJ+@a5DuKLVw{T|Vc$z&Fcnsts+O?_7%$-MO&Ol$O_T&@4z+SWOu9`~|3vwug8 zi*KFY0prIF1NN3KcAhOe)iJ1l%FE`9m;XL+Y$qGdON_BUP(jH$r?anrXP0{*X!)T) z3&gH@Fu`;OAXb7E%9KM6-g?Yc=~y;wz&>WJ?sk19^0RCsgByASQuU0II%a>8k3IUn ze|)EcYTEy<RnKD!e?N4ddL#XIZ$8rVnK7hr@r8r95>H6i)_!z3_FT*|e^ zZ(nzhOKr2$$QkonLr{G*zpU z{BsZ^4@+wTvM*35{})MD9oAI;_EiL=RiwKfqyF=x3epWq4Uir=N&!I_FCg z6y@tU(=Pp`w5!1anRDM6HBeO4LNOG3&q*f?Q)zbh6E{Yb%xbCNWK8l2&3!7$U=@Y6 zl#-nfjXeqKl3W-@ZJtgXKE&C_|K+g$Ldbt}>6(#_0qn4c;2H1FFOqREPS^?FoREBX zRiu+hSuFNswNFk(>QAxwpP~I5P_^*~Kk_yjxD)1@#8JQADuoLN6A~?VJ^a)~LDJt+ zO)ukC0xE%TpG~HoH(rroZTp9gWkwx-83px`vocJ!WKkYd$gEWKv4Q)C&FY$euZL`- z-x)C{I3li_WBpd)1EJ|}VocYHd{P&M*eaVle#_7vj}0_llg?gW3K^Q6@-;7K4Ok6Y z?l-P+>FJ-AzpNBkW} zxU7I#<_bl-hA(~~Ka?WD){P$9jn?L@)wlStV*BJ)x8M?;#!j4kkeKgXE-%Xy1AE^j zN2?^cn30NVTBWdqB9uEn1tDKuDexwL@k!^mLCZj^GXx79ek7Y4ER^UWLNE^O8Gs|_ z;>QyjBS0!#jlS_>8{3q7gl_WFIxv@lhNghV>%PxBikO$6bBRcjimEVhc~tNXur~6! zkVl{%>!6EQ2WRDd$ZEIKeT(!b)5B)Hw5_gg+S)A#Xz znxOQ|{)s%w7pHCBU!Qv?z8IFfXYt-g6g2I9KgkdyM#!lm)xNmZ-~bfh);?iRTKw;V zh@3;Y?u1owYxInDi0Co#5$60)Y~Z-hJ;G$9d+x)V#P8c$$o_)|<|pOuyIqTROPpBK ztf@$8vQ*8$N4v&rnlmg?+mBJvD)pSXSa%+n%`wpkb1u7bMjqOi_rq$Lo;yNelK>)$-zk$)6PTwBI>g{2l$EwtHC~>eF@GdPuHmh=_674=*#T=5JuApg>}RYgUPuM z`(>BXCLA7VyyRRozse@`=2o-^4IM#rh-;*f#AN+sqbRdqvzT>7%nh!?nU2TIAHFlY zU*0icUXo*>MI;8(%Tk!@b>=O9!ux8lGk>tRbQsjjz~2a6LP44GCEZ4D4hAVZgzLpS zwWncc`{C@&e$i-qRu{9hTlu*P8ZtXeTQF_C$l9^Gqe8(7O_rLi%6x9RICu$)rvoQ! z6DQYfKU|~`-O3j_kM+9b#*2w!m(#z;DX45*FMH>c*_$`;bF6N8!-*km+MBjQ6EEun zDTL+uvr@09#jEF6(1_nCf71n3RW`MmifoN?MK<3}3>KT7cfvBD6QNM?*)N(f8@a-r zZrs2p``V+gVD0e8!o$ulBZSc(M6!DZpW-Hz+0mDZZH*t@!jY9+$J4uIQ2V9$xPq@8 zjf&fH^8tK^*Y^CwEc7J=d^ZcAr2N^=DD?cTA-^El0K}R5>Dwzuv z&zMvXyygdH-rB6Hs#NQDNvjn7^`E2*2|5dD|gF= zY_1+ZKn~>jI-c4pidrod((!WfP$*nwBX}rVMj2C*=?;9JZfXtmg-kWw5m`6mZ#|Jq z6B{PMHt8Jp3!JXMO;IB|CUfN+zOGQNAVodHQ z!UEBkH+f^Ww3*p3hgrGUXNjInBD)kd4>T4fC#E}(zlNqOAm^vguY2?83oIHjgRso| z7VqRv>JPPY+i#SnauHN@1Fz>(J_Ge#9MC3^P4Kh*2p4FpEfa^wN|d~P)!SIXN~akw z8PM%~#qL)JQ$FP;>+hF{#Gd%F-sN?ZRkjFn`7*e}3QpI|`=yVYds=46Zj)vC$du6{ zlilK4NU;oG`;0m}F8uo5$h62d&)p}SONf`bjDKm$Z3X=d>*6elCAQBP8ORr(Gw<6W zocPpC>=FH|Io1Xe}2289m&!LO;`50@D8IAThGS~1IOcW>F8E-tO_re%7FR8 zojEfZl2xR{lXs#$&bC&F%uiv|nS1!UGJHUlGsjph!^SZcX(qlf(}tF2U z@lKx++%-_uv1Xlyw>`nefSCM{ zq5c$$f?oNAW{#BC*>mK{tT1M@U31qW^Y|X$q`)Czre;d>kVRs`>HtbNMidTg8)r>Y z!S=ZE9LW_ZCkA&ySUy_+S=_@Xvd%WS1u#I3S57NN{8zC`r-o?Q@0WyV6c4@WBrOj(-GFA|!gKam%j>Wu4C#>srH$H;tNOlX4O&#}mKD~@MAR<@; z$RF5!eeh=lSd^re2+QaXMhS-S1N<08DG#2xsbHrBCSF^cxn%m9%NdYgeo6Z)^E%_ z`|8*2Ol{|zA*La4E1%3-8a|n*55YLIP8BLE!p|nBW{K@ArV|3z=y`79hfoQ!&s#bn zKx*mJ^W8VmFjO_A3gQ&>+%D;6;Ga)gworO2yK*RcIj`!97m|! zlC9{H7A->LEPYj6cjYR$7yjE>NW?Pb|Nf~Lrf|Rn9yg0WD}(l~2V%a6x$d%>O7ujv zr`za&?LD>H*&cW(j`wM69`3iYEy;cjzMX&9z~7d?S0|l{C83LP+SO?Oa^ZBSGrSk{ zBxLEMmcMDQeAN4U*Ti@~4E1HcC*B@3?aGYs`eHSePpU?GZC{geH;5E}v?x~NJo)6T z;`s{j3~_5b{MYts1a7y@vLgHCtyuvGPw?8gcaQ3Y9mwc520@+PE*b({mZIv*O_% zeJHPLt%|#|KN%BtF6Hs&%v6t5X+vb$rP+^9AVJ!!#lf zFOO)~7dEu2?W2dPqKIs7jy=ALXtIXh+lIV_>F+(GF3wN~1<=I(88T4D)tF@T2Sbd5 z6e`v00jClg37g2Pr60ssl%@c^FlZu=c-d8UG(T*tQQ! zXdW5n+7ydmWYQId3oizr*2acR!lvq+JjISpBT}rQxA~hAqUSGuWwD#JxS{=Ru|naS z8@m_0Uy@dTE}Ti>7>6$5KbD0qwZd9I^mj<@mXurUY zvzw~eDBjU-eAM&FYq+P*o=ESYPkF)Ax6@<4re-B(vpX}4t29}DLG9v2|Coj%%B_jj zkGR6reNyp}V()w1K!;3QDtnJ=X!H z8hS7N&N%pMiu^;8l3mR>G8-x>trn5V%A_ZiTDX0T@mI(vx3KO9^WcVe*LaWujasjPou;`a-qSK z5-XRjist!&Zf7dZ^hK0r-i?h0N6fs3xqLZcrUzr0`h++s6!J+{gK(YUfH)j*MP~cp z^vqJh^cH?VJPC`Vm~PZiSc`y(t;LHLr9?3Z)bpDI zB=3rBRjZ`Hh|vZ=%JWJig8-c_3307WB1e+KVD0>&lOXqF0zWR7eDApiJ8DC)jW+vg zFNKfutHHV4>~%K1feL9Xdg`lTb(`26p>VM)lcv2U=Hk`!y9)Qu8gDYs4uw+q-uJsT zoZ+0x^XRR7g6*n&kb&}{1wiIE{n?w~)5uGLa9$Cwp{`J< z1))<`b*%j-spz``?V*+5Fdv8|pCK!*$3~u^nR+?*2UoU-yKB`JE`O$m65#(a*ygJn z80&fK+5ZxNelp2W^`Uo?Yug`gMx;44OOFL7xPKd(xc251@!-P4{o-(9}R-(jb;ykQ=Lq-h}MxR6;x{Sqkn1f?m6FC!&>c+?g zlX;qLYQotsW{#MCJu^)RrhHIgTBg|_7D+L|Xy@!4Q8?LL~) z8YTWD2ZDPlQ+tFN;}Fu?Z>`IRsqsOh9%48{^2o=`zD6We8It+5?XQtue8q?N*z@n^ z(7+4H!Gt#&s;}PKlTA`#lKepDl`7osH3-A`XX?o{)2MS1Y+WY$>Az#?KfuRqVlBfC zroyVZ4kgU>8ht`naIgSN?4dc<=V;G7S7ml&lMK<+lcCx@_wE!-{A)EW1gbol6V2wR z%@jBxRTvO3YjU#Kdwi2x`W1{;c@75YdAe-|1AD| z5?hYHYl%%T(<|-<0UKk`8hUlH{l5#csPi{%R?FQ+-g+QBFcKv_%!?_x8=E!GsI6l? zbL^Z4sCOD(F#y+z{u)3~xCK905-VFgPR8JSYr)V4iEIbUuiTb`jlVh^N7OL*%rhGJ zMYrcuh~@Z1AwCs@R;fl8HJ>XC9pHB`XgVu++l!6Hh@3Gn#2sXzZ6mAc)Y}}7;Cvgd<**<%y8>(w%|g^_}8t zi9a>8O#|*)X3%$18DR3w;VcTJAh-TDLix_B+TF(jfhSeb1{YEn8E-kfo>Kjw6SeRV5udsV@Mw2 zt#c|V7lII;Z#X$%9+(s1^g@8(SxthN!y6@9$sqFs66aMSj#m@jx;1@he;3Yih#3yV z`uau~x%UO4_r1q{m@y{xe$Uu5j9(OfkCU<||RPAc6<4pd<_ zBDXGZI)WCxaGbSTmcBD|7*sxN{_ek(>&b;@jT~zOU-)s$GuV&H8ER^J1geFn$kCFr z+c=*5bK_xCNzkwlH2~1|SbRXtNLyT;mhzfZzSCzTxsu=!o)KBuiXf67-bk7!<~Fqo z1~mWmy%|ty=g_CS?R>I-Hd9`-0wSe8V^PCyU6O;^{Wl1e-oO8Sf^86zPBShe&?*-+ zaE}wI_2W`Yz3>^iGZxZWXL-?#_NQy)*0El0zXZw@1n&N82*PyPAe81mqvRjTpX;$o zLv)USHf-UHXzT1UZapr>MNNM9?msDG`y~y$;t<$jjx82!CMGh)O_yO^lw_wV?EQ{c zFk8f+Q3OEcSK9k(UX(qVj5&>KV5xHDq(~wb%T}|5pFl^>IQrrn7#6~ODE8XfYGlyq zzvx>MpG$9F?iUq33v)}d+bG{2zIV%UOqENmUz2ItBq9$F<3SL)Mec+dP{fLS}q5&3GayYPL0Hw~6X#?FWXt@$)!n39u2>v-r}y_Fc} zcC4Sye5}^$@uxFMFLz!;f@n5Nnr_h*%|+@Q{`87yG*F8v7leoHjZ~edK2Wkbd10;` za0j3A37TFsm_A9na^ZpKG8C{LLA`AYK$(`zm_H=*{8e)KR?nndT7H)-qv^&T=Zdg0 z%?XT?gIRkcLAHjlcXCuCK0SXG2Z}?rvwRJyCW$}s#-A4nuO;X(fo*ibVLtmcUOffZi%%eCVY)0K z3T|PdYmtp6+|Efs>Hjag57vl9f^IhJJ069)mUSl2=@qj}?!>d+u>G-0yDp7Kt2Mjj&${XI* z{Ow4k52}L|FvrGx#8Z^v?aQD+<00D!Y+gHz3IXd<>p3ngL+%++ z_&>9Nw|zVAt~(OS76YNeZBf|OTwpu4!UEfMuon$>C}BEikS<@xhDVpdWeF}`74l@B zjZMfP-pe><;|lzrs=k;qL|O1LGmf#?Xykyl;MTL<+a#L2{J1s#wX-V$!J#~btiQpz znoK{C-=9@I>UxYD{fnmv)kjQ1^p>(b$%nmv!e}z_?GgBTAHMeMJ}{QOSG@JUe3{o8 zBP3+pD*s@zRJfUN%wH05hv(yf<2zeOfS7KKuU-S(Z*w*Rx#D|gEJs2wcVnn2h2U$ z+9zvqiH_a4m2`E9zZjt*i{KucXdEzAzo!nu%V8m?QIfB}% z=*E`VetwR_LJ7H3Tev#$P@nQVbR1D>t>uVIR)Yf1qVp&OnW0sAK{q|w>I(pGOhtS6 zdl=_eIYcYWI!6vn9_F#Qb~ZeuU>u~pPjwKTx$O;o7ytKY>?iW@DW3#T>^N&3CUw+3 z1~p~w%+KTf3ACpdp>h>F7rQsJ$P`iw+dFZVlQrs=6>zCzcX9j>C+gu7mIpP`_3!lpSvErQ9Z|f($D_L$$Ww-I|pNa+@11n23v0?pr z&e5CkZFI`?&9z%Su2E9_8Uqc?_AYeRQJ##ymKM(*UT3~tDi8n3QX0X@diq0DZFrS7 z3lX+QYDg)salSR4Xkzx`fO|Zupi(Z=a|@CCyWEOeZ!pW*SvkT<1cw{yjt2G6afvw^k^ zY4|Ukr7YY;L#2_tz|@ftjed2Fs>qbo0<`+0%FL#>OJ|6hc0$$WEo<-jtdTDFjb{Q@ z8uT9DHw0DdL5$STIV$`QGb^6SNEXZ|21gp22%JguSWkL<<$DF_2BTR~8)UIbG`RGw zo>p3R#0-!4Y(u8`K;ma_DcGB7h+I?auYn=Lj`=JF;kW&1vC^gF_@Um_Spy7vvhq!N4nG=74P|MOHT8RF1xPp+w!SBG_6w$ zx(LIpPc!_DO5Pc!w@0k7)I4+oB`~}3A%mrF551O5fmB|Ze3!h+p1E=+ydFd9l3R(d zS=Yy`)0+KCk$4m*(L{q&to9X9L)RAqc0J9GFnhOARue+>qhWhWa7umT7+F0a-xNQJHdT1BUR`WDg zR(1EsBAr#zf;=G8g+%*4j)-2IczmMZ`1{haR0t)STIncdeA@gE*$ctUN^#9qwK$kX z4ZnGNe@f_B;(etR^X~|7T?5`z%QNaJy4QRh<(?Z;HZA2N8m>He;YK@b>+~Pm^y0on zbY1omo3DDw1P46v$$#P1OyE&xHq064hH;Y*Auuou@t&9tnK$~q)St}rhNzQ?m%0jt zvG{y`A{sut#@bp;GLm-flkTw8ZM={qbbdGQT*WeMJ$;x*2)DIF%YS_r8r=^HKfE1Z z4o0M9dN@jfXb@pb%4#n46<(p0(aN1o$%e;7hXedZi7=oI@mnZNwMOUCf_4@j2K{I0 zD|C{JWLK}j5uL|~_F9**!6o+ZVV-8cc;~c5h9w6TSON@s8^zfv5xNeD&s8LsD(6TT zBciLsEWZ9mII__)UOkQw5r4z@Z>iUjIDib~J^Y8)S1Ku~mRL3A?r+M`2n5e+>j`8I zbH$3eNj=#XoVo)kfwoZ*8o4$Up3OeHqfoZ7rf%jNWSPR90BIM)N%gcK6s<>Qm`0RZ z)jEn>99Hn<%ezX6g_(e!pjFG0p1@_+Bn?sZaZwsy!fD&QwNScI*AP7Th$$f7xaE$y zX%cbNSq)8DqoFP;7GGw0W95407E8y0ZQhm+mY(zQ_siy8D<>H|{)&=&)_^(C<6i|F zrmRE#64?pPbHmJwMLE97&i-$~|9?K`ll%noStfVWMqf%xUv_|ieWe+^ro>*iOtZ$> zjk1iCO=w#k`&S1ht z@xiABP!gVQ`W!ZUjvaQ0pDHT4JpO!Xqp{t%tuV(p)Vclr=?Dj-gKxrS5A46(Fq3Nk zFAobCp|c)exKw;X+mjUJo`mYP766tf-AmRwmF!-AjSZiq?mndK-_q=2^h8njWA4^4 z^NGgVUZQ}p)Lo&jxrNOux~Sx5EMy`AE58-8ZFh5cbNRAs14HH(lyKa+^Qd{Ytcb}_ ziIZSbS>iF@Jt1e9mzB+lO4>2y&acyr=D$x;0ALt1KpeU$YpzPSk}sMnrr94-MY{On zv%=}cy^?alkCYMpbhPsGr{R+GDB0<3XrsaN?4DG} zD|&O(JgV3M5c`IgzsWflHN13P^=wM=y??B~I;HA9GlH|bTZ6jrSq?Kgqw49SN$T)O z>;8_9*4j;PHtojg$waUpRXp*FGY9@>6*rTlJ`7!;67>bvxzqz3Pqh-0e>HHthh2dI zzNk2W*U=H7IlR&8P6*Zcw1ho^r1J?O04~yp<=8Yt<~D#F%5EITNQ8<*Sm?g-0X>&* z@lLTX`2%E-mgkS!mI`|ij}ffiC>~ymrp$M0dEH`~vicJ#*{&W5bPsmCtMy!0so10K zfh==fC`Yn1D$O}U-1!M72TG>t!CR;@YoFn+(r|C%E`!ZV<#y>olgBXpcmI>kNLL~q zV(qR}H(-0p%KZh&);TdP^YpQ1W{AaCq#uiQ+T1B!bvm*)h-tg3Y`)II{ zsdt^tt4DwKtImym{Gdo(V2oK(8hZL3-as)^*l&a@ zk?7n({is>;h%-W|z@it*{sP8{UFJ_Kw=1BkFGN)Ut!WdTKF$=1xPDAs|DwnFAjmWu zXS)3KLbo+0?`d3ILGHWR)z}Ao=i=K5(%<5nXD|6pn{>~PJp&0$zY?7SOT!C4u6$$F z+kVvko{!qStCejEsmXq`=#3TQc)oS2xPF?88ahl6Gce0`kqKb-qbk!OYQMuY_$Q6e zADOhPBegEI>mVf_6%zo=>>6`i&$4fX5@_QeJ_sBo))u(q_FGxPBGuC4aKAavnbY}cu{g1i zRz?g8qe=IR8(%n6ceGyBY6pj{NdByiEM=a5ZNaJOm!6%GS@Nbf3qcg|>e<*0UkI_+ z-?b?F7_D+H;8b@gLmXX5D}7i%A!JTZCs>m4|CQZNV^|N!R3cM_;X@=eWOp`PXbw4d z@h+s|8E1WLk)vsjWtH|0Q*t_tx~BY1X;bhTz^R-RUc`)|w3~Da+|)CNxu3t1##HY|#^Ts<$X>wiL;Z+aP+X zVGHaukBG@3+n)te{k6^SXG%;__p#k7wutuhYDZbbfQF--9xF2^7Z&{rCtpc^ti1Sy zf;ZQXFXkGRf~tcE;-O?K;Wo$?yz!w;x?KDuQNopK_|zJ=x+Sc#_mTxVjBzHztQ(r$ zSN0J_gaP8fNLUTzr1-I}w?I)N5`%^zK zIZGps?Gm_mW0Ev9^`C4Cy)Wl3-FMDU%}BVSF@fRtuZy+qMqq)=jgS-}LT`;6vglH7 zBf|ey;w8g)q6E^9gIk@=&f&x0!%Sf|CO0{m0>v7S*J2y4%4=K?9&=s@< z3c)+nIwA`9mBJ-RPc?PZw$6jD`%odn{UGw`Tc&?+tn}pnttcGGd-SswjEFMSRzVc% zwX|K?2`5u-2l?>k#zR2DT$M>8|f*@1TEK8e#_-cuFD;l}IU3ZU9k zv-t4U=m(6p6aW#P_eQjXD%1q747gq0#thNDL$f)1wR{lIV|a3{5$dG!MKYSNtU%=( zPAGd?BV05?P9YnzsK@Ity6=2tL*#%=Fh>&TlLb_}p*jBo5?w){3oX9ojS`)L%G_I} z*$OTS{N&I5(MS-pJCPH;(164$=U}ayKgAGdcB(w$2lD)8+4wxrL#4f#tBPtT%Ka_#k5F1RHi}_cp3jB-4M@ z)^CS_zyL15m45~(=Jm8GCJvLhPg^CmsmCQQ=mQT9o5(igzq%^C8K!MYz5~L)!teG!)YHT8$Yln%Zb z>dPg{Yw#!;ebuUiP*$V&JZLuQ>}umq#nEcCX74un(b{O}9IDWG#-G2lY;v=leON;`Edct?u_HDhI(VIU)M5c7`_&sQdXVvB_n0@2z|R zs{qEsHsh~%9ly;jlwFuA9}X(t8JY?9-I70gz{`=EDcNcD!kCx;eg{yo@z;>jPV~~K zipXNI5f_}j(P%aaiO;dCzcb%5lD+E?&KX9=mK9kwme30m>SgeiAOsu;pW}e1vN9tF z7w$;dUkviP?pFN0BQ_SyB+-Oj>mmtQcO5)j;Kc8pP3f(`IL7{)_IydGUy%EJy3Y@q zuG!++a=vCZ!XJNoMWd_C@FA^1ulyavupeZlu21>~re7Mp2E;`nMq^m))dbb6(H zqT9}pjm2qO$oAnoBNHuk<6DS_S8G&dOiGDFi;N4B=JCvS#UXqyHyLZa9(PLVA5RNX z`PNJpsjxlZWo!FAPu5*mK%-`yJIIhx^-yxAk6do+s5*sGPzW4)FIT+L{Iq<^jLD zWO$+%?BVgm26lWwD6nZkFWt|xDs#o-(ARVBY#etmcPoZl2#7N&LYsXvNHe51v??66`-OYny+N3uB%du-!nr)f&Q!iOV-AS-0yC%i{g4vl$aViLWQN- zZGOc4RDPPjlPD8Ic|cKZ9^^7s0w;hD3>Xh^l2z;0nOh%bF>0`ZysT2YTXv`%Eb{|< zgsU2M+?x5rI^ZUm(}?GOfe=(N6g&Wex%m{o2}|> z6&|{%i5}v^4s)`U-nb_b_apumXJ7;@1#Mib-)Nq+&gbBIYkWbUO9}vLj?E873p>dd zDIWrH4poSsU+=mLHrYOw+;;vmviZKPra4QZqxUKl!0_|yvih0*pa|W!Xc2>C_I)kn z?pi_rXT-~7UeA{ZNe6^(3_4!`*eA0!9;1c6|3>VFE#RL_FLfQEbJGvUtc$NJ z^gHSgyX$Mrw)h%LG$l$jrAa)Zgn!oBbrIKyKWUIS`8g~UNxY(%eLmqIo)G!|UX(k} zASRaqVc_5@e-Mp6Y;f;=Uyz>5QWgisMO%Fb0BdHt*Ju&IAlcI-(ci$1ZZ2V_b3kZR zfir=tZQcl$Ymn$)FFr71LI`f00B~$IIPxPju52dnlLtbh;nj?gf0(~D)3lJvY1Nkf z#KAuio{7gPXZ;r2c!RE6a@P$5$5EkW_VHAS>~GB0G@xK`0sjM_MVVoC{MCQ~PA$uA z!~x?hNP3!_Zs}V&&7Va>S-~3uj9z#(#C%@s-^OU^%VO!vLE2o38l8 ztOd(X4P{y*g zP4?nJO1KAxC-yjX2{P#$>yjQO=s)1>UrKhvJU#c?Jn>qXViLX$s8_$3e<&8;3|}nz zW~ZMptJUB#3EckG>(emxP>AQw zCI$XzmdeG;A71nY3P}FwMyN$h7Twac==ZAk@NOB2aJmPKgg7F*(qyt!FFy(gSK*u= z(?^9GJgos8n%5l<<2m&oOYxR+jO7rl_0?yc8md-Q5>?YBgE+^L6~zN};O(tT10JC38tX=q48 z^8XjUwdrsnSGsQ@-g!*cKB`C>7N_UA2)~a|fb|peUWrF<`J_*FI-Xiqg#uF-tfwLP z8gLC<);IMT9`A*@yUgvc1pAX!-%tGT-mp^PKlU!WK&p+^HP;5WOL~lL&%QJH#w3q4 zdzY4AgXC?P>QXIluI8#kOl&>VhJNE-(MNmL2vhaEtJLyhIR|G{n}z2lV*KP>0FS{A zO?!(?-G5Yv#^-eu&3D*{Q>P-Bi&^P=i5cp{68=Cc@T%CAWX-ymQ-YRvQz&ew5nk^ zHbptQa5*&{)t_q(&au0y8F=HOOZd}~%i`TC^xlCp!Y^iA!pLp5>1lei-% zt#+4sCkpTedOiutDQcIM?8<(jC{ z6$}c^ecQkP*HVe@>~m^wUU}~tZ07~t^MCy|pjvp%Bya7V8`Y4z@x(u*mi1ZT8@^Vm zv!K9P^?yDLgu=F78(`NmI+F)9X6M);`>>L!-TO}arTl$`>%u#It)wqn)XXb(BwYC9 zz%o{N1`|*NYuom5RVi$$o_3r7g*5D98fPY)roP| z93xtf!K!B?*rajxEH0Z>a!4FaM;7lF;LoRP(Z-BMSBuYpNe?1h&~$qxw!K3#Gt<<3 zm-XX>X6vRYj58xfD@p4vBBL5SOUY6uGEvb&QXC&zWMMj|Qu$m+qNJuirb53S1&D7k z+hw>2K?kd}(KwjlaRiIrD(plu=x~fw&y2zNHbnf0X~5az`5h8PI~15kp8kKME;UO? zJiUcMM{k)8cK07+<+JT>-KVw?&n9mc)lp;FkR zTJ*fc)Z){q9$3$O^heAYm@l8vaXeX8z2z%eZ|Jq&&|7&~{D$RKNhCmbhtJ$@7+BxX zRs&)5RCsm*yj~Ieh0}<+)40P*bcxvn0{uuWkF6#+6{an-LOzUaRZye%@3o#ExcfVg z|DSG;Crf{xZkS?wcZKX;aI5NO@n?&do?gQmdVa&qcZM)$+$5aT;8S$h4gqnF{O=#; z2ih=Gr4!74edV75R;xH?r(vw?Rbt)EaNGIL<8z-g9hV0TdqBU|XpxiE*Q7YU=Y>8J zgTIypjbD6^PhJ!%)&xT5A8M)N0=XzsTZQ8K!-hynSdfe9p_Xzytri`i`Eb*;Ty#tI zdzG(6Hylnzuq{8IM@pigJ z4ZYv`w!OGl8)(P#ca}kAe`J+@2;APUmZX%AU{0_X*rrL{M^S4Dwemr*ta|7n+yLM4 zUgy6^_Gs8>z z_;buIFXglE@b;E#Dc=<+#dswWHmC|}s-#*8$)Yzg-SBG)aW zTr%pW`zg9izU>hf{~p-)Lmz%eq&Z1m?LW1XVo8wjwaK2hoYz2yFG2P8pmv~SDZ()t z*V_H3cdQA=zz9KEuC3`R5Gl>KPb>U<%vqUa%?Ux&77rco3`fa+5>}@EW3Lb*8zvSe zt~I$dkwC#wXHQ(cYQt zkKkq2#LD&K!#DTkAzZfa){-E*bCP)IDDJz?h&MOV(XZ$TV@Fa2v6NVAd}Z}IonEU1qdjV|}RXYa6{^>Re? zxYjAfTNP|TZ@KtE+*okiK#nJV<9#>CgiDp~WyQvBMIbfvu;B zaRnuD=$t8FaL?tV006DtZl~*?UV{*_OXT?@p&@YIuYGP?qvO1N68E zkJ{-+0AX7Q!o8C;uOmMKJd_3vyg z$xf2uBOJ@{2mfEU18p5KEXfX}Z%G#DFpA@ONw5o!i|2PV%~cT6kW!bT@)QresV}WT z*$DwsTt-_&A=FBdc3QS#ioyW;&iN+dP1^iRrO-=t?49V=H=9I*5lFhgtGig!MDYND z>XVs%R^#DV@1y@k2j<26EAN0P(HGxnsg|7ZC#S=-Lf)9e=jzFD$qj=Oz9X%F!^v(R zR#dQBM=&)#X1>ptNH-jMIf#b?POsCwyED(dZ2Gh!VK+j4jAN-p66MPfOg;`IkCpP+MuuEHPam81wV@p||Ie;#e84qRTl6`&k z0HYY1D<9y*X69BdWI_PulgJpQUMb-^fgSHua`c})xsr+je`TS zr7dD49tjt_t3v4$>99#}x5j%WLv^rVrOLgQn7u}FZ~CPEW3>TD)N27wgo4u1y)@Ka zvC{%yttUttJ`h-xu(}zf3QTH2Ky1O-oiBj=M|4xjN?U@!us5?wOVE(IyL>Xo4YM=8 zr5t23_qKNfUPX#!t?bN)`bf4D{ZWBh6y7I_o z`k*5+oL-QQViM;!F^TXfix7h{O`t#ph)?-DgvyWHi}(82Rtpn31In%d6KZ(1bARAG z71`?SWhQM50R^_!~M0wjI&XGgMc}RaxyDzH`mMN5u=mVXV7NIEM?;K{(71L`XPqBtQ6(9g-LqP$qPQ(OUpM;OFv597mtr@B#GDB`?72_PGrob z6lOL{bo9BuZmn^Vn(f48PU4a*nFxXJ#8MnbaXU}~+j-$yDZh16%op0AcZG*W@VJU< zRyLWQ0|Ub`L!UcJ0OjWOBo}!8rXWdG=#yAr=8m;}Mn!K~lpM3#Bkp_(RQfYWII3{t z7@~9X64;Z;Ma+xIuOwmfrnU}ILQIV>ib?rjGRF2Hp=NM3IsAry^!*p0eLq7H*L8DC zZPP5JnEkV#8DYGT@c_m+V$hnnDJ~tqAq~~=+ybwqwaK~B+tn}4~+hJzjZ9VZO6P1$5}B|2E&G7Zg|H>u!d z=j1{%3!z^j%~d4h;X(#8c+bR6B5=si4|`{t;-T?z`m2q7RaoKWrStm41E*2 zoxgk3%R1PP)y@pD;is-AmyoP_;7$&G6ymcy0)tD8KWbbE1Lkm`Q2=FZdw&0`s0ny7 zB+i91(8+wPO~V73_Q~0c^&kN?lPXe^4%UeIKqI;jbr(ey5m)3`Pq9HbyiIZQt=_|} zLKQP?y#A6;h9vsh2Ovl?FJ^XM;|2B}UQ3F9SP)+bo!KwL#N049SJ&hk`hwcLfafep zIs@c%=20O4wmWvUQbWf3(ypFfemhoqt7MiiZ8UtG0`jPRFjjW=+)n;kkapce+qAX} z5u0o`=pLVvuxLJca3Ws)Wmu)LqKEykPhpYFRS}bsym;>YV{wpu6y7mI@<6S`t%(*` zURg@9z#)7H-OBKos301GVJsPK?e59RKRhR;AEoXO{yn>!ftL2cr77&6P61O%vt*Y8 zCM6w)<88ljcA(ho#Z!STHfu&}zYeWLvuLrC%GK&=EqB&{Pzq_YOhnMSAZFQi6d< zCsb((B>^E2giyZg_lLW(?pl}Ro^xhq@0r>25GuZcrGVJh;ov_SYT?bgP-3sZZ*7P%h6YMKxjVo}&w#&= z3w~Oe@adrAodV`xJpW#-@n5~GblZ70rYr083NnCXM!i@YvgoK8yp&qB&1ycBKZ-6h zOEGNISp9oK2RBTb95)rWQx3F6JDcmksqZ_vLsC3~AZcBlE5>8Hj+^H7lnl`7<^>PB zERU`H)(v!~_ru@_1(320Aa|pD@c=Gs04<*_Xl}&S6R`m5|}j+V2d{E}YJyb_8W;07=)q zXZ?p8=rN%uZzl?rWFXJViVt_pn=eW5(_+-W|?VZ?N;|&qGlV3)XKXQF8Ksd&EUY$p?(L`96Qy1O!t2#Wq4T1hsZ9!PVXi7 z1+C8)!V1BZazwXur;J{F=^fjfRrAb~ABSqI-Yt+}JP0Nx<|DTz7y!ko+Ur=xmx9?< z*+0zN4vb-a$k(6jBcn>g)a(zg;M%9|wy+kY<}EW1!_PirNUd!q^gwGV z=y=Ed)NVXalLR(f@Q7j(8tIxJOPgyoR?ALbGi*>AWMv!%r`&M)+ca|9*uC?x<0())ZfH~GZpO6m zeJtP^AmNs4>4oO7X65M%Wby(}L!i`WB_-%_=0seza;(c%*xy&mV7sd>349bjjc)O zz51ksmi*uS^qZ62eEODSm|D4nB*@Y4_Q%)ud5_pk&J~V-N30hy?T9?4akRF3F%>d! zz3YKPOzr%3nx|F#Z&Ul%59&5`fIce_vbXEobV1B5?1yS;RtvJxRQ5z4GUueyPEV5MtY*-ZZ*VL$##xYLUXEs z3A__&4OocC=O$#Bi6w@Sz{e3#gnxrB8%R&V=K-o;+iJ>;(aXm%c<*p?z%MBeAD3CO z75yzLw_YzY)+W$^@pGf@AFqg=*|nWNONdWBz|J2{F$rPh>_@Vm>h~#xD}Xf6ruX5( z8)ZcmMz@Qo4{j=EJv}kpDRX+Mv1$liM!!=0nGiI=YA%;uv@H+=1a~x>ifY1|O(w`{ z_CPx6HMeO>U-n8!FQfQc=zk+{?&fPgWz^=(TF>cI9{M=HDq}Alu+E8{&q?B@v`^_} zhEw9I18H>BFdj&t6%eBz7C~4axxFwYvsC`;Xw?saRA>3QUO8)Z;PNF&V+ zw{e!8ba8h}iJj*F&G2{USsxsRv_;qR$pg)zJPTv0FL{o1d6`dzRAT!+7RP)z@T+{G zd|iZvu225OQ>G)oM7k}WkJmqRC193EZPeF(oThEx`AM2;X)27O1VhtT89Is{rkZ_L zHjM25thH;`jX6|UN`;IpVaA%*+xMA%1!ojZ+iwnF$99(~M`h^@%EqG*jhI=RD7i#) zjN7s23Y%6Q3q7V{)|+!lH|He9e06F~=`1Eu(EhxHbNv}oN_4;3@8qVXf&jZvR|?R~ zauV(DR)1&7D{U_4VZ&?QZC^-*@`d8kBMG4I$8M7qdihb`z2<^3Bkk_IBDJW=F(~F} zm-WaSd`zpjs^ZBBcY5wHukDD=QpzfVOy#mK9mIS~TexxBf8fxO*fv_0!d;Zx_?T_q z+^k{Io5--PuZGcnuE{+1*hM1+{Mx*%{J+n>9Myl@b$C>lj7N=~{|yX}a#|l0x(PJy z$-UkE^C|EvEA{~VSfXq7$6(QJ<~Y|;%$Ew(7^u!Os7q-)AQ6yk>}}!52(RY$pT4pdA{Rcg(Z;%gQ|2aY6P?*467p?p(t;tOZoonIQXvU+Ort zGwYUA$AX;gd$6fyQXn z*6w%h5wC&Du^gLl3PdC&{R&6)XPCy1-vSg+FT|}T{rm##Xw+2Qw<^2dMC>ND#CA76 z^0YKl>xHm-)V)DFtD4;?+kG(p3^@MzSFg+S{Oylb?R)m@U*H%DYr0CPKfr=}j`~`S2y01 zu6M}2bmq~Q`4Ef2cSVuJQ(pDvdk_Peuk9zSRldI;46v-^)pl!C5sw59IQFg*jaXNXt-Z0H z5?zVOp1Jqs*I^p5*~4RgU_+$WV2)<1N7yAMaN_AyUDKI;)$RxW?m7096Q7Siy2R}a zfS1I#T{bYr82!qIad|@QIgrG(#zNjgPwc)?q6*L(bMDs7w^8>c*D;l?S4qt%R!nPo zJ(5-btE#<(<4hMP{HgvYub5)#bKRY38iP^errp6Nid#-xdlF}FYUqQ#M4F5L3rMq- zDkU?Ws@^|>+uUgifK2-tMamsK(Z^uvMnQYRc+r6E%tUUE-=V&MV0`AQW*#<^#6N!u zgjl7A84DH`K*aXX*SatMOX40~sB;^zH|@50n>ZE?6iXQ5emxW2@^h5Z5XMvOXE0iH zTU8DMz7ah(V9z*or^-Yyuc3&mZ;UU!ibbobyRX191fIbdb_)v)_wYJ=?Gp5mb0KMQ zw=>ZQ+r>4vcsYkz9h~}IeSX&JU+|mjZw-+baUR|B|F4DM6V5-Uk*1&Q0tcd4CfS3a zD$S3qk`)}kb~TiVI1FZ~>3}7iz(xHWv#~%zP~zeD^1-~{iWuh(k*Q%+Q@T^lfzblA zjSI0jmwJ$cMl^Ns<+UTX4P1Jk{T};ADVePvnGD6?T?Y(wQz6ZD2jKf>b|Y&R!ch4u znk=p`pMTRrYvurT?(8II2M!qw@umDR3Cd}IJPBoO;fv3i=x1!7RQrB>FQ`mT+F`Zp zhT&$UZAnz?!4abqKi6025KH~N!OGZ%TM744928{wOF@Woo|eW@FGpc$FKOS@DfQY~ z(a9J5JvbokG=;nR|A;+K;fIO1&`2bDvwM6Rh*Zhe$wzE&AEQ1m7papK+b|@p3EC!g zs(mfve%EU@d)9>$`Wt-Np7`cpL27%ae(b~XnedNR0RXdm1IC)=#2b{~LvJPKvc#{#65Lf_&m(L~{;|R9!^LGMw@)4qT!|T6Km#h4I=L7;09(8>Y zweZ3WrV-wO?16&bv_-Bl%eF$f`XVpDjXP-q4Ur-DL%j2NvxYwYzZKiL*m_mgY1433 zMSmyXFCut&tofa~m*(HzaJ3VaCSrE&!CdnEttfq3nvtEYAx1#BfO^VE^kk|C|ELLR zS&JNly>567eAmLT{;?kmOrM##gX=a==hKR|m5dxIb^s1kJp>7vC^Z4F$!sPbz?6Rx zv=X34mYV+8ILeiV^?LZnsJsC0t-tmH;^1$s?T>}Q0k+`1;GaVY0cPro2>weqhl)WC z0cmlxIea1K_cP=Q2Ya%i zZkhu?d?xLj9x|=J!+^hpE~AhDslsLa(0&Z1z4 zUPC|zY8Ajcw_0H)g)j##NE&jqxiuP~InFX`SH4I7{iVfKQNCvl>WzyY&k=IX>UW8^ zGFyZJ^sQw%1uF0Y*_ssEGl+c3|5046$pMf6Ii0nl3pUY*Mi9n=ap3cz^Fg^55Qnz` zm_RfuM(*6x34G=;80Q}|;s9QEfdDfw9e#N7LXM_aVmKjmz!!+H!i<5cIKY{p0{tKk z_({FqTvgqURoc$(2cR7^0#G8~f{9AiY%TqM(C^{tnl-WVf7z}0%;&3o%O?L(w=(-| zey9ZWEmc7Eo*~GJ*7{tO>YmkbjLy!t9M&^^d*FTOh0#MWE%6{HR8QZfIKVe94{98C zf0EugSh5B7OYgu8IVMNW9pk)hQGame5glXon4`fW`{WBuLv`)%iB%1x#-TIvP8s1& zXnoI~9FtUHx#O!G1-~iv>A@;GxYMiid${j};eTiWx<)xKksAZx>|23ZB#;^g@*HC} zkC0U@64lXh8Y$9^c@F2ruyhpMnYtg<-CiCe5%TT=sDK?4 zm}&AtjY+NQ0gb@tRzqWKd?cQmgU&UC{a25LZQ|6W*SsHUJ^&gq4Tm1fT>aa*`nIf? zQGrclQ+TI4J?W-R>bJgI28H<*!f#WK^Zp194*X4tI!617G5L!2-&$_FVRQT47#w`S zXMAV#1Z%!2bZGMpauVX4=jS|`sI{zys-cJ*(ebJW6hnb90BH|4@{N>UM^`&>jEXup?FR8k)gz}kUUJMtn^+mP%%P}O!OPi z2=+X^%D_`lMD+IqW&$`1Alpp%^ZP!_Jv2vZk~!&eL%Gcc-P3xW4-8-vRjq^ zg&px(PXFmznyc~?$H9eC>aA$`yX65g^&`)V%8zJ^eR+0{+P4kZUW%9IP0$wM{a+P) zev4EZ`GH@I)><#phbRr%jlTJBQ}vh{V&v3V4LNDrX|5k2Cvn+OQp% z!V!_G@#+276!j7~#`XF>+`-D)%3Q{RTJYsNw+IIN!Vy4cM8d_8iL8=XNcRGq?l*$h zixjC4*-QuF8NPf`2^EM>M_OiJ4plJWUqVb&nwQ+iNHR$3Bi`9#PGAlPS!j#p1N{-| zCwv+Z{5%_C>bxeg3<3De?;$|+L*Y)2R~qg;{_1gTwJra_DpIa+cl=vS`wShjW^e5|tu2wLn!C4Sr!9RCtt)hd{$RMtF@XS7Rp8gy?)R(^tI`zZsmCF`;6 zOa6g)+FGFD1(?*)mI&)13s{5S&;gQN5PJPHs!i4c%j$Cm5tDttQVxysmWq33CBDy% z5<>2`x=euXiMB_m-o+Pe)Ux+6eTEycDc>pM#Iag)FC~EWB?4mO!*tM>(CY|I_BY=}1w-g+Ls3bpqOGgiQBISlqy-C~Wr zRmKcz^%*gnH}hbn-uil;^X>eLbXf*zC~tTsFZo=Ry!h`>+{)HHMm3oi()_G4JduKT zo-{}?(Xi-9D`fB{hX0ccZ*fSBd6IOS^-9n6CnE-H?)igS4>W-rqS1kr`6?tffLyk{ zYNNl@e0~V6oE!%);CDg{P0Y;90*tnGTYa1D$VZmhevBjwE|Oj!`!D;d>WqS5bUOpw zk_!&*>lhvAFp+9Lkdiah*|APg<+>1A4CAB+lbp%V zT}$-HuBuaUg|YM{0d)zV1R_m~dLPjHNv^Kuu^-_w#D2nw3B)Z41owKeOh}?wti)BOrS9f2`!1UwMEzWW>7^)eTa}cqOpgv z_s{dh1e&mbLREM6B`J$9x>Y)@l^?!rQq)_LtXEhRhiV(vx1^GjyU9VOooqJk|77(b z$DWcFZj34Mh>|o8I$9NRjK%Fu7nk6oIHou&(XkP(c+m8-!!hcUszRF;i)#(<4UFQ8 zs%OvLvb62S%H(00VlPJPKBQ(a6jY?1U5(jLsr&r=01|89T~UGWKUs9&{_rUqYJ3xS zs7%XhsGWq2OJ}+sv?*Uxop-8zPafJvD^>m;*`u;NN}he#;s$xu6qt8H$_rQQd@|a9>52w?K3uRxHN9ic6U|hLr=_FnCRZBE}4>fQbPMg7kKPPSsm8l*Vd#1gwBgA5GNgVPvg8k;+kmX* zz4M&&r0#sie+w74OiDa7wlu~J7-O(^0%|6)LdhHwA@Q7t*IXFHgdy$f6|*->*q**f%AJomSUFy;9RE-y=rdvZedmF2$3byj-e*GRuOe^lB%PjE9dTTd zWiVLI6ikHjhI&vl4?v>xxh^NZ?W-Ybh5i$bG>N`erY`a=AODzXVb`*u)oWB4vDg8{ z!sI6#ogsavKs97|pS%9Gxvgu&uya-@LPso1gCZM$!sJm*7~s*^M1Bx@#yCLodfzPp zVx2nuB4uILDZ^nWqb)XDWLRLOmbv1)lwUcKzuMDiuNZ8G51J&=PLhK2LjHA(Z@wka zLo)lq?alSsd-vkMAP-Zpmt8`3bl|3CjxF94#grxzblK*=I$b`gSLi-T)i-O^$-KFa zvg61}3U4O;plO&<*v<|G&UT0wUv?&|%jA+M#jgS`WjZj0(1Mu_=aPp~YqUexf>4R4 z|0J2j3_|2Yt-no9N4Q9ppJu*xKin4qN_!H%AWYx2>Ue!?K&IXe(8S~plCG?3(W-@- zG9@DQOOa=90&f-4#2@%B8ocyrVfGdKodbQQAB&@_>5K}3N25u47vr^OY+9ybEanGI z8ue@zHBq@82N{S>o3E$urwS%zvQ!`YL_7=iWRJs%{f1re6gGM<3jBWP%OTDuc}EWoRn^j8_Ep0$q;Y0*_Aji7C@!Js$;i~3#Mq3Pvsp(3+tGlJwtnp zqt^Id(#`IbkoqIL1{2I4W@T3(LwY>+8^G<15`58v5TI3Cwg;r*5Ja~xfZd&0 z*NMViiN#4L1lt_?E<)`PT~!%u<>^cUC>%nZsVW=Pn>X?i+nD7Cetlf2F&+r&CoDUQ z-y#o8LZY2zh)=iP^J3@8T?xTryse_V1Eu(-N$09dDB+zHKe@7W9gF}Y+$a_&oDi&7 zh=(t?1xjw=dT%5H3nU{gk*`42;nh{Bv-s%n6i3_$gg^YXP(`42lbMbn(!F=zr9zcF zPO4Db$MI@2b(W0I-%g54&uO0eLX8Sygo_-GS@2?&Rm1L7Wp97YYv%Kh!Z~L7fiA;c zVv9){DYeVap8s|v4xPKj7B3{XJ=B(M4&l*Sji-Ucg zS1Z`;xPi}qDHCW)U#qmMr+xH-x~^Xq=5or#qOR0Mv-k2Iq@)0{5-NA*mK4^X+wNDL z>{j*T9+jt#&*(Q|V;E5)sq^~nZ2s0;ytU>tcZL#<4Y{1X|9Ex9I4|V#;(w3(4jKZyZCYw;s*5q#cD#*(DwUju=wEv@$)0;< z+}-u|=(g}^Zl!|r>zs~7Rf-#uCEh5=ZRh?~{B@$=9{s|abN=GFEW{_#IyZZZvUqn^_p z&H0jf%HPqjb*YHBRs-*fs{YPp$Kn`A6J!j|xdsJMnvPdyWOA>N!*V^c|}R$W5rWz2~bgN4p( z`kmpi25(rtMfHesquC}%Myt8@Y`R9Us`~6}Wrg>DcB?~<8GLLhf*RDoU>i-{Atv!x zn~$e+RByodxeYT|u;=>38&-sYg;6*!;5OxSZ83A&Lzl1GC*!9p$Vq!Kj(>M2F1T+P8J2Y^p&rM+(?8hfZAkzX}4sJwS*EHIxl}m#5CPv1uq$b z1Nft_kB^eBEs++y$u6h1Z@8ETIQd!MejvAGOn8?xO$%!)`omX+rg*8;=;^O&V~Yz) zv{yfhP1+_S)OU$lYv0Q8V~BvmOvxZzrv`i@=+##{#o3<24Yv?F%mwzyKiSQ_@s}KZ z0aM=Ds!f(6N1yU{FT$q$&*fRycx@kQ4FYu;u~LPi=}IX{@ndA3y3sXjPx$lV`I`%m z<+1B7s-nMQNt1Vq1(RQ@jCP|`)~Sd zxVPtPIbI{2VO{b_(w=N!NR0J=-LHwbq6~*HbVFXLjY>#xM@~EfJP*wdY^hP=NeH|5 z=2(^zSqQqUFpbS+GGOy*iTgd{H?JKgBxPhVvn9=8gJ9)Jn0v2r|A>s8e&!!Ey%)Y! z)a;wHO!vnSKj0Qcto)f8)d#DkSkJ+J-nrrCvZS5iKq+?(l6VoPhoI*Wf7V78Z#w7} zJgJ@Sa+6Qjc!Y^>N@wAyLO{W{;rWkw5h8Gn8wdnP6&PEXhvl4i#ypgnUmR&+2BO zV$(GbyX=NBYm6ypVl_Mx%U|N|W(zHMEVaj;YBMS99`%ck&+1Wb;?gYSb`Lb`tEcb5 zyts(f(|vA&xM5#w9Ymag&JX<=ix*{jTTT?0C{z-EZWPFH2*zrsYJy#bv36yZme%T_ z42j>m`_h*049=Zan;`S2`-1y4nK+83`!eM!F07YsXYY;O{FQIVL?bZ}LOtt|9Y>^$ z&Uh)hSLlvTjK$M{K&F940ZA1`45i`F2>I2#i0Hhzo<39pTJDj*q5tWOJy$hT;~&Dv zbH2qLlm8xBwi(D^4E%S(6IH`Z$wE~eaFL+X3aQN6p#l^AiAVKwOigDFj?Dpirb!MI z|ESF4n;5OW27zvN^f)8PXqDCotrOdBDFu4yY2CLr>JC^i6wQH`t#_Ww=2+fZ5v$*q z{SWDi9@V#NIRCwJ!px$sfiW?`d}A2axP4Ns%yxq0ibZo9*kc@|Bi^<>-S?xKEU-Sg zZHJ9$NIVZL_huItm>Lb}oa~wtu zs={AX5slO^Xp`2v1uev|uj7gzW5pH(xA`}WX55ZjQ|Nz&di7;+k=*7PPm1We1k?#i zTSrRL#M2!`z3ke~%8BX|H^V<))PW;xI~PCUJ^QCrDZb}TZ&YQK8Mu{7tI4a3u*Z2n zETD13`dmB8I0)@u)mMlYj5R36)HL>g^r&vB@t*;Sh4Ww^OS#6OJbd7&*q)341Ae&y zE2Wso_S1(i7~jEw6&uX_#CxQ6efk@^0TSn+tf73jT7d%0mF!y`={&#@Haj~2i-lvr zjvRh`$$@@F{Ak|~=JHZoK`zl^2EO6m5}I@e{0YMJ;?zn>|4N<*rjLjzzv?(pYYMDP z&Yi_{H%W&J8R?uCcFG3b6Vgp-%7P3$Ke43^jF<6$BsrqBd4O*tU^ZBy*YSar6zBso zP3oC>Ov(P%reyoxxtA^4$D_U>JN z?0Ib+h88{Gha+B@xO(%7WYm(HK0(-Bt}n#I@d6@bk}k6eK-&W^Z-s*nH>1eW{Cfp* zl4hhgcUJgdRk)1LRmgbPm@hVR2us^M8*D(2)@IS?#4%M0G)tqi!FvXBq=pGJ!4Qox zm}l`#lZbb7`&Ob^nNnZ5w~A7wR!?kP4pMzw>>a~y65<)@3;LDtD^W7q|LHC}4|#bg^sur@JxI7cFjVbu ztYoXGJy>G68frHurdP(By1A4urkqbHQ_XMBiQC9hhi%Q(q?f2#M~CG)dUoF=ofjQ;Pe2ZfZE0o< z^X2jDjFA}6o-!Q0)xs3{HTMt$Dd^M=Yf8hf`TFH?&Ybd5>;UYUZ(uuMC1c1$(FgQrRL z7Njg=t@Txyk5}pw&En4JHQo!|ACRroO}F@8mG@m@-XG)?PWK&oMa#X}el=JybUseZ zh2~EM={h!7?2n&|LM^na9|YM?&C96uK}LdWh*jR$?x}5Ew`9zsgGv4|rM6 zd5<@`#oB`bMJ>1aFiiw~kdIp9zyaanMG(Kei5%NXW8nD64hxaq|>CIeL|kW5n-{A zqtI!SC`l2)t-+MU9)!g`)7b{06P@%kP0Dy*oiwxHZJ3pks!!}+FB~G^|0aEDsX^XV z(74DVLVk&~!M5uErKP-i6>u}uisc{dd5?5cK>>?X@gej?-FBCTT>qG$bV8622`bLD zd5TTHN(t9YVe(`7<>V9J-QLt)PVf&6^Y%tz`cgw&p8EzQxsPxgmq zXdlF{)@9(|HOn^#%cKXcMYoRiu+#h!nI(qaqC?6;ss&rD@uN}S^$_QUh&Z(v*;|dW z0r`!`_FDVmT0M(B?)(`23MR*uxCJ74)%dkR!wFMkh59L4y0*FdeulDrLdQg%ySkMP zo6;i(Ud?ev^X&U_MU^bT^>|yrK#%i*V%8ua_Gf@>fNOZAcq4? zl)kHEE>myefPr4BknC`XsO-w6C!?{y(}&I*F)H3qX9Asguqq$wU_0toWtYhVbe|wp%H(`TwY?Yp5@b2UHRQ;4nU`c-JQMi_=4DWH{}(}xk{D(%$Ya5v(m_A4ayUTj21%_C{ptp4 zW)hNlZpZ~J^S<)kD|g!%pDi+ptEGgpb785H$E-`iWyzBUep{|_x z%~vStwQHRLO)IY=DV)B$G3XFItjE-VUsP+7-OiT1N=3$x`2GO)gL6vq>Jxnxo`m$! zIgO|3Vl44jM;{G9td_DN4_rA~Qvj9@IYRYg18a>Bx4svLJ6EBs4tXMWWX#N!2Jm&iX-IReISZg@cCqHuacUG56W`Qn+knkMh}1=H3G zy(|=u^fP(Z*^-g&{!PWQ<@BR_;f1d2RXYJNoiP}nAM`W!{(%iRIS&9VA1%H&W<2|C zt0P`4U=xsl6evT!*z34*TRg%AWB0=58>N=0<%B5bS_yutDvM5|ua473oFn{`L@d=q zmn1lRXK0w|n~aAtCy-khohceKiCXoD?5JL3nRoA`|5W|u?`^S7wJwI4Y0L3jd}M)T zc|<>j+TBqRw4Em%T|38hc2J_k-q4c*)Hq^cZLv;Ft@P!}d|85Ehun?|pXS0Nb~?Z*hR zA5DwG^0<%w^eNW2eR_wY-{QKRj~5T6Y&I-rnvSAwcLiwp(iR8aq;L9t?3_P4Vh$TC z<6YfYTDe@;IUC=|6IkKZ&U1WQdQF=+u9!siC&WT?tg2AsgJjTUIMPN#I&fbuqvT#s z&ciPPmt)F}>jXgVhb8g6=`CGG#1t3Omo>OPypZc3|A?ia)t_dHKrO8sBAe8 zJ1imMG+Y9$2SMlp&Jz7bB~oe7N+7Yh`F3ucU2 zSeuO0-}+*IpwnUMeIu9T-txNnJ+-GUT&he*^_a;KqfBh^%HUX7s{&uzIZh^;3AN`g zQSAWH&Sm=wB^fpGmYQ+MyVf`TV3l};X)xc`v|{{8^H3<*=e&QRkJLG{>o`xxv9lGJ zx)oUutu*W5oue}(QzYXN-9MGL@WJGeR1Vt;Vuj7ic7xSWT8r%HM$e{lA{E6C9vIu6 z+d85J_ztzAir z5Gq|;V?d4_dYf$aRfSh(^+Yc(rs185N`^-A+c49tVOfX%F-x6w4su$9G zr{2!{m(SO_z5xgaA-xa?00Zz__9N;)yE;8yYiKUV>a*PB1Ifpmd8{cEY zN(jKC=|qC&Ntw4cO9*?-w%r;{0^uHqueTy+?;VWUb)`=kgF*E|J4R%t9+};el?HD4 zcxHK5>H%jCM?C%jMQ%?4Be{bEQeF4jhDHkBe-CZ18vtWgxxaV4sS6)fcA!o#)N1@u zxJU;f7vJKJ_B4!MIbV~bOHj`)RnN4#S4r>=a~jdi7NI;@A{z{GHiO|Rvrn;sw-S`Y zV(ToQ+_AQ7DdaL~*C~I`iz3YlQXF~B{~o)Y?I4$TTPVV?6bN6yVGKYJDmE-(N@?-5KKCt##Phq%#4pN^KDboIh=42JUaq3)v1Z zhP=7e^d6&05eCAX2*IEZCd^L#ZZ#oO=|`9e`Bg*>?_^wfN^V}Kw0;rr5;BjT)BO7=Jwq}&r_-Jx857|!x(CocxH99h z_>HCcj-{+RlJ&2fm)xj;d&7Jna0SFShR=R%sn&$Unpw~w7~*C-r4a(Gqs=> zkfj5npqJC8=ed0TZvqY&XI!Y$8D?D5we5oE+&mB!$ln?t9Nxb^ymDx$f!Vd(ggHk1 zZj|NlJwRJ&6B(!O#_CSrlT!+e%s(#N%8bNW4=p~;P)`L#$@X%FKI!K#tN%}2p#O@%J9BYeHdngf~f{UZ3CRHU)%-V z{I%E9p+^W1qM%fQfS_gV^m*Uf;(M2bsATTUHmn*JDu4H>wPdkvuPNG_uPjWr3zmcymk@oOe^^HJ;U|yZS zoCJlMaPHo4*vaH9Z-R>zpDNowJ#d&q<>|TI?N+pp&a%(%9vwxd)TwQIbgRLpi%S z^6cI4cV`9-VyV$JvJxH_uYYs_Gg_`=E~6goj}a8zJh{=hTqT+8BcUZSO40u3PJn1* z^bA0X3_xQPFe1^!5%&GxdppFd+emW~N`Cn5gK_MH#ElR_rQ z?LTMPi~Z_NJh*Vv!*c+ZhSTU|r1-%EDaT)}z?<4JT9_*Hql_hCS`+dgg`F{%ZBAhT zN#|P4ZZG9}3q+ev8N?xtqlJ?5Mo0f;t2h+}GizsrO&m9nmTx@WFv;+F7pQMf#lX_n zbF>=V5dZy5vM;A^K-pRfG<}^SSnN`B=*ri=nRPQ~;$c?7?}wMz#dO|^wwYo*B3>T- z>=>dN2(Y{7DU517@T$FXa_dibO~~4@wnP;2NY^O69Fl|tiQ20Y1)YwXR0Hh%**9KS zlQSHOb^F(_RZ!`yNs`q^Yz}gX_P-Z6%qjFK$%N^@#yOZY zOjOC~W44wwh)3>t*uNrIzKm{eZ1IiX)dWmaOvc_HdTeOvBIs&#I`=?1l8s);7Fn8s z`I8|a=+y7;OKN?N_V^o(%O_>FC>DhdV7zt1;q8YG$&+z3Hd3kCHF#x(C`v|$<(stJB3@bRGn3VqX=q|H&aHVpe_YEyNy5f1W(2?--*sy>@)onvHL9K z@i3r)x-f!d+zf2k!aim);ODApg6-_(7H5QeIai-84~{+P@jc6u;{q>45t_T8a$$1i&1sV38&Z9jtksxY@b4JHF*E1z&kkuc-SCvp4z; zh^MG7aCW|_{elJfD}?HQYGu(nBV6MeK1IA?XUVjR2q&C!cL^fv+Sj`GKd8%L{8?-j z$V~sT-B-2XUKI_jrIvmaj(sQ&d{w9RJ#}dd3rMy0@c_H_#<+n}7Q_eeXyC7nB}O^zul6> z849nvKPGr+h(lF(m#Y_x$ke@uuw57-8w1lsYrU$P>Q!$Du$mF2oSOa*F;Rz|tq!Lr z;1QLHqoe}7_VO1HC7ou$x|0^p%k;Ba08>^U2MWoKRNR&yZ_d<~!jc${@)$^;YSKsE zr;nuuGP;x2wQ@^_MtR9ZU!*Y1`esa}xB)swy!};B5b2xkv3#E9z+i3kTf@O=!L{}^U z;8q6*Wo{!>3%4IWU)0}q;Fq8=Br8ZI2cG}b!ENr5od(FssS6_gcZJ3L4Bao_4pH1%h&bOZGMK3JqyiU20o`2Gq90z|a zuszWo>yrGl-qX`1c`aOPiWeV@aSRyI%v2$s0d))#dm}?gg#iV7x6FzKwp1|O5s~Yp zg$r&-?FTQmvjjqdJPdMC9Wiy7sGKE1N9n6Y%s_-@cW_ObHTyls=a!{XM85v>AO|X7 z6Ay*{>m)t>7?c@gvsuSgMUZXttLwTm8_0Z==Y&=Jpqgh`7M+yU8;gs4n?#wS37k z-x*V?jW4V18?>~O!`we+^pyb0+F|hpp$2vu7!OdOndb)B)*`;>YeG&q*A=b4ju`h{ z$;Mt=fZ#a0eX%p?!*WplH|Y5jqV|LDbdX6rP89@2KzH{XI~roPTJHccvW+PkO}T;) z`M-6Ygy4i&JgC!|&Pxtp{p8wm;18cM25o&P#{hyCsj7R!z$mD|&OETQ0f{Gt~4_v6p zK!IZ-VCMx)^vMF)Ma{#t*+=I121sUN@+-EL=M2r@yGJDxfM3t`S20q8n&^<}uL}Lm zDoy>qP8Yc7@=cmm`l0KG@iC{4hEgXjCw79z;h1MAzY?^K#!T?Hg)Ndt;tYxfiB+!h zkyL=uD1Y%GLPkSuXrh481mpKHcWV?LbsVtdUvk!9Ed zIH?fN1DI*GoF-be<*Qbn)HclBpEBm+d;WBc@Ig(^u&ZLh5Qs;>O4l`aRkOd>3F8{@ zc!YctDaP$D!9X0e3Xm789KIlYhWf0iEccGIm`yxaN-`=ax~h9g)>2+ACoPRnSCMf5 z^6!m$`rg?@G@1{23gnDuNW)UC{xa$4KlP3ZC+2~%Uo%j*EOiaRAaEKh18CfSv-qL7 zy;927tR;{M`p7if&u@$w=G!SoNb_TNzJJ8@O}y1D$#53!sMm>}Jy(^FKY@8Lf|{D$ z=0TOQ$q)ix6vW4)alkI6b?aCIyGl|^xOr9nZ;3Lj3K3d1Dr0@g31Whx@yg%I+#Ab@ zLWQvXb*0HtB2r&CP{+MyhBn7$hD#kh4?VT(a(zO{oP|%#S6?6fo6r$Q+?Boeo*{HO zF58(IIpdBvPMq=k`2POl!9Cphd_M2@>-BoBHzAXBN%}Dk|JUu*3@4o)lwQs2`X3TG zImq@17}ju0`*mRY%^pWBpHyPbmW1m9f7q{@gmUbepF zQk@6&X2$plpmfd#bSy1aB16BL-zBU3R6ziR)ArM`33p9_O<0xVkery@qj8FCU&x4Q zT+H#BhJLr=7}N?N91aeuY);^=1>XdsUIfM~OS?-0v_&22kwPwmG{-q^1A{; z6uv*RQ(dLHfS#7SaoWAb06a|@;hY9k3#+zs>V&>y{N5XY1qO98bnx9l#B}D;cQKSvvrzn!#VV;N-s{>KsBe ziHjkHgPZ+!JJhjgQ)pw6%$1QD$m{s%U{!ln5kj8f(NXEzk=~~1izhb3-4Fo#fqCT@ zDp$dCsfYXd2JK>pc8Ux9*ReSpo;JEhx5fFrj~({3nCnqT2hr;|WrALad)Tg$*52{~ z>U&6Pbq$^x2JNxau4a}Ha484{=!bZup-*yeqT2$TvB)Q#(dv^irOF4iWXv!gGMGBa zkW{uZf?Elqi#R%9n{pP;7ntDf%6tlz&UrmA%s;WOp>Wn{qzRP?`Ki_?-yO3YNv6CS z3$c<4xz`DRo1D&pD>NA{;Y)MoJ00CePN~sE z!z7S}fL*=~ajQU>Ctf8v_bdl8474$NIB|y)i!MW_Lx)NHqY~eoukT-S7_Q-|NhUHd zB`-az#}*+(7+Rc?o`e;I#x)$zO>KS3vNhs)#Tk0C8Zah(V##Y>;JcfQ)^Pzi0UG}Y zxB@?djj}zqR@PTYQ8W2y?R&Hs(0}yFpas;#x{X!60@~#%8eW@USO-dMMg45u&d7P6 zps%)~>AvvNWh|eMBx;PU>sOhH*GKrQj8@O~QNxyo8(x|PHwVa`?M=>WKqkqWK+yq0 zEMuLZlTD*{pz{a0zLftlWFUsV7R8J%=6dbbxO(UudilO9)Ho@P@{-wru0 zpO0+KCa_7!BcXA{(XRl;r*#w}W}~|^tW%8dW#ru%u8vLjf8R%nO?OiLc*jEeQZrNK z7_<0uRGhZ`y1vzzv|%Fh#eX`cid=-!ZM74xMP!xoabfjO(M8r5XAikFFqL5^fvOA? z7SA)F4w=RF18uL-viubuTs31MoF?(+ps-2!~Ve!pR;LAjQHsGKz!QV^Rw$e#yr@} z$C&*8GDx9!;ESx|mH%1cIZ=cp9IPN*17YZR)rRNOY{`ouW$R5sxM!yO(4L@~hT|(e zm`U2aX0nNiUUgeUeHHcfH_E94MtZ%V=`2?J08xk#egw&No}gvE*p-z5Xrx@&uh6~QebSSF zp6E~;Cv9vXEp(>FMI?&wQ<6mwvusqj+ULxvCO+@yN#xw3bTWKLxh(ZN=1ioP!sdvu zQDt`tM?YU5=q##acGU9oN-=%%B=$LZq`|FX?|R!b-YTty&>%=Lc5K7zFyEqh|5PD; zBb&Lb&Z>m&yUlCkh=V_dLz$=h1SvWbwG+L2%vi-OvMGUSg8b=|a>zaKg#hFXf54pl zGpXgDp5l~4H+tWhgJNr_HPsK2?U+yb79fEfF&xNjN;RAo+x#X(6E~^HCc(T=s10;% z>D}GFkV1Fl(9ez%eCyt&1j`4L#>V7_C&^xPBK!?Bj}h@DWW>FWJ+U_+tLE}HSu*nw zpyVGKM!fUy8ehz_Wb$Z|^=U8Avs5s&wPV{EdD*pDOEd9%Rz)Ccj!5Di5WGVc`^0&^ zeAZ;}!5t_7ht zVCQzfmv{Lj6O%{De&TzyDEr=noDB9=nh$(WI9t~JHR%jna}er?>qFMJ{GC#4c9d6X zuln*^=HCFoX)(38FIc&%I=&L}MZ$q1@YptG#f^zy1Kj)ohr4TY3dU^KzT)t;v3h_D zq%iZT3-bzo>BY*aGpA2RNW8`>=5W{f2D9$QF87=Tw$+XE6u zkV)|_rTPNmsvtkk;0Y6_V*iKSH+2&rfn{d2uGY9dLJhy`F89GUDjC9i$& zVHO{}dTC+FfVnrl|==>w36V zS3?hV7{0uqvSEArxa^xa1kq+(0$j~rcj%=2F#G)hM@9%|SzDciKM^5!BA+WNnmmA zmu$hdM~(Y#zQ47SADdpp>Gmn|&(toaR`&g;tU#9VWI#{I>d#Hs1U}l{m3~jzojAr?y|Xyf4)5?K>xp)Dt%T7I_f6h0UpB z{wxy$Fj)=1p@;LijjDRgABGPH!B2kToNKH1@A!1hJOYF1aQ#U&wan07H`?K5G@f@D z=GJ2u_e0DLU~*n9FNS=q*86bC<>7WE0upI^oVsu>s6P@TH|-{$9WThaCTj^R+EU9J z%59vF-$y?Ow-PDdD*`7CHYFW`6fJI&`I+Z)vkbu-g!vlVRFc?KVB_$Hx~1iiB!xPD zWIsOwuFx!lJ*846YdkimENbyT#wY)*v!IOn1g3 zovzEeErhN2^CqG5(J{L0BH;&pHV?Tf9lj+KtlBPBV~r3R3l{atDfgKusnC ze~5qzuRK)AABm(PgQEmjZUNs)ee1c`m~$s>GJok{B$!M}Ic7!8I;jEhZY65DhR%@8 z5KI^5Q1F?opcQ z^Kzbf#XVBw$rh^65W9+B^Ww#uj<_(xRW zgAPY4{~Ujg^Ac$ke-&8N3y54Id=;np)-Qh;!pBMHR9xhLqUh0RCD=k*CR7BGM?CGH z_WW%ZgEBDIPRn{m$7v7h?e7B5aao0OXmal@h+q7lXT$?o=v=O$_TOEP&5%sqbhMqO z6jDdzqxz?pCW?rPp#wnx?q*(^bzIbX7oj6^YDhK-xTW}K*os~Kpob~xP3pFe#Ivl<`_;^4+w-SI9z03RR0!xkK z{hnyRr@^Z&1-ymHOpW7_^=4dlZ~)vqT_@dz$ONv`s?LYbppJ}g9gwoP!cD4qSvlM8 zRXeiS19U+cTlNspGd}2Ic6W0y1UijLz2`nP+^>PQ2|xUs>!{_>TeI~BI{vR0ph2r~ z%-5ejc*cNJv4jbcG)A~$)6)ecKd;A7r(EW+x!$)5*&DV~RSN+ccR8UAt{1xTSk{{V zvscU{j77cl8TD-|qiPD@^;$9AW~UV?tMu9B0Ely`x%$z6-C?-3=j?82jOx9pt&P?3 zMe9(9x#qutZ7mu8kd>SOYzk@~5DQA!XE#MAoOf{L&Z*biR%D-eFU zdmM~^`_DBx_rQY|6fuauIua9@?+bpogj}1bDh^m>i?#ZPHup_Ox&%x*ye|MFAnChqFpOr-XdYgLs zqUBohoF$H((+WC|g>uK0=mFBJ1k6lHq|13Ei{cG*Nz*{X=)d59X4A}0Imp2xHg3i62B2N9; zE}wZmM!>yUOZ=@sepN~3>~fyiZs}~YRQhDcH?4@{`%Jc~Ro_KiS*!=+6mJ>n?ud4| zDm^|ObHnS?+ME`Uotn6AQ6%aLZhLe}O-SXW%$A02*1vXI3jOKmuxoC*x4gmIrR`ow zW`*S&A7u3ws;+5UX1uVKiM2@)bn{NK?6VJGf$o(Wl~z2(Vi<}fgz~kQpnzvt5eU4P4cZLqYj*!)XOysFhNM+aovlmYGrsb2oc zbTWh67$m2u(>P14%wPBu&^bD>h2#-LP0!m9AH&#V^D47;C^a~qVte8wuNnY>b&v1B!(||y1;N6Al6EXh>?`ETmkU2Uq|2j zD_d2%qdvsmMkI$!H6+$amzOQk`^$Nm01mJ#pSGF>b>o#npZ(W0sq6~| zEvV0@!xE~w!+ckilnO^{E@nd-G(R2Ro+odZok?511DuFit4dGSRcld}nq!sX9zbeg zE*($Z;r$)ZC#d?4n@hnWy>~NZOQGiQ>4TL3zzxu3r<74<9mgM~oH*3~D!#FAcqY4% z=!xy)gLGN0>tL_QHmp9aol88?p2|zBd%Ecxx1krF5I5GSn`mDz%Uo*JZ+D35cWJR} zY~WL-?sZBAz7)OiLONC7Zs-ZKq0~*;Hf^d+kTw?E#%iLi3TmQNf zP=tJH;w8ULpth3)bLMQA@{ibdQp4jG!2I=Plj|b(9=w2adXN$V6jO=SJ$~#r5T-qV z30;TS<;X>dXC4)cQ!W%vD3G z8tQ2V1-B(f8~=<<>s)R41Z+nEAuAnicAfQC^pk7H1GR&Bf7(n*wNhhOBpN2HD{HyrZq?>_-Uw6M*}e^9-z#+L@` z5Ta90aZ7dg#nWRPu06_Y(muX7BcM-!_#3Y4vQvLgZfU#inPT?C^gRn~WF{JxZbj=85tog{jc7>Ts>z%fjMDnYsqt+KS)2K15XnI- zurYBmj(GLl`p>@dG;mY^(4o}ON!Nu&y3yNx z`#-5+ygiu5H3Rn*u1ns|*0xm8!~v~%tWlu__`fmlNF28U_rY)ex$#7T?+zp@?_T-7 z8?jFN&veDrY6#GM8Rt9ZH8_1Fer~uI9hR?xJW33Asuiq1jH<>`V+!C%@1~tZ!}*DK z$onRUb5#|Egj5u2P@;Z+;;{W!pZH2Nm&UL@=5D*n`u*R%(Sf4_d=k00C(L)0ZtHl6 zJL!eZeDPF$q1+*VBrnRipM2Elk%K(FMu0lasJf9vlrxJmWT(+V(I2D5LJDc?ug z{YcH=*$7&6__3G4vwhgEk=}DzeOUIRgZW>NZo_n7LkOZ}e)xYHO~3`xXS-&Um@v*9 zPpJ)W$^gtz%ysFqS(jOxJ{FdwC~smL?SfQH@=w=-l*2a^4@M3GuI?Ktwi!f}Oxarg z^b7fdoPT;7*p#mif8999;?u?!>>UkyH1j?`_Zr-q*CjSdx4oThSGI3o_6O5!1^NX^wmGqb)VdvO#9_?^1#i>N{u4# zQJ96=Tp5%N2RgmgMIT_Kal=~~k+mK1EVOkbtAE5Jez)c5W|4K{{0*0lSv|;B;PE)+ zBUczsns9*0EWB9v0<&vGJgW{z?-^|w`M7uf06!b=ftU>fAQ@X6 z2U&A2|2eXcBbqoyzLB_dWo(Dk@^U&QzGJw>Pf%5~yuk-O0oc$yh7@%{7MX6dj{C@*_B z3UW)peWD(5)OWq7f%84LGOLYkHb3ZV+WaTI`@OU4(hroPP>Y3c(1{2jgSM5$7BnhQ z@+LzHJiVA}3b*9M1NXW9>umh4r#8t|CD+TQw=e#giu`*ux2e^rc=`x{*79B*d*mo? zFnhYFAwvytr@j!$@nq2_K5 zI$7rRq$zw7s_&CAI9Hv=@WRmEAPXp5M&DIEdeEL zsHcQn8C%3}WAGucNF{z<*>pFYS4{wpFwS zE|Q=#Yv>wMguXsu<^9)8$|nh};w3p!_+QETZGc%gdi_LP*auVx@IS@jb<9QOop zwJRHwp>XrL@jK3Nt9Qr5|JF7DYO-8j`JM~4C_h@-O=JH5+O8w@iM04Tsk@~)jQXsx z)#@0FiPz7&aAfs}uAesdw+AFX1G}a#XXhoTcfT7BnX-qc`#9ZjQ(L*CTOAB||C^xS z|3*fM6Y|gd;Qsq>#hiJxZB8HK{Kq*K-p0m(Pq*rIG$W_;wz`SKc_A&eCXE&WF2c1s z+%7FCO$m_a(|H4en~bUg8QbKMLmjm`i}ez*?zzIP65u}U1NR}n*Qma+;QJBxqCv;p~ zS^UaOuS|QFe=4`S)1>EJ{5_#7EbNT)6J)nauKj6VP ztF!nSFVR*a_THlVLXM<(SCAWUSv$V5C>0^pGtnQSR#itz7Ebs%b%c!rb$4zDe12HR z?V`E!?KL~SN9UsN_eI-LB?-ZF>k`dc``@zZ)#a#qnvGPj#2Jg=x7OjpmSAc8#_3tv zX8}MyGOaKwrL@{WBXPE1>Ndo>uS`i1DhLhdNpEunI(6UX?N(S@(kTDex??|onmv@Q zaq0h?T~9Ml5$k?4CG~x)m;`zGrGW`DP$Z`25Do=?m0lWX0Ne|rqnAM&Gb|X8$W(}_ zwf0?5yFLkMua+YLMRXarJ6rD;d)88E_J&Ty)k4-46$H-D@L=$X!m!)FPjDR;*Evfa ztlw*KP8!s6Fvh-8G%UhrdPTkLhNAAy{sJ?hs*;$=^SjcfBuZa-{WK*s9*`F7<~;d# zx&iOIqXAiCxf1$;rohJXu*V;v)7tX=_=Q_qLhs1Ugxn?nWF>VlC%XHNzq3{~Q}ZKl z$o=GrE_SU#ggWE`$*RskN`Gqo{IOI|ZC~9)zWg&+-`ykMvNl;mtsOxjT6(RS_ zSB(8b-syVTezvc7Kum%>`0#h)Y^*&rsWCJ!p#8{DfPYOsZN2F=;`n+cwl=&{FOE|4 z!I=d{=ZOooe7n3pFdqum`$TzlX~}O5w(39cnvDnT4U=WK<6C9k2dqI}g#kPiZD2*E z>XzX4wTro#9%Bu{3rg+=fMGMhc)oaagHy>xzA^=bY1mdeo4z=N__O9MKZ|R>1ZXMI zLu$BmI3Rdm&eVn<;TW)$hG23`Ql`!xM?t`%+EmZh&xV>RVjC05x|Qg*2f}G-o{qW9 zj3#lkL7;;Ss3oj=SCgIb$BvPcVUhJbOUHNY|TB{Ktcmk{Mh9VkrQU(WgOF!^)g^qxs>a|ZbK60L^Ge5;s!}Sxc=bn z12k4S6IPZSouKl$@rt;RmZ_72wN(p{_VB2r2 zdj)@v{GH}5YkR0o7Zz65sq~3v-8#5qSv#oa zla99P^fCf3+ya|ZnuK!a6P~x3Jk`XIjiyyenwUr+@rLLZZ?;=(gFL6~;(RM?=3cVI zwisZTB+h_cPlicCVy=4`)m!iIOSA?)c#QW$#H^J6mnoH(xF`xDcr^P@HxSAr6 zhq#JMlyh~Q>%MzOH`EI_t_ur%Fo+M441~ zAiWMD{mL~&AozL`EHc>JH!b+Oy~n$Ri@qtW@?w*h)4Xk70^)^Lc_21q7kDbhUn?(K zK8KOzz9Er8ybtxT5nY6>bJBb1Cl?(OB^_q6_qz!l$ZG^tSa50+NG;QGF>ksKv8-#Q z0YeY=j6_X_UZCjmpnbIN#$S%2pH5I`&Plzw(#o5I_#%{G#@7`x$-yc#{?b!T3HG#@ zeQtheiV&;+X8LK_0B572Mh_@)zGcw-m;1DrtLiO3XxgwSL2HUor1katsyYzG9_U`NI4BbR%+pG>bIa`5hfJ|g8etT*+RVh6w-8pH=B zW=Sb-3ItZB-SPkq^gp&v4X;jz>nv0x4!6Ys%$wxyciQ zvKE~-nZtDQ6v~MHeU|y}+C^F|_d>XssBy(;PcLF`J0uoBZ#DMtgK6rdWK@cPhCqf~ z7Ye%3WJ|R-d=gDD&CsD;sY+6MEOz@Vv#CT|K4DsjLY<`a5SLXV-J)^d0#~6=2Db9Z zY81YvJ2Bz_Zc|%fV>bRGfPZ50XJ@TQk(-eo6$}KD)1T(Vs$S5pWHJF%=daD9Kx^_Q zZhaeg1rVBi5tyF?LElU=*{dDTi8^05wUeGn7;$tjWgdHLYR}n(M(0Uu!(BUGxT#)) zYYI`EeuiWu`ZwBeQK6HWfT68+>b%ain*1i@cE}H3M>Y*|^ztyu6Dz|XV=U#p>eQUS zxC{*n4n`udn%LF((d`|TuOBcZx>XGLwfddVe^{wlon`#AV4_%$W!;R@ z)ljv2v;|i_k6XVp216SwDC@DkNnLjm>%JKGSaQN&E>>Phsh2*q`>O@Ze5%dp464N< zvPQPoUF)YTC)SE~+B5e{H~${|5N7#PVFzEmj`iaYm7?2B&o|Z1e<+-Qe80ar`kzFt zR`wus;BLKyKmX=Q!PLjMuJ<0gb@&R-RTS?1V9Qy-5B|_m9@ELki+^>r46iSTgOpVb zluzTEo7{(!Cs}rI)-LZN;+C)?gX;4RCXaV^)i(?-U$mL-oVo5>LN_|T!c+I-aBfXU ze`b)yd8j`Ho%^o)Wb5^8W?re9cO1Y_8)3Prla)Fm*X7d^58m2@EZLUlAv$)z+(sCQ zV9Y%x*hB7-D&_ZUlkIO4*CtPzDhg~B9V|_Q*1=uPfai}${bhI8n9trt6HbW*t!woL zz9oO?@D`6=J^02&tgCwjm&@j|K$ZW?*k~G?9wNiIobjJ+d!daznzoBW%V+wFrPp)e z;bJc;#o&|;f=Y`-O-emlf`^;X2l!Td*h5Z953{HMW@rD_nyIHX(Qfwc0&DOUOh{ZD zk+gvRsS&&Qbz<7(pD65MiyH&=V2^9)HTZO03Vd`t_>0v#2UtGC+cWNj7+AF3c^PK5 zt@bbemw|(3XR6KgcB^)~*^`<|-libLtl8%d{!jpf_5VlI4;_3g<_6R4_t*Mw^rP50 zCu>iA%!CP7hH^WgR54sA@DF_BN_|5FZV7pM$CW~FP4*k?xaF|5QM2S}DXxXMJ9zR0 zaV)3O0)xtjgoMgs+9R=>qY3vZyw+szZopJO&*?DlC0ser>~IQ0C|fRRMB#iht`T^< z2`#`M^*xoiR#O0#yIwv!>GMWqZWzh!pep4W*xH-L<)G>*T#4dvQ02jdn6XN`f2{i* z4Ghjc$S>yAbu;e9{nG}fVoHQ^ zsMGz7!1J&j2>=5DOvc6o%WP{xtUs6E10{>521`Gf^pDm1sFjWTdTfKNak$$&jc>*< zq`riq(*MMBFNiMVqdM|5DXMqSDRTO}FMEcE~ zDq={Fpyi&vUJh?a9vf=aZh86;o>;mo^EfWZ29>2Ku68+LG)* zo^=L_ohNP6KwA^LcgNpD>y4O}3M2gJB1qyH;3?_IO>bop4WoYe}w`#18isk1{tAzSIu8zbUrB+7nppGjUUSp!tnhLM&WVAaV?H_-O1PVb1t zpQ$$AA3Q+J+Q{7h9-=jg8p*mf(9G7q54|KB_K}|{$sEj)Gtp&P&AMQrbDrD;G#KHy zzzDGFRa)V+0n0h8r>hT8G2a6Q~%5Nv=n`7H^q1m-B zzQXPW8c0MBPSLHIKXq}dXQkghdY&P#K~NQ;@F4bE_Wb$ytMp0;BDN}%Z@qdnX}ymQ zMCTTmOUX(XB{#e zH<aMNmly}tkJGzq zjXY(Wo69`HaWIVRx7(Kz9|W7!=3Lt`6|1hE^2Er@{eUItDLZTB$uU`;oNWM zEjb=sBuzj*C+Y{3{xk#b_5SN72J zIivCy{1VS}V7Qxy5U;6BQj_K3)((T;dCYrjecj>RARar)%jlt^e$C0m5OHDuyC6MU z>+vplf!faG%@rYQH0+MQ<5f~=$mIZXw-#8_dOuHE8Dt;~U zuNxD?qMQDiIIHsLe`34MEm1`tnYzgV_`=QESD8?Ih1_%l>oZ{*&uHX6x96&Ag8uC<45p{CERH+G{$6i;D-LR zhj|O6s)~FLtL~A^0cCr`{>F)ycwXV8l?|?!r{czY^%$D-*Q@_Psdk}A07ral=twdJHCZZPI1tO5J+Iwgz^BH1d|_+n!YgCUPzDLltMX& zW2}!(A=Y+iL?xd$#ziD?_G9gkCe1A-&elJXya&vZw!C?=`OacXp}n>Gg>`ChKMS*8 z+04K5YA%TUHnH1s4cB_0*CHFgCeI)5#1-JNa+UJvM>7JsT~Ikf*n3NqMYekV(9uKw zS@%bdC&<&Sz6{E)-vaWh7b=O@XO^lJJsU!P{C(~MlbOove*|xNxU-hD%%8+@8-8>h zUPpgWgVQ~FQ zR1k!tf?o%g=y~#*8r&f;KKPcF3g<9POl$C_%_&tx)zNLEfu zANRU}MPNrG>tYx;%eF{SYIUM{U#{Z)k%f$ySfCxMYm;?$Ty|~bXuAlAM?Z=QcieYq z{8AO610*l?=Sl?(eh)~U=Z7!`oZK8HaWf?8jA%|mwr9tx*3$nx5dmDL6N<7^r!sN; zr}cJv59$vQZAJxx`GKu%K9g$M1u%)7-4J3Oi$sE!c*FHg+HgtiIS2EduQvnFlhqy( zpkc>#Hy!31rd%lH0`<1pF9U6V#FGAA`ZEFqw#TeU{eorPc%og*i4s|Hxs0UKU7BMY zh!HhiIf`*vEZcEb6c1C}6O}#?om8=O^Jr}{{lLd2wQ2M^+#?*6_ICNC zxZu6N>~7G#@Fp%Buc&~zP8qb~2)nOP&@&kdVa#+%P~(GK>W1YMOBum*Dxd=62BZ@D zOAx<s3z2qqsUqgt6lpU4d8pqynVXu&B{?ga`eOcM?1a)8%ElgT= zvPP45{GVSPnY4wcJ=m#~T;bwD>wn{5g|{-okJaG558uQkEk8|~Q3CnPf#_(oEzhF^ z)qFS0yL}_E6Z_2KWme#6s;zfQ5I!rX(%w|>Hcz@dO)b3^Va*pJjm_56Xe=@W`|~45 zsDwjpigYN65GUx{QcDij#VDAoW|>-o4>L) zY~4MW9ct|J&DPq?Ls%`)#BsA+d4O+hXs5?4jChG8_*JIpuDO&_hNVjYYYdxx-Ope@EiG)Pweo38V17&FB!KBy-Am(;;0!ZY zFyupZ1uML%vj2e({q~Q(IvoIJJp%3#B+(+YJq;xc4uHya|6i9VI%Ao}1yE@k;b12?`13+)Ng1GgL?W|?4>1HHqtpdxdjSA_AfV0s1LnUI*zI%yp|^{4>9*|dml z&=W`&&IXV(R6*B=ZvS&|k22@Xx$kzfJ#^HdH~Pqb?hVNJNr*pitlK^*%)dHO-U!^W z2i`ZpECpe%Gm@ydVRSu8Q+=(^!2$<}7NL~|m6e`Y+@|ejHiC)*1T8vTf5Y{zCPLay zphxLjU#mG7x(lWfTv1V3`4oF_xx5BNGnSzFJW)6fQ*2~#IMUIh?$T60zmu^H)mi)6 z74lTR0}LF+RuxdYAFNN-9DI#K>61P0yL9tj*2k?}GG`qTx9uY|PVIHDpzj&InU0!v ziR0I;cGS+yDPmpmdzHVxHS$r|wAh0GfDPp4U{EJfcBaCky&kyMp$L0d@JifOkq~G& z12mwmcS@nvir-Z3iN@C0-YN3)Es0KJZk5eId&bq1VJA_>pk%s3HYgjBI{tA*QtThN z*rfgSG*#=ltH<+?hXXF2_Q8F*2>`HWp5`i`pt;j2>EHnR*-2n=!2TOyiwNwUU^r(^ zljy=xCp%kL_inv&JTR!yy`1`n!(=liDL1ps(qD6N?xMV^FC4`FnrG~unmeV{P_NoC zk88K4nkA*&7U;*^TSgb5)k|3AUpZGS&yjvst4_b5e~}v3^JB6^`T{3x5*m8vCs(N6 zXpM`P2p1A;GxXx5PU50ey8XVZBpwemVx?wR1T>! z|ADIbMn){(_^aev7ZJyhGe>7FuK5F%<2ehiSvjK0AdPTPPpipyOx(`0yo=rcmC3!$ zK9L=G4=*Q36#s89;-0NwNS0b|ejVxh2l_+tD~?MS8I<_c^GQaj8x!8km^xj2b zxvnIkp4y=|Tt2Xl_W8oI3bH0;Zd_ZKIy#bVK!V(gIj$VdV*j$nV9c)zExtK^LG+mOc z00O}*Ox{FDsi^;Hs`WW?S|Z)QowQ8iUr<17*~sKaB~0Ik12GtkwpQ~VZP=mlX(U^b zWKsK8L0Q9}5z1Gt{`v(Hg|0FX{amJib8{->eFCD5XbbRh-X1(^saLD?uIjYkK=%|} zaL_$F0;E^0`DR^Cpx|cQl3Bjq4cN{O5t|z%znQiS>)Y0$OYHL9;?x*7Mi{bptsv4rJn?|8$D9`NS;(P5(jjgx z+3Y;xv&ag|6h!g+1kAlhiJ|R@-wd<(@t)-}(Z1iJlC^$;88{RKh@7iD21r8Y;S+k4 zqM(|}x;qf%5!oa@$T_L+MG%#v4*~=!O<5IZE_D_9`slt5K(JFk*8ahQeKA^Wrlb`( z1?0GkSs9SIPra3D zL1a=H{~}m_A#mMd=%YI;a!dHYSF1clQhRiWq+T7JEpOx|cjK)+09M1~e%_?_232T8 zKIlp<-a(9pEFj0^r)r$f&uNaR?{aW#nsUZ+{oZvd*O%&kiC;^1nHeJ1Ar(Z5-pVi? zHBOQdtIs0bRRhXOZYOAjdnt;gKl7(W9Qx+h4$OmNnZj>921g;=? z7<@|imvHLf{84(v!}#!>g=U2q2lq;qEm{Q-Ykye>E(+2 zalkloN$-@oMs><5@QikqQhB081DzBwP|cNJDOR-|_dIweLccqy+M-enJqkYQPvsIu z+@8Ks=9`YL3Fq_O4rEDCg>)f!yTMbp2x{Zv(&?oE79F%?f)lZB%a~Cc|FnMkfLOrm zzvwZmYZ)Wcng54B#2jJ(QI}!0z;agTb=@=8+IgWxzN+1R5pBtX_DnJt1j%#3uSbGZ zxB0RtmE4csg!Fj5aT4&Tb?&s^b%!`vZlP13biZ*6NC=qN8?KqEP`g*Srw4>y6*~`IedV4* z`1ixvSh*r{nN~P`2==c+Cr&T}IKHO`nZ^9EEkQNyQT&}VC)aTK4ZY`BkFWI}vfu3c z-kKUu8(*M20+dIU!uI^3Z)rN`vbVJw1Q5(gLOpG-=@7>}y9Un`XMJqUX$hJ96_@~b zgsFy(S%5f|1s2x=UwQR-fjq8mG+Er=QLR{c>njh6CvrER#*Q+^l4Pv*16>D zsd}#7(&+O{&)=o<6h?o^ejEKf`|h=D<8R^eU!&#E3D*k7vM~t9#@=c}Jj|xP%+MKs zhwY=Na9DKFXmf6$(>zBbo3ZW*`*D_%ER?PA5gTSJ|G|5}}F zVH`c2Sh>otukdp=ZvLTaSA+e~z_(F(gZ#+6P+eNRs1JmN<*sHNNUl zm5Ce8`7rF^H~}r`Zz$auY*E!DJ?FX6kRSrOFHmy4^6Q^`p!ds`^&Uf=lo3w}GStxd zBm*Mdc)KThxMscetJFQwsE0DXvQAqk)(U&>hU=O)GX}l+pDZaoTDpj) zkF*zKv7sO{t6prET50n1ZktPA-e;Hn$}!-eni$Nk7wY_!usUOpqk7xsG)bpVXpyEs zDoYt1?!Aa`9bhu}djt8&D1EYuXW|Cy(41L7H4Eb4u z`CH^Z`FEXP+4lUVuFNEzHQ9`nX`Yt%y^U2rp-fVWHRlGcq!$A@`BxlZ%Z3G9f*5As zkj}B;%ajvc*7r2zVv;j}vc6CXwbd=cPMho{SCDZ}qm7+!tWA z5u$jvNU!w7H%<1oMuGWu?!>hnV-gY#ugI+4h@m=1&ESvGUE~u-*D%JwX3B5R!VXCLAnbi;@3@G!e$Uix=V* z`>r1Ivr@Je3v=1$-jjLmZ_LF?m_*1QoBt-)AU_9}vyXHH?_-nZqmP0t7STfjp5FJX zV{XQM>V6Xe3B2K}l-2?kxr}^6?fiTT3vwC+DF4culhbbs~7rOC*EnFhB6Y^p?KaDjB%(W{pfw zJ!|A(wl5#2sQ6OWD)M+|V=aAaxHo}?EBMrlvX(d;A=8@Y}zkiIAV(Pa~{_E1gKBQvOaOI~s(tmDg-)lW+ zVoZo`X`K=E$F?%FpTI*CbA1sSTuBj~?%H{rhU)GNiR|BDGvV5(4!WFbF`KHQo_!24 zPFercc^ zbhP|dw59mqUeKROrOY<%%ep-$gXUd?IG0(E*Hs;^HJUy0o#!ARY3xA2$N#bP-SKRH z-~Zi1skTaMzf0{+N!7@^R$8HIQ+p-Us@;@C7p+}N(5SpodrR%TS4e4%1W_|ZVuctH ze(C4;{mUa>uh+e=d+vGNd(QJb&pk90P=w~zRw5wHY4FW{A=fcJ)_`KOfX#XCjIXhK z_}%U{_b(9JLHsdF9{j9J^-G)aDy^a4$GsJC^0t7}#ittv?C3d4$Ecnv`cH>z#w1n( z%7>UukT&X+dA^FeA)+d~-Ukb3#jq4bE#0PnDfr2)gsbUn!v^eqp34_hN?5vZV14nh zHm-bUz#!$$y-SbV$HC&6G1qdxw40olH!0sTnLh{!yKtZS_;q3n!ZC->v~tG*rNN!j z^aM$s|7*hoM+#oIX9r;=Mo?6N7pTjsJd4* zB!N)ZYv%xs@7#K1k2wk_UP>gMECyp*Lw@relz%CXCWVFsYv5M>_F{E1i$`J^x#}9j z6-UA?djA=iDJq!1NfKYe=PS$CenrMXWj`LuaU9INR+B>zZPOD5j(C+1+GDKGr|s8B zH$*r;Cf?BP9rV9EW^%DC_wm`S(6DyJhiwo3j!2%=sd%6>c9dcZE|r8ab}a2On|KM- zUrA0Yy&2p<_HqNWl4l*4tawB?wcptxCKRKf2T0}l=2I6NTeY72tGBlMAB#sP=l0L$ z6|)q_!XxR0II~AB79ZS1 z0C~2x!J{+*tkWzEPmKlZC0DS2exOnDA;GPBtLf8)CcRFZk)P3aOMeowV|BMd(u|3Y z(&N$MzVNbqDC2FxNLJ=cTK(+caWO-u<(hoyOgIAbAhYPbuU>y`C!uYp7xSiZ+2{gw z+eabvzhrZl_3k(UgM3YPddi^n19|C()9n&Qo!m`U5~A%Sz=ieq|{$;AfkC7x@w}aPZIPn~ZoX#3JoyYpv)6hz!g703Q}6iZi&2{lp0^ zlQ!T8AMEV%E5=R&RYQR4oXOQYn#I4Dz+A3OXr~;2$~DRU+Mma2^uojW7#da(@;or{ zRa~kGIL8tHMn=rJ+=@G9$)>`q6M13ziP7(gk|%d`Ic{TAq{RdckryCm>Gyq>%NI$% z);9UJ*Dhha*W0tidA9S@hj=TD%Dz~&uw(PNF&hb8npRFl#|SmtX{7W${KI@yML4em zr$9e_&c%9c(V-ZtG*0P2mTO;^7m_~Yd9<){Ewm-2a)7yE4j%9gWcorC&I7(zdW!4A z*5!^rg`1nsR%gvyb1O9$Jx(raSUC91ZzQZA;rCuhS456&5K4aO{K^2ZMV(IO#$7ma zjh*$2eeDb4Ib9wn?g2DUE_#uy5(M&Ky2EJYI^>UX8DO0Fj4#MT5>%MapF0D%tN%*S zK-a@2e)P-vyzHmPk2UY2rtro^J;sN|PLi}GTWaHE+AcsRG?N9NSzT_15Y?|#`M%*r zuNU@oD3VX1rIf(AYA!j(yjOiXu&Op4F6kQ~nkX10raw3Ph-i|gR*_97KO?+h*t*jX z`01)YX#pbigD(_PJQ>;>HzWXcjQ4k;sSC$QB(e^l!=C#K3G*B zOcsX^kYSPsr^*)9r{;sO#~;=7NqFODIE3amdGqkujDW!UxO!E~z6%K|bVd36# z@uPy%3xrAI!zfP)qwu|n(L`IY-Hb7h56I&*=<%w+$|qew4zg#;SU({70p9pk9G1L+#?x!qRuS+tfklp-+`Z0?4V0;N0e`^m?xUGdpEnxQbb>ul+dFbO<=) zY6w~E6CAc2GOrN^#+QGw@cLb}}qN7MpbqYm5$CqgV zXQYMWkNn7_yK38=+yOQri_m{QL(vAxC*xw@7?EN>3tQS1`}xQJE+db80@qDfetjx) z14_sb*L?r5Bwlk*KB0Ro$*?mhCE8Ep_YI{IHt;@295Cu;+;R(^n=E$@9Kl^Up`gpeXX_l6yKbAp zS^BD6W{NAw#6)Q}taqcJ4QzzY3X9Lw+ZzfF3e)vy!+x9-J z?6XRzr*LM_(>wcjT?+LgFHPJn5KVjaNpDIICH*<&K3Guf;;T-FoEy;y=#5=~pDl-ibLIcH}?S zTy$QneP?{w704b4!4<}8Is2UAs}O2fQNGXzfYM5x4r0J+@hzsKz|WsP^cgwQyuB!f z=`-c*%3JrH0g{U^ zthj>z85HjwGJt1l-k1uxwOriR)Y5!0;Eudy@Evd`j&RbYdE15uVSjOO4L{n}bRO9} zIof7>dGPDsKUW3^ygVFh1T&w+t&>NH+(@~K+&8eZG;fxtaH~LGEFEoMquqVy8T8+FVZ^L=2*FH1C^O!)tiNqIqTm9a ztzD4tDP|k3gAh4qO0zeucbXhYv+<@KlxVnNT9=ql?P2gS*7PA2dd}aclvU_w#u52L z$9brkABglJ`wqgzDRP3m8pN(dYKPbCySejG8RIXUF>E6fE2SMWr;VG`VE>WP5o2mlHW7;ou=g#Tdn zFIR(4t)S(q&~HQbNX-pHEoz<)-WcFtS@=RRa&DA0Z`ufU9Y^OzPCG^r9`5G=CX7{=$?(O9y23bM-_O zeuKF^YYhK5E*)xlTRl;W2PrnTE<>ltY}TPJD2DythMDh>RK4MgNqB+bg`uBgHo6Hm zc=Fy~@oY?yXDeyi-ZaY@<`e+DX?i8i%|i$PhVF@o9cqcL4ynRBI0c6fwYp*e5Q-R{ z9HP+ZKo3x%@0BnDQ4BXgW8z+x3Y}QO2t&dDL(LQ%eDIa6 z1YSLa;J}cgniBVlROqk9k1<2Xtbc!J!NI8J^PYPSZ(s)p=eKPa#P?!rGq%SK!^rkI z{}3Y3nSgMCuZ0^qnKlK>+|e=jT$f7@McPVmL+mEz+ISu0fr-WT z_NRkI5{_0M1@I(=nNKn%tPf=TBCO5{SqCcJTv=;RUJ36TJ-MgViatJUy2*KFsOk^I zJ^Yv5ow+XqkIv3lzkywtgl_E;F?GwpTF(}Q@zu-X*)j`K?m`FuJRK;y25{-K$%aOco? z_V^DKPt3X*2c@Z-hlsmayb)T|L7s^?xZrZUYVi$!9&k^1gJ9wTs3AN6UH)hM0tCcq zC8aoj*IiV->!QuJcQctJ2pZ3XYc+I zjn*vl>7nk}s#U(%mT2N#G1}w-NJBWg7sU8(NHHg9GQlCK+bku_)tk|bO*=}WX z<@7JWDYbi(YD1&GE^o#+nV5ex+3BB19y%qf>Ivd5 zj?HyG`Gk-0rg33gCVMiv(sWfIQa#eKW68Te+iZ&_QxNK_5>vAaUvQm>OBgxhG)et( zO!l*yY^GI~9;ez9hbP9VCMkqeGt|E*oV-V)dd4L)&OiF-GpdB_tdbf(gg0G14JL99 zrvAk1KOxr2EcMG!Y}0(}6#V?60={W%X-=z7&E|-gmNkkyT#rn-#Klx+ot0&36O!pu z7LU2-{9y~WjsG1x%Gs72D$My8xb+Qm(NB3VcHh(LtP)OXnibr9vEW~}LC56eZtU)v<^++Qejde{5`HRFIjCi)fIjEMS4^KX$?EOuW1{hz;U zbkySy=v$2p@)`}(%1admKpX(eLq1r~nY55P1%`{AFCdTnuGva;81hHGYE>RZ(>~rZ zeW0vp)gk1em$3GyM*RY^^GqJWlFwM|A+F@%^{*GeM;uFGj`1qa6ik}W){uP=VQmKHyFxt4C@Ol6~2`7jk5qGokP*WYPPBLWsf{WGTMt z>DVcIea_aigIr!7*o>n~gF20bffAYF)0_rJHC}~o;>y$jf;`UDpaw;x`5j z&*nuRy`lv)$8p;}d2yZ!wGuUY_n6pAs7RizFYX}JE_=yd%)1V|tNImuUFOYFJfFxr zJ9+S5lZh4lLq{t&`+J!cQQSM*4%vnKS3*jAMAEUw{Yjci zR=gb#m)ADc3r4?K%IhT)>T>Rl@E?r(7=)`ckU?YtsCzhfbS5#{|K96>!1*tM&tF!U zsWyBG*bx(I_3pflIqDOnK2!mBPx3iCI%}ZLi==D+vN_Jm_>R8#LZ6Ef2`G%9(`$)9;FV3_jn=+FL zb0jm`WgtE4U&)J!pTcqbV0(NF;Ni9h(a#zb#OfI8({ZY!ap|Owwr%UQ*$5nUOth8pjIuizt8I_R&P&cpbFbYOpBxF!_1oQP=M0Trx}d z)4*z!My|h^W?sSD2 zn0BF&=p%Z`%J-AoOReYMHWzc>q?1AvSivV&r1A&v?>9hAjpFmd7KR{m&DMkeXj_!O zkO?|X$7HRV$ppw|i%#BKP^MB1NDw*P?>zPl+_;eC|+YwLp z+t>1A(QrFeo>z|^D6=;|={B*y;Md=ngqE2O(I&@UXPu2r^8HZ#rk-W1E5GV)va|B* zg+c{$mGWirufdPGOkZd#P42~|=XBj|&27Dfju!~wvh3U6E9_;f4E>pzo;?HP2nbhgmlUI~ON(!c`yb?^KTS~sVNFoM~J2c7Av&=jw zW`V0<;SCKhnq1n znYsnI@_J1+gNo$%Xi3lq&ZXB7|8tboh`x*MRf;#`(xQsz?a0M%V4P5l%~hD*2!9{M zZQMuvklVOpPq_VQ^i_!@fIdo`C1hDQ*SAORZQY_>B`Y0s6c&_ODGVyC; z9qxaACjopV(ePJ@HBHN^SX6VM?tQHg%tp5mlGtQS=rZZ~lPVaJdYWXMCSg951^WG}odk5bB908*RNeT~R~` z94B%cEg-b(uY@|cnUQ-HLa#Ws;K)5`(>+77TN!QS9=mjyyu-inLQ&P#m9oW)Py74r z()H<<8HVbBf2uwELS?@m%9(%@!G=9w z;A*AgoO{G~Hl-*E?H{qJIjt7&Nb_iG`nvYhal>PRZ8jbjgK_&&Bo}_KngT0B=e+hU!~&RW3HK4WJpbw)6XxoeCW-FELoZW>vHul`A`NHdL6M!omca_k$i5MQ zcB3%UFC~ZbUXW$uEX4}aaFB+0jAO~!CW&H ziPE0wP$K>0%3x)mT8D6q4_v{bP;^Uue0W)kEyZp+K~LP^@4GaFKS|thcF}B0Tkyi> zXqu*NsXPfgkCJX!BLD1}s#8a{FD(u_kB!r))y+3@u+OAt-BaDz|E+3>2zkZyZ;2dD#>V_0;T3AsmIVyWIi_Y~*c1lBo~*;JZji+A4E`0zdRtVF;Lk^TsD` zJ+45y#Kdnz`u?*M#edw6<7DH;bpBeQS%ySTUF~VY((Tj#xBS4a9!>Wv8-?!ea;sm= zLo?0+=)#7jUSHRz&EBir=v));H({*72wA78ix_53&Y9 ztj+t_ZSRE6Vf_n|?kaG*_h6N@TSk1Ip&jo+FJv=)hb9-z_Vhii5OoG@&$0?V6Yf@b zLbx41L}!E%?1G?7^-)6?3KEr2hUP)2&4azqzQa4Lpa^xQQ>YQKZA45gQZus?K{X{* zJ4uZ1>mV0hDtY>pAm+W_OvNUmWx5}HxAgaYeXA*y*5@n=u?jhSQ-dmfjen~k=z_KJ z!YXlNh{=JgOPgWx-NbVw4s#BmZ=0PwBicn*5+t)K*=S&vEnAGin+fWFGvmNUu3D+> z3GX^UT+_;z&;5d4favbT%cFQDATW=Lm?Gi**v|LX$wQT^RyN&A^Doy|<3~+&RxqE2 zerJ@7JD;;Ci%Ad@Lg4~bq)7Jv${|CAQKW{llQ6Glz(%)^uGBPaZzGhHewOt#_>2gF zVe?+gs`htN`FvliC#hKygt!=zy!fElu(R))Yu|HReezx~t?z|+0xLX^Ioe~X- zanQ=IY|tc*Q1`(PQDK(J4QdQ++kWR*IIo(3-+Q;D zj53a|fzqZB?No0qbc8B1?4iQBe6GifWoGKVxWwQ` z1xu%MYKhgi0)VUVH~q)rEM~?ZzaT6j*#d>NOK!Z7y}kRbZVKwBP}2QvcT|D#3Eu=_ zKl|kdhq&i(wLM-?~5f16rcPvK~mv&5i;Ify_Qj)V4>};sYgkDC^xI0)p6H zeXpHHWhoO0PkzP(=M?E?sAe%t&Zv;9F>}*A^m4|qJJRI5X~oR&K=Yd+A{tMcBE!>| zKl&gWy<{nG+FII7tL|h!WMhyF#FGK?jlk^`Z<=Qs!wAI?WdX)0r$?>RGC=kYq@y(tb`vX6RkvjwNcjaj)E9p^$xbb56T`UCB zo|Lj$=15?xeXs+u^?Zn$S)tGQt}f}lxWX$#8vk}0rSECJRp_lm|MX(!?Ti`z2Txzq zZ#uA?AMT<%>lUSHwIzjY`rhqDeFbb=m9#MtZzVMn$tI^C(I5 z?bksZlxrRb)(MOfpABPP^1=eC9Mq9}bJtC`n(Q)p8r#CxTk-m{t_#f>Yv+xfnohH< zQ@E(O%rb=o-^N5zNX@bJ13gX23L#Yr8_rn4*B-XM0Rk?v#-YbWNrDh;_I+SF-{VXz zCCRSvl+=^`nUim#C#vuj{-=MPI-!%;_u--}_pZA$>3WWPxXWH^$7Any|8)11j9j+8 z1B1lb@8irqp4@JCxKk%Erh2lH&~zfH!`yYsH8wXw!xxAg1@D?;zGP`?8xO3$2#IJK z<}{fvgK5YXt~>3-M;BZ>@u~rCb1I~+mm9S%-4BW2i(pZxQM~9M@yDyE6dP)Lhtp3+ zAzD<6tv?%O4CYJ}4v#o$cKHa@-)oRs)Hiz+B%sa1ycuIzq}4Lda@nTzQT~ncIIrgh zZr)ahXk`*GWO>6ce1rR9INbjCFdeckuy@42Viuq|ua+sb7{K>fCIS64FUh(BeJo~r zVWg~1mcd&i?K&uAHS7Y;(W-fu-QyImJ4RZvMGJP~^tUwOCdqFBuQ@s2G61(iIjzc^ zz~7z#ez-z*S%KxwK=3puEayi|!u&xl)M`YJ#Z;QD( zgs7{#<9x!fg-@)bY z{yND>&dQLvgfLw%CLQoJ(e4@m;-RjF)_>pDH za$A274pm!d!F*-zkda>2L(5EnIP%v5%a&kg+0zA+6?s>IK{K7%9bdH<@zQUZHZs>4 zWRr+F8P|xO0Y(}Gk{Hr_A$-HV{5Di#w+OzpkU*uwrSod@}I#$3#( z_dJp*zO>^?pE6W)A!?>IWNu^Q*d<*nB>pI*nvS>OPZ~0Q6k9U9kZ(3exrFY^=Dpe- z$Wg401n>9XhDmSL_&D!U#qjWFyVgcM>I^1Gv&tXG{?s7`R6+6qaB`EyqzulxSRI=> zMJBi@Q#5$I8zc>upd2*n`3R=ZahU}ZHkf)dZ<{Jiqu!4wJo4&6v=qq?LN~t257zP( z%BP^2p8Ltuv;o{%JkFSTH!X(~a)4a;`v^Y`)7)W(sDS``rLf!h1T!YOL*qx6!j?$J zVHZU-<6euz_{@R(ZJd{Cy*y_r`;uj4#)g{$f#|8yfEVL9rqT4k=VP`8B+pc7^)t=m zNd1jE0kv6;he^jZ$EYK-^_43JTn?mb+})%Tv==*J@ZHDlXTz4Pewr`u!{#y%L(?_d zI_e%U!xi_%q!w1);opm&6YCxvV*9X=v+8fG-L<4Zp~lV}<=s_{c0oCQEtblaJLnDf z;_T!r*~e0H`fIadx)1bOmVAh&l!EMU(t_QUU!RA|=sU;B4Q5Xj&nBTcW(O=jDk>kT z|MA_Wf@{%ifL}P=ef`-6e8|jG8YT_?b;!r852@1lCOuzkv&Lu1Y$lx`OT1WoTw@JB zTfdxIt+EzS(73!NA1a_L=cm5+g07l#=19E_0yx4dMc&@ZFguM{j)F?XlZ*59xvdT4#Zr-Iafoj7h-vTc=_Lz%Y^dsq4= zc)c6$t!q?=u}0&m`><1>W6dd?)NQKP6i$!xH|YwQ^s@%7r*2fkIAZS(NT%dp$I)ug z$1f4X#;3WPx!B8KECnVHE4X| zy93}dE&{~|iQ*J|;D?8A)TF_^`*5o5-#`1zlk(fVx|n1GP2Pf=8fHe?5L&_P1&F6b z;8m$t9LU5N2Ah?@YE^OoM`uTXOENm43T?MF&8!fASt*ryc2K8(?Pj2&2w?ApQVwHo z{iXe@zC>r{wmxx|!z!`kb86PPq!1C%l(OPp3F~0c{iIj1oL{@5htJS|IHteAlV_6A z`XfpukK%^~oM~lPL>6yAI+G5DxsOaV5tfS+pPL(WX6j?)lF}cPMqN@b)ja^PN;R>B zYqAao;78M-FV7*N6}fZJ%ocoPZRFY4uoUnJe??PAH<2A_zLEWMe)(P1f{ENBW9#Xi zB4oTH(CEz)+!kExx0s9MvJj=+_)2&w_eXVSXtvHb7(!b!gG=%WZwq!AaYiSnG~JVC zZ~q)2;HH~Um95mKdDlwPR=o=Zc&ek3jF!v;H1 zl8Gw~?iIVR@2yeQpGcHh(BH-8v}WZo5UiAWLdo8_sD~1W@FR}7D+wq8 ziyo^8c9rABkgGXyyv5=3`iQ=od*4az_oNwnA-~G!I60>fqd(I`6JVXAgA?{8@S=%WL9i-LHr8pMxIkW{V-6{*7w_Gwm}*&eIdz7m8I7v zOO9~`8|-87UieJfUzGU|*L4HtZd>8SD|kzfz*^1*-mzHmzBEsSA!ib}C{t5Y9F|q%oYh5A$2pd>`7~M|md+!-Dml(-~dSN0}exi}5B?SOuTNDttdrXXP2N4F+!sJiTkdv~Ss#?ZYBxVj2VFGDoD>@;lVMAMpDI zpZxRn)%``gI94O_o%LiDM;&${l#$o`2x6rCrH~*_>H_G-)Ao#bnC_9F$VNo9)5=CS zaN)qagD}!y0jqsT2B67G?+dqkW2c!e^r=~v*HNNFmj@mwU z`B}o`x;^(AG2;lf-ehj=?eLkd=V*3AVBEncqnnLd?ed>2PLQ4U1=vj!>Dr?+q~S^2 zApVA>biTaO?S3)I?fjI*G?wL_b(VuOFm}>aWtM*fIj};2ys~Q%&W?wBrxHWqn$rp_nlF@& zQ@D#uEPR6>gY`&m@@wXxo^B@w^J<>pBf{b=!Pp*2Ex&f*?7yZgd8!>KUmb z@8b2SdbWSw$^I;jFc-3}7`%n%-@Ny1xBT~z%_lcY!I}S<^m;1xwed>3oUI<+XGa>;Ei;FR>% zqi%e0^QaekIWSyr3824fH&1PbNdH2sn$01p%TU! zn^4Q~c#ii^CynC&53M4xyou_4*^|Kjc&d}s75bMgb7e0(Gj%!zWcB*rHt$2$5o}xyq>8P z(PSO{xTbqmD}rm=?t&eN)t5z0yolhMYTl_K^{p@xN0Cu;ZQdb-NhW!0Q}pP3>Sw02 zt9X&?f8SJk)!tF~g4EW7FpuLW?rtr|N;u5C-ys;VW%|nRo1ek;uzL!Z#~E#&>AHN**+#Q&uG^1P@<=^|Cw&MyetutW~?aR%`=PC1!#{btus9c zS?)AtZ{5fxb|zn&a@U?0iJ*DUki+ZnyZeP<%10%OklE4Uyf-To$Cyyr=4aONw)G$n{kIwVTWECU|fD^%mI}ALa~ctP(yCc~?5s zKdqE{+F6y!8&Ja=U<6nW1VA#yxj|5vwDyf8_m5-fNleE{VpDzyaBD_6$p@xJQ)@9{qsxj{gs4#+Yp851=zk& zH1wic=E7#O``Fz~qdLx@kX|L+_>Ui&gdrjm{O*Y>gue9e%s&2{tV?Mp23i&^s%d8T z8Ce+pHWQaADh!`5jU6w0-lDr6SW`gX81k-VGq~l{48Dn=%{SuR(Fv%AU(dAE6 zU+4#$F$3Fi<#Fw0nZNt9ZC)D@lZrgwcGv1oo-^(M{LT2=VM6z(7&enxKxoc4KINmP zo2}b^Pec;3FP<3WKdYA(>(~~rA>;5zr;(d-CYl3-ni)e0GgHndY18*0vV%T4D_}tA z9r?AY;IpRR!*K+*!J)R6E;nm_q$VxbQSf(1(~Y#odTGDh+!RCY#GRUQ+qA~hm^`V> zEB_U=4EiJOf+EpX8XfTCcotP=*fjWuPOVa&pQ~gdK$;C0ibulanT)utp-WFN*}7Su~JE;Kyq zsOYlcV$$@S)z!K}D8+n(`_j9rrc0gzK&Sr?`wJ|@AHCi85Wk8wf9g8T>t12>dPzwZ z*jT?ty;Ymrs_C|ooj7P@o3m6RQa|OFe1$6LV{jr6dgg;Y;~S zd{X#$pKsI)osaQMO*MYzlZSNn_!~%8A^8UQm?wd4!PV%u}u>gy`Z_W z^PuFTy~q7Xsf^0;c7V`H3%^KbRk{tGq_T`z??d+`&dv^9ohT(K-Hv|IT@{dl_L5SR z&uLv0OIqk_3}=6lL?O8_@9R$lVoUpg!(ezMel*+|4Wntt_6e@jsCH`l>>_>|=@Exo5*Aod!I6^^rDrU@f>D^?2C7VOM zPjA!wXdSNDh$VKRPPfl^a@YeboO!Ht--LSVvo3)3XG0VkCY^X~rfd7Aco8-&GW)|X z=}IkyoBipcR!rd7sj$4xA}`WSK$q7Q=Cu*{ys>UVV*3m$vf+);t9}h5R4Q9IH9~FHaM;`5{-(PsIx{V>41 z>Z7mK*uT-UcmwKw{X6jDY*k?VDt-C+PzC;{S+R_zua}@~^?B<}8yx*oB!JmK+ldZnp4AoPv2cuFtpR zv_|sdNC!tFMyvW_OYK9G+XbT0MdAj#Bf-EC3!4%rCYC~430FLmqmF!6Sz8#}Et#-% zf=jy;<+G$yC?st(I=uv;o(@rIJYjF&>7|C%3IX$gnFxbcG{FJ1l+rqNlyUOM-CAEtU$ zmvoxLa_+vgWdkX7(c>^ms7u+SMCXWYO-G?PT$|uCv)Arn?i9j>G?@)y6l}s!rP~Q7=A~ujvw#Q4EsgHQvYU$9Ff#qkIq?rJH16{V{Khs zsMy)t%b$rx)|V&N9fv=fm5$C?{|I$DZ#55ccz-ZE5HHih@pCre2x{}J!SizHx8W~n zF5t+|>$%7+QyC>>7PW6xQ0Y(IJ`==eMY~Fmu^tRI&JB5WrsnW&-PN+KyGh(>)Q%E?M8RZ}>Jvi+W>dHKlj2z5v&x$hb?XVV6eIRO)R>T9K>WeEvpd>(^RAJbhx^9|MQev6!;3xsE{@>Xdp z$R`xe*%P@F@aHiz1Z^d?j#lkdft~CQkL81(AG{ztm|ihGo_A&ikbNAJdJLbdS@E=-1U%O$c# zI($5`iXBR`NrNj)nqoBrwDE$>h+7(5V)CLq-I90U_|)H6zhzdh%%nou;?w4;!;3)G zikGU0(@IuF4ZS+Lcp0s;Ru*g_+6BgbtUv{S?)AvDA@X(1#M$L%x9BPrUTtJS#ZdUp zkfB|Ox4~=lUKJWpiPmUC0O?V^lBsbf0IRD`U<2h<(S_0Uim*hPxY>QR>&X4!yO$)l zQ!zA#lexDGPrLuc3he$tyYI@c+v5loPv8x*5e6Melda&xAtPy>PI$Bo8-?LTd1pnJ z{h{e8oIopT%{N`J3Oze6i{OclC5~_-WA1~flep&vxa(N^clZPgg2-MLH#tHf;4W8@ z7Q!+3L>a=PBtJM%kjuReLj~>4)w8ShsdGUGhAfd9 zUI%}m>~h>P0814-_*3--Ru^v|IY*>t4TEZ#ntatrFN#JugyHTJ0 z^j<~MBgygO?ZlN|hZkK8%)!cLY+Y{Gc8x9b3%q>Lp?E&c$Ls7d=d_)UN1rm;iOv#N zh|Cy1lUQxer34f7>@FiTVb~J0K(OZg!MOI#+?;*b>(b%J z`J$D%Z}5D`7KfMhJOO8Z+NQ;w+*sDSwS3cdX3sp#Filon+gPq5e7?h$1&gyyOFbLV za3z4bQg)q991@Ym`p%@$PyM`wQ*O(cA0=`UTK&zpA+vd=LBUyv_xyKyD~UwEpIehx zq7&kRh(FqLsio3M{cKu(q;KfO@U2cSU7h$BV;xCuOzA>wL{`_`de4HY5cEwtf{} zn2;slRe7wwz2!|HZoGpB@$;l!UEpKuumZHF-opKHrD4#fm#~^c48X^XDGuX zq>rOn896sef7sMOJ#z4SH32))BzK8PF|&L=jefEW@|)?zMWA_6;~%9EKVs{Bk*@^m zWgbp+*J8wB_D+`O(_aY+MiA_pqpHGw;lGj015`FSxDu@j{f>o*{`{f34|WHijvgD0 zANOlqduMH1Q275Je*l`8^v%|+!k?LrCTPEQ64@MJMZNqeLx zX0%XGmg0aXgjS*NiwKsolO;h381xlyO1=_A$sIkImMXt2`}8}fl;U#)|4nZ!Qg7&% zv@%sQjd7DgoiuV8tezf6Xt)SmrZDr6g*|;QP>PGXcO{g0zGT5Kia+aMevZ#-Xj|lb zzOCk71W#)krf1ye=*Ce0j~31S!si}$Jx@6B88;?5=B#*?XKxxGey!$3+DsCRoG3{l z+Vqz+Dz8nbO%M4h<*YS*CKe`eMBW%BULJ%A7Qi902 z1Jf1a99&@Mq9eDClZ>fij-LCMY)L@c&BTLY}GK(|5>FC@mn|hJGdX;M#Zeure@1;bM-a z+WFvqQ+GW%1h?^nZgVOQuN*E*mk2H9x1tx5p_yNRUlcyX1ZyGyG)cj>tx$iW{Pp>j1+c~|vFN>Drq#iF84FiMYWyaFfKUJfhNDResO)dgdez`E#`bzW@ zh_2oc`@3w8$G6sFC3a#Nq*;7~s{m{%*uu+77-GT2pxe2q8LY<>O zj^j(=l5`0MgN=sKpu?(5;Wu4|BWX$hJsKP3h*jlBJh@6X$;skQnPxRE>NQrBCgBNk z5TIMe$){>yFCx>&6Zl5K@?Uzn+Ebt+jgy(NkXrwp{XOkWD$S5=ofFC|-@bMuI3)*V zMF;*r;@-oZ&GwBOe>%0O)+%B>W^Gb4wOYF;az~qu^p5cV7ol(>ifNS=(BMZ3e(nsTJ zK<#{{vEI;S_x`jjRCS>Wy+1p@0(8*-J8cI>ei!`P7HPR8D$91{NE^h(GnRCm|7F_A2x}V2$06 z&{eW?#$I8C-CMxjW+l2F!>`Xw*u+6t;oR)ABb6U}|NG%#uKIeSq5!c|wBah_9`@!G zYofQrMznA}k4vB*bHECc&e{%sqVJEfqs*o7JI&7GZ04M3YE|uObR=*e3pjbp)?-LK zIN=3WpaCrjcD{WK`2db(BkC{U$Z^6HJwqw{avV8%mrxW32cLu>!N}8su?93|@e{{L zoD)`Y4yOd~%sSnS$e)9c#2# zm2V(iU3LL9Vsv*1^l@_|Bp5Ap`HE`i3)NC-XYmExi#Xu}>tR$Y82_XJZ6}St@{1UV zk!jd}=Anvg{#*XK+vFA({w zi$B)?VMA>qA}PcFSu8jwcS#=A;DI_tvo(YH-9OuA21=qmhZdtYUUJ+p7b5nY2Xz*d zvuXx(T?Qr-wvJ$56f+Sdi9MlP#s83Mmv#`E>>Gqw(xCnEoSV9K#H~Zd)u=m)mVQL- zp{kG#9juY64vO1!k~YJ001KNaF6|*+{bsxQ$A9SXJ*5V5UDwi+#O!%Xo+7I#D2lZU zyodcQXsQ1vH}}U|-b#TEj!SxXjZkHBl&ljD@FXdDe_>QQ(BW9PQ8w(J2LHZ16hVx?O@whW>_up_UaCN;h1SPAKU*xhVKxe2T3|S-J6o#8)Rt- zj$ApUd*&~aGop~=dz~sVI_cL3S%idwVniP_TUEC`1(=y_Ale8`Z`%(pCVd?*&5<4z ztfqHvEeM)@t~37|#gzS9{lOoPD%1ZkO1+ROC0UKf!t=Ssf1h&{418bb!*={ocT{CW zty}NxI%J&uEpn^`gk%>U_$#?gMony1DMg=pbQyuJlNe_W*XL399N^cjKvosn4sbRr zkl_y7RlTc_q=%xr-0O21C6Da+gD+E9j0M=|BhM2J{y6Mr){=g9Bj_n^uG}{+_}*Wa zsnR%s7nSMhGd}kf=J_zX;M8UZpw2>4op}_jI<12ISt~i~?Wl@e_7N5H0Td1;QuD7g ztN1L7PsPry*pn{lwocer{S4LYUw%7RU(h2X(x(ay2s-izO-tB17uX|{ezZ%Y>&u`C zb$Z8TFM^gm`BkoW*R;InOHik;25K_-Nv&hJm*$E4-HDRdmmT8VG&=5ye7AbW*KObEhSPPH$YyE4u2LZ2%_btVhj!rR=nb zWzueFq3LJsCkl%c@f+bMOjsMfO_cif{v|^}MalNBP8rLk-aq6XF=<_`Ws@J;7#+%- z0o(CLLe>5;UxRkNaOQRVzpeQF@6VG?H<~NjX8Z}Kt;8q0Joe9x^aABr=JQ9Bvz~-v z3;vE5_uuq!7C%t>I))!1eo-rIskLN5kT%cGoax|&ERB!k5`133QnE+c6*4E*JA7Zj zBm?E{HP^yh6f;+5=h{+hEuFj-U;E0PTB(P6u*MjhbsFTi0m1@$nY+o!2E_uN(>B zlLzqoEomBIu37-?3K7tGLEGALIRg5!|1aL2uefX_B&{5V*`=Hr(vLm_X&0Wi=6`nP z2OW@`UNo&e$Xb|o`IL6RRxK*knra~!Nwx^!jo>=Nn{0w)7B}SIa$Y9ABasgdIFJ zihJRK-!M9TATpxus zNIYMd@t*v((pzFHj(U9B@1plzW>fRf3flLzmp+}+t}$?bP`0K@@7BK{1}-jT=R*SG z4Zd^uSHpf=SNjUA>kDdU$3S<1-ZK)<(f$tMr(b0%g(0t*(Btkw4wt4He=*367b+1^{XxJi}_ua>gpdnVW-LL5(Ezv|Tds21qqT`se=7y_oqemDn^}n-` zZ!Xe`+O069gvQ`StmCbW?!JGRRsj;xGKCmWtCckrS6~s@@F?(~TgHio|5PI;L#dvE zo`f15=4ey2#R2BTO5oENwbQ|uO_aT&=@9err&iBD2^sBAH6K^A!_OaU+G=8=2)c?n zn9xLoX6syx3RH7NR5dlPd2#($v4#zhH)y(hXcD$7`*_0ZpUR$l>Wt1*%^}5S z2w@ffO-Q`wOxyVPzt!yog^N8E1(jZF`I zCAeA6&s}pe=1wco+eJf*f70|=0uSWn)m^9|M!hdeg zU$kPoG~~N5+y{gC(O~@7jcRV#_Eo>pDIr(N+h`0az1O^ zVD+9lZ8s{3@-Qty-tF?GxG1AU;|+@fd@UuyH|36krNX+*oE6hw zK!G8^2^&x;<_iluSJg9&KQTH?kYn$MNGe8bsO*SK&zmNoGi;_OSi4X1c@3B>t$Nie z3f_|9K6E3JTdcHKSk$@l@rE&26DFd#;@LSU$?-AI1vZMACKQ1xdHnAf}Gp5;bMQ?rR3Y1K@k~>K0 zerqGT)*7*L6)(I~)U86BrmPvJ zk@J(!Q78!E)e{rPaY{GBIXlrrISaOU2WBuUIHjImzHH_q<$UMfN_s?CzDk!EU79Y% zGAsXD)#4}ct=%=3n^vHCm)^tR_@dm1vQ^y|_C6XBNKH?#aF%zD)iUy@d^<`ip9Qlq@tf1Khz6HYF0&X$9OV50cvW(q{PfX@cr9x?pCl|EZ+= z3a}#@YJ;_jYabM9?~+O^8VI@=fMB`F+qzAw*L+62N}8++(IOWg19Vwfw0EGnjbZEd zOKdK6^H@bofxz&VzHh$yZV4r))W9*OawIP^ag+(M@=Gzk=pf~d=N()spr&J6%3Jw& ze7S!<9eekYR)nVwbIrUB&%NxQoNPJVSx93c8p~&E9DizIrcWc8Jac&~rAl8Vv}(RE z>1I6;>+&{zwq{o!>3j2?&*C1y|k~wOKVqulG#}Vp5 zaGmqm);`_kct+q@icKW-D;P$@*76V7MYE+4dstWr1~I6HP3gERl^Vcz$oa<20z~1_ z?q#q@{9cT3IuThka_mQd62rI=6%M;-pHQ<)6p1)DSM+Tx$ivOmj&?*6q8mX9_1tY` z)|1j@zp6!nLOuf8F1UB?h^h-Ei5JrXy!rLbteL!7muc{1-Xjmsymt9dj ziK+V0#%(0#og&x7wHvc(j{(A}Nj1l9ETbhwWLm-q1eB<*mLc2FbeivhL={0NW(ZY9 zw$Uig@;aEwb~3xChialpfy{+~Zmfn|QZVIgbuca=(f-=Mmj3vavaR>y!I!n&4k~5d zX+|*sz=G$k2YQbMs(@lcL>@!9a8oW@+SJ=dQNm!=$pok297s@EA{R5?m9>RQX-jW9 z$s%Avg4Bu2Im9!iLj(`Om5y+#lFIjtC{5NWk^7}3T}Y1$WpXAbR$gygu|cV}t_$O= z7G_iP?G{nKry&9?crCA8mL}ra$9c4*YR;eUg!dIe0e%$W^%H9rJiv;l?HIq$f=3LF zuk#${eshvVH*%IUx0Y)!#oV41)<_cj*D~Y^AZ*%L0)~ZN3%Z)oyu7Br{d;Vl^!el->UT{LU+~#DMf@c&4>U9TKaJ^|`5G5Ae8!*xK*M?u;qnweEJmp>`11a*oG#p8 z>rOd!eaXgj|2zwuah}9%D{C(beP1wVCFcR3N@KZE9O5_sUqyXhu*nXF!(THivuT_Y zcQ#lEzRwCt^3=}LF%1U<7=BKA!^5q{mG}Ps)?T(7T3SSyVazC86)nQn{tt9Z(q4&H zdKnMR8;3SLf;{LdcfHGdZv2G|NLb1w_-7mGO}z`)ECTn|-Ux*`b(yANXmLheA>rak zwjAg)fzqI}VaiZVdP@$_9yfT8E`3)pfe>(kDOT-oOmtjDEz}m|o+?@(dJv%b%(;0A zOX+vafOb$!P#t$I`@G#h!A4c4^NQ7^=Bk|$1gQ2?=xUL-SuK^Ayn`yza#Xj0Dh;7C*7G+BT6tSF(qq38eL z3SM+5kCe7M=>*`omvxe-^cLk`(7jr@126btv6q?bkin5EigjTn23xGP1@YIFuxT3; z9pJLH=>DC+o*F(VfaJV;!VXXm&JvQ2dgiOL@bNA*eT)h~+G`&}HMCO-$Zx-p_|i@T zOR*Yf_tMmUXk=u6du(W%ZmbXsa@dD3$d;&8eCJrTlsFFn)Qg$3H^vgNS;u(5pZU(K z7H~A*UHs!ixZ~TfzB@yS`?$pPW*TV2FKUeSt&#alCig*~#^s6FyL67E9#%=+uAccX z@bj!^VS!4O+DgejkKy)Ju>lqu!@59I?`-aU=^|ped>a_q+fHMN@kQG{hOmuO7z^+X zY$+x}L{p>?SU18|mjMlSlEogOoCIl`8k4qC_-p~m7JmOjW9Md^Jyw*}g{$vT0V=ba@+q z0W`oUa4r!tT}4Z5^R}PTGx4R~`i-MW)rb&Sq5S?6uI~L05!5$_(xw=drn5ghpOX%Z#-;Olh98~4W*Zx=J?-Z$~H9Lv9E+o=b})|s>&@#L0Rvhq2g=>*vI z!7*G?^nRTkt=>9_3)=7sYDLi!7)}j}t&&D%w$_dKzd5(xrT8oh=wdkjGa?dta8H6n zp|0ngR&2c!gTVrn4E|(={reFz{%+}Pz8@rpZ=#zugRsgGegmxcRqRWix5N*8?A`Ss zt=oz%G&Wiz6t1q38aK26rK3J}ZFMZrw z>Z&=bOXrIRM*Ami=ksdk^uI4RqW^rq$26R@Qy8@;vtnMcUi{j6_0r+ggrL#kz+~kQ zlg7N$)I8%x-F|`nC^Ui;xU`cDW|8^WIG;&0v-)dfOccra8Oz8b?S4R{-MQJ;hniv~ zN?E832D@viCi!q(P5dZCn!?($TD=ehYKjVlna5jb@sL4ITx{ZK-uI$4>DhyC>BgFy zR%RNZ%iCst<*h0Lg->|_99qD6nKO4I`r0h-BKBFMG9WvhxC*HJ)W=DL<*J=PwttxY zzQlX(5#<8Nr_inMjz@nfC|OL1%V2~=gl52;0F9(8s0d)FOlUr<+0NvHv)`)?@5moC zTy<&WTz_snKR}F|dq2`XpMGf)Wg=TQ;<0KPpOo9)T;Bfd=2TLaC~5TWu)n*e_0W6E zR;=%Fh4>DY>b`?!L_l-LSfHmvZuzO-w1l=1;95`%ih0>7vuh`snN3!*HXKvkkZV&> zy3=zyIM`an*Pr;=aw_DedwODb(W&}H<`sTuey(NJI`B~ja|hZ`MVG*{yW=soX=_ar zv%E3Lj*v4&MV|vstauq0=(*|i3(x z_+}qAnmuYTC|Cs``@71nl(yQWow?I&(vEdf=GACZ#(C4x<%vg5IMo|zQ;|wz+-1C# zBF&J5x(RufrrDoD`pmES4&_^F=Wfr*IMd7k*b7kAKIe&Pj0iE&4HyEcal*CX{bfrE zNzZTS0Z%DdyK+r$g|h=NSiv5^oe$RL@zdKZ)*sg6%k-sP=zamAPV0)gsv~=a2y4s} ze9E6+{vF6=L&xS)C}VMRJz81$2@d4_9Pz9TGp1(P23nkBKmMfDOI5KK2jUU_lQy`66ZXfS-)&|W&&i3l>gg%EsW z!H&w~MF0Qs0rFN6KtP%OVH0}s=PKcbw>Hos;v`Qh9G(UJW&YzY+M+4UV5csh!x774t(e8JOejJ0fD8q zQoCgxa%oN`2j*BcV#a=^d7*`7@fVQi<{4dzDQx~Z$qheO@>Fj`pFb2>>3MbpGS7}r zn&+6~8-B88OWHT}+ zbBMT70~e#XZG`gA(x>XE<<}Kiw8qg=qze;|44E$0G!`9*=V{8|-uWt}*RGFbM1bD? zmNJ+6JfAM$C5FNeJ_h^Hmtn5!Rnv{ydw-VtpQOgiF6kTwdyBvOpfo@bzi14EIt;mf z%q+~kS>PZ%_uJvG3(dZdOYO{4;(SkH)@ZlLp-85-kKBvB8CJrrU2&$um=p)VYdd_- z0s}WT4K`M)g)W3B@rqN=Gu16h?LFmmD!MKxWzSO99xeVXkL)2?f-- z`+1{{MhA_a*`I+BmiGbi04}95^D_x{!)HV9b(tO&(%v@@#RgW-_=~;-9?pgy6jMkm z>q5i5(IGsuuyZkZ#t0qJ_o^%n6*vY_rS`(G;S2xZcs%5zZRp(jX>R{rfwvc+F8EHI zL3b)nXi9O^z1h|Ex}{pCKNSGbie3V4peJ7D{yKo0PXY=Brb8 z|Livckfu*!s234le}e#tw0Hnev(+p+wQhTk(>NP20g6r~OvNbB!Ec<7m~ZXOC5lhm z)ZU=gZuRWTd$N^lkUR|tr*}QBhwJ;VS0SH${iuQ6QWELj+H|v?y4JPheks*bO2@cy z2YW#Q8cMO&?Y&{1xps*aaAsgXm7GA)2gN|1wNH53h+g{c@}y#ev1vPPw*EKA3;?V@ zNlR~HK0SH(NajsgW*MF6%Y>DG=99ygFeosEDJ`-Fh#9<{qTkTs$PC8N&Rh^%;le@4 z(v;%wRD(_P!~VS>x&ZSUjz{SILz9ZR_hE^LMz$bjgZTf@uPle3W&fWk%%q|bKK5cu zH6}%u3*V#Ezw4qH7{43AoUlRE|iSKm5CheZ1(~pt$2?-?$<+9nS!Kx%3x8697 zDQse{_e-EP_Q|$^cdpp@*PO#MXowGh9US>5t@`V~_A}si9FYM7G~M` zh05TmU4lWE(pZ7bzU2$|#rcjA#ORO&HrGqFU?6+DhXaq{SQ|6Cy&;rQByQJ=os@e; z-deF@)T{cRl0)#Lqh@BCt%{bIS*xD}64Ciscp&Tic`LT1ci3TTg({hTF>-F9{D)WI z2B0QGT-s6Z-c#KBSj2W*M_J!8|2AIks(-By@VrM}s`pw?#nh%af0k@?Hi&n83*TC~ zJ7Q$&%~BX@0P<+~IYgR~arU207sKcMsc(zfA4hiLB~OZ#gt z?Z;kGns1++1mdzx`x>AnRz}jm4NKo+T-@1ROce`G9d!JBUsw|9@wd_XxCY>8WWFWO zh+MT#yx!-2Wpcl0C@6y2j!&&pc+4DmG+fyO}ZR4rxBkX6Xsy&C8 zexVxn#S&D^Key(hM}nn?Z++tnXEKC#cpaNLZ%|dEO*~aIYtd*xpu~w_<6Gb;EO|?{ zb?(4p3~uL2naerlxT4xE7#mL@H4)91sh^zCsAvrZJG8$86l)wG&O9lT09dV|6)T49 zF?Qo21v;To2>|?9xx|UN7*Kl3@WMWMLj#bRQa-J*1aFpq{SYeIU%~VQbIJtl`r;=~ zS*Dg|(KtPR(7I;JYLfaO98Y(n!)?NP}_A3$9K%mPt49frfnQK zH-LnfvJ*k_7hWv7h&pNkO9ntyb}&18n2EH{OO z$Fale*lXL_iMQmP73J}*Uf5|b?Cm9#_!7!w5%pvV#oY?dYyuaxg4tWZF3n)}CNQBD z3`my50vjtVqE?#0fqu}lrPOdh>G*D9UH1QOq!ERidXWYE-_y3`@p6N&h2^w zaU6rV7%?&T#^gnPiGqY_nPO2=G|o(nj$<*@H=J+2qjY|%==iz2HwQn06IPE_y7sW6 z-#SXnZ8(dHA~7BYP_t3<1x46vjYKXxW+dbu($e>DRcgI_5x8g^MI1+keMQlXqmtdQ z(=zxV5KI^Z<3KhmA;|*BW(Fjg9@z{+l6jEL*O8D2jCCZ2;|VmN5N!7u+^UFr{%Wv- z(QHlx_iczsS18>>Jlu}YVl!D%h=*H8ZOw1l+kzaoDVG?G@UzWaIc0vo*L5d`#`o;w zx4#dvDT3db_YHmCQM=WqEQ(q`5@Gi4KqmTWW5q6$Ue+k{p$703r-oHQ-*wYg}yC4Y2%lE{K`OO?{0N+XRTP%KgmErT*@C|xfZjkz)QZD{b{O> zG-jaJRsC;Xc4KlU)#+T4?9qmp!?+SD|33k#75Rd-dGX6(T6?o9KkL{yv_#WPdhCWi z*yS}td-pHzzRyxgpQK}JPR#%JNzKNIz{^P+*ia=#-S5I@uAJ&l^p@G&fT;YwilQ8d4~yTjB-%#>1F&fVR) zv)|d7P&3aXe0K7{%O(Bmn7~>9f_ol9Y5Jn7%Es-A8`P%9x#&nFkhjMKgvJ+Cz&h8^w>d<7;>06u!$#_5BDbF zUBK**1-3+NRKYpRfp9Yv`4ydb%t3?GJ|Q=*!#1A=^Q#>Fy(M~{$)@V{U2_fgNQqtH z_4vO_d`WDH9MQO22P!|()v!7t&h}b)d&c%!Cv1sIW3D7V2m{)D0L-_T5Czp5#_{-I zb;!-;9MZ-Jl{*7*Dd=OLGN-6M!lVzjlM_wYW(+f!)m$S=YAmhCo*=)(ejfJ@YCLY^ zapqSkdRSvcdF}UveO0--wu)zkFi~GuU2mD6W)b(kaR-iG)@r( z2Oley8PG*NV>e;f0<_j(2f{{LVTvk-w@suO(6A?cCAGQP^th3o(}kY<5Z(-8bETcX>n>WpFsJ+BvCFz_!dhD`mB<<%lB9ji?4FSFb zIPJ7uNltP!PPQ;ThARB$d(FH(g#8|?uB|N>Rgzq9))YFclpc2^6%@@U5J@k2i$x1| zHI6rDC1lz4gND@Y0qUDGAKZmC_!Gi6RBEZ_`EokfamGF~PwyMw_qfw2y+&SG6Q4Tm zMGQDdzZ`Meb$;~ax3j|f-@kLla>ay1=bE94C$kI6g7IYkD7YsFZ0}C33kOU$3U0{( z8;*P=SrZ6+R#kMKDBZE~YQ@d;jqo^a<>0`QU_=h?V;oiv_p#4-e^1cZuz#|hkX7*? zztzM+rE81igvv(_lV>A3vcnZmg5+OiE8u5Vm%8v{u5s_l;%009zhkpW>se{NL#{-H zOdVtlOjYVWFMT7i{*{w=fx=N`kHue+_+~#=y%7v}g1pxG%w#RS$b!6z8*4Cc=Cl|#HyMZ+b8z1&*~daeZouNsWr?Zy_N9QnzeXh1 z;2}@8`LG)!Eu3pc^1N{$BiD`6KhP)94;@9I*aG(Sp|; z<`Z^ycb;s@0bBk$HoA_o`vCl_ggP|75Ud!18t5?yeK0Q0%netL!u`23q|Ih#uyNOb zdVj>4T9T7d_vMsRm>9Uza}mAoU#GTZ%Wt^E2z}H@RS@`d=CWdXuOrPM?%bDG;HE*_g~WOhCQ9neB?_l4j=pYpLI;omfz<@ zo9@v4VqZN8Ra%2zRg}xeMh=?EKm(gt2lE5 z_%P(+!`k4ej6_ARo9P%bXbwE~gBj|SUh@i} zquJ$PN+{ss5yX9wugkYVrAP~D;8E=a*T6#~VUOTe(L=~$>5Q-muPwu_f-rY_@KvIk zcJK@Aq#Ks#ij{W5B4nIZK}3&>zeyXTk{VUYB&ujUfbKKcun;VXgxWGsN3aEOu}xR8 z1$5kT%%N|rg+;+@Ya=3(6C`NeXQK~PW-1(RiF&eUCS-lHZmD%D`}D-uTI;1PM_Qc= z1{@qNu=}QoK)LV)5@3KGB^lr`i7j`CCr#NYw$fXmmUcQl+pAd4cYo(rIq0+-PzlXsA! z(aZ8|JdwaS4tb^bobe_%PwZ_ZW@6aOzCb*s%rYwR3oO`}&Oqb-`k1eV@0h|-6u*JM zR}t>OSe?TFgSqf0`4Le9Dr#O*d{ohT90Q3r$l)Z0%53joB5JSJgRWHPrP*ZM@r~8p zvO?HFDC_E_>ee-#r0%fBNpK?U(9~ z^6QU^>WMk38Pf=X^6Ug0pWCkdKs|08RaxH?Y56Tlad$i>W*9IvvWL1=6vYXmpgSoz`f9GPTv6*l#?Q+g%^YvIYg^|JHZC zty8Tj(qJ&T5_{MH2{t&Q-(~#QZ6$IoPQ#|vYtHam?X}UUqls9*^3im;_oEzP?o1%3$?k4(%zB|W7C`)JW)W!!{ZC-3=Yn*2jOH?3e2!n01eMGaLvI z9_Q;v((2gF_53-j$iPaj0Hu9YL$Jc9>~7Z;i7}jhdj{B~Zh-1-`hC`0R^ToU_M?*s z9_NT`$#B3^D_9+!XURrUWUs|BQFScc!52jlz)KMUQ5oIsI#4b>sI3-sPZLUa6RhfU zvUN55t`RA2gRkSa3SIrGnJKxsJW*F8p(JHV&S9BjuWmZacPmlKn-m4jVRBUA8fcU1 z^V6o`R8)*4hw5p!R!w-~q&ijEW)M!Om8tY-d&s;z-K6prVusXGW5AA|6fi%aqZY_? z$mXj^vS(EDlf^L_HDKr{L4ccDRs;?zQWvAD>taSZ2Zq`fmoPzkLfLrCWupn%yZClW zeEff3Z`h2rx6!5Dg^WZT)SObSW)(m<*hrL<;_+~r6q^D`XjiU+i zH=d{dknPirnCuPtkioj9M{YXXx$~Eps(`o3Rh5=X&jWYf1k1-Q%qjKtwNi#Y8QbXQsNv4_O7<%YDXXBGkm={+eWi|+;Okb#|l-1>a=rak35^jx6 z`8^lQSI5?`p+v*CR0O>Ukq#|Tm6BN@?wK+13sdx}>(3Z;Pl+?=v1c%|Fo-6JLqwKs zW9%!mp&jbbibv26LuiE>^xfwm9U%8#9n)LZS{Nc6^;Mf7lb0AA#9q{?cie&&TX9HF z&E%E5B4@bRDf4sKbZ>`YhxBvWs|Ke>P!Mh`Ol*mn)5uM86s>#5#9W|{Y z{4IV<`=;OEzze4C6M?;g8-m_0>y8o{u=8@GX1#A)ONCi7pXd}b-CjO0VtLFb)@3xQ znp8I<&fp&sVvB5ambc1|-Vj)U)>kUKc!oUZt4^3LZe!HerQ=HyMKQbI82Xug!{-$r zY6jOmPi9t5>J(Xi{h-y-t>1_X`YqeG`#89^hOT=lRBhCVdsQWZWGr8M$e7zc-*%At z(c_VH%i9K`h|6f!@FFf# z;i8@{qVsy(cY#f+aejYSlH1_Sa%u6BS^{VaKkJpn)m&qr^Zs|oI}O&BQUB5=Ej_3~ zRbFOPH5~qzI{b!nqh}r}@r(Pp5tB48d6imB&~}2OR{9;BbSQ>jqpCtBdpm(8x8q#S ztEt-vxTtJVj7z*GzvMr7IVSuA8N5o@$z0jN?kCXr*;QmSmDD{G6mA@~`xY)7-n_}_ z0V=H`@YLQz+dr8OT4_I7>xW_|=*dC7#IZui5s+2w{eyBsT6WxaY)5IS4 z`1RzXUAA-#n}bY>S9yKjDS7&&jP&ORh!is|hBphX5`27aI`9Ae^{P$o%9s!{K~eEz zUtMAnQSTrGEnWTGdF3I)r2NtoeqhC-Da3Yg(&ldwk2PE zk$A$KB(6TRx^g`(emhpS7e`wkxoDL|6_x|iNy`*|a`2fFUa%Hr`*!2o9pYeY^>h5e zTc2eJ9AL)n!Q%=@ZwiESHyjjLxK#cd?Zr^Ze@MPFHJR85S$B3p7*lNA5AXCfLWn-T0KUF?Ph87T_dh z_r}Rw*Y^)axBn=>UaB&DgFa=$1Bj?vk4YakUMxt@ue{lKkh1Z6uVBrkko%{g-%Q1x zog164v@?3UsU&!J`7rW|fEp?9XZ+6}uVJz-*9-Gi7l9+!-%OZB-|zHCP(!{m1|TmLl7}ut6wRrfe4x(6V$&M z;a7SGeI9(K^e(=jbjxC!&9TMsodP-ZRn**l+XxPB$1{8iEgfEf2jAv{b&Mhha}am# z)Lui9sgRJ{NJuy)D-)BY3zhp{SqC$Wx?RUijN`dYmVlW8i10pJdU^hWTD-i7Q|B6*iNb)V@Tmo8Vx?y)+v5~G=E*ZQO2o?+?J_5n0K*UQRm^O%r z0Kx8oh$I6)`zNKVCC4CQRkUJR)o6UF{Kmr{1dvT+ev)1$Y?0tWy zbs|97ZsJHyxGU|!AY3m>813#_OzpAG!nARq6rZB>CQw)2HYB-CVG7{Vnj=r{dtlL*uzJE+J69~@TllST zGCLAtm#KCi%4@=X`Uu)!Q~ojTJf$0$7y_>1S*c+UkmM0#*O}9BeET1R8FiLS3NU;FJxwYY= z-%i&o`35JtvlrcJau$NZWL?HC3F)h(J?~dkVN}Vl!#H-v2*t5n3jQxX;XARl zGvVL+seHQf;t&YgS7e-}?Y*8jEE_`QsPJZhQ zs4txQlD(If108_nxdbzzCQ5){4)$JZ4$F_B64Y3vFjnz@a}kdWo}ufT|AFr?dBIJ8 z3%M}51=F05*+adoCr9t_?mmdUM-kL-`p@*`q05t}Ivle7Np9Cu7} zWKz*S8{*&dh<5bown~Ec2)9JOS-gxKT z9Urz>_!L+SpO{{QQYG1gSwi0QTX&T`O=Z;{4op)G>v?U~^eIZGJ|x5Da~TCw_Bl05 zXOlExY!OJKR_ycwD~}y^x_GUxj%SOsY!58S=n`8RcJyjfjU{8lEU@{voxzn&@%>8c zH}2N1q>ACQt!hxgO2dvhi^%@A?`(H#E7>Y}Cr-;)@=)?0)|Y#yk@N6Z3VTcI&+gV9 z)r5bJta$aKFXSpLpV0zaUafmNB&fC2#@4-~3ngW=e*E1cwTXV;{FS~ed$3#9>ct+L z=e`bT>YugmojukP`bV@_T#p~Fs`h3rCVV^hQ)jjeU_PXIpI(Sq`CacB%@c^+G9bJ~ z_<0aua}|~y)GG0g?9yh#(w!v@d~RRC;Qd}xY9*nun-@jkWEUs!p^9$Br}@)kpJ6|J zistv(M1|Rz{h?jZqsRKM?Y2Z^R}L)r)9c&#r&bXq%kaZ#oU{rOf`=cyvZ-!^;4Ig)6>RR6#t=PqNrdGNY{8sI=`aOEZZ-#{wV zQ8u@CO7? z{9feT&zx26itBS(+06^sW1gRTxo_-alH!;*y{f`r2NN2;b7N>=G*j^dYTzGY(Bw-W zF!v2``ig1{+%yUz}MKfQ| zHo{u(5O?#RA|imQAIc8(dUinR-@cIJSz{k}n`=waxJ)(dTvj#BJ)|5Bm_@bObf*#i zQOhs_MRn03xZU5%Gap{fw7RSq-|X*7czLSZKiP9g9RE7jZV-!^i08ov1g-Rq>QOC@ z|9B-|9BZ}9)*sh*a>E``WBZ0JnykLI*hsq@@>#&tgma}w-X{*2YdKa$hq;(S`>WNinJ z?^a?iZeG&S@~wZO*FSCuPC6Yc7iZ>F=Uc?}9}|)bUG{EZCVsHhnc6jf7`J`c>b2_5 zI<#7p$5LGGrybfiraVpplF)LIsVs#cAZu@1*xEXGKBTujv3{^${om(Z`_~)7g|;b& z&{VD$y8rPOpOsD%ON;};Z0_14kU1(9pHXyJ-|{R~eTfP=h=eYEnZV#e&n# zqSIth1W5DjD&h_0rObQF7Z{HaMTeBu=`D*Yb z+59@8=igZOqJOOK&BNvyc0aaw^Z(=OJj0q=qJ@2|SV6HMf}qk=gecMzh>C)UfQ6#8 zfS`0Z6oG^k&p}0{gdzl`LFzt4StB>L)lE&Py68ik$j`h_NPbGuAdb&$u%CaWbr?lxEy)iA+^Lc`sx>~5M- zzQ#yj8d~)yjIhl;kav+%G~*Ic6-95jnpCiW*q+~H9VBaFdi>PEcC=I3cmCyOaQY6g z=f!$I@)_`wsp# zyCq6BR*?#!I$ESxE^&9^#X&gi3m-10Tl#``h9L#@GE>JFWYVD35PSa#;90`TiqI#eC(1zh$V8$s)*dRH&b=a;H>e-JaPA?dSAe2H&cU-#^epfTq?)3?w{Q zLa9(58s_t6ayem@yYd^5p0&RGgQv4pCEp(=f3&H*=Lb~yi07N+0++rgI$e7q6_Otk zB~x?Jn%~clWl`oy8}C_DBUouT;YG^2z`}4IS-_eiH>%~n9k+XV?X(YN^<~I4dErfY zPiYwVbeiwRk8o9~Gh}b0YiFZ-%SPog)ru7K4K|m!a=(3l4il(MwF03Iclv2G%HU5Y zK@X4hf&I@Zor+`n;3Kzo`XS%-e5si#ltS;msJgJFAtyWG4u2pzfpOyHPk9EH$SBj# zF*fY*+Ft#xE*+B-*Eah1Uc<~)+TVNJVZ7RLOLTQZzD_5i;H^#ejUUFY>Pe=?_70Aj zQw#YEIm}vZZ!W8l;ZLbA#Mh|h0#^+!0$qR%7huRvrBlth5q(kSma)Z?on^WCnVvjN zELyi{!PY!Y#4%OjF;2HfFv<2(47|3}@am^NjcuwnaMx4-2DbTYCi%%+b3^F5Y)nB8 zu?nzYPtfRoq)zs`-iVVZb?%C2m+#m8FD@_Kh=hpwbLZ8}Gh?igiH}s?0dWYQb!6C2 ztg|sC(YOMAgPV^##QC|WQeMVhRxQiIj|C581-is)yTnqM4=lC&@V`z-aTAsQID%xv zUuFI*eZUG;?Fa}}#NIhzEu6b|pH;N-uof&hogm79x;%eLu~2z<(H`=wHbNaygggP$ ze|+BT^moRjIJqLh{%b)_VYbz}7 zia34tU8bPq@`FJ1 z`w>rekFZumUrMUUE$uCwurV82ZB8bL8QBC^vsZ07H9CP>D5JkgUP0#bx2WvczBKPT zFGbEYGcMA#YQ(Zkz?cm$mKj^iwL}*Rp^3Knb~RusGOIP`tHDB{G>oQtyxPe9Tpni^ z*-ynqET|EPXS2X>>UbGC4=51v88X7%*S4r*dVN%1NRNbjT#xnN?~rJmA7s?HzIf9nm-hBdjle(f*57Ey}CTWfMbnkbnZ(iD4xSDw%|KtGTea|{-BtTW$7-& zST;{>?0=t&wfRlSn^2Unt&=}st!A$mJ)RUqDLIRu^FHY${0w&aW8B*~B#ExWNq{UU zp@_niRjF1BX3}b=cGjpvdY7!cxm7h%%lV>Cdu(2P^(l2I5ZbO-gL%>Iy&>28=!EqD zoLrXuq{ z80`MkcOXqbd(jnyT*qpdq?H!8?de0O$LfFXO9|<{Y=Kb$d+Mv|d;GE1gPL zZ-4V-Gt=qzy#T%9;i*DRfJsvJjgc7?fQTJR4|aF+q+d<{-%$uN_}=wOeczMOjvAlT zklmvSt40u|0WA*DLE{&E$f6y!oU4ff`}i+Q!K>_wC+a1iZf(-<`$m&XUUd%RGotG9iK* z_a7Vs<+M$)SC*sStv-m@=5Gndn+nt-B^7-nmvVuN&)YF;zIdXk8exG1i5RCF z`Z+u1l>Qrgb&ev{1572K(9U!6i;JtSV`@=Ip=tIz8{N)uRA_`#n(!_PcD=9E4+v%L z?bcrEsy;$S*qV+x-+$GrY#G5EsbO@7E=@|HBwxi~NE$69;nvs#`3tgvbS zTy5GKp)&y0Y__05*e6=s?7DG_2bT8TkGQWRZT>Xcl||99 z;$B1raBd)5&MmPv;ykNxn;)S3Dl?fhI~vxyCLIaqGoeYHR)M{vGTou38>z^9%yrc- zQ59Dht;T;l4r1${cxjAumm0Be)%!CL&!-8B66CWTbJ2=!RnnzlN3+Xvt;*UTauGvz zk(&~g#_ib~TgkJouoZDt4H#TVF0`jUl(b{^#m%kFIyAnRu0^fyTM!u#y)=q?><8hu zaBleH?zHtQm>Q)>pL;xi(;0DZVKe}CwDUtGJkKH!{3dgXZG8SR+R?)z0-GyZ&&|HCjtQ+n7JJzoa!`DSC}hANS`W<6AGUb)Loa(ds|h zuvg~ZmCBUk6><}BMHiVL6w4bGvzOpf#7%^}Ac`rtg^dHOLa0B0wV|WLV|P!llOr3k zJd;uhbS*f8>Hhm+9q`|z1BA}M!DbHyni5(5Ol0vYFX?>rhE58(hy6b1T9Nn@KWpGS zKMNIV8l7{UnLIgrH|&86ka#rOwJ~{elE<|l-Zh-`xJK}01&dyND+h`upubUfW%miu zmVK$CUlY4NDdyT=nvgVbs6lXU>23Ng()u3v1#p^cvZtcEB{N@Zjw5;q%sjZ6w`QB^ zb5RtzS%0HziUgjc{ry2>o`H?__+dHLL#m>Q!si~lh$ot)VrbOLwy$?kGMbMn9HGng zg(^=f;;*79km1+1`AhmUJNH&*S@p8rC9m@4B1hB>qnFhR*FmLJKbE_{B^yQ2gFRoe zJx@H4ZRz^^`^^y0+uC%j%&Phc8~ff%EeZvUzMn+syt`Dpzqg9S)kiM{ML<*VLHQbl3u?bIhR_5fmyLIeH+$`#;$jzGy!>rH3}Hq*=~XbjZVtB-O5&&dIf^taZsmTSky2Gr6s{TFDGm%rw6hp!-bxxXI4u zUiD*vX&$}!M^R9VKBr*unJ9k>OHSdnPI1Q7jTKFL)D^<^*cm*7@D;V3PxZeE{aF9* zMw4bkIB}TxZvCOz9YQGArUASNu|-zponcU00jFIz7M5|1e+)8Ewi|)3F&B1D-AaeN zTkkzA!#U>1wMmDR$-L{ZUUBQ@;OiN45z7We7w zReSSk-xlJ=eq_iz#-PykUe1e)Cw-+=O<_J6za(A$uiA%Z-41px_HWqP>vxyr#Lm*{ zwK{~h$g{$DNohM^@X)kallVs5vN15F@c;iNp&c;2QHhc$tv?KYBG~-3TAUBy-CoB) zdm6gcnZ_+9LEMDNeay;sK=P%W7EPjY*Wa>AKLBJo09L`g(BbpDyXP`8@E?U+aQoc$ zN41ki(vm87uIAjg_Hya@L)foghI0CW$c_Zc8AA} zt?4+P@0yg`zWXtY^P_IY+HF=J#&NjOIF9f8@_$!ETf!a|?6?GO*8Y4_HO~1=;&zpdTP0Ne#_{;=CI{o|g6qeR z2%A6q?XmBQ2K87?2L%7X?ohp+20zymSKJW`3`;+>JglyLx>B*ZbZ-;k=cHNn@Ok^U zmXf~=MjTe8T8g8@pMNL++~kkWatVj`q9pqI3OVZW0Qzd+Z18^l?2z~gjiJ>`RdX8V z3XdkkqME;_fcKVOv8%xE!*hk7GamzpFYYJNOF1`o*A>{?!ITTai)(n(JlhoTb_%UF z6-uk>-U$z@c-(YQWb4xvhlopgyf$-(WBnHLLaloTdsJEcA^=unNO^yB(1=nkGgtNM z;^{d;C5IF^^8hwfq-d=JQkc^e)Vl9|w6k}=KlWE4+bbzM#6sUpw`XCEr|&cxqgW>B zESk3DVfN**i3a_IkjhZ*&ccbLZa@|Rfi6L4kFUw*+g#5EAjHWI;+<1N!uK>^R(&kP z+zfl3_vtJ|@FH|7CzRn9z=%2n5&V-_@n#DngCw!sdBLQI9GW0a_e-n_Bks%m`~&;y zAWm{LS`qU$g6cmCd6`k~jthC@?}s1&BK6f!gRbGE`s2~NCaG@qWnoY?Q& z-Bi;d5;a%Pj# zm{fT7^zxI*26+fLZ*z{1|91))&o%IJ-8H|%C{JUCuqg#wQo-# zSsT20)S$v{d39~tN2zb;jWY8lnWzUQP_=o-p6IH~^fg1ydpP|*xjiq>gO~$9K3(v~ zeJkj&_4NdyQrBtC0Gd+v8G4mU9%b^umuBp4lb+aOZg;)Y4p13AKZ0*}a)po&18A+N zyv?uQQ7qh|!^Sz_t>T&rsvyMSNZ@E+c1DPIWmlVnr&$pPw7*t|W_FkPY2>i2(KD~p zT3y|O3{~gC#Hj7_o&UlY4UH-_#*%YA=i_)aCkziAAAfxu4}QJ%mwOqj_TDAFM+h># zptlQy6Yg8JU$%3=JMoQjGK_0cWRJx-o$Drq+boNX^S?+T5y$VgKM%l~vBi(1xou$q zjN$?W`n}tsT>JolfN-2A+G6!Vx_4Cwi2Bl;TE-G$lT{oRApYQ_OGeFB7j0Oqs-IpM ziT*f`u!QEMq!P4`T|fK6M4v%G#20VYITD-<$%N|WNFHmUNH84JaJ~gqn!d5{VWV1- z3lbxpHizNN5u-aRviz7|{t@kdS-FYC9S%z%y$#q^wnWXA_F9ucunxffZQ>x6?;B=xSXBW>%2m-uzmn1hh7*=&WLgoXAiCdh;Ps@N_Affpr_KwHU| zL(9nR=!$t&lVIJq5S5SNM@dTvG3^}s`4LjbqiLH&#Uqd(Mb#Z*!G6b0vrp4)S^GAF z?bkx>Rv24+8aO9{!~>j!PzHPAuc3`+G~weHh=#3~0ZGNRa|fsT1_zs;+RR7561^;Ct&^%H(8Yf>c? zwwaQt6s6o}U%#bbQ`Wg5{Z}~a^gzPHODpxEjEpwxcBgMmTQ^27PkyV%U78~f44_KW zHewZ`@UolbMKFX|vzXrFp}Z<^Oy8(xec1MEwds4`!U)xdwXh3>i4SFD&ifjDn!1k+ zIr%%owjXuk#-=sCQvCAjL*$7%>e3x?K{KrLEDkPKp@s+BE+2bsTp2?^_`ciQzSBgY z^ZaRCvX2HHQkT|YbMY~FYi&kmAX`R4^O(Xi^vvbclVhJ3Ubl3PAmhY)L+2#f+_5~G0Hg5Ps{IOI^-~9#U3``{sSY_&)x}_i0YlHcof+Asdwh zuHPglCSc(!aMgaM*3fjW>QC_Q4LkBP8vjg2 zp;a^muyVwiLh$ZArET^i239`yfHNAr!i^D3&R4n+`)xKZSEbINnc*=x1uOBZ!{JAC zAAr)NEeIT$T=~&5!#ijK$}3evSD1hdLri8f@kq((^@7!&OLT(ofvT5 zh%t{RVV>MVcbR~kJ~R21qRHpVDnmq2ugllFe=$AYby`dHtkGWp(m#lBS=ZC5snshbIOk_S>zu!B%Xz(KxBc%k z%$~b_E%WJ&_L)gmiJ*M1%C6kwcyly4KwP_d20g8h^~Mxz=aZRLakP3nSv2N&R(x%b zJ^Ik^=RZG{X7He+6@n+*uko_6fM7Sgv<%L)ZQz{=XeQ`AKL!{tLyy#z_Aons>KR+X zBwpu%T09A`|BVWJYT3_`Bybcfs}Khw#2sw|S;{K-g)Eg)=5i(Pg$7F<5ez(~jVO2X z*oZNTCkdYXRxO=gj`{o#mn4-n-+@$8i3w=U=m1(69<%6VrBXVz98-`79ois?O+fDk zE~3hETD%3Y884nl#sn1d*&9~&re!iq+5sZgC^(dh7)br%xf57XlP zVdqUWIwGc~)Z6UqRarD(lMMUYn`c=2{)87Vo`1y->vS%pLipSx>%p03&$Z9JUEg@N zbD3qvZG8LR*m1-uu`*4e^hg>yjOcs4wUn>?4g`sM+A%CPt73M01|Fnf)IS0jOllmh z#peGY^i+4VKUs6m4QqKHWjHG}oEMwM2q!t&Tg{KfU7)l(`fq;0M1vJqP*=>Oswu)7 zuwN#>t8bEw)&<{9j6dl41Ala-3z(tnK2Hy!kh$o1`OhM$O94Suhsg&_q>w&9X}0eA2z?#bxYH1oaDa_C3-7d zTDu#_nPw1!il@6E$wJuzmfkh2K3@?;u)|NS$A$EMPl67`wZ zI>UK|asP%6(V+~0TS`Z}$uNAgvxrk)LWhhwuv(B4|Det@N5W7~{`eM7G)uRO zbCiVpr7$`qZdCElk(0r~pTPH|g=V)owi5NYcoFdsD$5F++7FavQZQgwvRE>Jav=^@QjIX8RXY-&f$47O*dHL=ZRuo z#01i+wP`E-5j_rpBs0Z@EmTCsXL*S85}PY2&s$w8hXcstVx$^RlApIqFP?7uqfFSA z8{TPKzjl+6{0?2IsHjzTRgk|v2`8Xk2atztcjvs zS%A^Cit%%9Q}yNy_i=@Wx`mQYpwBwdWGohWdGb*wY=&bVbHm+l#cATybVi1_2}Gk_ zLdz+=Bx%s-%UFf_xhfYk-s&+B>_cw#n>L$5{_3Zz=3l}LPDIF(w%JeCT_|?=W)=Qw zxbdC)8t9d>d1;n>h~`w{x3uG^85}M2?9#1N-!8{|#9uuHTC}R{voZ}6_1>uVZ|REx zU&_8q7gDG)fVO>4(|*8v(exd;Zhla4cpX~EKJJ~)|HzwOaJLsOXW6O%L12Uh)JAcmk4*r*i`t;ja`UmBMY#hPGI7#d3SJp=%qBa{xtA)f0HKv zHMjtMHr6$nTouGP!-x)F&g>5to~|J|UsZv)PWxK*HzEEhuT^H8`Nf=ONhh{$9E)2A z%GM39F9=bSI0u>;urx6+|74(}Rw+13v?G&`xB!M?;$3142z#Dot#i5<=^1hTt zDy=p~>)cQQP$ocAB1PB1cDkx><@8d5^lvU+t^=^e(~@Y$!}-*mPWqJqVA zXyQ!^wUeEj2cG0C_lNG!V}M~-Sh3D4vH`)1>3uV4cepS8_i840@NbWLx_MRboyCOi z$P2#J;v*w}OiH{xvq22aFG%n_v^KPi77cxYI2NC#V@=EjFbFdN3`|~-6VX?DC^}|` z*s=t{E=Ev&hKzEg+&qBcT!3)>Mu^i7eqP502Qq*Gkc%yZqJ9F~43By*^AzsVCui(B z84!WkV95`#7R;_F%bf=u&HT0HWbc~e=p#2x-@Q8`eYXRlH>kUB*-wz|>&+b5b=`p% zuL}U{$1wqmN+0Jq$5)dFe7|1nqQ<@z$c(6=%GMI9bTsRC@B1E_9&aXIhwIr*zR#FjpA#QeHC~%siUs;gXUV_eiCOe)=wXd6m$)tgn zI{j6@f<`xR4EreP*Kj1>#aTrr9ki6!3RS+z{Tg_b8D`u*nfxG!l&X#%@eNb4N(Y7H zN>AEwze0~Pd(x*kSn0{#>S(3MVJcc_po;8PC|?umcF#&h3E)cuNCnHcd#Pq}b~6}( zEYknejWp4SCmo^@8qdXB#p2~Isudvyu8ufcbk~*i>&}(2`kDm;*)+RF3+~sCvLH9{ zI^XY%N>MsUS6Xq7HTM`OfoGgBbZsra}n$m@tf7is+s(*2_ms z4>FxUATsKbm#6D-K}|j~i4dI~_^1;A#kbee3muA(YmlHr-V{<8DUCop~Xk{zrh!M8oqUD$&YGN&9cUluqDDr z;rJRt)*)T6Vr~7f7(^e4nz#jO`7+!&yinL#1bZIuN?GL@N}e#j#0))QcxXU#3PG=% zNKoatE%$@k_btyxSOv$9Vr3Xg$fFHwGo0h?+YZIcU#t;#g{cVrVe7k9&||rsEy>%c zM(7@O^l%0VvCs;I?`^5n(6R#@sYhyLlWwtu{YGdbYn38xbSRJnO>|c2OI0bie9X(D zUk1@Np*f#GnLpr0Va-?yuJ7x+ohsPB`etmvsGw8e4FH!!Ger*qa6#s(7Tnon>PP8jDvJeX`GWl?S-@8{0KnLM0Hd`4Q8Y6YFZ5{7 zr1Nahe6l^m`^M%lAOAjYv3kyxvEj`Es*zBGgtcTMa%Bo!BlNN1E{+r?&&8ViW3k}d zOPEeqhH;BI7=kPlxM$@HwRNc71Y2^usCJagJbSBu?bllCFeW4L(hBrve?k`~l<}~H zI`Ic4^)8^WH{2)hdo85t9!Fec$8*zPX=gjyO}M{23lRtX%VtWs$Qo!7q#~x@E(O}) zMynOxp2si7o}EJc^VE7Vq7e!scJ{;~*l6+?yb@D1_UW8*-6uth^6YbScmgFq5zD zRJ2&lH{`7^^2UrTa1`Oufdr&>q0ki9EEI*j`#@!i)%jQTKRZjHHc!6CHKnOVbbvX< zv-poH(3f=Y8+goMH9fC@ekIQX>`~Wo!wBr5G7vL&eIDQ4w?IlLXQ;c6cA^zVLgsDf zPyCr%5z(SvmEKE65YT5C_pI?uC~Q-g(I@>9^WT@##lrLUI7)r2rJHCjP<+HU9VUrl zG6u+k`n9R$@<32E>u0(d9=SGXuqmr9fqyKb3VE77Yc%0(rR2+`8Qz=`tjAvy3B5Xr zan=Nqv~6T-ycHCN0EcFNr&6r!&oD}F;3<=ccOi;?q!Cs_T}l1IwZ5(@rX;Fep?hyn z!H%~2%++cK<+4fJsGPRsfuIkP*SV(xt9(LNXki=Urs$8GR?{#^*d<^W@pzulCWa!Zif8ZM<42`q*`7^VMelz zfzZG_WBb2urM?}|Rk+nTMvu*LJjy5Wka_ur>p@uQMQJLLwHOZQ-uOf6pjIqQ@ND(R zXn)z$mX1Zw*d+qh_!szAers`>zk&P<@G5$8(43oe9jkq*8o`P2`O3-Ggevft@P5%OuM7FH^ z56h1)(41f4w1v?kU1`zSTMuV#72#UijP^fGt~&^^CUe@Lquu<^Kb;59ehJT5eVvo! z3r5%v@Pjce!mv)v!|Y|mg*f)jHI-b|Z_yFUwJ-@kxIFBf=q`8Uiz1xyH0NjWlnu1L zq?N~e^bzFLG492i26Rm3C&Epx^aabu)D))xgb}^A>*oon<#!v0L1)7=dTrZAbs*p| z*g1w{_$rO-FlcxPfqlF@X2o`1-$$@<_yfGM;Am}REe8yl;XNVWYgap@kB~&h?(6!N zS!Tyg5hixX<^3=<_#z}@MoOp84=!&-BMzV@9dW9t`p+KYRap-^yp$xK$}yAzb7 zbCRgdhNkQKX0n5V7q;Gayd8GKK2#X(tp4xph_I>+KV)=dBQS5AD6$qGb=s_&JjqSO3_a?j)`vzUm4d_}M-EK; z$#&MWiP!s4i!tpuDLI-P(mGx}fz(akE${8flA6XOYl_fA3albr|+ciKq8X2bO)72>NW>rmy1?6FgoZDJ3OT0Pbk_x+aYA zoUW$FcL7ra^sNYVjT-YWESNT1e7!3H!E7Nccrnf?B29WYf4@LL67rjCQVtOi z(I5VjZ)lE8XS_y)gXcAe>YJnpJx(r%JFokzybSbH**opzkv;J*Pd!6W^23idT>8cJ zSSo^VCoZOVF;q*OJ4$6d88;OLV>i~=emZhpr&%p)pIXsgj2T5i?cW`xTAqv_59YEP zaVc5uta>bAuiu7od<}c=kWh`U`__w*mW+T{grx2h>z?k5HgdOL1N9Q@`^`(Kswl|TUtbSoLfQ?Yd1SFktsC&|Eu#f6nJUEQ5@+V$cw^Z?CG~Q}^;m8# z>ll`;pg1?f3oeCG)K>&6QuQn`kgDfskAV?Pf9$9E9d@TTcq<#%=37CdHKQ!6c{AG; z+E;;Oy%JYH(zf?aOtUS<@zXN-^IjG_x>cotwo5ov=C5zgM! z!7^3{%4+E@B-V^&usWe?%1F{ROV0giB$F3xm0I2-{oC`wF-!(H69?^+W!(C`U|B<`VrH zV&(lA)s^;Z;`dnEgLc%Cv9rdeHKS;d@O886BrA5G;GeslG46Q?`~4QXaHV~R zej8!s53w$#lgE%;Tl2V1i;nvQ@Wu|+?mUR{J~tFymlIDE$LE` zwJg)Kkb+S^*GVGxiGI;W!%qF6?y3!U;PI+)g2?-gZ_oyP<+RgSLYGgyxiiXmKP> zxqce6h@`fuA@`>MF8L~T-*wv69?<^43EnxRVLt~in-?~s@X%r@P6xdRh;2UpMel{@ z^q1br+cnia(K-TBR@Ir5nJ@l&WJpYM=c4>sve@$$^l8VdrbKe$Uv2kNc>7Y&2Yc+0`BuC>gl zWrKrMhVMdyY-f1xBkv;b|7}z)B)cmK>m|~evklcwI4p%}^cJw?#5rvB3Mo?^9hZ4g z5K45;A*m;o1|p@iX&ZH#Mp^UApDAnJ5ouPT?n3r&$ponF$9H)EbJO8mUerB9^q7Ne z6RcduNCUd>e%BDH=lf%6(lC2wJjUN))gT)aE}la)~#i55e8dJOi{@-e%Jbgh=nDlVMRp!o7;KZOqsXrn9C z(N`KPmgE=Opv{G%^{F}O99rCC-cVB>Pn0%~k#c60fi>@qy0#6B9?cnh23>q6nrbQT zsPmSD*DJQSpmb5EPQ>#@UJ0OM`>j=M0vmu{Qmbu9K)&{-DPq*|TwdvPHf2(2x82Xf zqggo{#flbbhmgP?Zp>GF4-?lEuyCbj?<1S3xKEy8_8Fo7IAMM#)hLw=M7r?>S^-Zw z3>pwxlTA^C&nJjN#-`?yk+tUm_STch@-_CaiFo&O6{RZ#fbh+{^^UN~WSqeU9QjCxf^O)-C!6Zbk2z~6V> zBtfWm+*gzGP-S$WlH-vPEANsQxz7D>=eA@S&@Ph^hES5omXb19WoJ{z|V-ecHU{A&&0pV2rT+) zPWP;(bRbgxp*l$(P7B(o4rOl9+AB(j&dt>vy;ZMrsDf< z$^}4|zuo_B_VuGf5W=aU`5)Xl_yXsv_tjDJCVK6(7a1JqO)TBBH@oFHnB1ht8lWK@ zy-wM8btzS3q~@3W2%A?ZrP49{={9Ki$Ti7*$02*kL(XOJSyCFYWY2=1+jOB-Xa?_M zia1O|XWQS!4qq0~;_zvdlDskI4OY0h#+YWv*zB;yuB_VM!z?epEttU zNw=C4wU3lsKp$Hx+2iO)#F#Fa0(WgrBvJBz-)+#_c01oA2(H`bnBaVM>2sEwqvQBR zUW-G>fhoI}?OWIvJ5~QR`YXKX=ai>fM-0dIb+qBsYsK(-QyAshsEK0uJp((;_L-}I z!)X-5#OeIuJ*B{yy%tOHS<0)rK56Q;xIN*|vpkl~>{j+L+ADF6w`Aejz!>b6kcKQ} ze#QLi^pjuZhtjvvYj68Wgz8g<3GLqrp&7W0itp>7Lrc^F>FeiF|%Oo>(3lp%hNalIN6b4ykbJpU(nPeake@NQtQ z{$qI#nUfL=k`_?@QxK}D!VhpYm>xM2qvjpcEpD2`>^~*EdrLMZ!g#JqcglmD61Xr_ zZ#YGN+5R2nY$^)3{e?e~9*1C!gFo9%+29cjdmulEfLs~FQE2-lbo!a!NAxpnc2pxSdl!N0n%l5RpCLB&vAUuOO zbP36qRzJ)l4oP0~PS)4Y3mMFA$HRYUhbS3E@nE?f5&QeNe{4<|U6^?x^rc@=NbB)q z{z7yWF)uVrR+by%UJeOQ^-l7~YYE@s^e@6pk57Vj$(jMWr1p+owvFZZ!Q(R7Ge5tF z(l%ob!XQ8K3gi}&c&}`0LqS43vuGs$IDipAyoFTDGN;?RRN&(xo7OJq_lWzCQ2T7{xS7lZ0yu|Bh7uDt1_><>#% zJ@~PQL?5tVr@?S|L?`C7S~eEE)VE&sTiqM{+xA))(SCiW-t$#a0AGodKEZLc4A~m4 zkcTgxV+$QOb2IaWR|bG{GN8R;g*Lf<6oJ0`9b?MG^k)#~K&_l9nZKlKIZ0E!0`+V= z{y1ylxvv9zt9w=3j^*S#AXLtW>bYH7V}wh{o*`L!oT;kruiEi5_G2O$0%YSh@s?ij8E=@@a6i*A4#f?A~<|Zqyik93NNQ_MB*viUzenX55Ru>;V#S%B9F1jYx zuu0PPg!K}vrIn-=APz~}V_1Nglz!9|AQ;l$C8r6J0@cN|Q~_f6hCs)jCVZkcTrV|P znbIrH6(F#NX^2wk$#uCAt%$7!h)Snq1jS$cC@2}Bl*Yo?`G}_tYH@1*j4WxR&7{jP zNiTa>fM8R52zJ{#V?KhB)1TO6t-<7Y(PW^vK7!g=MXAFwy8e3?{!-iwd>+-5xHn02Kzp-E7U>7&hPRxE4(?}L#` z>Fe%d!e?KxWQCcDqDFyO*A>a)ujniHUVo;?ovWWn{i}(i>vL<+r)fgib`-(j}s&Ex^ zz=}L+|MC`Ja2VCNuZ2*yD5W*$y!bC`=m zC2!8V5YA&JiH$R8-oh~9(Sjc&!WK+Kc#@gyh~D~&4W(E74CrAe9K$??E9c7X{HO`J z`QVJ!Iy1_2-neD=EVDf#Ljd(E?)@dmlhl>HcP#yhq}gVYhJhCU{qb1QkZoT40mfFt+Rn9M zY|)dnE%uA-MUT+{x4^D_{o+TV^B{F?%u3GMJHM9K`##wh#{RTeTdb3~tKMZpON1xx zvgb>v+!gFd9c6FQ%JRljAt!Mwp)=~k8qPj2T~^Rc@qXQqG9*PkVw_23t7af3gV#5C zBmHGVjPpFGZ412_SH?GPog5cWTY2ApF9m-)^z8sASMqZ5g=vY#%PWF@<6}4GS**F0 zJ{GK(B2$V5sITNr&8!KA>@l%7DUjNyDBQOXeBus!dFQvUbi!UE~=mpAbi_fwD4MDmD7zX4Dk#rTVt9pbYa{ zOnb7zrinGUqU|sHiT5}R15Vs$XsK>dgO93gOA7rj9ZkiiKm3RiqQUuhgAW3*A&q`V zNFP;AEI7};2fA>;zASMO(R@Xn>-W{W2P3OhU;7t~J)RS7Ae_fs!VvqjJg~r|OKC zqTh{bw)^~*`4cm9E0e7im`svTf4WKPv|N$mP~rVFc40}h%w6`jJP$0JqbQ|mCkkNE z>ML|?zR=-rC~BbTP_fY59>-=bw8JASXYzBc@j{rCdfMx4$(U+&)YjRII<-Qdl=4@p zCqc{TZ`w&yay5CBiKEsT8Cu3pj_K?%Xl|8g?oQMyQ}$C}gw4x=H)MMwm2&#%Sp}@5 zX8!%uM55e5)a~3~r29bxiNI1@J~XZE(gL#y&tI7=sgOJ$`^7&oFBKx8i>(}0D|`_{ zi4QQR<@U!qC(|7-tuHQ|C`Hoa`eTd!gSJkJu>WX2i1T@VEWJNA{=Z}MiZBGh+kx#- zKtE*yt5;i*y@!uYhlNslVr3Pbef`{67V~%=t5DxGHm@TZa+h6h0t2SN7!G)GDlGQn zSaQSMt5+R=o3#}VP~^OF)~*(r=@xZr@W{2lb%$lAV*o|U3evegmY!!@$=cXL$=03% zs^)W_KNY@6I-}4Q(cs|&daL!&^@m5qVMgdkPad)f#Wrtmi{Dn!9(k< z`O8gZUYE<}QmOet*Xj5eN+P@_+vN=Wxp%`L%sc{dupe@|J{LK4zmD+QccVm-rx4Gr z8aWw$qA*@#(gN44>N>dQcA0qxw40pwOxL3N_SfHk6)gm+;SP(>%2{iQhW0Ng{>sex z*Z669E5^eMcmCf29o&PD3W7{IEh z7GrVc=1syCLj2yLa86?h6v&=eU14KUic%9F4^>LVea-&m$_2| z+Ng%?&&Ae`%ILmuq2HUyXl2N`rOzv)XYQNrIaa644v>|9V^vJwfie&azNOeVs;CG^ zpGU=wgdKK;uE8d{3qL&(h|xD~y8q}{pF1EaIoJFV#GUfcnD!y;uDcw1T8ndW)^|nFkj`Fj_0k#7 zNTpe-2Q%Uz0zI%b=UPZ&eTWTA5zcBp_&pF^>-#bM+sJ!U$@SNmvogeAAjplGj`F1; z=iQVFUy~n7R_~Z5!4^%qVi_cJpln>Q@lAf=6QX2$hZXsDTQor8H0MaqS@W6D~NFY#P zR;~&sp3nKy{JWeXlUt1()D!E#FY^(c)24ne{2jK$q z_Ia-nHxL(Rv*X z`Gy87HTV#L<8xu{=>L%P?eR>%@Bi;c?y9eP7S(c|EThN28(Z zy4`kNoBu6H*mo)}<1h?;3WhN>;<3$cj(#|RRfiy`-?YgUZB2r z_noR1Odp6{K@ffc`ql`(72|i11>FR}UG>8bf*_R7VCA3u_R)t9?JWZuuRw zeeJ>i@#10FUVvM!R=Pd>S1Eh?eKc#c+o&_LfS||&bTIUe=%B^2e`UwqA29vevxWPZ z?b2uM)}rbY+e7-)u%}jLtmf^7c8W02U&r|gkYAgPtoEiy;xZ!>tXoM|t$kLlo>r|I zR;^`LtyNa7XRTWOtXey)TGy;vEv#B)ty&YTS_N+-#Z-&i@N>BOqPQ^E!?SS>rfE#5 z1FdUc8-4+g<=9TeRX*U4Iv&@_|HA%N68DnqFcNIB1bJ}SI(0g-u-g(@QBV|jk$#{| z2G3OtHvjXu;10h!3V(-_M8BKr$(~sE^f!R7HUerO)rJ2mK#@_T%ep52>M1AQ{tE=3 z@#L}gt$2f*nGWFhtm=Q_h;YRd%f6!iJaP!k0pKPk(#bT zLS4zlf;-@k`*kaos|3ZY-bGD8(I*ND^^A`uWh+A^sg2p`ZJW2#R#vzdJbr@@&HT2`v%S(nrsO8<~l64{Bf33)I3eb3Fg->Dj8PCU}I@{U^Bvv2OiCazxQ5IUc zV4L~bL7a2i7jtwYc#x6{uU&uDvz!Y*m>+&pEEfAzo}u@%)Ygu%jQn!0g_sQ2F4l>N zr@f7JR%+I`hEEZ-ICN?-Ns*02I_$JOh4yf zv`!vzQK&FP{7b&lyDrZ4s`Wukjs20g6VC|VJntvaAM79;(iXcR=#6#u+3M52RLH!m zz~+6!Uo1}V@2Zz;c2Ve)m=$^KR@79dw>Wp2TRaA8MP4)a0{z*?DfaOC7ZK8|vp zMZ9zP-l~sWt%xfZs*`CD|3(Ek1}r|-JV~B6ah9SSy7e!VrSf4`KBDmR;%AMsxcK`w z`=#HUpU-_TEf9JS(?5ZLGl&22BC)Yk&ww{3*k4;>&(_-N_>KC*5mym^xvV;F8mgw7?*v$DHx8z!1Zz@mj()6Napz_jcWv zuXWuAGMe+$!~lO|J+B&dw*NPPm0rAwJ!Ifpk|y;5QaHiss3m;yBYk-YFE3RDtzEVA zY}p%VS}XA1$~Tn8)+~+&O0`2D-r#T7Z#Cz{$uoH5CDzN`v?|yW+ON92Z56rMj+k^| zREz(EFlBwtajN<-`(1kRNO9Hmg-OWvMHoa+K@`4zlp+!s%bh>xV#bX6Xml{ULGU2# zmq%<3#>#$*N@Nacs2q;#{ilNOd{#dZQmUGGK$S2Xx7O#j<}#+4_` z_fB4_uR}j?IX3=FMGE)p3&McRu3Ee;UaTM`crR1&8;kroO%Hti`(s`!IxX;(>>G^* zrckys=i}pX-sP(0lxV{l{ed^Y_ zYf1y<@`QoR(*8l{tW#k%D(#da2$dM(bD^xb;0z%m~Jt+(>tM>Hp7;yeE38AX ziPFsMDDx4a8oshc#3~}1Qae3OGH{JXAmkr3#5f6ebHGv`IaF(_sHV{+y;L#Q>Fdbf z=7`_+Xc%SBJF`9Qw&Jdq%Z+xV04K59pwo2gdmR!b4LM;K!ySdQuu^W3ce(>gK$I+}5VUS+_?y=W`Fd ze6V!N$antow>=yAhlV1l>waQJg*M7R@H+8<2Wkkgwl&#}p5|Vs-}mlpN9xDP6?8-x zEKW&+W}nRlxB$4(GGm-pg{|ua?!|=Ul}5Tr%;NHl4P$nljb|c6U7PSX&M3DuY1sox zD8L^Hk>8Fk?fal^=buU721lHE9;6*5!fXQ=abXR$5rwPn`SC2_yQd)_oo-EKuc?YQ1Ar;j z{-xo`Q+Bbh)_!|PRi~eT)ec25ev*7PCvFS*U?!v&zwY=uTAA&dm6(jBPTfd(5_N7^ z1F}Qg0y09LRL~c5E2Gu?$-nAh%w`R&T)e=`ru*~k;oc4%`-p4j#1W2Y9c}RTf@-FA ztkH$b+Lt#D1hp-m0gVsO{F+A*linSot9#i@{uI_OxT~AFw&OoUOn!X1pwU1amczP_H!=B9=PduN{wdx{ly141;LSU2`+Tv|0v2T3N2OnPj}f zWk$<9_h^qMOVzVRBCrR++?AMm8t?g^sq2j0DiS=5Fh?N#<2DNh-)gmpFtSEBJtgD< zjW3l!tlH>8jw8XkO>e03h`^g2ReKPFDG77}<3F!oXwTBp5Iih)zuJbzYyKaz0yDdI zCotp|MZqWrm<+>gRXvPe3Y{Y-P5(r_O zY!99Ha#~#r{0-RK=gUbR&y9rwm-8ncM|Jz!1HY_4JRzfy3U%GGl&t%O!Vel)z$&P; zS7u;$eFaf$%pEHKC+tW&`x-?hXF#kyDxZaL-+lX*5mkxL)UUSi8Z4)qFPyUpP&@J? z$1F)%%sDum7v33o%X+XWjiw>F*zo;L)fW5(R%y2EvnsR5Hq)rA>)wPoY>mI<>ZUE>Je^I^1 zjoLD@tVQFFljlPd`pieL!Dhc!mj&K~VxKu}7u-(n-cwPFh zPXE%-rLV{P1%+Q?e4+z9!bYcBHDPga9Qwx?4^~mkMst`=%lGJ}BlRfaI7*+6d)56q zpO=p)kL6Zw)gL`Krri!}HO8s6teYgx_ZgOjsT!$FwG~JEX`=BF86ArAO zXm5-iW8|daJ57(GLw2#e+WoV|PM;5(CU?HTsJ+F!8JX2<#KkiR?@k{u>CO51^85xk z`mkrJ3vgL2t^ua-miELUs@VFaC!3X@KLxFU8%X@uRPoQG@~)kFIk@|u?Dm70sAKhk z-(LtEB?NU(wMAS7rBQDeu}Lp*KKaZW*1c_NoaXwB!3 zkjpRw4S^Xi;8k89DJRc3rR|DEQBg@*E#OC!2IfC8&83u`K?`O! z_ZCZv!H|+6#Dd^Dvbud1U*&xB1I!D-cHGwjbx9}N!MEk+!JWrfBkU8xHODgik+S!> zGX<|86BM)E!T0RPhR^sZe5=)goHJYPD=q0h5bVzj*jc`_LQYj$`y8vuGMVDc43)1n zQ-LG@-A5ukH?KrNG`tTAI8DCU)9Pm|fp>#tY(OFK`jI0d%Y}yghBgQ{#4|WqgX!1o z(dY88WPLn9ldjK}Q(!oZe{!vfJZ2CTG#fT2V$kg16}flq>x%={Mhmh5gA^N+52rrA zdUz z;tW3SZ7@xG9xF^o{y4qi0KCg=vCpLKU)vg2vB3NxA97iDXU55nc&g zjBs{rTYBd$q8i7&O+M9MMr!796vL~0$KYri~o_N?i>Rm!h$r~`GD7lYm2(5gzsYN=RC^zL_M4fRA zlCkMb87#Y3V?Si!K7B1&rUy$AilRxFrCFLFh-Pl@AxQJ+AYiMR&Li?-u}-YVnGwuI zN#+VK-{5(V;Y~L`Li${~Cn5bIA!Ftd!Iy{~?=owOF`*M+O5A%mUyh5wU5!~({Hh9b zhNT(m0MSHxCv*f8qtrxI{)Lm3gK8zGRh~I#BW4Hsv6crml=9Jl{TqrzpMtnPbpP6_ zk86OOD%!@YyS+WxQ2rD&Nb8)D!0ebSfbLU7E-tV#=#RU6SB$M(#xs zMkY{Sv&5P}@N2zQ;IK^i?Vj!K^snn)ux@08$1H1Y9~FfEdb4&=8|q1Rhnyyzs@Ch3 zEr9MUce5?}75-(e7y;Ko+tR0A46xz8Vj=ruLr0*L-1C+<@zmq8xg`qg#BYUdf$vFm zV`lH9Z1-aa+iFWmv$Z~x<0=mbtHj(acr)t|8hP?~GfH>8!1MtDce+l#KeYY!gFv3a z&EC>)2eDIIyo3o>z(+XDtf6}3BW2E3;QybPg?)kcY9rH^6Px8rI4I6F`?W<#6FRyr zp5X|_SCW}pE;5&Uhl4z`vQ%MXvIcIWu$(`_Z!7(Cy{HF|kZ#WKGe!&cVe-y5a?`TQZRNscF)mNCDN(D2gP%xc~ZeA z%|su!K%NT>-ZJ(2ZX^4U!CC(PjYLRBz*EAVo&hE5&#E;aITOJqrf3jiU>R0auhX7~FyxrKJp1EOh5Y z+V!-ZhTRUH@>=C;-X=WB2OZ1YIz+5#ORIgU*ZA;;Gv%Yw@J@I1^(Jq-@aT_plECh; zRRvc~5HVII5M^mZe*l;9>scDgKJ96SR}DKUPVXPBt1X&eN20RCvV&DSQT@YWh&B4F zY|ec`e+FJ-@fo*vZeP;Q0>S^w8VW^-I5BHz%~9Jr)OUQTWpjjv(c<&%f31M}bPv=R zwRgKS!!#UK^>#N)BHy+eRYRX|H}hEL79+A~!+>(o@pX>O+C;0ENo9J>-zNUdw>yFl zZ>khb?5qqX9h>a`MF?^@EaQB!Ax8mGOyw2E=cWLYR+m6ML$Mf%POQ_FGn1R@Z`l`l zPv_9{7Xv6jY@(Z%vI^gm=X$VPZ#gpz7$=)-CO3WWt*k`)TIw5fw=pc~a=_y&0pUH^ z>Nu5W(*TL)h^uL^m`edxR{|_n?CbeOM}rAA+^#XKMhaZ`lWW|r7;zI`OTRQg(R?{z@aq2bITRl^FKe zPb6O41l6Jti}l5e>1S@7hs7nToDKo3_GQNXeAht|i<+$@SrR{^&31k{H2w3b0*p5s z#i}L|=v-BF@L)~A7!Ic3h(#!@awLqA8N@otSdpR){mo06b;*8FauenYIq>aqYUeWT zo>_f5C;jJZ-$)90;77vk%+a>qq_2kr=> zO%gQtt6xDx$ph`-D~*s64v7eddKaFv<;_Y$W`@*(K8R9S?7eugvB5271#y2!MC){& zIFN-X-7++8_tY2O<=G2TRPAO_Ktm{E70c634?YL<9sKnUlfs`OS;Z&Y*C2>4SYH&0u76e$IE}_&T+UKuLl^r!}*| z$Bu#VIdj8Fn%(~)0FofbEVMm!i2XuOIr5)zB8{ygEZp?!z8hESr5CjvlcREd^U^mq^8kGxCfwCb;oTe+(I35OR2Nt% zijeKT*|Lx;iYU^H`sK2XJb#se#-|FD5dIO2x``Du=yG?vEsFX#m2)h(WSd%&LZm)h zJnOvSYN$C00hG!!qXkwJ9grs7pxYwaErr`tkb2CdoSR_-^DQ~> z-PFJ*@TUV}c$THnWYp4{lnTMpV0#ZPqd#lFD)fri3#p@Heqn|+<2o0E3c z#e1Dba>twf?Hr|NU`o!$J&kWb zJ8b<${|xD#hPhGuu4M%1BllW!FzoAAgq00(=Df2)l)c+44Kwm}ps+EptwsY5jE5cw z5Z9fzouIe6(N#j*#@!DRCg^*&YYx04#!QCm?R?v?h?M#Hq}?pdwRfUIFn=a5^7Wxw z35{v0B`TDN@@IQGP(yel*Wg25T1dx@GiphWKR6#skdou9TSF9&!egGFd@im+b}3YD z4pz8K#pLqS5|8MkMpW^Y7j{fi8eq+i|E5Cof3BYknAgvW*{LBLSu|7MZkqlF`V@I1 zKd_UVyYOMLyO-uRJRBMK-)zxctW)uA&OzqUXWGu54jwGo6(Z#@^;$6K^}Vvam)3*y6Gn(SMvHKP++=*#6 z6A@JtsQ5olBAvqe;EMmQbCF`&*r)pxXcII&fyQeQYAM|3J^a}h%VA~>VCs*~7)Gn*F+n_^InU2VQC45U3sQtM15E0D!Uf#l=uvLj z#HU9DpCl9!|B=!~#QNE`AV)V2a?)}Q;frP0cye1&%q*5)U3O38;agXsnG=NbeKR`wu6(CfRXdA+f4jC3g*LH{;=DMKlrnFpfmZ23 zKkI^9{YJe!j&YurF5ls5N}+P+KD=Vp-N%Il6Lid4(#Vg9!L3CHg^difHfAKiBZqdD zo4#zbQ*5WzZg5$iJ7Tv;v$6Q#81;Hf}h%a>bAIq;Sqw$HHjl zsaxt>G)GO!X#{1jr~uDRPVtGmnQ;_ZwNeGEDZ#&)qlKc6g1+X?Eq$ciA^NyG{UWZ0 z46i~=U8biLk(l1C`tH%nbhP9xJL=YB=z$(=Gqi&JDYv|KvBlFn3c;$~-Wp)gMTumc z@1G0ha#qOJdz{#lunTeJ(_h)k($)luE>uOz&8!69P>-%4i(K&K4HJvCVw+ei4;jNR z;!`%h>eOm(JhR2Di9=!_T8VvJTgCU(r_iJ;#9ms_mF+aI$*}X&5K*VTL;eO)J`W@I z>K*)j|KAHtn?u0Y^>d@NdjtvA8RXm0k(dLe+_a0R3WYfH4{aZL8+VfuLnl1P<`kwp zM#xrVx6eV~_t?0Kxk=VI3TgDnci?L-VFrjb-Kec>w6U_J)6{-M zjD(YzQ|IXW^POdJ$_TiUsqwjh%eS9KyJ>^WETVU|96+W>c?(cL&jR#wInF>3kM4CGoxZ&{kfonY^LvWj9TXYWIJ zR@f~j--~KQRohse2ncuozSiMuFqeIwkQTC+drvd*!})#FY5NZm+=K>8`Qa2B+H#1Y z)E5&QX@_Vc)Q~DUCZ@j+wM)<2#(j=6>GsE^jbd9-T@a!V|M66&pV%$!$ARlw2-n70 zd?)W}P~$9WJ#~T`qy>R1Y)s^%!3VV8?J6EwCZ=U3o7@VTH$eFDrbnaBlDvs&=VF2G z(^Oq(lFD{?7^ZhSAKhWgalsf55?(KC4s_E;CGk>^h=--!{+A7EN?tfCi|1fS;(E}y z>*ax(3eK2!2<6^R-muUtr$$*3tY4kH_WvPstK1fq!A_n>P$LZJj>&vPjP==enQqUA zUTp59m*=A`gl0t^X3!tyqY3+wX<*lB9&Ex^AZh`mv-|25g_6Y;rH?B2trp z%*iy>gJO@l)gYd_g=JH+^3jkJm}3Tx9)E*x^=VX_{9C)Nh4)-9)HwuMBQwsd`1SSd z%D}YgLb2yy!U?*@``q%XYF#cxc#rjD;$caQl}?FvS&E6fGNh}^U!RcH2yOHiDt5WK zYp)cfaDC6f4N~SN(ciBHRpJ-8$#X=XBHD~ykk2_z?31H=x=p?UWXUC${|tb9V$8nr zxu;*XRF)GGLc>5;^Zx4+yndJz6f{3H>5A#cb}lB}LT@0#%@`IJt{~Zg-|9JzZ`o-% zfz_bxn>$JK`V_EirMp%{j4T)z1U^T7h%-4)NiHb3SW3A;CBTwHN5XDz2XxZxpW2e+N(UR};;fvDbtyC$>d`6QtFXi&a_T60!GM%BxoNU4PS38|gv`*4t4$E6y395Kw5b4kGt= z!d-((I~uuI@fo(VKP^VFG}#;Fh|Y?Fki(GxYKWW z@K4-Hme5i@{+?VVWyMlahB|K{KV}OKu?AQA;~ePo-ub_ z!mW>F))R>GAtEz>xEo2aJlfl|q#{fc{Q7cz&Y;KeHv2Z>)`X&otK1W!28-C|w=i3l z>|oM^8V05D>3n(ta(ud@+Vd0oWF<;i-l{f>Yc*Q>6`(;!`pYfD#^k-9AaZqXR^7Mz zZ|xYCA;C4vA=9-BG=5dV)eRgzmayH_uN1Ho2%kHeq*^8slSU!HAM9W-kh%e_fqXXx z*0~Dt@%SpbmgWXaLeM@KuP_sBRk%@<%muXH1yAh^kA~00=A$e3Yxgr2a~8SRlp);; z=oS$@sJ*0{R-6_AnPw@MksQ-HM>HbXu@B=HOpu$VXQXo1YR~Iu)iUT`ZKtWCsN&?9 zhPe-NjO}Brq$3Udlj|d?l^qp9*9d-5w#wS$z9bz_Sj^Y^G6g#Zf1Rf(US zt$JidsONe2?Au^3+gKFi;FOr*x?O*#sa4QLfeV<`zrfAjY+P&Tnv~$G1VP?xHpY5b zZ5J2!L?|Tq@pf*Dj&q`Rw>PdecWrN+M!T2^r+khq*_$?VH^`GZJqqnVpbL%AMVIxl zh_=)6qB1LsdEf@#Ps((t*>5j#cx_qh!(zkz>mMyJ)@#@g2A! zxJmH$J#@DHl@?#ksMzX@fueYMksv+qOLM?i7g_8@SWBcsp$5sx@`HT1 zdhZ*N7qvoBC#g`~UkP}5x_jA8$|nHzhdrH*8mVwcMStK$)crD5r+_boQ#nt;fi**4 zLp5HRX$h4su}L9U8%&d#XALS>DuSDeCKS-E;d((vf+s{}0KTHf^Rim)m=L$s*?Qp1 z`-o8o!YCh!j#SmYuE-tp?(tO>Q9-un>%&5kjJ&`=LahUY@#mCf#GYJ-{p*weH^zkS2Pq17>2!n`L<5D^8gvHunSuCtg**Zb62-iOEiJ< z%61wnuAPD7;>Q%+<-uJsHAO1wEyoF@P>+)GRDVENm>m6+?X>5fTy~Lins$Jx6zh2V z)miAw^O#WO4Tu!1B^pbu%|}}nY&AkhN2yd#UFceTpDtPtycXG6ca4BhRk}G^U%gp? z)Mzm6r8;>${zI04*M;{e=uRocS++d7+F+x+R_(rf!Qg!R?gEqJ>lq?L%72}LrY4n+ zc;%H{^&}UxzxhtfBV%7cl*ZSQ@S>)(4emc#CmtZf;pTOz3O_ZSWDIhYT^>_XVzC)_##`g$z%HuANlvv#+qh;Oc2$ir8+ zr?i{D{n2)QOt{ATI}%@5Ltu)FFJ5Tdns~0WvmD-3O?r<{UuNH9yID>{VouGPpIwXp z40mDGp2VQ_yxeXvgnGiRlXWE0-~Y1b>qdb9AL^`iK!E*R+p{pcub3|+ac*J4ppF@( z;(cJ)XF=slP4LM|_z@{hkz?5~{)nQvLU-7?2y`}HXCJ{`r`^PIEVC|_uWmT9>x2LQ z<=l$zOvX(PE^#{}yP6=5#{_UOWNYjv5dI;Q^_D8vn`MyFqOTrAE3%C&)B-)_dL7x- z`B5D{vTq~mUgalEnUq|SBRVbM@lSr32I{w$o9^CO!Ma)J-v#g#J(k*|0bXvhI&QW5 z3(oq)I>e!Rt&6o@`@GaCZexP(%p#qheH-Rd_GXDKlI@fDqOY$=e(QDCd3EpVPd+rDN1#AY+Bfzkv1Apn`iP|FP4KH4@d|j7$#}puVo% z{6pqRxQ>%d>>K_!sCg(O%QNP&)aKphFU%peiY>2uIZ=h$i$h@DDGAFT{L1%~xS6ye z=8;u1ij1p=Z_IMPEimc1*w{!_nfpBBZsXdZYR}!qq~72<=1|&iU^F@FSrtR<_n$y~ z_;!ND$x#71qKv-{j+g7udg1oA<9H?_VH4tqFAH zq1A>>Tp}kCQ%6BTuCJb86af9@Kx!;&W(Rk9P37Why)_7&upGJfyyUyHS4$}!Z9f(e zd*0_M_~*iuLHF!6lo2(o{-pX+^pn*394}XbUzg5r%x?K{<3Q}_{vw&I3=ww)mYR`y zkeZP^*1o4LyGP`2%?Rx8Alh+S!k2P64Vzn&Pbw;2*)jB9ct2W`8ccJ|lD~bOMys3(UJmo>N=79M<33-bHw6}f%N)3=NlTN76NNWN{=YIw! zTocbr{T5lfKdzEmj&rKmQl0V{u^`;Gg5)k<%f*%EgS>YEkRwg+wnqG;v!bR`!}D@j zGhLp?sKOl7;lTxmG__b1XyLo72$Z3)S+rVyM37@?gv4}icboo(q*dTf_Ba@#y ze{8o3HcbqWQ?LG)r@?J5S{lgPUy+!n*8u$mZa5W2MD#yf1!QwfIrw969iQE+%m09G zk}sv4y=fZ#C@<+Iz-Q?#ZIN#~Exku(w33{f`@gs4=eB+XOlN1-Jj^mE_uNH&@|Pz{0gxe?Db_8aoCxY;+=9V@u{r>E%L^#>^`_ z~JV;Y_8pUenvYK`}c&BP9FKmGa_95DfsLx1CKHc%|VVn03fv#!cEWqsH->}4Q z|AQN{Y=I#M5atrVdlr-QZH>rk*LKq76L{}9tVz_)*-TvZPg2KV4j|!@$L`u&QoIFBEc-e=8>?6}vz))X2n@Vxd6tBbp()Ao6MFegHL%dDRvC<0H=U zl~0by=dJDcXO~TMGI7smIz6Xsf#E=B^*Fb;J)VL9;`xuiNgr&1+;Azx`D|eBBicku zLFAjyTWHNpT=7gN33~%kmQKzu^M@lzEGOYGta_R@EwE&kzCkeHb`Crm(n` zhf~e%T>aM~DY_YADZe-{$!eUaq_gknj|DE=I}YWFBO3!j zC+r{1Typ13tE7-_D$+G)$0ZJH%eln(5&C}z{ARe_(e+l~HEI8Ax$sb7taNVakJ+42 z@mD6VNJVc4)z*+QJR8E7`Ihn*$DbeyTRqe#v@!^q8JH&oq;Bo#WRj7U^NLCGHo|{G zj%)nJjcvdwY8o)G8DjBMPTT$6S+Ycpm+mW|bAPA(&wzu0Cr}d@s?770iyq)gtA8_j+|L^eQ1%yhz+t%yq>$W z43;j0Wsu9QOBV&1Nil!7cFC-t4XkAP#OwE4%1q1ebzCE%kCMC+o#Qd5^Azml^=BU9 zTZEw*)#+;K8dEOkgiexmD@fMbphhf#IX3&T0J%nkd$;cBdd{&gE84XfmxTR8eBs&l zt&n#~>gd?CP8jk|8ICmOB?jhDG&6Jze!a=1D|rOG>g-dBZ*e{25&kxEMTx4LR!w znH?FWD5)cMrT4b1PNh}MV|st2kp*#)vyWiYh3CGDtfQBpawGG_C?oHd!~5fMqO$Zi z6y8FS8eT9bQsUO`uAoHv+Hsw*D6=bz)g^+L3iJ3jAx~WS!Z_+HT?HTocTx&M91+N8 z{xIE_c!aesiZmOKiQFA=sE*Pty3rKRrHF1YKLk=mH?IARI5sVITY>(V*B>VGiLGM$*DNJrH8t!ArE03#nq@LT=D{$3RM-!}K)C%RZ z1LL+4=-b*88!{;=F`K|#xazDYqOrd6Nb?NjNiDd##6WsFiP(ts1}Of>eY?`)Jg|W2{A6x2?vu60R39KpVZC z&q8TM#J!qx0oyC0$GwRGXV62Wyzm@Km4w?GnJvmnw4FY52$I5$QV!5*Z&Q^HoZza~iup}3JyTC_k{3V^U--Ff7(?|@_c@o?f@p$0gI zlNI!IM(jYaPf`NcV-g~(aAa$et(19oKA*|$MgIl+062!W5{c^ZA99t7JK}2KVi;Ok z0TS1tFNJ5s>B;%C<<@XhTcfc%7m1Lr{qnD#SfsEfCg!=lBt{bGOVLj! zjUaI3@@r8-f)f1i-U8y}kL*@|4)FAfAI{mo6?8Nn=P$xdR5<#y%uEBN{~vTx{tasa zcG27|&488%RB4lbTJU~0Dtg)Yai@BqzG(ww7_4WCxfUH{tDgfr85ftnU2s2haKwT{ z>Ae#DFPWAlyerx=T3c>?r?E&8+3VH@io0!Wgza3Z$%lzO*P*1~Xj2gxm{&GV@h6nv zf%{};9ErKP|P8YQ& z#5TvQ-}e!-owGz0$4?ogWBRUxMs#-8qfw#77^h@R%OQYC>?O?BjM&_B*VAF3kQIgt z5V8;9{;aR@48XZ91bACK04s`^F)v1!5Tkm5ar?gi!sWU-3lbS#+eZ6=5`RmY@aFB-Fpa-KfIET;|U}We0`mldrP{4XnOJ$B)trw9v8z$o20+r(J4=xi5?0l?c)H6j? zA+t|8tC3J`LW$70swViuravQu3Gur>azTkHn0q{^>Y+rpz}rBfuV=4y?V}Rj+|pT& zEXpPsUWDd)V1h=96Ih_@#()IYuwB3)!QGwXg+Tn)@r%=5vQx89kgjQ4&+U;$5p`c$ z{2l6ST-&RuhMtO*CFV8JP)xXIpf$U4{a|)I55;Xy9=Ge-@oDO~Q#_n#a|2^}?(C%v ze!x=8-tBJ+73jOLKIUDjR$r<%K}?U0q2Yc~n=?n1Jf3m})z?bz!!QH*oIo9GgO7pv zIKgX5M?MU)8@hsTn+D$nD-nhKkxDz!PAe+Q!W{QRY9MbAiYvAj zIng7*NBeg-{J9iwCiUfv(q~D>#1Q@2hlcGTy{>q zi9Nu*cCi7~5q5D{*ipJ%Y@>i3I&*1qTi-NI(rvWNa%ynp?0S!^9-GLr3!^?}Z)l+7 zF2v3Y8K^s)u;hfU`P`~`DR=NN4KAr7+@9YgM%|eA8;OYYZi&qMb!b@`BRGPwQQSsK zJZ|aw!BXBFrTw9~U*3+@gpI%2&AVo>+{^?OT>#L1me>0OAEh1_7l()HT53$>1nA-efaoMV6Ecsh@ATwQzv7aTNY&c zSo^IB<{6m21B7E`o9pMTQCvy(EsAWvaC?vU#T3ugm2XbSfi}bt4_c(tDm4+eU*aN; zYeb0zyHKXWZaE!++bd7X8uR0yjF4WIq)yHbg3g? z@77b9Vcpv4!K~mF%Qhwd!_}qn`bmLOkyk~AV;>X(pYeB7E|BNt=J=Q4E0rh^R3bBx!&KUuH=-e&IS0Y(k>UD@0T1H59r5SFQnA4UWYozEav~yhoqK8o(;TbBo$YI=#n(O}mvP>&&)% zUqZa+FHBcC=+z=&TyNd=IMWod(-L`&P19T`H#GnIJBqE#wK4aO9`+FmJSSg1`hS~J zFKO`i0VUFlPwF6Lq>)Gc`p5)K`j9+ajdJC-{IOV4&<~bGW zP|?M^Iq77qaN~X%UZL*IQPVWb6q5jDB(tw!_Put%d5m$bQn%C8UvnFwmDp+U_N@DS zesnN567h?!bx^2$lVB;e7VwcMsk=C`Hw2>{c*p6;Ajml#L_-XUF#>-7)o+X6rG0X3~N<=k8P z0Fg-h>xZ-BRr2<)SK98z1_7T5DVWs?m)ynzvqm`Qm>7JCFpnytz4m0(;5!=ph-f!F zfF^hm?fwc6-bCiAw=k=P9tqXka1tKEBv`kbD_`C>JY{BhySMb{hSqPp zJ0R2W#1y~6Yb$pWarby1*Tb_L*H2G_mzFdE#fNiu7!PC84+t8WV`lKd%>yKI9^5ol zPz`sPjeEG|%ngb=uQ9VB112*?ly6K#RF+dJ#ktCT4S{NPwN<=5Hzd}ujfyiL&x5K3 z7Y^S+0R1_ut+gcw3HLZ@K0!5bnPh>P9;X^^@MsB8WKcLIIIi)4An}ku7UvePe1L!E zALIcP(2NEC>e$q=H1gA!)+)R|Ap>1&evpXNLhlTQl%>SPC~vIBS1snG=K7yF{xDOZ zY%&G7-;x&G%qnw~a$~YS-4d4nVA!pSOPNNdxUy6(`I${g+Y7E?AYtTFNrT;66v!?c zy82C9h`TT?NpCp;SzJf*wA{aXRuMRPyF$d6J?w8>M^Wzg$-{;s2xG33_QglTDC0Pk zp_KBaJ*iX4B~G0tsxqph?T&Wj4u*YyS>7ISXNl}HeQwztr+OPdS&6@)s$=RRICS-t z1EGIe$1P;{QnVH4FV~CX(N3f?!(VhiZ=&eraF3XtvqPVIxTG}fGo=K>Dng^;64ztg zEpbgr+equD8~V)<3BG?HLT<6%89zWc64U1QCDis?NFJq zo*yq3IegNKd-pdkd-%?xqV+`c3ykNn7$R2f*uH4*mo=SDiz%}L_|d$rvNZBN?#C-) zDdU6$`%mN}Mw8Gnh-j|vVyZX2Y%2S0nVCFlC_E<>8z%nW|CZ0EJ2P(z%(Gm7{84C{ ze!riHImJjPP6m6f*iNg6Mhx3d`$(cqd~%#*UX|nu^L#(&CJpbUrEc5pJRMng2rXAb zJyqW55T8~$8{34oPc9K;CC8MsH?El2zo<>E8h=Sq&qqg`6oxY|g_%}1Ms=mdTX{ok z?>Nm=HNz zos|3ksCw_Pr2aR2ylpllHPdoXnVOlJS&kgEtz4z0<)SjPG(|KgAeot|DQ+_dm8F?0 zC%C|kxo}Su6>)~RktM&=`}6x=-|PF&;W~#4IK0j|ujhI0=f3aPGadb%3w!SPJN0DP zZ5QfX0BwZ!t0Gk3MGGDahYP-S$*JulJ${?=gj~` zF7Ccszk{9;ClZr(xW(C)NZ+trV=o$r^Nok=*FImH*RC@9vz*$3L!_ zS5OfkVCA-X(oRn-$Hq$^@vVy1G3znHXpO!eTZg{~hyi?k^A}!bXIHdF-49VNwM2$R zmsP5Y@}9!AV?9?wu9s`b@4yBws?wV%twN|Wij+!8c^ncF?MdUAKpzIN%u?)?njN{49w;c1V8FS3FkiPbU zcBi9qt_F7|zh&L%LBPM?0BC-R*8{4gKH!7J*pAIoEnt9F{9@~&P8?|@4FCDjX3^Hq zJDB`wjJ&u$=g!ukR;}ayS28H#4Z5#@>@Vh(4knv zDvBjnR-(Lb{`=<2Emx;Ug6cZp@yNY&QUq@UK=^hxXJ|#QSrZ@0|xH%&xk79!U?^_4a{Rnxxm>3+9k@%1gd z=`d?_R4@x<j>vpoIHw->~$f<9-%ZI-LuKXXckb>U}0j+5lMx#%lqxA2a2VX$j z!{F70PRRPEKJW93n!>}@pkU*(=-iXEtn7f_IqRfr0PFGgchcKBNB;FK9hGP5kiZ8I zKt82t!{h(H!A4l_l7px9$^3c8(`cURe;4|ixV~2O+Bkyy5VQw}xs;B7nr&Y+vge~a0UXyt-I!DZXuFR`+ceam8=VL@cqR+&I2? zE=Xr`y6g%!oor)%G%RQ4u3?-KQ`*BI{vj}!@TCG1IU@x>By_TNT`Hk~u7L;>GI1Mr zrv1v%Pw$voo{SA~#CjiH#+qWb>S)i~T&IiMD#jv#yDZFThzztBu*v#Sz)0eLtc`!( zhG)`W6wx)T!;E}0N#eje3p+5s@En-`>?*x%tCP3!^> zzu{+hbUR`!0&*2zHdz+pZRSG0%qS$!JedLA1Gnxp6?h(%`cfy?{$UTHd_^}fYp8b3 zgZ?}_OOWVK-8z@7UUNSB*k9!KYNA95ZsSPO`holkae!!HHa^d+_B0KpvR_?GqH(26;UDVf0W{ZJ(s0K5zKViGhUPty#Jt&>i&Or77#_)}C@6CP!X zjWo?2PF~Jh(8zzmlT6X}#C#8(9A1-B*6#%eJX@Fg)$H;7RoKo8CsSLNr0T0B=*I@y z#w+CFi}8}@J3aWj+pM4PH6GW0Ny@5MKv#FNTzQBs4};Wo!ynL;k;P3>zCNpUJ1j!F zuFFsW_iG?0s$+3)J$+v*Qd4SurToUr<&84VLQ!f9Hzq1)Dz1n;$1T%23Oe+$J48eCf#)i?BzmM`)xDWK*D!8Jr^Y_;oUs!O$ZT$j`EZUefw zp5S(Z8`)M|;wgDK3ctTCl+a}#$w6$I9n>1l7Zp_R5EPms8*ip@VVcX-N?}3XuDg@& zn3ZtGOr`Ta&Z{k{%fXF`0#hF?^x7dxR2$n))=R=&qN;vlIeBM(WRj??Tyug3dvwxs zOwp|Jq9z6c|XwSKaUq|wxyK>2<< zgjtk~$Lv>IdmRoi?QGNrc2oKeu|PK`1I5IGO|7tz+!JD~6!}Hgb&9#X{woUX3>?xg z&RD+-YST25{-R6f4Y%P3*5#(7@mNhURz?2Y)el@HQIze-5+orR>;^GcgrAe;)v*hE?x1w`o~ExSZpntJR0j6&m-aJg zNZWqcrxfOkaC_qI8FnD-Zw96{uzzM}W)SM`Xs`7}a+0Ut$1d8iKY@c}VUqFHZz7aC zOi=()5PkAs&uT?b&Vk)O3o!ace7P%T3!umuTLmoBz-_{c@Z}y;HjF4#b*ZFJ zY-3%LI~IfjpA_-Hb}s{~Ug$Lvbg4J7LV;|$dD;kW=b8q(EtqF);FUMn&GMeDUwR$H zdgSR92p#qw*Mn53$|En1-2>|YSOX*t^o`h)k%w7BncG&6Iczn~*Q#)L=?_l*?CCe! z3E%#I`(}HVYP4}~ifUt)e@E6mk|8z}Z%uv{%}`3ow>I`SX1V(AW)p{aNyMVRk=aj{ z5vqNOGghP;?@n^u?A5M7`T`6va}Q!9&~c{ORXR_mtKi#Ird&rVkC72lsIoC8j1Wdu&jT@Y#LheqYZ!FJvc2VXn{KqpzLyorUO363R){+xeZg zA~n?)mCZvZ&vM$^1CF`MczQV_2f7=@%c|j(@z<)X#!6()VC#Jcq){2Vp%>uLwDKAR+*z%PZ!OG;bYtAeK68&H3i`h4OzUc$?(b;2k+r3gdB zKH33axzV2_zj3}ag=awQ>uA8wq@O?mh{no*_smbPYt8GDy0faAT?bcv3>M!O$+2{d zgaku={<}RlBYUWGT}}J3J*P68>=$MoV=nRf`vRVXzZ3k7#|N9Dp3yG1<~+XP3iE%# zAJG)|m5W#J%|se$FH(_t)iU9I!Ct~@<>J&8I?DOgKhbonHC7v?CvHs@FN!U}o?TRv zm21NdvGZW3%+%l4dz3%whrN6FLmz0xED^uyNP#_{L8te0HLhxzdCRHxTtQvctvG>y zE4WD1Yl)|yUG$2DY`x(HA)3~8&Gv6Rvdc{Zmdfo2e$s%j;0>ge!$EcmRkc2DOF$UW0xo*ftO%`+iW{HWS6FBYc(EP*vVak=Qu+29U1#|7 z^}%dvfN)u!bNUI5=7UWnbX*#$1G`XUNlmptANVEYpJR?i%v6+GZeP`mk*~h2v2E6i z=_oCDRDSdc7!JJ&2@DB7=AE15-a`C5fN0osfECMXJRBywah5RoppzF;gero-ADh@0 zmHKN1UjB;--J2359#WJp~&y5~tK4xs~#Fn0Fu(`sCzJy49bC>elhH z<&bY*b&)5u2}}0!;w-K4j*#=)nT~mJcX9-xlWdV%d!=9MQ<#fyT6u*(;)S3FQjP z4zGQ>-K4i(A*Z@%bUyH$tK#BFje>KZGn_@9Li}1vQxRva?{c>u7)ezZXDI}av=D1| z_B=`5^KZ(_-$`Y6F~m(QYJG7Yii^d<6w#QqQv5@73r#I1j7#3N7@v$J9wrzABlfvw zR87n}k?AC6?e`Oxto>8LzJ7L6#)!KZ+`=F5ACZBy&uS zK@6fvL?PV>l-u*Gdea97Sn;1q>8tX|^i|@I(USec=mtGWhLW5uLvhRcFjsLz^vdGv zmqthhpOE6^*Y#Bf7;TqIWnPi_u7N}}Z119WGCpo!eqvBRS##-KSEKk5-!CQd1kIvC z9Y)MJ!a|W6{Ei8PD)GH)bzL!`bcB!MqTE}(v*Ny#cUVwIgTXxyxS(sqT!iv8u&Khv z4er#+-G6d!WP2JQYbpK?lNXmv6U9icu7-%(Nn7g)yNAxf8aKDj(wl;wI_IQGeUecR zY^t)&qWG0?M1rx8M25UKhiSWWPK31Ivl1L#Z?^aYBerHM@s@pwCFL1xasfTbH>R4u zfk@Trc?%89TicYysUH0-*hPHI)Qa~HV9J79pbjqs@}wx8Gb*1U3F^5cn_ZDirLTq; zBvI8rX50jl3#O`irrHr`Hb@h_Ylq7AMk&7m~l#=)eB&$&QGadG{$a zWp(61Z$C`moRX5LMj>vz>=m4%y?d3p5PIHr89WTsw?k(^~aFR%1E*Kf=`6Uv_;+jQ-ux-?O(PJ+~8N;2Lch^ygu z7UAA0SwAX8P7yQ5!D?73o!ZM;V{u!F4g-!tgr$s;kXV9&CT-qW+`6A&a1!nWCm*4_ z)PxHivy&!g-SlwNcSJdY$(l}+1Z+*8|F3y-0~@Qu^qY*3FzSS za1wxHn*%R%&nZF4c$&B7q7iUU0jRbR@B*OPH|DGXcL^XJ4GXH=%UQ|xX|Ou)z$&5? zNPVvTCC;W_6$NAvJ6tbtR}6Ur!y_wqW{lfoq#$4ROcK;- zq8wy~Do6`-6aQbCQ;_I+-q)cvboAqhUK|rGhF5>KV*hZnBQ=Z*-=VFg-pzS5b9<%( z&F&o^4nQyLh1xQq%1A(%(dz6hrCf;bW*PmMocF0s(-N25^0dn0W8oP8^fAK75Ab7t zUBGA0pU%~W^e5gSBN7=;0cQy{{d1tc1xtfMpPtpH;9-zM;OkZT(`39~)G&9q-{{-Q zTZ)UVqiw!lO(@p8t$Tc5^Q$f^E-naD22Qezb_UgB+*j||wI_w;tkyXq*ZHS@K`}>I zM{3*CB%`Q$eG+=-iF21kKC8P0yx1Ki@&jYRi|((v@JbG-O*z z#6I%O?%!;7;aTzfB1E^GENO=Wz(>)Oxe4P+3AdfnsC6l(_zdkg<#)qR1Oc>%A2{3jVowm%m=uicCM0} zpFFba1*yI9&<`1rvrszd+1wYFEtSKcxv- zVWYqwqv6USQEVr>iLZf$`cL_XBXaohG0Auv!fR`psYG?8;5e$=o?MJ^oEC55*@;6) z>CQ}-z#OMZ5lKSf%uwZLY7@CZRuL~73;7GE!$a%aO`|(QXChI7m9R@y8SZsf4mkLw z^fqeRcK-Q%>RhQKP{vAhj2rIPX6Hmz%U9*fYQepZ~DPK!*npD8M#`gOl;CK)7-}qTMftga2SG zE1icYiQ2ho4=FUlx>UHNc@J?$vD_=YvfuEJ8x*;2IQSsU(j z^HyJ_H|MmVSjA?YN6`9dV|zikR)RK=cRugUVrj>SM6Fm+krR6gh)oL>k5C0I`tkDO zTQp`E;^TLrl{{K`S7dMoP+Z4tBsA5|PCiZT{x1U3ho97GTM@l4E}Az_A>zl)P6n0% z_cRF=)!Jb2(8G~F+_ZPce<`(Xlox+*OIm6eB6{3~GmJDOj;F_Vvcjh@#f9m$;&{?8 zMH_+YDK_uP6ttd=!_Cs1$C z|5E>X?j8wch6VaXwabW*eV(|X$84WchqSZeEZ5q|zMNs$cK`ut+Ru%|FJ`ti@UMC#_xHN;KLQQ{+NE921Ho4z zRMK2xk;r?X8Q+f<`aqCy;>oeD$v6QO3Q%@^B{N~iSHHZb)U}}YJxcZB5T@xjuZ0(Tmq|GLDVZgM~Z4j@G_Ai!D%;UrK z>^w>hUcxIcsYSQ?ehPy~tJ^cQ&7%LX^lBR&yT`~G5h=FmF6?h}uJDW45l?w7!;Q1zK`n1uleca}MObj;)i0Kh6mJ-o}y*hb9d` zEC19VabHymM%NSbW`?{Cz0ogy(<52R_inDjUHPR;6ol#g+|IzgoD$i78?>rE%TS8* zf_ibbp896}tZ$;X;@?Zzu9_KF7q=x7X9e|UBhoI^jHg&2ezzJL&@k>{Gso5~Z)(j8 zML=yfc9&yL83bP8J|0TbP+H~Hkn)Xejdnzn;(nCvx%gWb{CSO6;QW=fdb(9J4Te9a z1+3#;@s>p8TWs81K=^X$_KB*LKn!tQXvi0bMGp*2k4-}yo76k!H)1&}gVL8&&_s6= z*)O9Au=aehd*@F`<%?+AT;_vKLj~y_Y4H=eYMWh*i?5r*A_Swcn**kSJFgV?qY&ZM@90+=&6nN6O=qb zMEADn2J3=UD zGem-2*^8$cT(Jj&zLn~S{f&=Q;+X%sk=3W7J&z2mj9%eYIViddcDX~I_nLJNOuC<- zH{DFe4`g|0vfWQ0wc8u26@w5Cid6d$=8u%&x+UG`2Y?vnBqN1O3m>`SvsDwGF(kF>0!q!F=Yy4ylN>-_zXp_uj&Yf|<_SwQtJ zeG4?dlW}Qb%#oxj2TZu}+q%OR69$pJYZf_Vh^#E!f zK4OP&QuC#RL?*k)j6MOl3m&seahJZy0R!#Gc;tO@L!LCyy^a%p+;TkqHxd+&d<`_b zMTIHE=b143Zq}v=1+YXWJFnPZ-%S4$hPbkRjfH z2A-_5)SZW{ZMLfSQbOeER5)@R#CDXR5dZEk*Hb8XNE!OBf7)@SvT@X8I83cr&ZMsg z`~eHVotI9NV3(05WJ`#SftcVxA^<=GrNg7sHqiN<(vkCY~_3z8~;qQsc_fX!-A3{NUS| zhk7&0z-r}AgJ{h-Znzrfr+fmATIshI4EA8 z=roa1%9LHE7A0>P4{2k^S5R&bfL7Tf(1sYdA_pmFydu>4)pUX=-GIKJ^yx6~^+nlm z*KAK;@j;<`xGoDn)`{tlgj0d1J_i1Lajn)sMMFTpsaz1%h`Qc^^506WTV|EX!VS#F zIfgZQw-!-L4U(rNVs4(5=KECV&LE_wiFT1J*#)oS_%{!|Mr*HjGh$7+A_?5o&1Ctz z38*#DETa4jSBG`RiFzY>Lsoa|Z7^4=#{__mIqWv3P>MzI& z{7^;nIM`Vf86cC5?dE={d|w5tY(e{;-0GK<)8KaeDPb1;W2%135&IK!O{b*Gfyd#a?PUm!n(%cXEd)(;SQv^UY{5!#p2 zQ6l~|t#{3|pBF?o)+M)om+jxVQ0%^|x_Z}uVN%ULnSTII$2>Qu3Pc-h^Wln)b1v$v z9k#QDMv0r+nMXbA;?{SBWyDQ`Wi7Y}Fu5S(pl2z+i<0cgGH;98C z+Tr645P~;Ywz@Be86JDmP*;Prza546c;sWs>Sg+*FBP28&LN>FdYqz zJOO8C4L@#tczLvaxAp@$yMuO#Xz_L{{7b`Ey-Jt#;$5YWn*ecMWUgRd5YVuCc{ijY z?*zXO(Mg=rouBT?WIpTecm%M>7G=ACs-L?ZT?x84hdO<2r`^4?$LY!qvLu(^?&Sl{ zt)p|oZ(SiG05T2zAoFCiYvy9v_rv*JgzPRT{?a$lT+5|Vw;kNg;JzDXt1P7XJ^!~@(|P`_};*2yUd)lYgBhs%sFR3B&gTz9v-BZ_n_)Ybd~(oH>*BhWu8S>jiIfZOLpBFTP31EFdx4qr?Z&Fx4`W#&7C>Qq@|v)f5dG*s3Uf0X6OX}d$FsMycaoWjI5nV~p6<5wZG`^!QZ-mR{McB=i7oC| zctLz+L`uLF)%_$J_}2z%#%cMHf&@X11V^sshBzltB!1LU7{!gSyF*=nN~H;-t_7Db zZnZr8DdGBo@VO7P{5jI| z+$dB#D{`wJ$*Sf9UGATLtM4@DC3N%D>Aw*Hr%o15~e{RY`}!uv2*eE zhaCQ?bXz`kJZUVJVBCT@=5DAu=*;)5?uC`{iUS|nbu*ri2fo>;1!`|p8-#O0K)?Fl z6J=^Ruu)y6RLP+%CmCW58bE373nu~w~ z=hjGHGTv6oE(K!M@mGne!k=s4HPhqeGUzLpBE6P0uXc5rN3Z(>4fG)E`^+w(}WYKgL|F?*mzd z&tG#3tl?Rv3eGe1o%o`1SMgHriN!q1#5b7tORU=4aunk{ufWRgtY`3z#h7kNXd*K2 z;oT{nCh}^*jVU={h$l3h^5#S8$H;R2cYBuNaFeP&-%4d|%gKH!;DbZLUXo4F@2e^~ z9;9$euV{IvKA_NBrsiwywJhxN$`$xB0*PkF${WVhv?ku+N% zyr04AF_}1{2YL7_!`FI!AEy|0_vBgqJq1swdmxxoUvIYBX(IL`SlV}gz5|nYYa`Ih z^P@~4!n5S(%RVMcT0s78Tluy9@N32l1ARpVfg9NW)ou=PrsfPG9pIb8W!~eEz}L2ic8kK*qx~o1CiM#D@VJ&`e&k>(HOa?{dcp!4 z_~MzH;KP{@dU1o~avOc;g*gzw2NwMYt@i9s=a9>c9U{kveFl+lBfMv17z3(JzQ=0& zwu&0<-;129@T;3NjJo|Ko=a(N^2idiX@dfAN?v9UoQ1TP?Sq=L{bdgkxtW3}i*f90-E-r`$79<_Im0%s20IVoi52FCya zemnKzJS%?cg$QIAJB=t%_D$3$A+y?wQ>B#vGOhS>tHbIO{<$jk^@FvgEO<$JCVFP~ z;=;+SfI5wj7so3zD7`Q}&6LS6+u6f-#P|;Tt~H zTd8E$j4Kdywg95i#G{)yYO0KUC^cQ??5~S?zubvD?3CU%dXu}w^KC^Bvwt8)e~yk+lXtZ%zfMqkW|zLO3`ck&7cqz|9TW>>414WQ}l$N41;DfpD{mq z^i9HF+mbp0>qk`<3Tidzd+#=Qe!paWqnACU3Izh1p!v-)%od3agR{t&P)zt5|4NJH ze2!R9FT5^AJ)3M(ORI^6S``2)5rZcvXYHSFg%)@F z3x0H8n*nzcG|%|O^DPqOUV&oO;kcafAnsv@sJUgQ-Jo38uBjm9LmdK_c>BCgZo@~( zvVohT%SzjZCy0LB=LNSg^~Ufe+&;O8;BzGvERDbt)|F3!lUgTz_662$xH~$Y+Dp*W z?b09gnIUv9PE{Rm>btWd&3S-aKy$yA=;^{;?;gz#q0x4k{abyYu{kNf^^p73>JSn6XM+sU?yTF2po5-(;0OHJHd5SpO+D@lXYCc!{6~RQf8c+W<-W zZgfTgromvvB}H&{(KNW*t$WS*rXsSvK@;6rh z#8xk>uFPyOu4=yy7;Q?+^daTW@myJcV>c$}HIzZQ*Efk)vjI@1;?$mSLkb3-wlFzl z6SVG%FOQe$*IR)@T(44hoDh|LZ;ISHIM0w{z`J~HuP#37!ny2_WGPpnX5Z^X^mD+g zO1p8e9juTgdEduZsa7XLUGTBY*0&K)D=geaCL-`~)k+4=W?5qGO7FpIwzSK$y_}+I z)H%Gyx%-P5vqg+xqwo6T_}=19+|O~$96WpO)M$s_#Z4z>Grl+U)w!BX)U+yPL@Md? zgJA_9yLp)jW9k=BZ~Q9JebJ>+?QKeIiWaZw$J9o1Zx-WEJi%LYJx>|l81S`Cl4DGt zTWW&;;AET~cpWC_t{}f$f28{{#cP#j{ebiAm4-47vt&APQmxp7EQY#LRqCu9WPDcT z_XOeDcmBtSlj2i&(lpPoB4dC*Jtd{fV@|zU6RhETjZbS&=Sn4UB0d^d2cKumy%@4p zQB3d~5_?&7`9j(=b)eRcip{PwxIOi-Al)*kvLxR6izO8QmIO~m29c2Se4~!q1C>VH zJDZsvP%*(*2jBfxgSgn)O0iE5@OI9L8~30I0;|(Q)(W9TWq*7x@1`~e??-a1*zD`I z3ZcJvg(>6b({ujr$6>Ap{FZ%Ud6EZJDM`BpRHg8?psfs4!Gqb6^O_DFV#K>(PTf83 zIgthUOXvfcv$ox&<;bOi(Sh)p^NgNlmEln8_4VqQY-W;0)wuRO6zh&mH0%MJG*fka z{z&o<5BV;Up5@dHpP9-??~{Dvk;Ptr)ogh7%Ia%UFzMj$AO`{{`@UR~%`IMC;L%0p zehqMIYmCE}W~f9+lQK37vClIiELAq?spIy^K)ZQ%Y-*o&rO~3yWE6_R%k?YHwS85E4{LdHQw>;oEaP`#!rg z(qfi#wq+nPqy7sgT}c`5GZU#b_}=;R!J}Q|U>EQB0+&=YY00RLKJ^@^}#}jAGtO&0Jeg-!>nqkbw4W@tSWuURpZ!#!Iz~F`aD2)6875}s8Lx!E~je@M!)7;do&lQ`y0v1sJJk!rKhDZCZ6)egj-^t>H=;{7&6pRIGLq< zBLHjKpB*-%L^Cw!4gpVtrF0hq4O_P&5Yk~1*R<^07!BHU--UttFOlo5=^?m zzBe@131^2r&Jf(lsq9P*9SXfKxr&Zep|D5>LvH=Uvf?eC7;0F_L z^I2YZsM5)vamKtthtssH=xlx2u|eZ`sETA;zrmu?e)l`>zzN18bSxKxOehQI>1L9; zPMJml;G|D`23;CAmjjEMcj>B&fLk>@zx+Rw7b?de3hSlDTvVBTHG&~-+ijr55}7|* z<(RYhU#^lEjf_8*gg(vF^2g2@hC$|YDqtZ5Sz6mdP6bHo^gCds?t2&WdD%W;gifqVXV4ml-rb3>9F-R8Y!pEh9Fl5a&h)}cGbs?6Pi!web$AHr}FJfJ^2an~{p zWg(--WPb5*N(XjI`0hSObE~w0hm2c50fZ^(9#u#}e>zsjbSP_e*Bo)^Om_xuX&m+E zj2wQN?Y`Uo0i1LDHkbsxDZCxMWA&th$j^cnGAP1OW`5ObY4G-n=&G$?ALXKggB1Az zy%qZy9NST?D?aw4*p^4=dl?hZSEjd)a?IvhL6W8|!63Oy9UkB+a*@@H$^yskZ_59u$?~($4%y(Ya3q`5=o$$o-nDu6#Za>|0x^xE?&KQBIOK$Z%D(G_z8g=o+`z9C0-tjqE6ui6!%B;1 zY3B|@Y|PD10j;_lomnV@?)`^%*0W9-3>xAOc)9?y(g6t~CFTYAtRhD(0C#T&@$3OM zZD7SCl*D4}TzOFbIAPJX@oe4B(0~M)$0$NWp@kVu_Xq5;qWc%oVIg4nAG&}Z{E3Xm z&#S@@t+qa?y%EI-E+YJk5PsLE1`SWQW{1`nTG=^#9n3jPa&+_)u{?daok>ptybsKlPV7 zRTQPI=plKCkj>#4{7K4D{EIO6pgCF}eo-1~p+9y6wV>dE2&0S&6ZXFqYW)%hQ036U zx&29HsHKnw=-rXwk&P>hsGRoisBNYMwT3EpqdWk~h}Ut7YlwkLFc5@4*SKkp6x85az1w9WyM=_|HqOp+Xiv zB%Ts?sAgLCZofeL-y^Op*<3`%ZQ_ zuw)Zml!IzWN)FRwqRSn`d{j!seO9x8PWrATy)rewWYEK2#wiI!Y+(to(j6_4B$agB zXT{etqko&hmey19&*ff;Fv?oEwj4w6ch=PzSFwbd6i?0j&9bN1zW&V(3;8xdrH#lf zC%&yWc+y?!hFn7=i|ra>h%wde)%{=5viYdxb_?n)`Si)H>v^B-ct+)CF@8) zj;L<)mwUk3vM*vnBsg1^-J#`|)PU@|bTU;813R;(YFU?81fm@>9JSaQ0i3%Zq^<-W zHF;gX?9j7%59ETbs2&si3Sys?8#rIGzBP7|6sV2GbO#)xdyF9a+26P5_?q(Qp1`qx zwT)KD^DFme_4k!UsK1e!rs)k|#sPgw;uRXI(VvEE-}<<}P3#t1CvQH9aU6fwcBr6l%djrTVlmtVbzujzi9a!k@M?V!oyw`K~9rFGg0)`5mU!bz2N@;^ZA z6RiY5**;?AG35TM2v&Iu4Zar@zfvet>C*Vy4{`e8BCA#h>HQ-v4JrHo2WN`*!$68p z#|EMHWb%GwsJ zgPdFCIjn;Y3G3mDt|d57K$u|A@Duu31|hz=3oul!P4wiB8#U(ep$gS*<&6Ji01mF@03?3NgG!Z2&(7dEJ@<=M`zYUJcJp+ zXY5o%EjUqeIU(+ryq0< znktxho%hg`XOVbx9dSHp)xFo1uK9mr1~6>_Q&-iky@Lz=M#Q)2gEz-m?Bi8}$35i8 zJ)fVXWf}{-af6>QpQ#h+j+a({(vK0nQk0)Po)IWBatWAID0NO*H7_F16*AVl z9mIzeq|~cEX;yf1;N%;-{myk`lVJX^aQv#4yMKG@b6o^$7ZQ^vnn3NrI|uIh`lmxe(ZJ+{lwpN z5@T7bPDhM^EXfl7M0=$wcTRfuH~jkp9&T!w0hbZe+Kf3nN>BLo3^@_2 z@!=NXR?gkOUjz&6j!bxQZFl{Ya*5^`mwT!y z)#@-5mUOSEHNjXRjg`o+LWch2KjpnzpjRTUhI94SeR=`H~VMmP!bHB zOBnxV<{gb!D%?D~L+I8cAA9`RffA!;5)8>x*v14F49dot5YYG6V9{uS#XZ9QajMZc z^}&7~_a_fg-a>NUy=4#+UJHY#+4^%ww@g=<;u8EyyD&8C*3N@Z^w|tm-QECeS@ni&pt4~_5HrGhmP3m z;yUkpHK8gIiOAts?RpwSsv_ikIq_DZ!P}iaA`LnXs(w(&*N+<}W9CzK5k|Mlc!`cj zeX9x8z)E-Do^t*7m13bP<0H2lZDtqPX5UwqTW9+I^74k`w8IK;tJhmxV-W6i1|@q% z%f4}A>dz$NdrK^CRsMeNTY}0jKJwNLLR=V=cu{V8UA3rqVBjy$_6C8J!`Dw)TSuZ* zmI`L{!gvV3#tqFjsc#A+xev!S=F?`~NA=yRk-j-qkrsg(I!8k9pX!d8Q;FJtHrVe3 z)D8u+A$E&UzBCx+OJDF4irduD$- zib0NCB8(BWv&SxtPWTJt;tm{Xb1z%pKx~0Fn1_a7;Mv-hds9?hl|+oe1H*i8&XFNl z^k3`yhD|-&PS4Ef=);I7zG+qt^^Y*0uA_6NliH6%D_0OHyoJ@EBxdiayXVS*sRl8N zo`X^yxc2;b`!A%gQbrK(6`T0l)lzN}PDc+xG!^Dv!JR9ZU)3%!^D|r|AK%&eNbg9a zdcX0QT94Jo9NF!c3GYKMh%NIrBdVbap5(kL!iWkOdA|_#m?24HuG?SZOh0V0r$S3- zAcon^zR!n_t`>d+{#ab+m*2*AGgb~%>UZXh1iRxn;konwN7A>)GyT5*ljMz1%Ap)q zBtn)>#7u=$ilk5ut0a|JN(|c^%Q1^&$~l!v4mnLWoAVsXu?X2PGpE_XVViCIUZ3yp zpO?qu-sAOf-}mdjp4auf4);}FE-)h>T?$7rt?01p(_;-Ea_cgt-hO|@VA39*pcnq{ z`*}HLco6~o_^roXEis@1J=ZO7a>ZAiiH9yu<1@E)yeR@cB?S#n?CBW;7Jr^T2s7$3 z3ra*b7>+8P`myV%^y}_gZ{pxx1{D~0Vcm519sH)iq@i>FArH*N6bGI^iV&iTA%Rau zhPrtP(?Zc|iv9x>g>Kp|GS*wO%#5k7NCsm?Wm`DL`E4Z?TtP5z3#2@LRfhEKK1174 zDSvoIFIF`iLG<~PC;FsA4NNWPl{fSr{@><^wNek9 zTt}~xAuAju^VzzEp!y{2-$F#xEb&k$em1`q^22y$T(j=kj1Ph{D__s{!B29KXSAO?HA z4%+a?9(;OygI~ntDn6COZnncJV}~NEb2pQR?^4=9n|_O1em}mGpAotl5>_G-`Z5X= zpH(mjj#u(#CSP3p>xYW}pD6x`Mr}N5g2cFk3&KB-nFfma4dY6`1|LvucZTa(Ve z5Jc!y&2OH{TsP?lKfL~P{?uv(i?sTsgZEsS=-1J6;p-!&U=&sH(U6O3=LD2R`q#L~ z@xv{ZGIOz|9XyUQQO#`{|C(QRC5>hCzmH{w&A(v|>?2E$SaNMTBA>RvL|(B&IjK@l z7;&|(H;2005sk4Gw(gZW)L~%b8Km9p)ezzpq*_VG@WKM)E!bh3$_nBlbMSnwhgYI; zkna+lxh*nbUQZ>vC+>NpW#nD8EEVe-(7}>YWBlo#2kS*AY+oSyLB7FGpX6=!j1Q@B z+OK_x01l6e;nXBi27A@2{d()d^_{GjNr=yzb#Y|XvgelDe4kx@swo-@Q`@CK`xvq@ z1@m&<_2-eOp!>_G&&{FE$GzJZpa*OBL^N%Nldw{j{3 z77sz#f`F!(&4}QP&-<@4-Hy#{J_|ptK`88xT)ltvQl`^@lrsAHRW$!Ed2c;vCagJVF`VVtF25gitA%fN#5I<4 zK%0#;yWo2~j~3uHqmYnzaZ9?%Iy~*E>#4xk@>ucSq1H+3k=qZd6j0 zR2WV0Pl8#yclc^oicY2M6*6!?ge&>jj;Ci}c_3>ddaZ za=zvqBnv|kM)#}-8C7Sp29r2ug!jmZ3&bE5Mk)1c*upHhjn7-dUs|(SKJatR-A|ky zeL)FMiZEK|8TOaLjyk=XkFlSX5qy%N!ZQ5>NKKXbbhS(1M{i+^4V|4SBkzDCGx(jZ z2Lw6j_&v+UVf1g(Yxo1vGNUYXC@iq2=6yFkPi<)A&mMO^A?_pdGHwnN%i}AL)N-`lOJ330h7LJY*1)iz^+bA>Y7W zch4fjjKcHd$yL0t#T)Ns1XnOsx!TYT?L!GtAfAz-;u;|LDau5=YHKtjB6{i;DG9mh z-OPijta@Ev*LF{19ZD_7s3lv2WZ2G+G(0@NeJ0$C1T+O*wZ=j5ivg9R$JKg|s1@Bu zHXut9{-;E`ai12=KD`@3+rnUsgV8bnr@!lyN_367+`wsYgq<)KBN27!BX=CU zsR*d0oqAk_*GONES^aw?)`3Vf>KZQb7!Z6by*Vt8SrG4w99ouwuQ{ziH%Elt7;!x+ zf~F3^_PQ_qsZv!%f2|^(wQpXgb3>0xjJt$Kx`^bBKs@UXbO@yulH>SMckuH@k53SFx%3b`=Y;Pu>ieJ zaNY8iu(wEuS*u;w8Gk_ff}bYdP-J|b!{1U{;@kTM40&z#n#T^buGe)zSDxjKOUtO9 zppdn-DnV|>AwVEMVIvnDsXCjPox^V2Tv& zeB>mTdEFUG$UeHx`wNVsuA!aYh`(uu3AMbxi+T(Nj-L&v`;$uEb8m++ZvjRVzWR>f z@0_(UC^nah6o_wz(JGV$NtD<0ZZdxJHkw0k!6iq!iVC$K7=rRxw7u5+_`w!z_w{Sw zpNU~<*jX<*V>rbG-f6;iL57+=s6&vfu6@s=s08`CUpZuZn|l^d2&)g1fHxiugaP zWPENxKy?1T+3&$*$f^h&rHE0ApW+$9t9B^ic`C?|o7+4xBIGS?K{Z4UrxQunrY*lz zRWbZ~CEr>-S`egO1E`ORVCl+0Pwm={?i|ka5SAKdG$e0ztp{B4w`W6zhv_-vMI25~ zBw=DpGlti$pf+g-5>qFe@(=I&*sNw^^1u)FkwpRP=B?B&L{D_plv8ME~+SswW1xRgMRoF8EQBw%!k549@r7bEQyq!lIzt~FE_oM z(^x0hT%*f1 zYkw3}1cCGXb>St_K7K{qPCdlyLTZQks`v^BEWS$$TK>~4;}kj+seV=d?&*_>Dw|*b zELu9wl|N#x<|>68r2e1=nAj7?@3Qu^2rn;;r!v1e8BE|WDC^wS9L!^kIc#Xb2ApR8 zWRzR;9c74PT6rt0A>TKCjw@oO4y2`P3f&gGO5zHetM#sR z`-9h|4dO?6Ka(9{);*`Uj+TS@lx;)})xWF@0K7;k_IA5H%j@EQ{1=w)-!uWUIFJQv?OQ_V3Zb8>7qI z5n;#IQTUk-p8B+g`#!2yI;&Gz;GIeBnzrNvoaMst-Ba*Avz*;4>Q^SHR(5U&smHl2 z^&})=8#3mf8_& z%Jbe218Lc9JIt=1m2XM_DuY3;-$BnltUH6<97F!|o)R4@s)-k~h3EkogbjShwRNn zAI0jIURSjmo?$-ft$9|`!SiQpjkc5AQ~+~cLV$Py_H6tXQWz221qZoKTjFU8G+){lBGl17fyGZk`UL@ppJXtxu$p@Y zX$_qFc4gu&0OMSdB!Ifu%Tn8nxTqUQ(w7cgHf=$SKQ9SmQHNW3_#|X;2=J;I`2Xa_ zu)n2^M@~XIwTX*B-(B6A{LFBagZxEQvw9N|NbUx> zZ+wbbUtF;7P2t+y{KNd4|E%#r{sPDAc$3KT>;!M(Vdd=q$zQjb+Gu25El2a6^EzjW zW>l-MrKe%Ny!&&)FgqdU{A`fH6h`K}{2lk8%Y$n!H_@`OdBY3EIfR}nh#3cXy zdsa|@?eQR}!-N#hYL|?dc;Uy&@@p4wq4MGSm5YL4y6^Gb{J_sF_1>fA{k<<^1%wF0 zEwS8y=fWBT?z2lJ3WUcHc6(87R_oV4s@HN%+;yl5>E)zpVcltB|2tB0*q_xs`?EQ# z+#sl%ieM-MDgUO!%#(ZASda&P1^>2)lb-e`tHDX}yH4*by&bf`37=4ZFp<)@T#F!-`&zeD5oS0`G7=9IO`3#< zOy%^O)K=m-tBB>vviXMLu$^PZPspjrI(0@$6O_A>6LAK^F6OV*+*e#UkpZ1j}}#>^GLV$5uL-9u~WjcqjFwfy8K z4l=>1H6wUlO6#Fnb;LH>cyIq_su50j^PFdUL2!Be4A4Rd8D;oBjS8WlC+vg)p6ReF z=(@O_U0^%90$qQ-W!ee*?9VV|@E-a|I2gq8ze4=MK4u&U_+O*w1iv(!MHFsjK}O)6%8+HUgC1fA1Jy$aFA&`v*p66a zvTJKZk&ZVj2?2Kl_B z#+bR%!mHj)pbCOMH~}znR!U*c{3kH%h=65G6pBHddj?GlMkta=lZGCu*r@3kNeNHmxyo&cKBDq zszFnP8=Yx1`MtEg4L7_U&KmK*?YANT57)h3weB-X?mqWm*C+eM;_>P=ny5G$+$}>I z%!Ch*pd4E~K;gG!H_)HS_{)eKYl(BLp0y*`Jlzmi zDo|`yI2O<2AO9ydEe0gCrMqrz-Og0*-zvK+x z0&#zJfhl7tq|np&M8sfE=5)QJ@WV0!AIiRe_>zP+rSRV!r0yg$`t*M9(8+Pg1Al_S zfmxy?WgBTXZFQHo(&S5%MoXO}8N5Wfp9TRRXBNw@ea4ikeW4$-#jG#k6-$1?>qUs| zFh`Tft9Ko{gg7P%hvaoGnfm*q?B!U;COCN)9Uw85E5cgr z86_jwNNwH1J)*(>)MnLxB5r|mPLAa>p#U#pU77qPnN!MMnv3@0o=LJ!EgD3Fw!kqu zkR9K?aO!_V;SRBf9zK`(wj9TkWdAMme_%a}|2Um3gIJJ+XXN2|>w!8bsuU%{ZbO1H z3Lx%8sUqR9{B*<(gilob(d!0O^?z!`)-y7ceG{c$cqJz~W$>C=dow4srfLqsjpWPK z*wEI7H9wEZ=*hfvR=`BSl{gvHsq#GT;jM&)sL+Q-kPhBKw0m=QW5n10l(t&=lAcH7 zKy23qZ+SxB0=`}(v|tZOYCovsBUfKdd#FHZ0wq^dLV~Qqz#Zy1@`|82wd&o)>(?!s zd6UjCOZeC&V(|3oYe!0FQ=lZkhf3KyvazWUa_BW@N6kX2trvv_Ls(BX9|}QwT9pMQ z7hR`jt01lCA7v=z$VW<1Xyv}VN-K)VzW0yF853418ycKc3GEm6p7Ne$)6jaWc+BCZ zv5Sa!Ku;bf&@QsKJ;=FtUY7E#5^#DToa9&)$^?2`=vi3`;F2%YLy#|0cR8>h5k>nO zeYOWT>i-Mhe6oQm`Mb>FRcoK3&1*ox0HMxxYjFAa;1T`#_0 z{>8gtPp=>{_0$QLKc&m~zC!O7+FwzRM$pcU?MQIzqx)v7zr~%L#_nG7qAV@Vr0i+Q zNE8{ay@z7?PARmA0*;brlU#*cJ&$9fB8PgeX%Y%}-9;Wd5IJ|U6-7eUJosa9O;2*1RqNV{eg(coPz|AgD8l!l9fuA3W@%ulgG2S z7SOK0+?+(^r3K2h9*fWVNpkB(hd#`s$2Ydl%~l;y1{Mfy#)K~>^YM~FzO+Z)O2QuR zP&3RJ`H#&2O@Ada?W+dD8v`APrERJE5J+?3Uv$ebm5YCa!af4bcYq#mW&fgu5yf+l zXDxHt^_@Lh6Jyc4?va-Nur{_LH1Q_{>Te9RUvh(vNJ*(b#di2@=y_WTev_IiKbzx`-rZDXJ_v?U_6EpB0s;-n`1%AQaR zdguj3OCLFJ1Kg6+a0Pnqq9Y8d=(Hv7`9;y~APd!vStZJ#Y_CukRGc3ZxTtvn^WGe# zgcxssHl(&&yHsv`Z;-{Mp!%z70t+7x^3=vX^{jR1c1YckTIVmLq2@^z1<^QSSN}~t z1Wr;38?PT7A8y#=dmwK()O2!HmGbQ!Y<{%?7RGxp(SQlnxhY;)9rxPs0xacu2SFYn zRTN-{iFz63?O&0Xz=DG|g432nXXp`%8sMD}R0!R6>nFx(8Gi=-hFyBOi&;R*vx4>DYHgNxzAuOZKG?5h+@B=5}*VD@&cwjLN?&ox}iyg ztWtKP6eiXTN2HKNzulqrO+DcK8%c}*3c0nwy#lw>;ucnGAdcRGwlUU|wlAHy%ylDT z?($Xpq*#sHq+dH^?C3Q0IpK?Jp0&c%+h_Ik*o8J8fst-C^hQjKr(elGzQ{8#D|}>M zg7U4ea4&wJn`->#q-5KHQQkxh;vDa#Lu1YUr3ZB8(V+DGSzf7Rkz0CrJ?Jj>%OuWY z!faOkJfoZZ2?*}5#Z$}LhNeb@%xjzm^$_jABEiz2}EYLoKT6CESUi2vAgi{cvSC#&TRB|%C@}WqWHyhm;FoO zR$TFCB!wOBZr!y~0hwE^b3rP(of`FGjd8*k4@BljTRAr3BaVPijrJ}CJ-WIt&jJ5{ zxr%TOa*AA($E)WJw}_fHCcYJnofRJi@%-n}hlQ~%LDr44pS`b|cA83FP>Pr|_#@w7 znjhl_8E^UO7wE0*yY%M{!R?lsr$%k2Rs93cA>ejks~g}4&?e5H9`Ul+OrkLI|J+M& zITIIMT7)8@^U&+^5wu3E;;AZAC!N>e5%_}K4mi#l!VK0| z{U7Hq^-2fBV(jA*r2dHipixMl{h*&C zL!|5?E*DgE}3CSz5F0+NeuUr9d|FGQjdbRmifeqf6En$nXUV8dN*DdnjfAviH z**uxU-Q@E7e#bE2mnd&mH~BCm;VEIWDHnCKMoHqg?z2Zy54a8oVO=u1cS-Q5ABv+g znz08Pc;#)>7hfYcO9=~1-1|i`CrY}2l`6fi{WdOX&HpgW!lINbf2+vzT=raA>bDnC zd{BX-Se2c7F{}f_>iPO)M5>yQK74;{8n?$1alC;lwEsKGhETi1B!W-nG)j5R9`A9g zM+(^7LMHVBq>CIBT;d1u_6Cxz!vyDX+_R;t4FETa5fP{wxvRG)oUD+d!plGePV?k# z(6rEX6&xo{-y*NO^x(~0+7t__9vjSh9~l=qGfZ-Y_;Ii%)f@fP(=DM{SzeWVhhV7; zv#v$6r#&R*V(6EZiXb)7o{mFH3)$$k- z7aXCZtQVA0ddt7Izt)Vp)0knvj-I?B&aD3Y=fy*c6eGn`n!uFf-$VuSR2IX_S(;ro zuxQrD0Cp|btIU2wcSxpyesa)kd|13o>Fmi`vpOH~^AtrH4q4BD@i(sYRk^n0;WGIT zz0(dHvgBD!#ZNNj`?UsbFRF;-ndati7{qO=CSSnr6Vw~0&VvcK!q`7pZI;7it`zER zRffM>eFMfgeM3;^WXzMp_9ybPL9I1XG7(``43*G(Z2?ibAxvBm!dhH zlU}3#iQpxyy_H2l_X`8YVcPCY4@JcSBEF?3D_t4YEPuO%-!dz=Q3$p7>_-D@87uH` zURxIUX5U>ovKMkHo_Av$^YEdy)cwb8>jAs|z`?P+q7IEZYtTN&r{WhRfz{X!>`0)>>bTA7KBf(%oF!A)J(A=X7uqU?dTH(5Bxs9_CbnbOs?2{*9akQ9brbyc zK!#mDdx21tyZ;6xK>^V^UM$B&g-)7gCRRb7Kyh!iMJ296NfmHdu9B5Gm?qcepz3x3 zqf1vBg-85d8ZZfxKGMO9;x9>Co#zE$Md?$%H~Z39Zzn9Zy7~vax;&b}9ev6G41wgmmk8B8(R`Ius{Hr25F<_P*->I`QfP5zA&*@lQKSU%dkN)yE& z$`j=J#<^$N2ctd1hPP@sHu6EpadnwBTG#Ard%-1>vCNl7MNruftE*pM8kOU=QUWA| zhd+lMo!;X5Qdl9pi19fA4MaLCnT?ZwcrZz~`)FILTa3#E!km)kohx7#!*ufoYDt{d zEcf(WJv)FHc^4VF4OXkdL?{O{U^SS5me#W>ndOZ>DiGL#AV;kg`m2X32~`^v_D|c zHoX43zg&tpHrMpyF8R%DG-K;~6b$rAbY@v!?SP~Ihs#CYb>3^7AUTg#^Qh5iEa6AU zXt)Jlsa<{Fc#YYo(qbCV`aUBx4W`&VGQv>H=Gj>;6GxAB;VC`whsyhV;-}e!T;9ih z1OI2ch?1u0&(jf;qW|Wbc%etVzftKl-{UK7$_UWT+~%`Zso2~w(9Z9JjmzPSS<{L@ zoCTPe=UuL#&e}U1@`Bf?nHthrj!2FE4E6p-diHIpL`&+@z$BMXgJOTtl|Jw4-Sl}q z#5rn`)^Z>*kQ9Sx$~yNAjA=!_67PqZL3lqMs=_TKt&Lhu%RsFVg*s3pwsfS|n`y&X%M93=;`PY&01MF8=R&$Pa zb#jf9)%e2uqTCVEqIVRTwPz~wn@s2MdZ+P;s9Ph6$-wE8-_ zJ=L)ynsb(Dw_#=3dF3LHID6lZTg#nhUd0k`fu5a25s(df)JWyX-$kD(kq%tbjaf`4 z4QT1?y5=L|oQlyA27m>NqMW|?cmi=a5sYeH<{!&+_}c*RWOxFYeDPNI3o*g##RvH< z%?YSUS4=-Jgw<|-D+?G&z+KID}2r*t=h5{ z{`g$IDu-vZKS^MWfvXb0y>zu+HQt9^u-}8MsPZ`)gHCLg-@mKd7tiHfxT7j|Aia&W zqIT+m#v)gMNJemPr^(Oa6zs3E3n42UHxS^~kM)d)R9mlT}_rTVxjI_CTj2S=Eo<^Zpw~!_&myJm)EpvTE z|0(rW+FAVFSF4xOGba7)dUf&}c+ql*0Ka%vW3K`bhDWtwgPxT=8cs?@20?~|Lo@g7 zcy66!R-C)n1q(3DT6-(yen$8IGMAv!l^vl8c~6hrbRw_q-~_rKjsVgZth7ew`{4{9 zNbr%VThI|QqcGIv$O~335=~hzovlj)lXOFj9@V9>MRl|RgNYBcI@*rD+l$uh(=yxI zI_J$cqJ5p(tjJmm1yx*!a+|hx#Ny>^+Yy@JNkzu&xB)7SITYi`9q zC&R3~&l1V>Xm!EITf^hKU!r_V@4#y~T>+n^jd9#;Lp3sk^il z_eg37HRNJk2#<4K1w90?!}6-Z?GNMCCY4nvwQ`$bgyk^|Eiy|P8Mzgv;l|-`btEcU z>p=g`DXFRsm@Z-dH&1Bl<4)BFW&lq22j=vxsHdVsy`dnm+UXm{lMh$$KVpM^S>S*S z8xAjVI6_Z?miKoBr1#STCJkLSznfs;%mQ<`U7nW8aZ3Ze*I zQ8u<$I6QjFtr=|$SMA+xnV1(RC=s=X=wKk9ggf$<5dHhbLuwIU5uz@UgC$NwzZG)a zBs$EjJRVo|i*}FV3#|w#z%75?JiB#rpybE{oqbCG#QvHq!AmhVFv{TyZ-{w zOH76~5WIV+)@vr!dp>y)vL&Ql{fZ3~&aiVSRKm9OWUw-0!WZoRc$_Tz?%iZQnK(eR zzjgVm--baEuBr{lsM)UllZVlwcWUzy0$r zp)gaw0f|qOolO`ni%cZC+dv0yMEn|~@9N))0dN;rjCbOmVW~@f!mwDpGys5aPjGjP z_v9aruyLMGp3)}&N}(*^o$B`u)M&V!x)MCGlYz~OY|zHftoY`aB&1eeg=WG=d)FD> zRILt);FBhISrM!2mEubTSk$T^dZ?JQe#bj(MT6O#b<(0de&qRjZIRHyks1>G37{j@ zjUVrLLpAh2AT==t=`0EF?b~0Mf2MSGlOcg2E9;f-3dOTZ18=DW>m#Ie2igY7iaf;$ zOartC=aGk#Or#yj*)4U~J0isdQD)55Q}nG4+KRzx{bvALP`dLj*GjAXtgaSw*ktKO zPf$RL5%+{JOt943X;080j+qORL@#PD+d$V_y2^*8Oot5^f{-}g7&E?_1Bremujw6pch7_E(6^ zbI2{8)#~8iy55B<0=8dw<-W$6?}4=MQm*G$pm~SAXR8>d8&~f#67@i|hn}f8EX%Re zo)WglYCJq0v+*(aav+%MGH3f+>ie!G!-}U){ib;{&vO-e$J*MT8ngD~G9uox)m@~< zQd)BNq4t1(x3LLC*39CaMQh_44d|{WE0Vugmw3 zdGoT^%3-x@;wTXTx_&qBdAb;Bz0bOw_0p^|ygpgG@|f_L%q@Z<)ihz9kEWfrP!|2o z50msrj-=-QkW5SpKF|YZu9&ND80-x_ZncrZu~_q?3_=jCcLovT>YcbsL~rTFM+_-I z4-{Z8Kzo=6SdGWNkM($Ol{I#rHP;wVZno~X1_eF6=LhQLmziMs=vTVYKjK!{A(Zn$ zjhy-u=q|vJ?S1+9!Y4qz*o7>`MPBIN-+&@$?z18?2hoJ36B4%)Y0u(MV=l|Bn0tgj zCX|`2RIDWrONplvuqQ|AbG4c63zvYg9wT701%JwR(kSm zxVxrjL(qF(@Y=t`{s5GVKSZcVms2m-==wXruY$*0?GtFnBjasOF2n=XSb5jt{Kq&J z8jSjayM(1v0xa#BrrNB_1dI>OTs9|ZZ5-ZPJ_dek`r&eIAcGo0dp1LTIsxnAU5<_{ z$7*Am(Bvlc5PW3~e~zx%cC4%JOcP>UZm-O36k57{A&IRhEhSQ_K1SQkq$U7G4lg5~ z5>mq)(Z3KVAbV0>ElLA&yKAbBjZMFB%TTI4OZhbjW5-g4Z%`^WYTJ_GP9{1+Q^h)e50=?N`DmC?Xr5xg`seumk)grw zpyxi{1G=DvHNym?{PNkpv`^!85?zm`yEzw9%~a^)Te0lFn-wRku^3u-M(^m_W1oV3 z(=jg7Drz0O1@A=aR9VO*hcCW6<%~%?B_I&V=YHD`J1S+2TwL!tbEXxiMFBvi-D?Ki z7wX$-{|(DF>ME{^2Cvf16&MLOG{aHksPaxS0FX()@(=IxpB+n0MSi!n#1;8OV7dL} z%yyLP`7If#`7?AMPn9;9H*~bG>*Me+u)7>o!B8NNsQ|?!e(W#9t^cD5)?T$$7282GMn4Mr3ac{wcTrq+M|4uyN{Zb+7zQiSli*qRFAfI;4rc-ymI6jUy3|>8Nwi05{4|!jzuCJvH;NI?q(-Oe{8C zs=6lWVDGAtlpu zu&sG-bXhpwQv|bp@?1BlT0Sh*=)S#sm=8M7zvrewdO23q&bKL(O}+>N=cB+cxKuf- z?Y(2ttg56nAA#M7e_t5>TZ|N++Ts6#At(bw5=I(zO378>?}Fi72TNxciIU4@H9+uZP=oNiZBURNNHImTgq7PhIuQvz6@$;m^7ZcY-EY~9dYl5HP>%>{YX#8 z|D{nfaZ1xI-;YRccx_>2)gYnT$hWkS{He-wqq5@{`J;sR;On((NNhCVMc()8DLx?i zKuNy7*bj(?NcY1~t7nli72S0=!c8J258NF%^Yh4#4OF$f7X&7}NdIqg$Hvxrviz(& z)PUN~e|h$syH!?$wT=~Ivqm)5(q=WE_KESE^(L1Tllyj87RDeA<<~YAHY10qgIrM> zvdff7robTD$o*%ResE{%EG`C}0BZ7%IMK!ve-~-NM*C-6_=uClr`M+ae?*02IUk9t zy>>{(w+<}Rx>mPqQRLRP{78EFB&ewG)%bLA03zx(V34pH8~?(mi8}SB?~Ph$gvWO@ zlb)>Xq3HfQk+;h)qIWz-FXV?kN0d1=GI|-BH++ra{zZopUI~Mb(EZ%cJiED@t!R*> zSL^d5Hso|JP(kJpwj(%2a;f5H(88R>&MW4cV~G$r(rSF4X5(g`l0XpDfvDj=byd<) znp}_g$nvRY#R&US;o;Qt`WZT~5*Pbl;}(kZT(A(4Q7(+o#@PFxX!TuT?PP<;jts$m zaj(B0bD@hKu^sIPMj1xStYO_j@f`6zZ$tg;#~{VUh4M*U&Md+_H;Lh|@1Qgj9e)P* zq$y%FGb8c=!{c$e-#*5Dd85gX$W6<|6p|FBMU@g`{r8@(*C%*a@3Df3smJcuIicZa zP@RmB^YO63snsl(5X!C~lIFYv1hWUxgsro%ib$Kzc3yRsIpSnzRTX*0>R5(a?2EAH z!82GBWKh(4k92)*A?s45gKDJgti~VsvGHU^s_8x4-QEMR7udy0h}<@T^74;RHnYVf zShgG|I*EQpfGJU>=I_&$UgcrxbcXP+ST5BtHuU%DxKC)ve{9F04lF%LxjNq4Fd;Vk zmbtMc%TH+`x-7oS2vI} z)abKOnZaLjoD$`7f*BKPyy~uL2fFB~xhlEYs&W0vqcx`BG7(b+CKferSN~MVz z{c5kj5LX1g@*{1?wVmzQ&f#wCK;W9F*?1m?s6UJ_y=zABcnnXFfoQSvY3@Z{HKWss za8);g9IIjad4W%lR&4m{*|q}m*bRCI_xEvWu2^|;z^VtZ4z%HF0w3$vxxxwm<%dX5 zW)U*7OyrvdEz5I5ZD?_=$N_#(^SK3ake|J6LWp3=_NS?OMe_B+n`wAxKPCwkqX?zeDaTxe+< zqu-chDjH8Qzd@Eb#!EQEwBGqYe^hvWMrDLthMVP<+q-B_PyTZ$L>{*}Dh&`uRaeg- z#XXypZv}ZHr#GT7Tju&i_Y-k|=^v61Y&46;V1)V-ae8dah~<5t)0^k>JF(p9qe&#C z-`W-T~WIrWr5R!pZycW^ZOzjw_Jr1_0Ag*nX#QNI~$_oxjhy-=R7cBd1=2=kPD) zVYQnxHveF-30#2emc27-OWU)$$KKle*AxvNB$D6Yof@cTp_*jzz6LW>_F7%T!myn*n54gji}h&t;;QSuiQOaNU)+5%>$nKN{d!H{4$$eFc=#C zD!13xyU0^Ru9xQ)Afg|gewnQv`@Tr!R#Llp!m1n9&T}VALGauMED~><<9zci#ZKiN z7wA$xt14Xsrqf9=KMQ~kBY|g1iBnAjp$}` z{!aSr$={&jj^0NhA3wQGMSL24mco#F5)6DryUNDm1na2)#rj=4+>$S27jxcp+nT+e z%42>VCN)PC$&Ka?l+c@?82R#4FnhX?0t{CQVcybyQG?n?Imhl7(H<& zo>wb9ET3nNWHxE?O{WhQOrr z?+NzN)gr9dNzTx+bN}+ca+}OAUccD|W)*Fo5!A+s*8*uUJh;{T@2+6Ct{w`g#n*bs z-sW^DGTM4E>|h;ObKr#{FZPb+B?|Z#rbbvlqzTd`xBXPoEk8VI^sZmujg68*aZKpVVW*7TLvHDZ>HD*-9fgy-eXJgLv(N8uCcVO6 zQ@Tm;u+%PlDwix%_te@#Ssr$d!BqyN7t0okE&d0@Yy)QsbaJR>d#V&7x(D7)<7 zBQOj+LVws{?*WA2zNR-|;glq%BUoq{IV`zttSBb*W9;Ao;EUq zYa}Y(IhXUEL8$+D&W^7@j}_JTxLshTuf8cin2uCyeDR^T{m0dRpsv^n*&kA&my|l3 zX}y`uKPCbkA6>?35OO2V)f)uACtNn$zYJHEk=;4fX1))$j^({Tv=4fHMr>?D3J9a~ zhM{}Bx@24q<(WzK46ARBJ$?~~{S*5oPmn!&n?!xRXga2s*n_jQj{*k-^`>N*rG!5V z>+};qA4Id59iZQ|3mu`E>sH65B5NW0HXT1~OiZaCoB46jip>j>015#(LTTE2;cbWd z|Bb*0X!~2m4=03RI_XoLOy58{MqQvs%U+E6{&p7Q&_}dZ2-+-IcfRqjxTJLRJM{iW z3UOzi(SH!B@7H_T6$V%2@7EyJNe9o_(D~d5#dCrIHqvMh9&foJFg$M=b3GDph`V zsP#D?#Nc?!*I&0|h(oSF%!!u?rUV1%f`?`0dqhfDYhc*HHh`DR7-T=`_CaRd@jK!B zlLw&>4i>;Y5neD#Cc5-La-Ue@z__1AiD zArFnhU2-C&fIGm-4q5BgTf~LBcbYG>B}rAY=G7yr>#$_axQT9Zrk2 z>Z(4}<}HP`sWA2_Nm7QS5yg6*4}7h61iN_J z&Hpn5^lXHhq2knS6~`@~erXs~!ftH(XxC)38(zKg8KZB+zuaXarFBK`B3d`QPc9qjGP$xrNeVhqv(6zkn|MeJav!F7&A6h1%ST6` zWzeoR73NV_`k`g}%AtL4%-XkL+)1@kLeWUfnp29J5jN!CuzVd4B$f}0>3_T+(7B{L ze!8RP*c9tVe}sil`v7?%Fov~#a1bRyG*{(&s055_{ZU#Co4wj;wj~%=6c8m;E_{O= z*Q4e)@$&gE4GU~?Z1G1vskSLG-zG4aPh{RsXfk)JkQ=VP6K=Jh9vB8p0G+f(Hd*A`LR3u>ywIIx!sQYi@CXOuD^{dF7B{SK-p z*IH$w!5H;Dk@yjHp2g&56xn>2E1ms|d5oHz_a~;Z z3McI$8xrGnN()T0>_vM5BzL%FCQMy>v@;qB@wQji8CCLOz2xl2kQpP1H6I>3=Ic#{ zMM9z_q_h7YN#`EV^#A^Ur;-#!rE*vYB{_@~%3(>RQl#ERIjmAq4kKdN!KqXZs~lE2 zhA3x=iP;=tPMIWU8)oLb1GDq?+vofHZ@1U&_S*J(?t1NYJ+JHWxL+?pt6Jo-KKWnh z4R5R9w?Q`K>TbWL=ZFot2FTmtV`M8|h;S3s;MYls#&9&}J8Uv!qUWp#LU@B;4F^z~6x#QY&)*uo)jevKeG ziIT`1|C$H5M`z~S;Lh95kL6s2-fZqmLxJk70z5_uJ!`D-8}FCsiba;q&#}1bWto;& z>_fup5q)3CE0VxFkQc5tXciSm-N)5%k`Q#$>TJ(_VWiHL#WEZ3_=r5?F$*h}$_>Se#3J zS86B>M-Wa^Yl7EtGw8zA5_-_+BVA#Oc_uY33342uSpo}f1}wKd|Kcca7EK%j^zNnC zj*DcZG!YBb&qX7lzwiJhQx|b_!yfL5R|X|&IEU*-`{Gy5#)Y529K$Qo_x#dd2|qHH z-6=}OW^|#)h&{Tj<_$B#=7zb?gDPz{tN+7HOyr4A(-bB@P?p#qoSB#-zN9v~439Vr zP;KiQMDwQTTy4WMd+f#jF;NAeKmsqs&WB(I|NCydFd-dWu*RAeym?3e`$}VjZLUU6 zGH&mQ>6drBhm~o>*=aQF0{ZI>0FpE&)cvra)}Dm0OTPp=Pg0mQ!P=F;frn|TnS2Ls zwdA+58IP-hGeZG*&#12xbfyTE$=2umw^<;TemsqKO9s{`r=qd@4>o_PpuAWLlFt(EVkIt&Z|;_p>v+TCD&- z8uKM}=VZN9->O5Dr%XXWgEN)%qXXzi^J-GcY;z5-E_YsNwuy-?nT=B8g=(!9`;Tq{ z{&R5rrfsguT5xF1fB6yi&36CxmLSXJSNvpJ0CU6Y0-Jh$zTc-N$-KZZLU>={L`Jh% zJYb7lNvIH31ly9pALp|7fFYnvdMDR@{Hxd^Szr=SJa~=icM7NX77Cmi25?wI z|G3`><1WD_DDIci#xeTwcKz`NOdI|}DEyY~SH-Y4gZIR7Y9!CwmRTEYlN+w6cX1jq zrTvn#R*=TPRaH^_faT`!R@@8ketH!PXI*RN518$(^(WSPB7eJcY%N9z3jS)Z)H zS;6E<=Z+=Qv;%oHSi!RvXqTDEmWpI=l21|x=0r8||H8P#ZWnQ65YRy{xxIGrEJkUQ z?B))Kw(7l^J|d#Lw5v% z?C=hbdEX+_lK$2@0>A0`g92pQLM8*@Dh%E>`#`9&3yHE&UcPEgLd~RSC^q37I{}49 zvW;|ze4Cqbv^lP)TQlb@^33A4)rH5AHLBw zUESAS-)iZ;oLexd4eeN){0|0c;jNr)e2(THo7T=SXGX{;wGT4k3C;F8QY)sryxVYr zmgj%X7&9N5jh!FGUI(JIcN?MAx%Kjc&~jAKPMwkA%OO&WSZ>7+4px$K;>XU_`@|au z$YHGli@p$#M{{xw+wX;TTj+H|X5J2wARAtII@9Bv^Q52dmtoFn9T}aqmIB(t5C7X* z6w?-4Zq_~d*LRthr#hyX1~HgFYehjI56A<_@2bo)EEATG^=lhRGcaqg=123EIfLv% zI<9rwDY5^kYOpg7)Yb>cw>@(WngbkrYw9$rD%9lW96N);ILoR0vX%)YyzcA4SkGTt z+m3LEQxPj+Px?79fYux%Nvw0d8oM`R6T5fcYb;ZQiE5l6J1b<`sj{fB7}@?|Rt?_S zpRRw#Ap$n^?LF+3y^ZsG#vT{aCFCQ&N+94y+o*}g3>7;2*Jj--xk&K2-d9sMvKwQI z(DcZiB-Fw7(}(4{aF`Hi7c6mUmn(tu?Zw(OWhu>76!J{8%k_U=K_GVDbYgjoMa}XI z4Pt#x{%k@VlcGZCt7nIu-jmWkuopD~2vE^sgmR*R3%;5;pvFAXT}_3;Y1pDs%p(er zgrEG+xcGMCWCs$9)T@{W53)@waEfGLo6*+ zXE)O+mh6j1b|Xj-#XpSGRyA;f{Qr~#l^4lX(-w8kQ0ZPIJnxTI>0bbP7k8zyeut#Z zxr)4+x1?`P$0%vf-cZgco&mdk7VSiCa`!@7Pk!dM z@{{Jllo0O`<8RQ>^UPTL;I8#+5yDHgR$!s-=*mPapL2PkdbYPKu(3ep=)IR{24~pv z74I|dRz8OpalA|MdFx~J(X!jnDhES{=wxAz;Rj6o#y<2&#s9?a)W*I10Z3WYQ7x`mIv6x(IT~b&wrUx^q!bi;Pom5tz>0Zj)TztZW6sh6>peGPGCEH+1{5>3}>4@VPOxa~sSu)(r#}^!N zL$>u7_)fC$cbWV7hu-~y9yC%JzL!|vPL@89`0L?Qu<=v(GfU99_+0Rsw1B+R(cG^xHr=Xo!?)h3nQdjX)?#o6GI_-cm2|9_R3_^RL)Dg+ua) z@v~481bM6J`kX}+q}}K%J-D(+oW_zib>aHf8<@>8t9SoI@a9r=dVgm5JXwiyPKdfL z9msG+dYJCF2ZHyRRF_lBlPlJpU`jGb@E#`F-I`gD(t6!qO<~AUkrx358|^VHwx)}4`mvh zrHllR*SMvv^ev3p4{pa8^yp6WNmb~MF#UXYN2sAjp?j^2s%Yga-K(E-x!=g>44r&% zMsVi>oZKPUiL<|o|7x1ri+>`F0EF(SieDMyZPyt;k0`ZAbxmWWItd){`aQLgJ)aJK zJfzLLvQmoKNwhdeetw?LwsDqHA^L?|$ZUE}P>m2h1GzZ5kN77(z?7#d!1ELalba%Dl7%D_E1P}sLqTk1b( zDGee!2cK;?$khfm^cueoywK@@>urQN1#V71Obovw^`VZ{o{e&rC3SQ*o=u@36Jl25 zCKE4rv$wt9CAuqt;>3gs77=Of5s$sBu59D z7&r54({%)$h_vJonTvb49HUyvJo(G#HShd2R=}q<`qsS6>S+3=?*NhD2*Pa7yy>@D z_kP~*@ygt8ASEqwY=&w-4&o1Yl)stpn46XUQQ7FU9?3xc>3=S_Y+Wk_qBN=4R4Jsj zn5cwS?ixX@g?LbdCT9es&dZq_8M4& z0oz@(-n$~0>_4LJ)G}1$IdpaF8vD=nV|F%?d4OhqCm*nW1~xeFj5p%VA-;_oi=$w! zujv+v#WYbFcv@h#WUyKe@)kMLRo9p5<2PO5dKutyrC#b+(-Am7D_l_}EirhulOxMr z3E&2NSS`<>nrk2V8x@~n#dXPpm_`?4@leh zQHKO+qGB#wSq@L073_ds`nO$5j(naiDzjy6EM@$+jnjrWB{Y%fF|MbIg8rPf-0Ij2 z|6@t-VSHLnND9;2s=IJ0ODfVuRo9{`^uGg0HEJtSwfxdhpJz{I1~eYYM9H=r4}6Z? zYE5B#zE%uUnNyj#PofR|-A=XZH<1J@(&FmgWe7Y>!gj5#nl0n+BT`4(@!`mW|IlzL zSIAJ<6E*nKbq<_pP?^9(6ZhrBl2aJ~>V~+8*t)!SMnC=+g7zBNGY+_88~9>HrJc^cy%BfM-4Pe?2(;#& zDmoh;*dBQh0?JTTxZh0mWF?NO5>q=YZNBEg?)5q98AE=V{Yr+~dPOqNrmRjHiZf@# zkb$=Dga8|z<=rBIg4DJ175Lj22Ri_9!1bhahgoDl$$j2ELFzUv?6&P{Jj9`Z?7e0R z=QT$a{Zzm@9P*IM-0PK!ygwa&de5<1;w-1o33`k3Xdo9m zJTe-J|HCy#)#=gJ+f$~iiu{yii?(*X}&89DukwzGk_y5i3{xWgd^su{M= zg7W8Xz?Q8FPs$JU6S|`fu`?9EmKh(0=d5Gbz;< zBE8zQjllOEd6tkSde27@OshB3cx!3eubA|ncdz2Y#8m?PP|go1lYjT;!^T;c`KpLg zY+_=V4A@WWFAo}Z!N#YDqp(u96V-AQaa*lGVrWC52R|&IX~a^*(f%W=h&l`!CyE_cmK*=24jal|8lu+Jif*7GC|Z!2ro&)7MT9k|4@!|bFRb184lBfd8Z zs{>zy48bzq*Hz@se>P+i;Kmtx^q0v@r=^P^+&7Y3_HSiExK*p8R6!PjG%OTH zC=koXYL_hOkFVPCs={7V|5_+_Csbk#!I5z11p9eaf4O#ddmfSYH#|*Z=*;@KU8+c5 zYTl9%NA=ve;QohcV_Im2&1WT=7P%ql_E^I=u%}@gRL++6o|n5R)Puj2$NOH=mM|sM z;f`A)&b9z(RBd`S&L7nKAP{uZgMd73VaFLcybfr^B!bw#3cNCIy?!!ff$afn)PF6vI}6s zkDw7CrRG&VUhP=KOmDW1P=S$4!$5EsYt}{D0|AtUh(9kmvW0(vZA74xYH0s{#h_pWObXu`f(ZY#MO3; z$D!};A(*|sGlI((1&ZT(6a}@t9HE!|g(u$uv9mTjv}la|rd#pKMb!UpUd>N1IKouG zYznmo)#t%r2XH&g-lh;ef|u50S0{h5{DQ&%r6l!rx6ie*p-`t2LxABt*tWo%wvnac zkuSgSLt;&@8@4de=%Q5QQ!CMlMgA!&cPH1DA%tr&|5mXh?YvZ+m~-cRS3b@b38`meI8x{YkOOt}WJYzC=nP zldrnz_??Q_JnxvH(D84`!O!()lme~{M8Tb3=BJ_Pl+k^4g4Ee{jwU_>#O;0HoMcsD z0-sr;;SC**HjnHMW=&x}fDN%lEalkDDT{&W;U8R9X0GIfg}*oS0##$}y_~Gozuco5 zRfj6;8918^hWVUDyG?n2-y5m6&Oe^7tbAXkT$?g9LrM|JSdXDVI+ zD{J@GaPxL@v>LAFD;8eCwYth95db*-T`T^~@W*z-&mSz>$#R=Q3-P1pBA!*gO*=k@Orn)hujlus$+gBAo*yaSDp1vcfdKIXY zl?S8cBcj%iCV9@o_uaO=N2!O;59aun0A&Zk6xYT)oX2k4i=us+Moa z@-W)IB{Nd1AZ(;!=?G40txu~LZa!pK-84=&#A3oK&pWKG`SjeBY74SATjhqiZ%o8X zweju`G^+s})P$>O2G(;UU9^o{_di!Yuehp{_2JS>`{}1i_utPA{Zq>s=Fmbt_r`|( zZ9n{7;DFtKaNq;#A^Bi~4r_Xp#vchRrwR_;n!m5dU71lDwZwDAfh@&GJwOtK7p6jE z|CY(VL}%|!@cywD%o=xKW#UmaHo(o=Pkwq+b!z~qp{Ev8GEc;^coEcq1pGp`j>O*q zQRSw;l-|tL2TQA#%(?`Xws*>bYE3|ZRVRKad;zI@RXU8k8}R|-N~jrSqh9!|R4Lpn z9p#|*azdg5wW(mTWQvoopKC)q6B+bfHF#TMgLc}kq+q1<(#By|^9#mPm(*LLx`BEv z2uu#x8cbSk)GFS9HZ+uqR^N-tn(l{=!g!&xFH-8aE8Dwbmx^(RX5KpFxeJ4HdrF?D z(<-L5Q(ml5E8}zyBonQtC)qDT|3=HM5NPt;tHrgBFzm7cj)0!`BO-fI8C^rbJzSe7reR zC6o&gjXRMKANDZHa?7veq4}&)Y34Y*G_DVKSc1jUO9+_*m|i@T22G;bLcQkAxE#Iq zTaVG9l5kaBr^OyR-RTAYYbo+?h>F=)`12dDadYHvU!*WXavBaM9igmR6HK^@dl>Wl zkEcq)O{5(I}`P@D1yUV8Vf&#^BJtzH#-8Xj3< z+-=0lwxqZUp6YaBK!^+UU>oz27$40?n023F%Si>RA24UpH|QT{Dt7>wlgx0%~01QP~uHG3bos{*B-Xfw1vK{--VogWpPuYK>7Hh z)sgi_Iwz#s-wo2&C--T$>=MGR;oDM!&#E%%{Hx-T!l+FyI0Z~8)}%JM-xv*~v3ltt;h%_O|lTjxR3 z_4C8(RkwuWdey2L==rFcby2=j1)L_0Y1NE$a`mF(GK%Gh+{FtArjre>tk(*K zx1?1t#GF8Bfs)TMzaI9uiMV06bMp8b(1Th78d(k{9kA7ujU?_Sm;Ue55O?zFa^Jzu zY2-%-C>fDnhZFH>xw%f+m5fa@_w?354U3t4LGHI4af7Z36d%i9m6z20@5PVv2UL_ah4jsmGMyI2Qw2KIWrVDh-O2q z;7pvn@iboz?r;ngZqK7)ODMCLtK?aWOd?~SFw9pIZ}W{M(1toF{a{5(@r>rrpEzKC zu>P$cp@x?$sJ)cl&MO<=Sys2j*$TLO9}N~As>L!(P%+#H8by}+)j3Zb-S@g80kfPGY3~(uOA8=*N6_$HI z)TrGJY2?qt7NY!KLw=n1OU_QCHj=>yhX ztd`@#n6dAfI|BD!Cu_%WPArP@`5fP_aCd1D2*{+Pq$w*Mu??QsePop$^dya({|xbZ z{$Bjsu)k+&9QjdE{~X5cz+*ozk!=S!xHo*KB$kyGgRhZB*1lnH3VS8&4R>{GG?O;4 zD_3tKjQ`5hzr2n}#`zV~FIryy6p#mL3~rTD@kB@XcX^_(gxX@WF1VeFFb%J$nukTdUrc$0{clAe06e0OPx z3V2(4;iI_d)f<1Vxu_|^RBhOka!hM2Xz4%H^t>jd^N(Lpi zuaNiKH;j-&lBPRMj4EHbaw=g-&WWN8+t9)7B90%*c|!Zmq=ekL4LBJ1JlB{l&$xGY z5KVqUje4N-7M4fIa$#MA_8h)c6)&|RHpjuLbg?#}|HtzrbMmh_i&FkC^aB|&VGWD<>y!R^BUi8 zmLctW6Zcb@l-i&_c0Y}-v5uMJf3FFoUxw`0*d$A~2QaS#J(Q5bo8mmHRL4|L{sGBO z)wznbj~kV@h!3GVioY#0ZR9g0LU#nIAOO{MF;)H|zDlJOgJ?ahN69dwY~%p=v#$L#xI0INUSZ`pj10)oW08<*18hSMZd zg0oM-DLMqxMN`F9LQQ!9r+8n0$ps2Rs3e8MESMhgm!c9BbMREPjA$M1&=X#azy%AR9*GDQ3 zRAgL>eUbQ?uwyX&uYn2{RMIE^o3LBpP!#?S|`r?|k~Mug*~A+a+C< zwW4cPmd5!}yYkwJK&P4 z#|`AAP=xKlR_T6F3UNlgqAyP+dUzt6qUrfFJ*Ki71%|6OYqM^ zM9Yw6Uxm7V&Y2E3v)w^9Ty?38ow;)|uu4hl<-!TS1ESaNTQ4r`9H}VsgH0eS1S5Z& zA*pt@CpG1RBTii%>MRbEP!iMxlgDvpZ3y2RCmC3B#yb(WS5Nekw)GGgf`6gEt*^Q% z%wk?T!J!MWB^sViz{H4(&PTP)sh%2DJ)`YqiXt1?*rIU)B6@ahgVLkF7wN1I>8<3{ z*f$l0O^&r5HrgGz9WEQFA0~~Z`v|Kom)gSAC0>_As^C5*Len@IW^!fy|3@ov7e{+W z5HFpVQK=pgZ5Y#Nugte8J*(=WdHXzen}eiaUcBzYA^?vtpM9xG?0Uj{FNMt-Up&{Q zwru@qN;b2&9d3+#4^uxZ{-FM5CgQ`apeY}=?obMK^2nt2tcl3o!*^V4Wi5ILTx23wJT9(}!~37W@&ZS8@yhA76}c`fC6{E`#?=k@B_$Fq6p!eJ8lBrLnAH zB4yzpo99Is1G8zW>UMCrATXVi zToR$?UFr@RgL8*|B|Bo zl=*_Mw4Wzu#P8+KWU3OxCxMoZ(xtZbl98n@p;*=GV@^d0Kmf+h#PI%isja7vdw7K- z*}>7Cy0PodIOSBLY&-VKe@UN(jdSw$^RixAtnHT)LqvK)!1 zc!}UKK)!m7MF{3eHX|Q{!Js7k$IMw2JS}pgdBLme#;U82wUk63Mi6^($|idzbZ}k=n)%gQiv&&Qxh2BqhYCS8C;M~TK^p~& z3zcWY|NiEpkUxdQF_g;xeTC{c$x8{9n|Y1xJ+xVP2R7$%$3`4DSZ~x{*Odr|<@~FK z4AD2(l%u2Jb(@7B#a#a@Q6ldA5pGEZV0}};60e5O%vdDYdX7~BJbW%o3b2KLPOp({ zM^3d)?+}R!dM&qX-1kws4I28hW@DXg+`jb1Vi3{4XW=S;Lxdsa_h9Sy_ff1)dzK|R z?k`IizryvO&{Is9v#5h47KmSBw%Q0bR^+J28jC03ihW||F^r4gF*73ND39W`#9nl$ zmHg|e?3H|?R(hujKj(@i>7Ybli1`$8MtL}I@Gtne*wq=CAvraWO9h6U`rl#N$P$x7 z{thXYzQx@NiL!Vu@I9#F2@k>;K8F8Pd|6!IQSODf9zc%d#rz{*_60eOnbdAiO1H(I zIligiQYS3=+0h(UaCk^dc?|Ruq6nhOiJtQ;%QkgW4c9fE^6>CpAMoS}pCa065t{Qv zmO;g)iekLvHsTamUR)+dFu*Ll2jY=vji<@*;YZqKugP8>f7#i~Nv5 z5O&X8Y+?p?sK%}FYItPAD>9c-!mPvVmBe;|KqD%@zu(OMr6(Rh7h7e{MfvCay=SAf4B$~LvsxJQ z(^Hx6@a+c(NvU^xGT-2cxs^9ywpS=FFV$D>XR@!M{a`ESM!W<2agN+x+~wXIuLWN| z|Keebt11>1%Kx4aj75Ii-eMv?E_mvH+HXKL!Q$@@pI>bpjqm@>p_&7ylz24MMG{}U=;6qtrYPC=PiJ0DtrvB_b>F#N|XMvvko?`G@FluXhlyLsv;Z8s&9rHmz`6Fn_v{u?{ z?Qj#f6VcGL@q!U#mY1U*n9|))wZXiP@0ll}9@un#`+C^w67hm{bEM6I$Xo0`3-~U6qhV;+GoF28xJ_sLU-OX$V&08uQdPxJ?ZoXh zot2Xi$yMD%_?QW*sVxXwplgN*DqfchKUTTEeYUf=4RNU6HV=MeF4W;+hjh*~^o-T) z-V2j5Ib~3MWaif9+KVfH4ws;FTPibTaF`cF!S0TI1zxuA!3Qh1>rRnF5>I{jquO0X zcikJc;8Nptq?`cT!MQ=ymRCf~BAM%FBRrjg@`mFTgrM;3U>^N-Y~_UzUw zMQ)XS-F=KXd_hPq<0gzd3f(@+iG3|}e|!c$h;0v!61N5A9E73H4rww!9xXuA)n@ut zBNr6K+j57MNx%1th}Hi>piECW)D0@YsF{5^Q}rPzsA#&25sma-S1 zZ11)BMR|t%uu~Sf4Lc{=#Qt=I0oQY&{B5*plDQYQ0Fhb$?y?(a9w|GKd2Nw8eH{5M z$AS@gdjIA^tqHQ=GHml35FLopC(f-!44<>GQcCgH8)C{oifX@^^1{4R-- z(wCGDt##)`{oAhub|QMnH_Up^gG)q=NH5RG4usdcN~LH$q!-Z~wEa}alH+BdP9I6b z5(LfMa9p20a}=vnp*KI{F%{)exyN|GXvR#^cEd<LlVd)gvgx;M>>4pU^s=nk)fg>K%hA2gz8YkYr;4Bp zq`oku@Ak>T3Y{W;)E2(`Jmun@E}zfn!3q@@>-iVZ_NCicE%+mpOS4bI;j)Ap4lG}Bq zH8Gm6&*|1VDnHTa*&ve`s@D>jc@R}^no3a7HJgHLV@N_wj?>mCuN# z_|(h94qi^-FMt%PRNwi%qyQMW2IcQ_x>*C z9)@Swtr%iY^;quPxX_P>86Q$9+xn^O!^4*y-d`?!FIhPjwT_n96njrAc1a?;RKIG@ zWWHsVUZ8TkrxfFtZmq%Yl+Zef`8mV#IKk1P@Xu;E2Kql@f-?EpK#h&-D%%>rE<8H> z2sGLe(UcPkmjns5owQk#e`E_zGx;Go|=4QU2~RPyKCg5k7Zx7YIuc4(+G@ zlA|JZs-qqG*DHGX+UY$rjq9UBtkSpPI}qx9 ztOw%9yj#!KZ&-y)9FR)WqKvfVIvpg~X;G-*>?Ii}$ZuBFSDyG*QJdFzqhEMY>}BU+ zB@@}f?`=-BUG2*Ze6uoTlNS(_v)b_{wa}_TWg;Xt&PIN`May=>o~gn4S!$9D*kiFg zaggORH15FQ9V@`=1<5m?HxpK=e|ma?jnkTW--}-!#uJm2L({Y-(0+G*n3jcO|13Q+ z%lUQ6dAQB!SX7k_!40wRq6)T}0TR0&&#vG;%jwYkJ9<~rcoRVsSpgMr^6^9v2EK3e z#y52OpPXFf`jA0lrVeGkETkVg$V+*{x!Iosh((apx}BS}!rLUTAoA;q$d_Krr(M?s zyNs`V>4`Wzb>^EmpT8-G5j-DS16)6`Q}|px3uWJ^3<&;DgB&=D0B2Dis@Ms3iq!}A zm+k!a!vO|RzH%>Xc7&w$ky+dL#iyg|bRCevW7gh!fui`GhaC%I%@c;}qOpUyE0Sli zT*^w36)6EBXL&K{JSkMSBUA-!)@64}_tuV*|2`dSvOWdOu|t-QkjLA$tKnAiX!gyT zgop^FEP7^DWYh%?jGx?L-|eSd(dnIvU%w^T{DT^ND`=DL0|(qo)xH-<*}2EC+odfU zEmt}rcOH<$3R6S7vIya*sSg;?=6Xq2^JmE}rYVGw<@QL}P8r|w>@8lDhYpv)yl3nV zKD z68sdU<1luor8!#CE@4o|jWp4CMKNp_A0WCgEC^xO3wQL_!Uj-1HK}JCIMX3}r~3BT z0tx2tIh(oqGz}ADwa$Ws%&+_wo>6P|k@{8%)b-nsiscrj4}a}+tT*@S!IQD+I=8WB zF7UXlQ6#s~thzII`d1}%{h5|Q{dCoMubY+EQn5bpqk8ZA zq4%$dWsq9YSlY1XyS-b|I7ZEPJp5WB5M_Bys13J=acL;VB1u(P}@bZkLw*Zsv2ZoDa}8|dP;Za(p{o{-r7D{NOO7${D?}$XK8t8oEJCD z#Cb2otc+n4SxF-~z+}rG%a=RBX%@SM%)lgI?Js*v07YN^twnMwXf3p1S0!2{O)7Nb zzv~;~x7@6k+5K|(Gdf_0#1Ob4PJ%yoYfaoP{KrJsRlue&Cyb@Rg`biWi`htKFx8eyR4 z=zOuqmL@kzoR@;ew{`g{`mOcS?5C`vx=@Jvq}4kMQ;?{XyB_iP3L~n!=S+%w$&h3F z+R@uj-mM!1;r!K`;d#u@4!}HnExqA`-5s zfSkOU5tg%$bRLI!uapesuKewZK(ELUcn0qS4=ai#me0-Q$(7^ytzga5G8T!#G|Q4i zblVU(K>zgA;~0ilie7NaM!niIp-jUbdXv_MwF+%vNKtD8nass%)q#d@*W(PP=Jt33 z2}@ht4rm8Yx#_cKr??ASx6eX1tw?(oJG3Sb|GadlI#c+9x0!eknbz!`Xe<1E!Yi^U zkP8y*v7V7|ry&`dJ1V!>!wBA@>$!bOBpRi$O9`cG?15JZTH)_L z$@-JaFktBHNwZn}hq_#q(DkkqplYYGsw{xiCg2brg^{?^v-hGNa$%y8Y3IQ;GP&8%XA1;fD4$Jl;is^*S4ib4@>ErB@ZiJEwxJX`J>#THh1geS*4 zD=xkzpfAzWv0FY|xQ_D0Z~?gai$XU$fgI$l$t0gMdr zjcvMRv`W`=J4hiS$NBHSQ0WEj0F~V&=bZ3IehSxp~MsVlcK_}lSPC+_gho1Kl z{vDSbdUI`#=_^CfYe=hBBEQAQU=%X7>8bMZ(plG`3Z4H_>2<#=1Jx#{tBi7~?rvNd zyyiLIpOdRN(H*AP5rq$ zH*$nr89^0UgPl}Ul}%^{H>*q2+Cw|0pH=Z6Lv1`%Wu`o!3L@3HF>~UA2qF8gCpGg2 zkcV_V@s^kc2gG_=4%<|Y-TI{e@lAO8m4w$7T|XaQBt5xB)Tg)kB8U5uz@|AjyjUFH z-O`L8uT71z78h+M{)#}9O{9yZnSi{pKUoKg_kLka7u_d61Uqxq;w>k(f^8K-?Js)S zg5uQphmap+?xb{fTAdH7%ZdKJcJcqJDJ(Z8fz4vZTL2u&X&GU_yO!_*A&Li} z8Q$(@aK0{YHcNQd>=WF%mH8`h`Fv%YC6uioY?i2B)=j36e} zb+PcndieJF997T<(;8#g z&SNS^6#BDOo~`!`hD6aLH5NEdqwV8y#L@oE1yio$vbntUO4`PRf*{VV?T+moD7+DG zt9jQmQJPfsU!&MI9<)0$@xk?Oj~05r?&)VMr$u6?k>NSiGXyd)6@ii&oU{4(({kNx zC>#+}-K$c9CI$K#sJJ9xrcP(tpAcKb$#dKG06&*Q0 zRC&*aFC#vY%iwKL9!!sK6}MW214szC=JEP>RrK)jyuN9kN^4XDVNKWfkbgRztL5#p zPptADJQ)+*EBcHl2dP2~JHP{$)8FQG^WuM-pz4ppkmLJd(){qYsOmZCXV?;aB(82` z>$7cy$hWi?#HB~XOXlUOzetCvQE!V`Y3Si0RoQ@_fS|yF=f`yVhECPwCWK3=iQnEG z-nksD*+n*Y17mHcsw#8`*zDh=%;0NMCIPQNG)?r^*aq&))v(iQ-Fu6t!uy6a{+DBQ z5GB7u_2SlwP0MTE)a_kN>qTmHbj|Y&uawDISE9MEBIG}-dfTzXi~Wp<)BNMOAg#T& zw{chaYocQnYhSi$DbDGDHiVTZ&4jN_*t(b;!YjNeTGcaSt1Xc{Faz1kc!z5@kiIMd zjLVY+&FCcvJad;<1fXewjB)57lbVM~2%XpEH@9o)&_i5H&-IaR55-h9raQ2wp$UI(qolX16*u6dWs zlB^;@wH(~DETn7mN+EynqKe7jPWjEpVkkoR0Y$<+XnwL5SCZ>{HfRg?$N!$DBX(xb zOjPcO*w5VHjn!TJIt}4ZFYB)xJ|7xR>_M;j3|aK$T9iO6r1jYxWFGEX#Q-=3WDQgk zi2~X^!DO%7)&cKU_zUw(iUZ5OV68*8R*{xvJ6{Dwqk=H=^V3f8=oS>b^Hs z=3LohM(&lZ9FMG58@_pb{eW2+`>128_7W@MrikE*$ust%=%@R*jX7Fnw9RyiU9DD{ zo`xzeBL@;NMa)3aH#ZIXVJ!Pzs2Mt+6vM17x5a#fRZkwmrEssgkt;|F2hxJv<;8~1 z6T7*V_(xo6SgXtWtl((G#qpaZkh;J=j5{>5p?MJeq+6Szcjlc~8d-mqQ!+FBJA@jo*W=2W=p3YWkdT zQ&rqJgw!~s)0-4l>xMkFJ*WCu2fJ5diJH{>LH|!OFkG-Ua1SwMz0v#C!Sjf7CRFBA zA(- zpJ88C?;y=HZC0O1F718PXivZDbSBNVO9XCJtR z9pQhuJzM92Z&z<~O+d%yG*7RdlQ>d<%8o>f7D?4cnYHiGc|6p3Gq<^oG*kJ>LOiz+ zs>EeP$uB&*JCEV0mQ#&q=-^jj9?F+}Z7tkI;tozT_zw!wL$+X{qn^%y-J9HCBo!vg zyT@EgohLtdL(BjheHK@ukgiX%?%PjMasWYe8D?JNNvG`ov@7;hSLahLfL|)5vHHzQP|Rf%3;pO*&IT0n5a}_ zN~NPwImB$vb0`Zj=Q+=LCp)myz2E)!w$Edy&-K0zuh;Xs!MJ;7@viCQo*-;N>SWnF zr}z@ujr$ZF_}ay+bo*`7BYS(nDwdCCY#L6JiAOW_cL9-(6TjZI2W7I`GD^UXe`RXP zf1%R}Gf5sJ3wn|8*x}poEO&xxt?7fw%ib*$p^5FRDqe`QSSzn=o4wRcr1jEWsXMw4 zc{M$O8Rc+v+9$kQdb&%{0nmQ|wgPFL5yH6wHskt=T685nwvKu}r#=Y|Tr(~h7UQjg zO`PY8^lxq(e2uz~Asjs~6;dd>7Hr4Qlsis;SXRHoRc6hll|R~xk0fQGv3o^+iuh1Z zbaC*PHbwkf2-=-5csWboTz;Z{Wr_F~tJ$-oh)Uc_UA)vhc#rZt4czWO@86RO{#d|0 zggse1b(D4R)A&vcgsZvX#qv($%k>XdcTq?i$gB8k3!tgn4ktuV9elbDC(ea;@I;6S ziYN;!;7)>gfAkZ;sC=`~Re+DHc+fsNx_D`{vV!>e@1GxeEo7GTXKH#Tq=h;|as3RW zN|En$#B-`MAS1~@^J?ThlXb*o_6sd-Z~X=--mc->1|62`$8heR%YN^;wepdX0IW0^JkcWOpk+!ZGQf=eJ4zkBI!?3sX-OB8V4A zM5~he>U^Cz<$o}jiT+pbycEXcSU1l`S1hGh6(H@mv(ENne3_mQyaVPCqhLuB<@ILV z6ZIUE{OddzHM>l-V#YT!@z|sGIpW*nvo_D=-xD&Y;ss(M%NZ0jg)b1Vmc<@u{vLy% z&dA;WZs=@q(J2lk#gK^jDlV3Ue}tv!qQgUMtR4IX2@g20AN#uH8y*u0-& zi2@^(SUc=}-ot4g<8Nyh!QYRZB4hVr1NyP4Qp-*t1bT(`$UqW7?;k0bac$Z(K$v-% z{#zVHyN(=B=w~(Dpv@4k?m3SdJvs3$7v>8vRyY3i&iW}GlZv97-}Jq6&cCk)?a(so zA-#N~JOyAY1u_!G{m8$mKJx9bYUTap8T#d&x2ApGYlcmoE2t2ltVckG43s|qgFTqT zN)$6TSuv_PM45wC${zdH%Hi1o3sBdg5po~95I5!882A{`PnY$cy@l?W-gRlOCY?*A|MVS&B27jM?1lO8%DLoSM z91TjMmccf6hAZZgi4dNaQ;e2mSFKY(?5E#IvTcn?EscC0@xN~1MxpZt<+r434Noqg zV#U35Y#kNQ>RpmvKIXoHvr6?P#@3$ zRKjVUNjK03AeyGzn_4Fezb>JZsaZio(x_8el)?m^FytINJ%M_CKVz3D9YoiFaKt9P zl7)6SD(&2mEVUW>sEpb~`{qMuJt{j9x_9bkYZX35mD})&8mX09dYZd`vc>yc6s$^C zGv-|S^k@wnwAUVe8F4Iu&-pXIZSWK#?V$P0<)^9^SKDn@V+;1>&S-R`#QwWSy(Kbc ze7Dhlyu9KHfu&;am1&KgIb<=_hiZ!k+k7U9MKxg;(*QMzA|*YWy0@oF9^TdOU_4#- zK9`FWmd#dBb;CH;+F^lP2(R)OUxMbiW#?5}sH>sX)7`))DSR(oM315Sf0XZ^NAx}) z{d8|eFlR(|rwFlot<-;YSky_?$>`eoy z_Jp*7->|bHr-Xi^b(jL*-9c5qj1%VlDdt&YCY;6{2>Z_+Rru`ob|(4EO>~g0iEVs* z(Qc7~ui!z5flbsCT&mn68FfLGWe!9AF-&j7?l>tFe)jV@JKZuE4OJq%x=h6O2(^%H zn*oBOp9uy>*j()muxb(@C0kc3=D5%F@a6kwhFc~tIgh4#om;(YTubeh-t}AcZ?}Ks z60Pkcb#JBcZhS;JZ(Woe4Q%B+TBVs@jbk7oCU2d-f50r(7Zd&~rTPhrS3z^N*2ctb z5}UoSVN1xb&H6zMy+C|Nc$e>FQvpPlC^Udin2)5a(g2aOyvre-TO~hRygsgu$@0K>Hyjr=M1LM7eN{A8jt8a^!pF?xNTBEj$5>0Urgn4WwGmvjsI#4kvX zB67h*FZ-1y2Zn8i7=w-@y|!;ByG%+L5(>dzA1=!9Oq1r9Z%plAM^YL?H37 zK7$*RFJNn-zGMW0h2U*<$JVZ(AxlGpu`xohxez>@NO1d3)9Dzn*2$#imO>xLYCiaM zWkg$f&!;0pmUOY@v$$Y>AH!n4Y-+(;ZpaRi%?Z2O)bF@anM~d3xnDSIb(l3|)=fJA zRR_V>dAouG%W4u~LOBULF_u8vU00f#Uh9dYQ1&(a-iDfIXUoxut|%FYf8C!;Y!x+#6lym$qSH{N%-q&PKU!$NLG(QOmaQtW;Mz)oSbO~2ymjG~igNCnbs7K}x{ zm;XL|g}6I1IgP}1|Jv~N`7=TSB$dB76Hx;2R=mk-{e^tILGgMfc)w~rwJqbODd>7c z)dfVpl4j$V#~#vQ7u&oI=V7wgnEJ@P@gdZ0!b)ovRCGbH`6!11l_`=OMU_a`hvl1} z%XE@MkwwHJ=sj3*>l2^A>H9+{GZ`06qTy>-|q=igznwm*T?y zx(0#0U2>ESR=vT;6>9B2H&a=hrMT19`KBId`>TQ@))=etX9us0e2G31DjRh5AEwPQ z6K=2Sv%oymejtw?QeX3qr^u3r)*y>%*bzi=oAUp%nE3bom9FiWV`-C96B;Op?{5a> zQCZ7rO3Uh75z%e|15nZPyFA8bY#chI5at`d9$;1q0mqe@po!7g>God>Vqpi(6{;yIa&NNQeO85It0@a9PiS_ir%#) zpO9^7k2Jkg8MioNLbWl9nv59_@`T4b`xP%L@0SVzU|S}Fo9L3co$-FTsV&|<2t@2P zBwcOJ=0F{hSfG>iFl_yF(H$f_^bb)-AMS74VO<=c=$cB5H|4$S=b&IefTNE>?*r6 z*Clg^)tKs~4$3o4x*GPIl+6p`Eg#RxGqkesPYJheWA+Kwo3k(n^K*%eP&+L>iTtFy zK>~9#-gG13JMNeMmix0fw+E*mFW7F!{b$}eHTqJo6$Ys(PAcnv-@2t8?D?_y5NN*H zZ^fQ;*hyNA|hU;1;9(iab!S$wC8_FY} zJ{AzCNT;(xbkRugSWvm4vvyHIwEk}CZv}6tEk?Bada;aP%tyjqx*hTNJ;;s2$N_md zx(-wkza;3Yfs?z{wglLy=t+_-z=d`93iZ2lN@`r+X9*ekhb#X@lQ$BJS| zym&n?H+t*MaJDSlY^kli$wCxcS91aNG)a`V4BJh}*u34ak|?^%RYBEXK(!Ki1^Vdm zmswJZQ}eQT*CQK?m#=bmjS=-~k0zlve;_AE5>2JCgvR_t*^$S8Vw#ud8u!;T>a^7q z^-qKQDGZg{v1fU^e8FSuU9cg{%f}l}d-^cgf?NBudLv7h`P$b&DB|XD{Yft7GZ2YO zK+V;|ZiAkC>d6G~DI4`)t7wxjXl1~@e>N=b$zTiny#F)t?9WKKxj<$T0Mm(H)wWC}|SHkfk zAyfgT(_TP3`@Pm^c+kc^VQ~oe?qv0amD7l2={1qcm~^9~$P>lC))Xr`e$r?b9gzX| zR-izyvV&6gBcM5z%{8@~+VL$tCX-V=iYJ+5S!C5AMEmBOwz`mstNZ`7>q|%5uG^W1 zH4gYY^K$(qC}+{u--vR+49vm^>5-rv(SMxP@LMcZueMYO2F+sJ#d=9E1t%$?zkf52 zf0o8{u};-1QGzCE?!Ui%qZpzl{Y^XF+HMGj(;!8|KyA(RMC>8e<(LZKgIzas2q;Pc z0%=M*gW;M+d|Loxz%Dw*0-~D?ZDVON!|=CaT7VzL`rm#zxTS~ z^sOex4eNydVFm(eU-$%%MnBHjCz_Sv9?_8aOmGIVHV=nKMVz~}R~HtwE;RN^A9Gt( zna$$zL{I*31zLk{qC?hfHN7>I-EPxmjw=- zNSx7l+CqI~JGX^&Ed@asLGorQiy(+K;fytP&kX+?i z>`=L$jf*xa(BsLnKdb7sDg5|$3VX%Ukf+i|JpV(HTD_$o;*P>>N2%MYt4oD zliI0=V?SmY&uuDmaKXliE%}z9YLV)bA3OvCzVV6itmFZUF?Uk^{b4nD2sB3`n+SqZ z=y7$JEkNp@^jp98rPFj6HT&kBvDbGk=2jH1J%8IRqB3KS8HxD434xf)@I2n71 zl*Bjijdl&OcC=n~?4XH^b^Bag$cjheSsrliK>B?#09#OchO6=Oy4vk+Gv>AFa&{

X z(Bk)1e-PU-$Nk?wnM4DoT9JabcBOBWARc0318}Ddu&2ymdGXgv zB)7XuEvjo)F$S*dWLkWqh{4`=JX3Hz-rnZ}C5W%-o_>0ad43~5ylE|B1z*t(-13$#u=4a1Fj-#W9--{F%!VvI|#hw{F@u10jURJJ?{e-_#Cu5+4yB-%Wu5NP)C zhA0r%&pT{Q_nIblMNOh3DtA~Gxed@HOTpgvIs1C8*F(Pc)7o!LeJpVL3EkMv2H|iB zENGD_lrGo}P52n=4}zO5zN~m%b_;#6NrFd&lojjzuLcQ`&6`Z(?U0isJqXWw1NJH5 zlQl&>(O@og!3-rm_U1v2-MFKPA_u$Wj_=x;zTTDwQ|q+=l*-7vmcu+%S)Z=Iz}1Zf zcqOTlqqM%P7MRdEkZ9^-?ui}nLy7pi_A*vgVy86kE))3)6IRy%JIAFc&1HvoU-A_2}q2jGh zsd|AW){k^MB}(+Qf*%Ox4R6#|8|=3fNp*tlBaNP5mXDu6<=;iKD-`A&R&4v7`K}^4 z#8P2ycHi(FT|tvi%l1b0?-ioZr7sphE80?<@scgbmvcmbEe)&hDNv}1r364yLdFJ? zx=b(3;%)XiGnwEh@(I+;$PdM}fXq8*P&y0PvN-shV){O{qA0|UUawxn(C?W#CP)cgk5aev`xVG*Pdvy(~sT0 zdr-5$t0hcCF&v_h3HfMwQNC!d(j@;%xI^?kr1i|UyrD?2Q8(B1xh2H!(-~g z&Cyb?8`)i+n12WHjLu_j3hS0#q&pKW@fpk_*1(z?@2AlEe&{_EomkmfpGsn-b5c!n z3CPCCf=N0m18AQ9crCW1UQbe3k-KecrK!!1bm~zl|7A=AWE4M6-KF#3WT5_->Ee5d zmu7D`RF-gR6U*a7=t!a7#UGl!q<4Gqm`I?sHt+duATmHPNSNdMyDCNBAv!QK5ZY0b zBGj6$K&DvR-v|{1Ri%`j-vcCCY2l43Mj4MtNA66oIrepjGE7wb*o_}Gqst~zwVA#(v_{N0ZM7PnA2oV9YE(a}Q0eKm_D7`_~pET6*fuVpJ_L~bAw7j~-UG$o=Y2`Uj zxe%+nlb@+R$7IKr^{nR&XK6RtwthU*jbtkJqP$e_A;C)q94OJM|4-@z`xNn$XM0_Q zFuNIR7_290A$>Qsf7czADMr6OIK_$}q@D_~nG~I<4QRuZ@t-eDt22gK(}uyY-O>j~ zQXn6+FowZb7w_&~>b1=M<*74#4B~TUqkYe|>GsUW`tV)B6+Yuv*AwFHRg&MHChSzL z9hW2aFJ8t$n~y~F2Gf!W+8WVt3aE2td81{!iuI<|B#Ftl?S;kgn7e~{*7r$gXn&G8g-S;aMY z0)Pp?k(y3j^75-`^`-NO;L+(h`eR6s+q|3-dPcbor@ zQQw~6VnXpWO_T0{73zx3HjWUu%$=xoTTvJ?vXT`~^FaN?8%#;w^H5t~q}NC@9|7<^s62?i6^r?5oTG`N`SHBY#`GTCs5qo!GR+0fDQEl7zM>QpFYU23f&;AIw_YMik+m5DH)yjP#4b+ccfO;=ZK3I2Gh)L3s>qP`ry=FngV8)Br>7rIv5pk>F?^CUatF) zp$4VWc{={ojLos&DPnlsBghNWC34Q!v`_ob#(9G}H92WG#oJi`lB{C!-u1j<*tlNe zzwX`_UPB7j+!lDVc9auKJ3$>6dYn_gVHY3Wq|K8^&|5b>SfzV=3;lufk)ep!yX%2Cj3s*2yWeBp%}ueM=Bsxd36MeE@I zs_QUG8SFsK4GDkiqPcQ=a<-SG7}8+8w(Se(`Gjl`va$Zn;|pTV<^1c-{cuyeMasy= z;bn38R>b-j`L-`ybA3YH_8E_Ok8D^hq(SYqE;Cwx#c~^`wzeTYPpCsrcjCFs>1=5G z#`;YTtd6EE!?qmR!Lhz~iOs(?lH*vUvP&Y7l?;vQ3i050DJjOj<~GS4De3$*8uEl1 zGFw%BRflBbzdv=nGZ7wDw^G@Ujwx%Vrk0=I^Q2kr>9g6ge~hEN7nthFosesT*8nmj ziI(K=uR%N~|3g@Hq124$UAy{g6EGnR0u{qgElYGX#^&DCaK0H|-SNMSJUTFiRf^-mX6M`|6@ z)-h+RFyleWLT!+ znE5@+zX@KkIdGkv4@oC7S=*O)1M6HPVvqYgCOZv659`2WFd5C%DY`)3$DkGAfF64JILVv8mW1+Gn%_Pn%Q_tIIbu*ZnpAty@asyfw7BdxxB6MDc`QKCVVGS zsm9vr!J5VUAZ7@8l+s$nuxxnHlL_Jt;PTY57A0m4c%5s``L0*gO9Ay!=9~v>ymo;& zhxgHT)k|g;0bvij;tyz%tB@77^P%eYZvhI9QJPMR7xl!KRI7t-SK7ZVlz0m}+Oc)F ziY36pqS~5lF}PE!QTpg}-&Yb~c0sxWI4c5_FWlBcM(@kJ?Le>5p&Pl#H^(6|AFm}( z(&GNE9ZKMbptq{tO3z>>ap-R*&Wa`nLqYA=CCNf6Tgp_OLT)5mI_PZPGaWnQ0tFFQ zb9JcABKjwI5`2fG<#62ziGs=^h@BX#WYM7G*g|oJ{tNPB!8n#>RRB)as&HbGB?FO78CR?5=NfP?`y9vN;wLuRAHgj!`A78&ofG1&)m-|Uha<9z9h;>WQJTA}2@2@^c_RV%sjJfd2xoseismALL3txkxTv9hAv{IjUy`tu0Pu?+ac z9!5f+34WunmFt$z+YzWqQFNa6`gk5eJDPzF&*y#kF9REp&zlI+ghfxq;~e>nE&=WJ z9)`208h^eag}SOuLY@4V7BFqwMjh40Se>kAYmb!LK45aTW5`z!?coAn^PGX3YmeC- zH9*@>Lf%Qnb4v-d97mOe{+T1HQ@ekjInbfz*FEcD{+K|Oir;rr@o_nkdsrdtT)_SI zxXF5>e6fMXr&4FBm2VX7phv`-7n6s2+zeCjh2PRyA=RMqE0cWH*y-|}j?9oE@h;T2 zd#Lo=fcsZFm)YFHX(#2IKzY3Ml2sg{;ETa5V)opu!}6WUYXyLJ+5Ts{j@(_(sf0A4y>O&K`ISb9d=gdnA#*c(J+(D=4ugBMl zcW&5ji=B>Hx72wq-oQzm5uC(zKZyzZXErt=CGMx{bknJ1&?f&p3I1Rr5lOedv$)?{ zqS)W>X04_8zZg}sZ$0eQ?17cSb*meqybd6-u=upVRub^VqwZ|(qS6_QUD7m^Rp~8tigL{SodZMBo9{Kp|KI(#uCAv5 z7%2>4y&DX3Avt(yjy=iK5i1lkn88L3zhz^~@HtfT)8v*_i&&jRoJY#q`q9;!pMhEf z<-v*svB9cHcvMs%z}HWMg|V_j(}g>0J5cvac=f6btnB2C2b+Y9V8?$>OK^9@@kT@7 zxrtk_ywhB-UhtXKW+u~tpw@oiJ2CIC@@l5Aq*R0h8$QQLfy8On8{F%oWR^gAbDR!G8jHK;;4zJlg+lyff1OW$f5w7#PuqB^d~==HE?+^}JI9{dDIfx0*$7aMwD z?2(WNcVCg%iQ|vIRwkDE#B5=6k&DA*r!4=9hw-NV0yP*O3f&FnrWO}$D9tE#-A15L zHdTbOPV93{D4J&4nWXgQuiEieq%i5{=qN08bH;9W@Taf(?d1pE{3crRetT{8&s@{o zwjeTyfPHD^65iWhiFiU*VCLs@J^v=msQo>_oaW4d-6QI)O5#-(auj`93i7$SQ$J$k z38eaOnSmPMYVuPZ@&BABA@4usqpo~6H`V=hj2*PkprHtT>Ln(E10B8Q* zLDWrKxeP3jI0flLLF+4vyT`M`4q<1^9Cfq1$3fHbB%5=`yK*+!swqd0c}YwEGc;S?Roiz^5^(j zOGWO^gSn6{2J{)!4h7as9)iD94d+cp|8x6Vz@FTrob!D!rBwWc&~gcMJ>8=@{b$11 z+?{rgvVE_UaWOk)ox%SZPR*=|_pV*e!Bl`+_q?=Y zKs%iXb-JX^V0cgCrQ?6-z1ATaz<;O7v$sQQIAlGqfbstab0I;GL1>axi8DS zE(y*QiGvSN4*O64C@EA=_<#%lI`T%X3RRX~C};C16F6aW^1I{*M5IduMnbQphARbj zcu93wnVS-A|Cf*;I_`ur`}vQ|>Tf(bp_&FE{P%rGrnM0VFiV-h?}6~4N7 zkk7ilAx{5>0mKcrCs=7xXq>~*rdDkUoc^1;1P4H=k6 zuo0mpWWT{D?g?`Otb?rR^RgpYDD2&2#ODkCj3q+gu>4^%`T@VMr$}elS1iGgqIoN6 zYTB}lpw|RsnYU1vK^w*mng6gc4}P2`bGy&(%?T%{^o^dO*A{R+y4;e@eZT$)(}dUo z+FP#gET=XP!PoiR!Irpdv(9_c(e58^^hEAtZ*CPd@VK0m0*laA5-L zi_@%`M<#^k0lzk<@ly}FT_@&UU0#=@2lNwQe<*ZFZlGhmRLXM5z@lUjlR)MWS_&uSx0RTaV#u) zt!p=SXM?qCAy!==&o)!CbdeQDqPy5-m>a@WPxV?_b6flt8fnW z?y3(C*6BQL+fye{XcY6r8p4 zSM&1Nx*@CA**m^90um_MU6wmDcAQh|z^T|g`N{%HN_p?k$-KlqCHFwF+(h^iXZDdW z$4K~yK*V=6FcY>QEac%ZBXxe8`>>%l`-QJRM3QX~^)k|H+foedDQJud!b}=?x&1=JdIaAz?d_jhv&X9r zw5j6l_I)CSkYfr9Qx+Jx5xVc|(4G2aemU0ttEs_uc>d`EWRv6lqc2+@}RbMSh%a+P!UeiXk)|@p!JWYzA$lL$>aUzC9(YMP8IH6D6 z*w({Jr_LJ#pk0!Qj(Bi{3t&V8R+?f{0C0~Na?*A#osyeLdoku5$CUREyf*f zq(~HQ-J_u(|$4Xym;n*k|~lnLv`edgMzsdL!8FYFUKzT*o4% zc<*CuJjTw~sC@RGt9jzYD``~>Ov z1zU3pj7XTc&kjr4vv4`*$x<}UIG&fl`;ZUFJusLJyQ#%YkDo~=T;G&VkZQ_q5i0?s}z1tfEv9-eZgqLAK`#`-$W z^k;Ba?wPifK(leTO)6X7`Z1NRG z?h5}JEs;6@n35AUKmMys)&C}B$JxBLl3fdBU_^iT!YDc+I5E{Tse&yi4($*$@r7%B z-Isd|@%Zb2Ti{!wv8xfwk|6lt39QPX;6~m>Sx2lw#5ZA#TEt6&uDxr`arsib*Sm0EEJwt{s3Xp6GT;Sb7J^R)YA~O;3odPIoo9ORGs(!>$cfLS012tuj!03I?0-9@&71}T->sQ&UV?93_ki0~-ayUvF3hhJIoXxQWKmC2OrqxVfILEU z6YR$-{OCBOo3b(uPgM|PU$$kr$co}js7k-pmKavo7+vfBaU6EvgmLv{2{R6PF*iZ& zVb3RC9D4>aBuSZUgfD&4?=BI?9-{!6yNWfA$Dww-k)rdoSh7iU!(jiZlq6cnTmKM&OxS;@sQpsrpqVP6gmcG#&ij`lZ+Ib2Q$ljq+9CFTf?oojf)@T ztqqp&H5Y;pf~gBR?uLwCx6(<*$4`dt)dqVZW)>s%K|uydC|#H*x$ourD(jJrMtaEm z!+W3KX-H>DP&OxE zPCCJ|v8HmC9idkiLKWM_GfabbTMSq zv1gr#s0UkD1AmU9Yh7S#xS;0cjY5-pHxzLEMMzaT9K1-w{sjt=%UOhvIcdZ<5c{$S zUxhW`G@(wBOu(B+*{n5(AM^6{Sv>HP{dTM-D=cMqjXLLS;86kda_|J3(+VyoXrn+7QC;*^+zaSsI*I+%0J{L z54^^frl-_CAp}Gw*bkxU#e_4lnunB=YqB*mOgN~&(#tcxRJ^hM)2dE4euDO z?xv0qod1K@k}bbiWDDB02+{zyBdWcb&NRp)v&hOl=j)zwN%C*rN^9Ka@1)|I{QM8cIRhh{Nd@1dN*FJ2XG1MxyONfX^~b8 z9WvHsui_>25^;Uj=|um50tqonkR_C#XU4gRY7}|e;zpd|hM zF?Z2qk{xa7DwD%8oscjp>;P1qEsoc>r8%mlQ<0^j_EPArl?JGM7>#)55u2&d%nXZ%M^uqm7 z1TY2q0hvS{K7vGVHfj=e*Ahj?UK{nYc^3BJ-r1oG53|G#uR4g9@1*~-_jWEbeE&Gj z!owSJiU^-00yZ_f(Q+$i*UIaoygZQwr9pmk=7`K5EEyKvdbC8v;~Yvq!j-v$b53Tg zj8~%?5{WQ~Et|vvz}tz$46*R=%nJ@ea3*)ED`OJt&W}sGu^UCSaNo)*r4346MzS;$ z89s-KwtD{$M@q7U?MB7k)%cnryPA?pLVM90O8zMmJzkoRSbr$cVbLt6{01`DLHx~c zL7RN5jI|0z2BdVE#Wzbzi~!1`{FBT7lwDH(C(lAWSJv2asriNrRE(U~xr5e8LWd1m zSHP%)`8m=EM*UJZHe6rU<{~I7pbg3H{~0SDjmqe)$eEFh&Cf2*#nQR7{Sr0wx&tD1 z`$l`4lPOflI+b|=`tdVPM-cIF8rbHvd(V^w>4S=pf&054Zl&O|2q zE8j-Ui^^Pm$2jZ1!!PJ7_0Xq;_j+NH5?vmv(@DtIcdltiB=bu)bm#y0ann?i1ei=3H z3gEDjcUOD;wk^EEsaaKEJNelHWNgRjCLAT&eJr*9hFxYzF(mP-;AM7_`6n@wzZBaakYGF>Ebn@>I`6(TEfYzRb63ULfhMd&e5`iAhi?6%04N zw0`?Y(=&Bq%@qK5^`^%nx^7Ao@CEdGWqxBO{P)9H%?;kA)@`MHt)92a?wwXqbJ>Zb zb?0r?0xswH&9qlL_ciE5h|ht)^QPI&$is66Ly2qKK4v|v=R;1DmuRZn7H$X)#uLj2 zVEy56`h})2=Gs4#aodyJqrAnqW~%VtLa+>ETpAgdBKSw#_B;NxFgx%(BD-_ebOq=} zLSUQO3-Q2L!x-^}EolV0!Y2P||Ak5n{I~<99ec>Cz3`eW{%(9Vwg7rS!+stFY8bz9 zHc?5k3NGFLW-Ir_Y^~7`*WOEQUm}f&9*xmybV+Nsb|DP+dc9|L(0<(6gs9NSm1g#g z9Z$48EfWigierS`1ngddA6uBaJ{j*7+QQ;qIh`Ks!r)%h;FbpW&0W5qx1=~^!5YiZ zs}1Pf!ut_h`oFk^@_7d--?vL8TuY*D8sfe*y-Ap1rsUo(zbF{JBz)>&;#l|Xd9Z}E zsX|XsLMZwRCcSq_k*1EOlUUsQySI}q^qdVFaNS+_Kvt}9J_|Tx4G~US(W9NtLg%@& z=m02Oc1*jAw%D*Mm3F1t#5nQIc+^SAQgRkf7xH+OxV=%x_sS~#WEhKhq}^)3*p^OF z`#tHUaYCZmhM%q<_!Q2JhoLa3KwUhE4oxI%1%BBExpq90K=oD2Ia>7VQnSR&SICnc zVNMO98Q7QH|4M>#BEC`LdsdV%HKQG^C!VH2f{MFa3=*}T79>#C@+UpUN2#OAMx>Bg|xx4YS8{Z@WQUE+H5p_Xu90 z@ppULrjyfuY(|-FD)%F^tWE3_67+Z1ulDW2;GnBZs~>^freJ*~49Se|U^Hp^TLRb# zL)OLip-E=cXSfd9?lFzM(pS z>W}`-oa5G<0{sq^h^#W_h9!d4Cn7u4F++y>(x@xMDC!=bNUjMlD~ovH)rgQ9HEHq4 z(kbI{t*!(&Yt+_BC<66&VH|zFEb{C6!t&hu%@>>TC)i;J{wVU|Y`&~piOo8pEd!#r zqG!CyTYR)QEvks`CV2G{R_h_8v^0|Chm>aycFr#A&!ewThr1QZ3{K*T-AKCu%drr| z+75fQn$jix+a_T==7Ng1*H%wrI!ga$|1_*+r( z&?mRB9k#iDGEW?2F0ybjR4bA@Fxi(a8AHy}w*TfgD8I1pb83Pm7w&JUC=Ly3zmUx0 zeO~3;OB!eq4c(V(Orr3wauN(eoctDEB@{eOQ1oyAGx1#H zl9UjAVgi498(!kK|4zGB+mo=x!f-poewb@Bz)INJdQ_iUXBe8jyj=x@4mj3xSK8ICL+Xf;+<74H5o9zxd4avmK$01wDd&;YxUm%xE?E)lyk&s5YSK6u=jsHi{ zmB%yv|MB{EsDw(99IGTrNXosbT$NBsa;{RjVkFn>sFajrNv<3#l5#D{Z5z4C9dmAM zX6~`WF57ovXBs>z+|3{sOCs{cDn*xA|D;im0s|QiJZle0IrlXQYhy3&{l+=IWyRlD*g zICvYr&SRry52Cg5O>CdQ8E`81Sr4WJK;|u-tn;3BiLh)Bs3d?J?U`CZ_s|1zLu*lZ zsO+AtUGMu9NJLC-no9j;uMPc9%`aGR*auPW3vi%RMsq453O{~na}4D8F^AjGV5SY> z+aSW8?Oa`W2D!Tjs`L)m7?-pgO-G}T!U$i0;|fBqM+5Zj-WUaf!BMF|3)!vHo*j0^ zWj^;dD~w$`lE+`Ke75M~o?PBf?{}HuEWE-(6nrNd4{;Buj7OyfpI+QAs4A4kJ-1`e zA6Ve|4(E4o=~kAmIjC8E2N!bg!7$~yi2~)oE9NG)H|29{i0=HaNvGf)xb4q57j5tl zkjtu7!VeS8IXR8qfRCU=cIJyha}}<`N&$I3Br|LcXw3oO@10Rtk>abbklk~(H!82x z8!wDB7KDqH7El}TL&2)Uh(ntif(LN_S^5ZZRPn#xr8r)V{`D2=y?^-~FL0auZCUi% zEg>-hUnIATa!-}5w5DlD_RRHZGb<69xlAfZSN$Rf%DT5+WIwq@cNP57@``Uf1YmTg z@9|{DE|}xI8o;PcO9XsV^P)V1@!*~Eb%E0&+PC3rq(rk})?`L|IeGet1uF9+3bSRr zfjqO(w0rY4;2?N#suF?xvb>W)?IFG<`OFh9|5p=!U{PZw{FaOdqgWzrqWLd?^xW5H z)^e5}_1m_63wo?skV(mpoZ1m(2d1sAA?z&+pqK5Tdck>NqzStHOf7& zx}R%s>Xsv%xvg=6ktgAG!E9N@E;BAqs{i7M7@PtwMKat(>Fj|<%x2B=0ruutO{03; z4moig=cT{6&TxH?5nNXoINpf)1{uT@F@4@4k|bS!T?|_FJ@-Fwf(|d9Q|x)_@X9yt zIcEfgiZy8|Kg4I?;jH=L7?O%1zmg?z7dm zh+gbw!SHkuLW#LiyPfb&^_56g93wne6%+p-;oT+f3 zdI+mKU!~BfpLCW7T)=X}k7UsjYuDE!_G@y$2PrCDxI6 zptbN41l6OVC;I~CszrWiT9GtP^4^D!xQJhe4(P2FM4H}4kWS@}Gk?NBuR~L?*7(Ns zdBhw3i_jM#2LiOT1#Ud!sMJ|t;R|5ddthuM?rR`|$~0||2t-+Un;(+|QoyRu?hPV| z1z9l#E0c`31hT3>2XM_j=Tcg1Erk1mJ*}%-R}^vkW(&M>T{i2_$cs1L&i@4HlgF~+ ztmBI%T2>z4U<}1EcGI4zs+Glk)9Rk@QEbgGl8*nhWECRDe2Sgws3waGvKAUgnqp`l zF;fNW_~xS$M;&F}v!g5jffuDp5+g5)BpF3~y^jbsE=xF|>pQJCQYH~O{a29%j>w2d z#%U(&(yEPv%{TBH=Qb%LzzVh$l4EG;gzbvj)jc%9S@e#>=%o~?#@$=dAZJ zF0|o?8{Kt9_S!9kY}@kwOW#v##N2@Bu^wXh^0I$t*|1qhQ&EY}}x^{f{BkYGX2+BQ(Y!=mdz zvGdvv4+c%4wUfC-mAV*}O$MNypnJHF&f+@{lv=>FZw+u%_mLqg>8!Flgpku6Nneqys~k|0F4tuw1wVl}eZYNhEh(ujG2 zrOZeo1f@jyiKX2VnAWJT)h0;MuvNyt+`>8S@HG2^nb)A(=~CjuY?XX|Q&eZpMb6Fv zNlUQ&;g|d@i8Y2L!dlW3mMlInckPm@AhZKxxE0+%UU|XMw5d@TeWKh_8E6m^7&UpN zPJs{?U$9op!Y3NN=y~7!72-(9MT?Zl!-DsZ0(gE~(;0Qu!y>g^7E`63_-mAm&`W)@ zD4|>xUcsmV{PxG$h8JK@-Ds76k_f`ZRtjFLToq9Vk1dymd|*KWagQlTqw|@V0r1&5 zw@y14uId+~67!90qReI0{nBfGuqW|t$}xuGndfrmF`TM4_2vIx^6{>Ai*`5ZT#A`b z6pImr%JM}yFf1gHBT_4V)nP5BVp@t*MU$$bTef~#I?_^1d1$nH-#|fhD+^<7c+DyJ z`^Ntjqtej_B5TTC;P2*Q^)?HudD*r(++OqoKVgfEK=$x!8 zJ`2$b{pb1&uJXVFv?yno|L)sO6$T=#fMuk|-wJU2lkI&Hmwmz_!$$OmhTR5Xi#W=? z$*V`X(rCF|jPyU4TY`~GA(X|PqH{-@lux}lIiPN@&>x59%Hd4E0zx1YQqwNq6y@F+ zEAYHk$aOD0RE}uCjEojsqR+=!BL87lUw~Ejik_(aNCaQ{4!BJ^k~kre$9@d`mEV^o zG3`vlg(BExoBlAuLq)nv`&A^f2~+kQu$;SI9B@zW<8$HpZOFZ8;HdihNQrRj6Dho@ zDi_*`c^B34Pc26sJ9(oIGkp`_58E}X?m75){h4DL$zr#A!!G<%FlM= zF^Y9ZwCv{jn?Kkzv%%M0(aNF0ql7bz2o3UV-Fr;}{x`2wUuOCK3Vq`z1iO9#pjnPM z{oWSi!=wc~luK#uBOI9$CSyW+moK-bPjZh;4ENly-HYxc)HNx(_90*3Rb=ZE|1tLw z!H-?k3}d(zu%7Oa@0(OlYJkt%Dvsi6v{jvLiTfT+^^M$-T>SF|2Ls#Q=2A8pa5476 zSXu5ju90kAbbb;zXNP3U_b6$gwcQp!Q>Z$VxznRO;(K8nlmuhu)K` zqOY&om-_sKk8i(o1kN&Z88E`*Io}1gf47tzFUdrcXKb8%0YuU!A zX6^Lb+eWS+FkfCVY`TTCWrAi?5&pwiF{Z04*kU8mMU$tFd%4gbQ zOyL(RV89vOY^ zXJk!80j>64^EknGJKJS(KI-LW z)c9V{Zlg0nlUrcJ3@DI9`kJekmRlI`nHF^jP4oRsYtQ-@>a!5lozT!ZUNCsKkapo5 z6m*5{d%6tuBcBG*XkS*U`$p3~h}KKbrM-~pOd&99P6Lr%!)j4t17P3i#lCKaP5&on zXm6_^tB7IBzof^u#9E*(MPG%*oMYJda~HqyLTm0%*Iu~LyF_V=udzXjwnJ+V8xtT` z*FYFE!2B)jnGMstGpp?zZEH~(+|T@WSzz7L1<$4*@mq@HIIj7 zKYIfoazn^(3Z0&EImo|fV8H}N#WW^*E-IvV=*uhDpAJw1R&|gQviNgWn=3~Vv|3Sf zXgc>(&vMoS$fV-_xV41PS(M;R__l0`B%xCEj;GNg@0Wa_Pp6~bw}(aNN#49ws}9p? z?Gl%Tg@q5oTMG)4R@lin+EKbSV(k!u*-+iS>aRE#bPpxlCI2?R?jZE44N~_kvpblIrQDD=Q}2(KsDL3r=|z%KKnTL0bZ71$OcFmmD*FOBkhS?>3`CMES(d^ zeSo&8yLnzU;V0hou^2$sAU?^fD&6bk{e}?bmB35?B{-bb^1girRixVTW3hp`uf zBcz#l5-}iW)fFBd5eiua_brrxoWVMzfB@$yM^HwRF}7#5IZUm4TB4sd z;vO{o9Zqq$ZP(Y#lqbz9oz!7HH5U^Z&NgY%(v0{Ns=lX8)2Nwmf-xu)a4?;|jl}Bvd z5LB&se5){cae6R-tG?}VIYVEG)#d|VPTB!A%EFgwPVcS%$P4WGzV)Ik+hRForJ){fBk$5RU^_+lTJh zKVYhtIktE{VF>>NwlS6_4t8nKB$s0Oa|9y(i2F;aV|LT0NDC)P$66L%gAJDtgjDZKP$@S2qXtNDDvtboE06Hr@n2L@<@&Jj z9j5|x1`tR!YYF~|A@t|JitZ#o@}Bk9@ei}PgnHeBNIyyn?{E0WxbYE1s|+Z9rYA^4 zCzUX9+1I4!^shm#lC9W09Gp!wyA=DC{xs79Bt6rqw3=;%4edbE40BgyQBu%)HBcNH}u> z+cNwkknDfMaq#Qn7r+JOQFrMT2jY_Xfrnw+*I`?#LU1y`r}d%RcO-icLl*kxh03uQ8Xog&>mQFH=eI3nC?aAe9CkLm$N~O>A+J@OP4Pv1~FSlqPlHy7{+!#qSfseSGh#EZ4DG5vUCRz>&`@XjCnICjO zDV0l~bD21RME!n?mxq3cO=XZGrd^1o^ryVIy^TDlxA^@&MvP0pyZQDjPN^h>N4~WB zDu#FW!gg_yXrGOHf&~$u#+s_L^a%7>Z!b$vo43ZP@3pPZ*L{M22?IP(EGsRe??YO+ zZYEl8UPXy^K>vO@0c<-~ChI5flCF%E`~O)~_c_z=-aT8NWx8~F+v2MTeV;=n`W5IUP={L1y0Ahmn@?(iEf~cPR*_m$h)JTvD^cQ*@xw0rX_cX;b z-0DpL_sPf~qovAU>#COpkX<|wAdpRO{?;yN>7MjXV=_n9Qej{fA)Y92;l6RbBF({t?w0QBsJ9KLpzwhy%g<2rr zBqddnZA|EVVT<04q_)^O+us(iA=6KZLJdH1r0g?Oy@V>s5UYr`fmW4K21S`(pmRXs zmMVXL^78^k?9#L{%wY9gx3YJ{U2p`DZ9=#MxJg`G>vgH_YG+ziI?LZA%KBIkU0ngZ z%K%dEi;Q_K**lZCOO7M9CwNB#OV|YZyPrSA`EMcryiXYqIMqiQfOv~XEI;wj&zHV; z{2FrNc9EIxVAfc0hsWEX-BO7sNJgq%RQC3i`DN?9-$4=30lf0v+JmGi-bcoJlu?d< z2#uAeX6IUKz842LU#Y2{RCm5J;^AjW4j{3nWT5^|XSE)-V5SfJ2mc3WP&AD>*n!QhXB+N_y=UD#faR1Kdl7b zN~65eU(IxP4B;PSivoYkSC? z##=2Ef<=e}3uk3(yrtRnsZq!90a({Dd$xN*OzU4r-#)2{vo7nWa4E4eaEU6Cmhr%n zt;(6JDu2Zj2?6t2OQrdVYEi{}q4VER1y;@EVkz9Tr3o=7x1Q#Kv&OGH;oY-l-F?N& z=g0tP9LMv#lRozGLxZ_cO*jleqN{UX(T-oLbI||(O7Q9X!yg`Wxc8Df*7T7SlyDPK z&}{2Dm{n&71w8v){i4$-PzqW`uUDN9e8hS@f02G`h_fQg+7xCRgnc#|oyQKp$X%Mi zYy%P^UJWn>|K%fdh<`l?qh+A)^rbc-^C!2MO-6B$_`TjHM2u z#eamUsY8PjBkyAs%me+$HQ2;zRrZ?k;eD()mU)@i!oET^PH5O?T8Q|T6x2(Xwjfy} zQl(YrYjMno&on-0LIeA{?kneZI!j^Y1Cio6=w4z66)%4vHtH?_M>Mb+k}t2Mv(gqn z5G^G~?H3i8DLG!;E2+A#?Xx!_O7!AQQ*5+Z|3v?+d-*mj@-C>RcpFd;pe^}#DkVvG zp>$9KJCR5SM}d)SAb#g{aZ3ba$xNN|P4< zE1NhweeAFMkDPq{SQ$S}(4!g~GyN9IB~bN)sbkB(Xz~m_o}1ikb8J6bSFUPSyAaLBPo$&V-}=n{s3Ic{@c*_7{<(aG z#p$gUhhC*eBQ_B-3tx5gEbjyDrEo^dq@I~#XzKdPHG%+syw;e3J4F$6g}S234@V!= z#W^mVA4>Q1q)F6Ie8z1B5)#>HQF=MEIL3B_bLMYzQXm6sv#Imfc;tQ;U zR_q+Qwt0b|&i5v?q(yy`4X>Tz28}oAy50M?EC+@t3H5R7*e~0_oc5Dz!=vwpw0X^x z#*kzT4^vmZ4UEDknyqG7O*+9rUBF_FJ&G3e6;@E0G<>Ke zzTrIO0S-#wSH8>Cs#bOdm!Cx-(^A!^I43S)WmKtxfi^I-vByr0{Muu)*sD@pMG@J`ZUmlB2s&#dbW`j!XqDiGW0t-h3>i3@=} zm99XuYF45WsVa?Pe(;Abnjjp3Tv&e!hq3#W;Y*4LZPPWw381E5C@zXsQ1 zVNuy^t)Ynh0RWIoM~S5$>ei>fq=dK?t57KO{xmAXU^(6)`sdSLU0`QsVRaF85zp8PRmUKQ}J z2B9*Isgvc&=H+0Yicf*R8Np9_E!6I`Bu(d3#7eT+@5r0LDOs2NOI>$l9)d)6PlxBz zAK{XTKG$39aC+}o>QytVs}Wx6Wxrrhbo#vCCPS)gAmcIm3Pd%9ZgkJ_`P|xNVH0+n zmh8@#6tx8+4QK`ZM0hXRc*%AR_l9)f>oIUry67aS=p$-4v--&BQ?b7;pkm;8s@f+D zWE^9OQlCth2*8eMAnZm#o=_<*yU-iROUT2Q(7z(L#M%TRLp}zH|ik-gGMX zCN4jbezc1ojoQ!vSCOuLd()-o^bX6n;UWA^<9metaZBx6CA73om-H{~3dN6rM;MQQ zFn9_PE@Ezb#Iv~z*A;gmG|U{;FHLKUi)6KCM!KpnK~^}kd5oHg9e{CZ>8DlMoxmjF z>iy-yVMr}(dGMjdSS!Vv{4n|4mt0*+>x$8KUeIOS@V6y*(9CF&eKO=kz-2eyW1ho# zK_~tLrc&h*Poby&+WPhVI^%Tu!Qi`vjAPl%K(3Lz>BwTKyB1A(=p-o?+k1Zb1GE29 znvtOm>QHRzih1$EG4VUdRTTRi>Nc_F>nYMp;D?j#c4qbFj}i4UNMFzXZ#q#DnvSUr z#F-pr40EUGrB@G>hz>!n5U^tT6(g4es0-)Pz_5m|_wjp;N0uYZ7$Fb`x^PIwqlyWS zbqAQ?x03EaO}s`LAq)(;pjO42chUek`5Fw4rN4uZ?YNxpE+GNq+}xc{+e$S{EUcaq zPlHD|72mi4z4bS76=y`NmvBDuyj4q_<9kTiOW4x>`6t7lR+gpirJdw`5-L!OUF(Gi@}p=j@i9!9L5-{(A|t}M zNf%L|m6z?J2O-mJTW#G=a900(nB?jnJBw6hb|=`-k1b0GBH6cplK#zi-zoKn?wzid zm7K$F>d_DHf*JI)tiV=DFlY`C!4C_j{v)OC*afmH|WEPw&Kk!`%9gTZQSqTYfXa>>Qm z3~ZY$OcSp@$E-FRhm(D2DlT?zo27e6_`zIOq+biT*OK(f;)Z5rR)dN)4&rK3r;3C8 ziAYUDT$`)^ks4a+y*V47%uaUx=r}hG(qKKeZ7uu6QX{?%5Ppw^DH#>EqBqUn^Esat z;7v1NB%Q#Rk3Pn)T1=)u_Edyw!Y!=8ot*9bUpvc17nYV!+_VI-sN!wc!JQHEE3{U( z<-B75N`wNk`xt40rR=^me1Lp7qbyoKH@-&Bd5cIBum1Go(g1WyN1CL}-hl(){I z7e}m{qi|d@iE|xQFfG^tvlC&lTDcR$0Qx6kt|e#+4g1kUvEr$n#dqpL^wEsFVBU@$ zx)*q97jf(_F2A~EF5$ic!7|8MbzPElN5m;s+5%c=_zre4{U9qZT`{oYDe%f3&3lbUdg{|7(|)$I+;FbCLR7_w&+eT zG7+}IGJaEYYg5J&C!Y*?i(8g@j*BirDOlmG%O!U!LhP=|`y_y@%rXU6z_z%G_mC;v zY_qPMD=!1UJE_+xwF>MG$eDFNSC6U2P830QWO5dRByM5gy&i2nq$Im9QOz;mw%GHj ziD@6X)=5mD9TUA4MxMMOY{4zR+1GuSm?4iNq;Vh22tRdU+T`4*-H0qqC%z}#Z$4|Q z7szyszLz3^EVsK=@s;3Xa%9UMMCj*s^u+vn6&3HW!4y&JN9n3ugg@nR{;UNT7fAIs zbqyNRDmopw&mr<{%RSi7N?bMZMlom zcd;FcthKJy1r2RP0y5|2Q~7j(7)lAv#U+!S|Vp30wh3h)6~dB|K$AAUkSpT@j! zuOp2tvYC6DOOXV?`31aNX^xx2Mm*LaLN=e(v@V=dVYLW&aY9w(@g%r?6F zmJV=+F48R}=V`1G;Q<4~KluEfL7fR(;%nmpKCa!>v=UM^j*x*{KA=Ogtye)SIiL7g zHl%O zdS)Njkk#=@?UAM%<`;3M$vv|D>u{)kS?@0>GX0`n+px8Qi+0|dkwcM_$e2SJ=s#7p z05|V@HZTY_CrV&+*TRnp^gdhjKK@CN?PSo(m(Dwn6L$+Q4a_T0 zWncapZRtYSqm6dxNm3b?V;L;m!z!z22$5!~ZP&~lKeExyLR7(mHACL*8fM26PR~dn z(W;Pm;9;k++5Nex{)iOU3cs*Jbc-rJ1UkjD28r)dTM7%^*$-c z5p0I0D=CW$a?JIJe_9*2piEGo${L-6&YbGvxxNlh!UW{TFe3Ghfnt|*8#w8lSuv{6 z5aDOOY)iHdA5*S3zqr?-8yYka(Bh|?E?7ER6Z%$=4tk{XtMpC4T90H^zs)3C3J>>Y zz~f2b^$nP(AC=CDb7$RS^?|CH9bLATxCFsr;AoNNlg+1pUV459$OqjS0mHd+;~X~z^S>sRR$BrB3nce{TvN6apGKG5Tb(r^giPUxETJMd3vrI<=5_Yoe1-&uV-Q*R}L%MG-uPy3HQiX^k_pSI$|vgbjV50=qDWGKnb@u z1p0D7z_~F8{n@QAaa>;O;RiKe_(i%mZg1Hi!@in28;?-_=vx6Qj3EV`#S0Ti=WU{j z1|%P5CFKZKE(X7G10^B^6|JNf+(5TQ(v%OqS=Sd^zze*_OZ+uU*?&{gC9iT0J9rG^ z`3QREvRA(S9gDwdKovh>H@1Xfc0tIIQ1Aq3)=vzL( zD+_{Ee%o==orsx(mB&;q*6Z>dwt`Cme}JjFXVyI%`CE%2Ss~s-x?f~Vc|trCw?q7G z13TYAsB$dFkjB-@Vf{nK;Dtza2R48{e^StrV|lhOCzytfMXh_8*s}Hd2CnfJ;ZLX5hNF8$yMaA+yCvxuMmmPy+&#H4 z;<&+>2^V?AzHF=e;$b5gz78Hc>vlEG7_)joJuW@EMWZ^sxqWR%#5p-@?+@!2osn!WD8&h@jL2690mU2Do#sD z%7jU2V~V^RHrrT2)kj7*t1yT4Tryya$x@LUmUL*%yb;(3w~tC$Nsk0gX1k))y53kt z;PpAFWZqVCZIlO*8RHK4u%a!^WAACC-C&DL+Y_4M-A5>WSOU zOSC%+t5VWYrvOp<1IqV#k4^@pw}hNP$~H}YtiI3U7^}w)wfi96K=q_LKLgxw^3u%D(tjmr=8x?c2*HsRUq7oKU-??w&}=k z0-cz6_Zp8C#8|jLI>t_9@8=Zw7MIml!{MyBu_!0Leh*J?vA&2ZXzfU;b^?@+e*rm4sdUxFNE_?cf#N?`D6-VyV^GjXkv;XK@PwY-hNrEdH?69_tu4?w$TI}E&_ zdp}lOcySFY%^XNRwU^kfKG_`ea0x;(@tcutTddF6uV%mUM47F<1M4$clo z7hc2t?mnHG90{msAKvT9fGgsp4Mdz@J<1=+QTB|lT+iCubIJmDe08{dtJcgFLh9P` zkYv(v6_nboIp0?z=}oIN#El$=^cjb}=Q;1LpQ%mE{(Sx$3eqeiCE#NzBSom{4w(At z*=ElUZogFefL^{>{fLZ*8syU}gi(7@g*})yG>@mQe`5x2Qmsbzm^Z;SlLGp?ZNoe3 z{oVMsAIe`9XTgdpz8QgcDKF^Drp_wM@uE)pRh|IM;M$8kCIs2X=iGlgM~w1V0I+;N z>6QaqG*X#Hz~y7=rXmtBA@sbTi6Ig=w@xD~!ekFrT0cqjJ<$oZ8*6Tz9D>)cKY9&* zPhNL%{d%lR=tW3aF!F?K*eSA2v#(0AZaai-ATmNN$g|lTe9y!IPX6K&#U)P*p?>ly zyddRoI~ZW&%C86bmrMVItY6}f@y zg^^KGImj5*)}vk3FBiTbsD88Bg^D2wss#;SpyJ*0Iv$^^UFL3hMK3SZJ zo{ePs-ZZ0=EsDt2llY772am7HrqDx|&3D4YPK`Oqm{JE#3uZ5sZxS2N{+mB1_op(i z@0LZ`MaQR-!r#|iiXjN!n0gy+N&?}xxV(#HAv@9@a|AR;mNCMonfh_~`z z@PtAzE9(P{^ru2K>4M8uoLORTz zy!x(UO=aEc$fE}QUKgh!*Mp?1nLc&0xge3Eur2iWZ)dx(wXC*4Yx=QGoB8uV&9L7f zbV}Xzbe7uu2jVZ!!Fs$M^i0PxJ9F>8iTh=AtPSMcGsV?_l13FbNPRC_y8d!HYff~6 z3Ge08ERv`6bx2VZq4N0YF*l32ncsvN*fraL>&lOi#=3w&NnB63`r9e@piNlZMzWXb zF4;)_kIfOqUP8W^gZDA`OoONSOIYP8;X57am13PR{RWt@Y4Ne7w%HTw6blTJNfxPl4I-h(9qjw;_w8jU=vI+>mmSf zgWlzOzLt%O;@g*z&(8xMjhe|XCjaWg;Fc26jjT-3Gz8E9M&Ikzly>S2LNt-OR^kws@Y z4k)p6KPipH`?K6pmFhKg9A7o04qy5v9u{#H=Xf#T8P@^A$`fuJ{nDZ9cu%pk`rZ_R zti19xEfvMId02n_L0`dir5dmr>=DBYUL)=1DLkIyI0yG z?q#$m@q-+M@gBpJmhM-hk8Fn2yCTjhcIo=lVDDg{J~ax*>q zo~BY2so1Q}zHWE;*TIW>e_a2X$muR*G?gLrY7XsHT=I|Cw+5D!W3tiNUzx)yM`?~p*<_Tz~o%ZUPc`);7-x$tLH?AbW3R{=^PG;s_(RA`!X-{OZ^Mqi8?g9i|5 zg;4Mt-5X|Zg1D@X*@-@Wy5ga6%A4RXkwIrQI2|O@U!n+#vamcQBiMmbC}?tG7t31V zDi)5?&LfJ#Hv~FM7Y(Luv;jvf;BDjgOyw7N+y#zOM7)hNVjeQZtF=Q$midD35IBO^u z>|PM*`XREm{00J|&l{0j8NC9rNuh6@@403HN`bJm@aZ?hlR-%o@h1=t?gMSa;m(Gv zF&`)?^M0*@#&$#s4Htz=(un9`vMYQ1#9wvd`KWJ-ydYng-Z8J(OQBjR`V3)$w1${F z8{L){&m$6grn)mIP}u5WGiD&miP6w4Z=6u-mLAfcu4K#EH1DcW*LWI!+G%Ec5RqI% z=}AND9mW5>Sl?M*5YjHwiPSr5OQsZ_mKnuGY%ZQ({(DDNiF~w549i_LAf|=^dDG^M z&$^pCfBYb6M31YH-8Y7??lDT1M=>s@UuFpA+l$2#SQY5!q7wka!i$=Dw@ty(cV%D3 z`YzfIdEuk0wccN%ZCHWZ?m`JuEij}%F3$~Pi6hk657esx55*8caTH|M!-67vv;I)Q z)K1`(S+OY7>Mi??MIlUnQFwneN+tl^#`ji=kM1)`vF*x?9ro2Pc<~7D}?+#$c)*lTzs$83T6$qmocXUb$cbXq({VzfG3A@G1)wDF%#pC{cPM1T)f z4jI8CPT&*lv0dEo0?JL2yd+Bso_)bY_A;;b&Val&w+&o!?$2^;w*n93^KKL5sK-~7 zq4O526&1$5{;1ogY9Y}XFbBHmvS9iTEKra1W5AX5VAC@Q21odb?elWNoJ*^+Td{NH zY%%wr%(yLY6Zcm76u_)G^hiZ$i|PlAJw^Elgc0&$9#z}2{fN}F8M&F>lNQAdI!|EU zh@jPUKccA2x&o(f(U(2Sn2cm>HR?Y<#rYW4TNqH;BU4?$uHKCN$GM@>R_ni;@2=Ox z`F6Q}0T^Jk5)>6UbhQFD04Y`mPNr|(ATLqMU)|TZt|dB;>RC8nr9F8@LGLDN=vYhn zqSvP2WP^`>-Axc6eK7L-roR0#2SR1Tx2PDxOl|f+JPcF5d4{;?@-f)%lH=h@b>C*f z1(6Q?fk%1oCHF9^H#K!5;{k>HTpSGt;zOu?KHOqzadcIuB+8Zs@%{Hk=EZmL9xMKJ z8)~m!c(`RY1u1^z`S=_#&vV|0&8L9#{A%V=J_k&Q)?K{9#-1B%Z&0BN*ew*DollW@)kN5e?AuQAA)4VY67 zi4W5vQBI=U$`2t6BE!YHaWLUe^pY}F^BO!7sWE;Bcn_@OqeW_Yu*{GIhztk~u5hXE75jz;*VSMPS+St32p;pm&pBgkQzkFYtsk}62) zc>t9&q$!U6WjSSp0@333<@e(XOSwMk^VnWHmQ9RW11IH z-ynL}Q|J-+TVm=zTgM^N_|IywBrbpXJ@f(Tl8^g{10euZv*B5@Z!xeSJSEu?{z){4 z!p%B)_z|C3$&+eC2;A45oCgt2F07q*qhYobfqb})EDscj6WzY6x(4eKYgI2~RE6<& zRp^GB?B`8F^veu~UQd66>r^)+Ke^rF3pjOBz7Br*k;wEJ?YdEt z9DL{Q&WO*gFZwVx_?3r<`aV`zZ$S<6W0+EcD?!l!wv0CcgQdc%sM}t<%hvwAv=Uu) zTXX)+!(m)Ih+o=+#uUN|#OVbIz5oHuz};NFY@y-oc%BfJ-Nfs8An9$^tf)Y>;~qa# z4~kmWbPG5j^+_sgbiUR2^YW>-qKIYKfh3GCEo+y}Ky=!L9scPhf!tAu%0vDG%(dSj ztq!Tg7MDl%E8o(k*?&!9qvIs-Eqf8LhjRJ|Dizi~WZ`1=XNmcp{`Tn!$#QB{?o^BL zhw*je7g^Q5G)eW5bewRZ#r!em6-1Gvrw-Nv2L^;7AHQjs;j!*@CAaB3HpHzkQlG5A zym3d~rKuP*F956Ys)A%IqPTO+3r*M~!fI>Upv#$cWEI~;JDVaYVL+CXT zdjTO;CsA{Lb7s{m>PhAAZtJ?7kdyJjjj-dWPYs#$9iHP5wD_0sey$xjA4a(MUEYhty4ZYQYgmyF)x3f3c9a%IT6ySxtF|}p7^IJ z^OL~euwl%#^l+)F<|eDN)WK1=&;lRk*O@56&p`$`IMUxRb{n~}AiSkz>l3GsX`Bnf zO^b}+hk`r0K4{cvrTm0uFXb9rx3`Bx+wYOMeN#45n328jgkl1EKI=;F>9)@(Rf=nP zEX>()m9?15(c1~SQ&m-`=#JAIjn$rLc~N>L2y$%sRtJavpT5YE0=3?5-j$gjnbD;Y z#lE@bd7$vW3zn3k7F-8`Fl+>M_{=By4?RvHxBwj`3@z^%s0By9#fuVEnZIHHX#?(M z3UG$d2l0<5zh1)+Ze1m>G1WJ&D%>+ke#S)H)#&OY%Zj^u(LSu&fHfqDuVqwC!>M01 z-2bKA*c!84&{Oie-mxs8;|IBBRTL6&>Xo6BN zWpVq6*B27{CT-g;)lLa#V6UiKYLVjJSu?oa$gn_mZmSmbF+P+b_>t!W#k$ zT=X6H7jsuSti6lKZ1!$Q62z^bcB)T( zLQEa1ge5;Plnv@?eHv?6qh*;70#EJYDnO7)XZp^re0&7 z#{q2{IppS-H#VA~^?tJmLzy)KgedQ@K5{m3cS2gSIKz<#>=G|Aq?^*C{0Y7wUL2(Q z+S;+2LU_1F{Yv>?dB4d!_n^b<{>e>VYi~%uU~vY#w=Y&y03u0i{V&n-x`$6BcWlv` zOVwkCIex7>@9$OP zTRPWij_b4wx*}Hq9~zo(8Te!7d!gT*wI*npREHg`-{Yo30_R2#TXEuCRFAtSSGnuy zT6vvz@~iLv-x)+@FAo?u&&D4&V@`ye##i!vn_j(lswWo($=&Kv$3Euy&8<2hO`4y7 zXv#3evp;6}iBnB4_k-mNf8RnnP(Vd%c7u%9+PM$N)`pMjS>&Z@&?G%)E+ueN$6_z0 z;CU*Eoz-baP{i06|7gc;W+UM%F@u<}|=Sq|-FdQl@wweSTMj z={-+I^$g3IWg~VVorE-x3BvyMKgj#g($ zLCsv4-oKT;SL=C4x7vciG{Nl>3qkUh6fs8U`^oV2)%?1k2)wLh_%+e+;%2O!~)9eK-Z|iOKyf%!faE~aPiNm zqD%vF>8WtO{?X1pjB}xd){{8ZnFlHrj}#1qd_EpX&@95ULr=_}J1Fa^MZ$PSV+3(y zjv)T7i(peQFc^|h&owJn*C0a% zax?R_b&eS%Tw3<4RzIZJ1l)KXT|9>Ads0*NN$?`Y>#CP1iW|bho2gwxfnnQi+9!z2 z85r4`hAC&@tN1B1Q*BuTjpr$f1g+PiFzd7@qvi}=NZV^Ir!-)L*}j4S7{bdqr(-o+ zsZ-%i-Mi3#=y|=~IhLL8rR!jP^8QT5Tno77xNtJspGW-_%uWoObK zXK9^EJy1eBYjB;vuqDOZ^vflDjmp{2wz`c(n4>L+iAzO(5#PK0iXcXjyQSIkG2|ly zSS15tVPfskI$8g8{!z)|cjlMs1`Sip;JLeb+sUp#PD4+PuM61u?{(*8X|0LT={5!* z9htb_S_!GaA){4_*U8IJPdoffIeE3VIYjo=WFh>q$XG@54RR!uRPKO=k_Jeb8QOAp zvxHSUN{~Wui>y_rm_k~uB{VEKD4q)S+wtnnoGdM*-IRkpTHdm_jTDgh#9nY^1RpTS za=r{PbD5Z~&4Lz-Oo;%L>^;HbwMEzvSX0z>qWXzo!4y7SBz zlnE$pIkhVw!4oIQb*@6wB#50--!Qu0PF00plPifA(gbw8DX^WGC z3R<@7?u4q9_EiZR$6~EaP=fd!_7Yuvw1C<)*W7H32>&BxlN&fR*{xM{o3PX@#*8N( zLtC8NW+C8|K4Ex^oTd`ICZ%n~7>!rwAJhYK*A+LpoqST5q+JYo;J1@|{R_;%{)^5Z zB5*NSC3g?3j1O6lj(jlXo#9JM7Wxsqqv0(klhYBdvaih0Qs76=x zh)7SN?WU21N0hC)O2XxXv$7_TqrQyc)lA6=%&u70Yu~2DzQ>a)uig{1Qzu+}-oq0m zfW1;%Z_@(1-mF$h_|ArAE)QG$z#q`^++SBUZRt(6Y)xKNR91%d3by@}H>4C0CMvaW z^}lwu_ZBlfZN>oFcq-@lBh?Lc^(0*4Ezf=Hw*>+MgkeV=?vg&r_oB^MQtzKJghJ41mFM%O;14d0oQ_(n8q0bXty5(r! zUkXFd$wW^>k?VUVoNt0d3=3rU=V5AO96aE0sm&#_2ECzg*?6||)LlkLXyMKJlFHaC z8K}RaS-nl_aa(oqr+j@F!hpxN{}kISuyHi@e-D>CB4~8Y_b~UMs@Psm?jIR)2Hc9^ zeT+<;vXhw6=u^5OO({b9tl=;nZZw?W7-m&4IQ+^?XCKL4Zhe8|dVPJwM|P@@bZ=n; z!It;g>DplhT##54nPx9v0LERykzE0oZy?W$-<{R51;2b1+40#0tuZ^bNt(I7O_P{9 zZjL^M&5hkp#{Uy=BRBpSAPG;MEUx~%CUep^H#401L}Hvrm+%e$N13yz#nI+Kt-bE1@~?f zsPh!Y&WM!XL)m-k$$=DHXT*!-g{QvAiY0V2aFfCFN{nRL_3yhQ2w*Yd?={}XrbVs+ zJP?^R8VlWm8`KEfjM+ zbCnyd&{EGX!lE7Q!u$NJ&?xaTTc#jRIOrS4h{;~_UY_SZH|%^flPKt5AWm}ZVxx~N z*{`OT2(5jZ)G~OU$|@=FP?c0z>Cym`wfC zOy=&@KtZ$*89R?tpL1XgiAjCyd0FuU`v629)Cjg^UnP@A6k_-rjO zuA`M3KjY19LC)v+K5vV0N?n8i6G)>vh31zE{GtREVfXdllekKS*UsEva!y#P-5@JBn~0tG9Ru9MCjFq%wvf z-gYD>YVdkYmsVG+zoZ~mT##JnnHuLq`7*6H)k$x41WpMiid%3}FkKCMZT0sgy>(OA zZ-@eWi4_b8>|w=&d+JVxS5WT&lqEfGr!aIIx;>i`6)X%Z9Ezr7>6AMwfkrq6N12ic zY!XUV%ld4^7}#yioBU$eO3-DuJPB!IDIOjr7LK+!yL7gN9991KTcne|a89?nw4)!a zl1KKtk~!_x-G(?NM8Q5!qkB}WZ$`2YO*dSd~ zH7jG09wtq@!@Z<@;Nx>vb=LE<<{9};8Ql2xRyi;K6k765yvLi&G2a;BJKyRE!Jd{Q zKc%N`gRn&GncUUO#ZsgIjM|GZ?##mVgh_-KQS4XV`TD`_;Xw`GTc_e350jZ*uax<( zNbTKX-Kt}wlhOMbzGj6A^_AFqLTm5mnc_A|Iag{rA0C%nsC{a`4?!=IVn~dwEJfJWimx;m8XJFVEV~Et4{8Ug_wYuQd!P%hBb;)BZvo+q5?9G zpm&$7_W;WN3B%ZA-%k5Bmxs}g^S+-A7T@y$YSKm)1cd6bq!uorT z{L>@d^kQ-F)`TP}vqmCG`wz}`-%Kc(a!kVh{SXViZ$iqVjTucrKDGsqY67k(+QoWfq59H9>2&!(dqm*@ zADQKkDU22&U``ZE%ge2;#&4_rXQsPtF*Xf$!0J6p%wmR-odr`sh8;*N-e5k=Wx05mH`X zEbHBb;8E%5#g8vX^Ws@x6NKSgmF`P5sG6>xNeyF8t>pqqJ6P_CVInGuxWn#(UGnzK zx$pX?xw#uZ)oO2av z-Ii=gPSQ`EAT@mm*;*Q-J4wr3pc*Y_KTJbr3@kt%yx6$)gsFwL0?i;*Dz2Me-VcwZ z4Y>2&vVQT8xogGL1nMA#D#hW<7#}xknYkG+j^mC>3=C;5l0`t^kY2*uB@08)zm?X)X8`G{rz3>KM z%=xZ$VsJ7-`{n}vdKRilWB!w2Pmn655i;belX$ImE#Vif@_7{WulM1@sMY&3fn|ZK zg;F>TJbF^MYwI`f1>7|}&^(r$u5Ea;KKHm3bHJyM+3;G<>Ng@gVmy85ockI7* z>O~8jfBsk;>QNg>?S1dh&qzkr#N%}gnSVFFso$fiV9tNomgvJ}8?4-YjQtAUb@Wsq z;riEIbSH(iLQQ8^fT|F$Aw8MnDCQTC0i<)t@caA(n$vT5dfoR7zt4EMdn)+=&@uQh z;QUrkli6II*2<&&`{=XPJ@4ab2p7&R`)tRyg|7{$dBqI@v3Xg_v=zXL zDR69nf4VUX1GNXf-(I0+E{bn#+zDk_6PvE{A9C^CpU)9`2EvfPgAmJ3;IF35%G~3c zd*GKlCR_t|I3z-ux>Jg>iRL28vZ&bl)`LmNav@TXZo7dcTzG$wYwO^eLwE++ws3nT z;UEWe1)*^VY4B+aVBE}PD3a>vt>1b2=KD=UA2}*51_dDHY)v`4EJG6K-Hl(frBSP63?5b04CVXwcplZwNCZ8X?yDBF_=ksy>1byR* z3;-^!dE@G;kwHqW&A&*8bQU6OOR89kx_9c!ybb;an#fZKa^#hgOFxZ<_C0LgBc8qY zXE2lhNz+4e>8$*Kz+&>x1z0gD(jGMNYnzRkFY)I;p4V}x)~d0=oe=b*WtIJn_xYx! zAlQ+p?^LL|u9{L{XHHO@D>=p3ins?!ErRAM_bk^ml?dFGn8L1J2wHrs=otQ+F=`iN1n|Vp_Al3x7w?yM7al$HRsu|J+NuNNB#0`=W%J zwr5_O$_v#RCgvu{4wTde zu49bA6BZ1MgQ=a~@u{ii==cG3LCHnj;X7YM4DIrj8fQ$=VG0C^DFDW@VKd}9EPG{q zscUk@1eQpAy7Gg(=QQ>$>f7ztJxR6YvGZF6ij(e~OpOae0_k9vioe z0!`i3sLgCvFyzZAu7T4booBY~w9bE;{vz)qE*HHsIQ%>nT3?sBJ|bNAU!v1HI_K|; zRDphVnb)4FnU%2%zgLW#Isz{`*L4M6YzXPBf0PP`ywNZ(U)U-AGszA8tijBveOV<8 zNAOw$H@)iyM5a@T+3zAc*;Sw|1(jLiRH}PTm z?ukAULe#~K^u#dXBBSo+70x3nupdhQVcE_eN@j2^eg7y0mgTEEwe`>uVwJg?qmNBWBT3UR{;rEhm4nB)a4)Q!?muGY6ITb~Un< zFx31xLO|8!5<;-PHby}oV7aJO)UJ!N>N2uX5elyLEesbOR$x?^ zn1OQz9mgk~n;=d7DvEFPI=iGE5XV-Pg|swy-(7za3cIvs-jl=oOvj=0tyixARZoI) zwQkz2R2aGy2)1)gg>p111hRkHp{>Xi1CirEjmh(qfMafp6x-3dbC!@^-UfmFMnU!* zx3{Gr!7cr=|L{vy?56IVrX8ziv*eqx9$2GkgL2;c(*D6q|YCiXI_ENA5OHo>sG{+n7V<*@7xM6fy(@V8aTa z9D^g2NTH0Ko=W(?uKcH|IYEj})i)S__CgK!)y2^&GJuOU^x0&s!h2~I5f#jJ7Traj zrcJpkLRW%)!LGsY%hNZK9kL&QJQLo3?`|Cu$iM?bu^xh$omSRzO?yvRo2*fD*#jBq z!FH{MGhhmpJX_JHU7w|0FXgD$@=$giLh>IiugcOCPSg8$$7g?egp|L?r1WViCeJhx zE%R6Z7r!x?Am0HfKNw58%V@xxcxB^oUxn&gXYeg_g}`U(e3z7b@*r2z&st^>C#W>L zGgn{R_`4TH%!k{N#mD9Qh5lk}BZC&r9RA%NMfBL=I}x#9R(W^s>$7mfHhIAWa1l%8 z;6s{cmYG!lt~cJ4^JwoEvv!R!cvCJK&^wrEEN-vj#$l(~yU0KYVgxs~PG;DWq@7NY zGHnEPCSA!bWv1vc&z`XL6NV5=li5De69$GB~SZ5(JRk3$icROV`vhOz<- zeAJdTh2csB_ldoM)S4Z;5Ie@BaBY*&kJ-jpQ(g!-KOMP9jjr0_{1EqXWJs8-$sd}% z`U{B9<`(eWe+H+YTJKAW4>?MS-cmYz3f#R6jibqBbyf^UP*ti`v^1)5lR%3OT}lN0 zaaJG$Z1lD9sv%tbcB@bP)(5Ng)TS++iopxYPrP0iz{7G=yFbzs>K)4AFS24QV7#O@ z9)us}0a$)Ab&}XL7@7Xn(AC3*cD`H`N-~S^0MalH=%-`7OgQ0KE53eg+i`+E@6q(*H?6@G90ae zagP3!sF&r2h#~1fu@p{BAi$_hcX-+0sh6#K^V(nwg3tkR=(bu<%X^)5ehpH zDUCOrpP>137I)C*M`0U&tziIT}g*xGw5{N!*jjKj1wsALpIL zJ%@$NbT2MGbx$6gl$=)>)*H=9O-0sDTq}JhH5_S-(s(CP?haeEJ1p3&wsDaj)nzZD zNcFKxBTUj=l?d_G;w)w1i^UQQ$6nl6S1RB5e~2VNG~^^Yw%gISEHqN;3NKz>Fl#EW zuxEnIWi6lM!HVbZRG?I5ct%ld98(8YNPqCq}loTW`yivj`gWRM0h7OwL}?7iZh zTv6|IF?3Ul6=0!I5JAHSvijd+^CB`;dBMoE3G_R9Jq^(@;NpkT^85Y7oC-@$3-b8s zACkN!Vd~kgj*jqsOUls|M&sop+3j-^QQ(Ri{r6`=nYUOK5<<2*3b$5T0tR010 zs>312vSutBuPc6VGw4M<5N}LjshBg5~2fYg^ zl{Z@yKT@0vM0>ajx+z%}YgL&%Nk7+_dL*tB=Q^wo*dqpSHoZ_wVyCYEDxRL6EUu}F z_0QyLb@k1=yp=!6iqYK5cS^aQm0AG28_y)eDG7B_q@4JS(<@&UI~qC~+`U85jx{71 zOiy>q6=a8N%DR_%<=kES(W$a1Wyz{cZA7a*Si~-<#aZ&KKu+D&uqYU-yvp?btSzPoJ(8P`KxWVQ=&rQRx zoAPDcugV;C6ST+AzTNNve-n=64Ok493{|CjCkPA=xW8m}3!D3$nQiV$B@|3KOs+LA z%)P&W))cP2-oysdiBttO;SE?6bWmzGGw?QH=a=(C$Cs1l7$*ntNUV!yyyJHRM#69` z?3k8p)6TIWZqWYXtt%^`J(p@;rnE?7OX4^j$5GaZFeR(09Hg*@*tyCM(#@=6A5!nn zWTX^ye^o|P{XyfU^XTR0$I&K>3UYloucGcVtM5;H5`P}cA1Sm#0t}%!VL(=a-7|5b zePs$Pgf{RH8JWWsjt9_q3r29B^L<>mJEm1`m6sVuU7oT)Kp>F2T=S=tc-GI{u7AgjopoB6?DK+ z+zWRtDVZPVx!obx!0)3#=}O)g*xVjnxl!tDTB61F|)6w$~bZUQ>W@2WF|+r352l(dux|pS8efB5pt%yN%-cuNT+WHcfuB zQf|U6tF=$<121*_@D?JL5zbYump$?Q+wO)IlxeA()BE-jQcY<1kST{=RqfZat_`T} z6X~*}aDxoh=)CM^Hz-K%%#j>!QF=zP;F6vk9Bu-e_qUvkJ zmnj(DCO{{eB{KV+9Ih|MVvWuw~IyU(czap9nr$sH@ct9H_4BGuD%J~T2ORCw+C!{$(pxmfw z&*;{6;mAE_6uIU2q+*`Sb(|S#%8iLBhaus9+y2K5&TU+f7H!*tNA6rM-h5)_NEP#= zj#Luu3$e87AeNiPAuBX4@GLnEgF?3rx&jkJhDrCCwjOoEH!^i^WU#H#YdIM&vwsz{EQ#d{T)&h01f%6DJ<)knnAeu_&)Mq^tgKU z`x=|1@|R~pW)iEdyg1Z^E&MuJWd@ zZaoUhGH)@A9OnXN?5BS!$G~atYG=HFRg1#G8^3BF_%-qp71yNHlZZ+qp??+_LzdE@ z(f49OC7ml>)|>t2GvV#ZluZ1jWU=*$@R)-N$Y`2V98g!3DAba<9;#&Je^XXC&9{@N z|5!xht0EvBxT1}B$x*f)_Y zTXGEcv?D%WUh44^vFji4`*tr&S2ml!VB!u;y${`lt(5AJizXx1_neqN(vXwT((*)0> z98O@`k>Xut&WH`%7;WdMlX0P1>)b{zXXb%xT4LKMGn$s2eY$Y_xgMftYvxja_G$)D zAizz5)73?4b+Vc3uii2>MMm9*Ta6>w%pE2FaclM z!}SKGji=I3>{Q=OzpFh_@^z7aJAPWB5ALh9X>%TZ_y0&oHDrF`{Y(1Kms2CHmpIqfRl>Y@y9z$^3b8*^P+kIAJsWNvQfz)8d-~%O$({b=RUU>rz z_a1K#8JHY=27FUH&BH_QLK}`qadH4tV4!c+X+WpzUcZb+z0It86KV2GVctfnlmhODka(^bfkq-FwMK7IA zg@pN9O3ie7rSozMkE!k3$UT^a+LIBc-fwlQc}#q2V{s2Xa2omFMri#R1*+d@N{)@L z7Q-1>Y0rP4lo1dSTKJ}K(H{e~@Wo01@unt=X1_qhX&I5&t-8h@)=_9f=Jw+f{?z!w zOL-dh&SrM~(8g@PZ%pc0cHP*ZgCu&yhOYRsNm+GEf<$lTDxK9L=Eh#>mZ)Z6J1g=dJIUlThl-#%iDRE^&u{p`xCb~hc+{=xj>$A_Er2eRG+=2Hbr z**c?^z~Ua3ICJ9V)HI-??B2-z-nDv*Dzbz`~?IXJ>sL=6@*@0H@v&tdy9Lv#M z?N2=0Nap~Isi{?E&@4HWAxg+|>a9D%$lwb3%@#YL-O+oF93SdKbo?H2kq-6f2@86y zLNNJLtiQsTnMO6pIsPK(GYZth3dI~_^pFNRDL)_h725x&KB?)gxv^zqS15deo>8c<)n?y1O`EW5{}z~ZmvJY7+2AfdrkGYEk4Yb#k9Pg`0~b5AeFu> z8a_Y+h))<>PT5mV`8#NfI##0`ry1a3IwC zVCqpasX*MIk*s29X~dZ-Hs@?In^;g!OyFMM_F64`7Vy}t?J9KUBEiWERK7aNk-K*f zZ9yVN01wwN>x2kEB*rBn1IyvBe;A&sFe4RMx6J+TEyo?({x#uf7sS%Go~CX)Rz>n8 zSAOxQ0KPHtcB!HK>O=GmK5_wN%?YkImj0 zqXn&FhLJ-P+-9H;Q6(HN+r5dqYyTc1JP#*nN@CFoR}{QETRcfdM4`HeVSg1Wd8}Bb zVJ!yo$lw7b)horDN?2kizKRAEe4Y#u^$4WTuU&hH_WF!++WYQ+23vz3FuMhokfwS` zNMNOV^D3%8ypUgL$nrnf+dZ6wd=~1a*Uj(Nm9$%56|nGT+XEgkQZ_)e(Qb233Qo{& zDsmx&V(TlA^>$yC`?Wg=Ro<(}{S$lIJqvfMt2^2BKoQfk;3ht9U#VeEU7*M%YQ7Ya z`dn4v+PU1`pR7U`zMh`ylfQeH1BwXrIE5}1W5~-L?f@3q(n%Ydp^yKNIwj}_+u~G$ z1~sGy9N}S?y%0;(u}XY!s*d*Q)|W zsjCwJ&;7U-LauJ}O&qfRqxPA9MYd>jipLFHT6~*Hk%*u4iMU*lCy}VRfq23=u)b@b z=#-xwlsZ&o#81cU)j>B-vN9jfBA35*i+so=EEJw(<=X3Ot$ig>7;H!iVP1|AJhJdI zLKwh+vuqwanr1qHQdM`UB&mq#*^)#&y#*=NgvigPzC{fl zzgq!iQo+yn`AQwa7jC!W7thqJHS^p8TEyyj%gj{BOkd%cB#~wEgW^n{A16vb>-qgWXu-EcaHv5XS5SJD@H(&vdqQo7KU-1Fy=QWU#gM znjW_7yp%BrTfb^~vzvz+j%2zdA5-WLRW!GJ#zMmwY>k6e!;lg-c32^wquFDRREnR^I}tIt%FoZ*?jG{-Jd4S zkKgi}{~r$ax7`$eV?sxA4FTW1L>uQ7-BKl?oiYFtI(qQQ+Sh7#pSqB%;Pl%HgpE4w zmIJUbjkG~yG&;f0df9tlOL?@+|HS+O$d6D$!K-@t&r~{sh6&! z#O*t>Y+ihZBB*jDtmhBwI5cUcQ#R$szCjo$WKhLHg7LiGpNaPSS(hKW2iF0>r1iUT zQOWD@`mI9w@51k>XH+4>gM#Vkx^o0SYzj{=xs%@eCrFbo;q-AN6)rp4aD9Rbw9aHK z^&NG|9QqO9jyBg`g5THDqA@v1WqGO*dzihj;OHiU01q??7 zX_U@@@&8q@9E+d9IqsKooVx4>HHIW^uCB4J-8Y%=l_b!YSpj!y@$G^iJ~}TpY44jl zFM~WZ$T69{Dl2N)hEYfFsr(5#d`PT?Fx^;fP_7`l^4A-Vb#aH<$_pon48vv&^8 zf`-H`Ys@k@02EaD(A@SFZl!PaNW`BY%XXdwH`@Y#v4{12B=k52xWD0R^^ zEZiY3bmo(a^H}(f?5sF_TMcY@;yl9fdicdEesxR9`0V=+5#X%%g8);vd~;8*qWm>`x3CBV)bVKLF-lb zcxhyypQO6X(0#^&Ze7UA!ESJw~9xIUl!WzcLrC2l7ZbR|d>k(_|oCl3ts~hFd9i65Rf<=tKUX zKs`t_yy-^g?Zv)pC#!8-=^>}k#gY^BMAivH>!#BeCLX9!*-gW{O{d|4cK`s(i=QQPo>JZS5u5i$XctajCO_<{?RJQfF+xEC5)eIu&Tm(*@{eoF=DSaQef4mMC}T z>$uUxa)hq|Et~LYP|*i`_#^e7u~9F@+!^Qzou%VlR@F9bAmhQHC*LNYU=N!*|9JhZ z!@D5TgxYYkUZ7v$hsV1Bz_5Yx;6G*dtBx`USh`gNzp-nC;k}FF5L2_KiI&WN?<3bP zi}a|kI$nOkbWDQytgkb2^1=e1RQClB1=wp*6X;D73#?5_iz zd6pof+Glv6vGM2GTwqUvzVnhRh~=B3=>KkBX2*T@mfRb8pOS=wT6Ze(C&85No ze+zTHWC-^lcNod=*x#(@%jNFCdLm~?_Wj+JkT|Y=vk44*iml;og{H_v)>_{jaoRSYMR24P$YDqpzk^rh)&4~ z>owsCsQ?L;OtGFeF}-J|QgKdr>kAJw&q*X+!8E3E6lWlpoDP>0J;53RK+R!3OSG-9!nm1SrmmoPx8J{PR+*7mDti=v~ zEJs3uGI>v_WYz50dI6eo3tc-5(SdlmooU88iO~90;c@<7A^p*ExQ*_7eU=P;hg#sX zQ~c8hC!1S}pyT)?GZa!99)SPbxo9o>2Qzw#a7ev-KQ+^AD~P$fc}Q!@*Dnjk>__h? z)3rGs`~>1yq?)j;JLqNK1sL$k@!p1Yf4X&lplfPPe;Duw2h~(qPCuCaNDcN}2U=AR z7Vq~3m2=Jz8CjQWS095kA{~ovQU5(!wusvow_d#UuhS{ws@mzKfL^-{OTWFF>sdU% zjCqSH7z?WguQEjc+F@zMA-%FN$<7OQbn@*Loo~ASF1OJJWz8xU@97-<_ol*Pa-@*k z?jHU2E8*Q*jG^Jj-l7T#HbLT8-0e}~r5VzRKB7Pg%2^;NI1jGxLZUpKnJ+#eSP1PP znOJU>*}sVAzQVLhVihu+gf*r}&vs)kjbj%hA!vCALQVLD-fC#tyh&Y1d1iT7Y<+s* zKG?gxizLN`oXUFGKZwbY>>#H!cxCgztF7I#E%Px>42g1C71EajvoDD^75fu_v++U$L}iv+m9i?h*tmp{F2Z? z8o=%eOE|Cdn-T8?4EOrBUhTf$`rW#3?y1Vwwl>?~h)_qXJv>D;TZ4dCl7%1EZ7(Ta z6Woh%>uCLFC=k23c4*hiaN()`av9t}c**>$ch_yTiZ6Q=lESqogj29%m{X%yc_dGWO1tI!Tf9E4vpvUTCC*b3ivm6fmU(f zrMCg=GRH6VFn4a-R;LoP6(ZH6$cAnjWI@BW;^IYESn1q8e%tYwT)VN{OY7!44p{=i zkK6kqVhC<)Wcmo653-t=g9RV<<~E{l|MV5ghn`og#<-nggER4a#JgVPX&!&Il_G)PvJWE>&$sLNCX|1BKRqZX1+GA~SNYY2G1i zquKEYLryoY61hC_4<^CDcdvMNfl_~W%gX)}zi)c$*WwawBjS^p9{x7>sp$Hj8WHs8 zusFq9k(A`H*Q$oKdHi`vs0}YOY+~W-5B~5*w8&WJ_~7ZVwS8a5koB&5{fjXD0);NM zPbs{Ziqm0sZ^Tx7Y<9a!e-<3yoq~!>#?9^RtBRB())mX7C%g}h0FHq2S^XRhi5!PL z^fBFv`7@XUf+~ZMwtqxwr!4MfHl>3jB2SWWKf+?i3bVUg+g~c99}8k9fB!cn**Mus z7w@@W*#u|%#FVEGP_c2ty=X}*?n z`h?5PR}A;wSvHnU;9IqC^EUS9G`RP69n{YW|Ht{~`)j`8%hrE9i)FKSt><)dP)|_1 z@WGvA-$}$l%mM62A5-0vy9)r&a6TPdb8fmeeYZcvVy5!2udjgb&!54gyThXzedkCe&@6A@nt@jAf3&+q9i_x*ix)!yVv{5 zjUt)DLcK=Y`bfEJr0wd3Ac;RM$G7D#=)qfHI@xam`iqr+bMEcWZxDH%<{_j%N3uwn75t{)Ss&8) ztZo0C#JLD)&c^%K-oLj_FE@up{yywDb#Oc1+qq`T8cP))2U49xo2ih-$wGxck;9v~ z(Y(J{SHC#S(T3b@3x+c$?Bo430phV(!aJ60EQ%cTW%(z*8K%aT%j2gMS8)QirPNIn zepnvIyyG_bon;d1r|)jAU241oJRh}Ui^|=+8|n=iQo8Yyf^Z1)6q*U#(y`cW4!b$H zBM|Hzi>*1`s4{}>^1EpRy2vogm53NwCy6b2Kv;9jJgm7|SGuJ~0UBl{;)^8JeV9yg4R#4>h3;eUJ=yS&QA zJX_@bc$W^qaxJQ3A*W4D41YScDNb4NuriO=IBN9ir>VxkMw*}=)N%Lm%EXBxUnqg=R9N6^O-Yi)&&t}MB(i@%N?lf zhz=C>!ccfsD5{83S-SWn6~t$RJo2si!0{>wJ9%O<*K!h>`*`=PtrRwPiYn_KR~e$m z#isY*Fo%dgb!u0O(krGaT@OrppKZ#kAJ2C7w-i+3IN?GL#%B>Ph){!yw`C5~lV(|* zgv>6hkc%(9-4;O1!wZU?y;nC%vzrlm8z5m2qXvHZqL39G1HT{NdR@6>8egGz&3iVE z82ux$r)Ru!x*9gyy`^S-Y`^3tp4giW0XjY_W40g1$(8Fw`?_n#xu|Z*%Aw8h2gW_F zKSlHZ1s1>7NzYP?7MQTDi(0#;=m)s;(^FUzW)|5GOANm$_oGw`0!2o=PMAnMhp$`H zUM0RTC~j z_YV0yqs|HhRWq-GeFaj@ccb^cVP2FJr8+C2@8Ox&#Yimi?%_(xHKlza<)to%N5{{a z3bz7tya6XIYs7oUI~zG9i%Z`1e_{^9sUSmWSk5qA7agK1=|l6~@t!M;4R<`CszbtL z__V6%+s!4QC1r6nw<5-ghsw&2!j+`0fyWjmW`vgDy-LM;4KChbEvdhzBiw_5zqv}G zZvvlH4iNM_IF@_Gnelag4_;@j!;#Z!gnW7Ng@i2hU3A}hT8!;0lOZF`8AGjYj1V2(b{4B%=NER7Di$_R>g-^}XIA>qDg1|^ zBv8MgB)9?$d#oqKSi!_WAJV%iea;>3hmw-cM7hQb>*x!rjH9z(IP?0#-8c=(aX{92 z);{fs@P0@{KJQx^Q+S$;&|vPT5KK~>;0<;ry2244bfk?cb@Ue=QpQ;qO!$iZf((5Pj}1T&=K-ro<##X2 z*8LsM?rTn)18ArF5H+^_O1`f|hL~7!|65j=cIfGd&oag`N})ioIJNKX%k+G8ZSzN} zS?6xqfa-I_A7c_;5?x@wQ!XI7lQIAeV(TsjT67hGmBe1WQ7${s{Io$*?0OXX(m@l) zEE*+$Jm>kZU5e)-&6aZ)25SwMJ7i>GQ#)~lTl_cdy@ZhMigG~Xp(KcQhJQ~~;2$gE zTO~1N=+92v^TBnW;>qKg#b=KJx52x3=b# zrx3n;zf(P4Ci{c>dYyFMjpkCNX6WYP6V8f@w-CQK^yy9kPXsq`P^ zy^^YnB(uKT8s~y5QCJN5w(4lh%S`XX9{rFDud0avUnIgv52mnC=y$44$^Jw}!en^E8zNG)3Xsdq4|mvl*G; zP^)M`-==Ah6%AfY_zL!#ELW+i{krq9>46&adEP@#q(c+2IQysQIi48XNuYm&r;h~G zKjvK-h^FqO$X~fEDh;BFEHQ)_jPY+JCw3fsD@4n|0qxrw>}N7M?KkK*^!0S|o^E)o zc*io~*WTT>FI8R?4jixg5mxiI@fLVKq+~YSNg6%Tn=9sRej-Lxj zT{_Q*4d@#-(g+2Hqrnx1`po@!coF<|uP%bt@X@;pyky=x$h2AW{szn+pK@6C37Y^P z5hNDG@YTua*cXT{2d(w@_csPAvZU9oE1vU7m#e@^<~5`}ry5CsQ3`~RQrQIQn5^&J z`-@xp&ew-Zj%=VrivG}_TB5gjE6q~srgK7_@??5 z+_w4K_+YQD#K7>N^oeZXY##A&KYb(t7}DaQW@2jkpMk*v z-=IHOd33eTkV~y`ne^n>xpuwRqdwjbJlkiG?UqU+bnW!R5{CMX>4b5^-t0J-*R4A;kljJtKK z0aB1P!y@vU;Eq#1?q#FT>OM}!Eq2rXmSi{YV&EGvePIG;VO1!;5Et z!b`XiBVMtN(0iMxP2;10#xS`kBJpAzP|Y9DeGwl+&1k>}g~`~G?q2o{4L{4_ncaF3 z>@WK(OLf#ja+yT!gG8|QuwbTZJ#~{XBrHah?kI9}79osDFe;?Xidz!PJn6(`manG| zH4{&6-kRz-fewy^-{AHnUAom@d>w=oH^y@0VcCDfn$Jx@3YaV8+KrOmxvVyOV!7kP z_(JE|ie=B&Zubl-ead=X35Lvk!`W}Oj}B-mp1;`4%^lc=iUbEk_f}?$x0avZ2+a|axPp{#o`?2|}{Qb&c6DzYt6Il*lnN2@Hdylge zof=?dyG@2ZI6h=~KO+MaYMMC%S&h#l#w>!bn*VUGF}v09p_}T0=l64IT!ow5Wfaqy zOymlFoGB1a+yekdhSgniadP_1y89s5vjd5B7ld4~XA(6I!s}}5s{hWiy3i6R7vbm$ zuOG|?uorRVc|=Dw;f0GhAIUPS(>U3agoUn3NB;|WFh{`57CaCXE!9mJ4MGahCUXv9OIxy* zq6i14dnJ2LxOBg=tm`4h1ofS~ytPm}uFt74lKca&mRGiulP?N=21Qgw7rN_YASGcU zHyTlz;F)j$iDK)@TiJu3R#-zb&QlPs4=7RDd!xAcHP7o``nBXA>g!_ATo}T z#>w1xvViEzq1z?kRvmx}!MmcbH*LS1wZfNgMcpqVQmqY)qWc0AlJH3>K>cT;{7NgRy7q2%6ZWZipsFF=mVqk7sm}sv=K~S_?$Sc>i!Yv(;RgChE;Yy31 zDDL-poaHrSV4T>W7BjbQu@8E$5VkUL?*HeKonZY!WVK5sGg8aqPJ@vQJzg97OwieB zqT-q7?^OWkqZ~s8!b)B-MCi|sVdDClvxE+T)P6#1Gd)iYZ2L;Gig1naXYRW+-QXrSa=95RZ`4s zuE!jMIV8u0W=)emt@FGN2~WHH-I=xh6U*PvV9vS64Yl#_y-zVjeZk0@v?vE&Vda8Q z2yDDGWtKH;@UH&1Cz*f4vSjYbw)L17e1*lSr|(v4t%YO7(UFVRCi@*$R54Ucf?RwP z675E7);`HT^U3j8q-+^cM(pfMU8M;<$hWPa^ZxYJMfp#V`D8smp?4`-G`=P4`wH>< zNzvJim}QH^fnKBsdcIC9O4`u8OTrQ8&wi==j#;VNSx`%GpeF-jnrYg>}19&)L!zaox4|h@4{_4c>Cm)%u+$!Fp_q zuZ2SE+i-2^&9axB)voG`q6--p^vV8h2b6AP6JI&U-cWHBR zpEeS2aR~-lm7l!z@et8Vxr$_Tpy#xCejF#fx_^T zGn2*bL{l4GcuJ(S!K-fzlXl`B{5|_)S)UtA`o2EXY|(8bE2;mV+w5F}*_silgkIVk z`9mREb4c_xBj44hXe57SfkAB?!2A9>Qs)LEIFZg2@f zP#Tm>_}a{bV3rs>1yxa_G1J`deJb1Bg{|8av!hnYhA7$Cd$P1O=vu9e!w{4m=rkPX z<_e7TX$HQu#}c#Nb+P@^bF~sCzOw|q6&TyymT%|&An0E%Z6Q{m6`u(y=G42hnRDb@4!1jhX&iK@6hLIT)PiTRb;w)EKJx4e0(vWtM#TyYJt?p6c_C$KjJJQZL& zEMd>Kb|yABZlmt@5qgIQeI253fqq_V4a*$f_U8sg2-5AG=vB`DCMs=FM7$5tPk)$9Dr4k4+=P>d6 z9TR{7lXwvYXS*Z0lH}sNRbVTHa~`@HDDhNUPF%PbhpD@^49cGH_4T*6P)=&9N$ogT zd(~6$++U`{>~LjkpKZhr+AFW8^Y30zu6c7H6N+^!?d?|wLZ)&1L+nSa#IzW@VZ7rW z*hPQD^jU0cb0$T~0;aJ#M*|2LNLj^;Q-f7E(CWH!bon`oql8wm(cvwI!cTwY1K zyx>9AxzG;5ESoJ<9$sv;)DDpzG@3+u?AMFMU-QtQN;#@TkRrbo8F*mk=hS5w(P%WA`>UmM!)`@lQ;z$|ucBL7eEKTeE7CQy)^*5@m z0!_6z2+I%hI7?05`M2P)6o$n=>N3_hs%`_bZL|^kN@gKqa$c&nv^A`JpmAVcz_C$h ztLp?kacI8^RNrJhb$lvtH|t*4eieFHcFKlyY^(LBXuKw(Sx(r?Mw0^1P zkexuTW`Bt0Xx~Ps`VE>6DR8-(SzMT_R8p+%8>7$c(~2&*vV;vR$5*J_s1(-rtk3!! z33l*L6Z|M;3YyhwDs;t+ng%t2^JYnn7>w3$oA}gEAbrCv1|(4#7@1sF)eYV4qL;zj z_nVTVgZy|~ahDgQKzZB<>^Ze73IB( z%|ET1+9l5~fZhzN+YIoLw^sC5-f`-mD=IvUb-w0}&#^leH>ND>+&}B6kqzkYg;rQ) zKBdN6Dpot(Ezw-uS9RXi^+A z-%KtwU9!9$D2q|X;a=F6DL0*-<)1$urooDsXo6SK19m*5e-Zh(`g9WT2Z5YN?BJ0b zHXwu30$-^p-cjhLfWT}7-0$W*dZu}j(pp!0VrjSjsi{v*C@HYMemn9etXCLQP?cu~vfKDR~9C&IH|;8noYL2S6|k!NnRFm?E&)n=7$sxj*5 zG>YmS{u+xSV#$<;x4uJ`u5u7pIOA72=6cGwwTWU#4l%WtASpfUR3H@Y%C`Q4iyYIf z_2^Yvbn1HrWT$H?9Ep&fL+AE+A4fz++~K<)UOn6SdvV=sYv5NbY>q%eSmO=?^*D z2@jz6%|UMebyKY(oQ?zEW8U>P1y${_QF1otcgS z)%AN3R`6-OF%-7lJHb5~ak((_yu&Qz95hzh<_N z9}jj%K|0t1gI4MOMkNOKZ2ZNNVIQaChd;tL#rKTYeq42{|E>wWO-ED@C1pE}-9{iI zesG)zt(Qz(R^{f>k}j@dh(BIi^rrrk5^BuJs)Z&s_lx2`V3unGj|5)Opha6?)L}He zx+6F9fm(ahlL+kZKR)VBIc2UpX55hN&Ue;0oI6s1BM&zyVhU*$r3m6#hA4jp(s1DPP4lQy+>drZx9^dm9!IXa%@8?~` z<=5vu|ZnOqBBN1+jdniuFbQv7P`zE=Q}ZY;dkw!NH~E@A^5h!nq8wjxxnE zcXdYeb@it)07(IQ&5|FLT*U%o89(@LL~;II7%pEH6r$f!-wyUQHV zxQ5{d$87OEgu!3SrbDF4lLBYu(LCw&cykKA3)`y>G9wLczih( z_^obXe1%wN@qMcAvg~)wuEfaLa>g;hW%>1tM7at3n?Z3%g11#OSb>r6IlFNmje6!_ z_xCS?cK56ZE@89k!CPnhAej%b>+vb-tWCG7&JkU3X}YR|zCnGJjHS@lJoGqfL!(Ty zcC z5ilsy`1@Vfki9*H$)1E!27C2-r+Na*!L|7*6NO?~?@3^RcT({BJ^Y6=f}jte2$fLr z)OTGR$CNIGZ~A?D>;hG1=0qGNX5qxjzLIvrA{_2bmvd+_B1zf_C+Bu~D>wGSH3329 zg}Ov>1}oF{Vh1k^>YTdPTfk0fks?bXPIglI_za6qGvi{2hFlaEMPq1W*5|)uH5B(b z%Sv zr;Mb)pX!w$(gknpI1s++Q~Oyxoynq!2(ACx*jx8s!*Tg^5Jar>pWLrZ?81qlx;3JBX*992zuIqgu-(~ zbGt5faoVRbRP05(N55a> zCc*Qt_f4zKb=IAvQY!W(6*^A2k*CStGN($nYJi^>*Z&f2U-%gJ5ihykdc3xBHFs%< z8L8C!_9c)rkpaY~2yV2ctaqW`jmru+^h3NgUgiPZ9YF1UhXX|0;MbS1t3;nP!Eq-* zdi*eXY>o^ZhRL9#PxQh7#3`yC3yATr<3`-4?U;-CA=z|3%Cb86vrfg|9wxfd?Uwa9 zblgPQ$L-g~;g=q7l}euKf-@GG(XDSK@Gx%f9}s5ooOOk^sX+R})n>%;Pe6pIEl*b% z0iA#U@caZ?C~2fN4i`ieJ3pW)*u{lg%*euT%|K1OfAQ0Ny^8X?{Dn0u%Tk*w?%1Ih z>YN6AE^)U}%{D+*1J$jLb)M%JbcVR5X+puPA2d^yju=?t#?M*f%Dxa$pPC(74t3(r z3v2dg=E6sI8U1s71O&IEfQq%(!}RT1QAK(C>9YwF)*qBim)qqhyJutcAI7!PL((Ev z;+UK8I_(5wEb$>(W)9Y$T_v$Pm~YqfJtBza2DGK8q!U0SclxHFHZ|{Cu-4h@#wJ9& zFh%^q^+PRYk#7F4{i{AzPgeT*%;lI^RlZwV@q=2&_=&)++$V2XLC5{P*`kzJEcMF( z!w-7+9(ply=5U;9*_H=_ACnTbgDL#r6j3J)tb&EV`T5;QErQ-*I|B&LxzJ~q$Kn2m zQN<2npt?I*>M*-XTxTLDMn8QV0`2j#gpo36IZlxPTF?}pMML+f32k>_o)|6o3&!LK zEtag8i715d*`(Zz5gla*r0o^@!r)VHLY=V z>}WjpHc24gcX!e-9PX|6OZ$(H+>9XUMm?D%uwQV%P9on#?}dN1>2FAuh?`p$K^Y~X z<42TzurvOP>l>NBdfx$1u+ssH;Q{)>CN}>XPazrT@>s2v>Aa5fOjgp00*poYX=xMp~C#A<<+g4%$vU*B-+oGfWX4Ds*BbFXQ_MfHd%2+$S0&LGDiOJWVp*FER-|L zJoFw+F4+fN-C{yVN8W_rfMMWPWUBB-@sfL3a*wf{2jjx%=Z@BKf~obMB%I_EEYWY_ zT&ab7pv&@+tBfm7KmXC&fwYHl-8z!oF|P5(9tV~@$)Q$BP>?A*Q^s8zM9xQLtqjA~ zoZGK*vvD)Dt*zrVX`u+MtzW@e1IIS-y7iF!2;Zg6;JKE&yPykb1u#(k9b^7 zcm)1E(r_zp)HIs_a>_psWOzKt@X71|Ip6fQw_=$@9Kr1r#YY^*PR9e0M8%Y*=4WdP;0AkqIo}p>|dolDKE}P^ao)1@k$nX53 zfRZNYIQ|M4-^36Q7ei84shB=Oo9reT0>KJ4q_k>McwG`owmgPFtFf!C$wqlI=Q~ZE z>|7BN(g>o;%MiH!{Ih_z=nh^j6Q44j27Orlz5XKLQd0giO`Iz8H(JetRi7|h{*sfd zY61!Qu&C3%#RBwm&0WO`bCk4LbU-ZHDbhPsOU?qfrS6W9%J>a@SirME7bxTEAt%1V z&+{_%gs1-eV&yfmsCl6*F4t+N6x*%ZuRCgx-(WG~t>^3!A(F1Sb-b!(lj&YakHQW@ zdvmmExWzizDnkcjruaap_U--6Hxzy25^J0vG;sZjMo@~=yjmzZYAYsgGl4xub8g>Q z_t-{K80l!e7Q+0siMNvjLV3`|7;<%S1w9S_y_M~-KrCAq^n7q~L_L%=7as#Zg<*`W z@xi;<>M^1Eq*1(j*3X!uZH}Iyb9~YzRf(RO1OEm~jXrx39|C`OWO#CZ3-E_-)iRDK zZc)$5k1Z|%hI*1Dj<8{+^#kXH2FbvhhBA!q!N%*psx-OG+C)kT#>qQ^~Ez_VJozgbqL_IyQG%Q!DPcOqrw zyC;`MiqM??GqV9A+2}Yqne$Gb`AUYgupl}Le7L%YL|th3W!CQ`4@96Z4Qsugq*mTi zuKvvP7x1f040DO&{U{6W@3+-uJriBAa2;5`Fo8eVaOa0RqFR)G;_oqR@ao6|jTXE* z^Vuw3WF6-8XBZ4WIil5MB)hM~U?*nWeNl;ub=hcvloH>qZ6SqyT+KbYWU@z7(&Jti zziA~WW!qTyPY%$cFIe`R%XqiXL=+)!&;sARAuV#HW6-EVq|`e6)RMJrb30bQGX|&# zUom+cbMj|5OWwY~aDI^u!aXjvxbW4&;G4acUgu=oH7#n6g)i7EdtZaa?Nk725GIj% zZl!c?dZW__YmpfXtC78LZhI1qUr6JW2B|@EMU6ilf2@0E6br1yIrL*+ za9|jXO;NvznFeg(-lUt}8Te7nGOFY|D68MMOqA}9=G>{DVm&0hK)sS#>+41~+Qov$ zp9wcnV5UI%?JuHvRQzN556(!rV9np>vYt%4jM&mR2A3A=!PAwv;nrs&743@wOt)OOk(g)G|XxV5K^bU6bQSVZu8$dk)3G2IMi{Y3MRD_(m9 zjtK35Fyqnu*K^;cv9}rP|INPh;F-|sClnR)dtv?mTB`t!s^0{v2SMlT*qexiA=dZ@ z&}nOx(hE<6)*JcBr1vM|z^q57f_ z67A9aZ%rrVS{0C)7sls?rNI~sk$`jMn~zwqeP z&Gd4?DQUtaubOCs43F&h$I-nm)WYPHcW|U6dE3xRe>HVI3tEW)tq212L$!MMVz54? zfaeWiaO^7oP>ct4ed|UH@&)ix6-C+JkD~CimsTc!H~wIeU8&fQdh0EC-^B$E6eKxg zBd=S6ON%EdLf{#k?90nz9-^`KZIUm%EC!H54BJT}K26^@j( z{_Fiy?O}xZ%fz=sC7K(vSrg5TtUo(kEHLm-QoVyzbn(Pg-SYM(R!Wmio+5@jnG2I7 zD8Vz*Rq^n@4!5CeYE&`|a$rSZzG|ewSsOdMVkC@PbIZWCPcQ0BM|pmJ?Lnopm@WI5 z1sN|Osp_zd{GZ`nq{WJJlM~p|P&dCX`>t-3`Jgu*O|+fz;DuGI^j?1ij|e48|BIsA zF`>(t7Hji<+!Hz*aanLMedk3b#`wV1HnaW-B?~k|QV1VPr1i4-|25|Wrd0Dzq=P)9 znl~|~UMWQ|a?R+P)3?BM2_Gi8-Q$n0!$gk4lD9ypl6|&igV;4xOUgnlYvG7l<#J2E z%qPAo99oR5#pTO)KFr!tA}2l%Rhi|yDtw)7wh{cE>c@`Qr?je0`5s_O)2-_bSweoy zs-LLzl|oKGj%eqRwql6a8nEcB@5`CvVl@m-)@TtF0yQOh6#B?P87nAgWT7O~>19*e>)}o_QSHUS2mx z`WiuO3FUkNmHf&(Ddhaz^Nez&&=hyu@5C`>>!BVq6~C4c#7B69#?_lZ&d~&&+}zrC zU0;u4JU=#UkXYqTkR}I$&Q-r1=4ZRswk*mLd$?8tQ>E|n^Zr69b;9%>BEY#LoFjY3 z%X~l_fxZqJLu80P2frrM?Pg&FB{%u)AjAAy7PvzhH;i@nZI!&ICgzICbGN4gDd%+iW!c?43%ckIjlVbbd34tIX+Iy&gRCX`4V+iOeNWs6m{ z#k>2CDJbT`ZKZ7~FM%TQf;AB^%L4f+wjOUjb=1j4Vin}y^tO4P%5gLp@CGe^nov4@ z)`{#}qbC1jzeya9xJT|B$`3*&QYG2Eenk zVXYiz#Xt=-TrWnoh?o@mOYpGV1UjdhW!Kj*wTt`%@-%eKzmN9X-w%Gr2^+_tHOgE5 zZ3#TGwBeLsye=%m`$NyhoikXALar@Ekm>k_`nBGmFdjhi(FtWNH!XFhU01lB-Vo0Cw=}4vFh5FwaE8F zhbE3>j0L=nYTOj{#1RYqZbrB=t!tmp6aCviLXeIwpc@;*^FCAn|z zf>j?x1MPvRO!p--ek3us;mN3$IN|lnOu%mdaI*vp%I^6$n3UkeC%IDR2LJo_~31VxH5rLt%!z zzg)*#*`@8#$^$O<@>I2_ekk-Tw|X*k23bg?_50ks0BdG_Z)DBr3N0|Gx4@Cgp)oV; zb1Cwkte?$mobPGjZF37F!FM;Z6B5mN!95;Fd|eyLgS?b7F7M4D-{dzp5YF#?h|)Nbd^m>F|;tgHF8$J=x?kzi?$a zEStnd1;M`KS&5ys?3Dz*N%eW*zr0R1uCe8rJ0*EGpPs5tkd(T!>c5eRGkGzR%C+*Y zkN~mTdjn_H$dYS}FORdpSocY17Y=LHe6_L&`2d92z!0c9AL6*6>3So}U)O>!NC3kA zC>cIuLsJWN)Fw~LJMt=@7urh637dk%no%AzS?F*lF9oq{JWZj5Un$!DH^pfe!C}%~ zqYvk#`jEW=Vs~Um=3o2`Y$WUsP3EI!C^GPpOOa z?U(>s;#ps9cI{3^#XWsCUg@CJv!L;HaWSxd85d{7j%yua|&-*Au}8`tSMEb=}yuKNZM|K!>(&}ej1UlZ{Wu9>XW&RN1<7skY26-rakC( z)28959WX30-}JP)cUxRSH^gPRZQusttBXcvj;Wp<^JjNgD_`~jUv6$=|DF2Tg`O5^ z<|*mWxl@tq#FbD$HKBB{Resp*oq@z-cgDMk)wu_$wy$n>Ox^l2E*`XDKetl9 zB9MMOhYwgEO`29i>6a0zT6r>VS>3dg1iJL}Q|sPkg_?<)>0&Eu^Gxy_!}(ZFfzO1vZ{py7m$ufZfDm(G+I5lGTmN zsxDfcQ{=&ijuAZ_Zo7#iXQ&S?T%hkKDyLv$u2k7NxGC`F=)_U+m#lJNbc?*zC4Bkb zXJ;J|%`EfXZ+ek+*cekUorX!|S3Morkk4)zpD!#SDr@AJZw=$Lwuxj_R^y96rFLYq zk;q(D^#)EpS;;sG-YeQXi!aQ%!HV3XyxBJ+7g#?H%VqI|Bia9cWKbR)mjK+xIin&P zDf^d-c+KmmrLa7WO6Totyv2{)6`Mb}<4(c7kJ_-U)%j;9UjsSa32#-|4c1_EdI3he z`@eRHqmi2^Egg0gMMzm;smC9H*=K&w!>cvI_rN@df2F>#tBZC;I{SP0K~Ymr zSN&P`t|XA85y@u>BXidSV{(oVxWN)6>bHxQS)VjvcTnmCdvPIb&#Z~2#Cz*@)PJal z8j>Qh0i;FujK|L;N|H-wXm}0dljFCfdMB8z&^X1Z3*-Vr7$7Wh7P{4OLvL$u->@i! z9#@yVBB8RNPr$2kdj>T9>hY>9l0+R|Le(i%%won~!dd1Ad;tEie4H19z_U z>!NIL9QVug-Jx$Vx$4*6MKci-omFC0f#SP~=LYpYODSJwao(Y*5tEhap!9Iz9~WiO zZtF-bkn@G*(W$tjy^jKCe$e5XFJmh{^EIm7!JXYJK*wzd7nk54qxi?lRFFy+|uve(Vz%rHPaSosamuuJ)k* zP-W>}LEYAs8~P^G?qBCTRnL!V#X9kv=7cz7dIVZeDI_YjYp zMF;JqEIcl*cZ-!d5pu8lZ2d@fbbanEEi*u6#OAL^R_xr(yC~T?r=GugJ#L2k5ngw# z-C&Wme|pm{Q;wftbs}%YTdLjz8w&IIMAbL%$3CDF3Ebq>=2IUROB%l=h5+)b{yncG zZieIEy%QWqwCMU-GGso&hAZ_aVtK;?wAEwZ*yg{UlQO%xHQ;hvv4^_+k$o&bxI^^@@+2JJOz2`-Vj97%#Jpqx!sfaVRjc! zw`Mun1~>5{#9|KwKnS59CXC;J5#CW0lUPtA)`jmb(+Y8CZKz0;7&a}7>nhf7&TgFo zcBP~b``C8Kw#}GpV!EdC-mh%^*?g`}C-{4;;~Go%=B5)ZgGU>0(XUK4T3T**faU%! zd7%LB(89tU7C@n~e;d+W>b)lStA^j?Jei#JsK8#>w_f6G57xbm=o!h(PFM1;#=P~Y zn-J=TTz-qw$&_3z&Fm6P1!=EDT+eSI3`i_`73ULhJh`^K;{aEtW@^k(fxW0O#SK}Y zum-zs?xBo`t8)L1Kz=X@zCC$ywzZ)bGKe!T6f=@|;I+D4FpL)~(Xsxd&a#^5knDan z)h|t32pwRKTIiSL^!bXn@W%nC-mPIuelEh}Q5rBRe9fu>rqNL0w~Y>)^ia6ehg@3U zow-hgZaY^~1)<3a--#=(BSf6YZ-`P%4-W?QxpI#CKpuCzH!BYYmBdWEDRm5c%x8Bds!RTw z)d12DKBfX(3M+0#br47@XlsudW)LS$M2$C|NjnJt8RL-q^*?;~QoYS@^~Xfx0U?%m zH5mYTteRisb;lTQ?9M9@tc8W>YPFap$8oYG-s}G8+G|=I$ZoJ?s>C?yA;WbQvwUK~ zIsvm$OlHc{NzJ=n=~vhVa2qk^1IlHR{i8qdUFE@Bh`8@I1r`>6wGN(L?D4o`2U-QE+ym`my%fZ zUjnCb#Lq|~20c0iH4XOkw{-RyiFf<%jOR7awBzydGuDC>Qa6R7qMm@#Q2~SHk-=gt z-9aFie+_5WTjHiZD41axwNXBa=hAezXqukZ%9_7uN1RL;v(5|CGn6Kd0*;Rd)xMq_ zh}=>=Tdv+_GBR1pJx<5D-Sl1sv;OM~6BqYqixtsg=v#5P$ILL#9npj=Y(gT!dQ31x zqkg5Ce=zb{#EzM>cT4ikrDaiW$Kv2}PHM%&KJF5o-L^mLU;`$r9RD4t58nf=KL`4s z2Dn?CtVFv%zMC2-LkO#`^V#m04X;}3YSXKCN;O%yW_h!V(;iOT^=u$!NzRRMW~Hu0B!hw^|Iny1SIWS123-S-JAumCD9_WL?HOAgNim z6jOY3(cJqQOY_>NvXqkAq;^zn`@f+rrErntmV;{MuZpyYZF|wYpzF|+seifxNyieD z+L(+e6@=^i=CrhQt9sP-y~C{>>icUyj3P^^qQZy z&Wx+w@~0#dmX922>)$gA%3+p&2~05S&>a&>;u%~EVKSz4|7>xhKR+TqmAsY;&>JU* zlf`p|eUNgzl6_cUn27`Av*5VGC9P9&gHebI_*R0}x_La@azdPMH9s7+_m)_ZGNtT?s7Z8UEn2bUjmQ}K54KtY7~Ud;$xKhl_Oa#OKM zcY_KmUS|!{Tfbb?!rU~U0dcF7)d>z&wwuI*tp&xkk471tPRMv_{iUCRn-;1YsO_bb zru_(E#dcd)+o0bV*_eP9PSq7Q{axpK z^}#7f$6w{J9cWM+zIlb^bTV+(rJ(2&^NyT|w5N!uJIs%z4`&0Yy-9PM?9{OgUZx!G zzPw~`{}^k(xg2l_w~RX=^ltsHEL!;(j@UgQq2wFjF@kW<2DGLAPtApyV@ZV2PQWcdk4i2@;iYql+ zvJkNjVC(nqH~4A(>G%q(Ak43SoQa`btuU`{_<)u`u?y78xaDlFhC3Re2=;etSs+j0 zc@hqk&2#;KES-Bilkfk>l~Ab`h00--N~J8RoGqPHl2jt6B}wHlryQEyND^|2TIE!! zRL+s(>~_kWG9qUiX67_AW9QlL{(K+5|2#Y}_u;y(_u=(^zVI=QZ>9ZQvcMyg2fzVr zrBloZ{HI(z3L0xziXT##%QI`>pI#%Q4s8{P_V8otH{8V3|7U52V(~poI=X<>wF2h?gC)P!=r){z=~lmc{!q^tvc2dRsvU&p*c)a@ z`!ifN1M0`A(?#oZF;ddjZff5z`OWw}@xFX{+<=C2!hFkHY~XYmLj`#;Z{(iW8g?)1 zc4-yAJvSxTe3w_|>XUbz(or}pm>A-y@Z|dGJvc}$TIgA?d_;$em^X2T{Z{DM@Yyiv zX1iaY;`(nWxu))p6H`36II+bw8*25<}e8!@{OGZ(~O?Z3Mj z4Kw-B^=b&Z6aU!2t=3+JDWFeLuiwzQG+@Q3R;ZhCFK%pBAAi0PIeF$rcC5sN5e>jpD?fQV| zPw1E^=t2zo<8MVz}xpHWWD zW}cBqWB<S8DWk z9eaeb>oP5YzFd9;fkfNIe$jbCGRB6Sl2a9n*_TiG$ zm+IWsL^<959+^t;M3iv9P0BVzJ_#0C8+D$}!h_R`gv!$qgHtmu*TTADE;OR8`*+G+ z)YF^D(YnV~tR;m@r)Bp$l{^L<^TJ4{jl&M|26-2tFu+f>X!yfbsaEE66&G>qmI$Y2 zxp{fHwE$-SQr9|%RZnVfG_+cb*BAd|Shy}6cvA%R`AD$28+%t1FBp3n33gjmTldaY zl+9KoDBuv9X#1MlG2Ddr2a%n6){yz7Ie)W@j35)~-Lv`*OOIy$rVzG9fX6oTCJl=J z<(cU)uS}LWU+=6rAGS|)v@q1ZoY)>{h6H(@e@V+f(G-pF%LZ7Rl`A*C62g==K@0r_ z`}<;cf#=ulpNFPcJ?3qQd=HoCTIgk|6K$!mXF^I;^_*S#9vW}dbKHsB-aVNL9b`SU z=r}8-cS^%%GU{1W1vFDV9pg`SSM9nnz80}TF57Z}|4k+60(lg6>d!?YYKMhgZJl4d z?xLm7$WyBCvYrrktk$qo-b7361w>N!XQURRq+&POfIp9p7$Xum>{bg z2^bMi1Z#SGuqU@P9J})I?Y(@2c+qxLjy>@Pg&+B4eid^&+j>pGAIDI&F|!>$kt=-P zF6Z6giSgaY79T%#%?0%rexatbu#SXVk~j6@H4XoK9u+b604`wYcJ#`kmso#V@!KCp zR|+KyKK!^0G9k~?*=T}3D!C0zogB%sHC@m8CqD*~cZ#c@z7ajI3$KV&Ucrp5$Yk;5 zL#;T8&mSHY4ZRM3};quYcS)g;x;XVOOA@C$x~7#CX@g=;P;udoD1 z>!Z5Fv)mrOIMI7BJn6-jM;FXyJPNXn52AE+5}s4YTk6avXqYkaxy3N&<@5M2c|}M6 z;qc6dBu*?^0euJ^xb5m~CM6DE($W#z*^kpy%}01=O`iSDCtAg3qmdMCr#~^}N^_Pb zcBaqZ>;%L|t9On#zcODE{{jc|D7!Ru>0eUd!LVk2bFO*tSCJjh@V7f+ z-&!?!`EO;!F`CrLcx-7ukHrR{*S}9 zq0^dL{d01V3j2VOQ4!@zT+WkKRV|4h;d$$~0*!fZg8qoV|zKl|NDWCt6_lqw+1E!$_KTx{cvV^BL1ZIB& zEh-N5?(S{~rzdOdi_A7tHp@E8(T)~T@Jp1Q2Nl^- zVNX(gr}^qR2Jhiw7)Rw*nuD6x>#NUnzUgboI44p<8`{@R6PMn8`5Lw@Cu^y_qHe=N z?IQpv>1WE(gyj!#S7gD8Q=U~LJ~xb?8r)vh&CmPGOQ!d`2-Ib&NNUf6WjviLxs;(- z?U>0e7qEuu^NXT#JF^sa1p4W#bLv!4i zHXJ|DF^w7bBis~>KS$(e0gKtc+~ljbqlK5j$CTegHwMC5c9BUNa#O!#k5VM8^j4oD z%KO$jUWR(35oo-^IKY2+KOhS8=p*{qKI$<#+Oo>r$ zpOj9+F3XG5Z><9jJ(p0udBGiL}zTnT;9rru2HX`>*r(5ua#M?F^ zyksE-$TudOA9Q||68~#mcX+&J5j15{orvVq6PFxSo`Ctj~akEK@ zT`Y$IOh|$Rf?1yVku*RUk`{kUKWDdS8OXd0zDw4ZjoL!p66s-*X-c97r%BUud|DQ3 zWc~fTD^(0C)kF);l1aL_B6Z#!NmJ$(M@?_6`c7sxNE;AWnY+6(Yw-OrATkDXDEn&k zDsk)`mf|tbvt>lZ*XP07ysv!?qg)gFl`lIuh5qb9%-RlG`HwfhAO)87g~M7&`SDW` zBWOLr(KWKm*`q3tqb4yDX9W0m#O?TsMaAc95ra0M`f-C_LX~{=vMqs=U&v(XYj7KI zjiqMA8aa<|E)cLS#KmDnnFZ+2!X{pe{$qtekyt=jOA%toE+jYTUvscLuz_opvWq(} zm1})w;lB10wS7-R|Cx<`NmdDI9(J93&o_y~MHak14h-&dR((N=PLX(J+I)mpQCH)j zibW3OL!G_}xj3%OO!82>P56ZUsjFyT6QY~e=$%}XJUrGBUZzlt-~Z@G;6C^yY9H?C>i=;E{2-XT;oRhQ^UhM_B)5=tlavBjLMIOJx(p@JIOBp#LuJI5oA zDZftG^+MVn2%&S$`P4c6kLE^ohzYc9Z#TPs3U!=E4Y>XtPHtEGDrM&lwbC3yGic_Z zeQ1a=SrH^mbC1YYQ6QEB6*KR9Bx6%mh`!}Y&QZr^_yRgskZ{&)l$EmAT3K}6tTyjZ zw*q(3U5V=Y6<{^kiS> z*(*^+!~Khv{x}=6)51fuCyfI?0~(}Ece!&-?9b!322ue1lP~gcp9)u4T%T78Y@b)j z92d}gzlz}5afpbg-ddo)CD`$;ZrgdNlXaf?>b`z6&xBnr)F^lec|* z#SN$*zcWW9Y$le?gPDp^zQ`d35w3sQ zSdc6UFg`xBwLH2YJuA9Og#{r*Q0psvcTVKOrvH+LmhK=Uewv-Fq3M({j)EbQLE&|< zkO~rM;C^$ij3`)`)tX2dGb~rX0xJw}R)%^_e`GQ%+)BTmtH@Z~8SYA-F=|7E+4U_H zEDDu*Ikm7la+JndiJ~Mmw}N}5we~vwQe%SH1Nh34JJr~putV~n^m|xnX{1ItJ3RZY z)m~VADVf1|yBov$ z_Xw|h;US^{`@Cv>cG0b?9GUIxO>SZrohj2#z{=!M!XK=FIejEcOrnZNxTv__=`lK#7)%6r#+lxeg7u( z#*Y$dtTyTk@ETNNe-!#ax#f#jIzqUCEZAW5W$OBupM)W+w?wbk6uky4*w4C}#oXu! z$RU62$uW|D0bf8Ca?aJ)7kI}&3|>zHGisbNfy-qeu>#t)UhBnOG_{4y|&jH#O$<6K^?p%40*Xya6zpkP=~Yrn$8dN(1bMYQMF4`gg*nZ6-_~j-R&6Xs`dp1&3uFPTc!QXkVcLVsqVQ|r9 z-or*eBWLBX-n85%khjLRwsmPTvoY!*K@W$J&mY;M#I9c@QIpW&u8wOOFJz{xmn!` ziQoq8lFiI|hVrqf5*I$X|J+}?{(YNVN_AO!J;DHZ(bv;q81!Vtzv;k~yL4+UYQDj_de+PR>ksRjc%F=X}QEh(`^iS?DZA5HtW2~=QPn%-pWz?pBa=y}sy-B#j z6xoA!Px!`VN4g(Z!pf7gqbd9Gi*{e0K8_#RJG#9~3|wpvjEUXil`|4#9U|KQ6dSRj z4G&`!Yg-0w=UE0~_7k6d-z;#ClokIyxC(e*TM$Wz2D}3ED)n7u!P;YY^uq4n;y+Ov zFwu(pB2a0=&FR>$HPi7!KWUPW+n=lxBYgt4SKaRz(YrGD^L=%1NL%t>C97zs*lKk0R< zaDu&tc2_?2chPY3B^}zL8-GlCpUoSh%eUbJBXQhK-$p`0??#3fdtZn)kMV5u>d@VZ z&roT-PJX)uFUn|Dg>690pZycC(^tl1@j6qbGxZuc>bQ~d+*nvSnC)UUQ7bv*k=yma%`qT;5y@HI7ej`JBb!V&x;`P$uM zc0PGV(8$w;ckWe{S&nt}TO~c6?dp4~ymy!W61>{xSXSW@_8|Z0Kmh7WIZpU=veVgO z;r`XaU&FPvv+^Zj6#Ku432*kD1Av)IrYVM6+5o%DS!>Nq43})eiC^{1wswO&h7360pp->uz;Ki$NeY%9fkpHHM zVUaBf(O0wxl+Y!AZdrhETc1*Mq`;7fUXX2Pyq0bMvz%UaRjqa%;CrD?@a0y!_sJN# zljwlHn^~24RlsQ(nITU?vl{WPL>vT6D(#3DF_8s4;BOl94rmBb9? zj`m(XLXJt-DSI67(on;^r8$Jlm-?;H-UwaUY?|gJ&*499q-KPQMSDcViTtDx23Nol zSNu|>8h~}-2?zo|oPD3)wp_6-Ys*|(j=BwEIme&z)%cokTJ(Z{FNqf_?n^;kwA{tn z$z#xb>ZCvD8cprhSPblsO=JViwR-LMhaRIEw=A8(s#Bth6DKj^Hd?(ft8cryUu%+g z4HdqWgL(_g&%B7PKR4e~?o)j*v9;9nULZLUEwz2gt?I8<&#B9+hZc~RMNP(Um>mrV zNg-lRa<-odeiM*)*bG0y_B%@RcLI!t6fRw6VBQG7Y%4Lj=oy$rVVFd)kHD4^z+!eF zw0A>phB4z&p>-GM+H>$(kqo~M=6NF$y8KlwH^PVdvX-RfyjGAjZa2_QH>O_u4SBB) zt||YwG!zb{lhSW3(ihFKaQ?VtBeFcy@ZjO7C_L3c+B+PEaM50 zLDx#lqMLBNW0M~7`5R?*o<&Df>44RCu;_Fn@9nGDB+U>Ao0{#b(iW`MU-ZJG#BG(R zOzV`Fh%;F17q8U49awC~w$vkff&>1<&S6)!&F3hqKL(3|YW*i;zcI6y63U%9N+V=lWVyw^S zf9qVfnV4ZP4mx3-iHYpqt4>>kL>u7x5ad_BkKz{}(4)5@$7F0qa1kW$u<+0T&4E>= zgJ)bGEr5(eVuK`ha96EPwM;isi<29v7n-fB{pIt|ILUwT9(I)FBaMkQ`NCZk2okxax$ecKkWApM1`+*Ru~c$E=JlFU%a36_i*%pdx}l-MQ2+Q@JZ9^jB>c zxtaN%U(jlBq00DD#h++QknxTFR0#KH@wsSmD-RoXFr*yf_h7cInNq5hDTL&;Y)^7S z&o3Lb6qHblMX1{Z%DsOD95c?3czn?993(&ZFcF1)N4pG-8GGE^i0}LDL0x|kIlr_cDj&*F_kABhG^nXaU$V;7(ZV;|pjND7b zseY#XEq3#L=tW{1s{vmDV<|ga{hP?2xr?axL__%IyR$_45FDm1*E@}y^5eY9=AP!S zuC1=}oQ9Cw*_svryW{0b$p^;^?2j%WrannfpD`O#{3UfZ=RdW;l57_7x_D#YG(ske zCGyJLzv70xbNac@o|y^=eQq)>+t;-p%qTE1yCrVd_Y~no{u^Jd@7+*#{>fl)Zwj$; z&k@bhv-XW4q?izL3z$CR@d0|%Q+#gmyyyRgXuY3&fM0JAek>_*keen(R$Oj9xk;kN1wNQuINX_@Ogz-KWRQvs+~RrUnVPf_ zC;Z@h3%?&#F4IRax6yu1(Twwd`A^#We$7Wz(%$B?(#QF0D+?3mcPA}PWotLBJTri2 zMW}n61-0B`iYS$4=|O7jqgl5jMWW*A|7bWr)5*I>Mmd+ z&?qHERWbCW^9KW{N$a-w!~h)8-6ZK=(n!OiLdcupxoK;z<*JTv@;ZnZA2cL|tyI|v z$ZUaT4RG%PC863D7wDIwfuwsAjLXw8VDSlGU#r$F+4>h+NQ~aBFgWApWp0q#yPF#g z6qK7B?y=)5sN4Bf#k`jBchZpQ-oT?J6iasN))RY!@WT%}3SKb#-C4t3pjsw`RFv>#O%SRn(c! za$nvAV?q-`|MHX!E{d~gli*Ju5rsPD`VU^Tk%YUy7`A!S7iP6INz(zczzCF@wufB@ zb#@wOX%9x0WI~o}B3uyOMUIr)NGhYcPM$bi{ip4_$Rx{K6sRyz&6elW%NXBHe3(dq zVtH~Au|8-?&z&t&agfkwd|`fGXtihdo@cVRvJ_`bvk=LW!qaN3Rdc9a$M-%WDKXu- zp^O~}!Sg>#&(rLyA%i?4Jl#lu)?d~Jr8EEKX^=RCY1OPO7p#V1!EpB_Ad)pd(PS-f-_#pmtq^Q9v?Fz9wYjV8Xnm5hW z#p!}eX6Ufr^5>(1<8RujWYW0>%fgRWO%1LXNa4>+=0o35OT2+B_U^RZ2PMziVqV6} z(QXy&sT)jo?aDyIXCuMUPnG9(#DqjcCo}6(k_9Dg@n;M(!i7QC|ES!fg( zb4E(cT{~a7HAqd<7!T|yjq|TB7a+QvlS{Z(t>U#iYBy08#MS#vYt_SJ;WGeF%G014 z;*pn#g1D>-wVtH^Vem(Ot-P^#i~yi^~x)hOc{45a6{g?5F9RWy5l zDCM4m>Ry)@UVRvq@y;*$m&gG^Pp{T&1U`PUJYx+JWH3H$<}K35(+ewYxmj1iR?R6~ z!K6hI<;V85@2wSTJnLhM;vnYh#XvQQei2x^i908qAdZHOPs{DhVBc` zjiwaJ=GLxi$uW_5i+D#UNMBUB``Cz2~_r&Mww|ofd zC9V(!IdKQ*pb&^|cWKZx-*>6b;qP12+CcnHT21iRuq5TtC7tXiVp)j4_~}TYXEa4> zrs5Tq-p)P7!YGM$&@t}Ijwjx2GeH)?=O>kYP5!Iu1a9+@#7Un6Vk387@aeRd zSP8fw2>~#lMj+U)0_cH%Mj!o;L%m{riDj%o=SCgvzf7Qe%zbG-Lk{5OYeDc=4H|Ot zpYO4$BZVy;XU9S(AX)p^Z~i~NoqIJ2p^HFRzGK#kGUw0Fs6CT-XueEHsqMfrk~U>dv*RJB_4X) zcpDve!*9>(8OP-to#y~u3G30FPoWv%PZur3)5!mzN{-tE1zmAK;~t#ARJNmsd}(VI1>_xx82>_C0GygWA6P?V-I*XoziATUnu1`c#@U2VeX%5*{gGbYxQ+C|88bK zaWDA|sYx})(!TGHxqjI_{UVCtu9zI4jOoSu+)Ti0*FZrx5C4G9`X1*`&j)mxrZfr8|W9EjUeDs*vPZ<*vSe-ukt(65>?r~BdYgLhdGgV zn+Z06hsAw$JXuzup?_&UEl{RaS~}fQ~gdk{hK%sp&mFo9g5-|3!{Zdw-Eh_ z2ES5km(#;yGDj>W#%PpSg*7YJExzH*6zATCpahy`iDqAli?|@UA)5a#R3DdJfs>T1 zK9~&8E8i#HVUaN1DUF=)Sdp9M)*06VIZa6d7JnEYP>v%11afrmzlw(yQ952Z^2~d| z`+}0yI=xR`VJ4r#Y-!<$ALPp;@d11Ee-n?L*tFARWU$btz2*gi$A)JN@>=;?n*IlVk{|G?{0#={uW_*K--vN(S=i7D5 z(wIBphCs&dv!ZLuJLZ&eF34dpk;U1=W4t}Y%x~dNo)-^<4=afcM5D5F>(3PW2U7(s zpK+WOv~3r*H)(~)exc7sqQV3BN`1(SgW*BFzrO=!ZbIS&s>VNfUW4Sm=U%g~=3%~0 zZUe+wWFsno0Ewa0VM4i%} z$_~`1a4rLCs>JA+1$8XnxRnfC?0LLY+9;$vZ-6~?RWuqgiv{wuWK-u4HCbkLPI=g| zYBXs3l~s?*!c89D#cmm&5TkEztV1s&&9qDDSIC6&&Xd=1S0U#gXgslNvchP7xN3t$ zxT!>UXLGlHmd;>fMRxzCpLa)v2ZuaW?+tmDY9p;1M+T$GjxV9UF5FTR*h(GRL(BKf)ggNiQ~9txr$a^cC93# zoVq!{j0|ADsZJ!E@N6KY?|}^ltVdH`_v(aN@n4#R`uZG^4B~&N+PH{zzWF_{AlhHU z7o#pjz3|UHN3PsuFl^*X-i-4suuD2b+YH$*B4tM6=oT~Ce^kk+Kv6+h*AvJot1Po4vlS_I>+#2LYR4;q!)$=dH4X8o^863<4&1qo=J7aWBFvn8}2ZveW)(LY=uRbLm~5%s?uLgD5}w)3xT=o zk)OrSX*Blsmi4A%2$j94+u`-X_H(W7gu|qsrPZZf%3%}hSx!buw2Od5;pv+|%LWwZ z`3OUgb)Wx3Z)s-NVxE(k>E}sOM{XZ-Nl-iV8Gu`YUp`Pco0m(2IJm`b_pSpD{2wgAHw;?C94WqHaM8kkAQL!i#MG7YDnq93F^L+2OB%6;fC;-FDV zy#G8G`l^5*Z)WnxW366QH~qes@fsxipU)KB)L zDkDAubBRlZxk33A#PhqXowkO$wZlr1=DZoh(io}*rtXMtqQRR>mZ2HkD^v2Yz3_~` z6?MOR)a5Uf5n08=!<*+_nGf&aPqvYgP8sS5q?ITB7QKl^<|Nrr_H9EGe|;7N-yiT^ zk!9UyMptkw5sL@bnUOVou7la1DgIq(_vs413t-e54VKVhg~-=}UU))_O$pu!a^u@G zV0i;_Zco}~3w9Hlkem?&BqJ@J7Vb#jOT6>f~V6$jxmrwo~ z`WF2Nw6gY?Q|s_C1a7qZSnf?EM8F97CJS=~Iqv$7=sTjWt8YJtcZ%cv4vC)gKlMn> z?W9Qn^?#Qd-ZAylr84N(H6HoRed~J-AT1H8bL_77>!kb*`^X!pC#XiDn9s(N@>fa4ew^x6@pYpW&1V6%hDFTAKjv7C>t1jG5^xw|0Vl?GN=*9IL z!QZ;m#u=XMQ<4a*$NAeq=WAXBk_jW>>n(O9@k`)2qlDAVgs|+Bfm@JI7q*t|S9UxP2?Kl|zGAIX75TN)w};|AAHR~K%lwOa9zmIS7Z#o+3fxqjlMTF1!MvM@VxOWv zLj<-jry9p5&glgc!zwMR4>*Mx3Zzxu{L&uE#adj+FN$Rzu~fi`@@@?~a_$J3e!T_d zW^EM`&NZ{q?JV({X^x^900?Kkovu5T9L!&24@>e)R$&uM@RwlOy`k8s`e!uWniAou zX4?Ze6rZQAmBCk=fQ@-j*K4TsS=`wPD8YNWdsc2{fF%dXxM)_MoGod4;KQ&7mI+Ao zx~#WzH?uFfBYdy&(OdX%zbPZ-9JYbvv;SKc4%Gh=`Sct7Iq<-v6e~%Z-HF`dCH{u% zF2ux#9*?4wwT17%tv`^O4JmGZMYY-d(|B(SL?^xNf0;}7V3&HJ@|DT!fWC!;iAZBCDmNrj@A`?-bHL3bCe#<$H z3P0I5Tgtr{;a*zd@8m_Ve$33z1Ht@>hv0A_u*a6i9{)Lv7^~PmXpTbwt;r!)RMIEva2iVhW zSluwl%G+Z#(fh(xZC&*{a_I_F-;2{3+oW^)gQG^Qj|Y|VN$>_A z)dnB>z4`JFOZCjUP}Bh9%gfQMt)nNDf`r$D(xre=*NXn*qOTF%4=Os9f`%O`-;R2@ zB$E&-U+WoLZH{E_j`H_CNSQP2@vGzej(N~lSoZ-*-28oh9dY>MU-at6n$f5yuW48z zrbF)eh*orbcu{xzrNOSXLoRis={WzUhO%s1V!r#~*Rurp z^OJ9Hxxg)ILp7%#BwgTZFl7=0|2yXVQ%#N9HMFEay~uXAhTp?f?-}l^c~?>a-qZkU z0QDAi2WaDAr~V5vCs*b)#Sn7M;w)$m`D&rO2)$jehe)Yz*S4swffB<@FDfv4EL|7B zb-5exu4z0a0qZbXlJ_Kh?*!x6VvTkqQ@?A1yja2eo$j~9;OIdhHqQ%<)(90U%H%+3 zg%Tp9`fQs1)&r5?@c2w$vy2G-^|{0kR4s+l0;FQpWg+=PP)Tbk>5R`3_&tqi{S=Fc z!ZKS1g7?gD_lnS4m(OB%we$!nhrfi$^gsN<=07@}DzG{vzWNM+%AP_!!C=@hy;tLj zJ~f=KwR4w&_4sZo!d_c-*outWC{oNpPv+iuN?B;J>%Y%SkTzsEo+adBHzUy$ z@%tvGQ}_O(agY!4PsG&SCjX30A|F}6&STNof`cVA5YWHQ-R_p`8ssJ)V7DJ`L%bci z39c24rgf79^7m2Ny6M{ATVE9p2;09#nr?|P)#(^;OBUEroz0*nBm&Z~xj)7{NGDfg z{A|h_{W;>NYscjBk-NrYusWK~CjX0{3DoWI+%=#ulEU99sw5p*g+(2nH~w@<2(h(- zB&TRSwnm@v<8%6+T0mq8c-?P!9#MQlpxYrO64VpK$2p_sG~TZULM=_M=P6~wW*$RF z1Vm#8B`t$?>7%!XRG5+}g^8-bB@QE(XCTc{Unk5;D`95-Wj-9>?ws~mi6N1!)8^Yb zkp)^TJ|Dty8ZFnT3Nll=nO12jt9D9YU()P)Ookk0`Okn#z&ke=;g<$N&USD|_K$2C zfauOkfDSK1fPnQaT+I7HDu740=3Ww26{C+=L!RJ|(D~ZJtBIWY8^uMY2&mjfiuDe; zO+7P1DyI%|Mv4+W;AihtXg-T)O5Tq`@&rG4x)Uh;dA;`E1GDi{R(+0hd1Rw)z{#xw z^=y{5YK%~ddQqjG5EIwgFHhNsgJ)uEO}%QjV*eFWb8}0v$otPw&YP-Y+(olnc=DlG z$Y8RDw$yxMyHxd$C*!jRSm{o@Olc8$Eg zIVe6Zc!!PAL{ipe1S@1FQC99zbd`eU4jVN)3Ep=?kPVRK()j|;z*t^_hJ6)PTH4!J zR#x$Ng}?}{CNz{-NM1{9{|Vzi3(wltN;IawQJ5j*MnU7yW3uE5Qh?GFl6&rfHD7_> z(Zx)aV&>JI!uJwW`xMj>^v&NyXRF!%y<(jRpd%b}Z+UJ@lmeKt2pW&e8Q&AZn0pdd zpK>Q;-<<+Ngyem~i5&6^pAWo08!&0KC%|(`%@3qM=V+4riJ#0^D~>Aeni!+7s462W zhi)bVl#irPLJBbzQ>Hu~_N|O`XVVi;lN$uPKmvX$H}B@l;f1fjPS)HSK>h*tCp}nS z=h~E`5>H&Qf5uJ;PCOY4=iH24_19e#D)PKv*E846a37r)2fh5~xP#aNkr)h9V3;+8W;dpEmIk>=O=FnPl(lBioQ{<+SOiD0vpp`Qs})!wcB}ODbcAv zW5maoyYzic*9qZOoEh$SgVzlD{p{2$2(eBibRUNAFP93uH%(A&#_%cAVPPGIB#rpK zFk_jD2V=7OIw7+~S!hDS}${MRv^u{f(ftI+6m6V{pDV&5Ar3ZE)W7^VmW+8Dv?{C!n#LFj4uApN&R2 z+qH!!h?wsW%q6wjhC6MLsKO+3?_y!;Twj$5YLzU%DEJb1LEP?{-dl8D;Jijmhyhfg znnb_`kE*!|^ z##!JjEq;sYYnk@oh^0B$Z9$HE+)y2wlL}_vi-(_niZa`SwSu;T<%$)O$^{X@`PJM^ ze)#g~^TOUfJ7^hsTQxJ+{el(B0X+?b_IrzZLh@drgXB*Is{HU^g^h&KcVMNl`ri(V zesd7%N?Cx8bV7IofhkS@avZt{+(#u2<5h>sk9kiq<@_BA%+kLW%f~;(KR2u*VC(#L zsj<|*vC^+*QPSEF5ymGzVa&w#txShryWfLvq6>zGwf+Mn?dtXF-~tAVIdXi5V5gsn7mNoLIzJk0IjYvMZSP ze==h_Q6`yxgnN+$YoC%$V5^_zN=?CD&}(ELFnltWlK7KpRfoPc)_*bzg?sav60uRJ zBV(lYnt=nXW-DGU*C+@cM*wg1!z3+B?e{`_Br?7(r)i6fDENcj(_A2W^gt^1VQNUs zRlI4*MU`7N!XnjqV>SQHNNW#9l&bc;@bq1mSPJ-yd9)4n!x--Om24^~~I8nsj%XL+*xj?N3$4u#(e=W*&UeG&cr zhAqaX3S61V17?*sai+)PaZw>S}_w&qJ(5^7;q6+55I20a!cwbA;U{8XL z=oMwh;#@{a(Ju)e{O=EKmqMN{t#Az=hqua%>>+h+FR@2~qBjy+vvtKmKHR<{u~ZOhenbB|<g$$i#;mYoL9^=|H<4~%tRM6 zH|-QojN0iI)w-mhp0^PuxyC%J>~Rlq68rFcjbkdWw&z}0*jMp~g*8C?T5!uw;SiqC zu04#jm$xA$423s?4nZ*%<%)mBx;&uK?cy42H$J~Ae@*(x0%5Q=)Imzl1uMp z+RboL(-rHN(@*8Vx##ZztND9@>}1pGMvXAoa8n1n{pdZ4-C@xkk|NkzUvvOUc8?-4 z;1VN>8jbpgf4R_xuq7ciaKQT9$om-gl4tszE?)&L54-~20QlEJ$o`?0QXP1B z@++&=?!;;^a=ylBUWl6?XP5FRzm@p353eLAT^s`GJZ`0ZhrV)d&!m-)| zZ1#1lDLNsJA{U9W9^+z~33-PAM1C=XxYPG0Cuy|+fSpE8f#Jsm>N>*C&B9Kp3`xs? z%G`-hK$)s|%nstQ+zHPgFx%lYE|;SORwDmbhs-EC^Iq=o5Z5zpBF9E_${3tM40893 zsYGPI?uQ&W=2SZlYp2yo5izY#PW`g3HJ2 zGoN2BV8gsJwO53jcI?Vz!UxT6_I?iw5zq678@rMic`V4>pgExl4Kxvt6f=|F@#-+@ zp-psjY2=3xWB6 zrzj;t!%D?XyTf8a(p5O(LvE<_@M@d$BAr9RLVFvRD~<7j0%;JrS(uUWN$ge&gn!3} zk-oitoy~Zyg3}g{ZD$$d&w!erDdH9q(iMCYbzB&-$0rAyv@`1D-VkK$jC~WjdPza) zc}GABOpt#~-Z;ktfMHkxh?JQD>UT%u^d6M0bWgn0djhW493|JXfiYrKwDr{F^* zRGV&vv#+GKjr$p%aMj5AR!8dN=EpAq(E|U4O`!D0b*y0-28dNiuM%u#W+ZaH{h(C0 z!LEOg3$RJN31)ubbF-zvZ4s2xoub5sgkCg^7Z56n8#?`^PvBj-nD-amePG4-tYC8t zAa@4r*AsZlR`oLZajP^|16q2(&3Pbr>ZR$EeJu@CC63sVkJeliuHpP)mGXZNHxPs; zi;Eas+h~eI>%+6IgUf%0gM)veF8r5SQyQT|9`$0>m9oT!p(*kQr3~z5Dz2sqR#E`e zY4C>XbVbs*J^`5mP) zqknl7*TdX3Lu7&8cPMXOV!b75&-}1^=N;Pz^u4p4hVH>fyo#n7r!`+|oG@RB@G1^DT5RRR8Xrce$u-*;68cJ7Sv~P9VN>lJMfu`0 zqBj=8GEZ5szV4mCDhV(gR@f1|8GrgpTjdcQ@JC$I&NNB66rhzu!3ugA>|qCvvkI?U z;?H}W{NMk||4r7j9&NXt(x9XL=>*qvEZ9|AbRkM+C4DW=PfW}|TtP&e4hH*l1)URVq_S|^UR@q9 zjN^@(8|VRpKGnylBzTKt!H=`Z50&F%|Ah$a|H6E&UoquHiuE@p?9Ov57Hc*^6m417 z$K9K`pYYqjbbHj@zRBFw0hP=1mggrMp(rgHC`Oo+;hOuK8wpws1f2UsV;0D;@BTlM z&OM&V|9|5lsmM}^a#$q^Ih1n9VUZq*BQ-InB1@Sk6iEahOu69OgWS*_Z6E2*%1c5_n&H#->pOLM8k6i zZh3?KiEmEiuH)Sl!8IFs{o!?Sx_+BF?wu5_1fhylLwioYc6EqbJry9F)Zv1uM>A1A zkZ(VP5#i}f+u7KzJx}BOJSdg5#NrOPkjpVJJRBrH*1BQ3(auKsp_b6>yJDl$Or+ba zvb?$bQUA+4=AJ77piPHsu?5fqYk=QGs$n24U#@7@Y>F6W(-3$C$f6;d?Bt)8&hd!-X3)s2VH2(Vw=;d628jzHfG6+xpW(g%OS_a zaQ^v&4LfpI1jXm@nazoOpI4R*KZoVflwEUi%Zn}Pzr*S-dH18YL?rUDFg?{YZNd($ zLSQ*g?|Rk5YsW&DM{UNec>88S5*+oLfQg_fXW zP9jck>&@q#<*!Qgj@=i>va&aOJzj%MDb>BVSEqZO5BVk7z2Ne`!vc=`@m)1ke?PaU zuyXXcx)%=lAMNFjk5XlbJ3Jy)7&%*7ynF+PCUM*Uo%wSx_F09^DA>n|WLEN->r7(N zcD#Nk^1dR(P;B}Wru_^*?#Cia);J`gkbcekyBbVd9WWQ2ap@b?VFoeNjHBE+#pMB2 z1V!shOZU-M>SW#LQEMEQ@FPzw!`^$b;d$l0>tU9;NegaAatxe5!|Su6p^!;TlR1wy z{4knwPLVrt0MFmT{n$-9jay*3K)Dmi72??1@hbsKtZWy)k0b@Q6Y+524jj${NxWn@ zLlKg730Tm`DZK|%kiQzv2Z^HwXm<~xy8A%yrUho$fk$0y1N$|jl{d|zC~1? zQ4gqDujZNFl?yUG)SE<(8g!;gw$%Y74umyh?K3=J%@lGd$4|Pq^@@0!GiaqlxG-$O zd(t*`o(49RFGOK!Rx05a#R%KGr5=6L-N*z^mOHW=#~v3TMuICY*PW=Cb~%wrO+$Idy0JQ1&Q^)|QD~JqQUaFrhj77u$3Mb{c68Eccjz`GJ z)(7v%^P3x&qe^Dh$)IDPa>y^yt76M&m}gIxx>k|Mi}$A#c6v-})s!nif%s7O=J^`% zv`71=_Fze^fICz<6|oi6RSIBqSDhNek1httjdsXXv!a5u=%A^sB3)sYpf2*HDhOh_ z8@mH2g|=!+L2Z(4gAlEc)@fk+|79**XYgI@C8Ksj|w6U!Xa%8l59U36Y{8*lJPfcjA+PR2CF?`7pG zkwoAg7Wl=Y2w9xYJIRIDkk}naXL(B4$0oBzaIws^luc;J63 zlCvudYi#PFSpRY3ETk-uD~@AO@7_wjkbR6$xly4SQlQE-S@wdJ)<_6>JKlK?T}9Ne z+8PZFp53m>t;StHh5zsoqZYMpYl8S^Co+1 zRW}!#zeW?C9#@{P`vyLewm`T5zG!64@BjecG1PGSR7GKCLdk z-f6cwzxxeEC9jtU?NT9r!!Fd*Z%YGx+D3hj_zM%y4Vmkh%Xn);e5mI;+WJ*j^#hRM zLP!gR#Ta+ANsA<3UH ziw6^0x&S9ij#hj@AaV=qTTUFNqO1JO1+(`uYO8{8=kO{IDFBSf`F4-NrK0qABx*?9 zY_a%8-4$_8soX9^kr_fA-};%NlHA*EX&oJ{hUxJey&bRiM_+rPg9%u^a4vupY!d@_ zy4|?p7z3yKUB|0s|M8QZ!xXM`k6<)rrZ>uz`0sTy{l5ZzKnDXp2|-ggp@6IP!D9an z+K0jxobF@QWFcVr`3s2X{IMarPaL=X?)TgH^))xZ;br>uvT&~g0_HSK;#)GiacdDB z1T+JAWkVMd!eR;hR>y4kYFV$LDqgj6jJ5SX3iPgMyC0>zOCvC!mb%1kc%|CI_?CvvJ%G)y8fMn5 zz}O?M?{DMdPlW9W9H4y5E^r+^>~`79A#UCDd_9o;%s#UemBptTOrCSMEwJ)}b&jIQ zxUnP0BiCqoo1!uS(3Dl~0ijq5qRu`|Mjf-%+6Rhy1pT2(JF(mVCc#|7d;)$oj95lh z(k9ZUWZ?PWwXkh7PLnz8?jKL?osjSknm?OeDFh00p|; zh|7rD9vet%#kV>R;XdgK4MsfWGeR!#&UWwHhHu$;+ms#+uPzEynmT^AOIOX|2?g}X=k?u~7rGtJ z&^`E)j})TTIYJ^zY{M6A1Zgx@q2I^#0}H^%L)C2Qpg6LKLQ2Sj|hRW6;1xOXFKGAM?&r z3c!)F$HcVd&GRD`>e(jn@Y8>kuqMJc5u<|E`&MNbrs2=r{fy}+A1N<06tSL%*U-dfift3Tad=#C6Ji9Q*leq)~@b1 zU{V7U=ia9Fs%L7Sk4uRaCU4en13k4rM_(0O=R1>)M%Kz)mMSyj=?Anv?FL z@}@!*{XZh$&CI96YazTy5{PO2TIhRCcwWz+9VmG1>#$7aT%^+HYHpKFcZ7L*7jH~B zF>*esNgzAykX^n-pC*F#cGU09?$0!-t|Z;Yoz4@fRgnD2>T5B(CqMnmCTqNR1+T7wM9htv+zgpM-Mh=Nt~9(i+tvchp~+qXq;RyQrZbmAkFB3~IM!chl>K4-nLHFaB0^lREmN zs%|&*&Dymt70ZDg2h)`3l9}&J*7~{K`jhR5KO2T(>!%d;{fXYk3NTK8cB(mqtO0!9>;of#n*~*|W{hkHVZ; zSA{ToL+oCcHfcVoDqXyN%1Zp-XyJ+y*%^8qsC<9l4s0N=C0%_BjcBab_1mo0qcm-j zYk{ZyUcFLJzm+_dYQC^L)TVs8mE+Q=IfnsEPCM4Bd1NcRT;{lX>4f{Ri9*o(@sKpo zQp}>;t-SjdTK$bub*AS4uL;6}9x&CjCQ6!IHxeeykU=#!%n;E&kWG{?Cj!W}fuzlL zHp^8088)ZZ^=CqURz3yok`F)alEV4bd6}`m`z5{6T3sgJalu60y|{pFik6J~UhV6A~sj}YgVSQ z+{E!1Q=%`0m=ef$wtOy?7xina=+TgHE10fwbi*<_eAV0{F5h5ho}`laRuQ8^mh02~ z{Wp_kkYh11WoIR$60gES&TfgATi3NM#V{YX#Bdw8)aNmh63(UY&XZ)t>ys+G7eeBp z3O3*K5Vu*6_+y1B1?<{cKlv zepn8qKXl;PEKK-PRTMk48eaeWB+giOv?1=k8}t3X9G~&~J7`4%M$}8P*Io`JDPhMG zXfj&)SUflZc~=Wi%kd}0CTc@JEl<8^84=87c6o>7Q!06(iEdZZX0hXfFpU)#F13S4 z+um+QvGL!NmuY#dE|2oKO{O#kdN9-5s|36#3feeYv-fMd+W^W(U}Ox8fjTzk+b-5} zS@_&&S;9uIr2dctn}QpQ<{C&zTsq zHvgot;)%?%Xq+HtpnzyoXr0te`TKTO!J((K9VQfmtxz1e(Ml*U?Md^m(Vnhjv$hRq+ z4#8^R#AhC1pIFafKwVeD+>At=Fc+@w8ZnsHwLp@fD%9@1-C{Z(7`ntByuJgc7Z z&BG^2tcm+MUnhas7W@|R*xRJ;cPQjdSIN9sZaLasG`w!7^SP45bjwis_4?XZ-4$CW zyaU*$qt#;Kc}o^zFdpj0h0D3-d*@Iu^UvW=+H>A^=nWyg?~8U$T3n>=y=neEZ&Wk1 zL%CaE(s5kS0;;#gfib3*+KNLZk3*)j#?Gh4=6y3?vw3Fmo&RgTyKM_6W7|tzU4uLD zpG=D*Iuy`5u=RS=f|Xxl$Ei`qs^}LO@r4a`pwEvXLN)0NmwX}DCflP1JI9q8(t*{jYMf9FOT}o-78TG`}SHSE4 zjRtq(k)(tdSIFpOMZ8NYp)T{fSKBt}J*#2BIaUw*A0mMgq|=o)?Wr-sa9>dx4#_qj zNT${MOk*S;=nG}nIvnB7Z4Y<(r>taeLxgBQ3rrRMYhg(}QZP~DXl1BoIgwe4H^jjN z04-9`E0<+Her=c}7>s=CXA${AOXlGEeYacri|2fQq}+BQ(=1}Xcu+rn(kK?jCGMqb z=fnhS1vu{`j!Y%I`23{_DqHuO()!b*E0=-c9TLtT;9m8cvsv+w%t=SwxD1I$d+ND1W&@9`w?C-c*41j$ zgaSM26ZX3*>4&<-P3l!+g9%Qxe_#nqgVnooF@`E34&zQO%JdwdnS3Y##P> z|G6HJY$lfmrbe7BJ6?ZzT2+{G6Pslr0Km|&W9Z-kc>MF89rAP?eR!kc={Z$#0``PL zK%NSwY;FIl_ew8U#7#ihvY+knZ@G!3kv_wX&toVCW|+hlKX^*#o^dqE9Jp}gKt zf#7c^`ZK?SOft;zUnRl&;XqZKSClL`WAZDKHu_D&#=Z( z5W{Us#=&?_#ux&-n`qmQGe$5O-b8~Z&}51V;6|hU*9P+8e*kqL-vXAPtHM!EjF}^5 zB9d!bYiF6u7C8V@zkI8DdG4xT6mYyZFH)gnDba022 zSNr$vn5I7cS@H%1ODUXth>AgcSJl++X4QipCv@Ei`QOG zM+x+mb1_W(Ak$-(5PZiT(v75lny}K~&(^_Zfa@C3UF_fykI8gO$v&`&gw|KY&f?Aq z=JgV_OHFTmS`YHuig(T#{{&CvdZ1n%Rq{~1dIVyLR~kqO$g|Nny;jIFZ*3&UFX;$7 zD{wC@de>{NUNi4mFo{(=*k{*f5wki~XmFW$4$`I|ZW3}Ykt+LZrB4bRd0(Dx41YOm z14K&^Q=^}3-eDpTbA>`o(gO4oF6#lLnb2p|{>2|G47>4;>X*?<6pU^Piw`ttan-ik zJr5+274OzvRWxSGQvX^=_NdlUNDLqL#Y0UNFVsDpM2N!0>yw#Vt*(MSF12&=eD2+u zCp9Wf@8bVTVPXfV70S|+CVzLV{Yva5&~lG%ngeX4IxDtep0C&)2ii2rzjl#-&bYzI zmBx9QdeJyx;_ODM-T>?h>z^~;0PepJ30LJy3?%#;*Tnu%ZP<f!n2l8`a< z!y}U+C(3?S+afX%x57e7ZhpHLKH}w=98Ed<1Cs|>OO2cSl!m3&W4)&eK_?%FjGo@m z5&f4-x-Y<4I(a~|ovQU0#}wCc^*t%up86SrM3REwo?#_Cp?1;DgJP3GI^%AV$a9{| zDILWP=b*YFUIG*sNbv*{mAKmR#_eY%i{Id zD=-PZhn$8AUi5{s>Cbn~V4vv_#)@aHVjWsmn17=KXXsMJOjcZL=X|*oV$MAdzC%9R zmA09DL{xJQ9<*!PWIbo@;8evMZ-5Cg6+9^0egBvoOffbjgCu^ zL3|10W8Pa^{4{y7%qjmb*;ka^qcVKMYWjq7uqSd5$ej)P{`P~@+`0>`m`myR|bgifLG3!HPB}MT{Ksg`$oC@m?@T_{wZuy z>Kquu=!-5js2H}v;(>mN%#gvSAL80H7N)hLA?a5mF<`}W4D_R3q zGlgo~rA>&(*%+%0y{@$F>)%#15R0I@kP&LgjYBDn`itBNtsL9Fc67{mG-Wd_(+QZC zZ3bvwdOGaxT`e&IVi21fvky6v{^liR2(Zd*r_pu$DbxHX3(&o^_=u;n2X}s>1S=Dd z=+|-Gw9{;a``ejPcGK%|%PQ9aMH<}dqkw;=L}zox-kM7g@ptee5fV@`qRV^i_GC!Z zGBxj>*DElYx@&7B9h1L2M&wlziAY^aYfl;|jI}J>YoDo0F)=`%#2^D`%7!lk zvCfb9ZjH8o{(KcJk$W5>RLL&XVU5Fxn)>bM(q=H`ZMNZZ;^+263S}q$BEX{A`~lLb z@yvM&iPGLkgVt;2T0*?R_xP)agUB0J@9{U2!1;IMgR@&bW@(6n^*`3O{FocI;>wFd zwnylipjHD%lEmwlUH5}WrKCydouRnrj$ ziBUNcd8kLircnh!E2#Ip`E>XQ5u>4Q*YXLR7ze&u5L`t73H&)*Kem86fN7kydc8>_lRBLK!&l(K4KEwtumlI;J;h3jEYp+>L|fSDo>lm$um<)0EkDk^NzHjTz9t-{Vv4-#kxsc)MYN=LJNbFtAp&l&&*Qp5uHjfiPd1 zj>=mg+bz!*PG)xa6w;-IYk$mlFOa51MgZaylsVt5cq_?wJq+(wYi+(+Mr}fcv7{?E>}9g5ZuyL6}hh zFLklu1N+@igP9{j!~mxtM7N_crM1;#c`K>Kmv{(VtX&7_;~z0X=Dr^5zZtp?R{#yq zM7!6os8i;#)P=fn(!-w1cM7#3D}hM5^epLni-S#z!`b}{F@R+34)L}be^a5(eKKX_ zzBK&4^T4r`wI!+H){jncH{BgV@@L=w=wm8h9nVL6Lu;{apizvXSYGz(jkJy8WA3FT z-TXls#DU~&s$sB&+V0?BQZy~a^eCaaMXx5E0#7W29P!(15D{%-2%Z2eR#AsZvqQul zKZ4b!e$b`$&0N~7{w9ehhz<*NT%q@W->(DhHg73l!W+4ufrGK`Qh3GDPP;JAbKkA_ z;5;L{!ACfUnHvj-1!5^!gyfi>99bw`--Zw9;x3uPDBP<+|dCF0WzbgI`0JLi@{*7bK~7kyI}JqlUMo&C}2=SR?aJE#TaGl zf!`(3YqElInW}QX`sd}JpOvxp%r`-S+6Q^>4tF0D_>Qmo9eS0M* z4!&u41^vxbojO;i)ateT;ly&st7PQhQ?)%{d<%}Ak3|tDtR|@WUzQe`u3H*j?7^SI zclO#x(v)RIJsaEWw$TSy#)Hf!BkZJdm^U|eFv0Snx0Q!}PGX}L$Jz&N+#yvLK25|H z_*{VgO4csm=f35#G#l>wtNKQ~6`s-}fDDP=Nfs{983SeEs>d%i#jlFX~r#T%_;8enq~f zKwnd^BnQdez1HYsnPSTxK%cUzQ(m;am5I=7cWpLMoP6M#j{vne2o8dh{?qP<3E$h# zc-&Z~nr@|E;k>02ETT2A+YlrTsO88-pvAOqdMl@>Wxj6*W1$IZfhPhJ`@NXCr5esQ z$U8Wz|38;eD#;pg0Ze0>KkD)jadi*{XU+(Zfo4|Bn}xV@kf1_O)hxufCCRXG*TaP` z#E0)a%}nNO`bPOuCbQmR>OfmvYp*@~uEAh2KzlZjn){)3|C}MJ*lN#OhPuy6gKJPI z(wD3LVvN5}B%cX4INuP>{612d*EO{|_G;5hneM=epVGMmX-}{tA zdo--v?ZhTwG5p$W<}~}(h!XX5$%ktmXbKU#6+tSP=rzSeTGSh=H)bacoveK>( z6dJnqap9GqcJ8(NL7$gxftMS^mzCVb`ZKnB;l-aFg+J6;B4B?dU9*a^B7_f1zjdAW zdzincW_Lie+ayqWV`SOLtdQlX=;bK4s<1>#p7Te|}kga`t0J4$=@ZHLKEoYr@Wu_M(gW<#@nBp;k? zEYbi%3Cri}H2T2fDla;h&3E_aEp44Tff{YNe8olR-VCZW!9fc`8aq{__2+tz&uP>^ zO;PnQm7E)@dRd8T_L~qX67-tYt1ZkEf57ix+Kc68v&rotZ;tv)K!izfa9G=mD zl0WHo$s!IkasAq27}H~CNflQFwQ_s(R|Z}icpj5yC~rT?Wf>$wst>!`XHNVctU%0l zO|zv^W!y((A5In0Lk?~A-`o}?v=qmr7rI=fmA%+mhb@0xZ}P#F>NJ^Idg;z&gIrQ9 z%6$pm(oQaX3S`=&SEzRb3ZA5ZpDQixK;0MKQ@9t16Sgl9UfeWoshUTPJ>O*z@@>9g zX<3lnZ+{Yz*GslF2D2^y>wHn;I5v>N4Eu}_9avY62=0LV1|AzESuVCoLA?JBYwPk| zw4J#*kMpQ2T{Q)&K$YySdY#f)7|T1BhN7W@s!J@FG7vVOu;4RGuYlsfFP450613R_ zwt9M6f*E=DLEYkR*1^7!=U*l9H_7We{n}`9Z3ZtEOd1KA86kI9Ik-r;LAyG(VTz|X zCyM|!_|^?6HW4-9Y8{Kg#J+=xpAc>|ncNe>f;))SW9$z8auh8(0jyQUlhb;VWB9#4 zxRI+@F?RB(%#-E3LGBZdIRhur>D@-VQ%rhDsfe1fk6mm%;i9%))zyy%>LD>Y%V$*b zSHogTOun3C=c>Q*kFI=}GNsI%j@c_}J@)CtM*UCqxF+b**|A<>f(4hD+{~5Qh_f@q zb-&QMEuTUuo%`zl^nw{65@(8X{2LBLQCzNl2qYYHmCd=~M;x(4#Cxkx^=z-JQsL=E z)2HuvyMSLavE@xEz-!dt4OjsFrZMk%fzUlyc|P^>%f~+FO#7-h2_pB2wNJSo~kkkjV?Njd6=|D8`8vFi1_W}L(9`W9UbrwSRhjN zJ7%3&KwtK~H5f$(Et>TXRS=vlcR_2+x*5F*X=s1#aS+mdiFY66Oj)wHvugH22aKEG zeONS~*89_+YFW@xjeNPMs{5#}daJWxC!-*o|HGJPCU!SJTYJylNp!Hvb6_w~^^2}` zO!tF?p_ZQIf%fPE!k411fZakk)B=qC(MXT)W5DLT*o*0z0}k4#Q9iVka%hJjT)4tm zWS_o14mM<3q$cwSfjc*F_WS^~IqIyr{9B}A;N@FIAJr!n)NhgPkTt8B27h`bEF95K zrUpK*3K17<{tGXOr@%hS+5E6#BPe#OW+XTnRB!hWWY1$NWq8s}w1zNGNWR(|zfy!Y zbn(vlsXKv-rQSP{$ zcei*GcvwJ|6@H_rq{2GSeb~rHyd(J;0m=#v91uJsgga7}&o!qYJs>kH3bj^2+B0XC zUi8@JE!j_Dbwk-9<`xqrTnW>lyfKkRf1eJ~J@0UTFNCa_)D^g5-BF{V8jJzGDHk5mhcF z_KhQ|Y+QzH##zhYW7HIFr1f7msWQ~tJ$tW*$zo@)xD-|--%)LX-@7l-+T{gbj_r7}Vqg5Mqq$p+>wSNH*L zDy!WiCYONE_&G1O62m<3Q}Y*N$6|TpH2dKQ3YbE3zu-}+@Dle+PGi6IUaDwweA}4C zKxPVpg*)lB+XSntN9T+`h&c9x%iUea+hGwGdYu>$5%G=$_kF`{7kroO29$*9z{Q)` zyRxq9Ve<1a1-Jb60wd;%7pTH-_28z|7h$`Fmqb2)53|L1GFk{W&7PKw?j zG}l?Q4=*1WMpJ5K?qhj!3-_D>^h4_d2k_*krT)UQyc@(3c*6`b9;E8Q-=v#>GvJ$sO*xTbataN!Q`6J>oQd}fCuI#bHA#R>n2Cw$8i#ECz04^I<`e=!4( zl4cjpwh5|}W)0~lr)?_9{#!;R>s=(i6bm4eRjw+4wh!4 zWsUbbI!bs4_~&Fae&@!Y{$DzK%aqJK<_h}munK&CPlMd&)qs&mlWCK`)eiX@9bQrf zTx?B-|6e~^0gz`MyGmTITS^adm1=Q-`iY{w|1hy3T6!{oeH;rc4jXwkp^r$F<^Jb?0{@K$u0O+bwsrg)_?ym=I)0Tagv_ICP?XXc;$N;mf7Zn!{7i#{XF1n)_|b`fAP!0r5?LS-C} zQ(O!P=}?a#Zw;6l*)FisM;u7uJKCuC9TX=ZCm#sHT$6&`Gz9lI!qiJvaZ`(o?gwZ7 z$(Gyew5@z^H_WsHDIn4>;|g?1_9?;Wa~m{thxpb1AHf@dPa)F$S?i<#Y1|m8ANgtf z9DWI46jd#Dh&F#bS8L=+c^+zn00SW>&4>Sne^NqPsT_XH5eVhf`UY>ECgphvgzNeK z&X-qhuNN>v1psvZcAt7+;Wi}*1s1$q;98nZ7vit4{zb;79l(jnmmbKSK@3n zxK(A2&fF-8tDWJ$96ycA+j%DI*1{vYHf`dfXfExhvhbgx)|Iwg3AX}nmy;)#OB0zR`0!r zOT~Sy%rw8qicN{-iMNek8t=71ENvfkjd*4+kzWAc2QCYlj4|fbT^8i&3)mC4XFNGi zA{xG9ecvhDib)c~*dbE@PMi`@01^Z}6sXF-ME{GJWVcDPs3IIi%Cnxg{T z7KKsZ%GY51NNDaR*WlamxdqV;nnA=Cm%nj{*29A5mOnxpI17i@-y}|$I>ZLnA^iQ8 zUC)??Bb$Y`>QhgX;_To**6HUBe`xmq%MTeaVQe}tvfD1iQyd|hLfw8ynle@r|MzOHNpq|{?E|C z^d+9ZSGBd1XgzgH*J$*bx_o1CC3NTnBl*vOOW^?tz5tSOyMej{8j6w-9CV-F3v z@c*2dSiHab%YYSUM;ZJNp(FP!d!X)AUgv6&DhykbgxCh@amZC3p?7lB5C8&9B$W;JKQbwF~6Gjw8J| zD5A-1;racg

}4wfj}^Gl3Js*~>ACqccf+{B(DRcGCD4OS4VC*+qN~HNV36cyPIK zpN-N(7NU#Z)&|<`+zRS+HU|Bnnk1XNO6DKDd6%BBSNIm8s{?+P5HU(ET$?!}TKZjU zA)uLil)8@vo)0_K1C3u3fkzp;Q#o}VX#ha842fLPohOKOrnP>Di2&4|xdgtjzhi${ zUZE`?*t*QFcYC_2)do9OB4$nw~U)|3qGh5w=p#_ueb`wf$e!TxHqSw>Y*8%-Z z)Hcqw6Kj@oK%DW(vS99Dh~`hdW!nI=+hJ7BcGx}g;S|G7#20ZdYrZ6HeBlne@?wY* zc@p{!4}|+XB@}=yEA?(#$rluqwDxRI!g{195c7;L*eJOri=81=Gjs*+Z+M?>ynGK+ zOe_5+!&B-Q_-%6u+-~Ls3Utf1%syC+mhmC0wi%tb29LCoqCz+JrPP)(OlFE4_mfzN zvhc&L^`ZYHiUk?nBK0v9H?Cb-qHjyOS_v=PbMsKO<(pG7jU{TMAJ zMZE4w11a&oxi@QvnLh^C-b4TQRwX=o+W?-aAXE18lKyz6<{Ccw!*`9)pkI^mbG{$K;w+qcrcNaIx&qCXuh~1plAG$?(--FCuR@}e<3F18r9c-F zf$o$YXRg)dLWR=KgwH z$63g~(jJ6{I+}(!>tz&7D)HKQ*K7CIex2=dk-)Jp7PB=V~`#10l>UT!c z@>xXDu{Zo(J`I}D31}t$H>|5shdE}{g0-^xsT2I?DGHeo@iH9PQ~22h%3n4hKy2O2PP@L%9|c?zMoqxcw+| z-(!co4^NnR(icrz-sTJTFapXG%B}N)Reb`d3W$d~oEWJyfDQB~ntWDBmKviieiTgO zs-H_`GEV>m#M%eWr=xtIb*MjsSd*4_29EN;_Ql9zaU3ayYWJBczHH>#$oZNTn7Bp% zU0qyd9EN#ydR;NFd+#z`GrBSpw$0!rWm95|8}CpaBlrmz?-|Wub*ixB0T)@+7pUJK z8(Ghs|A;e}=Q$myw+UgGRrK+~aQ!3|r7#Uzz?wlobjdxFC0^M}u3|vmXoE5IB!Ky} z@*930U&vCGgm?0lM}A?nNKvlelyCnh1>e6Sb^3~arTo>=yXau;jHm_cq~1(V=r0>D zv#ubVD&a{^(amV?U}n_nNyJtu$K(dbWRAIJ4%{sK9OOOq@w=(c@;lxIY<`4va2jQa zUDP_b?!mgQkbZGkkY;nh0g>eF~mZ!Vo?5 z;7N#R4ZCuI%*{Uk^GNN1upHtw;l=siKdH~eC$^eW!>ICiWVt->Ddyy~v99bwvHpNz^(fcF~A;jMyqT z3)#L&P4rS+VfZf_7$vpM0^x~;Z#hi`{DymMfSpAbuQ_`;iasd=3AqZ4x10s{4sx5r zJAsfsJxN3>H2L8cI9Bvi2~a*B>N~osCk7A1>K6E33rh$*T<`Y3x8X=;E4yQXO?MTK zxro_E@+zUP5KRPtn*021d694*5w(!g+A*}Tj99J}PDZ{#Jcd{jv!_jFB&*tSXB+J= z=TYvb+9D;w)V9@GNiSYK4F%nY+NcLuEV}f)a5S^P@BC?KuP5R=4C2NOGEgpUS`$OJ zAxjNcfH}8idmZf|r8s5A~4f0zt)a#t?!2xQ=(vD$ORUZ$7xj* zKNEl)js4u^MduLV2sE%S7N2hnFkkduc+?2-`xt8d{7{WXF`UNJJAljrGN1{2{Epgt zyZy;SJR@Ak>rD|+QN~UVP+)u7w*P%X+5kWu>2l#p)RCSJ7ibR2Hj*|w^zFw3fgZIE zP*^l@h71%7<%KU9AC-*6&p4~GO(1?VieVPL9(8=w;jh(9q)Ri?a3xBcOvT2`&#CDG z`1+eG9f#z7Sw=z}tb3^8}l!dj1QaVXuR17?{se%LNV>5`$#Go zX$cm4=f0vlWni7C$Xh_1yplv5WgySu<2=#}FECff+E)g+8LSnd@y*67!o*lWLM5$u z(qKQ7F0IGH`i_|GNAMGcz(RIX`pl8%qq~*|!X8~_H;#i3Isb>}D&>)^^Z;Q@wtZ|( zk#}!f-xRqC`TE6amG8VsLjCo!hq`UeBHu(=*2dP7_vL~m1 zONR+{5~b)X4Y&CH>c?!8eWPc~tPGWRK(=|mGInbx!@fhLgtG(L-!>Lj$E?z9vesK2 zpq*UB1t`FP=<~6jd?v(>8@U{6eF-0!7nM_xc)4D$Pc2@~Jo0i{rvZG>Z-wuZzFqOQ zHU638Vl15#xeF+ga|?Mlsu?n6=H``*t~NpK)GQM{Svm`Y-yQbJO+?_EeE)!$it1#hpJ`$%>?Crgp{ruN!jk8kGWScHMswC9VFC~wtp z4SY@l>`41RsoSzi&ZfyKSOSi_4OZ`4 zjK<#^Fvjg_jkoUtk*D3V9BYS}0Me-8I^+J5cF=AiPkU;5jB3o>ICrl_*s@wWGq*rt zMt5`A0_#C0kS0q5=Qt~5+FrqH-AhThhl$Jz&E6roj673WfOG$ej))kpFW;d%^T|L# zwB4T&SW#>dVU}l`Np;`!KkURvfW(Fj#dn?mORsMIBeuy{*?~yxNHazsB@|5)cm^GS z9uHp7m|x#BQ_<6Ug2g)N*T#fO(l5N^(6WMqZEZhQvWg~75YuJ49qQs#nN2>CD0lp+ z-_>RMe4_;{q}(cQR>&Fsh~0-Thr%pFmk!oXhxv3NTjy%|dWZpl;l{5vICuQFUQ(#b z?mAC!Rrlq2YHLT@=>ic}Pq>Hprf$pzuNf(W!wu)?)DYXf@TrT(WH_Xjs042PvYJBOy#IvU;@{4DJV1a7( z{nTU@a1%4EJOx4BS0K-}?ya#_KOw}zGjE8CT9}f9evaLMoy4Ysnb_jzJc-$|JZ9oa zX`VbQd{k0~F2S4-6{8jzumFGpcR=($3Sn#gj{-NLD~xT$B}~=z@i5hX6hQ{4qY3AP za!eHLsXbhF@jKYCVNtMnoH6Eu<%4@vau+_3GRv9TEzHo7kkh;j3{y|f5fQ4)i2r=~ zbSwBsn7A8$$6tHp%vfH)lUgnvUvTz(!>?lvBVq$9{S*`Yk5pK}OzEb&qEo32vRucd zQ{N0ygir2^j#WDVW-yJq#&-nzpNNNkDWtyq2Vow#(^lTr?}0vb4C`W_6rWow+@-?m;U$j5Fn|wH@M73;+jfESwlkL8X@) zjE($3YY3TRTUL3anxg%Kbg#z|6@ACx9N;z=)m!6j^P%`ege5T7_po?&VANy7Q2=xt z$ZKxEwj)M$(}C7acY!@(yvRWyj(bsWAz5B0-ijs70tEh2Dah|*5(05hFwP3v#nzw3 zC?E;}E}BJ)pW>vG-#w@|$POe(_D+Qw>&}sm;)`S6#MJ)t8!;NRKBW5I;z4_Hu1@ws zL@XTTiLwoA9wYrVN)48(8Mz5n3QRxY)CCxOaI(w++=SI_u?AkSPRRSQUgHpgpZ5Ge zj?O)v$@l-`RH#(a!I@P;C6<))tdmqirBXSJgb*Xg*{M=VPQ|BIPAftsR1S08LW~@i zoXrfwoM&d|({JD3U-#~Rwmr7%zOMJ-^?tq-rz@S)^KOCd%)NiUTU|^ULmZLhZo>Ds zFIs|SaMsDav|PZ~#!2DTJS;n~u1Wg*&HrX4%EJEP&t`W4%iEu5o z60To@=%?Y_i{vV!Qm>^&9J+)W{Fk9PN8}^-ObE>_H(n6|+M1-}Pf(Vf_;KlX$#chV zfia2%4;dWY>>5veK)RUK0gS8Gq$T|9;B|J1Hm4QG1-j(9bRsw|^o zxsAj|PsE086!shz+x)^4HiF@(c``5ucTeEY^_4Hr&F(_W9HO-TGM*@Mszlt4OG4j` z!to=bRaLLsMR#`v z@*FwhZIyt6H0@8Y$ULg)MVAS?>F8CR2m6`EbN_0dm1>h`bW@U1dEaTJ3SPlJ&S-$}9J@a}O0cVFQ_OM|r2W}q{Eu>t^#4hci42QY#+_e`U>=Jx?3g%h4~`AH zC;)92@$CFn*&Zf@cP~t5-8iMh5e|emKDLwU&i`nu`jK) zU?(;DFUmaRh@&s{;N+Wi)$v4B?jzQgBaZtmRUdp4HP}tXHo2=VQg(w~6G3|nzkrXX zfpj?)sZ2BV1(lV@!6+!FFwbsQ6?KCR9Wq>or%d^U$~dpvPzn3BZ4x_V)R7^~dPu*$ zj912fipp`v_K^gHN*U6`-L9a9#mPM@X!2^wYM&t`^^pA}FDz!=+^6ZT{jN;$9TL>k zb02EXlqfLx0kx%m>(M@~6#MRJ4@-DCsyc6o2dfKddLjBcTATtN)1G}Q)!mj;ikuKb z4LS;?CxZbgyLx0(9BP6>JATRnF8Urd_qasnlSGmAm;>$I7WqEDkm-|uqi&$`wE3{} zye3kp0P{+@uJ9hN*Uk5Gu~*$EX2BoYt<8FIGrTUVA@m+X#RdY^Y`oU~`@u#cwBs7W zPF`C(cZNW?vUQej>3d6Of1Z<3I#qb<+~qp&Ur@*4Webpu20Jo^2^H?D*Xp}<$$x$! z_z2@lzhmH}H9g`_=CiSLxJ{-L((g6NDpb8utJm%V^EPJO(xLBmYlPZ4}%-I(LnE_Kp7pfmu7yScv)L(6!3kD6LP(ER5X zIih0JdK^n|ezwg*#acWP1O7|g3x)5)n-%9vl14L8k^#Y&d}V!VE9*F~0wld3!78^u zcfbI3Yv?vz&qda!P59Jty4yG zn>TQ(9vs5ZtgV`rCM)Zx;{@SeYm`4XJw*)c-|#WZco*25K3mVG|fGMQcT z!0x(vpW3Hl(M+)XYyX|!uh8>F^3IEG9T9*(Zj;VB>Resn+M4gQfYV$X&3r{ZoPbT$ zZ%ncOV{#u{Ue2fK5x!h!knydXG82h27vCiKr){!<)ipkgypco5y7yFV-7UUZ<$*o= zF=SVGrmX2U!!FVTFBKF2*95&TdmN)SC>C76S+Byic%g-MD`HaHW9jF);uJTSaPmEG zOy+$u+NJLNCnxFQ&U)HwcZ)NyQ2a9>kP|wgN}TC6=oWMyaTatwUc=;G87E#DH#t6& zyX((Y0(55}wV=y_@%aA!8EeC? zRCzxbz}A>0>t#Lg8n%?j-51!kzqQR_**5jv&*AM&bWH2X zyv!PP`kAnw9$vJ5qfv!$J#NRP}JN%d~xTbgD zgYaAR!zc3Yi13?G`aUY1Xb0O(xfh!5c1X@<1YUZ%jNv|3EQ%eQ zyC~j=k@CL1Zt(7Jn6!x4Bo2RC{+Q+Zoh(z1IlyR)D%ibr>phNud$apJ>ct+b!cUI@ zp8B2vkrDIcdfN-8W5x%a|BWmX`AWRPhu&{W-AjTU8?r)(d zBRkN{iyn#>+1iGp=YOPmojmH7>sobEIke``KAFLauxClsDs0l=cXB7VR7Ds~eRCnw z<3FN|DQh>&FSxqpfNL*I-e5 zIFsF6`c<9NR`KldD|ks;EV9vOxo*p6QmQ(*ky5$CO0*#-R-R;HZUro?$-#Hjh`eIp zhg%qXersRe)z%c|_%@swBRp^zAT)oV?t$XKxOIkP_slQ$VC5Ki^<&D)(}(@(EIIsh zl*P(2Z7u1V=bCjyPkGpbYXrgo)n>N<^zRhG^06{os8MI|;@=1v!wL%DG@1|*gnIeE zqM5Jox{I4Hgv>>pQ6MmOOXU)kOV6yf4hdt60kn9g?9_&a@Bw3nC-VL5e_b81{~rB@ z`e7WPu&ukiLF#-MwJ|%Tv!d6VhPNWOGmxHHl)V2SGiy!$g@PBPi3!GI1r`b&n#o5U zpMm2OF*LOzYki9U?vwy$7qxbC8NRl-1#azE-y`}n z9bZTGQCSmc!Tb&`1+WWo z9P!srSdzBm+a>bn#)$K>1lUyE^S_*UNO!C7C#5o1)K6B2+lc_7PewtjhuE^G-|kDgQl_+{;|bY@8M(8+||f9I6GQ>CLIJwTtCU zJu`nWj7|zz98kk)acHj(V#$vgaXW#dd-X0=Ujksp1|=cg8ZG37!6_#EFEUti?@`}6 zsS^j;wIo#MG%D9QEO)sEP-QHIJ{u0`yX-wEKJ|6!RYLa@_o==C)chDiHQ@>rd8=HJ zPbTx~btKna4eR-$j3puJB5HhWiM%vw0>C&Kfe$57%>t+aA>7?)Ju1QaBaa=0tS?7t zI?l(J?LDfZ+P1&G+1rkid|%z_Nn6AAgK$>(*#{{0#!+MypaXAD_(aeBEdCrwb=2wt zx^?5lTI+<51~NviB8`TgDF=!MN>m0Pmn{k9>q-VHWYd1sf%)4TzuM$~2J>=8Fzm69 zYFJ!0XD^+5OqbUmwwF(hl}jQFmD(Tr2_237-i1eMS2CUqqCA5H#&@Kc1#qdjo@cyb z0=!k8u~Po(C@E8ASI$u9T^sq!j10S;J7bs8&U4V?A@cUQ-~}?RK5@6`nR_pF2Y3&W zh*X1KL_3J{q&Lv+9|?)CEe8zjrStgPOm5Nu@cnv2oV31Qv~Y4wzRZpC^#dUOXuDPO z9|Hjm7WrOsiu{KW4LkRG@{651A#tc3NZqaf1<&Qr97(2{^)QkJLigVCxUc7dc*yHn z?W(ft(Qf(1Ws|l3l2A-m!&RtGYIt z0B`|%ld6P!9J-0_DzTqOLeGmNr`lvrQmYB@51mz$w?*DuL9yfsj{N!l(p!|nDE2Sc zcqQZt+U*+wt!txs#}Q3<51}L@-@x4(U_w0~4zhWkBpleM?O3;q@UJ24XEwJ4?SaR* z4lIn2mp62h%nJes&|9!L;u$pz!A4@|Icju;7gmzMQ146TszacM6y;2G)o+nR=}{w> zyh#AT&})$N5GtiyFU(->p(!uAHjgkfHDe;&WtgJ}fQthj-p9V%R1m8YTkLYmJYo0a6IXgKzp`f^8&3DC7kaKlYA$bv)|LIcn-7INTLzYgk@}^uPDIoXN+($8N4{s zRH#KV?l%?({i9vb5yEaGs>BGK_^tFRu2xqF$-`Uw(YGv_u{=y%7(eII8RD>fGZ+Yn zh-bo<4Ld_NwufjHUyMR}JH-f-IQNg)8CpScuV=Yn>pE|e?R%sd#2CC9o_q&>!ZxO) zaB;G%f^&aUjGL!nBd-QA&U5n|)CRZ;9}fyX+tZ_HRzqbLX;Hgnk=1$hc-WV5jqAHG zwpN5o%U`)ACZFQgZgB3frubwEuP^fE324^REZ>PEuKJA!>6adpU2?bWK%Eh3Kq4hm z+?N48W#S*n7 z3+&9Z2^`80uU=EKFq3+Z3cj>Nw#_oQeE0{DdwAiH7nfZ#L#cIIDnVYGF{WD8;VFcp z`ki8V15|6M*?Ygo~|KWY!L+`H4w&2X|Ug#_>oZ7 z((R-NFeBuIa0ZYE*lSL~>WXitG3LRda_@Td#ROJe=V(LO%Eqr4i2dpFBV4G+bs6^O z?6tGk9j-SgGEESRqJ2Y7o96C@H*131+*NR|_*6R{#KcP_R@3Nd$d!vISVqkAf)j)s zt!G;`qq?13EJtHaDj3TK951c9DaPAf!m_b_Xs~5F0PY(Y@yXr+BrFmg*CoYWx6K^{ zytsUD@0(*cww_8WcUrPdXf40jQ}!L>iDv!|4xpwDyNjpuCBb*xqm4NO;|X89R++Y4 zJU7u`a(bV3KUFIL!n_GY!6cCZ)a*-3!rTgmXAuAki3xoL&SU;J;?BJqq+{M%SgsQP zUK(WLTMBAGGEUZ;ya25z25Mo}V*28v(pGOI0Y1Tc_)SKH(UK2<5A5o{n>QXsB`**T zpO5`qkPNP@W2~5#Bqv@|2fGzu^6TOrjhM)c6NSY?)0BAeX^wPI_2*EQ>^qx59|Xo^ zx-5(=$A(`3N+b}dWvLTwv+{dN24Ff$|Cen5bsh00&Z1zyjR~{|;+OSrP9ALdyyC0{2tHtQacPl9phGB<_+EF*nH2bx{!Y(7Y?Wq<^$qNPQ51 zb6Ca1FRy1Sa%)-Y3?)Fe^v$HuRB)x{NyEpg(-+a>c;boAgj%fz*H73H_efCcFt=`( zaHV%2I?|$@`lby#sMlWs4dxcV9mctyK;3Hijc2?^f)D>-9IRmE8}N#=*Ok?7iLc&^cZPWQB+w_6x!|5`bfIlbK^DgeO zV&Z#`nT-I#Vipqf3;)L~sVq@u$wK&zmj)lRj|n~oX85qI>IlVoNP?xb{?AhOs0tPv zGDPnW0Y?E2I<|X^d~G?0d*JB< zJdBqYaw-MT`w5bv@`D7O0UyMPIxHVC2<->?rA}iMn1oT8MGAPi9@yBx5bfg%H-|qN zakoecoGMAQ9c+7pX_NL_I*D(n6h~(_M_;;#vMxI<)*bQ@*1xPGv|L&$q5C8ejAd8m z#+c8j4KB)WxybO9D;R77UGw#$=3qOHe7t3Jd-k)2Qw)X~E+v9k9 z?b)HpOG1?;LrI#YP^}eO{G#CmDn0ZVxIBmti%XLHs~LZk5#b@|wP{}b6EY_#dm_wt zblCn(*=Z2!d0Ocb&*h$YH0)c5rspHZ;cbV-(Nn08Cr2#HKcn!yOCC2NCvB)!$ph~C zCieeC9~kIQ9PYI#eYl}~!zBg0xU?Hh>z!Ovq!VvwHBt>Iq!Sw?Va3v$zagX8@Qw@) zSBC{2aIRXebRl97?iGH2M|C}vlpY1Xbz3(^yPdE6DgBk|cXg^HEQI4f)_5ZaF1aSn znVh-Fv-1Sx$|*)HO!eK>Wfp_xe;O~fvWkT-tN7eg(z=u%0^kvF=|K-wh{YD32iQdDg-q;dYsz<38Z*-6-JLzGmmEacn0NlADvdOacKEhX=eN3|A z;uNSW4B%&3n(i!u5o~@hStv!j$xZ{xO>?+tXkH;Vp!T@L^UGK$=S^9kbtAl{(%XOg zQngkLyl`I+$xIS+G^rEkAeZGIQTw4zKmj{~3@3 zot)VPt|5v}@q+uu+EmsXw#=t|bWgkq0bO%a%N#5V}~a5_(LCy19!GlsnV4wBK^4R9_|VAzb*A@i^_6 z5*OL*ZI zR|3gd7Lm7I$6P?`FZ?FDP4AzF#;oI%1%8mp54*j`2b|L|m)0#a=b@lAs@60iKaQ+g z_Yd;F`iLOAm1o=ulpeEUdc&t5-je9=i@^i2&9x4|Q8NA{=>1tps0tN$qJj74z!m3l)bVoxj)d zoYrG4mmTjwC)q>2Q+^lM-GN}%x56&HJ7}PE(R~6P+x}|R{>wc=d*C;8rEHdd8!zne zuc2-pe0-#Z9td*vit1c})Qm3Oe2ayiwEnYN8p`L(NF|c?t9t;L+vANGk==9pL-dd9 zwj75?A%&m{q%83BXjLkn#R(WHOZ6JGcn7ZPCm03vStUw(`705Ld?l#T&&@+pzKH+* zrtVpADRpy>LQ-zq>KPK^3qDX>xgS%bqatAiB3FyyyyCjBjU~k0UgZFCW zhaUasLqUBUSf)<6*Ma?27a78a*J~?bynzgWg?k^KJzgGDGRg4cIfYBne4(0T%?lfK=jzP4taxt;LYu0@ zdbmw9Af445I0*tx?v$r}k^aSUHmd9EQBUPQ#U(mTiITQ`Lx2QkZ)2;ltkx8xl?Tzq z>FLT{(n^$mepA+1holrZ%zMQl z;W5nNdk_Me11@z*xzBQ!y$bJRnJhUY!5nAWh&>dsVe36*$Nf;Hhs5UrDp<>#KW&zR z1$!NRXsA$;y}i^A5%u!#rXKyr^s;q2e zi$>5s$N8Y!kjlZC;6IlDr#v*gc40i;0bZpo2%5}`2>Ra$S$TaE;(g03Q}D!i&%%NB zgEt!hm(^`Wr%|ic;ajlW1k!`tC*l2i<0|Lh1IE$-_tB3l!3o@igT$ChsFvGh5@dDR zBg5~(#T@E`DEM9UC6*fEf7OHHF-7!f>`69U#M*V_t#q)}v1(=ifbY0#pFKG!cip&M zU)&DLPoDEAT)TxZ_F`nt!mEkp-g+3Y5rszHoJjY)^$JC@mDN&EfA?CY9R>8W65a=k zPKkNb>*Cg)-vWSZUZPriISmIHO7r-U>x?}7eIe=t(%L`$rxk>>kfXbr;NX22mDclR zR!Nt+v9#op@Ejb>YnwX)IMkE8cDhc*oqr1TY83{4*V_eFC5p28xAlXYID8 zJE_@${dJ-W30p-!jBX?&8v!ZD8~@`swHDF)O%I}F0%^>Q*L*%lrVOlXqTHBL`a-QZ z$sUji2lE$cp;t@Fi~iZ8uhB^3VdWm;E>`(j6SQ8KOJ66g%UasO8z_)H#T5}B*AXVX z9j$ou9=qazpg!us)o5RDyIxKd^tj}o=z{7PdRrP!&GQMHSM)p57rc-l#Q0%hEH{Qy z73r`@D`!j3kdkij!tXm)vXsH{meCG#a1B}H1L>^Cdkz0QyukP79RF8WIdjyd0q|{$ zj$@4u{MhWBT*5y4x@?K40XsyUomGOXo`p=JJKss{#ySp1@%6^fMj)m$gY0Rj~mS0zM>Zemf{BlG(Ef;o0-IAKrgp&;+v$OB(y(echiThlii_j;sldL#AI*jS${x zxl%{#m9smRlPe&PL3+om_40L>(y7ICI*h=$yZmHfGbJ)>&_50gYM-!}yRzl|G-qlu z&m8;)*q`8`Bi9slkg!eP-r__Yb%%GbWGo>je1l!jn4zhkZCrILS=V6MCo7#0GcOSN zrhSuIyk)+epC=a6wfG{8%#LnmQ~?}j)-Hk?Egb6x9z@6rQJjl$@v(y}jcq+d4|Iv;9w=Y~Mz&y={aNx=)dPW4m-J&W$hkD~ z!f&#huBSXUX^=(BOvH$al=O)esK zfqj46MQUvUVOrE$@`Vun^kaXttcKLVPmV5bE4OOi@tb@#WymXt_ps&=aqVzV5N_RW zHO#X>IkM&ju(WvO36*qq{H*i1UD^SAP~i0_H^S04v?HPxyA@ve1RwQuscP1sSlbo# zKVIWcRZ6^2g|Io!js)KcW_Xe%M`$q*>{}t~*+!odXmIQs#T< zAH$01+v;Xp=^uNG0zr#mJA!}Y)3X+>M>A-ecN-MFvZE7qOLMI^HF`Sf*?illLV>Q0 zU!PKfYvF&|{kJw9GyPFIIK97|uI!9vWfDVVhIm)CNP52`w_?3AV0)8Qz~JHcF{k6_ zPuo^lAV;J5M;q|D7g=?r{M};w>ijs~#^Z~q|G&m(vY*Rg;pLHJBjPR4Z+qT=8#J`c zP=XLiTt2)c$ZAR!10sLzrMA&m-(L)D$unKanEB{y5Yrd8BS&#kxQlS7Mvi)F^9zDf z`)kXcfF-Ej!AYv;_N|lcX)Kd+khACg6_`g~1)Z_6pnhkxSKUp9UYM`wQWPN{0#mMZ zt*q;yr|wt1SdE{zTgVA{7kFQVDptgKU4;M6`h6Mb{-&~|e_a!;^x)2xK=Tz!%XBwC zd6`(j132(L3icljNPir1HG5;J|CT|M`G& zrd~w)-ra&`ES{P8v;MF4aB~D9q}_fbxwv!8vk1Ig;-RtwTUwmk4|x?z`fS^liuP@5kJ?Q}u@*GcmgBp=W{;8N7$3H)ISYh8-j%%*Nz z{#TgRy7Bxiy(1x9P386}zdP!Kl@H6QY5jS357L4EK*NH)=_w&)-kZ?M!*O?ae-{jW z`ZOnbmS+G3R)l1!bCJ45Ep#GkM z$}jB&>ZRF3+o)~*K;ucJ+{-&4gdCrE)cC@S3kGFh+_(FY629KIKeeVfi-t5CW{>Nz z=~$&N(Lp+s2SkisaaM_kMh=}}+1H7yB&5r6i`Za0oy8622$oxR8RFs(>GIb9c(#wF z=|Ks_E86_dWo=c;z74-l;p5v)DhZ18`Qz$IZ(w=brHLD2qvgj^49iDx){nBU$#GL; zo>$sHrikJfWw~EnmI0#_csn|OPvE`Rad&kabHaGl$H1wWDmKPs=P7~kG4EY;&`Rq> zg-<5o)8dhvfGCIY876(ZjYCa;`Oew-Q&F|4`cs(CwTm$kY3_cmgh^S& z>tX8;3kIwfW0$19>!;s?#LBY4G)LfVN@W=vklAoJ&9qV^(v8PM5s`aODtM{9UxHwx zqby;3jh*EV-cXfMu&(cEACzzCz?<9ycni+4#&fHplT6IosP0==uD?if8WDbib>az! zb0L1-6+B_y=5zC|=b7*-n_jLs#dJ*p>FVfWnP)w)c4r^NK%>#fYI4Br2x_xyR-TbI z;)zo{zHMq*d)?0R`@BT2oS?gndc0lx@NahpQ2HaH=AdIdSCYZe*Cw&{_rjlNySyX)?PYmAJ7=w_PjpS4$cizRn#Q>j9` z_p_Pxz8%%BtyEP|s1(v0i7?0C|a7#~;8GacvmU*9!iCXrgYd8DZbb z8v1hHdn7f~=(r^7)otm#l`U%XV}wDyLCtT-6Eb;Sv`OGbj;>+S=e;-T3_VT#6}wlY zi}x2sshpI=DG#OjG``HV>;;W2nWb4RD&rX@0G^egcpmzc?^ZWX?CsfnI13qsvpHVI z?Y#J!fSt%Ps5T)L4iByBdOZS;&~8=`n=csV z@E_WvV4r>1Nsy7m;pv@_{F(SCx|%P{ z>*ey^Chnj&*9~*$TQq?mm(}O*QTG6X&{la=jM!8|w*%jyH}oFl^2vnyh+}f5s*1R7 z$S7Y|KUCY2c7BL8RD8H)XTYNsxr!e>aW$Ra@;tGE33bGJsmTGXwdXgduzkO*)V&Mw z=y;7~vW2QC&heYmcqQ{YhUwO8`wc@Zt{7wJP@8Rd9cWIm$&m(-1hp7)wh~w z6&^|s2!cT)|Dbf(F@=#GnjB^zq?D}>Xtz}PVH z(+h>Ad1wdHKk5-)=V1HKC;S91#yq8L1?*b0z9OFS?Ie|4f#f>tmEX~WLi1dr%3H!R zU;A}9=X(bffuCRW5F9>xc}II?99x|t0?#^(JpNCyHLnp{jjjj@3zWHuf?Y#K90b6!|&E*iY z?`i<`&8izm>;7%(v{)v>cZdqSYwybH>0G;Qv%c61F|+pmDcLszHH6CcZC7G~B6oN6 zw;rYkCvWjtgA74^f9JW_3bR_5P1tnDS3^8h85^GWgZb>RLj3rZ3r&eurvan?21YK; zm}sa|{5zED2o|NCtMRBEn{<5dCgr)=-%sLeJ-(Q$aZa>ZFhqI zrc_&MgxqU(fSLb7(AIEEv@1(9r0xZ(U-X>RGLQHBm9U~@%hp=~gHQZphgZlGYs0lA zMxyyuW`z2~@TVR@ag7W zkoP#xFJpBt|M7y(x$>S%d1`0S)QdW46PoGU|9L6a5qgUtzMMn(@Lkb8E-CxJ$xyY~ zNr(D&-u;>=Q8S+yR>vD6e_M_1N+JwOhKQoChoLG@OxIC=Tb9nlt_^tK4?_JF4rtYB z)P?NUX8Ix6yd5dkJNzulo~j40&V-v0WHyf0+Pk5_+Jk0|)Bn4Fp=zaWQ3R>y*7tKe z9bh1IV0Hr?cw@he(H3(+GwX00<_ zfgils9vSyIB7%MO8lEc>-<9O^e2xA-p|e7)@n2A`dgNLL?##Dd^I-fL;`Dh z#=i)>Ft;r|e0~+ScA6#J`z6=%qZ&NJ#wi@U`&q;`TMj%5`(pi}6;rq^em*!Va37@A z@DK+cV2Y+JriYY$D`&rB>M~)pncJWtk@LJE72QkkY$x^lEx>0;xWr!vPXVT+NHClT=6s-!mV^ncKL_vix1$0;{cxHR= zGV;`K`aC|24e~oaU}R$!hxRtkNm#W*X(GOza71Xnb5u9 zAu7MVk2qDNeiv-F&9i(%O@CMtxSLt-DMv&g+W^z%h-vmdN}MEZ@FGeZD$yZScV~)M z!A(E#g*N|5O}1l)l!a;wn}d)*NPxRuJ4IjKG;oDJ=b{3 ziFFwLSo%3LvN)au`LAIC>5pZZy+O18h+ZZk0TS2Ln)dx+}?y+ne+ zwjMgYa~t)m0khimx%TZO%T%}#!Ww-wEg^WyS^TUz{AyaR$#`Bd;Rxajc4|3$v@~>* z@z<#RO>s3eeLaVf$V`xTt#Y(H5*@(mdv+OcaiCU*dD)!>W)?}#JmHF#p)nqX=g`^N zk~{}=e4cYNrY}`sTY4TnT%lW2E!gcjT0FptE$q!rfVG*WU{WY$NHNkU9DNK5YiBL@ zrpCWNGqLu?UsP}b-I?Gj8B%DJ8NlJbY0t+?27Pi)^ZtWy&}qobp%IeuxOA#dfkjS1C`?c2$rc{ANVNRv3Qr(FxLK^?{S9E779$uJ$W)o6==F zq%4D@x|>Peq|SjZ$0dl|xZ9gl>cC%iGs)MFsq|JI?mIoa3mXrhT(08ZOHYSqmbl3}68J zjWzMuAb70fIM5N)3I$kKEjO}5XxZR~XnxqLPxvnA%ys6#+QD>LmzIxsJ5m?e3>D=$DuZjMF!r{o^ z)RlmBbb5glp2S9j@CH|3tm-P^e@rZnSL{01u~=KuN-p}f@&uGNr#kt`R9vjzod9~7 z7bs_%%MGV%qul~i;$BXeIs&Jl7K2~E_1ya1VpK(AzPFp7Q2dnma(?t|`6SxKJ@Yf{$S=sDV#3iHcqwI(H%_V5j8+TRw{AM0T8 zKgwFC{4(c{Or8-CY&GmvaF#|q@0KEM976k zpV^)xYs~(n8oOsh3fUniVowv|>L^{V#ThLpO}}S0@dc>-`I*26scDiwU{w>G1GV!~~`ba()+~enV`1)BM8{hvVn#ZZ$S} z#L3lIZ|mt4y4|xq*!a6Vl-#avw45}#%Hf!sa4y7(4vS%>wpG!420j)I$&0(u`IHT48S$b@%`s|22cK3oT(XF|EGx{G&(!mpMC1Y%w9DM$m(#) z1qhD0ctrtB7cU;SKDcP}iz1JlTzz;skUwF$Fhr5wO$V)RHKnJ=T-h4*?{?ec_rEl2Wrq)0dp+^g@`hT_%rbB@#9Z<&a{v`LQos^NM&()IB>dJK`fW2 zze_Bq>D?A){K#WHQu4p*dHno2-7kDxKlak%SpIF}H|)!#zFtzYdz(8Jn|OQt6zKHM zc?$jFVB6b|jRo`j{pXsIj7~Qs_ybx0s)cY}!{A9PtKkA0jR?H5D zlF$e)=b=K4I2r!0`!}t?%Z^ehVYu-+H;*PK!r!u{7-vV{J26X45o({Ifu?5Q+yeRf zE!3mKv>=|7m^zJaF7@lVpYv8Q8FGJ779n=qDi@=G!Rq*GyAxZi0~#A^1^Mim-S}zc zdF%aNpIZd>BZGQhcIX%15%XsE zF>*2{*0GPZX&s>uh4wI;atgml(!Cq8r!M{D^TwX)j!%hi{WMD~1!rToS|zWhhP@Pcq)R5QPh3McEi&d_SVuj$f=1_q zyGaKT>~(i1+yyjgAMs=Kdh91AX6n%4Gd5oaltZ>x)ac0JlmA9ekylq7RAOlo{NpKRS)4c-Y@oIH13l1RC zhhz~$2B<-5AnvAqkVtrhZ-n0V{oo4`(=_hh>52AWFh6qCXkZZtB3!0rK;_g2#w}3X zm*A)WNncLvsEk?MyGFe>fp~{*iWeh|&+|ebE3&z^g1($n&F(-Hd{EX0Cupghb=XgP zqFzoop%-&62~rxm+)Py8~arZnohe5f^4+EzS~gjfP6$P53~~qW=h|E ztB_O*{IxZ5y2_+cc3~oR$X&bFk_oJ~!}~_S7&L~w*;733tJgc2Ac*(lzOb{CZ!~!q z5?}WLodon}4k}sa73nsN4@4&sW>QwDDG3eYeYD*6Z`6hcY?h9PZ+da?(&EfJ^4t!h zp5<$Z%Wwe_))z@X=2RmO_Y8;v;Y+QXAk~J5ZBdr96+Biv%u#(Ud!f$g5xIXN%0}{^ z*t=H%#wQAYC>gjqVgJ(V+gBq1@i(c(u#M@!QmR5IJ5XY@mq%@tdqGH@fWl@oPoj^c z+1Z1D$%GW}%(&||EFD-{z8jsKz-Zi1mwA*CV_C=8^9wY#XTD4sKcM7B*u!gTQgfuf zvJ7j&6Za06)(>Q=nB3Zuefb{Zr(BqFORSuTqKvoo0=wG$i@=U7?`X^J$?x$lI@^!s z_BCBQbbRSCGWH{+iS_u2OB@K`kE(OB%;P`GgHC4+hDYekqiE0*qz;|-JbdRq*N_^k zv~`Bf)%(TquUnp)a9v>t~ELWHM_45yLJz}{?ib#)gm$3-TOZ0 zhUY@p6!?6DUYL?hSmIYhnzWtv#~UYb1s=ZzFsu9T{4Vtr5OGI)w$y$%wHZg63cM6p zj+o(^QciTba)|wc7q+pr@3r3s1GM6v7b`eQmm#hw=8j(^DlT3(d+#hA!ql%Rj=;jKEi#{djnR;Str4F~DiYu>Ke7MlwybU9S_&P@zs-#R~HJl4jKoVX)5i39eI? z6!dc3R0$HS-k?Lgjr?HcPOzYGzw|oqAj6MKa61I#Zy@Q}N8HOm%Rv_S#PPpt)GIRcCLj0X zut<=jWcH-Q;w-vPA4+EbQ4N!c!3ZA-Rj;_P5~D^WBzfX=9V&hsYf2kej@f@cRwF)7 zlky2M!}p-9vJaw$9)$(t>~w@W{>zE$mH+`;4GnuFe9FC|6)ln(znyAbPSq1}NH94MKdD?S= z$yQPDyUBVt$+ic7gx=_SZM0tpt>96J2c%U*v}s8R^AgMdD4Lf!A8(dCSDz-B9|b%} zkvt#hK;LmR6bB*G1dc&=7C2~|`%FqvJGE!dl|9|85Ct@=YliJx{y&n=JCMrv|Njl6 zlBA`qQzVs;BqPpAl1iMm?c}YJ#IfgbPEyGxaguRFIm+Jq9J1#zvd6)}v5(_$_W0eO z@9#hUFwT8n_jSLn*Yo*&yttw2wdW0ZxU5_(O{p(tDGW zujQVf-jtBD;%OHjnz{TdZ3I_csdHf(}@p zXW4Xfe>H7Kt!mg?{ImDn1E|9^Xu7cZL|ibbWmSnq(^{fz3(pjr$+oBnD%cAz0pH2o z>-YcLx!Jopub0oeLcp5!=VA4{TN)_mI=daB_$Jzc+|uRoa~aBuO=$@DIyM%oqW+d0 zbSyyXH08vsP3QcK>db#bDiYCU22(0JXTF(*6Ybg)Olej+22@TkpZD*S^Qqs}1IoP47?dZ>}2t^A-Z<048@D|V@U~E=+b$1w!QIUcytWb`3ioXS2j|dRk13^t6T{=UvW-Q1mssRE z&|8~O0%0)!CGrnW30=14G{3MU8~)MQbZOez8}(kzD_NDPKcyPIVIIZXzoYd`g5{$q zcOTVJ!6`w1o-sgyl0o;CKy?J1n0CPsF1_|UpKoe_kggJePlIi(u|66M3q&Jg>~yKg zhPnna0d!EguqOhlZh&o*qA`UMNKRW_otxh_19S&!aE3GEa=hb>&H`WlO~3i)d0BxE zW%xgTA@rU0c$9%Xw$}#I@%#L4BE-7lIEQw_xZ}?VL>sw@`w*z>%gogUf5JG?yg~n? zTXvl2N6iro?&(ERN=fBqX}(%ExIQ-nY&SZ-Oqf~sLoDv>sj9u=o#=kby_8nS+vC$o zW5CzW@SN=#$CeIVt@r1Dvlx)9AfdE3WF<)DxxGdtlpIHi&%z>H+iXU zt~XLIWkumvYs-*oUkRe*??m-yN6?|FYN)enkoSv^S~0O*`KoF`kZ$Xj3%Lak58*NW z>qidCs;k|)&Qx73vo!h**jV?!(jFqwg8~W9eazc>uS(m>Ah8DHf&e=8N^L+8LINc_ zyPNw`bj|ngAyt2ySx(b-oh)CUKJ*{ToH1Kaa?A(2d`qZKwy@R9kbW5R8$?-;PnQ9& zQ2Yh_x+NRtiL($F%DXan!wp)lUA&haJ9j@Um%P5K@RJ#wTdBvT`F=_X260lW56n#Sn5AgEY__f+{82#$yf={|;|NR;X<=3q;KW7gagIDnSf>T~dFrR1K;R&nLG7Tt2Qu{_B9imx*kRTSpCJklsb)pX$45Bcc}BCHzbr; z#+=s?8~ou7(8InB_4)B&J4L=ffxlyAGOjGpSjqh*LhUw|(RP{B=3$L!^uN@Vvc(l2 zU;?3=C~tAS_!FysG04*NiQTW$MA%!dbA5x$e4d#qY=PUtp83;$>*QUTJFwE4`-Z`N z;mpG*coVU_3`ENt1EV;nP;Us>y5?zQA6iz|E;#o|#WjA->83B+8ssYod2?h#yn%^R zSnWwMtD0a$;GsXvtP}aZB*Ff{$ifMH5&ze7?OW;$nbdz70`L1y$f61!?!c8*ZFubJ z{X?^Z6zSalTC`C}>+~V)@SFsNTt{?dWb-!a{ z#j_rarK>65^vmqgEbmM>{rxSq_BwJvLSQpG@0_UIlH3ySUudwh!12pS*)ZJ+xU#?z zZ)Z5oig|q_nu_J*DG>?(A&1J%QrqfVAK?|sH7Q5Q-gj;2}*o7x4A=JgJbA3?bb_%h@G$176>^iSAgv^LC? zL(CO=E&=xNf7j)$=*%k!1VUA5!@ssLzKH(?80! zeaeG1?>DyLEtrw6l@n-b#xO;uN0wMGYb|J#yzJE{`YEx*PeQwIYd5)+2vT2CU*elK zMxC*c`-d^8c^0t=mf$&1i@~fF<9RvTIKR*is%*d#UC+m<)2K89FZu%o+l^DtP~pql zl^=;YE%A$L39m$%o@#K0p_v*uwnxZypsR0WQGIom<~vBcW2_x5b{0>zU9<@o8Cl(z zqIHL%v~;D}_M}O;8z?eXI}g0clUUUJZfv0+5%Qh!j2kbbS@rOrs6=VZT4TA*j7=ji z_rl!hF2Sma0iSKX&S_+Qq8#V`Vm#kax%e6aMrY2rN(Uxewn=1b2EFEW>Ad-{f?THo z+>{I4=Nz;bF94!*PSF%r-Yg#)z0rOo=qFQ^7J3zo3)(+*6?`@GgPSyn9m{H5TfJS+ ztkWoEg{)27n&Mkf=sW0*CNs|2tI5Po`+k&O>w75f>Jbi(YAbIF2KB|P?6Zd8&hS$U z&|_K4q-41s3H}ZB47Crne_Q*nXP}!?F8d>-V`pqnhJxyvg8nGhfiAfqYfQoo9tDAA zYsxwC02u4fLa0ky7Ml1?P|i=PYnab_q8d1o+|jbFMWsBs?m#g*ey$QJcW`znwH2P-nF^%h+@H6Ig59eW8B}=-n)Y} z_va@K?|+WWN_RBR>npS`M*2ZrEFf2ES8lXG3^9ro!pI2V>4WLY>hehh$>r1YgGdPJ%{6R|anUuefpg#w`H#jL=jE0FxgVk5^^8ij^Lj0AfAo&jVRNKAq@}n+LFoC=e;X1X3pNr4Cqpdhtke0Ni@Dm5rmCT# z-k=X|^-MGGk*u_SHhne;hTxn_*S%>i(63VJwHc8lj#gEA=ZL+TwqXrv>!c%t_CeC( z{g37Web=rOOo@5sAKkc8&$|50{<@d+ZzpKo5)NxH0;)?=}DSDyH;xaLFQQ+bp3vHu%}S-rG)B;nWjSQp&Q z^2dJ^k7?!Pz2sh8H>!b!3;Ovl192cht_6DgilDZgODW$YFr^J{;rst7iH$OWu^N{i zUA&UbZ+rcsf4{^?<65zX?;ypsO*<2VGy~6!yC1-nEHjwhlagQtehE8aCBMg&8RE0q zW@Wdrd`0=&vM{62J`Ci2$r4+X)wmyUhNnGw2lc6C+PuA%9&FT8EI61Bxoh!zNjJ7m z_{8i}_#QV%D2?0VCQK{Z?rDMfYN*R^h?G*&n@!&L*MAfzqR3y-rsWY5?gp=@jku^;HqjH}dK}cCN<$q6t)M-eeg8#Dw7ifGqfz7OL!&}3F@5>V)FGnYhrHL-wsS%b=Pv84M(k0sCDa@55oxnf9(DvVBB&ikL z0^Ye`dP-wphi*o|ridfdXKmV~QApf>ZcSk}7KOVu6hd9z!+BUo;awS$6%|~6NAex* z*vfsn^({dBfqb-`Vd@!;1l)x`j&dsu_=rb)`E_rUHy*cDMr@juAbeO?JV1+IG4&A4 z3$EOQIZ?k9&}10sU+%~?&6?l#DcBqKZ<(3(GwbQ4jm#+&mY@MS`sO%bMFCEIDC z{AD%dv;nzc&}{wh{eLdCMbmS&dw6C}OnR2RV>E21ZBJD$5Da8Pr0_L;Y=dbi=4ybj zp91Mb+leTfpS(DHvzx^(^o27krw1L_{Q9x=hF=#A$^N)N`o_Y`?u&!O^m)5=zi(@+ zysu=)%0A^JCNR{`#guEz^XmA{y&5g%&#yx1WCcCiKQ)gXxlw74S70ssEMg%k7&djy zBwtQ8M6d(MQx{HRkyA`l2HG`T-lwyxSQx1u5EM!oAzOO6_+S~KkGmzx?C;TcyyvZdTAMncDL75i@GgDc@Xe(89#2N#!zS z(e?BgcYB$d{I;C|_Nds8$cr{~-sXDuxElOe|4UGB)P}J5fPnz@GdDm)a?{t;TirQs zW32C&skIq1VqWewYb8Ti(GCRa&Ud1>bSFdWHC1sz{BOgrg&8k)Pl_H=i?#?tM5Q=U zi}wb=&#%KDay(*MCVnXe-VNYh+Rm&nBrOk=j+l1J)PB)+^N;0l^TC@y!!bc|{iuN- z&|1nS|GIfDMf@Op=5qdaTpMYuf@CCW1=e|wz@INl5Nkc(FH02uG46G3MMN8RMY3;wepKIVN%56bt_8}M>VfHz5DJ6< zosbuo>IkHo*a$`2rwXFM+*gfhpYhxO6}%8yk5;?yc{b>$-rLU$Qp?uvV7$HyUo>Tm zqM0{=lZ9BxQj;2aZW?n7>#7QySPr&LvMKl2wmL!Rvr8!lrS%F;x9gc89)!M(YpLD{ z|&+tX~Rg;3(Vl=5BXq=vb|aKVKJr5gJ~|5C@qgGD?P{Og1G12v-mEP3*X z(&K%0yM$y7udEuqA^7O=f0icR8;53#^0)Rg2f+KMVf?EI&;XW0ILQd`Pg5*t;YDQmRXwEiBg4o zo1p$EMQrf~7A^MPo39#M^S$bERT6Pw8i9k-IGlJdQ5rsLVd`ufCcgfjb{EMRHGDR# z`?tWmTf>olA$M%&F3SvvC**IxT_4p;g0nM#7w8F6Fcr5_$I(Nb~G=G7Uw-~3d};vv(2$JDP`Sj`FqyerB_G#_1HjsP_<1{djt_Lz>V)RA-8hlRp=N8Bx-K(B} zuDlQLfbLI;;13$Qj_%R+lH+G9TSZp7F(a8a%}X5LMc5~bRF_kD4BTl$8)fxQ_UF!? zu9IM5uXir+xrN+TTQVn+_4X#mF7f%Ly8^xhq}qQXRBB?a)1ROm&NCkc&9BF^#ex!) zm6}W!MddfHq`e#7x3z&S)4YDtPGUqRjAXmi9GE28XU1LdjSOIzxG)mihV0e;y%J=9 z^V>nF^snzi1x|h*Ef~NM<8l^WcdFDm0k8dis~dynvQy6aw{pf zas?uZ^P!w>+-kx|jUglYy*>`xGVw(zfUE6%iofwTZX-}BU~Ox8M2~rZOS2q=ha3^5u1M& zs2;$HPM0?5(t$-!H3VaXSplgm=RkSG_`0_5_NPH-9|RJ3_D;W@%+&v8A^%AU2c+(# z>b;*yI$c-~J52totTX2La0aaYj?*wxU^1<=Ix`^=@NsqDxP(UBxFQkeFVlLfG77Kt zQK)KOy_9ODTxY+bUGLorTMWTxQhyxadVJ9St!u%~sAgMZKNDgl(tZeurM5y|JKC_( zNW{|fE>R$<9|-~l{+qc9K3nvJ%%uLPK77CA4dPCKrwmxk9x(0ztLxPJ|8z^JKOD4x z2k-(B^oE7ZTu_nls~%&>Z_)hukL4Ne6JH)Q6O&Tf$VOLXz!(a)(&u(}Wms$@dVZ7X zt5G9uqIXi4ol>W3`&MeBlgQ_u(q z(8hx7X&UH4D6w#bEFw>QVBP);#b7EEfms6got_fE2W*?Gv|wqAj=BVN{43bA+R`Q3C#d?WoY`1+6>N(v!JUbsNmsZ8-$oMQN>%*yR#`xnjp;MYnBmJ z+ZmNIQz{v?2UwKEJ^Y3&#qBeYRer<=!eB6A^X~N1)tT$!F9u+pwBJYq&G2?%Nw7FL z&AGPV>fc}ds3qS|8@a-sviqu*)S~crroU3^@!TWAhsv~vtROR|bkj1^Z5D#u4V-AZ zT}HYX4XWWyv=dCY&%Z8)wUhULK~2VaBIRb?GNU628;pYuZt+ecM*z|!OMRW3jeIvA zt57xAE&nI?No8d|rbT?q8b|z&5S(*QIfbeYb~FHEqha;JxRgj{({plr|GS4cz&-hm zLUFxJ#1A~j5rN-V^rcRteT$bpN^+Y2)--Pxph!wbXHivH#7jy5FEqjLR;ai3Cp9gr zE`;Z)|GOzMZ{ySwihRg>ztjOFtR2z2>dw4G?<}tf$9hxohsW8idcnxU-IGg&zTk#7 zbw>QszAWjlj@T~yo zFok+1sci=?x9@LE6}7whhkeTs2YTTR{jkBF3HzMQvV(!cK?&$%;Ev>RVRcHAmUj!$QP`U(Vjh@$6t#TFwv&Ma;lHrDYUerXCy8nB z-%DX&BI+$k$t7u?^Q7(Gr|~R%oKwEBjJdE##zR!PTKMisFA4Bl*N?amc=BaT9ZHbsK(lTN2^_-3QeagEm> z0_(2?A&_U;2TkWajiX4Eu#r1o5U53gLoj9w_7Erd7MumtM({iwEZSo`Y+fuIREVxO zL)FITZhKS#TM+}x0;IR$D2h}xelo)FW#sg=befwX4$4dSXy|>WOawV|6NeblG32Y( zM9Lc$|F;OOb$A|c66YBC9)U_-hz6N%1^-ED1zyTsUl5e#6F?=#NETV9U+Q3lyZxa& z#xY2YLMwv{nE2oO2fHQe1+z#ioM10+NCpoZonwq0(H+oVTU26!dz$1;d-#U}>bx3} zFo71Tx_!&~OIw$R`F;CetHGbF@fr)96tS&>R!3vgz=^~#)+9G zdsP+^IwNwT;THmRg@r8CbDz{sT-dw(k|?c%p;#nk&PePC1>Yg*KC*a{-23dJbL!Kr zm7w>uz-Mx2>bVj49D|FU46)nu4hk&3?-tK(eIe+u-E(C5n|eg-B3%P@0$y%X&$cJ& zzGU%*=FFJcS-gSTLJCDwH|Dgccy0oQQG|>b{}@Q(s$1bOwpTVZWtcz7>#9Wcm)r$< zG_5?U#R<7{u?X4->u2^&WkVJ?^tSjpfAg9`Gk|@!p1}w;I{&;GHpb-HWaFjoZQYLO znjR&c^X3uWBLop|g{Rc-ZShVmTBvK?@snBlvv{ABg@euh|0})#T=DmA(tyT$yx)w4 zdyS*Nu#2+)DHEI%FhWiWEsp4RBWB@$x2LQG5h0kaZGfG+Fq(6gh~;Fx`djheZJ)B~ z;9z`GOWVVFd^~d{TX=^jTXWJ%UBy|-zLI%|g@YST4d~6st-kQC$J+`S$<79E@s{T~j}L6|V(%3-6mMwQ5Qw3EX`8fi z$avjPWG`|)dGDoIN-RbmFlScvu+i;i%1AznvQ_-Qq+ONfjOrHF`C)SEr#h(#cDAhAoXt1A`&_xfM6F6t5v2X#L)5gy z0McJfTJX@ub%Yi3Zn1CrsHf?|r(;T*=`zh3W9JS!t@{FId(-I`hZcm6m^nsXO$wm-gqsQ-_F zKC0`76jGuKV60tiC9a(dGT-mQKBn^I&CLgTUM`Y|f!$G!7*AWFT);~9f z1Ms|ZcmK%;XJoI55)}PE1y>Y)rnm1LnZ0=1LdWNo4ehanc02oms3(eHNR~7yt%!wt zKAtb^6N*RG^-aW~X*VcMJ?XD?9Ru zV~N#6iKD>C*uoC=9WDj609{oUydb0~@bwx}nKppeIHq1wUCSVdlkHPILO8h~TVsYG z>?ka&B&xZ|&g;9c)P>a!&RNi>++TZeV{WU@QH0jIO5cjD2PJ&oWpM%zxn^ATKg1|+KB0s;l*KCRWEm@cMrtBnftCRZcMPY2l8B2VG#88)15Q8MITEp zIE#vAYwRDU`Mqa7bp=5IAr74O?%Zo5dWXIKBzuNr>yHWKM)p@vAvn~`*#yB*DIDe^ z>f*fOWvKp0nr@K%p(kS?e zP4re*-9Kb7H6%-n3#GmJV!?kThF(?T)PLC`X3tNkSfcQw>-|W1wfuy;{1I*dC*Th4 ztgXy+D=ut04WivN;ipb29NEt2eGJST;(70Nt)m^uLXQUv^rQNYEvv;&ooH|xs45}I zMDA^q3`F=0{3a3RW1 z8J^YsVz8K+8(dYYI=#)!>Co1)Ae19x38FA7*?e86<^<<(spJdaFQzZMA+3|N(>3|> z*~sd;R;U4v6b{6@`iK07Px_jYjHY4s#rnVf0e+M*m98PTKPIkzxNhFt5$ykOtMTFq zI54cJo_bKHnOLH>R(rw6nw0r^Dd~-r~MyBXe5ct^4^>Hpd zcVU$wl`W0BfH|>D$r4$=-nv%%1^@%2a!td7$B1VVfHREYH9?BuNFBf!<}*b1s&HkW zY4XoW&2wH5CEle_Z0J3jz-l&kqCWsHS?&eWOx=j1#J_iwL@QPYaiAO!L9z>Fu+7a%(Qm&R%iQocUrjIA3 z48H4oKQ%{aH~zvHVJp*kqR{M;c}J-^#bd=YJR2|sC6&rx98{Jw!w)@tGUN$vQHdcx-jmARmM z58LDCvPxOe1QZY87W$GX_RL!RA=GdA8s^~Q%I{IqPIw2$YB$SFIk9|*bD_8)4=-4w;oq_SGjHa#j?Br5>WvU%_8cy z61`e6Kzv7XOT3B9F~GU$UDY$bLpv581B7MflJ90q_4ETt`=F|kx!8~*vHxXA-6P+{ zdg<$xX@LnK-hXmG^6VW^)dyn&ejf(-sZhV8xe`@^dSGg)Dv9#n+I1P94w-BGRGL&9 z#YtO`vf)bae4ZMZkgUK1}C6LU=RCw#9YY)^2XZ$^%UR~uf^8scVYVk=@oT9 ze4lda&p~$9SEO5EUoWD1mTwDI9sftKHQK~)2=mcv6O5hVtw0XFn5!=o5X(!fPY|0A z?%8TRO~W=j^uqLMHRZWM4v|?6eouFU4T$OZB5ig`b+#IHy)B{@_Q&)QZ*Hd&b83r{R7g?iF!2b7@VB%VP4zmXfG#NRHmk|04mfx^fL{|0AaLiH&@c z-#-4LvdfGxjYEBd({#@8Z-2o!0q(s@ z$|v!0ziVra|NrIZRz@kmdhorB-G4-bXuQn5wUiA-fSP+>d~1Zr9OQ}Y%vo^W+(D%{ z5*>?d0@Fh)DUJ`N#&iZ8eCF0=ODU=VUAJdVWnAmc3H33QUgZZW<3V`v2)qvm`}{8J z_fg%c*Tgn6RBR?*G@K|dwncnD8tT&I^NM&CKST06TAH$EQ^@1NScAcGenYcxVN#(o zU;#fd#yEUox9-_4NiBd(sIaR^DVaEkI!L__ENZM3_rRu>|htlI)g7O0ZL=fNa4-2z_ zsV?K(Y~4JncTUR#dA&}h&rl|E3J)hxa-|^YAgOBr3YCzy!lDLlqWe@5_d<7DdBDXgO*hnD! zFhba7yZ~sa`lG1dx#;a4=mnRX8k0vydWzJIq57Gb9;l&_8<-}dXY66I10 z{yaGp33s?Y<9lm5MA)a}*2)>G_DNf5nU}`vw+xzmNsqTZXX<<5 zomG4a1g_C0wNO8@c5QT+rX6A-R9Ba4iEBgTucb6C|Kai#J2ENtuhH8Zvq>Kdp1ZXc zy4@UMx{8o__g4LN{$iDoJLRn7t7reHf1xFS{P7W85(@bTOY8mdfuk$vw(l#P;{@TZ zd7a((nuCCyXA|jDw}2+bCD!X$(=B>;j_}@OwEP-ZEawCrA7up4II8``=us(%*b${R zsrBm}T%tE{`Y6muWiJX);3Zys$)ctu&jxGbI(<6Gm2q zJZ-H9dhcsMn*MOeWHqw`~&x39mU|hMXW0I(B&`$P{l`ig%6pXM%RLU(n@s61`HZDvNO;hw|HUqay zF$-7&x88-ccl~d}l!E$Mt%hwO(%%q7+iUY+N2)+%RPWYMbaQ}s&9(J5ncIx#tqa&Q zCKxqIFjj`-DiTQxG6U^*IwVDqea@CKf~<7z@1Ck`l$w16fjO8^%=2MXS%%G|8gh0%jLy&qk|y?~2zx-`0yvY_Pw-X#bcn+FJC zJj#EPyTaxWs@q!+4O8JS*Kdm0(dI~8)kqrL-f07^^Sx(nj`#dLJyF(#aAYUx0b2(I zXHgv1=wisrZe#Qv?vKWui~Yo*Y^R3R3VeMOKE1E*W5r?xpaxS!vAf%VNr2#Ql0ii= z21~cxDs#viuVTUfM054O4))Iemnv{romC6lNVgf3at(!!sw8q$W7HITQHoCD<%kuQ zDZ|DtRKROMaBZ_Gscy}ck<>Obh|kWI$+@MZmaJ6jigf@f*|-~8*bEK(fi@RL0!fAS z7oO)3NH8*o^%S+(Q1FS4zl3M*B&6l1ZG_b4^yCVe9yTBPK3cbc{BgVo_Q;@&NtINK zjcvbM1Gi5DS#Trcx5wEd1$@Ol4+A`7IbPE z_lina(~;Qy?8*{Q7!jed@L9K9vAK~7cR~1w2=&|Z?R1(HA^kA1q&ORJ2L{%}%E(q4 zeF}6pv9dQZP`$Emnv|8?yIpCZH8tHu)-gbNeV@8rQ?<=JaiwN0^Z{CJwZ!KG;oeMz z1}A;n#%t&9O6uB0dwrCb6<7W?WHZnofq%}6YfaQG(ep4IrgER{LT~t0rz4?ZdhVc* zgI^tvxbp%w+&`tEzrqF>joIk^blIdVbW{x;5M?(Fn92-tJPmsaWj{?;oZHm&R?q8@ zlP7wKj0nX7_bui&v5ERN?$wQ^?jAXv^n%DKv`sIRMp!Iz-Ag8);R0;uEI-ZIl{XCh^U?o?S(Bst83)Z^h(G= zg=VgCn+x8~QcTbNLIGm%2VuWlcG3rYAU}h*yhmO=$i|DEYEP z@Pg9#pjb&Z`L_xZa!cK`G9=R1lymkqo(C$r>y@GtTaxxy=5^CkCXLw8HTvP2vuxzXVNu&?IM8`{d6Fmh)Pp!-c&PJgx- zVLR)474*y9#XW-P?o{fd1fOSqV4KLZWxe8k?_@st-v!FI6tDOA41u*yAzt`KbAO4% zQvmgu1NRpC`}3)7pw6E zbcbsQM5dq<^Y|r(vq3rYv1$^KF*vb1c?tZ1sJ^=wYO(398JHMPRpsu+wRJF7ZR|Fv zJ6iQ?d(7#-bFz1EfVnI*MFdBA2bkXEH_ps76Qj!dN9w+EZWf^1M>SfBxl4=>A2Sc? zEl{Uk(CgdB$-jj?qb~DrO>F*T9K`l6GaHx_?@~R2d&bQO7+nvhGK;_Kb#Efc^lQA_vMT0EP zBJ9<_TO{!3El?qaIr7pi9|yWTnL|V$?wi~@;5<0#0@cL^U(>kILF{0?-{Cqa%UKDG zKuFabL4_u7D$4$>NrXfpJ|N}8uOq!@;q9<-wqdsn#1gfd748Aahm7|{)9ag7Qk(ug zyXki;#9%rkXInd!&o>`6TF*TRRNmf$UgsrFwvFnrUY_bw2a5YCVo%`-WpI(h4SrpCB z1R>xwk*+K}ypOo*x@r7A!3^aW7lu=!fPIZQ^mQi>U3F$}?FX>!Zk*Py^WJ}v_r~;+ z(PA_7@cE|Dr3IBG`uU|cl*z0DC#Hg}XFohF=)G3+(x;bkF3kOa6fJ+O7T6HHD;_zR zStbdN*y_tTyqR5+a^i>8zA`(yxc_|*4+>-+W2l))h~tEc7QgQR+uVJ7?0;Fi{kJI! zkGnw5=LbQnw>9~%)8EhNqa43`Un5`vxQafmDG#5x^;&Y$Y7zU#?no5Cm7b7A0jt=fUe*SQTq>kx)I>fL_H@^~e@Cw z%eZD+A|ED0>v|(1)zSg;s?oq-jv4JP{6W)>@(A(Tu+`vUk}NrUmZ%v9t=G*sIHU80}9s`S^)DNxcpZLB5(mP9|r ziK5Oet2+f}Qpwcd(POMZu%qVlT5ncKW5X z?#M`lQzKt5>i%ZA2T64+p(-Veg8fmP`y~5V+E*E_pEM&Yj;BmpgSPd*6cp9@8Zsmz z%f-IK9?BgDJ;T|3)9&CWl*B$t0{q&iN>G;L1$n%wo4mV|cLtRfL>_LlK01G9K)ain z%e0}1A=5SO1CVMjl>(b$ZeZgs_nx#ph}cs}%}$Y&ya#pHlRdy(t8%*~LY1$~@Q*vS z8SB-qQnG7LIum(KLfWoa*U21{pc9iX*7fE-CX~2NS{6R9-8?uUJjTd>b`LBwvJv90 zfLYTVKI~z%>fn*mK)2Ywm(+?ljbntE{*zzqw+LJ90|UgsZT}9d)oM zk%+7i8!qtX8D4U`icK$1XD7Ey&56)uw>(NNZ1!|1JH6k%vBQa4Xo&{r6}F1^MCS8& z=6Z>ykbFewsN4D>)=&JV@OsNQrjv1o9TnDd^V&97<9*n}%{D^_BitgbN2_rxzj>8EN%=$V1VO#W@w6O>iJl)Nyt zK8o21_Ds2f0=-;v=Es?1uH^ zckCKi9fZQ{reg#&rT^c-B3mR?Zm%Jg3 zKPOM$p>59Mj3CLwINn!FWy4(jtxBum*WL;n z*xi-`qnJff38rj~_>*bP`^6}nkoMMtzoFGEJkt28!t6vK9(Qh{5~1`2{=ur39avV? z8cf+2lQ^;r7P@SN8CmuRD8&Q^R^X+mW;E=S#MziIo4?fuAhr$AtA(6zRC$N-1!|Dl zfnDO?3nx9XqUWBne|QExm)ys1qwk%qI|7-2+1+FP!#7QZSbQfAZhIw{T1d0X7FN7Y z7PE(&qnREu8NoIn-wXom+}1~CrRusp-7tZ=Mj7QRFMMKJpsNzU2jqTGyHl^!CcJ4L zHyL>PexShM_*Sq4Yef<=!C%o~YZsBr?2iccS)d;ig5yl|qXNBO8hG=*PuHGW-iGu3 z?YOZ0*a6MTGoVfaI{^3!@*uV)FDyD?q{KEr-sAFoP@H!-|7NP}4c<`1w#uR>j%=cz z>#;MiRiZiZ6a>Xw6!&$1`#3MzD5cu?Q@V2aX(rK6(g5EXxb{gG?eah(N?E76f8`X_ z{1BP&J7I|SXfa_+pPJuSx>XuDOb#cQ)Uo9PTiH4UnVy`wpxU_^Ka1K7{%~Vph(+JI zsi}*brkndN!7qxlZFY|#5mJ zPnXI=>8E!>iK0{T{{rSfKhlO-Jn!T!gA3ZDMB!%A)6tNq$AWtZRr&9r?OQTwi^-$G zReI9wrrA%9m3A`cP&*|RVIaO8v)F#ao|NH2rQAcvwM(SuWE0pJDl(G}F8g)`3So6EphA5+DbO|9XD))78K7W8ymVdXyiMDqNyDlh4 zI4Ux;8O{?rA5&VST;e*7)tTo_2bBW%cmB1^!RF%aU&>kQEu;5CZ2e|?-7CB&X5aUf zeL~&QZ~x1P`-+;MwRw%Xbmv+KtA4Es9Yz6^xV6EgFbe)aXXT?~&%G6-<~^AfMR@90 zD1Ekz1_S

OW0|zl6E#;Z?!6QICVnI}>aB2x1_&uzk4Nqp;aZ$+eZ(g95n^dp1et z4PfIEzPcFE;$CoLKbLRNDFy!G^(Zz2FT4#K3saYX$-&XV<3g|=N}gbjh19J>1kiT- zQ_8SnppLOlhU7v*F!KfMZA(+DR1YP#nMOULjQWwTii^DY5KJi8UqigI*}#5HLGLIq zE6(ChtDC-wuNZWH%9HAGP^vi#5%*?u_tbn;i^UX-ByEL@M~wla-#bL4C$KD%4+43GvFXEeTS0Uh*J zge(6_pOj3jdeFe3JprB-?Ajz!LJ7exoqv@N{BQu<#jyU4{-{Emyao_jG(D!OH#lbN9Pr2uDuY`qB1aL@$k4K13|LgD|HICSmc6@RYT|bL-EO z1k;VoI#)wpPbhyr;L9b!R6Kj4XS6h$FfstSvGM+5)7TvK@WS2zzAErHtDBQrQKxhlPa1bZ|Z_A(cX@5Hp2T&W9Xl3ke}-dgm}IQO?IX zZaJS~4&}_8<~*}G>}1<-eXj5C&+WRl>$TUOdp;kJ`{Q=MFX1jcXI1WHTyBH55TlB- zo>8`YETxUB+lxEN*DsE;X1~L{gfqTZk(;GOZut5$VcNw>WDqaNP+%LW+1Zl(Ww`jLjqmNl&rVllcd$baCSXp=o!-uxIoPbqddj zA$8vqqQ-p-A8N`63n0eYcv}KY=9K8JQA9E@*0TYj#ig4z@Db?7QD{Hv-p`@fB7@$2 z%%p`@Is}=HBLyB_aFNs)S$We{C51G^q8#s$9Q3W6_L{gaf0F|H%%u5L2dD2@X-;#; zA#1zFXY1nj&Ia%v@vxeNP_MZc%=f-t)~ZoOt9z^MR@w|APYZuI?spX~M|Ph&fdxF5 z*is#+veipCy0j%wj1!~04ws}yrp;P@4X&4DG{otPV(GqmbnHuI)mr-seTJ99jovgC z_amF{%-D0?Z6o9!O|=hR&{mH3bKb2l+e~-;Sq@}U1@F?QSLaawsUV}xy|sx`!oA5J zQb=bg(ZhrA{;K%r4THzbZE+6Y$C00jDC>8$J9(y?HmpmE^`C>ajuUJ{e`jC9wCC{5 zFz4GM6PDZvHtTtT=i46_XP}58;3Ip#=Fu`zuKPdj(TtnMc96LTJXq42cBm3gjhETq zoAC!lW?&P(!`|>O?4R)xW>~^U?Js-0wmPdZS!^p-VOf*mF6;la+O8(!agvY8uo)^Q zRf%q?b9+Os2;KIofaluguH?d$kbm&QkJ+`~nlGF^hh{y%Wb z<2~LT7?t-_j{N1_Xq4+^@-Ua=X$SRxtLR-#iX1<0m;W2RYTLq)4!Bgq070!fVoC;F zmrAHAuEStKvtw=kE}F2cw!ar;%=H$s4~*{gA#&HUb5bI@=DQMZhK{b1o~xIlbk3U_f1 z*txy|oH^M2jOlY?k9>Gk@_EYg)wo#Ays8ZW=resq2Avbo@4le);H-9GH#;XalZ3&o zW@JLesdCgK-2Jkx(4L7=lwy}8lY+H<~T$aTe!Nh`|iypiJzFdg@+~ z2*-;FQKy2Dp$G}heh8dHLk_7`OaPtFWYLah;R zl20F!8ixDXg*Tsgg-x3T2(H2vaVU1 zpA-D9;4|Y7&S?J}*U%p_EsWBq_^Afwx0|kks5Hqe=%LGEe)C&mR6#xS$k}fRANSnM zSSjNM3KXqUa2itwY#h3$6>fyK*y1h)GY{(`gESNyPwV2X0M$F_X?)>^c|YldYS*h| zA09k<{-V_f&0W>!t-w@}qDJ?a_2~~+$D&|L($M%zG!E)}r?v>{z+B3cJw-bO&zrW7 zLonA3HB9n6P2o?_MGDBx729y1KC!aPn3R_V$}$9&Zf8aS_`Z{H%w-Ihg2>pky#$5- zVSzWlmHHQGE5U~_cTMroffM0Y-L)+D`til@cB>aWmWF0-F?;NzUTJgs4OFDg<1bbC z*;b!7(0lk-YkqLku9<bqlmU*b%gqe`n$|W;L|LW~=q{OGCja^uRBQ>+~TT2?y^z z2R^0SE*nLRq#ktED{WgqPoGy^-b)UiuP;B3{pnwxN~)IXa;;ij3erw0JJvgM&Xp$r zqMPF8Fh}Vs20Wbr-&L`p?KbBF9I!ctK1*#)c@m{uoqVPbR7P#I>K$k^ANXZ(i_t02 zHf)Vu5hh~k#b6I7-o-$FHzUig{6Hnw-Xnr#hD|bG)H`x`8uH7kujatxaJdXn-_E!F zvhr9jCHpAPImn76tN0Qy=ZAtw!{c&Hzwc7pIa_mz;AWY?ZUL+WmK+rWvsF7mAM_EX z-OM_$(=N*u2Cs87OMaRm94;_^9M9e~xwx@jq)!YFJpKXssjO$mtnckqXWZfwv{K8x zrK!_eBcE+z^yJAg)^c({!xqiym6!5kn~;U|g+|V0e$0bmxu8KF3n?db2&U|2QR>!z zt^MSbynU>*6am(YVHT#b=(Bl0jAv zwVDHzpc?f;ej$dnP$D+H?7qWXHS{#A_~(kDB9ilQv%T^gG;hrykdeuz@?!$4 z;JigchESOkWU2TB?be8ZcK8Z9kr;nMdsAeYRD${5^t(CD!3{s+|17xO-u}D2M`UyA zO+=YX>eQpx{1fNDV;xEQg7P9pCk@V!t?tBZq7>=2%&idT6q7)9zcia99*^uFzQFjzG@HXP{zn4LFj4%*VR z(VoZ<82g#(ir+AuZU+Gj>PN0_0th)0rMBOu6_-T%kZSr}|%EKMaIPzQfA_kj*J^68svU9E;(wzqW0)9P#kZ3+W3s9?U=mm0Q;M)N6 zVA{DkEi0R@!fJmBBcw2zY}&*)S?vjw=uLZm^TGVUKt5|^1OK)s(CX;gzeX!pSj($U zrC${udF7KxQG13(!Zl5SfKxBa-ofa0@GqRlfQf-}n>G>iPCR=wmnPK}gJL!#FuR1gv^pWypydJc|#DG@%4OR(27DM}z&Bp*e zAsPPS*7l=yCW+Vu|5t;NA>2D>s-n^|AlAGIH?{@3k{VPIKYZ`ZWvqe*m2b$A`m>{I zE)@kk=oa?|n&sLa|N5)hY(FWJ4{6Edoa_xc5iNC}SpJs^F`0$n33*lQ7V#^rGGW?$ zFs9dq1aVjzp`CU`oaFBfxW;MhxJ|=62XFpe!Fm?JOt_(W^*h6FqdEePEpGAtS{yY| z^-l`xaxONx)}9*>)^)$yrCx${=E9ncq{;#D`FIO}qqP)=<=L51G&-+%_lGvf&QfSE z7c$O5Avn19)QH91zqFE;-5ux^%q7M-yYLnKyU_v9Y?J10eV>^@^PxZo?~#?x_EPeG zNub7IEogdbfyqOhV3fYWb_+YJSm!jR=@WUPE)Sbs&5dq;kRcfz)p3$R?VXoe32rtp zc~Z8r!}%sk@$X-3qArqq{wALa^?X0x(ix3Sru4os)p)-+JJtfiOWM7roJFyGuJy*z z@{6yDXd}$BlYJss4OM!}Rjs2kHt3%8m z(aH~#`=ho8WVIw3L+_r|frwZVX$vrGsbg@R z1&8P3ppQ0*AL9I>$c@C%B@gT?3Ms2r;sM*bCvg3TWq}d41>9K$Nn;wzp{En2k)8jR znpBhL0xq8m?214MK`TTy>mg4v{WzM%r}|T+4UcBq8lx7nIU&DBF zyfZ%JzcRw{#$JwC{KX=v?7;=(pU|ah$lqY=MyM^#38~YQ2_tw{2K7)1ny#dPzk~}3c(c_vXN6ims37W4g9)4%gkfk8xP#}yENO^D0T(0 z{H~y*M2_*`X%772-bvE>salgtHnLqQzpCyBOmYGsityU2(~}adv&vhMEJ)9QWah2h z+J&|d3|6&bJ){>+`KZLof^Cmf`@d5L;*aimWkyycC;hU*mAziPwen~>F`&r5Kar@~ z8Sg0Ty?A@LW1;ipU~G4Q{H_MWu*vdMP-7Y~U>qo5#j~Ni41Zw1Z;`g*rs}~J{$>qW z37vfW$?^f545sa2uPh#bCvhdw378vL7F1KtZ~g<1WNCd~e>nj6T~1{~YvY9?qc6m) z%GZFQle#a@(DvkEzf2uMuJJZU!y=Lr%)>#i5H0kssXX!-LOnfcFM;!8qP!VM_7uW5 zihNS;1kI*w8da&6_DiFwUSp0~<>G6XrTQnNvPCN}7rzP5+ztx1hSRgywl7gEem&QJ zVmk7xw(O}fKPW`^U}J@++Ah;`l@;TAMWz1Q!smfl`QT&wO=43m1P82+jKH&*bm5#k zdV*!!0ZNlQ$BR>vXbJX@SC>kYlQTq#z~_h;qV)fK^ycLeX{p@@`KwzeSDicgKDic1 zmDu~=pJ>)4+9CZ$OUo19|DP}}7!Xwf48Aa>Bv<2YwWq-qB0n4H6OtV81>?2C73WGh z7oymK;WUX8b`-TkqjR}Qs2tG&}4c_li94n$mif{f9;gLqaE@q-=-Z3V#kpaBL3Ps^5DUy zQsEsQyh6vjFRf|z?L0uUQi<`)u#5O34OTXQAdP`(mj@ZXMFl!vuCM01wwvwIuExny zeGC;Jd&`chyg-ChNL8-iK6l4N%iEJYf}h{jJn1dogH|SG6Z^Jbvhtan!9mk-y>N6LjB$fdfw;Mf#Ud;t%2KW~GNp zR%w@(_@=%}DHpo*19Y!tnQ@nEPS1Z*+Q9`52j-5=8r8RY9-mZh5yg6H(x9gR+#ZZ; z*d*rRinHY>HYmD~aFbsr>oHwl3o1t5nbl>a&PlH4nDwS(pp!G?l%hfY#ht@*%gb_% z&rheFX2qhE66Vx%g4)%)k<0`55s$GHDE0QhS(H+b`M$93;kx^B;Ml3v;kUL{bG4vO zpZ8U>XEl1*UUjmvb@9?3UkB~|4@(8IW_#ihH;bqltD`_pN^Ee6oYabXiBv*;ahFZB zl}K~OCLoy_q(HH!4_*6i_aoIKWcwByZuS$FM;p5Xd6O!^@=9UUKilkPlBji zV2N+qIKw=i zUqxqp%VoW=L{wtFZW<=$gC+U4c-U0^0^C=u)@qSuJisF`3?CXm zrisRul`a}sD@3?k4ch2_eux#t`Odp)+BT%ef$DNhQ9MWAEuW!wrFCyS0-eQ0JY;3A#Dft`^evI8qMHmQfT%i1?WyV8DdOxV)y8>|1ytZ44~5SoYLmf6w~rb z8G~nYj%zZkBmUkrzYvV_JY+)bptQdt<5|1azI>A|A8tP1o?gga_kFb1&`bFyCC$2@ z%lh|Lu)hdr#LX5BSE-82k)E@<3zNO_40F~yYNgFB*b{ad^B6DcG8=OC^upN85)CvP zBkNuqq8|<#eHx;jIC9}8S4>VD?oEuRn-s~dmrt!>TP;f&1LPkLy}|K@DFK%iVGNxQ zBstevLb`X4*f4vOIwAv^B9)SiUT6Nil zrXlIfV<=;sNmspFC^lcRNn!{%%R9$hyuM0=&xP$l{;qrK?tY;+a+Ay#W8HD|59GX+ zaov4zDkzb&XK?PzNojN?#_@k@IP2XPaE+xaqOsgAh7a*prO&?fjDbZ0I*B@*&0PAL zl(0fDA3q%)&3euder+#9@7uwhntb)8e!G9&Q*cj1?i6x_A-ufiDb>fhjTmE{6t&Xn z2okM6n&Y5ieGF%Lyob!>JVR8%Z|`b!j#m*VSvS}>5ONwh`gdW^1XN1ej1cobw>-ta zwgtv!cph4~mZSB17a-j#w3jf-8Qy-T_Oh~*frT?utTKAkra9HnjH8STcOIY~8_@g^ z55$Q7lgEWWaMD{{m?!`z<(l$23l=}u=pwT}HoC+&rXjHJKya{HXgrM-3_KiExvvpR zR=ceia^YJ#unGXYX?@d1^jZEvDQ-fOseG6uKu^MPe3#&z8UI!th*)nGY|$M$R>h#*ceqdw3<0f0*no zhl3P$K0tEirw1Es6ZNHf6l*mHe3-DYo%MaVyI@at2DqcSB$%J;S@|XxMc2_#$N=r?hRN48lR&VIF~s<^?UuF=*TL)OxCl<1 zxQ@=(X^qvDhhr{+8Uy{gZ93jfK*A9>M!1Jgt;rK~WY$Ut@iauzeStXkqt6s^!)Dzh zxN%9+oYLsnfMWsW+S6mWKQ!N-VXn{)Ur}@V!}G#jKLGXG-5GP@N8u?ShHkZ{dDZS^ zcWTCvXqDKl`%6_Mxn|^0?XQ2xgyHXqcDb!DN2Ml_LXef70^+f?Nci2ENA*f^k6R3OwD9#1MrQS+BabSOZx*Sm|Jb9NK zwh&_XE5S7iI+61HnK5{jjrZOl1xp`$gfK z(@EQ_q1to9WpKxeDm0XKzxbVn5(-Xq`r2pYp#c@4<@i$QI8y8`T ze+r*^#(du$kY1q_OO#(i1u=6`=AfTP0MYN6hD%<0`idYOcHTF1tsSH*@VnyJ@O%&q zh>XgWD$A7$3k{Z1w+l)q)my%UYD~7sC52ko7D(#;eskz)X&NBpWe`m}m$|BN1^7l} z(g;!Ra?q?Y75U_oX?p0zfuaRqiwmPc`U&hI0NfH@qKxH% z8pQXXCz;kxqw7qlF)-k>k5AX!LMbxf3BKE_>8jAG19fT1(UdfI%9HTyeA{+^_JdOS zlc>jO#QyVDA-wJ;_s4(VOLxVGyvMWnyd4lr&wx*C%1#~i1LpD#v0v`IsD+85QrrIG z4lx?$CL)VTBT)~o4B-|N%@?5Qu##@`eXfSX$YeB&*;{Z zZp!uTzdp*CHbvxIqX7L3<_gP(DS3yceG^exntz)4ZG9=T&8IA!wcMPfjMNX{fq->Y#qPn zQy`6N>rDa|U?Ra}EZ&;7Jsq_YaAdoXOV2YQWGP%Z09+rK@Yy~-zOxqJgO zX)a1l&^a)t<&F?%%}e>KbE2n@8jFpF1~$Bd4pyP9_D(NtqAp(oi9?Lhf&mC8%n4$U zH`V}sOpHXl)~j)dL|c8NTSI>Hl~sEPL#77?cpSmB89B@i3Hb3zf5dj@>I|ejlLYMg zs2w;qpU`1)h27nj(wl_8pQB2X5I6nM!k|IaB5-nE1$1vfEVj~QJr`7<`RPk||8Vw+sD#|cE!u~DE`tv0Qe!?Erg5qQAN0F9s}`PX+9_`cw(0cs()_1% z(ci;;H1sppRbMdr6GSmM-D$_JG6AD{8QjHaRC36doE%h|r^(>_Hrctfji&|f2G)JU znab-VY&Z$Lhv5v-17hU+Uto)vu4^v`_hf2ElDn>C?Bq|If}`&Ceg3w}kPuxXAXRN))8uc=j8;%3rNImjz$ZG)z?2lE)u`MV-Rc z4&qh@aUEiG+tW_|H8Rv$1Mn$EUmK+=oNC4=e3~E-27?-)eXlMxzN2p_(OMo=m&|ZW zoyAQ>T*``jfE*SHEscZS?=m=FumONq@jXf)UY_g|nA2eHyTKdG=09EJFpdi$_Y9cK zr-O*7ZCan<8qmdQ)qG6R?J!IZUC6XycTlr9@*1-_7Z#y_n@=RV%uOj8qTQp3kEov4 z+G_x!W0%p5r*QaRgagHwwjovt;>&Azuk{SyHDnCpaCl2QN`D)2?GUxn&J=Y8?+SoL zecyE#wk>`MIq34-ip9V3qDc*x)kS+Ui172FN%2($Uc;X#Z4D zA8VVX24vgwp&NN{G%>3B?gH=h=kTqsCv*pk>2(#Uq#z9cPgDdT2J|7IHTZCjP?~ux zQ7RSCr*goKyd}UPQlG4Y8po+?tW?k_F~>S_EA+I|o4TWfuGCi(8@WrNv6^3~vyeg7 zxpJmvI4k6JJ8Lw8*_=uSxFU=f`~HNJl?xCjx~@I)L__WUyK=Z(GBIw^H)QA=(eU21 z!oIdFVl9amI~v&d^YMq;bAFYjrl&8xKKU~ZbN4Pf52*Z|8CmprZPH5;Fdp345SXw| zTMM}`z=hr-xWS0Wd5uZT1_!um7*#61p)^73Tg0_(NSKc?qOGDd_saA9O>>zq)=Yxs zB`eaj%<>)m7VYB`Kob>frdoPzE<^JwCq<39^>ncB`tKf;Gdg>lpSC4mE|Nq%e2^0s zB<+q%rb>|W7~P<=NTfm`=FNW?31haVo+0Ae1DhlwbUQ(M8xY6PdGK}*kc~M_bC^8i zr;b7V%!RSPz$DM(0$w7jmQsR3l88Y|Rx%l!^(8kCEL9Ht`(AQ2B<++gcS}cg#48~f z?m2t)#`ctE6z(}SvpdSmzE*El{R@Q2qA7SdDdR?mT}el9*zr&asm zUs`zE)avx$11|TbHRMFrNwdDwEKUJ#Do!SdAo}{Eo}S&r+I6yCyUtA=qq361Jb~+F z0t*KA2)f#XL+e7ZR(t%DILSB)<0e|zXK4gRP>%bncao|0_JmAy4MvuBu(EaPT0h`NyXV~k811WM`e5^qwpwz%2CjSh&l*377Bh&cYQ2~ zQ)x%tKMakh*cxsBW#&F76CPNg`xJ3-Ay^G&`^a{v6jciPR1d8eP1K#+7F{jH{^G&* z2f{KPru}(0b2omi6CBPjhAkUbt#zG+{B2Ji!~~>)s<2LNqp}vuZ!#Z%}#UHV!%j9`jK~2PXU+!_^3}Lo@eJjo{kD z>9#%8fb+Wn4?nV`q9Au58ggi58_x=#!s6$;{@)*+U<=b!$DrT+)WM&gTA)D+ID z(6e8VaD+=hWJBK7UZhX<$WV@B&^uidIkK9Ghg!((pb6`b!cS@Ej?`zDj-5cz8}2YK z2^8z?(??d$?gDS7e77~DT|oVVQ2jm)?2xl#s2V30&(};4D`>GFyI7IvC!c|IaN6jd z1joh(Y4S3~p$MTmJ4KN}r61yIhP`L`9UJw*bxxfqiQkFDFI zW0O!%#Y1GKa0TX-B10U&{F|p|%T$ZtHUhQPmD19)!(sc)(;=rcKE{B;FyK%Ri9K-qV@#PuC#lgsx5k3|`wRngK!q7c(P{F8TUCArdN z+>=vq;q@i;+X=l5Eg;X{!9J5zz+#J;$A57oPujiSe;ccRI=_O5s@0#zD%K6L;~*Vw zZ^D~)QFl-YWGy7rk+81DyR&ficdWT_*99gmUI#V$Gz{(5TD86N0{yMJic0^)&Rry~4SNG)r!H<%3hn6saV!ugi6VRSMuqUq zWmlw$S6eW**7Omf>Gy&tWtqAf<&(i;?{wXzw*#XCtvT#Gl6Y8;cv7zjabfS|xxqII zv7&(1zd!3rob>;Q9^|}l&dL^o{>j-mq(MSmo;FjhTiZEv7Ul8q$}09B)-J_`lAM4N zj&PJ&tv=kJEu4%;gGUE_3ZGi`;;=^C9+ld}O~AiSEeam;HaR0kEK6?-J)sBcA<2sI z2{n8Iy59g#o(!!1P5Qd`3ji)vCk@h{g0=M{O=dOs^ms{y=DJ&4QdiBgBfCPXS2Uud zI8z}&Q)b_W@qwIGB}*=A=v<5%ABNydU90;_{(AlKvR2Sc2i7s3`e!^Dl;3pm#De28<)L9X0R1mi6crA1XYs;7Ea4sgitwuYzj z$IJH%824W4eDzbehdj1G>nY-z6N#}BG(Sn~*J_NJ*nU99(UTLDx6RcN&8rQd*r~${ z>Kdnrm@mwl!(cJr236TvM8r*FMBmUpy!jjv{Q}cDu-L8rG|7BnQetUK`Hl-dwF7S06w_gn;je4xpfEcI$FA`w{>M&Me!4``Wf779VHFWNoVqkYn1<+!i#KL zebxYay|}dXT%r7V&dB8BjBv8#ZQ51=gel^$`~gK?3#^!Y>^_bjoTyW`Jrtf}JVth2 zj0;rzy#K}Trc%_jlrYJXv7w!DbXp?W9@$S=po$wXFT1$*@I7EAf-Z#G%u43 z;<&orvYsqc^E=}e2R)_GYjsIc#O-i0(|{)R7IqakuJ#q`4NO(BZaRhwJ&S1&z%EQ( ze!DnW;>}|)CfA0=%6U}Dcsug0wPVlN(o+AS1nZo(4_vA^8EH`7d>QtJ9YVtCGP5nc zbp65WW%9cewcUcCioJxERL@hSzy5u-{EK2^&x3j=j9b}z`ibK^eM-x*xPA11%MgkXftw2F)l=FPhmSbQqxR^N~%I{;e z(x;+44!`cgASo=R>~+|X`;GFxU}(`|$v_3p2CuE6s`uP#9N0N#7)bxWK6f58U=_{m zsf$c^T|06}V}9?UH4;)k{0Ucwtz|7q279mNL=C@q7e;#{Z@g+j` z6@nwv#+)Bz4VX?KbwdjLY7zAuOzI>peQ6x0uVA$swWpEhRYh|4UGUf3H115R>g<1^ zijLFZ5Q4ia95UkIMwhbc$H)Gf+s&!;s>QQN&g7qALMrmBot9U`4b1Hb?~)H@xd5gC zhgOY1u`L@134MKUBf9$2V?&3Rwio5b+Zq@2PNhSE=}L=osEDodI9e0@2PwHh!HV!} z(l=N_6KlVIG%3GtBcuIy97Up}hMCuP;HX_F>T8ocT*!bNX~;$`Ny^U)8|*Ewc&JK?=}-T_U&B}(O0^UwLhT>P=55; zaAm==Tg&Z5YSk;&h`rz8ga>@JCd^#$TG_g0#9y2shbj&c)K}RFD!RHGAc7a3RDLi< zY6yZ*Ry*TOf#fN#s)MCa$%o5j-5M(I5KbKo-Z1a$ zvrsDwME?&AdJy+~mD6q=u|%g0LJQr(4S>AH<{Je;*(IK<0?*xDF67wv zveGA!>wn21iPX{e%)cE{cWf55#$9fGe2FM3&SjmmL@-|=eu}sviXN!Ir&ZfUY|6ec zSd-K*SgmM;)0Wc5VD`&hDtJQmu?ya@FU9;g z29m9={fE>&UQBUN1o{sW@3N!T#52|>B92H}0U7Jp6(qQ@Kv`~jXOp0tv?fan!1Ts- z6(z6|bY~l&0e-0RSs9ve|CeP@PeGce*jhQ(Mn!Uc4L@~+6{csVw27_7V82ajRA30* zW3`^fNSCJxw56SLjz=#Y53D4HuX-LmaO7SZ2@2T&F3zoJN{m7t{RAB}57XOS!~!ra z_F~EMuj~CKKkQq=-xBuP%7!`Hui0JW`meJ4ak||j1~c{k`HUY@CmYQ(TuIG|!T-JW zH}JA-ww{K6wZGuet({s-YnkES=P8x;;1L@e=oMW-Mob>}h=|VYgv4f|K^99q8y~1{ zgrBRvFE=dEBIj{mPNUVgE}=1pY-2z+RH>X+g4SU6e^&ruU7%*@#}DHzV{xumbOL$m zVpyYL(2qRmpWs-c<#W;8*fjuSBk&*Ov$X$9W~l?93X(d^yaTr1d%jnIC7g(x%N&^6 z*`DEaf0T!45&i{+4(Ttfjqb_F<=2o2w+$Wc@X9oTv3b~Ow35pqL*AoSbC@8i{eK@C zgXoPFb9790JeZMTDSKQ>OE$xUQnpbPTfW?p}J=UqA`k(gz8FQMQ zqz?-ry4z`ix%i9l)5jmdpx5z}{@`~r)P}R}6a(VTV;tzeSxwW|Pht&MC;6>ZVk0b{ zX#sPG4ZYbu1to8X<~lHjqDev4?W}6%Dli6wI>#|X1scXTTWim_+@#|1d}Mo$UE=&sMDhM&VK}{QN89J0GIWY|lR-Ma zvS$Bbu2FUh#c9O?_#{8RWV{bu(97nSo}QqQuMlmr)YmYvb1halsQ0PuM7a5rrZMJ~ zD5Gt?&&)!zxr`k4?RB9`8peAfEfk^pinpw7yPSfZl|PD#8gn6FlB7@zO39-=Aw)f# z7{E(ne$8d0Tj7L0A=n$eZEb7ui|}tu(}-{k|%{D5X^c z1b)eD@XiW(8$S3J-$};c_}4uz>}i~$+kV)$T1@L_{{hpD$Pu=dB)KwXT~jW*_B*WX zhJMh%MN@sqin{IsrV__VNxpP&f6|wLwVr0RQ4emmBQQ=Z`2+F+MgH_9s=(C)H~4v< zIj@)LK8*Nm?q_~5kqzlkFmJgg_CI-BXejWndD6ilqIjyT_Et3I!vB_5vX3E5D~v?@ z8_oQ|);|*i>dIg0>qF|CO(h!jY8)pk|E>VfbZzHHGuP;O1LYY_2M%xp1|x1?WU+wu zD&aOG4=dijU^;YwzQO=H9$#P>9mZMmFErMY<2lDBiHJXn{*;l@mMzp`)g??~o%qLY zk`lb09V6)}x0;XD>j}0{io@v}4^{Pnom5?w@Ul|JP05x3uODRr*V&D^xiEqPZakdo z@&4evXZFuh%T@7~5`(v(&%k@<(a%B287~QZ<%QtL}DBFl{Z={U28 zT3YK_i}=CuX*{{aiJME_k6Jn0i*BCp4$f_D-R=)bNNwtjTG;;;R*j5 z7Y9KI-?nC#uPSW0`X0w(s**2xXxWbDaf0$BXsf+fBkthvRFlt}gVThXzOOo$4@N@I z%oi;777cABM9ysNko;%Q*EvTw;=&6!yLrX&z&S6nlzkAUuRh;k;4abTNDJ7GxcI|T zo^ztj?|wy;J}-8-9nO?5$2*B%3Gah7S)a9Z%0= z%YiP zMnw3Xr=3PB7?m5%eHxMBrn;DQ6_{92AG+9?3 zKK)<26+`bVF8LqWVoI>I(4Q%zg>=g=KD43g-={fEUm;|SBIJib9k^k?FHdNH4aY2T z;uR4rUcwEg$Wq$DbZyZJFV~k1i|;7{GbROB`wB|Bj?E*7f>eu%djwWv9Oy$?4TffL zXBM%uEeY|mhsm9_x@kl)Y-c&?iG1)c7-0=cY5w?Jg8?qdu;e*Xh|5>Mf3}=^3JSR6 zy%gD{6jo-bWjTRGOD#*=9E)2yrM(^cew0NIA*p(Vh4QtHdDYfQ{_;0i&oa?S+7Gxg z$@K1aHqUE*3g=Nk>Ow2bFA3N%GCO>T>i*E<(o0qV8<&_iNLSr=(w}tOTaEN%v{GHe zK>nR$wp;GG!thGuU+c~PMst{Aeda6PPP+Ry|4{CbtNi#yqge6u^e_QNxwg>wFf;re z$4Y}rG#{-aCa_WmZD`uP#=RQCwKcNnKHfe6@d0H|kd{7=;-%R%&=hG-n6a%*taSra z5hwjpM5T4s`89SFL`)W!w*0-tzN9&O{nJi7xNXZ>Zv$~{RH^K!wpS&nfA>+NGm{)V zYPFQo^i6%wg-OPSlTYTszy|1m^GN*y59Y%i5?aFi-RCTYUOL{IGfQnb5ej?4(X(r+ zEgyB!bOI~==;*ung6edSe{e$PyE+{;d7!5;bDm?dPzPo(H!RW{C1`cJ$bz~Fk}5$S zd3W01A@s6`#&<88%#?rYc7}lBHZuJ*hAlt1Z;?i@r`=3uC||@FuX~T zuL#zcJ2bbY>fJy5<~w_q+n%vViH{4^&Z?VnrcTsd$-v7L2R9x^Jc$kXXAYI)85;E6PqiHMvuE*OmR&-UvPQ65(F73YymX`3KRU z^L7eCZB}f{F}9Z|6<)Z-IU#GMG%OK3(M7{g8#uy;3{KzObXwt$2;J|d>r~0?59(DQ z-BMc|I(qu|*!!!{DIe+O>lPU&Nn2iuW3~L`gSc)he!@_!XvmPJ69>U42DRS&Z?hnu z^k-D0{yS>KHWxSC5+k4t;iD6+ropyODQ(030%Oy@;}lk;;gtc?klKAp6l7j-P^3btkF91Wk}4jMWB$7ZdVsphQb)Wq}~Jb50hGmBQ) z%SgYEo+9m+#uYFvZ~!64>-IJ}f0;KjWzTl!=$2VxN6pyJ^)AYQ1CRL!+ub@SGNfJ1 z)NNh2!4>hUEw2Y1S$`h_;hFOm>220)Gc&P3n9Abq6W*V^{B`4scr^EosQFks+Sxp` z3{G^(s!UqInULZY;UdCe{O@$119`O5j#u#fXZVmaAph=bCs%%dU{s*90um_Ye;ym_ zGSPCcJTdryk2Yyr*maSrV&{$?jS4Px-q$kQ~ z_WtZT^v7_yKxddE;RkSof0($A?^tjwqBbF;@IUx!$_p{ZdylhDKf9+M8>P-W{$%Op z__GyYg>E(vOY?nGJ(YG*FTU-%E#4AdH>O|Xh?34AiYizzg!cWZUX<<%CJSm2v^TOY z<`^*xwtt)BtZTdHvIpbZ@V-pow1u_%zN%)}&v7={ zbu4*=((EaqBZwFYGIQkv=5O9uev8U4yTCe2o*}4~hqYnHzONVxBl!Kd&oWF5CYQ3D z`66;%#4?71t##^z&a@?j9A-={(`?!`IS{A@ELdzipv;wv{`vaZZ3G5Dhh>T@id6OsbII4`mrpv&O5=36Wc{@PUR zv9jKm-4(cfdE>`tGis!g=i&cm4pjq{Rm;9ppX%H$TftUEG>)662PS^6^7j(h$n#k% zsEHU`%ZQNm&s{vvklpIlj2~^IPo4bZ>rU+&D|Z>MNU1EbKRY5Y5FO|E+*1@-_WBnV z*p)^8`VDpPniDf&ccaYpX;@yp*p~cX3c>g$G&BIW4{U3yz;A;HUgu(+i{TOd$t?A2?KRUfL z&GoyfP2z-VE_{{$=UFI?Cv_^$Zxpv>*0F-m<(S{iuqvWRHILu7^z5S`uk_qtPxOc} z{=rAds`*v^PnZ9m+9#QhaLKm(Sa=(#Z=Zc823s~_-@c{f(J9jBDW)>lRbz6(lTRlw zjBdJleL7TPK~n(5H7eE&$TizT=2`A z_D#z8e=MDQJk#(0|3f7SAtZ-YDoUZFvn5GKDwVT|q!P;^#~mEXA&2o!R*5+zm2+Y= zHs^($bBGvb<}|Yn+wAmv_4)q(baQiKUfXp&ujh4t+@A@sagggDp#nDsRQeH=z1>-r z-DII`YjkHO9{e5TY#~X1kg;*f3a|Pr-XqTYngQDJjo#0Z7tH5T?wQg4=9}f~1=|nq zcrbwAN24XV3Z^oAgomky@M_PS#ptfreUGMEWLo|%{^p%Tc0@Sxd=nTlf0u-1v7u4t zEefkP40G1aRms1BSnbN)kEU9l$nxDJL`Agqm%tO?1!y8{I7bl{E4v8fvZpxo1nI9$ zDj)9~6}6T+=Rnzx+Vpj{`0RMGO+J8g0nP8{uN4f%Hv;!QP)avbOHP&L}c9e+=gK3|2^Q*Va6K(U>%3N{mjq|xI7nk2JdLfQHn~+$-313c=MLN zC}k@06bn54F0*%$PMVcG8AR?g{>{1sMx#4~`H}so5)GJ@s4?Qzw?DbKSju=HB)8#m z{SQTN(a#OtJn66x@qq!gbZwswl`+!#sAhJu(Rbsq+8@V9#+tB}s{Rf$`-HoEj~90H zvsAtd!nQ6|Ipk@^490i6rj*4zL5T8=J_ZbhUua8QxOU;ea~c5x9bx zv|1%~0RPwQ5;b}E*WG4stBXr#FZH>_a^F4gNB^h|&>=B-2@HDUW%F|n;J4~oAHu)! zKbos>AMDb*;X`q;{Oe&=$M0jW1)P|JmO7zE!%R70+>hmNv`LPOa*ywo!Ay{P@SHQ? zVzgW{*iEp5pt69DS3}%Gf?iq1jI{0`kX7wefUhn7Kpi=4^C5+TZfo#)*vF$?A_-?} z^yg-zPoKLj2;x4hOg_e@E3VZlwL7)NpY>N?N-8b!ssqrWm+MCIG@&>24O-BRXt|n^ zw9fL>5^`jtrrkq#wJ$w9i2wZwb`Bq$2Y3US)hP!cCS~{iVz7jWsptEc6X80Lo!A)~OCZHKrC!8D`IuBg_8n^O#J_kv+`?%-@J}gJq<-RuGMk;g%6m5#q1ljb6GjTZq zXpFqB4?5#{Pjbvs!SF&(L4<|O2HFsE@@;_5i7XhF^F(+`irb}n z6y}HM%R!t`79N4k<>@gW3tZXomLQrpI)+rBO2$d+fHwLAlA;-=-+`oV&PTP{PxVjv z-|RAgBIqS7&~M#rTZDyT zM1Sr5b+Z={nlgeb=Jnr=oXk=A$b_82$uR#`snQ`*QJ|OzY%l{Y&l4#9Fk~cGBun^A z2e>`%JKa9f^>B+^X?#l2?p~Gz%sWy`^H)zJ4VWURm~JOfX*2zjrdfmc=_C1jnhgb9 z_m%viN4`)}s_0&-s;FSPbeYV$3b2$7lO`YFOk_g(q(cmn zBPv4-vP1ejmsZV+Qo+~GSSslSPI#_t_@&x7V{v=E^aWjz2a(6OWGu-81j}OxcYH)pi^?Q$L57$S!Ll2Ca2MJX||&{E%FT6L*vHxRcM(+)mYCXg^u_dkPR$0dUV zrhQHb)G3RCF>jPrZ_$64!a=iT)@5_ehpt(2fAnn3H0%IT0r|W(^9o!}V&cKTpFsLy zjo}-{z(dRQ-?nt}JZ%uak}HVRWzFP4k*!ccg@qUUN)W zLCfCCa=KnFPEr_YbqUWnLgDR=;L<(orGEtIjC5l6>oiYuQ@@qpLUC2YJFcveG;XaJ ztaVNH}G=bbkr&8!>l;vB5Gmwe5ME8I2fj)dgusXZtm?fo!7 zdXMSs0@Q;wt{OhO1=&$2anDb4ZWO}aT0GN^A(?Xa+$w>gZds(^GSleh!0Q>e*Vmm^ zgXI6EotpKvMrdSdVPoB8OBLkORARY32@bdCesL+@4vn%o`5HjXocjtiYFiKnqGP%% z(3Tlc`FTAFg4*f%mAss4Z~@)4a@}n^K;0KLI^-M$y`Lt4J5q9a>Rf*nAYCr_y73K& zQ2O5OX@V-d*$>cAW;m6wjjjYqWOVe;5e+V@s*hF2(KGX#4Bj`sP}-+Gt{h}l@P3;~ z78I71F6Y!RFJ!X%a@bMs?jK?2Km%0URLSn*H2U7LXg};MS5DpkBwxk%*{St>awm3R zh3{tM#NE7&goqo4qw+g_7HZmn;NiG1D)rV1{x`%EnfF5V19DuA36VfJQO4B@yl5UcC{dRTSw5a&P*Ho2@_-jt2iOd(@N@2LZl{^RSZ_y3texT+D zHSu*9_pfEH7;f4eCZ5YUL4dM*jCHJoV&fwe0)A#Uh6&bv#sYRB-8Y zP^NI!SbrL;h47xN6Qg`*x}l^w0Se`rvHscvPTUH7H|up+^+#vK0rzbEIBCs6`SP@@ z=mo^pD|H9l1uwT=n7@~gzhMwEO>aJ$C+&c^0Jp}c?iJyby$;;Pj7w28f7LI5-x|IN z`*Gz>*uGBl_>kvM9w+i7gFAaOaqmNZ99`X1C+GWUArdZTuIzH%&D}^%9{lcIcR?5S z>7d;kyRPy&*R3hZV7YkMjmyx53e3wQQ)$2JC-`yTVkSVMKTnsy3u9WDP0i+1T?N}T?IT+I7_U1f`wh|QS0T`!$GU&^Aq z?#%dfDK+fKp8eB&jj0H*UZHO`eOC^*q9cAL5jr0sCI2HerPp&*k8br|h*(Dy;aVmiIQCO`pwOapj=wlfXIlfv0Lr$j5m z+n2HkYpp2FLDAEy?{4SB{i_rHGKc zG>gk-`o%D0(&d6IZAYECnT4~j>ud{ogih*y(v-U3#)Z0k0wV!FfwU2Qh{$|+=1k#1 zzbhTI?^II%N*AfX;L;&XqWi4Asw6vJF^5_Dfq#5rH=tSrW(Y?E)J545y&dI>_mQmI zn^hY{bQJ}dHPVTvRH1TS>OshfnXKww#SO2tmT7JvkmcC=LAP5@ z_IzXW;ZViRRV#bS7`N%#XLLs+&0;FVZM*+G8pyS*a=wD5Lr@xRI_Xrk!oQ>_`jFyD zjA3pBtVq%DOAxtdb=`kxusa{7?Nwj9@?sgTkI`9I2qUx>lqj)^hgXnC6UJ|DQkoiR zg&D%9fBP7NDN*B+x%S8^#2<5|5hkBW1$ue~u=ooWzqa|bSNnY?d|A8J*1bv56g#iY znaTF?9`WIf%eAsqHtEWuFPd0Gd(O&lC30s&aZyWcAvV&9z+3IRh#c0>QuFR!^##YKGm!-Tud4Usn1i$HS_70^` zH}`!f(+P%pjl8gNW4AWZYuSaizyI3)KE?-7B2*Ccl}I}{qs!L|+a(y=75OKMQ+9*^ zxFqUX|J@dW;?Dpi%0daOyu$U2=zq!SJfyzOTDaqE-J~!zR?z)2=eb*4HG%$d%PQ`G zLa00$&c|s4gkIcfs1|zGzr+UD`HBs|K6Uzv4@`B>eCxUP&IC|3h9LKkn98Yhn6{1Ld!B1@9)D#oVX+zU>J9YBR~=^e1yRG?8uJ^;fUZ+r6ClC6*fA|& zO0Cu>@D&<3A~e4#AZ{oqxfB8mfB% zWRqVu1HumERIRbgci?-0d&;~R=Fle??Eopsn7Qzyyf+$Z$f4XQiEqQoQgmOI(YIy~ zkIYp1M0LRTHiasaF&^mn@)gstt*dak^}c}cB)Zz}UGZ#4iO<*EDq&>}!)|j`KiAa{ zdmOKIv+Vc%U9kC;4EGXYYMw9+OId`TUi9t)N@K|!C5zIWleTk9ks>BPWHsVuB5Wiu z8&O;O1Q)TFb@ohF9c@uZekkK8wHSl=cg z!gp)<7aQFvU4h^@jJKO)0-(9s5s7VRuNDb;+l;ps|L*_4gNQ+xZ1}$qKQ|atG+9B2 z^gucT%)476QMecS^{g_h+WafFIQ=OYVFmUW)>-Sy)k;5|ZU>n37GxTxo}D$;GhXE{ zF4SByjg6dWYQzd&|6$Zw?Aa+FEUz7Ps&LH%S5=P{Ks{j!-kUtajeZoWTXA_g{4MI&S zB4Fh&+@$c5Vx&A{&Z5u)2ocl)x8}bX|DBVEIpk^{B+bdgpvMyQhsC=7wG1z)zTvYE zZPJ1J`{!<~!8HgC>I4fdg83zkD=iZMUG)9QX}nET8<7#Nb{94NE>LTcv3)bv|GI+V zaYFn4=Ch$1bFq{00&j`~HVv|ibYvTAFzX#=1=Pf54D2U;YE=>3)>f+GvVLX2pjL)g zea2DQ(wz>M{-M;~#tbKxZg^4VtfUho9GEh?Fa>TTOJ^&mRM8Wq>`)*pEzvP(NG?eF?5B~5SPRF z7dwAIcFVO24en2ORj*U3#8(V{VMt;o8U$?c4+K+Up5CWQ@fI29M<9sgOX=lpnuquL&ewGhHGpM0Py=h1j_MQqX-jDiY2#YWZV87Zeg7s*t)>aGE&bmea5tA`E^0{`MpctP8H}YeJOp~ zAs}XJkrSz*^3&8lGy5X)?M%|0x~NmyVkp4@j7S=2vR~oEkDnPpn(mU-V^&8`5MnCP zajGFmT^fSC!(Y(}MTi`~cY~+UVM&+S!7tw|>^7Vm z0N>FQd}nt1Od@1wS!DiiEZ`w&bCTjJ@4w`eqOycHa=FB3hHrYyjAD|t)_v+iK16KW zs?u;h*6n%Zm-^+rE^+)Y$$ytpaJ7fM4cygzxFBF1X#HLW%g29>kaEx~0{QJiI7CB~ zC!X-FX2-?COG=FIG&tgZq=oJ9zdWs*1O8SEZ#4QyStx4r6JxdNwfbG(?*CpJA^SI{ zr|AZ%=#F-b+S5^D?0UkuhH7nfp?R+*B0{nvG8F)y5rsJfNzI9fErv5$zYQPd-sh|a zSUo?8$y~8!j_;|h?rNeHJp&BawE}HPLsiM9TPMqld#O%;@9k;5L83;eJd2gfc;3_K zw~Z1hT`So6cgHh%G$n(W_JTd?z8_j5Zao6ghUw?8_Vy5o~D%xce0lSV4F z4BxX_kkn%Cf43DC42B=&rK!V^1r5tDIQ-F>kN9C!u-ki1`fT41+g~$`a7(j?1E?P- zEx@m%iIEv}nJLDx)xLlWN%1AGt_&Duw*{;Z#Mv_KsI z3?ucfhk;|V(cgQks10LbrIcXacZTO4r%`ffqGk%~BTFEDA?PPJjPgBB(RMzh)qgZg zbdG(}vhCx23)wvG*9vbgs?bIGX926?d2>UV{4)Jft3(^X{%6Mk%jb(c&g_SuD$H0_ zb$xvNMrhb}yi9-=;_t3e$c@qHR5Z}*%zot%PR{ODm1q`?O&}#k=hWedA9| z#BPCv(JH+x@Im6Nc^F@A+j{(SeRq6(F1U$3ze_OjBG4Ltbd|I(x2rkSc=5pcn+>gA z;XRcMxn6Q4SML%|q*L)4exh(o7Rfg!0iN9T@0sR^g|HIc?<92PE?T2@bA)gJb` z)hgR_em_y8>_C`##w$uD(6i+P5SC-iPY3d`A9In($3GLGUkIA5Z2w{6BGiDAwN(JH zL1T!^w7xrc*GTO}tKBX|)d1qUi+c$C^Hpzh_==_(jB87`1d&A5!nL$a!^ruLb zORGctTq#c8qAeg$#23Qos)%!7pl{w1d}W*d^keQ&F07I&@u{f!t$AOVj{>+e7E6)U2f#Ewj0EgUIC$zJ@KEsU(>JDNVC-lkAJ@=E;<{FvSu$#TGs zQV$PkMGlhBgonSb2VY%V2AuBeq!aJ3UGJ?Jqz%JtYCAmOp{suwqoxh@rD8YHX)F z6#_VhMz{Y?xN&OrE>BI0XR4!(pMtLj-f2aTar9J{YyW6(qwu1b=2F}Td`((D)rU0$ zzgad&SKDQHg6n*p{^ya)$5? zARR4DZ#P{FJDB6}-iJ8)6-($%8%c?F_Y9xVZ7jWH>t59Bo8Z>LdljrXJ~Le9;W|h) z+1!G4*bnL2_4i(`d*7Q#;{mHfb%hGstX7C&}J7lIus+{|NH-n|3*B6sj_;#fnyA;8TktomVM>DbSbvY~fd z%QpMUGMmfV#jz=gSv37e^&r(ITFJmoe_fB7EzcRq=?Cj(sPK)F1c>nZU*}lT#uwu! zT~ND4iVR0>Qa;TX5(h7uU1eOI>k7t%`mzZs$qo{#<(qkBR(W7IIiCQY)_kLkgg-RK zmew{$eqVlH*p`?ZF&dUzTe`)cY1WgYTKk0nk2T`DccNO4$3Biz7<(bdzPA+x`b=>A zz)vLW``tWpy?NWlUE2BarjhG)HQ5$%6!E#8?#+W^P5Z~Ll^_xFFPf*>s(^Fp8-Liw zI-t7)`o5==y|+tnO3CHLBr_JrHPVbkK-k8KjMwYF2ghZ9YRN`T6ubQiTi->lZ7r@x zz(g@2B10M;yo@-wOb?#%p}AAp@r^5BiR^Zun)yLMwGWnUftA{pzwOG6G?musGn(hh zG&FxtQQ2*FcMR|K&e(7;S@KOZ-qS2Z`noDnAFydd~;blPj1wKTO`Wn&GS@qVZ$ zO6th)46?q&0@}rUw7~*mx|_2i4y$%uLKBN-w!7kEfG)=^OKyZcUL^sV30p*egJMT^ z+bKiVubGLQHr!GnJqPfE(lbe^?*2I((^>h*ePRSN9Z6Ezw)N1`<1<^q|5#t#PBIc_ zu+phHrD!koC6~?c%vL89I8Q_aGg*@=2ci6_#TX{-64(6&Od-^ZBa{-ky=m^AiM-SI zGE1S!PjW!&$kFw?jB7N46h1t_VH4EcHJ0SZ1|3^3w8rRrl_?btZfH%|q$?bu-` zH$DE7NqSkkpDA+@CJ#Gn;Q|AaN^NWG%a($nB4M07$?DV^R%?Akjw6&qlrjHszC~Jc zhm}crt!$Di^D*z_(HJ^bY>PGrfr%|2xRE>+xrxElUc7dxJ zSIkjBPK8x$6XjrXsf!kEt#fmjF$HA@9|DKzrr9tAI1e6>W>B+)J&&6XPWTC|7aYY)mm!4%Goaoag#GU7gOFNw-ax0Qe{eN z^b>;?2i{6L8HeeX+pR)LD3f^G9ML+bV&Tb4?{WLMrOvz}4Y)F}Z7u(a%|{>*6>ll+ zt8UH)`1%$;^bn2Sy$kl-b?WFSNyeB)4A{n^dIP0n7PFz5bLy-WUP2Wz%iU6bGv_Jd z7_Wc~v0bL8sRO>M-~xa(|N9;J=YS{jJ!T`}JIF!#H%SEm(-Su%-*E76^T2IvsVUwA zS$q-Dcqoox-pGX&B+!?D|2{tpK#(m280w!?hHNG1HK{0z|?MUpJt$=0B#Ndr$H?2HvYC%L!Wny*5h4y+|d5tWXbR)o1) z{`CxrT5qmY=dhf)}I(bU_e2q9b9eQ72fGFgQ z2`MPRrzP>OIz>aN@+^R&zTd<#EAoKl*a>bN z#5-}D5NjmObpHAO!=yujS0zu$+S|mwx@fndc59-m$Pa9B#9vz+CC0hy+;knW-UnBY zyR_`FjeN~!^}AC8-&hNHGx=RfRAZy#=5sH7oFM_%@03kI8h%`!oQaIr(Ts@O*L9Hu#Al9c{=oZR zZUy7>kvqVY!sE6dBmPby>k?=(p3W_XoXU?{efmEI1(f zC01iDvzUdhgnI_NH8t-5-)W&r7B9y0&tvRrgbdeC;Q)PGwLoqH7$sdYI40+Hg?2Ue z#36dNG>{4om`LzQvsjL##sz8eK+DDb`$9HV+5MFO%XGbU1rZC%mIaSQID#YcJj}-u zqKlSCMKA4vix|!9x}0J~!Q~BOMQ2^ihW#uTJ2$FA)nAFfFW5mhPH!1%b6k!X<#}Z# zv-PiUJop*v`;ys=dCYBoWB(bv1iE4_J~2{giL^VAQ`TG+C)Woq1@u{g`pKH#Eq{XWs6;hetHa1iN_Z6&_e~4XOgJNlD~+sNcbW`SW87 zho=^dSr51X8voO<8j=p6YCSD;r5%KZ5E8TCnBR3OiK%>fmW$v*ZIueZt1 z0w_X=W07?j=<)C-n&`ChJbhh%pW!~Z{9JD}ylM$jCI;r$2IZ~7f%&?$7 zoif!7K89&y-@mnIQNBx5qpJfk>}22AN|H{1o|q|Kui(_k0y?vUwF{9{Plh`WO>Mf@ z3aI0K_1U-ZihZIqD()`wTv@}vSeo=)(MY9;;kOkMjxqQ@QrbqDv=-D5E-07)@(dCb z9#GEw%amw4w`(6p-ZOWB74_+F!vgvMt>c7a0e05Q=SjLcKcqe>_GFSmYWJTxN2;bR z-USA)O|}2C4>OmVBF?AO1v|U|R&EEaM!Q)xdvL4DzjLz0=+V?iBJ4cBIcx@J;)(n* z$qOFCl=)O|pb>~`!vz3shJ+|5>zjxe=CiLuAhgbQupis7(V}5tV`PjJyjZRpY_un2 zQ`Enqyy|>soX3f*EXy9f`fAhzJAUzGg=q!PIROsAmAU15swf;gcz=KH!MvDPdlPbF zG)6~!vq`L9h~am}O9pg=045SepQanL%A6ugecF2dRF(6)#zW8kp&hS=kTLJ%`ceB( zZA1R~U_bRUN>rZw@e9cgQ9DT3)C`Ffqhy*Jno3g?(6I{Z${59_en+5t8b;XsWXp}a zf~U{2y_xSI6R`qKJ@KAPRKenx>-9!@H$SpA=JV<+w{E5|GQ&24UoSmHzlF#=b;G%N z@+Qo7@bosqt=9k3tAwFIBzm&e18Vb8w0;c{+>g*YQ2}W;DHm7c7Nf2$$!Y5FoRLjb znR@Lcn}?9Kh2o{l+x1D3Tk*2oBVXK@TFYGm&0qfR7HaG(=7ehNdruF4*a@oL3m*Ef zJ|K7AKbVn4R*{m;fQz=dqo=5(!+gz_6b`6@5S9?yUe&7x6Dg-YXn5&!_#5KRS45;8 zQ>^`ccnZrrgKjrp(Jf(IiY`y$xQQc7=_vtx1vv34{wV9d=0?*8&`{E`+uc{a6FKs$ zh=s-9=KT=8X~V629a16T+@125$>+fH6y8Vcb_2c|B@iU~#wORF;P%|8XHOqlh}_Zs zDE~8Kd3|)3iVo?!A43?#d2GtJy^6sQQm~TArrsnXI1B6$j@opIv~3DI$x+Rw%LNji zXGSuAeTe&RQT~TT)fm73_o;{N(mKa-Gw|2Uw$TEgM01lJK4}gji80N?!Aa68A6boX zhZGEU9Nb;rN?coKmL9>~@+p`uDspiR-d%M>!=s1)YN@PTcYc~uCGaw|?(q&cAHRsl z|MkALKeZ9Q3*Geg#lq6UGQ64AN9tYa>lkEkwOplL{8g3&N`)wPF@7J`qd~O&>A;m> z3wl{$#2a$9NPMC@pGD4YIRm+skwV}xY}YFHJv06*?Ru%ju3HXG1~=qQ=}-FW-agp} ze;LrQY?y5}@s%0b=xC2$x)14OUtSuuI6wJ|69Lx2L%hy~Wu}Z|ALhBVE)g+fflURW+Oe|1!cklQwR1TIS6%m!YKHx zf%Wg7`XgEc@S@seB!zm)Tr*13Yd@)QA8K7#58~WHrS#k3w}6Xupy5cN<3_b$Le6#n zSU0a}UgvfoVI;hb9>|&ev^NVIXinJA&9p?`zbNKI*VlNNl%kl)mEMS&k)PLxbjwpm zbLtyxk(Kp~G=AIKs?m6uy&*@M)zzF99TSG+rfiwQDSZG&d=_;ewy`hc>C^i2CTEx| zUcq>zm}WZYEewHNQ}U48qj4@)?(fd54|irHhh?iaej*N&`7nG;#7E{(QzskdF!gX= z7xO8w0rWv1?5KcPHCwF;KSGy;6uWLV`80ZmPk$h~{0$}eEG(wd!z5qJgk2DUHdMA*y^BI?ouv)DWL8u=TD?V748``SnCZW;=aXH z?PNd5;|IjoGnbZIhyav#<=>%qc{?FO2Or-|rJVd1;k`C_%t5F9@)>nE+^Q z_4C8Wu}5?A?tO>^PX#?PItBK?8=7F`#%d#)=IcQo(8M47siXbt_LFB_>p{y~xu1z! zl3gl#e^kzN^DMO&qN(l|lp;#(6$mb$-K&L>pUiDFsbx&GnmiQRELVb|F4)G4ZsB*% z_$hZ*holn!Y`Xlyxn8>;T>VUMKmZ9?k^A6VJ(3fr@H>|G`CG%i8hxI`Hso~G!AsQj zu3{WuK9THzaOd3 zwMp+;s_Y>B_VPF=GCyFxy+Ct0^@E3SSunZT@zkbX9Ovga!?uZy+UzL`c?|ryFAiLg zFR#z#Hh zt5irnQ|V5NF}tFXLo~tI?c7)o2(Mc1sy#k7!fT>`^_lOrHUZv>x?q(`GJO(bbCtwc zjSc7nWWhID8-9Dqa88f2{az-qsWTQ|PUn{Qhnu^fn7{Rr6;X222Pf;7{Hy%PdASvd zJD-Sq7b^7@gHo4Nv)R<79m>HUdp_!_IW&E+xwk_2t(l5F%cce}fn_o!4l_k+rGuNd zW!Ax$jD(&v>R(KOC}lUI7vFy~TMBMf6_zA4yux;W1k+oo=cb8DsXw=+H9E%moyo#t=DHCci(cOrPXNCf8*zZCvS4rDxzySB;tz5 z>+XDXWQ*QsNn<-~%`*mL*qP#tL{`4ex2VHB47~fa!JV%QrZU@n)t+Scn>TX%mx2gP zTEbwOp$^HtvCb%mETCWiL+(#~^Gs>YsOlmllD>ZJ^pkNJKm0E{s93r0YS1Mq!nP@g z4Eirwd6cG2d+%TTEfQD>N` zzuQp#=~>k`fl&g5x>RZV{2(X$m?@9@(z4k*^7m;iOYD!Ck&)9_V$41w!~%S7F?-xl zVNE+%R?!`h4t?g-sxf#6XGUgOAz51yt%cIdAzCv(=j$gph^LuZPe|B38sWF~OzUC2 zNvS~zhAN%w!Jr+4(^HW^T4bf}Vvf)}g!t)hC?oFz@?~F*talsGhfP zn7m<$S>In>1)JpDjaZ&-?=~Zxb$(FzvdF-{J@nZ`P4MrQ!O~{wG=bJy*EdoyGq~Xp zsejzlZ}*xtSS#%eT7S5BemVL>va!~ypO{xa~C#cW#(dfYAIJncQRRE6$$PA;np zU0MF2%*d`Z7HmbC2}s^e2OPGf${F)c)!y4B9Kvz?*!oa#UZZuhKLk0E!}Hg*@m zTHaTS;ljmrlx_cTl=QB&AHm(mOP&rLh#<^Z95-qvuNGtQEha-L)MW>sqmw_dOgu=vI6|Zr7TBiM2dua^h98+vhG^PULI43zD>r<~EPs2?IY?#Sx3Eilyg~+FTuTjlN>%^JD1Kek zh>_3oCQC;C#N!Ullx8i9)n=7|m>Z4|BQH_L;&@-dQ#YlNk$$1ZYU zAqBD`nP0G9$Iw*8)&k=UUXX1ocy(#VT#z!ccs1ei& zdu>?1Rc-7#Fc8V|(!O$z7uT_j2vvTN2l^iET7q4MJFdyr-u8;z!P~{!5r#K=KvTq|LH|?O#a$LU$Ni(XQCBam%=^Go@`fnW2qiBVAa)kN`%lr+0(G z5va@fY)g9>o;YZ(_ajmT6_S9w2gMs|#cDFr+hO+LlFpIzUZ zzqiQjvo=D$tDw6#dtVtX)qPeOZU7d3!}4EkcvuL&JaE;lW$utWv|O3B=C+%n7lprS z!>z*7!zfhf2VgNkI9Pb&35o&X)yy<18~2Rc#9#%ZlRyLBKhF$w4EpWj%{YgN(PE`< zmYHM86jSX<(D1e2yy7lM1qib7*YOYQ$LpgzI%T8~Pf7N8Uqqvk$z~(97*3(!487v1 z5Bo_LAi?KrS67#gayjZ^7-Hpmp{B~mE1F{D`k_K;nu%R#!mpf!FP#J57YXn z|M$SN8wu4dW(3=>Dw8(6@S_>HVUvDDj=v$p%S|}*(TpAOqyInXb?vp+)2GMtVaMiJ zmn4UZyYPwJK8MO8?vL~yY6|pPI|W|Xdl_Yz264Ys{|;{f8V%A|+7C$)*YGA=8luW_ z1Wv{Vh!-J^;o|cp2o@y}c}RVl^8!-(Wuwn@)xON?9M_DH37qls3dmGiWacbSiY8OW zKANSEa~8(K2dwH3=fLZ17~-7*Wxf&U2}>zw<fQ*McXq;;Wf)#8q|4CPaoUYBbf_E}S&?fNlwg8q!k{b!zpjdBAb7x5phneJr%@ zg{GgkT#sFqnW-5eha)~B{#E30hQG#?`45KO4_b?Z+a3P`UWOBKIM`Iz%N!Yr+v{?4<)F>zm1(6Zr_O_GO8~ z3}&~^PvY~XOH>N3+?Km@LM z#>!RiS2K_N+wAPtPJ~SiHr$>X0j2>H4!YOpe=#iVuS(ZQB30d3Leol`o{HdL1io!PmGq5s4km(5;^T zg}2Pt!z&-^kmFIwD=+@z6YEZA^5kHI9)sk=<_11I{2`t~7Ddkg^9q9dVZr~gJY&52 zY))mE1v?T-8riWWtZ-F&{_Sf$U=PqFw5%G)FNm*37H>zKE5n{|#yk9800wL(lQ2qz z@k7hJ)K#^273H+kS>N>AkL3e{E7(0fK{ex}F>nV9F}hN{Ur+E6h{I^;Dw(oT9Z;45 zCzTB16;Ix`qEY``|bY^$fPknH80_D?;1h0{`<4@f) zCR1>Tt7(ly-j?ACC2+U!S|{la#lo=BWnHkN;`-U7-maA9;J(^D;qCuUY?^OCz_QCp ze9fe;m}#)Nhsv`Zh&hnHf)cnvsVzUG>@=8Ov_Z0!;%%T|qRXS9&$5}cdquFwYxuIX z@=Q2!3u4AllU%vXev8@UdoKM#UP(4Zlrau4OS~a25Tg0vB+3l_m(Q}hi+;t?IjoVK z%R@+){uhpsBdemFWC5H9`TnJw*lW%BIFhRrZ?cqgxg+#)Hj^=Z@26(S_0f@G-mmMU zp~fAOhP$el`%j81TU_UejeUFvyVrY$XzX4o*sOV~LGxvKSb(7}jpf6L7D!(}Hk}cJ z)t|(@@4!l|l3`KYhTdMgExR|FVXfP_uz+W4z95jD4#e$DL5Lu3oom*7#Sy~gXoT0* z!O}f|WloFv_(bIKLPoJtwZG2fM7@yKEq+taW7i+32{%y7i3L|M%cdD73(v6yK>9wx0NzDajV7NnJU`{bo&e5|c zcu5B(XCuI|Xq0uR_8wrNfBzY|)ZI%TRwa0OlVlV(s`>SIn(;Lt>tkSoLlJD00PfOP zJG{($yP6fv4^&E^fSy|BW#Ac+ie_C1wp`m= z0$k#JIpqG8J6_x+Q=hc9-N zbmFF5g#MkU%NSIiCnt3SF2z)x5Z%Rh?R{Su+w!1g@4!;?8!0NU(UEigv{5CBCHzVi}a*s~gT<6zD zVML=hXu2+_ho>UAPho+GWS0*npVX=M|AYQe!>;nju3DtpS!~Bu51Yu5EUFn3-qJyN z$HfJ2jx4Rk7rXJ-Z?8&l7EipVGM5IPBHyF>!Bl+091`I+HvS&NRS$Y{yjPZFQStml zkQYtw@iM&0opfyvwYcTT>6;^tbvZpb*ocsvG1?%iy6lPe5GbjWV1~#9q;@w4TgdU| zSLL~37F#$cwv$Abd^3cv_?DmQc;aZ2WMld3<#YNuSst&xQIA~eET0li-{`B>bs|2O_Xm28f{AbYbgzNBQH>o5EmFpu9){ONS7B%AmFG8eTbCmR|qNFvA zpUzSPoa{n)N=qX~?tvNYrttcdoAm)^KF8;uiVi?P8i%;|f>@)InE1>1g`e978=-oo z_Nz?4gWP+~`wGrRbv655bghR)HenJOE{?C`TIkms;j z-O}$S+RHpC=iJJZslKNOr%cFH76-&cZ>$z0FQA@Zo1vXDXqLC&D=z7zg?6=LXxtpp z;o&9tA;SBVi2rB?zR)o4N@|Sc3%7G}_wLydN^4y&t_Rnb8Y7ko(>vyKwh5V(PR46A z*`eO~%XJ6y!B1y5?Atccw2O4XXbQz`bvc#s)*Ho2wcsI?hkOB`aXE z9Mu}9oj=#7p1qdFxK;}4r75!xDIVsYkmRD9fcQ6>l|*sI=flzB6NWR?g?%3-N1(^! z&)O0UUBG*|f@rm)AQJWL?sG@g2qrene*fzBa=kmeaLBAojhEbTtu0>9FcqX;By`C* z23H{5Zp_mUlK4u78DLdW+@jTGiGNX=A32Wk!wpPn=+!&7zf=-R`#Hh3vs)@}Qe_5o1y;k0rndQ_-3YIBg6bH)sY+ltSj3`$k)`|48gS1_b`EHa04 z<&7`xEM(=%0J_#=zKRjm5j&nEdP>71 zAH7!ogPo52Z9Q^<`tEQzO{4!r=4bYJXZcTh^Ow=V+q6%vD4p)%Cn&6yph>XSHCKdo zP?sk-lgUUGf<fO>t+{9g}%fV2p z54#YlzSG3${Mq#jdzQ<9(s3VQF*o3Sm;<7xD`owHT?&0e9FZM`sn%`~O>9FpHQYCt zAzz;Iq@4$W^sBb?_2a9DwI@&T13PA*?)dE;p{HkEb}`+YJV`-^NCq7~oNzAwIAGf$ zm@Z~O^(fU#2S}lflqLmkiQ9lQ*_Rhv7Q5W#>3QpxsQ*=0rWEkYjq-2IWHUaHRYa36 z>vV_zN7TE=wfz78|8x*SDhkn%bfQt{xD6ph2dBHGBlTz;3|AN{w>F1xfnACLR}cE8?k_vIPFSX}8@=IoKO zr$acFd#W8XX5O~;6*?spDyu2)ll8tpGZirNtwh_*F~3FLMB`h7CuBs!LiRmdj{=t3 zAJE&2tc9RTeiVAGIK3!C#cewqM2ne@(I%xS3$ao^#(8a+)(p7&D?LQ$BMxspxz9L} z_K*&HNI$GAaBW`AoG2*qs+qY`X@97~+6vVijhpM&bR?rTcxXG<-{u<9v7M_;C0-EX zQ|i6`;>LklXQi(4GI?Wg!JlN^y3{lEEyq^Qc`R+QEFo|FJtXQsTSeQLTxYE(r_pID z-9@P%nV=UHn>3>3NT;()fID;cMg}U?ELw+qBYx#d77ArH6-DTVoMKiF!q9am^j9@|tF9cB_Zs<4Q|{>HEtS$1~=J9{Hb z-jv6jUFEs7In4)cOdaZ~bmv-D&_VzGMAkZq8~ zt{@97UIqV@sO~era+8zCi>Wvjz+v!dMUvy#vYaw0w4jl4lcqkA%o zCE0b{=y>c_HDX4PpRFBpRI12swdahv4e({nVCUW{i^z{vx z>U>kyJg$YAy=l+4@ssdcG9UaiV%OS^h~fjwG&{k2_SYRp3Q*Oa7*It=D0RahL zL*4OsIqj=ZKvibCmN7UYnw*_i_oBuI zsbk)sW8*Qv`YF5|hWQ2m01u&*o33=!RCLc}wLlbm#E20WR23=kcCMgi8%AXm zeXRD3s2C2zu7U9g(KrE}_l&u=!xl)E0DD}KNcPNSG7of7%~VMmAimxNztxhaM57we zyPh$}&xkRp!8<{PZ#|n#0s~6x-euc5W3`W&VB$;Ff`(2l+Oty$?WQ9-4d=y3_5PXX zW0V{-m+LEe0pa^FL+Sb{^ra^%!-N}>pp&@*SJH&j5Wyi?<{E=X25EA+f+10QJ(KL# zGPDZvf-hyK>fC?cvhzV|$(|Qa=y6VKq=_JPmK7pbN;S1S+xhNLPB6qrLUR%_y~fPc z7vE3-?MF|zsyo4-wPZwG%H^S*7fDDpc9;`p7M}z!QJTr<2i45cgTlHKqYqazN1ifu z$Ea`Lp;wJIzDJjz6xSxeOH=6vNqkb-GelcFyvEVvnVxVkgJ$Mc$vRl(cX$aqIeVWp z&2=UZ%e9x+(9n_~*IU3Q^qZkXG`+xH=I$wt04-;46hpx*SPH#Roz-}3yZpg&eT@4C zP&u=^HR`!SFYNbDQtlU(+wmLp31-WUj#H~V2(|eNbXxw~+8Yjr87e0_#fG}{V?W;y z^BeO$y7>@xk4T?z2&SS&x`u(0>_ue;B3>dImq5qWI7Fyo_y^cM9#!t2(18zf0qpb3 znoh#{Nn}~O%zi5-LXX{}rzpHPg`1ztEYDq@R}x}uP)%<8;qK!RYV4jTKMK;sPdeJ) znvjbB7z?ierh<={!{~#fJ1K%}%Oasx(Yvon(!IYy3-amboyH9B*dy~$0iqUAQpEAj8xL^36h z?+Z=Z2K2CXODXL4UsaY;2ukS=qw;zG^y%s~%XW*V1J}h@gzpuHpJy`dCN+u9HTVCp z4vr_z_}SdrL%~2>cprBs1(9Xa1j&vW>jkVb%CJ&JjRdOI`CD)0Iov;JKX;uq_b zNPq^QTDIQxzS-uhjgnwN|7m?fGhmO>DEyqnZdMQqtUZV7TBsRORi13mT(&nXr$lPL zo87D^=7BR1`rRF}WfQUVR3{-f)bD6z(R#TV|DXf3#_IWRTGRYLF*t^t#tbk@&B$^d zQaSBN-gI?c4e{0#8#W`bksF`G!tD?SAG z$2~3`@5fJH%Sh28&!4j+)~L;Y+^i{x;U3SVc}_)pEXl#dDyS`S?DCSZ7om2-BVgy+ zo?cdcAsW$ww6*`J;ML7dQ%E6W@8j9ykxEyrgw2Ki@5SUQ3k3Z`{Fd)&hp-`-3UkDq z4DPagu|Ho-wn^662U4b9 zK2}IO2ZI<|I{c?H-DQIOE!r))F-P@UheWMGE_nE0)o)>sKH*fESMje!*#D*33a8ZD zf1b=t*<5ZaM(y_e7)*XUI)M`3YkhU(jQ+CnmZd_h&OG9>g7E;87oKg5481zKc&$pi zdC++2QC$=9fU%w(w2UF$6?B)I!H?6@1&K^M!idoHEhQnu`&vVb7l%sylSdYWOGC-# zb033FfBkt>Qlb6s4BdG$MzDV8gk@9?p&!-an^bV2<@VX1$OcG8dEj9rg<^BaJ(LKO zR4-dy39qh#kP;`IwV2gMmK?#oZU(MZmT;0-Z8uph zc>q5*`f|Ond$_}MBfEdjfwZ?_eFUa=QH!R8FNUEHP0j;_>7fkDaM33eP@y9D418aOip#Ex|02&SsLxwbbLcBVc@rf-B3`KdFqos1>*CAp^V z(pFSAKRvU9_91NgYBp*2lSp5ynZM73ify-j-a=((F@YfQ#+S}VM>X#FdZoizQQEq=E$K~r6)`M z(7Obe!Glz6UrsvE;sL~NT(6iuQ~abGaxB&^+mh4Y6*gVGv~1MPSDPpu5KC1Q)`YH* z+_+Qwj&4XyZ3vuL%sAVQQ0d3T#nPX*Og&PQRZCW*KY|D3=7YBTwj7fSxBFBQ9%BkXa%(3ge~#+@l11xW$pU zxfPf@{n!~^bCCkf9}6lI)bO5S;mFasR0U%_>P}KE_`;`VZ;>YqE0_`meUqV(52ACW ze4kt)qG5s`G!}7GeETL)0FIe{W&$goAU0DUR+Y{A@50?>e1%CXO}01a=Sdlth1}i! z9u;w50>|B(eoNX|X)k=S9fLguEwcr|_k%{Mxn2CA{TPR5D4fpdxmdi=AYew4Mpk9V zanvxDz&Rulx|aK(J@%?oup;v@Hw}{MN#_%?+W#{5wv`WX1`Fm_NGgx%d&j8it6L1e zP`=uw-w+QsXuURgZMZSqOTi!q_@5Wburu`ZL`V|7v_%*&<|nbHYtJARgW{j7v%SCV z?Row&sz%a|m1N5D|H%K&n*tPq8(!}<+1sVP(-$xugRg3`fqT{wxC^7GmJDCS5Z_{u zzZ1~#$rB9z=}bFe8E`vh>s^?_MbE@MKzCI?Ex#dZSuLjOv6WYkT0av`F}wMjCX4%_ z<~D*ose;HY=73{F1%(2&0R{FGX~7 zZEr^OsO*U-E4caLPa%&^=aN)g%NK-e=0ST3#cbdr8@Wx_P8N)uU6e1{V{#yjZ4N5s zL4G;aXn2Cg$(U_C^CGED&=RKyerV0@50mpH;?~_>#eYmEaQlu2eBoca>P(^ZP%nsA zPh;P7+Q5~8{x~KRZtpPm=Q@{`AFu6b_8gG_3{uc3*6BK8IpK*8%(mOio?TfP-teS& zl;~5Q#lCT+zw@{L8Ddh;h+or1f(n+}G|7!s`FbVEXL@G$%wUX_EvMadE2zye0Q+n; z;-KIsG36$rdj3bkQA<4B>jfS3FzDxgPp^Q?seN4$Cw*l5Rt&16pUw}20Lou6OYjV^ z+lkWSv~Mr^SyR61yuu@j)Ja+KbibDJ8RZ!=+hy$`#(4K-l85K;f)5mwRnzF0J zlmm3l4I*tLp~g9}*VUFGT0~ruP2?eO0x@g=QA>QuyA9Q^W?p}W01pywh>3s(Pz(0y zCPKD>;0G6wdx0wFhbOOwXWEPlvpc4F(P$Fq#?Xp!CYJ97k*S+tbj&mdlZjx(qZ3cw zIREN_}ZgKPY%%PHU!4!Akc8_$;i&8fg<)42KZ1MftZ<1su`%NsVVmfkfW z0+CMz-V(mAgOUk&Ss99clKADgnDUh>72aJGv(^xc? zoTH=D#J8?y#u}?c$*P00h#N>|q*l@CDt@XPGHLGYcHepr_#>IO-sJIK%FB@^xI`B{ z>s+&tz>oRg90n+JFk$$)$3q)PuNAd3nfYg$!@|FmyOfvd>;zuyDI`8dnNi1``S}q0 znAwlKkL85CCoZ?5N(Yd4DNa)VLQLYRmkiDFOC{BqYJN36w#lh@boh)Qs4RSzy6clw zz|IGQ3b1V>rFl`|KlZ$h3U4y6iSCS;;y!|ChU72M?87-x43DnFsJgAHNq(OTvKQK{ zPcE_s2IrSYAB~8uOG@c?9=eiM%{|>)|TIGwwj*L}Gx=bAV%Y=*LSpq9xhme4f`WFdgcYAGl%F zy@oxz|E*{%D@58HHAM6%V0e`~w>bB#)CeU#`Q#X0xq?3qkWV#?WnV+K*Gy&~^!R{! zitDNZCb|VD$79ck1JVQ?&Es!%4ZYtq2IqMZUl{UtmEh~xEfTw%1o0OVAXuE(~bS||;f6D#vf+5!1xEGUH;B~uk z2S+W|Y&AM8XQ3y0yYF0o+F9xW=A)m}zv4t>;**!OlhP?ZR^rOL>Dtl81R);{9355m zNH_^?qY!AKmN!LY%g*QRL*nk4F4DCMp#VEuv<%c%^_wfSZ==vmjSWygljUN)) zBKq>CvZBQEn-G{6W0sX-m0+uz5sEB-SInMnd zr%QJ+N4v6US$i@&CR*E08wSND=?ro*S+&#Vp#8|4uJDE6mpDUK@dE&;CZrBm7U{`F zMdvuL-IKn_ugnzO7IikX^SqzA77Sb6T&`aL6llFkmFw8Z_2#5CIhR#Hh!b0WZC>2R zSyA;A~>J6B&c+s>ebU!DQn_78aqPT|RtBwx_vb~GK; zbhtdsWJSKovLOS{k7I>>%@&@5CjwMrNUU-YQFZ>Ee+P}%tu$z+kHlV>C5l>^7l&-7 zZ|xkyN+db#rR^2WLt}(1UD4kd@geU+bOT4yAPy5jy*WzJ6&MERz`2-~%n@uvEvgDI+Xr^F7ek88>Ou=N|vB6oxoq0R0L+2w11Vh9v8a zG5=Y;Jybp<=$T$N`g8Sx;Xh7!^ciAWB?xur zd@>B2D)(2($k5^J-Pa_<&w;EZNaLH~pwJ~}FJeK|TJepuB%iFymB!WYMx#%LH||%( z!A`4mM^t{5eG3>>ar^Wq6ZF{`Hacgroptdd9#u+gYiEqn3nJ}uRsg$nvSlq z5aTO?hLD#QEMCn2%xl_>c_@6^QU&SF{+L$}jfFc4dmb;7RQAEGZd&MJ3ctvbOgX#w zYpbH^3~@oXZts2D9k~?$(v9Ytv(~)~*}+~(EGKD~Ic&3T5!wEZ?IpQf2ziF4`nQnX z$u>=x+%?;zt+dbKS-SKJK>2zUi*Zhx_M`BMbqD-aHlP3NEplP%LrSE}(cj+ro>v(F zO;fy7kPa2XW)|>jjv05y%gz{wHGadsN9H(;alTd$9xZkElx!SOzONVHG{Gk)1q>+` zfV6)9k7-VQhOfH+&lyoI#Bx+Yi$EI`k@ZuA$t*?I>1RYlJVTqEB~Bm@)B-hCeWh3P zDa>Q;&VGv?&H4UCZ7~o-GJn$8!K$zB3gPmslzRs9Oa|EAPVhGp_W4bvDgi%iA zd^DTEOi7rUpB<9vqsuU2_SS8q8WafFE zUzti{mxR4@TUmdjUBurOwStk;q`a}EW;vYZmF3Q{+#M-k(r{CgS#`6dTzH9 z(e!CV;+OJpGPCI@0SwTeONUl8*L`tt*yb4k7bx!tOHp5RZKlj@`U&3LM4#C=Xjly< z8EF$oLB^!jHBoms(PnL&GY%jt zgF!_Lwfly{!qf0x#QE(wi4#+E7FCb5qi4DMelG;(K-Jx4H5jeMn4JyCL<{d1{9Nwq;k$@U zPA(n{&7*6+m8ZQ9MHETzWd9(TtvR>TTaQfX@nh=j$s03s$H<6`8E&1Ufc2`e=nA0x zoTxh~)M#^yE%y3;w;4t5k`4QKOtsbgu-8xKY(8r?;ry*Q%{C_@SvuB(z8VTlXfC*D zg$4qI`~kXXS=hE*ed9tSCnOC%lH9O(B=Z4Nk2h7;t^9-U^3B#8{Ps#i$TkvQr?+G1Wk8A9HIRcKgA)>_i#+a$Pm*rvnB%7E6`?L@Hf=Dt*~D*LJ+DW(d{FSE%Vad8l> z-Z`-pduSYfA1m)?*wHp43St8r1&&{%$BvYY@}tELK^O7}`^vq&_CLiJW_P9Jucehp z&%zEbKPsHxR{ogP@_7D531}>+KFjP8Rh{XJb(m!9nx%_htTiq%-Hh{{0w>mxIR?xL zi`Dx5o}=2`f@@_OB!M%AxA?}pW#_v$ZQFhqKSf-hWnH#;|HyB9U^+R(aht8V0+-yS zzUx!O3jqgqed%<-?tc^Oo%rr)b}`KxYest6C)%sC2M9Vy4`pnE8dKGb-%aJd0Hf{_Yi<2e6L(O>c*6 zJAlOw!Uc|XyC0%DSXUW1veF#drS@^)LF~jhqiwn;PpLO4>s$^xW;`&{4zf;~bUZR2 z?Oqp|Q%b5ZWG{W~W22^mypii|&kH{`%lK>CRqs;tyKLMy_#I1Wja`m=!`1}Z)^53p z&_sAa-4O#SQ%edMhbQ<#Mu_WgUzq~w@U@uTspbs|=Gh}npg;Psm&zgc%&gNbo@$S( zRIv@I2B1UnVewjP{1`aVsdrWv*&QTyHD7)n)V!7kRTB1Q5l2<-L&k6Yo|<{M6!_P^ zY*dAK4I(MfBFAqw5?A_$)HuwXj``07(4l6SZ%Avdw_S`_UVrAGCl8!LJO4@FhhRwI3GBH| z1-9Pw*|nSd1IST11xHJP~8_2 z*nlN9%WB%y4ULO?NpFGGm!kvf#-rty7wItdRZOwD?Xb#~!=mN7KV>KtQ|dckP?`V| zyDGli>Bro|V~?X}tmWmL>}^a;0$Go%D}$ z7P$#S4F%jCG{@Wjg%mbKzpan2c6 z8v}N*couh35P`(AQTcz2E13_nleD~}iJ#ij=t_`|rtws59;{p8OuWhq#oes1E0&jcEYUYu@0NWQZB=}Ki zsChfyES7#t7z-v8cju;?H>kndF0$#uDkeo1H!{X=>|#P-1968q2fnG~nH{H^k-@cA zg+?$wau4!b?@#T@k@`k9-TLX`rcAB=d+8j}FW(LAKf{+#EjXy2pP!o7E`RKqOPXY} z$}Udb74{%2w5U#i-g_{^diP`L&BMa*{JkwxZyp@*X+~8aG;=bww};>ZD8h!q6IrN~^?qRdBAl>(HO+sYv(Ii5$E{%crlB}? zP;=8y34DsSn;rD$?ImbB^B2*95>O<`3s(7t9aGO<0Ph zzvqPj)y$u;oSILF-MD)n032HwI}w|Iemw9Gd(Jx~KG#BowGvZsgM82Sjl#ogMcQJ8 z;bH9eAtIyT(%Q-X&HRVu&?9~gplfi9vS<{Es7K>ophnbqBlY&;6Q4{m*sJ0IfKQ&n zDXQ_Npv~>z?WFku1AH@mTlT;}Dt#)Retw8L(Mblg!w=HmKB1o_;HyWDc)k7^`@m&Y zp@dTh@XL{2Rvg?=1=F#e>7&d2w*OhV(L$qJngGZv3_QTH`e-j6z@Z7B`iPt!;)$3^ zPDrJ6tl@G2M<|T9oT53hA8Z!7AYP52B;JDNmlcTOO+-PHfRYr#P!hbt@4~J(%?o)7 zy5!;83y6cf+c}(RG&RR`q@fDj@OWqL_DLGJxTceM0jh){vK{ZC3Vg2_p2Yt%o6RGu zhhwzzB_rHHJ#z$|pV&u5-s8_!3(C7a9Wi0i*%l%@rP7E4V58^wcswlJ zdcRDxiHMrLl}gQ;#MuR^M=hqZ((I1|)9tW{hzq%kaX0RPLNm~`^H3~2ri-sK7$JOw zf|51?8mIDnW_jr(O_kkW#oV#RUi`Iy(n-PINDgOl$$P56pSbtjR~XL5m1OWPklT@? z#!t9+Tv091h{_w&13s7 z5SkaPVv^CDN%c4BVg7^sB^iE_c8YiSIc1>hTRb}E?4g~x1n@u>XMJFsXx?uimGQm91{zi)s$zlH3_5DRj8r^ewBR0H|ErLp^#8q++ zL;{%Rn_Cln#Fz{`C%T{Ex7Y`&%u88ZFhOf-8s{F@zJ8AXe1h?L)&l%18tH6ab~}OtuJkI=NS7Y{gl-~S-t99T!`Mo~ z`TY4g-P0s%ejn_7eRPEP<0YeM1TzqQ@9WfAq}es+dUS8-;v^V7-cw$HMzEtWFO9x` zP5e|8;|v~~SpHs2%w0KRG*r+X5UHt{s@#g6qjOrfqNpj)rV}(m&o#;oX5eE)xN%MIC`7LA?BasKJ}vk?(#5HZW``sKniy{m1EQ0 z=;2(`@nA|aTfJlbm~AdeY4Nn~Vug2w(%tC&#uiI=>I8KthpAry9)%Uhm%P`G2AIx& zrkx*p;5)duDu)>j;G8t?ChS-^Cp>Wtcz01(07^SMcxZevA;RRgIcRO;$Q6Am?fbAz z#2ct=gWwfBs*!swhpB^7%AD-Gnv1r*x7i}J0Fy@EHOJp{=9P0A8I!0Rp6y(>@R6Ao zTTWq>1bqOHZ2%G(;KnnWffmT{291&WWzApj1*MxY`US35tvwM%;*Cp=rPqxclwYAz zeC_|5-Mo4tAn1XDsrahIjxoz!d=hK`;%uk+*MgJzqLfMJkNnQJ4_t$GBHLM4H47BU`f;L6a1R8TK3WLpA5?u$4pYKQ||FFClY+ zF|6*#ES-e`ZQtWN{E}icW+$5ZUG$&md?q&!A-nS9?KE{SWN-^W(}O=sCWWPIYctEabA#$CTz6MuRoJQfdIP&+UX_^B zwYZZCoppumQ^c}kbF?c_I`^{hl7?TgZ$-*crQqS@gcO8BdWJSVAH+2XbUjrUDZ+q- zI}oO)2*DdLoNlI;8kZSfMOI#p(J%|Opz*&Yf57qHpU(+Np@n|pRn0U?74*mLaKB&M)u*5qPGw(I@VB4zu{Pu3H0f+q(`zpt%fFlU|qz-eBSw1O8 za-VdL&|L=Vl<)Dx#5TZEg@zd8VgU@1bN8Q$&~PejI?d}DLc3iTpJ6LH{?soo0%)~N zQWeLnCY=2xKWxJ$_z7a>zA-|;J}9dBxbov)M3ueJbUEV_OG^xfLJipfUdr`1ozFx( zn?#!L!*`G+&nU|rwx`R}at#a!D91XOaT{c!9aCzgt3Sy!Wgx}`jc(?8{5N{h1+0qW z6piXp02gx~MBtmas3L}nUtwxK{e_I&Uw_&QB}0@7ASJy5Nh1$^AQtY3%Go4tkS9&O zOC+mEEVaEy6fnxgka&?zc%r?wrn^k3Mr+>dS#(1{-AVB-M`lQj69)z&*$vFb%m9Cj z{Q(VDsvuMVkkx0`&g^Ri3P#x0$izM1{L}@d<0quo4JEpC&ke$cPND<=1bt2s-2f|* zU-vcZCY1aEI6ht`*?6#>xv_)U{cA)-?|p`Sa1aVCeE-W1E;v>&VLNziyf9|KHD)j* zh14d4o~gerDTtmaq?Gl^EZ38e59xEq=T!XRkc^_3O86G+vIcuQqX~d!amfLt3K*C& zEFSq?P!kjz;j|R-L!RlZvh4tZz$w2tb!!Mm{ISNeJ!C8lLBG(n{`Hm(!uz>~4f6XM zZS*M2Z7T$q=@@T1>qp1%Whm))BXr@n<;;Z>HzcAv`!Nw~jWd~fXE3k+;kP}%?g$wF zY;D~^$-*i7?~E0@&Iq}Hcc}j#N7Mx%Q*8h;&43SYBt3r$4}VN2JYRy6R-U2ujXOIR zV+wi|1+Rr4`w{Bn{6A(Z3O{Ge$&IwrTiHIMu{XPfiX30-D&E~v7LGI@BT*Ml#pq|U z_muO#NPo34{6skbIm(Oy>dHsM-rQ-;UeEv5&rWibsjnF8O>bgH^F8gNBasWX9m^xb z8z8kmo9qlp-!f(BL~(0$@gdTtZ%@*Ar8Ux(e9L)k*(X@QBlHj*c8<|OlzDUB*r<|n z0dL7F$X0XMxn>n~b?#dXQy+tfLoM*%P5uK;6Ho(Ejs*K0z^l5!jerqK+RC)-B(GLo zf&xm>i=r6n4a`mz+58$v1;sAEt67HL+mNO%C43TN#Yf0aBX8pAFMi-yv@OEN$TwL+ z`o%CFtO0nNQ?1N&18Fo z{iQQBC2kq03O#gJG?5`XRT2YsME!Z4gl!xHXCf*l3Jzi58kmo~FB)M3q!C?u8t`?4 zxZcSEN!4C>DeyS3J+qfdM~}#{<{z)70dy~BYThhcHUf;DY>r_Z@J6rLY>cUXC>eDlao4 z{ahv9T;|m$Dlhe(7M9cR(+g<7!TUF>OcorRr!HL~EnG+i#yM!1F=A?qZT)WiAuSw? z=vc17uVgX0XZl^4<+>ha7X;g{2}sl!upo&kV+VvOvI_Xa#*O}ATde~>6h$8`9 z!w~udLDcEc_~WPTSRC$N^u*Wz4<*HELsln-iyvu!`~ zmiBh}E$+jYKP`;B#XgGvXJ);ayVzC97R_gwbx&#m<{pfx8uzCL0F&8_#~AH}4l^RW zI)ldHJN&ZH5%z+9FCgTLVJ;ii6`RXW2}>XW!VXdY`%m;MQNF>sf;7OZV2H>Z_lshD zSHMu#!npisOE$w(L@B;>CnUz4GJEqu>gCmcD=r)&`?>eD&nY0_c+X1~m zG}(MC{~~*RE$D6MYhlmbq>!fxcRRJ>zEmGV3_>47g6)oYiC3Z+-cxBxPtClHCXsMF zA4kX9c-XJ;bR8WNy$U?Q`D!1w+V9n^g=;PMI@~!!-nk_M1wKV&@o^q2z!ZT>Sv>zWgf++U)nd0*K9g3aV$%O} z_dwe257ttB@m!h%5a4AHz71ls>rjp>kJeJZ9V$#KjDy{d%HbZP@oz_=oU`m2EBE{- zMp@0YTQ1gSt&TXi1yHsxbA&4oh87#oGzO!Sg5fRHeBWsga*<4HV_pc9k z9>plK&UxGi9ReXx#Ehw6N)eF$hJti*uT1jg243mhzTpH>d?x+ff=7+4I(2IeVh#UU ztE@>-cAxE5lDe`v5;kIQj&(x4)P_Rclu4y((Ju8aGhVkLo*E$MPaXrdl!v`@iXc#= zt?t$$g(W%>4QsNw7&N&^d!%`iENR8H?ixyOrSy5HpI}5(h{qbIfYC%i?Ia`m8*?jS z+If^%SnTmtiHv`M`cAe@u@sRaKJGzUO!(ef3j=}5Tgn|n1)EuwC)hnUx`f5GVa6v@XUr!SJ4bL|}?9y(8cl z0VoR0UGyn;;27yKL%)V-wlx}NsZ@vP?tTvB zFVrw$mphfJE)fknot+=n-uLJjjk_o-u1TNxU^!o)I~fBUUmf9RT*agDViOIi^9hHD z;C-Z%h370mAf9x1y)VE!YcPBby37>VLE^E&XJKpfCe97>|LbxdfSHl@V{VQNV)^V` zxF0|p2$=?*X2b;43z_{Xu}^vdD=G*?%4W;0+@#~?0|wfeO-~uEB*UzpZ6wVDVuVA7 zlEeZqP~_nk`;P9GlKFv|->Xek#_ufPwQ|YKI!g({bST0_4p!TC2VNHEllQr4p5?z! zW@QlD6B{;73Ipu;WF5E@@eRPyT8lIlyafGh(#2e9Vi2xGx+615g;rSVydM*DWArxa z_Y->C{AZxgVLk_PG;nAHP;+KJLe(r=eFm&a=ZSi1QZq*$L|)22Bt~o=e44N#HM`Ec zEw*oWF#5>~7C(u&Zg{mnz3#wxA-_oS>r-c{O7h#b;BJI*&zB?rPj_Qz&eLs=VOCvE6B&-iQ;j;Rq!Oi|TU^^x!Gj`G z8TUC#UQHSiyO6yLF>J@qO$*=8_%ruvH|~63o_Oq2Jl^LJl+)Mq1v}3)Q=85M@r0er z3`;kjbI)*0N0>>?a10%&#^a`9u=1p%KL{o0<2zS>5p9hy&Y9X!**Ju1-MW2)$9;Uq zHSw_J5k49GKvrUT^!4&BcBEpYbM|EHrZxP0hxm24v09 z40xHrB*{(qew4NF{Q!OW493DnfX>=M!Ps%7cbAL3lL%2$g>|_CGj06F87(!;aaZB{ zjTl&)1Fa?D)`V~z^5+%68RcK;pP-81h5Dyn;D=;KEa^m9Bk&b3YdPtVTx5UECpFU% zsKS|KG^R4BIz_#1p(q+;ek<|};0g=Q8CG4-{{*zF41%2TQ|EiRQf|hDI#u3S$VtY< zyp$z<7zFkv5i;|5`hHRgW2h$rJIQ$I1w`Gz02oD513v|&!N{C!=f#<8R+~7tTqP$u zv*v{(n~`H~J5qu*Pp0PNW14UjF`{0<7+vse-{T&)CuT@YM+J+$xL>$*3ZuPIW=i6- zyg86>l$r@ft9j7&5^K@7p0vf{^z&?iF)CmD>!K)5$kOzO!Q#YzO@diQ8}B+zOJs`@ z+btCNuAZejIZc|4>l^hyLhwoEX0jg;z&Gw ze-y9_i7k7vW*5((+?##@XpvoW8DO1$;;OYbUEax9nz&R| zp5`tPlx`CP+_#WpIaQ7JAU#AafPhH>hIo~IIIn^k*rB_4V@1BT8)P+&CB^#zaiKSJ z7k8(?k7;HLQp#hfNv99+e}0bM9;o#E72XT0+pa=80UXACY03NqXgByjI3B)W(Roc) zgwACl%Lb@u1DSixJ1Jz(lhf0I`eFoB@a63;*YP9ZX+)dH75A3Hxx^brs=*^$0>t%cr zb z#CmJ=f1csSkPo~!GG&41s&83&xn_C?kV(8H6HQ}8umOrU`|syhvdgjP2cwi8vx?rP zpZVck_dEFtfk%;%LOH;mU?4Ky+Zc8gu+JphEo67g*Y5{KL>XCrYUc`|J&2hDM)g=|H z%(29}Y1Q5~m6)ixAA;GQj_BjsZ}bG#%~4)JVQLx`iDwW3o|^{jK+WtbbiG|NJ1xskp|I5uowYubECu`*j8Ay}|*RwNJz$p6j$OeCc~D6DdFg$ybm)xr)@* zX#i{4-XvSk(TvT6!oYilgJnqNqke!DdJ|^P{AIQp`y=-&^-KkJM)1jjMO% zU4E#Ya&jGe#XMrop7fIDScBhJa`1uwcwSC)*o5_&P?fcQWtyI)3VvGP*@W;u>wJ0p zSUFL6A3|Xb{mX`3N2e7(7gXb60;P21wWVSgTo11rpn98V$gSELp!Irr@n{PKZTLX z?5hjvniwTdqsbjF9Jp_v00c+9n_%Qci_l`KCgjMH1TLV<>59|Udnw_c;=PNo6)GM# zEuu!#M3(sX;i81+yFRJJ;nQ@c*d3S-uRDPgydP@Oe*|te+$H0X0pAerRbya_M>A|? zFUGG;<-<)#O(~y;c{oFgx+Tni0kZxSWcq*T^^0FR3^(&A*vZ`NS&_c@=I+2*7a)dN zWn?#tr!^e@A(1bSWNyYY+Pvs#qV1FBw%(&SkVozgdd19_(Q}&~B-h$&m1^_Nyutv z8nfe|8<07lP)8IoE&T2#_g2J%b_-w;9aAeWIp-etJ(jRpd2#mu34ozTFGs}z@Gh!p z#7VE$!C-V%-Vf^V>-~XILC$gR;07*}+)}?#U#av|7I-Tv&bJAO7`}7;N5T0S?hbgN zHsu0#?XQCSe+GDnVb$o*4~cf2aFmtL!OY_j!6qBm#^)l|(_ZnYAPRC&d>OLtG&bld zB25ixy*B4A_Dhix=&|goHt^~-K`^{F_|OqsZ}w*aM>4K4~(;~ph7T3V3v|_e7$p4Iw+rb=KIf6m>=6I zwr9I0EM_!i(yNO#eHk*rp|2B$RPq$uP*bE8zaK`=JF_RR-+kt-{h0N07H9FoV6yEF zFl^)^kGt6Af8C)RNC@7@8aT&}f*pp+{tx8^Aw>7kdXg2JA3K3aEwg*OtBZ{OA4}&R z&*cCAe^RN0N>Vwjs3@|IPO<rIJdN!$_qPb10|THA0lbIE;m;CqBwQ=oCv8SgxJ>0ND~vv5^bI+H2S|E- z2SLkm%DJerM??G0*3CUOlqZbZ((~ht2er`IvM9K>YRA9F2t-s0TlrMv?a-NtNzF@j z)Mu{B?%#V0=sbH1HqI@()ont|W{_qAp<^BK)!iSleI z*Unyy{I-n#>AiR1>L=ePkmtbamGN~D%(W@Sety5wnsdEs5)RsTDK&@JQYniU2Z256-4e_OCByky#n5}l=f-r&Q@=tcVVuQ`_Zd&nP;LxRr zy!CLw7M@E{t?HrH20gchg|Wb*=@dtF+=2=SmcLTH19E&`Z%}c@Wg>I!+-|bYbZ%FQ zJEHtXKN%Krq1-Kc`ZeuzTIf5nRCt^B`aX@}*j6YJzh=KB__R~TJIo5$&6$qOA@a-7 zz1>I_0R*@FxfyQ+w4D?eL<^1!#b&v6%#^~x+kJkFEfvX5;*k%9nmqr8#;>iv9v!y3 za^}R%10yM?BQKo#HJ|H7pvu)Tck$$-5KtDFPb^yC>DDWx#6XQeEZ|UaHRQySPRj*y z@(X*$PB{8kqzBHzh#_voH9a;ktA70*d)EdF+Z$n-{xTEGzQYKjY&Onkk$4@W8c1Jb z8d30sonPj1HLWtTj55Mr5`~YVG@1y(Xm1fAmtF7kHQcnv)zlCvmvN@wz`GTCej~qW z$s2OOGH})MV~brlu#UL)UpSDlxYI*UyK6m&ObfSg#e9qaRw`#KTSgG`!o%>< zvnjMeRLsDh36TyEb)>p=z4)Q~?8Wtf!dt?C{>(R}>CFXh1n9q$`)KebSc_);qzRAb zju2#`HKf*>cgJ3_(zso~4uP)?x19C8)4qOeWb1IoC~@Kd+&}Tn|M$7C zwwHtHHd2)CvcUF1X01J2?((vT*O;D zWpIRY3xXBN_5apvLt?sPP?ae@ahDYl>(C9|O{O?86na=X#X_B>XUAtY%RGm8;S6ui znlFFIYRy*tEajb1wahJjvU6P@jxlFq)LjK%hJc7q*fc)5%9fE_7)kuu6 z$#T6Apki!4$AbgoG$fOWH4a57r7M zflbtt+g{_h-2p-Lst?8Cy5iAQ;_a3E82#>6e?<%o0>56s_d%&7L|i8K?2TwXF!KjZ zO2YSgzoh)2&bNE%F1UW98b!)$#+jBfUnZ+MrWsrzfpln%o$acl;v5Ealp#V0of2ay z7mi`J=}hmU6zyq4y1P}$3iTSTHu?VU*;)xQ>Z?JJ#AL98k#~No{m;Nsbhz^x5A9q$_gpa)yP1T5~1+O1o$YjZ^j@S z3GZbOT0)`wD5gS2$ptL&6E#2##)U8@v`QoKSM^6ltm90mnmW!Viu<;mt{3?#o5;+s z4ws%Lao_3CY7jkg@TS)pv=0Uvy)M^1wfR39x#2Za-DgWS0sC+bKJ<-=`zBD=0XhDy z{^WRE+uX^&eP^d9Md_wbG&tRRYA4sW)a#Asn?R3+o`U7c-`_<66`asbm&=+u;B#`A zkxLBFskzJGJdit@4WHR|4PdQ=T=fviZO6-O7M(Nv6(hac)}{o83ay%z*F+WB45{^;vf0roqjMy*FfJquL)wgdMG{l7nz#DN5{L@z8Yzgl=8No{f64pfet zL+IBD)Nh5U7k9_Q)3&4$T0B$C+N?jA8t>#TnIW!M3A>m(bDW>yslpeOXB_+XU&b|?_>8&)mcS=-Tle4Kv$P<3Ur zuc{f-M>#$}!`!wJ)69bu|YAyl;&ApgF&NWQOZ<^--bYC_g03!c{eBO=ONjs66ecN;3933wZv9eGzr>nUtBn z^uc=%zU_6)4LNdZw59p)QCISiuhXL3P+IzY!K{F=YgM2^jGl$B^X0%d?4SE_Ubf8-Iq&>W+;PkdZ#-y`k11|XOD(2 z3H-Y-Zww|U2yvlSar#-{?a6u&_BhD*0y*eV8|<&>#EuA|N&+IbWlMS9M%%#EkB(|S z9$ka*cb$Ei122cHnLMFXeh3cfYL+!rUUBpqLp(s#<+e1rUu2iAg@Q3WTwBJ`S~23H z)zSs)efSo5yv`qww4F`_=3?JZtM`NIr- zNLU*!KKmUgR{`RtjXRQTM>#kug< zl*;FF+cdiRAT7kAQS!ZT-*A(u?kh!@UVOXZB=Oz&t9d8#DI>qVs4%y}yqxHjvbr{% zs_@KL(mM`A39^1OBMWizB*-Pjtlg*|w@vVD+@zP7-iTJ?0jYRxG5?B$Fe4n2|305V^4QXnRd7 z8#1(eyE5D={co=-w;3B3xE6}QHtZRd%5@%VoDpV*qxp}g4L2N^$ihk@-ZJE z#esRVXmOz&J~aD>TlvMu=Hk3=i+|x(&3Ms%CQ#IpHoIUIC;H=nS-eUf`J6n?Rv&%x zyPOq%9IM3V|Jkf#lRDw}Gnm{R_KZMWd`p9j==^TA);zN^MaS&GKd;2;OF^?-WL*4b;0aCd{7K*dXoh>LpO1cSTOl; zDzsXska{$6>gNdA`wQ(wEI@5wIxct~5zY#`Jx%9&)q`@`0~=nRyBBZ5TKAJBGyZ`s zRC#YVI`X+9c|Y}z+??LON)=dEPhMQp^=A{BCZ!r8bz&|W#8IAX)!RuKlHH=*QrcrQX9q_AMKqT>bE;5vH9U*UFw~reE7P4# zzFoKpndW@g3T+_2SKRo8Q{D#)jk!!Hd%8e7U$4(Vdt+l#IMZM$3}^m{QmydZXyj%X zM^c$ekhxk1UP{}HNXDH7XOZ+ZX%33%ERI=lra{;Gt{-7<#+nazNDKqY0;PLjgeHpH zM+mH571z+1L-$GFcG2j!=2a7thnpNA6xmqvCv&a9SeVo6hi%BLq>bKZp9yS5Np|%F z7ey367+(cc+Z4J&A_rDLff`}}(fSe2IvMjh<=61%s=?Et(E592{Z`Ys!Gr%8=WTaE z!F0rke;F)^GoBvRbZycE0?F6BWo`zQZdhTP5SkWJUcBFynp!$g|EXs4nNNh3;i&t` zqIY@0CE>LNF4G~9x$E@lro&-toBllZmsRoe8^~ID#CzD#4qi>)xmmLsNRf3kqg0tC z`d#?N!ttwt7gn&@#G!ef*B+6$=8$vXVL|$pYUbh9@?3hPWiQ3W_`z7)t0s#~y%~@F zW4*SI(zmRn?~%wkBoJ#$pirvX51Q_GZx{UF$~tCS8Kmkud%DD4{41Y58z$g%Ect*T zch3vg^lP!=1xbHTXF&R{UjLn6`7yEv)pv0a@iTTnWYkX>jkfLemAk6%dS@(+E54J5 z_C#~mG-f;0s6KCd83DxqRh^3USXRgjZe8X80dkGedI6EI=J9rKk|;@6QTL9q2Tpe# zRmCOQr>~CJr*OIm&E@n7E^4=jl2Wy*jv@v96=W6|UW1fI==i=HRcK1v+BC))IKz%H zH_4Afcci$uib;@-*bQ-lmmtx>GAjZ{QH{?f0A+`~D8Zir?!|AJP5Y7e3y? zZ6pEm8V3A5qeqmtpV@yf@T4rxPOwgFTIu4T6_KmSXPID#Y&Q> zuq+_yFZgP7)vU8CQa)@2Asy-@!R3wa}KftL=}E|K*x;d;5|}VaH}n zMT*({t(0<|hTekdAiDZB$_+Q*!**=L*0p%^O%z4H5Ae`&;f-+FBe7+AY0U*9i*s7r zN_(zyBQAUsu1UAGN!&O>@3*A~AlCV`dl&5C8@f_NTH*)SCsxy^=Ox$KF$q@y9#`7` z0FlpL+hbsvK3GGP{jT0*G#}P=!%hM2ivSPKI}Z&pLVS%Xu~*AeR6)3#6n^2^DPaNqMvI)R^wmPDrx6{g#{>D?l=4*xlk z7g)ww5@N*ieSv*Nz$Nn3vGCCn@f>OuDxs zOY=)anq@c`EwGb@o|yW)WOP=|TQ&r?49~5{+_({*CJw3n`1J5zvB_1d7JdO{m0KQS zO7gW-{6@gK;Rbqn(m?=}?>dU6nxI8#DS>9QUYu~0h0>VRR)QBs93r~zX^2vEA6yL> zZh+Sl7Mo#~a8&CUv{ticmq|B72lRULYgK*IKZ0CF7i`V{RCS!Dgz2BJ^n05?o&HZm zI|y>$Oto0imE4+zaRxm`bYyH@7uGuj)DcoQVs^WO200SI^T;q%TS+&T=)4B5%OWJ? z{WH#Sw4}Mv@M>B8r=(f}bOjQ2X1C{X`1KG7MbA-1>#wEs&D=?L^I|*rSMw<3udQ5* z0TjShwuR;Jz~xxdc8b2p%fh=H4UbpA z0_19eumsx#b98wZI*Ty@n34x)SQYYue3vojtGjRlcX@HW92|A2j~@DjeKUTwv0p4? zkx)y(vJo5Lxz2cNm_TFl-a!hFu>hZRUOqu~2)^DCUXlD_NLg*N@8qQQ%J*hX$seph zvQY%AyU777TWE0*UjBopiCBAIAKJTwrlS+ipzpA0p#SxxGk@>INOt5Qxu6r<#C71d zMqBiWefh?TigM{M0jYpLJ@$AihVWLk;OxY?pU9(_sfZqzle-pMHSEb5nwyfqDKsitIZCC=UeH5BeG{STYmy?ZshrU5Qtv=pAt>DV%S}e~i z4wUWX-HTAs%fz?X-%R`P5HV5`7|lz65@`)L@QpvX+wBUY&~>)_-|%hrQJm(WS7(<> zg*MMB?~w5%L-b;)LW6~}s{fjYW)5!dqu{Bs8*tB`Vy4MVZ`LVzs)LT4#6JpXz(zk0 zla%YMw)+Ng!SS-@7>e%!;wehZf#ni0?m4#P2=~DlAfT}fsM`+M`4i6`dc9ELS}oIY zJi*()gi@V!C&l8q3Ic$Y1IP`)EsuzER#>6Evlz@@+2YyJ&~!2Kp)TbUUX5!LKAU}K zvhp0zzBdj(N4y5y*d|_5gV~C2VF>#uY;JhPDHO3$wgfQpwEnZ(OLo;WO%81%tAy?y zuVHiCpJR&!Rym&#PH?HhqdosCW%HmAztV=+ON?NP7iyWm)<|-eQXM6W7X-BI2d3Is zo-zK$!>r=YmaJU6O&KW=FDBSi^@XcD+x5Po1 zr^PGuO{Ml%xOQ!zxy`qqpRpP^$wF;hs#q&{+roE2g%VZ+UkGb|D!i|*a&xZlM%U>#1R`Pu2D2Voq@x=1+NUFRA7Hf z)wC}mzY0XNJhC4(wHACG?_Cl7989iaTFzM8Mv6wJ>i!Z;0qnMPA~JOH?;9XE(YTvN zQCPL4HgXaW$^|vCgMAMu|GoxfB&e*J{a@77Mrg~^evv@ae$o4#=J!l|BzU*XX%dH= z>q4e2S3omqj@8Vb(_law{K)`e*(FK+c?v2M;UogW$9mPcn*14;OJ!bzQIrrjs6@qH zfQEDU~*JZ#oZ0 zVZB2Bn;v*1`B4=xZ|J};22r%auMfnY*D|Hw=P2DLV8@&oF~OcRmO7W}Sw~e$KrA1( zr-GaJI3eKxg>*12@%=IC-YH7a93lhXj)c#e-duT`3~63#0eY^$qn`*_)^v@gmHtB- zjeDz%62FS0K{D@=$_KA!w+sAfr$K794^R|ddt!{w{KI5~9|G$D8f4cmBti1FbwA9Z zZM$MF7JSL~P6FxlI86qM)FZFOyBH}WIIge^Qx#ngbO7e=g5hX(!J4#RCOFIBUyjx1 z*%SpeGyW4bdWu}RCOw_CAY_14_$a}og`6gY&!Cu3V8T?awhD`e>kzKc2aIpz?Ku49 zB|}gXV(=W7P<@57R*JyTLf)y0bnowp@A~{6r88QgUC7hfCMaad+q%JI?%u);^sTt3 ziM_}#3q8k+JdiI2UaK8?XH~EY=URmgDgq6qeJ2})R9h07#DJ))5~~o~o~jz_yM0%| zF#4ONIreSyoRy(|0}Zy2s^Sb5Xna>D%Mf_yfp7K;g|- zURYtPR7lLhw8dCu5DM*l`n{9JNk%EZRM zH7RVM@ak?@Iayos$=a4Qtn$_>Q-Ea%IzCkV|tui?s>uRMrzh@#wo3X zPtA%~8btEE5A>Jau65Ikky=)6*~8>l!^W}0XRh`6Z3MRp`7h#C@)~T)fEZD3UQAG* z;3M@8yw0@^J7g9Zcj}<}o^U8YmJ}o)NC;JQppFtQfBMzABMKKc3?g z$GyW&QL-EliDP}$giPw%2kDDUY{5|(I!DaEoG!#Ny))Ecr3FhIR>jMJF&7modf>S+ z(e)dKajIK{+c)mrYcVewj8puOd2TFT6!TwjGu_2Udg7Eoc@^L^FP(QM0_W2uMD8S}W(zBD z`-Z3ZcCZbB0=|tNkQO^E7^19Y)UHgL?LX$z(_*qyJ0VAMBx^kzJ3L zM973e{DBR=i;%!j%wYy9(#7j{6}PzVM&X`sQ{;_?Z7Fb^2nyWMQ6$ zn_H&99&PN0-L%XIh9_{Dx;vR#X$jc<<>}x{GlAx@Ms&T7sr9&?$!Kh|*|MT7|Er6D z&;|P#s$Oa#@s5(Ud&O-%-qP3Gp(7_(xTjCN4D<&+4j$aH{0`!VU+RqCO7V$;^vb_U zb`6M369mGTHtlaqW!G^)9wv7H(+7QG*U%bw)gxsFW8WxSR0JYhX=l+gw(=xJ=Q%)k@Gx)nErz0#8_bxJ)l>!aV!nSxDI1EZ_L(-qQ0F}yGqmm!MV z3Tal{ZhvolR;c|&9C_}uR@gi5on7b1ve5gpV204%v>i9;)3svgh3NuqZvol42@Mo;A2+uVs@gq^x!O&}7-izQ7{Y}Kjd|G>N)GQ&4fyaSE~AdU zL`1Bopf^Lda~>2YVzJK>^tAp;mW;1U)|Oo)g?alUq|UkhqDv8fm@glkpEkTaeV6q| zT+NG~JdU7b!dvy4+MMW`N9RCFAti^UJdenh={w^<{sH0oZaC3=9d-E>w^*s*H8LFgbpZM7K^Ka;*N09;&-VcZ+K(=m=f&)0H~K(Y6tX=fNgd|a+F(ypBdsk0EtPdAV?!D>xd*B*b) zo&{gdp8XQuWyxlHJU&?bS;qJt5s?*(#%=~GUm|+KHU^j3WLc5Wp;>ZoysbzWFERk) zTKo9N`Wb8b`26Ul4;9%+THxnFIq?Wdv+WFS$@T0C7fM+6@g%vA?#smEE)=?lJ8!lTvX$^pAuN*3QD)2L}kf{*u&48+RE^tY1!K$ z5L+cosTR#3-@}HNo}e*09vMu(4D^XUe%&c4hgS!@2T|rs+S9YRbR~Tx?Zh40#Vx!_ zdqK-?(M`!1hja8*Y7U&27n~O0nylu(R&u?dp{-`O#(}4f>qV{Eq!TxJ+QqHQjF6a_ zrI+0u!Nhb}`ebhMX3F4*qd#rz0X5~7+tFu8NV6to-J#$^JAtW?MCVW(;_Fnl>RMy7 zV%}}iQIJv`Vqn0k0I7Sc1&DsLu{|T}ECz6ByPpJ5e+vomPUlh&u;G>)2g}dLp$}3l zUnHWXp zkns;p?`2W=)mo-XReev3P{8=k<1n6aZ9=~f_iN7wVLzma-Xh?~_ReYDwRQ6-brX^w zWvjE#bgyJquK)hUNzlVj#J~eIT+J+)K@I zFW%cYkhzL-_;Q+{Wuu6E`MXBsNM)%fEr<2@@mv@4-fZuVl~MvYqV?WG%n5DJQ9>MN z70YX`%*0>1-=Uhkty-Xg4REL?Lk(dDN5Me($7hs~KJny_LT2_%@4I9Nf5$4qgUDj% zbXJFll&HRxN>~L}=!jnSmf1!|x@>_kjrU(jWwnN#JK?s*Hv@m1#r3)#hKyPb-oV^_SncoUM1V<7W^{fp z?nOo(yJhykF;DVjs07Ddse1zZw~0=7H`RGJuQB`3QuD3~>%1lE7c$2qP6*;}?^z8i zvJ!7wRp!ricSdtU5?&TZaKqpB&Vlr1?wniE*p3TOQ8PD@Hn!(a3_Ul*5mEAk5t1k=F+Usa1&=w{MUQ z6fsNmtR^3o$j(t7XCk`G``5p)cO6PvQ8rOd#Qhv3A{(lWoAX)N$I+&QFx2wZN+jcV z>4^(?6<^&WqDyh;wi>gRS9=*e`#9Q<7ks$^#vNW|+;eN$H4*dlSQn^3& zfMYF`kF^jDH=Wt{mv<6Us#g?#h3#o!v0*U2E=!J`dKPMa8_QUTftom2w z_i@hp`4X4OD~9%&WYNLijB5+>Z}n_J!tBLTQ}8xdc^GJ4EA?SmzzZVFCXN8PJ4J3@en9E}#)5yJ*1D7=(Ho zg2c9}w(%OeDP>s?+&Uf35}?Z$3IK>ZTn=x8FV*v?MODHBX>D@K2-7Q~4W5*Qt5YS`C;EdpYW&Tz6_j1gvi& zf6MP*Kh_EIH;C?HW+%8OG&H``&ZIl?YqFbGN>dxic^a_T1@%DH8xa(Qwd6>Fq2#0Z zSjuegTe3=2AgUf@aV*WBhrGm(NY(32HUM*U`qsXf$$LnK4_KAH9NzDzw9Iw>W65j3 z_*q2<7h@Z$$ICi246?UXItA_LmpYG+R1dVgk}`i4Lb^C5kd)xA2}p}7Y!zIv-i%;WF==M^8#xJOQT|iD1IS8d2yF58ul#ANKiJ8>O=kE{ zhpqlar2T-VES=ZIXBejaeQg?Gr30_D+P2mBtn0GjcyMAL{6hDkv*{ZQquu>io*solz6S9+{6>VJK^~r z0!K5#u4_Tq%fxSVO35v9w zy<0&xaQ5+$N-rZKHfyg_ir06hv(1Pt%COK=2Y2>etFzCKk?Omu$pm>^slC8&|l43KdsHG;z zZr501mHlG>nSZt-w(XGg|K4^c%P74Y@prO5!b@il4l{bhgSTByBz3E*qbRN* z8@>Wc&!=u%^-eKRVb_l4Jr_sX)&(D)sqo>U^}T4_Z+owB&3|Wp08)1&T9V32-u6;E zxN(u(%>g%b?tE^9rL1hwsCQ%u4Ip;z^GR8oKWnZ_let#)_ljgM@%~8>GQ*$d&Tjyn zY3*3ZVD@XrlsmRK5yajp*YA5!lD&WvI!C3&PUovc<9Wv6DafNqqIT6wt6Rcdkek2$ z%p=Y~!K|<{29{-i&=c{*dccjc9WvdZ!-;&yd2mUC?tOBWXfYmXFiuxqKAPIeqTKY; znd}UI>7Z&2zjN*{7YG2r#^C)K$9+F@fI{a#s?Q&ds21dOs%EGUe~N_^j_9}AT)u9} z+2rxg3iNQigA6^l2)OjGtjc`bqgBz=P`Vnh^l{mB4a+t1t|`%V!u0aWVLUHpD6I4= zWaztKcvW%c1GV&NenDfPgDxZhud5|LZo|V}%0OsLc0PWono@JL`MPQZ++a$fC-)54 z*syjoa4JSOogd@gjW?dFr=TlWk^*#A!QWqhsrt~p+hn`5bhEIE{gEFtJ(2A&CLC~Z zOfjj}r>q6MVk_p_=)*R~Bl*^_5Ywc%w##1F5=QE&G}9+E;=w=RYGb5;Rny0v zQltxXr%@7xJ#c@C(xPOE7Tqzg>)<~#vp5;}47+czm^4CuU5C8?^O?|%I<}X-jhRI% zH#J)2c2}|I4t<-$l>~7V-R8_R-Or|5DT%0?jwOn^rHKzYC0L@JI+C6_*sLxADf&0H zxk?hbHrDE(JAP{oK4u^e7IaSU)Xw5edWv-HJk6g!B5TF?6l%pdreF_<`|DMIf7bRw z?YX>}*_OJbyR3;{!fhwB%zyot zX)b8`T|J1)D!QD4yR3-c2avVwnmx@uPMfzDEa9HDV|nYAaOxWbVVE7+q^EZjk{6iN zTcypKz6KOh+LEEl!zjCwGWqZb@Vn(h+i5F0W}$CV!ljAaLC!~5BVy!({_JvG=z(45ZZ(71|TIoufdxC_}(XC^`kB(dbtAfTQO+T*@J?f#FS*o0{4jt z8jG1zzlIWM6-8!aKYG6%_lPsIDE!lDEAA;{f2OG+pG~JB#2BbxKX=eC@n*RK*^`qy zBJ&te{xoR4Lam_p$x}B;JK{1MG1J~dJmiEjCwChs_w1%O73yr-dy~?Db<%xGc-iGP z&N>tSBJ?vFq$yTU=f8~_d##l$ntL+2!bu>xa?jxk#c$JeR?*#MGhrfF*Ych818o6X zm`l!6vTqaB$Fh6nDcSXx%2?yVkG4_it^u4Y^K)}0kT6#wB zK*JzasdH?4_RJ5h?*;!+yUA)DTqJV zBb9ChTJiy=T7j0w;>atJ$CE|3w{+5K?S>HVbZ`L9ZK&8)enHX%_5wCGZKkFU+;hLJy38`hXfUf!X}+Bxdz4D6QHi&hx8KzD z#EHbA7f(`h9y?L@a1dQc?@2gWaemxl`NVdv;@t20_&0pC6lD`6AL{MgZq@gBcNz-~$ynA#p5E|0<&Zmqvxa1i9eo^S(fMO)yxG%13CGFz%BTtz8* zVJ{hZi9WbULi-JK^`AYqk8x^ym}m*yKUqLRtZN zCxjm!*mY;o@ayUHD`p!)=C4+@QNMD1Mq-D*$YrN-_Cr#LGmq1o`KSw%OAN%$M1!6SuDiZ5iRd*)9A&7 zEf^2|16xxvC<6|dSLpqNja6+VE!JF1x%EfkWu$w&xR^XsiH4{d*Qy5BClkOK0Fay} zYKzsFXZ>r-F`xFp7dvlokzKlQ5i8eO9hd8s-Z49qg?JvQb_F+?>9d8~tn7GApeXrX z^j>f1tmt5b+qS1P`nnS1O_OzlH^+OOfI~ZlqkCq;)`(yH%%J^zn!qtyqAN$!%&Yfe zIei6#uT!F#J$2G;_Mb>ZPpzjKLBL_ynGHD3i(Zv8G?a^y#YkNE7VtXA7?iqIcbIFl zm2Q568&cAu9w&)MQqqh)W^+jLoI8HXhS*-D|He0?>y)d6cP3_1@=3r;M9flZHv> ze>=Hqz|j&~f<-#r=L^U~1EKNR&wzgGem_G2?PB5I1-1s>wEndFDv?NZD~+~d1w*=E zFvsR%+wfGap?!`NOXO)vapd{oL_3d>8E1}HG?c6w|9QBU_jGoe^K_Pf=`)O~Gi6yl zIpZvj6GwtAGJ@bb>i%Z{{oqF`d8;@gtJy_$yTLA~qAa(2S4Pv|apWlEr57wAu#1!RS5r2zXv)HmC8umhTwhiJ$nWO9WON?`TNbBF# zaWp=l%`<8OUx2=X5weMKy8^2zFudl&-RIvLmvg+dqU_A}dl4OU!-J%L@NOlvCxYZ! zz-rzi0u_{9fd0M(-?q}POQ_-u!1P6`t~f;wKpQR@rYN3MHB zmOb4oud$@IHfvaVxZbo7a^cMMd|YcnuvVt;X9(uia>)v`LP;Om%dEZP6{vWUE=f`xC4p|b zvKzouxg5T?)N+^bpRi~~Rf-9WK1Ru;RPMVq z>(wDz@rx2;1&npSv$9Q%<<6w$XboCp7M-LqjU5l&6kuGE;gEAdOVY+`bTk+kf zxFle)Ksxy5m2_}j#|KN%a**r|ei2I&9pb5_sd~G7;R@76!xYbj&u`gZsLUs)D5;>? z`v(s7nl15o%&W-WFY^K$6yR-G<{w>PA(W{g&eNWkJX(!hJN%7ZAwV{9SM@MqnvzB7 zl21(?5uYeobl;7#?{6Uz@@SQWg&v=2mlTpj>v(_Gr3!6>G=9wRh}OG#=etDX@0ef4 z4BNMZgN&wAu$fr1>XjbrWXsmq-SCgl4(K5H5(TLs|8wwu4qlV@JP0ibu~J_spj2kos4y-D}kI~nF;*7nAL8uXp`o%W{+X+CcG3GEYq3ip$<6_S>&CfZ~1+am5t{Oc!;_68nHoSSWvruBsFX&efE z)T|h8e&j@#@#f((1#re}M78R7NbjNg6ZHOhz6r?M{D*9i{`<>0aY^u}xkV6ek#sn7 z+aHwG7P0X=0ItU*|Jx>kcVB3soU+ zdMg~;R5{+O7u|Gd?1(UVYEq!I*ZP3(0jlFpNW>ax()`7s`ytYS!!OswTq@sIOnJnf z9Cl?)GeLDE$TC~pThbatnr|Fq1maizsyV5Els=%WRblb+4HcN_Q`G;Fbnfv?{{I`7 z4vMnmR8FgWDkY?YGpi((N+(nft0a|Jjx)2{DJf?O6(KsP38@2{pGQTd;YNZ?)&||Uf1=!nvHd2-r*8J0HM|k?|ZvK_I3GUmwavB10jBqIlOtj z;r0mrNL^KXE8E&g^eae9wNP<3WvSg?1oh>~Ry}oT<%YQIFThz?UX^dAOmEN^90CZ1 zsU*#YeJTgD>q*6VTpOL^`S}FqP~s-(=+zzWTi2bq4KTSsbXj0m)?tjVnIu&fUjYdfa5 zIb5&&VsO5G9Nhwed*D2Pu7XAC z02c!UK>f$>m5UTi%TaWMc3sBUb z{o)}$T6h_Vky0&k|5>%>8?aqN(e|d*RpQjHTQ&7;sks;3w#l6#YRxAjut(#R7vVhz z@1wleXTa4?cEimFrH`$u$C%hERv*;I2&4$}4}?Ym!lwpwgc&j`{J3@rtD=&6L zUkE}MUd}?CoB7@y&D_aS?a^|>Yvz^R^_Y4Pi*`x8X6klDK;ZI1E5f@B^LqWVC<_p} zL55Buabu8!2wQoTQR3UA)qEo{=5(Ot3qwW^&V2`^N`|uW+0>sirf0utAiisOuqIRb zcQx-X(jaQ7ewVO!cQsnv=Ml%;le-w#-c#n@bfixFwSRl_0G_M~Qk?X2#k@?N^^1*V z;&#&Nz=`)cAz@b5Rq+>RIy0iX7hn2~8we`xCL>Yjw5EQU@w{bSZn`no(>a-2RL49I zk`q%oQJ2z&R{9?v7p_&UfsCi}Sd!?f)^AkU$T^011a|J2S0JD3dYuQREa_pFA6Uw#cWzMGBT_E(y zwNL7v>GS+7T0{=zIs!YAW(@dKR)T8ngVY%Z*@e*)R@)P;k|YN5_nwXIV86LVIfCxF zb}uRQKEz7KN}yDidV?t^$#dLvzc90$%;PF-+Bb8LhIY&;PbhFMhs^c&zOS^HmOH)u zBA%}7`L8lU3!JW8FEGHK)O;dBoa9#=NUm@_|o_ zp;u?d7XKiE<~dSpwYjJ9yG3BP5?r^G{_wBh0SS9ysrJ(<$!m+?w&1n!{^(Nk81j+J z?qA*|^tOfvKtEbAD!$f|gl6n|pVVEx*n$Y0;t2k$v)kfjiyIQ+u*E;}U8MYtIUxCb`=tGHh}1ZHC5|csd4%9vK;(9QOH{0m2D`5#^xFO`-?-x4xLEQ1$`l zxmKgw`EMmCVNu%nYl-EzkQ2I>re?YsPZZ zIMB(ULtiTr;5f~B^5}kd>eNQn>FI^m;>-MXZEX%Gjn4;|>MIoPBiqis2eFioVFLbd zW;rKfecSe1?d8QzoMe}eqPD&7sqHlzNHPS%08P6_33eP=9ztqcf3b3i?!LFg} z+h2Gtx89n4C-f;o73{g9Yfh>LWVXi z__N%>gunLH)sVFvHjU`skVd{(X!_!_=;~m>x2?OM1JwhTruUaUVSWrvP6$r!5cGdOr)!$H=6$jM==+ zyk`miX0Zd88BQW9i|+}hS1@TbS;iETr2P-TIa7bqAyix*xN`NEaO=*poo5k;)K!CT zurXR(Od=P9{SQ#RE+lRi+@n1l;GclvozLMDo@JhAi^|p&Tw%C^;pu7Pjnz1KWzCFF zYDcYQe(p)=xT1+O(A%xP#l-4zwYFlAxvTGGfYA$Dc@OK4XdU{^3t@qpiQ7|2vglJP zHHK<^RAiEI&4%MGJla`oId}8<_Y~tdNYz)NbSL@+7+-l-Uk!{J4$iBB|6`PC9z1Y> zOL_>BeKrcf^7Z(&v8^o1uHfe^zB3t3^lS6R`y)uWNn26SsnDh8e&g_K2tBag zcMH?GHhj79Rb5cYH1eJ_{_kJ?5hZR#jOG50;#|8~IY+DI)H~cj>Gv!rO90!hUKWCv z#S=c|Ft7v{pEW#47;=$@fh~UXL(1GAjw{#cVP1Cni}O>HsOptY%GpculN;|C?oEOF zln7&ZQbj+?IG<5~uC;=T9J)wTL>L@GfwWNdHpD#h`<10`Glu#>q1(w@c>T#~u$=NL zDN58P4N{*ycp`XtEB{9ioUaS}($;UF0C-1`Lcna(>xc%lFkKNSHVtF*cu!hoCOf&w zst^L*Xg(tk?HF(_Dh(Bi)zNl|6xQiI>;|(Dn_I4GLa(qN_j~*SZMX6*GLLtTWxS+k z^Q!L{BS`9v5YF@Oe~Y}dLp#>nJW)&1JiqRDG1n^c0S|I~Xz(kkNsY4$BHHgTXMBrK zi{Q3usV6{Q&*1;=Ratk)cv-gQ?mixbJ}{|}eW8Wk-WAreAKdOYZU68>wZzT1nJ|Eo zpzXw~4o&dgDjn{Kg=gas8*00D9RQX}trH?{%_JIqbHV`CCmFTXI49q7Q{PG&sM@zH zWq39`Ah;7fg8pO*yReIujxK&Mt;z#GpkNJTY-_pPyCKUbqz(hlcb#FOfjA=vg9^)l zGbS#&_V%!t00FgaG@h^#7g?GtuO`DlZ6ioOV4J|E44nRsWQRHmdr#GyDfpSE$K$uA zl3^W+4FG$aKCb@dnhDw6yP8gK-+)YINR@hvD-wZo}a#M}6Pm?I4C@)Q;ty()9AC2Q5 zBS-t6bu}5`uV)T?p?t9{F`Aa+F0{M?k}B+zP6O4uxSEdBGVJlgu@l1^ajg4tS@}mX zH;5m$gz;|iD7R0z3m;4BLt}YMt!Vo#yBL;1x+yK9E5K)!~K`#5BQENEItgr zFL*79^gBF}r%@`dy2`&41wFHck;ROY_}4?g;z*-*;^|~T{Fc{jPb zWWhR6xEj`K`iI+|p~(NKBJO;B7umww+huLl%aG4J+*@rgcFt|Ba%vlEM?Kq!mNe$b z-9sVR-N#5+|LV0dDKCr9_Nt6yBA-)P`0L4;Oz;5@&75zy8X>RXY5ycF=asXQermIx zT-!`b@)s($U}-RX^;NIDeGJR{R#tOpT7Y9%RwO?^2-b)|mBWB4XvpaW)N@uvGTqlLfwn8%RKKHD`Nn?u`Fg4tZt zbeVq)PQr-7OKvOkmxc7Vlz;cA_O}Gdt3*_O?6OVhdC}*4Lhk;4Z=Pt-BND>D^$}tv%^}AXxE02hQNG{sN)t7}?bIPfgBh-{+fx32{z!=O zLOW~ZYz8xqKOz*nf!yXsRllwNH3g(2ln<3F-{B{)7ZUuymu|64d`j5zCe2xbG#-3o z-8vRnvdKv8rwH=^uV%*6XQFVDF?qYctA*2b%DI!Sr26|G=|yY7Fk)bEd+U>V!PIR)aR>qkE3y@+kLBt{DzsITSFp(ska)U+4b82*jB&(V%dK~6uxMv zOWmbhi5~A+Oky+q<{)E$G|*kS0uJ^`I{2QABjt^f&*@y~;OKpJy*%apdPeEREg(3M zCH0!4+~N8&dc5GK%skdm=+ReFcNnLku9Jk{1RGXEe=fY$MBe~{m$(|>bG#CbfYs1kMV{&2Y5dBB6C3+Bdj_QlL!2N($`8HP~*_gC)wkZdZ z259zYyKDt2o}M>nC{11j)blLsI&3Kb>-~c0t3Bm-U4I5yrUFhpQ@fy7nBZFY5pQ-t z_Y;&hM^vvxf(vDZP(R{b1gWxq zw*ZFErqbd9 zs>chqwEXsN3R4V1Uu1L(?|Dpqp?Wf-Wb$CAY8y921b|0UguU?Fpw05_13+yDy;?tt z?Dag3BbctUqVNE@rTEULKxE9!nIC#p#s2K_0O@NWGc<~(f#e>bHmslOXi-DB-icW<`adkbFVnA4|Twe9#zO#uau#?M}J5Ud{qCQ z{b2$PJ38~uvTj1n12X#Ku^UHMdSB+*7t^Ng2D8`e@c+d@im-RA^q9KN_EmbT^L>%v zr8ng@ZdqDx2uRQIuTGIN-IpprH~DBT#CLz%Ed|r#PvERbXM^m1ktc8EU4+HEM;Cy{ zb-%0+?Ax($2i;z(HPl$*UvQnBf=M!{KvclEx!mLGAnjpL_qFU?YA^K>Q4wVKE zpE&z1(Q5>-C>Qb2c8z%&60jB?yaU@iL#_i7rB21KSolWF%uzYc33(_D3#VVuFBe z2l`NZxbpHzq^?)pAt77azI6**+0J~^6u7=4AXeu){2DWW*t~#0CgQF?+p`Pbyx2lF zo-$V98^Y*UBH_M7vBD(w))qif37UnaZ!0uzt4%2I^TFN>AA2nUKyxZSmvnQ*{8Ni$ za69lL3nma+Bu%ehxgTQVeS4u@Y>KnPVH?_tuL&zR9UIM9tTHHmk@R(gY(Nj;6Jy=G zV|$VV{?|ozHZ*sGw}ZsbRcSHZ&vV-*Al5y?*H-uFfVNW@P~6$ z5rV+=I9cJ=Nx#U0ev7$K)0thj3{QeHDOWeP&x~ylgw>QF^ zspe{eb{x!Ns9*5+`Hc-#7rm22@37ya8BIDv5c2!oZ+gNTky#}8wjgw|ja33`;lGN- zHob9;#Vin**2e0pQmJVu-v2?v2;8+T@K4u%4Ipa82c=*j(QYoFc!((HSp;8zSH$J3 z@J0w!OFbB+PIPpVlial^Y8d^Jg(dBx95Ks*m-xinro&?cv@*O<>jHBA6HXrB{f+1d z3ub>hUqnSJJ#DObYCcP*+L#_G+NHCb6ZMcpx({E58p7rP71v&aQI1mUSOL^OXD>c0 z5fpgFI_$j)=!QnleB#i^M<@vaJ2uy#vjWg%e%!~Byoo>#2u{^loI^bWRScA96wK?% z`VyhOK0!>jr7hnVypJ{ef7*pWz%4R*wa1g+U}4uxpbl@mW)i9au(kIpIKwaj<9jw; zsWEqOk)cK-+Q2NE0-Ez(c+A!}F*mm}sg6V!pO5HE+-;Y+B^c1nk({*o7~ zw}&H})+}h$Z9*|y>g2M|cXq8ae&UGd`7LP!yNf?Im(RR~K9PY<1`kA*Wpbj1bfie4 zA0`BG^FdBjFhyg2NQPy=sja?3yUtu+3juonS(Q754f^jt2_pl~Pig%0kIw-&V8y#R zocVaa*9q=^ni~@vI6nVux?|QxR#uxlhSx1BWj|J)58HSf-;{B$rr@t*1N0|-dq=1; z9{&B}k0XLU**Zxh)IUDcoDTbjDw2)^1XQzYXy@^~Kf zox*Qj%nefN z1@O7nGfvQx*y_IQah&Z;%$S$3!hIuG&co+rNb+JXAKPJVm}H+n5b1O5=Yh8eYA^T{ z!Ji<8fyk%nEBF|{oX+{Y`-SDdgp;T5SZt*YrwjMG8oZ9;Cxip-kwMDBUx-zUT`a-T zO>R4rL_X;ez}R_wUENhY`7co<#|wCy)WsUJ=h0s&d)*aycs0)c2n`(;xQy68$Z|&O zB_-{oR^pDOAA(VV9Xiyu4mmE?vSNA-r zTKBT(EpUZ;W5jsqu=wvqn9Jj&i0z@z8vBxfBek=7b-?wLXGB$SIb#3BYdAO>>ac$a zy=mMp!Y{OoK#O~q#ymP{=PUmW;)O3OspHfCT)?KeVfex_j7kAFbp?t)BNoV%l>s}rB;U0 zS|1^(xiK=t4m>|^3^Ed|(g15k_O{`S(%H9h7M=8gT=n3hiz)Wx*%-D0!eQN z8`DK$1S6j-Gaj2g(fF#lDvWBVexfnK4%`ELB0rntE9q*!{?{K5$`=^C^~Q@eUsLae z-l@~8ZEr{T!c{HMeZ#hO{=$1i(N$EGpr$S+BxLNCHp~DC|BIK{#UBg(>f4mmpB*Y) zS{*0{ls?T@f{qVS&a{16V={cBW&~mlD5g)@ExjB@ z8x-0(p;m*=zxJya7E=%XrMw4S94B-sLC@h+n>osZ$C;7s5azG9fJ|6qn!nlYlk zi0oQ1s@U{NeWAj4=dpv%p4CNN45@oGQ!ewtG?n64uag)KT;lE!R`%6|*n2XUbc@1E z^|?7ekUfkz+GpL@IqHV;tC};@qAd~9en9EOeFA62avKTuoD;lIZ~sj9bX)D?3acZB zm$$uv%L#m9#Msf1>hW_}P?US%J!kazp-(D!e{B~0cdW)XMdtF-O*sQFX;hkiyt~#m ziloxq#luMX{Gpo-!B_Yrf@{cdjKCd3oz{E$l7FHD{`@Y6UAVIu;ZR2OeJ0HP8>&DG zMk-K)Jx+n&v`a4ERI1VkM_a*6gwOXwIc}S4>$lY2wLHB$Mg#v4OTAHiIT9#NXwC9g zwO6G~kMwMXSzy&K+l+P2%nJ8T*yG?EQoN zaR%6gheo^j2o8j}+^OvGnV1TzmlJ1o|9Uehj)hJgr-o&dE|;m7&gx|#6LPY9v*n%% zyXwxGt=`^BUKL#>7Mv~3Q7tZ1kb@33^6iVf%X|+SAj^b2g~`?Prz*cJs*gOE?1g_g z)Y*0r)j9CPKs4*em|~!w zZhmNO{kFXbp)KRoP3@mo6)o)FwkizeyC?XQ^ZFu4+|@({*fQQ?T|mZ5cpMn^{ZQLh zPsZD1<&$6s@FYt^qS&0@nXC|GEjCxS!g!p|%Gp<~p@tk?AfPk{gnQ%v8 zOh-HDVdq-fZ?5D5&enLs5g;k>zlcyv0J*w%E+|6cxn*33@ z6M3~#{J=3O_sjd(cf#IrEn%L2VBh+8;F&G-P4WKk#TRq=;!I1Z+2-T6 z4Ni#Dq6^iyu=^qi;A8=+^pY`|h(vlbrX!WA6tE_OtHT$=dG`}N@h`dm!AY<(p55|# zv7+#f&3r~T#r0D4iKVy0NsQ|W64yvE{q4g8;##lQi#%WAM%a|!S{S~`V#CVj*JMU* zL4=c61lRXH{X!m-ThZCEH;Lma|)hRt7(SxU|@re-j{Vx&C2!Vx{%RuXU`XgrvS z1MI$w>h^{L(xbGbw3*I!ioqTApl}HbaWzqg!{RCoo=J=c7w}NhqFn*Jy|)zpfO(Ku z>~k%P@b--=|2)rw2xVN{S~7BzydEGXiM0L~bphNSmI;&SF+1hd5qbboGAa#bGw3nH z5VKK1!A{YY`bTaL1Jm4#&X~G6nD#ck`7^82F7Be@G`ejjQYj^(9MdqA@#yBowAal< z`=bVf4$5~PDcH7e$zabR5;o|cmD^gzEtQn2Y~K8*>H8;I$vIOqut~!~_%B-QQ&94P zDQcK`6gmpFP=S-`NYvb;KA(NKU#r`9iVjxG1Ja> z3KYZm`E;r#7rtj~t{xxXsCrmtXd}a4yET*Glyqj(x+6x3Hg&sT;{#hg$M7Em_mU(9 z;;{<_NiSG8co9_OR@_H7uo3P0FcMPH9O~wL2IZ}^29u+>?hxB+TH-sK5Z{A3(vmHA zg=P-4*466HOmDVN>gXQL(x1gAu10kmx0fe3%sPRlhm!X~!fIQ|tH4uit!EcQz>!wJ z6AHQ0k9!K~e)$6V9ubGk7w-m)!uNxiWa>Xr}SYI}F_9bxg zK*fPEcg*<%YwIr-8MHI5JmZ%pK9{{~z{|nXWm8U>STh8xK5qDPcLcT?afT+TonT^9 zc?5LQoR4|DKaOb{(W$teNsX<;5S%Q%X%A9q)DftIi&j$2w!kyw`Lay7Q>1ql0#?|s_v zH&jrsTuLHKW}9ULMgaeJ?Z#7k#5@u^Km-u6NV z!jkzG8a{GZg^ju7`*Qlm@4G)9v_YU?Es0x0M#aZIg0Xs{iVMX3&Zq1Tu1i!8CgIyK6GK_*S3b z(SIcvFUW;Icy<=co<38PV(pgLLBBJCbo&_>cB(J~EG*s8c??Dg*`)r3&83}LS9S_a zhx%8SW{<#uF6y78uMKo56HQ;T)q-j>m1g=h4?=qQm_EuJ9@B-qd6JV8(?QQTBl5j> zs)#^nr4}9}fgmH16OfeDgFBm%VeEFQLN=lQf&DP8-;8-*eRHl`SUzO5Haw1l9)pL| zt{*mhs77B4a@I7tj{i5aro0F;-?k+!AT+F@6fEc?Av1t+s3A#=4&SG6^%&+;xd@IDr;C|p+74+YfF zTTk%Hv6+^V2jKhO*H7sG81U)t@CmgN&q)98kMGGT|2*+T^c=j#^OESo5F)owb?7Up z>~|8O-HEb3lSK6&yhFNg49&>t^f}^x%nSklX?HA)2u7=d$_#imgCLG-1nq3`9zkC| zEJ_BfmGNvPDYcK?7ploO;0*s1iX?8e*`2YrEtCn zSa}E%w-QnwBUkHX9ax`OPQ0u@uN6xd<~1UYdQQJPQq|dL)FeRP_|U-ZfSCRKW5@#h ziS3M9gEqacY(?S@X`N%NEY`JGnXyR@i}8>pgzKomzMv zdFwpd9XbzMXb{ zAnxKk!`7w>HHbL2#`f-OJvOHLj9yHdvD@E}<7Dc*;}!ES9dSQFv;vqyk(WMKvwz`-flK}0umAN9g-dlY z*(}!J)vKX?#B4#!nx+weZ(VR_x?ZoEWQE*tk~qze(l6;HPRNkHvT2+am03wc6_= z7L7cMJG`LRrRJ`okOA-cnEj%vqFwG|mnxZzyEL<+v5(od8Q@wt4{MkRUcVs9&ij{@ z{v5W=_m}pQ>;*0R3)Tl3jIa<(8Ra|7zfv(a4y$%B>Fo}`0siGW=v<6t1wq<>3ewT3= zp|Jt3g}bhIaS+hSUbZ&bh?mZ3uKuDf zV*K_yp7ZV0AK#YLKSFcb zKU{JIS+OG20le8OlL>*n5a3w5Gc#esAi7(tJ{rlqSK$B!PH$PP5nj$&QuKOt}=5PcG+ITlR@5~=KPR6-}S}^ z()JOo?%-YzwTB7s!A6q5*>zG(M>+Zq@6&vZjHTt#UwP(sEP8^v?QQ!Q!`{OHI*K%v zzbd58v(teI$5tZh$1499mFk$=oYI0&=bidv1fzmBAczFrUmW4=9ro^4^{>wE!hOhDX%MzRunCh|2dl1O9UwCwsF>Y zB6h65iwy0FUd_`?_icaq7nDN8aLkyIi(BSz^&7{}|d9=KR}rk7$2x9Rk}Z$ZaJoa@=q1EljlPI@qzrL%5ud z*LW84^q6JTDUd>OrK6RyHPxnMHZPuZe||`v{NR}KQwCpjSd`vw_UNMN3Adt<;cn3p zSy|{EO)}6x=eIDA+2zB6j7RSkB&|oVgv3W3MbQTu5IUnWdO0~SrLTrDHdlkP+;{PMU6xYVg?5wrLu##}KSz#G#vUYLFvl#n9MB?WMRtR;vp* zkyf5?EvI-)?z6|n3L&A^|H?imwt*g@BRf4rA&jiSMP%(t?Pgl0MqRU$B0#8*J@xp059}e%gIy#-(Tovf#lOR16xsQ|$+MUXfZ;f417|_`=u# zS;r0B2#ephK|P5TpnD!~^d@tce^@nelisc!aCRIAzv{L$m6_)LunFh-32r-MnzmtUN&$1b$^q}S{g`|}dGC1LL3MjEl^{Jbg-+vP2B6s~R33fp%asvP=RTsMxT5OjCvh)V&U|ABnHN$2;!sYbF%*!q1sMh4*muxRl9NRMA}PGwJOPc#5)edPn{wYYQ^hqx*eOPKM2L= zP01LJSP)G9*v2&MfBnBqH0{1{`u3#Yp3f%NAcZe3_+Uy5S0N;?ZiW@f-nJqvd2W^( z=M7aG`|925Y^m7}fBGzJ^2>W!RP(@l`7B?(!_mIaLDi`aKwMZ3Yox!94eH#_5Fe2a z5HhKjpOd;5%jlJt!B2)z?a38w1DNjbzy0xwAUV7;KQ@*c-OO~pM$s9J_>U9Ny(<0m zuCor9*|(4Jq#YH8N}9-^pS{=BxGVHqS&~>fb*CG4*n6P07j7SikpEp zQIJN2Vd*dTY7lk73SpGU zPRPIR$mn3jp}gg%kWwpSSZVy_&AZ3di4hoq@*0!vefbD{n3qPy8i7x4-xi7^By9}o zJ)coVZ}oo=^5AGWKA?+oR-pgf#*2GMBdetN7qtE$I6f`H(gVRq?rfmv4ZL+ONnaVn zWy=k@|N4bp5!pCMLcq{ll~7sav#jjRJJh~Ux&pWQ=&_KujRN~vau^}}W`v`9vMsl= z23-oiTq-J7?X}4o&@$e)@Z;|Gb7lo^JAW-Vb#{xcu)Y;1Sxh{cjPaVfQ0P3W05Y3} zVB`VT>=|8pxr;4q`>p}Kt6#jHdr1jqkIa4Qli*u_;K>t|nJ_(R=(MVZ_Nx5CP9_YF zV0}8OBSX&bl583>l^B-K!V=H5#QcI^zBmIL!x}2%o&Mg!>*b4Zi5F+^2ct)-2T*C_VAmZwL;_D~|U$0unBX;8MubV+6Uq`Uf)zofBKDCm6;kK7WV^J(9Fk z*>^dmcZ}xIYKl^VB#}Uv^`4Tk)p~zX*HTdVD4`9+?w_GV?J4jyijX8ISh*F^U^sB% zO?w6f-S$Af9hViow}pN*K~4h{mcbxV))HHK@Yd~JT+pM!uPqc~Hu>4+Livs_$4i?~ zi)T!^K+ppA_@IpnGj53f_4&o`C4uJg=6Q7nKaH69?uezHtF1&if= zF!{AK%R*n|Hg3!8M^!_+aWjuV#ce*(LF>Y=fm6j7@#tju?GKP}6d}Htpzb7>0bN)^ zBEkV=*z1jgKOVwRVhNxpmR3rV6Kp$h`fBal*?nG9;eoKx7bT+RJ;$>bfP z#|4AR;N0#!yo07A3MC#94LT63P%%0~)Pyu0DZimJu~p5Rr?68uDZguJO!lvMm&7a7unP9C4TS2J%AwKi%8@v3?~KT`yr%y4`3GEcK!0DmOV%2IY z)y3y0oe>L3bne4>{L8Utt;B_n^BvCJL$nj1t#8(_LGvBee05&Hf_ zng;|y`ueIHFm4M`PXG;77fM7*&pUng4-M3R4uL*8G2ksagGbx`j1y=(`M}HQO{mrH zwmU@2kTm*rR*WT73cJN|6TtWD*;?H~3;3y>EoI~{`|rMR4fBlmxeXRUqE0XJyuoOG z*p)Dsm!@*5wD~J=#%5jB*{#8i1A(bPCbG>u+3^q^nXmVX^8K~s*X8!7Z&ptKi%Hi% zM*88c+uDECvZr23?39hCzxCsysyvnTm$z#Y^JaJJ`JH9Dq6#eE~WJ&Cs5rQn~V z3k}XPxC)?5QXmVM;>iz9yt9*aveUwoyz*jCH${N?O~M{<>xcMdX-gybGlM@mUqXc* z;UhQ`a_HAB{RvXBRidb%d+1?R!OM+)D_o4Wh&JLS92--hpOZ1bejhb$-@i0y%}pVxO@g(AyoA?q*CK#(c%R7U;^YH9CTk99&52JG zC>NUU6d0wyc8?UUg`Y8|Ua6ASRDwsSKPHalOo#1B*lYz^*>pV=(GpH;&u3>#kq+#GwBzfk7Ff zlkU4Y*GH6$Y`+s$RPpf(L0z$6GcNOm*@M5GJE^zz(+?18`*EU=Ii2NTe!d?k*NuzG z!yHlZ037@<^$t()Yf=-Xc}yPV_`XCU)L~6hO9BNjFJ_N@vD$cc`vv{zJaqmz5-2jr@0|DK1KN8aT|mMNlFHRpT(r8%iy^C7i-LsKZ0H#@9`FI@x1CI zbSDg9OgA`7r9EG?Xgb{#O*p+8iOmF!!qWOohhf^)DO;^pvP3z<=3@@ya5F__&RDzZ zb!*C0*~8QNG`aUpoMdNZ+cns1!VQhDp?7^dMW0)=G^3f=yk0AKk{;5an1#K(!(++k?DBqz;%gU;2Cht~Or}z70^J~D0 z$7y{c^x(+o%LZzs1&D@;gTV97J|WO2;V+uLbk}elETibZ+g^>#lvy zl)YR;sJ&U9$s@HVJNJ0ua7$M`G4qSsT$@~d4;CeMiwGpEK~LeQ=45)l`l=N}*)HUN z^W+=pF-50pmjmLdp&!vW8Cg>M&7Nhk18uU?j!!y53x}` zhOAUo>0*yfcar|=^lm_c76;$Si`C5H1Zvqybk+<%h+3)?P9IF3U=JI1v4BA5_heJ= z6WL7YWIO6e4`hSviYRtE__E9#Cw6YQ@Z}|SqQiHLf}FBRcDejqVa_Y^j`_rsHZSo_ zreN;)RaY(b1O5V__}>tdj8=XDZTI()aUBWnrCbf2bEF3MD(oawOAEJVd}CyppTcIY zxzA7fU7`(0lBzgT8F|As&)eO5caa^GuAEZX`eI#$()tHBJzIKA@5$%i>5VnDy%_GM zaHZw&^SI529&G5D`u0Y7tI#X(hvmeQ|KkuM9fPCOsXaY!vnR}lid<{I)%?hA#*E#+ z`))R=ZUP6+W}seH^rN8ouxV*dD65qjN77^XOO#w^TG6)-7Uex$4)u;k?^F-$>D+* z22_J=ni8x@zC?zOCH^NN@ZzL0&JmDgPU#Ep=L5|wg|IjRc)h`gldDLjHKfL4SI49k z-(PH*o0igo+tQDyH0?pVCGnfK49u*sHRQa^uXcJw$cF6q4z8}N{3;{0%^lF8W0P8U zE2^f(ihp==OB(}~TvHUw#ZLk-<40-)+FBPIZW1O#Ysclc{Fiu#px~AH2I;0Kf3gY= zG+<6_hiruxWo)(g&>KMlG-{SXY4%-RmTgS4kJDZJ{X^NeF$qDm)Il>riU&pCh->{R0M0Bm|1?h0X*A^cTA5kb*TdFm7RSd#yS$QAP z@sIQDI<<&Cr0*D^EIK~Yaw}XP@uyMxceh1Z`;#r`tbJlY2FI}e&BmM-YR0hkVNc7C zapuRyqEkX0b7p{wlrBXK+RI@SYE$c4U=g`!%-1eHhN_?FOM1Ysm1jUW+21Xx{fos3 z!fd9%#-tebeGK@(6B(ozZitpKiSTQLRy!MpL|LSg}3Z`6EMCnxe$6!o3&`4Hq zQf!E!7+2gRC~Ecc^UE;q2B!!!2(7vo?eYZD0wbnx1AI#t1JyNP`8;u*i>~ytabX(p z-Mu@cGEk}6ZfzVcQlQ@oI&t6aS}33GTfJnc1sqw@UYplFTXU=ea^yL+)>G&~kH)$r z4%11Ws@gDySy zp>HVa@Z>e#%*$0lQE~>e1%JF*RrFY^wSvwPym8I*$z{sIgAVVn(Y@#9ZeD0Wv|b_7 zJu@`wB-@K!O%3TnosEi#OR#!Ifbd}U&D*HXPkp3=J0+u`bsRxC#mVIhUTvlVb)96O zu~)3sV1n>y*kxtU399I(r!J;xhXqNf%_*w>miw2H>fE??>{kA%EIC-z^4oAbinZNK zm<7bF+1kY-RP=|RZ+!$;SGzlgVEk<%smd)EI?0cPK_Smy>eFj&LYjl()|kN!15h@WUeT6&l6zGJVJEngC=*p8d* zDDjN-(JG$i`gvWvG1bwQktw}A@j%!beB>Gz(2e6U7&p56*sU~=-;kV-;`*S>Fp z&SHP@-e|Yqasp9G@vKRGUBSltz{<6kV*M12xpcMPBw`=wmFuebcl!x-d>Si*LO{oc zxVg~Wjn@o25*}NC>xFEQXt2v)K}Pz->=+^i_B!bCqCAtWE}ESE%~t0*pA^#M#XjEQ zc;;V#)5mSbl9+jKo6p3AB%UR|jTk$Fs)uG30ukIcNUJD!2Y0qL z`U%vTPi`jinsTP;s##d|<(w|<^0EIKSdSiQ$c7uM?~0LLKCv^0 zTV;Pg=5)@?n1`>%1*?qfE=+**;fTCQ30LuRvLooeret!iP)vg+Sex%}`#|r+{Wv0z zQ6~2dTz-5j%=TOu{EiTVFb(wfQ(;cBy-e)!m8s47c5Sw>uh14-z0Zu( zN%VVJ4R9mUFA{AFLG^mXHgBzUy^`>{iOO=fy|5yaiss<+FysJj!!x}azh2JE>{MLRWju4t5u$Mod4tK z%Hx^-|9FlZDN7~Fu_AP_(t(;ST`HAyNv@4mp6!W8$WG017ybLlE4fy#@}jG63<=e`)rd8pU>!hO z47D3`Ox+hUd+Z(J2Ws^CCrd$DaK5!DQlvQv@jMc@`Ic+2#qoPwYgwCfTs-+` zvQiWI@hALa39dV_u$Dc6`*UyX)5E6*NSLj`aOZ*+;MWS~yK*~v5}YJ@I+ypZy)oc6 zC_D_avy&QYiK11gT0mSn>pDu@1IeIb_2sCc(J0#ex zy3!wW`haMs_!C*oPCIBay9JTlo>4sN$5bSpji|aD@OG%~33r}pg$Y|NY*v|kL!83j z2nV#Ndh$g}%%;g#Z2#*ZgZlzr!0!la8Bv7iSGiTF6tqy+ABxdQC1;87-O5W^x4845 zUh<1R&*pE4A`jo&N}>=*(ig*aB>zx;mEMw8>m&s-CuSfCWBG1w^V@sm4e?$R7KpxD zkijoInF*IOo?m-O=*T;kTycgT;y<&XlKZc=D42$V8mn(>Q71bxj-h@3xn&riFDfqC&;-J=K(ofrNJ;{{#tC6dkoEBQ zH&0%relrdDvt$`50j)Qha}3zgF6{fK*10?A7@Ih}#{ejeb6*b%CfLrTpR?$6i7j}W zQ~r)n?xT&-osReziJBQ8Ko{jMF`thf&Z(PqXZ{_VLMS$#>5>~Z>|^79P3d9rsBM%k zGls!k_hYf~g4b2igPzj}|FRCmjdiMEhf%HPTnNH0|+zP~>wt6AF^SsB@O-}i7* z7Ea)Giz`M`SvDe1fY7AYW~TW1uRcmO71EB+4r$eH?_4)e72|&I<)3*e8+s52)@jivNrX^1zW0->ou?HhADi+fzpPvmOnYdyX5e1kUr z=VrSQvOrPp8J7=S6C2YE=~&w}sh2pOKk;n;s=HZ*$CYhvzzC)9YaQbsAG=JSe2mpd z&p{@R;MS;8i<7Vqs#|c;AfmH}%tEGY7uz6C@<2ljmN|B<7JbMcI*v=z7^`P@9>+zD z+A(KT`rg}p{`_y<9aNWKsPuyZTi`q9J9`;pjI|)G5sHfpUnAKqvondjdFfLp@*jL8 zH{m*|J6AY~OuX)b5iP{cdcFxyR-A#@B%MWRtb@zmZKMM5IHi@rPR(cZaD!qst9aqx zxW^pE;Ssv@mr?sc?z+RW(!$U62Dz(U?)>%N*f~9Y6;`9=2~f|O`WY|HQ@&TU>zns; z_D8F`$u}{@B1!*>3Xg7eCKZtP3L%c&-ct}fVhN5u*uaeywkRY}_t(vMIodQB&pzL| zV$CIQnd4EzR7vgXX0_Oy(3ZT zI^!Mv6T?`yeY_mFbC&%lU^{2yg9tkIlcAK}G3!tvKe0+1rR!AhbT3613q5S*CW|@s z*0&A*kdwc|yQKR{5WnqgNQ8$FJu0F_iZ^;m-~kI_PAtt*&3+d`UBtRZeJz@l7Aj>@ z7PXFcEVQ3*1G!z});)hkY-~A}0<^)I#dOvS;_gXl6}gE~&N2NEaxRf}u*Ft)h7|O2 z)&DKvQQgD~dKZboL=_I&t5Cjgch1t=Jp01;_B6>>fBmS#kr>}Xe-QHXt~H|NGjbE{ zU4WIO@E|1HFL3ze)^G~}SUXFerSj^!4;cy?+)KU68m#;-AL7%XSsf=5!2T|;qz*;+ zWGoH*JOmeN>8nuA9&E@rAdz`8lG6yIA>Zpm%c^xqzTOvfG->?MujoJT{MaIcU4A#& zMH-fThSz2fO4t=lM#1-xS`};&z$_~vLO1#G%tU}+1RZu=VqIN zmeVP84<`PqEJh`g__Gyjg=|DQiqHFr>~<2&Xcw2aqhuWX{6v3Za~gQRQh@j~`J-d= zM0LUBD_L+a|0V`q6GcNj=*b8|2a}dE`ffrLC|+&9y{;3BaDr8x(vHQTQ(7$t8YSiq z*l;Z5FFhiG*Bk!U&KK3~>IToMp0opnu{YALxN~#6f-R3?rz>Hq4sG92CFEmf;&Fo4 zp_Nw*D5H11P(<%gfja3*o_t!QaKCQ9ZqS<}QreTPqJP#vG~gfmFlfvgh*{YB#buqr z#67~lxEI7`A|S)D-q9L1w+-||P$|&*Ot*B}^L}Xud!bKvK-|_wr7M_N9XT>L z`sn&#O?!@xqAVuV`f4yHA%CM$ygA3b zf@~!^#_Sqol^B08qHf0j-Ukktnc`vPN1f*auMf5%x3HdWV3*ApB4_VtPY^ z+~X>h)n;z)>rtlJoD$%k8|);ql)^vxuJGLXy!h==-z6UZh8L+Bb@<`o)w)a~?is$5 zkw1|khP;2u*c4ub5~&=B&)9}Fy0~oIq9mkjJ$*V|j$LZn6>Z~ua*{2=yBrjuq>Z+B z@$GTF0!Z(;1&?gUARY@MjZ|=mJ-zl>-im+XpV@9H*L!&aHYz;Mk;43qz9+D_Yr@)JtPq}|5e^dMHw7dGq}2We%Hl|)L`#ZBZB}rcT;ik=xaIm z2?EXx(&w!pPgeBJLMh!50On8QK8won(6P2(C7)6E7LQj=UF=QYu|B>`e#t)zMD*SJ z`^b-b!HdsJaZN~|my;J`vgx5kaUEAJ0}a38K&&j8@#`pAceTgA_!q)otHeNPhY26!f)DZ=zbm2Pq_ zpR&(!A3ExQ2c!#ol`fQoX@Tw(XJaawDkC`kkGQimVH%a~wYE5mafr`@d`4*WAn-pM0R zXnA8N+dbDW34^#Xg*bj-xZj0Jn-m{KihQC7XzF3NQw>I`?#|!rS~e8_+mX^z1~&>y zp5Qy)&I+=Zn)%x-FteNqxAy!cf_mxw(xwGN+uMPaJt|f(4Qvt@O<1Culxiy6y0adu^ zdNF*;V8T+y1@^ex{_p7PnkN77u@6cCMnyjkMZ3tArVT4W$DX#Ik9eBF+tO`(u8#cl zF{BB#uw)5$(?(1qe1?~Ggd*7iR%s)d29^EfqqX=;WO81d_uau%qn%L|&w@E4}{s%VDB81Odoqb2E4MepRKD`cvQ z+PmhYy5{ zqCa1MhOe+Y*95MY__R2@%kjHMVhh_qJ)o|_-7Mn95U6rRuM)P>3u*<^6+EXK_w~E% z_QvWyC&@%ygJDSX&DEZm8LdkPE@8SeG%8^t#YI??sI`R{`po{nt8O&j+7SyCd#sbv z2+!j)VCU5q`cT|J)dj?{K6_DpfMSRJ8-BCLoZBm~4eo9X)d*t&@soP?gQmTjS8{LG2*FE4K1R&DsI-)zVZ{(xS;0_QlY3;YI(GG?ka+ z`*yD0$-%$!parBcf(0h!C>R{fPgl+Sl@~;`?StKh{6;v>^Njws{8Mkn4wBu9=~vr* zvp#U;(1#o@dV~a&lq!>1*s$wHG`^G}MP9(9wprK@E5NSaRMtBnYMwif+mnRtc zvT1yLb2RIj&DnDcr>$}I9;pTR0|wVlzM|>_@3_)^XAJE*ygU<;`c4co1Rht_xfv)p zHt=9Xk-}P6D5%ihaT%U~y*;6~5sM#v-k!#I&#Rl7Bl>-fC|NtI^9_|B9Pq9m1s!|T z8tplGXchdo2lA^R^CM-+D1_*`2UqtF3M2`%z?6X%b^ML{V*+Ry;@G3eUAjNGI zNwEH|ri-oSq+$!-`Gk!iV++BSdlt3Umi|OeXUj*s+mUuZkgmA4u7)kfjc73~-rhG} zy4z~@3G&`o9^n7kf5MM0K9h7W`7r17WwrS1>KkvhnmvmL@>B95uo~lmdzh~Ev)kNT zsS^8`B9?WiNdL0v&B=uWyD97=7$f@tz{q&uPRI&>iiF44Tu$M1=2_B;g>n(CZb`fR zADy?PjX*6R{^kPPX!P^5eUA%lH~cnBmVB;VhnIv1vh%S<*!Bp$c1nOoQ8x}2VP7C7 zRMQjs6YJ4Y+wBedO?+l$tcVP_^rTMOLZ{aAi~p1EsWVTl{`pRdLKB1|1QtU9hreC zn-99A4Dyl2UevYFgp8T+!Yfzp{MES+)7|ti&kcAP1pFRp5U+iR@dv- z>vYQx?RHCQ0`j)rDMZCCBs519sZSfbGMZ?5K6CHbo}pO(Z=EiFMghNU?FzhgO>+s8 zqch1t4GMa?KM{W+fbx_VRxSO<`2+eY?Sgo|_z@TLp;$IiJA#G?<5ES?W_X_IG^;r< z@ZM2%?!_9R{}w|_(IDZwd@smH6GL*SzS4;O={CuuqNF{-e9t-Dl4!PWpu5aB5b2clevMoHTk3!beYuvD3aCSMOpq+FIx=Ri9lE z(=^^FAHBq+NN_Jyy<_BER+~0rItP@H(g8Uwh~lPHjpAb54<)$#;Q^B<|8Mb_nrt}m z>c4O#OE(MA+TM{bMWo?|5G4s6wE`9n|gPGC>wb!ac~og_h}blTSPYE1N- z7`JW$wvCVuhJv^^f#&c-=?eR`_|VxW7@5m0;Dv+@91F0-8OF}SfWo_@WoW49UWUyW1z)6tnD@d(+b6ut18 zwlKB;1<3U{P8&@_k_XEYRbQ-F5k4k5qT1?^i3yo%nZ!$z5JROu7uBY1C^!2}{^&NQ z1b8QaXQZ!^V4jsdptrAVxo!-27a|o^vl%NT&KjKC*!2e#M}1vQA8k3hgXQ~!wLV^F z?*U!rvAq-SPY|ROw-~7>kg=bYb$nA$ow&PvpO4AL>lf6fuf` zhZi0m!e@#`404I5fX$|2VR&%EV1oAZJ?gyE`gpmCNL~q(@A(_{fknK!s3ms{mxcQ? zhIzJ*dsH(GI1Zkag%_REW-{A>AhWHEd{TL^%NY8ayxF?hzUupXI&y55UJd;gxy-S5 zLp{2IaoLY4Le#8jscnhSTqKthB-bWtcN2u7KESr&L14vB@8nw+a@Uza(A%>-%T7UM zD-Aq|a<8y!eVxrp+b9qf(|^CKY`+l&c#(6i^*w+kiWmy|;sI=7OX4fy1#5!|#1XjR z4k3k*`|p!owW@URfw*qscd*SqfBC{4R0^hC>B-tP<~+5-p&fU&mn$f-{RXW-Wj$Gk zu5opN9H}609eIw$=V863a_x+yNI{H$zeFDM11^gU>PX;Y=t%ydOOx3`yuftDk^ItEg zS7js>jZS5IXddQ47Iqcb5 z0gmxjWJ>_m^8LfpPi(_EM8xkx@o7{a+Tf?9Wva!`z&tMA>bkAdnN|~FMqGI?#>LB1 zbRtu%)-`-hOP97h7k@!%QH>Gj6Q;DaGJy7RtvYvV+AeyK6Z$Yn6Jt;ZDnuQ|wag0M z-^gaYy0@-Cs2hn*{{2>y|JJ}Jt!4>%tS%!L-PwgKPosje7w>e1X10Ot-$r9IiTzXY zI|d&V1=eUwK-L7P{PnjC1&syn%H)4z1^HHU99p+!o_GFM!0`69AJnR^#zzSLfy)}^;3AcDS%KV2no1A#|zgpxdkJT`d6JfxdD)fe%&E7 zuS!k5YXw8R{NLr9kM~YCiKLqAtPa|}3F<78eF0AkLLSrK(>{=rFL$}m9@O_>MVxTo zcIM%l=_>J=?bgV1O)9^n{zaf>1Kx>zr%1oSV_QWnfp4Ow8BC|sI}_l*UAL&|cgBnC zijw7-4QvgXYrNX*R6B0v&o86^jM=+D!4}RT{n*T2IBIzW^OacIyhsfjSHCyrXF)Aa z{u3oiUxd8!Qc2Mn5$Zw#8OdNG<1j0Q2EG+vMNcHBi5}b7i(l3Of=)jW^gFxqvWQP@ z!`I6^!tr#2DTI38OqSHt`Gw26g^>9#Yg+fdI|FfQz$|J}4P|p|0>HXs4=p|CpT;JQ zXAYfZ%`Z>VvE$PI;#y31olABj%ML@!FZ#^xE}Fq+!h_PPE<^qho}DRxq$YNod7xy4 z1mLKIPJ1Zmd$4JKR@aW^P(qY6ElXZsxh(qT(Q2OG9UwTule8l6)*h(qHU7?dp<{Yg zoj*i%qggd0X-$0CyK|8RkYQ=>=$=T~vvC|@52$#wMoZXpBT9Ns-sRj^Hz+2lR{3^H zA*AAror-#}{crh1;C@vE3|;9q=H&Ej!O zSSb=W77l>&;55`ZfM{lQ$^Z87#;#S}RJ*h9$M*sx$TLT`>HpXL#SzV&493jAZ{Vbs zn$O8B#wCT1;yd^sOaURTc%<#-^Wy=cOa+4Ued&`Jrn|%kXHfS>qRRs^W0_?#KeN5h zpzsQ+VZ$??zO`rk*X6jAuZTN!TuhG`1?j0oh~#{-M6-3=kfKbub&AiyRo8OvJWu72 zQD(F7!4Jpni6dlT)d(-6?c71u847$4ddmj~cqxeS7=@B1*{2Vp9`eKnW2;&2U5;J$ zjf0m0c>RHQ{E_lX*;OadVM)LNwupmyqg+eI03>H|4gYg`Tv;@hjY4B?n)^b^vP4?z z#y8PH`mbz}OJB<$`e2d=6+xdIO?#+SG|-dNX0@ia<_#8@_fjsx4jNNM$7olpq!baaz0C^4+*KB@ygnK&AC)c?_vNtZ`XMCzi)f)rnm~FaBpQl_rGkl zuQ}JL4P;1PxQkmw<#fX);0ym0+=p5++Ezwe`k}$(AzUxk!nA|(rsf&Z^6gPVVE#HY zApYaz{(^sF65?FBK@H+7_~}7xJVf)e{zfWlaUMaHTJtShZ8>LS%-_3sdTq(Y`?EfO zBKWe5Y3qa>q9QYEvr~9)6+SSjm+we^Y8#_dHWD;qD zD?+s#zIBm2UUDRzS3`&AuQc!n_Of^3h-Hmr66SIZH0hHL;l4ZWg)Mg-a+RA-lqpJ| zdTBl_eM}?bWR-up;z{BSAu8U|d2VLMJgJ3-d=_u9W8eWr{@|NkWaDu(R7|y` zVR{fF(Tz3`UwU7^xLidTq5qgezVi!i7*( z8rku0ZTXGMaKR3i>fO1-NR{6k-(Q za=-cpHHZ<~cB>1zu*1Q4%pyp$2Hrz7_EjEn*FbqQ&nL#qgs z)Q@?$Y%WVv@amcap`OjD;ZlX$%Hyq?)r;MIzfe#9rMkn@{X$8JSs*kfy&}Vf1@4X>!3yo0GH7iIkDA?Xu9lU(eKaZ zstyuu9`46FPL$?Pm5gs5_=d3K{Py7NjI9E_KD!dXM8X?r51 zQevu>2|vsLq5l}4isr^#7aT2^acqR+ISBFFyks0}IxpnW4vN**1)dpYh2?;W~Bo-;&A%RCQoy*MTwA zC(xPydUi|}@sAkiilpGFpF$TOaIoDV`+fmhqnmFvC{r@S$VuHC0FPwa8L=X1Ur_;I zwid5SNEdbvn65TE50|G2`c({IeUw1m***HgHA##r>C@p%xQZ{E@MAT6>mGwZQSl+g zAo7up_(&DD)>KDaRMNkGnEJfBcj_YKO>xu+j<;pj;*`4aSkIHF)1=FRMxK`g#)N7R z$@F=Ig@Cksf*_&NN8bKluII8ahcjGR+41?K(mj4c!9z>nT!v^ZZc)EO?3YJl9D@r< z(eHDd118x`Ke0yle3FcRw5dCuB!`*#zh0l(gu)(F8z3p@r@=I18_TBHij$cu;pbZO zW#P31atu5!hv}NO@VqzzkwSVegU%Yy45}{JO`WgXG4lHJQgc9?R_(qX1G-Wa_2mMI zQcWK9+fVu@3nqjbSJ^%u=$MbfkUDo`;IOYLw~Ofka~-(LE4=SZQ){lIV4iyQYcX3D z48eX*7g=qaNN4fNYAq^7LA;%lpBei9HSipC9}hs%LwqU@JmKuF#?v=0glW3|@EC4* z=P_)=`nSE3F+1i!ZT(FHc_WAP9Tx6Jak|40nc|q!-Ec|C?`Q4IgL-D^yMJvA4XOI?i#=V7joS#!5P|d2FvwxpF zGvU`xZ9pCMll(BeP;Z;dwfvB*6cDKF<|N37C|~#I?CY;Ey#hm3E#>)P!Uvp|&KUNR z*gKw@+CE0_B+k$?-Hz>CxuJ!CO9Bqzlv?Q_q|jNR#H2%!V6b1P^~gcX{tozXBEtsebY^A9WkXu2 z1DBznw%KC-ovfb`TnUtzk;WYGC49fluQ?kMfxpq5f^Ekt)s4X*72bm%dDbROwBDrv_0@^f4aiT zG0L%x`5+mvm(_9u+*hbM>{z*xs?DVFw<1?I=*q;B0&8JRf#UK0=^>kCmVfIBHG+4` zW8IFEHw3RE#cq+Xg z1O;R?cRrYCD<4xc6cEEA+@!k94$sn2R{9Ge#-3v!d!uCI04h(z@!4#=1N1_vZYb8;=_DN_QEPaUNGvGeKc? zQ2}U+)f(_>Uv^xt$7>$io{Gx31exxcW(1_#2Bemlh>mIn z9AR00=M!fTg;KmMa9_#j<`E1d=_cujuoFNSZU(`(&$}$XUl>mDwix+ndIR$bUyzA( zlsDx>>LuDftRoyz7ejxV*FwL}+&pQZp$hxu{w^UTO~WuO{^(uuAyro_4>0?ro1Zr{ zp1||w{ei(Dxf{$rmVH?o+PbZto;%Bi zZ%mMbtnYB4W78pcnFl&dikHz8=7s!vm7@f{0Jk3$0-mK;^_}8GQ-^tuq)QXmqpT8Hm+3ZWl zRJG!i8)TVDvob=i633CE;8u4obwTE@zs|tgvL*)RFnNvBJFkGtsmfjr)MnHeZ1d(x z63BgYkOT(*e=oh2}ix?VCYFO3~m1`%uUma{f zDZC8(lh;%k-|tvs?|^W*>id2dasQ9%c}uQhGqr4^kdxQh4_W;bgz7P$5oUApk}m^? zHq(FW*rdu#l3m4ktSp(wCEj&19CwRy*P(| zs|;?6oz9mJOy9J<%&k`Cx4RjF%Y7OF)JWDDyD#JD!*j!<%TMiOY@$C7z5c$mZuV~c z6Yf1;7IDSscpS3o>)TIl$fHkwU-@wk4r_}{aV)0H<+wI{H1#V#<9E`%TFV%o7f>0| z;2Bknp7opaZ={TYs>emTftn^I;8!Zz5iP!M_r9AMeWD%zkU-s6X4Y;3$SYi@B&(C1 zfNHCjIm2i0MQM0dP*)Jj!@qW8a$!FH3G`oyQ{edy`?Ix#4_Z6(?gpqIG$zUf+J9Z~ z3t0%uB$6~pUjg+h%co=I>C+5!zX^9Qgqb(V%EMADu_ln^Fj7ls=d@*LA8G6$KY;l7 zHqQ(>gg-y4;bZ=HH}+QDg~dJ9E1{~9g8-hk8p}HL#1Eu0w)kh{nAqTM0IC9w+kb38 z`vGY$W&&5#a-d{%;uHC^G~3!`saxL`DbF)6YI#m{>;yG?JZoeR7QAyl7EGGvE!veD zb%y$v16Y3k39=!hvy>dKL?BNBKv4CM4lQXd_#{E9enZp6ZC$gr&9wxn2J?7&zn`9K zs9@$wqfHeijFVR~Ly}JUYw*~Xa`x|Us#QS$?I<|_L7Qlgiaj@*VDadD&ibryn`6~q zw+x5PF3{iH%)ayO)R{--%ZULMbL*udJ)mtH&lS*ua@}e>Hf3-Q_Lj?9EUOrwy$tKpvOEiWZ08eN zxfoZa)1mI<{zxaiDOPuqg8{!qE|>vQvZ?9Gkogzf%SRBNp|@w_qgK}=MVsS z;I9eeH+r9{v+$X!+_8al>yBB-iuz}V0V&8*>>4)s>W>DYPvcv4aI}uNx?VCe(k1OH z9emWk8V>nxNC>=+e&RiVs~wb2*vf&(e4i2e>o&#ad;l+ni;~@8ahQCrVDUbeEmU57 zi3%I+FolXuVCn@&H!F&Vp(jZXkCLuVHY6@<)cBoUF#Hzj{P6|>p-No&;JQfa4hlGfCb_h$!Zk3yx>w`^ix!ud*h!a z=)@a;Y9QVi4{{x_9jxbpY}9>@Q8aFMx7rD?rY)_Pt6O{kU!aJxX1$1LHj~z2PTM+8 zC~AswF;({z1#MT-?UXY~am>Y?gpvJfWKyUNIEpKN`|%Za<^F(S&(OUT_a60-EL0xu zZ!WC6Y^xy!X|_%=WVBw-RS@PmiDvJe7x!CJ>J}DdGhvLH1Av7#W?v}({Yz1xwh^Og zN{X2g$76?I@zpk@RLO~Lr4@Vh7(bE=sJp1kkha?VSiMRNeV>FN+?QjC&+cHFR;I-_ zs$xQjd`VMbhJ2vupASl*#8cVu`tf(lr*g9cRmEM8iE>leMTEjLEXT~x*X;s{nL1l8 ziQ+=+&YIVDS|(5>YnMlNsd8OH#&d~L)|h0zy(@S zd;O}huV8DyKxJzx!vyn)9mBciYdy5QxYfEyMQ_By{h!5dtt_8u?o*LK<=jJ-G-LaU zexH|2+Nh?T(Lo=WgqNM8q92UkFF)9!_f@^ z;Azq{?$i`nrWLwanYRQ#go$J~`d{YC{f%8~sP5+E8FvR=OYyWWKV*c6 zs{U*`N15ALd!ABX6vkKfislLgqW8V_Z_607v<#!JQ=+IfAEMq4{<>e-12eA5G2~4# z%qeP`zc680=Sa~<;UbTZr;-*f9T7crNg%dSKxS<&YuY#>kmjg-vEz&=4mo0X?ASOuAhhQWB6Y@itcG*X^Qa)|Dqz*8~MB{Vr=Sn{AvQ zoiV<(FT3a*!wI0R#U~Zmq9sK|>N#(5`L>U3YybPe$1Pzc;)^vxy=SU!w6%l`;Mwod z593HB^c2xhGx2z%9gYSIafA!y7zM`z0dkxDy7d~vTN*Z!r8{+q4}kITEjOZ)Tu$ev zfcE#9S*2g*(-a20yin<5`$BfDpt`f=U)wB>R`4DGXYt|Qh+LHrzF}$7)b!&x;s-22 zS`_6`tOehiTBJQCM?;Q8721QDXQv9wG`kEQkB2See4qGD_(PPyM*zWPGSRN zI48ndUWbt~<52#6uVY}k>hVgx2?jLyE~(t~!7Rr266QRp3(y3R=tm z?KRU^iE(A`R22=k8*+S3>*AR~veUN?exhq6;qV!IpHRj)buK`ZYnYzbA0JalLzFT+ zHupMONZVX`6puJRPw(1Q2{)7f<1w`_Zet7FnD86O5{mSvMl=|TT%;6@IwE5iNgfcx z3}XV!%EpT&Pdu z&?IX22xm_5*eX$&39R$W_5{g5NfG|WH{u~rLvarlIM34$uGRt;a}+_3DEN}Lh)?O4 z`&qFoYY&uVseK{Zzo!=-*~naJQ7}=K7w*$TUo2d5qM;>CdY$xOvXJw1epZ&>K?=hn zDOCq*J8Dp6z*PwaoPlHC6C$h?yxzr^Ry`R@3b_RMrdEO9q{9q5$&$<#J}x6(K%qDK zxtq;Y#az0j@?%olj06fDlrx7O`+uk!$kPNs9D!r7qa>;DtK^pyPdKb&pIwv_Q$yF%^au&v7 zMhT`4j}N+dA;ib8Hpiwps=99%P`Vtms?lRy{E`V#Lt+k8Y>p$E2o#9SijP%W$j0@w zN!Mx&meJE(-QD0pmKW8B6iJV!0sY}DC5Y76q}IBhe7n|ItX4psC?du!)i_A6!S}MP zZAr@xEw2LdhJ^>dY;|hc!6TM4KPPXzdHyS{a0)bjcTTqat8973PruqCAq(t+olv)d zTtWT?A;0XkwT8?9!|x4~KDkqYjcpAyg&!%4UzG|CO4ck1s84q2L_3W?v+T&wKG0nV z|H4GhZkAr(2L~BY3KxI}-T9cd{}wu+Ch$pkeUnH>L3D12&8f~N!ex>nH7cveiFZ1>1^dV=F-5rxR z%9x^%L`N4&+V*m@-GG--c;*&Z{_p?FdsXxBZU1p%7uqaVQ$DCJDQSnS>@dy(f3qT$ z;;7eo!Tq*w{;+k>1mRY(^!<#uE_kgARn$&UvZiP(dsWUQc9$00l?3A zyF=^ucAuL4m}h!uH3kWg3FnT??Q?-7223Qx2<*E(vqZ&;)7+hcjQ0tS|6+_+YZ9mf z=ibDG9~2>4nIThk)t@13(NogklTl?kzTNvG`oZD|UjJN}J>XbazAQ#jNvP#i3Y=iv z4lRaKehKJ)GAD)Vw~P2%)|j{>{RpPc6Qy5n(anAWP+`e>DT%84ye13msv1=<7QixJ zrI?$LVv@#p1&IEZnW+%}#%dw8S0JVa2-ojwYVnbjyy)|{S zARhf(f9a1#;beHG9?MvL(g+~Ij;QKUq*(^iOMDX(05V4gGB^u>mUpbT!+XwhvD5OA zan5nl`>uu_U@5_ge-4p;SJs|o{441O-@1#LW~b-XDX(!pt#ZPaXlvDm=3CrUhN$io zB>W`g+2X$KWEW*Jh5l+$`jn261E1qlb>NrR?U-UmISwolnh~G27ST{_iG9 zmDULgv_E2>_7b)GK##~jOhIdT&aLU#NSxA_!Vjps_PzVeEd!b$V%1?wVH40X-xHEu z;q#2pBMEh^gJeBjoXQ-77dY4q=5MhChO<1q7BFDHS~kVj76`V}4z_~%_Ui{f`WE+J zC@Twm?Z%r&X$flb%YPfV_mA3llsf>5UF~cgm-u-&eZCX4fRzF`7xq5TR*M5F@33;`ifH$*S z=Vt`bU-!%ai1@3x-dpHb)Cs>o{(uK?gfe!=TdX>Gm86+wKC#`)`OsXZhLQF)2(x&W z+a)F@2**z5Y#tzgQsiHdSro1k4&R?!`H$z@0m|GuzHg}GP4<9E_EOcBR}Px$&7QG+ zxB$LguA!ude$9~1YTM(B%jNnarAi>76{|`UbT86x4?D^)`|3*)?73ICgr6_4+d&a3z3)iyWQ5`J^>ENlzyT+dGgV**4=h-xbH-XV36&-*T#`} z`eHA*5cG*(sGio{aqLCHcNczYWQkU#y{X+rrMZ1y%l^P?7iTQ&wyUlx#;qOi@-uSV zrP?TqmsqKl96vb~@8jrt%6^R-124=9nk%dRx9DVTC-WF5i=D}#WYwprHT1dcJ@ZM?no>e z+>^tjZk%Cp;@7SGY90k193OrXKOe#tI0W9IBJ65~?}PZ4-Bazw^qR=2#VUi=-JHLh zP>fou3|g9dlS5h;WN25G4rTEpUJiWl6xKI&YOvxYO?dJv@xeBMuB88t zF1BwaH!B_%g?=7!nSX-cyBQe|Wihxh#Mkd#yfES}R{`-IAbBjGy4C7_`c0TvtNG)4 zys~+S!2(^10=?-C28u){>E?4*Nb4Q$F{C3^!=kIb+1UN*DH7g~)q}mF-H%ja-{Ed~ z!=FRw6H(MvB@L;XFQl6h0<84FA16^Y>{&*nsM_`$8FzWIWSxJMGGJaiX{3{CXDAAk zT>N{>jzs=`4fbI^`$c>}K8Ahn8rei8F$bIyCR!Ra|Mb;+k{scJ6+AW4Fr z&^3%$=q5h8d;L5G_B!q9=77(y=oz8c7=od5E>YsyTy~pjj zoS(UQ$NTih)4m?+MVY>NHpHA=djs1KV%kO?%ihGvgO=xx}=Su+4n}VdUn!f8@c{=e&NONRnV&9s@TS z-DGlfhC0G3sbBYldHk6XuEb&*U~>RahJo48wZqX5HpRz2TvlV-?Y&dWKepiPI<~+p z*j96ABAIfJ2#u{qB^|~Avi+t-gRb3Yn#K7(Zo>q`F&wqT#y4Oel0Eo(UmSmL8(A}m zFU=2fMg629BuYUn1Jz}uKlg7A%Y_7{r^cctJx0)<4ewNgDULQe`9U9-V7D z>s1E2Ch~=C z_iDOrI3SONYLlVJoHt**mZanNUj>-F?QhyV@A3@D@!`87bvJ*eufm4lWTXpoVV3Jh zbm)C{9_}`iUWjk$P%vpGpI&a8I%4kojVr-(pQOL6^davHvK)*6U0v;Do{ZPR=veIL=*$eIJdIco*>nZUVovQ@(yK5<_&k&1kkGSbN6R^c7(h^Fzl-q;97 zV{zImY7_E{irt(r+}l_+m>Q(GldhvZB|I>rWrOIDyURpVf4l&#?6%s^{jm*;H+3#E z`_kF`@1uEu(H+FBLeSac5`p%IxR(g2Z7zbQj?W$ZJHc+hGneOAj?}orZ(GQN3?2nc z3dA{HLxEKhr)uu(ElT){Rmd#yXJqXN!+%p>XB{jKa_;Kp;G?DZ5t?*fDDg6-G&9EQr4-m6i3@AzK<)quEF>a z@{V1c#9jC2pp7GI&KyM+y7CXVLAw4Wp>X(L_=dhn#y}R**jc+b{WeF!?*yu)7i#lNHC8^v(nwZUfa+^!;mziN0W_GuW-{<%5{+P$M zkN5kW*Ll63N8gm=ClLEZ^KpnrjUM^qOV$cBnge! z`QPsP;I(>2Lg}^RRe&F$z0HsLr+=H5x&@dU8~RCAcxW|-ffWZOVS{xKJlP$huWvA^ zhLtPzyLFsJv)^G~f775r#cot-Qe6OQo7u~F4zb06IF1vmy=m@t#5~_m#is&%i_hW@FEAfe$$5(beJxOW*3km=-$dv&Hv{EHSK%cHmH*HI_#efymoHW*e z+3*MrlQS_V+)lcF@W~mNK}#Kr2{iyr{ce4o)lY6KGYyg}ccaj#U%#6@om32hSC;8> zi6`ud(fO<$W!D$+{Z1;dI7PzZJ*FxN_4wc8e?d{f&Ml9eP~XC`y+JMk|#1mdCc&$e}w%V?Ps;=h7<$+n00mo9y`r}ok-q9pUv_NV+s_Bs*#0+ZR z9@tj~4&1lquQ~`XK12Ob2^xDq6X$+`+HF6(+shwM-Ycw*kCjgs?@k;|-*x44)Z=x# zSKDB-e*IAg2Fe2ialW%h4dm=tX29q^pCCJGl3hVH{5H^0eipTFFAaq(7tI~NAgNu& zhVEnmVI%@xeBhc+qn|8R^yQ=sMW8}fa|49PSN1i82h{h3byr-cBAbPrm0|l)G+>Rp z5x2q*+=Al;niI3sK#s}I&{nl-R^Hz>ey0I}kX2&bKK49=9;LH(so`e-%HUGu?Trbv zjSTY^+>j3(AWY(ht@qPeCeyETNEx{oV<>0tcpcok!2cwqNB#ag8DU zHSBL&VaI+(aC3WN|lA5j76ACO_4bMe7!(d>FIE|I-9|JO;lYwp*yffI$*0xgasv~MqxEr>0u*SdD9t_bw`e~zX5jB1`^xc+jSVnkxe zI_GAC;;q7P9eUekD7hnhShq7m4Tb(DD0|{zKw<`<2VY70%2HFUH?Mh4_jWA38yXU; zC~3crBbHeS8_?vFk?H~y*9rViE)o|{D2d&2vb^eofyfrbU8FnEa>1c49gfN<|4r%P zBiUV`&8}RP2x=5GkTJbg@z1wwkR}!CDW{2CF!kr%*8`k^>tQ8MV~p}7kLvG$8-!|I zrZa!&j%ho?YrizI(&;~l);g3;^b$|GQnisVaZqoLoSHZ;*CQtM#Km0!f>a_0}W5;>mjT zLnkTa=y=ASbs$%GP1tMMK4mC)C|5gcl6s*Qrqz7k&$wUl$@q>%o6^1ZBqQky61l>FrFZ0AbV2pcuN-C>$iRIq$F?7s#6)Vhb&Ls4z5e4X7E?F((E zR|9Q(V(G(^<`e4l84X%`43Ms1Al24A#?-+{w=SbE43=*S$|(+e%~Osy3beHy-Onal zYX zJ6SD8SxRmNalredW5kTIipfy5vg3_8T4Hi=xcTRJjeZ=Y5tkTbp@p>LJun zooJH;{7QY<0;IIEGe?Edpso>1_%6wNa#}y&2s=)xd+lWabZ{|DSf?m7pl0^1Em&DQ z9U$T1zy>`2-oI?q6>;w;24|bBEJ^68!{x{8ewV3Ies&7!$HO3UMDjNFbnrwjWC`FY z?id#JyllW@JDR9Ps`Jy4vk4r}r<8#+E+EFIHE(d}XCa5Orgfx>x_{}n8|mbU)7LLE z-?Scj270}2qAzkE5lOn`8T@VMl;sA*`?v34R_76D2oKyaCw&C2Xj9X2*V+uW8&$M) zki83B5Cc#@&({CjLJz84N$=}+B^g?RKr<$h@yb7029W?gVNSNE=2t=#<7^s2In6Jm zsuYYDQU5d>YOd)at~>!{81Wg)`Ryf^_%+-9J$c-L3lTo;(hcTIPj~Hxx3kZrroM;SitQ|mT5YDR7(+P@(?%O!=7Xl`<(2?+FpZk36arSSG{&dp08z9+nnK7 z7QLsEYu;ekdvtHFC1QhgC0wtGkqbfswd6DVBD68?z&qB`pi$2g$KR)KZl<1`eP0%# zFlHcUkueboKOKV!8swD1NezHlMIca|L4-AffibPZ#1SW8Zgy`_hYNF^Y8v~fxiX+p zf{bRx#e=B_F@Lt(TN_Ml*t=ZuDyKBvqCJ7g+|IR_>gEhwk~k<05d|*np>4Xg$E0=A z0xYfK>jVLs-Il^00edhbhflZnRXo&&;=gf^9+GfT6U^5iN6w>v?wZNQH)IJmclaT# zAc4uNI$)dC+*mtXjIQ80xY%8Eui=6vF^>U~^VS>65X7;bMR21hzvSCoXR}l%Ml_gT z49)`}m1m?AUF64cmZJ3j0EBEomXGoF3P#QbRZfId1$!+u^-!}sKx;~2z5fb}w+&3E zzt+XJyDI~P-V<&~m26Pzp_4|V8<0;FtO}3JkFeZ#nX4WST8~?XU92)-=@F-oIpa2%+X)lGKsS?nnbSCjmM{W=TGgo5y-xvAn ztyKR(13A6E`FynQ(aHn#gNMH|UjC#$P9nWBCI?RhN?y&ndyO8|A?=eLako$MJ-XeV z37$y|eF=W9-cZuUTUZP}xKr_6#B=;QZrL6gLpdiM%=XM%c|Wlro6X!i*?cS+r0YtJ zsk{>osAVB7F`+S_u&ov1^PV=z*Glcr2tVc=>_6Q%VQW8b@}V-)08{-I2N}nGI+~@X zQ}4=3faEy;Qs+k5)_?F=>oEv<93R=Z{p`R(@Fj`KZB^v2s?EH~`Su`Rtnodpk2kbf z1*%b*L=ofc0{K^Fv80h0(aQyh+EbQtQ$f^jR(V(3*Lnsgt$zZG_+wx-*gfl)b9If$ zSqR_rDLQJguQ(ccCdkE-lA%Y=4c<;ITVbS4D?um`YgKOy$%}ZO8tjT@FOD_>BA(O<_owJD;hja_56Bz+ww@_tNcO9uOF zf5c^!h;SOjIH%T}MtY8G2GY~i@(Wm*)(`>CrmPxIE(8jg&o5z zAJzFlP)l97(NhW@`&m|bmOL>(SF(}8^AlM%{+;qx{ZIv%eZU9z7d#2Fy9!9`OOR;_ zN|p+stmxH%qOft&`G!EltAx~M^zvw-gLF}}=7I5STl+@(oKr)P?p0!>5sT;;i*pzh z@iJjA5s6}+!zejmZZ|wZPw)iUvuc5tF-QrxpUS_4N!cq=4-eIk5u-^!~!4fh~BDLo}L`=G8ZD&^LpUK8wN$Hzet-Am5U5`$12hx z{ca?0=?fYMVYMAmx78!?)_Mf|GJ2M_B)>&;mlWJqGdS>7HX!f>|J6UKQ}q!i!vYVM zXJFm!Eb-OjNA{#0ju;fE{96lw)|=KhQElz{8B;8`e}8Hn!|f!lmK1}Tk7dHtsM?`b zaWSBP3CnWv%QU39#!u@sD!J?yVRx@eC<7i(;o#pd$Oo4NW4qZwn&%;&uqPZ~KH~z= zD?aMBmllz@D_7NYwK46kX~h|W@M-@_Z17H!VjL%ooU&xDWni#*&{Z?_XU-Di5yP!i z9hQ%~(zfFgmNjv1e^~vlKKTjOIe?;yPL%Bj%_gop2}_fvy3M%3IPqn`%9 zI~+_KYLpDmWx$0>7Bu+NB)<7MVI>(S09Oz?d(Yt7j3g>05#hs`eYD5+aQ=FXPPCjT z(;%3BEY-}6rF{+%i%kF))MM!_zG`3&$!DiUrTyj;yj}L{c#U0q=8B(ba*j4Iq^y%e zaR@^~9US$b#P%3UbH_5g@@Aw$&@Wc4^(visrYCb_CCt0rb=n;QB4F3CrC%d6qZ$Aq zn7}<|!7a0ua9_paiVxK+#1S88Nhr(knqND|>b@nuaE^j<7$nz(2=|VH zo^AWK?o+^1OweOJC8JM|B{sKZc$Ee5jt7D*_Bew<+g`mN8NcduH_i#!fjV3sFXn~=e%oM$Oc0eIoql6ucx;v_(y*LoTQLbuIJlxp>DjQb4+Q4))9DlXco zkyNu*hsCq1WNT(**n_FS^TM6ve`hTOy&irwXTt*J7t}u5Ozg*kAaH-l#{CgDu*6*_ z7ULl|5wzzS+6B@KCMR$C1I&fEv_b*RHCL( zRuCaN^zEa)PPYEXhEJr_BizJ4xJQR7EMh0F7aUTT+mgPFhzlEtBN#Y>ey4ZivBhQN zlNDISspG^b$-5V6?DuQ2c^3o9w%<&aGkAVynJn$J*_}?!Ue3_W^ZR$I{?0PVV7uVc z2PndqI--bPepD_>I0q|~c!xLs;K{>66*~FM9Mv_Hsz^GX6uG)>HENiCfdPWsB!`V0 z0#|CTKveBuwI?J^%mj{|r2@HE;@9iD80QxZHTxS3UjFnPlI@J1U`zL5;6MSVW);g_ z5ZPSjd!wT!Gb3|Ol~-<^E7nZY8kSqyz&)P$S3hTIr5zLKRshl^eUBnCq>sJ2V=G?CJo7Y0dy(Ti7>cxntSWcxt*Td>+f` z8PQxZq)<~{3c?uqImJbq6T}NMm;*92794-*!m=SNMIsLcFFz34Vw{smuy|H-Je2oV zc0;O2X^O)wyx1_=3qcn|FAC43<2c$zW;I8k}Y~kq|CH_e{!m z92m6T6yN6kpJ+}Tg_L!Vbvav1_?tvhs0J@#m^nr0af1F5?%d(F6gr7L*5Kj@KBXrlhSI$q`1RfY%pi!mCWGTeD1z)id+ z(Yw}TKXX-=>=Xe_+u=2;6zz0W><3H&rae4YZPfYG(#x9xf!F4*c&m4%dIyk*3F$;oEV==L%Y4gQHt4sWs4)M$=MvMR~!p(gADacva=z&Q_rGS8t|!j&h=rC0Qq zY;)ws^1#nHasMA!R{G?TI5hXHl%psJCMB74O6M2I|I{e;RnKvjd$dsj=l@7Tfqk#RgS7f(MpZbP=8N>VOhGpoY)(-|*Cam(*%H4Vo#Y z9xe+6&n8qIw*oM(DNEhPiv#^H%x(bNrWR)R2jAoDZPo$T5S)HU`B%j!Y9eLB&%ncR zGQS{ws6k!S`gfDox700eEdsUWSoiH5e2efu72kc7LqoxA6x@G}@TkEwXf&EJ# zBhB4aZ~e?YD-rmB99Y3*9rUMDK`az*wI%nMR8LhOd`S3a0Jli7`P4{sKwIx5^riU! z#BK~s*+A&Cw zM*e4yj>U+&wJxIFzqJogfOcG&$o>N%Rgt)`{DrrzDRA83RR@dNgwmF&Pmxy|_Ychp zV@bDA=Ez7{&T~88kEDClH$83Y$rxP|klV7RE9@qXE`^x%voms@XGq56r90^#7=aII zHtU3`7HCA3PBQrSCj{D?Jv5w4;|dSk2P(=uRDM@Zh%(R6O@ALBwwT87QJvk!!7%N= z$moU4dOxw@(g&lNq5dOw7^k!H4XECq>7OqTa8`^#c82o#3yN(sl2(f+f!23Rw$t z8d+!hEOPmb9_IZ%=^Z=QcY2{4z6H8|@)K8s7m0#f_tVf^Q7-x@Z zd|411Ys(iWc;hwa2N%^Xm1$=i^q<_p?;yH)Tda^H&oo9vO6`oQqvXa1)xR!}?Y0Z0 z?h$*J13}*M9_krm*-C~4ODR3n!;{>UwTl#2qmsc;+{HT6e0~HpDa!SRIAMH#Sd;V6 zwm$L~boD}ON&nlZBI1i4T!)kCX0VnQSzRMTh7LmTSCKbX_z5}gPf1@Usi0-e);sWs z3m9MlL)FKHO*L?^Pz!xwZN!~_q6$C`2x|GB?c43_Ghx1|g#)gkIoTnpFQVMSpRc<| zRsN|%FK<$%P@Q{JSTJFT9&(V_%IaSG9h0Mq%V=2g`%k6WsR@{bMIDgx&XAgj9m{ap z*%im3BFNa}k-G51r6V27hbH4jt{rbja3nGL?L?#ls9k*vL&3og!`K1X0J5~Bu&m3X z1B*8DAPz`fKv)nzU1%eI2(!x?5`+(Cgg@PZ@rC|wgUxp>9+GLCswUvm4Z?O}z;Pti z38kqtV1#ycj`d(L!~PL7mLSWaC6s~aQ!72?WEghhr_Au4`)o(UkWBG;i9dAEu$)!@ zlhqR)wcCtpx3A~#{E&->!26e-S6gUTR{dUX!U4+>@VThlPtD6h?nbSjxnCxGa;nx# zMfO;V8^HCsmIMd)a0Xn_6!9gz0#R`r(}CXz9`$cHdkljY(R}mhoiApC1t$ z6}LS|TZ7lrnTC}WJR1NrT4}QNXOQ&-YJwFJX$edl1v2~DTe>R!hJ178wEzDhu{%Box!>Y*{C(nvIdeH`nbL*h4 z+0R(zE)Rp`1?#m;Fbi(3aXI)mKy}`hw4?;^bw4rgBt`Z)u_yfhts!p%fBqL=CK@d%RokP4ZOOhNk!hN zx+aYh&Yo1p271o1%o73P-`C2v@O!)!w*}^3E;-mS@l6PIMRL8#;Gf=+TULpjuos;B z5e)L-{a}JJFgtWG(%@Mh>6vE`Hh>#Ij|qIch@|4ep5;uHIRCx*#q>=3dDMnZJ8qWBJr*vE}6#~b&5f_D`SV`Esky14EJt9 z?iPAZkG>T(*q&*o%0Ai*3=M97(M63>go~q>Y?R@QkDqIGM9hB%NY`zMrOcQZi!Lv9 zgq5u!`TYv`-5+at_}F|alMt1E4kY}hzggCAS9BlF(!k&yK%kQpa@O#%+x|2Fx0Hn) zwXB1x*IwzrN#k7kB3u%Ql@%s5Bb+OKpFIb3Qj_@M8s>3n)A9co99d=Pw9ar7wMQ|6K9>zTE;5XSTv`4fN1d{y-_z z0UYQi0JahG^zPL{ zYCS_FJ|{e@FtCMNP_vC*xA@OqAxLdK(OkGb$v4C!d->DL%BOxm??o748+{TPl=ntoLl~d_5!SX`n4v_vSN} zy({WA{H}XfO;I$3k(61#<%?M7kE^Gjh&~BTA8$t9adF+r zj8_1d4b`^tm3*!IWgK-YSU5+Msh}(~ikvgkS7VAoSJ3x)U-#99jQa2nVOblC5_1a$ z6HR~O-p&$J|8C7vUo$NoX?wxw(&x`6$Y#$q0RXS=m$0L=cF`F{O3M;6@NO?uJm(YX z__kGM0l!oMDEUwgaugLi;t@-S+to27Jvk-tUqE(r<=mC1oSn~fx}JgR29@F&iM4*1)4-TVea$j+W0w~EG=KIxAi`+4>tofVr9Of8$M zw3u8l5eA-1J8El-p(HOw{{hgi7nWrWTv`vRZxMi%Lb04+K?sm-7~h{%ZL||M;4m7g8m5ZF zRxik%7o19UyNoOu!`G9&{@EQvK2{hs=pMf@J5;7y(89uPC=PvYp=W3XY+Q-cc!duK)p@``g3UXZneh-XAURIW~li4RqD=|cIG}Kvg=}~mouP>l?miW zZiLn7vg+1?jv$ML_iEqc5VDzAgXg3d#w$6dq)CpI74_XbHDVhk6Xz%xKq~|lHNBtmZ0EFzG_q{ zMYK;i_v|!b?M&Dm;=F0g9S!HkLya(fn&;e~v{^)TS_0vh4s>WIf)h~2JF``dc|K>a1Z-McZ;Xx2MxX}23-_p+fk`SD%6{!B-RVkeuM z208YVQ45*UH4hsV%RkA7Ap*5+3T>0y{)^oJQ@O0X-pga-CGTK`^@4;1wWZFxDb+{T zyX-c!TyOHgF}Aw8fxv=>KdK5v{IDSi<}L8Z)$vg5z<0M0rb3C1-PnsK)@`zX!Zw$# z@t<-72B=Ba5$~|6V4o6FhAPgxf^`F@Knyhv&~4?BquZF9Y%#dg{DZVl8oVqy4Uu>Q z=_=}Pa0^H9o^1gRqvWD(Z$6`oq@Q51OgXjH4u`@>*`XU9Uu zkIOFmXvN5?bh7?^xTeFt_S+2er)j8Tg#L5AJ~g*Sn-G4yCQ_PKUTIkMg8?7=mN-&7 zoZzJEr4BP*rQa4RV6LG4a?*21OXt6Rj9}iI_`1K5WSbMJbhIFJ3UKMdw$ojIK_4gx zb|bd7vvo7?U==S?a!B_tf>77Vcd>Qr4mup1r^m^GVTkCmY*2undz#5^dFb) zZA)v(q}h()QHX3+}39SA8Q zb#y?hqDv^Q_obiSe#^ks3JwULYH$S=6;57t7J9!%$2G|I<5` zO0*;Du3d(uwrTe_sAio;#aCzz92+waGtGivSjln(RU=uE!XmLbKOgzAj=gi%|Hi=n zy7#hpKeNfp;Qr6gqRHe@|0!3va7V4`kP)EyBj$a*fBCHll~0UCqE0av4(ZdqP?43m zG;k9e;f1V}5O#8s`VMHb2yjlP2x+l(lTxq#V~40i)8Q)pLoQ5P^P~E9V{sSL8Mhiq z^rE$|(lxbwFX2dZr>J^dIFiPGh9ezjV%a$!7+x0BZz_83_gQJtLx~>yOfrqBF(p)+ zZdGgD%48(fL{VQTM7yC&!lUxolW(@20@TKLX!8{dd=sO3*{=w^e|oE@CwN|AHXup1 zBJ%~H@rPw;3hunaD`Sf<0|;aN$4J&6Y>~SF{HT`}wgX8~UPLr$ALs15@j&;FUEcZ37nlRzH4?mfZKuEjY1k6FhoP z;^4EVs&}8$qL#q3Zi*Mw=0O+;-F|nsCdEKnwLcKFP-=FJyT2>DZvM}_aP=3-U86Y> z{rRQCA?{Qp!_8Yo=!=g;Ch*-uQX?!+7jhzwnq~r{=1dZ!k1+=Jh3Ag^L&r%D* z2(Z1<$G=!_XE0vNy`ozDJ092;6XyczjSGFXR(kd>y_1(%{jE{(2CXm( zCz+1o?y>zNlst+|r<)E_iTlW3W&qyXo-w%Rln&V#Q59JaBc_bVB`7Kp@THU@Jb1#P(&o--)>RB7fmbnvU;sBhcXF| zsFQkp8v8r$uy)lQY&i8>jq6{s;rP1m+jbi~jXN&zvnASX%N{Hqzi4ZT-;$UUYeo}q z5P$XT$tMf6@|&o=?J4Se$NfAg)T>`L8^6!D1nC<@3C_8j;q3+7pgfgb=yx|lmMZ|5a#Cx-gqeOG>np37dlKTPYUs?ZldtmUn* zD^|d?hKJR2oW}FEz0)j0J6?K?Hm}cqb7Xx7c=pe~>sigT^~bX!1in+2qZ3iphbpVr>UCQ_ z5nY=Z^reIS#r*QhYGTvacP;#G{A^?iEB|ev?j{Vvk4saf|2u%S%x*QZ8uw1C?-e?X zlWJy^4q&~p89z`pLAMqni)9eXpaUuNxrHm z>NE1|H2q_m{hFFp-g2L?x8%b8ufK&meV)#AiOpMdO59g$*_XKl3%VdRL&=NHj~bjT zo>>gH(^Q9LPrHAJ8yk(>QOF344Ol+_;^Nbb8|K*E)Fec|aGD=3v>oMb)$`fiQmXn> ztaC{nrfwosF`2-$ORwdda+Umg(rS4d43G^@ddzq-8O?Y>YD>-WzGgeBJ{P7HM~Gs- zzmgEHIFg5K2$}GluUHZ1ew04aB#c{r3jnPA_qWzpOdc_3rLN!W8N5=^)dYL!A~iElSI!2UX%?1Go~s$17@Q z#(C_xC>J#lEAB~ECU0|BUu0*pVx|A)rFd5@3!h6OPCcShY)ZMAu=n7 z#0m%c8_YVKT6feyef8rZ2nAVhkRRs_Jc}UmrMK$e?VzcpN1M;bdIKi8q@-H++c4oH zhxD2{lMl~J_zr3zf1dr{Sn(`qaqGm>tCU{K*{b|6DlwIp&%8?)q#|T1RXW`=g~7*A zbv%B^a)j&Pfy3-{Q+l9C_3Fh0-!fEyK8`h(xJ+^K%3GdQT`MgWdLe zYG0u;y6Ab}?R$&;4`#9$iqunz7|1SPW7b$pwP8@h=FT>o&ATrwa5gUeRv^|L=wF|< z9kY4yOTt-Fz9U`*cXy7DTD$!Yyw)h}C{IVBEUz<=7tFK5pA(b01FoBF}} zeBlctI!9_z1G|LiUOnH>4J)KBb6)yo5|p~s>?769?qpxs^5pxW?-xl2--vqLTUa#? zg&*DY(<9CpKi<@lXVpVFTUm2>9CR@gY#fw(F(44H3&TqNKfBLk!V(R;^*Swk`ddoF z9MWks?vrbzTD{BBo~m`i6tmfT6Dy(Hb4a5^y%u4YwlGwE9JcRl1venN9tccqgY{}KehNv4$D#JWq|)LGX1M& z2k04D=Br*>WR!75lFPi6-&$S&W9`4H9FkuFmYY0Y<_uVG8fA-xs>()-?m(`>t{=SR+EH`IXp(~;6s)KBat8XQqMl0DPCbShu-yg7D(d`t%d@+3 z#ui5!>>h@A6Tg9rZuY0?r;i%;W5X*ubI$b9&H_z`lA>GvQMKuOwx)qTv>)1e{6Y{Y zlVHbY!0HCdcaz<>On{EX5(Op(q#o==qb_~d2GO-ZB-Z9#IhyG~<5qDQV;ggybKV`DO_r*A6hb?BA+L>?^gw8{cFKl4ZB3$sW_K}jSfb5EzbY(saP=fZS z0N2lu3xCi6nR;-L?%8JXRX)FeY_It)9_qE$244%w8OmwDDu`N6OqwM7q?m0bnGQC1 z7~|Y?<}f(FB_VJ)D-#T9C`*hl0zzPrs{S*>4(1Sn?0!h3d{&Tl6@&-n_>_9oB%y9 z5{Dl{R%PmpNq=Ud{@lY03WQ16<0Bvq2DhTXI*;*bIiGqWj=kl~ig<)oe zaviQrfW+F8nLDQDN4yII66t-;6a&hif_S^1BT|>C>=EuB*^Yq=^xJS~@A01_;7{TZ zL;dATe}Rj1@X31NEPlP&q-dmD=q9}`=BvkXRstUK`>F_nYz4p| z;+_b&=z3QxQh^h-N)%ck)lZkhaSvxcylq7W*qCbcl1^|g#CEi%88`n&64)FoTh+n% z-Nl-gk_Qx#M`b#q5hZZtE|jrY)+DsiL1o6UW)$qxavMSiWBHnYY?2446Jf?n@0~Uu zNoR~c4y(Z3uOUD{CcEtIN(zMeynEKuv=w5n)g_?nqgH(-abCbwru5vNTVQ*?jqMtX zU;4|VC%Qs&f$8}%5S6Sj74lL|0`7IJzO*G800XyZTadG3qd+WQjm zAo_-bdOUOKV=l?d)ZR6XFg4Q@gXl(IBd;3hOaD7Z zBRsQMS1~iM;&%@(mhKaBN2|Fjrsxv3SYJ_ArG-Hb^R{75b+9UAH>G7gp(B61-cbFY zoK>c#eFgKXnKXiIu;lRkv<%+6t8iVKYapH)7VFPEwp6}XCb>|D10A<3i3PJ%F!>tG zPhufoNJ^fmD(wL>l!4?t`Og|n)JC^w)_lMrwrN; zyW1ZG@8{uvQ4i($P}6KFUwY?&Dui}(aaO>IDFC(?O7bsU1}9gIng!5!^^&0YYNdB9 z%N609{OTW~a_&_yafVlx^tXCDV(a8f0>&e%7iH`7y=j#n!xkvf9YQ=(MRZglidwtxXy&zB*olGUIvwE zHsLw*{vCbICQ^~X?(jwYNjM?*A;oma6dT&XIYhZ^7GU$r&W6bzOSiMsRJ*?*Q)-Uk zSiWUoSM#>@HxpY+fg4&zyr_Biai@>J_4FL%^Y#hP=k)x2LjF-P(cVAi#c!qrK zE?9fJhNw;S&<33+yH7|_r%($tT+g!{pLXLDb4&Dicmt01NSr#-DH6m9 ztW{l)H1yZT)HO>{)?e7bU`T%jZZghlB~WdDsazjf`;iu&8S)~PWz`F{33aSt7u-(+ zkL6t6=#p0!FM0!zLDOGS8G_ntzK@DC-dw~OeX748?bh+pV+6sz6Wa^Qi7C!O+I?4k*9QRnelH#z7-8 z|BfVxy7oG(a@o^pPVXl451y4aPS8uz@tOvWUTw07JG#n<{s)~1tL*N_GAhktA7mT{tnF0Z5DG5 zePwvD{X(MEP~*4^DT&LlB`!#Bimjc;52b-mub+;st>+}|vbW~5bcJmuQVF`0hZiT!z^_qNc2@RE6!;NYMDxljj<>{`BGBMg6d zi?vZHCgzhRF~&aD@}$3~98b4nh`HZpHQ9oYY&Qv62KvfSl_7<`Iy1kUwY|=c!{O?3{R$Sc?q;&MsJD)d~W`Vl| z+TyoT?@B&iZOx+nK8EtAW3aU&x89b+Er&jY(ww-CYCAT3(1lPEQ#KB;Duf|d~U=WFXAh{WKAKMZG6heO5y7uE{{Rb|qJB^ISxN=p! z*6EthKGWHyKJxYiCzdC9@@7l?r+;`B|2unj&fX_z7wfOj3Q$LUHM9C>f#`b>u>l`F z7YJJ!18Lz0dzwwrvHnej+liVA>D$!GBTQwJ^pdHhR(R+*yt*k()uVhU1-{Q9y&I&aD^5bD9C#oqoV(ll7<2x23V~s;E{;z%tb@Jn(NPlHbzJ<_yju+P|%T zCgRrUFEFJ0?2|sHY<4$X+rX60+l{qUn5S1n1{|hRSjp+P11_vJGET2pMIoy&$Ey-Q zk&rjOt$)08J!6jV+M)vh*3@IMBkQ)`pm~Sfq+Ml)VNPJ=35fbIm)Q?gI-b^3;xDuv zTio_O=u6WlZuyI)-}_iEmhofM)-WDq#|5p)|0CLVjj|`i%bB|{ka5!v99^s9*L`u> z5wo5r#!BKar^;6!#a34LB~6L>$fw=YDB;)Q;0HVm>R;`PsD$wKi4tm^D7@X$T|jPZPC{ zY@l9onTN}rTUnX~KJ_1H@IIkh3Gj{(?x$@yGUCU1sorCRY!m6$(^b!x0)*fnvNS|@C>O;(v)Fb3ikEwLH`6K_3T1^#7wr)z@ zr>!2)ThftU+f35M&&)-!0n=bC`Uz+?-S67hxh#^wxyx7F2eW03LeEw}`xw;xyR}-W zzvUQupB)m;aAwr|x|Q+e^g5GAf!^rAc&PQla3)&fy4dHuYo@Koe*2gUMaQm9-)2I` zJ|RDo|Gq{1J}^y}DF=hC%c}f#Z9FdEpMlglP4&T(;?4n~b6BW;gpt&lmm8Af_R6B$ zt9?qSD_iT-`X5E-9?kUs$MH&%grX?7RYEG(%`KNDl_Y#iLM}@R5p#{XY(*&7kftyp zR4z+muABSZNAA~QnETAkHoN$Jet$ZSb9~Nue_o&0`}ul2pRcXwWx@P+bq}i!<7Y1% zHXf4gb5g_|e5{kLHfsI*+q#Xl6&c(x&o*o?q)9N6{PS9&;kqqjiQP$B38otLO7L9) zhkKRW7dxPVZbwnyvvATWJc_^G=vAXgaET%^rGI@0O{;UtaGK>eY79Xu-&en_x7v*P zW(Ooj@U)xuovqB#Ma5rz&NDOLRjj&uCJop$ar+ftI3)DZM*n=50`+pjPxy8+f5%3D z2h1?5di@fesi(I5Vkht6_^;QNa_~BC|6-4haBx!X1$@fXi%h}{qBVA);QqhI=lkhz zM3v;c$g=Q^K~6(ZZiry;$!NJepT=6Ga0=(al*EL~=R{M-c)|kT*kno}+7vhtb}RaHwRC>S?Oykc1sx@G7pdKq?9m-nUS=EL-5GhQz zm5B{68BJIbc-@z0t#gaPF22GujBQrUsFAYR3&a zq}(_-;e4VNyE18<&Ug#|>@1iv-XC@`TU6^P0aA&dQ14Z^i*gbkTk<#E*x{VrK0eZZ)V7|vvh_U zCdB5~ZC+)=?D~V|Nuh?};SF{r=TD16I}I{D(DNY>6o?ErG>=w$pR!3oqy(r_r4F91 zWVm4s@_B7OW(ECuL3MxJe&rhaSXWJcZOw{y#?<~mVS76n^=pq$1a=W$s8(d$mL~z6 z3$7;4%S&8BE1qFZEn5KVS?E$5==kx&SFm6d?sLq9~20HQsurc~~%<;}ia(pjk`RxHmy8Sy&dV_HqykwqVq z3izYojXgf?M)Ze$gnAyH$Z3Ukd$nV5tw%onzBzf7ef>dhI(PZ`2}ygc<)pba7|Y$e z8t9$smoYmc%zef;kNQtF^`YJ)Fs=izpbUN5Azo)h5ib>FZwT=hilDO`FCpKCR*Gr& zJ)(KNscfOAKm;6z=oR9Tx)DoUC~qV*LdPDqU;}U5f(d5y+Y+ zHF&T$O^mbQ-Sn1hKY|Vwkc_Gk*$E*nI?im0CQ=o1YqSFb5iD8YDm30~v3m9O%QJ+s z`VV;2MaSp1wfsA>xZB^x^V(UxRH@->#P5jPt(18i5*Pk^luUo2%fu_j;|F``S1pEs z+21vifSXNCr2gk?mHMRw(Ky}DELqp>k6zb?tio$DM8dzM(>__*7UB(0udAbuyu)pQ z3E53~B5=<95YkTcYhbdLnL}H;dO3?J!r1PM?&R`B;4P$vxT~QD5>>#TpKtGUuHc5C z8N3_WlMx}!R{%LK3pqn57{Zyggifv0cMtDD&Gr`NQ(Tw8+}5C1sGIoc!06lj&-u`( zyYee-ddOv}WuwI^r%_EFkTZ?XoLIRBopyM{{Bx%Uk5Z&zKR0wo%MZA`E_; zn<&rdNC#iV(Znh`d1Jtl0y{5$d=S2sQx$R8x(T(o;Pcb&z4a5=5XKPsVSQxl_(C)u zY%9xey`M=BtXhKkY%xVxkFSMl@Fj9|Pk86w;=Qc1RYaO3^fzDf{+Bfbx@JK9G&gc4 z+zJSyRH;_tT}DeVfVRwHEyAmqhFWxdu_NigHjMHRcr2t?d3t}%hSFak*c{#Ztv~1dg>D31S#b>ps1oGTOaC&o{v>mG&PqLr z4Y0fJo97*0iA-i4+H~|p+_-9;8Ln{}dBQ&4>t82!XdM!5e!^p=ExJ}tI^9w8tb*I5 z2dvC49{(J>q|;Dm$a~}QwsYl#hkwfCdg~AGBL_NM=+t7;=Jc8AuH zTf}gv^3&d)kMSn_L)Z)8%nq^ULT6!*gHq5BLcZIPE$kni_e-nQJqlB)5yp@G^{XBx zuf7r5F&T`_uCabwGDTF^o*xZXNdK+Cnmk3_8ZqMfsFn``nRw$+Ek85gAC4~g&7JfI zDsMP(WOvqhT|IPP;X9*Vy6bc&&oGgCqR<%Ct2JEd_Ht_ZF8#s~IP$_b-O3wGf9@l0 zyTxs-@uvQ;rqu>SR4M*Ru)2rCv97wejL&^Ic-@a-Qo&FOV&5yun(=_062Z02xGv*h zm;;TwmQf$U-3kgl4Ur|!3}B8RRrb+OZ}#W~G*Z~wmxFRf}=$7=$4b|9UM0@2DKT{9s&M4{P($Iiq3ip5FAyV)wwsrh5^! zPzmwo@%-j?5-{oSD_#P(wCjll3apLudJS^ldc~xy5~WrMk-d5emzn({bbseA@u_{o zKcSY$FX^js_`o7Q?$*@zApCCtI@3)#@Lqy09S^$Xc+5Y?C9ydR9dRsUQ@ZuMZmY1z z|4SFUdHPqI&johpfk<{Iv1=C{h3_Hz{UeEJODJs??2Kc-;osh2-YJ3Z@f?cYKe-5~ z;fUaCmwx{@Nm|Z}9+%A5mQL7DvSnEz(BJbRPMAjtrQCaK^H--m;yg?e!s6Fs=02dF zYSj&!GO?pc^bDOOBmcxV>xV|v2oMYAd3t~DNAkW6#`(Dq_|s?4Hl{4Xk8ix-yZZx> z>ywaX_N7BLlP~Bpl6`{x%g%@D5O8;5vxGAsM~+wxzc^!G1ToSuwS~1Fqo=bQrH{oOuX}|LYVmbsF{co9q z9V&etz^&X~KDa}xv%c?p$x*wHt`EAa9rWZmV&UM@il;Muk`IpnUd5eXVLKGjgwo1w zQN;CU*We@nKCDwV2&|g>vYoBUnATLS0#Wwfu$6G^IO_UdfjTEp0hD zvPPZsjuaEhG!SqMxoz}D-DsY}h@E_`y{amUN_sj3^70Vx&nb#i} z3+q!De_q$|X3EgFA^n7)kj}5H3pRF!8#mKo2@6?<7?RH|EG2KL7s# zcCcOPRF3${e|NOn(zo<#)kZx9gI3J--Qzqyl!_N+u19)GD;sDnD=ks4j;WR0wrf*> zNso~r_oos!=JETO0?fr@)iKe0>(j0ucI-ZA2WV)vQxzFIy2D)mxo3J!H<0C*cTG2^ z+;=STc55%ZtREQNHclX3ZFs+0p|rN#RL{tk?;DhH*r28BpwCem(;fw39;>jtZ8wvM z72%T0a~`~(Dvgx+HIKESoRKw$jd_HHsCv84w{ldnKwn{&tsI7iS}l$Dx+OL*RQ51h zmTk(~#39J78|VWpyI~eR*tTsfH(;ZHIRk!1$-SeM$?jez$Zipy$Hso>ubu@C_l~jU zRhY&{8^*wvf_ghGgKcFo*01JO(pNlV>YpvSmJjbAKPheID$B0v-l0iK{dz}U$RWbk z{6(SvI-~rLoXZ|BTpQGXZ*6_7m64F^cd_yX9QRo32ep_gW5E0Mh#y~@Awv3N?sDQ% z9PvOVbB(>945Le}={Vm{TEDxTwDI?(!EQ#xg2!#9-=eQ6p)zs3RYP~E{FMj8IToOD z_Em4<^%Ayr?*)QFANkIO%c}&JD0YTu_&oIYGZ>94+1w^~@7C4|m`xSiwG{>&`bWCd z@3%m;-XbU&SUNd;yLaMt!iYeYiK{H{>EFTJ!Hc{2)C%ZtoI<=NEauFZ1Bw^8NpxA2#Z2Hw+-nPNew~|pEqz>%K*oLTPRb4GLjXyvLiB!ZGZ+gf2 z-Q2|Onaniq6~9zHrO*!`JHoONn7;`Wr=xrB1UnVG9$gQl<6Dx9$k*~{@0Gfs%Jn2Q z@_6Am<6bb0Tj%A&JU%-XJFPpiWuKzeQm#{^p9KOre5!nHc)BFh%g2nGJAD1ezo5xq zQo{>*;u{8jERu0^bFmbu)KfxnoD6=uqpqK$c;BqKE0FZor-7KI8QHr(N4`#!fC;3s*J-R zHbqD5eEsDf1-4~a&9O>^V5R4`3w(4dlW!6h8%UdB1Y+1_Txz~DpXq(`NYJ{$#LKEw z^ABsy!TZw2xm4K={o(x}&nI&*u}z#q5$xNSLlrTs zRwFuk-kndO=>ri5_tdx+v95bX!81$;(61$8r|A?%LaMA5%zHJ^S+hX=^WkaF(s&gF z@-4Rh9AR`IE^|A4|`fe9o5Cvn~oZi0^J6$Voq7KA{v zL}@Kx%H5?xwibm0j1dz170UaUcR*1a2A#4xZ%5d+ zANHfM7A&M2FV1~{7e|`ID_sv~&6W)bf8G%N^Ewq%Nm@CtX-=LWti7roKGaql8D`3w zBZh~dgL;eA6@vH*8oa#)(BT0Lc-+>TT9P=f3vorZGw zIu~G<`*i7r&z7%8CWI5J1_70;mp<)bpKvYPnOVYl@nT%tEyh1u*ZvHu6!qU%4LVY& z`C{TSf3~Tqj|wD7E{+*ufQgMGfI$cYEFUPhkQEAXhGYSPZDoikDLtRO8m+MIUuKuz z$-RBV0U&1zDKRzGXbw$*G_XMIki-_zA&b`jbG{OgO05!ykP>61iO0Y$D-q;`q;H*l zFE9m>{#yH$qaT$E-Ro7<-q%#(iqONIR8!D*->UN! zX0Ek*gN$FwGoL6EA5QU`To7&iY5y?N(rZgbg&od3_1SHL6|*VbwL4VPmaa*pw767jb3} zT4x%ZIJ*3p7qI8=A^JywIFEi)QD8~+W+ARo$3dVyD zqGAek@$Hw3XGWWG`V*3m6OR-KSi7>)#AAG{dFL2p#Rmp@NZ!B5G}!Ofs_Xfevbfjo zaB_)?d6VfRA~1k>gIYs&&1ILSPaj6c=HS=WM`H$pvs$k;p z8w+CjgT~tdej?X_wswp=y(oBsBnVy7`J8glZ5AUPy)icn^zCDj!O){c1*QQW6#q(D z9pLiwJ32ajbb9Fb>zTChT34T3maHI7E6OS5rrcNa{ckujUk83Jn=2<4=w1)cyAEV! z*BqNxzYMWC%>SEUOrEPAB(KEC%~FBsLzH$^=vzqZ@kg^EH=`mjKDaY`CvFHzWO$#a zs5Pj;wvQmgFT_XJ?Y}Z3BYj)~r<&oeLDvMr*6mbBV4Y)sT}8@pjkxp%xMSh^DJ&2xkO!{$dVX zo4q=&n4RtnNV9THD*WqEXvQAIPqIa@dV3OY{sJo<#CHL2U`uH#dY}noeK3nubO(j- zw&J7aH+JlBJ-c6vq3J`deoxpWzat;{&!JvRCn%dcy8WzlahrHhtrL9~jSmzxcTQ=l zC$L<5RmB4nS|Dtmb%4MAL}}Xv{*VC4p`M`?ipF;q<4j=g5MT5n&B1x?^H86j*hKmq zTau32M1A@3J11lhTO>p%pt=3Y6yWR6^if_9)C z(GKbxe?@4{atg}}gOLMi!mGsItL-xkU#a7tB|aM>X%Nl^SKc)5c*a6<9z{=Tb_Q`} z*HW)Wx{@KX)_5dV)}oQ*iccMe7Mq@ubXa;)b(wK$5m|@}5);*txWP=>lj2K}ZgAg9iDsGP=#47AUOGJsMu$S#ql#+tKT608R9Av4=c0xb7 z!-fd`+(a*+JXC!U<>JG<9MKf&wC68m!LHz}qr?M%>as^l8zN^DLzNe6qjkGh3*q@@ zZ#m6?+e}<}ZZG3jXkO)KlFAvoa|V>xt^I3CF7`iCft)kHVEW zhue@fC+{krT6?LK_u{o$5v27S>g+xwJoDF(@O$7^n(s87DDln`@gzLt2wpm4OQj}t zx;evp{`G~qcMWEpWWKf*_IKcyr*TWT776n0*u?0)F ziLbQ^L0LmImFiI-+avZtVlzo=qoCI7{Zb1ZHLQXg3@_PM4fj7{KA)*n{TF=x0kWHA z*UU=czXOj0*2d)h0$DqOf2e(-EALQD|BVN;6Mwf*bM4ZL zy>29dNwNsHPwW=I+NS2oKM>;B%y*Q_+I%6a?$zZt&Zo!dqlf6m7oH&UE`NVuwzcW& z5c(iaz1$A-?Ba>I?c??)Vngk>`G{KyPW3P9f;jG(RU36;aolUeelYBp(`PFmuMNFw z&01CF-(y`vpW`{<(y*=oyaNviexRqu9^6rm-gId}C1))#4hQdsbFUFZ!BpHOWxj7{ zd+;{bQ^)pS?9=o?EEjQW+4V=F5ZX(+(70oFKWZts(jWog1bq%nHrC@D#>n&tXkB&eUojcOn7 zun^y$cQHqlS0-J`V}v6}$PK<7?1Sj;A`f!X@AF(#`Vz zw=K4{V_=yZ{smY0a{}F~2SOesn9N(SNp05wR>9&6^yqea1!q;QP=fd9w~j)P4h|c7 zm)nlH$1mUwv18d;EZwoKS+?Ee;xBP<-KWKMSny2Y606rZfIr-Yi|C7GSt@Mr(T+aG zk`4E}2bMwNu)@eOq?z|D=8I!b17?50PG20pUCn^9lg^lBU~AZ^3)^{=^Q1GU%9RI~ zt@AeXN6kVef#(iYSXYl_7H@JYuJg|tmjD@C<#G5|ScyqyH?Bi+UPws?aVbEO@Lj0;0P?zZE)X8|HmdI|Fd z9|}WY^d9WUKHP}NGeh?0;$0Bl*S)_$*nX;fv($`>J9V>nqUeZ0FGg-EiK!LBjdOgS zD5s@|lZ}IvQ;Y}OSJpcHu;*tUKLxNWBynhvk(18*_9=RvsT&JnTM3hnkTF)Akf5{aW05X=EkJ^T)#p8ADAGvc-lnq57G_GVFugIlx^Ok%K@o`h^jw3m>s6iY z!j#;T_GsyUtgJ1$Qu@pauwltxW8J|Wf-4PHdwFfC zAk{~mVTB-|;?0AjWs$|p^FI%$Ap2M^+cD@%$ZUrg-rNr}gIfK+c=VQv?va}}qv$)b z*|Jq7wO&>@Qv@<{Ua0XWSE+Ml32ko;`P#5{;K9t!LAdc-ux|s9HSu46?9l6yeW51c z-JfL46jTpcFhEnOERq%1YGaWvRDAgYY!WMP4l1H_x7Jw{lPvSK#vqj$fasA0U{3VLj=85B&XtrVhkUKjeA3kQ7VPS)DW`0^nlK&WF^i z$Ovt7*Pi>%)&86-@RW-Fw5w{aycN%gpctJ&x)WO{Bu~-56!G6Dpr3ZbTCR5{lM*X} ze+Ew#O?FU`9#%vR^f}xD<%E?A0E7esb@i>S{75pS3{-yaQ@Jf~q;)WHl{ux*m3oI~ zBIdQ^2G&QCs$ZACqYj#U=NMmc`(eZPbvm7ZKajDdbzmyZkJ@IchrDW23q3aC!uL(; z3p*M53pAQl=jaQmN(IGf@l?e__GAc$IdeP7`z!=<^&Pgj6;Jgi?Gw+^-R2xh_b`hG z#c9KbOJF%i5t;FU%*#kbda>mOad?5bx^}>fmKuwk+A=JoB4<`E4RvK{TO~K)3pDUq ze&B7BHNP{|Io-1j<)yM8evQEH+@L}~7P&TN4Ke0}zKzAW>!O<`Eo1h1QKX1@3p_Wl zv;E(xEPW)hK;eVBPxg83L5rgsRLs0g#-m2Q+M<|NU54PK@N_3IE0`>gTYrj0u0C3f zygrzX0?zDdNRs~dsPBjP*@rcG+5JZ>MxrsGT}|F(+t;0+aD;MGaA>rhK3)!5^+6+& zCqi7CaN-8Inso{WrZO8?VuD7BT{YKM=HGS`RE$V=u7zGL!yyWEW`AY2Ih6`wm+u z;>#cVRpiOnPXo6Y^7!Z0dt9~HT~DIHnZf|m-+<#w{orV0nVy!eFJV80R{HqtW}w(k z7&2>nIT@;=pf5)qeIU$niY*&8{q2*L5>)q3c5gGup{?{7FugS<;ss(Zg`b(WjV#Uywck=V ztKZLi9u|x()&E6|72IoM9I|DR;w%&^3mQj29TQHwkS-)SR}42$z<)^08ZJXq7r;BF`WeIYFc(sj$^)Vb-$b7hTKfgP!Vy8^ zizuzkHuG9iTU|aXWg3IXXyq7Afz24jUqD->+#77@Ri6HWyT-8aoCuQq6PCxfLxXFcOR&f75Q*rkxE_||WCn@ibCrY)>D^I90d_$BY}4hw%O%X+ zd(0SZTuIrI9V zmB43ui+A)!5`%shwiG^rC^3*2Y!H68EY7D-B@{cuULV-iA6ur*$6cMg33{&BT63$b zKdfPMH7hCL!nW*E&2x(P>h4MQ%C2P9UYftB2gIF7KKlUohehy{bs}^wrH>kHR{g7VM^zk3@hKiCTs0Htja8zG37cq z@p_%=|Da3)6oH7{zPIr#O+j-HoGGj1uionUrz0x`9oj)h@??-7yw(dYw)=H~zft@v z`V=~CcZ-F1o9!o!I@W$s67^3$3g0T)K3Fc4x#6vUS5v3Jqff{WG0k>XxS{k)Q_VSq zh+^xuaNQ$dL8yN@t4j90B>5ryK$*I;&J_n@)&h_c?;w}{4UajrLxwN5k z53wWU2YXORPwO=YFaiiUHUw8Qc4}n!Ug~YxywnyFgSF(o3gv2$eHyL%p_~0G-Bck< zuxn6Mpy>anmYe;F-8c%^O1OU?iZ(c1FNE0oCV>mitE=9_(BjYL9uP7>5WTpfPeYxl zx}$zCWr@&gx_lFJ55u0vN)-uqGB9%^*LLo%uf%yZqDcK42-Ll_x2~_R;qxy5gWC!B z#}L+W9(XwSEAYdS$%9?eMMg+Tz6`)1Tq*(09NV4Rb;pq$Tqh_sTkFDD6 z1${T-G^!%o5l_hAQD)QK&$L^s+5GW5QC4!8#>iW^#90(2tN9M_&m@r?+=8@qvN0L-Z5a)0^jB{(QHA^TE>|Nb1&!&Sl}wYp=yaASi5mtjGYl5HCJ~nEHdi@ay86GKj#fh zelZ3Q+JH>G{71tH6QR&T(A&y+yZU+290s5KZ+lDj5bk^NoocKh z%A=2YLmq9@L`SXbK{%kw;J9-HNFCUabq&cn@4d7hT)ouwE8mq{eLd{QJLVyV5!EX1 z9aE>`n?itEz5LUi{;7RqAueLm0l8S}Q&qG_Wq_5(i`T8Y0XZ(>z|aS+1!y|k4;CWL z$@&EV)%y8rC@g%1>QRbRq(97TVBBX$X}q-z`NAngL(us5+uHJ+o@VaQA!XxuFLxn2 z9k>}|=Bsnl#|FEL@Tr)rk?DfjiifAAKk%7>b;RTNU1-B@PZ?s=ZTq5gV&Ss)a=|*2 zyY>w6&8Jah6zLWN9MA8HW>bRi)taUh@dePUmvN6EVplj*CKDe^YGjcAq|SXWv*`g^ zUcEKztu6x(Luq&J?cW_e86V9N8UehYtw&vDFW_9fD^k+%Gl|i<96^v+i+ihqn`4_-8Ad@YA zx0fyy-N@pY?hF`fu&n-2w-=CWZ4D#lb$z<(Ijy?kC=AOxpDr{~~{m7&D(2`jGR>r48CR!T#)RRt1kwfFly1Xb4h|CiY zI%D;55%}&r&<3pwGqmYroSe7B}xYwn)!hXiq11hNqP6F6|$x z_%F*p7v&85c#tH^+JvzX!cf>;D!(~vaiO-K9_T2K1T(3xq zQQ$rA;BFn5n-t4((mTC)2TZuIWS&nm1NRtcSQI(p8k7wRRrUS`_Fi!yekS^J^-8G}{zm72Stpo3T)O5(S zIgt5dNvQ>oI6}5}i*VE>GYdxbK~9XsACe#J^OBb~(X*%Ysy=OP9%b{We<{=w)HLz{ z==+>$slTLR?-Mk?@lJESq#MXTrxoP8!SVJ$j@J)^AZ-9^*0y(I-UX{MlNgx!7<)~} z-McXX*Ja`AlHn3EC+|je-9-EbrAlq|y5lHPW#f;x#-E-xFjBle<&~Z`>GeIck6~ZS zzk(ZG6xnXYlxY5+xoO?{Lmen8e-6ZV@Ru2=bC)#b=bwU7maYEw>q?LL&0_D_B$5By z5LKP-xHiYG4VFup`SU_!#{6b<6N9dg>S}x$*Z!%9vIis2RD|jUs!ee!ORJ9w z;<7xrKzp&B$*Z}AqO*hf3BRk2=i9c9=NqbAxZ-+wZ1Xe__q7l0?X+M6_S0Qt>ke!l zq!sYpZ<5+b;tSS|U*N}z3UpK0u`Ee@vbIysrDm37*SWb9y&s2_DlZ&)v)iaLkZ89k z0J~q;f84@)#czM01VLZ~iy0jrSA)3z089kfD@aGMu3ZTHJmQ`hRL;7c$~dAPkN?zK zRbdEDE|0%%9{Q`NWjDErLpm=J=TY#4*YN*?4@b7xgs+67%W+pJ0SaDs%A&b9;2}Td zGj5zY!#|6eWffN_4A2A5o5U_E+*QZ1IpundE4CaT5mNqiir3kQm|?o2YQ>$j@{dY} z8XX}ufR?$;wqz|&M)DdhG%K$b<8w0}YAyfYQjprACAE9LcVfSe`qCTe#0RYhQCY^1 z*6(M1bC$;vj5)ay+c}dc^#3j2Uo949>7=pEA4cdhIx@h%e-9tt(c<}qY6=3Z`LkNFyygWjA2&?rmFB*uT56+68HV2{y zfQDz^#6>A_gt6GPZVVG8EQJ|x3D`qREb#Dr9fu50u~->zV)O|IbuiBSe@@oz%n;c0 z$%L;XgZPi%eB781wreDmT{@~xUb5{Kp_wT4=oBFP3n*ZSO1N$_t^e=};Bey__ujdH zCweQ8+&l`z_ukPq^-eDkaeB->HY}_q#ig#=lP>m%w_^PZDby$ZrX@x-Tc-SJw(iv8 z0-s_%^f;uF;1na_=BQXFOUQ$XGeK{(rH7vDzi(BrrXVL5>4i)2csu3Gpnv?e#Wo;C)vd&-~phtZSKKEzeahz*C zHuSC66yAaNU%Zk=g0x6T-j!1)b>(`ryXP#1w`S)ZB0JRhxbLu^fl%h(+7Y@ID!y=0 zKUelD!uwokjJYUu86_VF^|`KRB32>kxzH(9&|>~fmC-qsjd;I4IxU+};^#Qa0~0Cb z%NWNOKI9|bstXkDHIC}|*WJl=Zq*R})1%Z5=OO4_ynB`gyuV8L{`B31FEmbRufx0D zfO(O>^&vvvV{Kkv;?3`*5ko>zwtRb#DS!)|GD2AzgfZ1>8nV<7F*pI^qfPkq)r_hS`JIvUP&iGocoJslStiF4+uO zf*qLqZ#|honICDHYhx6>qvDkbH&f0LCe`L_UP$oVwaN%vYI7q)b8Tdpl1|AL9jUZi zI_ob_6Vgn!3Z?HSEZtA|zaXZYE?4%f=3)e{E)1-xvtT6lU*O0vCv_+O)1{(FIf_M& zT>rzD^VTA#jGJG9@`6in?sdCxolRVJ6&mK`3*^Ws_6axHwOteUng00GZ$HZQ zpCPDiRF=u5wD7r4-{9rr?K<~ZVt@Fb7Y0w1 z2`g0^b>U=;F)&#@WG!C1qvjy{-+!&tXmo~mFyEyj)J=JzN$dKLE|S@i6uyEJmmBC? zeKp>giiGnT1bVy>T&kl-LE;&4zI1*H3JA8N>rJ;TF5mH8o<3VHL9 z)I(&dUGB=v)P3dwed@)m4mObIcKGOJ{wKmhKsW%zDZEUWgQe7y<~Nu+wW%BN5$CRj zZy6t7TqK0xcVN%K#WX7N8P`mM%sPwC6AUMngG)WdZ?|0qjeo=+C!_gvzuzrh;=5P=^&G^Z1K;xO|2g#7jf z*97?ma7s&GuKtrUdVXKrUmBkNjpHs^x9Z~0j8d<<&)7F~?9ki4G4KC*UX;A=xJD>j z@g6$AbRotO1z%>JIbOM!ZK3Bpx7wzO-qfqwxmH(L@a5Ws3i5 zL2K|wR#q4*RFPtodqTYC)Ar&gL*XfiYo#tvye}0a$Gh(5Ay0N%dl3DlH8CG$@lh+Q zA6pQjlbY0Ts13Qj&@X1OLGt^o9#_(GCEL2Uq_r%a z-H?^nx%2nq%jKF|%xQ>8;GJ^vRWZ z#iF&)W1(RpbX7f++)~M&Nhh<#brFMmLHk0*1+Y)v;)_K||E5EZR5~AGH^iLSk8WD4 zFo0ykx|-I1^g{uoH;P&3e|bU-X$qvjxUD>J_kNiRNO8Eu)O+ga8lUF&>weEK z{IQ&W)WB|qWdU!~yRNcpw9x7!!iKRV&a{rOiwf?+-`4rND}!`WPgqM6=+V|k z!ek5@+%q3X(fxh!ZKT5b`%cd0K*1k&+JCRBEPaU@9Czv~AZ@On#V5k_=fYUGcT{zi zc|p}|_IijMu)QdT0U6p)DzLcn`Q>Z6cg*fA)puw}t>G)-+;Na2QY3$G+Qv!7>!J3v z+=U}Wguucj+tPagi{=e?VBHvk7v0dOzGVDs(m!lK)6#-B%e9pb$9yQEP?bH1iFuQi zA6O4_Lb3-talI3$QnqKknvDe$s)O$NQi9qje#MP%VNRXK>A4dvIQ%UlaI3dz|Om~mukYIC(*9=YfKHnVf89?hhHEv&F?bU`zFUF$us>5slTuBz7+3-z%4@^i7ZR# zhVqcY6pW?(PXzM#8l34;+=Be5wUXzOcn!b%hy8Z8^Vdezd7td7@T~vGaVoae`0n*m zAzN?+AYyWxfiYAGGBu}EW9k;*2Rc(3ymLtCkJOxYsNu?4fA=$Rwm#tMvKm>_SyZ2# z2Ad!SQbWBxPpx72Y*PW`&oJG@J?gd~6#`o!6rRyaXT}U_#e?L9GrWHV@n2s<_SrO_ zayu{f`heER#>*_Gw2daR;~}?e>U&Y( z^gWi4@1hRwA}k(%));~RIK}zJ1k3&R1Ep`M%=gzjgbX{xU2}b1gVNYZ65#ykGgBFH zRbPH#%>5KN5*Q~C0<4fx5HUpQU;Oo|QsG@g)7oAKTE4+1c?0YF7M~lpE?s}fLS2C* z?}8nEPh>`5_G{%fsNIKvn-<5(A$pl2;twF7zsJKrvP~M`9Q4a=LC9A3J9F26o?5(&re%DyLW;^k##->(09=>JM+-!QgJowuCTKY=T3x2RH(wT-**?D}E%nI7%2(<;OIt3@NZOLqXvg`HBNsg=} zlF08%Rix8Jlrg~SqdJ9;G!h1U5qc@rqX$(0C*i|ZlH`EjE#RBZi~JfU34E~stWVdX zbO_{P{4ASOsg@%;ISn)OO=xAISh}raVKjp7=&zNx)`8~l5=m^G?xm4H7xB4i{l`ap z5>@z3+^Y1Jy?|etw-oYCB!1(x!R^$TkS&oO;&6!vf8rMsO}mVQ&S&}zrhGJJxzn>3 z#lxvKND;<6WFI=q&D+tjj`&exi`&;!&$ItceI|uDaJnh1SN_q4Yb(Q(y(W)1UBtZ7z5jkef%>_FoUn5Yv?uFENS+rQ?zca}-hWKPioUxmxtqjWj}& zJKW}9=Z#pQoYU5~6d%LT(0n%Ntk(9x5}wP))VdADdi6Jo(1? z)IzKJR%0w#4Sk{yyB+A5TO;d_F(g8dE#B1Z(ADyX=YMl1DcXK84OP}>{^~D7uh`@~ zCB+vbYU_hzlj@6~dut#~q|oP2>edQ&iEd!s-{QxMCdUSbUerIdI^n);#!|RknbIzf z5F$ZkHuALp9;ewNS{zC-grHnL%q_7^#OkIl!%cM~FN@)CsZjc5FxO}iKPlLKH1c(I zbi-tvKMz?pC$Wf8f#(_1&bU+Z;*S zsXGC0mRhL&HHLPL(vTGcu0b7P+Ip5+CKP0l$VxVZ5G-Gboks@)o?^uvl%!iHc3#0@ zV^cvktVm)A)(4h#Ut`Dq#iPgqgyS3YlweBUBZ=QUCxBK@w|Su6bK z@us4-U+lRF!~lRPbaVDhn)GZL_-_3L&{6N%oQFEmMqITH#4*xk1sV`2$qpfoHLUkq zAumjIMUR*lsnp52GTa_4vuf&JAb-x720Hdj;hT7I&VN1^@8|{(e33z_mY88AH~wCy zEh9DyS+R*S_Q}lS^!}%`zem+G;UMjH&OVyIRO{Ktm*HV@W5m_I$<-_xyH*v$2^Nue z{<>TnMWmQr_{x9M4SpWlpOjK7hI9lei^>aL-o$X9`xEs%$@Gap%MaWDBVsw5e%7zL%kM-hDQ=DoRBp$YzCrkh}T+aGr29R~jrQY=*9XLLQ zEr|Dmdh_1ZjzVkY;8`hQZ*|giz5@QKs#AQI+%V3U3{}EuD$??lkkXdh(P4!s$V^E8 z?3lbVCedRKdz2*j7&!|z2+inXz0MIU&Cdz8+e^xi!elY9*GkT1;1F|6@)p5GgqATZ zGK84h$qsq+IOV3OF_&oI%WI?XJ>kttmU)*;SJX%h>Pzj2*M`9-E$SxThiX9za-Nu_ zuB917q;obuSX+z<$n%CtDh+) zT*QKkEnn;8Wh_W%sI5f;`Ants)4AO7MI^qjBnfFvsE;UN?NlU=dLAT?68mv#mW#;W z(A;}Zog8{0c*)qUwI#F%`?!l(?o_1lII6j+xc~E4nbLWkc2??xn*Hun$Ls|A59=%HUq2Bkq3s6WA~I{UGg zG=aT{1;bDD^pEOny&94l+)p8=q80PrHHk3JInI;4Vyz|X1N%RY@z-pLI*w}3Xzo_A z*2I%Y1IPI=BvJ)zn-RpgdD^j^_dK!vr1XjRC0LCr55_qk?XJ21poXshS#pP#{8bz3 zp86atYhJOmn_zlVls3F&fD~fXQ5Ed{oo(-wbhPw>&O&N~&cx~pPX~jw`T30^hbh5w zp9aqk-kG+a*a~>Nz*y;EA{{Hvy*!I}xz4z;N zUDxxXD=^8fAn56)eEm9q1Vty(#>ZmZ(Hje7miHYTkCm^au##f zhcd%9pC9#&|2(5ttuqDIT%^R)aR8@-`bi|X7GL|g^`Ti0gQ4+EFrc*%0wrG=0mJ=_ zgtx}j-+08XSvHLm-${f^)( z?7QA}7qz5bR>*y6rFW(^i;mw7vU`ZJp<&{`3^EHr5F0NBFN%Fp+h;SyFaztM+y{Ex zIK7!|kTC>DC;m$c_)^XVh9<daagA@j)Zsv{U@&W-JbmTVeg=JLrs&kg*fl`QJVXG zLCdXJPE9w%^ylqpUGe3OJQKN2{6=IszNmiNoJF{Nvg4YN!S^;YPNJ*s*+=cHSM_Ht>P{$Hw;dnyX*QY7-AE=M=pi@eLIPcM3G_)rO&*wNDD_ zv2SL7CaGkwv0k=dGP>C{V7%HY39&nKha~gC!Dk%}-&Z|zw>I_U&U~No2Bh-Qnp|Z|;ui*o!If@DNNBtM*4o2X=@MHNCjsC$G!C?qP_HKUg z*9cQ{4B${I)&;1H-_4KV!6stiZUzMf&}N;so)!*a;`aC_@^PefP1tar@L=8k0Rwn= z?{s~_dWdnDN#18HECD*7GGpwzD7a)cut?Wr#30}Aty!7r%Yk*U+m1NZ& zI1QX?vA(e6nFA~902cr0dSnpIbC5dHwuxN@QhinB`O|nN`bKa2hg(1R62i@ik2Wd` zCxn+B{V?A(=6<=2FRbeSM`)>9S4Sr;Wa5{_?m3r6k4Pl&%%8AQoRgo*yREjLLWvcO z=LV_%jkZhryq_S2Fbc$HFtzep|*Sws<=SR;zOstGS2!h~*EMZT| zdTW{g!QDVFfCHuSoFLfH7#8w8k|!q&Jzqee@J={D6~!s6o0}nd8xTcTYy+IS3uEnU z@c}&JaRr(5%Xs)e&79J4BvB2gI=1!qz->pbQhr^dx`bQT>w%ZUStu*QzqP`aRCkuA z28~dS&T0+8aR*Z0s>b`TPJE{Q3m!WD`Jd@<7bTn3&n}JFrB=5=8TH@hE4RxQLsTrG zMXfx)W0qOqw*=|pjq(v=zpply3RBZwE(JH@6BtnQ?^wiMu3g*3StJ z^|us+9OMaAGAa>f7qiS7=xU>&Zg;oD3b>LvsZ(Blsw6LU=refBWg%nDU6I~uhb_|f zRoS>HnX!qI7SyW#pkdQAh!MjeXRU&Jg4%dMee$$`dxuR#3mY0kK5n_*Z?NKoO=<@g zxa^g>1qp6w4~HZWCyQv^TX(Ezez>J$XH`GbY_5J}Umq{g9e}L5q>A;g0D1q!|Ok!_sJR$scx`%|`@;{_1En zo7`DRd^!~O1}dZ4%saYISo?i32|InqQ{-9;r9Naly(uVZn%Ga9X*qR*K6D=sfs%%>Y&jR9*doex6Cru0q$T8UbcZLmUWFEOe6fbjyVejN0A=zTpB9R?s#<v($U5w--|GJ>gOZWnb_!|8-C?1 zU3;g${L_M;5tlSa^l&C4E2CI*uRj-!h#YP^xG!Q#GA@aW{$6>i`KDKZkZp{vmJdL= z7q=FkbNa71U|cERE>u`izah>x_i2DDgEhRCzgdixWK4n!F1QTeG)eE-VyQpe4$rLO zlqxS*4?G)tLD_`h3w2}>r!{=3L8fPJW~%KR-}wk4!#;bUic|A~A9Q!ASM~LFJzC0s z;&$u|(;hmgTV^dqLrVyLNNW5T?(7?%7-8y_^-%4h(z<^=&M4gCTL_KlXw9r5@0l=n zOn!Q8rJ*lt*s%Zo_hb>W8vaR5HOLdX*oxGC351kult`X!Lusp#Z`?F7jfd~yqpJQa zlisL|w>!_?e+oXTo~YFBG`^4~5fMz!c-$KT&f63hIY?#c0%36p`rPoy|!mg ze}PGn;Z|>V*>T~(Xi_WmJx?|T)#%Y#8!$c}s*0j-#BY=L1r$Hm zp5}qKP;T2lM?|in78uQV@__}(j<;u!WH4x`!VoE`oYj$yki?fg_p^Mkb}e9GT;^s_ zgqbl8C?TN7W1B=Pjm)9;X&af5MW)^4-P6X&W2l8jzu7svd`&5x2fMr*8f`%-L$SeFErO5&pWm ze1~CR#QjR>a&CC}=XAkl33M@61@=K&)KC!p3~R&cBLeQ=@7)pVHN<S~;wIBBP)y#|q@( z`^VPOpYIPznj7~l#{WY_Acue~$aT9MOdk_wgx3rOSzD)BJW{U@y!`{t8ar9f^>04w zwm%X6aYjR7UU>q7LJRna-B`=F?2@g(ar_rzGE~))j3yC*nkOUPpLMK$7%~?T=hZN0 zb3)iYSyWmbD&KNQ^T!vsLA3^4X5mjo-&bnQVs52QUK|(})qvl83BBE3!<55Xt0+KiM9 zrmP+x0N|R_i*@pXtIa;e52iVEUzADDfmTL z1=iNWQ1lgZu#yo4PNJxkt&#vzEaI#5rNH}~ zQLN>1b53pg(ni*kW5?CD^&`N~)1NW@B}o4!iJoo|vhZw$jgR!w4a!isxJ8^E-~aJgZQ>*PJxcnhBe!Yq$Yd>8(6IJsw4 z+HDoN;>}dd@8}LzE|4`b8j;bp6#Eg73KgP%y=!Q zJ`d^bwG*ht26J4*>cXiFpl4c%6cOIvz?!Tfii0Thf216zF)l|Dr4hH)1pm!xp)pny zk5H!)M?M|CQo%8=UsYKE?1e_;YUS$DOCeT$fnTtfLkOLtzOh-+m)O`Ge#U}(eblGf zZl*Y9^&R=7SD_9FI8Yt<>OS1bW=d{%#8RSwgucdDp$#xpJ+S<9Qds z8r1jQ3W)uPh~(5_+?S+&?p~qw-2ko#6)5ftS9`SCP~;% zF&ZCay>WXWoLnYjoKTNJe=f{lA{B3>;zfx*@+p^fgkA`eFuZ^1_OK%fw>s5IOHUh5 z^heWMX-M-%`u>57iZS2U@_lK8bi^O-u;()vpwNJ|nci3a_&yFQpm=~I89 zHVjwcGK2IHO_d45Gkm#l+Y*YGO|NYAIGe&vwopnG zug4C1NY2oqT72~<=rA+>ssu)Ybc$;x`L*mIRdoW0)*B1=A)7spB3Rh4*W)GR3>Ib) zoLW>l8uADt5Wa5;&A$xhnn-V3d|%UDVO82Kc^3ECe4(A%DoJd9k4D(?E$%c>^-n~j zCG%lYHJLicGXbM9Jxh-KhoAZH{mR^TjzN?<-w~h_nx4hfEng-W33M4P9#d#N-LMx}3eBGkt4EX}#slImpu^sVz zJBHoq#iTH2Q4irno)mDIG&z!Hcos`IDj4i=XblremvO6M%9Jym#{Uxffh2MVe4+_X z@G7#recg@!ZmutR*m`4jG5`fTt}-=ry<_j@)bPQ1d=^=uAW?m!Mp5I<+SQ!aSLA=` zLiNa=>CkPn$4U1y^28)ENCQuKsltzs)QWeOrQ_HsOVchdl7%@B;?Jb3dv4{?==ZX9 zgk4uCI);i0nXi1O>H8y>_jSpx_?vdjJMJ@fyOVE`Emn7C2Zr{mrJIkUH&Nf5)e`Q0 zQ0n%}AKoIU?q))8Q!c5rOF>r>^<6ay|N9q!6KUP?6Xj?N{FyV^HVElE{!mXQ%&s0a z$@{SvS8V7jZpZg2H>Y%quQ^9DgXIHrWT~heYN$Sfq}L`G)Lu~P-wH{9l7(NYqZIZ0 zm=z@HK6>LmySjwJZX46IA*iBqJL%kJNp>fe!!7UpZ+|^oemOD?>OunAd{%BQl{cPWmqmI>BxLz!qlTw8uE_6J9>rXRT)a zI(r}Lwc6fEW8i|YK4p4T-DfjD=o?^;DTs#+mg&Fk;&5Y1J7gRlxNqV*u56YdkNXX6 z{z(W={t6c)grT0c6d;8YygQEhLmENoNx{;IcJEQE5M+>31^j}l`N66H5M@_v&-y>w zi@uU>wzqM{w|l?PF{+Dtmn~0j7oK8UcX$R#-svVbE@kZOzN0o*J>F`Mwj0gPY=U67 z)ahyC{J;lF%%2jA|A-C+9LM$Omjj9Ub`N-=f|rnCS$Sx}JgH-a7pl#5q0Y{2A2Ic0 zNUt3y1s{N~vD?=zhOeUn(}Y*kg(bDqcM@pi{442;xG~YPpXvAPRf=4GKhro4!o5&! zKnzD!b#WPm;+4`|$9INBaEHJ5IS-mlXi0D!WfS^Ec0xU9AG-H!3{a<$Pl ze3w5SJ4TQqrtFN}WLD-6zqZ5H8YW`){+tBpdtTPtS7+q<-R5H19 zvv$9K9cr0D#PQq`_U%!@1M45CA`A`X z7LWeqVpgCO(X5ID32wrqPit=RR;WpSx9!t?&2rWc=iR}Nv0mQo$qWH9E3eC2f}deZ zb8BSf`^wI~Bc8U&Zd@$1yt8e4>RgXS!%|y9o_uPf501j(IC#7`hAORXD}7_;s(qca z=5Yi}&dy6yCf0AoJnk5P4=l?XU6YcaVDZ50<+u4^T^*v`o?rYLv6V5e{a*76qCe1-q19&3si-5RXQxk{00uX4EKZ~?RJ594 zALwfLe=)2(*cDRo*_(SWW-&XSEK0M`ctHN+pehIZ-&@i973Lwo`AZ0EjySXK(x+2d zOW!*2v>e{U#A`iI-;3&PXRHIS%PI-djA;047$MGD9*Q=1)T7t$hKSXU$Kl-nxx~(C zdZu(8(;e;4_y=f4G|%5M{Ct4#0*~eHe7_#n#?Vz&;fz%at%0fH;TaKzvRZI5QOmii zjqA~N8wCTmUi}s-D5o-8V_AvHn`ckkZw4^8!woa{7*6V#QJwV=XvWTLVpi#v%gAh^m!`as?3(^bc5KH*2GX@5ky!9d-==z+pw(LGQKgjZ=ivD z0BCALirS^RYcrML1AbwIiQo0V&c>L3Gy10SKhCN=Eehv!n0#RDtrlnL*p4xz0{33o zTmn6&O|S9K>M!lzP1I=*q{boA7CKfG;RB>;tu`#yn0p>vj_x}Z;b9(6UYGT_NvS*; z$*Y@nJ3xl-L5h06d!T49GstJ-nbp=y7i(~B%Lo}+NjqNP`7bA`hX4i+T*a+05S$4A zrKbwqV`_#bPrO1HPMVH^>w@vA5m=ARP^rOS(NjSgEh+4Vu6b)la}V_+)oYxxQgKqS zbec2RuZ4X4YDzWQLPL{0%hRb<%YJXQEl)}T+5m)uhA59Z_Bjrt`eiGmaM3e(rQ#Gr z?{)(fyeU<7l78y9%NrP5^cFhBQw_G0sll`}Aq|YRe>N*A>CM|8Y4pd*9!G(=~xXr*Z+5+~n7n-Z6iNHrR_rj9eSZ5$0hL5Jl)H!6?uiH;3a%@%6I zY86}3yPUk+=FPwm^Te60jpE%j_=ki3Qbt8kXj zF>84HOqE{OOnoh-_Nn{a`TRJ@5&X){tc<>OF1K9w!Wk0{H#t_59jKidbE|OzVCBBC>lO-l6KXnCSNq<}` zQ`jvNUR<6p5ZWM;_-10%9gzzMC?OdEB*URhaPWt7rNW+ zf9>_VYDx7Er+t|w^~wFuWQ#Mo_@qgQOAE-;59C4udGUz3mdD$cxiww0ZZFcFq)Pt4 zLDrnW?P)?_gV6I0^R_Ia))Ok>6D41e7G2Z9xy`@2Bb><}Pf3h+T#wY5LTr677JiU<_WdIB?L@O)wCi zNXv431KpBxyRk6gvlX|Q8-DkkhQeM7bxZ9a2GR()4De*x>VwAh`#^#_-8+yO#VVJ*r1VbFH)zoC23_Nl;W7-}?0oGM zsWXABULQ>_8|?&;-p$`1B4r3yY&fOn^30TlFhT~NAy6Pg@BH26Fe1>Rb33HO=pvZC*%d>*r z^UWG@D^}KP_rDt{RLtm)2QLG*pyu?4q0x>x%e+eRC--lV&X*4@ysEj?nH{9wQdYwp z@0_9QJpG|DWo*)bWE)a2ceuG~`yvRW?0bI(hP=f! z!P|tPB8-ou;qJ^DCDhcbi>E(X=$q*?)sK$cwpnzJxNq$jsFZ=4yUL#&=#+O)q9b<1 z%mcZ;W2|VRY2Yh)g@4NM(OH8hPL~%C-dlP;F9W<015yF)PN$5!hZ^qwX6owuB;rH9 z#Z?Vzq)LG;Mr<-k(fj$9O964W`tP7E@`%nG*z>-?s1%Q&vBu2UEG@cSM{41g5$P#K z1ZeS37)xlrOP)59&^iNJflHvJ3}A_bB#ahxrN-L@C3(Er^1~`&k{WP~Cq)1t zN9;xRm6}tQ0U5wWSb;Jm^gv^DJg8q55RF^j7ro5KUHX0%Td+7P;g4NU0)5UwOtGS* z@V0==g~cx2U3D?Ou!kBx=*h)33CpPw>1wDIgkly}?FH%95+9i|cbks{O0Zwv)u_f} zy9H+deC6%MzZTVMT_;PP7IAx#Zm z*bH5N<^0y_Y@fjNP51~O9ShB6HhiDwdR$Q3;%jWR1Uu?qrRIB}mMfdv8>>0>m*?Lr zo=HW#{bvDTzV%K3g4U|hz8+3|tz6u^Eu#peOBPA$&i6F(yOJ)w=H1|L9_eexEr{I1 zYU^l=SuYLuftK>%6n@IPd?ew?^?#-jN=U{JniPtpvE2b^VM42Q*}IaQM-T#?O5+yj zE|Bg8!7p}UH?aRJ2;1H6xNKGFpOoD3&C!>rn|K_dBMbtScEJZTsXW)$u;gaSsD_t- zn{uG!?MGZ?MEAlHDYVc=I6N7_XX*2#kAlvK$G1Fc7;3T9ZF|2gHx4=?bkGK!l$@`2 z8@yb>;+Mp24Do_lG*`C;d_1|Q0JBQ++Q^u3-~++HKb$^<=&i_A=6db%uZav-v#8JI zyc@&(meJiIip!c|cDA)|A;1aRD=c<7ka*UY8V>%uD-pc#I6dghiiA&=g<6SlAFqVG z_tR)6tc~^(zglREk-XqI(-Kb?Ibt%)>AMR=U6;rMeT+NG7+8tBX;fHcDc=*STZ+%x zIR5=J^)n1Xy>9yV9(+uHq3#fCl9yrnyXtm1_0`x%()ot_aA|1+%*P0@wl(FKQ!7VW z+`(LsG86>|T3aFc{7=;Bd7^jtFjuX2hPZit}$^_JuyiclW~T=RMSMg7A?9IvOefVIe_zJ zW*`%PR`LZ`ME9u6S6bjYg4O%x`@B*k6v)HY60|LLw)7>NjT7PD@SR~ux#qokz)FaZ z7jp-LT`W_Q5)m&EkV85o6(1cGiAulEdV%WZjsZ`r!ihk=#4iT%mKLrR;Aa)>BeH6I zYvCa%6VlD%6Ho8T7*czbHM+0|RPmOd8ABese)F7%44&Li)_r>^3dRb3aEPb*V`p$( z`-bBT9TYESR|gl*c38)<=&W*onITENC(%sK;8|f}6uAvwGL#Wf+u&HIC1fzuN9ro| zXI_Z57=G11ouFZ2X`_}MmjCSpUO0A7)Ky?gh(f3ZK8VKm@3j2n^g-%)WA^#A*dahp zQupGL>>cVA1HS1nEtPw2TKCpO_l3qO{^V=XlZdqNEM3!AR6U~_1-=%)_5F`1#PQ%2 z-eBd@i`>!n>1&j6s@JosaZ5-|=N0tuTm1~bJS3_*Daqptd%r|HaO)RcJX*Fc7lbR( zPnBK(Rt1QD#~d2`FCKMjed7osYt2|XW=*9cD`U!h9MmZ@%T~UM)4)xCXq<8z{H0wF zAEx*DJP2^55LT=@4Df?m|2MO5v*bg=;8GVdGK&5)pQ;K&CW*> z(JNAzhxv(9ibkT_Y7x7~T($gikA8Y6_)vRP7|7%wu+eTPS!XHgmpt2xaa0{2=wY6m zBpnG^xP>PdooM}jpn7?a9mPZzW37)cdm{C;MozH$2!yE&k+yH zj{G%0oG*q-0t@gJg+1!?{6CFEAHV!BWZ{7z3pF<08fi3-R#k^L5ifk5;f7o6RnU_h zT3euh{lLxF4b~_8OIG6#&Tf-!R`lCAqsqo^#m%qPd4Z~a#Y)d3*G_Dvln$ekX$Z%o zJAJ|K6hp^k()ne&ee%rdb>hXFRbJO?3$qSJ5$oB~px*Yec%nr1{M39C+*q;eGj(;iP|#U4ETG8`gS5uuZhILSautO89X${^_Zp5b7SKYnDs*r#8j~Zfhfl>O)bCW5R7Q#U$d@He~}6z z7jB7a=k52uYsR4Mg1W4yRr)F^w}%c;=?Xzi)4!43-#2~W*v%k#)IXYTs~|<72NC%Q zGH&*RS;eJ2@IoS97O|#0QCVvzvuku_-bQ!j&`m7>LsRZV_X5yF*WrIG{1D|Dz*FX0 zYPA{A{0j^P*&fF8ZC^oq){;GtCt!QWYU=jR%Wk)Yh6qdB}|PRS2S=BS^)s={?KAuO zov1r4K#sd0H{L|$s=qK>RvPTMv64?UNw#>NOG3v7Pn%=rSN&_I`V2=tJn5}r_vyU1 z;!G@mcq-l`^J zG+EAwl7nq;vcEHATV1x%r2`{bYtlZZqvn*Qsl+l=%Id!DYeS8hT|0#huKhu2bl2`p z8n2RHV-qHPF=!QtncWab2R4LghjBrECWufJIc@x3SjC8AGr>`JkTN2JZT)o1>edx= z_-M3DPv=IUnDDb9DKWHh^J{n=CEG!*%I_63AmejfedRfiLhd>ZY{N&EHeDus2$pkO zFYB}pMHyN-@}Cs`Iy{rAZ8NXSQGZzO$^_e{}hK%&FmZ8pBNexAegmOZ``W${mRu~ zWDOR>x?AVIpP=t(iDaZkkxY`P-rMr~u~7yD=zS+ZZ68-lf3+2M_d}Ge6w%3gQ3>u0 zn|QlJZcIS8D+=j=k4XBJ&0(#7l$y01UL4qc$&v39UptHqZec>S#e91PNR2wG^E(vW zPc;SIDXfTVHlg75ri)=Z_Fac)P}yg%#F>(oUj|qp6ziW(rMyMP*__b}*Pp=Fx_pdx z6#4SUV{yWD^u-}&Nc@JjD-wot+7M!g?o&|Og&y$mC#{10Pt6vhI6ZfCU@5Xx31JZ@&D?tJ{z0Vv z;a#-+T^;W^jE=JF9ks%nxl)DeV%+cgl7M_wZ=yvj=-8{~S@o~EB3~`}19M8QWVbg!v zWef?ZAXGiWb=TXdsqdb0J~Bhiv&2u_$Z+Q|001CtD8ER~47hGJvBk=iG~USN8|2l) zf{ioZ(!2$>U`9`Fo?B?w#cpK^^>RC<<~|i&=lj%;qyato<-ka3mhdJWZ627^WASul zcKha}jw&so(m!Ot+$t+~_(yUOJJL5Fxf=!DWo*;xP$IcM~_(<0Q*uBxwhWQ1nnZd8V}0^zW+FiW$E@ag}%cs(j~_g;Iy_ zYiH8ELaz==tes_C-G&f(gxXzXIg-?mW&PlA-Fcca>lgCPjLv4pMud&Ke6zV7i@BfX zVjAE0AwM2DtNK9ELG$>Bi~49%moHrtHTDYG-$#DpMwTW~_I$lDesD zdtG8h!Fd#KbIM)a45y=rEH93>;0;ThW+CUv-0xg^c-o#-D=RX8O?Dw~%lbj}2PxY+ z$&h=Mr`UA6R63LSl3K>y)26pg68&cOR}FH$%py;kAj*_ArfxC$7LU<5n)0Jx)BuK` zm@XL=TdN{QE04(tk!LykNbl)=H9NkWOwNDk`Uca)c~|Qqh7~lo^J+J=O+pnf@tEH) zpLj1<<-B_J(4{!a^!u##m7do5z<{hj{)>y~QxY%0qxV7ikXrY|GHyA1gRJ{0X@PuA zcj1x@J9?w?JW_L#-FSnaWrAH`!wf+ByG^pd%Gx5g%YbXJo9d|*CTyJi&rrB;EJe#N z+BxfZyylpKmfuQb{Bv(L@7Smz>aHB7hGaw-u}SRr#gVr(rqD|!TJJ<4lA~;a z`(v|=K_MDK)PPOww&wE9*?-?M_RzTPWYyzBjqSZSz3DC|x#w%y*8Zrbi1^Z94hB98 zpVnd@C;_Gg9BX!VyJtCQe+X%qjbxPuAwTjR9{}yl8u?a%)(_kK+`;tAB?X9K{=m^3 zgiJ2&XDn1;_hk)JLuw)gDr2a(yhJTRYIhap$zSmdUn;~Kd$!-h#0^le(7=mLUdVV z8N#(7Bh0(NXn?u%T8?pcCvgLDvJp$K90{o&WS;YOK`+`xQ1waY&}PFeh;}O`vPDWq zb@hQLP=!ogHCxb^iR(ny822(qof)0J_N#aU--l}3-D`R|EvY5w7?&*wBP~8$mIOVb&X-S`zcIao1t_iL^xe>@%MaFq0BS<#V=gze zWnDg%SCvVSx0K1HMojuCHDuHUi5|hG?yEO;K0`iUorw3&Q-JyWvEo?#h7@lH#X0^3 zzqLriwWqR_eVze7G?Pdr;e4g(0CQ+)elK^tVBIiCD>5y5xed4m9Mcma1#`4;O0zpL zI%m%PbkX7-Y9Fuw0Q*qk+atDEePln}qe!lRh9E4$*zDR!_j&zl5?XlaaKKv7gKMJM z>b4|kfTgi2%0qQMg&TpEcD@T8zti+NpJXmbpRgDoJtLE8UAx!Iy^;|$RB0Zxz07Bs z2y2r%d7Q2KR$C0kfNFV3_#kWpsEPzx=<1Pw34p7T%>Mdc-RZ{F@kWFyT{Hm0O?_?P z%t_-YC5R&K3Cdd`acyQ@9GLTy3i`Q^kdb(i0pWheK}^U4Y73RX=68DYBO=`cI!|O| zL7TOr8<9=yR|tg)rXMp^4RNfM9zPXj)7fZ&O?)lCuG7{)e<@y%gwADMEcbi#n*1B4 zMepcWb*8P{=kN&?IHf5y-uf~|ED`zsvsf0{@IVpx`7-NyRjp2%#e_kP!1Wdt_v+m= z-FR00HTj+OF*h)x2uAt&j_uyZRBmdO+APffq-JUPv6N#R$@v?b#^5*0xluuG-mJN7 z%bh~KGi@{U>vw;D@vrO09SXZxo9141pbR~4*zOHcb|d>eu?_cG z+?1U^ffK$K&Mb+UzEKrFHnq;}=LvSk4zC+*nC(Z>PAy{SkZQAO$@HYtvnk;VDWm%x z;1L%Ds6a=?(^%pB+_4R|>3Oro&Rw{ncJCHkmeqhUd}XoAJLo%fs*@i|$nTKR$Vu#^ zJXI_hYEPV}xLm^8G<0YQZ875 z0@PLan!{9jVU%8=LJvMF>3hm805J$ZsojA1AFwA4_*C8TzbV-V5|f^%J^0&h)-t(? zy0q%p#yq0oYs9}$aznZkv4EBYtTL-RcSO$^|10=@4{*Mm!Ltz8C`j9x4M2jpdgpgL z{h4*Ojb^Lk0-{JRd=`mVyu!SOygAIQ{M6QNozZvw);ZoH{{(*Xn2A9~E97v@V|&cE zj$6dq2mZ%h8N5&hga-Ac+9Y^st@Vwmz4L|hi^nQt3gK>VH_`*cRHz{G3A0{zg@u&7lj9I*YGpF~+9WxZ5jflXNkMaAC%{XI z0k*fN*}0!;HBV13+?|1y86vhIuBs5Q;>lpWBEySYGtc=&0(!acID$ zKp4iujk@=?Qf40y!1DEW`*=b#acuYijJD04+lLH<5_bi3yb_YYza-a&y5KX_1Z)U^ z1YztxI#6Uqm*k)KHnXh1k^58w6ngTj6bQ$50-eL}r+%An~aK?VuBsPEl zap6YUgHb>V&5vmxLOi5iYct<^c2cKJ{0W0sCiFl5=OBq0Ycoze;`&sAv}r+=4BF#=3V_0E z=;2|FkDPKONbUa=&8Cch!$JTjY!Da*x>#%zN!N{J3bC!&VO$^ZUFS#2H+&Zc+*wcQ z8E@iGroJVhMkfdBaH?!(IB}LbhpgBIFQS*@;Aq_3x_@j&kMD;oc-Pi2;t%K$a_&n@ zSZ}Lmk<1P}__h00Y?D@C%=@CrbC`E@vkk`DdnJ5_cepC17oIOPphAvTf6!iT?h}l0 zZrlDj{AUt9cbxVLb(iG4JC_=HhzN?Q>@$mRKj$vkEz#HTtSNnSEFPQyhMYwXNRke$ zBm*{8{D7p_L2Q0yOg2AUy!9?-*cPI${FL+UaP#OpIUag9VRk_0LdcJLB&KS3^NjHZ z+jTEVf48>FZ(t8@*0wOu(=o_k^HTQ1;r#EQpz;bGCr%8o-WxO`-A?|uX|(Z8QuCpY zrg6yQNr;Qm>xY+PTDI$!zx#5;^Bogygt%AG#VfSA@ceVXr#1=^0Xrs2FlMcjKN$lm zEmYIrqn~8VF+-}DucJT79lXwxGqDMe!XIlS2l{J#yQ7|tGs`CQ=kLd{G-GoZBMZ_q z25wblTUZ=mljL@CZeft>+EIx64;b{?we#fDeDD_5`mS20t*dY1c-qEy&E?cuZF%h5 zDxM90^JZi+=vnVB>Tq2wwE6u#knc3Ohj=35GF5d4X@6_^Z4O+6@^AB;Q?`zU)Okv4 z7&P-<5bj4zrPsw>j|)osv=+yike1C}5Hv+iCS?JktcP`})f{E9OuvM6x8~Z_ zr6y0(MC+WoxH7F_xG8-Sak7V+cU+{_>4UjpAyjfR(XhdK4oe=SSRH;T!xU zxHo^!{1idG4m(A-y8RT1T!KUqFX_ z72O-^%5N_q_o~lkEco^{Xdsj<>+>u-xpe>pqN)k!{)fFcg1OznJU(ITSghPNW7f8G zeG#wUWieL&2FAV1_&CLTDgQOvu2ETcIzVT~1z}F_E$dM^* zRkcf)Dny)dFCkj7tCG{n0ZQ3XdUs`>y`-z{KOy`Et#^OKM`E~@Jt-0S(>H+wE!v9R z`@#6D%-bN)bN^WZ`k-G!y4N@C5d-k2?iV;3!2kv=M46N@1tU41hb7M`j1zm>6|}-w{&(NdRsYi#Za$6I zL?qpbht|hF?+>eX7^;Lk-Btb$k*uGqc@f9S+@WL4ixUI0p?UwrbIItElD7!+G^;br?U zcKpm;9%aRZ1dAU!ucQxg6ao3i!R(OR+cnVgMN26*9AmN;^bR+0HR<_%M983O&%{znMsyS%AtCa&?Xt*RDkv}kRC?LLx zNRrS~_jyzEar$bQS=uLl{9o6mX~HDfZMbuVr&Sy%XAQ+R$(q1)2QNWq9LYWSYKA?*?y%LOIVZ1;(=NG@<)kYEFW1g*)27@zBsIBF_PB=aNpAb^piIyT>#AhX3Q0 zN>Ww|$zheE5_8BYwxyFqsZ`{&N|NIoV>X+TQ({U{Ii-^%M$V@#hm0IXa>!{I<~%d( zy!~F@pYP}Q{r=^_YxBBa_kCUWb-k|p`Fvi&2GEibB9032^bZ2lQ_qj&SWP%9Z~6oN z-Xv0ElQQ9L$qW@P9jbG@hDH9(-@ADG*+-r>ZwmojMOA%K>44aLD<` zbAc}K52-(dIQs6P+qV{byvRANd$woi_B36?bUm5ZtOhy+R2UXB_Dtl7H!2Xu+garw zX56maImveVLYhn{Sh0vrSvIN@oEGE~AvC11#D!3qWq6OB8+WpPf-@$4#~|y?Lsb3CB~vs}?I8R1stg8K$CR+ymFmmY%Dg^8+W4$uuZ zQLRS3I+CSE6_suLSQ|cK9Moe3mjqHNyS~Ej0BL&zTn+bQu&Gl%z<@$!sK@wy6JNaA z?#H$ltThm4i+|7a{Xgu!;)YnXo%mThjeJ@>iWjtnj3cy8T&!hk3$$DV_6lBPZM3hO zzH*oWvvL961#bQPtj2y*6TH?3LtH*;nxI8DN~=-eAdwC znJ17aXwYG{V$BoMgg?F{;`qQ^zhw88>~>G4bUrpSl@>Nx6^e{+MfIB!K~)_>uEx28 zY;();waG|amSISSX&c%#zWMuF<4`;ds%!$O7d8h@yHCLWz~9Xt1OW7_5mL&?pNN5~59cWS}N88LbCnD?lb!|EtqLBtr z=mR&X_)+xN1NW-ISJ`<{i0?#dWg}=g(4eD1b$-EZ`D>ah3sQt9BmS5mOyL`TT{f(a8u$e+HNkE@7V#nQd_vqqNY zy9#ob@}A?vYl3^L25|1!XZ}YyA;n<<+h`Gx!kCBOHox1X zt@2Na{wazc2X1+hXgF?V;Zhj((G*+wZ1wyp8VgF3DAln5Wg0ZmH+iYo?iGB-&gplz zK1W_D5Qq3#0DIRD$40U-!7E<$(4U4hXlkiK-aF`WuW^vQTV=wjZ##Ozn5rNw%E=*q z9%FGuC%d!8BP&OEkG9&$)6XuY@*g|4OyyuO&x=Eq_)?WomAUOZ0if35h*|fRqEB4t zxWyowq$NXm#$d4VnM{7hbmJH{mx0pI=b+tW+1v6^N=Ar6jMTs%mT1#C&RH^vT zeL!06g0VUa~()=UF5Ts4<;Ke1C<>?7t(-A?&wkuuE z5*XV4iPbQ!`gI#t^*_6y=I(Zy@6378pW3GdQ-pKu^PFzZL$NH1qF42U{HVFwLyA}f z3r*tT6gW=7>4aF#K^%M8Xj>-!(l2?zIr2 z_k<>^XycWl0Qj5O;rF{o+yrQl!L_QYe+-1Y+Rt3#Nbq@#boKP_JOO?Bo z6K(R&1OuF!H*Ws3q)hk~YRD)5rCp|d{ghg_lQ!euJecbBl<*bwCzL0vWP`g9zO=cj zMRc9>xL`bFcbg5No}IbbH@ty9C$ap|A(pWdNrXLA&WT-Aeqe+EPx$}tX-f-FP%c(V zCxF&;_}_>QPwd4(y@{(KH8UoZNdMa<8GWqJTgwlM*c%PbO;H+VU}1^BDx6Z8UGs)E z3p6uIIRS(u93+2LuRh}DLzRa&?CPy{zpLuuIeSBe8KiI$UE)t|ob9Z=FG?IMGZJkb z3sKV5crhc7-8Iuwl9eS-{0S08kb>KyM?f&Ws@9}#Rf~|n#{k2I8&j8NoLpJhPJ0d5 z4&sqZf&&ysv&Z80c$pmSTrz3|`yA90Ou1A3YiCv;)$`cy=p)uhX$R8i*jfoUubmmG z@so`Gc>rZLG+j0!8CVqEpzl4W*6uq3T0XT#@AokoojQ8Ek254-ge(nj9r8Yc^?O{G za9YF6wpMg44v}CaBF=X>82XvO(eUQE>`uHt^NJ&t@ZoIp}IU3ES6+kN6_XZ`M-q?-Ws4ES~1Gp{;fp)m#M=EZp3 zPutJ3&6L;|wt?*{H5AZ)R?yCRbXUJii_=~1uyAUwocMTAR%=O@@LpcKDeK>!fx0lv zOLkyh%o^Eu@KG$J#Z)Q&&p1P2+$o?284xOxF+vfZXrpuNA1tluR6U?(yruuC3CKjU z!(bhPpiPx`(qy<+PhMty2>aFk^eu6f`+jShqd1{#vhUWmnB045p7O>!+|enSKxd@!foi z0IS;yNq)Nr3a(IlH`?fv|K-#fL2dcwxm!y{6pW<|g_^h?A{MvcP$R&}c{=wsryHA8 zGhz#X%Thc?8LKj5KqFH{oO8;zD8~rLk(GHqtF(lRA$goztlBHpOAF z7>QQNzMCuEid22V61vOCrT|%S_76fAYn6_1=WHz;VVMPmc>b_hj*Qy5XdfWV|J$T_ zWlnf}1}QnaQ%CZz%7uG){dc3X!#BI)=UdGzD#q#c3~9c4#ZI72Omg4irar9GNByW_ z*`b2|NO65uTz2aVSE_6U|EES3^!=a;>5`oh1)*|y)6e{;HH8jfcVSu%`dim9$<(zz zT6ubGRCC!#Y8bkGq#R($7IQlgv3Rd+^s|<+x%BkDCR@7GMU`8(=-<70N;?bm*SRHz z^)tru`!4plpNEtK5=5#N4(a0jo4CYJl5fF+bHqN8L?%o2(^VU`Crfjc9#axw8-7Go z@TOY6U~{6c;kYKJ!DeIV$ZSI7lEP}LMB4Ot&Qf_vk5VzwmUG%dpz97^SR<)U99-&2 zTUyUdtypyA3cC-`mQW zv%nRsHW5`;=|5Kts>(^`;LBpZAvS+bTJ$m;R2mi#%PqR|cYDQ(5OANsB(duGn3;$A zIAOx#o#laW)b^~1@e@8QS0pk2wKzf0gbFuGu&@x3jgRb!?To$;Rd;d zu{q0uuTG(;`O0<|9wLF; zH;rTKsHU@v&bS~5S{|s2bNZ%66NY%CZ!0bDTHkQ>N%YkOc$Nl4p<#M)mLUD^)M%f7 zv^{nNOyx@#1tm--)IijVZsuh?z{0Z@Qr{V)U-rRmf?thQgP{bxXzh3xbze6t*{siz zsX6j@J5)ogbYG|xwheW~^HN3V?F7-GS*}gz-;r!#+HChkPM;!9fHl8p_l5n$mq&cU z6^1waC;Y1D2sO?W7s!{Lqlix@{-_EEHzhbJVM~SY)~QS4BFL@$VfvABnb4}?;E2F_ zMRBnasE@KN{m5I2tY#bu-_Q|Z_amyzmg2VxosHCH4O>CVQ+&Y!6e zNYgRGhQ42;+eNa&XMNItm>aN!l%V z?edhJ-E&5n{{Yn^}fD=5{cRkN$ihaHN{iKZBPf2!}O8yT-`@_?&QuTAq(2eF`C&&)sBb< zghv3mbs8u@dJRG7 zVxLDDi2AEHcFdipfgJ2#1kacELy{Ujd$W4k=h^pX6RKz8uN=!pzwZ(zVS~R!V*zQS zm4NiF*Cge$q^g=R%~4qmk|We46Xxe1&?V|6$S)(ubYQ$HZSTa|5l}BS^ zqF1x|CxKSOLeIyLuHm1vqy~pc`01FgyUV+=hsDe`%9`lw`?RIucd&cnK~I-i$6`Wn z&q;()=gK%Oa=(+76Ov`3($TQdk5K1h17HHUN4garGq!4n&@7J2#gp|?6A3tp!MovG+P38p*7BD~ZoJxb9vXn-;tc{@QXnd-Kw)pg`QyX z@odxI%f-_&Q$6LI7o{7@Aa4z-0V!~~bM>u>u7n%$kuPwERWTeYtB;ST-)!E=TYdiOzAYa+4 zp~xxUdxdtPZi0@uk8!~f1_YgBoSue>7FX_G?`+b99mO67C6th?v8B%^(F>O7ye+tQ z3UWBcwLYPAg@X4;8@)xcP4(uSH2dzhei?MK4gadG?^QiePI%}Cz7{_hbVpQ~x}eWw z`Pn(bIB}?4RP64VbNQX|;YOk|r&BXpK%w|-`wLPl><;2s;Kz^NLz7J5z16xsjqHl( zN(*E;{`ulU8L9ZWuT6Y;7r`HS`Ye?(b43SZqlf3})GS>40SI}O^T12z}fNSelFEksAPA^|&39ioOfOSQOi^s2{uIjbUVp11eBXOlVu_)uJ zd0xj{sOUOQ^q5<>rH!%pGxVTyZw>wsB?Q|R8a*^1W7qs*JVYs(ZSc^O(AJsA)6#bM zJC7E3Z_)13o?mA~2xha|#H*)q(rGoBi>EvenhIX;yDm(hJUV)PgcF}&i`@dEpV4^!d71Ua$U92mo@_Uxg*0S*wWLFhGC&2^H236XEFR?tHM1o6~M#e2iR!U70AL#Hs1;g~QuztQx z%rT9{K9(ng6T+B&tu)9f(jlQ$!9wue|LPh0ExPJ=|D}|dHbcTr6Go$TV0BLq0;byy z{kz6bzW`{BOHBrxphS%`(1O{!0cVKfK2{%j3Y2+}aQO_RSaIQr?;n;_T=ts~yd>R9 zWubiZLj%CQy^CFj{LKI~m`1HoG7aO1nlmo;erX?qB=LxCU&J^kl(2}7TaeFvzbb*(;X4H&XYbeauXWSGFXxmoV^FpNU_oN;Q2t9bJOxn4{~qijU`p;rB1m5C|Vsg1~ks)UIL|lj)FE*!uNrikicmn z!hsZ=&_0(^r{cA`Yf5^Z1VkO~1rPtMVjTzwoTAV*u|`39sWHb%q%MIcI^HUJ)jX&c zG07bsJU)JuhAzCj;|NBC{Zjqi#n$=B^k@Dk<@Kh~V|=urDXp*d$X_L8>Aq}*sqb^Q zWeBPI2aaMwLjKs4e~&HK(i&Ox=U{5`@A|C*4xT% zVchQS*SkN#d$i|;9yn2J>chF#XlC2*o&LF~+_o$-+wss}(NK$Cm6|vB=Mg!76XnQf zBe8T<>th`*EXWdN1OKOfs(&4#LoROue$Pkh0Yfs7fp!m&bD2s=ml2CUamGfk?yk&?xm+gK!@H!ldsV?MkgRtui@8ZO z?RdP_@o`rL7T@Cdc%(4abG<5tGU+|<@qvivo6M6Oaqca zWgi>1X{(aET_c&?DTia}L*CbV+};ZY+YAbB!Udusc~Kic^i|Et0s#*P#X*BM>}ye4 zPx*~flDcCyNB3QE*ac3r1Wp$^F!EfSU@mD)g=UPE2Vg%r`^K19;v+4N{J@ z<|<$8cMw-Zm4*FoI#31E#u-*auO77Mpos5YAt-qL2Fg*BoINrY($0nC*0yju_U4T7 z=ZR3_T1L-;ku36MWbn`T`kC;lEj{%~&p5_}WM)xBf~~d&>_(rKYfw05rBv{vBE!b} zB!f@V&e+C?^a_ep9`R*t)Ii^8;X{hak#cLztdpQS_;`nY8UP$G|Nc=q0=i2x)(weA zoj?K&!b7G)*=rS)@#XC8qJUbyte|%ACzY@Qd-|03zQ1W74%t9Gu~Z(*q_2j=bK@7Y z?jo;;i<2gf^311hS5DiqBKr_;ov5?ZEvpBWG%7YB-cg}lQ#Zr3DYckU)8-{PKPhTn zG!m2<_+vLGQ>)IXdNp#JoR`KQr=*B2INq(iF{J0%(TA5P|5UdOZ(b^Hj})|FM!xcw zx?hHWb`3trdDWMBPlPN2W>IWG4%1{KnOT(=ylT?E!c}B|G&+$59F~zvmltMpP z9BRt~Sm!+ctKj~~7nRRRtikcg*F650WI@6nwdwP$Wy%l3y+E?S<+t;+1SI06hJmC$ zFe&dKHBn$mb>mdPjq6*8PaHiL5*JdqgYQ;ZD$%c4MlmzUoA-bY@joB(Ind)r#**k6 z`nZ)C|AK)jxTgtquF|n^V1&Y9dKQqga+@jTfTH($CEkT1Xgc?u3^@oVZ5;l=oVAVy zg>0MEM=SZ_A$=KKjQYZu`fZ#`-d9A}JFsm7zFIg^-{ zUoeN*4K{TUGo8+3P7Jp2j!=qSyjQ~u2pFMWUQhD$0nD=+lf)X*`XT1c&|hMJ$&=7P z*vxL7i^6aJ+mKJLI1`4A;)(R9WhKr1U@%cE!YvX>h^pjR00gunJhCps{Sh!O&l;StgTeI!(n2_hUKdxxb#)V*rK8E^0(NJi2SU#Sy*w4c~nBU za(KbcS4$^b*4$FN!V}~C>vAC!9Y9&q8OcNMuW&OwDjxQ_48D&W`}b!-n8r?>$w!2L zNXC*}G-wa~G?)qg{uA``@FKGrTJxNnbKcxmHO<^YC;?T`vn~C*!mn!`k}eRF#ONE% z{>hV(L^+|g3mklHH`p=ghsC?_KyK{EGwRcdl=#D7b$zZp%HxbhN+>!7jx$zJY659M)c4S6-R{7UX1gMzNxE%-U z6>ujP=i|MXY!M`DL--_H^(>%#X@(;uojVdUMNqfhGs(RNXphejeuE5k;Qa;lS^PIO zlt+I+qRZHntf^J?tSkz$netAdIe;Umx%=mAe^tGzewwo5!I)XuPD$rk{@b&cWw7Am znF`Mx{?$;n4U3uAULdgN`R|i<-s78G_IpZyLq{l~?^lhemjChaJJEqo_Pj)vV;>&6 zYp=oOZxc;DD9~X6gx~>AH?$XAqye;rWU;*^a6t?H$XdTJA#=Wd8b=9!NrGjxNiuFs zM50f<1&MS_t{en^9cgCaU|@ka=amhW_PXzJt;;T>-_=%8;`Td2QCl0{-4T!op}`XE zEo%O~MmNPM6vDvYA8_xC{rj?Fi$^}lYluzje5Ort#RoXyzk~8`JZD3R*?;4d<7w1e zw703&BXmu{D13ALQvL&M5_u!mdfS??Ir;#)tAm=CWOCTfdu3ID)M%LK#I~O$zr?6gTtb;*Ni3w z^EB7ke`SLbJ%@MC`F{n}&qM^QJCZBPd z`5}ne!$eD9Kf=G{Eb%@T*h#0VuW522=^SAZZOdDn%V0i4{la)XsJe=Qq;Zx*>5q)-APEj zX>!2nCi4Xw0OTFCScIp{-N#^V>;?-8BK{{XC8qk+tYXh&zTap1$NjQUO+{fEudI+7 zlzl+#L~iT(X?x)qVf!ESrD_y3km0(*FYff$gi<|30VmB22m1JdSlB7n!Btw* zUgGG?i224V(u0Qc!<`#J>^)Zw8AH=}jQAA1m!y5o&4oSb53x&O8p2U)!EKi0Kh=MP z#=LaY;xRK-qzyu8u6^2vpzbrbGVA^DWpK_!51&g)gqap(4 z(%;akJJRd*wqm<YYY4j8QbCN`#M;5TzyZj!fwO{$I>%W&Y!#|zvPR+_fu6E)oZG5q@*x zO1UNlQW+?XwS5Y`a=o^Xy7gAyYSiNIdBxDWH3^-9+?m&Gqe<$uc}ix98!G%hN5G&9 zNrJ?2r_nU(BExsp^jTIR0@7efx=j{14*pxIc{6O&VHn#_K~<}G(u}a|Pa|<4?6jWe zFXi#$K-`TKaV%f!2OQ9@B&E-!)#sdhuO>Pd;=plKP0!jFE_Ry#HEI)Nfy-RdsuS1K zv&d(wo-vC|gWx}jPp+}TMh2%o7v#U8kKf+48~i}3zW8cOpv2Zq2Sih9B(rD30mCy3 zk5ZF17zJtopnKO`P*7bm?$SyitW(z@v-O*N<{^@IeV{_L5i@nI%TsjPj~8x_ZTJkx zW<4czS`DODS5A_u-%|I94hPB#&72x-O{GZ+IPp*4Q$I=*q{71sFE~C0*{NBS6Q0ot zazQliz_rc$#8C>P3+IhC!825_}cHjvT0i*b*SHU{~eZ4ZbVffr$gKO#tVYT zI|xzd8^3Fgnlho8DUmHdj&5+wqw>>bFgHnTlYWe1c|z3-lVr<1FANe$6#F?v3GXKQ zs-U6;y_x@bGKZBik=F$f5d^zW`B zq$PYlnyZ;>P4z6jd;&2H4B0o3`_0`Jc9B!TFk0@5;)HH8Sr*BH!S3qn^&jNIS{|X> zmwPOZaE~)$OrK)CT$X#>C$#)OoqTaU3IM?9@56yy%K_yZv#d@yc}}!hbwoF;VZqj0 zqj%3wqc0?Ai&paf-X60dyu5`tzZr6Nk4VRq2Y`GFYVdt?46rBs_V-o zbDf0zQ3zD*rq#4jSvr1{O?j{IMe50@FkHlC|56Be#0u_5%hLhHd7QaXhGK%txsXkw znB!IesGdI6btd&0z0u6uUz7liadS>?=-aJGMa%hTGPRy$-fs0qAeJ~~x*~PiQ~2QtnrTnMmedmb*_?5YwQ*e|Y~LBJm9Ovf zu;zYQXHt_q*$M!aIRi<9glYE!8fi1xc?UgJDHDR{`{(p^%Z+l+QR3gjyE0-@Mdsf* zGpiUy(IHfhI%&rSghC`MY|)MDHgly}6N9wJx->2)fk7^BUMX${bcV-8HsQ1DGBVF6 zcU-AFO~tEA&UQDbxT0JofXZG_=o=w6iLi&Oav;`G%mN=ol?j?g+vE;W@ zo04Ead$M`7_iHl^0lXh)M`s$1-hK^KzWZ3m0V&MX=B0glYy%;uMz^?Y!SXq2>k$43 z%2gbzJ#zx!DTa^Ok1RLUEahPRtSv_>q=c3-J#pwHqYG(bZcQDL^cCI{huB3oeWxr7 ziF?D@cYkfVWu#QAt_9ZdUSGAKdeRcxmxnc7_O*RtL$Mo!^u`U4ol}fttgN4A%8AnF z3ga3HnUYC;$>D;jQ{RsxS1#R)amn}u_*lZu%MdqUw?SOFfFq?rF~X2{|I{e)AJ=47 zYf2{F7jE-Zs)e^+B9_A_Sxc$Ji3Id>l9_K?c=LvC)^bLY-6JJ86z!oSyMyy`z_avm zG|2xR?4iC1=ljg-!36b~3FYra&w6lGX4w~$jJ`0&j?I=*sK>{L=sSD0KEhemx9?hF zR%KcN{qu&nI6png+S^FJy^O0s?UL#utfAbn0yxSBm4p41r3H(&LdkKx20+SK7X#9B znV|BNjyzKG!0M#%CiT33fJH~rGZ*h|WlI>$|LG60mm;3cxy&@wL^r5zpgxPHuwsxG zgbN#od+LA}#GtIcjT7P9OzzX@m!_u#Y%`OG220Qz0r2mOa#N7+;R3$RByauXZ+~0Ah)kob4jD>Hu87wp`Da<0-ma#@gGMgdYdpW zrWJ)b9&nYqwKi0^YW>i4kyfs9iM{b+R>_+=gQ?%F#LUIhKm`PQhT;&@&fgwDdiTdB z|BDb;Z=}U_c@z(vDFxGkH-7MFwdCLf465cG^Jad|1hefxJnLYEOE_H}6_Kqyr;r^OrzS=$9>H0+5Cs`j}q3RkbXOrK|C ziHp$Wko`^ZtcN@931<9G9hon6$fR=iVq6vXXg3AQ1r2q}rH8&#HTz?g7)YQC0hxY+ zq8O-Zx`nx@I{mR~>bpcqV2-T{JR>uIxqq3PoKC%R4l1oZM`^I6M3fCmWSmb|mC5|z zLbSj=`}l)%N9C+mC#8ok3wE|z8TvKd5j70kV(9WKEhnuHe&49&h462~f-gX~9EZ>) zkmbX{2SYEsO9$>Z;%jqTT)nAcKND5$^FWAHn8U@~7KBwp`|p$=*^j0DY%OxUcU0sX zFFFDNaNHFQ)|B7LvkIF5Iip9LfTK(^URnf|aDQzH<+B=uvfqWawo(2}Xy?FoZCnc9 zOvHDt798QuG7g`tJC-U^K(UWL-qSFS-0$a1Jw)(86f6nf>#7DcB5SzVIkS(Znw+Ww zUTX?eq>3*`FH`WAZiOM0M*Op@+1|@`q^3dr(s*r49JQ4#ISn(ffDr7Sga29d9($0V zyMFu;ak)K~TC_6soxv9TochBx ziOO-b6&HDn*2h*TEt+OLpwoU+R9#$0*bhi~%;Q;;6*w4WsjP{8ZK1s6ZfOiGabO2xN)yL34r^SVIo_F(QpGaLOB00sI<`5Q zgOjQHF}zKQ6sKgZW73xqd6^=q)6{x$_4X7l^|AZ;JA8YU-WOtj)GpkBev*HgE`-2o z=SDye=w`vB0c}*Os*{>Mg?i&l>XGA3q;(bV@alUQB1YEidEP$p1B|n&2@LV=3CS!I z+sbKOjR)J%nOx3xkseX06VM&zH!mBXue#x-7V&WGGSKbf4PUcCvsj~>%qo3-qQl4~ z1$wUEHT~aN!)~k2cS-})DT1nU3r555d+Fv3t#KoOWX%tK%1{`+L6Uqdp{cq1D;jW38-E5`wpTcFJ&Uuztw>KJl$L+J;Hmrqg=$W#qu__6Vo6r9!!h2-I6wskDB}9~iu7bg z67OcJ1BbjyNL0YT$y}3BEq*a28HL!zC!7U30c9av$~h`-%sNs0HU{lu>MzKutr^70 z(~Xm;q&pe7Q&2VVPMsjQ;k6qD_sdTGM7Ob~Kt9lC_6y!eScSow=F7Hou=SwK9MW#w zh_CdRT}i0e2iX%Lwyx4%@|Ta#zw3`O4N@@unp7DPsr}wvPe*}xK4~muDufF!+oT=t zF8=PV+A*DgxLXc1&n@@A1%A&+DzIj_P)uy@ky2Q1Oc+ zmQp7tLkt~wh!pm(b(_Gi|C>;ewH3d>b<*j^}qlzL>zGeXubQ%@6y|o||5{7cEtYpr~ zJ2H3AXL@$=XZqYE3TwW>(By??Q-WOs^(8(4a)H!{xK^HnK}afUHL|1EH7c(Y8E5?) zvi%Iux?8r2&9jKAfSgL&M(7;IcXsP_yQIW)ui&TmTXc9QroVi|-^Px-A=27y`Wqa7 z`0@&SATfGZdYrEJ##7h|N<=r!`4@fuRX6(8D0DO1yP&qTl^AFvwbS5K8ClA5=Ab2_ zMj^~{&AxlyKmVUA-94FD3)REv-|DAX@B+U^bqu&}SnGs6a{>YKhM922C+H&s^!Mv` z@yg)td!Y8n6CPNWSP9&B4_}MOa3ZCgGEe7o>~oXXMorAF;q2~#hI8I>S!>NqUB@VB z=&gX9dFIy{0wM~!2(-r27Q#!MB`fy+`r$$`xO3~qxpPkre0_iC^p2wm5sHEG=V~8p zlz8@ReE$YrSDC)_;`d+goI7&t&V{|^ItRBl23?+>6yid9{+R@qmAg}`k;LM$w%!{B zv$HzTCj{Gi)&1a|vTIkxtxDh$Ng6HpB4$3lTQ%qY@=cq@3vH^uso$i~f*1O*rZ`a{ z;?6J5n=AnQE(KGG+14e8gnP=aeJvAKD6NG`@@0{aYoE6MB0HNb6qWVUQqq}459(Fz zrk;aJE&859za`-F1Dh<4BXY%)37~;UroY!=*y8s;s%>_)fsJGb;5P5{VJ^FHi!Tew z_36xPeoC-a|Jgx2TtO5vh)3VWo7hu&8@%Y!Cp@xDfQj1diUTe7lmc?fT+O~u9 z@ZNk~m5mqtWreyd_`XKrxvyu&JlY{r=;tjS__-}$^?-DZ1IV(Go;4a{eLU-f&^40< zYeg;vhpNT*sv5;Y-w>{}?gr28N1t{Mo^`IJ?hTsl)b2W>5LF-lfs`-1#)0KPW#ll! zd)7KR9OzxV=OCVc7hlTUkrZ_~awvFKvw6^P^W%^6|2}?7)maQIEdd)%JjcsRp>GU| z`w!g(eb@g4s=OhlITTsopF&TK!%4shN>_kkr^e@X6$5XOZXi!)KhYaI1tLiA)T zKBY<35TTV=0^VUqT=^-qCu%RgDI`BhUo$?lwD7htriont-`q;x#S8ry^oK)~Gm3MK zlCMVe^$@qns-4ZJ71=~>cT9=yS|Rt_fJk!9r@)?(*zN(UMSiebUw-)E`D;FyPSxl5 zU(06lUicN3-&r*Faa*+x&`pH@##V?g1J*`14*wGTbQ{VN2zbB^7jW~h*KZyIJed;M z9^^2zk*S;OggHI2dN#n%oc9N93CR`$Vx>Ta(FFtMiT2T_UX?uHi)sN-;mz}JL)Tc*hX9(M`dfhn!moZ<8z2EH_x*DHmd4m7e|;J&zrm-uhemr2TC ze7)+zZZP=5xNB58lUY$hR|{++PXR-5M3h?h(`M3{{u%wWi1i7U|No!P_7FR6qLl1< z4>XmxdtbL@DcBLXw!rb#FNzt#+yBmi5v8ea^L4AsMa)MFIOWVja-g1ASK}_;_L}jN z)CmE3hawWEycW8vs*dHVY*N0!)j}=H&F0C!BotUTl8@9=MHLo_G}S_50}$G0G6Zf;1W2La}xe;1U1m-=scKHkAw#^P0e|B^h1HNitSl-u*bsdl@;B{2o= zrA&VlIgl{iYu^0PCMyxUzTAZNF{^!9-e1{rjfvIBiR2mq;&fW$Pv_8vFj7g%;%ep7LTw!P2~17Z1OqG9cTp@ zVmX;N^)m(@f;|LFDo0fW$^y<8YOropk!yD_(;~az0g#Sicd=cc1?u+zO}~ZKW;Y~0 zehcBj@6z85E)Hyp>A-z|6^ow_wfxNK6pbdVk7OuqeI&YD*B-`kI5kehCx75lEdyJM zUyaQ5OQ@c5T<(b#U&lCEZCdK4$^zR_@l*o7&V)w$vTjz3R{!g_`fe(i3{J!qnGO%U znm+fNTOy|)x*HrA&=ga^t_#dPUIzZhT)V{7y*_|*F85E zbMt>3*Z&2__*f2fZ7*5}5!}8ToGT)qCZs%R_;N)Xvy;)Qs&wO@*tn;^p&+JPH2QJ< z;hk0yiTI*I@|?XpQKdJ@cKj6cvDlPeBsr=ri{6oc2zGoG9t8e|+lNld_$f;qE)JMF zm?7q{*uNLZ)9Ez3s?3cn`71tkHr1KtG}nvusy$@@GE0s^?*DbQGWGKn%mI`6#>YD* z*5^ZWGC{{B;FO`d`cM>L7N41Utrs_N_P^mA?OG)%7*afp)|CA7O*Iv9Kx~=7K}LxjCn4+0x?$d^ zSM5ip#&m~QNWA88FVScv{~KS5is!4{79P{IfAI`o zEOD@}v;X5cqYWo1w-Kd3qd0-#d)6Lmt-Z;J#VZ`PS-aft8ZxRj{8tFZ#nwCo#m8rp zCR_hW#L9HMB_yU`f?W>5-faSNX#$JSoKV}9A1OsK3HS@LskyvMbacV?XjvEDBOg#`sMe7$Ro#JZjHqyGpt-%q;eUF=nCzubS8MqBzn z^Cb$f1J;cPY4yMl{{k`t$;szoI~xyV>u$ zD}eiYk_Rp%U;dDK{r*#=AhCjsh>IoYZR);b_98uFDwe?JgJ zYF7NeF3SRTkOISieP#g@Ap(*g4*iqQeaaLgP`$Zv%omLD74@M`Q-w4b5TqI z{_9@w>n5v{FswCTh_2&0kFmt)VRc2g(KkZtM?KCryB0(tsQ%* z5pr^^5SvvFkEN$_Fg*u>tk8983~SX-JFAFf0Hd=Vm6!q2jZ1rX_#x|6!*#{}h)OPK zgVU>Gq4DVf{Kh!WC}$V9o2i)}<6X;-=v>bO6J4h=#1FH+hV;pz1wiT&RAfPU3Y|J5 z^E>UGxF5XfE0AI?04e5%!o=4xEXG@-clvKm{;hVj#ONR{=j{ULN#Tq%2JjswbI!vy z4^9jKvC=0@~Tss^G?Rq4TU&%83z z-{KIg3@~B`1oRj)n@edT!`^b<*A#K<-pYdG*M0TpS>xl2AUhvSjWqhXIc8oZ4le{! zzN>NgJ;0AzDRj{9+l*PPp3P6ye_Smuyp_HXe~CMLa0Vw>PhKq6mleqO8~FbpPwyR- zHhQ_%rJZWe^u|l0)=NZ@U-aobY@;>oj7oTbUd&C8OM=Z z?JWFPiAv-;DAhwRtQ6Z{+dAya&8IlA9Ju-XH_GVvrN(2c_611h(<<=)J^7XYJ$Vrm z?quFOu4Uhn?z zzjHhAFRLPDV%$?>c>o^_s;GL6w^!o=Yv51d?+-74HuybDe(p~=(P=>O%zBDe*7iH7q>C4`yrXS!Z4)}@! zb$5m`_^t2)UA@TtSqczNa>($e8b>*c+Jt{KTh0I1Yju%ch+e^~jGBeYV_RQ*GTBi_ zMSnAQVXRr}H>YXBhmg(Ond?KLAPfHe$}HLPSM6WH>TfoADm_#FiQGiP{$^q@RC0F* zwbBa{GlbGmx(CHAqyWiy*x%qsZAlDYR^UJ;m9g8*6+0oim(K1Kh{K{jhi3! zl%uMV;%5Qes>5~Wf3iFcr#@e!YGq`{91KYs-LDp)kllp!ORD>^{F_l*K^rq@CWY8U zqG^$C(gN5HQ-Q2N5r94#Q}X;dLE#bMldND9gagDA)DP2)t>;YSc$({Qa(Mx5Y+o~} zriGMGrsCvy9!5M(SwUuT6L|gJD1OhvDBkc9;jHMJ9fC|T^q3Qwx^Jc&!shC+uj9z= zoyi>b@@_#KZj@z+UQHw%7g?UxkBBM3qw~sKA5zzX23LW&=;>h(bK9&fjOoj-ugWG$ zgKZ#5DX`2(uz>QsEW!J%X)^U34Nzg>(Mx*ULRuUM3KW}YE-oO}@-(+~1lRq%3MHjS zkc3IbY1GIe`SA3ZG>`28L|Ov3Ogoplz3#F4iv?=<37NbZ6T*Pyy;_y*SI`=;$y6GH zw?GSw6$HH6WGF1IourN1(OgUwcS85BcE?@Esb$g~cGb8&09`3G9j@Uq7ZTYSW;1n2 z{z5v3B=2lK!%q!Y;Y){@3cQyB)S8IR>{!!ZwlgG7kVBK|*1OR%a_*VFM`le*qoX+r zcGIgW;f2#+;kJq53UYZCxiZ|>m@U6lw*B4HX^Y>WmeHL1m_uLfZU3@@ikn;zSvwoE zrL%=nQwNmlr1x!moz^^AA2(?tk%a46uRR^}%RBC8MDKFJhrvsh#@AMYt!k@w&n`ON z8z_ZE>}(u#!k-~+$6&+%i#lY{{_@xgy?W4Jhx2oDYEyFhMU-2z$t+Htsqc_Au<+4x zd~^2ML66O`;JWa{GEQi^5haUab=W>NK$zTcq4x7&BgmxtT>4sVUhe{P`ViYYOkEC7 z`FG&1K6A_uaKxDDcueT{VeVO^kW`I$Zs4`O&9z|mN(O2mmdUZ4*?Q(TCKY2LF8Eq) zvtc^Xb=Bd8(aZ}YBM7a)UcH;eeQ4BQ&j}CCn>=WnWmPnm#c}hRCaXX70XG*0?H8Tx z6&d`{lZ5b+mX{286Dx%_CeP08PM3E^)=L%CA8i`*`~C1ba(`W%BQ{CA3WjFRwCrZr z51=E-yWhCr_6sC5)+8x2D9*M}-0X1+aXK%JgjmG8t>iW8tOnKK!50%NnkxMyaM;s# z5-Y=4I^s>Hh|KJkmvaifkH28wli0qANa1C%$QbQ%Vg?dQfDv@Y{dX-sBlOZIG$@OX z0$rMO5Bl^#LYpwcp-SHIoL02-#sM#j_i5zH;Lq!~-uYN~gEyqLUTxyGZDGE!9aN9l zPLu-j>O11NH_6VAX$74rGien5vmdrhY`vCP8OSt18Xq1Ph$mM@3v75{kYAS?j@>dg zbw9_Cl|lZE^dq_q!}BJcdH0PxTi?(E)+Z9)6E>R?wZ~kMx6m=?wR}r%_E21beck6H zuakYOlIMdRA~l=+CJhVB&Gm?ic_}qzMQm>dUY39bn3PP?qN@<@tVEMNsIOu{aajGAvgltqs zg+HTphChT$!u^_kmjs5W3qp69x_O--wL-cF(?98ZG8Fwvtp}JT~ z@qt>3F;6|rUW@tK00ozPeIcm#TsCQ2Oc+$+`?(-jK}Q-)QI&shZGWEuFpiSc#ezUSG+}Oy8L+XQKqpW016n6~MjP5~1Z`_O1n<+)0F%A>JVo z${|7Hs0EiK8WPQIH-2n-3M2F1or~#?RzL@w9M^pZe_&qMFqbf32aYFlP+!8^9+S~Z zu(#zU*bsvIFkd;s2kJr@<1A5T3mdQ>uep~Ujz*|OZz)-sph%49Er*SkhWe3@${xi8 z`unVrd{9sRI`K!Mp5vP(!{hqLLKh!&0|m;MXP&s|-v zKSmJIbI&$+Mi-g>(N0bSI3{6vghZcXsCN8DdKa?&sQA>;Q?6p91tk;qvjq$#bLJT> zfR8UE$Lxq$kwFHYrS*XXyX+?=FLS$ZWu~>^OZLCfE3~6s>JSY@if5|LX_otgUJ?8s zL0clEr$kfs-w8{SVv=ek4gL#W_wVRvLE&Id>gF@6BDxoUIgqYjvtWLUR{Sn;jY`vB zD=lW1z*nVla|5FPsRW*}lkh(FH+&?xQu>LJ$d6pnuE9-(SLzf`=xYlg#1oR5v6&<{ z!Q0e^-J?9GUNE-&tlM5g)$&${PF(}EMq%@enx~)-{oHu6Y`Ja#w~OUv*3y(zjLe1J!+T;gAo6m+ijH_gn+H=?P%5=-Ec+6K^OMXTjcQm8(P} z}aXzO#SSCq# z$Tqo!L?B=U)H+6kB>?do>?=I!h3s64-fzW{q{<`ZwU7hZsR~EV{;qI}t7Z1m#Ma)P z21{aHuVq(6#7PRw!Z1=HJ*Neul6Yh3{xZLN;71`UTS@X+YS`Q92To52L*z3(q9wLQ$eTDrobL{AJ z=EEOFqSdLDf%@|>A5u|r_LUyL@YQ&_t=8ICDWd%u2-Ih-XeiNn{rJAY>J_{1{Rs>! zSw!X5i(5%`)pYL5!PT5R?$<%SY*^*$mjW*KEiw%FDZUAg%??ACJS*#8a6!BbAZ3Sv z;*HkRX4AUmD?H4{b&HO-1)M?wU-4|-6#;j=x-auZ#wi3ZLDHD@n*|3ggC(x6NhwwRSyN!Q_8~?D)k_;#* zL04=#-c03lQ@Z7<=lRg)YAC#=i3E{-0W>A+`mUd!!qA8B9nI{30YnIeG~7 zt5&uVnbLo1YNYXc0W7!aWcnp_!WWQLV1)T%0ik550^$F5Jj3LheYaMA&gjBBE7?X1 z*L-YA@btd?tgAMxl}E5lRWw3AI{q^;wSDl;E4IA5pGGk1bF1uY?sHVBf8kN1w$@<& z#7-K)=L}j6oB07^ZCQ1Q(~Xt4k}qT#21r@-iAB19%&gN~H7yH&O**)FMzbQN$wgo! zH*3;jBsLW%gYUiuJ`tx;D_;2LWG`v^&^qJ^rFFZ9eC_d6r{P}G zifuAhWg8`v>#xk+?n9}-j*6`2?gIujCF=|m%SPan*3*p{5ij9Bn|HOM!qf5yS;xW* z@sn|)VG?1{uB#%U%WJhFv&#>=ewV%~aXNmuPm*YVnzfOvp^!*ms!&c?o{r-gb~Nl8 zv*8=D4bTnP%rL@3%ga(zmn7_KBv(WzA3}NI(xbJ(^`6cxBQhq8>zV!a=&Xgi2gwnv z2xXh-@SK!{Dq2%VevP?HvTsW%`rT*{Bo`kd|FI|IcM51To$#=R@yzliB*k=5GHA+X zUJSKdz1idnaEvrzOO{v1ijLdoL4V-uvt+7h4`RZH8aKsH-6R)>9yxXL#NyzroBiT9 z^otzdZ$W_b=<1z+JDjg|lr}g?+nLWwDi#K*k+O!NIv3Tji9fj>2LtybTWPxJ1+%5z zihh>PXP^PvR~8Lvb__h-VEFSet?TDZVG}*mQ{*8B8AtvQW~w4@4d`IGHyEccPV1c+ z2n~k*ZO>Cr_%Iw)w?*B?=U1c1n8H>^0ZW2=e2%*B*DA;zbF>gI-p^oVrmK|23Ap&d zUKO3B_Rg(PjR33rzMHisn0^(tHS4E7I`3_~UsO8MRTRaR6a7@)ZHQAADC! zBD!4NA*&nwH;SMGC)RFf8)TOOu0}%~4KaZ+?&k!X4`W?wsiL_D+T;B8pkJh)57YDv zh=(l1O_niHHp<9?!EFc;wMca`f| zGT8uarr24Hj?~VKwx8ge+YS7h)ZcAtVD;-MY+w@+G77w68!eoaW8H3yZ{R{wBGUqa z+YeBJkcy-0i-dewkcHQbS{jMfVltlC6zL{Kx^t^tiUdO ztMlBg0`t%Vt)vjOq-wD2grW{{}q=lC56`HITDCcYN2cQ4w1FCdtiN=up`t<39_ZNa(| zmX)O$HssDZo; z(MhsXzE2V?md)Vuk?A5)__d7p*i%XkYHQurt%eyfAI|PAXJY0E;@-d~5Li}xC3^=5 zhF;X$qCcbPgawMmDWyAM#uB8Ir$~!>!wEpy_X?vWJP5`5vaeg zZLM?b!p5^%U~p?|EqH@F9@Txk1#HFRgK=vkJ;8Z%M73ws=Etmi^2YLKg8TbU_qB0l zHUx6T1g579gC)%npA7W}bYJ%D7Q&oec!9A^FtPd^l?pfeHptQ`kf3FRx%!Fq)VpD1 zY_)<{NGVJ|S%$tPC}}X8zKqlGZPF;!^_NfLUTc6^Nqh7-?9#dg8B6@BXjU{1h3^&E zm^YoMW*c~9W{DLLfUgh-BcO^apk-?0oWiE<$v|fT>_sqYA|rYzqIY;Ccyg^nOKmNn z0zB?U|B{zm z8%OR&eV@r90PSm$xIvi+CI7y<(O+u@H>so(^*#@pT7YHOG11cgm4m{$b?#mWxM z0x&e2!H=<7O#!ubjF%HxTLW7Jmb;SdGhA-C@yUIdVwE3R^x8nsV7;?CoL|B$+U*&PqE-6f#Qj1#Ru9V7_!z5 z2Z z38FHabU+8PqhOwD)(wE}=TWf@yTY6v3+Zoe{L26SWSSLz< z#y}Kf+nBOsS9@CDd^>x!^N~PHiQg9|NG^AgBBh?p^{w4DAw61w6NqN?KA(th73vgp z*qN$=%hKpdv80Gj`io_|^*w7@Gc#qV>W@CTS4{f+lJ-s)sid!~mH*h#H$X4gDryAi zbo@>_|CjM-mJ+Fj%YDn^KjLZhzaqaN+-o6;tVt9K{B=uauM76bpxNDhi4AW>h0_G; zirOEK#OuhO&Z{$Ny6AcG3+M>xrYyhj1@GI(n?!Dr0U9mm!RUN@{1q_s2hBYz) zMx@_=;yIBt74jl$n%IT-f!j;~giSVGN%Q*?zy@G_PLU6Oli0iI3qPA_swWsYe~} zqi!JuP7MkP8jpO;O@KlEQrJXw$ZCsyQ)h6?c-_Fu_gTM8hSi?wo$fpY;Z=p@yA6Ol zW5>0gMwr&!lvex`3e*N~Pw?nz4u7n3K2&UWG1MZoq~e#;M+wzxe)D9P40&1u6aKw& zWkGUeU7)-`c?z#nyS#NhCdwen+?KW!Ep8b&PjqA~9s2>vE2q?`1%T++zq$ttL2EIY zP?BO!yXoZZWlkC+xMVOEu-Rzv+|iJT{jcFaaUMd9K{EX|P?)&lMmbtPKZr80u|)ZP z47k6aNB{othx$sYWr@HD#68v#*=7lNUI4wjq@@#tZpI&0hZ<&QriECpxU=J1MiW%f zGokjo7Ah<@%Hx{&iQJf1()a~j7K`xoS|APK;&w4*feX%u(q`jE$DBM9Nb;u$Re#R& z&W=BTwa$w?kjBq$e3P4S*p5^srO;|6jrNv-kCs&&W&e!%QDSK%n@sF2N)uYgm})-^ zy!14(6P-uRY4&AK?fLP{i2sIC;fi%dz?E>13M_9xZo$$uMH^`XwXN%x&bSZF;NV6K z*ZWnx$S0(J$7oN?g)5&H0$s+VDwdY&x9l_3@T7>+Hl9=tRy}Kawh`kSzW0=*x{GN`>`~5Cp5ib0(QWzp!H=q=hZX_? z0FBvV zIOJKdO$?km8syocd5GO5>G+FmrS`3i{Yf6J(fMQ4sfM_$&C7X0rn<~fBgnmf6nepv z4jQ@8;StU+M(36s zz4HN`ATZsk-#>$P5qt|1mh%+4x=DRPN8aaHe`Jy1a(_2?{d57lYZ)?Gp0Na651)2) z!nAb;H}hlbo5~G$=<}*ja8<$>n{1X75(JmgXz3PS-le4m?s$zv{(Z=fs0(#&d*V!X`Ot%o!Gts z7a_&O%K++!YBm!YSCr}q3Rk4bidsgmuu3WpEz3nKk@3OdJcEAETGAYv!rhuN08dg!qmN`ze!A#)j>!k2{8qQ{F9Ev;99U7;%t zHw_5cZ=MsLk};HPspZ#DUgqb79F*_8AJ+I{#G&xYFAl1GCGKZbC93+6 z@{X-m{xU4EkDh~cYxFFwE_}zl+Tzl9@o0EO=5gmbKZHcp306f0MOHpCZZR-s5ko04 zGrG?-w%&+L-H=R411uW|hf%qky*06+=jq`a>gE>+o1{Sr-n(NQ%5JhGq%84A=n8^Z zdrLUBaDV3706MGxH2PMi{Tam`^MGR=F1nPUj5Cmr#2u7#X;S^Ot>gQFov8MSICS z`Y~ZQ2kzG%ICl9%^fvX(pj!}#gjgZp^1{c-QxcJvU(4-Fel|l_iXQW;-EDGNF zJ1*h9WwyUlQi8UI;QQ%TvB(H1QjM0u50}-qyY0V)m0RoR;*;WvkB%aVn!C|1QXghr zlbEsX70%GG*f9o=Z@~FLcwnl@I_wXFO(3N|UP(Ps&^Mk`lEH+UEB)1%Toy>&;#8mCd@q z?LlVP2b60pOK|paqjGEaZ?~=^E9$aeCHHpBI{kg80`81D^!BCG*vZORfjpDc`PAY> zGROwTxv9<`iBU3H^SRXcAPre9N%me{zUqw$RgT_mxVk()Tz1&17({fuxdLTaKlZQx z!hfTUB?~%8N0RWiah0q0fiu+5bW0#wdLHa!I<+j3ew~P~6SC z1e_GE!6J_qCFe#4^S&!Q0hnD%!x%U2Xd*s&B*<0ed&u!C6o1kcilMP(+nG+Eb06$Q zK~>p{ZWAo88?77F>&Ze{oA2u(j7VA9&1Fa5t={44&Awi6j%rftd*+0Dk4lZvZbOdx zQ!-=){gQoM=&(dJq!ZRvMBxf@nZ^;DihGM-R?v z^}0FKdoHYBeiG#q5Tm(jQ+SSBao)4bP!cKJox-fK&nm1hsS1=FDz^p~)m@STuRw>h z6F2YbEJn0PKD!bl6_WVSDl+qHxdgW5sXu;0%nXBBou?GRH&cII0z8(VI$mcSx3bG; z<;vFpZ&_=iR?+?;z0&HWf|&eYUXI;np7Wh8msA81ol|@LKz#!>W$&KNK;D%bSe1@N z$3tu6kK#B}0Cy^TI9NO_&^((={e|5$O!>)(Jogydl7vn$Oui1B4|JpfCQU3IUmIv_ z>E=fMS9-xWeuS%FQ`>N5&;~7Ib6A+N;TtVa+;n!Rl;jES(PJE(xQ9wqSYlJ-=b+ZC4|&;t12a;Z zg12^hX&s5K5HKp*l)M_xFwPR`1xcAe&1CktbQrTC(anw)ZkNM981)nPvqdvgg&o=e zez@Wio|8TzKO3JU>59hU%0fSI5@dN)Y4$VL^&SVLS-;;r{~WtF^R`ODJT)}lT#TU% z&$|W=I2lhtiD@`o!>Pf+Pg!S5^gXAqh=z2&Ql$Jm2lycF=dAgOy|n1hFW_tqgE-u3 zGuY-!1aL8${Rqmj>}2M?jA&-C915)epB@cxdS_a|O+;oPzOcXGA@@~ zl%-B~^7G8Tqv8Vb;osJ)pxQeZ_N<&(GqC#GyvQ$rFxJ->eWvB#?U-&M0&yl&IX2Xq zWT8Srry0%{%BB=f?fh#}!g~y!y-3u+{JSfgyqOmO}xn#A97v zE9WONI263N!+>FT@8%1LWsMrb>yw45BWQ?Ek@BP zPNXb6HQ;%C+-Y*RABk#*cG~xsTQnYd)E*u$Fzgu5k5*lIu&OJF?1?_us^r~pa*O^=2w zGD%2Ygg=N4%o-_-$!u!eh6~C$h;NOH6BGuEP-J1_esk4nqc!BE|F`4u`bKb)9d@|wfoa4PR_%~$7VEWJ5*7bQybatdqV?Nz$rh_Ks zX^q#x%QgY7)GBWLK;@2Jx`pOTgZWir{EUpnK*J%D&mcSteqsIoD?)${^`tDHsLgQ` z!~Fo5iJ~sWD&$30Odvauac4r>v7?WW0b~5g4{S1z$ zH?d-rSl`cX7&|Nm0FdUV(aVrm1iDV==WC#1*mCoXlwj&Acx)tXK2Y}_C`|KNk2gK% zP}rCxI=eNKUO14!Q)7f=sI5x`yCP#G!CTy2N96OeoX$XAK^wsp>Wj)4Ej74p3a~~# z<}|tjG3$oVUc81*cX&BD8?#%Fws86UBGrq1h(GFW_(|9A5WPT>|uk)_mHN5!9 zazbeatVA&Q2_b+<5PuJ@`@Q!~qe|z-X-tZdng`(qR?|C?%jgP=6XI;zf}-OhReK0K z(Ht6Y+)MgOOYlLb^G_$%2Kh%x9PvA?*wWrne&jKQX)GO$07fGmH@um~?sKb(NUh2S z7hGTpF*6aqD$j4<_?Gdj-bq_H1oRF*afQ(vM$0Pj+cI}w{9>g#%7~0%H&*cr{G zZ->B>zjmQZjK!8=0QB>G0!D{3X}d9|n-5KY7Y()C!!eiPaGlp;zJ)w^GeqiGOjC5P zK%z|THdx!(t$WN0854r#ejTdh-P(XxRtLQdi8+!I_Vud|QAM+rK__ikd8{KMr9zh( z1LAk@TCH*6Z5fU$Kn9~mQah=YP#&z6NIYV-64lXiNpV4=-`v28cH~iI*w6w^q%IIP zNlmrt>Yk@BSveBk3x`k(%2p0pEc53F;J!Wz>6t(m+^XGlR$QRuhHsZTFfH(A{K_`L z^h1~`HnG0qz@X)B6m!?cx5;bq_LIV(+zZXbr;C7w)Q1{*0f-+-Wk~H&%XAs`-%$Io zY4XAAgs%kcSVc#rP?{E)wYWf8$lq?X zp;t7*nm5po^r;K-kt@Za+k1I**gA)v&K|{UN@^Q#r&wh>zS&U$z(!s~CV3;@vUa1u z71UGj37JoPy4UYQqor`S(8cFtzUy=J9It0~ne^eVjjbN$j4-3sNHI?mc&l-U>H$yl zKGvvEAPH@nd27=Tw~m~bAvU*=x@lQyM^M6mHsK~~aj>(MpI!Lgv5%QMM`vMp4=(5EaC?(x^9P%7Goh-%h?tRM$b_th^IeJ#`y;=$+i{p9xNMS1Bya zmN&>4Q%1$LYL1ntVMIh!R&ZE{49mcqf?7ljB7bvGJ{TQ91;~9+r&x9#xl<51MdV$T1}9izS5yn6oVx3ah89!-P8s z1aRoZk}-}PT8(5IFB^Git`QK_gGro}y_`;(N{i!)MekOlb1A{vTW*ro9j#5Z&qct7 z<-xGsStUU4Fh>EwIDox71oeKiVVs@l{k zy83DJjtd`lfnSo#Ua{+BdBN#3%DX`#JmyUW^-$N=Q3QA=_deQS8wr@=}bU zl{{$B%S!r$V|@9ttF(Nr;$`wc&UQil`y70F;6O`p zmb+9y=shQ>GCH*ye7Dd7?Vk_*li_GL@QTp=5cnswZ*OJC)0bJRC$?-S7?hOM|HD#S z)@E5)8MKJ|6s{F{A(p8cb`d9HEuDH9f!*@FBF$A)LHh44m&6`LR&x_PWBdJ!=fKQFxl2>i6|25g=5m8weeW1)H>bl z0&ZQC$96<*OZM+_B{VDp^l;Q__jFXtYyud-Zw_#aTWho#V?=(MD+XSHYi`3)?G~rc z=;Xx|{{o68yWlV{nOhX5)=p5uPbqvQ5GMGGN(}Lw2yxC zMN0LtuX_OReNQB50fXsZ*=HaBT$7ojU(QS8?{qh<^E)FF^4ru*lycmC>LCd%j+R|q zS)s-rlc*DV!uy}nK98FWui3DUjc-P?n?{}n$H(k5Dhxb% z(v_xzfjooX##P0I=j)@H_q{ZIB8PkwJhyaS6~x_@kvHc>$c5}AT>M-}h@&F5KY6}3 zSp-DI2dH98fnNs{fUL5La!qKI%<0p0Krdt15s$?QdP2VEt1ys6fa&;$j1o|uYr=g* zc>a-d8&j%LcRswjyVJ#qRg%Yq22l7oQ9!(7@haf+qWqrt;s`oYeQ*+uGSg>I>Wm!OS_8Jdyrmz zZ?Ty74cYwk=`(^9)OmN}KE+z&j?e=V3wIm6n8j)P!C%*qvcVsNYStPq@h~DDN(y0br>ioU zlnUGnG;f*2UFYtswIM{NU6%3XQ_b`1ufEUC-oI(NbF&fbbMne_mQWep20Qpe_*HB5;QDC^SHSu@1;sR~W{>{M#!!t?K*wD+pMMu)<7f{fd=QtrVVrjBP;NIwRp0 z-#2@HCwa~c9{4q4G z;?_8~xBF{*>!AGTo9Jw{fNZuU{|&3EoxCZnJ^TS$*)g;g)l1Tw9jFQn?22*U=VL#NQBgIr`yf9Txp0Q=x z!nwcKVAI7PEu)Jq8QT_T4@lady%1(wPcq&$X(^A!?@i0j`n%@YhgGv?|G~j$Yw({(u_4Dh{L6u1 zt2nP%BUK7z0aS77+=lbBvGtqdu)mus$gRSdqmkjCM;zi>$IEM}Pw%pvqNNd~xiATL zzeNnMFTtby4FCQ5!e{{cTsFk-Z(6TBa*6(dO=8>yMGy*KU`sWUZ5?a%)*|0D05~6t z)>B%C8{_nv!IRU8MJik`t=D=6_$yXPM}PPoRSXG{%3M86*G?x|#;vHvQyRpX!{F5) zC%;zw30{G$wmE_?{m>)n3PPktUmgPm%LgB5+xWf#*Pn%JzY3r zH3KaLPgzSejjdZ&B@}k@FJRFp6cMfegFU%z0UMGJ(;G?}G)ige2(%jiY`^?xK?(SQ zA&PmXMT?aR-Z(%0p`I?8Q|KnQDf4CTSmHxYb5V9!OoGvZf-06NS&(+Awn1}Kl{*pM zhZ7pLDF(f_FZMl=FpZ}ycoP*K)W6tR|7$XAcP(%VU{UXx8w>0PoP6>WV(BW6?>tHv z0kh5IJw&(MB5hUPD6VDv_sTRLbRqWZ+it&GibU|-7erLef8g{2tdkZ=izc$1qxV&? zj&t(=l_}2Mg-0r}#u=6awDi3Vy6$}lht#C)`i?BD4x~wwpmVv=qeP?E7RE59i_lV~ zX-1N0|DlloTC{M}Iy-rUN3OXK8hzUSCk4C1bZ|SjqRkoVsWh9wVxW&Ea2XE%ruNVeFnU+DKoaJY&F%ri^TTy?5-7k z7V|sbz>F8*cf~tns=#0eL5v(nJ=4`@OawM%U9jx7*tn6%REkC)o5?LY0_U1+Ttqb2 zt|YqB8~PrC$C2Sxix{?1^l>9<=|d`@MBSTPyozsx*8=C-XK=SU91E|N%cDwj)Z62d zMQI7NoFGC|@73eK*4%=hkj;U7V?mjS;T3#wmg_v4bZE+(-0GOFiC*L>&CjP`&7>P{ z*j`Bl=)3D~1**<2mL2M1*^oMhzQ#@Rw_MLhws~&F*v;PEGJ0KWW7V{NRAc6W23_!< zMj3P>(?`44?b_JLUin{SKqvp!wN>GjYhP~^LrWkGb{z&MJRrjE7al=N zj3KjrhE~0BN4jqvA?asbvwIA z|IHY-LXN^Wm2oxr7F?MG{66XXGvKEEv?utr4~hN#tJtlD@z+7qrx;8r|*-rn|rDP&u`|l|xVNvnU z*J8#k%D4^%%aVP5G0l$pzin9_c^Vs%tL4tnCXqJQz`kYWf=T%>m$XAx?~FyPclCor zXZ$r`%qcyhrFHE!{54$Cg^c4$;a2{)`Bcjt9rx_tZ3x27)7OU0ddxQ4_uK+@juT~= zCZe(o_0@M9ICu?r6M=5FsADAn2JwxI=tI;AWc7RY$ar@2Z_7g1FA)~s%!!}yaleeK zk2mTtyFX_CVqLPR_j4>26f+*d4F0SFwpJ&CHtQV!HdpPsrdyrKTzC(fZXNsf&~oji z#br0^PesHNgkOIUBJL#XPWE1-8rfCrNWF^kQazU&@qK2Yx8^2i{cg01#Inj^I{ZWO zg)1#5`*}B`DuepGoEf!pjKK+VIT)`p$`B22`t7aesnO0zc(TUZLhm53XzBZaNQy=c zUKrF*1Q5VLXC`!og;}?u32ZJ4Cry)tS0T%+34tpi31vwHDG;4wzp5iJ{9^V}7m@5IYk@*+4Tvo^DYo)M!x4;{fsxGtAcD2W`JgNUP+nIOy zNLVS%3e*@TO%%|iMa;VBnOO7xy~)2hFlLB^$O+&F*z(}&D2sOCo*Qq3)Kng1!cik= zfaty@n(GLS01tPNfS1Uw)PxR(Gd+J&bT4b2vI^syv>6Gu3Dz=xnUZADdjiGXVv!_C zrQ3U_%5)^X{LNdLO(yO>RrU?S$li0YXuuAo%+(?54bt1Q%b(Ww_m4^AjUY1!$ERj7 z=)wKy^bf}e%kM(M4AHxM=Vn&vYBUc}v#~oFFNrQa?vtnrN!}$k+CQhge5W8;Bjck{ zO++QnE2n5o{tDbMI8oT~;M!|0xW0FUqmLBH$YC6y`Ww zg)}K!pQFtP0My@JawVAM$cb6~)4)Nv^Ouq7ZaYe_?mnxhZf>-&EhRU{&Ac(Yl>?!v zmQ|=)k@VGUwrN7x$xK6cbJ4DA{f-FRK973E_6dKVln;^0oS$`5Y8;BIn8%nm)2Wn% zJ%Dm_iE`%W=yMXxO$24!7&k;=YOK>4WO_ob{n?GFM3BT7CWi{hVj6z8a=p;a`*+W3NnqIcK z))AN)5~T2O`FBr6X;+0*1b0VJD(0T~$F-n8xwM&s$9+UAmL&Xy@OCJZ*k5no8@CiQ#^SVs)WL$Y4e(mkFH^+xa9 z_|{lu{{@6TIvs_uR_bri5<~_8K>h!ZqjQgE!u$VtZb?EC%55P@E=xD}Eh#FME+6E! zRgxt4%h<(o3%M+jRW1uja!bkG=1x}b%zYT$SGpuaISa1wmb{9il#;Ge;ao zkB{B4k*mL4>a8(TT?c;}V#s6x{cvj{^Hm93DK#LC$I_GykKqVq4 zye-TEF#{IC5DGk5UPdM9!f&sVLk_`E&@TrzCC6}_hY=& z{o+t&rl5LvAyz%`z)r-f)S>m!@xNr9@qHKe&C)Kg1a?Y()1Pr)1$?U-cM-4m1(4LQ zsf^(lkqn3DWEFl2m^Sv{Y0E;CW+z)z`DmM~N3f$|2}$MsHGrdDw@eMJ=D~qz9Qg9a z;@=P%K8dfj(2s1&Q!NQ!m#^skgexYD1L4&Q@cA%x!~xVYaA$m{v1h|tcGHxCE^sd< zJ%JC^+#xYrmukq-d!M6smZ9aV&O+xNak7KCZ~p;D;E~Jm7cuQii5HKA?NeO;mMK~b zo)L8fJm=rAGb2j84sq>Lc4?H#k^}c}WQM~^=HX$9o7wgzty<2C^KV^o^vLbJInty%9XfRGlU;u-nO_5`>}~B zLIt5@+V{dDvtX$;9XsUX<~LT=`+1{Vx4Aw6<%IqQGV`ZOKZBpQq4+`VI`=+V?|uz) z-8jrlXy)!iI17XZWhxFT{I`q-I-jAP*idNC3(ROss+2k!3Kjv)t1*F|WU)S#Udbw} z-y!EfH~utDk0jwI)b`%5yNEpVD^^EG^|Mcp-RYJ=&SEHn-@#+6WQhnBfbY-A9_|Aj zyyl;?k2(Om_YbrAh%V-5#QQtZBjMyyei26r5Ov_WA5DfX{kUY zdgntdWD~UfI!At(NWV`cllV9S6-J-UpvsUpbp6WI=ehx0MY9|(Mo=jTrZp9qL2mL= zHZa78|3g?{kt3JS5$mhTPi4)GVb8g%m z-!$+5a&qtV+WA*wGPo~p)4{T#e*k=;({#I0Ds|gw-KzejI?tW$bg7vv%o^O12Fn^J zac&DcQx9Z-ps`yY1gnmr`OVOI@XmjKp-DN9SeZXhz+@}iHErI~8jSa}kB+{93>~e1 zYm-$8|0vTHTK~h#cJCLwk@v>bbV4Vibvt!df?-vg$uCzp@W(9wUO}F)L+xIJN4-*F zC*<5&2mtF+QV;6>!hHZ%V0H8Qq@mN)F)G0J8x$nROS-IVa*#H4VWhNSRkQ~ar+h&^ z_jWxeU8B_kA&eO2?%N-(-^AYj>vW@gn%A~^cYly``W`|Uq2<3mTU9P3e&Bf7$W1qcr(hrnl(V+M)25o?csK_H~?*L>ee`Glw>0AMd^ z6$UbyDsH@i-!uerD4~>Ulp5tiWTPpwPcbYA*cNaB^m1b42uC0>{e8d6U*_NL8X!Ug z@x$zXjXvV<|5~ZHnvKl|1^5^Cb{*!bda;9lTnKZtN7u&ln?bQL-7tz~;2eKriliJG z;7{Vn7P6b$!ZQb^R#T#smbzaGIh1-#@CbwCq?vBqsfF)*x1)H^r4Zmac{!i-M-g%{ zCCow|rd)hLVtVrxh;Lu?Np1Nl0ZJ`C7+l zojbHNvrW9Qzr6aPdWc6saTyD;|1gD-@b3p~;dmZZWVC948g${jKfm~UXVZWD<+uf0 zWC(Cb%#W>UXp!km1Z-=bM7uZ+BnA-48hv_ol15$iXZ6|*J;?jblaA-V-x0S<63SbB zne~<;(P7S$Yr@-n9vZP(`h)Y6^W63%X}#3)*J%n_Iopuwgdn?ggu?-YFFVZ5fRTP$ zU#gy~_^5M!^HYVeDGXQ2Oa2Vqs>TsEblDKkA4pwN4h~{fU)H@m?il)>5Plwew6gx& zQ>o?d_!gYc%}bYdcRZ#SWHH$( z`bPL<)+@u`KaUK}EDIVkNK#u1LZKJKF6zndoqAjrg*eOzW6Zvr8L96i?)n^yWrc|< z(Y}(L5S!PIH2AC@7{^Q;tQh3Q%-M{QYo|p4&(n%{p!>OwAha!8| zaw({3{RhY8H1Ay>d21#g-9$Em4jEqAw(cdD#!5|$CGhnJss*R0hJl_vSwgt2-xJ$R zooDL1_dI_X8j3q=ww4r{8y%^y2`)Evw!uhx9{(}vx$5z-GW1$#6}0gz6K2YBYx}0r zT785NjD#V|tRx<-ML^2;p3QLu_O-y&Ac+v2Kc4j8#Hs$@Wlu+DmQVSw9N0s+TNRax zPWtOEf)IeSW6rJ3f zs#{c(?@lqX265$BJY+#scVE45;2*MQECwxvOTs>^8jA+cKUn=(v_Y_&OwquV@DZiZ zP&{^ADE6+gpuH`-%nWx+7aqvO?oGE9O&xbOv~ zvExIx;n2_TVHLB8o%3tl1okfwdF|z9t|H+`W&4?rA^p`MZ(hzR3!9}7DlGXa2<3c8 zl&O)Is3}mAl-f+XyuvqByoZS+m4MPK-N2-FGoTBRqNv9SPs0hR-d0H?*hQ>eYT+Z= z1_2{tI&9*>6jhzM*1B91)RP-%IjEC|d=+LnZ>)`ydzV6o@A`AiizaI9XP)bg5-rXL z7MpGDH)fC?E+sSsp+fgmx44p9Rg#?6m9qW&@B12p@?n33|IY18)6{WUv09;JZ;1R4 z040g7*)SWp@_vTm&`Z|n0Z=Rg@U0{{+KIV(5spjDZm{6s4kJsI@$OW6%h9eGMU6m= zm5Q;@_UQt^!z#azI~dv(9jI4=_#ZN$jejOA(q^``SLGK=%(Bk!JYFjMD zpskI5%2vpo1(kiFm6LV<;T(;O8Nv&oC|1Z%LA*schEryT5H3Z8r^q`Zbbz7X^xH~V zwJK?=hm(b#d!pX_kXsd?7nUCODR=q{t;tS0f!0(9_p3N!oDilO@M<~6PjWHG0r5y8 z11nFtxcbDw_PbJS|+uoJG_kJK}hbFjM*pLL?NEGoBK`zO5>Ca)RHQ$p{=`}kYju+W%ak`4nJ}hEOr2yMUX-n4E~Cy z@I?9LuoKI{d7g8bx?5a@ABgEZKX1D7Y1);It15j|t>lWn+5A>mKEDmHG~tsKzX6MH zQ3N6DwC=>O2~RaoL&CF2i*fFuLnXW4(@Bm8U54zbkHdBZ!+*gY;)P#f0!{2cw9f}v zi^WhaWD(N=*JjNj&)H*##rDNGfwRFy+)Y2c#i^l?>^YxTEO9o4Z#LCjrm`)J{YB-Z zeJqF@2G?iZlzy9uZueZB$`Vn11t;A9#3|?elR@90$M8-{kwFGR6Qyc_rH6Uf5w{z3 z6B;Ch&NZ$7J~I_2XGkOu=E$QU@l-YEWv~1_A3a}R#e6F3Mlh?-wWz_5<0{g_g++lu z@>z9m?Ip3zjP36%+2s!OKJxu!KLKT*N`Bv#CJZ1QBJG2!^8Y~xZt@`S>WUZ+ymEle z!|3V!y!cE1b^)G=H+`wE0WJs0GU2a1v9Xx#r_Om|tX*Y_2El5@@7+2qCYjVpzjQ?F zdhNVesN&3(&L5X{?!~D3I7e-L${C@%OifP*+a$D40%=R%-qUYgnEg-~jaMcQvZEDd zFJc@fSL))EFs1vPH5*PDh=WW3KdKW-%Yp^Odzrr3P6B}2J()T|VnYHu!Lsvoq+?Bn zXf7|cq-)O+@p+4}HQc=*MZfQktG)J4v)vq>YC#`iM?dS6d=}Kc792KhR3^%H9aCtg z20EX}#_|a+`+Ka@z=iTN#9a9$u^1EnivsU(I6e;k)2CPe&p?4dx(ei1_ad5gQ+mYd z(%#ikkU;RqRKgStv-UX(5_T9JYMhO=_1__GX22Iu!W}MUV+(TROAMMxj(dDVH<~V= zXrO4-Sl1J9r=|*={e%;IHqhh`+|b&7!!lCXB@;Tw844^at$na`Q5(1cphUVhr0+$T zMQE(~%Rh}1TMPLFg9?IHM{;%}2OVqdkPxSdW|(gXI~-Y+MxRS zR7*$LZMOVSNbP23kEEmsDkpD*-50qXH0AqmRBjyHi}g{X_?4#&cM46h@0-5Bg`U5< z&S%2?ugNJJhS^izCJ)Q8PL(RKesO!6MWF5lHuUj8t3z_+eR1lwP+WBLFJ-fd2|1wF zWCY1CN8ZWGRL8GnXH%=;_7U_C)?Iu0I@1uRSOBl^&CKfxJ+is~vSv|xNOrWRGG9yd zxR;Y%nSC+xg6)z$qNKmeT)T1+DEvaJ{Hq#$wfw9~#!`Stwxti6-=%FVu7m!TH7r)w z8INot-#ovrW8a~ejx%@M*xF}Ch7OiJB0^&t-XesUhuigCDRCy^&WP#KV{|M+#M`x{ z?Z2dd@n9#Tv}Q3*^*u2z^DXBVVMb-N%+C&`cW`MzZRmn!JL%3*UQOg)+j^l)6n+jv z0fn;qca`*76)>U=l#E!gk8T)2pG65c>KX`>2KS)qg=(4H%EP4KN1EP?X8^2xGrrk;n{i-*bS)|1 zX{OB~Kvq13t&ZVmE7D`&QBNsZ<~-1`Km%FU5p;Iu@(J3I$1!X>WU$qBi5>8~vZC$e zQ4fX@#zY9J+2~Fp7n%)2{FOq)!wX4}n`muqAp({q9vJiZvS9uMtPi51%^BHZ*zpIW z6H)Y*#tudKc-;NE6KZ7?cJLF7RvTWUM!;LDtdwTpST*4r5tu&%YJPBL!Of!#h|`om z9R=Iv5H<54yTTM_BuHkfbbCG6?B7+swQnW(`ol1ZqB&t&WxUtSZJuscP8|0aoq?Ip zh9z=OA6u{IJ#Gldn#xrav1btEC*QF$s|7}_rxdlA;fWZWM%W(YYf0Vz_BG^!&xY@~ zPaM?pI`Ux+nj$>sB~pLZM&%5=EU@xu4UDqQduvYebE>ILIkv7W;4Ep3)O!cR$k&zy zukJHUurh%>r+c0DV;_G0GpT3i)uj0Q-WaZ5Aj`L2Rde}(m%T0?)r!k+R(WY}E2-@R z_8^0!5|3rgwLWVxDlgs=nKT zubJkDR(<23t78;>q9Rc0bd%WZwNmhpMVjg(=IC*js8s%r#NN<0fz*nR$;n(i6q;|z z3AObQg}qX$g6S@GD**)vtDU8hU~Lyq@{M?S3QWFU#Kr zWRR*8|Dj%S1CKvgz04BFX-D#byM{$sdm4-1WtJ1hyq+LUTX&WhvEr z?Qt>XqsGL;P-f_JlJ^moJzrPcP_wcchBf|(Xf{68{y=Wk_s=$1qpbjth9rmv+Q$*J zKfAy6E3IgUJXiOXde(xg)_doB*~wJG(8_Y^2cAR~nshfl7Um0@hlM^?CPdubwswJK z&#ZC?1$84kYYq(p#k&fe$5KsdTZ-%J!5qk%f!RQU%_to)>2vV@s(ymarEoGZwk0Mh zK4)Sx2=S6D{&$|A0`ACO{!4hJw`KtjR1HNBG(8e^YckzkZUX_(o z)v5V9&N7Yd^#QC~ulm)OMId}QFhUk9jZ+2r3n{f1 zX50~eH>sY_ofbN>rK}6b)5H_#V5g>bqR>H1{*THI#4SPcwP|Am8Tv1xz6fc*>EX!Y z0DSSZ!+1>cd7tsfI(J!Dy(A8<(?O$cYj7YB@ryDa&N&D`FIe-E=rhKUaZp@qCN zWA_$$iVwi;Eb)04es{NRW;sUYOQ_w(XDOiBWYL7=AAU#V*|nMN&#xN%_IB+yD8ajT zI1s8&lN*!kb1v)zdac>}{JmPAsI{oy!L?VHCLYKH^QDJR%mgT6;(vy}b{u*BNUhh^ z?k)BYKGLMHW7}FN_{zz(FfD&1(=9}$k@T*eW;mU896T&mc0qC*cNgMWDfI={wDZWS zfo^nSZtCkz=ZY8ieQC*SzroLGh?rsQ^23j%ki-tZf`w3Zx+Y2`eQwRD(Le~kNI#$D zb9j2q<`0E$HMw6-@)GG{z)Zzn8SFG2Esx|ETaw@huul_f)(=AqaW@DB@E8wfaAo_?4JXAs0rA zX~AcF$Y!sk(5ntTUfVCka9-|hv2_8xU57zKU4ciC&M;%m{;-FLN1RVFP^!Ml&;Nbf z;XHk*N`gn_<+kO~y*HJvCrcmWtE$we__dqLtwoAU2I=|58rxi+_}(gU(jOAOr=@OL>y)$MhQpKemVO zqh6L&QidtCI zlXTx4-YV6hz54=G#6P-eqYrodL!=&^9(GZB5Iu}KkaZ}oBl8JMdr`x=KDA}eHV2cd zm{uujAfx8e#=ibH{F~Ac^is!hs#F{=Nf4cp-|rV_(w#bC@SSg4zTtJ!yPN(zFAxoXKCpL zxogZ;*=)i>uAs&JcgUA}$wo#C_az5$OO2}=fuC7`0SePpXU0AxEe0#U>=>VKj;`TF zKmLbRF`)nk0nYm03CD8?0W$vI_LR@;jM?uryyy5FT6)*}uJk2m^~{d;sf9l8REis& zfXUOV;K9uHfAFoMG?FhbxB;f6NJI2OZPSO16NiS^FV;C#NqjLg_LzJ(PTbt4 zs&hjZ~o5rzRkRt6Yuzc%Pl}d>WN3XVGpve#F!l~vZ?u!|{NlJF8o%ky*kWcC2 zf$R9s)q@qqYW4TDK%NE(+aWbkjT#?=#;uoFW<#NLU-cvO*VS+!-((h2b&T)s3wo{B zM^G2oRVoS!IYMxGm$G{8v-Ox3{+P?5Te5L1;cQRt=7TatuPasZt)(y4Gl6Dbk5vu2 z9eVq}OLX2!Mej|dtVi1S*zhScD6%Zl;^dl^vM1T;TK6{$7hm|MyR&fP(F>@TXmM7r z}-yVNSyWGcW#iPY5jMEcsH z-LGej3!$JZ?EjEgcC?OFmi$^pM>Ql`fpJ`wR(D)v4?ok`uV!YpvLOU{W!6FF7g8Wi zI8;{0ql2%>Vd1>dNJ3>a_?_4n&RVp=xv<~IrzT|$Au4x;4c{^Y^^=xrgi5lD3d=%^ z(|cSjS4^bO$waos7a+v)n$3ARZ#C+($P=L7sln`EzUb z(^A~SFn|6E)C!C2ar63KNAGWX?A=ckSbyXDH=h+?Vm?XiI$dS)WrAO^s-lE+#N*M@ z6yXvj7Zl_SGX`-fKA%_>HRmHFEVbB2ChY^!+Q;ZM)QAU$Ri4tGNpJGSKz!t0a{QIY znslnzl#fTlle!LiUEc1+qqk}ja`j(5AYfX1zZsNONCr~>gk&b>LQm|IBq7d^@5P5c zX?3R@2r!sbQ8C_lMp+2`<4IK|2XxtR+e-E#0SKf0s^s&P9z1o~;ksa){)Ersk=~eh z73@v#Y=pG0?F%q#{Fzb`=N?8|d{W_WK)=cYb;s3I0nEF@TL6C2bmb%-HuVp!-*RRv z9&~=s@J<5{(LUMeqKl{bFg-g-BAF1GQr-GZBfU{-$C5MEdG^(mofQ`@*Jkh^a7aor znHSMnfP2q*b#_1%>>BopYPdrld!yp<_0buKEkB-Ybj*qa-4J}bt=|-2I;&un*|Ept zkGCa+S@m*vxC2dmKWGCLYmgu^wA9+BC@oEH-D@6oYOuCbLf19#KOl_di0S;O0(!?^ zQc)6Yj1-kPxiItVa7L@Dj%1^Y91P|ZC=zpcT+I9(iVTGfW>yDn|NU6Ey%RwFI}Qr! ztR3AwHo*a4&wvNnpr577MneQz*og_YF?T_f7IucPy|FI`5MpFpW6ew2k8L}y1l8mn zB`WJNs9`(rMo7#fG!v)lURSBVnW?QX-a=(x&LzmqRxu-z>@^XGBjB;Zmj?JHaA>P?X35$3tlqYbD(Y$HHSJp6I}-PbaD z+^I00U2t{YxTUM(hCAaO57#tfUIav$WgwT_Mr$F!t4Lm$#K6RV>~9fH_gg+|@s2fr zi*gb^LD40yP`_T~$#pJt?v{ZCaac?TRLnCkgCLku>Vxr(?1^W|c>NQ~y1zl$ zNuctH7>msnAbh!l`#0JxO&$>r`Eyp6HJsb?ASs6jB1Jab=!U9U4YC!tk6wHV?!lKW zo?&e;bC#^p2PV!Soj&pYn;Zbw2<)gyv&TASa4c7^XB#gf;~7t4RM2wczxTHXNT5vX zUk2Lh!S=2CN5=C^3#TcC)nTGF`NuNWJ&Ja&G|RJdCy8_8W2nkuP~YjbA5G7*#H$3j zMr3Jny`kwgqgwW7dOP(1%uyOoRU)d&?%GRTsL!~$8|t-l&wd2|=Nq>18Rpk~d+GY( z8J^@N^bot}=Y+rzCZ1FO?>2*Ba?3EjI3Fs_WK=A&gLh=))z_p<)klxm0BqWwOz#rt zi1pk5nQxbxo~SA8vnh|N(V-}e;}WtW2~4Qwqv=_I;f-i1%}2Q-p1Jw;4{`oeh=$;yn59!>~d{iAG!Y#cTVJz>$zUJdE`hVpip? z?Q1)~M==}XDe6td81=W# zA)@E1q zhKIBN2mTqT=oSVF=R5cfKJeIw(Ub3T7n zvYinT&06H`yeLZ9K5qevDy}iof2y%d^Z;+sD&8MZ$}Cc#6Go}k0ZGG#Un*GNN>wZ3dZbEmnfM#K4RtMz)wJ?M+N zsMN2QxDy^M$1vM{Uw`|b9M#Bob~TAGi*-m6Xo>9h@VVtmOH8YqtL`S+*Ca5qLzWnp zRf>&%qy;N(O4?&K!0|Z~99Z7knoN zN4;XDi-ZyyrM}Ko9=KZ1vHLiVcw@5*@@07~Pzu0d8p!j)=p@GE;|;A38e?P}hVi|g zSl_ZU?hH*TS&vL%p78Czi-W$d>tA;|E=^vx>qhEBjrOK)^Vdj|`~&ZY8YJP^tG2a^ z4jWitFK$Z=^L@&OYf3lx1YiCtxn=lsJ>yy9+8|_O$COct9kj9*%!L!aqt;C`1$$9h z-FMch49ogkUi3#bk17we@6P+9E|_@Uq_)~v*)8~_vKK8Dd>&63lFv0-0T4e*H8%__ z{#9oak10L-6B1>u#W08&*_K(!-g>`lJwP6PM*fq$eQ@R84`yrrMqU**OKr8He~2P- zE!5uzKcykj;Qa#dU+!*;(gv#4V!+J@+FR*X1a(O78ZU<_M@U$M^w4GtGy3JTm|Oj3x5;luK%PDv~D!UF>3O9!SMjF^w(hqrVDIC zoPYGW>h|6J_jzvE8|c8{)KERMl*d;;Ot6N<4PsFg(EB*IRZmcy(`e)UrBVs7C2 zh^^I~_DlC|LlIq_>?J#u%=Xi38FQ935|dkV52AhiJomhAvp*C!S8@7YuYFRe`J3lv z#J`df^K>Pw@=XZ5a3s-pK ztK@mkM>BnXGvkl==%#ktzb=ZCfg|hOL&`kk{q9`_?4ErqOCh);&~N#|aTea7>KJM3 z96>%~!8qe5vG~gR`R4qpOCVqQ<7jE}zBEo zAX!hK-(T>CsJ6#^CCnuN+mF+Wg+Z$tLys?xF^^0S=^Z#Sciu=3WmT2(HnOgq6u+ss z{ha;%n{Qz|zWpILxU->)b*ik&&&1EwckDy(z=l9{L3xvNV&F2AZclk&Jk;J_F^5|L z60Xjp6`fNfLo0P+hRnSLoCgi}ZpztQwAmJL&61R-hwcX6@7&f@o_e0^hCtd!VlF}F zebh$F$ZKPL0R!SRv%J95aQ1olN79V-?3!vnF*$b_9N;SsjjAQjx)9r@lMH_*Up>(@ zad|)b24G_QD0_E^sO-sRb&yy{w7|sn|{r3a^oWtCd%`FE^4GQXU^+8 zx8P>;l$A(7&PI$b9IQZ@eI2m<&(83;Exyln!KYX0G3C-pV|E8d39c0h6Lzbg<%=Wb z^|HFxV!rheb?rcpe*O8h__g^Of7LoZWRTDo4q+i1Q}+@o#7Kj3FWMc?!UgoF6$6=5o;X$V<)IM7^hd z0Uc$xM2$ko*DKQ3gUNJ`6l6|FEXZ0 z4#ZZHuCQZyoCx;&&NYbg!cNG8%!!9F1*vjPrIOL$Ex<{)tD)T&d8-ZBF&h8)c~>gZ z;%9mDpN!To>@dn8<2|IsJ3jbrB*>>?ENfwH@)Gx2O^hPGzp>I%6e*f+mez{LMs%Z8 zJD2I3WuFYoGh2oJ6jnJ6FDPo_3?5KcJ$4;K$ew^5N#neZeMjM&H}g?+D$g zdTNj;6`GMi37VWd{IYi9swKcCHl541-86-Ynt|QmBNDY{1M~L1-qfQli#qGNBmr{t zv&y_4a**;YYGmDmd*0XN~r)(Phh&rXNP8 za(NQ~V{B#rP4|;@B(S!XvGr!r?E*ZjI1-ZdgHd4!5Bqw%yVqOh&Ew~w_$=(wE1y#- z_8i@Rn&4KA&gGpkX*0n1JW$%(Tv(>0(sO1u$}VX&nsD2Aow^)gSFD9?Pe)O6>bMfT zI!GcX(~A?DG2Xf3R#wL(MRuq<=;iLs`$_{gbVo`jTfBj5gN%;{woQJe&$mLO2nm_i zC_tA4rR9p=L=NgHqr}-&3M1O| z(db9~aBq7`*AMl)k+QLC>y-(OR)%eb=g{&EP{b~fQ5n7%U7BTfOzkjTpYx9Px@JSc zr1A8%Dw0G}X`xeSZ!jxd9H*N`#O0A8&4UCW~`kiIjM-Srn zERy~tyNKuL`1={Y< zk>potIBLNg1|4P9e|n|%@lX6O{gF@RIDt=l>rc14JiU%CJeyP!`UInRPZDRKOt3aG zY(Lqb;(gVivn=yi_-gsEtK%%oB3cQ8zH8dw+i|u^O~v%_R)~D)$g5P3Hl zd*7qxHas22V|V(E&n-rCHm^9LR49u?In8^p4HVLc_Qr6Qd%AUOxvVVY!8?UFXBY$t zG`M2jWAEM{ns}vJYzuBn^L7Pz?K7x2Sy+4V(T#KSvs9ZUGvk1tAZp^94Ry#qN0!_P ze37KmGVtButKdgw75ASgJN<79CC&xe=^cmp=>2t1r;8&^VL|fowKBtXd6Wd!>*ILb z$Mk9ya?Lm^o^?qdxmWxVR;_^SxhZo#j35i&VwU?&x(Th{05T|2*}G`j4LzOCJ}y_w+jY1^=e2T&*_!nghCN=M%S@+#u_{vr~Y@n5PmgKAa!( zXj1dxBNGqD5q?e6<^c=VAJNx%CFgc8=|Bu!X1y0E9=Ct34Z|KqK9D-^&Dv1G zDfbBq^_-zi24M5tlI9Tn82)s7=`En6__i=r#u%NvdWwGv!uT(Oz7>I3hrBC}hnBiI z9p@kJoa!&W-Y^*>$z3(1rJn%mKBo0W;C;ZIyOGORHo6KO{ma+iGet8xKB!2?r`|LqD(Z zlL1woRsx0{oX``@!C&P8&Pi3gKviw42Z04x+1df?%CNI;*g*Sl^vH$nm1XO`tD8dG zy9G6TeHZBP!g*P=eMU3|wjQ}%#H(M*>!L`DegM2|VukO>wthl!=e#0whc!ka4t9-} zXaOCPm4baQmp5-;1~L54pfPgo6nCEuZ$H`sU^59C#_dq_M`?92hKrCd2&v;us^CZ6 z_TBKI1@xPgFM*+Y$s%+iy246o;v04gCCvAYunRz;Taz0vW?lYq=0+9Jbd>Ne1xSO(@%-Pg z1$M_i*&O+WH`uA)jQHGKLzkcW`qO{YXY;2pLypGOwW7hzE6u3?uGRm21h4*V39O6P z9HZKL}-U;)Ey9X(RwrI!^O(? z#5=s4>SB}q^2(O=f1ksvzgYqa7wetx=E`qlRTtc7t{y%XPCu`rkB@$pANq7b{$kZP ztd>Xl+xz$mmmEk}yOBsfN^|TpmZ-gXPDHBHn<%IrSeov0tseQ{d7k2J$f~B>?*+M6 z|M=<^YZ!P}apHhMelIs^=UXP>q137etF2EyW99tT?7q^Xu&rJnjh26mp%I#k!oPPg z&CV}d29Rg)xIin}aCrCcCMI#Panm3yG7UJPC!my|2r6|G6R^79CKV zy}bJ*rw#WnzD}huq`hO` zlO?9s9!z~73Q&HrlVT>EKdfq*Ls0SzoD&_zF8N=riA)u^<+3|x>xuIgn`j?futXxJ zL}&AektlU^9mNofi65b!J<8i}&sr?E!*z@PRaKsSIKb+!yPMXbmrNMBjsCd?Xn^JQ zCh{s%7TvDRYXqeg^4I?^{hFWYvn3HGe-~B-C(eIfrURGe+&8qR-(|V$XC$wlnAu_(lJA}@-@LIXxbnK7|B5Upv-5VN*S%lR*zLd1c%!>` z_*q7!E?my%KkFOYX4h(IUV*rIWTsOuk%Hp9q06g4;-cYS%E7z#U{|FoAGR(xIzTKb zr;uBSjl}SR`XbBl&W%gfzuPfF-q6TpTWG|B?uPsHbDNnP0Qi^98;Xh4B4xS+b8gTp z(AA`A**bIESH#!p*u=03iOu;^zMl_3*p%WYJWKo)CD3cj^KzQ?7_HxOgU^1n#USY~ z`||m^Z4)b1gnXGmwz-00*AHTo^#XqaE*z6V)!d#uuwC5C)u>Vt_J-#IxD7<$Y%@$jzv;Gxv#&@AHdnc9VZSqt(iPC8D3%i2Rm#0$43z)|i*%jgvJnb_dcpx` z|9xlug;XT?RDNRBY5De%$#nTe4eM4729^4Ns1gA)EHDSyU{V1dR-2~#k+yUG*Hn(E z6er#tpJ?-K^Zycb`irUDyt{<9dS7Pi4!u&?%*wFXM;@OzWdky6Sg@?3$L7zJmSmo< z9nsx^wovJ7flIdY-_wgUZ&Kb-2=KQEbV=EmVyZeFX26{Cn(D{Pn+^9tKgNW75|REA zc$hgw8gM~zzYkbFNatngoAT}Bdr1y|p>6IN^XC?f@eiR{&zW<&Jp*h{>c=|Nl6Au6 zo9xkGkKW%qeQoOaTzuX4MDHRXhHAcejhV*^*yDR~7c94pH?X}8Z;NP4b2-0L2WDWw} zInW1a(!{mv@uIKt36+Z)GwPFC8X-5f1?*)tU4RDJ;P;QAF-PcT3A~o{89mf|RtSLk z6RRS8hbH|G{U0-TfGm%%wJ^f4EI;v1kgdCu!Qhysmn%eGN7nYp)vCxhetmHR*lrPyzRpjJGXy3;b#)ECbb4=x5l_hBK&zPa#mrv2I?cEP7T(W)wdp(xSDl&u&5;(s` zTyL-RO3Jel_ae-`ipD&_oB>@)_AR zHa|nc_P7nT((nr}ZvoDZ4U|92Eq3ZBn6}KUI{_`=<|Ea<$o~CHy z44m@_in@{$4_pnpZV)-jaT8er?zX$pyifOyzkOAyG>ef*Y}mYloKxf%IZL&v~gh`uPdLtX*v85;6Zx*@o$`bH}-N?vJW_3-Pmi zup+ZB|8s?afz|XwjcKKuwzpA>T_B87c1D&G$6@#wT$7F&z0WZ^pj`fyAq>JQT2k!jsZr@FWf1*aI z=PMG|vV!i~GUv`Ti1F#t$-LFQ?4BeBuln=ty&{i2Hr!`g2a~G3M?FUkrD_R%aE(nF zvl;#*|HhY~8c8_$@FDG^eLP23=Ve329d4l^MApXR)HAa}09?y=`RMq^%BK6~ElQBr z{fKN!L3=myzXWhGm{l&J$1t!m&&oPLw;7=Y#yD~M5oRDksI6IjU90>c_JxhNoof5N zXJk>qi4I)10p#W$Lt)*^G2G|&27(EU5we%X!GJGrSq-&N1?(pIECP@KG_=SEWmND7 z0j5vsPSv6EW}sIthx$j2&@Ros=MUe%QS1Lq0X>v4Lm}Qz_`WQsb>W~L{WGEQ8dBW9j6!8z=J~-@U z`73=>%`{65osnLU%DaOK6=kS+umAiAnz?M6P)_HwPJmJ(U9_>8(gCO4`#y1B+gwY9 zyNIDH(4CN?`C3iU)qq^ZWuki`;qOhpdyg6$vO?N${d8GM7q)=)__|NLyrm>|Ldk&R ze@Ozo=9=B(kjOY2pE3FgXjNh^6|z-sr09b7AH zxv_&>;(vXW_Fq5H)hr;50&F4JPXYPP%aTv|v`O(Po~}DbIt($ozv(!8gI7Hy_B}J? zS+v>YVfBt|_VE$*y><--EUuT&J?S;f-mZKCb^|Pn?wdrW+Q{O0cId_Hkmxr{9 z!>=9SU^3F>8t)x$@@Es-5Rox<{ZKwPJy3Hf^1(yyrGEyxpCUYIuD$5Qwu^S%I`KIF zQ+EUWJ*j+xwx4owrOC<6*>&U9`iM)noh-KDxwVG^r3?JIEL*wKr6Gy)Ur)Jwg~D#Y zdiJi9NH?rPGgkxoitAv_=Cv~FZ}vhTV!ovk ztDe}gD}m#RUaSi$wSle18)zpZg=V9-u)82>&=dG*GNx}eL6olOt~3v;g0XZtBqb&90h$}dn>scyPbj0#R+x>PTneV zJ9#I}jd82tn`6PjgX0H&#Y}oNjPm9m%QA;;E2< zF78-I8tu2}AxggnZXwcs@a(25g1mZlnM2vfaJ4s+%`>N$_BCZbk1$^!y~%S1Com$@*_{ z>kDtHlNttmB&O-?y)#qN1X=0@4ZsDgsJKGYe1=xDjEJQ@9C17@cEN zQ7{M*bSg0=MPec`VnL7YkR07G##q;LeP6%lKVa93ZC8HI^L!u20UoVtmtHkF`eCJ~ zkiRd$LK;z)snxjgBPhf;Al|O640Pabhz|UFSY7hEX|0gu@k~yboiMB^ zCGn0MnX|go&cDR$XZZhlz#HF_M$*N`YT3X;?7Q%a9#)~${tkV154Czy$^pO{A&NT?aevs>}84b!vVJVfM(zHh2_d@a4LC^@}#uXg&NLMz>otm;dOKq6XpQ z)_qN;MQ2}<@h{7yHWKbD&dlIPekLxtWiW3Adh7t{pjgz{-wxuS4zDDB;f>$tfVfpyv?pPv?h7(0h5c>H&?q5w6dPMWmKr z>&b8nUKMT?dW3C*eBL`6+!EIO{`C)7Pt_6?HjM`3j+|n=P5JKbQNfH=m*S6%40_|< zwO-Bix5Kf2mVg7RAEEII3VkjK%wl=yH&DgOB~1TzFsUbxS0I>zDrAfdry`eH{S9p) zS-v!niU~_`qWLIu^)Um~I;(B6FfXndeHB;zR9n4i^){Hc#;fnHhc24e_I{4vG3fMq zv2IBCRUmZ?4Ti*l8X|FGiGX$h$4GVu&i~3fUc2R$A#;M^Ygp zK+m}uQ{LXG7m|e;uev#%d0FoMe}O}76)d}U*1*a;^Z5So+`5D@Kf?}U)AsV_@*!c8 zgKK3|1>Ae$2tNXWeBiiW;0uM`hQ%h9jtgh*Vqs>)DCmNnQOPgT8E6l;-5MwWmRGY0 zlineuUz9xr2ln%hQgF-+TPowgV%9)Elen@(qIcKq*U9}UuC6(VNc{j;XvR4p8le%!Qas{U-3m`GUDkb(0DE`arYRM{;D_>1>%g z2N@rvU5Fy0IQ`#yzrXHi)ZK=C(H-O+qkZQ3oQzElNc{@Ix!9sjytpl)-%|+brh6Qn zY|+#ErcPq5?@OxH=E)m0uMNk~LSLlJ?+_lK>RDKut;hojoPF6eI7V=`EZd*>p7alsnZJNul%fL)Ns~hLxgv~ zT7XQB`j&#D7(-7g3yrF%cOaDwhKi^K-^nU~7 zK}2HQ(y=|3*yW1IAC!FViblG$NtWf>U=+cAZ1FSDH;)iad*J3=<&LY(ZW+9IISW|1 z+=jJ%VJU*TJBjO}kS9VP3FEi;^Fki+Yc1@}1BQNaBiI6#Iu?ipeNTY{TQj{NEX+V-9g zByoS~FZp`}ttK4t407#j_oZ!~^aV;m6z$Rs*5n;G632G1#MLIPMh0=O(|@kT%lQQ! z+Ma|LzBD|zhk`jWUvDk6&Lg$Shjs5vKd^;tZE{ZvLQ4O&BM?a(nujH9dW`8L0{WM8 zHn>4)M)-R{Dvu=Sjo6M_? zEt7hEHs}cy-BWDa7>7l$M&p@_Y9b~ylKPqdJt@{DCoL0-7F0F{=Fq#s0w3Di-HhZK zH5z)*ui=w0;(*Cc5bhWJYg0?$V>FnY?JC>6{AAsl7!?{QWuKdd23pBez**J0@Moq% zbl!2rzCgXjo?D1;&_P6g9ClK? zuq?Wl@oL!oq7mjtP&RR!Ohg*Rzbs z;bR3=M+3q0#db8J+#zMYHY7jnRdO_u$;B4$%~;COb`2`YtP@);%|H4$Ab!atqt|ZO zpMB%Vfh~d#+le${)8@%KTz8ufi<#?4DE}oVv)})P8NaHES-?;sOvY(7Zq9Lso7?Y7 z{+$`qzPfnFW9M$UQ?VCb69;>ZO@E>bkZ7yNFO1y{J2ef^WYt3dzS-*Z-vl_RaA}j~ zb}x7EaFO{}Y-1jLtWb>4$eNXgHUcxrxfOC1_sLHl0L3(iObtL*MNK@I{+kb>4R6G6?R-*h6#eXz zs?>4S@xD+2T=AzZ0QtT0l}}!D?X58`gGbk$y(5HQEg@994vku@@;q#tNJuloQpkj4 z{%y2BZW?SB{#kuh{gBJUhc&Ldh&)4IWQdN&E}@SW8nff-T!N#llCBt*Ahsq{y*`U{~xqn`10QE_w1CY;RcTM-UEGZpEx z5*6t#YwxPDHg5~m4I1z(Ho~C4gX6w){S)Wil-Lc3fYT2g7xH%GQUOr;5T=IJP+oCr zxT@$SC!Y0!_-nBn;u!eHi1n$30QM$KCJ^+J-3op`oC$GNzu29KWtaJw%E&(pv91@C z3X=?s6qzfCX*>#J5iP?o;Pxw{df9vJ)=kM7KT`b7HJTC#6bFr8e^%Q$?c}SjL6^9) zUh~Q}y$K?h@?I#DLB+UJv_CrRR6j&h4Tr!Ddq$OsO^(Xy-k!P!?Kfv(&@nM2PIiSm zr2kQVrMm)x;|8M?giV3#dHMUc?9PZIba}D3$c@nI(6XDLon=ne6-aQ2mt#OmDOtt! zcm~*5vno=aBcx>Uiqpun&EW3Iu-kluu%3+{;(YV^M?J3%)$>+44>D8%(JR+l_t+5K zP`aT3G$d09g~c*cw5#s*P;irrCp&#pj~>+MCCU^QMa|7$&h*J z8Z?p>Ar3>#y11wVb5~xFV()T;ZBTU^iZNd);byw7dgxlCu{V7fD;7NbiOK%tMU4pK zd~0kY{ZZIg3jS`mGV)m_Wh>df*BicCR{3ic@3SfN_ZhsU;5%7Wcp2d-SO-~%AOQ%~ zM4$>wvLJl~(BuT#e*`I(xH|**Nuh zUpK$+PTj!qiFAX2YKjDjQ(3~Iz6v9)4)nM|ALmfYJ&fLg-cKhti?`I{5{S$!bp&Zn z!*|=omw6`KN7;=?eygQGQ+xQ=XJ8QISfHIWFjNItsIHbn0sD4_e%L9*I&E9m9|k=B zS&$`RVgSD;pfzy9lH+lY&)qv`_R*m9>c1E5pVPRuB_1Uv1`= zrMTLENH=>S&%7brUK;->X{oQNt%#Agb)_O|a%9xzS-e_@BGB#iZ_@j?ooNVJW<1zv zisk0T>JtO3)^ZA!F9ub#&ifw`XS0!qMdE$HIOx~-^c!kmj7DP zm^aq0sxeRJXA`>I_}LKwhuB4qx{R-5epCM!!!+3`oz&*Yp)!#vAWFby(07*U$g;n|MRqda>6>U?Z0*m%u!(i;znoY`iH=cEr|K zGF2&yV#g+5&W9|`6A^ejxD#_*!YERWiqwha|3`OYClpZj?d&`oe;xS2isEswJf5E7 z+Ttbb>r0GUcZ!|(!pZqCI&W8u!D|sNIaidHP4BQ_C;T3DE3%DTiZQP0H}eWy-CQxT zQxVG{>dPua%|%lp7I)#HN9ZN*z!QqVdMP4{5nTOw>WBhl6zjfC0DhWu%ty-hQIvr( zeqLuldJOhSc#9^o2n0pC!VP80F(JT{FK{j+<+wCjW9( z`N`Kn)J(hGuV#r8S_1532J~5k1+5O|`XczOV=LF^6xT;=B}rQV{2s8h-fvoDY)Yt= zFn$kW4J-78@=OU*PvE9ktx$^QcKV>nnXo3o)_C3U(sMI3lUq2(NR<*u3z<-Km6+p; zZ{T@6sY&Zo3PSl?FA_s^P%7106yzuC{ZLcGjSp23v;%?O-;Pv!U3T4!g*-hv>#}sX z#S2Y8A+UDa{3{v@0ro#_qG<^Xuzv0&zE}uJxL`L(nl@qA=Yk^rN0Y?x?Dtm#H}!sJ zj-S{jhu7sVS-S~TtYhPhVuWR|rfW9k;0p{FZG??mwI-X|_gs)hyyd;y1e$t<{h0@A zgRhUy12p`feqN}hV8w*WXh(fH^5C zG_B)ZfOdJgK=!!|5`fYIOpXVsxDSncx%4q)g=@xk8AdVGsf4BKl^*xS&G>JWzv+nt zS<+ew!2i8At=gsD92)GSv5k79v7TH@uzND6TTb2qVK=|74|VQ0JX}2D#FaFP!=pGWSOcKS+XgyIwZ$ z{DS5AZqUDsZOVIMJnB_@a;83CfoYA-xMy4(H7CbHE&iJ>B8t8$*E#+tWj6gn#kw1a zY|uokF^ZIFrpXYWa%0v+V1t)@Kjzp8)(B?vcXFKgzAiaaOW9KwIazmMtQYXjX8SES zT$J81!~^!ss3|nc3}Dko>@|))=DSC`^*gI3O8Z}04;NgKr1i&Sxa%!f&(h1IeDhY% zbn;7w<&rl)_S)1k)2l6vNmu_ATTtl@qDG0Ghs~|bG3`absE3zkd4Ia|EkgP%IbiAV z>$7VfVn;7!uHxxo5eZ?nEzXIpL6ZxVU6ny}z(rF;O&53ZXh8q%t+C$IJP!+MtY2+2 zh8ORi?yG42V;qy^&@wK}t5=bv7yXuwK2a`1F2CmGzp=#3cFn(ad@FChpJeYBqBu#g zdA=Kdq+0z(e6#~AVYBE|@sxgA*_7?YbPLBAIm$7$qj^Gaqh(;zlh{Uo&;;A6`>>0d zZt`z-;Tg88mK3ao#S%U0}T?hoE8bh=;5l4D7G&L0&VWhzYir-{y{zt{<* ztdw;}t1j4u-{2l=bk)$xU*RzyCAn5nDj~yZInrGMz6a%quEmG5bXpP+kCvOJy!sC* zT!$H^4U3k-0gUBk`DIB&fdlL3Trb6MOvz+((Msybw38&gBkwL6AaO#qG9hE$O4C<^ngg3`e&=fQJ%*)DgLCuq-eIclU$+0G|GZI#`dz@193cL-1_0!Ci$VgYG#5{`aoo|rS z*@-gJ!8^Yg?#fHkrcE)q4yE;3yAVImAYqEyc&|O5`0=RsF1<{y;C@Kbl+>s;YVTF8{!91L86N(t?;IkcR6fv>Qin#kMnZs=8VpOsJ z`vsa~Hr!ug)Q)Dk3FdE0gCfEgHM3Si=Bv|2oyterW@+NfCLy~*7kD-m_Py!uD^4TDdLM2rQJ88way&VaA8`!<*g7I_?8Bm`eC#jVl^MYlZORu6VPp>y&O}=5wdR^sl_BmdRA|c=1 zIe5VR#4HyL>hSh5eB0+3!c~14-LSm4^GTf|`%n=*Z&+&)De-f*cQK|W4n#(5I5(jf zUOlC=y_<%=<3JcR{jh2h!DqXlJS7k>Zdm4rtFBvzv(t{R zbqV|omIa^;;)h-%1@HA$5Qa5m9a{QCd;F@d1QjH`dV`sMq!vL>F^bw7mxWnHc?*KiACu-A-ffhfqJ-sv?e%Zkg(q7{q2 zc%D{O_``5=WyhNs6K4W-G-oK})VUmUL4wQPotu@@Ut6HXz-*@L61V6s17eo>H>2nW z?E8o1;)R7V<5@?DO6R?J*YuhcCla49=Z?0=x1E=yH{x+}%MHiN7ld zOzd^|m6Pkg=#QUG)BfQ>eFrT#a?<^!J0R9W-KavU5QdoKG9LScD}eB3l3fN`)E!(g z=AY!9-^d#cG>HB!NAa#-OR+Y@d+Uaz&z@F{NsNE2IO%kd2o^03Y&b~>mie{^^l0ht zh}^`AF!8U^pt??!WRlRGxF^jLl$B+zX1y)in*UzN29jd(?lRe9CS4jfIA#=t+x1^&k_gDS0k!TvD3H(ay?7e--ICp)2gqxq@cZ{XP)D*GqUBTZijz~y#J}y4 z@he_Hu4lPyk9(sH_pFA_qvTwisX^>5Cd{>aREMDpdv_q6|2p#byC9Q#?o56-@mlXv z*Jrh_fWo1mh;&b&$$3X#l${Y@12dyzE0yBU5m6LrV={LY^N}9B^T`vQQydN}cu5d` z1`n8jaljh>1<+%hNS*iE#i&tyELVRX>!C3$fIRveDCvHZ_Q7R-u~!IXsON* zJ2fMT%DTnPB|qvRoVV7tE{__XFU*RgWkuPoU%k89>oTy|pF|m2%`%0ZbQ^I{im{L{ zJ;g(0sQ2MSL4SSE2Nwi0Mj$m)-p&u??iF=C+(JBCR2+BTJJ@MFQ}^*t#cS4$SJH{t zfzBf$zpJuXtCCDLM}N`fl*(%ky@=HZ8t>FLwAwXAAfJqTuHuRv0VAZEdvB>%zJafT za2_q(-Ry%5d<*J-+CP`6g)c&|dAvO0EaZbVxFIkxHkrQ!9_{OyenZy-LWrL&K=(CaR7}`s zH#v){;|z$z&DDoorp?UfqUX|{%%zu0%k`E{dkgOU`v`O5uQjQ zJy|@arD8lo>L=?i#jPB#)LZa-btXO}OXK1u_!h$|M>YLPW7akETnR{ir)__ivg8Y3ak#IMmn6G`tgVtOa=Z<<>o&V z45&21vFRr+$ag|(8qc5~Bo{rnH#k-+@GHsOWK+ZF&#R&=M2)OsN}%zB&^+Nz@W@*@ z{=Snr>0}a4#sPr|uy2*F&+w#07Gp{^ql>k^r&zW68wdqBGp98{XO81zpUP)E>^Hem zGk9=j-5N2Q{*KN(OO;^u?B2G$xWkAppK#FlV(=eMpc4;Bg=EwmOGOl+XIz+v1pXB-odtL%Z^zi+k!;&b-BUJ@v;^+Zs8<@*as_d(V_z5A( zzhbZQEuV!M<}34ASkj9jtpR!e&&}?`%+)fNIm7zxnwX+(*-<5v%J7y^b$gUKVp=Tk z!ym}1u#YwSf3^n#sbeFjF651F#|nAN!yZ1t98mM`@}gIN-`7JDq8?<@>m`n`@terR zj>ImKV)J!*#9QtvkCL0KCy0vQx%RqJQBHA-@6}=Ujc{{X!|CrBL=@614-b&26Ok<8svR|?^=Y2?JcxL2Q_70ACq&E~|! zWZYQXyxlQTAQpuObbtQkEi!CNVh4B`oaNmYN&!OF7eyhOC^NEGJ=Ir!_+RnV8B zgQPpu*nS4g|m#iYfVf0O=>w?2KWC3|>M zCH{1^z0rmJ^vVdtY$MiiPlmje^9(!CN#68CCL;9Oo6~6iHutZx0xiJ{vxfO2;6f%B ze!z||oLGTB4RK;>4#c4hBTPc#@so|CbLhU97h$&zT}bBgtH8?#qECc~d{VfTlCvP= zw!@dLz11hXNd;K2t&7U!BE{Bg3}}dOy?ALbq=1vNkQsGND{YNd%gdNW+qR>Er9%c%J8yz1cl5qEf}9Znsy}D=wegngw^yOgU1FY+w+r(KH^UDFa68DcX;>wU%k;)V7QTiWB`S^;$25;BI;8`un((B=@HLqw z@`d#cL=RAf`cwHwgC@-der`F^vtj106y4>0#ZPj&uYO?}^e1grdVD%OnWD3Kj#h9$ z_Z5A(hxrS2$~H7fXksBf!BQJMCwX$_A!j3&UGgxgXwJy44idzvIt9H_Yw;4AOkNeT zez75v%ODu`Zm{`|5L#l6e;Q&Q?eRgEo;-;T+aqE6T^Lf4j!IXk z-3%zhvY1q#6%X3+s22?99{F1um~7-{893g%e{ai$rb_Jxa8ummKHEQFOjHfl0>{1D z=2ReoN=}ZV=!KXfL&9IF|6x=>_@sf?@_8YC$6QbAwP1$WFlLvMtO_)eHs)9xc08IPQzH5=Q} zxe^VliVOG3Tr_>#d#-G$0`3(?CbpC5jhv7J2*Ob8WWo4-i$;=`Sb+7p_-$uP*w>^g zmB5Ru4SN28N?oY~mvnevRn_p5zC6XH&5v>kyqxZPi)nb>x+7*6>B+B>H$oWYU4vJ9 zbcV()?a1rZA@=j~k*_rHK*4q?dN#GImVCGS{Xp{teRTHYhT`qL%dbHORW*f`kX>yI zK;hoC?B&g_`;6riq0&0n&=kw=J3H z)@gn1vK;a8lm43T!H0R>h@0!&9)Pb!b~m{Gvup_%z{Hy|=3aCaZs=6i?A&eXIk~m? z^1R8T?9(R-o4=idhie>Dz^ zC@aUF`T|L8Mi2E+s8iZ-4#}f#e^$nOsh6Q+z8;U-fCRCxjHV!)*mWJSTSg^qNK=(;^kPZ{~BvU{m7MJoQW<@LQ=bYXOx1iQr=Ko7T zs61kwc_ZVSgLJyIo6S_H?Y#x2c@#lxBD$Od9rnJ=t~AGF=@W=9x1A!*;hymzR!o&I!C^L7R+@O2ofJ}=fQn722 zYc1`(0IlvHb|kC5a6<1x5#)~==Q=%i%HQV?X)2&qzgHx3@{!)jqluu(bFI(OMk5%R z#A}fnMEvm_@*8XVIoc)ZjyC~5ki-5$+=uIO_QfCOpUjgzSK!wT!(4rdW;`5F4K|@a z6fVPve@oZBHlHo0aNd$)xMa`ww}R&ooAXIFNvkEUvbSJ1(j)VQxv@&XL8}rcE*~KI z`bB-l-}jQ-lA$h-*6ZpT1j5Q-&!EhuJ*ZY|kx%%=9Mo*IEKEwPs4@J}6NO{@Nrrx0 z)5!Sm5<3GHGwFqipaL>!LJ~h#Ur?!-B~MZFU`L;VMInDsC1|=gMS~EBw`2C0v<9YX zD&XHI5DFSp06ixyJdJ|c!*nH|CCkN;J+`|?ZcO_fBfZpN_GrU24g$!0`7t0RB05_L z!I8wL%sBnS4 z-_7>dKPKcL3X@79UCAN?U+?p`QisqOMJ~Rb(?A5qom-ObPl9&HOhf_adD<*TadR2!Aic_dPf7E1YsFj+0kv2Ye*Nqv z?ERNLubS*`PxBSkG%mvbclpP1%yk=$gm}-|ojQ7$RhqjT)wchD`L6-$%(dFgnJCX@?=CuQ;(V`T>dY5448s?;o`nX@2f|a9gUm|zPdojGazhr=P-}LTN+3lDF z8OCeg`Pa@lftcA_#@%Am@)KCV$_x=KjlkSQh8xhD6EA3x?RwZnsp0lb7;$bp+Eu&O zW?C_UF!8-kDI}BJhC=4(G%&6(&A>Aga{GUONy>#ptHK>$_j2|+Wg`X8duQE@{&q5* zq%(S}XgNTqLBn(}_2{A(ttwRXBuRNmgL(qZ9Ls2F4Q0;^#?DCN{#9Hh>I1b#*IeIM zoy|vy(IWE8?{!BbvX#(()r;TX%lQG%+0_+WmQV2HvQ*%zpdP`N7k9XXjD7vMb^b2r z-SPi28w0OtoLG+job7gU@?SURP13-%7kEwf>(B$eia;JkI>il#oU?f^4Cws(Y!h31 z;-LR_M|~JgBtUG)&|3sf<2yc!tqcT44w`{$2Z^Z%JNE~RaB-byx^Std^|NCnG(;C8 zGdfAR=x0>vlcaA43wENV1AOi4H$`0{?x>b0djL1+*#1OjmX@F{nexxDme2YdMjJ_- zm*%u&tL@*(b$wvgi~&R!$AkYO8%Wp0fI}0-PYS$Q>7MBi^z4765M?0x`HKZ9plM=G zT39YN=H}Gz+byvAorB>f9^A=gN2bEmvL(Xe!E{z6+&RF*cvRtGpHce32T-10oxNe1 z9U_h940Yr{|7n%6Zk3A$|8>7uPW%aW)K+?wfY=@T6XSKe_ZJ7}`X(qryY6l2%&+mX z_mWfOFXWSxa!ZVqEn*yb$_B>*9NYH2-MC7IC59Ya^zJx<_$q&P70N^ExgV|F0{7#w z1hb2W!<2S)ku9-zMu|7}ho27N$-F$o__J!gc*|Ycj?cIfbZFE#O*Ao&V^YyZa&MJ~ ztUg-t^sl*H3qIrW34+jl3$$NF{J3xNgNXsjXAq|x^@D3u2(q1t+I!vW&6`MgPsrEu zFBN+N_OW~era9{r8`-E@@+5b)#iSQ)$I2PP`8cRivc3f zodU|T#@cpa_nc5R0bPWJWVCKw&s^u@HOaNw{Q38^uG%4ykGHDqxW1o~r`ILh!1uhu z?uJ8Ge#z+L1?Z68t&dw-0>vo@%ih44q|Ru6WQbt@RQLyEVElPgyY}ep%7*C*`dw$j z)#rNWjXRYab9Qo}{9bvUy_=Oqp|I8BUCEQjvw~QeUi*3eT$b|tx_;}osC$QZy7RXC zy;SG4<_9E8<$tRRg(D8gxSw!1PN_T^kPNQBm}D_>RYY8W*j(bpBe;V^>go}D&^SJN zbrEe3ZATh5OnESu%rxFNlBi-_m&cn(-5G0-+j^fA5L95?fIV#Wf9s`j)+uK@T!3xl zg}0zYNpORU54Vu-B&>hr6Q0{`=f7Yw#!@c&!`}7^_(R_E17>Tro{;wKh}7V)xZS^b zNbKKp6X6wOnD69HQb3cg$PQcb@cf)L(DA*?eH#XFKMTpVA;mLHpRkwi&PG&*=P|^4 ziJM@b8LGm;Jo2^dsX_vs?BD86Ko`gCQjNTMQV2Ptiv34YT@V%UqdW00XUAr|F4>Vo-oJsS z+bO$MzZx9W8rg!`P$_8^OY*5(EzF?O{$V4I+e|c&Zp9T#Kxf~F=TRRCRh|gwwX1h| z5q!k|*pk3J!8QqCF8AILm0Go8N*_YRE}hXuV0$&^2cuq?6BGQh9tWflRPSpfUy-}& znZbK^GkkB6Fen=l;vXMD^QvzlDI{El9Y`LWh>H73&?t7T&V<*``Yl@esQpq40c+Ks zIxFly2J7R3Iw;zb*`0VweoqJxXI?o02K*z0YJI{DoOA1b^$&B-nvTvYOgSZNQJ{%_ zu2ztiS+^Lt-^okKV&vDo8O8|3!`J2vn`WwBErFT4Lrg*S4190K0?s?dtX6_U-z-Sm zDa&FtsO5Zd%Clz1plE0FV3(R&s|e`|iT=kw;(i~7hyeryYvnWFk$D7RfuX3>w7hyCQpy$NXeJP>0wkmm>;0mA)r=EO zlJm?C@lm<62mO*EB_5m2BPK5uh|c2Z(*^!}t_3&bRVIILqx`1T@$d*DZHI9k%oXg; z{9Q7QuH0tn-{Vh4GxuIB!CqH%(W`LOU`S7@w-P||G)yHW{NSH={MYuP=GDBmKHgNp z!qNG7eGS;_n{|r}Qw>Ap0hvO`PhltKJJ+xuFF(sH-(q;r^&Jok8SW9EQl{?x_$14> zGrSX>HsQ^T6ot(9b_Tb$dsUU@n_{*xQH3Ep5j}N7F1Ecc3*HScj`nb!k%iBWFK5oa z_7^#>zsFS{0(#C{4qNnCb`2<#d16$4RA-dQm$JVT4&kI4+qDLbnZBEJ={Fh{ zFUkH*qwl~6NG^-2y@932CjG=hy#CNdmcJ_-?=u$k7+tb{YU{ru7o=;a{*`d2Bbl=9&rWv%FOd~U*p_%+!F|G3b)aWPV}uDX%v7h7&^6zA7igcgifU!xFU@ZQwnB&lEt zu~T&5#o%OT^$Zq-`?}h~Svg5sxvA(Pf_S)TyuP08D&7~nO*hwLm{%D{dxQT(38oxukrHxs?NIQ#20fC&w7G?^Y;H%x24A zA=;zRi5{YiOoSIO0JG7M-eVp%$J)IXvaDU*ChvYx(hA;kCZade=;YSP*i;CvU)lVX z;RLfzmbdvFz!+YC*)X<*aL^MrrK%yDLYK4~nK7_@K6xNU#)-MU>2FyDusd&qG61bd zy*WBE-|!;gzdS(lL_<6q*6K$MlTW%-o>QMG7b3jYta2YFDdgp`69lyU=tSV=TH-xN z+XX4OkTu?vy7|~~#wPSfU(uf?AV3b06QAi%4e=|zCg7y3D#H5{Ts-f;QDUe1yK#Ye4QS0xDl20^c_sSzbQS?=Pf36DNt${UUe zEX93~)(rt;=p^$rsgd5IjfIM%A!4FQuheg`jCp%*?73F;>V?@Ys#LDFQFGBxLQ#pc zzZv!csf{CcRW3r{%st$*n8;ggXa+4?2QVCXCs=hqA+y%ekAQvrkb=3$Ex9MVQ#@>* zLeTQV+H%#bjOPK08F>!PoVWz!wn9q{jn`@DabbYlb*uaB8f5-8=5_f3AW-kLGG6_= zgZPGuqS>)c3Va*~|q@opc0WSD1s+jlOy%Zs;% zM3&&e?W7bNb)%2De6pCW(`l35416^l|NS}JB@)HI2z$kUgr4k05lHQQ_rK`A#J7?>IU&jz~X6wsWjW_7G zh3gWlg0z2{A>Q?Vuvi}byLn5hG200|O}|=K$#|+{y(@v12+P^((ifbNxUkn|3sM3}RmqRKb!nC6!@go-wn2HV`>`{_suGldG=L zBc|6#cfw-^N&A{r=`*wpf_Uddp=Yw4&qi2YL#BUNaBUejb6Q*l`9fXb$!peIo#z&f z_Tj{92g*>Ot=gn8!-F?-vudc(s&n$>z_x&5UqAI5HUE*GJcxT%lw4rJJXh;<#lK8D zD1vZ#4XPw{<9R;KXCXjP_Z1E=i0UMvu<&{b&JT_QZ;8te-;I4OIf;~UWE6ZM(>yjH z{?C|j`IXk71$uSs!c5uu@iKlWtZ1l$EK9;MKkd%(AH0SZsk7YWos)b^0gI&QZ`i*^ zRC0g~LZ~CL*pL^(JQV(|fyMj9gKm^}!gXX9A8-!!K?idB(fL(+_?SfO7TEk8dhH-Y z<;)^ZR#=&qmJFyNE)ZoF&3a9mFIDHM$+cl*%zzH=<04SLscYgyZA=bU@p9?rKpwWq zhuhoPpXD+)_^ru`zs#g>{zGce;fJ3~x_K{@U5#+#v{e368Hla9s(%3=MXK<(q6AkYG^*hzqXpcFQ9)de zM7yDBqM+n8#UuF~fRSOP2J!^5F0lZmcEg2D>Qkp|+Pf#4mViq1kCmvF>>xp3<$pd~ z>AHYIzoGxVDY?>1UjE{`LY7Q%#D*72g0Q4XPQh>0RVIWMJP)2K0gt3Za7 z=Q8JXAi9EBnit9NALr)3ZhNNLKcCL%bk$$SE5Qx7UdYr?cJ+Au>Wt4 zEiW23TUQHw2%?$JVt2352|wfwlFhVJvGY9@M~#2Q$UI}6&?x<;InpZ~3N(^RkOt5& z#MpNWL0yRj%r|ru!3cQ^rAbA1x%0ux8pJR1-pTnLXbd`g%HHl^RVX5>WkY6mp?6_; zgn)L6;s2Y6l@ojs-dbdoVf{qibF;#p{jaPdD^fu%Q7vA{$dmr6O}eS=4zHnJa%osl z@N_!84EWx|XO;QmqeCKI8;ELw+Ekvv*fs}5#6%$Z3}Dv!xwK4}Gx%vI>*_F}{EJ*p zmTueQ#06R~AX}Nj>r`VJ@@Oq~@O#)c`j@PT@5~2wf~{vXevwN@T|^=_-iZfX)>ePu z_37LB*B%eoDlrE4=3_45oFDJ--v~n25Jvxnn2)v<1)gA0opt!j%Y6Kp5`GLg^(eRr zB@?=JNP_Tsd;f==9y#AHsH9f$cYqG(9ej<9{+DZuGk8Cy1S|<@HZFpBFX>Uvce82L zF1h)0&}hWDR?w3BA1w6@1W@p%5O8Y8hbz~otJtwy4}+Z9Nz6CNHP{%3c?9T-AjVmd zd`y`v7-phS3_&E4nO{l)5gDOKre_g_pz^QGMf6=;?z*+n1G6Fdt7k_=9yWE0I;^j6 zW*%a^kUI#Bdg+h$pUtvFJrOOr@tEf~5F2RJNP@D_Qjt0!HCXvj8|T+0&6%~1i62*# zfUG%pK~yW_h-Pt%3LxHC^YCuBkV1@|s5Vz!;Eiy}N9)MU<|-3BdU9Eb5c!#vBjOn1 z9%*qd!CsC3=0z5;XtlH{eQgtE3-lZgm>Vjtli879biaI!d0=MvIr+(hJ&ciJNm5K}2QhX-wZrv}-RYNU2vZrE}+B*CxLX)mLqAyJ#(Nr<6gly(0rcL1U@m?Pz(lKpbz zne*AIykmezKKq~q?|I~%yxqM1P|~{qfsP;;LLna_QuXm|kRyPx0Jp^EPwIT&-#6sj zIfiOXf72uqcm;a)&7Cnpsi}t3!+Kef6WW?nMK7G{ZX!t1E&zyr4jo0JBQzbR)s9>7 ziU&xnvvXnjs(Q6*cY({V&cgLu`$pB*_LDT-EDGcE>`C>!H{{)qnVx%53sb*uYLKN7 z0Qi|>`EApX_wu#if2+F-vv@lMtm)fgAVn8LiD!L;?>O_5f}GJuw`%^U_fVMJSb2>N zQKEXRyJI?4H`Y0URlmLx@n0g&)=I=ewYFVsY?2-^KF(HMf!Xo;x}TcAA#^qrP&Nwv z2r(7pQcpvyQzeGPFQNUSa889=ret zT3U6`!KCi2fjd~eoj4zulNcFMxjsviR%&eWohTB(2PW)7WzENUR1+wkx^)lTw? z6Q_R80$51I9kv-D!Sf^izoyQ*@Ukb3XQY3=hrFqqI~{8}>q-?*b9Qe-7b!=4q?sJK zev{Bc)c)s2Qo>8p2er7*JSyfwf-U`_UX$?70f;HFsMs`n@D-}uO(VA{}e}& zCAkK1e3|THJX5s(7ktBq(4Tb#Xe_Tbt^KO(+&mEagJ&?JIaz$eW~o?Rv@l`Mv-mJi zi?BPrR@NeS;UDXl%U=cM^s~rt*!^RB=~;)>=Uc2_Hd}Ymy+A3U?@n5bu4$xNj)vMs z5up54>#n;@#p?~bQDe8GOc3NA3W+d%2z*R(c?XJ+q=lhq!#QtgrV7P zvKqG-OF=3F1;YBpfdAC9bC{$3an$idDlc}hS%H!_;IVSe!pcQ^tz%7ICVa?Q^7HVv5HmoQ#9?k7 z2FR89LtI`74@g3b`)>%wwlOzN0y_6@y|FCrX*(5qq#XSrH&Vdi9)J`Tcw9vv4w^`n z|2O`YM)H3`j~^7(nAdY1VrU8fJhwmsF9UF$7!Q3hJ)tt(n!z22CjpGvpn0ra;P6=S*3)MqZI@z2 zfu&-CwkwXh+bk>|a}$_$iKyAJ=|BM%qqN8<=Xg|fgR3tc;x=CuFLR3Y;+ZzWo^mUj zxq=5)PDmgJ4n|ewjJ8FHI@~nEB2!#}f_2g;=UEzXT@%2YIZnn!W3I>@G4ueTzTRFF7zwGlsIw; zihE0VH-CItpEvKC=9_-`qM@9P4LXF z>j)Wjy-lY*-^Sc+Oj5h00d{>#>dhjZW0&tBrb^M1uJS;>rw^rYgj6 zfrspmd}myx)jJEHFFq(5_*A&|y*ojs_OUn{+T(S&D;i-yPkexSThIn3a@VngMP7^& zAPD=2?|BuGY*n{YGybFtw0KASq=XP`e0L%z22hmM+#LUDSGw`vqiv6X<_Au`Ym&E1 zuno@qkEuU4o+lPiy+=I_hsVnr;~0O1t%!fnjM?ztL8aRI^T^_9?kmL-CL@TQ5tidl zc;@VQ6I86rCe&BUO2jrE3c9nArE5kuY@Z>Y&x=QbqGT!D*SkVuvZKhm^n9G_nV&Z^ z&1?_oC^%{4=$Y^VAea-SZ_@JteDQy1_u2>Nb+#?+{Zb4?5?-ADPYr$f(nAq#FDpYL zMs}9TF>ePGAv~ZE{?FUQO`TE5;v3M*I}R(5Wlx_2#XT0K6&~kV(Cc!sri!rO^$T`c zW%mt?(9mx;yT0d6PX_cjqG(U{pd$UM=m!i8Eb&)V-Vr=*ea%`LKb$8X8yP&DK6ed# zka|`)-vo&M9a#-s`q}2BY42E5w5B0-Eb?DYR;?y-mtXftTw&3N0mm$n_YsR8#b1bu zzu||Bo7NRz{2t#Wg5_+;HH+L!(9|tVk4gD2S+f#%-#go6!_Gq2GWBS-M7fZI;~FCY z=G+IXit(CgY`3H5*hHoC>W6b6M=1*O{tqo?=@Z4=@;{H4D@Bc-3Dq>4r4Kme1usE! zi5A1j*z1Go#;y9zycY={&H-xIy2d+d=Cz$_H`S;en!Fqb3I4dYu;DNg+i?EUVJ?_r zZan$b?VaqU4)N#Uwj?X#cklKpZLOkK7rC+dZ`G{bzcnEi$_&P+&%JD zC(6FfC&=!=YNPiPDt~KmBPMvjCqY9z5z&zFs#{R+tAO?k&fVCaSW$9oCH}fs#05tb zNzJmwXZH~(**b;hh>%&QernR+U9)bqJD{(TdMtidU@VGTX9{1MYAtB|3U@SwWNt+>|I&7@Hh~k4g$WKM zhC}wv1i#6YS~6e7G)KOExt0`Klu06-HIOZP;p4a|L~C&D1Zxd824!wqcpLMGv=kZ$ zk5gHO0HU$Ax}bV(y&~1GW^JQs0sC(f=<+pU*5zt%qVS7HSdwU}I8_FjD-tBuK3eQ{ zb^Vkq5MA3bvd(q=)CF$Cq|=<{H5-ft)ZfZ^Nl6l~g{4vP+I1=3V5tM?1n_Hz^A~>q zwH@ABrbJXbYGEr)hl23MGeH?udLvy?!Ir!D>SdRy&aViNcj)grQ}{OQ01tgyLeISM zFan=;o~xt%P<=ZE`nXzxae4jR#JwDQ=01i()l>JvT&m+v)EjNvthL)UUsk{RV@|f- zLA&yU@ZXJg4|a@$ghs}?M|!^HXND>py;l!I`9Q;?;kMl?60cHG!nKIWsfCjG2=G_q zzJ&{!e^nVAb6Z^Fkr(`3xFRFHv0&#uzn{zh?(%Y*+WLc3rNuwUXxu(uhg~i3IRFwb z7l2<$O9D6F%Aqoei(0v=#`f7q!YLfYggpqazU%U+wYsqHVPL{gGcEYZqMc6x?J7T! zaOJYLEOIdZM*c#-w(nlAGUFEUwxHf~Oj>ZkoT-mJ+G6vi*NSGT8uy~sf2i#z z%c*sJ(Br&YXGMNGL2ALY$EG9=Hf21p9QH&!L_E_%9f13~7k5o|fBYCOdJ^K=@WY;A zUdsqk{+Q7;@C!-^K@3r8{-M)cMb^IDU~q_AU-Ww$ZZvD{ctM#ov;S&aWgdxRP#E=uT?2#+lWvzpA92KJY3kR`D;l8@z5pV1#&< zgA4pThJs6_mnqN36w<|48-v>F@ih5+@H_YEZT*!r8^YEaYl{MS6a8@A`T;8xp?^3S z+;9W@F3Pt)9>O`{Au?jiY0~JOrON~T*8bkvmmV94 z98i$9YGXr~9a`&L_T}Wztnee>?M5UGPF9_#^Xj2X0hFQFc9|TF9!!!@F&(UJRyhV{ z+FPDP1^dz1=8+mGuZWbnx+Ohlw%(Gd8l-*Svg}x49&1NSEO@w4wF`gL5)&#r{egOG zDqD>=Kkr^ zmSg^+W0E13Eo>#Q@n%NwER;9`CA!dyy#RuZgqpBMU8HyciGoa2i!itA8`r`xA z66|wpKbZYiM&qiuXqTumc>fT7lQ_nHT)~EM%0eF@!?X7+x}@r5V|LGfB2}|?llqv? zNR#XQ_KoSgfp$Iz&`RP%&Q0;P+ze7kmnwCb5qB#kH2Hk|kY=>L*hVoN(QxOX74Svr zGw&dRzO{8- z+0K#LtvJ@ zTJZGU;z5A4LQbH6k5zHPaPoB5J<3wheW8TjmI~Og)%j6zp&CC5z z_FapjS+>lzW#gV7)*XUa6R3j8s%o3{XF;$X%vPv5pAm+c&D4Q`s9*s9?vMY;z=cC# zqe$7+waqa$#{QTWCl8vN!qwzPa>N|F?@6lfm_JUKG-&i@4OB4bngf}VnN4g+>L&mbkw(oqi z(2faS$%W6iOLaf4E9DEK0+jdmEYIp8Yx8d7v4te)Obe~&(W8p5qrnrI3Cd^HC--z* zFInnXjCCHh%7%EV)l{blB-ayU`0S!xmeBI7*-Pl9wOo2o?pqN<(Q|DJn&9KOzAbwl z{8e@5@|<`~&^ZWf4N5gf6rAALa;K!<_uQtH@uOAVO3XdmtnD@$aV1cBp*Q2-+ZKP? z1=?EbBS_1Eyus07bh_LMe~aF5$^oD*lIkxTuzm{)Wx%)cx;IL+QU!e20n|7qa;IA7 zn8SrD>-m%&y1CdQt7omdHZ8)3=a(||sP>I7sH4ckzKBm`Vc}f3(f9z6Xk<4%FJWxZg21?PRsR_~a44<>d5KsB@#nHV8XN z`ZC=g)=)X<(rXyZ%Xwjoe%%S-b>oIyBJ)(65U5ndR?aV`vS_gC3OHMMZj1U)L)BQE zs5#y>`62%IBGq1WK$RUNh{8YL@N?VK;Wdn`F^-d|DXB~6SzU{>8#%xuuViWEmef<3 zj8P2ij3scO44}%SjFgwL48i32LZ3MGmijQms1l+6JO# z`8McJ`zlm90Ff$WYLj#`$~cs%kdKmY|D=(8#@*($)X2($202B6WN6I+o#Gt_UT>}u zhS5KeetIFN#mHA$DVl*de_dHN#$YHrc683 zkdJPGAwxCRde>!QPb!5tPlN6nYxO0|muf?N42r|&)*!o(OA>onNMXQVyCCplyx4oC zUS8t0srIL3lSDnFUu?sJqYx-aBQE@~FRDDk0H(wd*O}x!OpFf6TjK?sgT_HF+)iNG zIrHOdeN-R~#$-v-kL}08O3v&>rx(z*uRrG|NYDRu;=@Zy4k=42A3?6Jr8Lq9XeT z|K4ITnhT+(is}B$vGe1vUEYY5-9846#cdkcRZ>1$-TBR;IZ2fTXP9_vroe(UwH-p6$)#VcbCf2XXwm`P96}qz>od({ zkf+i}PA@IM_Y;^hBXl6R^2CZk$q_*}J82n?_CBn2yn`LAY{O&4O~2 z_mDg(nG_999}Tly`OtmhYPM!Bhb!-$8L5X4&`#R))c}9xM}%sfeqe#T9M+Bo+FFT6A7XyE?PU89$|-`S)6Q+ zV~y7IMKp1iEgU74u=z)nDxI2k*>uvP;nFuF)~af!AVBclGO=}aNwNj@+JaApHS~%O z=OxoF^E>Yg#$>R8TCbi-tv6w&`vn19e1PY!Ey64E@M`;nr|{JFEUNxflM*8J7t0Q| z6!}hCmLvr$2e%}!KID_~`t!$DMbgJ3@s4X5aM49QEQObD`a?T($+*RP8K&@|`QRUI zJf*+014<0yPH4YvXjWj=f*^v+AZ20^p~C^x_Y@C@Dmed1hB;n^f|>J=sIMct$tADz z>~iaUVikWOO<6H7ZNVYuS zv_l7V{)XVJ3b~vay7J}io6Vx;iHcb6qZ zieNP`HEB1jO>ynE5@-5`P4Bj4!JZ@s!05S516?dQmFu6tB&icE?4L-Sy+0mYgx&9_ z5I4fVk7fx4uW^yf)5m*M*S~{D^pgy{hBKEPE#`h#P}^Zmcm>H4W0z&Q)_7Y9e6&tE z?5FLf8{4v%n{AS+V%o<%&Pjm&QD@XwuSJP|yJ~XAnA_L%AWz0v-KCWYvy*xmXY#hk z6{gePDu-uBDYFF^mC9_A!h&-#iF&Lc$&kPzOH@Q3PD=;U0h5(d6F^`&8|yvj>gU})5wNOyQHf8EiT7sTebLz_OMi}pjbw_y`=^=Q158rxcHJh0FKii^J*m{g-pw+&NwY<- zca& z#&oSQn|mPB-}F2B{l5GUs-3R>usetj%U~tScle^zUwRV=D5#87juSevsU{1EjXCE; zuhOJvsr)K(>`su3G85ftOLRMjQ>jtuKqwpodbaJFf#TY-?Vy}?g4{a|(v zsdQb33&BL~aapR<^PIP}NM$qH19{=w#&0M7i)Duj@9)b#U&*b(0hxpco_Dn&7em>u zQ^W3w49E@ede()X3{5Mz32aXmV1<)N>Umfc0f{mYV{v;7?rCQ|xR<$Ov zS9MwNyh2%=vt`{&0hRE80z{Bk?zkSDTBji0wBoMMc;g?0$Q?c0?ED0N*@z=&q6MkA zI$pks5(xuYR;6>wv&L^r@1VwqAN)OoT|b#kj(JJQhYJE0bvPe_UnYBOt#10k)|uia zHr%jV5I2j|@D&E5snMJe9n>|8@GXMfsGi%U>zmE5_C+FD_E~OLR;d`_xnIn>B!nXF zh$2T^wUR3^YIOJkpI`p=a4JFyS(E*8YpU#}HmJ+Bqb}Gi?7S=lIM`m$3w5&7kNd45LDo8gTSs!q>9tnF z^WlrtTVYDGY$X-k1XpilrH6UFi&?V^Y=_1@k?E|myScUkZH%vlt7Om1Av%`ZhtH}L zL*)`if^6anMM%(50_Sc-ob+}2FJ{_kJIj}Bm>A@syOZs5pWrHYg3N5IQF*5@_pU>~ z!bqKo6Wi{|j`2@;G8Q>atSVW0Snh2Vy0Ggy1T;&t?s z@TI-1!!TQ~FX@Av#@GKu+YU58J-mEOb6$CN-T~m)zdYikRP~j|rnVcxQWzw;3IT&MQT`#j^yJQ}J~P z+kYF@D9S2tsN0TDDAu0ETE0n#{c0$6m&YGq!TvPZXZ~Wod4gRE5=fk%kVcdc92rgLm*MN zXf%a%l~@02@G@M3ZK?h0>h`NK`G9zA{Xu0?27o^Z0%pg1aa}^te+QVHcsIW}slWZ5m4oo$_J*JS_OS|6lcQ>@kHb(4<3m~5>zLz1kTHM=gQ#D6K{)>ynrdM4=tI6dCCFzZng66xdg%`QYI(1Lo9Ai=R;$9h3!nI3ZZJ7y zWsBB!Woyp25C2}8nqGM+y}J=FO|Q(qi;vt5<>{aq<%^#4J9|Dbb+`PtxlgL3k43W? zJ4TLn5sK5w$QCMcTdC_Mu5QgR3vgQGNYkcY&pV*N9wo`!XQc^UOs~WrAlo#w5?%p~ z87@yqZcmM_8$5Grim#)S0o*`B-qpq;5a#1#!ggFFdn;SE*MYOSKKs1}@+k713vO|B zSz0g{H^nq%#?r8FxCIk@Ru>>zu+W)5J;C2<1#S&}Gehk*$M>j@KgE^BC+5uUd$nEW zmt*bHmmy|5hd0a#I^dK|TIp%$CjHz5c@Dr#t~d7%P{t{&2#H#%bW0ktoa9f8H*sBZX#W=v{+Y55=d{Do3m70a(oZIOXnEV%P|((IACN-vHqhAWB6 zxzGVns~{LCBd>D6xcUt&|DT0~SGm@7u55zwk-Hv`FPDV6H zUfYJtB@~}NN@!MyFC@96;!u;6S@zFO*%sHmcU$;AvTgl4Pk41H(3;&M2JyjGqH@PgC`2IBP{drM~ zV<7svPFlmy2A*CS8&|YuCdm(@4Y2mQlw%M6s(X*u;K$Y1h9r1zsrh-bclacbj(!ZB z?2ht@t=%;Y4#`|{g3GABq?*N_fDi7dd6krJ0EF=MQmji0Lg%E{13^?E#|wU4c_D$P z9Da&y9YIjF>{9XKjdZG+3pzd}J&F)9FMBdd$xv4$l1izSI&!U-7|oRfXXoFZPt^Z_ z3wWsAlvS|l*vpAUPi;(`wECjne3I1$V2JW1uKxeCfYvCML)X5p4fDz zmTxL?uw9cpncPE)23tFJovpm=pJ6ZF6Dc4)ipJJ|mdHO5winz-K7j|u4p&y^3yJul9veEbXY zm^Wp_JA^{ifX0=fM{);J@uvC|rl*Q$kROPkoRRQS4-J=ru$6AA?XLckM(J&h^xei( zQk23p(4jY-Tg+MLv15s=#luAqc5xqMX8NRD{=$xF_ddwPQ7HkJ|1l=8NDf`UGqima zws-ov-T1Wkuji~sh^(=*R&`#Ab?o61H~{RltJ|BAoI8fQ;!l_wy0jU&*m)67Fz$n5$m+@h>7lSPU)!*`gaL$@MNvIrWQqmX-R+ zKkLjeW8LS9oEQ?a3d8{e05LkB>w$$N#kR;O%H{MsR;(Sbh}YqK`La z?SD|$Q{L67W{=9!XZIq6?nimIf&DPC!AYvL+w~ji_Ix@v_FuM#Hvb=rRqgrBkbw_b z-1NW8Oz=K~0>JR_@TIX%0si??Q%u?z#mZ_<99i{+y(CJ!>}{jN?*WrP!^bA*-y9jT zQqj!8|6~~o!9L1ESqQvlr@-Q&auUYc5Ix|6tfB6BR&j9P^uCeqH;F?* zVUBzYrCD>(eLX^X)A{<1^~;E<(v*$mS9+ADjlslme!WVX{aPhEN8 z22Cv?qxAu$cRhXhNM|ppKnYij{63645-4FoWH2t1-E8Hkpd))GW72Z(!xIIzf2j<#iK7JY2!EpZ(_iuZM zA0pbjT-BdtAElU&&U#g?>;uKsC|}X?Nr~4h`2x%@JWirG`>IWn`-Q6c@YW@tpQ7a` zt6E)^kn|L9$3NgyKTx*0`x;wpCyjVVe%|6Seq75}XehI4ytt3|w;(4FzT3a={3j`L=c8=? zKj^toonRXQD&gcMxi|B ze0KL;{8{RxheXD>5&C&7Fm7WfzNScS&+c)1(g zdIZ3AXKYW`NE;r+lH4?ZHx$A$!#Hxx{X*AIdQkMTh>`xJ55nDmWO*X0Sp*-Rbx`Gs z4LGb=CHvO)PjSTQM6uv_@D8Aa^L^X=6?%=!?rCYZFsv`zLL49L|6BGu8UVx>LK`li z%q(lYvqN8|t9aZt^jfo!K0)8~j9HhVgf=Qu`)z0k0C;CeFi1CrwfIA!`77XsThoXx zCvAM(msXq|ntSQ!Vq3Mm)uEP+#R;CXv6Piox&F72{?w%<_Q*gp{@lB5cMeU3KAQ-i z`T&OMay``nV%qr$ zNb$!A>7%H2IpUWG+-f;uFu?hjgN<^*Rba^Z zZvj2u3z^|3sqo_L<*$LQ@Qy4ko>}|{!-4;ADRaAC}Wk%v&2fhU- zB!yc1u5*%Qnm-f%0WK?)^53;RmV*hf^_xW*VL)V^8t70kpZQD%7ORYe`(`u_&(&c*pd2%#~n?iyeHAj=G~ zwsY|fK}&1#jok{AWrp;;(hwk?NRorKL*u}uWu(`3i?FX-&9Fq&#^1Scds*DjSb-d@ zip-LO_4+V@0W$FWt8qDdmb#m0-xM%k9x6PNh(GduO}E`OFuH?Dq%&RTrGFp9Fvl%x z?5#wMg81bcvHb>cIjPD2-IYCxs5|&b;IEa3LH6~{bgg|7_ggjLSB`Ij1>l=Eiw<-1 z`TZ~cENHt;TR1dv$U26-Pwon@SE;qEzT>EL(uBsdWch5$BIOZpm-iIg+FWp8wV=wc z^d!rpmwkSrukXIlPcU4e%XrzU8kAkVj4oZsbzN`I*(`)xVxEc;n-c=EE5o;B#Mz-E zKf%x9M(wuODUY(j-El2!qJpAH&rA)ZdMIpKyYu9?dr_`S|hnd+cmCZc=nB zL@)Aa2yyhS%%U$ff-6RP@c&VNo*Y)%c0O)v&0xMz0S)8~BBJcxKVgvZiMsgU?7cr_ z5At{7>E>KjU=rU0^43Dgj)_6Ngvidih202SJx1Wx>2KNlJwtNi#iwDJ2StrLf5~=L z+@`*V*Kwz&hb3AAd1MEuQNY~5wqGS$E5`RYAOw8yq$K#^&p^7NzxS>-I^tJv!s)Pe z#@))+K9(j{kJ*TuE>^w0MBOHJk`B6lA~RjTk>?fHopC|>)eodo#gFI%5xE9dCGZ|f zV|3f5UI=Zku5e|Qc2-mZ|MRq2n8Z@Qdl3z{M*|_Vj@$Fe5m4v!^`Fis`Mf7xQe0n` zUo9fQQ%xo+)^cIl7tr@_6TfLIl{-rYV{WV(P4>FUq$A9dIbmKBci4nzS9n(9{=W`s zOh?P-&HR5sL)Z$g4D+TsBs{VT)hb$73j2vrgd6*q0^t>b-9k)AdVZYZRNol8=k#9D zG3gu{SvF>#IXh&!5FRWUtOS2ko{cHfxJ$P4)csAP{lJ13hVH|2lRT3G{vJXxUINH2 ztBiFdhfXKdC{O3XhsThV@z znNVz8%+Vqrm1#K#L=#^WBU5KSl22A?mg%4b{<;JIJ`!m@NPM#qAx2az9@&gwf4g4K z0vq5Lw~gy>8mkZdY0gDPu+?0CX+MtWXnC z;<%;{1DuOFZB_AQ@%mG}k-MH}kzottR~I?*SDfOcPvAclo7Ck-uBQm1oHF1|ej$Fh z=QE|Ns!UEv6~dJYj}73hJe)(GE$sAmU#)BW5z6qHyqLT3!J0PXeowWyq^hRWzHztw zGFj|rg@(C`B!FuuhrWHG!fqiCr?{^FrrQTH!O^8rL-9)I7`CWC!uoDn!k@u^Ys=pvuYAjaW;Kn0-SglFynq#ZpL(#hfu=()xEreL> zdcH2G`0_T_-cKok7R3EAh_+^40?ks>-6EXf=OHo7#Zo6NvXq=x=n?Bl0iR@kuO_O& z%CS#-+B+5P3~;SABlgR7k;LmH|AC}>^#K5G?_&qMe zYJauS_@4G}K>hQ(F4v!844_WezztTzS@GE$!2HQGtT_X)0xrZ9dAom^;ET#1T|BT{ zT=zdHsTnl0EPwLEaOxPp@4QQP{j;EOlkK%n8iAc%Ki5Tp;bW;#Yg%(h!Xj5kKXos7 zo8-^lIyf-7A-0XGSaNdj#8R?U^Y*$qAz3m>f z{P&qTMYiy3mBlM5flxBGmspqQ10e9;3vFHPUR@b%K^S?nPwaO$3t5w!WNbR}9N$D` zjjs>2LYpFeZOys>74q^aN6Fwy=G@AzyT`bbb8TWb*8VboHEP);vbT!uZ+D*w5L{b0 zVUc6bKJvd7?I*4x>hs-p!2UE2AEbg!hn|^)gVl$Nf%O%cd_S!Gly^_7e7WofzDIz0 z7W;25`g5u`tPBuU-tcq#kR z@#$HY;gycouGfG55NR+dE+6(>tXb3Ii?%()_+Np1|CJ%Ea)^9haNHAIkRN6pG0^?S zdQ|s!hSzNwR`%b9tR(4KY}k)P)+{OESH;wJ7{Ih!+y-AEmDZg>{Rku27M^{AXF>7< zypHaaT!**zwhrrE@*b@#Q0g4hJqX`DvbA9z_f&Y~!YxCuL~Wc1K+RWv=Gh|~-~7?|N7d<7 z;qQl@G?NnLD96h40gOz4$5=R+@i__k4?q(*k}~FgGqz!3JmG9SJJPN%qkCDjDkq!W z`g2}a&WH4}xRcrZ3>*KG^~Tm~Df*qairXv&K<{Q%$fio~rAG}7psU|ZVP#4e+*)dX z&n~B1r+UPVseavmxi?@js?qIzd*bnl?Ek{{5E8uUGAJZ=-=Tc8TEv!CcPi!lzTEe6 z|Gd}054AAKHK0X|g~#|}6nrO9jrM)fQNf$><(AKrl9~I!-yF4-kzR|hoY2_uQm&p1(c5k59r9!Aw$j7M zi)gLB21NackyWDC5_e@W>>3xAR-15iQ3nk!%Nl+|>&Cp@G=FFm_5@N+TKOH@^x%nb z%bzc`owFEWWjMl8LHuBrqzx-4E%Y#rfVq*&JH56iNikej4(T9mAl70%1)0Fsw=JoQRa@u?prDy^FRD- z^Yk+~|CNVN6#f2gzSBAY^tM;}si9k_U+8@kt?^i(qfoPju)668MJS4yESo%ga0@lE zHd5XQ6Nk_`1#4g*NbOXfH#m%rv;jl-KWy^4ca9jmtI7?PcGUIe=a;P1TBWT0@eMG8ynwqcRDFOK;N*D6qA-C`iCi33fO07zKM+)D@Lbt)1 z{nr$q#+s6eZ)3R^!8a49QwVpYLPdg#^sLWg+G!DFq5)nx`GYfzO0=>|PM_6))MQdm zLq22$(@sS!f)zNbG9aGm+(jgLaWJQSM&^ykKr{FLB8%;W_?>boH@G zpY}{+-ZPgp_%>`2=w4+GnW`-M1tIIYS(9#ir*T|2gKQdH-+&^ zlbJvn3As7krIxh2Gf?oJ5?FQCdj-j>x=BS^#aw0hX1RaS1-UiK_T(uc#tL`U$JJ_c z$27@1#PaLqXK7;|PLe{f>itX)Y+k#aNUjlCLv&^!E{)rd7Jnj zR`k6v?jv|Ra{AkVNaXD}GXWB{$Nm1FJB9i1{_aU*T^ef-1v0rULbapVcTb>&ZIL7O z@zI)ni+e-BxQX8B_Z)@(x1_-R(5`D-FBdhRd(}tps3H*3UE-8tn{%SG_~IZNbCjM> zkyNR6&Etjofdl>{aS%Cp)3pBErk8i&)h(i(u5q;i#r}S}eSYa~-7o7y?a^ zbgp6iXs!P5qn*o#`^G>S3+5$cHzgvc-$WE2LBDS~@__d&ysQ23J+~Y$JJ|o0yBzQ0 z2Rq&CSYp~C9m~1y-DtN|c-u$z7cyk}hHd{CW?3m{Ye|V7y51BWv3;Dbwrs;j)veae zd~D~OW=_p(qKIC3_WbQm^OLlG<=dc{HwlTU%k!VJj7Af*8hvYu-*hO8HoPS%nPG*8 zOu&oMEqUGKQ&mg$+94u%;wW4+^9Zya3KAI!Kf-;mTP7Y@Qh0Nrh0P)eksy8h(#NG$ zB#P=P1VTV>^Hk&FAY+yrGKE2zlDd56yq}|`clE`BeGR)z7IdCV+&yog4$F9+^lIg- zhuX2sYVQZ?DCcjFb{-jNxZEeeD%N6tgC>P{ zt5hJ!?;-kJfUWFl zCv>UK2TBmgpsoV%f8to;kg40#Q#xMdSR36w)d`uq=CH%KRgnn0 zl#=u8<%gNY^my0|Mu_)TKpzoF8RZp;-g2Sh6`)0m7kl#uu4f6K_?Tz$)7K)SNbFm+ zqnoI6I}~``yPI2Q&UXQ!9S^$+8Y9e?xBe4<6m(!L~ibiVOF)YCo;Z+CR;;+NMW1n^1B(NaNJ+UXK@4ck&Bsy!FoJ1~Ru(0jT$sP7-wkE%`CYJ7_? zBLC9n^RqlB_|e*p%hH&TC!{wUSP|`qz4VU6XSCcYRpPusYVn~ciE~!ak4Sd9IG6mqbT}1vCx5i{5K^8XF$1O9D<5(+K z^x5o5heX2*7UT5f5|D5DNfZ%YRXx1!tw=gnXWm%;74$!pH~PD7b=Tqewqh#Nv4?rP zB6QxmiBYa8yLYtCHF3GOae007?5#8_mK*LAl@NAM^3w#A>9&_$@ABZg82WI;;Pz0 zim3qS{;|cDuKTd)xtJHDrLL(lYxC&eA(-}%YDRR~y1vqSc!G4}UxHu0JbsYa-~ODw zGnBb=?pltKYl%O8NFy|`F=TyqFxX*eK1peQrG4WWK%1hsX^hSvn+pB0kwV{o!V3V}C_*tT16G{@b{=5`4>-JSEjJ{4EY>h@YgsG*%%M)V=P1(;32u6`6Yq&u0NrWgn`5N)EL9hI7`$S!3g4l&Nz<#{-^LHqzhIq-S}>@-)BmGY{Lj3(6bgujFg|aR*wFV&zS9L69aQ)K}6v za}-T#60NC3ALeCIbA6d0ODCx$V?br@nCbLzuUCrl$=Hu*LsaNyA2W5nzb->ZV-4cv zhfz#w7YSBgpOJo(f*vvU@RiH4kx8JMR5rez6KcM!0FgPCq+z^PK(Kv5iaU z>iiTc^TwkqmKP;Jd}YE?sszCHRa^c) z_0iG&C!})|H7;RY4rfbx@##pV^zg$`rzCv3&mA8KDQ+R%L-S&)R)jXK6SN*2rXBho+xW13+86UufitZHZum)j+#YKd=B~Q;&zjXJzs@@R zr&A<<4dF!)*L)YAag~F8wZFW4nZi^b4TZ6h=FL9vA$j)Bcc)kRq7p4V)r`F+2u%Od z+!#Nk+skWNgK=4xw@N^IriKqWuhi@i8TO5*<|h2z_$n3f{N`uwjbgZ_MZfY%k?*zg zzt9QZ*PbVkWtagh%2d4caHwS8hHj~KW;6TWv$mHI7x@2BZF|1f7b9PY*0d8VtY?lc zLfCdAx()W8Ut(Nl_i3XUA$j&H9_}~db)YD3XuyfPc=P>ag9f3iD5LxDbn9H&>ai!= zLh=0o)3Ej-T$d!2*mdnjS3M*-C6^x&nbqc#Zuh}AuErqIfYUlf*B!I3O`Klwe~zv_ zo~i%;yM#(CT}Upgk4hz$RPGzqC-tRNDhgXAsmT2{W^+l%z1zxdq(UxpNp7>bFT}_- zmtiw=pUq{PUHs1H_lJKx9_M&_pL5=?+w($}EhW3ZX&!YUEDqlF`PB0I{O8Q?qmECV zo>o<)#3)N)a651~aA^KWqgD}GSvJk!(^-w-dz?r1Q%b*sKx3g|9%|nlG1A!VE!&2T z+WMb26x3xQBjI`C_taGKhAK)fe^OET=!5jBN=SsGEI`gNAFd4wS zH>MtNY#&fU9ErXoumW1fT%|-9wMwe+4$6+6?EjFsbINyh#w4}`Kk64!v(NvYp(=6f z#5hr5#N`(z&NH+<)H|YN9ABSr5p<8&i22MEEBvWnA=z+yWakvckUn#QWo?wW(?9uX z$})26@VLu&P(jB z%-;_Jwl}#!dZnE=<>e_ibrF`Sgq)T8U8h+n*nrxKzi-a-F2LqbGRD(2n?gKOkjsj3 zC0&Bom)HTNoFl`#@T5^GCVwGCFE(s?hFgk$xq>uGX9dg5B-%<5a}6jt53f7_t_vl- z4sbZc0#b(2V(NELemW)Gi@0k%rUg7jl^A=ZTFq`E2W}0RaA@MdA986mEBcdEPu!YY zfWtpS{XZgB*!K!sv#~+jnClmUIU6-IN+auV>c4leMQc)7=Ol>Ts>aHx<5@mDv+-vy zlYjg->P=d;-hL4_$*-!so`A=Hn7Z0fns^n~XISD+BmXq$J^T;RCtphuqd*C1$C(oo z&t9*l+XRCK`y5D*7cNcEO*Oa0c}bdSl~2Ar@m}zfvcUS^z|p81?%rmBXN=H4hy;+`sQsr;wba#w%o%Rr)vSckJ)%SgX@4f zSLD5SvCi?$Q1io6=$&lmm;BaC9-`+Uu9}3;soxUfnI`q340y;xU!|Y<*b(+40P)eg zq+5?ly~mvm>N!e;SO%@Tv%4wI-}K09+16s^i0d=O%?ML|1RvKv#gB6Qw^s0)6sIbN z%N*jH%2FJc0!8mS?wDT7B$d%X3)I^)vKV>#L8qa4ansHJ%IRdkY~Kx$6OwNA1EZ4A z7AjGdZsL5#3ME$vdt1S}vQ2$GNOhC%7Y>WJW??42#jQuM0swu*LpffV_?~Zo9A8wx zLxoqN-*Mp4S2?hYwK0*)|111KK#VbSH2yx7UOuH_MfD70K)eot*ED)Bj5ce;D?;ZY z(XNvlx~uW^gu+9=t^`TZp1Qa6=6y06N!li1*wmVe4SKRoW{xO{$=WYg$2Vc~1duu8 zjwu76E1R%}I=dF6?OOrZ$A?BvA5HdNn)iE}wS4vsx8RA{kdORe=y1)6l%IKk>*b*m zLFM2cpFQ1u&T@)Y$e0J}G_{sr8@y{qwp^8V!J*9v`(4j_t(g^tw6?b_cETUY+z3?%i}auzG$8 z83?K}*uPVJKCAy99bhQWcz{rkXC+>Wy}KI01TB2Be_Cov z&CdrH#kj{misKROvQT<`*KyljQ%E`~h94rtlRqO8g6kCC!YDh_nqO7TwswZ%g~q4e zt?X7Yq)fQJo=BSX8X9-Z(gN&?_B#{vQhXlM!!;+4nMqLRxE9XqFi=p)wq~>F3j~cL z;*yu}$vp$L-Q=4=l_cDwU7o$x_t$81_d|b7{BsqewfVI^CR9l{^^ITJrxvq+tlyWe1_?D z%7W`ln(xu+97n+novu__IB|g@8A3J7g*kdn2Tuz`IWV(B`||;g=YdKR_^_8pHAWso z-GWa>_Z!f-Eq-ZD_dgkxGjAcRMt^Rq23swr#+6jDl*}Yh))z4b;Uw#`RMr&yCY489 zSEdH%Fuhz_`RI?@zgB-DQ9W{1rCZh*GIOd;eu5;=)BHDsK4P@oCoO8j&<%I+d~nyk zlIZeudwcgW=8*)1KGlQJPO@#MGGE6m71n(67gd)}nU-0iw9m$}UP=)~Uzm0~d9SWe zU7{&7&j2pJxsUWt-lDPc$n-pM?yv29D+M;JxN+#W%u_iM8O@Pt_k3(x)?JvE=6R*g zTT$W+Rl`~7PQu?u zF1AB6IW{Oc_sb$vkm21WNQFP#2H?Gp)OX%QvWbMyo z<$y%JXN>ICJy2Vf)&5-Z2Bc;51dSCk>os=}v9ej`OutfD33lD^Cq-;cdGmJonn{Dz zvsCe+cAM_f^%)#rIF)XJEf-6m0P_FeX-F1H@w2=5(Zzn;5 zA+SzumJ{^+L8%he^u$>(`_p~X-r!A|#&vz0%70Xu0vZr7Xhg@D5+t%Dvos#UG< zy}}rMh3+1JAO!K?;rb#T`CUh7?6tLY=_!;jD^mVyP{H4{riw|Qe}%`?YhIoFPSGG0 ziJK}FdX7SW(|PGxqF_P&AMlk+)#vkJSBDlD-V&4E2f_or9TSjnJiGge`ZW2c-%6Cf zeH$NQ5en+pFk^}s_y0!u<1cmv76V~KiEw~-j7AK@G}K1}M2o2&N|L`Zuz%h}J)=G_ zern?wq@_lG8BHL&Q3?|!^t!j=|LdgZB*pt<8^hj65YF2+3amj#PIx^0Qjv}Wv;Viv z`ph@n+-RTZI$e2zj%Een*h8yjssL<&C1);8l@i$50_?gXx*7%61C9-jfRvy#2 zCtqoK&n$o6?BC53@T6APi7+Lrx7j43s;FKYWg5HnONMAhj5~++mgbG>YmuGaU{@DP zBrw+7@#LzMwISJ%8hN3rGcJZl{I|n&A4gAiG;lZ6i3$LK`|>Py#9V;S|4j<5r8EdCF5296#Yl>T*$oss!xA{sqjnRu5F9B5Azg!5+k*&HMPz&qFzt4FT}-E zgN{t`)$qbU(mrU=^b1_$kcMJ{uG3*uyz3_3T;Rw;rnra?UsHp@hY-T zrO~0@h${J!XKHTiydK3%)t{WhCYM5YN=5mbW{;B;IQIn$t47O^e^Ccug_{x}Uf|Z{ zR;1Mr0YwrAw8f{LZfu_`AIHdfYpkU6P-wXQW?h8^_X&TZ>>Sh<1wcT?D+P#OcmjOz zEx{^#9CNU8IFObc({}=xHIB$^O+q}9eJbh>#Z=0}F=`eR3D8%*RPq%JA-OrQZA2GO z`uTmRD6DgiGLt&aTw{(-B!6KZzukq!Vi!)_NZQ{cCL&x6C&c$njV2d<=y{}wQKr25 z74ryTq;cQ-fiphD%d`_2F+%PQ1!u~HYRB99lr6Z#*u#Tc8{U4>;HC5Xcy0gS0{3B{ z)CabnIp7s@=NJ-x&LW)tk-EfF&&sKLv*xj6P1uRZBI)L+aLAyC-4`{dsjJ){)Af>P zRjhtbnVUy=Yl6ohBZ;dTqYbz&gqf2eqq5|H%0W41&1pEYtVax zrC;le@~qnhbtF%nXV`T#boGt@kIz4|(uN$`@%`LbivNqJvcL1PYlyR(=>As+w?_A^ zB4XW{He0i&S{d}Fx4CsHlMQ}6ZO$|Bv|C>VMK1Zq=?3#j+8?GJ5u5HEjI(2m9}MN8 zR*Xkv{^&CLq+OF^cKREOFQCZ%vmbW}P_EA0l#w5ute(OG*1!wp%?N-K$Yu= zEdR|_{@RhhhW~S3ZEc>rZBiW}MDCdGTU7#A#g&MnRaRu;f`|M z&t_lxxZL9ShaTfRH15YZN3f3et^)(LgM$4!QhN4G2T~-GqcMxr0N%1jt z0N^yUe5jWQ<`e=cT%tzeFHk~#9tec-kW>_vlsT$$4rgXY$sD| zo`OH*=peygBbe~l{=76YTl(*z6xxm+$LSs2go67A^9Y!@vnp4bm{Fb`c@*VYcpl0` z)8$G+GSd}-v#ncz4xeVU-;=Per4nbj{R)&(0Q+uwefN`7oVK>uhi{vieLFZ<=1yOS z(6a_>WI=b})}ICZPxGb}`+%&}AzY;u#k3ZR>pn&@G=9NaKV!oc-EBE=`qstwB?yGS zeJkI{YDf^@ZmKo?Z|q$bYipt-G)2geu^Q?Wyx|!DmoUQAx~~fKAV^(&2=G%sI~#(W z%gf&XErxKzH30q!%iTGk7So>mf)MASJ-C;g`5xDS>d2dgk4~yaa zR!+hS<*0G~D~I!b2R_Dh$CBK`<;V$=l+#Qem9=C%h20qfm_sUtOqt1~W2e?1p(hX_ z#&GK^_R>|L?+4}@!?S~<_PR}`Ho}}~4)n?{gQdG`y z*5MT$qG9=4ppn+GiG4Ce{S+MfKXFq=;BH~VOfzyT^e+0rQrk^c6qj~^W4IF?;FKAB zQFsX!R&QB)VyItjJW~O#48YWp&%r&z_y*`1cS@Jde? z8Ahl-h4F0T2T8;*?|g>OYPSEI|MlCqy1tUlF}GwJbsy^CpBA{OzWi-ey7i4^Ng!zwoZFb~I9+3jSXFQg^92ku3bgpFQiw;}T?4pE^sI5)Ud;Q(j_w zM)_l8oI5;t1amXzw?pKZ-Y~pnEot9$E1@i(*~gFrKW@`n#u7X#M*0&f&Yb6!DbSyf zJwmLXYnaKBp0M!F$4X;LuyMIz-bv`w>S%APOy0*YoBkIpAw_=SXM|3%$;G!-aQ9-9 z`Oz%DUmYfD^j=9`?)B&EoFbYuYwI<0A|RSd;y%P1FJUJ z3-&t>t4O@3!A|Xbi#e9Jee0bwvz;dzR2Z{z?=@!kteQMAU;g zxxiLKiC(9n-8wBXiHNZ6Q~+d7qaR7c|3!UOJrlxzX(@^9Mazk+4;s~Qeb)RTH$xWY$jcBmR$l;8h(c^h8hPhH&%(%7N4baI@&Q+Xc^}{Pn?j&oEd2 zzql#E+(^3~kytKZYxtwn62h2v>h&NeuV&T@aX}R;vFnG)%uD$R8&#D330wGf*vH#> zqT&0Ze9C`cGp}|xct%cTKaGxi?YH$lc_0+c9GRh=5M`??T1r%=f|-4rE_LsO z9A{=k3kv(idr-G|&YMBYO%^gbW!KM?O+vn5Z=pO+)V`JX*F}Wgj0JVtUmluX_o>Mr zDaIfCB0yTgb3?xhC#w^{i&{uTw60?G_$gMX0NyHHn%-4~JWS_0u#B778i)I&5hb`Y zdu~W51T}*kCYZD+Y3dh2KvW37XgBy9ws7YX`5yrP@W^*en@KU%FMYnoL0yJu{o_zW zG}-Un-}$Vklih>k$9ut&0Nt;BYmbohzDUy9gW&YogbcB?N$yU+4QnB%TgGI#ou35&3fooqk=*s+vN^t#|O;ZN=%izAO zn4L5hF_5%nd zh~TcYn(^%-N?OSR8Kf>)T^5$T^_TY=uQjMNKHxg!lo?jG37&z}n9u~XvL6?=r=>T7 ze7VlGQi}R}M*&mRvc22?;L&=st-=Qv4nu!~JT$KXhpp%xazFN66xYs|KN$vSzyF!& z__RUa(=I8J`_tm;!&+^-W@J^b9>qH#E&A^`YMwC=-s*{8hf#HSotTj=UZus5aBcho z>Lcz0t$Dt7VyAx>ho#-Alp6?R*%x6JpRER35zQ1nkAzT0clGUTC0F)U%a9||5)xekVT4;sr zV$F@3g@*}O3=KZ_6$(?n;7&>l~gT%-Ia zq@2G@E{Z_5L!1aN*eR&^WKSh8xZ)6=-#E^RLOw=-!CnQTYS0;ibX{fV@X#RT)h9Y( z%ZVhlx>g;X7@db`!>*C!3XJ>p{NECQFw8EiEp&0~o^_SjWcORcW*K%p=P>LgaulcU8%_*GPcjQX!r>5} z^%CkrcFAT1*DjP8m?kxzN@G=CK%E`gDiwgcWNHJq=mU|2z^&%Cpe5p~wIa0r{Wg8a#8FjL@Qm(eqvT4IZUkfqy{IJ?-~4aU zItp!aZLZQ`d}-h-|6>)f7uTL9FJ#OY9`1lR?xVSQ+N?>|%nNI$RO`nQTe^5g+e79Q zYioE$SH*@eEFm)xh>FnlO*%8x9kzL*JI_63**coH;(rYe#)e%A+LRhk|AJMK=Zx@{ zT{uzaekjIsqx@d7?(!Oso6(Lpdp3_&?4P~AMK6dX3~oILYc;+UNE!tKAH_R}-`J%pcm%)tgLST<^8Df;e1%HH zZ7+%G=29j{6;%F!0$+jEWl%M|h6=Yby-)SoDxGg_&mRCobi9rPIx-WGUWNf`lKEll4EF23bOYm%R4^YFGpU)QrG`_!XoJh`&mF6IJd_ zpYlH`9&L&FyrOeMS#u8C+xaG+Rd$D|t=K;6YT8QP=;_Ssi65X7G3a=qe^w;?H$w9S z&pMa=P?U^R`w}1EHJ^k))*i!qRV{}7y9#V*7ApS`en5$J+;&88jsPA@N^kx#x|`S0 z8?3A~wDoi}V{z09UHWVW*%$KwL95%%E0H25MRL&r#}s?=g26>p;U!0qml*gdHMN$XL@1IR0aQ9DF0`C=DA20k%Cd+Kmm?)dtBWzhAlq6`6Cq3)Ir6TWq}texiW@pTlCB5sc|IJzpq(4pa8L0ddK}hHzmv zkOa`5b7BHK=`HvH@j>=vx+~2kFp>3PlZ_^7{khh%uuhiSU4Xr|8*D!qmwXer_5`rF zHEJZufqHzv{sVdIUN!(A2F-q!zo!A&pkM$MK+h6Uurs>$X+%kTXiyXfox|f@T(Aj- zRbLY!Dp;3;;cvy0OFuIvyI&R!HG0+vz#C(xOBBJInhh5u-|`t+@Q6eD39y39m!F@8 z9{V2zK=u!H=6IR~dYZFX>*Z$-N_h;RTmPtv)?Z%O9(2(EjO=D-V$|4cR0EK7bhuUg zMxeqfV`+dMBjo(D`L{{P)|@DLL#B3ctGZ%0c%KN1ExX})l?0y0l3lOFbWNzt7S3&f?fQxp(cx*gM;FCL&oCK^A zJO-pPbugoQ?6T}ZNlr-F`VKh@cnQRH!4-)FGbDdSTsB-GQ$Gbh5y*~yg7oU$fVf*g zqIO%=1O}+=k#@@a@167na^ext&q9>uKZYgTQjY9zC;m^_?gdx3IfiKiFx40ZvDyze zYcAj7%da+=BOZuyey{G<{_5Tw)+5g%G1kh@#7PW20;&OMtI>mt>up>PcK<#w&>HUU z8OCQX{R3!iai|4>Tia$C4_lOQrbqK*+|zfKd4KL^rLlF?nDqs4e>1pNaT;$@kr^1$}2;MwOCrOldH0^rs1sR1k!KYetv8M%B-(wWZ$|KG$7}3TZ@jz7jI*`PM;yyB1`EKa;}EZdrBCFeW>vjy$Pt zLWY`O;C-6jew~OmK%%sqVo9a{tZ~k)Vcju?%Hv1nLsU-~m+D!JGmF2aAMLF)(Kmz= z-*c>)vU88d3OvK+=h6uMC;bu5_Ag9(oxfXfL)t^_EU7Sy*buQD`n1)zOv_BQrBI{A z&VVQSikh>`TZee@3&8?bmS6k8Z6_zV0?eAg#@>kAVmNymO^3YrlgV?0FX@Yw4eYAPKd%`RRe?M?1IZ|8`& zF=j;lKh}=CPS`Q#I_HznD;g*llS+W&jh3Id=4*c}DeY1ac!l&lQ@BSas^}dytjUSm z;CFDWsr=~#v5kON{IsF4Zt)wEcbHY)-Olga$H49fV3mV1#S1{G^Y<&Z{ktJbeTi%L z9TZ|YsQRF4jMsRk7J@W>ob+a)Q_v_ea1nbb2^|Gb>il7){kgQQa_aFcquPYexcT?R z*GPDgdF}UX6*aFkyO0_qI;1qLDE((c{Q!cRcI)pm_K_-Vkh0OvpAA0k=To%o@m=|5 z*GZ2w(hG4AJM}UuuHJu9(woW^L&Bg-xn+~wk{5<@W z=3-RrL@U-th^z-X<;S&~V!Uh$GJdx7Gfvkz@5Iz7`woZM;bCg9Y?8OLw3^Dgx2co_ z`8Bs{>BTfRl4?HeAo^24w3UToEYa_VcX` zhl37Iw_h_@Qd)MqB&v)+=sIeXb``O80Mp4gy%V|(m+MQ-N5COvNCaBQ&~G&s1jj|M zE#aigg}$n5oO81@B;Vo+hBU~rcARsC6w9+#JI?`}o;8m0ns3lI5${yl-Y2i%S+C&T zoxkcz)*_j1S_q(iKt6rJ@7&eXSrl89o+7tnVZDjzRvI0U37=&Og^d-%clV61Av&ul z7*ta9MzxH~Nw}{Szv2nWeRh56otGp;_zC6o?_hRK0%H z*a}U|@vuT~WAU*I)Fipjm=ge(4(N)M|9c2BVg1A(7NdL`R&kPL{JhHM`Y2?(Xi8P| z9WljEdkUJb`2gFZ?t)smhLl8iwwGOw3PCG|lnhL4LCi5bkSY;bb&uDCDMGKqv-}N{ z5cus)1JQ_ht1=5_`?4ub#(Y%t$xS{4{_`01IsKQwVCLVm`@FDmB+R*A69&=20!-_~ zeFYA8ZOcvElRTq5cw)tkzt%2=spS923bPN|a0VLrDol67U*MTAGWX8UJE3q$H|!EY zHG>PIvnV_4PKIuc{2A;Cdn<2Mf36;Pu&g1Y)z)OBHWPl3Lvxx7_rD& z^9G-oKrAgzO`UI+6h^~tdU@Q+1=wK0@Yq!l=FgutKrqscl{#GhVxFn=Dm|vzWZ@>I ziZt=(vaQ1MI8&?Ny(o`!n+(aruuy7QSflmKCN#e)$sbU6<;ogT#pe z#qMaq2h76~YRI1){DKEz7|&W-Q26Z@7xH(@j-aMwHWFHhs;`UPEZl$>|NOi_FV7YF z(=V9UfTH&%0i=u2x}{^{k}XBnwrJa`zH>zA$D2a7d32#=k`L!17+ddJrJ}z~<_;I9 z)og`=RV9nUcNlIyF-0inEl-MSaqY~C180=UCOE4FKo2R5~tnrrkRXVVA0Z#MFB@WHe8G8oAJ6t}XPD5r6fjt(o8 zA2K?nvq%^7ID%`=PMfF(pXanu1(9LL z!wsIoNMvmPy)kNAVt~g((%ixVBY?MmYB^G!)lentMtgA}{7TUNHT$4TTU8op`i(;I zN#^>L_wfIG6Fz`9(H*KC7h7)DAvvs5Pu0Hxp2}+cxYsEL>Eg6~UWfSd=mLKS zqf#`9aWWX2-6XjCV=uubWfHCyWqrbhl}@`VG**7PJ{bHG8&t#_olE3@%CE#QWW{|Ub=`^~We z8L&QF%&2VauZa&Gn4i>GK#-H)=$&x*Vb^TOeN`mLev9k<%NRy;xyv|g%YDp0F#+p3 z*Wt&tquL8E{0@dRO|J+Qv?Uu>!d|UYRi3g8gcpS5!W9PJ(Kh6==w43A60ta@*(^1m zl#KY_#>f@qFJ|Sn9`Pf2ips2~PCe?!zU3e-M6ph=ZBU)+9_Q}2P(+YT8OwDyicrdJb+Eq`db#JZ!7Cqz2oc-0k+LFCl}!TjOvNDgLB~Nve1ew-l}g= zeEbzG>pfcCsEY_!RMeDo9sbwXV}N)fE=p1bpWbX=m{NW>UaRGm5CfNe!bvN>2rARD zl9+bhUv;Z(xY>P*O$>I0paJ-A`gz4u{9nOF>Efp0~KOACq0MM87N{^w} zcJt(eub=IY48m$~UtJ z|Gd=(?I+%JPHR&Ag{cXAa)7qS@hKvIFIyb@ap;Mq$STxA+#nx@=Kn8n;oh&eLsyfU zv)wjiHtyEXERf2+yHxEq2UMWegALUS}_2(tlQIG4IbY#yfUN~73vujoaBhp!j3%VB8zWaODuvEY_u_BnMR08i(1 zzusGG<(nEze5Nr8I9hsVQI<|Yj3$;xd7aK_h<7EPOL7ANn8OQ3fN#b_cwm1;*XTJT zFf+C_pA;RQ?BXnI#eNezcg45woA-got`oxJ?Y%p%ugkBF)J%HaY}gYO6M8+wSdRa| z1DL`iRQ?Xl#2xdzPj5E3a5L%2WTaTDtDyJVxNZ?y8goz1+W}|V6e5O(+f6#mM(NAb z_}jRH)m&k5le{E%2dAg&*TtdNKgmI5oSsL~W-qzlE@3`NBJ<@Q-?QNr5zipPc3pVm ziMya#dlm5KSi7h#0UjLKMd(=pyyy}KKueM6S^a!6;zs=pgLloxbHVa!;aiIKhd-(2 zWzCfjm0CtR&e4GhW!1Yd+imJIKV^a8UrC{mjHcXs>geZN2_&=vC&(j8 zn0afGvKWevfK@=4C;C@mp%m^88F3NZG^b(WLpck$G&sp%gqtmedBuv9WotMzxNX*z zhEvvpETVXN&v#FV6=HLRNdgQ%`JJ5mM3d4( z_<9nPCIyA!EkoCopzf3~fxFnSWok9x5@xPuP>!c|mPSt6vJPlLXUD(E+Y|>QtUR<) z*!=)113LJk#NF^M-B&w?YZu>HFCS7u(^;`^wV$NWe4k30jV^TT6r;<()4187CyragylPoKmHvwkj5p%BCNVpBf@O-Qn8IU+x z-LEi@q(p)b5On~x7As)s%$vY?V(W!n$`Eb#rxY|kSNA`4nJI;iQJ~*GRrlQzRj0CY zF9YG+;O0ZU$TK-?ZxFL7^jIRFlR*uly_aR%+D@AOz?lF-D$)Rio8)r<(iS}IKVPwl z=6ZQZGzje6Cy~R{1I^$!v*n|oYP0&zUX%W~o^D6_K%wA3Bccax@ZmrB%t*nmYu7$n zQFO=dOoA5HB@S{i5pn>=P*VvC!@1vKU@P=VaqdxJ{}{n=3o;4vrSR;IEwCRI^#zu}oD+PgZ@Xvp0oih~@C4EGjk2(*i zJQM|AA9{I6D9ybR*yJ}@<${(6Rnly|Ne|HcA0G=>a+eY3=|-@h^|D%TmUkx<+O*V5 zn=a3Zi+tW&V=`_TZ(qqh#@0YcJo(s%!RinTDXv0+r?%Cw~u(iqn+JVjvg|8y8H5Fg1S`)BD<|))}B3fNmg<7MYYWEaX>^D;6Iu{so<8f1}5k9 z7u8+eqs3t+N@NS3dPO4=6)XqHZ&KzTojNx?9qjB~9d@u}8z$6sy5ZpcRMPd2F@}?+ z$^c#ATM+IAh#tKO^^zB=^v*9*!U(2=%IN9|IQ9B%!ivxMaYtN4 zOdp`y^h|Az@3InL!s+?3w8t4_C7N<@0CN?xE<+C_O|(4l{RlTXPW61gAAHpi3LO;u z5Q|=qAS1UIbcjD&L!=f4s(%Pdb9efKZ#mHpH+Q5QL_zgFu}-jr)yZLsleMn1pEYR8 znh>7kf^$=GyqWi2;e*SS^2AL3DB;O)^CZgDW%U&+71otk^9<^hag1aldA2=&;O`0! z$R^S+2C#QDkOdnn^aek4M#%js)7@)8GiOFS1XT@b(wz+EZS#)b4hEDq*r>ks*Aw#n zo)1i{ruzhbrj_!uzi&eu%wzvu&xpzkB?&=K>3#=(>wlS^gC?{@xl=1xz{ioL*gUb=jM!uroI8g(VYnQ<_Q`Z3&QP^zFG2@t_j) z55qjd{R~$}d`l1^$lG6H$l3iM?--d>a3iBxuSmX@^fS|Bj8i_^T0R>2i$v&I@VmxS<{&<7mBlpa2FXyP@Z&p1e8}8(-d|0wgyq)w$$SkGH-Q z#G~T56D`sF?>^&~qjGC`Wr<5r9}N&P4q~MeaI9(;Q#HtoCv*3_yKMA_A@e3qz?;(d zjMqWjqyR*7zF*9{d@blma~5WmH#0;y*}*niEGwsVH7nQ?dNo_H@rI$qRAA7%n_o~x z?))6Ob9x+%PW$4n;njH(cMCpZ$c5rNcUujA&Jsu>l3*qF7UNmR%+&ypnHr6CpvTo| zM#%E~ZD>$ydjSJv7_5SWn3>faV}RI4zXPWYHGK>6+^sIuRhO(D^P7*? zW-4l1LIA>FuIcN?^OO;l(3yq>&}x1zY)fr3mvq|g=1nS|SlBy}+cPnuDmqs<{+X~A z+6?eE{&lA*6g^p8{!B|Q_qXWU_`0bA)D0Hcjjy=t8R5u%s>W37a+#(#R*UqR^*={7 z6xVdxt}L7H(YXToG1@g74^-7o!kgNNND|!uy%IO_$x$CeugzT*u1Ec8cr=?(%ZP(J za8DaRmd+o4UF)bJI!<*N)+C)s>*8LW%PVN7#_!p=K60a#e}zXy_jG-IZHvHf{ zuw;7X@b(sC3gu(fuZEmOt9lzpm9T9y)}A*JO!oS)$A+3k>*Z8-aLc>5Z~&UEX-#|*(%5Q?FXJT5_MG87TM+nK884b_L*ss z&FZZzlKI=kocif(n=ck;;`VJ77O3Wkz4pwONRc)#0Mr;Y=ZR-7&uvw>u*<+<>hv=W zpZ3`iP>}WV@fUPqr=PxFR``XvTHD5<-blfk%;})AmXG(=2U!=zNdvOs)YAy;@kwLN zn^cH(+fBohXq5&N%_N-}`8WIuMvegkv-&XeLwkp9|CI5J zpCG}5R6r#QGZ z>P~WJbgV5X%?2A!V@WjYJSBMDOv4;lt!Ukb9Ux_~KNurVWDMboFg zNz3^Jv}D|~BY{_{)_emEmVC}GM%=c0KSZtpgkVB_H-Zz-fkz$M7nXd|h0&*5yE+|p zj7R7-@{WHuAo$Au?#kUw|F{S^qf~- ztRv1bucmHXZ1I-++eKCzwDptMc_{vb2vmmJa(D5;^f%t;aTn82e`Sd-S!T-XtlyDv zl#?bd()d)d8UNE7ZAss9eQ0Ggk4agc*xYswg9OHD4WqfF`N&p?SfOQ3#E>6|E?;*~ zz6uGO%=;Yy(ER7h^t=vaJD*gI=zO zlo1|smxc-9O#Ee`E`2_|YBZ(g#+UcRZ$Xp^I7J-Hp5;Y7)sP-ak6Ro@xo4WFTY$Z?9*VY-y|)siUsFj z<6?93Bq|~R!rbqpR+t$PDfk%Te9~#e!G*!P*Pv$R!eDw5tWI%iPTZt1`AoXM)5>ya zjW!jyZ%l3(Y77cGzm^a-b)%)1D}#b2T~CF3mz}?)xHd!HKNzH`Q+E#)T*n8{JQP7Z zgXuQFR6iNY6PlHO3hUmF?Qpd3(>>$z*djuqNy?FIUw0^3bGaI5OUATH@KdVv0JX$3r7X5jAhJHMlB$- zH@^dT{XsjJXF$N6-t|DoTOr6R!U+7YD5e*v{UPda9+MT^YUQ@V1wMgqD@bwo4Fsop z@d*zFon>tHg}EYZxsdiU*~P$P03HC4H+4G{9##fpcxeUh%a{X1Ee3_QqJkwrDD>o3 zMAxis4Jv$nEp@r7`c;?l(>hi=6MJqS36=CqBfRdc!Lsow{e498rV2d~mqntSLo}7` zO0MdjWuP-+Nh{L4I=RyHoq&++0fmmM3+1Ecrf?Hy_$?5tM?Z&Ws5Ywu)*aB%^Oi?T$% zAdE;(oTy;5w?JnOGvv~ZNL(?eo)aV@>m=+by4#w~mX=T&KGpuj^ zyO+9GDoL-2xjMkRqRf33xv`7)A5+m?+Z?~WmL&zIL04{rhEn4c$wa+5ZAvP_hZw_I z{y3FP0-%o>hQWJ*@)cS8_Hk8m4)acq%7V7}m<5}RCKLo5|DA4Rm~!6Ts&1|RCJ~_` z@e;Y0b629uvdt6QvGw4?ip;dbQE4~ILWN0IkKy3zXTaENZL!W_q;ScPbU0(AYZ#Yi#i4QV?*+i<_N(HX(8h1ZJo}V{71>ij( z1(dSt)0*aEdNi+q{(gCjDlE_%BFgT5C~umdTzxO>CD|Tdt*&imTx)xrdOtVWVcXEj zkeyVnlFJndvN!nFfPHl{SBWb>Q4oFbnh{3BEwo)9{8$6@$*_A($!q0tk4S0g4Oti~ zzAZ!|r>uIncOYP8$$cQe zWX0$MXg=EL6Zx7V4sw8UhqLvfzEs5&EafltHnxoD%;=|k3`>+V&D zFIeL(k{AbWljd%fe#HQ0bn;pmX> zYpJ=RAYr&a_9E5%AQJUru9rCuX4r>Tqb3Co=^)c>qJt%(+kv;C>&T#woaIw%d0R~( zDH&jIp(OR9qgm*$$CG(O2AkQ($rrMXcWsm|7{D=gSCdA+kf^GnfhL^gF|l5doj>Bk z1VmN@Nb-5qhYx{S@<)i}e04QB0>_tAAl-^vr?+*!Dkzhe%MmASbMCZ)L-Jym|95nq zt2;1p^f1|jm(c#uUsvwB60saAu$*(vm>xFNBI~}+jXF%$O=%u92sVEHxN3i<`dFso z(Jt?CShs>fcydicTQU{&^RD{19;(h&n0-B9X6=p9ef9rojsKfN0(e)>ZX9&Dv7Kj* z2jKx12h$cUrS^hp|Ikc#aj3g$w-+{O0GbZ5%eSs$fcvtG($WULlH#M?z`g66fE!ax z__BGnDG4z6a$-#?f6&b_y(8upFFpy2qfi8qz#MiTvAz|D4SGMlZ|dEix~`OQz5QFe zVKctATy6d{#0q!!^f@4JBfTY^vj2zm{dMx)6_su!jiQig5o6@IClcqv9z0lcma1|b z3CL-urKN!w+@UyF1-?pcet(rWp%1t>LCEm!y_l}D&J_J0MOPlr^#8|0l7!-$BUh4i zAziM`DoQ1EQ`nM9<(M-zI~*Z*7b<0MW0-rknQeCXeSZIp$HVNi zz4v*)->>)c^*j`*_Nl^EN36gRdl#q_4)FETUQENS{=B_9Zt36VUbc-ia#;2=e|~C` zFOj-LEC>q2W$|LALV~o8UZjX1%0lQDzaCD@X|1gW7(ZrubE~?R`MVCj{4aLd z&$3A$I34_+rS}N_9!P=a$F6dozeN+F_;ymGspTr=6Wm?E`|Ft`<0>$zy{->V;JkLS zAM82)LSPLH>)1@?3xY`^dp4cWdx!qh;g-C9N`!y>;<|xOz;@C9vkWkn1i(Us=FZ{6 z`W}TW_#_pZuvo8%cgUPy{ZmmGLj;n7Dss>rvy8Lc637X`lDv;4`)&`9&=ovNI&7>o zNtCxl^{2Nk3DlP^Qk~-#eHHNl|3?$)?JV9yr|(8&J=f1)+z@Zy$YIT>J%zA0;dR8$ui9#J1=}VwN{pR<;Fcq@ z&Nn1mpPQ9Y+NpW(@)PLusia4sS^~WZr`7Hy&z`m^wcUV zE87gKJyLWiOj2lbgY;<8?F;$vd+iePD9LMIrdH_65@z+o_&sBPb#=j`@#!eW{+6dz z?Eco`zdQ{!oPb4{q{6ZXa;-o7!FlBj2;2u3{QrP=`_Xwv-LB)Es9B%sLZt}HfCf^G z%P7pL3fn?5a;mr~y{$Z={TGg!o1f#Oh>{1&OHqh=HgN=>7M!LLL-;0?;^tL;$h-3+ zET0j`o9Okr;34*j%6(4-XGDF0fAWl@-32~vUJA1OdnZR@CaFQ^CPtjNZchovjVAe_ z%fBYRMG6V|Mi)t6G=ZcQh^M9|Vwr_F9u-($Mj%{3{jOcp9I?;^uYDw3^eXi4pbAnU zFN)iT=hGs;4xcnz65KjLb-+Yr=MUvfPX-MNdNsi6|Ba9nf%c#*$HS=hTna(`lMJJZ zch{a+LP9S^tnGW3#*%lA`8qL;BzmjZ{1e#!>Fi6a%EtNIi;?68{JS$%UuC18QFnMv ze^R3XPv~rYm>uA^sPxHg%|v#rW1y&N;;p(6x_^3*@@GxMajZ2<4+&Z1u6nJ1*ti&C z3+#chCi(#yV?@GGnAuIO8=B#Lin0)>Dy-5qJ3lK7U^XoYip~fgFic!K z^nhEl-GjW5o_<~u{8ne<9p)nRi`e9NR82f^*BSv+$w}~h^N8Uy!4(!2I-0eMy{%wq zLqsPIJTemk3iQ33LZE$;MxRG@81F=^LJelZY*=k~dp zu8ioW?if)paA12dFH)8LnRLrTGD)EXvA5gj-Hv2hxsSk}@My8*NkYT|k_tpI))&^= zOjj!UJVMtYGRCL3EjImFOIbXuOJ4O9eYiC4!E3`&HNey6PhxYUQYE7E$<(=;50VEu z69f1H2wN%b#PJr(GtC^!ZeEND-qU3Z-@4j~T2_)}un+W6+dY@ucpA@(BU>l}-oS8< zQ(cCVPu~79HA{Bdcv)6&8sIlqhl>vmg?`xT)BFeaEGn=C_HTctTX+N*tI|f&jmw(Dc*oXW@L3rMA{?qI(9SA*E4leZnAXGWYz&326E}n~6iWKUh2W8G?^$xD z!W->4*UaKWNLzP=!d>Nwj9((4lB|$4Q_Fkaw7mzFe7u`94OOtM3^-}2c}lzZh%VXR z`D=8rpsC5Di)3FP+*A>mf(|nHtIB}KEcqjz`8zrR;GzE)m6)_eqOP>!TE6$^M~fQV zlD$3UBV}U?X^|eoCkLy6j*947>yIE!q{Ei5?y|?4<5$J{?or{*l+tHW=TDDjwHbtD zXJDO%g)Z6>koQ&67nIwRkvOiy9A03@*)0QaZvnSua!*DZJJm*3q9SsHC(Y-{FMGWAQqF(h>qT8+t zB7FrCTGW6lq(BTX^r0Y!VUI@h^w5Ylw_AG+%S5Llq7>#Wx!Vjm5$=w4w^WXPXE!7Y z`9if9Xlev7OY+hdZR?V|J63FYCy)1xTv+kBgyaZUE=j@VO(b|bPOyH2t@4n^EiJV{ zHnojSesg?ljAdQ09?Lvp|QJ7>Y`xE*otRW&MEoi zConK$2>~q84*e58dra67eMM2ml(Hv{s}GHw=bWsTB)0~wiy@%iowGH+Nhp~LA5}Vk zg1%GPJ<3vaRhRTUHVe6^ES2^=0;@fWeedGA;(5W0Y+WeMn6LdjA$750@d@#gngcLS z&71eND#E;~Cs9NK_Uvf!xp}eD__ITAOl8>4C5lL)2d%o|voRukK7%3A@zl_c&s!FGObX8e`uMeLjn0_@`@ zxH^U1Ut+khUsksPaqk5Va?OB1AEfmLvANlkC`-6?v*lk+CWV_VDADTSISK1g-GJ)? z$KdS8dhtC9z(+cPt{tRFsJ%XCWRj;6OPc$*pkU`nt;=+&C7xK||ML5dECQPIX6!M0 z*I*Q~1!wk&x;QVPcGQ+|`$`LHcP`Uh=B^S6hi}tI3uE3bn($XfP5>Do8hDh2S+p`G z=!RxKag$%%Z=@)>^&sPWutO6Z>9rn*k`}EkIJ9=|W&%gIl1Jhxd39;Vy>)wAoQ5;E zk|yh5Ly%C*MR{d_`>)YujD3?8yRSs_;$_IE)H3u*y~kx6Ssd30AkYN3$;z6|#}oGL z4`J6C*rFaO&bB`>)p$b@yx_`B>LkS|XJ+SvNgm%7u)fb9deY*>-wKA#(CFlY1jU+H zL+m%5_thPuo(NYg5W&ZfzuQSlKDQ`Foe-`ZKm^B*Slg4<8%Yx*Xiez%+9#p4mfdvc ze+rU|YB6fNFtoi-e0#%h;i%-ZLMTwzvi3e%++NTTqa6T5E>*DHG4ZSo`l_GvwE_>=V_@Ns7aGQHFnGcI>$YQp0ok7w)qlb z{(m~S#xM&;7*(Mz99x~ZKN5!pC`bvnVW8xy9yOsu=X6#B)ADNy?LllKIy!DW2#c=K zJP1FTSsYjHnp7&yoKHiRp0G2Yd5QnAaFOq!Q+5R(U%Fs+e(R#IB!S!wfA{*knS(pv zcwvOfaodzE>x)gZL1PS6iCgHKL5D~0aeL|1h>x>FapfHQEC%~^x=hPGPFt2J0Vn+O zGL=4k+jOZg?CWa9$P!3s`DAUr=EP~*c-8ay%3sqT%Jn*|PJ~I;jd~V`Vs?Bb(?|1@ ze?C+u`9ESij+Hx5m_w(yw+v4Hr4t_8_wWU5T!9Vi$M_Wg=eO}No&5V3k_Q6KZ6#9i zio`9(?E`qNjs=Nv-~(F0+N)Dt^qYUoxh?E`$Z&!IQ{ufOuojkd0=pYG_7rE{dce;F zrD4=}r*d-b@Ev;MBmc7?T&5W8^T_$VR~ks9zZ7H^t!@oPoAGvy{kzThC~wrI`a2*p zc5a6Z^@eBr`=*%=_S+!|(e?B?>w6E7iwzHS@di6}9w6G#GWYhi)mZDlkK1>NN?2uC zOB{z)uXRIqjsiP=^9m@|0?0}LPD0u4;lg>+b*QtqrUdqie=TXJxR?#9k|JTqfI1=~@-lo2-CZpM-6 z80X;~ndZNZ#~)|pAa#r< z8s+};>9+E=&of)FP4miS_|ctYEy_4P)xrH=c+u#dnZ|kBok4$+U6rsEKl9j)snm>d z&m+0OH+hlLN~&S;h9oY14y)q}oFs1j^;WDTW2Jwb%JOHjbtbbH4vE-WbB(e7N&|v> zV3_*dGGLiAYTbA<^CSkLB)wrlF0f3Og&A`J!CJ>u;T$Ccc2@1t*-2MMz+M|mb_j<; zXz@?(KL=HhG9KS39_PjBvV7LFc-bR@W#a6G7n|VFQS+YV>~$e}iw|3=*lGH8EZu+onZ~I}ozE!9 zrZ9rs$k#Vd{p@Gp-<}a#Lih0FS?`X%G7Ivqy?vO|8F)AUP4{om;0A<7Md>Wnb@J@v zE22xtcY>35`2A_u^P8gKYGCoIuc$^V!b8qM&v|lM?KHGzn_pU6djM%|$Pw`v|1nZ@ zJ{p4*S6=pBIc11{>vx|6blF~?1Xdb+i(SQWl*8z?EhM@N_ky#i1J0O>nur-6pAzk# zGH(Crp0vnH1T7z2`nInIOe$)I`J6Qz$0NUMuEs-FOrO@&EG5&o?WBepSYPlMBS1-J zCb2`CMX5CrmjO&&T*c^Lht;-zmn-)=N@5*y>Nk=nT$=x^1GnCRp~(m8)r&z*b_wSC zUeA)}MGn{ofzu(35c92=yQLrIVFUHq+gmn>X47}TTu+hy?Jvre703@Z$fCPg0o`ex zF)_Ax+k)YnvN+Ss1?1#A*Ep4Z?JEHfvDdGUMxPQM+gtC?(}HI&`6EZG*V9M${#oyB zo!4jxh3a`QL>Zx^k!6%V#sVzbWT{73rv)%P)JlKVaqb!sI)>9D7cZ$k zj39yypOG0+GezK#8#{d9S;R-|UmBLM`M!+EB0<5{kiQymGd#a zDd?y(jCU_hYDyBJGY9)A<0=a=d*?g;-Nei?Q6_^`mv&M{dU%7T$jWL^?RtQwreDxz zV|VI5#9!Ntq@bh3dYTh|&x?shY5+lEFR^cm3`Me=>5@V5XBtmD>zB3O zVM-y!?PKzgClaa_`Is2og>ybf^?1?hi)=xKJeLI`Yrd?<%}h@J|Nm*gE7qzWsQ2ef z@EWMy?AZT5JO&=%kg>xt!qvOnOyG~)#TJahiVu|E!)i15k6h&Ky(*#DC49RG=3<&L zaSq5EXC)TK6w1Gnf&rXxIwH+nSOi|GBo5&4{`*P#;+euRpVD&n>;mCx;@v(W zNdr{`cvhPVzfxOlh-YPAsiU<`!Ab0QcgMwrO~FcS!QysyZmeaG=V-8VN3ft8H92P2 zDEHk`KLPaU-I@O2+Vg$x-(hC>oNu6rI*`)@n+fQFv{(uYzxr z4A~_fin-~K>NQ{>dr9-LY0fGEtew??<=y9ew z$mf}vWuNfzu@wL5jH!u^V_&hUeCE1|wvSU+k6n~Tm%IuK^e)uqv8r5_uA|O}$>zmf zu7{*g*k&x3hUB2Qvd@@%`xr~w(i-3w7ZI=4G|UqNB{!`dfRKTYGY1TbY!f-W@BP|! zY{kQrkU=k25-5k7FY6&If7}?QEvttu`@jD^E0rUW$xxZ( zdW!zX+&&ixb@d%^-{-8|0ER*W`nDcmjP^Y$Q@#B$SOQ9zG=|z+k8pZf{vD29q&NgS zegS2;YQGm8SR>beTs5$6MvA~pvRuBGE{jSu;qNU}wZwKGHo_M(;Zl54Y2$$;>)D=HS}J+8>5mzB_p?Z1>lC0EgtMQlCBjlX|s z7qn{WjG%A(zbXB8A^nuB!1o8{EUnJka=O|*OAh_2#{unyr7YxNG!lL1O7RAu;aP~!KM&C< zJbGalV{Eqq0H7==dOre`Hib6ZA@%#Aqx)>d;ajP{I9-9YoU4lJcwK7D!L@9Wc&&EUeU&x0a6*^!;{G zI&Nq$CohTcHwDZA^v$GRX3Pnp;W`J|!_QLE6N*1A09*f>^jTs1@;K*5Y5XzemJBlyzsAt)=V@)ym(xibOZJ)iXX z`923KeN|DG3Y^?o_CREs6oj=-B~Q8t4@;#RWs8qod+s0o6a>(G3uT2cm2RH@s@IK& z2T|VeCplUlz%CEoUfimk6^%7)H|U1x4u9~{1N@F z4e&esp)Oj8mbVH!P>Q<;b{;l&}(z(S$w)rR~b;0J%wsHxmJXW zW&pwV^FL;!Xc+oV9(u|x>T;h+!DH@rH%qpTXy!}nec=t_T2C)A(>``isY$e)d_gQY z1F%(YJY(uJn35zw^AaNcczvb%D$+qy6e~QhmIWtBZYoafpG8*B>IK#326O@V8d~CgMLk2oiGFP|RW z;m})N>{X1skLa178pEV{GpqU-R2(cbvX#>1129I^XUoQCf3e^v4xW;or`jUe#wM{$ z!e2?F-UMG_U<~n8 ztka8%!I#Ia7oP+#YT{y%XLW+}7cVzd$xGnizgNoj2G1U7?tQSKmayUQ21Aa};n~{7 z%tA|0y;}%h(@wA zE?(|b|ElhC;pow1t%*GVyVB~?L;D)1Ou8v0%9A`~5czL98lS98Phzky{tbIh>#Y!X z$C^zY{ePZ=9gyEwPMIu>xs{@y*6`^s{fp^}=M|c5aU;77@PI=Q!ApAOTj~2A^W;8# z-d&dK7eAZV_H@qrw;?6BwVvg7Df32aJ>jm90P!1c`St~pz+3Tjm!&J&JTfzU@PyXL zLC~56y-}(MfmLtxGBhAV{Km>!Yhz<4uj-jFPf0Wjt33kJPM$iyJEOQSa3|SXI>tT6 z*jmQ=%uOhASr%-S=oTkeb{jE=fez?^q42vUC=xPFXmR4+hWG8K3CLhezIMdY;nlP=l=cyk?B;BNACTNbHJC_jy z8Zr2g+dKvYH}~g;MA;acW&55JE%DzN>ZPWE~yu>l5 z-^BD}$Zyp}UlDjtRH#EXk4HSOsShfW#IuGxt|b$c(T$QPQf&MzLTR~JnDHqVILVC9 zedYXCdKvH&n7jNc!{zi5}xMp9ZiD5AGNa;k@_l*~SUH`xP@?3+!Q1a{Q z32H>g#A{)E&}G77_N2RS3R&tr+C{aFVl5-6n#6Ej)j>TZw6G3G(B9gN;qOvP=@2*E`k9c2V|-H109Yc*jyvV9^~IZ;;E5f^j52zaJQDy=osjV@%d zuk7+_7w?{GA)`JTYa`a|Pl#f9T|xL`3|>UkiKn};?wy~?BuZfiPD5EI1=|@WKC9B8 zR;tpv{1BjvJ(z(c>4j{}J#J&^Yz_2*91B?O{;FZo)!+$_lEA?o3hv7x30rL@*z;}t z?DC-_bx2tf?{?kAOzUAWTcv`%GHAE9?m9 zF7H%{mLc0=Err2B$td^N!yppPNpQn^4KIJxS9|GPwHA_NUse7BP{E?w$X5AoF?vHm zo4G2L2lWs|{2!_!YHyG+zP7$nPkVwNQ6pT>0{qK4d4Nq+XeLY737_0(m=GMq0ASg8 z`&hX5SsZV@R{4`f&vYzVt}9w=6g1McXL;acl?Lka!M$gz+gkUVSh-c&2qbS)>x@Sn z-;s%%m>1jypk~URi4w7uS_O*DInntv*lXfT>t_IQWizrOAd1*CiG75rnb8fh?}^7u zg{!_jFG8Yx39I$f8~)`l9^@+-7*lSDkETOFKEKPIQ8?o)npR7KA^pF_bt9$K8??wX zosH7XvhS9JBtqpiO{R&MSlIc*EKNwjVd7Bd@Hj`T-$BZQNO~{WN0jybplhYk4U?@Z z*qwBB^sl%|N>v==S`_mH6=r`v?9!-Z9sNmz4V9GZ-=ms;bbV*#x{u9A~jMhMvoU~n~BcF?l>M+&MU ze%wz{*mrZHr1KE%a@UF2r;Dej(}u!M5YD1r|y zdy8+riQK&8vkPSyoHG?}VNoxDEN}fg(pDF>eaQef2EV#qr}Fqf+PY-CL3LxV)EU7X z*1(g`jTUwSpP}B#WLXhNcw1D~l}+W6)AziKDQwBO12BGYh8ytyaf=9D1UnA;Npsx3 zY#nPsTs);%8Yu}Kc#-7xg7ooYZVNdN{%kpKesrRi$ZevVzr}fJqDhu(`C4jeY1Ko&GZw||N?U5%gq|7cv5S)FywQ6nv8d6b zqB)hAh&V9j_mZGsKD2l~v~Id)?gM%HVFRG7{QHV^XoUz9es{B4e$W6rNJ?8(VUKV3 z(Oh|}(R>P4g__OlA!jT+d@YHk3G5pTYyE|DpCw^NtGW9bO5{5X=oR|1!Tb+>hU_H7 z<=^Pq?%he}7HW&Q7D3P4&a$rrTnbvnrV5MDMuY0qxsCz9*i{z93VOyL;H1N}`K}?! zwt$PeLeETSSLI`BV}{G`7Q@QD)vCAYbSoeTOm@g?S&IL4_>@4wOexs|HMmMH-e$D_ z7HGiG;W4XiL;fr+yRxxqvu8Th_ik4eN2^5riWjau+_iIi5AVUJ?51+LsR~gFqS?0J zAb+=w;r?K#WnKpf?$~dQ4XU=7pc$+vIkp%DY)tBm1H#OWROmL|{w$9BQTGK=?RC!S zmjDtNP!!7ir&Cs%M7Rso{Joo2O|TE8jXaur1WW__{E%c}&|x{7e~)1E<%%TU9WN!JTvli% ze~b>CO{9nyk~>kIK?C6*2_yeLTj*fKyX*n(<2kv}kQk|4FV;66IrOJp3+lwD$jQ;Jg-n76=37yxsOtu*q+Xo5?JaT7dV&nN}d zt3P@6MRbIvG=;UrJ3qF-;LK(fnQOE)$f<_0ZGC*>UHIpy%mlv{i?Xt|XLl#gX;&VAsDqMHNxOXG~F% zWbzJ&!YX@4%IYw=LQf@dYH4)2S(sfcIe$$ZsPCcJ7JAt@yf_^l3X!kcLRW$3lYtke zx9SOi-uhg!-9Ai}RWxq?aoF%j7^5gyef(yXgGyCK-? zukIT?!%OJHCZpI%K*+ z*Zdq);59bnhQ4eB;N$8xw+#2aJci)|91Y260%_*8ypIw2E-Vc;XHQ%+C=gEXmZ|+- zN){`fq5SrXQKiO?dDeo$G;$CQ8O<&#Sb>Q2`2A zxyTKqWQE#*ohH}41to7UTbqB! zSq?d5Lm5yjLsrLtK+5M=U)FS^MGEXF?*e5IvTl&3vL-5Z#RxO_-yc~i|h z_0oXh)S5Kc!&0H?th%sPoe97+K!W|}EXdR*B>>J+fcW)LB3vcYjgkC?=ur((SpgG>2axjEHt&fsddjiR{j4AZjD-HdY zRdx03x{#84qdS3J83GG4lOzh0`~o91mr;+F=h@B#XWm;Z6UpROw{<Q+eFm0f3&T zN-bAHoSgA+$IOHfSGXd|%)yeP$Ys&=fuA;Q^$76G?{+f2K%MIl5;(@cJ6@`3u_;B}Ye3^+jDc|eUs`hB4q^zQ+14*6GdDT!1L#+jImS^j#HbxcFgm~0r@sPS z52J3z>g`jnM;V8Gv39Sjkj!%NtL-rb0nGo@lMw^c#o#)6XKdcHF*s!Ko6_>3^^)s` z%fdSAs)HM3pbbJpO$T+slZl&aD8;2go6$xeMIyjWRg(Cs`cHn?j6JXQUL|UycpWaI z3Pj2omU~$Xc+1sQG)FBig?M9A&EH%Y`js!zm*>)yk*_w(HUs>Y_0z9}o>(IVAmtdI zzv%l@4>w|4xsC$hkP%Z(0|^mX&S<8-M=2>(rt76sw3^cud|q(2(>_0wZwimIzz$`6 z&xh!-)vvyV0#1YS^DeT7N?57_ETA4ieDiTN1_$6v2)vKgOGW!WzI#Yo4Y$g{{Xkvw z+R_xK;+i)p6@&mBlwno#nB0DV`)oL&(7kcLtoNo@&q`zqhOEbTi+TACRr01>}-!QU45+gv_m)Q z1r5SNd+ffYA5*@I4%sIiWN+4SfC&}^yxjn7jITH_OQ8UbsXP(BqDTIZ^%q*!wH$p? z@V6q#&yPHXGP2!d#h%EqPBE@CCW{j7yFpm8%?DCCa8km*g0^=K`G2Xf^OhjIG#PY6 zO<1}0O>u3hWOm!cJ7>9My;}-a(bdf}PwGNX`Jg8+O|%`;MP2^S8DKqp(Rb*&NUllr zdk{+3WOV)RZmvkyVWr7G)b2J&b!(3BX88y>bgmc=g4#si0j zV$hWpafH|7#Sf`N;KO11Ur|T59kF-J)IJmvB5s8Rm?g8+c^`%wb}@#ug!!F}a@Ko8 zWrU@|8z3hA7Ws0tEqC#1-77%N628CBI`i_e^-_!RURLg%_qh)(98g#+d7RKcc^2Y^ zSg)!wIig)Ndv&4>`YJT_){X<|gojEkMkfGyh_CpQ|J2!)$YWT>WVDgw>Ee(nkY>M) zO?KLNg%-7nx+5x^k2=2@C(S%-u@+Q>vitl9QkzfPB!b%sOR}LT+5RqnlPh1yUXwhW z59K;#kj8>cTn{!TX^#@XrMdaAOR{pp91qu-%s(Y_T>SF4gN>HO+(2lHiVkhUkfU}x zROaFixjSsEF4e_~u8H!cQWZrh!d5LQeL#C@D-WhO#^cmlt=o9`>#>=;W1F#W*E`z+ zp_TTx88=I&iyxOg0SY}}_1wP$psQ5>KT90Pf@}Y&5FKj!yN8{>r&>0xNl~DmDrC=e zJ;QMYi%GF74|JK|BY9gus#fCO@Mp~C)(f1{9vc(BV0r*`!jkvUCrDS6 zQLKkWR@Mgj*?8uRUV;28ve7kWcQAA)8?E@DP+x!nL13F(`$D*H0qg)x^_ zJhdfn^Fvc`=AqBc}#6WYP4{r(|#M(i8Ge z{E9SW2Y17-LFY_t^X0JB*(FHyQSDsHoLyyS)M|ATI^!v%I`VfdVX74nM))<;>+rwS zn#Wrk!4@bXky4HEL$^9uqm1Hr9B;JNN#;g7*NdtrR`=_xIVV_9N*murbnUr{y*z;ju8E0v8b=CAI27Z`w#y1oKWxI z@9N)wIc#0OU>DD;Xx+d$6#(ym(siB%GwzqK1;>mI;w9|;j{yV5I zp_1Ns9NJzrLJn1k^Sz4 z)S-9D0-<$G@o|Zj_R{+Ce*gEK?BRoDdXt_vD7~XC65@KB@oF{1LRvh*p==Csez@Vj z8V;BBUF12@*B%}nsY$?5e$ihUJ$4vZtn)Q++978IFR5gVMjXKO0=~n0IuCC?WfXcc zt~9IamccG;MZ*F!NJsu@M6pR`u>7zp5V@eM)3YEtGnF`;t+!mydOuHztesLR4?(p!miv-F3>=2n1Vx1&@pdXhWQ zQ`jMTCXmZzW~nDMYZ-nDxsAhE`XA_7uHeYxI<@iJ zxaim=M0NS3rIKT&wVXftWpa!*SA+JgqIyc9TAD~5iqe~z+`$lU38_KazFHs4yuqm5 z5|U#E9+_P4k1)+o1a|H(vs+s!tA7qR8ZFnEA4tF_#z0FVJD82(J9g@qg=f(}qWe+F37&64C2o;+6md&_qd@OPfusAmsw|cXHF*cC(GJQs{~^k)R&YS%xBl z^5d1Afr7%4?es5Vq=A`bnw1d(&#(x@uE^d>K@R$>1^H zBzV~1X|@%YE)=G=n%=xAjMmA^l|c;T1(_E=sp-6sWm; za<@FnS=zs{wL_(g=>>=bE3xfU|Hr$4q?5 zl6vHX0N(cF+0w)^H*YBju$(EMTzzNUeV8xMEDb+2y3(;kyS&2S-*2Jd<9Vx%qTzSI zR}VW~7ibD!Dio_l`{De6N$A5>7(a4dd2UQ*hWhRJX{;}jZ@6f~p$LT=BEqG@<;3_5)WX=C>J943n9Wc?>X?*Bab$(vl?~{CP8W zXxB;K-CQHy#C~0y7z;PDUHS>R+zxC^8|f=t$Nq}6ofj21t99qZgHOYG?|?G*d*aau z(2pTc%aT1^RU5F4aqy>`N#@x&#M&e?ww%-}s5NM&YrTf}m>tHhzGS3ZikDY>JY^D{ zDR*j}+bmIvLzuC`0I0w|#+o z^^eK!1BVCpxR))8Y0wU0aLAy;cT}K17IjhmNSCMx+Z;e3g{IX0wuzY5FK#vD=XV2|3 zS$X~XnlKqt2RfoDJb*)j-CY>I>y}SKT-T2EcgP9@C=0!Fi9A;ut)vr{0pq=ZGHQVE z^PA-lNk{pKFGwj$;SYGD1l+S83vSyu-7ILxW3dlTaysgaVjx9xqQkW#-{#K$HU4ub z@Y3|Io#IVK)9V-8`s(|i`4!=hz~0Q2Eh_9BAGb+G_kL`cV^;a?H2U{hU2hLSJ3Ya@ zjB=9U{+gi^Er&iPKzgJGh=j<1ip?Wx_ip}ZCLB`?sUiGv=Q<=1j_HK#_viBVa$_F( zOuGEd@^GScSm`^p(Yez@M(e(2Fp1FM3!^@P*|)QTffS_F;1_bj(XP4^@TJz*-|?B3 zql5E-*bq^I;eKmIcENTCWmOUpn|1i>a0)F_7jFky{^AmPpNqurZ+!e-e9b&RfWCf& zze|b#+lmYj`(3q$KNfUYz3YRiTWfASlZ!cL@ESt^e_fl~0hzRYzrZor15p(1gNG+L zW~L(Zl_4KW%||6XlxX-+AZL}K7CUr^iDmD_a4zbquPOM&nIUD}>duhqgt<3Wa+N-( zGmW0=?_uVCVR-@6{7IufQn@hDl_!n8#66~Y-_s?p2%)@?=SO5{)#`4qYazHhFZG7~ zW`+;S^9B3rg3M$npJ+u)qB+p{CvFMhKnNnFt%lku8~b2fKKaI=;M|1Iip^>3+$i>m zQFP^T8m%K>8(Aggp+%RKR+{A7_1yftOZ%g#^bb$8#f6aY{0;^I7G#WC_HTGaxZ-i? z`oG>&+y+!!%)^duq8{apKu=gtj-vuRL>G6F9LppGeoIk$4(NS+XXRLRu_$wGo4u9t zANzT=;sOqbygiXCAmfz<6*u^Ghvx=#PJuKN1P|H%Lz9KVKhB=ZLIlC>#oMh z`D5 zJuD$wU=4dLI>pPh@ZBg`%mrYbk3RFjaNfRSL4qifzl_zB>p^N7D<1}1lHjw)0 z{n<_?yn>0e5!!!Imf2bN1|Opy)R&AwOK0Kw(ZJ!7LufJjYdpz+I9CL!2{XXBD<7;0 zZ7#m@-!%Gq9;#z}ct~4txrMMHbSF50hfw{0NZz)&O*-%zk+}BEx`?VUpuuXeX|0I7 zw2j)GSDZ#@G)KkTtZk0)&>{#D9KPhf!M@s5?M>>bhNPb&;e8H0kEPJIBX`5~vEOsT zM_&R&pa2!7dKX0_DUafzkKMxdX<&`r%>3k^MtStjili#%47yp~KbdPZDVn(?>~ z_mc(J$@Sc!H(A~5a;M*}V+if1^9FL8)|QgOnH@5tGMigiy6)2Mp22WI&ZRU%IQ4stvTRPhh&WWY%im`vF2s4p*#Z%1o@CpxT=_ zILMQ}ouaW=M$bbVj9am_{{fy_2oH|)Xj&eNDw(}CK{hV9&osgPp8**w5j==1rDC;r z96xUP^-6AOr>D`>4AjCF^VN0rs3F)}5v{YLNZOo)yQUpTcb{=t7wx^~F9tg--+M~d zeqzR{uydat3%*8d;*Up{ea{dO$;;XLbJ+ue2cpAlevD3;KGxDjEmNWL(eE164Sl5$ zVqITP7OTugjRAVr2eV|qZ?Iw1?-ts-h1JpH+v?o2s4a490Od_7aA-5O8jkaNW3A^| z&@nP|0R%12mORj{TeR>7jnDKL{jmINtiFw9PlT?#AbfQu$Cm=DqE+elL@Vkb|5DvoUVuQXvKUh>nP z(UNAd(3TrS?4t!eW-k3`SN#+YnwqrH3%eQR`N_gZ`zPWK+k<>dsVf7`p%w%j9q6!k z5mxr_>-Qfb=XPiRek@o%N{o@Y5ZD2{UaOC5~P57*OSf`4mpRN zGtZdcpns7XrJ!9}aaW|LIMqsrMt?Jh8M~E{WmiBq@2Rh%=-Zz8e6j$jaxM>x$iwom zqX^>2!+NzI^oL{o+J_`|`GV*S?nEXunwT8Eac<_8Lx$J10$!h~>!V(EPzZ28_DXLa z9piCjrU2OwP|-N#5}IBCXdHA@G*QfC6u(US%w^4xJU_wd3Z)fGNL#h1XoSx_vpU@% zb$?poN~i=;UDiZ*VX)omEOtjzjj$X4^Ac{wtomwV_|K>Q*vj5sC|H;oeW9ZsqkXfw zqw$-iELh&5^!eH1qa=%89_POPafj_^EDQ1BN|}PsF3dwb1$A1F$mLrI5&}-yK(U&t zh}tAUpo)%Ic)hRF1L!9nE~6}8^_9RJGa`62hwz3PyifgqBwc$v)BFEVH10b5zHV?xrWt zpSIQvo;8ZJzbT;#nuHlW6u@|$^)ePnbrIi4m0Y+CZmQ1Id(IV0NyiOuU4`vqWlY|~ zm<-vNYndorwF6WOhb*XQD z9$-63#gH3$yU0O}M{8gA_ap8g>p4ZrQV>1HbC31@RV^yc`89<|N-$A`CSHJf3?hf0*$T8VIc0)wV1vKh}aUz!2R}0w}wdp4ZV3^pn z-)qE0@boB%=X#R|-+V;M!9CI4InQtWnB)q8@L475Eo>OvfKNXrQQwC8s6$#alG->c z{@wh89Bq!;)=Y7lfdW`VsKaS(o2}3Yu3*eg+;WH+JNfHxG94SU+%c~Q-y?ZcJH_rf z(snzirc(E#7AY;P@UP1OVfY8LKZROmNA;lE!vMsW{9wDWX#o6T7{Ebh$ZiML zCyzw&L89D!csqYz2AZ=G7zAHFQkdsw1_Dk7xS!`6uvb#-y3HR_x$y-i-kjfU9Pi<)yRq z9X9H)O@wAahv0o7l-?F(R)};nw(pCZXUzBvp>=0LxICn)oQjG&257o6Fosavf`lc>=@jwTbe7qr zjXISLgd!V%6)2_U65ZgBPKcj?SVU|_JBF5q|9i%3-|3GVx^#>_VMZzZ^fdJ8|Nk#R z($^DvwM2YLz35LXmIE?-OY}C_sNme+m-!VKKG>kf_-={i3q(Q*4$I=owXmAD<6Z|Z zQn}ezPF}QNMP$TNpnAklZ;fYMOq`uD2Q9np&mlvpp>7KCtmvefw1DM^A81HtGuaFF z8N`g3HW+eRrEWwEcJ4s3f$%%JzeLiocf9%#CYfmV8v)(M>NA(Z5E9p)J4h{pU7cyQ zd#hx&&kJL;K8;{3wZK_&^gTNj|LdX+XllLlROMuirDgtZ4NmYG52Ib(9b>6xkC#ub z7szeVgH424{|3VTOp7xyGk0&6L!_zQHQh%^7K4l~X5= zC0g#ZER<0Xx=-`nAk`93{;!Bn_K3xg>!&3N7f0183FB|P$W|zODLo^ole{X&Naiu% zLUvcDd?^PNZI^g#8~=S+;*nCjY+EI1o_lXjKmtc+#}*3WsY+&!nZw#Acj}!8Hg9sf z`*K{sap*RJ)L}`Bw&em!lev_U6Tr5DSji?v-}RX)xv{rd@)k&^;(PEZ(`}@MoFDu@ zLdrxRrQtKoV(K3tg#w>zwoRlDo);}?{w~%f+5 zsw)K&pgc$Av4z3f{^1w4Q)5VEUFVh%^+MIH4!J76m$IZq zCid8eZrlUgNsQ5nCUgE8fDzC}q?RM741Glm{sBEHJ)H2piH%c%ZIK?{3!G5q)v;~8wWcO!cp&OzD?+cL;H98#-$xA^?)%h9%VMNqp^bJbh zS`xb;5M02nb7e$m`tCr8s) zWa1cJ=JKt`9jI+mzVzGXmZLF`Rn9=~dFU~($QfZ~V#*`OFUYmR?LRs?pjV~bRcwH~ zHRhFiAe?z~Th(~&FWSED5AiJljJ>F0tyb>4G(iU~c;m(_nv)h5Xz_9$>M(+zUFVq*^)Qnn?}7{ky>^=RUq<}3Lx_>EO}Ao z4BAiWd44F}BX$qu4vKkc#%M}25%CY8o>rN5m0Ban){NQ8k~GBWRW9gZjoI~IdCVvK zvw{5+f+@qaAr+z!2ifr* zsLtAT+I6463k5|^v2;%eZ=pJqQ?cgbmd^tqx!@wTI7uvf+nuK(RzDpoqux|H{moUw zYVHZ(3-Gx8&6N=YE{lz|TD}5aC}FvFt6xCkcZFfM5XO1MO8fNqW)7UdjJ+t|AA}Es zx}DFgB_Cs7S6T0*e0`d?y7MNV!Bl~Hj|9zZr!ijEDXMM$o`1q(EuB-6*_a&8^V z8?-GN+cQ4RseQNHVeARv!gnT;u78y*pj@}E+5x;ML1zIV6@U{h%vUCnsws%$(A2w; zM*EENU%b8sRbPG5c1a@PDI@7hVa22k@nY%zEw01Y*~yLTLMH-PY#SwCy%bv@)EME) zcG_2B1}~Di1sA{%iG@F(0lw9K{GJW*u8_xFa&Mw*VoxMCRQA}a)MxD@rmKt}Pog^3 z*Zb;xM5pVhBFW|clu~A~-E;Ovo!eTaJmgJ6izo|Z0`RuQ1|ffG8+VsUw!385FxLqA zyoH^S*F$pw-nr&s?NjtZbn8Mt)ym?V^e5*2xl<&mPT9kfpo{nRCsKcvK6M2HQI=%0 z8&6~q)>A;n#*T|00ZZf2y+(jJ2vGN>RG$Xs9HTBfm%w|KTVlEA<9Jk@@|2&kQD(dl zWkT|%MrdeU5(sy$bsxNOZibqdA$kg65c8z$Mk84*{DMT(|Jc z{(+^%-;Z_cw?ir`u5Z4;O*F02w--sUx=ui8WH!ZhmTv< zc`S21m7aPGj|EGf|MUP!YF3Xt*HrxJ;m&;$cKl%eQ=UlIi;S}z*H(3#iE1WGDFhtL{7>JuG3O~n$_1@H=PX_5JzT|=B7pT_((zKXx05I%A zf>WNv&EGda0Dcn(Xo(b1(mAO66Mu?vRo5e5a|`tgJ^`7VD-R#{%+!+3*B9&5Ov()@ zjw>x-be_8EC1Z%Uh%%gi30ILw{TRlrEnB>+r1(?E>hGeK_+~DVE7xWVk3Egnjlrgg zK37ghe7@%)>pFjR)I2C7*2?aUNdF|RmA>bwtvHJ?a0kn>Yhw8z3Pb=3e>V4Q0)Wp>9HPnx^QQ;ePgocd!_qxRr}3@|5T zSbStyqwNPG3N^=psGCUvL4QArG|C4f;*ft>(6ODhy)D<(3=IpufN~5)2lo_-(x16H zA@`Kum#Pm;V)-_O&oV5TMu#4!%GG*Y?XU;w9F`m9TWYebS0LeH?7AEp@x zGOxMmTn4qde<(=;KtB=?E^2vc(%a(g=5!bNB_MDCo+7~YX>aN#)OM)%{#Vu{o)!GT z&wemQOj?7S(Gvj6RQ=!OwB@Jt^ha16a!LG_sCntGYQbaG+rZ}>RQP^NV!|u1!hcRK zG~)`V;B4s8c$zN>!)Nz0)BfX8uh_#H8$`c9Jk8LpRmXH`m?ucE_LpSkU;qiGBT^3y z`CwzfYsskwj8XzQv#qPzz<3*@Uld1Ru1?9?!(byZ#{WApj2lV;yKUs5ut1MLjk8?4TgIq2B1KI|h#vXJaZ>*q=(1}`hj|ZbkNSkmN@As~H#2FLw z@v)btUBM$C4p&9Xrww$RWwz3Zg}b`hu+Kca2cOiEkiF{CE8bI;SRe4<)#{JFGLEi^ zm}T)Ox?UvBe_~P|t9(I#ED% zJwhV1<1N=T%pC?Gc+v_pIuY-zn8_t(mBvIpT#cA^T%aXw1=eHtCJYeYTZf3fj%G!L4E0UAcwhwXI1oI<(0=F-=XdQyR5{X(No@vYL%K?nB$G* zKB_$$`8}YoJc7IN6#ZBRS0B_FaKQuU!b+KN!TCWlxErijEJPFcqu^|utvz>7y9`%u zF=c&q@pwU#@lu>IN;YgCrT|!RMM}-p)9bwO+muM{rJ;YPI%qod4AWzfgq?1(l$al` zs-We)cZ!e^5?KY5DrkHg9QJn*36r1_5M2Ac=4ak=#}ThuRzFqfAh3!m3_AmuMjl!0 zTmCnTovlJBR49F{BYOF>qTvnWzmQh7c%c3IBEkzSxH0P!+FZGfgqPMNGFD#6~*=4QDzhVcA2hZ`;?e{hj#EJh!sJ>7|y{a_c+ zNttR2UDziXE~E*<3tgATBD3^jp~{20_{pT0XsgJD-BY;}uY6|JUc?M&2*U;6yUYYN zhC1?l`rmDC{KcGSvrD=V%~Ab!@D0?}mB=|onZLa}@R%hoUVWzZPaz=%ZrEZD%Z@DQ+7;>J@goou3lx6x2>DUh*g zp_hh{Z29PkS)tvF%CSUBjr-)97}YEkSHIl%UnB=hts(2_i1b?c?}9E=bd_+{xijEP zT|P6aiUXto1$#(j>hFN*oVCK47%{u}sqLfla|}h=u?}&83aQaaP)ioKf?^%Ghe|`tdd`*TCTBn3i(!c3`-CKmspF6B5x%SZGCf|S*-m07T)HRFMU5uIaH z`NbVmAM);_ZM=c-#RK6z>T2&9krM-R-w~M5Ps^-)Aj-UzT1GhJX(QHsKaF1frzZNS z#^*|Bj4yDJY&-#v*vkqy54cxXKl9X{6Fwrn0Z&!l3+TQ9^s|}ZARhA8#EfWmWXga% zzwShs5$^{u+XNeXT-~zN1s(PurO>?SjAcA=J+%=Bp1P>H7n9U-t_6b|BmYvNhFn!x zTg|E2g5RF_0sEd3ZBh~|xyF^6Is()jc2Ao{u7?X9BXP2#(xF2rzz~;|MlLncGl*;t z_q15~zRj|4MGov;T%-uZcnWu$*E-G=wCd;`)-cy<)rdUm4&T`@GDmZ_P}?;z4RT}D zl~2{xQfVmhG)Sm4%XvKC0cmN(V5Lfc;rpoCMsZ>SB~1V({AMZkbnDy>V|(S$3eJA5 z$L{REnT{%`h^mYet;0!Gvy7(qVBQn&;;les${rxgk2DRUGSic}XOC=eb!~(gOA-Bx$`n%O;mTZZYpo>{FDMdfvxBH z-gT;mP{J#ZJi-7O*(T2aE%LVJcO);!8C#Azl_OC1xX(0+FWa6?!colUGk#L*(jX-! zfF`UG$M=c%Pwzc7VpmjPfxZSxtG73?sd~m^uUUSqZ!}@{tM9OgHtwW0^V}6Av4;MG zguZ!0H|!5-zmNYWk?n4I2-VIVY)#89kpLQT*uzU63~A^6`@^aUvvBy_G9J4$WvjK} zeq=+7koS)K)2S%r0Fb0M&v=j!z3~jJO#d+t)gDO`@0@#jyrg=%(Kyu=fXKsI=W`C% z1ZuTb9Wc3&ib;HiSrgpTnPwyXNrh2=leYb&ykU#QqicmtK8<*ChvF}WPlWnKFz-Wx z0RmioFjHwhb<(~zN3>+liVY4r`h-L&?wTd7k{9G8L$5p@WzO@xCIai2bp|8#mG4h>eEmN$2o9;Ynq?l*(HZTQd|_@9&!~Cpdz^H{*+<)%xFu7`}r2Tx)@2heZVBEZ^B(zk9r z$-;7pggy#R>j~4F*3Q2v{o7v=gN=byUW+OXUL$_7vF9E=bFg*euilPwpQYw($Mbul zqzZ2X#olj&uh)H)n4?s#gD4*snul1OGIdPJ&Bl3-XPESv$&FMGcx}Rm%{#TMPv;bA zVrb<$%zS1=son)1Q6-fW!)h`9lMt|Jciyx1n6DFyA5linOgl4qAxSk`uLZVu`d-LX zMEz#M>`%Vo!ZGzzdx4GY)WSWP>&a^h+N8|q$DeLb_Q6pPra7UHG=CLE9-Ub^#?x3E1Em5xvnZ(X?Z^I!RM* zxlKN=f`308%(pTS`)4P?{lj(GzHzv0EhOjHy64(h0S;O>vt~M&?zZV1Z`7@$lF1dy zp4j5bIWvt7^*sFr{R-$OIsBua3_*J;~XJ;&?EvunmK7^OzGw65}c0iQ`Lu{q-uM(eTYu)Cnw+a{|Ob zf7%Nqku2(f{&{1Q*U6`%YIfni5r0)Jf3A8I%ktk* z1>_Z&qkKIx<8@06Gu6|15zA@9*i^M2TFAJ)ki7ky(chjSMwp_uE+B}Q>N{N z!lOi{=||c&5@q`cHyS992|&C6wt4E^xj7lu%%}aoW>^)DlT*f90wN2^Ad5_~o=8ng zFlHm5R>hD9WdR%Mmt`s38{*ibkcgV9Q%41q-YM+&`Qhbmg-dbNgOhUi5xK3g6@I-0 z$|V$O%j)aBs12b()06WawL33wRi}IcUdV!{U`wNy?5)^R69ORn`JVqh5B&OQdzu_7PwtJpEkcBQMA6LC^xokmK> zTgVc0mq+6{(S-J5BX3P1;g}{I!F_o)a^ilv}!{UUs$kjt;Y*BUibAH;)*>Em*5 zl1VY7){NuerVFCK!%LcjL(2cb83-(8vxN6&VLJ6M(N;kQ6MFKH-O`a{gmO_!ol#i+tIU<1B>~UYd4Wh$bvs7Ga{3P zu!=m5=B&Nm5Ef4NAF7$b2rs1w6MMUSqK1~|88LUaS(NYmc|n6g+O#}x_dTs*gK8&r zDSvK7G1h;>G5SP}O%Wox`SDc?5v=KEfvwSUQ0q0EA?z&|;(IF$=OKdb z*j2sR>mi7^kj;n4&v57S4fkvi&_~0D5LXp5%+6vi)stW1#ecQ*e(jj=ewv3jO~+Et zvHX4F8aXvzOFh1$^n%`5W#k!4f8X=5s}faKf|uZj##f%(FgGQ-p!ZDyR{ua?(>y~8 zBW*fwc(NuE=<3)Z{4N`*`j$7o*)2_popNpAU9FC?lrwo4vV7d4*5Yj#AR7x~ID#m# zLHIqy^sddbUZy*1*ztNZLd!B8?@Em@o!h+kX#W6FcQhYYAVyYhz_pfh1#{tVqB^}; zq_JY@GrZSQBYOV0RBx<>J??>2icbTw^^(yIYqUWEMzo}|P-|%oH+Ot523`!5JKB$E za%1&Q3U+OIjd5tXZx;3Chr8w(UiLYpcqJ-{bksaT55A^T@K?j*}_v&rqj% zxo$IeHe#Of2JbQpD`aAVBPz!?Z}X$Z6GXL}LXD+f-JXei;csa8(rKz>U55V3xnv68 zKN}=NkYX0nOk&>N??>=#`FAZf32DI*?IO*U*tL^n%^9K0?wziA2-kFmsXU*x{BI?t zA9%cXb8HXY6@AN2C#5Uac%3Hv*^k5ZiC)`E-Un%b?#H zi20bt`o6N?i*kIztYT;OGl{)~6u7t7A8r*H=M6 z=QgZZg7oEB@eREAgWMpsyN3!~UxQ*V!oamp&dj*>wmhs)@^isU+};#GsL~Ba1}yJw z3-CIx@(%y6kNc|14o2>{YF{mJb11dv(9-R_uQedWm%Hbie&S4P)Mo8b7ngn0d1PWL#iykMET_JR}f`4^b@#5CNU=7+5j9i_1baNuK>OCbZ zpRr}u|Hf5aXp~$|5)i@tXgH0Lq(*K{^c94Mr_ytK^ZRMHBsl8BIF(FW)BcXc_dzPm zH$Eqj0>(-F6@(ZzZAdgcRP$aD$-N7N$#`8}n8WfYc%QVcI~sU{F!32txt<$u-J=GS z!;aX`s&gB#Q>b9|tL(*$!UyH{=#QNm-4Rg@ud|?0mSx_rZqwUE(JPNRa!S=tKQ#kwMZrYFHO;giXpNQW;5fBB! zHxTviXwpo{pWJ?)bxm}zaeES2r^Lj4ecq^fU(JZAj2=VzDl+tlCC4!+;2E0r{1rG4 zk_S2>_AbtachhH`%P#61by#&UZLg4ijXwpLKwsL?zgXMA>7Sm8=k}GX;uqCD0CS|NS zAxWsng6bt!tPR(-L;TEC*cJ|Y0dc>^PqET~$W!U;B(+7QU&bd;i;W%uxT77CbH^md ziCk8%i@Jgf*!xTzitRjW=N)3Wfz!mJU9Z45^)1XbQe{VvPq@B<>dat9ACfjbMQl!@ z%7IP07bTDBhc}%XkGk0cqvWtUIV8!xA@VBu894c!$Gw{Drs%8Pcl`eAW@U`Cd#xuJ zrRO6nx+C5JLcfL@b(oFSf#+|Rv3CyBzMO=Yx*sJCq^|k)+oW_v^*thn{_N1}Aq!-( z(b1^;PSj%jvw;QBlx8|bX=)6=gP@le@H~}x6>gi6WiN%9dDT%|;fkwR1pW2z_LH+G z5FCLzO+ub|fYLE)*6p>asVf@yIJMdT1gh+bFdJEq$idf={a5!8KU{w?-1j_-2*P`0 z4y=w%57;g;<%3_F4l)Z*lPN~IlC38HKCzfP_A*$|*P`iWH^9AG*5SoG^4lZN5#`Q{ zQiye$cZo|zdx9(1kFBJxv2^$)3J$CDCt><{y(59|S3TG|3A-QlZKXV8fSe#tnVbXp<5Iv}{hHHUzlqKYYcm;*W<=I&kqGvA5bUJ# z*O9<`ZPAigbVaEQH-B>mB=flFL#y5#>d)8*C{OILDjw1+k_Hv@>i6k>Rp~!~0+REmi<{;mAx^Bpb;d!H|U}2^_pwp zk8p7D@BAik!ZtI)A}@EM6)Ss2`Ibq%BtHC3_Y8ZniI~%-dM_k^#R#9lEaiv(%Q60yVo2)WSl*RP2PUuPu7e1&pmPy&!A!&{1MuyMuULS5_OPL@7HHbyodDM;ARk zY*2|6sd_iYI84u6c$j!sRp9eiYcERpv(|{jA8hF*X%UKI#%=y78OK#Uel<2tH2BK8 zSqGsV95r!&6V-$6NzFe=Fy97dNMEV3E>f>hv4OZ6H9#FRoHKr&!&YYYdN1XpPvbg7 zw6M8Bf~QB9_ap3FK#aALT18DLcD~i)T!Tk$gI5U5I%fvqLz^67-ne10 z__iAOUENiqw)Gy~tZW-L!B!1DZD84Q>af|vc%9ZNVYqzCWUhM^dhJ`g8ihGs;!Zq< zy9%qG9;KjHR>(Az=J%Q&4<$GaU$kf*Ie1>ubW1{=P6y;A6O2}cw^6tjMz<}^(IVMoQFsX@z{ z2If8GgcIs(%1bbLGj6UjWWUkI$;ez1~b$S;MTdSOS)uiAhoi*v`@J2wxKAK)!p zKue{sKQKObQ|KzRY|r2uzucwO^2Qk_wtUj)xy^RSQmh7lbU$xb7n!UsPsyDFInGGi z{O%AYykFfH7m%b&amGAjSTI-ahdU9Xtz@bh>2AyKocu2tUAcV4YwZuwLX3>m!AZ^D z09`ceS@4=H$BuZ11{7e<65pOt3`ZB$J}tc; z&#Suj{%k!@e{!^WJS3!g_`4Mzis+IXu!H3m&VP{CK>Tqdp&Bt_54Ai9KNL=erA2%d z*@eBQu;)mH;i;6!g9$(e4yM&XlXgArFkLf4nO~>{QJx(CgQyq%O)sYQ!w&8499%F>{ol>|7J(#5E1m-=u~BRwLIkkPn%nbklPP@m2^RQ z{)~}38d+CP&CKb}j18{E2tG(sBxbYj9q4al8LEXY_gIXIV6NZ7wJ|^C7Em@^ zKR#IZqIl4_hOR=#;%q1ti>=@}@fHD#@|!faIE+T+wlk`~vhW$b*bM^&5vs{OmMl~V z30~PrJk7l=aQ&4&b4jN<`YvD6b9L4IB-bX{_K@AVCn-WZM~mazjh0n8gH>|4g5u%{ zWl*5L?22J3$M5H2@No{+bv8AmGn>aO8R7Rm-S3(lb%e|{!E zDu%8)zYnsCv!W2)vtvKzH!$Eq=RHiYp*1e(1%|(^f{Vr7Zw=_`@khS0?ln?X*IQpR z5M>78ZDi{_-9AJ@)=Oy6()$+siSCN1@*5dzoQ>jZD&oVmsOZSc8Efvj?VE@8JZcgy zps4BYse%1=B*Rn*ER|2$#~UQ*j;5CeO1EoNd<`5MhPvnJ#P(u(k;V0Dx|JFx?}$7CzP(E3D;F%fCebG(OFHM=^zlLBt(LsB!u zi9s=-mVG4baRNW?SfAZ1Xu;p8s9~2;Xk;11VahDC)G1A+0|pm)ND4&jH$)_%cBw@D z$JXaTrtJCaMSH!fS=qdQ<~aq>m#YpL43jb;myv)LiMVzt7=KA0t6323rPN{mW;)N~ zMAlo82oah|BCGj+VM{LKMdb=8c`W%*nei5Q!6C|PhVQ6RW$k46uCOr`_mt>}lU}+% z6L6G&bA-(^+S5jhshT=r1v3Q=1@2)4Yj|0zOysIFge#qwC{OvzbT<~i$Ov#7pd!9R zQ`X(P){XO@Lv@bm+|P*P;r5D>dYgHz4C4pYj9(rX+1jl~+~ZL;@!sOWiv{Z+Q#e~^ znft0skr8;og_W`Co-FSWFY$0M@49jq{Z`_)zJBBU z<|YXoE}O0JHr!k(R%bbF|{WW3|i|K%JOZ^ z!q)zh33F8;`hm6fCly{`x`dN8*D~BreHP{QjQN;wo2+ui#0IKiH^t+M=cS7EWkG|YhI5ti16d?ZC2HQ&(M^Rp)~ zaK&aNvQVl#rXkkUz2^Qlv#an)kfYjxtkqI4Jp}}Gw2wBGCpUS>_o)OH=6i?`xEDiF zSrn)cv>#Fi7?b_8EgONTGRjyv)aW8Er?+`y#W=v%En6dRT&ok3{~2LceLbicLC;5+ zN!L92C+HEyP9No<9;p^K54?`T>ryEL-C>uU11Rc)3Cx?~n;yWALuGZ6@FJ8@rc#XTg7E%-8zn=$A5%Fd`~L z-QTxn+L;~GJar1LnzHqLOQ09O+dJe`qh5ni&-&}|`w1R;kY;y2hOV-B(n$E*`IicS zYmO`zsIuBm0=p0qMKxGQ9I3gBq(#nOaU$qAtslDLw(Z}VFZgv8-)}vL=add)1}v4U zSVg=7Cw?S=pW6p)L8zWs68^HQhaO>;zA9r$a;|Yt#U-z-Id(bk!u)ZH$4%jZ;S~b6 z@-5KA0U*ea9t2dZ38kEH#a)H-`c6-qNyGm% z`tyKxTr(GZg`0H=HjfkKFtt%cY+8LpoY%%VzN6EWSQBv?yD)R;*+N602~_XZ>?;AWWrA3sZjgn=-9%(?*}dYo zZO~9VW?GXY?UGpz!$Jgg$eJB};X}NOWWL&d@l^H^uW!xDn-=d)Zg>#lXEz?(^}Yr64fw>d5)%&Q3(KOMbQsPB_SpZmCwx_uWn|6vy+Z3e&K$zMzS>=u-3 zaR^zvY1(gH{RdWU!7;R)`KsGj2NkJHQ_e9%iRdt)3x5d_x(4Py=UKx$r5|?CV+R-> zgA2!r+xAiZ9ts+q^G(g2H~?-srEgi+zzEqU_e8M+G6TB4IQV{%!{W5gFVj?OfT7ItLR0YJdY?QicxHSIC&jfXDUe zTPFc@OYMHR<;S%T#dYopApo)9x8qM*jWYt(F1Ot(qQD+#YB^A22~R8f#;Enaccv?T zQ&-x3MQqvMd+0IrZUgVz4Q1kMMqt*9s|dta4{CbaX_!>j)5PH16yk`@m$CL`_|fp{ z!$`*?h%YKH+>O&VRv<0dRD+sfkBtjR?uG!6&kj(;mcqt`j_>7L7})6j)!m>HE7p@~ zg9G*&@473SBmSlsvqLr9D|1_)*PV+AGeiC`USwGpbbJMzn(VZ}PJ0V*0*z%;2>q6f z(rB3CFk{I3D3ud=HM4n!)${isjPQSUCw^f~Y^JL_tlIndCdhn)Op8NTyMC#)`rZg$ zlUayTAzp)Bt3IZih{@hEp{rQ)emi_RCJ?DNt(O-EoCL@t&hH_Ef(o6(1gh?)ipzUC z$?94qJ>P4fk=;H2?mO#1K>}}bAc1)+^F-Qp;If#eGGWa7?Q=tvOJu5dy9GHvK`)se z@vtN))3P7X!mZ~SoY$hD3#Jv;UHrJIgV&y8$VNWZHlDsTtyO7<)qEv#if^I$+hQO@KeC4x>&}_YV#{3UoPz72M__0ww3l+-*oF#^oufu%v(^n&WT8<9moQ#e}S< z1l&bu_B{9_q2MD#al=AP(^!ZLTGSLs9r4ZTnr*4NP=3CCQERO|`Ew|;RO4b@@Bi?> za>}gIrq2nC>h`+%Qhm%ikBs4QeUjbMi3cyq|0*A8ZUtJ0_Bxc{`i-Wze@mfb<9w6F zp4AB}j6>XtC=)~8#>M=O1lkgFS*ken!Go+P=*om*kL-#3Z0M!x-IQ)-<7~plxl!7E?VVX` z!onPUJiw~Zvi*2UWdOdevMl zv(=^M>yro;ULJ|Q>`ZUf@Ipo%6qWct!}jy|5s713GyTznFBtnqb!qvQmWQeA{mDYm z3}xzMwZ0@PFu04x*Z-3xUEK#WouLp^rGLgw`vi_%FcLIu&nc}h3wkr3Sgsl< zLN*p3i=fn4gj60W2rPxq*AM}4LHGN4K`H<+_NcM;{lnwD+Jxn zgd{$?dnm-{0@8IFgvo;z6D!>HZ>dvyYCn;1HgMk8%1j)krvXX4qrP+OQHFu>Qj1^O z*C$BB`J)cklUILh$l)z+bG9NTxa&Mim>mR3!XyaKi4ApTjc$WmMERtkxA zwIF{CER4_!KZ8?w1Bwn_7lB4;j&YzUFnNqw#PO8{G#S^T@25G1i0f)(K4#M@vn2&w z>~4%8$kf!miTkzvcF@rpgM?H@4YBm0M-u7?$x8V08ZL#u=);o=bxa6ex<)qFW2%OU z{|Sn>3cU;Ge<%B?oiIz3;jy(TZ1^8MlO7c{`Y)p)Z~NyWu;%li z7H6EYlJy^ZCzN6K@Hpm8n1PEWQYA$0Wg0G6p3Ri+ zhw{J{`GxMg!njA(1V{r}2r0aJw?}|cF92=31lcd7?JR$1YiGEpFH9eat^RgB!8Zku zUKDaKAhEG})kf~GI!!WWuL8acX1je|Lhtv}+%P@M=I_+FEhS48?Hng|u8K5qGV-Y%?o_+L~pDomq;0;OHj&@siLOPf2R3==!vt zAlmr3)>FlO*cL`aOG4g$U<9Qwu8rn35Ka-kciKCj6B*Vhc48$`m8kQ*SK&s=DqnU# zgbn)W0vUbaD#)w(QBd96i8U0w3Enn;U1E#;9GT>u06~kkAbuyM7KjzI*l{aZFs>NM zxUIW<4!aor7cy!K$4@<3XLv`{`-_twXsgdKKeEDst2;0BU)%6B-aOT+7pd~mJ)177 zb3Z;&HY?u;Qxr|<&JK-=Cmy~YUK1o`ePUW8p?8J(!3@pMlw^0Kt2OuMoLi{{|C4eQ z@)x(Y!N0Y4_u9Wv99=U#Jh#!8s#wkaG>%}+115BRxsYaPBvo^66cB(o5;ASMXOW*v zw_&geNI}I1X{x8T!7ube0nF9nQwHCBFmzs7Tu$VFUvmk1ScF&dKWex(Y{w=_x87Pc zZ)?^%B9fqJmgiGLHa$aH4We;Lw!P+o#AX_0 z*{#S92cd5~%8XL!*KA2JE8e_X`T%ZerzZA4lJ&H8e8M}ssTFa2LiTC_2Ty7U^+{G) zgu7id*HVc-vHLaWHT;h2ks+L0nmzr>EG&EEB^#jU(w(?|_+AlIHBZMkdM%@EZFnqD zEge9d^6sDYv?V5dg&?eIH)Ro7ko7`s0Phw35rYJSxAI%Fhcv=0av^n>X!4fC)mA_7 zWbnsD*&OgUK}S>;+X+wyty&fw?qr^nRfxTXM{$+c3P`diw{vY zvhZ2aDdzJ+Xj0`bt)M`bCq z($a?*&Ixf}S40yXL5B9r;U$9|4qkUa#LB2e@mnX(uiL`PZy&}q17`&h!)}42>D65j zIQ*NEoX=^Wf2>A%?E7<|m+^2gM#$t{M1Reb%7NcC98s60 zrzQXOBI|ZWI8*G=thXYXB=43Dq&j8|nAY)D0;Q6B#`_Ck1M{qow5 za0dcC#7p&)R?{{#wG@$2Hw;$07k=mGIgi@2;XbzfGGG-O)E`2RD&xo7BTCU@SMd?% z!(F3Bog-S6rG&cuOAfxx_8fwA<#~ir$h5WP$FSowt{n>lggV(QYFya*{a;{=Kga6= zRhd54I4AwiSA>igNqoZ=(t>wqR9@qzEaFu-&MR1M-th^E6G3hoszK1 zi>5+}eO14LzKz@w-(`7Op6Y+&CkN z11F8?9=zYOYk+oGKoc(I19s;BNILg$rvLwqe>y5Em7)lhqKH*OIjs^pA;}@kDmlk; zHk+-YD2FAo5UYgblpKb!RnFvm9y83$X=a9PcJO=m{r&H{X4kd%`}us`_v5}_HI1M2 zv;ogbw=|ZK4Imu?(E~BQwm}YrZ)SOayv<97c^a3=Ld70TYuw_`OtQc_k-B@@o)wZ3 ztTbY~QrWx2lrWB$>RZ|!ja!0v0->b%HG}%4ZfFZFcf@Wg^TaP_fl@VPh|T&cV~z1` z?}&cE>X+qNs&wun+WbrMb{*27b3D1g?mtc2BlHT`!#C8iohvV zn&>CAD;TGVUJh%yxabgSyw+@#Z(g_;`BlYXxrjv;H)tW{dWp>c3Nao{YfL@L4$7-C z*q{l6t}uevYu`8@3?K!9ga&r07uE75Rp}L|0%lAsImaBi)K%yabRK>B#qp`H0nLG@ z|AeLhzX6+cNY0#6fB!Z}A*$f{@1bQx2{@`~06Zs^xDcA!fc>qim%{4KVL2`7M~N~e zjiC}xFZxGb>N6WtTK({QDgJELVc*}&gysI4_e**4cA1r4+o+O_R^sz7D9j`Da6vQm_vK>l+h2<1@3oMUsF z#0$VWX*UWPoH9esJB`{BHLB%_hYL{OApPNg90_wYw0$|7q^Bu zhtQ6hFT^q20B_2m3oh6@TcLwm)+l_PKifUH5E?aHY)4F*lu*|jW-0Ls?*QzRCAlYa z$SSyKnhTYu==d(=uI-?_3!y9*D!THuU_$Y21I~7R1X!Ky=B0kd$p!qire&ny2uY|cx`~O`jw^04<7PZZ^q0Ica(mLo&-*qTy39DaQWKLA0XfKu=R@6 z3B*2^jSH#OvTQF@nkE(mwfVO-vNqKX4jX;H<@>Y{GE@M#Kq}ve=l}~|YE6nr1yB9V zYcsG2zlKCO7^n!;v4yiGH4}m0yl%)7W>YaM`R5YKrHpzmMY?uuIB`ZhbT#w)(Ai0a zV*8Y2rjP|P+c19e)j+E1&UE>5`%aphYagJ^or@bkRz=?Ugg_(-Jsst?waZPRvEEInFzSq)?aL8KmON4fo!B zKe|RO&Fo*fqmZld@7I47fAiAU#J;TGU4N}haGCRNZS>FnP2|d7%Ya(+<$YmWZ9bt>w z$yu;73B~S!1-$J<&S+*z4leWzuM5nH4dTd?%nK>uU#{ZcmP;i)gSqqI;G>fYO}vPQ zybrlYvPNZgLqUXub=Q^1Nb47c>?5}SkW0JIM<0{wmIOW%I<@S06x9v2ak==G_QH9|MbRz;62* zz3hS3QcW50`S_L?p0EP$g4bZyQ8)Jeo~Je=SUsJG?X zT$6G_pvyH(%=&W8r;4)U^v}lejLs!y*Ww68s8TgYYU$vljyiy~OhXrMB(0vV)Q{I% z7WAw%K$0F8JZXx7fh?~t{^{e?zI9Rn-Osw{TAdJ%IuvAMH%Z3bUR>zo&_Ac=9UsKW zt;?-C)Aohh&7}NX+rfTavfKy@G9#Q(Kl!=)Vo!Wm|2ll|z6iL~x9#V_D(VNNpBB?k zl!YLKPQ^SM(T#le_tuc;YCV@IxkG;ye*kKEj#x7K!KyjPU;@;7%Wxw$KyE5(YV3+Z zmSMr@fcBWcaBF~k=aX37<&nX;V&T0Cjz93f21s5FpyyJWZ53rn-&ktXxxJ~lWmw}O ze#V24wRu1to>Y-*30XAde^;u4d~qH?c=;IO7`)@8{@v6np0-a6VLFe;`CH~R+4Ond zbRDi@K?Pn1hn4-+;w6|H0FjH(t<&JZ^z>%;@f9DfGNo%{Biek8m_4BSW0^9yzr+i} zv4LJtvfe5uMW^}@3pyC@OenT6tnF>}MNQ5|E;)7Z8p7siud$AXFC*UlmuG*k53Q(Z z}oiW z3TgUJ|Gy_*svHKK_YeJgpTZC>Yq=&Yao90465(30nu5IL1xuP7-4ELm=DrVXw6mHt zIFq*g`AS#6F!@m%N?&I6I_I>KnhJ5#E0)US)ax#aT_U2SAEQb*c_ktI3@rSqF%-11 z_EnJE(93uW*Cq6tB4bnjw6IQk<-`WOj?WrTyg-yH?eki8tx_~29DVY}=dZ0^ne3oqsnj`pc}dW;{{VcfB14e?9U_)(*$}b{NjvG2)ZJ?9|2{Vn^xOC?5I*=#m0s3 z+gBi2@sJ{2q@Og{tV*o3Ix*yCK7~N*le3d}$C0fp|B|Bn7SQ`R_3mbtDD>jM7V2A7 zK|_F3)_?zRl^0FhGoHib9#@aXbha_|eei~Wt0OF;RJSc0hn(nb+7`}+5MbJA8H}va z3!o`cTMXARj@LAU)cI)ZGj>8WVe}qc0lORR7# z8aMSlQzLib0zYx_cTUK>5$_VDOseW##flt9?!k$Sy&pH<*a!~dRVTv6gPo+1afc5? zoW}4cY}*1=_rNWclN46FDh(%ln|SY^@?>XKbxC)JU4}O+`(F^0K9Rr#Rkp;3@EtZ+ zHir2u4o+|IVgjfY%QL@l5?AL}4SSewtFB~S@d8V4RpjY9IT~l;`v+&IbY7G5 z)1o^4eKchzz9Jc%4$wEl?JUp|-*KZ05#5OE)r*--L%r$EDjC1#l^u_;zwTwnK6 z>JwgRfE-TZH7~{Y4H|T85LmhWz_N{A&-ZS884dgky+gPa5!BRcqNT>W1s(6C1s3o* zfLGaCY#a^M>>O@fIt{Z&lTQNgE{%r1Epv!GvX>Zd1aOu4Mei?y6h` z$W-X(;cUG@uIFrjJx7vOV}3p`1yY|jxJ ziy}s+i;JZkbF-4~Y{bGKE^7ot&c5X0<=nR#6Ld=+Oz*^&{h&Stbl&YLPOTpGx$A#Z z#JhzO>|XVq^o1(Beb#Z*u03Bq{UHL2+%&Q58qX>=DK^b&8Dlr)q>^! zYkRyu4CBN$nhW>ae9>#Pq>n4JVyiSy8`g=4Fmz(>7PbVVajcLur8<<>Ia&kwAnbM;GqqjJW)-4x(jWGSTW1WFlZW%%(h5s#9X9|q-MA?eHe$&*E6ji8h! zglg#Uc&_#0j-*@X7(YLdc@5$9AMUJ0`p;rdZy%T{az%aT9}bxH<`W-_bNPqMcj`ny zwb7~h7D|F`!h1@^cQJQr$smQtys`R?SNLDt(g~-w1#3<(;)m4WvOyBo?>AqCh(Mf^@CQ zBNak4$q^pS8aDy-Px>x;>Z+}?O^2Nmbdp9ewjA(_1j4CpEPEVPX zRe62tZbZ&_AKW{*rz9lYH`b&iW1xCh_v=b{YyhLQvP7-KJ2V8K181cZHISW-V;4$V z;^8*1ozE=KG2MAp3#YL2hpD%D5o#+^hwOmidM0$SF8*D9h@+UnQ7##cX-TDi_Z9N5 z`{e3uU%rUgtqi}OlF!R^pu>Zb^EY`{2obD54Aj9@O5c)ZUt{s&kM$6}nh@YI-5=Ge z6@?Enmx0tbUBp*>T?N4c7ut(t06b4tP0lZpC0l2HL`Y#JT|@E08*_!3#<#MRuq2T>*{o6`hy%EDQYOP~GT;2|Zui{%WK3SkAlsE$ESLMa4xEH_@y}bT}QW;lbp$v58a0!7cxAw#C!um@u{9w-C7AO+sUqG*5TgN zAIl~}HJ|F!6>uA)2Om2-gnM^Tr zvCqeXdon@Mqgb_5;n%9>6^sEoBx2*vZ|>`1E52VbV5jK*CaLG zcY%B8ZbRL3$~`9F1yvQQQM_JR zh3spWJcvw}-9GEG9;s#`HTKoUda=!d+0@nrhhM9v>}zIv>HB~?@|V)-Jr1Z94O*T9BWUj$+;qaJAzDacCJsb%6kNVZJQzt4JJ9%!?oMdDWmcv zAml^}G6_w+#lCo$85%hZGg|UeA~dotWf4l_p#X5DbDCQ0xWwVUgzh1dUi2~`$BFcC zw`;SfmP%Bs=BH0LI-?~V3Ez1&jrPGtGtpkR^!Dk^2=vCNN=!qU05@<$d}!KA3=aUy zy7J=P7ruIvYIji+0X{(X#aNq4YsBeNS7*G1Sno9*L>)&Tu*g!3ep+p=Px+0y9kwX5e{IBW(mXjYZRdbDm zK+pJ{t5VOodk;9?=-DaJdQnIAWH8XyROW4H{Cu9#oG*ZF9W=vhi#X_gR`{ZNO7Py! zT0URoI$__naz<}JiLtzwnbl?Flqh)i>?zY~#$PvRtm7IoP@d#P269SvelXOZz`Ug- z>6@2V^8L>wa7))bze^HFVrYLtRhXX|Ri+ENGAzx_gXSFxPoKQ>GoBxGktT@%JBnvl zKimL&%jO7=lIf+&QpWxMl%t3dYpQ}mmB~OI?F}?W7-L;UQF952Hz&>q?V}=Vm){4u z>CNApwFx8sOQ}_HN;V%a9BcXLVq>64|4w|W#dld;yziHk>bxgj_exnJ^`V`g-gB52 za+r3f9xthOB5*q=|2|I(WleqEj>_%Pnt{g<&443aae7rnbUY>&Z+TRewO-_VTx*6* zTC$;MbbwloEH{7ZWhr~1$g5qm0jHs?rJBI|Lb~jX7EKBAItT#yr$A0WSoc12;D|?- z$GN^WR;rVP(aE>#%B;(|YY%S+)NYg{@;N~Vt3!7yS86M>dt_I6WMR-@VHuqA^dnAO ze&}?k)INE6@e#hLsg?VE@w}>|Q|G$Z?{|zFfJi8~l}z~9@?QBHvUI;|7tLzGZ(qVY zz*J>J?sR0gm1uv?VQ1DlC}ACs+#P*OI&!~+qh{gndMF40z((A$+$Eb;1p^J?z_m?h zJ;1gu44Ujds-8Rc_c&rxwVS$-sDrd%hW*)UwD5=AVExhZUEw^@RL~7{jQOI3^vaxz z2iO@lho-`&ebj>0mlf{F(=ODcm+Y8~ogew<&|6#w3aK;=4&!~_DTv%`^36v_9Be>J z)_&35khsy=w<9}6A7<86L5a@gf;nh4*t}|Gq*S!$N7zXh@|RJAGvJqof}c+lUhje5 zU(Dv^4Qzwgya{pXT2@_ESapu0#RgC>Af=oPG*bZ{_ol9K6lt2FDrsv~t*{$6DG%*6 z%Q3GH%^tq*&pZ}3u$+(mE3NwnM}1MG%9V-r8N=jtKP+7UnRj=1TKXmc8gJ(hHTu9u zusPw(1GXs>rA#|HoD3aPY*J9Qr|0k{FJ?hfN^2e)#L`gcWJK~RtzXUN$oFndFM2-j z%P4?x3RgyD81l>qFk-AnJ@=*GRN7=)QgdNBjH=Us4Rjjk@XkMPX&dFo@D91Q(sd7u zUNR=|ncYp|7aN&69NMs|hXeZk+S$%o(WA}owwt!40$j)(U$dL}7df_T#V57t=9gFw zyv^p@Pb%(h=r(^(={6Rf*zhvg-n>a?8YHi6Kzb?4JUullwT_jCEeFJ+R;!1zDJ;Nx z7CLl(VE*)X%S`f@_C1Z(jkreGg%A576H;|3(*>OcL1y+ca^=pA{Z#K#;Pi^lC>`SmYT{BcJ6^b0!7C8nXMSS%B>E}Q@J{KKy3a0l)Xv@y z+x_G@>l}@HioK#W<0B#;ymc%`!DH^alny(Vr&_v36YBz%vgA0-boG45)Sfcl{*ee2 zaIf-yiiKulT}pWX;vm}Ej|I1^$LI3fIwRWjIT4@VKXdStduA0t4_(&i_KX!Sp2-bF zc00nc3Zgmn-q6oywf552d9!!Ow&muvyP?S=oeKd4{89$UdNJ!z0z!si^W4!m%eg_K zBIrD72{bhz9LG#c%#k3&f3(KXf_G~Hro4fbi%KLpV}5O8L=6 z8Qu&~K|}MJAf9pZ)eF{>R;%qX{QhGXC7se9e+)3%XfpRTTr+BPO+_p?{vmV7VFhGr zQz28X^MfA6Ps}~<|5JLo)}__FT#&=IsVFL*-I*pC;^XIaZ zFb@2VOWMXSNBwX6)#viPW~JbRP1LwK$I=%t$2vU_PwS~mmWM}}91>L>33D)v{z--XaK zYl5f%fonEWa9`A4+2-6V`f(hOYbZAtLzWppYed=dd&t*VF8;Xj^4^D*R<797iB24n z(_gJGim#P=?S-(LSqkJvtr`tu0mrD`gZ@wl+(0}`_3z{45wnS@(1vw?0OpYhGm6|; z&F4{}H?L$@0e%9tcon~0ci3wF6tYO0EIoP{2to-qS8Y+}b?Blm9dJ?kdGjgvDAk?&qBMDScnwe#nHS`SvX0T409`OJ4@cy5PvD^x#rwFtMs1n%JHB`jUbXE z-|qn}%ExwQu}rKmd!sS8#0aos%EZq!I~8VPgtBA!WE?m}By?Ep^mOg`!)XI{yZ}OiIK3^iv!80%ArB zF98wjdOV4b6FRWco&q`DFbzEXm!3jddH5`g4K0t~IEPB6aeRlYR!4!TrH~j^5p;?$ zat$aEIT>$BH?WXGDmcNLQH~skd~@FQM!fu5Z&=6I(Pxf->-A9l`=&YH1$@ddhI?ki?}*W4`oL6cZlB9d3191?UW%nKU4fhik-Z?u z6Y=(-bd1K%35-kxpVw-x13?konIf-+XUPRud6@G zJO*xWD88_saY<@vL8Iw8E9WMk=oY^68-=hYmc!rqrY+?9*E(iu8*d*6DZ+Ra-^USu zRw&XW(r%P7YA+N2((;!Tv%9wo;?(UL-b>^Azah!3BG%iIff|RgX3GAEgEH3?M6lr4 zTyME42}c#x>KG7iifjkOmG6HhjI5vjmJwk}+wVFV4R#YSw-E84+5UMktia&CiNP-# z5V^6ukgvqo9rVdD*JMKe`)J0tR0HKi9A-nb8yq3!qBL@xIPr?LZLWLEl)VmW#0l(j zN%4|tq~&4`MGuER9xtW{-I56oRmbK9CNiXNO_s97+xHG?sd4jH5yWdpxzi!}3aALa z);@nj#`YwHrs#1*zmfjhPYAU<;t6Ve&_lO61_P+{)d~Q(q}n96TKl!dN+-96@Q3xF z7wA-6QJPsR>RR<)?zQ>kgumLv^BJ%XjOl5^$H3SD$4Ix{mh{cBKJo*_t%FncZv@pk zX!-DQr}0fvr(3S-+~FyVn&IQX<>%(K%t80e1lG5))Kp= z8J2qdjPDE5DY13&J4@4QZ7<=)j9(uwSTQ(}iGHC#Zeh0QmEV8V2GFF!;}AO`LQbCx z+_S;5d2ox7rrbvsdF;YHW*97}EZ50a5!onG5$QrheoQAvzlBqxQF3jgMnSNrA4<%v zTEZTym%}7kFOE)w))h-!9h=)1P$f^JuK^Y zN#)s2nnmx?h&e)Jx%Q8C;zH9m*8Q`0?tlEvqpEdP1C%sgc5pilU3}Q8B|*6O=xtQ* z4Swm91g`C67(n6NM^{qp22@VS1IfhU0N1gQyb5&RIPR#8$L4F zx0pVp#B={ynG@nj6I#l#+aHPX+i3)E0i|Ofb-@l(l!a7=0b6LcwEuNoYs3Wwb7cm= zp!<4b`aprCHvw49Ux7$CkQ@5S;q?^c`^5(tlRlLjKY-O>0V}F*N}c#EBad!jaG?P^ z=roQXPsU<>9#Um+O;|p9LhnKIh%8l0g2FD^`DF)u z;2FI38R98r(m|ty3gM-SNJ`2^o-;QRYWCYa8Bx_jIauX$*{PIz$8QS6uwbbSj--BL z#Wk`rb=hvO_d@HP4yhO~J+4ZBZpCh(`6VNKflLWIrbCj%JQ?NFnjVvCONcuU{?N}$ z9tocuc_;OUxRci$|D6*QKK?;d(X>i&;OgQE=>YhSBDL~HNST!D>0#))PWSc8Uu`DO z0I9(6!SfbO^D^pj-a#ivxhgfic9AKHq8jS60!bu(5_o+@>}h)M91pvLRiK$%-7WR7 zbHsi+H;!w80;9r@thC)a z*7ostPev{6{)NI`nBB)#e5Ukd)_Q@vJwU>CYQ1vVYleM5SOa+z5TV$xX~zHfd|*dO zuwmk&UX&zmJ%w>Jl=McFqD%Nj_1_)jW4EN4+CQ%6^ox5_3fXj+WHb_|rWKX(lC^)# zBJ4%ik z9NT6Z>5969Qj#GPk|!pE%Pf(DP_OwHX{kjlMCd6TZ!4oX%ZGRlkQ+-E*QzmC}H z)zM@pYl*w^mN-=K7l(j!+jPwGs)F~HhE6=NzvW}|dzDH;s`Qn!slOlH(mQ0_S$CY| z_FrRFy*^DSOmB-9b4&fAELZI>ea9G>qQ2KP1g3tyJsKa3+w zHvn=uTQNa7M!7w>jvEAI%InE570G>^s`iZpw~w}*tL1Am*S0QUIXQ_IKUIj7ty`-Z zKVkS1lv^@Z(zVikI+7Lg@&Toe81c)11lN`>wXECr#8q)E@-p)6H z#f@a`4lY*~O*qAxG|7{;jP!9#3q%*?4P2MaoMU;0=wW$qSD3?8$T&=>cmxw&F(Lm33^ zS@9M2QElKS*3y+TiCQX?3hwJg7}Ce9hP9>pt+0Ak%aJm}xbM8#ltx(KSndxc)EwNq z4EjQu(X#^>Er|$3w&+9s!p~<7?9Evod@auqAmcyrcu7?HqLV6|#7!I=q|egP8uL#3}Q9+^3@{*6UUVR#~eZ?OKs^-FsFLg>3yus5G0JTduGd9t+l z4rJk*zF{@AB4fC7mZt|e)5;%4ZM#hTv)r+A;X8F$@)c_;zyV+ipI5Hj)PuS$8ummd ztZ^8HeWdi%(XWjx82##c94|nxDh-omUNwKeJX<7Z>@?0};uH z+n2DoY{cHQatpsQ&H+{K+2tdJK8wBpk+RtWp73~}kyQ%~Q9*rTx74Z&6H3@Ezf-Um z0r>6Q{v#DZGD5#-s{28d+DMp+9 z9n@QW?jt-^Z0&ptN3-WWa&+xJ% z!XR0m=4d@=j<8pFf_rU}OkVxUc%Ra!-4vaM2)XDYPNlTO$p{_?TNopJiF74AH`<$+|%f3;<1=Syt3A(Cfdpx9u(}Q4b9Ep#v`^E^gP*TP^=+)^xqeaVZX_I{9k-u^(v$ zBrU62W#oO5`-o#hugb9andO{{3FOy)d>PD-qlbiF%4mAyR46mWjVaIm%zOR_rAe$A z?(_3b=T6hWn0`s3lopdL6v zEDv8OnQG_&kzsO_nA;6c+oAf90`rzurv5S|wxz^}CUgqOTKKsgs8~3@8)dzimlNFx zdPw;c8~((HS7fSH736BHKB=ILdYA8inx0Y1*MfW*jfkh_%0h!MGsnS3u!h+wpxnR$ z@b&oAJ((q~0gP<1Ix&oITBYoWw9d>DejlYIQR8(x>!<8c_HXC+(Uo9q`Ws!2RICH? zH2}3q$zGoI{ZTu%nd)K6kE(Sv_NXlDE_@D2?uCnD!iC#a9uhpaPp3KZ@-~Q~%bu_O zZ3Vu?FQVK7g>C_;`N?zZH~tAq5q|G9(D&atPae*S1pp5-r+1_?yC490MH=-JUoANS z%<$HJUeQ#?OURTUO+prO24kZ+MjdX1`so4PJQrX|3#YhGIanVuuWb@gowf|589nTk zWh;95--XNg$oJYDG(Z@`LE$ySE5_eqShsvSjXXqKS6pv#hgJhBax-vc%MLMXuI(VRU|*9CRr0r{_jG5n5~}U4k{`)IiRvWK zt$L3Iw$E_GC*ez|YG);5lC1^?-t>-28dpQxb*NS)Qp4Rn(BMcQpo$zkOtf6M?bkQX zAW7RT&dq$NTM%AWFz~58&;1Jj!SNpAd!>Wt8g4L&v$grly^0fD)#^&fmkhLy0qlHA z$VBK3r*)CMJJupKHjT>)Cb8_FsW#0w&46;#L`7FRqb1^%YeRXYtoe-|6Rlo&6W0FsZpP!8zX@)zfK$ITO1!P`>jq@(Vcd~UTiAN;u zc3c(!oqjYBZK}qM!@tie%(|VzP$<7szI%iXI_{$Ce|dUS9!Q>sjHc zuCLcds_Vs3RY_w91KnTx-Q6+Nvv+MIQE(@FG^b>ZTX8l)i4#dFRALj8igy0ylJ7Mn z0Mm7I>XgefC2UESUC-<5_>yw-6+(~EIN{qLmI1I*mk>Y2mb~^xhaYPjOip*%N+JOl zmbtDO>~z7F4mQSi>Y)(7U|WTT3Fby2e>(m|6GGZwK*qEU%mt7$Dwny}e*{j2#?#TD za|uD`SDR^fzB>I9y6J@}Ne~6<>qSv_CY<6cbvMUFJJiOlwl^In*Qz~?>c?a+dDJ?M z((bHy+zRWlZFZ3Z8&$u+lwgin>Ae*V>0{oaj|j zx&q0FkmNCKyzmK48`pA6*b)DlcCg{54ai#B-d@+;G`&yzr7fpbClKHn1$O*}2wa0z zvER?YWJD5wc6!PAu+jE=D`Dl&`dx*yshwe#wJ$oG@^o}p&ae8~(B#;K0G2J}O9<@% zXSiX?Wea%V-UZ>Mx#u;`N*@ePTNUtU-vOk1&mlB)MRe<=lBeQ-PIG%g5(4gbzN5Ex z{I#{G%}x&}KNcU=d^4J-v4&9k{0DzQ5Yc7ihmvRFYZ@3CZ!f{5B8tmGR(J745-8X` zq1c*+m#SGWMbyTvuT4iSwdj7R`3$SqlivE}epx$`J25Sheg{OApprCr9eRR1XZxtd zMM=fLQ~cJE1bI^o+e>+FiHXf;H& zRdh7pdO)tt!&}UNGpw6yWvi41kCR%SKAx}{740%oEgmg6aFJ&VZalE(KX5_p z?fm`29?*RRq~mGor8C5DiqLJnYlOrY4<^M+!!i; zh`(cM?Cx&{DOPwSKnFUpdWzhMhMI&}J28W-i%4<=aFD@KF5#v#p=lDgypZ^}*zyTo z7Er)-lVl z3BhLlft&X@ljf!J*^sV}_chTj9Wy5Y1Zb}7&4!}eYUqO>x5}stJ0)SJ|DfwK;|-M* zt5V`-NYu0c`rVz zDefRr?=TUR$k#^{8tE&$|75=bSc3OJ7W;>CLH??*Rw-`o<#IV+gV$KPZdMYMhr}1m zAPR?JCwac{PzwW>*HYamjYCAIar~h}wYUQBEQ;PnhVtyEOXKnx#U5@EUI`NA;TP(c zP8Y>vM!|MVzTQBjw89JRQ6i3BsF5UKY|M@9N`!7wOI{z{|E0`Uj%-5nDKoTRuoOw6 zmqpQX3?4OA6(vck1v<(EiNne$An}QPqfyUy&H^jiZexvDw7uvKm?k!n74xnzKVgXK8 z65)009&NO^u)G(0nDVj9XiFztgEuYlacOnudgJ=JKg-pF-Q1H)ns+C-Z|TA6gXW)| z%CFjwzYi@%NoL@kx;ti4*?AOOKM(F|^M;nrhRqS%+fS>TS^62z%v?7+npktdXi&ji z)jC{f10jnNo@9UBq2RAcW~t?q?h#Vv(`RzsH+nBt@R)Z?s2yhb>!PkIqRWJ-Qq3i(j^QJ}KYlyw5KX~^pl}SRw z+(`RO_jeI5vZ4I>l3|)5JN9Pg%>4Sj3RoBFueFzlmJaf}iTO`NL@aMi8`*Z;9?tH% zi3rjfcavLLT-RnM0z-66KfO3k@I;#Aug)tgy18Z}VDAjS?eotQ@>uBn-C?c80rd9V zA-)X{0w6N`OF3E18UGmp&;Ea<)Rd_t>7GtR`FT_@W|(!Cj8`1L&(T;vdl)CY8C>a3 zvX+%5UR`|OEGj#19ApsQj2d|bZ}B9l-Cj)o%k11r>eLYKIZyZ~*-5&}z5LSeSgeFh z7RztOIu=a@8m%ol#oOrqSF@4O9|1{_KC4V_r{WE*18rEO)(FewF{<(7{lZbz9-ylL z(tFXQy~9|1Ub?JwGI##oQp6+S^b;Do&0&M)C}ep~4J=O@w0Cfhg@#Xw@4mM8IF2O= z3mOG8^Zut&SRi-O@MlE{l(IdK>9;138&Xvf_b+T-d%{2g`1ZPMwqb&%Tk@kL7@n}| z%&;4BDja;zT{FklKR77Pg9%d$I4GS^P#@paW&s~%+?xr>@6wFh(u^V;jq$^J=e}Ch?og&5EXS2cpwq@a*}h z<*=`lpr!7VJ{a?@L{AL>CdBuruFc>}nxD)UWv{Z;abO{3{RF@i3sL8o0g<3GyVn}W5iAx)?51%{|5mQ5;8bjm07eh^hWXJj;szAb-LrJWu|ZTWak6Y}A(nnyu1q4?Sud@E`-JR23{B%FWw1ce~9p+OpxbxOmiG_)WNHEe%S(C!w}UFiaw zBHm9#qz=2O@ZukE!}iiU9Yw19->Pz1H)&%!+J8w>LztMy3 z{cELz+U~U$)(H<+Krp3d{x2md_jj0>k#|-1I=(NSkkO6T&@;k*I44^g9Q4CXUGRI` zlJjN*EBn_9Vxh6m2f`G$&2GkX@H}zQq&9BNpt+TcT+lm`Ssq?h#P2^n?zFYqKt1H4 zpVs{60LV6hk;7-#zb9!)85@$6U;y(kbYJUTk0cINO@r)dpPsxn)M$?uxfcx4&&K9X zhMq)dCcq*izatxDzQr4!nM`-OYoSG?1m7~HV&W`OXWy>tns1|K0zq76x9!X^B-GkZ z1rDN^z31u(YUFAC5T}yC6$oWY5*lcHc)oj+{`1lPA?k7B=%aaC70Q#nJE`FD+_fH& zIvMtG;S9>BMB1&8bvws=O7D2md+vcJQKPXM0fab95`ZnIbT+em$$=9zqnD7CTKSOI zymbddhs|W0PlCeZp{ErX=&S25igi1}NzZ=Wn)geHTx*jgo&F?a+)#RBf}2`67|ZL> zMuyhSJFMUJ^LTyw%g>sGmO`Z53*0)1b%=BwfA^TxEr6f;GoyiYWc=1nhX@Wu)HCL{ z?J=2d>>6lP8Plt(G(ou+x`P>^M}zP(8%5vxvP?FqA*toB(P9^d4LdUSw?myCrd(O= zcc9%6t-go>hlgI`3`Kf|)a^WdKWl#DOgViX4v zb&=PfD1+}HjCWO&*WZ!;Sn=*DfhN#n;8>nZ=OcKg(a`;;WdhxvWshO_hAir7Rk?Qb zvCxneO3ouj`-2YX+za;|!cmqAQS1(m4{VXxcrsu1(t-e!a1eFz`px>X95YW5e$c5| zMu*8Djnx^=m?#XlTa7aARIgXRM0pLlAnqZ&fN7P+2JD!QBbeDu6*+9p4*fhLfhrfz zg?H^#o((z9otcbiya6QG9^>goD>C#UwHK9?COT>rSYiNlw!P(3PxNI803l{ocp)n(<2`tA#_#gmCDRC3 z{?8BthEMcaagBt~o41BXrMB9Y6q+>!nx|5eXFiwAIU0(9%bfv;7!Q#l#lYN4m7|LU zE%V+1_zP8774FFe`!*T-cN2*k0_#3oaIMnu30Gl(Pmd~~z9FX37wWtq^9nbf)gQ24 zFV3P}%yNzJ>ag|+fe)`-{1J~6V-nJryo}l#X8awpQHFm0Cd&!gO1==b$Ew`3RNWVY z_%1--zmzVtqU8dEA@e<~PlXJV)u3kO!M=?(mu88S%GS8@XI*ws_8l}@$yA*Ee569k zD5SV6!hQRYA$H-L#H!kS$$z{t-{&xD04#hDs`RZ&xX~M)p)v02$l7Bm zlo-_=(JbX232nE+AN2fz+eQ*NEsaQ#?(!EmlibD`^nL7FZ=q!*ZW;o7AanWEu5F}Z z6Zka&A3@8_H9P?Ztog6KVNpde3F57b-nE}RRft#Yh-yzoX*m~__!c=bUAs)9ZI`wT z>h(Y#FzHvi<}MMDa>_tl8$S-h*x(XCUgy#TUj7hajWo)XolcX zCGneeu(fDF>-OMdAR~u<%{x?gI{YYi|4gz~+zpILl{K$#5PhKPn~oV$;^wm%@(@g$ z11{uRqn~q=AOGv{gF$%QD~n5#5R%I_;1$Nb%m8e9?k7GDc|YR0BT-P$&5RnAd0iV9 z2~h2#X16vrK?dSd*rn)0*8tB-Q96OQf2|KtZGdy>VhhwAno z)m(41gvmcJb$0)+;QCO=Ikso@DXgx_h;-BcADv^p1a6_4Hs4-(lXVt@zp5dN*1c3u!jLl~!d81z+2N}093x|PBWfm)SRiq}|Uj9R> zvizhGK5Q3H2#@i^s4V`VK!;GlMen4J;jqP9&-CM z`&oZw#~LSi!y04tDNqoxi}LG@NDS~@`-EYyz9cfPq4Z|A4y~6$|0BZHd5gLm2t^d9 zVw}MOU&P0Ygj@?u9jf5iqGKh1!j|G%Z_Tsp^SS{16%+|m1%4>JWIJ#@%WTS>$&V3- zejK*)O>f%VZ6+|fduXbJ@jiVr;;TX5Tr_gqVBYjY+I`WuxZdDfKJXpn`eq;bhO3_q zpA`IE2CvKQmIrET;?x-HA!q5ILoYI2N;qx1cI_P5F(3zS)-P<(#K*EYl^qMAl7R~e z7Uq*qW9X73ygWtx7Ye>k9B3Pmj<}V4H08pW(=-Vkblj)MERk^$Qk-C|c)pN>*h7<~ zQdSN(odk>8QKVf%isXoq8evjLT46cF_$(5Q$Or&JZ%n-*a$t-2U^O^RDbaFgfoBMg zpyE|9jk62sMvcsx%~<-llA?D}gJukj*Q+7K+zTy9wmI+-Nz^;Sy-g%Gw=dT_YRQLcF@2jkgv$TMqH>+Zy5z4&+rkaGC&As`79 zRz-OdJ}TT5VatoZfU?G<{&%bjF^Ohe)_c_R!s_9ds5i$a!Z-it6uvDjAO{)ne>7ct zJk$U8cS$N`NiOBGN~nZNxz9wBgf5?u+lnNKCAVQ0QXw&2Pzkvux#!MoKTuf5-|^FFV0&hvSmr)(YiRH^)%)%N1m%$4u8IC@iJ+M!+J zgD$fDK79P+%y)$Ob28J5fBm+roUM(2ZwfmH6b>$XZW{iOz>$QSt9b$Y5s#~;6w4l+ zIq<+G4oOwBG#NZrY5Q@NL=FnA+2Zw;5K7qZFV&(up$e;jfcCn72QVL&+&6fS!8`og zxwowcW|9S*1uN{7P;s2wwCiD>9E`A-*|`P3z%WTnI_nx?@)0_3pqXO6?QtIw`}~71 zyHqKc|ELN^yGXVBx->dqY>l95g`5F@uzE66ZkM-#q|nC~>PM~$2>Utc9Yy6HHPb3i-S17c%}49|BO~5{r2knCQ+AB_i8_man+cK*50=z>OD4m;v}!36;~do&-#4Q$b9Zi^T?xz> zsl5_DRd3m3`lyxxtF#Np_$}}bFVL?GRqVpy4;RjxEet5}>?B5a@H6Rn$Rz}-xfUJ% z^WhnvYjeRm$M_Cho)SzCoOI@{oljrWky%U2aS}KybUk zJt>v#<^P9My+;Kyigd-X+cFUm%vOt2`byw)Km`W@ZNbSSJ1q5j{P2+5P>4C6xD6 z+(pWN`ix)P=b5|HCl66_dj?q%^Y?&Wm!Nz8!}Y(tz;!NV5#>VtWJNr zzni+_T8QTutu8_G!34|g><#%*U{D(nvTJ+b&UWDL?ej+eTdJ=OIQAQ8(u`EHgsyl} zOqDni>0aPg_!oIr1R{b^eKSFw?Sk>hjE%gKsg=-A_g-jpV$2)1@g0*Lc$X7cxowDz zD6nC#xDspAsSaFVtt=@IU`1QgpX)8EHOw4@0LmGG8GDI6=LO&DF85Q0xwQlyFQ*sgH@qSARVw^u$mI4@(AAmhFT5Nfg{e77C z?kR8j-b!M)hR4~Ni5#lt4}*iog`|<=hgd4Ne1KaP4H;!=4WB|(Cd*blIap2RNLd_i zFaA3Vn)|;^NkSVs_3+Z;effcf^Jz()k{_}hmP}r~5b??`)GUEh)H9DivXRVuyv%Kd zeuP@L5w=RaKu;rGk8^?pnt_eo+bs_ZcN+efrnVPp@$n%v>&hk1BPDPcGRpNLDtQ47 zY6t4gp`~Wgw>ojA14Md*6w@0b*lIctSw-8m1JS>swGfwQx_Pt9AwGt3AN(weLbD zw4^Zxkh~WG4gL2}rq|oeSsvzQ?tS79$T@oR-5n4w904I$UTI*<2H9YQ`mF00$LsfQ zvd>x(68j;y2?mL(j@aFCcZd`rZ6@ml%kZ$e%6S7(!mHE4uuQezQtgEJ&c3!UB8|b9 zcVx0j-G5@2rt7R$zr({KZs4Z{H-o=YV-_4E&|i1T3Ty^LJ|gGNjYC&D$HU~Iuc~ST z?Yxe9x^UK$4fz)i7DUGLYhvD>Q9@}GPT$@+u6kivgB_H6X~GyDv)XU~)RY4K<_3tG zXs0fIpM>72keUxXIO2a2=7>$5P0)T5v(W5n@+x2-G0ORzL!c_T=Af|_Br;xs;U?B_ z5et=4LB5ePUuyqRMQA;&==@iycs1frh;k8r^aNpdU99J^j@zJoNcmXq8zRB-(Ad!~ zksw9yu|SQeBrY}{`5Gf*mK40jm+Q&L&3~~-OYC40YBHsnKGDD?onQ>v_U-&5X5D_e z1y(i?u^Rl=x4+3`aFW&hEc@EifYvvww^AaK12h(GksVXR(TV`tl}OMN>)Cfyjr7CH z6aQ7Dk2`D>`Z%3h>-cbaOu<>;u;WiLuvl|a=*wdm{hWE>LrA!ANc{ZM0b>sHz8~80 zh~xq9nI%E9aN9-9L5miBMzo5gji<_IKbY1(YDPliR8c1i&PyNe>u8xHqSNmy6fZ*t zTRU2$gAL~su(FUT3V@RVxYjfv8?mhbR56$^e5?f*qAv80v1H*r(9rY zv34k;?603^8g3SnbSKyhPh5_CvU}HBabRDytdqld`vm7|h2H37;1d&p3$N!LCQx>} zLUGG>L$X8n)>PJ8(85RCq)l`DUnfKm$|ZgpBYZ?!po$oL#& z4sPwD)aRTQlb$Zy9O+K0**ohCHq?zW@Sq*t=i!3;$)AjlOG$Xpdd&s?&(MD!U^JQmo8_u*U^VT^1C)+ zcQ?mPlK~f{&*9RR4H9E|#6oXjS|6l!9pV4(Gomo!$G!Kj4Jy`KZRAlDst`{PbqXP9 zS_{5p8(W6l1OXL`my5_m!LxDT<1SDw#S`Zd>veId{+( z=(lT)@qL`5Tai#>kRDc@L4CuCNjo$Ke!8PydFJ_(&$@MZZrJH{RJQ8SIn=Y0i<2p3 zi9Y^I3cEM^Lwh49E4gZk3K(?ljgBf92P)z~&}woQq54c} zY~5-4I@)UtwVl*3@bmGv&T8$=Iu0&aNNhdn(QE!SsU7pt(*RTlC)u*tvKupgoa#pqvx!u z6cV1A`eAp(IGG`#eid0gtYU+4ozGNUXD168p|Bcv%%im95_G|jw2=0dp2MGf*4Euq z_q~A9x+q>v82#UR=}M1rE)f1vTI{IP>cS>8Mwzcm*>?Y?>Vz=pEu^wU5!Fp|SYUw} zsVq^!9}0h@>A-8=ko^psm|_3D<0u$Hu1>d)v`bNcSN^Tje98D%XY9m~L#rF4@ANi@ zJe{aNQW{2$HaxI^lYn(B4w%(Bjx{~PiU%>;5iey3J%NM+>+!k^kxG3lXnj#$A^57q zS^;O}c2#%fdF#BIiY*h}B~z4Z6=Z^ntm?LYW~VEh6f30u?sXMYw{;4|cWNTOzUC-!{Y5sNzdiu>=%z1rI^8FI&)%86g!i)AJ&AhynG7E9 zd#qY8yr=#NP~+8$j+QJV3jWf@FGlice2Ez4+G^WCH0Jw;{LZfVNOxjzN)+4$43#gh z>>YwDkrgfq%I$HvJ0X?A#i>ogKf-nege-~2^J1UQILAh(stG(&I7N_KVIITAP2jPu zNPBbidCw)h81hczeg0Jin==sK&=$VI=fM1M3Rz^v^#q|?)HJbZ^nV`;!mBW=?+hHb zQ!>L?jL=h+d&B-=0@KMYtKrqpDCU!8lv)>CEacL`KHWX49krkN*p8O!{+Q>}neXv| zAZ;f>q(avV4pp8^2hP*0khY`+fG$X&@ z>6q`i{NT#KGE!7wCrR&JR*H@m8Y*S-lmAqeFd$x6^Z++@VI|QK*}U>GOEAG+J-Z>+ zbRQ@G!(fo;Kna6=Qz_(k%s)*NzLl(oHodaeM@;J#w6++`*nY0@)h}A`OpdS6Pn{r0 zMq{!mtoy_NP&3N-=pL4&`6>1pa_#zUDCU)MWVIg&RuOJF$+=ASDQ!iZIx3k;)fbp2 zL%{i8H`N%Jg5UWnl$4qE_$pwa$7CHS z7wl=FY093IoKO!f&6$0(cS(AB64Z-@wy&?DJd%4lM8_h%-FmKMRm(jI%OBz$+1vs0 z;&sOMu&$THR75dK#6-aj+V8mcYlZ<0ge~ZjO(sT_uk?M-Z7S-Y0z1sc za|L2Q!rEq>LS$F&tc7NCx{x{6kCDGVSJn1!w=}+}J(nzuSgQLC?@@|L4-uKYi)m6; z*qiRf+(S@GP*bT@%;F zsaLX(WlJkRY{t6#_=s$_FV+JJJ#0?o)727MJQLRRJtX{%X(~ z(h;XSlQ5Tqo9|w{QzDynWz8-Yyjg!NsW8GI%Lp?Bgl)n+dl=2r@ux!v!;>sB5-)tVte=VEpC`!Nq`a`d*!0xv6Das#xs z*f}{vZTetZR&%x=1&s zgQy#?;C|}!m4fl>#GgmFcRdn>_leq$ft!QIsg;C5UUCU|@r|mNSj1x-ZkJ&8C_iGS zj){M^=Veb*43b8CDa=6<)gj9f$R`T6u^~`3RIoV`dx%R!dRV&@;Zaur#gz&wng@)A_p!qFqi$XUtm~ z-PiT(hgij5VQw*HvWw?0m7dKUWhp{Fwl}3XtVWjNKMl9mpoj7i#czz?_Kkg?u0_^t zrjcY&2{+YFeNQa9dfUP5ZK#I=BBn-7$tlg&Em4Y`&E(&#BIwBmLYa^4#E&gXTk;T! z^x}{}xll%KI@XCsF!xZ>j;ONc-8XRt2uq)%nxwpfv0IHWxdJV z*`_G>b2CZvCL;9ruL_u;bySbH&y<7GoNr?l$9$DnC~7*A2J34^mfR0IIzwDW+{}`o zbzGnFn(0d1HFK(^lG&7`P?w~US)w)YkBcp3*B)gq$A63Tpgl%X#jd-aYG#eF1KFo* z?EC-KMOYG_Y^Zc^)aAFD>{r9I3^l>~_Cah}5}~tMUI+pJ-X~|AKIW*vF$0V{tn&J9 z60&xiR%ewYRAV9HRF7|hh6kA?&FBEGNA5zi$?<6X6doO*LYHLTM`UfrmQW?RAEuOZ z@fyz7AA&|Ek{-=tRP)2b=vB`-Ya0iRrJpHEPVEI%=~R$J+*k{Xj}$piv4ahKuX*>; zHUB93C~~HuF%h)AQ_*px$f1%rMoV zyRk_f(zB189Ui6;e2q~Z9;UtAmv)&j4^J8qXZb%1(lsaWh0!Qs5MUNB@UqC!sR=~= znveNs#Qb!U|81h3OR^d8+BMI+FbD8ka>tyX3hw|qLPCo+B{QkdTz%Li;{mS#b3jR1 zsrk;R;RA3Ho|=R2A`{G__*H~jM$=!FWN3^zZU@a4AM@8+TJ<;x!uA$gpDHbt0U^&J zg$c#k5aLa?Km0c|H6TRT0@5}jI3j4?=)Q%_1om4_;_GRW1hnEkSx61y?>o*~*yv^mZ&#FUZW5faCg`qkXb<>BZouZXg|j;w}XK;dprIrZqf^d%Qfz zW&1qggD$?hD?EIm2tk`U<>8w~6^r-*wupFoEW%U_RAbLhTwJoQof81U4sU)E#Z^b` zpYq;lQCzzN>Nw%_eI(w^dRN|hY?La$4XD(DD_$Keh5BZ&y+qI z^qn_L+nUWf!(M7^@q&*XKvN|h?P=?+AG6v$T`VBY8~04VyprAfkuH<^?hToYN)*iu z`_*>WayZ1#?2bEppP$5YFrot;;HC&nx6HWtmF7I9qpgzJlt^|YOp&I7LVIA4Ztk_Z zO!9iHs&Q{6|CVb-_pd1Ti}tH=sO;R_V>LRX4g9gMu+@b&9!PV>_(g1a=SOI`J;vcd zqrXD}Kb!KkAt(}ah8y@S!Sbih)t%Nfrc#y7a{9hxbg~(dETO!Jk6vQ6oM*%pNoHoXGzm3zch`y#DlqJZi*jaJK2t` z6pVx%f9$tdo!N?UC`L6VWY`4V5$hXV4%)mX)qZv-X}4;)zWL0jy*m-?KTHHNHDX(q z%=;bX4CoH~)LGjuuj;oJerc6{Oyi*W(S_TY7DgOD`p@zhhW4k}kY~I$IE8Cuo%^hP zQGe>shEjxY4}8q>m-_T+GT}98hD$yRzlVjF8F6$hK%2WeB9@5I!JmYStQBUrMNXe) zh6?L#$~L}^D&>xo!xYmwi+dZY=thK~3OO=X#`I7AuUkpeMeIZ$XE9Ph3UoUd1D1eE zN%T#4f0-T7KVV*a>Q$+l^7W(Gr5qD-#GZ^EC6XFFxlC+}gt$5ErO16;%KEldNeY?* z$Z-6f^vr5QKVNT;GLVD0o}@YJ@ZK94dpO%}&a%ITUWS{fR**IXo@pvKhv;$mENZKsv5?ax)3 zZQcL%I#{1*KhKg`Dc74bDS`aRbQ;Lo>v|0PUcvr^UFndM&7Zl89qm2ZXKjw2**lZE?or-iRx8TbusRa)^*HIx#NOgBo3Pz;9fS8oaVm3*nAUF6Iz)k<_WW({-kM_1Mwaxc#3~%B76|3U)mep zQeJ;^D(o-{BeA1@WBlI=-8U!0XQ7CG+xn?uzgiElCIfhyk}JJ7r5)`%S&vm%3GbiY z59+m{$CjFO!Y>`97n2UJ0!mjcc$9auHZd+Ja$V^DH3LPM!d}QEv?)r|j1)zB_z{** zH>y8omD16b+pn8U6&1yzZ5rW#hF^I`j?@dWM!e`DoDWhb^$*{Y>yEvek;9 z5~zIq79+ld3b;0Y1pbv#0k1uTJ*LaZ4Nj$I{Z8AsrK?UpODM_*&YRvj)W<*^mTc+P zZikP{*$$1pYTw9xhf05N;Kljb$UO4xImmuSd~BLTYVbFm8ljL`{qp@To zTA4f)YEQg}=u6{5sZsFiC4-HwEp+gTj#ePFPoMYO~(~Ik%$GAj@r^JU?B_pkC20c{AqcU0qeo?W1H_+(wy>A;Yz zfw2w{cPdWz{QLA2DqxNWBq!%p2JT?nM5o-`K7Ol))!Him74Jzr5}cd2!{58rXcMfC zN*GfioAQ89Hiud_7TXz`I9QWBI9j z*ta(RMs)b^B`dVqP{q3Ai?ZtOvn{#)@8R0+CT*g=h7O%e%4Y9*7yR9ttkj~`*Q5Bs zna}k8t|r=b`mDNVXg*c=q`7tm9xJ9>SeBtV%nLJesJpajt}+YznW5QcY&$j8E5|8Y z*)KmL%5d8cTq;9I5(-Jy7YYhP=CMtL29Yq_)+5DPZe zd@P4vdN#z;L+n9Ky_*#_VdFnECW)eGf=gWCMBZ4&T~I`vDnR|ATEaz;g}~5dn_kYg zq@wRDa&9vAJ-yz3jDV%#AMKrSBsg3_`_G}v4uw_(R+o?mz|mH_9RVc{fY)GS^~WPR zrm>SJe1Uf2tjmbA8@Kt{)ahi0)$>L8qd)M==>F{u%TrgIXVjNEPNPRGm&Qg#Ar}jW z1Fif%Q>Uat?R$M)IlFC9zRYT5=KF?6=vfsu?{2`}A zaX~YDw*l+e+8~h85|Ct4jCFIm&2NdI)ZfPX^rAOPv14KPE%b@^Q1d-bL+58(7TMc3 zB!@Kyc4$J(FxA9dsNmB=?f1&-^x;$Ek@pK4PX1|8)2$@6rNtP5z-mS-pj=c&&?y*V?-;T-rs zP8z;1%MYv=*g6&>jP&-+uRI5j%CF2b%i&NFl`X3=!+T&qWoHmKA)`=|BrFn7V zgB(c;o-XEFcMr5XUNyv=#g6IZC`6jBq7Cwz0#zOmj{_UO(By4rn$O3UpZzC1N1E7a zp*DYfn6n$uwkINIC#-n}MfeuOPExHnHC-^$PU$VXhfY_gG8%xw^CeA_DN8U>UkTQCGyZSD(RJgF+9||#DS@{~%{U1i zIkg`0P1sD+G`sHBc3JM(CES1g!n)DEi{hxaoQcrzGjDA<`c_zQlgC@hH8F5QqCDbr z+5JDaO=`JFo6AuJp#zu)bQn-#Sx0QfG8x*K(Dc?3ZFB6mS?ux(v63gREKu@KrB)zo zm83zcS5SqN9wPrF!#^qF+P55_?bxk}f%uSZ%)KuesEgs(I4+#UYp8J1V56hV*NhrC zlQWT#jo&kT@{P~3YHHoY#cz@wm|OhkH>Y3tC2`G#mmAxdMC_xG4-6mt+mu%gcVLN> zBBQ8UL_$qDa3eY?QV1}6f;*%p>lYQYfa~wx5WPtvkS6Sv}V(O$_IdC$#P5{g4TiMeR{SJoOHD^T_djIHhl975TiEA>|S z9$FDR-Ht5E0Sjlfy!Bm3KPIT##a~HU%EOPGedi#|7{(Y)*Jvve+u8Km!x87Qe!3UK zb!SCtZi7F4hZe-`XZ0N4DM=8F?bHq;p>Nc#h zit0hc(MJ^=IzGvlxv*8Y5I0(7wN(})f5wODPgu9sEDM?&t6-&(!)*yERLfY820x5& zZ`0Vh@U(CG^v5Y%liJ4#i*;sA=eatA7O%;zxcW;9oQ~Wb|4(F83EZn4n0pgvnjm0V z473yN(oDOy&WnT&Fb|(q$(%%Q+cv@@EJFgjRWEhN!e!bCC#IC<)VBzZSm_g4GvMs1 zRNbX_v_5`~WlOd3`HsAc*RnsJp3tx{Q`i1xi_umsCD4?^PM7K(K>eJxcWZnEqA9D_ z{*VXKO)|UevnO|7nGf&IlrYG*`#ZM6%b;l^-_r525@Sb0jE*>S%FT`$SpQv0p0vM~ z-MWF5aR<;4_5Odyh)tS;PZxmI^UsQh0B)I&7m8l(deuWg8wNx?F`hZNf8tuL`UEv5 zEc|TdV~!w6%4OV5X-WYLTAWJ%K2F^?du!|+4Ap$6(hKW|bv!|^=&!E3@Vyc)dH>v1 zELEp1@?kdAayxOysnaPz*3@w8KvmjAOHn47PZnGOZ#;tlYMFTNwv96u);E59oakl6 z&C+_Es%ooWbA2@GrIxIKsJfem(nvM=`_s5i(vHPd)k;P+U9-;m7-3h{hA{$^(cWmj zHYFbv;xwXDXLEY1HDYLLYKRQJdYQnyLsLD-Q+cw!QO+ni!I79wOh{f3k_4(>)>$Eb zCSL)kt{c4rfOQhqt-5p(kFtB$Rd}s`!Zi2kK3#uiS{53zq&UP_c&N6VY0X23vQBNK zIF|>zpEFmVrgu82wTDhUST@eCERgOKh3=!(v=Qgwm^J%598G*Ee)2k1hfy52QJntNrz+vT0TH)yqxjXJjftjNpQmJ-Cg7kN@YB*E| zAt|vkq@D~&=j|trSnb8#!*-u6o8|-+i#t@o30G(Gv8ZnzJe5y*bB`#Pr12x1A9W-7 zLXJnQAb8B|8&r3I<@gr8FP{Ex!48?1XG+-J^Jit}wU_x$$}R%8XCD{kQ=VV`OI zQb9|tLdPv%`j|O;)Y24vRM~5SqtFDV-*hVz)}Xj62yL}y*0|o#l9hoRw(7tab6?fz zmBw1Ki45uU>V*!yvc1zPk4(KNzitr2PtLDK)At8J0!>F4paYBtL8q=J#NOYQ;R7J@ z&;#ot?&%P(qwD3N;a67@<-3a#!rUq0?|T`DyEL=*Mq`+pK>`c7j5c5Y_!^fg%~G|d zkL`k2az_B(+xo4vYR0nh<7+_m^x?L!u(`-RYz^NM_@wPlG~XMMmhVRl2?|MG4M}uh zR5LDpfYWAE%}Rv^Po#gpvKE@#kD_J%)NV^k4R}BNp*Gh{MKUAY|Ca_vtqm9ClRDY{ zhgHokQC}N8$~;|BcMscOZ?dP?tlQTx^imqE?(X-y^{dNCf;)uhq4U-K zPm=$b{T z+SQ=KQno^+Xzw}y{uFRClfoC~F$Vu&jvmpubl^(Dj+LOF=b=55>WTYK!>h)J`ZAj% ze_a=JK1qY_nYl#6^B$))n0;-(g9^SBTEVE6!KU>T>gYrhXlAY}|H()eIR)xI@vNfv zT_Aezk`SF%oAl<9Zglk#5J&NqG70JVJjeM- zyG0w*yXw<~a=kz#emso!NFsLftBTOvA|M?QL$e~lXmI23&_CGc1DrV4p)~{53oG15 z@>CPuWFbcqANjUA!xhv^GwNbq0gng%*WjMoxg8`2(~`gEjKK@bVm%#G>u1V05NX53 z)I)?lQ;k0iFh2y7#A#hY)TjI@i|e*a-MudwchT`7*G6T$%Ug4@ho=f?^Nv(!A*=1 zYV{L!*vM<=*)WzvqPHS*I>SWQ@O~A>x=-jc@;F3-fK!hgY4_5Jni)SkZIpvgaAlL8 z=-S3E5!HAIqcK9P82Bn|6j+(h54AM)>G1)IU}xvn%~hhowqwF*=b{kb9OsZ<5{lt4 zsK-Z#`26~M4Fp|~78h`y;fvZFQhK8*Pj#Y8%3q7y{I78wR)2Ti#EEF64JN1y*hfO9 zHPQbmgsqbUwF%iL2ztNF-ZQF$9h&RLm+U*X4ed|2H&sJiGxr#qQSk!1vZ5Ay31o2N zUWN?SZ=6%|GNS}*5{GroMkw#$`6@eeX6Um4I{qY)q7QNU?H2*-n-Nc{oCk^jIjZ3;pw1pOTQEudmf%C;XRtYH&~Y6Y(P49DBHp7{O`Nxa1!bjESHu2*HY82z8#B$(*mpdautnbg5IdRtfUf-!iYPV$_{EJ?^or&H?r^g^edfpmWl=QzdxE;5# z!*sU6SQ(msaWd%mw40eVs_tm!wllw2`Wi)0J+k^@>-Ma5E!ecK75mqCEpq%bT(_+* za+O4?tA#Vo2%6%dnaAj?Ubo>4)_)2BGBM=4p~p$x2X_XFk0S}K#v7SVB(rwcq=;>CwP2wZnX zT-t}p`v~WEeME!~iQOp9zhN0abf@2}qgg-k4lRK8r_o0Y=_07+jc_9S1tkP2)U@X6|%m-`kBDiOQ9MN z(LIU6mu7!dvQLx70=xv97M}gptZ#M4^)!%RY0p{Ic&Jvgz-yFzHYu^0ah$>YUAI(d zSK(oyty_T5DJq<$H?@Y{DATDSv<^LhYpiCDy?OX4&R#tIf6ToK_=xlArkiZH#mTf> zvt$3{JD0YrS2J@_N!ye1j244@-oOYByZ_8#9eEUuKka`ULijQtb5MaTs~oOgdx3N8 z{+)V{j<6deub-asQC_xWP)-K>GP3PY>34ix(`y{N58e|P52RURIvotO2${c@0@fzPm{}gjZqB?sx~6?NRMy)(KJvDhQhLlRDl*fv-}aY8OOQ z7GjFjj?}j@K~W*9 z5{xi%h4r0myEBTqs6v(N%RP(|+RZ}a^-XVO*uEYA1;0}QkXWcunX4(+@&kPrNEr7M^*}|8K)toq;qnZOFRDr{$>)d;bnq^Rl~TY zCBHv?$6z;z$8zl9?Od*)#D$CYrnOUlJopH8K?dyMApo5IEaTt5+-)ZpQBr1`Z#3!)xbH-h9L{lFuo%GS;I{d_vjw>A#wvu!qr5rhSYC#|@@)Oc9yIk8 zK_u{;k-GFVFwj5&p^5e6z?HYpuz1@q4V{(vRUHUN<$mZs8~w}_LT(@}wL&VyZlx%2 z_MqfAqyeat+DEd(U!HhHdC#|)Fcio*tk0Z>YtO8Bf{6pYf{VJYx6LpLIr9L<7`;k} zjPT?+ByYA|1-pCl9Q$6&&i%;$I-odDv$td5!+oVg+01$Aa;fzZoh~2BTUL5t5J{X{ zBg=vL&#msttnPl8E!4-%vcjT;%@W>h#6e-~YFtp_5F}(Z?pdS?-HEehZ{Kf5SlTXHmMHR?k^%;84mGoeP$3SQ*8HQYmF9pa2OJHM{aEuFpBP$q%K z{2TiLPc2RC#4{0BTcO&Q9cJ`PXINtO*+Q9u(~OcAOCQhG=+LVvc4Mr2_eWU|oVop* z`_XdPbTM69fCu1PsT*O*hCEQ3XRS>>RK}v^j(g_~kakuh8;;)4O6#jZ&l{V&>F(L6 zOZr(6avAd`Br5X)|K34%f}aZOreTV z$pt`3>@Ir~h;;Eh^N5metgW)CY`@noa$MTq`b*2%t4mMW2|!%FyKd{zo+&pqH=hRM z|7ZOe7GA|h-k<)gbgPvN>tCUZtb`IlO8s7+$n>#a40^u%(!5h4zV;Oys5u{V_Es-z zP;Q?j7o4-S5e!6WPeXrb7Fuhvz0&rBw&WUVpL0%TCTfkea$8ph>^FZ%q0UK1k)FJV zitl^tHEBuc*4w0Lhd&0gbDdtRQcjj;0?72YY%lRDbgeAhpXY2jfxkG@mpopa0eAr) z&eh*s_>%5R$J^L*)vBa#LJN01_LJ$wWV#md%|^z#$dd&lxfN4=xJzqOI@!8jnZRkR zC9j>ZUKxdTh>45%imp5QaSq@Q#DJ~CX=5EJD;4`APHwy&A$bjWIg#lR7JyX%LUk)9 zN_EZlha_(!CL1r!P8WIvNUz*J#Wd^CmY|u>5s$Ily%BH;)Y>Un4PyVhx+h|wt?qsj zGQP-06jUP*;`X&iLU3{3Rixa+`)*Q0 ze)VKtD`l{>k|HM2TV6alQU0S4ViX!)JSI{Y=( zWvM>HFBMw(bI-Yk+GRH2XM!55^mBmaJL10E0|4DYrtWS$APwG=lCU36zdQS;()u~ z{nHC--=9BH5i-yB6MFB}$R^bt+4a7~CXqj5E3OA|i4u0`{SB`zV(S9$!HTYXveO zQo9~Ry`d`POjtB3KG$`E_f(am==VYtu=>bo&;|6KxqPnQH}m1D^_t^w0ZEKr!1R4y z?123e#xXD`)kXL4{TPMSQe(gq)7;Ji{so3_P<%}8P3z!mo34MHHux}KU|la{RL5WW zF}5~h9FBWKt`Li$aV=aBQPqZOApIAruvpvp+7Z^}fn4>?I*BS@=5p@sEUa9=z#4aHdC<&WayIqV&hCiv zq<)@|2K+9BKH|zHTuM~EYbc~b)W)m&nWLpHYzL~^e^bSqqj?v$&%19nN5Ity@6!^s zN*ol3$h=9}tx7>ZlNt!Lt_b>#90lsypsH#H#s;gCBYquVTxA%4Vp?nY0%gS`9=jXh z+ftZ#91$HN&KP+opa947yoX~r0=qkaL$>I9LOF*AQ+^L?jTQ5NTeuL7o4(4Bj!~o@)fP;CuH4DXga!I zV;cd%X;PUb5NV-esr%tiv6Hronm#$b#|c_@)}H^I9l+agiuvz1o{^$sImMm5`qCN$ zY(ssc``{ADqi@LNwDJTBD?~MbZ|-jJK`e&K%bLqD`0=1&Z_`N3#&F)`5!15F_^BF1 z5B>R@Dzsc3RgP8qaodl+`x>}2B5un>#sB60r=ZQ)@z1Mw|Hn-bBIx~IupGWi*w_DkLesc_uBhe~fS(L2W10~Q+Jm^>@K{0%Z| z{QOwrs9M)bZOsQ$j+KyUq-K_aw5515`#B9gVhm>7a5F!mygTuTfc&zqKvkg`IIXuG zSVBGzDp1ugEmq|sahyS1A@(8|+`vCZd2IC1nYlceT ze2OCgaZ=FV(7SS836Ot3$o4p7X}^h|N{!@tWMXf!ZjrUq8Xo)D{mbNq?SX5X>@%~% zvqH!=GRe}QY~N|?zI-Iq;|}AY3YlxXRvZ#P;w9{wpT($se`(7yI1MR@HU367_cqWh zP?bGS@ZM{pl{rzBMXvB~?(K_Ht(+q?-uLN|+;0GUu1e2)sai~BVkMQF8Uk3DuMy6u z@j90mA{~p5E}LP>G?~cL9tOvz&(PX+?jglxNGtzUp(V}JN3&38!da_AYXZ>u)w0JR zKKEm+7UA|;yWAZ?AM+}i{p&ME>#xm0n+;XyFkG>Yr+wwgti&N*33QE(FgI3FcX)2L zq%uoU<4zbVTC2^DZwpymsu2pz{?@&mr?@g^zw~!iVsK&Bg+#X8X2X2&ENBnL*2=6% za$B|ivdOTnmwB3eA1=Widw`rB(v}`~XJ)JbR^uLk-zD`q^gLf)Sc@5;iJQ9 z;1tG(1~6w4otytg;+Be6MOST=&+h-<4{y?@%?6T+Rl|g_?fzeg*P(g*7b(!M<4}X# zvV0SZmF(&Mq)(74!fosqP0e^!g2ZOOv8TwUq0R$v`-Wo&Je^ztdYoy$spn|c1o##| z(8~3;j&H6j5L0 z;H%?`%H|-PId;)|+ zW`p+bxPXE^Bvv_T|Nf0yx>%dW)lHoHUjrqz9Y_&pJlL=Jk7_yYeff9qC=}l!!gdPe z53U4$V0+ovgF2#g?N9e4xPZ*^L|eijvaC^HtPM6oHPpy(P6!`f9={AKHFryl1|OY+ zUMPpZZt{m)a#_7TAy5gs#1X_Pio$@UMmpre>JeLyeLbIna5mz zFMQ-$x2)m&Fja<%z>0#+@kp8Ikrh-8bIv-GqhzL;te^=;9 zG=!4=KkWy?iqU_>g=76UL`zm4a0IgpfewO!RjRS2E)|IJg?VS z6Op%Yo*I~xA)dco%=vG%{MGw0!QLucif)z#xHaM$zUz&G4Z18WFU!}LQJQ#X*!G=j z*a-qOQ%2XvV(&_zk*YZJl+Ck>Q?y*j-9F60EAA#!eZ zSsG|&YO86k*5>ACIJ90$gyLE-=uV&I4h!=?c!%dxUJI>3*(1ZEo~ccQH=dCLr>(Nj z-CMJ0h%P5Ac=~iJ)Svy+w`YtTex=7RRhOEztJv@9x@857^#-1G8B&_o!D~2$&X08G zq6?mF-yP?`ob=q?$3N@)N)?~XOraXS13dZ*2afbv80-ojHu87>o`v~4P-*e8th&>O zS7P}?x!hh%eyqz=`FZS!Qx-2z#|Cs(WpTQ$UPIIb{MOW__;k76jgLqBplTvSt00Mmi&)MR-f8qdAX3iUJ@e^Al>C=rw-yW}|v`I^Cnm z)8%dT;C*anASfm6R8k7t_gmCq@JN}Fqz6;jZb4p-c|h^(UxfE}RVTj|JCz@9@yceH z6R==|O$tIUKod8KKmx_MBO^qW_Qfr~bkZ-%*oyJSeA4-7SZDd=(ZjTREB$-v0}(@> z53q2zQ{*U_5^3F+2p_?c;_gEUlu|RVYmQwR4jIL->Sq1N3dH+PxH`C=y=akfFXQCm zSS}L)kK>~5=IQ*i-^}OV&UkIZs0=q$3~xHzb{Fs=SKLy_abbI?NqQ@D@UOpZi1W4z zEs>u;Z4A{t+PwsXyjcaqs)e8HUQE5BKTt-+*$7hQcLC1iE}>{)4`VV|22?n#YcQhV z6RCBmzF4Z?v-oec(_K6>lJMOlqu5~joYeIUSy<>KihsU>Gn$@@JYfFr08kDXtmNj#NrXMdhg?0b% zJuUGe!Ii6IDY=3hVm0kGvF1b{1vwr=`YS9T2Vu>)Bw(?LDpHLsP1fzm8{)MdF1>l! zjb*l2j9`>;#RyRV>5wu#lNHq8G}bmR_8YBqF6h!ZxIMh-4EnRC#Nh_eK0Cxtm{Kw*wWO6L&q{Mru1MZDWhG`Mx zzrlY7{SirfVhrHd$a#fp`!sUbp)8{)U~p(}62yq-eo<7M!QQyi+l{DWAWjRknBI_~ zk*ohv9hHgQ9TJu|;r+U>GJIxpYs`i2x=&}*23xG;ETqtIqV_?qn8!{2$(w24KG@Rr zDaiOCp)J%}>~=1B@<;Bq6#HUVR7TDC$%h$I z`Y^zJ+fWkqzGD=`%;>2PO@rNQMZZ}#=e|B#f;LbpWBrWQKhRMqY-7(27%6|Imv1@i zKzMbc*S1eB7Dt0OmTC^a$ql;ayq0$qqi)i4FF|fgw)gjK()qfL%P^bcZdK_ULE2>T z=nq@I_%F2o_yu&-&HnoUUInWkqsy+zsQV+(NejQaedt`WExxE2h~U$d?r#f6L6&Pd z5p87jZ|Py2c_Xd|^eSTxvh*eN{)+xJF9E+sPJ;zKYx`TEW5>-{(e_9ECx~)x#5pHM z<6^Nc`l`Q?3!8-tmixeSS1QtoR;)$2r&52iv(^ zojgW&&POK$Suy1K9v@(>v0W*6$5Zw3^39Mx#LTdS)%8!wmV!q=J+8N$`fxP*Db7E5 zoUloW_Qy4y5{3#+_~J_T@PkaUtqM2l)gGGr;~*`lYti4@Na2PnUIHerDz}P6*s&RK zYTZU|&H5Vhcedmkgk*@evqML8Mo*IIFHQHZ&dV6Bm|x~Fz4>kMzpj!dtl1|ND6})$c&>uvGTjuX zv!liF=0?7$(&sy_ll}pdYQH7;L47`PS-Ybx*AMzYosSLOug_~wUf2~w|NOBC;MoVf zSQwCs)PkseAPl;yM65h%l`S(`UX1pidhtM=%pdnF_E~=#7DP}n0WbmA7K}UtvLdeF z0oH-y>a!Bab>m;nBp_p7_0qMJaN)AC$8V%M5q$}u>AMbO5Slld44(F8_@)#k_RAI4 zw^TPpeMww~)rit{`9o}F^@>N#R{G3qq$JBR(G zrk?7zBiwTV*io41L7q-a{OGGNTxGYm@KUJj9sK;{_+d^Aj? zccqXreotFBKOO2A%~Y(>2{<=~@w5mS0d_0h{Il(SbXEZMXn& zOGBU(v2;tUXbt@d9~MOa0;JP_ry7X-q$SZplZ9=j9$(|r=}u)3QM#iT(x*I>mZbC= zcSuTD8d}^^N-z~uoNsw)BrIhqYA}0fz4s~azX|?x{4|OY2vs&R4HW5qeWfIv+Y=Z! zrKT?tv8hfJy^QqWJp+j=P1|;a&(1E9g_K`Ox#u~dWmpDC3sW%0yT*m}e(K;&I2-Ab zuH93jPaiFV))wxU+{UvH+~#N3#p298w98~)kc z{a<|qW5rf7iWKa4gSt|k;Q}K{RW@-i_$K??bidC|xSi#Gf~zz?TuJ+r{qkWG?D+8nUmhl1MRKVL_I9pTtB zuWGZ%AA^{b{XkEKk)CD&I}zJw+J~P8J>;ibx8V;u$^DMN57K zhnN7}P;Zj3@e&!ZKPSq|WpV3~RxUM(dR!TK6nMhIA0eUdzZ*Hjj3MTd2vnQs_vjRT0+$#d)#@0?k=Dw5bi5JhvAz49O3+1$Owk3Yi`o)+3R zMeSw!*)uEmnh-cnJ~#~hd!*mZ4K||8*5-wyyytt!Gv3Br&d4}De1LNB??3)j(t6OH zgreNeWQJlGQn1k(x6%RmK5D627xYMxGr^0?fko9 zZGm;PUm(h1ZU&k1zU=2&#ipxd5kzKl*vMQe8n0C)(r$>uri4o_xO^lWO!D zvHdBY8g+;b8qtA&|B#s}UTm$ptEPo~f^$`d9BnKLfGw!ClfKCeGD zI7Doo%lYo(Ru0d&W?CEhjGjJdrt^zJmy3IlvR{jMMj;PjAoK6&>I_Mig;WpQ$aMx# zNK8~3s?>b#A#r$6!oxfx&#W#!Y-sh$ywSxoxOzHuxyHzaC9pgN#DuCv zUvE%A(H|~qk`U3Y>$3F=VO~kFcYwf=o>t6^qz&x%Sgp-*p^_f6I=KS?LzYl5&!TbC zSjo$&=!aenkjAdUQQz7W_YX>iU!)6H0+ExZD9;;!`BZ9LPF%hb*;awzMf;`j-h;PE z*ZJ;~@@=AJe;8}Ei4ztap1YGx`6sIXTqf;k{Q>>S=CxA*6LuJ z)97B-lt!IXoyt|xdJM;i@!%T}X;BR-@dX&Cvi+5ZfNAL*ftc(kGm%oSMbd25iTCiI z7BG017PP0>lcHG4KyE5fOx%99{>rBIQa5wy<2+H#0lVi%Wsj5-T|VJn36wM!KCu&23SBm@MCLOhWlRqZonM)~M=00a@f# zoid2y8V^Hvcm7hzs%+UQ!R))ylNcO7S8tYesjl5SBki~ffRwHq+DT7qtSK|z)$tzO zTVo(zb}(k9yQ^C6kkZABzv;$WkYY{9(+rc6%z}CXIFMf=%bwM-85NJnGT}5~h@TT9 z9&3`WE~Z*d8?_2yo?8yL&7)r86QX&r;QdbFsI_5Khs_1oK_+lPW9=Erm}8c z(l*@QaFWv`T>x}}T;uqYwy}Qt1s(BW_mr^>dMT;Gce=hAxM((9BHU2ridhN4j(3XE zFh8YNatk01@pjuPgcy@iHR_33P(Y}~4~`?QCj8cq9QDI>M<_Fni9&|}%;aHoQAMh5 zO!ah`lb2@hyypD#ma}W(F5mF1*>L{rsj;we{R<%9@^OeLK1Eay{fK@wTeL&5Ze!4Z z*hR%CDlDE7g>K7W%9>%=BBY4yn~lsue;V48Y8I66^K({LSgl ze|d*0!L-5IkYESw&04YZYoIXOG)cNx@;F`B3ZhB6I{2a`utS*4-6xmn3P_ zG4z1d@h-^=PQV}y05PK&O+e!d41~% z!~SHOFD>W#-U|M+A^K2MdbUH77!o^(QR?t)OS8>n%Cqx0_hQ91(#x1lY;H&O+E6g= zKEFxnEn>FYZXBUF0!v=-mTR~8jG!hVKDs5gpA%Me!9{KVq7p416qK`)nIL8PbF1hZ ziA5XD8N!uJDaRT)lRu<(QGW6veglZ#5T()1Zvn8{*!DxwvwWF_@!bI1NIy>Zvun`F z1>0+1oR4n~p8DpSei_fVY-$+*6Jl0pWq8~z`Q!O|r~Q9ZZfTN2nqj18u4}w@j=NmD z&oLsuF&{B|K)(Z1l@!zP@g&|pi zr%5;LW>b_%7|HJAK6TN*3=nh8zGY@mXHa2x@qOzT%oI1p3&I0s2!rYysZ*t~aGIw= zWz#jioMFnL0hm%rS+2PZ9gWofuD$1_`LS2ok}(3KzP8UZ2YkOz++5gj1Fd&Icfy`L zyiL5Zxj1!#a-?Uy`hE-LzA4e_@^_`E-d1C4w`=&K)RUL$fT*eS&4fk2N%~19LZ7_! zo1$0cy~J~{IE8wX`_=!)cFS+B9PR1!=V!|)em9OfPU{N$WRUf-CF>m@b>@?JQT^+U z&-RYp&O%2c^aclhvoZB-|YTS(_DR#l~ z)(z6Mzu9IE^^n^T-{Edl{<|3|D!?O30orAa3Y-kL#A!EXR?$ z(wXyUYH*{qR*Zh}UV&mL2PMuBH&2aOT@Dv()8s_gtl|&vb?q^uy+BIimnEjFU^q zM#p1UE5`bk^wFn?6rD|>sA>35_ndnIW0!HdX`Zv(g9PHjdyAxY2}YxoA&xl$^;rMiS)NoxNSde?(=Sg4^@6gF z`8z-+Gh~^HJL>Ry*6NRb9H=m31oc~R-NdoEUjs(Byw;JnYp$+aQFm`{UQW2?;k99{ zeTb5O7I~s2+k+Y~9To8$y)^SL#+F;6j!3;RGvTzhvIm=gj;nNHGhCeX;3$GFhxOe@ zQn|zRur+x_&1|d=SB5$n>!t}8%%}OYiHqS%I*3tOY2t0nT-X zf7Z0`%GNi=Z*7G0cZT5Z|Aw3P_lD#68?2O-ghUsY#DYBVUDuadWCCN9!+@GV@=?%@CU`BR0q8ROO9f|wp@z@e5Dz{deGjq%Dzq`LId~SEGa$LNDJ7W) z-kPrch+ZlZOm~t=w*4^Zf(@YJ5nV|lnH+QsE{T#r0#z7W5i0!)-Bhn)6~#8BIm1+( zX~NoJXG2ptzZmOHlQ3@C6=2+xQJizO@N%=TKQK<|LNGLC~6t3XQB2ZDd;!iFo1Cm=@M9%5^&i?ZHt#H2MA^ldy<2Bo4% zvD_v=GB0?NUX_%=U*iq zbdyh(>ww`=K|N#KdMj2_p)4z%TI8$>?g#hWKW1Ge&`IAo%(6E1ffB@7-7(6f#F!0c zN(ap4^2IK1fC4aD2HC$*|6lvLj9rW;Nm$8Uj4D|qegCwg8p~C-v4vmzbqlsJJ0`az z&F>B;?q=_xsjjw_hyUB7|K#oJk_c(>$k@Bpn7yW56gOIFw+7??zT#rLd=|9uI zIX+M-;-=Q*3vP_M#CW*_dccJLv#K&^J7zjts?k>iZYM&opBkK)Ge5-H;Qg-AVZJL? z4%&8!!_EnsbKmLP7QaDbve`)gHF}aPd`{?UPhP9piwWKqst47HG9pKsHbuo64*V9F zy$fHn7lA^3tSe(+(PZosc>*#hUv-`P`+p{rq-SVR_ZF~+3Hsi*^lu_WQ)QC(yX*!V zZdB41LcNXA+Ntz?hYi*qsjW1!s4;L-;L9|VT#H?*p4uVE8$`a9h63^+kondLRW;&T z7TlQHnosQPotIPcoOGN?`&JZ7>+lQdOb#_y7AhS}3j6)wJw9o0MTZxWe`yP;!Hd|# z_)IaADJi?WUz23<+>0(>#cI%oo9`S4mDF2p1{``rclCji#Gn)$*=ZOM8soX?j~AfC z-6G6P4-yD(Rtxv?y4Yai+~FDjgMa}bR4}>&L~NsxoknU`;mQiUX+pK1m?MorKPzxWX+8U*WxMwg~@sqSJ9r>t!4uhU!XK^~0KTFe-vf%Zztu)_x7=?IVm?T&tt#?ti$@xsk zH=0Kd!KPjkt-qS|ny|*19u5T)uVX&bJzacopXn1WM|CwRaS`5+`A+}L95$>MIZbFk zu;v85YoqKBvUC^ZAEZPf+FPNxIM;E6pvi9PLX@5b_wUf8iH$#eZ07U{kot5O0cp}= z(|P~zyLU|bx~MTW>F1?M%4VEjKS4%1>oXd1D!nEYJBeh50iuMIfW%LUA#=4Waa3E4m~F@`=}LrI+hSG?nE`}ESePwl0yspPG}_S?;~PSr z0{);b3tm0jT5qOC>;)QiBzpNi{98YK!4z~iZrtEnQe?HmOp=rL_-fjO%i@c@~IUxyB^#2Wag ztjBL`=DFAw{IeOk!0l*lP#PtrKF)rT^coxK63tU0ZtJt=hQ-kCT=UBAufKh(;+M+a zVp1P2FZ*Gg&{~7~Xi{DAhhCWIGjCiFP0oeW8r5-6M=;FU@=FYRuhSBB(DuKGzMz_7 zdina39J>D#`!k-_=CeAL?4yZKTL%=7i4O9-{XiiZ0GA zlJ>pa;OcrBbHI7Q=q}Dva3YJ&K>1{}HnBbf9HXgf^rP&rc4j3y0TRxftq?$f2M@%)U1D?uL>uVphRW&V% zGf&{?=0Hq?E&=3Wy<0@%>cctl*{I;AgfI2qd5a_6BcM(N(9b0CMTD7TW+Rxc74 z;OhOhqI=iz=RGCe--WK#rA3s)Mva!JV`F2AGiAN%*=CcHngh$|01ZU^EQ^J#+oePI^4)I3^FQjk%ksGJ@kk6eR;xwM7{xd3I}e;mJEilp2f`|;Gqfe)_7h?o0gtk?P&r05hL%TGbss^S2{Jf$KY{W%2` zred-t8Ss>hY<3_ei%ZV7#T<=fAalpQRw~1K@-pWhC(qW)tPR}f{@J*4f=^C$r5O>bQOT zp}xKu5LKvFTuJsJ-(&YNo$u6Omn42A*F-uJ3%nOM)|P6(OcYf%dvIm&-fU6wqzj0S zsl87ocIhA6)ij?XPV_5|j#MNH+7v%P&C6`$e7pdH?&1TR`c{;jR7Xa^#17;C$|Xk* z>Qp6B0E#EhoWwNsqh-Y_Oktkz`lL-ySzreUcjX8ctJ6OL1WH7ntE$`5v}r#ob-M~7 zDT~BeZu3o9T*O%X`!XdVa*xZlQf5(mRP0DBok4tvSJcanhBTin>vnj8jQN=2CA$}W zeS09B?Z+dsW&_N);e6w&+%{ijCg&LCJQJ&B!_k6WO4WXv!LAH#$pdZFO8wBET=Wj% zW~x2l1G+WVc}nD%VzcU8&2|s}>WN6fXe36J*$AZexAByl2{!vuXOV+{JbVYLW)a9w9nuQw1JeD!0A50|0p?hC+p{-2Rzil`n9XZ=ErZ> zrzLyM5fm(TO&jhB<#g6#YE?Qki-Z_~Wb)$*!Q~6DOx_qX0>4pfC$)$m zvgF3T`=PrtI>7hf(f@2ZKtJRanZ;Ny8;n*=bd-!|y%QD=(b2~nTO0w(kAvr`k8dIs}TQsI;)kI|E%XZ znHAA5B-Yq1xvwK{FS~$Pm9554pZuo<9G~Rd%Gue!^5+1tHBoQG5(`F znRQp!FVvq{4vL8H;*4&##5Etx`VSeeTcWdC9oAHP0rT76MQ}QDvb4~=gzAi?90Ufj zs?i!yZCI>JREi^bDn9+{*m0wMiFj51fTe@?ovFMbgG51)^BVhYewazpHGj1QLg%r`2Ai0fjvr zBvbTGlcb8$DfjsoHbhpD0? zWq`=9B6gRqo|)ZT8BNjCCPhC+C4^tw>;s64n{n3wv^l+@gEKoJvq^sc?zi?-_`7Yh zz0(a^0{rF^#V491?_*Mk>Q7FtFIImdGCi;_Cek|Pvqzi_7taz@Apm?8uGbl9pizjyG$I|EZ$!BWLe(wGi*+tqPg6&ZA6 z)X6MK&6DPh89$>JP!alh^oVZDp`gc$v)ijtWAn6QbL>|mYA3uUGB~5WhPWMkS;*y0 zQ#M2F4rdpU{-+OIrc{Q_2?&wsxm10^EaY}|^hw&VGwXrL)pT%Te6T@x zC1H~|b`%*#|GZfB+*6$t#LfC^=87Hd5INs60120O3he!67N-DAG*<*|+FgYi?!?O+ zXP#TDD9crHeLQQI+r_~L_50rmJvBFq_6;&i4%WqWL=Qpi3R|KmwY9cKyjCLodPciO zMXtW5n=KgEx!v%Z8{)hyN4n^r&8G7QAr~()J$S(imb{XkME{SP7&qcQ=^FD!?HczI#2g${DLKL$`rbmIk!dd#zn z=f%xpiU*#ou*yg)#7jNs0nD_~w8H8u9xFQTa?-B_y!O7=)gP{-R)wBnWx9St>f-bV zwIyXD5x?~pN`OiVB(w(=qz4*R)=Q~o367(R}C`!=vTH0l2#A!6`>(Ym!Spy_BZ7+4;W4Bhu z^=;-?FAT_qubOGQk_?++hZazu-`eV1E|^&(0Tr~XzTnmMGN3xif?NyOe>;U)jL6>! z1qJ3rc1C)g2*Kz-b#=~p($cnjotvNfZ z&^I!SNK5qw%2%=;3YU^vxr2iTK#IJacwVwahb54)K{3=4slyibtq5iGzBeP}hF(R3 zmz!f#2FHP-)qR(@-s<{hIZLnfj`Q+%OZdwP=1zdz5pSETYsWr?FILz$WuKrt=&qJ{ z{sLkB6{7eO1)ln-vaef?KAK3L^Wnm%FQT=Hen+iWByrhshHH{1b)D*Oyv5Xuha!#g zi3Zo!1iL~t13F4`8NbDmcJ+-A()7;{^z$?P;i`{CwQ`;l^$pk{7oHGNx@H|{!&H1- z`T6ViuRYKmu;wSYyqv6)o@ZARc$=umcdyNL;t@6I{INUB3hcT2am`kPDGwbvyA}qw z_yDlayiJeGEl)!Ta&8vnoXnQaG4T)>%LYB`?X^e$jh@2R{TJ1un!x%{EvsH(HQY{e1BL!!11kLrnt4pwBuaJ9{#m%+x z$YfmAB-wl5>g1=VEE@S{;&h4r85e6}#fj$lXh#4DzuKy|pYv*W+o9|^{*QhEkpH%S z3%$2?uC>)SP{FPe&i4e(<-0nuH2`I(9cA6-9lob6l8#u7BvjY8icx{5eyAvZywYOX}bN8fXuRAri> zKcWd&5P%*gQB80%Zu;;LZyT%`>GINqsH1ndG}QQ2bd)m3)X-=|1)x-Frz0N7RlXrn za5I?zU}|v-DaR167!rJ-%P2IOal}|PgN%&vrh9+&#v3mVa+tg_Ka+>dhaY}q<3Rii z4I1qgkrF5j|9CGWxh4SfAg`r z@Fj_X2j7XGA^fSS-YhwAi}kzN%V6`{#vSW4IrBPK%}{RiDWcb4^g*;WVTpY6BhB&k zEYv1ZEXj-K5uo{p{lFWCPQkmpD>@2&&ZvZ6%h}2t4Pp@1o2mU7{qYJb%wpFnaqUHh z{daUa{o0oylhkdi%;Z>#WvXXhJfJmmn2spx4$pxl{_Vp5$!5(&e$|wkN!8#jV3|Oe z_aWr4{b9P(Td4FEFXjh#5c5<%x}<*XGRu9n_jTSMjieZ@M`M)BPA^jSNS$x?I=QF*-NBgC|H)k4 zx##50GorGAyZZO%J$p8N{Eylt5mEPB?V=V^qUUzLX)N7iWDxr)WD{4tJwXi%8}0d< zVSCRp*9i90d3b7gYCB3)gykR8`}m9_wp&XAb=qLAUgXg%Wu(12?q3s)oN&ds3O(4_ zARtet2pjN$nj&Y@Q7)B#eLL*H-jY0LTJ4 zy;t_;;D-o=4!qTK-6?r%wDI;Vnd@rWVWmhbnq{9W^S;9sP3O}^4xUru6j3ED*W;Jk90D19_Vi_Y_Z6;6mnSh{j4ua}AfQu2iS?ldsPTA$s_=Xnlhrstu_@biGt`=H!v9%gH)Zc(;r*MjJMzICqn2C?TBKEBo z3OzshIIDv)S9rZo^nTa&@Mz5^@3mtHpW!Zh4 ztQPmb4=Iqk^${_d9u)?_*oK3Fp3yf{de(iNrHb&;9doHU6X^Pp_Dvj|?P91IKWM|H^d5`6? zHJRUXS8*O$1~Em(b+DoOe$o4Em(ziD`~2eflJ ztzWVw_c+tBjG4MC{sUh+o?vUXP{&f z(}#mRj)uG1qfTk4OBWV6C}3f~+O4HiN10J)SWQ{Sa#K>>MJ~*QB3hZWv!7W<9GNv; z>+9Dxpshb$%sBZdOiF@*wwOb5KK#a9Ky2)6)Zq#BA%2zyEU=WGQDxBPq&4?0jZl`q z?1cR{`@G6P#M$I<_bA9^!sL7>IY+O~ulGDSC*1*MQ8s8trRE+bkun3Q2k1eUNumKc zO7Z#Lnj6k&NZ__x+wct&yN!*{Y$TKw#P{<^j`5#P8kAVLb7Lz1J^JpPaQr)XRQs5y zgWj__BaZdK<875-}Ol5at%Lt>lAn-AH*U!eL9} zIdgRgg1%Ku&3dUI+@<`62cd$0HitkRtM2TR3du2WS)Cjj3bs2VFvu|c*k zpmT|pwObL1CE4MLsc^BXt)`=+IG9}E!?o;@q@&=N%$`T0P>ozP&k9J_s zPR-Q5>@vk~X0XRM4InAp%jJ`)pHUie{L1qx9mw@%Y{M_o>R|##&G{uPHtXto=4)_O z9#Abh5nlZ`?l%$u-ciKtdUd-vYYz$0vy(=}b{ZsaU=mU^K3D9nPC9FhyN%1;Pv#B3 z#%c#hv-K{bf1)&CVre#jCNWJzgTontW{paaYIN;+hbJ)IVL#K#bfVcYro}9#u}jxo zK`F#$ABZoUFveIH1tVSGXXUnC?3^9xC=L1cFUG?cmo2ju?EIz(q0(&f0%n>-m0b8& zw5gb_4zo|A(WQQwkZ^sQoXj^7GnSfE1x$4LWQ&$t-Eu?ITK=}}uH5e1##|*Oy~z)r z&M!#Hfqp&uy%iaBO=Hrxq@iF)g~2oz$lqdbR6OQu2z0Vie_fYZs{?%PKJ=)v?Mk+L z`1JWZF2Qox?5XPbQ8sQc5cok~F*a^8m z4z<*e4Y7^C!xy^@w`*Zj0o1GyM>3YE6Mk9t8xN-08=pzuLJH5H!nx4>C{uhUa^;;K zGHY`VH{kyMnz4g0bS~?+bU0?BUFwIkAQ;MEduoTf>{RZ0yw%$tE~vn!{3Q)pCK}w@ zMjE-GZ#HPH;9yO+fV~a*b9L-XEmBb~aP;4G79#vjw{N3y;l}bUb6rA(Cxm^j6mP|_!QIYfqyJ6VkKCTfM@T)yy)`NF*22s)L>oe(jF$JD&T4jlo?o6b_ zj*;m_w;XOj$9M-S+Ei)ZR@%<|TFv*inN4_%BG}f>iiHglAl9p182Wth-ckv$1m;r+U*pVR5=edcSZHK_|*<_EdLn)O2kx(4sJTU@~s`6f(EKbCQ++T zCk59;e3m#Eq~S;jbv%FkC3D$7GdP-bgI7w}xOZ%70<2uU!)eCmaCCodzh@AMVmJ46 zlJFi2d*TW;@M0BJwLIg!>-=1ld+W4!*V zC-J$}cS`^}7B+-mncWN`Acgj3$@VC_8?VWKbzzx+1X!OVN%XdKE^UrymuyEpkem^J zXwxv2T1!!&U%9v;A6f!bGWaAf_*&!J&QvGT0_<=xn=;6JF!KOL)bjC+E50G|TWc@_pRksQ^r=B7- z9C>%xC7Tg$-%&zAX4gG|P`jy+(t(5AG8=|!DSRFR7oOZIWU}B-CJEQazHDIq42T(D zoK%xz^S1}(ajtaw<%Zy_5XBm0-_z3*F9&rs9KZBggO~KCpsaF_KtcZ)_*LxDWcKj3 ztTm3hkP$`n$eLpml%W5nxCnyzDjZZlFVxj;JtWI*TV29TU9cl+ujye<$V!;mrcu@C zAAYUPs`*!UTbv?53kv{|zraJfVg4wktV#EH9Db~-%3>k}55gt^_3OB9F`E}x>l^AM z4(Vw{VM5!|IUqryLeRE4EmbEAZ{e6#vNyP0lou{RGF^;#@@I;3Lq^bF5)Pr!7U1a0 zgh=0`w95O;>YWnbPz;zRm=_YbnxSJB_;@ixKDq>qlYIOy%?d)g_u@)h1dS5OK|0~PV4?a zc7@9RyaTS`Tv+<65G8{7=QlLGDc<E8exK&F~oBfpwZr$^u%A-fdKYa2N!^W?L^?gs)c#!=Lkn6&>#+)0v z0X-VJ0eBpVJH32O-2r7${+>*!@=^b%T^%4$;2cxOo}znn|E z5g0a)a^`tjUDNXClw*!U ztV&Q|#QN6Y?A`ZFlOz5P*rCffOYEzTy^a>gBWkjb5uF`t_w4|$&h4FJA|X(+(I%*w z4bRq3spPDmS$$<5Pvt+wm+gMEWHp&GQ(N9H&`9K1y@wvCM+wciE?)Cbbx{O#5Gv8% zNvJLJ1?5UvY3|{6BUh=T?igFYs8f}n+s@IWN$DIXQfL;8A>6 z_D4o}*G*S1$5;1fxGzx0qUA(L-*VeYJv(jro_?20Hs{cL%!cXvKA~nviN1fX@N%xT zCXp}p{-yW-Z(QqDxiaxM(6~3~^XTBa7cP~QUpKa8_tbWAuAd^6UY+#CAan=7$D)OZ zgB6ycFH%&5**YIDhdecy2S#1gG1}W?!)28Mvip4%BuOpQQcaC=Je?LqDu=X&Sp6ZTAa&guiX z2F0thi*=|^?!uOkZw@#GAAyBnExUZd90CiCqQ3O4PpEI7Rn|Q7K20bOZs(0YAR51> zcH32r1%GZ+N247oFrYS^^o{Kx-+G<)vOz-YZz+_T(RkO{5qTSh+>D0uwiM~-E>#l& zP9eDE3u6?qZ^O}fnkyohngYw!vn>(0+ZWSP*w9CAYQjG5IKo<(JZ-=^$1%0|-$M&3 zciLWHmfHw;<8En#Y&!VnbQYeSc>4Um7^4x#PIODcZ;jixCaW6izV73kYYF2;wA?Vx z`H%4v^8IM;Qv7^n#lfgnZx?lv)J2{8Wo`*DO(Kol(e1-cdw?g*x|`n{z-P@|sqxrK z11_RjVi?NaX)B-t9@%n^_&EFr>Y%+1xPt#^t|+GToUFW_i7sPotrd|)~j8-ZQ0IgcFA#xHKpn}{{F;XF;df(S#C%1r6DZHp$G}yqy z39BH#awIMpmrkhr9(q9|krHlRb!tEDVvE&&qO(p;K+|u-v6kEBTPt6m`)3Z`XwfsX z*Xs%gO?ygoxgKzyi0lh}m^iU>;*g);#QRlC)gVkt+mZh^BTA+mZ|RdWYn-T*gweG3 z+08uq_KHXk*g250D{2#2CVu5;k;lNR$jU{lNyL#$`&YP)xq}-yO5D1>6Mfdg>VUs~ z<>=fUgGRV#MSls8zk9fUUALA4Pdc({A$JgFxKO5{ZN%DEm6Gl5_lvr*NW;Ec3)O2DUH@P{`ToJH0b*(l*#fq z8*gsM4-?-WUuWlYG|B1@$|Zkl-dJSU#a(>y_Y}yNN?*bO+R){{Z2=PH@w3ev470$H^6H5JsuB{i{-Cp@|^`|(q8vpif?-6 z^#S|F{iiy`{l%Gah0E-kz0RR=`u+rt`f&5K2nFh=aplK7pKsTHd{%J*{>G%&tK1{Z zj&Z;_hPlf9mhpX6aIp=`^U#p`rTW3~{@e=U3$JU+*R=D3j&sGXW&Yc;gAaO@`i&Kw z-VYvRb|5RFEZD~ORr2?X6^H!+Zk`@Qfqqe(ANSn9OCZ+km}|dHM;$SWqfBm|R-!=6 z1#cQCj>L7zD)?eCasIpqwgwv$tO$YvuFjOszN= zaURHNhvUxNp&!$zs}lbHbBUu~Gw;BCjoDiPSOCV?>#$eTukV*$izRX%JR>33fB&9x zpSyjaSZHz~s^%B`J(QXq#8Z;W^}n}>LpA+~jmh{6)YWh`x$xg_P=S9#aFL7U34%K% zVeb+fZ`6MU>^-~5&*0li=3Te9CKob)gn^l(-|GoJ^`C$L3pu4p4q=+eD{f8 zKD|@(`N+>(pe^pc33KH;8vG2S#@Ko+iml`AQUIFlMP1*|=(mS5$L}tga#xr21KIQOFa_6gcGyCn$GS1z9D)(=h{`*)aE_L2gxgSAAPJiqv<0xf^zaIwL*6}eW zGY@WUX;^PNp4;Gv&UP*}tn~@_jqg4#2YFU_vJD!9>5+<`)FZ zOSX;#+S1S4B;v~ZjdAr1;_CUt{D=2)vg|-O*W#JHXv((b#_|B-^pMQ{_1}+0tJZiq zAAmTHTrS1M1ovg(Hq6v-LBifBljV~#<8N-Je&o!tcVs4R|4iIwnYi^c{Q@^<*|DeK zHcZ6x-^|bK|JS~Q>&a~f3N#&(-jnE$+BiZh|Lz^d*7!@UbJgM=J6l1qoPOIbp`RL( zx;{`GmCup8Le59@qjGWoBboOp@65DgY^HvrGyS(lrra@!`BZJb4HY^5!|5{1&+pFk z^Bxcy<-Q{k_fHxh`|Gcm#|KvJ^_#}CuP4Hs)_7hsVFz@fKD~r_{EkfjP06%(SZ2T7 zn$XWx^ZYZJ@shg^a%v{uhMD$0kZH$havklF5eLeL=dQJQrk?Dp8Xxu_PUuH$Ob=)J??ec|zXEMrNI@2j9)Ykxc_ z^TBHt_qBMzJcReHOFJm{E2m=3y=h$;jsC-MDz~N|`0kSaec9xqT`fHy>|F@Cr#8t& z3;$hC6ia(wNbv0r9oZkW<3jKqZG1I*vGaG*zt1J+gS8;g`K|-sj3z!{o=u$3)i0OX zdlYWRGfn-0gIhqT%l#L~oosSze8Ay0CF^|osNkM#k_&ywCm?rRlU(%gTO_WC zhdM)2>Uk7I(Y{_n;Zkh)SD>Obo^?I!u|ypB@0C)oS7FDPCOaT(HntqO?*ma24t0Gy z;Fk#!_mmIFkaPtaM!q2ct5|F}^85kw!KP-1;&bow{P{21*Ziz;^|JKuvV@;E2;+B+ z)9^RToAiSX_elIbp5XKKUD`Vwd~a&vgYy2nWp2l#3BH#Bpr6UNJ@{VyNUuLoSL-)@ zuatN|h9rCoQ|mX!)%*v{p!o0Mgnlc6|Mq}>PbBpFc_OZAa-r>apb+gvvFzUm5^^sI za%Vv9{U*0&Fo-^dipb~oqOR{hlyle7N1)jbv$*Hag8sb_-(}5sTiJ&J(JT7z>|n3#-ys02 zz~i#=ynyTS;x6#*Y+f~PfJ+z#q@HTWhs@%3!Y@{8+7zORGtl>a9mhEZuR`Az`e z`~;uly6iClY+Q@1Npwvf{f5d>>En>HQ$}XiCxE z#o*gL!N;};!2(%py!bi|{kH^syCwK^U4Z;eDaPN;;QLsDFV}z2tMcD1;G3A>%Y9$j z=ReweEBJOz@a6VL)Nd*HCM5WDU9`z}tc!fNfp2_*&*K11TKm_>5$$c`%k5v6OTIgx z-?)T+xIHSzd6#}3f9HU2RQR1c`l6Rs@-fN4Fq=>LJIuqEHog1Od#}|0Uhg`<&G_+9 z+*`oLIej=dIX)1tMNdxi|D6B+M*si-0RR7Z0eq87NK{c6fPWhwjc>>2Xb%fR$uJj* zt-^cHJu`FbzPNKPVT4DbMT(1(7FN=#phXcxRLg=EWg$k3u-8T+7j0Ta(4y#Nw8*lI zq(%SvojWxSdElRO=ltLK-{(^i;EJL&qA)|3EMg&9s+ugsvDaBZ?U zd0?TZ4mz3uLaZeTP?f=aE*&l`Gc7u=4aN$|b9Kg?+A1;}Leg;!KJev3={nMP(=ULs z7CKdwE4XjZod11#Jpt&K*2HiwW-6>WHgs?Ush4d6MCJj?@Ps8b>FT>V6Dt0V#Dwuj z(OmFg?LIl-UP;z3*Vs>B&r|s^U zD&nS)%XgSa6iH545s_2>!%W2V zlBt;zc!bDN6cuAOS4$HtMepU}rJ)Bcuo;zYDB(MyHqvN6e}AZ|79uvlwv~FC>0{A$ zHwLZG06I{=9Yr}|u9FtNW;)!EKBlkUJEvB9fuQk`w&r+P#wPY1f?GEJDSGy3|-uSO79X>~7r3BG2_v}H0*rRnQf9B!u2 L`jGhp00960CUla_ literal 0 HcmV?d00001 diff --git a/FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.cmp.dfp b/FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.cmp.dfp new file mode 100644 index 0000000000000000000000000000000000000000..b1c67d625638bb473b681fa4acb00be38889ece3 GIT binary patch literal 33 mcmZ3(&&U7*6?3%pJax1>&--+q_tkmeb=JGlkg@C*Cl3Idx(b*8 literal 0 HcmV?d00001 diff --git a/FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.cmp.hdb b/FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.cmp.hdb new file mode 100644 index 0000000000000000000000000000000000000000..541ae5c20da7f62151053d981e4ee68d40bbd123 GIT binary patch literal 311894 zcmeFZcU)6hzwa-@42*(c87b0K1O(~5Gs+;+1q?j|h?D@K2Lvgi1E@3s=}l^+_W%Jx z6Ob+h5=em1LP_YI&~BW0p7T8Cch2wLbN|1u_1alGdwtj1Yp=HV`n=cP%$F`*Dr2Cz zvu+Z_c_i93&B5Z4!Xq-4bJh)an{N{dN~ONieww)gUdfbH)*vjw}{ zk-TH9eaF<^?vBO_hz~WIGw%ax8ka6?0W#*0T%I& zbj;OU>QVHSsmfpI^>iD(>hrN?Mv*2ul1xY6r|T;y#hS2sSN2LG&A_!gva+4DHwJ#Y z^YhDVPk*{>(-|51v+fMT#~vqITMrL$DLOo<{=AstR|bS1_zcY~Z+LGi68tubE$T=W zfRM7{mXaaVvK1=uc!zf2iJlCh2-HTNH!<#EU9l9)@*|y)P zau|JCDL;YQodq=UCouO~)z^F4Nc?b>Eq1e!i}Pp9)u@Y>=DX=L&~>AX!T>#@;7su{ zEQG)Z_NZ&#Y#|~!+?pK@+m+yc1Q>db7k#G5L^ycFesiiRTQ$TXV68neS=3eEUCF1X z>{&?EmstJHCXc=GS2576%&ZytC+if-QsZjX;Qk;3y5%rC{2-6^>$bO}n6+ZS!KlnL zRsILV%175~;xo9Fe1Do0pgrF!SnV>+RtfeB2;Mz?zZ!-nKk)zXsg#E>F(ogjQgi(M z{r+l+ELJSD`CYESXD4u{IiVq#_c;XJ1o0bD&rq%FDazspxGMx$C@a5o3c!Y*X^NE^ zFmpHfBQIE=^cR0Ia4@Nc^3T1>}^$~fSjBtP~MZrXT{);Ek>ST_9~UQ zo?(@j2cz#9&?mC7d6!xgkSNubquHv}B955HVJhR>HOZp7!`Yrboj;3ksjcJQT;^aF z(u8SuShE%O1!<(i#TxG_AI|c9k>suN?~DG^duy*?7j9s{BM%#aO>1af)@Xb$Th z0{v*NjjRuz#DxTUSazRe(blWeI=*NCul!yVu{(8HE`#lz-bbIg_TA({f!HjdT2QXj zPr4cYTeZ8C5xbQLwx?NV(^yceX2+|Gxw9Kx_1r$Rzaqs&vDUnNl9jdkcAK9zC7uPX z-8w%OM=mXDu|5gD7Zx7FiCT?mIv@mYWu-HBa^BRk=^YFM%PIC<@p4nP{#X+{f7G~t z6Rn~t_rdqEncA%XowqaBo)jdxBZC5Fmw4qi)x5sdS!K=8Z_0b^&UN|`{1-*XI;Foh zH*F*BW~N{1thCLgyQ{oRW>ZohXp(+IYkMc|u9QkZJ5AB78Nsi6|F`xWllbJo^SG6l zY&61(=%$z{pG7yUL;GNzV?_kCD5s@~OG%?GTglrR=iB-5Sonq~7;yl6*`Ue4 zqLQIP;<2V5;kAXqZ=YVdH~MZ~#p>!T3N0T!8^E>MnrHhRV#v?=$0|E&CtdEhlrZMG_0%jhf-xw8|s{BEQ z!_nWv$zjg@BF>PCjOz>5g;Hi+y`!N`8-MH=#y2~9pM7ooCTkj_?#HPR_zifg>RO`d z`pIGAwQ>EX@N>^@2s;VQ8sk1C*HXJlQ~OhFY_>v(ZNO@&rTIdeLiO{A@-TngUB^Ga zw;U#^G#yT}nO2*N8TgCYMoDxPSYVFr%-Zc57;|z~B6y9CJ%K~aj*DlrH&#r?@)hKq z%yiCds`;|LQD4JrxO}x^W(9dfHf~4))iw)P8|hE&RT^~~eL$X*i;4S-{(kmXS<7G2 zc)8sVW({3X(X$&i?D!VJN^hOT+nYLac(s+3#Ii|CPp##}LVTg$%+fuP?e=Jy;#WK$ zUi;Pm;y9FjKh;cP=%vHyhwHp=<-}IJtw!8ic4zOJ988o8>iTA9x>*MnxQLnqW1*Ds zaS?`duLi$P5L07E*sGpb%v`E%{Idk}bx>4Fb%XDhR09Za#3^;Fqw&mKDKo)`{e>s) zO(#zqMn4Cb)pYXR9J$@dtX;}AS3D2yk$H2{qVsC%!?%^4z>cdQV}z`Y2Npcu26lEA zGK^Ly8Xvd&EozhVn_X9)yh=*A8WNJ$DABy)KEhBxoak=ck|0_tesUHcZC$yr5nxyu z8ME2ay?&=JxN*D7qjeGSR&(+EMbfYJzb|ey#x}g#xc_Fe=^~s_Ph)I0%PU}Sg-?2+ zM`WPjl{<2IX%Z2sbgM1}8A>CCBP{E?pGjd$n3)cLmza zZ7U`MpL4mi6?*Gn^w}H#2L-GHc3)qJMY}ru_>KS2BK^Uq{)O080B+9>SJdJ&)}wM`#X;?Tj=pS$0{S9l#syqYuD z!DnfC1VZ*2DZTjFYMhB(yny4EN!xo&4`n;6QYM*RU zSwrPjyxGc1VxAr}nh4&DxJjz)3InfrPt5=HXxMIYK8a(8;T^^^l7TDZz;@@m%(vYc zbrzP%`Nw(f_L2SCQ}g$R0nebG5SGg6dmVA{B5qfNEzO_($}sk^Ojvj&iqOaZaY$jv zy%;3k3#(*!m;23F*d6+^^#&w6* z8I!!X-;0)f89rKaowZf{W3XbB=X3QKNm>`a7TDxz{HO2qXhnU)XSqiIk0PSQO@IfS z-2E)9#UB3eS(%nCMw9P(G#_dVP#Tw=>=sW%L_eZeydBnJT|Fmxx+bmloeBEa$ELb- zuUvn@5$Os!Gf978Wn)8%v-;LJbMp3{tA(MGxmXn>3|D6BiPqNfF@;*>6v|aYG%#X( zM7_Ge()kVCd^c0Nv)S;F%4F?5ue=3~r(Wm}0bRlgdJlKl%I5p-rejvLqJCQ=UK3&4 ztXyTpFEGViwo^$<>bS0hPElpAoA$#F|fB z#W~w*l=QQWj+uI`U#6b7H(r(dls^E(XdhKGXRT*3q)wf!%q3@LK{hPDrw#n%8aUEk z4R)&>k#Y-kv_x^&U5naM;bcP+f7W?aWn~u<)%38O?Z)LDe`dE_2A|0*3s1y5E7x9* zJe`;DZRWFk(Ni+bkWTwWJVOfaBFbXhpKeXI?~g3bAXgJLFcn?f>i44TyTOxm;HQR@ zolRR0MJ!3YIo`H^o>t3ru^f{Nd`Cg9ag%B@v;8co#qzdXCtCKdaki;nsx-oJn)+t) zABJy;E2r>y_URH6Zo8pQUp5(7pq||MP$spd?RRWzP4x4whVkD~;Y56v-*yBX!R`Zo&h@FV)Y*tv3LGmBxQZ^Pg0glYaPOn$jRFyve z=l1zvQ|jfG56 zX+{dJrGkk{f=S3Ytfr-~2X6&Kx$S#izTl5qGE0SfS@nHk{<#F8Z7ck7Ycj>7W=-wp zupq+=sCip=Q!u8hZh&z4H`EgV4GZ9x=g)5qX^g9O(5HDk2;+#3y6p&Hmq8e?%ftv5 zb2a?&*tRTE8Q5LOawmTXlBB_NfAhjf;aTrMqhi7Ll^VRJpOsdc}4E8 z^;Wku8bIX_I-(&O*Ei~gK6uQV8~%Ayg~b-s2Azx2_jQy~oD>~eS)69RwC4(el1MzUe;)C zfzbk*6m^>?%P5+`;?f8+S2de0>o8!;@TyMbtjDbmLw6Igh(7Zc*R7(SpWkcFjv@8` z1bZBRxKSt?RM z$8HIImE{eK>+_EBc+!q&vc>HP@33a%uYXpehGc6_2GIwhV{*1&Z4>Xb42k9KbN zmhSy};PkcK2(G>L)lK6%_cxpC>6bP4pYy(^=^h^X;>b&Sk*)Dd{KbQ}q@M%>J0waD zd7eItZKAyMUsT~Z1PgN z&8nLVzuX3BsO1)~JbHc$r3sjWJ-_wn7C__o5%ZAOI*yYv!E}G9xY^8BD<$N{UpwDT zE=8j|DXS z#^xr}ohD6RMsMHxC5t`hDqsiVS{xsHW|XLm{8+q5NiSZk346}RQ(7Q&{0ASPSMy4d z_RxM&NArI6JL9)}dMd=<_r>m9x0Va{u1PH;@4o!Wl;VDQtb;m507vuLl0U=?L~8hw z)5I7pv4OS|$R&nOj0}hkQGVP}2^(Y$FMD|95vUrbH*QP5vTtmYIgK>=6kg_{0h##E zI}f!b!oDuQy!qf*9))bv^MCG{|5Zikq0Q=@8>;=K->q<=F1bq>8AESs z4ic_l`z=jB)lDKhm{>2ZqHxG!x_!(o61DS0mOcEiV~N$}a|23gOd%aUG{6Rb^CYJU z&SPYZzm~ZazOyv_&GwJ+s*_e<$7AC3T8mwH$p`#g__S~_3$ij@WVOQ$@x5r;Rg2ZP zh7UL~nB-$CXE_@7_W}D%!hakP_DOjXtS)%D{@LpX6@q%a6+(sAS*}*3dC4)z7c9BS z8hXny?2li+KRuW$-1}zqI`#I1yHb6Lw*&5dFoaRupq4 z`LyaFdAwj>?M=fg%q0Ib7r7J%P0AT^PcnSd5V^IX0Q8j=oOdvn%cCX&4!)%8o&@9V zb!hzaH@SYk`*r4`({9n3esoNHHyHxOtlzP5wzdh(jc(}=wu)5`p zu=-oTPp*AZA!~ZiZ=Jm>&ZRd59B~7}u!ex20ncyIbln}t+bJiv>3`Le=Ds`ET{R)> zf^IO!2+Ko9ICMdKspnvd{68Y zp9W-9v#}LiO}Cf-<3pn$Kixt!<=&OiH@QuaM_Rw3h{TBbWJxi49|88^FfLbtlgsz(F zE|TV1bQ&9=!dV3ew6TVXigM`t{rf=fEKhY{?ZGFb)Zmvt74R)C&b?2?6+{R;`|w)i z^h&miI%r2TXh#igx3l%f*C=MKN*-=0(zXvz|FsVV5oKnt`={4BZ;o_LQe%Wqnp4xT z2uoZyI-h$#fuROG*!^wi(XSV!-*hwcTLhFY%rsS$uTL+6nF3$_#1~v@ZWR3Tv0SRE za;W66IJr2dP)v&1U;tr8O@^o{`@T=??d&X&3%QyTROGB+I;o~iW%qoWmr z`eV;atmeQw_hNV_oU4$za01kOax4B^Hg0Dyz@?%05C4s`&nuoK!TO6>>;#eY_%Il- zED|5mwAlJ=(T`q*J3Hw2oh`B{QADn3i1{d>b+PqPzVJO4j`(xkIL*aq_=?SidVFyG zx9qq>o%_*>H^AknQYnp)8G1{9g0LdzKzoH++-Z%*dDu5K=2gOP$BsKmbpyw=%IqmW z(Wkh7@>&u5X1Nseu(QS)BMO><_&+N`{zLmaN^mQkLS>W-YqO^KnnRZ@Iw{H8e+2o?+SFFF5=!lA7b_3fCeyWfvKU(Y`sF zoHPqkf1Eczoqa<)mcV=?bC~C2t?r79f@^o~Eai+rQZv7-SEZ?-dvQa_I-n=#)#kOf z_ws@lYpZSw_YaffZ`yh>yqw_M-I476brTds8{XdfqTD)3qV7M$%}(&|8(7hWv(`>a z5QiD!%g_87$Vc1kwqc6n7MTB+b9MP|vR4(Lq}#pX%Soja3vX)`ENt;$7$` zpq}3QIqBF|A!X8Xm)?mwkKlW}#;8ETZW#@*VI~Fv(Ur_TkYNSk==PD#hV@r!7-A3w zY6@0mXqXpd{uv3GG!%;$+U@WRw;~4b5u294CDbewtecU}MQ}@OB=UKwb^v3u$h`W- z?P_gBE&-TwZCy#{cl+D!C8M}(tJ}ek3@*H6fj(a$yd@squoBmt2$gwHZu2m_fC+%3 zkYIhttLWepFf&mbusaA@7<`HEJB~ms1M!BYt;=0i0lTrGo{m$|d~^*g!X#$TJ56@0 z$VQ)AGs;ka?O=%<4>IDE;ipv%?y#~If{T%`hxTQNqQTlDVm&HfzRMYQV_=o7FN#~SM2e3-|1yo zp0;y_P&#TKIcN_jQ*wifYRDFao+2$Zn3`dsMJ9ADfqOQo#MRWUqu6Jqy%YASsr(pwh?I z$fl@DS=qg(DvCS52eq6&Ae&`di6}0W61oI1<}!_?s=1kfg+hanrY&Vzy#GrllKL$N z;}%gO0O}fsiX`YEEaxunLEY-l$2>>Iu=dH=V+&J+s~Y-%6bPPFhMD;RUf_Dl{r75I zGRIKvW_#tu)+|^ws6GJzh9Lh$~S0d*Vtp%eqiilBki2y# zwTiVj&@~)|+EDPa#!5$RRo@{bT%TxAD0HJNs6X+r480yLG3^(!+{M8ww`6Q( z5Y4cVD@d2Nq>4S}S9&-MYWk*=tt=Z|l!$KzC9=()ikr6vy9xw1u-tnRhw+~tR_!A% z(cp?7YEDW*(*jp5tcgl{i_KalwoV}AET9g)?X{YNb3(Ufr~!R~5LLI#oN5M}-Y3YS z>LG9ueajFpCk|?#WX0K!Ur(|Un7%_PRlft>YqQrY}Z)gDjBeQ3NE)h zS<*vS{O|$0xK#vhPpppTo|*w@MaiD)2}inB(2vtSqfgf$d@YWLo_;B|gbRq;XRa&T ze=W$M&nsv06vR(pCI^hW5!9rUny=)x$5QkTz7~|$xPy&NTZ>(ttU8CK46GmQ zn(Vr~*D;S6>nwIo%aIP zFYd_$U{_l|uvZZDPZ_x`fZOC$chkOYh~xB3vDg&K!)W-VW1XSrREOP6n1F5A3rjdC z{BeAs^;2lqPEfQCNFL%&`EO0a_n1|gw)KOu1X{104x*{I%%J@yv5YYS%HyO%;=+iI zrTL3%I>$qyu7)EYE*5Jo*Kqj1uuixs6q>lK>S z4J5w=>T9z*Ms*j6Wz@?37Zcj4s#fFd_v!g-l_fvR7}8q!Vnz8h!hQ*4 zS-9id4f@|i!W_BuKc8Vboy5ymvi)#d60Z|)wARzBBDEL3FU7@#o&vD7-LEBV7};q5 zCtjNu`>dmx>n;DnyR3sQ!a5xPn^>;QbT13@?Ws52Zl59kadXw-OY*upUdXY+;nQk- zdXHasTGH;U85g*XZKb6AGU~p-?6{Y?i_o%MSoXKpSr5PNa#T^X1bpzU@(badef9e>@N>6INb~LF z?t-q@|JSa~8HBN1GX9G2|tF9RzCLng7Mq{6YPDWld0f=kE zxnAt&Vk9tOKY7H_1)LP>6Vv%du`feZL}!79SmcI)5lozuOPT=4vHJC_;q7KFO4Ni4 zK6btD5&pb$NM4)?;lk--&JaZ#!bON7Kf=ntK4Sv`G5dF2>yr}vklwFRL6;2L@?9g< zer^Sd<0+HlF{+=r(F&8d>dRE{&d%AsmLln=uK3NIHRO)epF9B7k4lKkO;v@frb5fx zsezYD1P8sQ^+~k54Zc!WQ!#qGINzDQYbm=F$)x~JwH+A;kZEtd^wP;zCipquGBoc> zMP%>{qQ}ZTPGZ0lTUVhFl~Mk1BV~W&hSevO9pzqOQE)$+cDejLe?}OVb zaE~HuA;!rFb)A?zZp-OH(QJXMr9!ULL(QwAs#RBk^op6F0_hX57n$w%<`qn;Bj;+h zv|f5y($>TMP}JiJ^Z?o#I}S-&elet9pM!3s6vZ5rJn)Zxdh%zWaflhcuVUHm*z$`H z2IhsiBBNtHlQG+=60BQhLkku-z9~cJ!w+f7hoaooxgw zg!k)X%}8(W2a}7F&(?2XaTSiQm9O%VE$fY_y-J)eDzr-K^C7=)tIENM;s#jw>@yF4&p;b!QlTv+q9+h9!5FoA?lD5f#<172aB-m<5FYiId?8UY$cWec z+I`5YubI*~j43tUZxYX7>np~?z9(M?Y;!U*RL4i$3|pmR+};M1k>d+N{Pjw-1efJY z_@H-XA=FVtJb-R5*kf-9BR@e@1xF!PaBOF!dE>z?vypFXvkfr=WnAk+CfU=H{9ayg zrYMxE+y2qom_%i8?Ay>O)=GZQVa{MmLEGi*-%ZMnN2Jk$GXgSgO& znK<)c88#=Rtk0^(Z6!s*F9LPr^1xBSA>W}xi5S4tP`~9Z>%`z0-z4Kr^#W=e$FG4; zDF?k4Ii)ZQC^Qm`d!gRa<;7{{V}$QthfdJ$PaB?xjOULA3#0#8#8RMN(LzSM%Cw zHKnm{-K;bwWUqMXs&a);x~5t%KVqoUe@V-Yk+RXQ9K65YX}0ARC}vzQqugx&eUskI zH(NL>d9b0*@y8(7_LALfNhUA~8twODKOA&E8xsF&kf%cy7hhw-tY9VIDM*D1e^1~Am@)Ota{7jTC99X~;;egc?` z(Hlm&w6ZK)#S~g@8y+6$($I}ZPS!FXMJ31>f?oi?7;zl7mwuYI-xpfO)#uV zYrA9zDp5jm*KAq(`AlaQUp0&o_~&)n1TqGac>&9p7ItAU6^kWnQ-U#ZRK4okS+Fq( zqN$cLJdU>4&9fFQgMF1%;G}Jwuy_t{DeD~d1#5RYt{VV(Oj>jgrIM}p&-dp-Vv;pr zTMTSPy0D-lHR&goqCTKH11NcU?Op0ampmOZ+~3A2Q@_4_6U~p6^`VsE(E){qLq0+< z;6EQ4N^j5-Ze|4OHiy(*+%zkokp@No-I}RA`>!tX4=;3xakl0;2!gd~mHU`=*Ke@K z7)U0ry|?!|k!V}~$?Hao-hNtWEu%ls4f3BN(ttmU&^8AB>H{UGPanMaEF_9BQcFEG z_G79{R5imBm-o|-CPzO^ZsAow<7~cL$Ra9xZC8-D#q?a1GWq$}y^Zk8qhG(<7wIp<6w8cF3!&bSv95=vnBwZkM0w%uIhq1_4~Yp$Kps@y!l{$rSu`q&h^5H$0hlZbOj zZvLsUkadkUkIYR45bpEM4^AsF}zgzELo*hreMAk$d0i1_`~h(*g}LrtYm5TO1h83a^j{k$&Y z%M|&tG!L4Bxv^TD-2M3~OkJxMO_zTDymwFW&p>CLblLTNNCG8p$s1ZAYnciU*`k3^ z;?XW#>*4X7!~XZrq}j0&3%M$+>R)S@c#Z~`M=+8S-e;d{@B-5;iVlz1R99DP|0 zID-`*l#pH%O8k3Fw;fV@R4l0mm86U2PZWm#(WnnU0Qk=^uefL=ifly$n$|TX?C(ZF z`dE8}$FW3q*2JSYJ#Nz@hHu|Z%nk#)>;P>I#%(UadMp=**C?_((k%bx4%&6<;-Ao zMV0muBVj4-3%DYH?i)1mR=*%5LYXi&`0#xKLPE?Mw7v8Lj=AL(%Aa$XfbEWLar32rhs?62aX(t|Q|@sQ}mLNo=!eek_tAGg$mDNy0VJ7&cPXqRD8kFrtJ#6=vlh+p4k zDdL`KsuYM;XnO}f%PLHT=U)vn2bgzt>5r2=f2LOq_F+dWWcg%T9iJj&i-Nd6Gq~OE z`J%&h;!xeZ5gQ#Vx}ai$ukuuM2$2upii2pARziv$gU#d5g-cp8Ct|qCcaJgaA04N& z^lLJzp+LK5)vEd3HWqk8>BUEaKj=nfHY?>9hLnlTHUzR$z6wR>pDd>L!1VQo)PK*HpbtU~b^O!H*0kGWt zPU+f7E?OLvUyBIBSR=fV0oU%J7s!42(jfGz`y+jH(ifg|-Lt97$Hfvh1oNS0E%5JB z-)pBle7zpjxDHnyQ zA5AW@;)k>%^Ee+G%6)yQvFB9`;fxR!dv(*>RnB>SlC#f?Vo#<-fe-4nNU9{C@+{HK zhlM^$w?XhaJ!1}b(?fIGPlYnDe7_YojGzF;mKZQSl^t68)Ve~qt08&9VEg%P?q0em#_hDR_`gnu>cb(Lhn~&03@_64~J(i3({!MfF{Ufg3 zPh-Z9)xxFEboheazEG^I3RIy5&*~EhJE(?eef;O-QcJ>utxhkzcarReS5Rcxu**MP zN>XJOm*%O;jw}d2@J>B?VV4R;Kp2ACV~pUd-W=xRN!?{N5U?qrwIu88kxJ&q2XuGV z(I?jgSdODb|5%o9ku|nR2ac7UAL~_Ae%KF+?e5c=mS;AUHR0}F#9nLWD3qwY!WaeN zP7^DEiIBaUyA@3-D`1`=j!2%MJ^Mg5fn`Pd6|nB>5mp}XF1#XGW^P3#QU9wLVWmM>dX;d+ zXhp@=r^w^Jrz##wql{u{ z|GE3#ewkbAE{zMe*h3qH-cRxunG_)LCxk2v(WLNbS5G61hUqiQO9+^9CSKE|&UMRV zm->?OK7o~W86H|-k4@s50@gS?#{i~S(O)8NQ?c%ICJUK2A}Nkt2Q3$&4e5 zV)-wyK(H&Rujg4fdc^)%fHxEAfS`|$kV(&-7F4>oGGTQ<5Q58dCo$VNsNZ9ATtGY+uQ1`LjJItPhf#b=%Ab0IZmb|E{(7rg3zXQuVlqd)p|57fgh5W z@bgYeHd|%;x^QT|KklmFqyx#Z*inHmFn93d`Cz1;nzxs=Zb|)Z@?vq!P4KOA@}Bb9 zqoDapRoFl*@L=8DRKIBgd#s(Im|hjzC3&iIoGOrwF%Kt{jD~yG+{TK<+`NyrWCw${ zLj&`@9yYS)u1jpG{LyN1y+#mYHiUw)D`5)m(-mO++U?H(i9l)*)WrhN9E9^de^=QW zt**U_EA$Zl?J_q5R$WSUnP{ewYkJV{>r4s(7?fa>2Tbl1@eU%r6U{I5cCt6V@b$6iP++ z>!3r9K-F*`96{pfg=*sM%-C~t~9s=0EgP;w)C30_vfLW`H9 zb1j=ffn9bn-Lla%Go}Rr{g$O>j6a;K9%B@dv#mSCrJL|lZbpPo_#e*XA>A4yv})VA zA7t57mZApUhn5CIyV%UrBL|Ha++UuraoVuOESuBgsZt|Q(S3DO`38(M1F;0|?iIPH zKne8W-C*3{-~i7jI4Ohr*o7LB6;W3mzYZ@e?f5c!vtFmER*$brHztxMrlr@mT&<*! zESW1!bXbw~vv>swi5L=lbsD}gEVRHZ!7`h7xjtHt>FxdlZ`sI|cYooJjqeTW3(J(+ zcQNNiqHhvQ@N_>+nzS^n`uI;`h_SkhuYTHgeoN@?&V!xkSoI-se**{_zi|Q}s05v0 zK!q3neeZM>n4jPkozz?Lm~^au{di$W(b=_Qf68NmAXywYu}G@nwjT;toDin)nadUh6f0$4a zN_D!a0W~n=Ux9KJRP3@l|9qTRbn)6|@8a^5!t3tx9sBDo8$JIHM^?Z3_=3I<6Z9VDGI$Nirkc^zublu=1 z$t-%drtBrqZJOzwZjc=J3_bl9@9>ihSvg4|teOob5PBDsm_ZP( z|Hd+8euxHHCF=rJ9`YL10H4BaT`+$mgF|7CX&Ln$>~#9%?InV+08qLc#ENi$Mz@;l zBb}mJMO_DRw?k?&d`8$pfD>tTGUpBotGP5G>Mc!2hW0KCmR-6^XQW-f{XYrJ-^+XK zOHdR7tNvuud6u{Mg^@$kKS;`7D5H5B8(lFLAg~*OiapMZ8CO2eR7UM?C1NE0jk)}r zCGJRveKm;?aDHApzI(}X(@~|OWcCM<0S@anjRIyXfCfnO{qapIsoMM>kgC^82Y#eo z<>R}@={?!CF~|R+L;nt4@Y$_!j4JbY(~FZ1cIQB9?M=EJ17?5Vta9*&<`rM>gIX~A zZmDKaVtx?d_*wwP!7HUf(mLAouk|9K#GbZmSe;JkzZA#}Mym@qa z!8SIh&P#_(wHjHFZyLL|`$zvXSt%K413PCkm=Uv5H~$qPu12eDIV!0^m0*@#jWUV5 zjITRu@56PVlmW4(7XLuUQiuX`%(w(q({*Ev3JUsmoQ#H%_kHWm&6MaT%GH||gC{vH zCFiufyF(tov-kUr3OSUV8%)bD!Nd27h|6nxnK-i< zwv>p_y9>VDA)|^5JDYJP1lE*;b}B|mVQ0f~a!46>9yy#ccb4Ro(@~QwktdyxIlzl&fS$>ZsV zYn*q6qr0NE?f!Zr@$dH%sc$BxNr(>_oDV+yOONSpZ)*)%B=m3oqHLXEu68g#7};Zx zCGYJ6y+`0$LCMS-EDCbp*SpQkLNCkg%2f$#!_ZjL|Gg9HOTM)9p(UD@T63X*$k1K@ zVJ+*1nM~^-DBb1X!E{jfrGu7(Vuwpsc|O9`IP|#4q_dl8vcm2ZRr^3nZS^0lhfZtN z-2PX6{W~#hTVb0`wQB(r4z35fylzpZO_M6@5rPgN#AtzFCf$4(LQDzsLkM;1zl04# z95~cl(YXdD_1D)qFba3P9>i)))F2mL%$jeU&~z`Q57t#hzdHsq)`DMq%O!r%11jCG zp*F10GKaRMHIvxab?*N}NsL`>Jd+o{Flv;|-Ts@zjY)pokV=J@mNn~L@iPJ?tGrm0 zP3%AD#7R+golD^0$#u~Zm4o5M22>3g9@SGlA9&=;6uaa9dhP@&^8dpCm108;j<*hb zcP}07|9&jfp2xbWbdvJHo#Exm6@ww3{^Ty)-+XamL!xq5l)is;+czeiDDG6oMtdf; zwE;}%y?N;&h;3hUPLqb>-gS+t^L>6#GtgS-$HS%vtrg)(5Q7G}fg^(Js$8le^VG@F zC@)7V?6rPajsSB8@XgZ{3o+2uN1e0?eU1?AWj6zP>OAn>>6<}%P&|L4D_ z-Rj9Gj4jIOS+2eK`far+PY;J0T6X=y8-pMeO9wflRnN*3pdLt^&-V2Rg$pENvKti% zQpo<|f;KTt7e&#eAM6!r`|jsOssybVIRac^gm3HBfmrA=Zj4yuu2_Lq;9M~h##NPz zVh@DjLHeT(C46U?;P0RnpEQ3Q38^@^lQA&4D(j7uqH}IJ5j9` z`p}rF$5&#ZF0Y~s&^T*ys=mai@_P6uJ=NTGMDR$=xg>RAYO+Kbev~RcuBq~!>DUj^ zQzV~g>HDa81y_SCBnOdSM+5A}6RT9A#zkbN#6o5Tf^i6LF=EHtdP*_dI|#GBNFwdz zj5?W~6ry3O1@?gR>#fDjMJm%Vi1C-TBg8RiL4GViwK9-9)ozKRKlPVZn-5FhaZRX> z4suSQym3@$4s^C z9+Ltrh9$M_3S>*-;TNzoU?S?f!9iHi+bjrh3D!D?;;}I?s5RHJ1U}B}Js+Z#ZcTFQ zxinvqX1Q|AYugLe0P$?X znpqHS+_T3O>s|q6yhG38p=HSX6)Qc@tV9@+!8!Q67$fSEY6!suW1CZY1@6+4v-ZB^ z>`(n=@@UW)J*wLlsqGwM(@7aK9Va`dcWUA7R2}j8mieMp_`OubCnOL9ACtu~1>l^_ z3$U`g`NnFmA7%DR(gGXi%sx@yrF$2bF#Qo{2@e`O&fpo#38O9&gR}lnNJsVi$C6+V zCYcH_HEu#O!RgXf?>l9GNTiEfUi-CbrRoHhIEbaIz&IRAQihtFp5(2Q_P&0bG}h#p zcWS{D1T5Jm*gaouK9^GrQhVJ!R8Zu?JIN!0A1kS`1sT6rL~oLF* zKoKe}KLE&EmI*ip^-{52(SOo3rLwg#1zG;uc23mTNrH9RidT77SozNEvJO5WnV{+S ztJ2n%1hZMw_aBTP^oJK1$a`Vx%^9W6dD;~cHl1>Nx?+~q&~*;q(D1%`*QC7+A%83hJJiv4)k{(RwiFlC!0Spx9{}Q#@($Te8m`HM<``Ft-(td zKh?(Sy1cJ#Y4Uz8Av=TH?N(@?0B0#1k-Rc72kP+p;^~|d8U8>I-7LX~ErWXX!2f{^ z8G$IuM2tglR0tDw@CnDF*zBZ372S1pOwG@1Q;iz$?*rlwgnvk>Pf12v93-^zUL!?; zOJXTe-3GDGhuxHgEte(RVfQnk(pokqbJFAE#J#dBk?SjpxTMu$ulbvr{nDAZ!W7rY zeIIKq*FE64Ng}F@`3oq_uwd90JGZ!2=V z)`=qP6AsQ1UP&Xei2$M?%kB?Rnnzo4O4j9PZrHs1B1>}rZNRtMt4YK?i)4(w ziZ;$!sn8I!mn*XElLaeMr}o}5e4jLKsAU#@AVU=!lxYS128?rA(4Q2z`tP8<7Pm)b z!B5cw+UrU_P!J&K5q04lX_9VNU58rm%p;=Pf+KXJt~&6dysQ0pw)<9LnaEnrl&C(u{H;!Hq%J3sqT@i31}7H z97M9H=nGalGQ9P647(pRb8c!YYCL>C-YXPh1}_dw+=GF?1sj>{m;6vk&Gz=PtNSVn zcZvhRBj}5a(w#U2fC&EH*(0R35~4qZX{^{&zC<3tMQftR4po)cBO??+O-GHHXRB}X z)&~rd<%_DhIMe{aj|rN}V{H~A%0XXJ)!Yr`%X_AgT)#cR&!qc)ITROC zXeRCNny)bKym$=6rAHRRtTioJ;MOYCq8m~w@=t*I@A#CuOyW8nQ_xGQSi{YGjof1$ zc(9Us(;%f;N0Ntc^OgH#(AoYgrWpklua%*a`xnLDtolKl#D3<^qrGD(bab>!5lbW8 zekg4O{3MpMkdoX*xty!|Z{NbGUI}?RqDlYxpWo0RShLKq&kiXcefL>F-h6(+Yp7;O zntIh=_sYG&A>e4ql6eNUxYX%ab(;M1u9lNq03j@|LN$1!y(U@TDkZDsLjEe#uWfl< zv-8{0gVEk&!QKem*-1IP-SKIi0PW%b=kp*%#^l-~jnJ2+|BH+F4r}W9!UsiE1e7Y$ zdj}zaA{|sjkSaw1>0RkvS`vCMB27AqfJl=jolvBgNbiImAhZA>B!Oh}`TlnId3JOE z$xP177+d{}mi+D^E-rpBWnw;=dr zk|Q(!^P-Sl_xWnU)%3~R#$=@c%|P@XIu-YYuYyhI0S7zmD z$Jw8y4?dQ^1REZp2YJmEeOSqNPV6Uy)2ohQdjw{8`)sqf4xP;=Ox0q(8_ z`$O|og1#~BNec(%7`1Qj?rp-yITW9CAiD6yjI(8A)XR!1U`i58k(0ajdd!V5E;;WeY*-(?NXDe4$sTqy{ff`%)6Jk_$Q-QVv5Tx-hc|@2azQ zB*}|1GbzNCAMJpi4eN_gs!4JYbX~uY2ybj^F_}`!%1q$&V`M$UnaIQN%>}7?usCl z{9Y_F;JJm0*VQsMZm*!YkD^w~d3Q~YIg7-m%*dC!e+Kd6?v|VF$Ig>AjMh||I<&e_ z*(>aRwN}LLombP;7w4<0G1R{URQDf?2QCP0oKoMkVM5k>{Z)CspZ+j1*S(OV88bLW zbOU*9bMv{-gz^Z#)A=2&<2wDjTPrh$wG{v=i=?B6o7me15A3FNPHpeO*m9=4%zw8bHuAvgFi9qUuc)dSr2@+3|6hxRIZ#Z z+t46Ha)ssD?iIGE1(cbL>aHftJv2UOqVSG}C6pz&TzgQw+||C95nf@HH3>c-eJyZ! z9zL2|&zg%qEYLjaK_=l!vo4gLjT5rwd8#+k#jHK~bsW!DeVh_5ySKFBQ{0Zk;$i$< zCeF*Q$`I30$K|~TSgl|Rd5Fo{nnvQrP0bLU`1m~mM9--Cqy1~^5BsAL-c!C;yZl6J zE1@GZ5-%|#xJZJ31$d^I!>M#URD7+2a4Ue^Bgo+q@4i1B+Gd+_s9RynefMPL6GuzJ zGs26|jeV07jNCU?&_o^wzOW3ubyu7Z3Ax>W#x=DPlq%;usQiBV#2=@tX3E| zKjo!%Dew^`Z1DK}WOPSWaJH;w(H!D?%Jcl_0gZUu!1XW}t(p0mvLTK6THgN{SzIL< z`6d&jshXyzP@A{6k7+f`=h`9E>;ZC1tumo4|72NIRr{?h=HnTt(YdcHt>oG5u2nR= zg4BeLsH+(U8-AM<(Lz$_$c`7xRrFo&fb`aWQ`xfn@czuKCGa?W#dt01p;y5#x5 zjYud`{j_d=w_mNY>niGBy@Y$;Jq+|aymi<1;iuXELk4tYYmpB9-8=k11{I`86(bPV zQL8^ndq6txrF|ls;6;AZO1%sLUzt`xKU-mf6GkowTxmi4}6 zkBEi2;t*>)2_WpoFEHOvuQbmC6R)=sF($5?M*VIhhh!sks)e4+~mXhIo zBFA!`3JV0iZ|X0;C~LLS90O)7xaa)dWq$D2j>6OiA~X6L3o5vgqIPi0w79@vEv3xwZaoI2 zyu|yuR;QRgqdps&WpX9(+H~J{I9N!nIgt{IqmUtq(MawsH7qYASWwvsEmCl+nehu_AP<93; z8#yn&)~p&;s*_J%5xkSVRGv9d+en(YVpc~}(Q8U9s=rL@HT{k?>)(=(P@)E)+sme1 zei`Wk;?x>8o>JNUEh*~dc0;8TUVfyh=k5^?U&a$#FFJ#i^mxu7d{E41!HVv-!eG>fUw?toEldnnRwzz)b`Q}Eb z@Y>SOIbP*f$&=es15>iLgBBMXEqIyOsLt7k?5mveiA*aw#jEyf@oFDZ0^W6ge~>kz zm&Rjs_M=I;|1C+ua<8?Od|Obt>asBfxc*K8`v#VlvT5$Ipk8y+4DY+Y8$!Cy)updw$FySZ`+Mogvp(bhEY;c zus z+JHv>+_F^Tyt!%Kl`pV%2@g@++4HyF+u?IQfvQ?3&xtTrR$kvQYC` zzT#MfD)0I2ERmKXM(!)pN%uWn3AwJ+xWlz8N`Qis_8ZF~-6{KWa8Z)Lqq zOUYa(;jyk?YH*X0DziuO`MTIq(wd_Qb+Bx^A8Bsh82&LbIYJ`%soC@!!5Y~oA3@)D z{5F)-3mDUF%L#%v*WFb_piW9QUi{Xcgs85kA)`o9+wgC93&;01SK5A97*8Vu7;%X- zYRE2p%?kxZMFYVm+0&WewC|e<`O6RK4f97p3BKk3Jce3a9U0!1)ezzz^%avP^SftD zvT%1zO&PnQfV86R0PDVB=!MhIcJ3jd;yL}sT@UheJ1{ov7c}#a6OmX!?m(XGCjBG1 z7*rCRvrgMR`26)jjb`q3{$JauzrxY-ANp*VJ{TCu+H>>}mr;7JR|Y(oC52cpIboz+Jwo)sWg(Gj>5I8xDG*qprChd98kZq-!$ z&Ht3YuK0`G5fD595KfL~)p@k^_%nKf-Du#4_dnnN!*M{9<$B#?jz4QbtaGI)`0c(zk! zR^7__Y=mdxX#gm-y>Bk=oKo^nGzK|9?6KuQO;B$Y0#47OM(T+*>@jMfws{)L+LR~2 zm-%`RS6P@8wZPeoD&`j51bwC_MUC&aMD1|NkWRLW$}GX*YAW>mpg^hxl7+f zBcCZ%(xYRO1N02{YVJQ>+Y0#C3oA@-N%EKASliNj!5naD5lD&%{3Dp`}89Y@evyA@v38zC<WA)Y;!EF3ZSKrvq8CM-- zVO-`1u9!4&iLj!#WK5;@0fs-ZEqt0o-*WK~*v;}hms%*;g3%}EDOCUB?V+v3_l}(( zNgWqDn_Y!gpQ9L?$?VzNkTL+PSJ*OpvC%#7`#r1g2Vm{c7Lw81mbFZh7lW?jLY=6zXS&+fbKuAZwn8O2s1ZTMvO_n~)`PZ7ia6p?84O8QzJ>u!OM= z>Uc;Vsm_O3-o}>^Kk+^{wPI}kq`sh@o@7ZVsr+e{F^hPXku-a(-+8|~ZikR&WM(nI zh@(RWhku%DB{N!)5vHORxdt0yvwk*Mie{RA`V}%Y_qWCnYb>IIt~l4qxQ|cGYgf`L zNfFJJ5xHg*QbMo&B)B>hBO%ZC3X3P3gxP@5Gw+h)#Tw&BZ_qQpj^>0^N<40>)EGP! zOveX`Tzd`gSZETM8L+&XupN05zodZDo{v*UO2c?~Mxl)Vw97cee0|sJimHUTd*DCL zTCgc+DrrH0;RUS3({q-0^GSEG#lkLbNL`rqFgN*7u%cDv+W|_cDmeyRau9gId?j=> zaS;$Jm#!C}o4Sa=F$1Y=UeS*izilHF9W)Xao$~Q* zTLtlME5AG~i%uG$K~?|I6$!h5U;ZjZi!(S%rIgP13ySI`$M0lS7c_RAEUiz#!|yO& z1RX~*smFkY3d>o|^#}B?lj#6cc**bN&_-vi((NC4eLs;&lU{6eWS{4_g#n?Fg2fif z7}C#g4xU9yI;|^V_Sb$a(@Z$O-=r<@qqJVs?mXM`KGAe+2p)3nf}o?!Ux(fm4wot9 zvbgE^^9s?OTNWok$anv(W2MKaw#uTjX0kYQ!k+nX`KRJr--TnS*PkKI%QWd%q#j?C zWrJa%+B$Qg+FAq$;p#^iUY`ZVn>TXb8Xu8#u~{0Av=Q%}T^oK8)y5ae$eDE!oSE?u zGQzW9eSSs0{G!&%!H|91SX^ zsI%d!>1Ax)?b(sx0{YIaKqP0JgGr%ipry%8I4q+@;9UK+{_}W6?gG;5-M@GIJRa!H zEc2Lu-0e~E+2PVsWjqK?9hL9NynG9LpBW*JtZ)rOUC7gI7{cUC^j+-;`K2J{pSd|mSY-? zYPw3I54~EEN;?+TSvjR2__qD!!~(EHa#1$?`^`E(qZRfIZLyw^Y0>K8c6Vwp71|)b zI!vBrGJc|DxUUfWB7uLs*k|@32iT?M>?mBsnNxQgz$0oCod|Dm zC7Yk~KEL+X;JF&5-eIW3eolBAssONjH-7cuJ?FWDLKny^+wA9wh~My-BW8os$_S5` z)7XgiaKAyJ9P3%yiMw^-)djxM2NB6YhKvt{{dsXskf9!uJ%OGM95;-RJf<=rZqOSd z!A=n&gNsaOxPjdo_AZ%}u3M672cz{YTP*J3bid3uM;`8vFfdAUT%XExLdy0|*L;@K z!!9WZKDb|E#e3cXR4lee5P^Cuu!Bf_sFtl9m>C*wH3W3*IHyO58Go}K-j-*+1i5o4 z!qK!XX~isr303oNrc~pDq0;~_`J}0>4_N`*amyr0CJt1HpmnNpMhtaoArYgW8 zh}&v^@qb;b?~iUjI~jh$O`u%(Uk6o2Fv*8@DV;&a_r9(#oTn3`+7@>KN7bsIMmnF~ zkx>5Zzlv=hFuh~>_)i{9r|gxVF?&+LeXe8S$M|uY9CwjEf*7%0RHys{#lK^5Tp(Y- zXA{ScX})#XACgbO3+i&-{#wpAn-m%h=*XAdyU5*wJW@7!+Uc5=EY0w_U56xjqof@! z;S@Eu+-v4C2?CzM`ZA`XcLkxP)?P@MiRmk(oc2J^jYhm#APq?PcWGE%`bVw-;|<#C z?tqU)k4#y9S`WWPtyA7;r|I8l2{~&X5deD*?rTj5lW#~nt#Ma>`Us{&B-K5SN}GRk zk0uat<8r7=+f{f(>y}q#EIMeOV0(vePLK)hzGV$Fx=5@)h%?yY6$dqesA$uK8%YnG z(t-AQBU6))cd(*3#Oy~o|B9*v$J)%eHH%wD0a4j(oiWphVK8Z6_f1q}m$cI+Y5d>x z`}OtG_e{IIjYAnTyH{!YRm>;Dw;!k|g_iozvfSa5X7D*IfwVp}HhMpj74UXlK>XGS z;F0=mL2KJY*o&V%I#(rojtf?p*ggvidg~D3U@hw$&B%{D&Fh+>NZ_DY*heg6#310=!RXKO7ij8=bCJ5OGCU_08u2B^-S7n zU3dpxcsnr!sl(g_r(hB$8}%8MIG$LCcb+)ccN(5f0YU?HvU9U_htQ5QLBvs*HmOn0 z($&GH^0^)jIqS}j^Yr?)iKU74*-KBHJO4zS;jt*Y8HOT&R`)1rtKnl7h*q7)HXhbEC8M-jzL>LbkQ% z3)s2GeB|U8n#eriE@;NyXKFq`v55HS_VIq(izjcN6xTSoJlo6`q-`JBy#Jdu?F5l< z>2C0KhljrH-8FmZZ>?nX7HF(P^Ydv1po%NPVq+UeO2V&!5gvT^xtoewR}K;qJH*iM z6~DA}IpQ_Wh1s+%xpb3zf&mP(ZOAdS=hvfs86Z5l0Rg7f&)6njFDe0HObIR2t9 z3KW6SRbQiNMS>NcK@>CF_-UR2A6!VA{yuPf&OB;C?GUufD~Ww`6rM*p+Bt0PZgpD% zwbxbW?Tg@aDXWH=l| zeJ?8PtAE*CR=yFI?1$#_dx|IIP|!Qx$Pjfns!I>uK=_!2_S`G7vUHS6>O4`ElY1t` ztbHSzVC7W`N|ei|8*%ae&^-5|5Hq3}nugA)M|o1mgxSPI2!j|WO!>is-=#=*6NZaC z?lv;X4_tdB@|lR6`S#}CcofK&u%2u3C5G<9giXrMY(`9^iuAfY_2IkryKr!PaU{JI z?f6nxo4w>^IK|XKfCM(d!{Sbn;;(N5Xx4D>$E5{)X=rsX@geA9m+0+L@e<)8Gwlfn zvUSy0bw?RDy}R%BS^fxhf1Xi+&Jn!`^%jI%3S0ZX)*)H>E&`lR5b?JQ=)3fRpeO~r z&Au>EL@jWWysV7jCn$b7)qGSR!4|v@wq~jtj&F#@k{oIEFrD2zYN93@axX^!0?CBU+G;Jr_WgjMf((8xWFr`Eh07C&F< z)jel~4A4+|`TZr#kboSS+j$*r}UC-QB3( zBfop+Ud=qac&sHS{uRw9u`JxOwDE=$({mf^c9>9hLri;C|G^NkN32aM1uO@Gsxc{Kv+B2?2B zPKu=MgX zlvvoSwq6d=vkuT9z9+A-UQX1r?vl5p5K!1=NX$Jm0h+5p$I{GOZ>8m*Q}mBv?f1IA zgk?!7oOsuW5VrHYtT>XD+kYQG0fO{B;GqEKUbrlG`|TpoGagf&yU)ERigVIA{hUMT zD4$*H1{!>(tA2SEe#XXR%(Hkym!o=G#xjqxTo}b~vKmDL)p@XxS}7;05)Wf+&AI95 zq($-7OnW(;>;8|>g}}6%I|9_lX$D;f_cTcoMoRakc<$FckWk1n=-Qy$$L`6cW48aZ zr*|cx?#?#Rzb-eUly2KgL|wFNkgV{f4bFU`h~;aS*v9xM>84(hNIz0%j|-P}+E55u zEMXW$7H2S0ko}jZj>hCVJhjApJguJ2KKmtlt82zVB_J}iQPs8dG{WXfP9SEr)i(4> zCr|__kjr(-n)LYYcdpn6q_+t3Yom(1^QjwZG?=(sMA*Sk?Aq(67S{%@|>;&u2cF(OMSeS-VY`&s8|G-GmRE+x zI)RQT6z&n`b7xzQI5o1#+pm!Ke+!1}QYhYq(>@=cj?j>NX0I(B8=~RE{Pk8UOycEJ z-~>H!G5fi^*DVUM&IHx=Y6(n)K!`9`XXEG~SvY5NP+;+YCkE<#$QW52ZvIARbQj%J zXfBzT4XXXx*SulDeXKsD5aQo3%NKUmzhZ125d;Bzv~E-I7K9=2{a501)#JgWR+K?1 z&gCKIQOb=8vcgCI0*UuEsYXV;udaXXL!I|&O9I4HbY+h^uLT1qiaGz5o!=k5NZSs? zU}w(~Q5B1(ZkPv?0U^@Sv`v`HErOk|R+20GPRX zKG6qEoU?O!oZY_8j{iiNdSP5-mg)=mle?o`C>0)J&tDq-4+piJwZAGnTKRg#D+rA- zcg=siqP0`0NV9!`((q6R*^e#u(E`xN%&+r|VDJFd?-K6&+fe+$w(;5B9UrzX>Y%Uc z;#NaBvRZqxEmwzxXS$&c@39E+n+WKrw?Mp0)6+OE3_5(I%irjrOX9@yU%};j_Q-L!iIP^QS$quYrcd(%19DO*|R{ zx*-687sc0HnxB9&L4K@F-jQ7B^fe1(Hi8?=)x$IsV#z5r8rg6HQ^k3}T?Ki9Z=5PN za9AD3XL(S=f_)tB@()_1HLhu#$MA0O`&8(QtJ5>UmQJ4x^guf|PhFUV@#xoc`N~p% zT@O68GpbtmHqlh;xj^LUsb!&leQY9iH<%UFY>0xj>k^orcUx?G$Z)i7jP}4m~2mOSjaxr+mx%{dx4xme5 z>&)bmPe;{87($-^a56|Ia26qAxZHrxSjUBTfKP$F9+%>lj~33x>~SOOHD!aMQp zj&oZ`POp5?z^@*#rAGAJffDIb9N9J7XIFwfVc^m^8Fu)W6iesyLe2^6`vY-Vd--~y z?(#Kr?IkjC8c9UWEeG{08RyRBnna0V=9kgD2L|nT#_N3jBzSpuhcw2D+{km+5ZE z=KAM^2$1I~%KS)9Se6c~&sUIBW}=qwdGoJHSrNuN*e;2LpVW9;rkg#2e;4$_UO>k# z@9;Wnf3vq_Blucvxm|RQsz6cOYCdW`au0}sCH%j@qAy^20= zS~13cjn$_yToU9MRuYD{qR^3L6(&|8hZboTlz76O4yN~~A}_N47?{7-ucuhAZbuku*SIqf9YJ?_;t9+-D*kZTqVZ&hgrP%$4+Yt}!Sm_Wf+3_9fvro-hJdOou`f)RQkI zZ|@R+)hdsDctSqd$`^B*q4@d&dIn0Ga^b6qt@>-U;B3+XW?>|Jy6WrhJ!Wii@fLW( zY6e$4|I*@>KGN~35B)%~7exUx?4l1MjNL}ZtnSmsh+GH~p@8}-=GNz|fpDu@KdBCe zcH^^s(~u(t03?U-DV*RmFOAvs1pUlr3s>o-4*SkC8z3MkFTbHJ1xn;(XMRZi-<3#W zCa6T;AAu|~zMT-$8gNo3en~i!iH^GEJ-0RPx%%=#2+5od4jeLn1RK7lQmntYzI5#a zO?C~jAQ$yaQA;H#7p(@71{G{5ovXFmmxiQe$<@n2%*?%oKKw4S4cMk1{hci-AD zY}oj7(sv{aC%TOGrSAd%vQqa)6mb7P8n;;n2qcniKChwpug8p&8pf9S5s!@v8aKG< zJGVuJsk+5lww**zaLJggq4UUs0k*-@xK#Nr8-0bxKR15S8TRf26^LfZ^2efR0Do%u z=+EjqEVOr395OOYC~IF_2gTqj%uXma`ZHrDa2_#T_`JeprG9DO6c1heE4`w4BKZ0L zs!}g`(sk^%<|CLk?|Tsc9}3~rcnqT8vGx5sJv%T|J;WID6$aPYv)DP7jUgn2Tx>amQvT_<8$pII zkjXz~b0iy4o9{1*@*b%A!|+kgcSkTXdOzJyLx0V zFxLjTtY6$5CGezltOacliWM#jAF_RdP+ek)ILZqWgY(Bgz_VyXmz4*7!8>5y82Ap) z<~*D@?;E=R;43uyKWk^U{hyLuOurFPM78JR6fZr1*pHa}Wpw0?fGXEK4jD|Vgc1`& z`aW(c@AfC^+B}>%AiMtb*@s$yG^mT{oGFyKoKIC0N%Ls`D2Gzl*_`$6#EelZ@wx*4 zxz1y)5fN3?L9gbqMGL=C-$1~ViPQY!<}0iy>01w)7MD}<2$jNTkd3>~>3t-nBk__$ z1j%}75R83$CXT%@Cl(TlD7;kud-Ri|0htRcWn4l(TRFRexN4@Tg4;GTuGg*u6wx*c zme{i&(&gvK&W)|jy!IvOt8uhB-Y{qlJogn=QLWC#@S(&|^k>%bYkNIKpV6uSh$ioY zf!lV&99Xg4*O{wA#c%B1G&8sklWozB4VjZ~}%?kV<@BBFLEXaF%zmf-j8K9y_hWd!CW4&u_AyDR)%LLbTvM7%Dw0jf}Y@>kESDdQt*KWCizh+6mg3o7@oD#V$Q&YW@ zvDJ#W{JSnPo8ZAD-ec9A!~CgX#Js^O;cYGYI<_OO9E9Bl*NT4cH&VG&Jv+EgvK*Lp zzJ%-}+F>LwXYGEm5-3-)G!4)GDENl3bUIl}aujepYgYMDxd@hG(asF?7$FPfhq@sq z3ckoz!hFTMfV77de8`Gn!wwa(D;^9a9eO|Y9LH0WQ#lr>Y>Ut-s@-hO?N^o89T`>u zG{YJ@N}F96A;%pdm|-~4d_FHNNb5wT%n0Sg*VJ1eZh6Va zX{WQ`xa||x$e2(zSx%4jg_hbf!3ua0G*2EC5U}@W_*r~V<~?V{FW?y$bN7FoVZ013 z)xG3f->aomzTNqL7PviGER{D7a1Aq1SXPX_a8Pp6D#lyPnq?LgHn9D9GOV&lkwuY@ zdgFHfVY`mBAwLqVfUDoeKwcGcB=rJ5v0Rib6P(?Go+JmU^H%mc6@KzJ2~pSuw!glB z6j#|exP7W@a;{OgXfsLl@Ag`lO{f7R1yHD-kxcgk&TfP?WhC;UTPiK;IxUwQkknZyzlv{!e>7?P#uTx6D zD%%oZxBZ(r{}xJjB>ug>#aY{{cT?d6C^jTh{P1I_l?e1J#yD}UF#8-Rp?^8`$i2e9 z*{s#PW|lW^ZSuBJ)<3X{Gn`xfrX>G5{PFuq-n@w~Y)IuFGZ?Af^|Qyt=1TGN$a=ST z;tHO8qX3R~pUby~A*Hf4e;EIidkRCor7R1=fk{`Ot<}NKt612-axQ74Mxcc9htS?H zBh6Y~_dt=44Qkc_B`NbZ&t*$cj#sPK+82OevbwnZp~Hrnuqq|Zfm-h*j-;&d~C@d6waLL-s!DN5i>w8(#Y|gM{I9m@>|N0%$BUa z80y0xl!KBHt5S}52PnJ$@z}r;c(-50(>kRPoOXRsEau;Ol^bcXf%*G>IkU8JWvtce zGKn5-BfU%LIapRCy!21A;-U?ED3D@VrT%R83x}U?V<^#p&nuPcN{FOIOi2=EIU~xD z93&_kWhjRFIZCz0(YRr|URk*BRxp5<+{A0{CrfhT9bX;vqQTO`=O3iJWZfYzFJ;DK zA(x$pY>2ZTTf_SUgAn$7F$sjfN%ma+T3fXRoYu9fZu(Gl#Rvh_GoxIbG-z_-(8=#? zQ7aYYXuX2shdQSF+}u<5;+M=@F<1niT%%^TxTM^pe5KWo{EvyfOfq8x--d)(TW&dC*$xcp6maa8mca?J(`L9DI`cMLK zJj3p`B0KxgUCU=8Yd^qF@w!OyzSz4l$Tr?xH>>Udo#~BNnnU%#()BKv@R>ljv%Y*S z{BDRYbmS~Uz1mD@)f}G@RC*Zf-XUkT`uMu@-$jGUHJ9$Qj*7_=MrzQfpE)s?tvkNa z8D(W>vT4`$r);0|poikvmoV@A%P=soNbguK;~@w@x8>jQm~rnK!Xr51v-GE$xD`lZKa&{61QU+9kE##>!C--sPw}{Ngfh zCW5SFxAo7i?LZiCFy-_PS*9IKa)cX&!;U6%%COGAZU?|7$JO+{EqMT||4q(_Ts`@c z8Q9=Car=6%^6}4XbWNxKD4q^uL|5&J-FvitJ|ZU^?0>=hlwJO3|4=|byjc1h-nkV3jr{|9Fp@V zSqzuJ5pcbZg0-bh-*i_>G!vl)7KSc1?KZw?@o9_Yv|mv@3GRrH`y4b9+fdmw zJU<)L{Hn@0g)21kzoieDGjvl*wRAN$7t*%hmZJvYdJ^;(BOky+2ngL=F-x*4s5Uu7 zt1aC>eQLY?-?mblfn}b@c`({>0CkyUug9L=?*`~AG*ZYm>d;rnp2j}o(-Q_R9<7Lb z3-(%i{s5}qX0m@C0{Xqj74Y)7WmatKI=TmT(KK3-voYRh6{K8f9LLtO5~&P3?)#;_ zm5JpEzFQcQU|CngRR%`@djPPG)ibhGRPnjeRm=9eb^*TuNU7)c`^n; zJv7J$-xzAC=dbko!62@jzaXjr42Q#qUA#Mz&KS0|@%bs19uZsf#p`j2%re$>7+Fo-j8Of4%;pq}9=BFYT!*5f+^XU!Vtilr1n z+wKQvZk&wUWV}xi;MFU?dQ_uXrJjG~I)YrZnI)D^aFo3o;ya~=zG;}**H`djOSUNRZQN4#nQr z6eiOXbu-y486%5pF$HyT~+m50>;N-@h7ey=_G;ZS768YVbj}8G~aB63&vYg`Y+Y z9wqz)#aSWk#c85B@!7fOI=6eishMT!>+}8Rz$OqB2mDc(i4Q}m<1-7gYnI*n&)-6RzuF+)2#K-U z$s9;N-q~piii4;TCOzWlTXavh%y#9hUNS1TtoG+S3(i4NVgZU;a|nmdE{I4)TT-Oe zQ5h;IMe|PZb4J+EOLJ<0?RWZ9q+%wx!(E-Re(@>I+h^DqdXzqxfq+<M$m-n?9(fsgLW+XK)tEy}Xisb|7LyBMEgi zT%z9mLMv!%s^!)8ByS<-G~JcgS&A9n5%InFVYWE#Q6*&XxX0~)z3+d~=QNkdVtfRZ`aKbj?YeaP{5Qu%5^7k;I0$v&GNQbZQVN?~Eny#OR_na2 zKCXp(5Ogkvv8bl+TwMcxtt3 zA3y)NxT$}xFX!Z?{B&{BwD_0h!RNg)pO-q2yi_HEZk$^2$MX-u@@!mN`oM4I*YxI{FCfaNUMuWr2y8t}XIG2Y071!Pa zK+{HwpSiYJ9yO`MZ>x8zajY}8rf-{_l;oXlZ^r`4)aS^Fv9Q1((<4>1XK0TY42e!g zu0$BeeD{6{MdVYesK6TXaMA#oKH5(6qq~3<$dx>@*c=LZ8t#{%M~#KzN<|0)40@O# zXkGU)`2z0T#EEt+P;J+S^iUI5ytnN{c7Npw3PeZt^KVfsVGAE!z(7E;dW1IjKDCIX5AHDIKdU1W6*W5j^~h6!7Q^h`+kMuYD?VOAAE`X)I^p_Q z%CFQzPK0ej7C%p`^k$J1VJ`_nle?%A-zxR1UZv1l7Z2jf-0ybbCYn?xt?sbD`&1m?29Bkg9Lrsi%jld8zGP}chm!Wlk` zm&dY9DsKTyG;o7`yfa2yI*LK^s)l{;3pQ*kdJ9H$FL43GT2oPg`hT_v* z8Qpyq;~*N23nlB%kS%5D&BSq0=H~@Gv0J%H*vWXay~Y`WB4E9&m_~|)`_Gdl-vzSb zARj&$wPq=_0Womhx%+KW({cTAeX*WlTYc%T8V-`@T0u|7&Ocb(_@sw<%o>#Vp2NFh zI%s-gp*WxYm;ajn?b(b1Y1tuI3TtG_%hV7=5Di>`Ie#~hx%;GPG{tdSaU{+!Z061d z6STGKgI0cYv#UHT6ZfQpLtVFKfOloP_n(2D%!FtPXG<%lsgi6^hLXqo>A*VT2V<7d zEaG+{#DP5won2j&u$|R(se9nUl#Ca>sbT*97vk=(Z(HOOmQTpYl|nX13J=2M8zq`b}y;S1C`E#0b!+E_x=a?~j+ zRK@@gM}i;~l?kUGTXdz5cS(CoYND26l-fP>USpzQQ+@Rt6F3pJp|>4)?IHgsIq9S< z|4Zb!KlQzj7Q&ofvGjRA!Ls#H7-;O~AzLD0H8fZuNYV{6I=p_Ke)8RzV2)0f>+m&C zT+#(Z16*=iEN+29?7C9JsEPx>96wn$oR2|v-9o-feyns}a$V5BSL^eDTFN8ihC$r( zi7y;Fj7q~=l_|umKgF*yQZl(W;XA~<;4`}^$l~-0tIOJvzt6UQdAs%xGc1hVNqMgA%QzM6vTUa*ZOYfj@K**`s)oDJAF^l*& zRqWCmtU27m7O2!C=>6KXGaGyaQ%yzihNP;FQ+ECj54p}c~#1UBMe z19x0oYl^D})!=IK9`5S-M`(A`VB4@KxP40>Cx$MIQh_m6zz_Z83NuY_bRNY6&T#-H z4PWbD8^94JrzgDO&#RAj^MRSVitW2utyJRw7f06~&-C~IE7j_wCX`DqQj<=W;_6l1yPp4?+bWESTs$2{BNvRBrtaVzYE8-CqyU9G1-!jB z^Az5tgf;T-S7;?4$NnX;1opsYj3c%AL;#Kd3Nl{i2mB z*17&bgn#fj)4fO9^fzdF4}#|%F}r7l5HL1vqmY8u$5X-Dk~{sDHGDYiVeLOsR!s*9 zshsXec))b9FCvz)v95OI+U94KHNDp|$n82s5ayKYl$J#p>#9LDbL~XlLh!55t+Oz` z6Q~2t*EGQ%IyLY5CtGK!rl~Bpf3Ez0&3coSjK!@n(_rXLf-dZ8BqG~)bT5RSyPh~l z1_L{kt2PT87Kw~vBHXT~&a4NvW^MrfTatmD<R&?RUzRug8;lwa#`X$~5-!?po|N$6wr`#k_7!@5rA# zlngPSlv8qT$bzjEj>AN;gx3{S!$ZflKT;2B&y{<{VQ3~ z9(78M7p!;>fQ}8!^4jkqs^~rTfXXVg`wq4=uyY%l$5%8Hg9uuJRlqvzRWMx- zOvcva;4Z`9;%I3b)mlSQZqI9A?(-S@^HJ=OwWuk3SIJ&&+%%{LZg4opA!u69jezV^ z-8!egQH=*imnm%AE>l!rnvlfw|8&qnypo$7)ffNC%w4m%=*0b|7YLtcNlmy|`cdNh zXrHP4Ump9h87( z?#4|-pc$_#lXd?jJ5Qy#P`%mZx2i6pb^mj|loz6U`Fu@VL4Xh`ow|0(1a(S*_w|t~ z?%%@pOOw7r7@4xPilLARa9&@Zz?;}Upy>qghrmS;*^j`PUbENfQjYk+17%(&ZPrC1 zw#o8!qIa%k-e%v?8|fC{--6^mMtR*a4X(aAP(tfp>b`G}NbLPS)baaO{K{l_&0FO% zyWQt6;^RM=IpDxg@&ip6A+be<1Eb{-d;PlwHkLaSA^X{DY@6h zyVM%FME3!6ZL;H|Riu9gecKVTZ(N!DJ>)66Z#*Z!=*A*11+KDvVs$mnu$z;rHw*Ah zZpZgE7I$6YDjbJ`H{ACt>Sr6gDhJq%^|Hw+cs<2XQ|n4~9wav?ZkkecBz+=#6);;k zqbEAn%j*H0sS8n@SAC#TXS~FVO+dqy-b;}uP?Ar3u(9jM zHX^|PqiKaCz@C-8uV+a&)GH=#gxp+gVru>9ytSVMwaC(7ETzy<=68cLfxjlaOHk_PwzEA zlr^4Kyv~Nq!ahB{+(I5X^)r+|?jy~!;VCoka_FrzA5xv2YCSfqIotJNMVIt0?QK3C z!b<+VM-QXwCRyb%$E)yU&A z1?4G@Q6gzccEfkZW^Z3}`SVEq23Vn{q&>ggfK<1L8Cr`%oWfjF{g~i~Kdsd$u&zS= zTW3$1x_UqXzC?xq7g88uB_l@V1^B)FqpT1>=nPC}8#(>@K5+s^8g4XqmpuM+vVSQ-96XHa&EIZ)z)WrPR6h8bXU}z;qiD zXkQY~I}K{^osxTx9ZFqRCDwayNx)DU2X_SpL<_R>YGRblX8RI-MHUYFG?V)IQC#mS zkWcyNBxV!$@M6=a^~nBPv?sRkcIL*m$oku+KWht*uiBcN$ya-31n7H8T4aCz!pRk* z1a9}~3th5Df4`uu;}_7S{xVHoK1JTTbjJ2%E%!3rEzOFEU$bv%HRk@7=NhI+C>Nna zq4moJc)fGhy9iT%BJ;DwMw-aCV%7s}Q^eyXkUc8m*jys62|56??_GE{-KB(21va^8 z`$WLSPC|V`2m0@-elJ@Hl~b;MOp;)?cT%|0czUm&&`z?~f=T^Qw0P(lMO&}F z=IMQ(%9J-|Z2t<~S&;kr2^64%>4S0T3jkJD^H+ov_kEce3K_6^B=$lj^8$Zg5*`yb?#8Po% zn9&i5iPm_GHu@4MfUQuvTn8Dz1^|BY1}G3sLIK44su^2hU8JVMco56+JIh|97Y<)? zIZcEj{@cy1|KMe^D~tZ$Y>B>0D;D|SYJ5*{Nda-a$g{yL;ErALCQAGk7Fh=(D1zr=Y#(yf&r{dIv;-$1-@ zWg3e*uXU@e6vAK0_y)+BdsVgof;tS&6#p4KTv5#_B4F<8#I9eNW@x?vZ&~1Q{1%Zb zK^JKKQQMD{Om#?m!i#*n-@>+!5qVmNKbuSQl1!j%xZwx5BWL)Yg;oqTI$=7oxz~Ne z^8M`m<&hj`vn;KPV(BM3|T-oC+LDplF%fzA`%|UB6CetD3$TC!R!z|29}x zBX=XAn#8~Ko6+|y`Bl!Kg|tUk1KWP{xsqh)tt|`vTPrt;QWOmLzRxCr2hW)*;6%Z- zH_8-p+WIcgk%ICQ!c^yw56OC&!EPIPiW}PPbYAY$#s_gAD_yU~_lFS|Z>2C^PMKAS~V8 z!Em>8rX2HXt*oX$bW&lzBe*Mdy!GorL{aV9y0qU|`NT#IMdWv^Va0E8-l5LYduOg0 zpAD1cbM{-5tX)%581)4vtlcmRn4bUu!^3ZQH?&nSr(Z{bd}TT+{gx`EVYC88(VkpC zCHa*s=x0&%W|siW;=dhpyQOu~A#QVDlhF3C>ulDP)lxO2HmYRTWE@fUOd!FBBv{EH zi*)q|#=bGDb@pc3eQL{%42W|Ab*0pP(@bJ?amywFLIbi@XBxxdHIb;`D(t1Ai$({( z;3BL>-f!HyxG8(l2aydey}sx-w>2Xj|H`yJy&_>{i@b-FT4mxy#|_+uWg`lSC`!@! ztNG$mb~t{XFR9MTv(|Q`xEu3CTe7{%$3fQA>my2fVI_8yG-{TAFEC5gafUpP z`?erZ(Z@1fkF2@hb8wGCItMq6meSuFR@C=l^`q$*?ASwx9lhToe4a&5af{*v((IO) zM>GZU|M-SPz;VwkGSdLZ;Po#PoI+(PKWQhWIC!-O;@(S!JDesoB1->gHEEX|-&U90 z|0M6C>LprTJphBEI_@h9SU>1nqRH6PS?CBRzJjH~K;A z3_wAzf0ABbue>nsFy=d(GVQ4K=J<&O)Xsj+ogJ6Z#c(Id(7a-P&)1us#k#(o#>KUc z(|4F_f?aoN`tKJytN%Nt>713$yu4JG>{@i%UjQ_UOpD#0= z#(oJP=Gl-7mf3}AOO|FPq-)zGa;C>^>x!s*4b5}ZW$*S?{VKk0v4%KA;GyKIKM-bL z&{3k=`yD1OW7M&j`Ji!1{Mi?LiM2Xl`{%zRjRjBhF%DbRwYwmA$^LJXai_p+sN`Aq z7z7eJc9hB;&u$|cqfY>e65k7)*|*Mrd7Sr=x5>T*HP%86h*~SvP}>DaDR_ErZhUea z{`DZHK<7-DV7jWjY*FTfYLG}QzU-x7Qo3H_IfoB4d&$G(Wi=(K;}Fn*390KKbJ6+` zfb2kyPoZ3b7L+P6yZf6xMB0^sZ7rb*pxDu>>)asd1K;I7uQ?(5)mz4Ci=~ zK95ApP*OA>?Fxs86s4MKP3Ab+1ws#1Z5+F9|FO7a)GyY_#S6xkt=w@~ntO}Tiw1gv z(u%9;x6G&4=;!-0aD00%MGm!^wI2`P73swCZ@<%mwlhgc56 zWYdWK%YMb@M%Vv5=XjO;|#-neVk)E_!ZNn!JJC^M5? zoyoRhp6;|LVy9$E?aQO}?!K=Z4@g?UT$t=h4jmmf+AQ3778`%&K=e{NSZenmMpEq; zpdu}Lko6m zdft77OZ7U>F&-RbKsTqs5#^+v2QMwUj!VP_cnQABr^*7cbWp+s`RKq2wO^guMD@(D z*qcF*CSO6ZRImSjN`hb{zSt4!l+b-*p=WekKwIcv3C6ESv-NeaHTw8Ii%Q-@tU~_s zJt5rxxqOnWfBTHXB#tY2m^#uE{h(#=z=dKdEq1TqAE2RpD^V&$nWEr$F;-GOQQOohzzE#u0LDa-lD(Od(98p1z>)c z*D3FYxBYMApGT>?aF~{UrGA4p*7@=4gUSD5ue+h7yVcG7x{#G2DqwgabBEOG>1I%> zjuzP>XY}^u@>dEl!O~k~!WK6!Xw1UTR@KDQ$14%U8J>rLnP;Q%IR*UDaGuljiQ1Os zc{j~g=i@@D5vzvaTT0g-qsWeKn08nbYULLfy}#0Rb}rPOlb`$+jjD8)V2Xi5m`{jr z_&{Xh&Q@jL#8Lf|Z2Qorin^1bix*PycZ9O4-1sokSYJxz^|F(pO4q}O0M!!TX1QXi zLk8~pM!2~dRNLp%ZrU(#@@Bs_bB?j&`4&G#R@1<_2hM?&5{Z;>U1@IMal$#*TYaAS zE&1PVo%>^ul%09f9puvYe7PsTF79v~QcNBpSETyDrfJr@s@dj4DPmWbcupIA?+{@E z2|cysqfMGe=qJ*Qfl>kA$?}dypO-Po-ybi;fb4o*cXfX5)m5P;Z{-|0r=WJ#eP=$Q z(=rxaui>xvpUwM2qRXpVQfM(HqF=SFg@e~*FiamfNw0pDNq9o?s^OiqtI@Tqmc>~8 zt$El@MGJ8Tv(y^uF8ffUI&ySP4!?N1fBS78# zehF(T7iCE!g5aK53Jq`%(Mo+51{aP=>6WeSA|+Bxk49@f>o=5=WO|PseknN5=-1JV zNzs#n-^3yNmZ&X#8QOkxcF6dv*ceIu!uP&f;8UfbFMQ`OY5*w{eV;WPOTQ4FY=jqU zJ~e@~hL&*!p0)5AAk`}7{FP7)ABkUTZ*p}c|D9tRNIx0tYGcaG+$BDYyN`EnExsWL z9*fs~EL10`ADZ#r+7Nt)epTwmoj2YJ3Q#5R0)9#!rG(Wzz86hVO#ytQ@voK*i-vuU z25k^-&1iuQw!x&iInf07#yKTfSg{`xq-*$+2HuxqiC}gOAomu19#c%0T;nlIoqHqk zcSr5a@9(sMJIS_UKWi(jJ~Y1u_5Ssde6Aea%*T4uSbRh;m}k^J=kI59%{0thQMm>B zGAtV=tG#ImW29NjhbA0PUvRp|Nd5Tzjai6LU(tsSKD!ibx=Mk-E6l}Es7tv|5Mf-= zS`V%O9z`?-Q{D*cn{6Cr>+0~yu4?3lKBrk=n}Z4zm3c>_pAGYj60q^b<~04M6Qn5! z&f4{m&3aI%q4G3MjzJaJUJ9GLacFD3!UfcG``-4!jrU)nXvXB&o{=i4Vo)R4CkN#6 zrPNtMs96JEk7Vj;GffvOYX*OBA1wRG(Mtw|S-@W?n0NMzw2SGwL;mQhdF+=$=vnJb zij@&<^b6x6Csz`lFcXmPYeonkr!g&Pr)8YIvzB|l5@v5&vAn0sltZh}h5BH>y1F** z>|I~{_YKjim)rzpGEPJzgSJ@woPHfv{!XjjYHs%SAp(f;&0#V^H=o-7A6LOSqeS77 zkB-yj$Pg_pDe2t@mVK{dhO~jmrC%cnVuOR^wCyoLb0a{rhO}WhedQHumI-izRY*Cm z`}({NdVJ`khyS|aI@?8yu=)zhhnch66nzLgli5Rh9OpOx9RZn%?*f(TP(sWqt@~^} z!`mO5XJMYZ^>ik%rV$5R>^rksV3_#|l;IW#iLl{>UnVQJgtIY(IT-<5;Q>J9ZUqqd zoHlbrGiHLQtto~`U6(Lw((7+E0MYvn!3OHU_|{gj-SI<`iwUBdnq5xhOD(Np+;>1A zwMFfSW|#b|_6cg+6u(!Z3v|6JQg^HNrDoC0ITuMs?;*|qHZDv>+f14B9%$w~LrMxZ zm!>)qY!!cqs{#ZkP2-QmQ^lCM{iBNwIF0TFT71pu?5b|9pKskfgS3g%Pj^HdR?upLCaBxB*)jE0RTI!n+JiD zq;o*v!aVbT`{SacDc0YFI{?^NxeoyFR&z))!KH~KxSQv!o6xlQA$qXfw4+U|KZxL% z;Bpoj9ZmT1Mpsv|-$aBqxC3){l6&8K&XuiVD?#B$kxxA;l!5|@Z zU*SM1Ee88x?;|63*2?1V1ZT7Lhg%Ky^@?svSL6A3H{z37C{6GH?;87lI8VOc$LkdL zB#rx>{c^)&9A3q8n1ZWSP&VZkY^vE(*sV~C0+KZcZkd<2%qS=2P)nQWVtZ9?}SNkuF>v&pn_05i@4df;j)|YFLS8Z+LKp zKQkPKHPQk)NAYI41QCZlF|QVF#JyWG(k09mF8rhAO2Noqig*U%m8ip2sxLN%TOp=p zb7-zfCEUh{$+{a2Vt2Wn0FUtt*;`g-+`e#e@9m97zgqd7DE*c}(f;{h?-4tPTKP@a zaZSv}nI{g_qSf=$zK^g^;M=Sx_HM>s!^*SFW4r*v$fUt(|xacH`U)6b~bG8sF z@c^5V7p0Wt1iMe2MNqH*py4lxFTxA|4d9a{zYJ%O<%wPlR9{w1J1w}-2+-`@XS0K%EU4~aS!yFe+uDAXr zC?*TTxr9&fdp5o+cf(TD%d0F; z35VT`UlA4Jw7qgvBg**fE&6S{&5{$0m``+AUT0UH0N2+-jw;_IGK0*Ad%#Z!a%xH} zkx!pj_?|+@>xmKB@c=c$F_ojKD^xy-oGL??=%&K;y}#x7kHFj>0aJN!(>1YZ+^2`z z9rO9H10in^k(J{hma!a4rHkw$5=fEuXYBs(jYdWl^QpQ~5>jBLnwq-fwK$Dj>9qU} z!-^(e?!U73p!XowJm1*4&*BQUQ5!D5!x8RfVWFxk@oqk>E}#^`#iCtWKjug&7k|#Z z<%gh?X{;W_sbYYJ4ni_3Ib4;?Kb>J`*1(Laqum{a-jizamUcJu&1SOXoX@_}g)YzL#~= z2i|J~xot+y{_wVeRqsi^Sco|HnNzZ&N`&AL#lr$B@@R=nxGy9J{AWD7+WuSS@i_g_ zh}t~K{B40`C^&EvAayU%&CxroFW8j+Iv)H3)p0zvr09l+IiJ}x(DYimt?F_MbUzc# z?1VCXKOkgbpOJxS@V3_0EI|o*x@JBn(;vRBOkEG)8?3uHRarA+5clxBC>yE8)ClyN z{4wS8i*t4)sRt%CC{6muZ@I&AnhZRwopt?>x1^REW7p83SI z{s7OItaDphW0`6ry2mum5qs5pAN-yVjR<_4IrR8ep3YQ-*sl$vb(9&VDjg?YB`J_NK zg7Y#$iPYGj-k%BQ{Z-f5+)`gWIGO9=96iIobH+$B-T*b3DcT>M2*vw!e1If}ZKg!k z2u%&K2;yX2=DT62%%8K@-uBs=KP1QB?MunrXOd;mF4_!=EE*}j6prkBFgxL>Ffm_g zFdL+&uv;IYi_+aaREUra)NhsEMQPFe?s;Ptde>w*cg;^Y>Y-z}kJ`y)7=k#3jfOps zqJ=D|+SDa@4d6n@OZWXZ((Wbef43R&(Dta?U-8pLd*r^be(Wu_??ollnuCD{%{xu| zuA&Jszi?a+LHFZhW`!UDnJ|Z;Thcf8!${m4Anr2|c~A`fa))*5LAl=o_e(qCoBF06 zhKX5ANDGkR1nLk(Vj4@A6P&k={Y?9 z9n1U8?k7T_(veO59k_eXKhIrQ=G@hT7oiJJaq6VFo2EX}n@o*g(Th6TtU|#s%#mF; z&R!NodvPa$K4CwHZz_Um!*@;!*w+6~cDZNumQ!I4ItdAs>)NV+1U zB4F7DBg?W!2W;yuIN+YaKj2{v0~FcWrP|C$P&eW-#ev)7RF<{(~+AjvROiY({ML$cGWt=ja^$(9Fj zu6s6Y|M4DnRWd|ecVWc_>Hik*x4WCO;gCqIIj%nwL0cRwRR=@zrL|e z?3dL+Bzu`qb+Y?6S-AVD(B1s13Gq5=fYfe^`F_o8&cP|8opu+uZVXX zhqSymn*Qrb&Zj=}yk(3PcvS@LwZ-ngXPkqLnwUH>dtcc@t5phcLXuY7H7Z(f(x%9gcrf|!Hx1U+fqWqrb1`i$^gC-Y>8-#?%tLdfOSnN(q|IeQ)m2n%j4$bt@cpen0s_}1e8kw{aN zs<1>tCDDJA8M_ci>ROs*9q9sHrxd}+=M7O?Hsxbvn^p5eUlm zY`0S>loiNZD(6*}FxC%n7(-gW9knuOCAuHqD^Z`gTi!OlIu6#G)%%#@{R}{62oJ(N zF)fF^IX=&o@6nfJ$IrQ^NdB>k15wnQ@0QVDO9t;iSV5eKnRLq7SbRf7bmXb+)iSEO zKGQQ`Jr!3(i=S;Y>YBggmm za|ZL$`CywWU#YfrN- zClg(dP`{qk8%qNCY%X*eMr^;52ujigobHNbAwJ6rEKYYPxriV6Z}tmxp~CRL#n$?j zXAtSG2CQtqq8v)Yp*)^Q=085JW1@5qkBoarfgw*8J1@M#Owt{zI}sKg z-$g3(|J}5-&|2G8GRCWFZFmSpJfg{q46Fq}54=l$*hE3T932?c+lH2cOz*gRCU8Zt~?yR-Wd<{aRZ;Uj|+v?9gR@ zAr78Ie(c-eUz5+sGvVd!+JnA6P$WATJkbJfo|Jam#9e`$DYVz#{t@65R^n4@ORlG< z!$Xmn5nJlMPh82#R||RGHPvkT^&y6xOVh(u2E;03x?9}g(*jTb3O3hy>Mo#G>g2=Z zE6J2Q#f;%TriaxHg*b zDn{fJc$4fv2KkLixy~i=?x%lJ|KUtO!GSepzGz*XdJ*S|JO;u_3X_)LJ!khpoCUpB z&Ak50f{PF#3Y6&3gx8yh*$&Q8H;-Y;hUm+*#4@e(g=aPAdz>-J-oKoV5g(Y_-KM7w z^hXMLF^$ubLb-Dfta|GpZ zaqc1~$d;NQL5$8z8$*R=EeuZ~po;y3l|!ZCOVYoj^J_A7AIIS-RWEdSqOCKj^?%C{nwI+7IFn;}0ZM%Q?V-tk7{aZc2?k9)rpn6XY0mWLEBDM}3 z+0+M2scGv}0H6nc>AukUW1uvwyL9VM3IScH`{C>z4U6uO!iN1uZcY$#S)uVL?KGKv zi+g8B^-E!|iFBJbH^3WhvTb{E9 zdwoQ>i6|JoCh|HOd@4Z$7o@awaQzJQ68s+&dQTpH%YTtMc3-!2L*mC2LN5D%6sf@33~BgZ zz95%{>M2lwspDt*r6fJdiGeY6{RgH%j@UN5@Bpsrd$BMv2s47`-^vY^-J|#|xR^J} zSaN5TdqKIuI>BLC2Rth))^0w zHFu_CR`v2)vOfEgSGL;vEHdBDj9%Pjd z=d0TI&TPp3UeK7WiW=JMEe+cI9IF^mQYWyG{UMlZuFsg|2FT8n$KKdoOPI29pDy4L zTb?V&PkocR4Y$zD-(g9SmgrTC^!xf+A9oDGXNo@+r48Of3OC1P{oF@!L zP#k|48aKyn6@EYxe>H_NUE^WQlVqQ>>61y9d!=RceSDjr`H+koYAD!gw@j~7sTOh6bv?9p3wM53 z1C%@SSRUI<8s9it%zzyUXtS(vsq;TZh>drv`v-=aQo*<{tOwlBUMr7&v%}Vd{o6rw zoRrjGlzx|ZJ}mbL=T*~3Rt$6c;-lwoKl0_^$!zVo5_L3v=j3tXai;_t=m8cb=_Fmx zi>6~!0FpX#Ay7kV5RPwcYpga6@BrI+>anyq(EJB?q&=j-i5q>YPui)POMght?R>>u zlH-nLOd!UQm##lrf8T_C6prqiQvC`#;qe*~K?Y^OpZp3wMn%-z2uD{JYO3 zn{k5O!f{zf0h)c3u@^?RYIkt=i+$MCpk!jD`dk_+IV{WY$1-eAbTLg99Z)T@yX1ZZ z4*Sm$H%95XU^L~J0B;R07=vcrrLJr8!L`1u)9gA`!LqofaSH#Ad=s`swO?jEPzS!N zI2dp?*8wiZJmP&di*d`>83JoWn&&*;gKUq?Hqqq|Z=df}Wys?st>#46wSo%?X?Oeh zV*`n5duw|w4uE7d0Va^Ox7LVcClT;G>gMh$#QCeJ_Kri^Iv06pA7nD#ukf7 z-NJAje$`f_&Yd(RV(zSA!~qvpJGtFD?*79-Cp|5ba*z1Cj}3{TKH1j^tbxTo+v7^i zg~}#^|ET{P`MH;aoCYSUEB9!@A@_nWwDoT$Rf%_>9$; zRGEE*!e<^MZT-{fYg)Ik@&I~-JP|TQ_i7Pe+6|e@b8=a^a?8T|5QtNfKep`te52yU zu9ey7Q{%U{vt`47D`8nC|Yej$IbR$hc-fgi$owHH3NUlX6Twby9V)(=!7Wu(N*D{Ac?ob-kk> zM;d_?Jiq9R?Yo>9IN!)_5CD+pbOtcG7YR1PV5-T0T8h^*KAsW<%&Z~82}_Td zNiT{`j!KEVc8LgFDjMy$ZUAR$Rs@FS1Z|xE)sW@2wOK0}eYd=smjH~`b^ZC}w_&?O zKCL;IoT7V!*LY}K=hcKR^PnC9hA`80JKd}t|6=T0zmWa$J5*Mg=40?*L0MaU4NO^ z{;F5ySj)?Ye5}1zGc;Q{q7a`l=`W$n_gDXW*7y7!+P!G-1m{K3Bm(f?h=s^vH!Wr? z!=d+QSgnUg^dxH_RSJ1thnzJObGw=++=~-lbm3ocoTmCQ?Pm#>D(c#*6kbw*9?J_# zr*sHNP*dPSZ#gz$rjM{gm|bj>wHzN$*S}p|cZM0Ly1>ieRep2bpgx&W1SnG|`z|64m^Y*OoQa^(}^U4UM>T(}p<`*9^y)E{7ruI+&hLu5A za6A6naf{>?x_2Yr?}$LmTIi3;K#be;&h-05nCTq8P^6NA2cmW50`HK6liO5 zNDlFc6pRTjInr&Vh_Ge7iN+;LUFmof@&j6*e|7_5RkHG6MBlx8V*dN5!oNUCa8O?t zFTw8=4=NX>yks144XNJ0v%0aPm&`pZ%;nJwOiS7P$%e&({U2ZYt>d>=Z$ocoI4fA* zHsHiAqAyE@T+-EfSoX{3d4-bwk5gf8`$^wsV>t53N19z}N{IbV@zBz7t*lWX8NB~Aac<{J4ib^BWn?R7lsQd|np+g@G2|0a4e z)L*#&acy=r%o1X;gFsV%m3nCG#}>z_3I>_V2KJhJ7*uG5U`sLQ{x5| zb{ccMlN@us2g46?v3z^};kvjJD?!$cyjsCoU(j5WS_|x$`Af?2KMt=Fmj=la)r^&f zj4HH0Uji4q6Txg~PfEGV2Hg5~&s;a&>PLl;FLH@=P+Fp>_M@W7^+%*>s0`P*L;r05 zT0zf}iMxZw&~-&H&FMsAz!th3eUGGqP!OlZpUw_(o`1_N?qc5l_CS@`b{OZ!U^3pQSI=+#>>^SmRb~OAZvLk zXDnm&4ODehdaHY>T{q3YHhoIS`smrBDSRg{d$YCzviP2wyWMbNW$^>(a`7KjH|Zpj z#Wjk~+lV_&JZ)FgQoY9Bj z(H0{Cepek`07zsXFjFe=L88-^Mr@EKN-@l*H3TCgtAAN7&w95e4>C8?(H%Y4@+9xD zi_X*Ozq?}>qAK`a4(RjXv9zsd^Sg*M85=0u_?0?e`BxL(z-r7hs-%?~B#xO`G!56DWA z+LP1K2Ql-x*vm>W7S(uFx!eMTq0zs68)D%37B8$U3ai~J*ZsDt|I{PW98M+(EMMMD z{{=nMRHai0pRWo+_c6hZr#|%+kpOKVBn<61w;RR<2mze{0 zfFY1WCNR0sfM@2ltmSUR3nXhGcqwT$AR-Dh|5kc;Fh!VN-g3LGeni$2Dgfubv{b+P z244q-bBkPC+&A8a`WJPVtm1Qrk6xd5;U03aj``B9VCOq54$@>rJZ!L})Y+ZVH$8yk zbs{^~yL8a6SSJOv4VcFmcFrC_!7uoAF>hxS_*JK6qIVxgMK)8aNO?;)Nh%jBejHBa z4>t1K;kQHL`SeQ@JV>8=__1Ds7++EU^DO~k;q)n$P_*{+Xk?}9aWj4xE0 zIJ^VGfn+>@f0)Y5^mck=-t6OYi&^eORJF{M_3SF3h}zv#u06%{)^|srbz6NdiA%Ybzu(agv44 z$4P=Dzv&d_+UxdqV+7$+nf*3M+A&1oHNhG`+X%bMHb(elzu=|B_=eW_{kgGp&H4Iw z8}7|Zn$edWeAlhY(!BfRIm0B?I@?beN}c?=yhLb6E6c++vW?Z1A}Y=a)_KUI@?e&X zK;{+dlChw_0`eKU9jqAc$q&%W0y|wsYhtl8-KOpXl>uuTDdL!!$sgQyuh(NWufDDB zs3z&fVnK8rcV^npmh-U0$w{$(qrE$R>)h>GYe@>kuUfVDf~NMrh(~buLic~Rzde=o zuY+bqdLtj2>cuUFhpn@M;Xa1|xRc^#@|;1BBa z^NgoGhlsBWp*^3(l5d-kUa5-lF9)}F5K)!T@pXTo{$A^tHuWpQVJv%$H1!xA1j{fY zRgk+JRv9s%fS|lc6j8s=cm33Ff!g=1@z&V&J9UZs6$*1GFPZ*kAaHrJP>Y(Y_e%sO zd577)x$G-r1e?v}i(dPFeM0EI&DG0lICMGB)-*F{BnZlP&%s#DLRD9Gzrs(27>&TE z9Ig?1%WVLH>pu@u35+xc;#>=7c8^%x9)i%8f911{ct~6YN>%@rgxx20rewTvddtg?xrB2ijJg%)!T|A!}Jgh50^^70mq^WtYc^@QtI z9&6GUzL5AOL$^H1TM(Z^L`?v|Cm4tDR(A~9N1l>x@{*CCd_9Zg7>$zx?q4JxZErwX zk?B!fZ=Mv7`;vqnV3YxYi`xrZsHhEkM$jED$s7xoVR3o&Q`{5L;AGm-U$7M3Qn6tu zgv^`LqNRWiYFFMZl^#`6#~@upy6I2itY$@~?o7(AU1Xs{8!3wd<0&w}^&$7t?cf*pDJrBOVEn zylB=egcvLs{mpQ9_ikPfDW+fQzfFzXnpQ>vtPxYrWY%SxijzidmyL6@sOGL$+_uS= zlABpib=GeNXm(WcZK)Bv35R!JB$JnzT)zFp*cB(e@Z>-)<=&5}zkSWu$Hxf}MXe~2 zufCzvkg0AGqH@!n@P)>={5rs{b$9-_kwedfhV(8LX?}mZXtFgI5x2-P%9aB9uRn7e zPXD?FM25jl>CJ^LsP17h)^CgGZl;xCnU!duU#P*ZSnF`+qcjdpwi>`+r4A${Z?{!zzTNCCS+;A{0rb za#*F3<8nT42_dKCRKm(3hp>>dne&;E^Ks5|*vvND%uc_(Ki|jizx#1N?(KEBU)OcN zUf1<}KCeNN4$H?s6rK|(ic^loR>F0gNkOj=A%}4_f)lvoD8ycLzkRjbmFIOO7=j3>w#)=DL4Eh53RBamQ0w$<4W&N3`_ zCE~3^L(DtCogeHuoh%pX4Gw?OLersL|6LiBGraL?Xy4%hUa6G(llEsCYK&VM_uO%05Qey5XpMh~q=Tl;J+T=NSCw+7eWkt{JsW;Hs}__K?nD zgogPs&QV_?0ehatS@8&!=}BY4U^`$s+XdvxqkI2SlBt2C!^zxx>mOCGO6cpte*A=U z#YeRMv;`lMN*lxyh6>-XM`WY9nxEC`e)#UZ%E)_#m|`CAR_>ZL4o6+|E)uhLYwrdf zp0>e-QfuR#@8#`02!_rDDs@weRi|F4waiVP7I<9gSZ~PV38-d2vA{>+AkQ~5WEP&g z@72GmxoG^#0vf_c4Z`HV-y#?v%q;R&kmf0hoC9#SN%)JeB5uqwNS!1 zZGp%;?pXn6&w=aq0bTwl?9|PIwND7~eY26bVvAr@=S285ul&!ts4d2d=CbZ9T#JH|YbH+akt< zrZptNUiCM)QF@C)B^u?pmh~BPw5g}Q+Oe~jvQ?U4RKi>Fe^ij)J!H+BSQ`4+hO zO>jGS@If~d_UMp-PQJe{-pU0Y32s?mllqt_z53cQR<+F9hGK()N2`Zub3)a=Xj}td zy2%{rII&lU`SS1H(m7|I&Q1>o&AVL(z6$ONQ!lg~I1Ka>4NfPA(a-g7Tj{lLdy)&txZih> z7wtM7tZf3ab)Vh=tN?iBx4YK6`Op(ogAU_jy?+yt9)F0!4kXd~gVZq$NCa#jd|>i> z^46ei(JLcn>Slg_cRIm_U@S#gz~Yah}Q& zc7-;C28O2ehWQ?Q>ZQGR5-N3K7Rmon0sauQmL+`y9ev??t?myX!hYXF>SqnW0q|OK ziZYRlPIMRc-(4?jxdd)X)%fy53*7PE!t_u%c|t6AUU_qk|4}n?$@-z*2VID{#H6yQ zj*TYS=5l*s4n>QH+>thyQBZS5T!XbTGq+OD(C#NaZ@l7{;o`kEB%CT(P7ON>))|DhdI;L993fy%Lv^!^Il)~Yc2-DWT6eHQ z1S+L3bz|ywp{_RZ5A~{W2mUc=HUH;>;Q*KN=W<{?o?u{OVYSvty~NGs4fQ8J)V=$?@st&Mh$Q>4NK%2vus>XDZzhF!o0ImH^I<9Jmp1#}TI8{0 zM8bJA&(S8Jr34HJU;J+z4W!6UG=Cp|4@Vo!k_ zmwuh~@2*T`MTs^0rN>ub02Fs}?=?OkpdklD?%0$LIuC7_T1a5Y425#l1%PbgM`8Ut z3OcMO66I*ewk*B@Yd%g1Z(ABf#0hZ5_M>OH80rVC4gCBpF_XSQ$~1q1tgr`$_tyXQGe9VM`%(efYi?g! zNc>02As%t^UULB}_?lrqo(~3{IUrta2EXTVo+W<=Y1gSZn)aZf9&@hcrmjDspat;cv^tyULB|kro{z&-Six*mgwsp6zFraNEK%+ zFL?LQ@N_GRB|08s-Fcc5Ru=)|F+t2K`;O*{n~yu9#BIgM;_9OJ+0G<*_oV%5W0 zQJJWy)pZ5pkrmW(z45}ecGftLP;%_64(ya8-{MT}L8k3=&D@^9%VmpP&}M{c&S(sS ziWc_m{7_NlQ?W@$n(FD|F|CN#R-%joMk_ekk$PIA1@of(@+=n73|?*BbieNTvH2>0^{i9b}ig zXy%GBy!w$W`j7M=_Nmrs0e0qpX6%}B-6=ah1EC2`ic%J!n;_q}WoY5DH*M_BPNy*GK@ zGk7Mb!K|ps`K{T-{bT+2jpO+^D$+p*(67+@w}-}8ce^5t52Af>FZ4joy}7Khy(I( zp4^QRX>C}QL#VWK=jcJrC7Rh6amvlUOu1)@=l`)q4Lc++g(zYwO$2`nmenzDTuO`6 zfU+vK{Z~mFC32V*Bc2ccIq)~rc~JYT=)}e{zr{c(=UN?{-)5PWw>yl%(AvI+_;l(g zvi=<7@#9)&VtODGFs-?F5I~5H73w_mT7Ct4$QK3UCq-La2G~+RJ~XMk0F^q(x#sHq z>`pk?TsxPxjg;SukqXg}o2vL>cme(>h$g$XX(jdmR;7k#lo)Axfq@%wHV%aMCWX3%VzxSQkKNzY$(0LER_E82@$I#COcX}i8$5C<&IZ0Lvv{vDQ8 zEKpD1Ijow?laoXR@OUu}cNBTDy=I!pUK6E>LjT3ytY6+?eI9NNjeTO^`ibx8OXBY2 z-yQ6;nKBDE+Y-~m@|zdCOz7qs!jaUm#a3(3y>ekjq?j>jJ&xi*#qyzzSp_;g*nmi_ zPJS4jBrH8KN4fvQc=LG^@5q2wP}mDE2Aa@9W9`8Q87O*Z%XKWe8%fXV-g(5t8a=Pg zc<4st-^9uRN@0St$-RuiDb8;x*xH^XOF{$>6yX=SWoQUTbkzXAL3{iFsg5$L$1FDi)_Az0k)()rl zR~xP_CM?IUnV9d$S`R&U+`o4rxDN|-UWwhf=e@QvDNxJx?BslnnVGsfFcoN-Z%rJm z3#-_UC7TLjO^NT?QeURL%BorfPXaOTbc@fHt}b=T`GjH}zX7Wsg4}*ezp&jqyqWeB ztH#U?zHN238fDP~`Pw?Ges8;&zbZF9`5*j7TH}X}E}JeR!ytzbl~G-YiJ)|f&E*sU zuYL!cZHND$G`_HhLUhvf7loGQ#xZFpRb(N12r6^$dyE&%(}YVI&^@zx$iioJcAHr* z1-m&A9_=iN}_h&pd6y9=*ecP^>83gys3q&lh388~q62ax*y=wr4l6q~;8ig?R%o+VCM89-E zcA(k%AGC&kIJ(M*^#K*Pv|}a*UaVTyGw0=~jlXX%ifECuPcDkE+vnne3s{SPkS)L1 zR;15bSO1*$^=0e`Nn$ZTeJVU_DQE7BfBd32*>z(rf`zUyh}6UI^3u9B;KpyVVDj9- zc(&>ey(2CWJ_LYG7fLWCNk{Kq=0S&h5(NzAzU+1eDaah&y@cU|y9fa3R%70*gW=ay z2Hve2pkJ!nKB^p1z2?-l{^;^*)Y`TV552at^1lFT?FLDQ^O89dpZ2RO%f!4dEpb!+ znWEG`ZNSTmvv2wquYUouc4Oyrm4`m^UTU7oxg#-zjCVR2gYFe#k%_=0))S2mDIP|@ zMXp_eEVH^SyK^(69n+b2R??G{!k?(GWiC_Egv_nYjri|(R>8x39ly^d|1=SL*5w3Jh;s%|A#TlMQ67w0Ql1g(JQ`w zTZA2S>21h+LaYaV_<{Tb@o53NGFVXl%oMP$bY(j%Ts1JBPkUUE>Ulcv3r^1x>4!cP z7@#?Ce94q>USL;`@j?Izd5<>D$}!Z3XIg=F?Bd(M_6>Z_e-->8nE4{T0H=8acI8;C zr}jpk*{_fB{+wI~0ZHk>kLus9YvbXso?Gx_+D%vBns#-(V&pVan{+TNoO0~n`qYO8 zeyNV~sH$AgY&-nN=a@zCBILu)lt;_o^%$nRqYml4?s}Z^XN93EFYe_>u)dh;C$&pj zmCH^s(@I|yoQd7;rekR6X+hMn9-(Zxm<@>f#(+a~Qs-+utrQ%&3{y z8N-CN54$(NpU!8St?-77sbl4F(tquCa#(ShOnplZKgy63k5FqrK3Uj51@vY~e|G{|!?AW1^Y^CjLlUe+-jVj9_)rTYYf9ZnPo zp#lkBIZB)%oYXg&eUhdk{b|Ep&$~w7W$c4BcGx?awOyO{+Qqr%*WlzT=Os_Q%{Lxu zd$iu*eruUi+B)^`ChzmNKhh7Zu?XKsf|{8R1~S%k9`X==e=~$x68X`8dC9_eq?FHC zNxuc%tk7pQw$c9ETg0Z0xnSVG=2T@J<~zF_8a39mn?pk1|Zx3-|*foru?!{H&X|33WW)#i!#>ehw$= z$LpQ~g-izk4rL2E*dq0ecJKkTk(Z(3ab_s`(f7deK&m-Uj6g0)!Qxe9luS2w_6GK_ zLbfqaiDoh=F+`g=KAj)K4P?gFhxpKlc#z(GJG9hFwW59wJui)%prenX+q4L~bwi4X z_U}Hb0i&0{y=JK92V6P1E*)}{u;v;e|0;4SKwG7R242TI+zeVy&?}c;nTQhh)7T7m zZH@vu%n5~glxJ^>?mD)!R;T)r{OwJ%K~B>;2$DGLtoGvd`*Z|@6CMc z@v!0jsPV$~7$MZl?xo1(MzKwQNzKjdC%~YHipEHv5ww{n4I734#$wbYd z5phX}(K!`Z9_Xf$^pUQ`YTFA@geO}(xhMHTvHu9Sxa;Xl$G_NP^}gCsH=mTAK_u!q zCd*WA=4!24J*#2gPZv)pFvgAi9uz+YwHcTKp4LyKUe-$(SRt%@H>}rRlgOrh zX}6KXeb!gv6wE!SbF_H=dHo`-%}aaQkD(Q#A17C(*F)<{)#f;r0kQ}+gR7Cr@cEx1 zt{KJwK3@e!eg}>)GWGN}eVb%D@NBRp_(Z$GCt$JlE22|IDd`fH z&|$ZXM^)WB5~RF;tnlm0bsp|J=q4AIXa#!JT>Fc`e>G4Oa=EQpn*n+|gmOaV?Ztlw zZpImF(OiGe{XWdZTu1(@Y1hH$yJ2U`R3`S*??5(-ap3eFm05_NXQ*zPC~-J5aLC+@ zJ{0onhkfktYVVEq`cvqq@38!v({p_cb&|l_j)DI5ZDE(w1J}G^9V>3v0W0+r5%u(*0$Q0d-wPd zNoGny;d*ZeA{~MR}f8)BjgMIwo3MXM`AOmOu zxBP6)B03e$Jw1i^!PV|6Qy^y%8UOm)q?xjp1} z-rxY!=p3L7DK}rbf_&-5+_=R}-5KA_)Fjd$Ddd4tn;O-PLOd`pxJqQuYA-}-q&ipc zB^MLV>+P69DQHk4q-Bry8W=v^#J`IH8`pUt77FgjPJ1v~j=PVWe2evESAdgtgoN@B zV`HDaw@Qa!F@_6{Cep*+LWu7Fzq1o%e6S<|;LC#=lCkk+_FYzA z0J4nDwc%^}wI5w;b^02bJZ@(;3O1hO@I~=h;1?5lTa5#A3JRgcZB@BqJSrmHY2JRe zW{1811vuo>j$Oj5W)w>-#B6HGCmc0=e7*j1_knNe8!D-%bH#y>UfafYz;w=7*H5!YJ@V>J} z-8Jh8xkd9#F>Y$C#df_Q^KN3J&F4#L@s?P#!_3oGxx_beG1c($%cZ7MvK@g5ndd`* z=H<3F^H``j@uNx?TJS}1!w>t0)*o@cp{(FHH&NDNP!rC6PNdNP_51k$`i;)pmw%bV zlN?B0@@#>9GcaZbI{yETS4iu)-unx#d=<%$m;`DaMYA)QuWhmiX_#z|a`UU*vFV=u zf&W|WyjT!dvr_?bcDgvdsN&1ymmZ3ywqbl1Z*hg$UzO2}`9oLvoL_4H-)4^C_seX^ zQDct# z?UX-$-_D145O2=b^F| zuvnhP%OB66mjDj(%?*xreadnYAhFcK1AjjfG0~Z9aYdkg%4#c3JHV9OZ4w?=<|zn! z2~297sJMSsxHIdpu2tQAMp>G;+YhAySW7|vq_==$5QD?20$xX4WZ$IKkY zC@1H?LJvv{24M~a%tPW&NUHLr^UQ;JfEE~9O^9HSb}il!51%f54`fbWK9!^EukRgs zAmH=w0qGoF`gwe&(6UmTK zIF{D@tVOd^@((~ip#E*I{*&p6@_j(6=j`JHHm3X4`qY*daCCo%EuTwYcCJ9TgQD)| z(;L8JXSi`3B`|Qb8#%Q$bVR#>Pv)v5PcoXPpaOInOdB>MHUB5%;U-8`gGi%VMQuJ+ zewkdAMg&&MG7)uo&U6kZpBNna&f|K^8~0CT124*nZtuN ztuhd{)8L2;E4B86#9ehmvtVW8zxv`skXNNy;CMUk0!LyK0MC~Aq39gK6$%;8H7Ox) z4m}u=z}O=mhyZ*%Qf4&Ywrd`Oc7iFs1^tmV8lLp9{xO((oZfFYxp%-=G-KX-lM@ z`ar5Bi+G)O6fW_r7kn7BSD=!Y+$D;tLV?pSQ)xOOi7d~TYGC2b*BD{8&N=Ps&gmq3 z;hI{}krYn#5z2 zglCosNARatFyRS$>#^#Fv2!@!0uPy;>QrHI99-%7l0!9foY9OG?&lK}zy!_>uO^wa z8{|Tbal5hj`;veO?&p=r!}&Sm(*X}?g;eBlse(K%dn8D`ouXn63)|d!Lz&3#swkg? zf7*$gx=jw!xO`+>^?d!kA}lCHfrkszG}o1rT8{g|5yglkPimd<)5(_K z<;4Ico`F=FchJrhw{o?euB~Y!k~rgcsxU7iZBxKns`84&$avyKDm%M~B^?Q}77vNp zgK*QbSX7psu7Ye|wzTuoY34Jn)sKneidjyT6AfG-COLR?6~)WcC6;_yUu{FCc=`K$ z+T(wstgz)6u;eC?UnTtlI<>NXK4?YaFg)pbCfFq3b8L|>B~hhOMd_tsXGorUr)I*B z(rXDxavCtoa%UAH(+VF-m@aj2{liI>Yksz@8jQ_mNuIH60VXS z5k4(UiHT!$r6&TvyPwHn;vzh@7M_gM5+JqVjGhr5RU?VT09vMnP< z)Ve7ECM}@^x}vp&=aTM!2=hVn2~jTcXeS2UIYgtKkYT}IK!}CV2K60&l;0FMxUrVh z61`FB-N=mz7#>odWMij~5V;o|0eU6OC+_x2_>MhareH1Nh9o%)(&X>-dJ0@yz8<4j z^;?_ipp}2#U_$mK5wV3Aud+>l+C(IXyC?A?{i<2uO6I3W24^ZLU)#%UeG#h}GMucUQQ;;N{c$!E*^&RD^} zo)jDz2==}zU!MORma#t1jcQGB)NfqH<7N_efteSpsab|B3$Ja!(d7UY5;l|Lsg-b^ z0~vyt8@t)&lvJDIYM#ZpqVobuL)l~=BWiQv=+~99i^5(bLnK%3;emJhA6$&qob<^T z|54-OGn>~@;G~v(uDt0DSxu9dAJ);ttV7@-pkXdy{q-p=aPNZ^NU%2Z;L>ltvjc-1 zyhL9@Rzi}2Ht@Emy*Uf6!70IElRl%c(J|X3{W|)>Yq4W1p)3sv9>;%u_&BidxPBb_ zdy^2OGdjV#iKizW#(a-7CuG_T7qt7CGR|r3U;e3Z-K6-5$pRoa3O6!$^H||{h32l^ zN4Ob5k8LIqh2a&ALdmqA0Mm@Sr*z^uLM_%gKyOA=U&yi zsl~p~1*INf^9d@P7Ht2?kM>ymOsQ2G1XwiWu&OoLiCNYqiX~u7g#HF*}e#b=Si2~+`rUi)h=@=YcV{pRKWjN>ZT&ht+TxUY8DVk3A zn=$La^*Tu(fL>opFuK~q^B8Y-m{(?=%YgDM+umqeqCV`#j0oqB=4&%LHGfcY14 zWhE`A@`wj4b0O-se$u4zHh@=UGwI)qC+CaIzNce04mDWFHs;CM#`y+$6-~3kaq(`N zIh~M~dwO~B6|jFXkRR^!UlGJhO~A@eG7GW18j?=`P*}ki)0ggrJk_8U$@uK0?%D+& zpNSctd$Yxw{0mR~Hdj7^zT@=w_2oXuhbX_2SO>e?S9j~zehLxt9&uVT=q{-f=op)- zF<#9dC%?_ykjoD~O=q?(C=>aEOiXO>@O=9G0MHoEg$Np(p25|oCG$D*^y;NE-NyQa z7l*80b5ar)C5Cq)rXCrG1rh{!L*@E7>Fa2qy8=ee_bMgEIZj^Nz>RH=XWAwG@~vV^Mt7Iq?nqhrN~#>u-HX zP5i@)=r&2PgnS;2{QhjbGAI8S1dpvWc8aMOjyI}^*iEeD)x3zaMn(=B*bd8Ka`B(X zzsrEnFG~CitW5q3ftjCCxbt|88ospRlxb)x4W9Pl&;p*;f&Wc<*^({sfuZ0d@F6YW_yb(A&|&S(o8ue=larsN6O0K8wEG zSACBXHlIcYK323C2YQ4XE(z@9%P++}U|QI~+sH1;Lpc$ZX~GH^L&8MGX2L{it&eq; ze-dZWI)Z`z3s+hJ^+(#l+Y)WZf$K%nGn9U=BhhaDT5r+bpp_aQ-(5q|hy_)HxY+ad zLwk*Z${onMy7bb!;EzQcG96;z-}Oa~M}7mX9^F$r<9O)y=iQSi{cXPpTWtE{$BLp@{6%4rj8?ce99#g8Cdt7F@R+LMw+wf&w`NLXPfv= zE#_MS9A%r}43FQ0bW#oFir)ope*MMghm+stEfE|fFhuEytpxY+Y)9VRFh@AJ1wqG zw6p9;ypD8Ufq<6iQx-<-2}xyW>|UA1Nk~n;8SHEF{ zoI+1}OYl-5Ain4S8{-C6!wKA+292JerAIzy1OV_lkxvy6eWrB;$Bknw(ta0W!0Hr^ z$R+<~*L6saEexjP`sDtjU-!?#XLKW9yPE?B;F+}`y;0`xZ}i-6AKn<4(Py68@lE^! z?##V7yK9NiSp1Hi3HV)RR7;`V4V1wiT)Mv{8G(L`EA)NZG3;x(E18EH?-`IqT{wFv zF=cO*`Ucp8K~@La|K788W7@hg#(UhyO^NI_um15OeOZ*oV|^)-`l67^bM_C;Q|@D~ zJvSKvk5m0E1x-}qR2vi9$(O!OMV3#mHK8wTa=W_Oevhk0|X!swz2vNA&l#sC`# zDwIm3Vul!&4Z8ZItAU`gB?nw07_9HB|9T{sAzlUT-U5XaVM-=n*s0!yqpF)_|rZhHEqrzLlXd{ZQkvA2rfV zse)RqZ0N);WOo)&MUPl8x?`egx6~`B4Uch3jRn3D)W1-(-}<}Nz$?he$m?jz;p;O4 zWNqJ>)66uzzJz%I~5Tah8F zC9sL>lHdSIuN@Y6TZfLBsLrpbFbvdMhkG`G{>?cuy#?#u;Hx*Z0shn(hBCKP<~F19 z>7jkLZ$iPZG1D@>&z2B@XFA*hIgRL^UWS|pS6UvS4M192j#5M^x1#@MA$ykPb#G6; zIBNgyvkQ^F`R;~1anXN!*^W-&T~Z$ zeRLRgvHYs#No@m5jRe$l9-$#+9K!sv6}4D>lKyrS{b*FLYH}2-4yr1G|1LW70&8r^ zef$UmoabV}w;MOGMLh$6rqdMI&%Ns3*ix+I2o8OUi{w3u0cKQF_EVvycD`u0@lyKH zZK!~R)bF`ry!GB_7-dXt6Wf$8fGd&wuMG=++$OeYV`iT9!V1ItCn%yWLX`+QGtx=6 z=dR+#Def&IJx}KTduEbPE0zAg#x#!YJmcMZJLdx9?j)$r0aCFZcg)mt(9FpvWqZ}- z(j0LQ>9T&WA$;QkWCpr5-JAhO2f(^ae6VCPylbCSPe|_)xKlINpcWdSn>G5^uX`D& zFd8!4t?G=-&QxLm)#2|deX+v7I8a7Sy?vxuE7ln`-NrWkm42GZ620r~vYWkpALoYJ zm|~=psrkHX+}%jxMtAUG|F#-8Pc6A#Ds;P%t{-Y_GU~ zS$=Fxeca*N42g@B1*okfQH_P};{%at!j8DBpsEYw79m;6J&`^kn+W&ZtL`0O_nAcz zfu+t7&Fvrldwj3CtyP%He<8iqezyYHH4tOy~|QD9seD8i$V+0RV{Bi)Fj9q4bT z5LUF>xdHgYbpZUfZUVy_I@jzta1@#TJ9;VYnMMA#@62*TJ?Bm5Z7S5f@!Q9qwUAHe z&bEJl^Ljg(bu1ggyw-v!Y#>b=HdyUCics^na&`f2LB(6wm$FBMlQRqVf&rFr=dAce zy1WGq)j{%?7_zsa{N;==xOYc}3;MUsXAw6R2z_SH5OgJ~J=7D=^yT>`-(Lgh@UIFH zJ4u9u2cFltR}%zOpK6T+^k9@w=({`9?rH~Jm9Sw@`3-|v$hDF_$*Rbt4YqJLoNK?x zI&Wz)Ou)3Y8%OzPoZnk{D3f)Tj6;eq>3uSGsJg2MPkj>kW0!q8+YW1Li$xer#1-L6 z4AE=uAN)1~4cmKzl6`YFOyZzQx{rW81IZA}KqW1qaJ_`|169eu1a9K|CMLS3CT=?t zc!4!D@b_0>AzCV`l`}%+WjI0DaLJ%KTrG2TmH$o|Fqmm+{HM8-Q zLoa7%k8Y}s-!m0HN-PhyTv9R>ehohYSl9ZUwwPJx4wG5HP3_(H-`IPdx~}H?i`>e6 zubUBs*e$tWIIL->fTvtvWJ%6{ST?fWnzj%hZ%zsaHco4LKSL;p2QGL&2Km^#I3D3f zO-6xAa2jGHW=*hgMM*^b)-2c?K6cMo(V>Lrkvon=OJ7S!L`ss&kEUv zd#omS|MWL=$vAFVMqr%V@J}wB)S+yzfIO${8_$|uih(%lsZ*?F*3X6O93}@JaL%>}# z|FajyxuMfV6}Uob4nTw&kpJ|L$x^yANZp+OOa=8Pxua81R~;lUTUH$GoDr1VG|e;~ zrahqM@8+#)D8hr1=Sl5t!N=9(gEUkj-VzJA8$o04@1FVCD@V3iake!K!CbMjQbW?6 z?oP+2o*p|_7Pw~ba*TxG$ps3o)*0KAdmD*gpHugCI-bxnKVMWw}=c>-w z)pKaNHDyig)kYK~I@105Ua>`r4^LH-!9@kSxt{D4J?-+i99Vx4Q2h=A*a zau1v*IuTehEd$BHM=VHWv6d{L+?0<*C|oj>d#gn_S*nQpu5y!dG}|tD4tvi3=akuk zl6_V5<~mMfsSz8FJ8e7WfmLLTu&zYFvond}6e#k1$HC-~0+>XNMJlL>Yec0hqPUqg zFiU1UN4{*%bQH0nU`5UC0D;bt`HuFM(|&GHHWYrIbveeJ&S|S_g^H7I&ng&^Zc`Ni z8@lbp&S>h+EZ>Ge#lx_?zgl@6#PFiTVx>n6Zv~@T&SP2GWl%!e#}cb+`Ep>q}2?1fuueF0Cm?(O|%H z+(*`@Ek@zr2hA1=_pJO)IdpNJl{b7Tz|j>~@FJdysAmkEAmf?V!;k_B_+=IUA9(x4 z5iI9K*#NozbB%OQ2-D{!ETKmYq`|yDGL?}5kzFlQV*QQ^KDhH{GhphHYi^(tgZrfb z18n63myT^oo)qe*8HTvn{8x{3^*BiV&ot|DxrbqyGl{L}4^>k(K*R<$_k zRzKR3XKoTv4SrEkpdR;!@ProZt!1xwxMHvs<=?}4MO}G_i-vPnTjCn0Yjxp50;{c7d8y~>5XFU!5)=fSdM5S#slyy z(i2-iNs9`;wE#An#~QDN@Rb3#_|HZ5n4!)3Vqn^;_OKJG2{%V63cU4P@?aoAY$*zT zZZ(K|!nQ!lY)kU1S`e&HcQSEDMFPp@Ka)kkl|C z^#TEs!&9`gvx3?f2)QjTBj7v{6*r$&PO%$&F7aq<8Ye~z01rX)_q0Ir8bA)xjq(niD9MhPsX6e_ElIRJjcU!f#)V z1q?tG<7d?X36GAptuOG21gl=SLwKh%gw-)wrc{eD2$tu$4T&{CviqrtdmR4_*0sxbSK|$dn^*%$s{@BGZi>hy+XfZlPIgB72WSt?>AeiuSm7sP zZ`%@u#RIwe%}fnZ#zOa-1B%pYqCATg63#}apF;MF`SUy#CYm`m7R6bxIm~Q``Gctz zCuo~2pY8z@FD!E%vr!}Le>behuvv@)4?mO1`Uki!;b>G+6W1V{Yt+q^%0?ZZ8`CY} z+J$H6Tf*J+Dg)7<2ARjgLkjl5x4KR%OfeyXESG55!PmHIF$~|F$p~V~kHo*AkQRHh zQ|b6{NNKD&~}ebEB0 zY~X_1_RgM=7=eWym-+RgoRQRGMJ|cVh284@*^zRb^J6F79V#9%fKY-}60)}icrK<| zwDGFIinaB3HhW8U=V|bg11@PNqXPZdKCKO^6>sR1$?KNVPz>16_QBPpp zMV5fS3Gc$cqOZPjDPF-}*M_QGDR1o(ejBPCuL$3@q6qMewB?`16ayhUCaS0tJ76O; zqv*SP@+FLDRLCvJ(nv+e?Vce;oU9ot4HHrI$G7oIRS-q7SV=7TLQWtVv7_lHQX`?P8Pu7S!jWAR?wn<3(D zjZ$M{1I(G~MBdN0=h@pvr0QyMjN_~#6*xM48%b=>VVw**#MvrdY?SU}jEgg?J1aHc zqGTCk2a=@=a5YM-HC-qstQ-RnW1^*#d4%WA$j-z}WJzYV@wjxtK0hBH>^5dggHG7U z%BQjar1(_6!-7zLIbggy73E&F%{!E0ZG6~^RsFH_@!8gSs^*0gx9e$Hk*<>RIj zkEW5inUpr<0{-ZMQHhbq}6L>TeM!;<=E-p z9Ps`72Jd9o`zvr&7&|-y3+o?y!|kE1a>9bx6%rUoo&Sr?7MQL7Y*IqK4%BuIJpq5d z*)q1(!5MoKON;K%yN<-$Phkn*LHKjOrG>3;1fko!k`R>8Su;5q!|MW#eGY!ZT}0bO ze%W{TMP+s$?mIJ#chA7_FJ7nCKN(g|oXZcaEi1ZDT&?v=s{*aGFM^$)`|E`%QP)aT65+d zSv@UvpX8sGp11j*mEyDN8!B3_Ul3trdRT^j>$e;@S9IheIm@ez)74smrR6F`bRy|a{+iSbLffgW4ykEGIM#-2Y zz8m!I^9s{7TvhS6h^f_lE*e%n8P*0c{0?-@Qj^>Q3<_l720PF4#9G%2MYi_|VsTQ)Q_& zcW#wmoj?F*?maT@SHmZH3M#7m9JDrIIx2fdIe}xE}HfPm!ae5^x;(( zdlk+aTAR<-r}`giJn}cyEtB(_ei;#~jHi6eNnhbikx6$4ndv1Zk1eva6E&}J3Lk$$ zir8&o>-WkzAwv0Sx7s!2`BDi&LCnnVcZ1rG8OMKyUiYPeZl+~Og_rv8^=7KU2gB3< z2zwlZ^{D0K9?E~HUJyyU-{no;y~%n)HM=j_wit>c4);c;nbQ&wx-($d#tC-2L;l!V z>$ZFE{SK)|42o}MHOb1oDn1j59vOK7e~tUc;C$;1V%AUpt%V$@*?TLeAUgpke)|*m z%Dc#*Gj+Uac;(Sgz0s0=Ofl^S|#-jomXe5(e5gA3vo=-pi=CoqFoG{c2%qU7N(sZ+mZD zGoCC~Kbx3HySow!*c@!Q(UdnX)Nk=^lKSaRfRrrDXmDSTz~YrY`+>~m)W zdsAlPDs<{SX4)7IU%S=s|C2g(wx_!?pw#`8>`<?q z7JOm!xZmOT!V{~jw06!nLO;Q7stO`JxUfs`b-2JPips#7JxpoZG6)&j8Z`OJ)W^t( zDdd*Vy}zsXpI zyBEen(iChKA$k@?W`kZHDcFVR6xtMeLfr0qjgF)l$HU?(?dFxuEmu4uYOP}cmf zfy}l(&6lNKT~~a}<+&LOPhT$EieMB5t~c0dI>?bon1+jh*RgHtA61R47NWyZVdNU~ zMUU2pHMFH~a@(*U5uuQ+|Hs)|K*jki`=USs1P|^I973?*P9T9m(BN(f?(Xg$2*F8^ zKyY_=4TRwC65L_X+e7~6t$p^}_q==GTJud$b=9w`yXdZ-uezC!_oZwn8rN);>W!OZ6lkkL%Z)`rkHXsN z$d@brD(qpi9oH?9QJUm&vNtB~Sp%zfzvl$E z=AH(-B*q`jCIo~2g$iz-PjNg6%8ns)*jy~jf}(S!WbBKd)~V=FYB2Tl7p8c*QLsK}@TDa35ove6oR-riPl2HA^P^5BPdHwY zGs#hpGe;WZIIUCK;k)1ae%_oNJQpQKESl;Xe72S)#xjQ3!I$Y2#Nn`;+~>c_6yHrs zXy(SXx|xSplLeiRBQhhDwAXVKaazjdu|X(&dzDP%~CV*XsCZs)85V_a%fR$_B;rD0C`}JQ@wytcbzS4^cR~?Hfjp_0sh^|+)zH;&$gB_E+*(P`O zjerz!5Z23su~;=`Ww7eKD~Zdwr}LD~n&`I*xg*U+Yz~BqK!Ii-HtASuiNxEJBR=FU z*#LUhkWN6|LL|yy{hl}zf!9QNZro6#@OMfXFN;EI)xjQamEW4nf^ zQ#6|iH}4f1Z^V^CK9(eH>6}qtbqz$6kRX1WGrzU+(vI#dTi6&E!{Lp~=M%vHb*5l1 z6fce1G*l2k&2BkCxophj$QRl}&i5owQu|gjWLsaFx4(r}b(I>SWwPMNrrfwVb2smY zIhRUPTY*eMK(>6)}`sU*YNKHX%FNGqHuH2 zIktw|@9o6$-Ixz!txMjkm!NYFgxcQTwS}h=I@K)MIayu%%92NvyPwZJy1iw%eyn#c zsn9~f6StIu7~23@C^CCAQ&#Kv>~p=6t77i5#QztsY{RR=y^S(Y$tqfee{3gni&p`C~z$6h8MI@gRMYe70{svDQ| z=&Pw8Ob|)rEzR6uE_Eq%Twu@5)^)LZ_SAdHVg4xc7O{r={0fDiU(>zJrjcvR<-=)v z7dt*Td6dG@FG25y#>I0kf7vncU+kwC?uhnOyhrzs;!@X|{bMX{D3XrDC7O8PIn|sq z56~dAti=NKBYI~F{6;UY&V%t*(4(wmhjg7wc0Qq|-Z+l+l#wB^O#UE~Ot`Ww>{0cL zTZ-7*=)OacuD>*ON5#HYtFqdc3%2ASBQ20sjj>F2Fx*$}(Im@Q63MyCGpYOvUK-5K~kRRk5&b*Nqx@7FW;A~u~Y3*1xJ(cI$_em#Zp&eRRC*d*11K@&kP*ZMu6*EigZsbMNQo-t6YLs=C=(Ea0gf#%!lUi3zSMlEs~=^#NHr8jR@>ts<8ddm5JoaLs^g z0$jiCY1UFZnAnV2DJ(cJ?$w2Erq}Y@-G|LtY-z~U1zgRFqExQgQ6*Z;WXiI+ci;6s z->y{r?C>-^tbPxNCMzg2v(G6kHp*0CM2Y`RpGnaVllrvGY%wh*j!{{Kmv7{iIA&!> zNG9ET>o2r`fW37W-cNj7$fO*8sf<}EQ9D7;kaH{%A2yS6Ssz77ek$p4k-?~#jxw+C znsONuC8(h|&Y!~hq^dlG>8flI+gtG5IJEIOm&}@S{K;z_+!Xrb{7Y#zbXdPQ0hDlw z$uChw%=3?Cg zJMCEyaxI=PVzRpmw~~p?(s9Qpv0JfM;kF?Tajs?)L(gX?R@AyljrZaMgMA(}{)my$W8!W%TK;%T&2u(J0Z_RS2#anXsT&j%wL_`GF6{Sopk1U9uhUlGh z&o%`!R$;cB&<36zUKUu@mE{|18K?`(Q;4OjpU5gZhqj5oudTCd_+9lt7<0FeBjk3G z@JWrPj3~YUrk_wldG(Yo56RVwnaiB*c^Owt$-*D;@ZJYqGF>k(n2HMFQwAb3g37jK zPIVa@5uXMcu!hjzEh?f#8z&lgWZOx@^Je?76r^lcGYe#VAz z$U34j#TRnfKsC2#oaj|H%oReDl{1MW)mN~Y<6EE4Lo@_8Ypx9SK22RT&A_V6nYD&# zqN&*y7$>V_y+f<@3Nhi-7$8$9FuqZlm2tkwThBk%fbwA(tvL0%iqfq#B449x+?r*M zQ%{b173^g4us97pP;6DW{74((+=qrQ@VECr*(6ze4LrD~TBSP0oaWRoAc9%v2}* zD|4nO^4TkY74P8cacr*wHYI}Me_D+2V$p23H_2=G%0i4&$F$q+Qo&R1mx;j1>#OLZ zDhao~{K#sdRlbk*2&whe9bY7!re5};zl)1dZXYo6PurM$Df*%%4ATH|7XEagL@Pke z>nCOBaRDyH#E}t8ebnBV5%NL~ZlesNOUnC0uJ22hQf;%J{c0HCtrY&kQZnH;<-zT(jiyglI34Uv0u&q@QU)QiSpwHB5g6o(Mz_<(q&p?C0DUKF1O8^68~8{U^90uJv&AKPPxt*MpG3#82oT@5x_; z;E+7mQ*9PlvnB0;Z=KCbAFkL(Q#4&*)n5?#p$})^>ZZ+&S0>Ox@r9P407tK@|f2u3!NR0V;IS3pQ*H^xFq`6;WmZ_ zBhjn=LmbhP(fVi|vBH*xLFMI(DWUS83qrU--TLzt83AdLx(Aj>F+i)m`HRN1UeSl^ zSML0)@&8Ln5v#P#t!&Ir{axLg7MOl^Oc4kS@;3nt*v}YWfrp-oK$eic2_OP84Mxhi z(RPclzSz6+*Q~#Al=84&vqfFXOz^v>NX^HSaSXZ%VcFXYO0>?pzGn>&9~ z8%Dwv)?Q;cK6Spw9FX{^hA8v`I3$7M3&!Bn0STiJr?6^j2MR%GUG5$jg=g$*F#dP{NO1GI~^*U@&kM^L;L=zYUIy(;MazHl!t zum$||pazPRfcgol4Y+XLJBD%pj!NZ0^8cj-xBmWB6jlkA2^Q^QXt0Exn!xs{a6tYhBvhdM=3>_en{vU>p8+g`3$$yU*|2>odw;_f6 zYrOdDCJ=}oLJ1gP*iZjM(19vxEEc{Of$fcVx`pj$Uv{g2S${-siO4U2}T2tzh6UxnOHi*+_!Ga}?#rKO{UQR|0Y}a#O zp193_C;caunuD35?ft{Qb|+d*h!V^c3NTX=!4Q!LL*zMhrr1uBLubm|8Hf+X!qA!0 za0i_!00E7tPy%$M7#bCBF$Z*Ez)W$zeFz2G-q4u>@X%;FclI|*+`cM?+JeTD|3W@Q z38*#@YOegX000`2|FaUry5GgZBCfPr)_C7MU_h7%24O-D1d%7-JPserr~3m^7Unzq z0?#R`_N4I4r*Ws-NeON53OYfj%srI5IT`}6p-_Kk!cq@fk-i|$JZv5E9jTiLUJcmY zX57D``V!q+ith0i^q&??k3<5Q1L!~s1GHIxI{**ub3Zh?US( zW_zEyoO`5J)3j6s#&MVqCu2WvlX7hDyHY?sscN|V1z9lVSW`yc6UUO${#Qp=i>2_k zYMPA^>k#Di=^A;P3X9q`OA z#7_f&@T7epdawrqo3ls;PJ&p>I`9?U2rn@7zDAarZLd}#-%PiXRMc7!4zubZcR5eC z@zYE;4IPpqgn2tiz%c0&n&kx+m$Fp-!bbnLzT=|kd+gZg`=w+Rtw7mIJs zKY3tGOB^df-U=0aP|JOeUd!s2IOYIk4j^Nr*Qk)e&-#9HWhmf|Y3n=AcdLdJ3X8rN zRt#}GAD(}OYv76is8_%XPs#)^D83j|cJ|k@9vI@;>6g7^excGG*wtTKsz!*9$GF;V z@KH;xFajlfz3vA)Wh2_mfn{TBryps^m_DY+`uo5pv_hZK8vSn`?@xC$5*<;#HBvp6 zU%-H)KR|%}eBlSv&;JVaiDuXG8GQRfkZ=Dq);U)M=ocV9JvV+gHOmV6isVjAuRJj; zLj9F@XNR8BHQyt9pj4~m$;ac@ke84j$Dagbgkqx^$ot~fs30NjI)Q&IT~Mdf#S`C? zMs4;ir~b4TL=9eL+P7(JB8{r4?l`J;;#v5O-ZM)`NZ2^AaKd&yGt#iV^9AyU3c_{$ zws~AA*19HoO>>_LQteG!X|8{?HS@b{{JXns8c(A`yE|cVn%a{zCPkl;cR4V+--msk z&o?wqNlfZC-FF&fh$5wy$ii(h`sieLe)-c))YHl*Dc`$Bc+dRH zj{T!Si(7Z}lMg(h^|aLAB#}(S;mQwS%wzPM5FNLjQd&}2Tz^$Q{;()L_pBn8mdbte zRbd+k(ES_ ziEs1;iqi$WJWSUazkHc&??p2-(2GtA>E&oV@RxpukMHV9Upzqwd85Xb%Bmw&HU)MW zC=0!HR9-7T$^TeXO!}oaEOVrfD40)wUBB6#B8DSK)=AM3Lj*JOzKrwi!kBCEXmIgn zZ&8R(<@Q3ZRn=ZEJ{@5(V$892PtV4SmCc`Ul$7k(&w<(9sPg$`*!d5_7y)cD+Cq~p zc38{jzC>yUZFt;eKlFRKzCSRNV;q6E5I>bVGO=6q!?ClriLacrm-|EmOvL)VtEBXpX1j9n@7G z#^*S0kyQFxMIkpWvsgo+CM{F43Yucb84JsqVMtbCOt#835ic^yNy}8P%2Zbw;c>BM z$TQHr%h`66eE%jPxInrjpUlttymcG0{POMZ9p;Z2mH8Uwhi%5ioso&; z32+@G%|h>J#Zw=Rd@s)cpK(^6(~uF&I_#rjsWrv-C{ENp!TJ1Jwc5F6+lsr|1(gbt zvz^AhIvkxe2sv|EAbE20;t~(VN7L4vkPDN99Op;A?WGgSjrWfh1+h}bk7ILMO+(q1 zm-g0$S3ft-wI8o!lYBn1I)2kt*h=#>W(@EmFeEYgGA z#FOQ?zPj$VZ%TVymscQrD8&4?KO=9uHJ2PXgQ^z?H5G?m%&qGD5TY#?Vn{=Rm2K{g1}#@>-QW0^J! z`Adc?Gn`2> zS3U1@-pa|3`SaOdw{yOH#TM54!fGKuWff6AKQ5jQzul|AmUP$T*EF{G6~caU{R2rF z#~h=wP%=!RTg|yitf75r!>d%UI)pf526dw{=FOakLUHeCMk-3bBlig^CMx0YD1QYm zGR!HOv(&YQZ$9=b(zPz{;Hq!+4g1&AZfE{%MygK?YgTKee?_KG*u=-{Unia3+wD2I zPxbL;33c_do;OGJEa2U;6VP?wO{c3*ttip<_&gC;!&p>OB$!4%t(B-F{oCOHp8OnP z#eM$>`7=YO1c^dOZX|uDy*Q3tP%kfsLT_0ieW#+d$qGcKg!|X*G2c+o_p3}R@4VxW zTI+>9L0%~=tA#O){Vuf^;V;S)3qC|Ww@~}7c((6a!G+>a zrQ3}eU!c>BYJIw?KaWtbry#Ldpg(k~C7H`^j8U9zu3x-n-!v1{5#rdB`kn8TDd*WR zsbY*ZHMppvmT#6j>uVmt-!biT=DG+G=C}x9fD1myMM5TO6la({cEy$Qy@0iMY9re2 z@S?!iRtSG3c5O<-PeMB1lQ~+O^qI#)>?y6T2G~5q=5U*)GD`vlJfbED-rr-wS{r{- zv05KJ8Jy*ZJDG@TZ7c%hA3ze)iKV7Nej$~4%mt_knSgH&Iw9+Q;QNy^#g|;>&f`Jw z<*F9kuLRXtq}DZF*a*%V#ElU0?4S>3CpbCj1^sES+e2j5_3JCvGwT~l;1gKr4|Lfr z`8p3tE<$M=Qxm8Os45yc;?VH;+0p#oelby*V2C@j6fKc{Vdmgqk8T|G8ewZO9NTES z7*)ItCaC&znYfJvRc+SOx$!6a&mYT~J(dISNbswV;|>htJ}R!_?4NH8sSt*Gy0BmS z3r&=;oW7xJ8;E373E(#TV?W#Aer?A|U?3jJq&hZQX>{FQEh;lgq$pkd(O7IWQ9PVM zWz26Nr=ir!x3BA`K|&^e+II#Tb6NSd-)~Ibmsw2=`Pc7R3R0i0eUns^{><%nr9BN} z5PsGXOc(G6T|)PIlZ8{rbOmNoE=nfP58vEPEnM`w5McP7jcMB$Tl6{A$nFa;7M z_qAM~m`lb~-(6CXEI%Q8XQ5mBIH>BKvB+&w+LjxkPRLC#e&@ ziGG9(BSK_;OsU7YZMC=_i7Hjuv_F=pXuxN~(@#RfXUm3<9MWpDb7b3S%oBR2R;*^? zd}^Keczbp_f*nJ5W@>haod0)=$MW&Q1g-I8>6-s6hQQR~zM+?oM(1E4AKNHz8b5x? zsWb1JoR2cNELK+M_y<2HSjPNbMQIEU_NbpTUq0<$;3N{A<{uHGcc&76^6>zHdo?^q zJ;7=AcCA#Vw)A>O1(imk#TPQJZd z9jokaUAwzx!))mo3DaJW_6KR`)%ysgNm55mf+Z;Im@JL`{{Md6I}z6U$sVXhD?jJhCI~` zbsC5);$I!^kBDE`oab*76B&2;)ovlZ%;Zm4*3xMeMa985NkrB!_z_tK z2aLJ?6t^d!Vxsz0+tEHF>Z{o(K$yUKnb9$e8PQE1Sd&1UZnGSzm@qPqoMwR9aksHO z&^j;z{z>$vGj~Pb0%>v1H?8L9&%N*|Ce$2t#P@hu4D#PL>4;F7q<8(3sa5Y)Tfrkf zs30G}rQ;L5<_?!AkTT)+uBF;b-y(48c(*=IGhN$R&C7|Dr3{@P(l4=;?^xK^$Q2nl zAF36aH86B{$z)-ymP!1l^aQewMMO$kg{~=@Whh$I@ny+T?`5z^TVGOzW~r!cVRNw> z`*L<5KP&36u9pm2nYYasl3;8e>Nz*GT{WKzm<|Vwx!Oyc`?12Bvm&Uty%`pM7 z6w3*HUf|H@>{xfeZ=9&$j^3s4nePdN+4qEj#rH&=B?$jKLVD>Y%m!`~KMe%m zk~(f~k6*hDVw|1{roFuOCP>3B@-)e;!jP#v&j_6m;urz-8rQ#Go0BJ-?1^DFVk{pU z2x0s@VeZ6P6AWSK<$tOeb3tCelsbB;UmMh&_l03fgX*9(LVQ6t$*-~DCA_QkN95z7 zejJOPf(lDd$LgYzA->^0$L1}rq3W~L>FRX$*$I22S+^kz&EX`=9o`B{LF1gF&B4mE z)Fi+h1ZswbxP(>+8%V8H;CLMEVYe&gT^0V};0_&}~p{6cV zV`uWn)Py~9NsSQ)u+bh~LKtaTp|u=8RoUHsT?S+U@pC#tJi*>Ub*-Jh3b5^Emn~;2 z#Sg}R)i-Lm$Z=$q?cvrPBA9Aqao=XFmK|0T|5c3?3{q)#Vvj>i3#S&IaA{=-ZK5p6FIDTU8;YZbuYJMK& zU$PX*nX)-#>6lFO>J+^qX^d%{qQV&W20dlIWi!sl0)4uDgtiOgGFo$c4DQh!8?>SO7lw-2$tIN2Z-<})})&kKdSSi8Upz)nbb3v=LLOF zbkbX0H)WR^<>+i?;>(tgupS9JMUHqRhmUyJflDfUB1*;II6G9p1J5k6+e^dKW=% z(WW%;{X`b~f%aitV|Qg)(I(EqoRs;C#-4bFUS0e|Kj8Bk%OT&I!!b`hQql!_P4!aC zp+D6>d9xI_;`kb)vZ8uM=o>O6G(B?Tn0uUs|JZr7XAB%cf|z@9fp5QB0(X84WA51` z0)!bLIP(cVau2i2#Go`}qvgA%b~>qakXid1kcV2z?~azDg?T=$epPnBVJ5$8wE(CT zd4GeigBJ3;Szl^D(hk{#431kqS&?4E#T<(_#lai{<$r%szwFEo`6h|^Dvr{RcG_)x zq3c-DU(L3}SnL0{gh7u=j7*+wLkFyz+$Q_}_RVFWmaJWMCq+jzZFiHS3}A zbFen2{A#__dG%`|6F0pi!Nc@mZ(qu?7l<$E6+ z`$oG>En#o6Plq@5CHXpNi@TV$4ctH4d+7ASAEOX?aP2FpAfsETF3}#8 z?3hibd}2iU=aCWTYRX7SvRHLg0L4-E_V*>Kx)}aMdwO^$;VpGi8Te^OGR=~PVz;Jm zT=FdZw~?G3W0)*a)P$XTX})i;c*vh1rA7xo9?Fd;(CKAHN|k$wGzU*kd!D%TcnDD+ z&N)e%I!(?b)Iq3(#)h;Y3$c`yV@(b+j!dX)!P>hi?l71yr#0C#>(L+AYXv0~{3SfXnjL?{o zUUzgs-QMVnExX3WU+XS4V8rQw37iH--8GoE&V=~rO$brvL=!@pa>*-;pXN{1k8Gd3WpBZ; z;t$m~QNzC#*=D1%-Zw5M%v^O$_sB-2YjK-#?vqWS zn_IDD$66rKT?q5s7-hdFwjBP#BQ(RVT2Iz5E^M}> zZtt)W300FGHQ~u11~nzCuvsVKWj>u<_P+xGjfp6e?^`CAAB@;-O9Gb@;8@E6j_w9 zx9k;flr*UMO~f^*HBH3dP`jHLg`3R45wfk()JS2Q5#lJACXJex0U@I^4GYZpFN95a znyshM=D&4{aip>0UT{s~uqH!RZ`2e+(*P~8<(qJ9^w-WB<9 ztJEtD9i^Fwr?$)tI=0SDW}nrROW46-nuv|-akk_G^&XREYtk&pf+MJyWJ})HkM`H! z4qY1Dcq~^ev^K9)t*kk6^Lbt=C@vFJv@bLUdcegUs`v+~XZhOWGhPgb+r5$>CMRFh z>PDN9fBwzith3tz{mYJb=N4VPe}-Vwtd^GalyXb!@4-j9QIyi`wFmy*zfjr))WK~x z7l_srTXsXtyt$bJN9z6{fMe8?q)Em^)5dWO7)>RYZExr$Tp`eCaJh>Xrc{K>MK<-0 z(^Yyly{6IlNFwN?Oze0HgLjE8RLkuK!{`Qsat&9bVjaMUqmzAnkC;#bLhMEI$9KE> zdg>=W@eNkf#a;gXSclF$L*Z83^6F_MjrvRPP4&yYC2oj4kVvkyUn8 z%*wfI=zz>guFID$|+?~!d^=EUi-IH-$3lt&R~6~ zj`0M|IbQ{H*<_OAf==z@iU!+eZ==nX>5@Md9HiCJ1O>}kZu_m8cz97oMGM{rwjY;k z`J)%Dki8iYRn>rUT5Pus+0>d16>0!wSk+Es%l#_6!d0pcX~+RB6(;gf0|%=^xY z((Z|Zd~1K}a}ijcBmBNVlK0`_d57pGC+gm7Qio|E^V&=v%h={DX-9LpAPMrW3Vrc5 zf=H}JD${grX8d6f=VSeUk=N9kVk-<+p zP0s{cpMS%OeaAwN$)#2WO^C+&k3G@O=L?K)FK0f=OV+XZJxw~Tm#P=q-QFCUQph32 za!o8(dHNE4C}u}Z2x0T<`&)Vs1Fh&gVN6S(Lb2d7M1FWq`>VvjJ=QjIFU|YQ8Z=~N zbOdbU35-m0UGqk^;6=wh2yv@9j`sn#EW6+sVnMwvF41CrF2q2Hh`{<5p?lbigLUB! zE#m9FiQdiQw~tnhMTiK5;eWTfU=bxo1h&s#R8_X8U7$&Ki!Mi9izi3GPwiDZ5f6Q; ze~AZPdfa-S-V>t4m8<#8$I?jYa~okwJ!JP-;+` zLPN-nw^03CXg~}5mv|dMQ=eL5 zTp25!p}uT)dujx{3u0ww<3FqcwZw!nRu)5jo$mI=h(K3DloNpY_+oGX7)h{CU7<~M z8tWcivJt>Q@4;TS5x_?8Q3M4(dQTiEh|zmSmu*CakUO@-$poUQR`Ao&W0wOwTEi(m z9D@Rd`XjVpWQ7(u2xDmEftXbtND%snyfgs{@<4^EIJ&hg*5aHm&E)Lw5?$ha_|p+} zZ&O~8)m^Oh&$KTGR>7+=q}uS@7#Tm_wx27apm>>&(NOwyJeR6OE;~@WG6FoD$6R0a z1r<|VQB~vYdYRd?1RSzTHpoFhL$s5LK1Hru$*!$nvYI4^et-@#6 zJElMypS#O#X7kbAxZH!jMPZKL?9)Qzht^-h&Y-Y{yuUCT<-%M~p~SIM4BFXEf0q^& zE?qgGJ}&vL?ZdUl(}NcSHUGkwl)2X{_Y?}b==r$EH4fDA?}{I>LqE8mc0=uXB`iKP z;{coFp&4mGhM;wApJ~aZtAJIj9$WXBO@9U%p+qy#NYaFdE{!Hb{QsOo^fcJLS?7hw zrOh`mazJBDf4b<`gSJha{zKlhIb3_N7WE;H0+p3UcX|)pwZGU=;Y6#i7)Bfry&QlU zS@TZ<8pY!25QIG{HKB1{|n{@Xizagj;{IF z0i|=FxZJ@ zhRUFa(!Oze%Te}+VkEm413Y!@6?HNWAtg`}@_O_suV0HP+r$_lrNp82l?(^kC#p;B zXlxm=wI_Fx9icfCcCRJksrba!LZY5aI0W@#k}5}Sp?;#`%O@ED7zZWZO!n7NTR-ex z8;6jzE%p+)*KNpl^Bf%2yrfMA;x|7dph_Nl^BZQGLM47Bnh*h7H5`B0GLe7TnueK@ ziB#Pg36aC&yIPIE7pLX|@N0KDuW38}n4#9>xk_=y&BLLS6SOz@!HoI~c3b(C{5(Rv z48kA>|A%NX5xc`Q|CHnD&6`5K*0UQ+69t%N6K1^BT^Cn#n~L|jPg)qX z!5bs=ZRaC++k?Ix&{&~vH3S&zHTdhcR!vK=`kZvjWS<1dEHx@%^H~3SJVeaydlK}T z|IEClCMpOY*Lg|IsUhX|-F3rlT9aP5?cz}nER8$eu%SNNSjuS>f6>4%&dYtEv52LZ8*NHi_j zQeJeQZ)E8qY4XSXZ71QLAhnaYQ|gYoiH?+N%*iiKt$ z7;-ib4fd{kXt239RZ{_IX`t#uOQ#AzOZK+a0!a~-<41sLDyV8EY3{C7+9~Syib+vX zs9(*iB!? zK6{Xagn%TamMx9zLT#)-uvXuM2VN{oRz*y3U988A9gXI-d~Ov6t{s=^?1Yd~?^@~* zv^aH8zCTB)@X#z0P#oM#8G zq+c!gCi;1x8z3L=ci^m*7=Q}bM86x(2!`GUbj6q!zY%zp9ZKo8>hwp}b4v)%BD$fU zP)+kd4y%<|PQ%P%hxf4i%NL?qH(C9?z>Ts}R{#B;^4;t?;+V(G5kN=kpgeo)mtL%OEU$pUGWtsnw7C@OBF;v-+)$P#y z_5f6BX~YW=6W8LoUB5% zMBt(Bk5)rX^aL=_B62f)k6wHryA15HMeO0ZX@tKM9>X9n?=jA|F6eHH8)a=}KZm_m z1v!2--ZtzGLzSV;Pj=rNhFd6LIv$fB245BSSUI)j@{;~J>S-wX-dmDrG9s_@5FMYt0z<*4c2Ez8c#sD#H}SP&sDC8N8b-N z?=LOvhN169y?x#gtq~CEBx<-W?w(XOWs*yQN4$p%Zqt6fwtrLa;woHAIsMelnId3e zLhT7k${38FPlm>qd79-0A_6Z{J-^+c-;bx!^g+q`%1MkMZN3{(#%DHiNT_yPt0&{u zn?K0Ap~ww$id#l6dXjexRsYsR*%Q;F0`a%6TocB2qtKs1R;#DEOjd`4BBt-2%>?6# zFT;Lr*+!7R>n9e06j;MJ3WW`J@v{0Hdl8Aa>Y{yXY(bFkQ7J37t45~MZGj6cvx1&n zBN%=-xz=6yaB|Jo6r5aB(ccYC$mKJD3>AWNX#@YmskLk>Gm^_tmUMz|hCD8fMOXB; zgslY!ZCYgV$RthqSEeWM!mQ&d8L@S=e0(}Ne)E!O#@IA@{ z*9Q*P^l*f3MUZ5r1xZ#gW^S8&k2pA3XJ&iaB3B8iPixr(Ts6-`$|Ff~p2UFjL*5|E zI&wO0tI|6S`$lP;A)L@7`8kEO9%2B}u3k=NGOQ@G7SVU6T~>75mLfM*gJ6HDIxJq3 zljuaU%T2Vwt?wTVr8g1P7W0vFIi#nENGxGqj4vURS_iK_`n`M^;=m(BO&S#~8Eik4 zc!CnV+BCB4;_SfFgIJ>4E0JM7zjel}TDZ`jr7xQvgJDgZILWvsW>@!8pJgqJ3i?U3 z$!`F+{c_8s9E+R;En+j%_bB6U=g0{F31$N59N+V9ig(LXy|ZVz>4c&^#5+kX_gK`@ zgGq9O_fuwDsTbY(U+;Oq1SDecLjK*bQ;PVlY}?uI=LQzfur1tXo$M0F=9CYCPHhUS z@5!gcR!E5SlE(*H8zE6_9`Zbpi$@%9JbW$zeN+2HHEXtFubhMVj%TNY|~UC*q7axn%Z$~0=dnLibWkGD73 zm7TUfrSOGHb8As*;{#QTSbyr(NcZ0Qs#*vbh~Wj1f|cD&|7q;o$ubRsSnA)7gte?9 zlG!JOJPRj2{dz`nhMYm2v&xpD5jp5R-t&M6)b z4~?^q$;K7=$aGFJ4`LF9F6WoH_f`xSu62XWGfK@iZk8oSWZ;Defbb-kVSogC=R8JG}zD@wl=O= zz-i&urvsz-29Qf|qQe!C&ET9YAg2In3rK;vSBowC*P#&jM6DeUt7cW@Fx7sR?9JC+ z`o^6&!`I-8+%0w2Ni#Tl;w^d9IGpXWVEta;fS*C9&zi!O?idBa-^B=F`f#Mw9J?sW zEVm9NP9F%J9$$+X^2@RGR>&^cw6X(3rU5B6mkW%fzh_j)YXHgVTaf7_k#q)I^0{Q- zihrlR5W{7`Hj^G!;DDDQ-8l`kK{jkNjjrotA#TO>Lh?w;%Te9iSUUkA)>ISDUNy(+ zYEK|Spw;ASjF9nuR7U6>C)bx1^!@be}funvZb^!GR9*Q`1!<{;O7S~3RBbsO4O;d$DET6}}#L8582{EM;ZWXG94b;ei5ww@1aqF9%8V5dH|6y&%wg+Pw`N()JbpPGVv zJLa_q;2zdtB|E)s7aXGqJueNQp0cOm*oz5p`yqz)M;}S@8_25fwO->dRo8EDRT-Ym z>s03+Cv6~PyAk+Zi>9^QBoi6P@ptm1hLC5!83fZ%pvmo#2j%6=4Y^VUx5}-Wy)F({ zw(BpJnU;@*ZbpYMVmgleTM$$ebM1M&SPyJ&o-Hh2wl#oCr{Gn@9rPZI-=tCGsr)3u z^v*mW^)p>5uA`6j6C{gpat2eO$snYcbaK5C`h0_Z*vATq;FO`w+GZmW0XZpJ1YMTz zQ5lH1&jCpYNDzQ+0ZBweK#H3fxylha?X}Bx*)dvxA(qp~#o(5GF*8eQ4kL$uk-xpU zlp=We(saMAW;mrm-hJ@qc3mxpSKt}B1z8LRH%2dFD&m^h(4*s5o3N156Ca1Aj7XAF z8^L2A59CvyD8dM1Vp%k{W-|u%z&9RpRiBgE%bVyF`laMdr;BWCH=;v_emEQs2>E~V;%%|`5pvqO1!D8IRbaZOAdcdzX1(a)qQ9% z>NK%y7Q>o=bznw)1^KW9dk=52Xtk3SYJ1O{N2{Ys51X`2b7TS0ZHr$O1aFh~3HXy` znyV}N{MDCrlszwGme4m^lRh-2Ow2aeHLVJoo)g^cZERnoRo}fm@;G4XI%x{R8NS$f zFR&O6Dn5gQep-qGq%|g^k9BMFzq>SZr>{VC^ukn+H50RCpwQ|kYPYpM7YVt-$%(Q4dja2*5fE_yxAFHxfw%)j zapz%0%@q7pY*@v*mkwQ669eQPZY2BYpbI$dmf@d3*Q>|SCA!e_VOi$Ad04;MuRkOzSQ%m)EHy1yEf!HQp|p;jC69e;uas}_8RC?I?gnBe-W!QrpK1rYcm z3>9cH&7CuFgf=Scc69#DZjhND;pZe_{qaDE zaz5NhFfia41~8DXKG#{dF#5KqvHA2{#^wpURY$zD&yL=a_Jw?A3wukL z^&bj~EOv^l-m!}OCbk=h!pY3?p~i$uyM-e9AGS+lh z|GE;k9Nje+oc!tl|2ZD#gOSl9!ZB`)sjf_(@69P}u0$uQZh=;$pp9wvJ|Gz@Bj?Qz zLQFH2fMo294RxGu?in(&!V(!1G@|4x-=hg@y+#Nzf%QE&&GD<%1p(Y>fI}X<;N}zw zY~#S~rqb%eS_$H{eR$D&jq~O=DCV-?f{mR-30%pzG8p@2EK}CF7tlQwb!+He39A?j zbTdW;`!!UyKN!dcG7zGao>M9C(HMef`90JpCqs3p-D5*_n8#z8mcl)U>KK36Zz(N* z@t~va!CqJsR0km;ip{X!>pu|@@U<&-r}xufST zoCMbA()(}H;P%L+R+$#MOpDAPDiA2}r-GF!aR$0#6Dae$f}NmMv$VU&$f1(~%ndY${u<=aDL@WA>@74QUJr8J zq#)O=%$vy%a^3lMubo3kMwHh>_Mh@*7W8AzgCx0XJXJkNk{5#{d2lbLHb|1A|2r^I zX+5Nm!mcy>xr8)e(kk;B*oBa=<@IC60i>jIR3Ztbgmk`L=h{!^Q&<|y$Rm;vbbeoRFGWdKl+Ql_16sd%a!ka<@GP)-1SzaEkYtbPVoL0|q2 zY6_ra09s(zc?zH!01B**0;nK>s;r0n0nkbS#Q;#yU^ig3s2_6_Sp7Gscs!L6u*wdg zU_&5LVLc=XKqH<@41(PPBhX+Y0L|*hWCu_}U=?g04F0g|90XSX4GJ7P4WNYp3fyD_ ztU3WG@N)%#sskwaTMPm>?EQP2zutZUC!R0Giv6X%C>h07?v?z)f=i zDjQF=0UB%%pxgkexE@jmtfm61z)k-Kbp=pz00nNk0Z<(P1y)Z0R2V>2*Fzux+6bV) zO&g%WUchQeKjsOr`Y+H%N{PhzazFPUQ`EM`cG&Th@3QNsI6iH^Ukg>jPoaOW9VY#0 z+d%P6{<}|%@3k$;-#RjszsV1m!OvrU)BM)442f#|doMvAGuOxLdK_M=@h;j(r36ZI zprrECHqrlL>@CCUSemtAoZun2lK{abxLdH`?i$?P-CctOcMopCEx5Zo3)hAFH+%2% zyyrP~UEhyd)m1%htEZ=Xy6dj_Y_qm1DRqylZ(E(V@^k>`D6exO}$vr=Rgdo!Z zEGC}9!QHzX9m8Pj6f#6Wq_cj2{DXtLrELoDv#pbpdp?Ww`oTX5yEo!ecTvWOQopTl z+73xOqx|5wPiI!r>D@(nZ5&lzU~&)a{K7KFCJjW7{YNy*Khd|N$|+2?QD657vmLnq z156gPB8DWpEW?~_-6+^c`SbqmegQ50v?mLG#cT;Wd%H_KIpf|ed$i_giKMFgo(1Yk z>seIaNACB#QClP&|A)-2PfVR$+Aw=}p^;tB*!Ji@Hz*jOW(fK|QcIZDi`(3X5%F)h znj5-$z8Q3+2j5+s>+sKz=(iGB71IgTt(C!yp-S>)XFJBC3EynqZ=A$-Q`*EE9ZTtM z^+N_|jW!pF^6YfCl9rpQRRzfr2;YaVz{INDajeJY2B?wfg*8!=MwFDTjG4Xwuf5{{ z1f<0@&s-dH_Jhk9(ji)0K~nX+Kjo514*e>6*!NaO$b?g6Sc%4R9MUCJGe4u&K0xsc zUSfU$n*4Zw+;b^p$7Hsu`8Pp0V!O4U!B-bQ16qNu>LOfy^5OKxtKb-u=T)2}vfkZ&Kw>b9=y%9{c^SIE0wL}09xmdeXI|JqS8Cm@kn z1&+-YHcv&<)xVdTs@bv-*a-*SUU=ud`j1z)ew#bd*-l%M5mHF!86~j4drU{uZl2v( zL)3~XfoxguBEal(P^(_G(M08#_Hnr(wr_`6zjDM#+h~iQY*McsIzb8y;l&6Nq4Ute zMiRBP69>#qY=@FIc^CnhAKGUC=GPC{qoTd?Gh?xA`ib*OWhDAAsW$8r+SKU?9j*4H11w+out` z^6E3ossjudvGd)}fF+||)E-yV6mKjL3Dyvt{o6<9OGW6TDPzw>W;@GEbcKnO$;yyd z=?+FmVeoipFdetVp2@DqrD7+BL|K(+;14%gkDLB+cHIWoCSq{aQe*ECq5xWl?h>D? zyD4SK!^22bc$K^T_F&?lBOJ+?K>oHxE8VuX^94)fs@*0v&x`QWF#yGv%^Dch#POt^ z|DG-qs-184a#sBYEY}meXQtog%fYl>Lx6ieg%afog6n^>gWkz(@}JV>K{e^_n9U7N zgL9htLO8yv>kX;yF&YO!l&q^V)~n%4>KlsvcsCDw$ru=*w}Khu$Tvdvx2-KIKB;gn|D_MZ(jQqmsYz|a(n!7VBFXL(Z>;YNosv*}BF}fe@)1U) z>rMXSCN*1x>zrQ#tUpBV$A}ge$wD7Pp&;Kiw`*RqC!#&o$u$PY(8Ct~THgO`0l6A! z9fbnbP>hy6I`mEtm8Hb)6Z8#{-slv7s6tgoef%JgN^poe+uj1z5*ym#U$Rm@fpVlb zbFqLolPe?3;S&xXuw&l7J(~G|-uR%N`|Qh$#6x*~vH>_Q@>k&|da71&=t%kyw?LK{ z6jCqw`sz>J4LN%V>Xo7doO@cn1ozVVAM+BtdU!f(Rz%mDdJ&&`{xIkE@(5L<4O`*V zwXX0vEt^LSy8AACk!NG=Y-ZqG>Ra#2$%OrQe#*2QMR52QgAyVf+mACXab5H4fP^{% z?yz0BBGy#&ZB!`CN0b~N`ttTj4S#CUtqtOdO$6!tGIx7io9w2H-7*pM`%bhCh(ETE z>=2hc7bt?yF1CQ`ZXHlv1FF_DK$YwXs5XdY)dKpET1n=q*7w*VIJi-Xw|X3`hVmc2 zcD0`)NdQ1xF^Xj_|r}YyQlZ zfN-7-Jh_%flI(nv9doo12AT_Cq{BU`AR6jY40NNM^$~P1B7ZlCEi+*_ORgx~Ue9~14e+(d1 zlB)gcC9Bi?9Pf^GOewVMih*c4n<98%~_3pJtJ4n#Ek&RvXHC3bR4 z6IhAUpr+l-5CMT2==L;~k@|&!QS*zCBk28|aG-}LsI!WJ9;PdH%i6`90Bpb9BY^I= zi`Ykyz4RjAnZ)_r5KBkGwbW@_sFB}TssAH#i0Q)r>wCZLu$>Nl6&793UJ4bS%;3ca zeGq4Vp1k^Jbqx@9lEL7 zCDZOX#B}XTmvk%3J$;*S{_M;ho6b8VZ~vDs_kSLwl#c&g=W?^QcN1xH+RMG|@@2GN z$Y%E$N+AWxN;}yqd4az2m0MB<5^R4*wy3hT22gXv4OFbex*soIH&CCiVSV@D>Q7DIf;X=ue}GVbE5K1-tV0lW!4OM-IRh zIBs#F3htidzJ};EeIW-u%$fF5YId&q(!uIXi`!Plu+{iURwLw~!QEc;5r(xDdc07= zb*7Q94Oe_7qp>lIc4#8AqiVVx%UyM#4Rwh8O*l-C;z-rBIhwo5%nm4axG+t`>f4+4 z#(Uh3Ii}sNfY}nT*QCtxzeLtQX-$D|35^mk6Z;nZHBTy4{KA+KA27@{On5iqg8PYX z#Wt+k>h2@3F&hRbK7Ts-mCd`28(nR6PSaB>$Fd-2xV$iFbFqTgr=Q%6JF18isB!k4 zNlF*_^AZ6(iP#8HKvLdZ!z=CMh(YLR!4*%LCq%&1`dQ}~h6;dyryNtdA{|xp63BIH zZ&3VYRl#{n+lKr#GDVhvg>up0>HJNh-H+V;f5&m1EEWI_HMLbK0ea}XQi;+#iatJ-K@!XsZGvYyaALrq) z?(Ipev%bC>nIM+5jd-e_m>o0$vKmeYHjr)#mrB!YK*jX!Z7oAcY;F&k(B=`Jc=92n?=Ir0Qg)W5!Hd2|M2Hq1`^snci zX7?}#8piEcFF)|!Js;gcxz4J>VGT^68Ni-L_1U8c`V zI$-%%W`ZcT4$vjfDHA*Jh6#TuMq#yWHX}ny1z)ssSxv4Z>^Y0Wxa1?ehq>Ae3_-cz zM6IOg1;@Lxv?dMZ>)fe+T2avo*gKA<#m2pFXsU8uMMP;VEz`9GoJL^k>E~8?q*GXaL^FZ%^Rc?#0s*vuO@jo%xSvcv+=^oy=Rn%Ec zG7M>9tR8uo-SWkZ?TPgRe$ECvSxVHcVB2pOHnX zR}8RF6q87}+Ql0aY8&Cf<7o7EizeG&OftJ9s_M;@S=im!Y__!yn60lEvYwxONxQqj z9c%UY`{a{1^PkO1qyB@qk>8ZqE!JxLAc*~n1d08zgf911a=UdVgp4L>vjLken;YDU zOK_#@lTl?k`pCSSdz0Oc5ncK|u-EAXz!ArA$9@119fq$*l+L=ScI!0ZPV00)S}CY~ zlpkI0BS9`1%I*N>vpZY8@pFnC_SyRwV@n4>vA(I!{+C7360j&v{i68?q>pIsJw4P& zyJEoTP1-6{ZsaPu@T}>gmWV=7KPZP^Pes6P7N5;(#(zeJSC_c{?udXG9k>)?Qdm991)Olo008@B%n7Z}eOLW}=nY4N zZ%VR0fWdhVLddwgf*JSpfZF#4fOw;T$=M>z_*Gh$yC(3mRkjc7@@Z&f?`PzWy+y>n zHPFX9Kp%5cXK~0y?4RzW&Mb@nTmMG3ulMxn+HUdIg&Vv5J6=CfRI1M9=iWo>Dkgy! zQcatTFr97O`w=a&Kj5NwHEl$2cM*>%`=R=T*rhrq!pnn|I z%>Ygf8{tON`u1lndldjLgx2rByORZ}uOog;=J*;0I%Q%?Z3rB+q*vZ;z@`CfB4N2# z1V^;Z3%mD2Azl1uCZblU1c_}3s%@fNXWGaGnk9pk*fh1}!4W4Gxu079T|ApgSeg?S zb!m`~*P&N7QbWS}PcgB{())ZRJU{{P-BZ$gxd-6Xl2Hc;rnlT^xe0BBLw8QqHU!~0 zKv;AKWbOoy66+EC2~GL2yYz=-?plDD28fjFyK}sMtcn|a=zhn@%So{)TGAJ&2j_cno2Gul9}xR>6Zw2 zj{Jgv>u!p%>uL-$yB%GSo)U(c8Q+_*h9A4Z$Yy^x$Hm8{-DuRsMV>NOh^dm!wKt(L zPs2G|*66NQ{F?83(P-;Y&`0HEj9;>ELVGVSPwc!{c?d~HPzS_odoS&yIB3&v!F=;@ z{dcMaxEo5=`d&T&IaurSV*GPX$O{;wgusc_F`**s@6yq&ujui*Sd6VCKwTZ-hU^f{ zRrR19AKsgvFK&d`o(c9V^dI&$ByH;6+TZtP&S`DU{N?>s!SRgWTIsMMI0^JRwdp=m zV^3vgdQ&KWwycU@HdW{BXB*gC?sRc*xX1}{_N(KJyXyKdqi~_>PI8~_W$(Cl`u^wG z_IKRCdyhe$vL<#RFSb>DXjlf7_C=jbgp|HMGfICUO?OWvGP)Q40~BPtVQJR1dZ*`E z+5}U%>QYx_TdSZP3rrYF4|_JI0WP89Kup*ahq$Xg`IB#Z3eT;~pc+b7qpij5Aq@Mp zAOYpTTd$oQ8je(pwuyT9;8tkY1^h4#z7{W|3g745t&4}xC(Y{`-W*=vm4@HY?Zu0F z7G3>O`~yxc;pUtsvh)p}5=iO`d6)(W`P$kdj5zvr%U|mK4_sVTvyrkNB=^S2z`=MFMcXe8KP-_9*lUSr(2oTl?5?-P zas~(moaq*c`*>|!#czam7S-Ro#02dBg8Q`T%3HlTEWAt2nc{3Z2T2|<^X3LOpXXV_ zWQBrwOrphaFURy7|EuA;!pj`#pkjOtej5j_LUl({N%u=_RN9ZwPXb+?s~Rsl_lagD zWwFL|0c>p3YRTBKmBAH)rLL;31c&;~#O8iVl=FFIOL=H%d0Y)c%M+4p8o`~ys z$~ahgU)_u5-7Fz6DL>4}TrBXEpNkk2L0uH$EUZazI+ysKgK3lX>j~P&0T2>W4wn1K zwuT*8gogX|=%t!kdbXi{=%D>#L6dlX%4Y!hAMH`TD9Y_Kr$^_h+&j`oy@mV2reVNR z4Nyt^@K>={E`;g|N30(>?7i?h&Sh#{F}gC9XX!Y4-9S&h5-uid+NI9@x_6 zd3}LA9&Fh0hA-bSb91h1^cd(qQb(x^pS#?Gp0htOazp9D3*#w&gUZe+0s$t1t*IGG zPfImVJuxA358d;R)mbGNFtT3nZ^0{HJ9#pGSlpN&#meYxf2=>9Ob)#5yTpA zeUlqZO=}wTSRljpx2UacC(PK!bvef2iqjCVfdFaC`VzyrqcT_smi|q`3`gsYk&E+T z;HzF=$5rNBxFG*B>D}XK|6Lwuqx18&pqTZfC#0O;Z+{EEta%LC zVRL&ak_d^hq&T)e#X9|a76QIP>4`v|{v*{PP1;`XdNHM3Fs8-=teX)3uy<#Cq_qRQ z3%zXbXI0v6StrBBfy=Rr0k4M3lh9HNlYSyWG^Q71Dw8@Swo)f<4(w`7+aF2cwBbnv z#p>Kdbw-80S*4nE)OS3Rq4}n7CLQT$z3;h(7vYhU>E4QWcLbLS!o=myVwb+W1RWO7 zTfpVPS!}@*9&B*_L=|;^Dj-u)aUS=YCrO2R=Cv$>5ZFnh?wV-t-?N*zH!OtT`}uj) zADYo~cl67pNq#xUgtZ{|K#PFX=Px=OZkb#*2Ks1 zw7s+8cKPi|I{zySC(-y5xz{%_VTSm9OWZ{7n$~=`cV`N((r0-OLMTFJm}^T4pMt_1 zmOqMvDMAT{)QB9&_1p&Iy-ooI=r0AS1NmJD;m{hXIR0t2O}|}k|B5fy)T_jTKnckg zoYv--E&KdioPw#>0M=!_II$JcA%Qbnv@Tv*OBpVmss;)te)&(e79>ouWgodIi zAYM+H_o44aPD|sjeX`p~PLS&e`2!hz zW=sVe&NX2%PFq#|EjAhum7gkAa*$msxN%KM492=SU(ov>Vwr6G-tAzAG1&yX+hGS- z(7QSf1ID>!O;Lp9TPxML6y)HeuMPIJIgm~xB^oc!Qb}Lmo-1XFOk7Z&S^d)6zZp6wpO*_H7D6b}#x&MtxwATc;Q=32-MD>Dd64E(O;0QD>< zlk?8*0P{@V^8MGhpCM9cK1j6J)5XYd7i7Auj)w~JvgrX1)0l}$ML8KvuyamHnZ@dS z&-j*sj2VT^3lqa2tO+y>CzWaSETojJoD?-~SdfaWkbAI_yzUw%>x1-|J=W|di$7%G z1WZY{DHITfw5U$bUbW)#HzXBoR=uBWCmz-z6?Z@zj9-OxAaC-G+1;CnUw!0CAP^9D zSlO4b@tB?c9Z7avte9qiYK2ci;h7P`_*qY}J>rHS-@L z{3qQadU%IZOeSW!eTYm=j*xpH3|*_!us_pVARM)D^leU{Mk{punwycBnmC@RPFl=0 z2>dy|H&O#%l08`z_>$ze*~IV)H%+j^mv?5KZL@ZCYVqTWX^I`%htW z6K34%uVz`BIl`gnG_qzHM{*AHm|g6#_|+V)gcTNX2S@ILjiN8=3{!@Mgy!lDhtBxP zQXT~c%?0BBGXMsCn8odkr_k~S@3_l&!R=a^2+Eqk?P>$e7;aY@VC0oFiduEB7<5J>cPFiP_KB|<6*$tkEZ#&6Bp!DDUBX$gCfdv^WPBz{c!YMusSf~U! zKqHXOeyHkE;fZNdnf zn4)VA>Qj@~^??P!P*ItZI#Bd6dz6w!>(WT%ryx!r6b7&YVsj?A){zAyVN(cnaw6FZ z`_V+2sn>kS`XpYQH9vIin5kgn1M(nyHssPC3+aj%TtT>8MqSh8VcchaqUk@yU(@cL zBrvj3&9`Sh%6M@brB6utex^>pzW5>BnOmU1rcu)(^WO(uQ^A9(&K<2-VLbKJ!rb{IyxC zgxg$lUwQW}!}i-yE;BkmW?gaqapcz#?b>RcFUVnug9gJ1Y$0QHAF?RJg#JZ4aIz0O zAu^mclR-Nn(wsJ30P9VDPp8cOEYQPAi{Ae&oN4@9kiF!mD3%Wf8Sgnfr}cc;Gb(29 zApg2ol9z_#;76>C|9~ZPz^wzcz$mT*#&mnX1N@}=87%&Yj*ubc;uy0Qo|QprMHFze z)Qzf&0e8ndt{Tm_%Rf<9Jl!@xMmZ@>Y`8V!P>CEIh{MrEIc=5HR2-=R;IyKgRei+a zWSw;aF`YFWsjPQE1@=m4J;oGp)X(10bncZPwXb5;>z*Ouk7NoNHglNK zxxzT@{GVvUa~-~gqwi0d5utq5NKHvy}CzJylZau$nsTT zWbN;Nn$S5|&+)J8*MJ6l0RJzcb1pC@|DPaQ#dd@^i|-6O9G(0LZUAU2@v zZlG*nSnVmw>yAM5y~caqrImXi4mX52JDGtP;>eoecO}jsfTtSpJih{-=P$r$$R=w( z1s-|cF}v&$d%W6vb0mnvH`=fuO~c2$IWu=)h6k1jAYhr$MjD+AtRcX_^sgHyHUg|6 z+=UznL>(D+JrWBNHHqab*)(-?{v+alPc_{aZL<$sC^D^!|3 z?d;;7g3a@0?*9LKCH}33Hu?GwQrAQu>RqV5{KSw?=kl*l#gO>Fm^6DC+tpOY!FzHl zwqn8PJkqia}>9`NV3?n6*s#?$d+@B zH7Gf0j+s|x=FM2hI-X)?sye1wQl_05xoh&kTKtu&;h((JdH%`dzluMi%}zx;Gje7# zpxFMeLjP5xA+gyE@v(}<8d`Gs|E$u#V*hJ>hsN-%Stn8lRQDW?n8oo^aWcjBV9kwy zKK^e^4o8Fk<)z<4;5!i6?}a%1Q%(r%)zZ2$AvX@3;0H?b(`}|bUFS#@3 zU}BxY1?xsLu+HwEGpf_iBK?vo+@xv?sFT*sp6)p$a7~CQM2+Ja?h~XMoaz0sv{a59 z9QZ+eKzx5C$>&AWUCyMyIMzI}I@Cl6?kQecPYv` zV9itpG@q4WPv^B4VXy{qW*Ydg+2hR+LA1+>F^7tJ7GGg`wX}J9wU}!*t#Y-r zWO~OcGg~#s(r5xf*pxZ1bB*7tb#~3-%_7lS+8MUKM{1!NB?iAfu zWHsa&s#P+WXz_6-LWMm#we}Y7d>qj^BPQ8Uk(kaM?|J0=*HUbcq7LCmsa9Gm z6u6(hEp>#Llb{XXy3&_ui6&^ONrGEMmrg$!rbWfotcdn2Qo9B*xE=Dy`LI_xEaaFL zKQY3*vwG~IL|}){K74IGV0|wlnfJ9Qc{kA0?}QtZk`FTJc`5(-&JU?XnGcs{jy*(j zAviWStL<%kg5L*I;$BO!$e{-=!|P%f0fh_q0{UvGuYJj*nNvV3MDZcJr2w~|=h}mT z!(=er-d%^McZUK3!B&Mo-8P0X(QMF)ZGNO z3WAO>8Z?A+k3xFKGP`s>ZzVV4YU$#Dro+{#RfoZ%R<&gF`RaOm*Uizl zX0^=xx#P5>yrrV#ur#DIy_Ph)zOr``25RP*`(sPJb3>)O=)%R?HnpB6PCv96COTiz zrxcclTaH2!UH0ksnprwFv8p2riSOrATv|GL!#v%Qt-Qrvca6sqN^B6OpvCi!J%K%q zKlWe4GS60MRLtTBy*8D8=sm)(eq6arF}>nIOyBn9S@SKpR(E*PW+Ae+%^uHA&4@8N z_e&9f3Xt2Mc#SCte+RCkUML#1UWTGRe=)2THrQ@2DDa#8l~3I2xXj=p-gd^xUa zgb zFI`EJb>p)_-h*oRhp{H9M6(X#JdrDF42m?{Z&XuWTEgLbjk855^p@YaXrwgI;q5AQ z_6r-jt3~846X(Tx74I|j#h$VvZ93Mp+`7daEMRI2aWyRO z=Z=8H#7O$daD&exkwF}s2a?dOBpgCYBCDVnzLQ=!NpflwR*R`mF2SmG$ejNGnu|&? z%R2q^OC>PTquc`|Q69Y)trPUK2yv(SSr$!sytc;zIFVpY_AKppD7T<91(u!0Q-RUE z7cx_b!>t&I!&>iPK|~0!AnU*YhseLzlMbE$O9^nWgdJ(|_fqXNqGLH~ARcinzX6|E z&`q49NmZ_Mw|DYqZRljttJRG?9L0=&w8a@nnJ#FN9%<5a(oZn|uwXf9P5MK6M1XCG zahL?YneWGo3_ZH#UsMO3u?aXNE8oWA`cWB-6Lv-fY znKH5nwtgtjJlLkz47@dzx0+d^)69V`=R~HMJ#(Scije|3OrSITh5sQ#0#kNCN8@@} zH|ok!P4))h>)T06?X@^N$m{>`L}IC%Nbp3w`iaAT zs1it4RJ2)6LE%hMInfgn3xo=Y0)QwBh!|qo28Z-K-6sqCPUrGMD_?I)8u*lBCvWBX zgaP3lC{Ry@j{jCgp8vY9K&A81?B_hPgl>s8C8JWzu4qqC%CDA?OneQTdiGNJJSF22 zlx-;|urCsKa~o`CTU+!v&vL^z=}cScv5;F}uUnG(iztuiU83UmGWG+T6y|f!2B~oB zm7JA;EJaD_HRiQu+hXnm3a745Ym8YRKm8o$`_i{7f&u#jixLrh8=n~8G$ayt2OUOw z?)hG5eZ$_-|K_!cF4u#**Y%WJn)yL?j8r;-2kpo1dM|nN6Vtad0YIF@32t;yCbykl z<^F1%)Y;FF0!rShU1ir!)(RbwZIb&blzrAMlyIe7XBD?g_vPET!eZWU&B_!D4&w!H zzFGM@45Aqj2fxp~Q4=R~uygn|#2&jTLu9^JEhW8YHICKo!PLkDT#eToP7Zb7b_`Ml zO}CAiHFxzj^|TT`>5doQ25Mt+a_cvxv_7JD++#4U#)HfJy+OZ-l3R5L>afqvAyYxi z7Q@Td$yO8i#_UGc>%*E=Q4Z)=4aIcM6;Gp0-d~>YU})PE2y*1&nf=KSeQd(e{b8P3 zN(?#x^S@-Uin`+;(>uh4`K5tNnNo^YQMRd^>N@v!jnbD=mB^=5IvuDA)Fu^Vldcfc zASd@tD9TuYXS=JLP&pY2#eVuG;G@Brucnzjw2KSinuEtl%%^%x6w)}n5-Dv= zG@D_Gqe6Lb&r{ZtO!UyCD&_8sOK}n}fiP=Sx1O8RKkFJvY2n!QEpY}`E50L{sc&kX zWF$L*5VTEVnO162&Pa=FMpsg6awB&I1^T^!hfF_}Dr*M(>MyV;t? zj9&6CRXKaxUMlLX6H7b(Y1-C`;Wpnq@+6H%bU~g0Gh8FSax_nJ0bHF;`4+CdCpEYJ?@0Aq%B_{@?MKkzIfHpY|RKR-5sH#un7 z5!$R8${a05tkuMCiXY9}c;*!%M&blNBlQmJaLCU*=FdPq<`Tq&pSffKq%;dDihkM$ zd}v)Ol2L{)(})^(IKp0B&qqFaW>71QVn&=%VAWZ-Vzxoya(|yJ;_ib>)7ad04(Y|w zUD-5{hd1-e==o69Qhuu-E{~4Y*ZUEDumV}8LCm=gy3aiRPrBb^Z-Uqybq_R*VjIYB zTn{*1he+84>qJg#p}tegB?BS})01HN~+x zTSNpKPSv?E)`CKTi_#&+mz`SnDwESDn4Y@ZQ%T=pYD`8&lWXkz zD6<_zioQVR(6}|i?BRym$HkU~hw0*3jbp8~=R|J6`RRGp3;EOo-T)$FYs;7Bg=Wmm z5-V^%IJk4zQ63zQc=+&(=GMu$ z9EFc@E0R1;%h|x%-35J*+YX^YTO@`-n?VfIdb>Rnf{Oo<^Q6y&j8;9D(*U#SxdeNRFsMfRcn4kT0@Ps^WPkQ4N(sjx zqxs#=AJL!wO0g?E<&wdHEcxBGP$;Y40gf$srlclADjF07Oxh}jTn+e^`%P@6@yFI)H|9@5 z=Ks7to#9$&?gAe7|8iTy>M1u~a8D#G5qw#I3dlI^oj^uYg35SjiV|LdQ z$lP_L2UVpK$SS-V8EA%`H6Q9%!CQOdA2r*5s8fp?I8cQYmp2>=fdfskRN2&9byt4?NozkX#Gq#vL~?oJ19M z)#=F=K3ZT!xEY0-dOM}Mp%Qh?{#5d0Z0FD6mokg_sk=PY;(hmUKJ>|KDMJvawZ`9- zkmJH-z6gG1?}JEP#Dq5bmtuY_^}C<6RRkn+4K>{0pCVjRjP!p~v=ske2|xFvY^r`T z9q>?7TQF#{^B_F1gP8XA{lz*+fYQ@7DP{Q%JGIAU`@0g^eE0MZ=tyV#3Uo@Or^7;! zl|3h|o_kK!$Uu%a1!wyQjYeBHtS&9hLn6i`<}f)QbBbqcXnT>A!1Fh0T+{Fud;T2`#e zHD5~%=jB?`nAPzBt>+i_IBS@O`G*L>?47KhE## zRD}xW$W9Yz=~M^B_WJ{hSPn2{6@v9uXx!0v3TK5NViE;YE%(0a+paBH%1aYXj<^z@ zIx!A`{J9?Ys2&9;DGb3`O-K=HB+|4ih&+{#ekB5M@0}wcm@h?|!o+!SRFvvcPrS_P zSty{C++VG}Pial6)G>mrBXc`Fk9M_Al_)FAu)oL>w8VZ44z-YW2yq|5+tfKLk=iQZ zRuxYiQ;H;2M_~~?oq`pFx2>b{sK-wj{*9Zg;AuYiViRAKU6ow0ilHEi=Uf{n1aI!z zN*r0p10@7$GP11N5t@gVNoiz%KWF-!bL=CV1i6=EYZm_&88=SL{PFmYJO9&*tpHh< z!SLyt6f}Gn!Dq+_XYgXr5+Vu#BSD_72? z?TsJYK=?YFg!w6N@F1tnW)uIjd&lg{XOy!Y%%`=bS2o?W@3{DfI-~Ptcnb>{NnIqo|-v~r^IstDcDD0fOK-_OPGO~;AR zj~JYB5KeqbJzEEhT=%LlcRwEJKX0gIS=ollT{P2`j?>4$8Ks%r4e|%_@h_yB%xev@ zrmhPYJzQZk%cM5NnJ2deOJnTN8@0%k2TL!Q&c)ef4|*;8%>+5nQdg`>BMzSyFf>FV18H7LaokXLE4yK3tWZp`_iH= zKh$y&ZM%nhh3)HHeav#54s~1CA=!QqgeRo(xnFUBvwQ8&faHxXCMQO@tw-MU(r5F# zLZ62ir|0o=>_y#Nt%T;}IEEOnIC{KbMzx62Ba6BsG|1R^x6>wuyU)_Y84H{pM>1j9 zRz#J@b-M`G@3@i4*o+qv>WBp ztKS_e2(5xO)TLkcpjk#e?C2)S=F`FQ1de8ORfPB>^c6L2X+avq1JERX)Kny10J%|9 zxl+M`YzlK$zatK#0H-Rth{I!mq-iWFG5g)R=6dDB*b@Cz#^#4HE{3U$y$@rl0JEZd zSZ(i8jXrf2PxZPwju80Z<1E0k+VL2gz9{Dld2SP`SaV-O$(Tz&`aq%K1+JlfMsa+t zux@h0;jCqJH6yO#7@6aK_ms_Ta6f-gwy#5hP(o?ao@$+ZM-hpLeh8dtC~HD{2AH(3Gikc9%{c1PNR^Xi_+?ELzFje$Q@QirwncjBip;IJbg{)^`~l9?#b(%9}dL ze8XaCAKQ1x_CHEOkKSrGQEtQ!J>tC5{CI+YICG)$SIsW{mA<70sT=282p>JcO`h$n zIYqNi(PxW4()*(yyjf7g%W6)CCJl%Q{otH}nl^+%Jy(kX{-Hn85}+o)ctdN+|46QpRZn}Q|b?5W#q zkAeOBXGIK$ZDMinb^nL^3lj>}6qDD&oj!yyDhoxJiF5k>Dv$kzz6I9rryRo>86yw$ zZI?;k{9>p+;%OHI@4I*s;!tfXQv4_fS|^Iw=oT;jPDbL-;HRJAgHl|3q)j6d|t}VjlhS z)KrxcpUxeerAP$FYEW9Gmi}!x@w2|np+qOu&5gyfc+hLs+3}V$!t}X=Os{Ij%lO{) zr(^K^@A3${4`rX)T90qJzV%-qE`f+#-xtSMrNK<7$^`5Ww+mA59qm4M-yV>Ye44#4 z8@b4U?eRK1Cn88Fjkr*r%s=h5?ysow3A;ZO(q5S1=?Ew|K%*9xay$#2P{ zm}A?xY4xy{&n6~O?>+CzZRI0GAe07~$2n6jR9G?bVp`ACFK)}RMtLFeP7M+U-F@1iXq08Vv_cz6; z)+sIBwrZ|%S-cNQ`<=EUO4c{(zLe9oh;D}ONqHT(R6~FOuK7ZvkYLVXkH0}o5SS|6 z+4eoYG5V|9l$n_)yw7xr+EeW92rmTom7rbVHB5sKVY|RZTs zmkkpRZ``4mh-W?SxJE)SM#lR5Gu^c0pe*CJPvsMbm~*$-BzUBc$3z}79<4^akvAy8 zWeo|~QpT3|swK_2PmmY9?91`n9ub60`Ydjdzvm~J?-e51d;2AEk$DGcdE~uc=l@)n zSzJ-Xe>8;R3&h6|Y)FMD8-tOz{_JPL0;!yikYgo{%RAuo_}T$1>;Ctod{iKv zjQ{hB3`P!`J9@RiIzkO_k=8Mxh66_o-2;JmGGPpv6!AbjMas@#f?V{UAdv$G;|0un zF`-zOsXA^hfzGbN&=$300;M2P-mVIql^-AwSY*d(+Rh1&ZCp;dlXl}Bl=Z>y#K@$U zy3LR&5?{+~Sv^uEMS?XmRZ~Rhuxkj)n(Ba=a45?4-k5&ls=<55j-GO+ULD&P_=akrBBXaBP}^z@7J zBrC@e+ufrlB&^Jj9vQRc*r}i*9b6eRZq?KIfT|VP^9#v69#pM%b*!JCy z&Rr{3#rQ8&cS3vOxY5{+AN^aSdS!t;0U|_%Yfm>DA{;`EFWlSE4~ba^rVTh&0t+wu z3PNKGIm!_5uM9s5X2(bpMEl=rOI4i0RVUc4Y0i^=nb3!#>F7bx@J~@d(x=B1V7bB4 zub@KF6QDuSYXOuF&U+XhHgOGT~CLpQMTSAqc{y;eQ1p zfxuD;LhihkF5|v&3+k2rA>{Bm%{Sj(O54*54jl30*1P&4rUlN`#Nu>J@}537zDqfb zkJZG&-}NzFSp%htq2isy59HErUJlB7$j?5Ceav()tjb_OX``d^9;(+u!kAI$p|?De zwtVq*J@x#$LImzm9|tv^OwnQY@pe*SLq2E7zjwu|>JYUV6klA&QxG^(xP&t+#kVEx`FxNBOJ$trXE>n@GUjMm2eXU`G?8Bjg zH`98ly!?7GK!pJ1%TLZqFYM`KC34InrgTQT}J zAotz=Hb*PqEX_)bM%MSCD?7&L$NkE}FveK{V+2J|=r>YL@Z%_ox0 zJUQ16RiZ?DtcL&U8dLw}Vx@R>HWvWX4LuZ&VjU?vk8f(&23LGRrS}~quK0lZ<95QV z9Y1_dUtxgMtl_bep|Rg6d{}(282(uY`F@7ti#2#E@rg+H;Vh$@A5Vv7*YLOJH(Jrt zNCIi~2j{}Z48w2>y~i`%w6@-N;{NEv?dr=+A=Y2~3Mi2nM2V(#(F3F!eYTS}NnV%Y zNf?T(RViyt>^SZseH35S$eSj$-j0-b4_bURm|p!qDCfCXv1)N&*?H%-1%UZO1HihW z0Y&3g6N1^t{GEttEweIaM`BQ zAJAPg|JFs&ZfPb!&vmiqwuIJM*wwZn2)q3iAKLCy$?#z9(i`?GRgi-vur-dZK;VU` zYSmaAk*`6~%(jXmxRL&cgE28-(QNbAHAWGmj?**M<@d>*5sR0pCo5KAx%83AB_~L8 z?q6{@b6<))f<_`h?VF;dgd*2aTCY#J{*bTLmna%EC zl9^4GTuAt?d>h&>n9I{ibt(kOD$=j&s+fUcWavV~)|V@ixMJ7$KM znPO&Uh+}3SGcz+YGc$7>Gcz+YGyS^r%|CD6%zbN}y>@k%PD?t_>TXqS{ie_`5U`{- zrbe7eK+Z_N3$U^r_J$s{X-b{ zFWyCeA??0--2^DTf!{uC{&ttEg`sZWXQN+Y*^qw>>hq>-dnEB+sNrhC`FL6@4U=W#*nt->+^Cd6K)2vz(`L}}Sj7de{I!$3 zo+=jhy1ux-3K;0~mJ+E_crNkHV)a@iSSQx$&|&Y@#wCKaL>cj)=VC>>QIL(-s9L#k zYIeE8Y-lZzpFGVA9w(y}*+_-1m`R0l^(CV{bTXDqk2Pcr8b}Ixs9>q|B}G^LoPi~{Ouu9p79(%Pk)t9q_5d8Jk%B$3w?*~2UWj^ zfl@fvQ1RkiyTOH-POTFQ{Zd4HuKO&|Uj{4Yj053TsX3}XI=eOyF~ce`EgO)2~wX1f~I zOb;->Jke2>V$92Cw37Jilxv^JEQRUVxkhV*#Ejkc_>#FKIkI%TiwFcaFM_!{db+x^ zQb%r?tx-6eLw)XLPd0kk8=gX<5R>)pY}fQTj{o&1dMd8JPe_hBb5~0d^k*2kHd_5? zYEYSVz}QJ~|5E$_>>VHDSm&39mzsBF5boUe^>s7>g-q1Fl9VeU-`+mNM$c!3!Qgbk z;xog^4kXhRKqFoQ5#Sb$t0Tb`|^Q*U=%SJO-cwF7_y8XNR z1HE{RUQn5bfP~Ip;-=+y^6Mc!G01l`#W5qbN)gs8mrVX~=NZq~a4CTD)%Jl~_ zl}_3ElJ}%@{q;yz+xq7d*!m4V{w&U{N|OG&K2<%@I~2*e-%BExqK|oRB|@@^#iux1 z>~4c==xAgLMwczgjP|-hhOO8EJFQY-+$1xy0aC9mcB?ogB&%5e9Sm`Ht7!k7dz%BI zNtta|u3PlA^FHR`l7tSr-nL-}taa+DkxMXs?Z7CON#)6fkLTe7h@21Lna+q+=5yLQ z_CisZnki1S7)|!Z;OKK_30UBFsc3~Lz(dqd@uFR3bnn~0=oy909a-#+!~ZUnd5`7c zgkZmUQ1R*7kz~hJJFG-suV?v!Xo&UMywPVB1)lR73w5`g-cJCXCM2@qDRWc1o)|>bX;O)WfWX@9BWyu-&4Gv0LEp^fM=IfrpPLBV%ZF2jon5 z{dAs%Dwy5=K1c30>7a`#<+@4%d6Vf-aDkOz79}ieakf#Sq55)_FzZXhhRPVbG$2y3 z3`ti9%IZp2DKWm+Whj+~hUgePH43l{cc|bqo~5dO_aW$MB7*X(`GoO0omb<|oL%G2 z4d5pLDF8|Uw6beToD@&evr}8X7k;D7!;Ja6K=aV!p(r=}sIE&;RwK8i)xoxTG;st%CxqiZ-PVk%2wU3pEqLBt-eIZct; zZ;oE<5x9A^ar$Sq+6#K-Uc^92=7Z*+c8LJB{In|ssP(5^BS0%0UKZ&%_LzF(j$r!+ z06Bo|D*=HBlv zA50EGmu)9sTO;>Bu}j%GI~4V2Q=jS=NvrM-8%v#p3Pt&bFcU3*Wy}v&kw5oV6;-Ru zk$v7fPrJr5ThZkoJbmkFIF~JsYc&pmz133xa30+jR!kLb_Uahs6^lIAUQl+|+< zIIH_q$R<~5Uz`rWeV(WkIe{^<&}27?JJQZV#X~*0GE?4lpMG0c1Z+7>gbFwFHwzhYJIzjJsc zDRh&&rT)vzaGGPTIu!yrUX+^ZECpf1P{xK-gHyCjQ*1tAmpuKENMJ`fNMt_8t@ zF24J&x&TEyqCxE-*y}^TDbT#n1a!A2#2ZS_Bh~PJno8HiWnQ)Spx#$T7af4W2gbDI0A&fArfH*ysjEnCS*2SphyUdzPp?;?bpT`jKX1 zYfO9K`;wuVd3&iHCku(_)0CO}{c;`(Fz8HR+Z_a~gawh3A*?yzSUWQBfek`(q{$s_7M+cc`K4yR(0j+mDfaG5E}ZeLTBTR)_v zu)aczXLI^IyaHskA>v{1{F&WJTarf^Elw1ID2`C`gyk1_;`ju$CklpEZ@HAb&}c{u zFs!8}tKdpv#3WDza>g*yv*>QYI5upT{496;GUXvzFLG%oK?}4i3%+OS;t$W;kL9bS zd76Bu4^qxv5Buj4GYve5T~{$%QyBTote|sH%inW^1r;WNQ3z9kdU%jtEZmlVC(4fw z^3Q8Xqyds5`2;oEhfT{#%J$LAuj>kpnKY3{l@&g-9eWlveU^je2EkiYQ6^;MaM`+l zA*-VdqkXfmjr4`MLSirukY|@AhE^FWo=y>Xny&XcmVX7A3P{Nu)F2>n%Q?>B5&S}} zpmAa75g>Ex5pfMzTvusS9mKwC70tBy3j01HEBkwMX$v8}4 zrTUz|>>-_o+ zi!gKFhK8jTfu}gRQ=L757`)s7V*4fbZ2B*>0*aYTz5qwz6{aHWaL!LN{kE3tnqwkb5co#K`$ zx%MOw9SMWJl}y_>9Yd3;;cJi1wb(K#DJ}_P0Q=~Mixep!U=MDxFM~#2JbdY!^$U}6 zzQD24ykyQg#)%Q9J?7;!1$id5%zFPRvzKrsZki@CkUPNJWsDXm5IJqgEmDGRm|ifH z__dm?j0-(&i;IdJO#fEG`9$l+T)!%C;N!ZYBvo%iJXlDc`?>HIsU_j zcr3#gw#trDXXLfmJ$?Ah=+2_dD`Wzg_=ip(Y zm`Iwia5(k3&>|vOIp4q6{rN_`dxm}|R3^ELjxi(5fA1>cOlunkC~XWc@m8$RjtptG zuZ~kWTL=ppw^q&8>kY5YdVzLnvGvevZ5qvx!dlBmD(cZ2NyO|*tkFwOa7$<5SIkKk z6YFw>6Q+_^J;FFE$~=+svA@qJe^C;qpo*wOptBfGPFPR%E%o*}yXsR^Q4|PjrwJYR zeyW&GuHvDFre3ZVL&@w??;y*nHHNkO<=SO4@ryEpF2e&c6y3ASh9rZ8Y;wxQ2?F{k zwo5C&eCp7}U}RTaU^g#tA4yJ0@=U>lw5Sp;Q+xH>PrV9wwDe4K4g1Db1ziH1_xu{$fGtcVI#43AZ z_4p_a>d$mr+3m{;s&*uJt>A_mg5+yyDMs`p;zE^FmR~iPCq9dNFowEvo9e#|BKRQ$FN!3Cc=I?&dy_H^v;rLp=nHO zgVoL>4OAhaRBw<<%GMuOV$x!>cW9uZ$caOgc+H0-bvnKc2bJ)$J3^?wgbK+&h#-nCgD4psd@P$*l2i;Q zb5VsQ3zTSxCMiPdl#|@1s$OEyr%}hd>_c-BIw!~-o8}9C*4+b+Gg-PfMU(}(dSK=H z(66#B{0doOQ_#v)tV@5m*DLFliRW|b{jjr1RhKBW$#T$)e<2Squz<}s>tEO*4j2!B z!J|xSFRI4>=6pL>#k=0|#IQKrp^Gi@3VJ9iuFw-YL^~B&c>4`RUay)0dE*Cyl@IE@J zvtA)c56MD##aUkG7HVF$R3DhKo$1N5onZiMkYzhJ0f+)%OqSjM!k7&{voV3++2rvu z^m6ffdVb!^jv-{-UzNz-zsjbyS=ODUm0rclbW300_5=dojyvFajR-r3PX6E!R~Hpka^l58@TnP=p3{Ng3T#$wk6si2i>B z$_T{&J=M+lM#~xUU*OzPK(Tu}{%bNN{$H4cD~wIX`5$ivp1l5dwVjg@*v)^TFP+d@ z-&*^>w8d@8_ixn0dx7QErgJO$x3weO}R za$?w0=&_BWpT*Pc1M)kF0>VA)l5-8<{Kzhn^TM>az-`wrXw@=)y;kLZJVS2kKErp3 zHv;$Z26p4Ta&=+GmZXxhy1LI>Zksv3)VSkT)VPxXpaH-PfE&P1AXKB$jHarnRA#Q! z_!{H*m2-PdN_jm^0VWGY3aiIsBB*1b#3ZKvAF$kY;+4E)z2Bobl5e9+n>R#|6 zG`qemvFqW9=dhIk)50|xE8Lub*Y)=FDu}?!K`&?)el2t6tO(cr5b?UeK7I64HwzWL z{fmsoE|PnuZ+TX}`#r4TG)QbGzzP~&MukSiz}$T_!(vF_olAmj{p!Xrv%3A}wD&Bp z%HziGtZsm1jht)^ob%FJC{FebVgje>d!cD`*%ke(Xr>>i4DR|>diQCGVd9Gz$fWoU zf?N=_*dj~%q6&R?^+bf$9>w-BBKR{A}Fiv+-=Wzt4-bJ)`6)4La>;uN60|h z7iKsW5;=(l4xiZ^h1-6f#Q9T&_$7lz+-47&rH!soovG}FY=>%(#r3XO*?5)V`X?{y zH}a!bjs28$>wblg)L(y=k`B!S;SRia=f`h`D$}$j8(|zwg>|$D?lPmBIVR7XZ7z5PG*`o;ud8fX&uOYp9e%0P&i^Wzl(z4 zcg4m%fp+rFLVFnqbbwnA@%Xo!Sv;<<>o6+=8__j&ukP1dD=R@!%1s5~Izl-Q%Yy9P zcVou7Z;wN$3A1hlUS+2d@k7caF_{7=(w8p;7EX#TSK=^g_KfeFz2q0X%e--(+icf# zCN0)K1iGFqK1pjh{UpwwK6!l{5?v{};B!qkN6Zj?xM3^EbF65)!}Do_;a6>mJ=J5~ zih{CfBF>tOI2XMj1ijq1*}g+ScR^!1=WxZJKG7AK@Lfivz6#;z2k+NS#;}BTLilSH z6p{64GbVizb;H4uhF2Ukd$JP1?S*TRK*<^miIg6Oap<)uxM$m)qD z7>+$}FY|&{tUF)IjkcUJ0t|iXG z03t69>i_dH^q*HHj&sUQzIpPcgT&+qU}d-X=l?Sa82B(?a~eGS9$(q6UmG4;4j*0L6ja0W3 zzZvtH?W_nAhhM-)Fmy69|9Kprgx%2;0xA$A{!^-@svLYdUtlG3?6Vsy_32W1wQ=2_ ze+mW{I=`%1{wclyK09jvf{C8AIdXRGCb=-gyIQwKUGb7gr*(o#hU%+HVFW}STWomGOi}IS5 zq$P?Lv;NLZwatsnEPcHgpx`~nzG;wrCz9n8eI3aXIQ=pUj7SjP@d;)#Jgw?iYXiUk zfnWQWJY~51`rPdl-EOqoV<`@&c~py(HgG~6CHG5#6}w{(e3WYxD)}J=p5cNOQ*Ygl zuDkt4%iHCn<recQ^6l=QBa0t_N5V|5x@}0A`CMMCJYOVAuQ=Csg2^qVV6|)!@z|P z+i?9*&yjeMi^}mxz!zfL_)US%6Ns|%yEw%)yx=sCuAX=`TM+FfPw8fVrI-(;%(A$1 zPxhNuxD(+5-eA!!p?C3{wggwc&fz;&)8319Yl-q~qm9myCr$W8WP>~ zMW%eo^N+W%!XI$=+2z?*L(T?X_}A+P`h-ERv-j&gN4kga6-J)m2a^|=gv^?Q3yb*N zy8C=nQV^|gBy6A)f@szAHXJ(JbeQHB_3e#uGVVSVzW}6iC``{}2L0 zvYs|-7Pxie67kDONon5)9boALUNLSH(NH>fO(n3y>}+V!dly4!3|7pl1b2uwp18&E zpFTVh=)=J|Vwoi_qSNBj`rr+VE@><+&;--u)2{w*lDOjfgG9vp3 zgN+;zwU*=F7XK8*tYl6%hWKLYLKWa;ga9v-oq^m+i?yI6PL%G+_`ysS*u<0u1n1e zR0&2g7LYGglXaruM0~y&$JgSL{v>DxwuVnTYiaVurWR$(bKUEY?yH{`os6+FHRSq2 zvBE~oN5|q@th;QoB$-}uaL2g{7M*0a8I zHj+L*YF&qp-<(r6L|NAo@h|2His30br=HTCAJ%yq0}Ak7qNN)p&Dg2h`JoSPXhVX# zedqN4`ncgS)f`=NOLzUxl0Fx$K|I~N+3-Xp*N zNxO!UO@9xFH+Mj1>D~iwHM&AQA|X9 zM{|F?o$3{x=zOodhPu%Hu&;~eMLRsqisyCd%Doj=EHRJ(EhnjZ_Qb_^s*W6qW{DiF zAoG=DeCR&KOO*9}81ofOn_Yc8$>!Z&&4|uz^F9Bodc$3!U~aqX&NROB;W8sCQ|a|q zw=Gsd3AaT4A|VLLJ%BT%92H9_ZO?ZjZ3&x0hsLqu1-XlsZ#xcbCe_W-CJAf?+Y=)B z9+KJH)S(Sbs%#IpIZb5)r@KCN<5M9IHlp6LWw*~#Dz6B>;iH7Vu^VJ_zr}dimD|Cbq_?-FQlhFmJ ziUSNgj~m4%FVVzm24zfI0~mctGP9Y4?BCN&t)>HitGb_dzxAz!(<27;Tl->5Slfbi z!jr1|Q;l#9f|_9hpfv_QqK`a9C|6{46t!~|Ma-5&@&dvKfssXb>N-PJfJ+H9Gets5 z4)l+P3Q{OnPqr)Pi08!h`vrIe9vu?Z1vv5^g3NTL9 z-?dPa!6d`N!CSonXHeP82gFXT(WkcLmu zR|D`HfE552_>|>fY?SZ(kMUR`dxNT2fbmH(XNz+x`z?xuSw+o@d|u?+v0>;hSyG{m0%C zRBbKexpX6EGI<2Y%T1U?Cj!f2XaL1D83b z`%&zd)xZIYW=-_2uYn{nhV!$K(rpzNmx=QQWunES7G$SWLhUJ0QXEJKaH#jlGc1g> z49BFG;tr(%RE#_10#G6Dkot7odpdcewi&ATFE)GuMO+< zo65a`hA2&V%zQ?_K9P@Lb+6hBvo@c7W?<6++n@JC4nl-3u?LAB>)oRddfFMxe}j)E ziW|rN-6A8S8o8^rCnlp5X;FtZJkGa64Hk&})F`DUYpjoi!xtWb8jA359BBBaT23s!w4nkBy_+n@Q} zun#Udp@z9QRW~m-fPU&+vsyXp_*^}GUN`L^_cYtf8{?K6mUqHgW+TIYAi6Rpm85Ik z0Br+IaCV${v2g;m>fjwvinv+5iKm-=G(8QX#=kkg zY%aZAY$|iPnhO=lsu7RDl;xfIDa$w154cx#N3-Cnt9Sa#_6`@5+FT1sS`-^nJ^D@; zzW)(Qd-SjjC(DEmk$5-F_6}f(Pak6&NTMOG{^DJ>XO6J1C57a9X%?$`xb6A*m70g6 zx;bC}(DZvE8q~Z4;ewi0W-iONO+gr`;;OM!@UvWI!FGZbrzGq`wNHDXiwkSE+Cs6n zgI_S1%8BsKic<}an8Dq;ew$i6dGv5%pD??<7(sb*+a~{>yNG#ykQ_LV|2&rg_s`rF zAfk%ddhqcYhk(z$R`LW(u#yRgztSLxJ`eHl8e1UXr5$Fd7Z}_;w@T!BD(3k%A1d~I zE=3q4p7Lz6$UCFjS4BKS&^s7Mw z4<|3Du~qPGRwcgI<6~YBK}XqmP=aT~VW{nof5s^SskvdIO8HXR*Ffv%}%eOJ4(CZ(v}JM3lCdooa{QQ z{x{WjcYP#9@JTFs|FBy1CrobLVaC^82RmNt9XW9*<+`=m0TPl{UvzPs-l|0 zKKc*?_f%b0;nu6{`Fx}DbUSi^t~^RPgnw~Ms-*X$YkJMDl#pzRtGI8VPoIU)MLC2> zqJ8nrEth!@GV4{7^@V%z!dXseZHTzwm+1Sm{)1>jpw`Mp$i$%WnG$O=C$H*KpO_Mo z!AGP4=Fl_5>#(2|tOH2C;VFy=yyjmCCKw!-A4!1Jh*dqlU0%{|mV?717cgcKC_xF- zt*Y1D9-ItY(|uA}CG1!(fM)0`aMV;9tFp(u_TYYL_yFtJ3C%Zk633-7C(d*)=(P>J zBDu`^XaFJlDHg%SDg|WoJ(a-ftJl0DFD0m5-{4bs-6A6Zf-%Z{0~?*wJc$=2kB=nn zc=6YVmb!F0n#gFtxh<4-%Mk(x(0%2g8shf6fo?C+1>~g94)4rXP#t$pDUo~o{cxgK zpV^r+m-tS!tlG*)xDoW!tGoLF`ZwL$XF@wk!d7b&B7>=I3!!kEPYP& zhT=b(eLq6@Q}H2V@skzqqviFeBp{NTOTebWTH`B3D7D+svn?pVsnGL`Ht^?Q7s2{G z=(C#-pwJ%Lytj2QG+X=c@;-p3SFzMPW6<`zTc8ZLJHG}B zbxN&{Y}rcwi{x#?=*D?mr4)jkC(i`ZpYZ>NTnMB;;Q!U`gt47>`$FCUV>|BlrKlao zwtp%}q)V$&4EiR=Tr02wcIPRSA+rv4$HkAHAge274xh&E>FFyFX8=!O)#tr!gg{|6 z;4Kj!G3T+H$%J8V`v*Mq2Fgz|^lX_p+wttHT-!Zt@Xh)`$jrJQ`w35Q96$#=!HNLw z*chbjJ2Sx#dkShhu@Z$RG5m4HA`Vab@yD41AT<2oSkS>|igRtSzBTIXW-ll-r)ux* zR~WP+zHIgvu)ZN=ig6y!2G3NsvY0O&^B$%)2O7w`<%ZZCwph`2NnjivSkX+$U>qS> z(KoQF1Ak3>^eZat7{-6i_G5)JjO+T_-V=q}{gXo8?xV-Yx2i`60XhdRW%LlBcYqim zKuEx)j1dBaKb4O=zRT?UY9D1yTHQv;!xL=oyT!1!SS{*rYyR_Fld!+7BtSy`w$y~9 z+MkW#pjt<$aO6UkYw)q`ZLNNN61WPigt>AAU{ncX3x7vwm4*MeV#cr8(p7G|z269V zJN|(XVkZbu*D)0dv14pRh$D5+{by%{(W{({D;7U=Ceq%wa)CIXqFxJ7S)%R1Uf4{( z9BsC9C3vVYbvD9%n|aNKcG%mw#;MbSepefoGK*k_>{`R(g%w6a2pNPdHT=JO`DIDM zSagJ(*s%;VI=OSkJ|erNn(+S+WVoEBfB#x z#gkxwd{H%zQ~2d6ZW@1Gx2s1_ChKDL#IV1%9gf1SDizzKYdm`jOm@Kxs!<9X$Jl^+ zi*eo4*4DirWnj6+Lfu?oAE!ZIi!8XLbk0_CNMB~g2kf=wVj+bL?R?w0lZ8KLil8c+ z46!;erbqrpjbWEB zL*HkDG%n+f5gdhaQ>rLQ2S3_m`Cd&fpd}~zphEzOxS1z;)WgzOEo)|~kz;1g%_|kl z04kqIJ<5S6g`yX%A!kO3+}LIt6Wj-&Py*eWJI*)-lpb!` zC;noTgkiCGLXIIrGqAIdCtfhDATLQ#ffBEzSXfs`%6lOZ~#JiFuF*=9kc@LGc)J-qG z2g;8Br1dfc|NDe}4zEmwXU#t?r>#i{thzM#FB zE{B`DTezmGcGU@9Pot2e;29@sJjfV`>1~-RZRzD&t=w)CJ`tQ32&$R7@HIXr3TNX% z3M4a=)@+B&bFo{4;&|fElli1=ZL~qK)zH0*0PfeKV%%W@`CIh{zr4|D&l`PaKkej? zs)L6p)&~1prwU{xC-69m>=0<0cw`@~i#ED9>{1MK4*ven2aOCmyxEZK@H*qh@pi}> zw$ZW?Fq{W&m|31t>kE7_w;b_t*!4~ z$B2~|i7bOHI!HU?uyoQcGU!krMp0e5MB159{N#`;G&v+Jq-gPHVuVbq4o3DX>v@&w zpb*&PuP#s5oq6dDwzG6SOFK_5p_6uFOR_y0qQ?0-^42adPKq+<+&~V#&JK@9?Pu zy~n{-9Qlgd(?_k4Nvj&WLJV96b3k<--cr)H@76F0t}o)Y!H5o|JlGoP`ZMZNliS~L z{4fp{ztyu37Uo>KL+0Kck@tP=l-H8Km&c`bPNbuC2+R{6x0%1j7`PW1k;h%e=|dl& z61DBik%$mtIX|nBM2v+f5e5;mh$H2*4*ASda71g6!YI`3@|z{$iXp~9R3uW$wne7e zOqiuym!C9?lo{TaCoa`#7y%VL|5ez~Fut!yTxyz6@c`-ot0>V{TC`buAGK6bh}@(A zV?m>2j3r(}Tc~7hDsmuhFzeC=uHlLSlvV+0S(}h8-H1{@lqf~_?B=`dB0XuOgBrh& z?&lwI3uhzyRaW=A>Gfw**$k8ddxa_mv128hc(waRSyBo_ipkbgT@8vkx#5yP1qGJ) z+R~hO6~uz}+*&ed_L^Z0=2}XUJ&Es>%Adtk6vQOr1r;*+O+i%4>8AITve*(K({jV{ zfeNL}@t}g7`0@)*Wqb5tREh{Ood@QZ4Tn-z&1Tu*NhRM!NK2KT|3ZQCmpijg^$fLP zWj)iL&os2^J_W+m)r!L+Cy3BNm}PsfueZJrejq|aLYV38UTv8u8Cr}C41i6cAxS;f@RVcSqHBMG1<*f`rfB&K3 zDc2_png7_lNbxX3ZsT!OCdWz8V0&qf)jS zDBhj@M^Ufo1ohO>!*|U}s(K{?&asWL$BKk!0pwtaGh0pfy2RFEQm-Y6vkyi7S%{H>$ zm`u@#vL;)#GP5j_jFUhZ6u;i?eSRUc>pggKRva!M9qqb0c|FGs+Q3skMIba)FL-ex zGS&!Ht-ckeG^gw>UdT@s%pBrGaGTdxf3-W)g&wp&c(OY9S&rh7*B?9{VuRNqR7r=Y z_4yGBPz+l#t7GqMCq5`g+S9psDjPaw`I^yPF)CiYQa}O(3wt}yT<^Z>yNL2yT#Pj4 z*A-Dlbjc54OxpyhrOz}@o1o<;eyV*wEYtOHr`{8KCyHWK@?NX%x#vL8q=`OUuS9He zTM1lg+Qu$Gd|I(a!%T3ob8poeLjSz2$B3|y&Ni?w@aLv{X}o58pHZy7TER!(!TeVN z(E!8hABo^#<%$4wf(Z1AfP`#}w29@HdhBTaC#WBvI`xIP46zDHiMb!}b>QynxO@F&x^& zkofv3{o6rt9NKrZlV6B$>fg<1gFa8F`gJOvCDcP{v4@A_)We5NK_OnQ!Xet^#Kh|C zYCGqbW7>R=o!03lRZ&=1c2NE<+#Plv>D4d8jePdd=thJ+Vc}sfr zq=l$|^ca(h5hc9T(yMtX#z@U~MDhz@3R`~C(hB96!Tm~TAjsaQ9Ms*L5+LC>oHYs< z=5K%!_CtX#Q=x$_2T);Dj-WNB27w5R^7M&yLEG*fR~I^`h7j{sQdu6oIY88yctRFF z3TXh1n-fp*^3YkTNAgQY!j5?ct58OAjTv*4ynHe5z2s1j$)SMTnCUl29O9eioZb2xEoHAEzJyZ1bG-dP+i_qV{^S z>=n2eIp#Tp9Ma+QpA|-CA+?lNlCTY-C5`@Svhs6@Utr|58c0cuiaE98_%B+%(HvN5 z;xJ$m{i&)A{*L}#t))^R-(JTrSZPVyFaCu9{b3u zzI|Nl8nMWxWa0t%8mj2a#s%cco7bjcu8N8qzf;QRz9h7d21X{GE;i1^aa417Oo(%> zW{eK|;l6CQR2#-iD>&VnwYJ0k4wEkq{JVrGjHJsxCH9#4}m8d zsvVN70d2d5QfMhn;!-F6AgO+iiEI?_PqiiffXJ!tBG&7AuT$fN$Lnt1w)Tkbk(F_Q z5HX%lR(26-97fyq!0A;E>1z%ZnpJ=@HZ0Xh-S|nVot)VTVWgAwf$4^M|udK-lF)Z z)+-{ngj_E*yHm^*rM+u4P_xtLAt~}$z=n;1qB?5!T`?JdnY^_3eC`)My-gE#jgV55 zdL(7i``DXJMIMn7EqQa*ne6>a2{|`a(&8S`v^?{*=M@ex0U${#7Z3FJo3O;6pQW*j zS?PfxN(lf+1;i^r!e#QxzVmsdkQHKgn-b;<+Wsm9t*|U^+WyNObfAnD32lFkPC7wp zUCf+D0_z^Vo!eO=U~Vt%jh#!zKPHEoEm908hdK*c3}yx%|DO7(!i5D)<4RCj*%GS4 z3HZ;Ql>XHL;k!S77{ja3J{9+M(Qvz~bgovogH)a`cb$n~S>`s&otkG>8#rwsxAW!?lI)1vo1Sk`A zDECsu=zRY{<@23Aa9P*maZ7aYJ3b$6{e{<2*KbR@w$Hi6`vZ`gnGr(%Qplb+NkK^? z?}N&&49-~-*llXIzx}jSS`um;8dnymrvmwFF*SQwZ6t^*>eNuQ+ep#Gc`OY}Nh@=h zKl%FKxrj&5jXc2bE6^SAZ0Mv9_C*~Siw-#LS!vVxb8iajIw4-5nZ)_$Cy3B6;8arV z9~ln@zR7>jdJYR{8HThl@y{Au`yL}<#b5+FQ~T~PYltoy0PJ? zm5+2v9`!=ZckzOgt0OwwU6R|Ub87X~?cpA2c)TQ0MK;hq! zbmLKFOW(G?BdnL9*$duNA64vWgA4dK`s@-efaY zKAE2u$uh(>rUjgZu8U4OGO35|RoFTbnzUKYVT?(mbiCD;z=GF(A!1O>jX0c6y1lQY zozl*v5PTlmLFQX^f7_Y~>|u^iR1-2SVPRG&O;u)Qo-bl$Rw-bOXD#Q1$m5a9&&{!C z&dIUI^+8gu#ptRj>{f6?S2L>ym!t&-NkgA$8nBjI|IxUtvQ?shQGf;!((;yO+0R4M zDq^fTLguE`^b$qp8=Ve7on-xD3UqoekXX0szvS&yS}{NCIUp&SmBQavQmWUjNTIx% zNv#pGn2mHSKSHjtpubWaarBkPflkihBegs@d;43_#NQy_p21RsYc#Cct1I-?YU$dM zIwfuIEa4}8P)g`!D6PDvpU29)9(?%xFn1s;#k`z`K4M0+k6MYDy?F&QnVCtsgk{CP z(Wwfj@6^1RRlk*ozE%Iol;5%VpgPe!%(FfJ;gP=QpO1H&dL$5&a_?!u0B^ z$z*r}EvjYzzA$bL%kP_zvE-ExbS7PMWM1+V*|9};eJ0ic+ZmHyjXI@cYnI>NE+xZi zUqGxn#d}=6^3)<)zbT@(ES_r}8&y{FI(gP#e`@{iPTsP3YU{~!pI!J?V!*E1$`*0N znwpqwmG?AmGc{p;KiKOgrje5=1k5FuQ+-$U!O<7R9wHh)5xZ>5?v6s#EEJG>be% zDjT1;gxy|jTvBwx&=IA0Rj|gW&}X57fWlvK5LH>5IXZq(X6t%athh%Ym4`3wAs$A$1h#WEWA+UBBq4Fz3I zqw#OGxjc4Nik~iSrp3nM@SW@!&BLbKwV-%N+Wd6|DLz{@<%9=GjZok6Rz8s+Be&7Bf*j@|??U`1$V0TsLcJ2Zf=zGB;OT&z9FmrAWBk5T^{AuC#g%Wu zPOPSRbxbyqV<(Hpi7JqLve$>9>08CTByQ}zqt@x2S3=?ybUlZ@kP7IQKXRqQzVZ&6 zI$%Y*CP%4Fsj(>I3nK1)pA`dW_j|k)a?T4DHwg%_H=*$6%P`Y?braTrjN}#=k5T*v z-q$}i1hiv)7TVC$v+QsF3+rC0L>ewA;`1VI(B^I0(0&nIt+XRHdH1VdwGaEXhIu?z z>RyV1MwGukE6~;7E0}@S;bEqi-5T@CBrx{Gxi_2enKT*^6!VqmggP2z!&=Rwa^9DJ z7x(IGTq)=W)4&w8olI>fK<;+?Lh*Q^d!r;ySKO^vr-tIHUCJ*|a@1!}_cG(llfJJ9a=Q(G5T9lHsiM+Ngr-GZq$8!8jfy@!Z=fA*$ctt&--(EJ(q z#iJYDN@Fg_Tq;)}n0J%rKAK11=-wq)*5-BpY2B(B_m4jE=4UsPtn)i@ONpkjxK}XM z#k^A4V}(}3%tMHAedMbbO$@hBqGvv0SN3<0y#oY1uZL?7ip&o#tAycyVH9&~1y|L) zgp0Eb75%1YbS9!RUmkX?PHLfOa@kt>PwIrt|N2yKVz;dU%Y;)pgTH*jZsrPOnCohtO4`aH9@IxGOhM_-rWCf zb$}TfRpHMT#>s#ze%H;^%LMkwF81>5b5GsFMhxEYO23)@H@y+5aSwI8VKRAlwRuQ( z`p65raI{Ap9%i&V?hYA7#4l#{zzo8<(cPm?8hrKzM1@_cYv4DnqGyWnnWh2)Dp3W( z>#_8!6nAlr0vZiYk&MaG6apUY{upIq`g1?NY_WY!&DLV^lWferU#*?)UoK`CAYyra zg_~-hV-=82O#?;W_jNe@_GHbaSm^mt_q6{AT1p+m$}T!8)Zw1wIUe9r@MPf9wTPN% z)UWVW-*AV|eo=hHAZR|mYG<|(EXw}cAL%QC8(MH{D;CxDVs8NM6s-xy|{?bahZ+AwbPPtZ|mgn2vjd^NF8gmsfI|%y%m2W_0iIf zP^T(nc1WDf7e^lbu{=5!{q3SP4R3nb5e?NhhT{TTq77RSoo9hyuYf7XN$fHyuOSFz z#Fyrv)+;1UX_%6Z=0u2m8=LRDw`oZ4NcByi_MEcVjxplkSCoMzZu7*(OO zQCZXDI`jrc<(B(f-s~rr7UL72h(nhcKMvw!4vk^!jm#8TgMXK;mMmm>$6Y>}Wdq&-el5W+!atRBQP!)Trg0(cd&1h8au*{b zP4(pt{s#s}7qhh%6x_5aY;oXgvBI63FNJnzG!p7|*D9O*ftu_{!{z`X9irH3yUjSg zFpFqkKEfgqZ7+f*w42Zl0b4SVU{z+~a>>KBdrlJ;+RMEfrH+Sw_<^v>%4SRMIlje3t zXoPc*!b1m|#s>o@duw}3AeOiX|22-dw?WY~Hm92!(J>@M^;9d8+B^IqTrn0_kdSuO zcS%}2CJMV9WpcfL`2J7PyjtB4f7WKW4XM*(!kY2FbI0k|fkzjvAqDr5E; znZtt4Fqn^4B~?{sVSS@qxmr({!W~EF6PxjH7SQu8Sm|g6ed6;VEz&=Y`G|0_T7d>x zrn#ZH#*3C>SgD61&tKUai1p`KJDjF9Cy|TV!yXa;I4|-4R(kdD9f%yAyB1sLa{2#g z`o{1|o+sRmPHa0HJK5N_wXtm{8)swNK5??~#@yJpZQHo#_rLdkm}gGURCmvu>FJt! z->Pbdc7d*nO%AQ7NHUgr06XrABT9vz-R0e#_~!f{FFVr0)bQy00va3DI(A&#A_>)n zS>e0Z_=(3bt)lWOb`RD8^RcYKxRm#!>bv-5m>5yZwIs7}?fflrEZ>S$0!r8&u5xi8 zb*BD2=7pS_xTvxk8>0Be^%vq6``HhJx>6B0Wq1j_`EXS6i}1^=z1$}vwDDd)6U~%l zWikq!MwLKiR?tp0P+62BeLyAVyS#xUb$wkIduEwFHbv7AM&+sDC)5qRU=?qYW(@YQ zZ1`%FHUBcHN>PE$05c|R?#a2FU1BMth#e0`0&IP!rGXADN`4bj390XTr>3}Fxlr)p zk`XOSL=$me1p{Wdk^_DTX+6%{%xjYx3CqkYOI?${9<)-P`tusI2}*{g@5*DF;LPj) ze$BW4_bY$#t4p|QJqgZ*Ka-fhZB^=YI_GdIRQKPGgi2S%f$6>uu`vf{oQkOKnF(+T z4?}|KHeU$8B93(i$Zp0Ts$DxImh^(4F;~EG`XE*~e-Cv0Z+#+XXgA}0K!0Kr#2*1; zbX-^)QWHBHQY#A8m*^79(;|QqxsemIfk6c*%9x{%IP<3kV_jUqz3TXo$pKPn`PO=p zBYx*=J*Mk8_@co2*TI@W^*HkT?{{BEQveC9|tB8P>(Ks4|u#mH+N#&~_05G7Y0|N@2>Z)$n86gY{pU&!!Q)H;|SX zMC{eb{)#4(ZA_*vP9=5gp;n_Q=IG`UHxI4no;P2y>JF03<)}WC6yC-2%0w%pI0rfx zock>3+6zHMZh%!)mHQ&m_;W9;ARKEV_1(Mgsk2q3WQvQ@?BU6*;ULC<{nevieYUA; zKnCVF&;j$=;7EB)DZ?2ws&t`Jy@Ugb0U+za7%DZhvOCjm5vT0%d=!*hr2Ja1Srku3 zdRl2TAXEj8%@rKNyyoN5&dZs*s|Bo4^D-jv|C$}gF^sVq9nvAaEe~|On}>SpytYbG zoox!mCR1L^& z2iQE2B3%W}yb%nbQYWb;P$J_(t0X$dBo}DnXgS0(iri5Pjhf2gNgj4Whg`KWeBPs@-~q4Rsb?ykIqjRd__1a;k2i?_XtGxH;UE}V# z2$#JNDGwuQbRhQC@kOazdSu+hrQv>QB5Tws)GPDRcy~-c2OF6B^fIvs>|o>OU32eM zxVS_VKkJ&8^JCvoy$rp#irqHEhh?V?-FMrZeY^4I^N8X|?ucITNfXgrZ!+{_H0D1rtg# z5qaNLj4i^GTO#7u*X9IfFKO%-)?O8r&|u@S?<23#;)L{#&B6n*QnB*gpr9D&%Cdi6 zaP<#RX`CB-^UbN@G<5X>UoZg|Q=)pKUp8HPDv_{Xv!#=e9Y!Sc>MVi05Jp;DJncB- z^D89zs{mMbPAME;W3tm)v2pEeyH^-lK(7+J6izh&R#d%ze{X7G(@u?pj1uey*VZaK zfxE_KZ~BbXd@Enn1`Wl50__Jb&7Zz_6LJJ(R2OgZA13nPr;C=$Tx2dgJyJMCq=%0v z<`Qz7y$E|!l_OG`p9pB7Vd30(ys)z1r%hIt@)9!IND0h*V&gMF`F?VeO)gb$3V$QIfeqtmEntQ7Xn3VQ`5tJ~Y zSz>hClk`aGHLPut6Za1$cJH@jJv1DdyUViN@gjewq5w0VS1m)L1Oubetkh;G+9-f^c zei!WQ;Q5e~#}Duv6dxvlp^G|LWaE`|D8y|13=EtS6(px-6?lm(sc;pdaa&8e#j?3B5DRUFsV@i(gG{!Z z6-iFef91!Ul<|~9ji)KzEQPT=CN~ol7Yf2DAEW`tQ;_PBN1a9yvbK)=&0|87h1w&z zpCLf~>=QkSrh+k#dpv6x8R%0L6@(k9m)kDn;LY#O?F4LZruL9S{OA-H{#+FANG95M z>`bB&7baTb7LE+mt#%2*fO^qAf}w%aS4ezUPgG~AsNaiu^n3-b{iJ~j{>cPwvhMm!|A|J6>&cX_GvElf?lKW7NpHLCj2;@&0e z>%KQxa;|HEiKES%k%COSuI}VpjW5I zK_6gvFy2pu;A>Pb%-c>IVs>6T?LV*wwJ zY$FY&|9#GO8TxjACcxxL`G;826n}bnL%q>v#9Shgdg+Hk^*Rq2uoJ$5C0_`7GhfKa z0CgO5;`{hvX&(~NXD~AR`$qvoIzc-~w;dXM@b3IjL zN;4bZ`IWe^nyR^+6+SLdskwv9R0mfg3-#k{R^$SdvPe*@??`_)sgmhze7dVwRC2h0 zSHm^lu|nn;K8pch*IEd{no(`L#p{Nvh&Fau%7e zxm|v&Wi4I4%Q;@m=Sn}9FKw;%p`aL(G2LeeA(=lr)NA)WndNMt7dM0xaQQqU#-W*= z8_Ot-n2l5Lqko3<#H-*SP=*MX(jo9D8%_J_I!=yC32{=2<(@fCTM;7h6!Zxzx^f*y zB0>A^kfCr~_9%fP>yrZz5T0hUBm zU+?c7q_CO@yrP_5U2`>kXUE?vuLq&UIn zf!^SMogU6N4c^G64GbmG7EFTP&OUc5p~HtkHsU_q#uWq`CHAj+Uvj7as0Ht^1rK&m z=y=hy#~)87x5(y~6b1gZaxMG{p5+LcI5F`eBpL`KYl4dlH_AYHA%Wu%-f{W$5{}bE zf7^2lbxxg2J`}v zF#tKh+HCCWM{Guzj=hib-3;~EVZDFy|K3+6T`9%~T{vB0w2#FDzRy4yDcuX$6dOuT9&46%{J;oI<7DgmCdv zovZbGATWYb-QKQ~L6)=bj0=n8A1YdW)3iYZ&T!|IldTOQL6Yq_?=Up0 zM$Evti6Q7lk!DofARQrqe?pzbGgh)54rk4MH;qYdg4E_cIx2ZzN5BDZzIt++wtj+sJ&=+d-?IV1lLyrm%dFVu~Hy(~U{hi2g%SvXck zm3Uy5nsgEsE?B%SMoq5QE4bfR$M#o7Z3T?adg@irFdL^>*zW$=MIrn|d3~GoA22xR z^EUDNJV&)aX%`<1GWz{!NQ6IH8N-AdCYE02cQ2!^d zsiKV8z21m@C9*rTj=h>i9qkH@Bm27MlqTKmMm_hUt0_3auV^^G_gGI`LUw3brU(9m z;hO7bV^XAZ%2Lf*>-^=6b#i6sk16_r;LW81>PWUsL(Ll|8&*mD!8Kgtp>bCS|R* z3sDN`_1{}X|MI*|dTwAz*qjr@u$#mVuChs*AZ8chhSkMLM=@#S)iJrdtKa9bFX*Hy-^x81+=oyqsd zw*KP_z@$kq+&6rv-x0iMa9$3v7!cjjXdV zSswk@`hBpft|ygX$iCAvUgu{iDAj zgjOEFuRnpvpz)nKD|#e2gYz6k_%md)eSONCEU)Mdi*c2Hn#C!#@syO&(e zYV|%ZuX3XuiDfDvFn?7DO}nfY*l!_;+k( zZy54&tlw-~5+Z+XfVsC2j|?hk5LN1@?KG$M{lWdG^W(ncfs0j z8oa^s?sc122oeWbkIJEPietr(vzS8IRZAuB9%sIP>n1<1B&66*s=ZV0ose>%<5kbK@pv!qD zF*<^VOp! zs@YltN5vW+*R*FN2Zy)it&_Ccd*?Y6dLH}q_Mw`a(-)RQ7H31DPW#QdKcWMPs1uZa z)?u9mFyncV$Sq1!d9flJOf_)MmsdMPWsrWS6T^rl>GVJgP8boaq!cWKhBlZzb5{tv z)$)Br6i6(BgOAbwZsj8TSM2o~oHJy4Z*5|MeT-5aZy?T8t$(4UQNeJF32!PaKKzwx zzQezvH%sTVFePa(>uv&_p6+V6rPISpQMuTzdG#jYnopqffEYmmV+)g~w}QsZT<*=^n(zd=-=4|IT<+|jwIAm&sh%Eb;P1Y@@>hIod_ zhJZcqPQtC6M49Xd?EUMIPE~S}b>gxzD=XXd9T=hmZdg}dK6mA!_14ecM^&Ld=y2ed zg{2`RBwI%h`d~K#Vszl|(5bs#=Jb3mJm~CC*}dOZse@n?4PDH9xDIkI%Rc&FjZV`~ z$-Bd4x=%tk`u%m)mdEHNWk(sz#*N{MTfmmhicV4)!o!olR#pv7;~nCxpZQd^Xw(6C zR^Ga0QGbXr+}n!d{Pz)61^sVs4}R5fY`p`2ZXzRSK%POSy_Xm~;fFC?#dhKWm#^Ybp33uxTeq&v7 z+xqU}=lguHfZao)09BXR4rS8Vj%F)cO*afNQcOB7qhNl1ew>>86Az=SZBVy3BkG%; zMQ#eEk{buOrZaDBKm0Tj-K2$pAGH?g*?j`;HCBH6&Q4?*8~8>+qjoHv>W3{|X~ptp zoSYHVV8sd&onH+@#S?f}lZq>x`?7_F#?d>Rc)9%-FU@fb$B0tx{6iE%SHHVY+|;PK ztRDZ-$sod3Xro(E(l7Dk98q#d-G(1xf`kF{@wXZeKy9XLU~od5ulei~7mH)~t4Q@t z+mjmb3R}9t_fy$|+rqUYno%;X_W~k$rc?2_CGwf)Hp2F9_oGHBw7eM;S(2fi>Syt# zmMD8NZ6hfO{vZ3rjm~D-F9U&kKNC)mN3;xOO3zvteS8(IXA5MkEVJ(2Xaob=%_SSV<9Hq$!G33=&QxUwdR;z8oz#H<#!*cqV>J1sgvZF36s|+3y+i7 zDXyFiTYKm$$e%bE3GEw;Y>K}df+}gXLYk(>JY+3WcM(NBSQw(2QXgjq3M(c?Zsw*q zG;~yXD)8gdm#d$Mjqn|boxMIhosy#|NkhCy8dQ;kDUDHEPxe#^NcqkS$ZiSL4G=c9 z7wg735I<&n?H#`t^#aY7gD$2WaZ6=s7wqS~9O3z+k@~!w-Yccxh{QM=@cwm3c7k$N zU%W%i@#3M`tV_)P;^KQmVRV!yx&?mTKw3ZCjG zq#hb>bh-W@RQ8hLcrxWL zh%i=fwpvO*fGZ@vdJ9^y{!2=_hfb)?y|q?Z%f?|#MySal%R0GWhgTs{O&DQjo_5!% zQ#je^5~k_yZR30qZIZE9j4ym6uc}QeKySW1sU*nri>hp2qha1KUOmyCA%q*hXoBMR z{BgzXiu1}{f1y`ULqe!_^G!%R#~*^flU?E`iBd=^lIlD&gn#G`*iVyU+Bi`3+5t4x zL`}Kw?3?=w&DH#SWp2J65D9ES3(Uk?(%yZ;yaL|jj0NoMn>GDZ@B^Y>_y-1phlU`1 z#ZwvpG{A#t>!%~x(Vp8X!E`A??DWF3Pyho6L$y>UyG(vqJM2d;7FptX<_7>v5Xn~t z7h@|Gd-v*j(W!hqN&^h#tw><;$&*?D0pv|6Fl{9xnlVp+Od$hjD9noz9prP3 z_@B%YNQS;z(IWtMJ!zF|@L`00H#x%TiQ2uS^*>dqL9PmF5A4j;$*11}ymhEpp}h+o zO-DQ@{)&8nK$+>Pr*`>~REi;HaE>2kP+QP>G!F0KMQWd~51rDRa9RdSGN;i9Frl9j zQAcKu2`+EDiatWhiC@HqkK6yIS-=Aq9v2a`aojA+TE$O&j}X&<4r|t*Ry<9ej)3-9 z4uIvqk|&)Z$mkC;663Aa;dSD^=uzTD)-Tw8mw|m7bV+TAA~@=i6+uR>=eNKSB%&u8 zAMWT6x+^@xWFJTYW&W%oJ7<}hHjDFD6ECMtOP;fa>6y z^_cg+SeIfo3%*CAk3jSh+Hwh{7z|452MDxZaWh3A@*z8BKadiiqh?;q@<&(e{M@=B z+R9FYrE$V)1f`vYX+Fk%4-W8&ww=}c`~7{rkrk;T;EFZ=2J+$K$uu6((1sckF6_DZsL!n5AVY!+_hUZd*=)|r+-wJYYM zic3Y1g{%gc#a(2NN7K=Hn1!z(>B$=ea~5kCtzIB?WE^t%{{8K{M<)&P?~{Y_$hbfS zensB*{)`y_T2OE<+prerUkd~lknxNG-nA-{SmbY{QRIu93~AJJh+eb>gIla}v`tEF zde*c1TMB?2DsXLh3_w=!GR~XIIWGDr?6x0mJ^wSS!)=|p8oLp2L%tbQj3ZI9SLxxd z0Ns`A_qo6CGr{>wCgqK)Z1fSIs*rZgy2MYXQ?(2HSU%K;D8L1F&5bC+6DFv-~#+wf6bk-qR3bpp=d082oMs(#gfY?F8lD`oWE+*?s!Huj)*YI~C$ex1Z1P9IFXtIzr%jS7l*^|tT26zYYHE5)G|R%vY3 zElnt;<~J=pTc2U>hB;{h@X%?MwNRqXLYHa^qV)t(ypc{y!0;mpGz6|0g{k!^s#Si2 zH%<8#KA+h^O9reHKqF6(rgB$7Cv`^$yv|TpypTdV)-y4vp873c-i43lku;3+uOM(;P8h@$A^f>GSkshmK{s zs*dGxA_Lp_ABOvB8VT8SjohbqQT3)TEbURkuSVj!s$;54vP|-SvqKg3`d$*$ADVbs z`aHSKxqsO>#+=y}8@ch$wh3a~Tw(`#cqL8rh-MrEy&O(O=QEMF$Dz%p-c{!@Tj!p| zIPG}1&N`yWx~E&Oc3s>EEQ;-=jihO3YUG_4A9#jGLDt^&T>m5>%SLWrzZib-WfeT$HFsA;!% zEPre|m?p7vEnFOsM4hsFBuS8* zqBPhePXTj6TOvVmmA6r#N8;LnT8Kd3>{$odf)>^FTXRELQrFP~4-pKz$#pG@qWv@` zP95J^anYGN*pvo$+x);Gm&8Ru8j*krgQJHPYiq2(1t~LN+dlc+`i2}`|H~2xs;x$r zNTd4m`c)$7znzx^NT;?SSq8YTZjdUK#GawPg{yACO1nz@PZ!3`h`?Tjc;6mpUVe75 zH=9WKnhm8l9iN|&d)H|Gj+;SsV^@y?&Rbkk9}#v%j#c~PLoD4L=fvm$>A9J(IiIX zFkOQ|Bd12@qMAgoU$+x<;>hkwPNA5ZhTaq!CrdKFb`4o7b_Tu>jqvmHpj>3$Z&P3j zJ&j2QMa8m)u?Pt1(^7BLxckfyGK2#}LEP0U1VtRFq~oZbfsdzxL&84-U2BW{+859o zuIN9;>;vMNaZ6HJXBjNfN-%zvr)jJ;cdXe*n>^f)tQ;ObK0m%|Acy^ws@v%7PJnKG zq5Ahcr1y_FpNqtPDa)n}TgAo^!}C z0rZDrca=_ncaQ6ZUt|~VK~h$#O@xJO%i|3ASs~+qoAJ|#c@+~dQNwKMA0iA*jo>9@ zGz|q8B(VLX=OWWQ`Rp!lm*mJI7D}4a;WHWecf{m+vO)Tx%+Fkst@UcfOqc z2Odu@m-<+K{l9}Q7{JsQ>1Tvs zo}_>{D6Aw%kR+!9_>oPdU<-nvl{j{fTIdj)jjU|VE5sJ}QwNb~T-ciEMrW3L%wq@L z>ACUN#>QuGBoD{UrJU9G$hlfu*wYAVm)sBgPho7!$YE@^DPayt@#RVH*i3bVfdhc1p69dnYBBkb%#-5!PqRO)lkoL?_ckH?hp4a6ZZ81x{#v1 zNx{27i#`34HncHz@+#@3Y3A5yjNKbcWGUk7pdpFS^5>dACB49&ea(Ss4gO}X&YUcl`CwM!%bzO0s}dE{{;VY{1f8Yb=*kq~f-iDD^07VaatpSZyLYqCF4JTkVlepYZNo^@#rs$1B_m*?lKBe?W z61mh*UiGdqcR}4-(3apK*~l}A z%p+8sLnTNlR*;B^`74)8BIG}Sge9n@= zFO+`eZ|M9bECE5V^JHf)zfF1N>e-Mi2c!(T<88zK17s1aktjryE|@1~xqvqnxk`#n zqHHZ3c1OKL3lJMCc{Zif^wB~5f1qEDoBylKjPyv|?6%|&YBRv8dv3~WhdoPH5O!2(zRJ=MAjS#f*(5#k)K1E**_-5&2-yuylpTY$OG< zMmfoWNbsiT{b7Y6hR!S99ljAfVv!r0RX|zgI_q3i`KzU@ckf65O5=X60pRK*AsJKj z_#T(N=r%ls;Q(TtJObwGv9&(!1D4r^kV6lz4K*VPaQ*>B5<@h!sPx>gG1Dlt?i-Vz zBgf#dCL5u$AoTTdR@pu7t$**vzhr=Q%I!Vde)yzG(6kjlONztM^$*?i{sLxL71@dh zI?P>Di%)efVM$zI;FY;dBgLrP)BAw_--K|*Q_)8CD?-_(J~p)15qHbQ0!})rH6y%q zn1BtB5;D>9|NA&SjN}3ZR*>fCV<1kO@4*htMwA~=>&lnw1rD!L_c<$^zR6w3`5twk*nRnruTLpY zsHkgP=KCV{yx=nAVoY|^aVoi-m-{-wD08X)nD;dM2IHUXD1-7-=m?DB0#4>`I;BIhV=O2a-BTxawBjN$YxM9M~nTx;X z<|CED&Id^E55~fN4#XhyFQ0CAXH%N3O851=?MC=3JM24J{7T^!Dea znwGdy9~7&z*27WOaJ02QXkMBl%w zGJ!=)A%_N>^e_wXcNdpm zp$T5D5{pwP6sQo9-wLIygUuYFk3mGWql!$idM)=(iNfHPqyLH6sM~WYhL01I}L21Uh8fsszYiwzxLn&fP<48Rs7;$b84UZMX^ZSS=Hk!nc93B18CYr~AF=nR?b2PdVyW zLDleJVqi3%z(8E|4w*d&;E0t~)UpQRoY|K}Wj27^SB<1JtC=Z5K$v)1)IGJCfnt={ z91L>ktrv50%TwuPcOa{B{S|E_Ss%JYwy+FajK^tH9t^j5T{?ASdzapZ3uefCzq~Du zQx@~|Mu~U=gY^ta@rIP@l_e?(+;?2Q**?u1X|}G@fN6>@&vM&5P>6uTZcl9s=-qT6 zq8}Bf+=I+H#DD)*FS6R4qWNAcIV`@*SeGf_AJ^~JwgY`dM6ZnHRQ;nu(f5lcM&eyX zj~KR>9*_1pmBJc50f>A~_M^Q=V4$k2lN?T$2`XB0NOL|4hquxa8}>XTzI!CySUUSm z?FZRlV*EVtI$Pr&ev-sDn|4HfS5mTJD8==)iA^1=xbDQlQa5$q()KH_FoBCY@yODa z4^%oBnUUgSikI(oNFAKu@}MtxU7NXuP_!0%sL?bK0;?{qHx~wxV&r)1%oXS z2=wjnn01`5YKZAmNhdwQlj0Irw<0MMh7g9r8z!$nz61m+*pZ|I(WRP`ATC@XxWIeV zY$hTGP(eKNl?8n@zN4}WZq(M4=DQyVUk`XTrFy6D05Q`3@pUZ%@c?(P_&P2>gbm0k zO=aYvv4a}{Th`0`0g_>%~THm;_bs5_8 z<`uN9YNw7t?3{OAN~kjA#={S%!CQhpw6twFu(X{%u&f+&VOzWb0dJoeF*^Q}GwVHq z_Ut?hv5bbPj{hsQ$ut0Sc%O#|<;G4-yh}hJ+pStN6H{#u;chpBJBUYDX{rf&5-;Xy zd@hn&>GByO@%#<#@J>7J+gVE5_D@Eg#;S0l+P)#+Ne!cnfx&*&vUN2)L`g@AWPXq; zII{H*|HX3OsC6N#GiF>&>#6{_bL00g;H43I@L^}M;2_89;_izw<#LR{w zw+aY6SruYd2GLQS0fx>T@y|SeeIP(%QHmZ(Xn97}rOgV?3B(T7lnMVwEY(!n1X|F? z8fYwmn4zw;Ixa?URTmFv8IW5QodG(na$rEZDZ&$9mqn5pCQ;o;ro?=; zu!!QL6u&a>ZbTkBUhXs@0G6&(SY!yNXxXI*)$jN6UB4nKA{rKXP%ytkTt8v5aLLCd zl5|T43txV=9|8Gb9KZ$Xd{HzTfe7K}o#8PQh#(@F#Gb-Mir~XBkAd#%zcEbb1(8G1 zvqJ$+08i$7pqkj~3B_jAqP=IykBf@plOUXnKGJH!U$QuNPzkcpzo!PgJ5&3SH%YcZ z{10)5QMZdenxF?nz)=Ue-*qT>eYeO*o;@KhqcJNU+^*-I)TYQ(=xt!P8wlMkNFEGrF0LyqCy0ruA&4>6Mdg$tDywRC8s&jOS|}&Bq6V zmeTZ7V4yuV#=S>czBsJW%igZ^*`1Z0_ypR?w2)E=An~xECE+`hMQg2zibM0Df?A9| zg2}RUUw96=P=9r!)es6}HXaPX7oul(UWj>`D*h5IVjSd06#+wTE=lr(5_mfw#^t7JE??7aefrx*GJK_mA{s z5uyH>HORN;f3mPn|8v^`v(IMv5lht(17a}k-BBe2kZyhlHCBlIKe00$Om^ss$P?b8 z#JUF`jd?OBJ{)ocxFET)h?;v=KBFmr~(V8R69UO7;N6(7H|Vh1i%m~e@2 zQJN%@XD`NM5GyJ>o)Jh@F9sPYd0vxd7+HEwGPlt`e>1=YefA9U;e=*D_etFu-WX!w z5Os71K|eo7&`aHYpICM6$VjKEmIO$OJz|qcWwLj6qe%t>MqtqK%FoFEor)uN&fdz9&Lpsf&4F&ptNaD zF8SXsMYI)^Vbs=O1vF_fj4i4NXVjj7h7jwgN&e;d;*pif*?l<+%XP1wY*c#rNypSf zBzG5R=|j`{m7{9A@NkbG-W93mGT@8(A496bWna$%!p_uqv30vH+Pn`im|9UnL!K5)EaW@dYf%;e}9^;8hq2CF~Xy>pe^nyL1uDO`Yfd%A3@# zFQ;Sh4F$na5eK&(c?}7|V>41^$FbGF!3$p^C;O$nfq|$L)YQ2^Ljq3@B~;7B z9^bFnD7g>pnJ;k)oS74XWkRAvMW^CibfhQ%sokNZkU`LNcG2|8ts49AKcBzxq$xv+cU~kk)FB58<;@L z|EPC-1fgeh_a@>NvK%Ld;d5KTZhTnEi)$?KxnEKp(O$S6(VKVuHYWhssBq!P>;yUl zG(fX(Z`X2k)3r!JNbjq0el1m_lBSJUm7_C0`TRf0T{cdsvQA>}h;K9BW&@m@p0+8B zw~ep3MI}9$3AR0$>7|JfScig)ZatXCiIK68C9F=mxgz;+yp*siK)Gp_J!-w%{^h*< zHyz5zblt!^-)v8e!QCwfr9q-xj`1B)fCayCOnFLw+v%DF&5A-TSFCjGd;zmgwhg+S zh+#C1h+!Nnp;ILbk;XF&@)63Ty7Flyn~U^WT?`2oaWbZb>!>UAvS=%gpz&6#h$d~1 zosuNRftV<^_##b;4-VR3q)8*fp+X%WIF=IeEB`kTG1al!H?)^@MN=t{v}Kd-DvL+B z7iah1t*xBx+1c#zSF$&3bK4_S#TpuyCn(h3@_6{4N7TGd1*=ofDuXKW4C+`g6LNoC zo$l;f_ITsle;k)6tvR0cB6X3@REihFd{W?=OUCro(|l-V@`}BG=)yK!?9&2^TSZe_ zF1)QF*1VV9Du=|QEq1sKPINvavP*)Jrkvyw&4M=^w9u2%S(tY6#Gv8U>!;1oqF5`(ha+w>A5{dDv$jtVoCB?hHz?3NSj*#BYc9iuA?nzrG|L=!s` z+qP}nwrwX9+qRPlPwZr3dt%$R-!u39Jnvc`e$?vjU8k%2sQ2!wtFQX0d7Ce)^E53X zI-RJv6lb4%e6u)r2}{qeks+-4bE?1~k?lk`@7TjLNW$#1+`@2NMB6RNjo6z7k;N8N z(m7!gh(_u8WtNo7$sS+5KZOcs(%=n2LI?upzJl#Mhe8sbq=EAf8TnTj_$=T~erDD< z4!qN&akU))A2Z((eRhj$&%Tq*WU(Sq7(23qgkJ>XJG1vPGv;z$IL7~vY=@rIxn<1b zLH-jv8_s#1(u!?wd9tXEon0B{42}(yR62Dp6rjyt_1Asj5gaiN;d10wN(3QP9CrqXGvo zg93mvKtTgQgG!bV5~)iJBU4MCm`dEE?WS}{l&3`@!wZvg939*^(<$!AgjK^qO3QMk zn4KGX*3~I~V~t0nezQ1J^PGZ^3cL$?ly&Sx=DBHD@O@o3qm8T96ELOHs~fG9>v%Fu zfFXn~J{Y9K`7$nc!70wNNLWAy1q+^uEP%N88F_49aP~*v83npb16_-iq)Z^4p#=(foNkog*Mx6g*==Ql&nk`(S)`X!^k}i(vJP6SssRQ#0b!MB1q9(B; znzDlNt07@6ql;M$Zc(VaPN!zcJji6lgyK&3l{%i06*tnxF!s^ZRxR}<{uoqI40cWU zlenwc0%;Cf?|{xo#O^UQV~z*g^$5cHbhv=f^L%-6__jo^f779R$y%8LbExxk|Hi~x zkvWnzu1o-3mf52|h9awX9!Kkba@*2BDcA}^p0^gv5JFx%hXkGYJ#6Z;)PGw!!*9Vq zDu9M$L*#FtcsID786tie#fXI0Gn=TOSs$x~G}R^w1n&h}nK@ni8Xxi)%1jo$%dnEj zw&^ar{K?xIk-3c`pd`Pig<@GrX<1pRt|ZknTc)HVjmh>}Tj)OY6%`x}e&Z;kFn_MV zeMuZuYvl16B#Un922?KZCmxNa7N9256VOWYz2!iD=UHAtW2+N(Z9*ejlDEDtiS3BK znd{Hb;dHhVXmMLFU(#(pC@_<=)Q1t>Sbtsin8QVQ>XJr)t61LRUNO&C)Su|sy!33e z>rfYsI`hBH>;d}-xwUDn{VnAhl#N6&)g^-ziOV-=(j^G1$@cA2j{OQffP| z;(}J5NF?e&e9Pc%FiVRhJ)@kZCG$u z8cAvQJWud~%Rj2{*>$B(?w4qd)Dzk39jTK=r2n_HUuq3=SegyK!X*Ovc#`fD8l!za zsDQsjN?8JGNic4*)0uKD#wfJBCf zH_sX${k!PU!|Kw)Xvi^GLq zajVKvX0e-hi5&{nj}?nFoFx)Bwl<0tTW4B>xBuhXoxEMCd25fh`gjl|@<%b%1CTsA zHt97TWSHSX1Y?Zvw;taw)UEde3V7>g+tqR4nrc-}tr&Fnc6{e2)qhF17gZpl^3qxm z=%cLfu~hy}zG^)GTj)$O%uCJ6p!hqwATcJ7IRyYRY65c#xdlmM2;>80y_X}Og4~e< z0}|DN4G~7;J7eOKHW7CC#L5EC&!%i{*OUl#0agn~esw@Iol!RfMK&x084h~r01Fp7 zXOTKNw;wX=`ogn{i$+Aq_rceG1qYurkwCn&jI;iQHm`;I<+e*SRs~KU<4{%jt&AN2 z3~UvSHNZLeVXlo*Fs0VugDjP8aWRP#QH%+&MPCkLpq2v22L#F(K~~T8chlR zWaKSdDZvmTct#DIsc$&*2^|ElfN>wtmk)yq;hWEJ3>G3te=YI5`|%fB2hJ&@!X=$A z1Q$(X{yu?ydf=j?PC+lO8ccERy8;6R@B`L&Je^FqQR% z27nPWQyCg@lGaTT<_7ij4j+CkILuj?g{T5e;Fe)TL;?HQzOx5hpOMmTx(uTwQz2EFI!e zsMW%)ndQ&{u#>)#>fYnkhgS*;X=9nt3AQ~nX1Bv}C(c{u$(TO2^NHi%4NlKi!?suD zZc`J+{~;?1aO1*1t>=oi2wenHrNdRD&+dL%$TxyfIie6KPl>UB7-pCAM$z>(LR*Tu zXpE>6r7Z7C4||jN>6yg?QZY$rfR3;5Z2~fL~N{2OG?D+(u>SrUs#pIuDZa z0}BL(l#C-jXAH95K+Y4)(cgCTtHL$#)Ui_6A-V28gSE!p(ma*g#*F$}X8dz0Jru=* z?eEb)&Ik2CQQOnT!?GV3ow|(#F)j$EFwZ-k32UhNq7-UC#?CA zj|?9;=w$i*WJx6>@iM7_A*rrR0&7&Mx#&2SgaLw+2i$HLiz=L6;b zWdma}C1xgb#iF?Bp1yBDM!}%u`yfHtN&G{l$b^}6-!l*6T4%E4zlH@>@GvE=8aLJ^ zv|+ltD<<_b#F@mpf`NjQ^3DWHSbsMhGmd+sIHFc0Q$MjO$}uS;0w-1eY6i&Cxgcr# z1X1w*ow5G2H#(xhDi`&} z_=L}r@jr|rA4{#hRF1a!V;#D+Rn@~WoThR8Sk{nqHu<8gYZtxj%3hTpSGfQXY)-iH8UP6zb&+nyv ztprJuio$|YP*4;M98^sKppA@*(**?$QJ-%B1_K>hlW#ELR87@9JX^tF;Y$e)s_*2m z-uZgDz;3VKqX`yL{gvL@{rtIbWm8%i=J#@ur9S<;QF;m8b=g@2K&r>)?ec2j?DL_~ zCJq{gmwxy|xaH_aQ43_>x65A)q22_rdw4&H+aUW4fX!UadcV)Z2X+-twjjT2(7?wu zl^7z@Kf-Ac9>*)+fczWV1$m%6F75$gdI;Bvo+ehW%LPsWTh*k?KzQ3cha!=6gFTtzWsirPHAo`ntd)W(g{_#hbSfcz$fB9MTOq4*RH>*jCCzMn z0ULe%F=nu-L|kBTqBz15mGH0Rpu-vst$Qi`(g|eJox*BGbgsXLkGrEUuQJXa zQ(P!?t>4KVPH_`2YFrw`8Vl5hiIOW6r`}i7Vt-)i5$}iuB{;~9w%;LD5D@oN~WX7?& zAGlJhhH2L!=+0WB%k2~gjZVvuX!G6G;5cq>8MdPP+4={ORSz%nx+05&d|6NG{tH;U z9p5~l;v}0X-A*l9esR)Z+cQ%J8}aj z`3C{@*BY;0&fd*L*MAF7*aTa3gy@zx=SiWV$qH@{Qi z^sg#>_-cqxv`rYp0ybz}Xw7msz8_6k5HnE?cW}HPSTP{dZS#+K=lc~NEN zNBVZTIJNxFI|n8X8rYifXCZ)5zHh>BUQ;uDc(AtTy=(HUgLdpTOznG|Ka}^;b^yW{_fO)@A!D(Fyn*^ zpIOr{xCUH2I}s$}9$ro^)R&I3vd*H)@({?vaP=)N;2|eBcIqEP6}N7J9QB887yLc8 zBoKn}&VS8>@FKnfAce>u1&&kjer(Kv7U+8sxX2((ctKowFUW+zQNyxP15ApZJ0qNe z3i25+en1Bq0t+zcAVOgA4SL)YM1PH7{aVc}q&HbbV+!Vtlm7guGykolXtr=H^)7I8 z7uWHu9tP43Az19>mt@2K_iy;`7g-@@zy)vJn}Ed?A((Irv|x%C5j_t+9JB|rZ|3Tk zCjZ{`6{i_*kaGS}`hyG?-1P^9@4V*p_QeB`DyF3y5~z|#f5K_Vovk#3JlH2V!}L*T zOk>Pqh6KJyxlnihd0qeCo5*{;n>Q$r2ib4XcN`e@ z^)hIdJ6&*6l=8R|r~!u6fKUqiv)-8}JlHo$giyvm^HudG{L3~=JNdm_IE|`dL1w28 zQ8Zw0zV?I|^LU*k4>uTp9EXPScrmn=f(jydJtA^$TK_nQCLH%l^Mnuo$o+?auM6CZ z9)`gKV&Xm4fkBQN0z7_?sefuDpsxaFU=L~-Gmer61Dzc~Z?{);55}i1;3w!KgpvTH zH#cxp!LXoHcMc6-uJuH~VA)DnNb29je$s?+aZWi{p1GTUL731Q;879;VE1HVj0m7n zEvLqTAaQ9PkH%v58EFF);_)|N!#@J@ivDKX_gK&mOjP?BZ@Vme%JnJj`GxPEnIF^6 zn-~&%j0P3!sU`eu=>h5TWZ_8OetIeI7Q)`|0MC}!4^ruv)Q|1!AAJq4?}wTEQ^!30 ziE$nSHpzXQpil#7j-~aTt}EU}Bt-RN*bgFN10@Sf0jZ9js|suXWwU}mjo@!J)yOBh zt|blZ?zSlsSF2PxJ8jmLB3?^sCqG7YwMpkXnx%%LE?23xY;=pteb=zQ8Ku+L+l#<} zCP)}o_Q<}QQSDup1MyB*>zCy`1#aRGP_wbne*+$;USp+Dt=v_L5HHFl;4H4HuF7SA zYFB8Wdf~rnG@!Z?sMh$eTBpEmt3dCfOSsEuwd1to3H~9{5@?nCZzXSGmvhIJLha+` z|LVEV-rygsu5eEmHo5;&mv%LD|5J-Socdzfr$=C*-z8n_K;_Bdn!fU2vW&s5Q1l#) zUe2vjRGMpHlimZ{X-A{^c7DGMMxA21$w{%!yr!g6t*^PoaE>4yMlO1#t8Rd*NzhiD z?ZE)*?|863jewj!koY|1xz<~5g?qr?%=YsFvXlGLb|fh|xF13Y(5uDf*V}N^Ik5Ih z7fGS`tQY<80z5DA>f_wOhiCIe+c1syc`|wN@<66+!$`@3Mu3|lD8N;*lzxv32K*v5 zkOTe{y~aphQC(Y*KxpB@4SYMXzzLPSsyMSi{nzdTwqZjh3u?OeC)_}(D+oGA{Mz|8 zl0oAx3j%T_-w*cg7^`&nYbRQNMx}j)`HHBK#|TvN4o9UQKan} zD9=Fo<|N`CLC^xud_>;z#V6^K7VZG~l|;KiO7wV%jO6Ve5#H4y65M@TP;5De=pON- zg_(XSajhVYq+MF17580HnwfMOIJ?~GB_J5M?)QFdj|Fl0ejBd8RB*-8r!LV*4q~{L z5%x87(mmR=(11s`5^L+*u- z?%OWZD8ggm)({h}@7iPzCpkv4Oq<{^6|7e?=E3IWcNjK?Minu1&`AwL`qeqDpK$+iVgx+o$IMPX zF&9pBH$0^7>`p#C7mkZqSkUIN!wfDi-3bDFuj5M5`+Bw+UfO+FR@=m#^lSg5{NW4f z$Br4{-FxEapRmn^DLXI5wVEu&iM_;6hr3WuKS}@A*-xIHV*d5?&6~ZOtCx9m>{A`b zmR?X*h*Qzn}$m-UL-*yoi|{kbPdjW-qWQ!HZZbfDp|3yDilB82vK41rGUj zh@ik37TIfziNcO-`A}dbZgq5Z@hrR&Xo0Q-*|7DN6nCr&oUr- zOG4XYMDwc^sRwK(>8*V^e41MCdHHt^Gvz6dp!#kq0fRlMo**F}K56-`(GllQ*UlHq+=(TL+%M6MrVgmDQUH z{;rDQO`%27q|&CVSJ|y96c$-Xh2pk$UFf*=Kj9!Au70lG%_`Iu$H#s}I~cmA z-OgcU7Tm_$dv-IGMB?9iB#G|LY+3O`lM(gQQC+RH@8udir^XI#O5VFPN;6j{#wFJV z<++g4THc};4!s>5XKHOxNEM{V^4$J$J!4@o6bNZQCe=`otQh|ufl>FN)|6TM5-WK+ z#yhF9IGg%c*~_yJ4`k$Ohm%?{s?qdHg}L3_r*6)8>-1?3JjZ{XPN-QeQeGUkd%cbn z!Ymi8*iB^i2QrIlh#REZ-T~8L8m;q_iTb=v+(g|yTyQ?Hn1QKvS^K^df5*?`>*nq0 z@!HZD7*(5Mh3+Q4m&wJ-+i)dHyF~;FEUGx0Kd9yc z6N{GG#ru;>ktdQM0-@#vkZltnuA;ivm9O8mZAKd`^v`Ir-G!wu#dY)hD6ieyme8As zKyCXA0@tp=E9&h@n*as-}j|Gi=c;Fh}!I zy9)&j2Qvj8uCPZtqH~ob-kiJSdbrMI>9aAq#vE6BQ{GM4LF3*{IQrw>De^fdD5-Vl z`>MV(Orc5Y5588y&wM4#d~TTiqm}J9RGo@tcP-X3*t=1tt+~$p~^L< zq`k%*o~kWsF+2OJT@JReu6{?jL8<)2O9$t9po#cq9GlG;c*9xo9+-m#-oBu`a( zHf$JSJ>JAwC9osKyZ;9xr_1lXo?K0-lU}0%F2CRJYZ_vlJ)V{v=6~XuYg={fE$li! zGsdtT4^}2$&yl(aZciKzh7Ak8;UjM)jZebi%DyJyQl89!ZdZ~x6q2g% zqJ4*tk*NjtEG~sCCg;;zou9xE8^4WP2ORvp_3JW&wNIYTa?UqJFBc7BVcobeA5!|m z=g7_{)fUd~K-~5E<^8VCS0f;dTx~z6A!Fp4f&OaKpoMmP=J}Eo{Tn#92UPP;RygDi zckB0nyxnX)UA=023(VN_g`MJecn7BJfYx7hbC=s6`v-MoXN+Fp4GilGek8~M^B=^& zjeoFSVoJsRY+7ebmc0B%Zd?f>hfYm!`As|Y;O+4ZfAiAS66MA?1hd849`L@35xbdT z=Vb6_-T;BMhgh)f%IoelOyB3p?e60&tv1vZVu$&iS-4m)cLMSEuz9EiZ*JL;>g8g? zvfrPx@rH6zk4!PifY{gAu9_XVq6 zM(UeGM@;LwHxmoQYT;?5UM6Iuggw_^JoW21NHnuZNFlI#Gb*3mS)5t+&;rgAvQJj`>b~ijf z1g`TKuW3MpfyfWplup*{fx|Ufp+SX#%p+@F>@A%iVUdOk?6pJ4U}1OklpV;J^|7XI z@Ajn6LryF~xVza*s`8@$>f~@6`vWm%95=ha)G=~fRS&Al0)3A|X#|ExE6>3}FG%z| z2S+V9UBF%D-|rj?MiDI|SnX5$YJfsoYB{GLG&-KaC$spU%9iN15yr1 zmGI<46>0!qzc3VP&-F;ZUMu%C3x85irQoViqxP@Rp8bCLdT*)=c^Hw=Dg|v5%xr)y`Je$?B?F_?fr080972cbG%&YO;Vw-(6vc0q z{*gef@gT}yeYfA0LS|ZQM7W2dxm2p}S+NyM*^pxY^3N_}hV)Y0+Ma21Tj6L^+ZGg{ zwPr5p(sb$uoK|$V291YbrFd8^ruI`llfHgNzoQv?jz*_7d)XMC)knTCrKUxSX{af< z4X0h8rx?qc(1#RSx_1hSJGmT>lUl6e^6!5@v9@-NX1LFVV-^umS|c=`tX=0hzcXGW zmc*>1!3B*albu$Vls%{YqUK#*K*A32jYixnK((!Y_SeV1m9zP~d#=^}QxO45t`F&JCEoVK#rFjWfb7bb4$k14etBM{Ij2kSV*}ya`F0PknW>i$$ZGUFL3b zn#)*JHZ8a+a4vIRhpn^a&OS<+V{Dm{DYsZM6~64_7wq@cYX%Dn@4SZrFE@eFZ2rQp z2~f+ubPJm6UrN{WONI+B9!bzVus4K*sR_ePVwoc^_-c(jwX9$h>ka1aNN>X}pTBHb zFmp|QBiO)M0M!OHyBJj$hlz^wb;EHbW|3Pio8O5nmc(W|HXS`CNn4)4j zIZ(b!X0JaY;k$!JjkOu8TgQvOa9hD0{4T!AGRM{Ro-Ox%!-BVve^xx|GSZJJCuox5 zV!&^}<)GhkeAKhsh48Wx=OtOuECWd2&W}hAEv7ep3d&}o;H*3pVlsg*esJ6O0ef!ySw-N9( zEb=^VuiyRAHQ9LF?D_Kg1_C#{+(O^uoszI&SP+EkwmA8>v--L*x(orSu!^Azvgj!z z%&&@3GnUPp7y$c1y=k;Yq}1bf2pJ%=w6pEd)IS-kqCODE$}}!rsHhn|@3T*`G>x92 zYo*9kd4QgAK}^gv^~toFk(%}_7&oGk2G0VcDS*(N*rsKGGgg&WQ2k82*#H6{s`HdQ z44m?VmNxhQ^!@;ddUU%1DGv^PHgW{3{hJp;M;DiVwldtWn=xC9W=F<1!ji#L$X2ZV zMWHd#wqIF|GZ0ltH^okGpvyT=L8J4HvW#KGwv0I`c$`z6;MC~0l~aU5>GTjyoV%Cb za@RtO6Xlp&IHtJC5)#KE9DE*;T5ks1SjP%oPM$qU3GJ2>jXKwPTeU(pB&{IMz)n>! z`T@h+t7X$({V+=$v^qTr!4&o9s9~$~kj~lIyIMw{ohX#ndGO`Meap5r&G%*Z0wz1d z$KIdfsMY;|i{ecA?}x;Q6Ul=x(uinLV=sc@Glw3(P2kAciLP}7TB}`MKoJ@WtAfU4-WYnzAZ16k=gP*DCRR7F*ytjvi0#8Vi5%ZuV63w`0n8R zC5W}^n3w=)@1sdE*YOoM&i)dXY=nK#ma9`t65JDJJlr)I$xJ9F4 zB@44TuBsSH+RX@dxgd_H9!3HG#9ptjlX!Y)Y9IwmXb>M$-xr}43G7nvVUa?52^2A4 zQ6!DZsmf4wbvnH59STeP1-INdjvL@14^U{GaxuELg>;7KWeFBK;;OZ6OzOw`!`e4B z>zok2ZJV;JGQoDm;@YUK^dep?_fl-D7JJD)K;@YYgDOLT zmq+C12Lz6lAks9^Cc8sYlGyfTPN36$JbOH<8VdWXV%&p9HS=ln_rWX78UPx2r8IGH z98MjCaVgO7_mvV16xt~Rp;F}r1%JmI@Z)9Go`Qh38mFMl`5qfRdG zISyI<5zwZF#R?6&pPe*QxCR4{A*U#(!4A>l>00-qu^^+ztLFEAJt>M}wH49K!?&*%(PH$(s_Sx|HHxI7A+gEjy>PA4s^r0?iry@z?#_`O-Sb!|5!?MMBcA9vo_Yqm(-kjhE~VT49`^`Sg*aY2g& z)IL8IJcBE#(E)E0Jz?_1Ky8wG7~vCRv?JgIDn*3YdZ#W)w&}zo59KY)#*2fae&*y0 zfT1e?Q%p>?Mza!GeN&ohlnX%ByHZie-%N#Tio(gUcSJ*)Z;^LjJl|^oJEM6j*p#dy zWd>5Qg5QjqS4RU;NU!EGrS$z3X7@-ispPR^elcXhrw~t7 zdQ<^UBeKu?- z;ns^v11Yqm_5Ym~33W4S^&gmeJJ|XUktj-#U$*o`ZBpuGkCi3GBHyHuma0m^skNn? zybLG<8%jtt>q=hlni5(kl?s(zNMBKvJA$-rxTI$Nr|kq+Wx%(;ABva{wTRJ zr)?_zq7}Ur`pE*E2o>5q0j2)Ti3BNY)snwhC~~PLHk!;dO ztHqV|H>8E?OY~a$6Dhj6YrWs*N^>+&)5WXWzHSjc$CxpKs6Myr0oE{#=6<#EZ71y! zNGHo2{M>|7$;LzwyA$>!j7B1Cmf868)aI}l&U*RV#$J+gnan+;!xTTN1#7z*4M>=K zl*tiFe;&a0<|#PeXi7s}Nf6M{O)qBAx1Ut>AR37x-l@n9S%nxjL495MYx>#gQzFL* z`8_`%&CWG8dK1Efx0#4cPGvr?k3@bl$AlMNns|_!Ab$>!9LQHhrbLlTX1l-l<$r2L zX1Y-!F~0=V9XNGAaQ1W^6mp}Z#n?)Z$YWQ&=wY8k7JaS;m9X!oelV0n-W7RJjx=Pj zNAwy{>Jm@+q|3I~BAN5m5r5)1mV(sDL5pW&+U(8A!h2cIh^U);5l_LU&aOz9IhRa? zGY6UTwicGklt;pnMzW}QvRi*RKs(}N(2iTdSN%X@rqfBTOWem`Zd;j})-o+7{;MY?TMbn((DL#S4%qpB2`e20l5CzR{I)iT8|yH`;Jy3`GW z6C!EF^uWW81mB-n-z%cBLIPeSw&L_2nHF?eb?^=H?LHQNq79zBiPI{rNUX*rA7s#1 zkxQze^uFM=I#dRH3F2>87#DaXFwHDw5ANyqPiGV~2ATu*OxeDQm2;Wav@B68Ek1NQ6Yp=og zS4hJG+HY){UCA+z)KPQQeFMbWe5y#gP+Tv8 zPGM4e=_h`;9_ud~bBmeeLWJT3iWAsOWfdzUXt<6>+D)U@iY(c$L+(fBn2TU%67l}} zJSb``F`ukFs4(YxAU?vZi-cgpf&==8T>ALsZ~I0TPD7GWBHpp?N%gI+*Tai5_8`a~ zI&h~KWLTj{(sC_X)?N!t(f-Xaj%z&Jc;7;B{|YP23V<`MZLOg7f@(`8qv}Gm^38R+6AP~?8Z`6OZD+r7LhlWbBj1@NHF4sfJe|~ z7m-FD+V-7Hwk7-kroV^{AS#6f@>AG+caGPCJ>;2^T|#&RK=oD9?>mc= zKT+>gc&p*o2*Mymc$-%Vhi(Hbf)8eU$G1K<)H^mB(j^w*A!*54dsChQv3UY69NOF< z(>$SjdWGBJ)2!VQ;%- zjX{m65HiqndfHh`cs=fCqU`FSmFo?oOfq1nng?mp)C#cM(Aus^t~}4BOG5YmkY<&I zKtpNgE;p2D% z5jZ_ef(tSj)1D`=u{4@wZ(SWhKW%r20mmlx@XE}oL_EbLG$KtT!OR7*jx#QuF>T0E z3Qh?zs2!&ZvZ8$gOj4lntmwoblVn7?rAq>-0sGNY=lCi<$e>eYVfjN_iu*^%0wv8+ z98x1y!iI(-wAplVPc=GR1OA$clPt*P^#{FK;je1j1Go16BDX+Gd(DjHD!Y8mvYK!z zQsOf${;#WXi=0BYMy6YuV?_Y>R%XJI+@|Z^TcigD@u$C@0CqzHxFl)iJWd1z4kQHs za9YQVr4Jb{xcI|VtgeG1!v^|#5X@rrx%>7wxIsI$$3RBZf~Bt$t?+;*)GGMq0P3Ry zK62P+mxfPA6|4|H@ic51XXy6?rJgJ81rR4Q!gJ}1zgj>XUT~ofsc6G&NGNoR`@$#vJgLd9vNU;iH z)jxEGcF}c_X%fsl^D-L4&)ypMk;^=jtB}F&Ks^VZ!z+Qb?jAYnFf&%IfLruQn0BXJ zeISr1jRF1NhJjcG+?)=AZt;7sG*Xn0pFrl-)s;-13O4G6*B`=v-6xJvFWvxvw<=zP z$+Va34rYzjmev1M3w7Bq%WOn5&o)1j`6*Ui$$kIXY8e%`eXhylz7;L`2tW&?dy-YC z!l$|8ID_N8%*t2b*Vw=IUBu>EXBSNHYb~eWBJV;l)CXz=_}8;;UCH+@edpc~OIz&& zci$ZnI-WGIL@!Gj_;vO#eHXnGIw;2w(%P~f^!Du{Z;MPX$-3gu+p-GZEiyVJuZlF? zotsYwjJ0$`%N24NkV@UaQ7lc(pz_H-MHsAc*`M@M_bO>Cg7@Aj3pY2A3Sj z{@^{nmp7Q`w(I52DZlL0mtaLz6%Uk6)B#XUFQl^T^)Jo?0$pn~G_`4dw* z1U=Z@CO+x_TWq%=#GOg8EuXJPxE`59+Pq>QO$Tw)#_yeVQfXYGZ|4M>6-qN=Xy1J; zi?MmqnU@7Mt7QB48PAbd=r-|8ylt_}mc;jadoDXHIi*)0oI(4wC|oFor`cR8Z{c)} zDu0Rhl*GZ6TH>%bH%%Rc`D39CWKJ5IZ=8ys~EF}wgUH1ijvzK-$f z3U0a2iDHpYC0A=-1=b6}KzrHfft4S?Vpd1~nfo)O2~6??q0!EVWqATnz=@3q0;0Nm zdVcoWf`n-)h}-j-dt_WgTBzn zoQLiB&1- z&n_t>x3tCZbGqtT<(`g4 zF%tl*D}fAf)4r~NAp;-Mdk!q(0QdpT(Er)2r(^O=ygta$s}IcnHOX>PlqG|fHp;0Y zX%=U!)(9(;sJc@oVMA0RVWUtYX$}x0vF)(`3RoUv)1{m!J&5zqH7IfFN`chQSE zzwa5AZ*G~?4s+a~xnf#A^)z>6SZ@QKgz~Ejh$oEWo=P0!pxJ*Tyx|3IWI6Tx#ZVp| z7Div-=#tdT(tDBYDWdP_F2i^|kjyDsj%>z*Vd^C$M|2^G0e#TW6{=SIKz!LkW>`8R z6|8fgU`|L{b?6jRU_H14ys7mj&R7a^R?Zwz6=7iDpzxdAG5P-oYLDPPG9N^EG&&bF z9HLXRs_hU5L7wY<{vlWmTrQk7YSCfE`dhv2q`YRxVMlwNwTF>H=S)=E(E-g%-L@T} zd*30~^@&clXOH6~8*Axvb94OLIJ;ioPcB|EQ$K;hNR!@L_Oi42$%o8WqI5c*3FLj7 z%$gsAY2Gsw+lMzr+QUl23|M2fH?CMn9KvgD9BJE+46X*|Fs?e)Z)D_0fl)R01cdF= zu=EzvmPl%Ng1tn96s(pBc4BntHht8}FCT*nj!c&)qd8VA)JrOCEp$?j6Q~f?Ko-J( zo*iJSEdfJJ1lT^e+dtc|fc*T-z(6f%Xe!F`?AQ#7wIyX^MH7jrjGI9}sA>H5jMQ*+e9 zh^+e({YNC9T3rDB{ewMXSZy^yUaA|!n+XW+U*lA}>sGwM|MrY)F?GzxhrhKsFJ@NECBUE)NgRd7%0-O$(aiu4@ujE1!z%#y)o6 zaakFlDy7d%S>A9XqX6&=UGdr~w!&I_`F9!#`wg1eO8c_{2CR0-B>Dzg)B2hH%WpQd ziQK+=HRz_gg)Owli=5!W4e~pvUD0M()o%wA-(`9`Tm|~*N}4httU1_>NY30#qy1CXiYLpbfg#Hgn3E>-?4jjdC9BPZ&kcJ%Mab6X zp`~qUqv$}iPQbM4WH>tGG;Hhb(S6Hqv-4G+eXGmw#t9hv+xmKZ`?+PS=liwm-tB$R z!B0v)mc!T>dx6XV70p9g;*r86p zS$f!7tezSXd#&a;HK`ln9l8v0Y2h|#2 zQq6#YV)OefY96jf`s1*&tn5%Xx9O{X(q91Vek9fDOilP*3^=m;s`?CJ(&sj(2C#@J{aM=7c)# zUwQCvgRH|stViHs^4K0Vya3k#7Fm5o$~`#!N$B@up;JB5db&r0<2}3y1cQN5Vnz%a zJv^Xu(;ED=otredwTE zrS#_??9g3B>-qYqWO%(XLi!Z!$KZNP#gwd`AU}KmFYN1HBrK=~i1qpj%syDuFKBE%QK!Rr)p-Yls}9Xh$<}tvXx+w+?NOn*#nEC#$CVT zpE1?`VBoAfe|N)dB0wxdCRe>gvt1^i2QK)l9@1fUYbOF)%i{kK$k|r)f0;j=Qrd(! zvUx??rDV9cTpk(r`29tdjGE-~6O~!Xx$rEa7N;sh`xCFhO&x*NUvX$8ou_FFWgL^A z?FyC6IbK9*4l9}vc=7iZ39lT6p1k;U?&h^=9fA4fR*TDvm zsXQ;&$WjCU%%g`v8R2&q*H+T?Vi7l6#b4B^q_LPRMGdB^IA8ioCoK?`s)&JAO-U7u z%FL+rHUQbw;*T*+&{WPfa6hbN$v6#7>dcs1;6E~sB{yxU|E~6>A6Hf1;W|ODe!-bm%dl*H$E4WW{jr9t!=m$TJ=`(qSRsWeK zeBjaR@s8B=?CNX(eE9f&_&7hulZ`btL3tu`$yZAKKTO|-QxAS= z-G((b+9V`a{Q{E|Uw5`2h;ZJ$M0p~W3^*TaiZ8EOWy}u8bqwX^^|^jO8;4AL%H!F- zaijO_7Kdb+3x1aEE@374p`1`o&iO2Aj)$=@35l9Re?Q)_x+W`=7MD8R^DujG`zapB zH^b<0gj(cw%p*3JPUac!kkQ_C#kqvnyX^pE|Zm%~J1J#S;=FY^^?!k5< z7pl%>?E)i0jsf^fo0|$bOpdjb43CW$(%VZVlXz-*roNzE(Da1Phj*p!?;Rt}0*#IP zhpTODfyNu3P=+1C$n|SBbZh0~>3TeT86uyEEmKTnL`_36!A4iIpN1%FgomT3zj5m4 zIBtk$81pjMZx+ARm@fE9E&~yh5G2VYsm^Yr|x4ow=^ zvCK!sEJ8E;(DW{BW47MFiBjA!(y+rs&jNldN8~yYMWhl+7%ZeLIe8LewikRuw%)2c z(eGYnC=*=Sy^GTPwA_EE8O@YgXjD~1iVVZdgc-+d=4?(%GE*9=+OmQ}JHTGX&%G3q zI@LJJ4oqM5o3V=})!8*R-DY}!j?Vt7|C~N}wd}gNC)}t3QhZrTeSPQDrQ>Lgb8FCP z;lfs;10dj@$?u5FNFPEnksr)jgcCzB#r=ej~y|{k!<`T2JZ5-pD-s$$g z@$mfG{am6?!|5J3pUzYtO_FC?9;l8t8w+FkNslkt05$;g89rV8pg%{0c3S-+#?qqZ zBiVpj-|`oGRwfODH2j3m2z#K|Gi|h=|NrpymeFy<%(kc*$IQ%3V`gS%rZGceh?yB< zW~P`OGdpI6IOZ5*W@e1xO}=~YTkE`c&iyexYV~SKT~*p@)h@Mq_tXNVI9X^~hcM&wZ1yf%cm)mg@_9z`Nb&~a-UQ6rQ_ximy_R@2T8|1A-^o8t0=(>! zdMU~cd{(W(!w1;e??7`I@~ts3h_K@A^Jk)7V&6^l8A{moNErY>%7N`u>Y2=3_3Bx4 zK!ApNoCF~wKts)pL)>iBvNag!cbb6zJ13yNRS)+nPUNk}QISq$x~wo;efRs=iUUVJ z2dPa+T%$uC`47b(CL5qq?dJ~5!jHTd>;@eSMSm*uw`-|J6l9bpIS4kPJK4w;=1}ao zSq?qA(h=29x^K;>_!y_5Uv0V0X1csrw(kGSfWNN0W zFiqa>KGbxDU#K1uRjxcL8C7|r2nk8c-ZO<(E=no0>2SHgE>z(pp_V&13hrNljU}^Y z1|zX>EK>$K-uLqYpa^TbLP|muK`x@JSu7YI+vTaqD*b0Z+p^~rdMy}bGhzuV1A5yy zI)n)9ptk**lvyFQ7i|v@8|6rgf-Npe4=KiP4OZGRL-A8s1R*1^+zIRs@n{fSgl1*O zOIzMB`dlMfWd)&ZQe1={wqMHPw3{{PmyCol3xN-xqu{)Vee*!HpDfqvjA;CWXJ zUx|vlGQ<7Ez$sj$kpBBf;4K_66{Rv>fJBVuTEepW>i1WaRBlMxx?c@nbwui|A3owz zF0!`m9g5{Vgg3wO;9lY)rHss+HmoymUb_UmwFfqIl74D(-G7$qmH7iW*WL=atQH;d`Bg>l$8&Thd63t4Tg^$=e zuE}rM4$!~NR&hBAxz=C7p8j4^QlR~W5b$%IuBxfqP=c^r- z@`j~#Pz^%jTtZzrhgz%bN#euf><#I15mQOpQEfhx$Ya>H@q3Ku5uBQye4uk>OL$la z;)bj++hCi+bJ_A(5q$2xoA-c?g9EMVRmP+Ig7a%WzEu6wfIj~@E0%)=yLma@inq(6 zXj@Ok{_|*7Ydw_)MjQ*BfX(UvSnuOmxN8kFz?#)qiL<`GW^Xrd@!9%ZEz!{|9*0p0 z5%8bRtcCC|0nv%(0mz&d3ftd4UjWw6DW#z9y*|A*NF^dBztdQ=)#ibMVe9E-2@l?` z#Ptu$oA*em&lPF8gmGO_)?dnCA4HARymNUSj=iU}DANn_Tk(9@>EmJ{D? zxt=butvhvOw2+&23By+!EbHAhY@n=uD$5GDS`p*e8B+Iitmz%O0`y~kRt7W7wV@^Z-&w-L-sX#XpJSAboH-L( zjQap5l(@x#0sh;N`A^cWy=NJum~Hg!@Vxv$rT z96``+@Brvk179g^0Q8CjhgAs7gbeS;rUx8|nE?@zVyueVk#x{Cnzx602F&&Q9u2F& z(C@}@sg2CLQ>1WBz0lpTcXieLyns%ImbWP|%e|x5B(lv*mYdI3M^<1l|L52Rxc3So z9WnTdp|etmq%#ab_-jPKds_a~WJVpJh4woilk)8fF{}EK$Bk6^!yc`HgV>E@Fz#ji z<+fcf^>vRcn zU0}QS%9MuDB7Sdu>h-VmqY{y~hc$d{wr*s9jrYnVgBTLtqmzecN-5F7$ICmY2E|MV zmHEnPw6-@Py5=od<+iM*HT?;`qr&Ct=;dR71_*L_ljp18{ky8v<^vJ^NEV z(RJqenR4I74iuwDq}TWua>7GVY2oKI?B7G533~2CbVyzWn(hX*_C5r>T|dsE=tl}F z*+M~hcsPU)Nl3ycf`12@zV0D*Kb@fZ_qDnWyR@6uX`@ZV6&4nMLl&T?Ct6{K6^dn> z``F;z^%72~AIqN*%}hZ;aUIlD^t9Z>N1LYSJ=TUfH0|{ww)LTtE%&?59;ZK6;%c_s zv(7d%)97T;uglQ2<1qC8st5!)qaJW)Y1t`qhElY+{OW?jvTotx#4qDtnmlD0cL8Uc zQ5#{kta&dZbg`N&gT{KfRuy%f1>7Eh83lo(P zdt;~MiDpbDCJKvFcJP01vS!*`{B69;@{8IVU(swtrpv-QD{C!3_Zu^)5ZW#jBTEzUZ$jyl_TBTWymqVnP7Iz=H@v%4fm~koUmmhfWv-8wS3Qh;U?&CrwNO4-bb24+!iFlCLv%bPO zONQ_FQ!BY4_5Gpy1qBxYz6vz_qRLI+4H6X?dM}NrMeLd0MoCKTR{b8XsRAHR!HY9| zxqRd=RGZ!3e?sO7E{IS=(mCXb?jHGN4c$bw;;N#WNc{Fzn?#|>mtZox(mUF+io$r) zTGPPBcniZDk-pR9Ol*ugqU%Z&`Bq?%rGx;^j^vaWm&~^<1qngtLrgj|h{ZuWISNB& z?rH?tlRCM8Q&u8W9lrH}W&3;G%B(Fy^1T^TFu??eI?AS>vU%f!aNvsT>b-Alp7LA- zUo!?kB{;Owsa&ykq3ZjUnH%N|ej`;Nqu&jn&!IAA=T{xt6RGL3yb%C+*R*X=BM0%M zPDJSOgfq~T0F{<%u>Z3qUuHZ2Z!$9fWXo?0IxoLq#(Dr7EfUAoC?UAxk{x&{40n)= zCUvoKo*D-4%hJt`J*kDqB9hkJQP1AkmY z-1??pAvI9^O~TuW4YHpfL?0Vtzn_;72LH*5J~r8&yYowRT1HD_ejf(#uTyneQDXQB z)8#CUp&pZD=*qWW$s3@E77ngVmW>PeCMy-VuJ#-4xCMl#l<=10#p09U8{+!vFzbl6^bPWQxD_SxKH!PEWRK{9JBQ&LrfnN zPpYaa5E?iF@gG_=I7@U;58iT|zwg6^(nQukxOa*lCUSl0i$ z7+PZsej`#%pNF=L<;S>_r=PFb9NeYu4l63 zSo?WBDu%_CI&h#kJiEdf}76 zqwVf(nGLm%+f46lhY3uW6?zA|c(~my-rPN)7<fReKzYSnA*VhAB zbdU>OTd!LCRIczYA(6X*Utn<$`pw--=SYc6D)hR0Tg*qAj&)Ts=;HnwIJ2CR79ABRoUcURZ4WTNGDaw5GS_cL^r zCbU^Oo<}HR>(H==Kk%C?tYi`ZG-oQ4^@7J` zw2OYsNjjAMSt!%IKdy6pRC2mJaXcf~jpxqJa&DrF#X6)<8p$)GD0G}eMX;S!#u7y8 zl2x8zx=U1fF&j%UJj}TQoVrN3W9nc#rM(>D(*4_g+!H(FN@i{PB0kaitA|Ga0aY*o ze%JblS=>JEXOmKYJN2yVcdSBFlZFq{7vHzsJ+X!hi_M>+Zr4Y)GB-_4Q`RuRl6RM~$A08R29h`@}8;XB3iB zQ9l58si&4QOd1u?x<0QceEt&-Wt?Pk(E&wc7898~XWZR)?Q^AITeRHUB3^K-cD?&08CJ!;-;ngd~@`$g`|)$SySMq2)?S7 zy!(PX;oa&RdjyG(-(i9VP)|rQ^KKm(95a?^KXON8M*2<~GhiJgZI&R%kXrBK-~bLa zM~Jsui5m?AA&i7=ZE4EfkB}yWTYRPA+CcZI8UqRs?ZuB9Q0bs3Q2Gm9hz1GE73K{^xVZ&*HU+SU5`>E-f(_!xVcNCJ3!oo7JRv-*AKqrYv)*}oe!Z9px=7PW{z)XnWaGc<0gbME`rU%f9 zn>8?py#SH~)5FyYC>;KCVi&3p^oLuudT-sV80+3X13Mz#4ps9nxLHH-^za9vkdKW( z+Z9O6)E>d%U(UaGFB6y;c0S}Stjsxy_ctIT#T%$OcZGyd;b0T*9@?Q_lKk;Iy?VMh zy$e))2@F6@t<~t?;AX{*f%=TM!+(Yw67owzEy+aOR4csrLJ+Ngiyj9qr3RSk5Z>>` z1UN7>1Hu~7D!@;MLm^9Qg3SDom;oBWC^ASlr@y~(te$e}LPZRw*}_R*c8}ab!P5*5 zgx!XszP40Z`DWq@2=utmjU_P5;2~EOV`D2kCSE~alYLkXjH%LsaL}Okvs`FFySV7} zu{SVJCI-jk(x0|=jovU)-8=bWa8vKy0ahf$lH!dq(#tq7u>6$tdc0JclJCn-NIB~w zu`$DxFXp&g6}bNOh1GHGDzJ$}NTGZ5%!4I3dU^m@+;pkn@bIF+kk1~1T!8OPkb~O_ zT%pPC9+{%33K8M*%{3&b^AfV7Z7PdRqz>BlKi??(|M#p&gCDE@3o?S9j5m}J@)hZ6 zO|fSkn`&Uyi%3QuqKK^A3)J<>dreA?Y~5zNch4SMa5L^g5B9pLJ(bQRWY0of0*m8J zTfzpv=>}hWKN*#P=!^RMy!Y;MXM1*T^5-U9Bf)!eq5EcC+K|R-h7ekM#WX;R%Hj}^6hQ6&skixy!ri{QJX_gl}&DW)koOU&CpaPNdLpX%ucza{v9v0!JfQZ zmo!(tu>pUN9{M|fzVAZT+1xxH$&kp^2Yp=}GWj87=U2?IgFcd*V>!(e8jJaPS~FnkL^@ z2@?w2?D2DalCD_ZVaVNEo29wzqUgvkTkgo+{2acX3m=D4#%eRV;{9g`j0bp=iAN#) znApr*;{66#TDP`^G4{7X?UF5MQCI+(g2#MBxWPIgeqeY%3_ZXa>{U}iNqlxf6%c@A_~blVPK;vDiGLkgB9mfokRMM9xbW$ z!th}JCtUn3zZY*+uo(UaKM;kMs$rZDW^vI#f6$=5DsaYJj+BHuB)DLA=BrBtO|iby z=B19Rx*4!^2tke&yFB^&dC_TaP<6%Gdqz&{fc?J&`c=wb}3@|+wwA79lC47W9OEdsd~KL*EO_=q6dL54HCfB#G7yuM}0#zFtPM0;ir z$bZrS-IuvKn9Cr8H0paQedot~`b%)@=w2y7z-v*T-pJRnSE-lPI=TZYP z&R?LeHw6W+xcL6S`^0hu$w533QLlcT=SM^pql5g^1?Z!_Cv3q$==lx%FNH-uAw(nD=QVPnvLJHM>oL zvA;e*p&l@W3_^_9s7iNUjSxIhU!bbLK4AWg!J&QK8weuHwa>&0S(1X=3LB2!A`q} zAPRsab#vaq4z59d{ogu`&&FIH5^!tF;W+cA^KKR?DGT!aJioc8=qKd}|NgZkwEkJ~ z>2pDfz!*hwZ9^yT^2m5dKaa=$dU@4FZgXAajYWga<%Wn}K5=j8bTkTP@*Mg0kXd3P zDI8+cIEop*dNHMoZ87yy&Jd9HqG1m9q3$O#_rMjtDp3 zxp7Sj5Tea>CX;Ci?De;Q6D#=(`{5@28LhrjFi9pOLXPP>dtAefu6lejO-KUzY&_sE zv--xuARPrK9pB5*2j%xIUw?t5W9_vT$^oy_E(5{W0*@42G_FSZ0}j z#~i_g<&+hXrvuI9n<(Hw$>d z%{5XyPdzY|nPP+=uD1E3qnp7E_@pv!iWKXY zb0X0h%^P1eWpkE3^M^=|rmDR$kk??C?CM0G zHU?*yRP9SuDRn^1D(`Da@0&WLEZ@nSnjAySGXBy=1v@}XeTtDkX}4#{AVWo?Eg-$S zxFqLQOrO#tkMc<|nUo=sg>isI-p3N(a6z$^`Vb=;);)sdKMfH=9d94~?y@KNS(4*o zwkmabH%W1Vs(Q67znzBRaYS7`BjNO()%`!M(4Wm&>`v06bVXWfEfM}FlAYF)bs_}< zRug?E#noPtO7vC=y9D&`HlMX*57lqg=%nqI!W^;6Cwgni_iEv4IF5>o!sQcc4(gmM z@*SiMcN*s6HDU*FYcXpp7aOiGotZBbVKBCBx`SG>b& z3bmG$>kC~e#k2g?a-B$?hU3s#ew9jcWtUoEwYw;Fd*_hCV;+KjVl!R~VP!e3S+;_^ zyy#M4RXDm)!gi}O`F;$@Q)zXsuqcTmq211;|Cq}t*`oZ*Qa712Nl)$5a$2tJNW;(F z#8lrQ#_m-!qGXo@-O?e_I6qYl(xTry+{4219lY^hJG-zqQ~pas27W#Y|I>+rWoTnN zo%iF2#z+jWmT&T-6TCtguPiu$pm`wVG2Th1o{o@UGZ{V~C;*F9fZNt7FT=U1Q7 zw8}9dTbPXx@R<{p^XHJ;ZpN8x?B_46_qnX8__VR43)0nRF8xRH#`NrymcmuH)eF(b zLTkh!Xa8E)K6ckW)uc&NhL!aCp+wHU{$%#hadAXK-gJhF=v1Yd*}TbRWT=Fck{)9= zXU(o;9%E*BToAcw(Ib!0z!OarAzwTMWI#iEfWFIMKwiZl;>(OwB2$uz2+bOE2I3H) z9#9VUTY??Sae#mB$B^e4((v1&xbea3H`ca|9`8YKi#8fN)G&gnVBqlEZ!-0RZh{}9 zV#3 z5}xo$KSe2ba~J;vFKqm=4yh}MDCadDkzXs@JvZ;J`VB$$DBi-L_ZU)Wb8+Pd&uCGhm0&T|` zk!p_`24fpMUGCd3WWJ|$huu99@Ej3R?_$eXzM!S(eO zh<8e}zcVh_le!qcjMoN`Bdjn5$li!68{5ncvsx}MrNH0RVLKha*-E_-EM;^1L{So` z+w!`pQ=>K&>H;lTvS#8$yxHC))b3q{b6KR>%lz8h`b_$AVI}=4VnNyEhHi3{3TxHZ z#d!q0`>ure(G7|9o8r4dJvyU4gb3C!MMkW(`6GQCV*w&D8i{r=bu9r3Bg8U&?DUZT zGEF9CvbYF#BDPP!-QVx86d*tfv2T`|L$Wa-)LYvjS-o1>CE5%aW3P1+*&=@cRB}1! ze=&v;HD_6|-vW_x_yaKrP_4m+p#?UK7yx_<*e}h)L98SjfqX#KY*^g2y-rw1-Kg7l ztss3f%KMTL*Fv|=?7J}N8=_i~(+T<3^*1R5>B#0ab>Q2Ie7Ue{;HKzt zoG8(_ao})W{R+gbOgXU98W7r{%H#-AP=zL<~uOcFuZ?( z5n!!j25dkAD+OQa`+$UgX`6p|Rje}*4LSz_9t(UwEm-PcxpaUFCjhGiEEhM+c94j< zcI(n|cEfsSq-VNmcV$YJZp$%d;>Pr;nMqmiWY5wl-gP+VhTZqj$Uh8M%@JCt-nY%6 zkw%PHe&6VF!H+Dor&Cn0lr+!~6fh!Li}T{W&X9|Ibm(60%obGcUgQD9R}XvH<&{5Xl~8H;s;vgjlKV=BmTRju4P9?PMzLPcd`Fmt^`@gYBU*svr~MJ8 zuZFjma)gO1ZahGO_FI+rPD9ZS5g$y2t%9C#;CAc4-nH<406m}#JZXnV3YAv_&w>rw zfyf4R__#kqbm$hr$BonQmf^-iG&6Isx9w;!J-;>Mh^;fhdZZ_6_AuQ9fvI%YT{T=< zA+lLIS*Bj@7@awpD+GKBN-Du%))0V+p^gL9yG6hnd=Iq(LmuG&CQWBHP5*xDGF4&U z7N$5IGWU^skc)fiZskw7S!&3-14AbkbARDl`8m=hV%db4mnCYuI<(~G%`_{Ogy6T5(LR$o z3lNz+zCVo5A2R(P45I1K?XOh;6K#XXvSCBgB2EZtNoTM65rmB2^n#ka{s~az&DY@^^yo%rBRUoIIwyed|ovw zc!fDl@ z$Cr4BM6$8JdkH=8Afp74=Sws2eKDPP+IZuzxdkdvi(kOiCUKu@<1rVtY{wNRL@q1` z@@A9yD?`peKQFF@bX~F!;DL~DN@GcSX_W>0@B~}@r zSX`p^@=-ADP(49b**KR1W(Xi|N81!XYI})p(A~Qu=jYEY)j}iueSq$1lqwNDQ6%ol zzb0r*t@Aoo_ts!id~)K8f1<31@=uaRn!H*o8^K#4?mPadkt-mI-Vr@m@Gec?O?3p$KugCa7c8K^s(!K=Fh$KL1POItosjQ+q29b@n}lEUAKPTf1eW3gwt z*;w6D5DRF>%o)$wZu>>mTj3|Kdu!SJkvy27i;%hm-Gc5QAUea)Y9I_bhN23=F^Cl; zY>!{Dcf=+L&9b}HO)A@d+sHZh)zQz}w0K1xo44^V<&LhAWq#qHQ%=YnQg0}ouRk(b zP@4i>wAjm&&KBi3Uho)`WlwPYZjp}1 z+2K6f+vhi4(v??jD&?!=YSsn>&IESM*3X2&Al?+@PoF*xyvnZDEker>*tzsJ#^9BK zLeL0}<*^jK<$S)SGpBj(Mw;?4$z{z0moQT%4A@yo$x+mhQquF!oAEYCrV1C5k!;7P z&`SX2+$q3CH z?UZQ{*(^QYg-c;hB=qpVf8F~?&Tiu2Ytdo4N+Y37-oH$^*EuQ#c8XL`~2@qaDk;pU5+>U$&+oe&BR4jT8{++J+Wg^B-2?K z1bRVK97zhZo@*b)D$lxKpZ8BW{dM0&(Fxq>LO08I*ZQ3nDlLCJ0#A@#yIeyt2$q** zEy;^zEL$}OA~(Gn_jPBc@2sJmptaIvF@v?Pr6rUwW_pi+``UzBCZt`fb8Tz4H4OVQ z3t&F#B2TQL+=FIIU?~mZo;6GCJ(+WvBWk@<{@(tXY0B0==@-}JHZQGIBS*BPJj_GR z9D7f=RoPMn6>=*z<=vIWp74#=58Ap_%ie9Q8LmI&%{w3^Z>Ls2UC(Fb$Edh4g9_lV$Spy4I<*9im8? z;`M7YFY_2@W@aQ+`if@8tS@;gkjxUP^+OzscmX10emTDb<2pUE-Y~Xy&`$O?%le1tqrbiF)>}hEOdRq9#jB2FQ-H zPu=ao=91=02UWQf6P8KI{lUhk#BlFXu=Cp~$*b$ri>jUMD{m@?(7|iiDj%eA}>p1?NGd+W2ksmd6c+t$O$q0K%PF8aY^!h7O z*xP-F{@F-=wM&1y7+q+{#f=cR7Q=V*&A&<&3f45GQq0=um!lv55g-~a3z)n&gM=k3Up>A{$Cvv3Xa90n#JToVe0ozHi%S=^>NMAf;!y}#K~2doTPsHs%e(e0BZp9Un z+akP!x;OiWI@FKVfOn*^Q`+BCiM>IBOP4)Do_+*LD@rPWUI+d7F@&OS$k;KdryA3p zr^vjUI_z6szr&a42iYWXI)bq)48i(M9gf$Atqv1{Xc8(n4(DBAbJ;OW1-ToPsXLmb zXT=d$|Fg|Ch-XSe=mw!_za(_cu-1>R!Bh>lKyB|@yyoW^nthnP7_s~(%0${)xxFg! z*5|VxBu%A)G!vB!6WgsoN7Qz#V5yrLrJdR8rpA?Ls@~7j3^iAWRfj&uxE zY4W$98lf0&7~|MQWwxM}6bDUkyfJ+&3nZ*}_Z9kRcNCN+gaY?{Y9lX-EdGH`K;{ee zmyZU`HE4t~dx-u$0J&a+FulurQXZn0HzUF5rd+{k|1;T{kd4jW3S}ZV4zHEm3^6g379z1cMGgiY>rZd|ar&fvr&N zMO){I*+_Mil5@_3?jLAr-u04Br#fnPR{-P@vO?2=bOo}Ps(juMn;*|aPZ;9xFQ zd?#4AG$~5(mjHM}J51WVOuQzj-IUeYSUYj@&X!|u@5p$a)VzPj>@yg_F*(N-qfyrfd3A!e3J-H9EMrZ==9im)O#w?WVLOdUj zqw^pc%d(`>red1_698PJ9OegqB(s(4HeML>U1nl$%IY6IPfGJ)*Wos(teqGHbs?s~ zAn8j}1VE-~Qo{_>W^V3cPzu7H#<4$m=(~{ytyN03&)n~LTCVfhV01mZ)*S7dv0?Qf zl*o1191fw$0z!%3zta(qFB=NwTvZZJJFKkG$T zpFhDL#VGB}INC^Ot6OF)Mu)X38)E(lgqMO%A4eD9tAL~)ymDC!l_*c~Svay|9PE)E z1tG6fmWl5w(O~FNg!V$ckd0VWurb6wbt;dJBCkii3qxAdU{H9EA(6zfx>?{ItE}Zk zC5|+4NJ$$#*NJI?x>2$v4k(G^{_yAJrTY{!WwjJG?Sz}$yl#t?CCil<-Qhn35+zXd zxc*2e+L$LM&^jU0`0n}70^IP<^a+ggO9G7yp;=@v?H;(&(@B!@8mK>)#aE^j^s z1xHZe;+L{LI8pZA8D)k*#-5g3CCaOi2q)ONal9mRG3fM-heK%S1G+gppY6MrzW<|; zBqgtnzmy#5i3qB^FU?w(5!s&L9-U^v9HL9|AB|}2Tjh#a;^>QdVkVN;#{I%x*={pF zXva+9=vAcSLH6&w&JYw_lq0C2hT;@mXyu9vTq}Bk2w6E7f6^F(2q7RAtFMMfpVTBs zWZ6(Uwx^bc8wE!9C1vP%c+u5-Lb#+K#Y2>~awT65|=4;Sq>oJRJQM zOzMzlH@fmL(pBwc>wBPvdY(a3P~HA`@&eqG69bSo?G3FvzRMb$`_q5{8j5HbNKe2| zZ{{cIbnHagII|b`udhfD3L`v58P#Y$HKd03IKSn@vr%y*diDSu&8ax*eVDRPM3@(B zaLrFURb+0?u3d)WxlmNC$rGtx3cgf*1B+C+ZARplpN_02O7Gg}TADo14rvYg5x-ai$h#Q3~0r+BO4V{u~FxyH=Du$_0qi=?9@O+rY zS~GSogh{kRWQUSbZttZT_g+Wsf!Tn5d=j zW@m;Urs=B8px->U1imFBPkZmo9AL~5|lGm43VWQIugdcCoC zr=%tbrnws788X@TAH~~5@E&gy5n6)%M@DUPgidYq=bmW~b4jjKNl|T$w=4*i^u&fl z=v`R*bYIep!lAQ@h5u8uknLI?k4KNNExur&V~%tbbp=5W>J|vJ98YVy;k#a^!w&bg* z%XNK*R5C{N66Do|(usab{uR4HNHr*40E?GPa2S`>K!}m{reweG$=9-@&}UEJmv1${ z%f=_2ye+|=$xSOayOc@s9Yg*3^v!(ZURf9F#YkT5=ZvgVSCumjuCc^kMjpOp*NWEJ zI$7p+;dIC+r4a(wGPWGnc{Q1l*-W-!M~i_;=b2u{odwCmMicOcy6!X})oSXBn3Fal z2_aCl+H{tc|B~;Qv>~ft8_j;$zZcc)f*G7>4i|@WE?u6n;2`_mR4Bi2aoksvMDQ#) zje<6Yd1OO(g2PD36gUzi6RVhi9dAsw_~KVs=ZT4I$Blv5<4k_P6W($2l?K!;_uBY; zJDqsq0-LdI{sncaAZFy1e>u;_mFUDS4EdQCZOS1m^rb3FQ`K-xWUEC^M<41TX9CW> zA{^T-3Z5B~$zUh>R&QrVsz21EC0M_UemvvX zR9A3(&l}<*TJX5v?nFR)(x~4!&gg3T6gt5q(v!2``ecEWQ-7$%bA%v8=7Jm-N+a{h zIuCAS{?B{O{z?w-lzYzGVdjjysLgI*8EZyBK>U015?R~B^o9b5h6&=8zcBEPj7@)2 z$S^XVuxpmme@e&c^9`j9_6?UX{ay$ogMJ9jr947x z4A)>P(Jv|V<3!~GM4@b3kM9dc)TmEN#L4ML9sN0+;~c^FFayZ4;St_Ewi~#L-*WPS z293*iVY9%v5v+||1=4>Rm@EG>Qbw>0RE~K%juDG#GL%&(ADW^M;!5@!kE2&SBHTt@ z?OGL;Rq?{ zl@4Oyn2vMXCV}G?-x>oiBfYN-t=4S6?M^`fRXI(KA%Yj*o^)%fgFG%%DGA3e$`Kk> zf+s^Ap)15yT}fs0LZ{etW>7wLkk+eTX5clAROSwV&@}MRM36#-rOoPd=m9#_1LVQj zaGg;DpDC~fzl5(W;M51q6*8x;G_EcD|E2L?mmbL4HkNm7kDHvIl*-mFx}>Cn1J*U_ z!YH1#B-(G+g$3SDx}Otx6E^QN?}5V+;4%Jr+Nx(vOiMw_tF$DP=!z&1>^F z&08$5-RPt3Qp@bH-oWRSd<#2G>ga2PrD;63By}zGOj|`#y`NPmQ&32u%Cct8sA~AR zP}p!bU~jWyIZ)0%Tz^dyao3+!ai68SIm!{)&je&(>#Lu`4mXEbtTbMA-> zb3uY9`pdpL|L9y+^H6zssisA=I|`uV(MR-}p#OB{I-WMkA|LNj@~;wwpxqlQKMO$=1Q242YIEYc6j@X^~L;rZI_; zT^lAJp#W9i{5#Jy>C@=}(|5#uysY2Kwnbisyf{GWj(n#1``-cU;^VScohnmfZzak3>ok$ zlriUizp&QxRNgKJvgPD;`=e4_GaxudX{@V7bAc})=a!Okr(`#JsGn^Zlur>b^N{90dgxan*;!}N&WxW zq^ybmnN1465pO$*7*TAW@j}ESWZRb5r7^PY3PXkEJBS9vIrmNW&Dy=Z~|>P7AlgCf8|QAg|V zDBw`3zPfI0(jy}K2IFqz?%>ep#O}Mbw&~;42#?W5bR|00hd-qSX*YsT-7IYb>> zpN!3%>5)Ryz+@S7c)x%yehGNVWEvB*1Y>}RL?f(RADFqw_ly0%aZ5$=i95t=#Ju^P z1j}gGd#4j(_NrLlo+Jm!)#lj6nT<$14I6CM@R*|h z{y=fp?79o9T7^<3Z-)7LjSgEt%uVr4aG=D!p&^-Won|$-7G@-72?+)9(~MtRMc9Ca zMR){8%AqD1 zeewTc>@B0>Xu5XcK!D&b!Gi>s5Hx6T3-0djKDY;Wf=h7s;O_2jgTvtN1Dwfyzvnsf zo^P%1N3W8uuByK3+IzQD?UJX;7wT73&>$a6vni)0 znK>&+-OGBhy5WZqpf(#qcQbRLkFX)dOaa7Ijs^(J7>44J&#BUoKSX@)?S?nz!uP~m z+=eRm!Jz1HPx)F?jVkqp;U|!r$e~2OiNFB|v%%NH&^>`EVy2D3OlmDw3K~~^=#)s> zsWxbIM>o2_T|Rfu;MrUf*q-c)_e7}<^z3zF827@YpM*@v_oA)-()umQlm%aF^h1x3 zE~^zNES;$_sNYEtb>DOLb88mfXZ4xYnnIc?qP4atz7M_WON+ya?z^I1AR<{^)_Adl^p!o37f>^j+S8Kggt%9t1N zUthRbLoUi}KOJMhSV-nc1d~xqZ-AgYj%J!}@k#0O`B8#@xFjP(3O$}o;%CYk3 z8z#LLQdp!4TJ={|j2-g+62-onZF5@6uLEM6OCNicgUZt75~DjVFZ=UQ_-H{wYwgC2 zFJZpdB>Vq!g$2{aFK=KL#9h2A_k?BJ`xIoW5RE@_`@MnGqylChMYvrsbWiYVv$y#93My>=L!)7_0C?YX_pEPe~{sC zEVvC;@gVlgb!^g%1`5E=U-6tY&VR6b@VapKY4N>)ES>|Q0B@y^FLY5#NhS}qt+X~o z-oker;0gnaZM+e@bHVBp4@RV`>5A>2Q;d4CdDa9r^nmWq8530|6;DOq2qgVp+*5sB z1b*C(5hHHh6=FXhaEH1oy-p&Jl`O{(cRClnV`XW`cjxGGrfYBioN=H?WHywc)cjfW z)MDQ#T#NK=4w$98b_<&Bb!AmIYo_6h9;vGm0B=5C9quhAO)_Qkw?TGxz3T0s3~X{} zXzSozP?D4L^o^I9{6%|A$i*{_4K#fULP7CX6h_JTQsa-sZ;+u_(pNF7XP=E@YSqGH zKJx8t8Z*6Y>t>Uwljso)!m7xSrAcpj>_lR?N#&V{+97mHDhd(zh|c=6vdu1G&>8Z> z#^J+?Oo|TeH#xL}=Y=S((VfASYJw&z-(pu&LVvrA8!oPi34w)0fP&D^z^9)pwkMm| zxHGr_`CvjszUf#)9&p1lDS^}us~{qh#VCK}&S%#tF|-y`UH30pK-msQEB6-P;~+d# zj~f1{?&u&-;G+dyJ}DpII@GlPxJdljj`mpz9b>yJa#(0c z3G<4wW<5H5f6Rs?`Xag$Hx!|9S)cP5)RELZ2Gx_v?%VvqbR7;S<@4;k=`J+-VOMLL zj3pp30BrR>csP-ub!>h1h;|S_nGe5`+C8zC{00s(-H74$$pVx3_p8vVh znX2vIUgQailKEM*UHz~-_R&W+B3Tlk+4-YqR?!(VOZ6$?;*U>eP|@cTO5O@X>MaWy zZUnu(#<;4m$2~b~nahwyf`kjK>rtL&$tUW4Hx8E0y0FJgnK5SHX2ThP@Z;V<#*;8j zJ0hBi+E&gk9dDvmaEM~rg}f;aiBx%yu)7L?rUG*ES5atd$o)~$TWe;LfM1b$H2bqI z>$&pk7;zU_A@U}=9GrdV=l5KFaZp5tL+?;8joyVUvG^4ke_5FD9Iw&k|0ml2VO;6! z$K#E_eOmlTmovfZMC2>t_*1DZ7b+FEVuSl7dDy!p`6mzS;#UuA8h1VpWp6%?#1<05 z(smL;DeV}Py^7X?n~PDid%BqRK@k|@D~&0#Dp=yH^i(ge0}|i#x%dQ5Bp}r1K;f~E zY$3%ge!^=XyHtwXMK9l>ih8^Yf#&lQb}(g90QI=YEZOT|HArRSg#$z6@BVEru@%yc zP7I1k<={`uMI&MN9ZPPW0xM}1$_Kp>Xbfi>+yGQjVaVQr@Z8uKf+2=IeFrH)L%e>% z)+AkI+-RHV*&pnGiB-wN+0#V4=Su8@A{yCxhgx9&F68TwR&-rp-Ok?dtHtzvJK#e5 zqNz8Vc%9+mM()N4E&Aa}zemsa`DESCkARDh2W?aD^Lwu!u1&k6)DeC#TKZvHlwXmy z@4pF!xY+F(jXDmMcMgU;q-+T%j$M$cnm(YjuzH22)y=bSANd; zEnI`=Omh{0+OIQ}Q;fuo?IajN&IFQg`zD|h%;R-Wp0y>+GI^0xZ1y0(#_C0Lh0l-u zj7%Et^AoKx+A;96KIE1(_V4Zg%pXWH*V49i3k|hv9C!`RFL=|@tm>zZ zYRAoHyVLZVSu#^2^kn3>IH`ZguUXtq80c`S|0mRqkR$M9L>+wP32Srjw!JZW+yA`S zvgM{w*0K9cxeyQD4jqs9fR?4p@43&0ueA^5{_)a}7uo$g$pG&s=KHY%WNp?k_@Q1c zCFrY*q#{4wHk^@UUtjlnFySN4mEEq|P-mPT*_)V8@c)+4Y5BUv=m_=Nwc5QP{xlgF zae#+L%DF11MO0hGh&sH88?r`-MXIx*qc!TgvP~bQQ&Gj{iUYZm$NBxozjtGGDQQ&I zzqRzT{ABoOm^FE5GkkWR8sU`{z=AeZHFXg6g7efCrBN6U+?Nhs9@5=Qm&U{( z-7@I^aMBwODcdEm^M(j!y`sOE{F|Uad*tNM&~eCGT!yO+K@)Q}bHUh9*Ju>|(!y;U zAw1L2PiD5d9b4<=8;AAhzVjA*bt&p(!hv~p7wz0<9ZN$o(+T8t5P$a37bC^64k^jh zR>!cpJU1|HnMl`V^F9&tdRmHlxG81ZuBOxJvH#{Ms@QKT;0i}v61frE;%L*^*%p3! zKN!<}+9VFWpljV4z-+0BV7k*L`?mQ5Z&?|^eH}OCIIn?Ao20&f>!_HK-@sw6>gx~b zhl?}75e!g=tqW$&LFU%f~nspPm*M0j)^Luq?SnE!%YZ|4wv%>y-v%EFjY@Z~vw95!x{+sRGhLyMwPd&A@o4P}H z&h6Q2+rFZM^-#I&-l&HNUD@)wU#}LYd;Lx6WgdW&*nHo04oX+?Ef10g8$yxIC8!N3 zUAtW>Hu%Y>Ah@kCIdk;72+`vq*qHxFjnyTBQD+KDM8mXnlPezBkg&|nR&MAj!iIrQ zJwc~zrSOsZxkhQ4`z0bP)Fa2U<|b|vR_NaF@Opd3dpqKDM62IB!VA5@f=OK~xQ06U zE%$3FtQ%g*5Iou7({+oi&J+RP>xt~bnAe4M{uue2en$DP2ip}+I{}*RIwc_LTd`7o zf;AZ3)9@v?Syxs|`!z|Ac@kjT1Cm+x##C7&tX4;QLub19=kZ9v2FgQ~<(YEKp(Kx1 z{(_E#o6;;_P8(m&Mf1NWwJVA^=&@@HG>oRMH$(>GMD?t)q`Gmu<8|w$((nUWX_o4ar3p6vV15!- zB52`fF)276FGSX{lM-I6TA1+_E-OdYn&m=XwKE?;YVfvHKM!n{r zN$Y5o{ajU{!^$~|cRf_i+&qF3ukUX&thn?#$G{fh;463jvZZ*w=uVAbBd1M<$KqR~ zYstrW=30k`CNSEjrfpzRg|AzlOzG-MU@vS|xV{Z`FMWV`n~%IbJU0GEXu$m*Vdh4x zx;Iw_P7c4=k(!Dq^`AXoa!?z4#(c~@g7Gg8aZLM))KW0Abq&P4{>k9Mq~P}!H|+Dh zK9?9ddL^H4)n#c)8Bc!>P?Hey?GW)*cJ~nduH~;|o`gDxOzDv0Jhytd%Br*E9nX}{!|yFf6E45YU-k=htv29dEjwxdsgk(=-zuHbqsJTf zavsO2+^ZiOc-cBX;x^==b?9H)xSMyp44_+O2?W^gulswPTCq~(#!ccW;|QpaGdXwl z+lWAE1I4h%XgQWA>rW=FtT15h!w41L;Wa}dse}sEHgG!DhvbNxik!LcIyL|z{>u?n zLX>&>IOO=SW$42+>cJ9X-E<;f5mm|J6{->AA_G)Hjj_Lz|5B>HncjTtD+Ytu^jE`v z6|v9tv1_Zq+rYY#&=N1DH2D`3nbTLJmMaxar-BU6!+ApgcHF6-SVW5?ZNs{pyt1O* zkO_X}WSVo3;L6Hs35=r_n=a#S?sFV2-SoF?(>8Pi1io_)C$nUGle53zPT+|D1=1~j z&LXk{f{`5>{q%H46a<_K_w=@iWoyHmvW8VvKS&2Y`i=NEK%aDZk-yOYGiZB#PW}6J zi;0c<5y#{*Pnxe92WEIO4pwX7dShuFTE|K4&X%i*A^Qhd&1z|OqgvNz^H)P3ytTWB z1{y=}zu$ry8W~aV>1-|^(;k~mU&|l~S{sKZX^V(nJ}IrgA^TmiS{udSkf*y$?(4_7Y_9 zyq;&!DqkAf*!41gBKKKs2yP-)+DCp>AG?FMkJ2nGlXIm)O)iEYDr6JU3u~!GR4KQ* zZSTH&>!&v`=b8jEcsY`LwW~q+|H)L0l7zMbU zQ@9;zG44nmc@XtzEeTXAL2QUJ%8+m+-0uH{v(F3%U{gEEw+ZF$G~Gk%zu^3D`2Hs& z1YCnvaF?y$ON@o)s!i`x^X)R%S@N|3Y-RN*XW(PS^`7MR^_O9Bka;5z+%xH;|G`}+&f_oct?qopN>z+@ z96cvb;KPlLV!XCVI@{7%(r`jjb2K>Lq>@5_(<*Qq;U}HZt-=%}ZR9)ibuljc&zQ?@ zV-?q{#*qy;}0RPLu5QQX)yy`_Ztx3Af+->cC^U)zVRG@z>e zCE$0P2)pzgyk{P@H3sIbyIe+y^bS1zKPV?o_TD1!_zB~1I=F^0l3n#I>|ar? z>4f%;1S5i3AkVaee+8Z5KN+zCu7$I&Sk_HO+uhMt{mdNHx~_D?t4Y2#jBm7KcI+|! zy2Ay>$K!wX=X3ZX(O(pE-KU{r{^6J|%l%)D9faroHB6o|N1K~}DR{bn`_;PRU(N;o z9>@!Z_`+8;OnG%p6i!o_5Xa_C2BsWD9kh#n=8 zbi{pTg#MBba`GSYA?ZNK2ZE3fY486R`E($w3ZD*5`=e$)b!>}SYzG&GgJs-#be6jH ztWk=v^ME_eEf5uFr*~Ou1Tj7k;(;K<``5ID1pYNBjp>V#5X;)eZkH#n6%0XQq2ymh zcT)B*!}=F}gz%|tny6!LN&AD5l*HQaYJH8?2T^hWy^5w9cmyBRtDvANW`0NQ`8 zFO{w{WV|6JmtHP?7y{Ov<3C{St01Mn{x!PC-vvAGl)@J}P(JawP2X&!G2=>OEt_R# z>#+4#Kny|+`ia$qc>d`8YfF@0Mecs3X9{{fanMRu*2)lASGLGFLP+LB{P?e- z9#!;l-5Qe9+~>afkM`@dfm>_ZKKeJ;KJ|ETgCT+1CL!MYe@Wbb6TyG+D#vQR?N!(8 zq_<6gdy1}fwZ4BK(hz9zc5}bme;uBN{Py*&1@HG3CEqiX@)1~`J+}&g8@2>m-`>&> z?;p1^3BaSBPi37g4R_vfV2!7$XE}Z!F!<^ax1G7;Yi!p-1*u}{-t1@<mDsiwAlUP$JFG*&NG20Npx<)C}zwo zXz=dk2ei%xFW1MYy}g}?y}ARuN#^6BeDjs*n)boLMzk1U$>nejsl?mj+rIKTuSQm8 zw$Ih>&H<@6cny3^@Ilj8H&=ka!@=AA<#e|0T8@Oja&sXWwZqrmwT+ke-zi?XnE_({>{tR2-AZDfzK{4RcLp(`<1rY$r<2`PDC^8wU=MwBT9pE8zMmBD~!>kRzk!m7me_`xjVi0-G~exx|avo0F=ik zqecs_za$c2y$QmcL-x5*zg2=lH+00mwL4j1zz_SaBkS`p%gQC$k%~F8{JZPg2d z$&tQU4}6h0!n|V(l3@zcbRG;%=-pfAB)>H2KNxJJa9Mx!bR}>k$2h%t8kd-YyGX~d zKNqDT%-rss&0`inNGA4O5Nzm;Vy>fF$&rx zn-_apVR|@WdaxkK93Y&g*pr_tmeXHsYz7&>Q%k)h|LP}PvXz)X=!uc+d2$A0{mXuG zOV^HO9rDfd1o9!$B?jel%b;rNdn2UJm5YRvtGDWcE*@1I5rg+n?EtU;6}etkY>j-X z>EH3poa|rmXeH-vQ{l-#g|qP`>>`W#U_Z16MRe61(NBoQbvXbd+s5LLW%pyVkI*Gl z{1_C4kO9cc8t?-GyyU3+?wy7H9|4=H)4J>a#OgsmZFVw8WyBz4`p`s->}ru~TVJlp zl%YdJvT@F}j%N2cDNsv3ir|6Uf-af9ygdXf0(tFPd&?=!xv0wmmcwV60N@{#?n?y1FwO&4E*&>y- zn6ZV|s+>9$WyD(oP zRSIdXYjd&hbrr2TbmTc8bU0-CV>-A8E=qTO|5719&CTNCOT;?aI)KnQ)kxfppZ(S`qg6`=jatU)@_DC%TH;Js)|3+(7(8(3uo@Wsf%?Os^bEmA4OD@Y!j~tu2Oq)- zsBdkn%|JNT$!HEhiVXuj|2O_n|K@t${SWM*=C}q+UGLf>?+$^No6LrH&zNw&KfAI| zHu6WCo=0EmdU-OH>f}Inb)>7mJHNkehk9LIyu=6$1%YBz&#qI~qSBwu?3hSNiKgEs z&b~W=i>LG}(XG;U<&kScoM8zFwzbqzno6>;XffA?zu(|3#}NCH9Ni4b&%VQp`N-8W zsw7sJ^=i&|fszH=W)X1sYm{h>*Bd$NBG2>J_t_s=2vR(NC6Tk1qNZT4*_@$Fg|8h!~JwTG_}%(#zm|%&iNvPi+BwQ6mSt) zO>(}d;37If0*&`<^RqhO_r)`cb(Z@N>&}^t7kz{$ewDq^yd~m? zhd#m3v~s}Y39k@Ll`Ot!o}CiXDHn8%50=i`sWMZeH_6UaZEX%-JFm27u|c-2Lag@^bC}Xr|H99OO@M!mSpIy22 z@SVC%vVJ{1Bvs8=YM~7ouHJ8fmc>YIaVOAJf-Fly~}xwsML_xo(!Xv zZ7OFgE8kPi*IC>*wvftD@Z1#6w%wk;o|Sk9dS~t}X@+_G@9~%)*uH{<2us~W}7;D)13Sr0JhavW9n2|4s6^>&jQH8>2Sti9LGp(cC*XqI2jITdPdILWHD$S zM_c2rIt<~`ui9-T`~n~#YF(T)d~iGQp_vs|x}W$yLoZr+M&>n=w43MR&33sPd`}hc zz46i#@_u$>AsWa!Et_p!iXsgGs*Q|glFokuHQ&$dgJW0SY@9xvMwf;RbLplVlJz*} zGYbOFLtur8s=Li8qRUP|(8oIJKcF!jQBG64#<~y7EQWTvH*i{V6nFcC)^@0mET(c? zUk$vj-OZ|o69{igcU}@WLmD{ovcM&0@_o@!?urP`uAk&mVhU31`v?=v%v$SacSBV7 ztv7ethSAiD>pnbo>s*`^dj_j+{KgfEx~X|j*fIGH&`|4FzDaVse+8a+e3h{!dIA4I zSB$)+kt?i&`^I7@W4=`o!INuLar_BsC~}Q}SnyuPfo%6;g4W5Z`3EP*Pz;7uED6Oz z%UO+i?GDqrmh5@(x@?q#($XcptOE;=6mN_LR&C%nbqNI4Htlb!EwVKT8e8iAk@n@z z)=NRwoBR#{A&gcBBXv?6M4Yy6`|M(vmJ~q}fa@m&ULNB29Axi_c(jE4HvtVT?nX!u zAX(*}LN*#OzU?d@saL~lbS=6j3&+_CLRU-UCpy)#r#-tsv-Y-_bW>kD!A9NQc@td(*- zv2%F*wzBMu9L)fV#@St=&x^Z4jMEwc+V+Dm!<*41>71^g2>UQ~2s3X9kBM`HOTVwa z>yM8E4Zu8ZY6b+^GrB}BEgMlC$J|cU{h^PPP*m-y`?ESu(i)3VQZ_k*X`)uV85}ig z@EG>}n{F!-G1S}e(~am;`aKBa&*yfw+ls|UJa6#Hz_(6Kv!xkfv5RF>>5gmYtDU-h z6ZPzw3Z&K-`Cu|2Bf(<}bMj%iV05H|t6^ccT;IS>9FD+=@$PGcPK#~}D)9Fmup`>Jq{nrGv4boD( z1~T3p-yG8P#>wdoZ2Jb5RX=Ql!3mI&wVSM53{YNL<|p9mFp=?)*^oA;z%&ZkYA?pz z&)A*DX@TUOZAT}Ocoqp{7BS|-B@CljEW@#IN~2gb!${rB8v21CY!ayc6dcKcPwagk z*@N1q?x^I6)T9Blt@rW=t-O~RDjB(n!Tjq zCnaX5^-49a)vB5><&iXh&`~QVR5uu>Ojw5zA-yAsbno#>K2RLdMiYOt%l(lmNTm^d zdi4`cwAm!Hqc?spM|;SIn%(D_pCeKik*@X!3yfLD z+BwEUi1@6^OAC>W`po0XLRqPbp$#7vW|+STa&)L*X5q_9-}^){y;F``2z5)+@K8l? zcaS68e{pNZ7FyPLaK{o}o2OJgfFl1jIpqESQ?qE3=@YM7<2IH?C zLM9e<(H;2GS&3}@Is0QT*ZQDH`&K9W1y*NolpZBZhAHbxCx0{~hLm3}dqQUdvFbJ4 zD1_C!0|YE{cxCcFX+liAZ>Ui$-mV#oMFczrV{-Nv#v&x#IIDF5j}9I5%>xTCN}S`_c_g+c6~D(Y>E#eK7l7F5^K2X zwMSqcnr&uAoA>nz=r(W_;J{5hx+c7pSU0ncjGkLLYOhQ094eo*&81+7zC7aP_Y8sfDxPa(?VXatu?4 z%cK6|zq90!WhJxpRn&BQZ(!)v@&e{HCsx@2xb(RqjH-kI=E`Lvp0h+%Ia&M?7R3Ym zE?L^Y9mkQxn9yAh!I`#b_&cO-&RN_ot>1iao*eTsD%$+tpfEjR3S?ztKp#Q7pu6SQ z$IHysD&M`El&7xOZ|$G2T+0tGG!NQs34C`z9PL{1vR!(enM{EBYgU89!3CB{>@@|@ z)4;U*@5B%>P1)VdBO$jKz9{_=pIW>_>TGH&w?oM(o|{vlr$R1vP^kt0o7DOwiKC6u zK_3JM_lo?jy?9x67O0ivxH&Jwgnon|48jZM1pXo*v3xRhhq}`?!#tp-Rw)74 zq!r}`UeBhl`>WyjRH+e$(TV8xR0nZlQ(%Ob#ucm5>TXAh)GypM1$}OFxTsCl4Q*{} zmOD_t4d@`N#m63|RYzHumS93BXfA)F`@;z%sD^w~nT*tuw$Vle-$GE#Iqz)M+?$vF ze9q*?$)PLI>7q#8t(C~_sA2=4aNDK3gWD?|x!UE5>%}a_ypYI7QeM7{Zfq78cz$^K zoC(G2^;)q!0J|Y+y;_XdwI*9n^D%uVBu-i6f@^I3?67Vxu*&;7?@XS&FGR7JAVNG> zvAEPf)Dy?M&2>`Y7`RY<8syH98TcK?FX=lwY8B8ineL}(E{>rF{+-|a}z$vRo8;p3FWGDgVda|^l_4l`{`zNzc(`?r!R&31L?T%inXtk zzIou69wB;ddf1$8JwwK!A--9Sh0H6%uS|j4E<>+ea#9?5x6IA$H?Qd0J%$a&l!HNf8>hsN^%1is2mq ztunEeCr$xxxiugPzl#sL9Jy*G^j`JLyl!_5E7lg|1&5%N6=%)qCpD}+b-0^`HUk4) z_%&Teh8t9yFkaDj`d;CJycK#bS1Oofe&ORIOYR5OiA3tNIZh?OqU*c0>#U;2XSsj& z{v`Fi@!Rmciv-rYYW%5v8+3>`FCB(GsLVHur?9^V-IV>&ET`Dii8Fi6B;DZ7HSmu(px9^biZ z;khuiwbsvNS~~Ou5}v|dBc3(C|6>GTZ+4$nJH_$Jbw#df;dLzxkeiF%!Wph+{hNh0 zG1{h8be*Q}8|{T}_CrM>qZ8o*m5*b2uJHt5f0t3kuIkmDr8Y}>*B0PeN#ibjLAH<6 z{QIEJ@(_-%YHRAcCL7A<5gn&X0UbT@44=sN6V zAj#mYLc-iKR2aUJsaa=Fb6~?|Ytam!Ah_uIDhXxs^P!`2p~if%n=uu1I^Hex!m8N; zG!9}8ZU;vZ8>IU5(WXl!_D&bp0Wc|+*pfSq$vE8B!ZN$EHm)1^L34Qd+~nA zU0h)A(xtyHADBiLTysEmIz5Qn7PcO~=-N%>`{6`Y2o ztZ?N)w;?^}z0u)oyEomg(a(6UfTDq-vhx5NZle+5Xj7H3+9nurM2BFc(yfs`nOW}M z&m9yBTPk#`Da0gS(7dNuuWpT?JZ;ykJg+?}q_WJ2gmc|?v=vd<7V7?7-a1^D8_XH= zZMRHpC-d7kM-{`i0GC}lIDk>v-cf|!SbY55eqp+$G4L}Pe+$==wl05%y_wp%NB{~N zo(>(Mk#x7LA5(}jG;gTmM?(W#?BX32J-^MR#GgdXrD6S7tW`%$G-{VLG>zmjM+pbN z+e$}s+9r4PC<05dI6R2=i{?Gpy)sSLP}FA$9Ilj zqkp#0`?%L&udD2C(a`@T+{sh|9nVxk_`JMZzgcl>_@^;hcB#-x@ZFS0sb=@(-YcB| za3{93J)qZFwG8U~sDZBPD$KiNGmE*jeS{|32zGEq7+KzouBk{zs*=u!XfRxlD;meh zUZ0N3xjomfNE?no6U7pnp2K4m*MIRG;ZpU>yE7E!EfuNuIOxApquZIW!<@jm7cY@n z@-dJ?sXK@DI-G^;D-Mxm6*EP5&H@rD*WA+?EyxpPutSX=4kBCcjV|I=U)tI66ZB!u z9(9?wjz-JDrUCI*(c0!0_1c;C=U?+E)GkLNNJ!yVSR>>=l=TZ$l;a}77T_YW0oIpJ>SV+{>IVYk`joo z!z3??oOyTgkuKWv+Rip7x5P~>87T;Ur2ZAia}$N`(-+3%0k9LiRQ;i6*c@kthjR!o zEkH|tIC-dYvR-lq6n#-HbPLw|DF!_|BMhxFU(cXylCDa zr!ilQu_Bu_GRvUvPFWPEAb|H(R5`WDGvzJ*+eDN&%;=r8Lx@kJO~ zkCHK205TVsR_`#sFXvcMd!sD`-X!v_^DEr^rL!^0;KOBCS zcE4q}bNVkHw;Ty~(qma7=Aa_27%Fde0hr8pdkt2Q2vXP{@<(_GLWPWntX z95zcOVF36@6Ggb9Ul;-nwWb)FiejM)V`7hl^7H3r>{d8jxP@O+A_o)9#{Jv5_X5x} zlP_bdRV^vw9DLSnhGw;5RndND|Ff#-okGen{r9;T4@7i}>Z*4N#^) zy7c&ftIp@Bk-&MyaYwVT;9|6!UOk+{bAfxOEkJNhjT)&Yj{9cS4fdz2-&xQi4}7rd zxXtoXeu^InW*6EC&U`O{RiMn41UQ6!#}4zn z>n(=u{8eor=m)4WRqDj;TV>(XLSMd!6G6JtZKC@s815_iJ`PcdfCe5t^&pK?fxAJ7sgzlr;Ur>+hTS70;}N)C%xQeAuSTGC4&B`_Ly(s4Kd}OUVzN zfW{>9?}aGeoG`DX-^fBHCdi1$XLXV`H?ci*uj9E4iwk+i(nfG@H^&tOjHPcMM^_5G0B}K&7Ylhxca`un~ICT{pk|5R?U!C0= z`sd3SAxVK(EAso3VS#XOzDMz^`(4u8!7MNZ7^nTFlj`bj?joh}ElrlSp4SKbaf9^s zx^w8Y%(GtL)&9HX>L=zmm$(&D#!5B5LEAw-IC;D6rq`=#q zwQv5L4|r#g@wxu3#r&Q2{HSkLMB&GmT|NA$Mc<`SA1jJCtySsQdZQ;j@X}3Q`>q~F ze~izQ7U84bX`*FQoi&$(#9WTu&z=f9jLUI^ga)E9l-n zkGydtW{L3JZj9;Ma{6*Z=4cvZV;fqKN4>)p2N>DlS_|$TKZrI$^$l&4!lcl2mc&QH zxNWY2jk7TZPr5|y3lU(gUTN+zAq?JkWWFg3q4`95f zEKT%qL_?Loe}l?PA~Z>@dD68gBIB(hc{i`%C;1qpRU@{wdoNYnNBYRjuZDL%IU7A* z5NBmko{~$llT*&{V@@NIA*%8?DC|R8Vn{I3q{QVLWT)g1zt$lPA*oM|_9rlzXyD8C zq+~)@?gs3Oyf8Z{QdscNtjBf?k3%T8h1_f0tLL`(dpkKW4e~!im7O(z65;+_L7?=u zeio1Y5L5E@;NxIfR?#JZNXmCh8b$kZu_IWR{h})Vx>)s6Hh9xHZ**jLoARWEBLnqx z=&Mrnkemq+Tk1r*D*+~_0>oz0C(;SqwjI)TG!rrjj}0%dZ^0Qk8^{!*tCI>lD7l>f zB6)vt`TSP$p`Xu-_k*nDxiXfVrP40(!>t0dG@s`}Tad__y{Uk)I=V11+>na^I2QoP zxXUxsR1ag7wESgdJU0qA=1M{%4aL4pw7yNT#5H&<`ogw{@VTtqGhFe9CnxORuWUJh z5I-~w5qMEl_~uOX44-W|`$B$8#dmUHJ3j~+Wfcigeb6J`n~aJnuszB>78H>R;HLz* zMMa6X8=~nEHhUihLyLR6$aTgT>eZz8k(Noa&*Rf!^1+^p=-~%<&_@x1pvEy`xFr>? z0QNE%Znb@zqA`&KX&%_!tWm5XkX;RgUxE4P;(rM=hR35U`&q4{JNomb|>AYz19iLK|2}req-n z0TA`DsdVM?xf^GHfMHaYEpn^XZUVB7!ycgWYRU6nC)|)58LEbE=)O%ppA#P$a83>-gMjhZPz&`lGf~C+yF-0Sx3^Mw_o|f39!q zv^ap+0#9j2-^qmRP~*yqoaN0GcYo7n(`>rc<{YPFBFBbIxMPv*^5YZUZ~t@+RP<8H zZd9&Sy8p;KFFV1%V3(S?+-!AsTbFLPVz0$(COgjc-~&CyahkT?!1p>~Vo6hY4Q+G~ zMQ9g=p%{;`_4Bsw*p!3XSSkuARaiV)eyaZ5^TQii;L6 z)UbEN(1STIYhJmA*5D>wON}}_JAunV;;-cZ7XXsU^~sq`V?VDVIesF_su`zs>)}rr zDJh01%nCWBoPct+#u?3X)kHHkW4%jagaB}tOXyD%%gm!7m zEw%?yqnD9d*BFhp5h6-|68XHa$S)Fqz=ZtJvJG$aQ%bm>$|FBi^8RDcgcB!U!ZBsv zYKCrOy0C$JUXY(C5;@L!8eqG)j%&A&54cFs;VfT;ZmjPd=4*9X9UFjY%rL@#N-@I+p`5Tc>EzwQ0$0N zNJq~jk5fFtCb=n+<@HL)tM2|L0c^o&^0(!BFB}H8e(xiVz0n<(L5`ELggEdWwK#6J zfNd`gg)=JGy0p%6Ud%?aB&o9l$1N{ZON!Tab$-ViCWek^WwhX1t3kgkJTQEEQ?0=e zCJQrUq{U??T8EIOwVBZ;*{-B}n(@If5jIa98;Mkgf#6}S`)r(*uyMRnuhD6T!PIu$ zR0*X`M&}Z`Oynw+ioIM&#unIQq{CT~IHM}&v0rtI{WfJ4d$6 zMR)?A-mfEEm5@p*@9rEL9Qm6DW1a`^XTc-#`q1-oDxUdDv+=to(gYL)=;kSjl{;1j zND>_&H=aZmuv*IAB%o9qfvpAU%B9LzgQkcj6A=sf7etR=v0tD8QUEj(nJ4{F^Sr!w zzyuFOUXZf_r9{b3KJ>#rIa4vtho*x){L>I_O6q$bBa_UhRnE1bJmrkBtHX?_T zg^`BEuLI}&)T+e6s^9x)ZYTT^%Q3{HWJ>ogy}sQpbO?oQ1phWn8_Csn<^2gw-mEAb zWQe(eA>00=L?M@jd>+3|y9`s{;nH8^o(!uMapTWtgAwJOc5QvkWBS|gMpIF_T&YiF zo+kJ3fp_MbeT{*w2yxPd+wqF3Y{Sw~l86*vJuN2{kLfV!=asOfPP$7boy-$ytXINv zvPkF>AFR|%hA{@ih+9tzC5#iAgX|ush}d~eVxXH?07kJ+o0sD!%8N99MaANmbZG*G zJ)Ot}t&J0Xo_YGzuT)S`qnds@D#7V zM$OFTb$`xMEaI&sxy}{Kcg;%_x$Fzi$-z(9mNcA;or}^Qr^RGquUVj(24o`+6MX(E zbrdlnh#f=aQ^GRo)=bk+U(a?SN(!r1B zDW6J&=&h+ETr=*9N~2k{i`Jkmy82*aP5}d|E>sp?Ot^`;!Lyf%?NhCjRLMZt*l9(f z2yGc`TxY^}U_`F0ylV?QZviQb3bvY3Zu(DKKLZL7w#9oHP7n-naRC-@iQRr=Ib;E& z=bBe&nQ$1lM~(~OdHcH?bEpBk zgeC^$7qwre%n zt0`KCk5uJ%EFU64$t+)PK|$U2bZ$>PWKC2eO3{Xa6rjY1oG+Q^Z9k`gXCJ@DK+azV zx)J2sr&v~D()38wFCRLwPRE2*Kc&NkQd(fiHj`ak` zO2w;-=TKp|Sj&SU3uJ@?mBv3$xCHL}jC!)|@PUsd$`G7#3|$c6PZW{wpAq4A(RY6=tvdZKvG%MzYsoXwI^m+&n>}{ffUTIhVHU`1!p})3a!jtp=M7-f;Dpe6f=NbVlEo zgpSL80kC|(WEQ9vj>Tuveo8J4Yjlo)yLU@2{nY@LSS}`}{_~8DB#mD6>QZmaX)tfW6|vM3fZ-@9%WR1>2;-DBQQm%gj8yZgp^o)#DJ%S7QZ z#dL#zw$7#goPV!+&x`mhYGfAj*PahxoXkS{DZJ>h7Qa;DPrhhI@B6*&z5In^dcPXU z`efge{@iHtpN3w(mX2cYB0fjs>Es8v#Xqww72dd*A`s4Qhvc1XJANH55{Y&ByQWYJKmG@vzBJ&(+3W}xiB8ZG#e|_y~`(6isBq+K$50M z{Bw^3I7FUh4^y+kTeopj-P$P7WTe4mn&uJt$wpTf=4} zN5M6r?p5eZ@@JBKJcFvX<0qe!SfjMoPmM*t!saCFfE88FL>h4D0$!K{E+sXX#97on zt5Vc!ztCZrpoL>1we8u;YH96Beg;-_uLrDX9dLyNaK+_^+ayW zZOiVfE7xRxXk%fwUjF}>8twcB!YBL}{GMdmAn^Li>Tai3pJWU5lVCSfCV=Rt1_0i1 z00l1V9;VE%I9>u#S8jncr*uDax z^Y+>u_mGrY?9~DCYk#_eu?K0y5JQ(nGZ)Q&8CLIjg4cP&M?H>2ff?TBWf3a+m}3(W z^!z(Vo`p(w3Ia0Xk6743fEZ9yx`Z3lzeeB_;7JzXiQ-J8VD9VURd%1i65)bma&#^@ z)R`-((XZk7H}v{n{6IVZ0YLt*zyQ#nl5i@D1yQQKBETjF5TOE?H3nFJy$;}pS>@cO z&R4%=1lJW|x!^hI!eFseQfh3^@#VyEodO^Q0FFBV9FGGS(X7u8pnM@}{COuPwiqXfsZd*f!uA}rXPX$-w|-i;~xa{dnLeUc`1t!!^=j1{#^}VJi#i! z2`7Nz-XriC6c^FIypGP@(at}QdW8d~C_wjra1KZUfDNYr8vt5HF{J@qZ2L7@CVM19 zOf1!d-ty_YnLT1{lqNtu!dEWV0bK0Yt?jFOO@V_}0Eb$53B(Wp3%bj~7HY3Zv45Ed zK??t0@?Z+a6Nm)ZaeN zxQY9Viv78TV^PmDfEc{$QXdc)gDPTxc6VfIX1V9Uf5u5p$)8U=fWX8F{{FiT{Zn8( z$G6#lfW78s07)6Rs}$b^Z#eac5n#x_&dnTP_Wzoj%Bue+H-YUeZ(I6E;%?CWZe9hd zk7VobO!x-~uiE(P6Tl||fFTbL*_k47Q{%?!D78`M^4F;VL;kfqjXeB^JUxMfU&ZNL z3BVAb-r^CzveOYrku+;*K!}8XV`o@AE}O>ny|VK)Fs5jK{;r7s6c|8Pqk(`u`6wyo zOCRj9FoeEpgqQsPvqoG#1A)O?W}H_8a`j)TWMt+b009$26;4ZOBS7;7faa46@wo>L zTty|GN1}q9BBT>)K)C=6faJaN(El~tUY&Y+bt?C@c>M2iiahH7zf+95QvaKs3j6QZ zlc!hC{>FagZ1mXw3(o%c>d8Mz=s$|u{{bCG4jhsp&M6G;17u)QPvBqW-y2No){!s? z#5h4ZIhZ~1LJ5DMHYzA1{!1Bv6)xs`FI_^n4rJ2cC2rimDs!O{h}9S5s-322k(iM8 z@pKsZ0EH*jp#C|NnD1X3s{MuWzKdp@L8*f=(ejjs$n#da9(Th=6M2=81?iW+P8Mot)2OLDb4jP&t&yjEPu|c1)Z+h z2oFk<^hhj!FW3M9yR8N}pzw_wxyq%u;2F?KfBk?DG@qF@#BHD20gb!^x~E>CaApEJ zsnCV9Db0Ula{DPXFL)6fEDir?a<=FH!R2-O(L=y!1B}&I<0oL8TE81jyNMzMx`aib zUNg=D_4+>=7@%zc8aI=sPum93xO{U*ith5P+CW2UDhWWg49xkzigeqaGoVi;fIf{L zdfG;GD=k{fQw0d+&R#8G$~ye*MXIK_UDvkn5|~Q>;)Z$@tT(^|;^n!CK{aCn%*}s1 zlhlIrD4uAj`4)=CyjPqv7d}3C0%cwN8encoon##$otCZI8c@t zv)kOx1UHHKKt%%R6@P$W?f}zrUzz3!7(ZVPZ{jmAk5$*FYo<(NN-1XDYJjw@09}p& zREmML*ZnK)0qkqnJzoj_VNPc42I&prW8o%eiz3uNlh-f)=5Ah2^@(@&W>50C5sa6z z8f!S^!|$njb-ZV4<*V}RCX;mPRPesWmvjy7;06*%DJQ`E=cJ--JKev#yBm}Sk9Ty@ zf|eZD{OiV3=uDRj%EtHDn<(@YtFQzW9*ri@XdI0&;s5hPz92|M8qD1O!|`DNwIX%7 z#_G5nHRgu^xzx^uYo2M+st5G3K;m|7muUS%lf=4?G3Rf);IXrM3gdb+Ws@69W>VJ&l$8T4jEIA z%x3N^9}wm8hHzkZSm7CdeNZD@_q^BDvwOCX!P@-{3(uAd!c!n18uJRZekKX53aM(+ zW*dG6Zuio;xgVl&df~}{L6PHDvBSG1Btq_?(pG>b)Fl@zL4f$o4D<9NcD2HMK&{kN zRQWRywIVL^NfDIeDEBB#_GG%TJq2pma4=*ndqJ(K7>6Dft?`3SlK*&xDZ8%Qro!e2 zot+d2ty<3Q(&Z7h7C#E=Fy5JUM7la4m5)^TrOxKh^AwV3JnWM0@zZRqU-{SDt&6+P zUD+uW(zs6N(aoixi`$ajT?{v=u((`-hNYu?mCU$sj-f{_bawKsYOBXV(csw83;H#- zVhmEeNpVBO(AzBTfOSg6qqnMcxR)dATPM(_a!ggK3t{9d&@x9IKb}aVr9MP|Th6lJ zvdda-wl#M){;Cbe@PZMM_OhxIge@HuP1zV4I!Z^?Z6+o%koQA9tNQXrWmETFs4Soo z)pFpoFuu~J_n*_9-7Gj4C1Lm#ulCvWybN|8kNkJDV6Q3sd08tE)r+;_jQcR>yUI9) zEs@G<@&I`g8{@5fSJGg)JdqbKB8!mvOVNifAGyNXkj?W*pGFC{(I5Zth@AHQK-2__ zr`xp*wYtk^r#V-|!L$2;oS|Jf?$s6jyXG9@0qoHSLUymrca!K4GQRK1X_cUBP0>yU zI_1pE1czyu8G%G~kZT@PJDuq#Tx=ru)6=CewwZxny3j&VF^<+7r8@*SX=2O~1v(O) z_`vD~U62>ScFAzUW1?X0812ByWO&TdT8E;DPSSZ}Yq6zh&MSM576d;;yc2Y9IA|Eu?M$H|SXk1-QKg~K`=!qi@3r8XB znp!jq%%0l2Q%)rQPUy4PMaNw6g<2gu-HSpMi_RT^HIm@^xV2Wy61w)nF}6!%=kTXf z_|3k6-V323*lka+Ir@1jMvfw7P2G8)qY&(Vs~L@i3Y*9$STkxpdCSB^K^Vd?2fI#L z&DdeK5`URd9j@8!`TXL0@5e3=B0SZ0!c9nLqobxrOW>=|D(<92ZuC_a0i75-p{{yd zHZA=_nC72tvPB~hLr zq^CKm6{bstWUt<#Z}UV2r*vv_BmTm@Zy~i3hyo~4Sj*Ylwwpir3(F~cLQ1p=s+&ec zoyT5!VLdBc&YRA|Y$+#WRXmh}VDW{~ln|8E5xGd5G7#@iBsIyH5jQ(>Mz@yQ(K^XP zD!NeKITu}ii;1o3@3zaD3%M7V5%WC}X{5PGRVAYwa$kBHfkK^toJ35*3xXDvy7$LO z6MiZOPG?<=_>Zawfia|(lS4O~C3ma=sq~!t2BU8mLLfR2L2F{crro9N$>5ilou&_v z_3;n)jEy!Ds_;9?WWfj*NS4Mw7v}sx!)`;unh)~qR;)Y6ODS>MekiSUCfkH<3oi3% zVKF1;K6dT1We+$7&0da%rn*ZJ>}eMhCaSLdrm>4hgcbo$boZHRSGw5IV<~MpANR#I z^2B#dyU7UCEDyPCs$JXc4y~}bEUCGLvXw2p&>lGQd0@SXzCNMvbB?XKRC`TJ_pn((>~k!w%HpXIt;3RW!34 z18@uLclK<^CnG)(cz&D^J3`waGDg?7HPNHp&DRPY5#?PZP!?~)S!ltgl@8op+k*P- zF=O4$x|3gpmp?NkAf#P!gn>O#M-rN%x;qxr8-89#7tF9L?FSW&gm`xDdj&CJ5pYj7 zVp$})Sur#feLGTJ6JWi=S5IvaZ}Dk%y0=O@QY+sSO;ji9Y}idGV&iQBE>i_DUj2CQ z&1%Jucj6stSN-+ktkqB(vtPA5aUmi99kNQg8(nWu z5*?2IKH?FUenh~oTM=xJ&=My+Mb+IL6YGp0Ovok0_0gAjQI#WRrQw3h58-CNvxS17 zwjI#Gsdmp0BbM2qRT)`tJe+6w;ly4Kd_umsq<3G!@OM3YKT+zOO%};JzDMnLQ_$bz z3wrPDjiT@j+nyYMq_U*rOGMjM;^2~i%vYBXWlVRF6c_M^Ttq(rkj#*$tKOCBz;5j~ z3$VcbK5ds`?cCswvuLCN@0b#IA)evhR?mm>JmH(vC1}rlTTI|b4ySdPuz+1XReh9( zgCqj4LJd|!hVL^5zQ9=7!JjC!=y`R9*9CR$RCociPTu|LL0?U_$2Ly(#sso$j~ zu;@Do`cRTN1{pO;T7z>jB_>(dlqrm0 z{p_fHkx;XfVvM>&zr!+Bg=AfdM^d~qPy?6A9#(c&SQCno6qex0jVbm0M#PH7F06Yg z+7o*pzJU9jaWgZ%QS667SUxqJDONNu>enxO1&iw=*`IBfy$;6K+h{FjiFuvYs8}7; zsb0|QO`UE(6It?gj+=faT6{529TCl3?MnF*>-*;NLk!e+v*7jOdu{EDKY%x6PXZlx z2ns=pVo?_62fiNw=33nhTzN<_tw2ibCeVxUp_3( z6MtENLCxv8!=5O7$IWvBiD)zu_Y8&qf}U>fAfN?SOKn(dPqGx{9{0i19g5-J9Fo0! zpp)}qVce6tb-QE_jCwm6Xt$wB;sau9!=qKVc-K!hJYU9Je$PkfnCXr_;3wDq$;Wx9 zU`wri$1Fwq)V?)6JNuiH(+O zyKcIj#@fG_@lx77RcD&fIKm6DoCigK@R4YIS;jlM(Mkg%NEKX+mW(j5Xni_(#6B)} zJm;CwKqlt?^*$P35mcb%Eri~LOG@Y2NAAU7I0Rk4P_ZM%Uj|2z>U;C8p}tUafMN$8 zt6vn^@Iu5sWg**<8p~)k8Tqzn^`HD?=N(j)4V;zT$(Vr5*$7+=Q>F>$j z_&v*!WGPo%GzLluKSP?B2_(CF;MOH2nI(x;KxVn6%y7^n?x9XD@7ON1@t@rD+v9a- z-XK!xLLQFI&Is}C4CqRMCuTk18O7$a2KRTTJxkFwcIs1M4 zMlbR+A|6inYuh)YTU$PXQJkmVE~a!x=JCGseF!)ddxs8T5@)SM$Etxh=stC zK?BS-fTf`*)YXSVAcUxTo=22IjCu-#{6WCX7{q6PM^Obp4rBHRbI84#)W z>{R9Lhw#*9bLB_d@kiA1N}7X)4|u(AzqnoH=G`!v3@5gucw)AOD=;HYL`SH{e!VUi zQNub7VPg^v87qE)F5xk{VyN$e^-dMC?&GZ=CQgwjuWirhD=_5FWw>IZn6$v!|IpK% z>-FZAr}J^Ip=J~;b7n+|$1YJ(kiQul?NZc}T1iPd4U^K3wTF;Odp0yP)WPmseGM{& z)wMe-#x#gl-zuf*IJA)6q3nriIPK`oT-yEc4w!r?$Hh^-Qhv`K&pX{yDphu>%ghtS zdA83)>gA_ube?#DHlB;8Lf9I8*1bk0{zD9P>PA6uw+Ou$=F-p|j6EcK^5N(<6VV-A zj9a`vjFA82u(YI%VMWNWH;VU?d0e9HSClLfQM@w57u$}a;`~RV>`&9HMWV7-@9A^R zqG@Q5GI(H#jW^)2h!q~&gS$hHkY5nh%Cw9*QcL)T)X2U;RKIJ<-0w8MRd5Z1M|)s{ zot}Ioq8-IB7kw^El#X6y4CId^Zlhl*1TXh6)Q%G1Bo>K^6RS}F%b*5 zx7Y9Kd8H+beG=kjkUit;S8!oDhqf|$ofe-PpPgpJ_-H+p)$i~I#n5@Z@!_=3oNI6> z>;kc!TWtBzHnrmEgTV&D%EdEgeMhTpU+RVy{^O#X5BG#<>EKVHyH?ziBX{O}Oxa9s z#BI)WSgPUPbr&@K>qIXfiX7JY*s@j4A0@Q&&|{e0gQKYo<`u`Vq(tvy8p z6Mc^>9}(>>&|?(UV`0)O$+;=fh8N^HpKv=4)vflR0v$%jU7|8cVP4ekz0rMqIEaTb zmmm4^S3s#Q6!t~tT}%?AMzFqUDSAe@jzlrOFa6EEFN~-0a_6D2ti?nSGn8XA*DH*5 zLue)xJNB8}&RIEoqtFTIzN4G!FWfH!Wj~~ML-TcZqc!jQN15a%5z~0a2>vrv+V$zT zB<~#V2LJ33n0pI1Z@iU5t}EWg?`vdAo5O{%w!pp(;b8wJtnmBq{+XEP-YI^w(1ap9 z%xHk3R+-U668%zf^;4XP1kN6WD1=0QgM9hcaT4;_DzT%lg%&Ae4?@)SH7;b>KzR^# zZSU9%ai4Om{Z%hI_%~2*hgw*NTac*DGjFa+*Ey6$u9zbgWLc|HyxY4TbHfH}dId>( zQk^>Y44;wDpb^8tR<|d)EtM3%-m=_dATS6ku-wC~ooSW8REv2+vfo{MGi-sezsY2L zE|~uiYTkSbYK0=mh|};xa$G{ARe|CbO|zgcCBGORq*hoj6+$9PtNnQG=UTw_7#jDW z6M@{LeqNB7U9LVHGBDP$j3+38%~o9nl3;;LZOvQ$W8p6Zf{HrxW~N3DZM`4*6-3MS zNp`pNR=ZBdFhaV(M!k*bW$VpW^G=X)-CYLK4NKgC@Kk`i!xb%rvvQ4`5sSBBz>6iK zW zW%$_pIlo(S+Yf|}mBN~sSL{jJVOt^1!p<8MIf&tP_oXi*gShUEn{g9i%x#5r>%eOX zuFCLsz!$R(oYXmwDlI2P{G|2r)lDE(gH4!?pz*8GaCH|(HtjPOPfix;?|gfQl{bN9 zI_*2?(y1nJ(sUWof4Cd53t-yOaETzZp9#naQcSEM2TDDG4IYA}segSoXVc1Ld(46s zzY1cs3hn%nPGoN4X8G|a9_v03zMyl@#L1w~YyO$Wp1XncjyU<4Xm zZcee<4Y|=D_=4lpGEk-9NMTd@IvGaJU%l_R$`Rg5QzIHO=R{jwf0>7&=3LwqkeJrb z%&-9abYlV~tWAO)g=Un-4^018s!?Yeza$8`L~ubeI!II78q01+GB2ZWw=Bs#y!$j- zH!Or#E@-vU8t&VE-Bh+t@yFOp;`21cxhVe-;Zs2-MjD%P0PF1DVWZ7TgEd$OY#Pqy z)p#O`*pQjn&--yon3);vE2wJyoo+0YCGCi9{8|NTy5ShA1A=x$d@GaYjP5W)h&xf`*9G zQaa|WoTsf!&_?|UlCA26uJ{8i5j{&3(?-FN9XBu0O$+$zI+WJZ*9~bdV$dlxUvc?P zWvS!hwHbpK!t~pO1n`C}!e^}GLzN>lN;K(AG9|76+5|a~jc6#fMU+!$&d!T57`H_+ zJupHkhz>OhF+5WtX0F!^yTRGmYmR01XjNKjq3HO+Dc;fOao#HJZaIDdX^IC*ID{~v zP%PxHzUgsjP^1U8Dui0FK=T`#;;EY)Q*!y9`Y7x{xsq+!5(C7!xhgdjhMaIZT1Y1xjaChGIfJeh(~1xM%Y5ZYt&ab$T<1kUTckSHcOsF5V*LPw>3u6~XgWUP>PR`^7P zhHi>~s~Gy&eCcz$8`lzcVvG}Gy@qtJ+-WgqGGER3Ju@FYaEaB1I+@j)JXZ2T*TZbH zL&3f&k)5ceSnoV;X%Q}aB8lhLav~fps@Lq|+EV0D=_~M6m79($gwx7i{G(Y=hD60p zXwkGmLP;l~Ym^zc+qEtWSs88M6IjdocX z%btU|^Qd}u^BThED0dZ~k?`~@J_job;>^&+l*ZuA50bg`WT`o+-+qK#CHqm=qx&?I zOOem^tt|m7SqM8XQln|gRAgp(zeVysAEpYA$HeJS=7XIjLDjUEI5mUSz=OJ! z9aLiMOe|CqF&i`-*NXN4bBbw&v>#4`3!Hk)hg{gYhNhO!a0cg2OWehYXGc$=jNB{V z|72RHKB*1(cilc6%h&|Q<@A9@35wN?_F>rJwR|H9+c%S<#Hlq*uHN<t$;iw*K^MEX&N&+ zz1Y4sW-zT15w=AT!c;fBaxF~R9bZELlIw^^Amh4Q6B8~Bl0PcgpOvv&^Un@18g!2z zR8PH#L5cQzd^^rRW(##&QMLjowbJPMxBfh%eF?ZGvu`^Pd`ZL4%oaomI(Ag%5r^TMDAQWfa5MAB?TD6x-b)h~<=JE1HNsOuMz z@%|`iRO(M(r-sOD+0#YU`#Pgd4@*Tba8(6zTMI$HMpdXwlN2b!BWna3lIkI*62dHmXqOz4#LZ6HWKAu%x53E5G=g zAzX`Q#MbRpu=F|c9EdW~Z#U@94Gls$AuI6Z3zRd#kXl_biwn;MVmhm|z3G-lypAb! zSJy(ap@HGggxL!A8NYje^xWIxLIOBG$ail&w%fN(M+q9Jv?q`H%ma7(t zj_D~KAC&81MT!W4(>vn?Ea#KBH`2dPy_CzdgWbxQhiMdwn67#w+?e=|kC1KNKdImw zs4GIaj&rVOq#e7Iaw34#k@dibwlbu1z!y?}Nks|3r+R_`Hfuk?6Ni#{xGoL& zU^n(=LTuhFyY}}kTH2KBnwG{l`Iv79G31s#(#r$trfnN_H5tN4zcoIP3=~^Im5y+^ zPVI%{wnIe!;it&!IrgeO*WZ`wgVrxj)-FJ6r_#Wm5mcZvsJ13{!D45uMh!c$}~4TYPnJvXE`^LK=pK| zxe&J8nN@-j=vb>m=`P^g_ql=J*Xt_w)hJYz*y*~^a4N{lO^ExWx-rc?4Bq+o6YUt~ z)W&e1x4i9LJ~)$)%%C5wh8c;*Azn}X#3_)nRV)>KWDbU?Dsl8I4igtTMYSf%<4yk4 zbq}Re2HI<T9%+vsFop`Y-OjtB_AZX0OhN3M#j- zM$M#-zCU}wE{W^kizNAQjPN9~f4?X;VYTz5q77DXlBZid4K*6WG` z3VoiH+aa4xgQZaaKx`g(3HAH>umGe#S_m_6DGybZG8g%=IS)>y%S_Fi@BNzxxCuX0 zR|l3gUD*AE=d()p_JMmx^3z-&M+-H?b>zBm+qX)T2+th zWLl0x803#6LX02^eK4Ls1l{3Nxe`Rkq0PPTNiaF(P&2eYTWR8nWOC! zyYr{H>42h?%u^T~JbSEx0}azn`9L_0gAVa+Y=%vmjxDhMe1K}i-LeDsN6G+X&eW}& z!qbqNLO5a0?w#fRED5bo+E)b*KQB}}IxxTA!*!T@ErIyhtzyoL(G_e_N?YcvXk5T& z1w5pno;yB_FwDo;c$&GSiNjrgZ^gO8gd0YU98FYDwn0kOC!Szr$iI6=EDY{F4xz3r zEmPFdsH-8sk;Y4{FLWzNof}1N(iHWCRH!aJNB;GGEClWQh|&ipFb%pOh^h)S&}j}b z^An;X&gT$YSY^U^Cg+s&6lH@qIMUY_!W$58oryg5K<A({)|DC z1mmbrf*Bs1{1+y$DHd6cCuhRAlCzeePDn%y-cR|K6wN8Hr1!teT2B9>PY zzg_&aFWwZWg@a^e>_v#5{aRDPPdtkjlodRN~|#{Z2Wrg1s5v=mp33-fxER``+Tc_bnGNHLLF zwxR}VV?gTKR)MUuiyJ3y`*Sret9V8KBw}Wq)e?nVzRX*VvP{V#I#WgpQfb22zS;J# zl*YyHSqaa{f@5W>?CYd5B$m}bb2{h$Vdwd%sh?29t1S-ySx7f6Oa2R+_gg7n`u>-n z%!p$e8?hsVa`7i@rI*Iy=Q`cdY6$M?QNQ~Vib3u&9k9ko<^)2{0d&~((BEq~G1NZ7 z%DAjIfT{8+{yH~G= z3OFz7;gb3uGUyFW*q0HX^}7`_!$p0ENLJBosVP5Hd|=1wk8_$ZR0FjQ%3qhO8O>>g zKkG;!N)VXUrpFx4!FM>n9EwqJm_G}BeU5XCG?mDU*veg86@*KJ2 z={}Lz91(Kr;Adr0w0}v#R!>}WeT>eqou=w5(Zpg)I}m2for)Z#Fi%!g{*Zr7^i#we zSJgi9(!kiuS9pl*_~~8{@;y$GyppfA%vz90qKE92S5Zt*aCtTAZw=9A(fdX#cQN&9 zH1<=Z`0~Y0!Xh86DLfU8;TCZyilTM!&aBlHMm`4&@q6&K*R**c<}M}VF@sDRmAgkN zbjU?5nbs5OyG*KTEnE2_{8_n=O~Yi;SGDnRi3=Zp!ovL2N)5B``F6_T){Y7}?XBbk(Lke(<-m8V?r6fMKo z;J1Z+`aE%94uZ9vw3NGsFgyzh%-Id6s>8w_#IrZ7X1;|(Zr7hQevLz}qa^`;=S9~) z(1b2`ZyoLW`dyGhyJb(^c!qWK(WWi!4l6%=Ui=e}%LPSTX)f6QHd|mwoaRPcQQp|& z`8WLJmQUCHyeoTSr3=Ro<|`ikZPjMv3Ho$t7KcPSv|=?DG#G1|*QYLF(y(`E>t=kg z&Lqv=P@e9Xw3F_Qg{dAr<Z-9y&A*48jUznisxdK$x!3Ho+F*XOw14nu?W76 zJF4$}?hVP`?@3#E(d7Kzl+pu-ut6q$%QfXM;d7Gv!=r@eD%M{eg}fdFc>p)oObY8F z2`-tn6cof%v6?~7p(XDN%I|{ctq)i%*pE-cuhL<5NiCSRNbrE+NH5+3_UdcONY+dz zkqHSapbJIUjRS*|X1V}i{6h@uoM%B)Lk1V|u~o4Ch-PTUD6}UY*$QeWm4{rb!K5S2 z3F;$YYXwSoLC6=QW}O$ZR`*PQo^-nzb`=4*W`T^@gLU1bvbgoH@pd!Su%{304{q5C z+=pE^;0(K&q<5RAjxbVIo1)nY&Kv@f;cdpdPDN5$?Uth(o~26M<+Bt=iEL=aZ>G^q zgTJM)z)i#)T%h}FQX@>pSS1r;+`v$<%$g%s zvFmi0oiqco72q9Y4Y&>^xxULzG-Sj5A}c9l{%v_cPuu!&Dmm#ql;(rqU~EoHJjpVs zpQQ6jB_|dlGf@IUe|KZX{O4>1H=b#> z9N5q#dKh%M#e{qX8X9t2Gd6#{&p$yPv(0s`d{81DJ?P#{%8V z-@n`cMC2urdhEk^FU6B*lHP?g1}454t}#@1_^t%6LB~2bDHHx%0n4nbD(5z@yQ)GZ ztGgI{G?y)Q&B?3plsg}v(o%&~TitHtLOo)MJ+V4t+vfOm6e}phJAb!nIVA=rM3?g| z5aYC8Z8iQbLJvtXwI^WV7)hBx?_1{R)~E123T7HYlPv*Aju5%7%F#kOT`30Cl49H{ zDp(+dp9GrkiZf#51b0>CD4KCY|OQHj5j ztX$MWbp(#{Q1vSnd5$GEoC6IX)(v@bUeA2~W+C@O7srU8zv39H^%4}Z4m9odx~*=# zbr+wN$L3HkDicYr_^?iPQFf@<7qAZOH`RiCkGJC4?DO+{l?O?5bH8T<&({+95Tt71)(xQme3*R$C~U<)+4wsw$5T;>#Pd`122-HGRknHV)o|L ziE-aJvIV9}YSYZgIlabFyQYp(5`x(QAfllnAqB2P5pPAU327&zL!}$OkAlO+V1bZ% zZiMlYisM{$b9j~K+!IJ!GL)+>PpN~O%gUu()wE))B7b8X%PREEhzYRYg9+5>{Yafd z1dNUHt0eY=5cVlWzEzt0ck9Fba%)+Kn>uH?Uw~mef;7lgct~*RvT;I*fC!%8!1QX5 zeD0}-UlM3Rz55-G0bvx4Ga}+}?q1wu{oR&|fG|KcfMm43>I>?Yk?t&)V!pK{Byajm zLuuI_n@t~ieS#Wsaa)e&OoNm_EZUSe_};PUB&oZ*!v#$E1t*mW+@Ni0E2gzpjmxg6 zI`(1KmX(30PXp6z-73t|V6Xv=mSw5QSa)`1gap3TGF#zL_m6bXC&I!y))~tKU#yL5ZNX27N=$e{z?flX0)H@k-Q#U$Qbjc}TdI?=d8 zlZ`}yQrTjm>7BI1EY#GvHj>5G2$N;}^pIT@$51oEX|a$ll$=ZV8EdwE6Xe?~*MmP^gjP!4isuvFwK8PX0>GA*e}QO9K4yet45D~O(y#B8?1twZ8q!zzbJNLnfeE070Mo738o1n{&aIw3%9C^ z!IAjja%?2D&D73Kl><|rj9z?JzGmRI^-cJaXLuMADaJW#%9I^fgKqj6G)dqV?yt^D zo_-=C8c<`Fe+I%kLCWh9;bH~^?|DGh6JLrQb$OqXw*tt1hPej%5j6`%4SDEiaQRq1 z3>}@!R*ILYiaQfJPH91R)|+BUJ=Fak!&OL{tQzKK?4qW?m?>CT6NVrb2p#`1?G`g8;F-Kc9L(DZVjptj-e63|oJo`lNnl zm#cu~poSDL*56UDvs1nL?WFik7S$*MewD(7Y}Rqsjm=W$_uzITUfrmqLCahPy|-d2 zMPR#ffEc=G*mAt_Ieq>05x9Ddzy>@!Cn4iVT8TzJEW@EB%Rj6sbL(o=+_zBMX!1WI zwG+-mEQ1_LgX}!m6!RGuq2+8Aq3M=`-YOScsZcv*#EyH7IlNr&lp;izJ-y0kq4BPx zFZG1YQk8Av5nBP4CG;f(op$CYq6y98!+h1ccyjzNe8Fu7s@Rha>Tk8|P&Jj%AkSQR z%7PL6lRvdTw6BwgJ8@=?auCei2qtV8x9@fD#uwCRtrdM!uxA$@XAfK8&JR}HP|bL` z63!!^`z3vNZb7J{%HUiBH|(Hz!|8Gn6sAnnwAmi8J-bxvOr zTjcfQ<_2cBrX3DZ>$rz(w0)Od-^P7waQo_V8L zt>1#8-HM*;-hD?)ojtENb3E5zer$C#o58vX`#SZ<-H%&zP@lJQDr->#y(Z%WT0y@H#!_&hwuLdK`4G&jXA~C#RkGx%qot ztpt=!HYHD7aHYp}Du(|9*JMmj`KZl;0P=RBp4p^d0|ROPh~MeY*m_V23J4Z75Pm5M z>W|LSl;Cq9+qj=SEe!VV8RbfIJ@T!4xXB=qVVoC|N?drFB@xiybD@pJ=3AE4>wiAJ z%bdyPaoA;u>^^O{EB88Sv%eYARHX@#h_EY4cw8gwyiHvcGo8TW4IDduehP~lUU77P zS;s0)kx=1{*QbrB1b#x@H2$tO9>eoIY# zwf6Pf^kp&bhHweZ#;-um>R2u@0+ z!p^t|Mmod8L2CQBZT|_P07c#q3%Z(I=Wd2+OQZ}PE%`DkHPdHNqtBkUR7AKuI;da9 zIF1i|lospuip@(Gbe-y!bE9!%<0cxa(lrf@<~y00nQPps!YRs^N6YgD(|_zkexr4m z87axyJad%O7h@8X2>u=%&@QEr2>dwe`<3EEpC*1AtUvrLhwLgAYs*UK7^ACc9BJ!H zJy{j6V^}5PmER-Dt|pmjwA&DF&+X@xhM6WiGI}^puEYxdJ+qXI{>T>@2wD+^BN;}T z2vt2Ub*$7ltlDmvt577ZYR=3u#iPEw`IOHDpAjTlHbKz3S)X4zg3K|!HrlVK=II1e z-?jPrAzi;=v{@=tlRo1^{^T59Bx`;uPZp0BHCsNjtaGh^~@94L2l$9_bC+IxglU-nY5Xv`Uy+$n~v5mPh=6phzvvg4$hc zCmeQ56z`p?Y1eO51J`e9QJ&**wVxl9a(KiL2P)z(33s|zz_h2e#f)#5BVx}_+l>#o zKAtDdC41qr$En>ALc17#Hy#pn-AD(Dc;a~H7n0)9FlCb(j_iTM%B_P$Pc~b@@v437 z03X`xVG>@qUE?~D<59m;!MX>uY`&V)Db}uE!U0cVrvlzqrx+vBp`0T0HLWWO-&YsE zVw9aK^=`G;SQ4S!5Hod~9dP4SpXz?xuw%(RGWeM~w!Y?J6+&QA6z&|qT``MZPJXps zG}V^`9?6l_?&hC}(Q}tB3xP*wY+d}$LZTB(#6gM7UCM*9>U^4@Cfb#ev)sbXuwW7O z6XwmtsSoT=wa_e8`^9kLu@VXO-Ng)?g{ z5~UaQKS;XraH#(8UnweENU|>_A(Wk%`J`+Kg(BOe4cW3A#!N!WTG_JABwMm2*_jd9 zm$Az_wlVhEEVIwg_xb&KpXdGDd+zIfUgv$zy=MtviH^G84?U^78p<<;KQ$!V29>U? z>eOb5dD}qc7Xk4GvuuIiu+PY!;S_mFcc>9tr$ZGOyH!aGA3Q{(G4Cz&L%(jjrHu@M zj*GK+NIJ6YXALY1XU|zR>hTEob(Mdi;mQY}m)0&>*>#G{?Wb%T`h5Yj9LI%r9~2@I z$V$hUvXwV)t)wEj!9PaUi@u_Lp0zXe1-V{FND8=oVc zgC#R%)wb_7+(t;L}32GBM@xge^G~We3#I)ocq>Js8Xc* zqwAu*BA@OcWpQv|ely zx2Ivxw2g>ZFVT+miCRnj$8!Hzazu72*QXNacI#EfmGK&ei8JQI7J13fFAk0p+Tnio z^>6!J`rbt$ot3-b66k9v^it5ipG?01fhFafvP`RbZJ4|@>mR95={@H4hHTM;FhO3v z^h}Gs%E8-Ea21mhKw~HUlm`294Me)?HCm##H)!BtI7TW-Dd! zZn)ZQy6xIxm}7v_)4@^jK5v+GrHc|q-{b1TPH3+k6w$4)oc zrEcBf7XpSI9B}*#3Am?ueWdLUhY+vxQ!xr(552(T!gTrN&e^IwRN?COqV z9m;hJ{`?{##CuQkwSecF2qQoJkmcPP3;@_|C?mCmPf`Jocx0<35uP+!qWa&wBWO#q z>IrVWx`an>KRRB;8Knm*4D7}d`wpP0LN7z_v1UmqE&8(+GS)WINN=1Ush7yCCvJ$7 z5XM0bQ(2=q%;Oaf2siWZY-eihi2HV2B$bq2lO{#@e#ZtV1a$rv_Vk&@x^V^oal&%C z^E{A)InMfGehoKukVc+Tht^gq{3jU-UtaO1ShzXvzd$R!$t=J2{h1&tuz9dlehPoBJe*k$CJ1G9g6yfBIu-$>9`wk4oe{zb(5dQ4!mmxxV^GtW__IZ|0i=g9X&|PF zi4-#8(_4PUxbU7q=^yZ*1;i)!+wX?x>V!tHu`is^#1m;i`?QV!-<1R|P+2jOW%Q0U z$zuS+UNv@i;$*q26GB`C9LH$A5$c4S8hbD$4wwZe5)WCyyj({CZev(q{O2lX)d|3i ze73a);UMnUQ(BEECG^EQez1-GniC4*WW}iyxYP+@cW!O~Ltid-WX$~DPvzpxd!6JX7f5-^s#X{raddbth>eK*u9O2PNFp%gg~V{E3VKD%5Y zPlD;(C<_dCYU`Yt&xmv2c4Dby9gwJ$G)c_oD0DA%M^xW$*Bp0KBWU4Y>QJcrdhWn5 zID!-K`@N-8vjlp0srf&}NU0K9BR-{~bxQV9SDJNh<6K1bk6urDunk9nM!p+LabItd2x~HwGrwy191m2NKQJVA-VEP>FFixl^Co4sr0D?!cJvdpyqLh>)iJ;Kn zcSF+d>(1#>>^q#SesuyY`+u-4^W-UnkAmIa4IOFxLPC-q@%wOJAE1Q-wBfMXWFx{pvI-JrRINjbb=saik+PVlxsAU|CT(g)$o`y_bi$&=JFGWv zgd6BDmbxx8=|2$qbSLL%q(|^kA-b(JjApC7_Ag*dA>ZDMatJc)Ou3U2N`K68W67TV z+Rl)<_hQ>iyR!OST&tI7!8es^woh*%BWtXqv9uKZvH4$H7kM@b?19P5Nn_-QJ;dRF zoum}e2n#AMameKblzRa3)ZuRD*lBhV@|9ehp1Fkav z>SF;%BAUbXt-d`E-#d}vMgR4;uM~USZil}~f?&ILiLsWt#yQR4fb7&C=xLM^_jZ_` zid+!O?xER234)g7O*D7k)&WcF?)le5_*EV?ed&{jC!}dt zI=gqhpnE5d6ZC!56BJ>#Qa7y~eD}~=36nsRoP>L9IaH75e&Z+=ZIQ%@#V9GTr8}Yu z_nz(@m5w%h&0ebiJH&M-#7m8?dBV*Hs<}*_ur1(+ycA>FjmfM9nz{pgx=r(+RoNEI zvb)!HgBATdM(IjAuwnlzkh|K2LDS!j9(gZ&-M2|uaV+kaV0!XjWz&ehvv z@aL4ee(Y1e`F|{1sdM4y=3GV8`J*f2isqhriIqnjq;+`T0(SCw%1qr(FX*BLPYEEiZ{#$%t*`6ntiUR)y?l5r z_^y^xO$dz*Zq@H4B;d$3w?IbK2A%Zg^yiL#mE!y4AUS03!3n^$D@HZny9y3X_IrMq zt=4T}y`^49;qmm)tC$a#md{WzPe(};4IWxuQz=l}uyu6QqL|i z`Bf!fRM!gHJ}?|6Ejm116ZSLt5V3|KG7Lu-8f9lKpz_$GA=n*2W;0nvbA>bD| zzV*1R7mNcgafmC~o*7*z$@GV!vVgBMZ!ah2u_dmj*+S%#i`Mu-C(B>6u4~aghQqrP zycA2;gPl^@7zldqlEL3i z_u!X^z}|Hq>%v3e2aΝ@oIDI{^d;txd9M9|8E0tL|xM1irdsXvQOyJF;%fT^uLv z+e1Fd6I0ceLl+6r`4`x!Cj2FF!p6bZ0{$VO5hOF}0Hcdtf|b|X0|H3}s2Ex`d1oq{ z$*BK8*rl~7?&9JIb+3BY2e2VWl*~Q}*=&I%Tq%F7o{hR2q7g(j`jh(V?vQ!oRNEck zBaWj69eZuAvI5VR`GsI#DA5ybM{cI!z2&9LQgQRo7Xix>i=1c~1{R$APkL)u@!EaVbU8n-aff`S1yx-fLkD``=G}DqX|)@30b3XXv`BcX?1DGbBK!uZj0(U8+S*zR zy6%q5Fq7)PFimFeZa>9G5bPzX>tglB+iobXeU6vx%hyU=OH6=t(POUFd|z>|n6vvU ze@3dZY1!|a?`5Si@n=7MQKzewl7eeNvBPVCQ`@YvTluwk>5Hd|)-~}sM^yO0c7m(q za5dV=(3?T^xe5!l9H5Qd%os*I_C+PQ38;xLHI~v0xmmul7Nv2x#Fs4i`nQOT*~sY) z?}#(DHP3$myw79|?EVay^CUq4kNC>s?6bV%`6j0jze2&+-o?Up*K7C5-bUSZhx;!P zI3Jt!O0~^a{{QT@T9e-^KYmZLh{SxwLwlZX1sY+zp2#xBY@glbvj7{xzHw~{{BLt) zs-vbp0Piu}mibeO#N`BzU;Hv&{LRU2fMW|KD>`!9v_G`n@%3~Bb%LhXv_^mT*P_Dq zeU_4YR&Go+*WFEAeT75-P#RBMG8@UN!f^ejoJcwJAQ)(1ibr%oFWZ7d69}%anScVM zf+2RHz_V`Zsc66-poN|>ta_<8wPbzpEEYSWZkgmd`=&mm&f4~sgAFO@nhO<1OlNOO zr?BMGFq_ZJf2-E1Gz{$c#po8d?n8|W(OtBe(La1Va0|qR+J-GB-p7_X>BBJQ!UY78 z#3i$J7`RXOu*l8*WbmKWDCjAI={rhxvmfpm=VS<=zJuh?QcLzT7I8R*X74OvKZ5?P{ zR4VMNEex}mDIOsBHpunL*R``$G+O#uW8`gXr9t|MwPuL}y1I>T(Ha|Lx97vCuRYOU z7RPVV5m2Gib_v-k)E2@v`&nt)iG7#7R(+BLn`v<$Ph$^Yir`*N-a(wjvPnfoGtMIm z`Yf1PZGXTDj0rDLvw!~fz%j|JB96a1?>_%B`a(yCmmwt}e=Y{!uVdOB@OdT#c|T`U zL0$X{sHn(*1%4$^!zZn9b}E6qBo!KzT|Ir0^A51{1v zVE+oao?v*oqZ%HkgA-Q=rco;dj*PdH+09KnX!^16#um64+r!pJQUjC`40L9oAuH|} zH$K!l2^xNP*r6lDF9zkh6WX`_5BJ4RzIg{P1?uKQ)a%KU$g8V z>rFS^W9PUi0Pfy+?Evf2=Yw`q0wvEm_^x2xbW~fiV|NJ5T5hsofEMdnV3CTsd|C+uVN;D1C2@A79#ivwyzZTqQLn^^?>qYJslv zY-^*M&X4_KoWj@aT>Gyr@1{bk9ZM1$q4Q~oov|0lLc7X+PgyFcACDag|LJN?$wjP( zfN5z%(ny21Rr?pFizah2y2psWvq)HN`Pz?7#cJ{gXTKM^804LnI+d+0+p-XF)XAc^ zp>$`#%5?0IDJOP#{9^ycY!Q`4Dvm^t2T>LZ28;oIdxUi!(%&Yr5(xwx^I|RcS|-lk zC$9vPn^Fz09n^&tt4={+qeNbm*Wm`$kbDA7EzBg(^8pyX3ne(zpWZXtf0nQ_y~ ze?6+QWw14 zY56^=PWJIJ2k{i=Zg7Q;8cYZdb`qZqqXveb&NshB(Z=EAU_;38yj`sK5J#+)Cca{p z9(z|Nv8GmX=kP`0Xm^~4!HLt2TVcCcfwKqtT8{Qr((-(>TbYS#Y?h~iT6u8O^S$H} z(_USwM0pJ>YDxS+ErFT#f!~oOlJtYqN16YTMX&!D-pNsy3R*Wc*K1vfdE0uRmf28o z1Gl%m;jw_68+-Dj)tNE9T-y;^fX4v`DKa)2MDAAUgZcQot>`vE z&sg(Gc1y0dd@yqE)%E`cJ^O@I(l59IEoXmnnRWs%4DB{ZRkNSz;(Zsc0VvO=v2W%aF8EW4I>iDkFB0PdW-Pw9`&XvDu_uQd4 z{$-Xc>Whvh`lmCRofK4@YsYk}H49Tg4SK@={*q^4oKqI{Zjk9};fTo=1+UfdJwr*G z{WvxB2wVK(Xh#HXFp|IB;gyu*-Mb{*dYqk+zAS%>;v8*WkI4jMTw9?;Y?BMrP>>|N zRedirLVxVXafkZJ1KRgdg-HQ()Cq<~MdUtBjBW(;W?t`}VnN~8525L^-IL6z4lml# zQqnqfXG*I{V&?~T9Ji>*f#%N#+A zvaJ8YY%5plrf{*vmoU8NP`~UkDeIQ3>%>0{sA+>*U&+9#p4)sC6KZ_afd?@bCVJY7 zQsE1{yIS3nFMZxY1?+k8un@GRFRgIfW6buIzCK^r%~ugr(iKTC+vPx~yhTm>Nt*Fk z{U{NY?1wzkR8S?Bh}EN6>SZZRmf6LY6vS_twa;{q$bhE!FmomHs@1f*esa0u6WGej z%e7Jtzh3*}U)@$=xLbIabp$xIvzvx8oq*>gK&tWw;Y)oA0op#s+&oikjUwy8DHD*( z%h_0J4jA@_mc`Kd=uQExtghtzb()7|ik~PPnPXd{yBUlhel4%s`&;a~tp`+P@6D+K zK@jke&;TPFX`R$FCI#=0+h?E|`?99dJDI0W^UFiH<;8pt`##+kw)8u}rsEkXOoNd56_D=Gf z<2Be?=}i`PCGo!*<*Va_hLg-w*nRq9IQt+t255;4hY-nKS0Y<*UbNWqt;ayErezKH z;ZtU&DWGfBSYn`Jo%7K?BE2pj`5@=+`pT0|Upd(aTM^jR* zL8(jL8e$O;e))~~A+thv(rN>aXtoWPwAX~vP8Dl9qVhiM? zzFTiz42FDQ2pBwh{L=K=<$#V?uXH1Vaz%1O9`(d7vXQx4mY8#a{|KF%O|URib9j^wVw1>5qq4G-7>))9y_P_RyhCMTOct$LZ;nlm{SG%)7Y z#UI?*n?*8%p6+p+)rjRTk3TX7H)rbmc(jgd*&oqr@>0=gw{->AHhSt%D2MR(vg8i# z(W?w6tC;0a3C{ovuaIqZu%xi3MKV4WT>VMxz!38^ge;^Gr_bjRhSvEkq-hiMT(V>- z()pC*>o+HknVWVyWjN42u^x0fa=Wz=)D%kU6N*=Ml+SN#>9|JF9D$F%IKa{Vtg$rP zWq9#zS}DHiHG~ngtamaH(`Qisb>odwg|!a|hBBY+92>#HlZ*M8<3w<*jl^m>il5Ld zvs%`&AV)hk+9aEy^7wtg1}Zxvv%C0?jX{YE9_Rs#xge|S>7fs0H9GA40Jvd57j8NN z)IwIW&3vnnE{*<=XGadXC4oN5RM3I^wMbAU{!+&-MfC#0e-a(lk`$1Acv1_)0DKsz zuZ45_U()lt@y}h8x9)3XWQD(XGP@IbKszg_fgI-aJ0|*K3m?S%s`7oq5Y2#U2DeDZ zY$-Xrb~Joy;D1Uh9Vv->aW5(?azHL>7G!|WTp4sqXL-NOJd^7Q;j(%{Yl<75XuV54zYpM65 zWfEc-X_(A$_HE6h4m$X&ugKS98Q(``KiS zpyz1oTB(PT+~<7FyO-o|=WD()O3VLz{&T#bY^mM5sx`aOuirE?pL@W^zMg}#>48Ht zhueV$=vI58B$Pe01*bob*r}azjo1Mr$Ob81anq|SU{iY9Wz2p;1M~OOlk(z+KxXF* ztd42n46u_k^uI}rP7+^ItJ1Z;v(<*a(c_;tRixlsqMOBN*{4iTMpZIn^iI7bq>MTl zcI~W|3cU579wuFQL-7Yg-3!fh;SHK@1`6y%{_I2M!TrkZ+;<(^1y^T7pD$9%^cwcV7s7V;8gZ-!W1q4iGf zUG5geAqKm$uA$}gT1f9JzdIAj9ry3DSI|P2pavL^mL$6EBlm@pX0-p`oeu{$^Ir^& z{@nYVgrAawLR|hdWE06f!Q_MJ={|9gf+@=%_dVbElk_s{!?u4$+2Hvga6-+5-<(yS7tW6eK1)qR+kPV_Q3C%x(GDr=CEG%JJ^uUB}b;Ln_MiHyc{x`F#at`z4W#xofozvG{ zTL1PN8)ic&h28SpUbn$r-P9*Ak>7~dg(0LPPdMv~a3^$3?CdfiyuTqB0Z=JdM zzV6D_SjOCwToE8(D6UqPzJe8Y-%3PRx-PH0E(8M5oJBk|`zQY`puS6YGDQcYi3jJl zGc|HK#`tz3qYI_#)e;U1zC+3P&b;qo4N~sJRzvS;gJ(WeROK4F8G0k?k@2%aRM|#$ zFuj>V?-QcWu z`-3Ux&6-lN0XQ>%>UT^hW-NJc%cWyIo>3FeBL}@KttLXN`L{yzEWCZbv;(C(8~)Te z^eVoqD9l+C(ZxJBEh-)Ncz+fkr^hPsmKK<@?&%ZOInTUfu8l;*uO(2(vG>bZ-PGI~ z>^pp!F4IlVsN!?Vl)YWb^a04NH?Qt0h7vAAvi7J>#TmX@;95XDf#jkL&YiB+d+b&S zbVBA#Bv3VmQu>6^(f28tXAy->EpFNH)x!^Z)W}?qH~Ej4p%_mQlgt4!DktT+{U^J@ zmcY6%VmIY^YpFNV;E|6_08ewsw}*fXwjnS^WnzNKhBJpq=h)S3X&^;Kj(zYICqUe< z&}GAt{n(}cGUfSgJ7Bno8UV2dN{LUJdiIB;+I@~4ND8kkJhaZ}=6RKOC}s3eLcrKK z#J3bCC;3gzkWI+bfmkzE5X0hZ%91pYF{ak;`f-|{*zlI#Unf;xGhI_b-ft}sn8@?< zuB&W2H@$vP;-;^=1aeNQ2POeS-w(+zpZON}#v7Z26W0tB<7 zJ=)L*b3oRdL66QyYh+woVAcR$HZ>|Bg`Rrghrsu*!9IuC+qtHk5lz<-2d2HQp5D8| z;DOdS=kmGzq0&Z?5C%l;mAyH53ciA1Cv_!-MIy|a{| zD3B{2b1uzWJ7O8V@{RSyASD=^bU1bu)4;llDa4%5Fr4lao{~1iByQaTo-I^Z02Dy- zTacZ-(=mngf)cC~rAb;&1t-t};nbEHtyBh|+WGIUz zUHyD_mcHaWFI@c0b&+noziaJmojwjx_6sn)(%9gO6~LC=4~pG+Tus!B*$#ZJig}Gx z%6Ns$D*tUverq&h-1^1PoT+ME0=y@5xATRt&}5y3(1rqt-U4&x5AmG~vh+C_>0)d% zrZb>}GSP~ny$gr=(eE(`jhw_~6OFFA7W)^54O-sc~s zAa>qiG_c+y#>eKm$b$62_ZdMeXwB%W9P#8S)s+>!>f6rf20rv2#(**+9u`-4C zTaQ!YyTxPJi>?olMEw5KJiqYegOfOD6l|HE>5+GC_hc^110J0F9Lb)dIPx=$@|U+d zqKrLs|IpFIrWA%ynd)X9t&f28t%Hh9JadNqwLZAHsnbFKm){cb0qu3Gf-ipS(V#JH z#a{pj_j>|+X()QwNKq)rJ8~~VOsIWL>wR4*dv|_)`xgEoQ+c_YE*b6(lZ5$Q&w)+~ z*GVPQ75>NbzvwH{^}x^UP_j$&S&Q8O^h;|Q;oos#jqTPheqmIdW(TM zhR1=o>332l?B|MKo2t3CNXj9qQE`vDgTFh=;;ION=?3`tz4A5zu=hs&fvDr+)1Qc| zMSa&{yn?_E{p*W-xyA%6D_gC{9}D}jjcsN^KOns810Fk^eXvWzD`#G#cMnzA ztJz29dBW^22haO10nC^KwVXIA3eWalG1rEET5OFUB&&!S)Gy?so)HXZmgB@+&KUI$ zV%hq@9N04B8<;utSa2DH4t3g?W?Zw?W8zcdlsYHNLpKsC*~suTA9gc#aB|@nkxhjC zyHF38{#B8wp2F{>hEetb+}%xxn}wXmh?wGzJpi3gkCb|_y~ccMfvtZ8uBpYTVEr1I z)0;XquwR*nKWvr)U5gS_S36Meh3`-A6Bv^P#agY;${3o zrY)VK<)ZBIKB9x2c>P>?J7xKWr^CqHyWUdi0J%IXD$)t2(6`?E66Op?9iM zm!JJBT#=36NeH`MXrD>}j$)&azaSsV7s|7wVsD0Sv`2Wb9w#G#Up-!h5TqP+^JA^n>!GWR{`Isz?cr#N9e)cLFqS`(qkPF zTEDvUBH|9T2Wx;V0Ox_i>TNptQ$4AvF6Ua66G(W{4`$DATnmDo!$L8O%&+!RY#|68UN82DbMTU}%~IHRFhOF)tJO|!LdHX3Q!Vg}vJyTru#1Z* zA_hWbI>=4fa!)*gyry#(oe2jH^`e2J!Y(5$9abb|1czE~`gXX=JSc?BBmaAmP$@D- zW4Ug;$BSg2LfB6%yj?ztKc7^k8VgSz{h0fUss_lC&yhe{Jy!Vn-v z12Zaz!_@%P*B^*GVq-nD-sm7sKIXLQW+%L)drKLCsrZR*?P3a5`mG@CIR9riS3*p} zk1RF>#(RD>Au2uz2)e2NUJx@az3dN0q$K0SYuO)dvVx4MO;nxLxKd$pyqW;;p6Fc* z{uQzVahYmDTRAXA&}Z+Z>~q6>&5G8r`&D5mkMtr~EYq&;FOzX^7&VS-PX)NM^(&NB zKSSoMCS@O~Du~KGS|JSXYxw@d1+GBb;E9+T$zH!Tu6~`~Pz1(*Uux!d*{%D(h_ob9 zQi?eBH`kcZq4-J{djeB(9nslOe?4rqjLa;#oy_Xq`kxE+4?W7}gViw>MM_bnHtF)aUE-aSO>@fMGr9zAQlhLEmIJ+16}^_^apcuPyCc9w4RxszCO$J&bM9{SK&qdk_RzLKB0HuZ$WKa7zWLivoGO zW(cv)lq;@nODSblso=-^&zHGg(~*Z8`h|Jc4ADX%wrfz!v3ZH|grUQc8&PNV;BgZuMu?pAr0&I>1cIeaSFF>el=vW_AWuWm zsVEV`&Z`+xbxiQWxBA2?Y>4OQf9VbU)fJnW8$mvMmsgmtxxFyShugRFeN>WQN|6N@ zXi_W3Yr3Glo)zn>vF_v|0S@v9R4(NxYvSJ4o^#5;#;Kmf+r>V|)%oQD?*r-@81P$_ zcaJwM+$p}MKJ;?RH!pd4E$(5D@GUDwVIq0jucv(NSrxT6ZSf<~@_DXnX39@Ke{#)V ztt*v+&uoi>%KlMAYIHH$hzu6u(`--X+vlUz$C*IEl3txGD^HPgFuq7-ks0byU+~7F zDud8q-%iEWFmso)%1O;G4&QOSS)^ct{IRk<0A@p(2atH5W7Oi&vw`-|(TyqU)wtrv z6DzC>-NPcv?ruRAUDMdU43+ts@lNS+(Fw`b0!X?ERsH9 zt2j+12XO5_6R@Y=;}qg8@WbksY~O+wkGj&vjHxhvIAmnmZ#BI%`M?BpX{Ki-4QEGs z9sKnm%X@aZeKaRARm#vw0N_qbxV-0;geM7I32u0Oi)L{Hh!aDDfG#=#ka=I-oNEvG3?GMJr1*)L(69<)5_+~q=Y=!+|zV=c57eVr0--M9wX z|L^LdEbnYDH$E%f3itL>qa^Cn$Ph{?kd#p#_Jcd4^p<13uYz*c<2kXa9RD(yVMpXO zfw&rx0>wh@u$^7xrj2YHuN9PNg(trQN+C(k@wu;Wd}nyoY3=$`u#mA9v-TFz=85Q5uz&nWl{Frt@k25kVMK)kH(C%l9}!dv^% z4Xb;;6Fp=XQfg#y57~~!Vs4XNkL5&hT_TIcJr@y>vTRV$ojRNQ~*B^-PD5KvY?Y3tr~>EBs>jlv8tAsCv^=qLDH;57pI7XE(rzWJi#j@L=I z-sjC~-=H*{P*qU$M^WcD_khoL75^)~q+W3L<3`fJ&Z(Yz^2lp15Vy0`uKsuMaxZVG z*KWPSM&)Q7I5>1yJbzbCy`B^~FtI!wWO{sf`y|S1Flq^N5o3I%s`%4f@dI&4m2zUEWE`SlqUFf#Yu|KYQ@ z0GWI>>(315q38Wly@z1{xK))=-P+wQ-JfFLe>X1PeJxGUc&$dTcpXac`YA_|bPyef z6dE{B2jtuS8&0Y#rQQW|+ouxU<`_j*xH%UF`D0^}p7GYhBD_`Di6!`=F2R`)@>3*? zD@-v==pR>$Xv;|nPe^A!U$Rg%4aiI5zHssZ(lpsvGtL?UAqw^ z8b;c9F+O#AbL;GD-G3qyoK0TGmhxk&IJu&u|CI4s-$s8}pEi_^c+s7)a7Yj=>r(`B zYw5HQMA6wj7GH8jl-uo{nqOe-HjS>7AywU^N~n#o8GSGBPEXq@BR`E`wah3LFLrHk0bi~6m5u04xDv7@|BH)#QD zu#^b^{j{b)(Ii}S>Ddy%auolhV8$8cnR*mB_ z!lXEvYU>A!m!5DDWYy+A5L#oZ?~N&@y&o>-+0)U}|WRqpMlSpEx?Af|g)1_l6y@0%!;P=nP*Rn2;&vxgO^E}E$D z7tDpV2Z(y*1ScS4N8Eo_SV!j5)JGmL^Pfy*$y`p(mT1=S$|M(*MHW&Y6a<%6nvUT# z)qWTX2bud`Bu%evNn3SVAI3R8HprkJf%`X5^bW3Tffa6YysrRn7@X`o^r{0#iq5NAT6ZWV6rw9NjGY58f+ zzpWnzpo>n6tVMAtIYDR3MUsr74Btl~hCRrNu7q>5{*gL*4>*+SLzMsMoG zoi*_6*u!UuL7u?LmgSw)$(qdOHtrNz#tW<&^zdQsgU2oK`H4#{^|1;P-nHf(07YHrLJ|qQpU#`Dy+`Ib1?e5nPJLcoVX!>Q~HSYt$Hn5 zz`;*)fJ3)xH&i)PJ`5w?%Drc8k{QeDT$jwBy4WhY=U8B2#P$rjv2JOy)sKpIfQ$E{ z8b-GAEkv1Idj}?L&eqfs;O$Hen&~>p1jbbnoX|(p+S@gO9dFGXK^S@QWe%KOS2FQ( z`5OFzB7JL0ofhdan6!-IXhn=zd_B|&zp;1A1jRYuvu^)2=OR=2H_R{wDK-Z=`J&9# zuORT4n2VFkT_p7J9WURbPgP)%R<)p|M1Px@tg`_C@L*x25(*U&I7h1wrf7d>Uv+$&vcXk9!)b zC0EcRFZ3c@Br9PLb;N+q3u3oBZNrK4O*ZsnBg=}(-6#L(We<(YM7v+STc&ZPwO&ay zJ$0r1iGjVuG$;O)qU+Y3!T!+|)wwJ|Q0D5ysTi>o7vxZApDEa)#5*(c6)HZ{wL(ZM z#RDz?3MOi}4Zc`bZVgI6-|%tO%ewFuJ*DW^8EKiH=g0apfNbF8I_%OL0uB;#HevR+ zyF-IZUgroIQA=K$_@H~`{egn<-Jf;+5^WmPd1Vy0;&7K&U7STI-zKyrti$Zfu0w{# z@-1J1pbS*>LN@pZ-}As(lmlPpf?6mz=%GS8F}Kyr&CYUFW0bqhx=GV$L*PeB(%xRM z3`6-);=)z>b(uL!Q>im|hl-}cWM*nhxIQX&|3^4#k+saZN&tYkhb9z$RbCYWB*dm? zE^H|BsNTVmMb}F2Ar%t=3I*=S$hwj#g1=g{QjwCtB=~Bbv+>%Vs~1+jS>CJLSi}xcMjD7!0(Kf@S9+Rc77DBWv}U zJ-9nTbfVK;Otgv%yO?kPLHdKpJ(cyEdzcr)QzNGj7H>6gH-(G32TsUEJX}av$2szA zUP)>fvmURC`xGMQ8AqP0yn$t={n}lb7%8E&D0q%vNyBTd-ju6?1S}zppHWsg;J}|p z-RUokQn>+=maWbvc|8B&EXyC(^2yVUT&85V4l*UHn^g`7nb}b)H6x){w0*x0X>yiY zJ(QYW+nkuFNwAnq50VGFKcQ$*p1ibD3SN%a4f*+V4{^+pD{DpQYS!%v$w;$V(f{an zQXP-K?3arjWI2^)lJosI&>Z+<5m76Dq!wKkrx)j+=)4vTyP(Spf$wiEm8;Y&asSm( zVCnrVS`t`vo6u1!+YXN+{~a1%IoCJW;iVjJt5>pgINvnPB|2L>WEN;>Mp-p)$vGBs zjJYKcwzHJJ-ABLlbC#8mGzon#( zm@eVm5!reLD00RdlsNEwW=^=#4ea7{e@3N|>l)5G^VCE}VejR#gR97#`h>?0%#O@Z zNcYW?pq+#PYZnUilleCN59w>AoC{HL|HkyTSLnU-^gvNOEE(H(Wk zy7*{v>XJarRK(I&nDyUI%gejUYQDNlyslw_ZX2N_9U)hXFyWPQa%11BhrMcC+zoAm zcjZI&KkmoX`;(~~d&hW?$-nqHxuR}YB;M6|LwL=t6Zi6Tk8+MT2HmH3zA0)XI-mbK zO>8|nQR?*k@Os%-aq)TnrVk^b7I35i?eEXZH2@lSH6tz}H`?;$G4-UxUH-`TBa!+4 zN7Q%6v-!PYx3*esQJZRwmZJ7flolpW)vj54MQm-Ys-kLyT2-|-5vyuejM^l& z#7Ynnk;LowzJI*`K7X9gbDndb^PKy-?(4calu1|6&iY&TBe(1I|H>>TwDeviC!umh zIif*QzGpA=r$QRNaw#a8kK_U#ej(o;#LJDZzt+TSi!lJYr5BjniO*~Uu5URJ@oW=K zv1ZLr%%_6@-B5kGC?pEqcd5r zR9z7VyujGrTb%J)QH_|ByD#-bG|b?c=Z;y?Ok_-@$3ktUdZc_swX`&#V*)KPw!iHH zYr;`uPoH|hfNg=6=8GwTwI|-&cRXz8)+74uQeAj^6$dAeqYuhx;8KI?eUhw(%6EEq zo^Yi0=ifcGa8vHgEM<=CU7FmziIMHc79M1wW zgy;wxlPd-?7&7`rh6L_C3ho&1D^%r|X~!2{9rSqf`HnLlIwqcM%hHiI?p_e2Wa&n3 zmulNo>-b$8%epmNI=ej(d&t~zydn)PLPxd9g0TuG)g&A;_!D|q7HcdQ`<>h;TS zpBhCXc z&r&D6R4HylJfI!-_Ru=cPWVU9Sp~G_Mjvus@W+(xb&_Nb)oq|s>()JlDd$mEfW~xS zStn@OkMT9<*g>39IX-_Wct!+@`Ol86oOrH}3xEf=ZkgGo7A1;qxr)r`77tB)60E-G zH2U|mnbwvkPiXg0T`t3+Jon_+GgsEd_cq=yK5^>gxy!#~KwPuDT2}i|>)e?yP1W}M z8^!qybphc=dDTVrnJY`X+S2!v4#h15?w)YqKK8s2P^X6^_aUzkac&Cbzn56!CR)1> zt?Rfw0N1SIzu8s2kpXnM9(!hZUV>S2&B_h$F5V}ryQjQrcnt2Jk+V^+j}?AO>L=>d zq(k!6Euc*OhfWpE*~vnSLLN^o|C%12vaMH;m2bEiPqYnTa_Q1v zzlM@X!o{BN_bt%2$+9JWb#m#|)5tJiH5sH!th7MKb&VM`sGx$cQl%pw2SWRX#@=&( z;ehFNf0uH2rw@RWzftwkeVE$lXkrM&`Oe0JbWRM9Y$RFXysgi1RIzU}Zzmd=?FM=8 z^Ftc-P4=Ep#^*X&Vo&%JXT6i(WCpsyxn|zZ0(`Vjv;U;HlCiFV6@a*99hE;Z)eE~Jue#RuFWE6zJz%8@ z+m`m{PqthEAyU|b%KLura~Aexzf|+KFRxak_Tpzt6Jd=PvCU7P@?V&R*9$x{i5!1Pdiqcj)j zykNf`#)%KVlqmWnE0^|PLLOjcRH97fJFXT@%2PP*lQXH}*xT$9hHU}z0}~^dJ3X_w0}3 z`H{;c_$cfew%n`1ttc-E=eNBWCvx)_eMgU*)g+I7$Ns9&Pvpnxj}sXN&NMa;MtR|QBm8MdZnl@n)6ybmR>CZvjU?^ejbHkrnj`2$B#_9=vmlJES z3eL$}lps2I{JK^>Y(Fyo%YDOHkw=B+d$ zt9jW6qyDKywfsz@K|OB6U_%V}osq3M40*ln^8pBEEk; zor&zWI5Uh?BM*eP3FpIq1rE2~U1u-@x#HkAAr?=+$c=tGT zvvfIt9N3g4??L~V%;az0uepm#d|lcVPZCk@g zzk{O3%)#hV*IyDLZ~4xDa&~gvW4Y+|lfE?wY1~-xmwZlrd}uv;`c>-jUef+*!6vXz z4uqx%Lx(qu;cU3Gh0_lcc|+z)?iyIpwH*}S)yCBCh8ERZ12qf^Vd>_lld=CPwkq37 zTW4(*m$=b(7VcQ_w#%2E)RXsD=Dt+9n6DAn0;_xH^c?h5*Cj-Y-i6&zP`pq5!e+mq zb*5U|iRsVLZIQnAwpX2ZvOm$!?Mh4)^tA5w zm<-CDOo~xZD$yn$5S~XF@Ph&rb8uIOA$Qz9Tp3l#1K|Z%0!-V2Fd@3&?QbO@<7Ozx z+aGh{o=_>Rv;o=ZRMQGo-|@sSd89!;g9};ffVX$-G=)ElRcD6Q?+GYY{b$VQ6|(fPO_124Pj`gC(TwK=g@#hv0Ivex;qo#!`s z0)qo@Jq?(jf2Lpxo3@{<1pcz`-6CCkO!Ms)y{|5$YWvZuD83JlH_J*LTA9$ych}6i ztyvj)vgMfi#|3E5vRZEIZ(L@ymReL_n2rI7Xd(ZINwy1M`nw@>0%q2^hd-n3zKO5? zhA>eVe`|bvy?t~3gAr83R@X7&z{`42qCRiRv?;iMX1<=InT3a8qgtA(`)#=CescYz zQ~6z&#&^7FJK0Inb?-?j%87rTfvcyJcY*%p;PSAasJGUBp`hn+&$=y8Ci1)_6Y&EEFctv!hqn@Me&yOkC6Dl_3|51!QPt(bs}%4a~oo@d+qYR0T8 zmW!F-ZM?ixeYj{xlDxgZH%HYDrVd5Sck*{zxxy%E;Jg8iW$|Coe~b|tafppjH~!n_ zALB0g)p=KL3-AeYt=BhKSvt?wm^u++7=#S^)&;m8e#L_Ya5&kZ3S4^j zbO@NH;D0=1l?^jXYyK0KSHA1!&N1}?pc>(0@=}Dw3-= zPZ#79u6&GO3HUs-bPdV6mK^K+AxokH_RbOLcyb%@Mxt7&elYCH1~xubL~P%t43v*dzI9<^G5G;mpb9r>d3;Qtr2<5j6gbG3*BcA{8fIfyV|WTjO;r)SB>gaiP(W$AMIIg90iT-0=mU*h(2;&=%LpNHNyCbj<(oG3dBBM00LpQ^>% zJcL)J99xHfKYds?no?5yJbjY?d64%6$~yw~Uddr>N<=&6@dA%kh6y}fE>}2i=34%r ze)=gv*`>QdH^26}YAHHJ#^N;&NX(unlHyS@;LI@<|oV(n=K8RL-}_zO!|I zml~_FkQJKk@$N~G204N_fq9j)q+??&-@b2uQz((+^Uj@&C7ZJqShE@nkB0U{9t>ho zsv7bE!g=}w^x+lsm9`gR`Mvw0zi~7*SN>dR^`v)H+_`yL_L!*?)FMk%F-P?zL^fw5 zAE5VKz@68@&{f7xdWzJcEL1PeJ90^}Hu)B#yG=$Tn-+?i^#S!TYNw|YQK2|j;*vD6 z6^@grGw5#5xl;MWD#H#LWhN3Xu*efmznF2^BE;j3uyqdFn^ZM$W-cv7y^>e*`OjPt z?BNcqo%^)Cp`?5PHCE3_e4&fdYYk7m=2_f^;WL_VDyC$eHe7GmEIr8YEamIC4bOS& zuPjBhnsZ(edVk~wOfC}9&aU;I{8;pp-q`7N(*8iQN62SGu-(r|g4wgR zb8W{1Vb2F4wPaTK&3hW%>8;G(O2*M zP3|8%yHpTxpm5J)TW_r>TV^zXxP?2n&0rfUPXmWs zyl=glGp{RT-1E?K53ZphGHrN%H0FCo33|(Zh6&%bKg)KuG{JN@WPr9Bjq}Roi`~aF zsUSdg8mjw4t-BgbI*FjE@vl_kQ)w6=L_W5(>Nb?RUi;-x#3cLQrqR33fl4yBFuh&F zwyoPbXIxxc#!S$!pj;U8^qGrL^f|}D`o}f*J!zM^2w%52xz|`~elB3=b}Qp`-)d2_ zh4e`mxR|Q4C_%-yHQ)MCdb_4*zY^D%)S|wwe4dJg4Y#3hhXF+#@qyv0!b(v=O2=nf z$C|ayQd1jx(^b5sb;O8+;g&|U2x_f;jQTVr!^w`=u+dmK{0a&KbZ3o%7A8_PpWDe< zP*R!$eWO?Q;z!w4r^VlCX-MR-?-hw*{d3*yvn0xm)_w#-3)cXXg*cl(JYblCD#5j^ zqQ*QfVEUq|nw?EsB?c8Qaujy`-;(vvkwD&0!4QB>e%^BR&+D5uS?aIz$3s(ng=q&5 zi~;VvdOUhFu}BuG_B6xj1GBKAEuHEI)gE#&`;3)Zf5+{9np}{%<;VC$qo?qeExF@4 z_s5XH%oeK;n(9W2T&werA99{9>LmIBxTQLye*e86mfj>7Ln(9lkYl)5KP~(u*vTjK z*rfNrqr$av;ZFN-O@Dcp0*hUXXl+fWyZz0-J%`>PG*$zLKYNM4L%BR|rrl_{7&zp& z&^PgYzSaGaGIHLXa|gbm>X?MvchCJN0v~QZ0O?0)BnK)-tN79HZ9HBL6#rEpf2$$y zdXnZa-`d+qL{w$B=@*Nm#s9AF{4zK?U~G{4OB?k1w$5?4SO6G+lRCkNMxP4iGKc=Jbf?C12F$p|L%%};I=}DI zKkXQkLCk;C$!Q(QFofPd{{-uG#a?C3RzBF6PXu^6zrGh+`}byM|8@!)^e-D3@XDrb z;h1B#{JAjdSoI)vq(>w#4(l()VTZ^(%u5!R5t%#WrK)j^NSiaz5K3$-dg@KCs|o35 zb^gh$U6dVdmbbE)J8}LZml20O{7)Djv5|MzuAeacGw76b)9%B?g3hT;+l29hHStLO z)VQj*ctf;ck$2Rz3+_uGm%nn6cYKvSJ`_Dq#JzD;ncxuDw@u^A+Njv-9;eyoo zw+;n|)!`eNi!FzCWo_IyF@&Bz4W7-`kr+W$>`-B~Azng{5QDwhs5t z_eOS-++_bovC5WwFi^t&r(v9QaCj@(oUyLMNXB{jbMizp5K)v6x>CUe>9yT?MrR#S zmHhLsoG8_BsN46p9Mygo#fJ>US?8Qbjs)66LIutyKQwHaN#kVILkUqq(y+wY;r(7g zoP5|xz-}R6>ltHO_}&(;64nCU(U4)%z-_}>&@Le4>k1^=V2fvd6N8@JqdH8Vl({XV zo|pxBP~*u4Dg7xiHF_K`T3xB-%SK`l#iAguk%EdY8Z@f5so^DxUW`3* zOMFs+ijs1}TcY=pscdaY;}wNL@}w~IM|}ueN5c5Tk=bN~$^1~Mi?}~`QPzW*`y@TI zhJGi@|K+$i?uTCU*DE3vB$>Ui?GPyT-JZ6FFvG@$L1dR@J0lz5LmQxer}no9X=-Od zYD@&(?rRuhVPixq=dK%!Va)qMS=auh# zPjvyxzlqe!bH*O~%G%x=Y_hp2V_c-75ymp9bn~hAL=x>nj8shf67PDC)knfW{-Pl& zvlNwic%1!0wq8Tp7!agTic0X7l2?i7n{8nv(zo!S0o4s3YXH3uhaWe`M_fHEjpfl1 zVHjmR7C!TPZR8_7EBJ+s980}febn=KOalZH&=P>L{Ety?kNFI-diQE(lUf-CSg@!gzk^{!i0U1k1k!)CkHVWIRKE!vO=j6GivFTE z5d)sePX=&;N&k`XT~fIRqB$sKuDM$yo~mz9bT?$$Kkqw&2>e8ppP_lk4F@`Mek^#w zt8kQ|XJ0Mb%*X~hENd_&NtJc}xc>Q=nfQ>LX8g11 z3zJ4})sHO?&}}&l8odF5GmgmxJhC<|Oe_4h=7zbQw8R2(E#CM*0_mh|F!H=m={ zss4|!fPc8v{;DZ-mY6>tP>51(WA}eIO;hJhyAyRwzpOA1wkk%5+A6b*1s?V&Gga5( z*vCj(za~66DiNa}k?f%|aa=avYTqW0YwBp8YN>;Q?oLz^dc>K`lpv5{HEj4fTf?RZ zhR9C}o9vV(b;^gTx=Lc#0}0#vMiZ@wIVoGeu|@0oTWh(amg}f?*Hjm)u$ShP^=-~O zB5R8}J2NwDXJLiyk&0b~%L+pU5f(2`qZ)Ol&Rp?i57uk^WE@0*vE;~Y7Z<<>6B`FX({UeghxU(ERm zImK{pbfV`~$B}RMSErP=VW{lX$o*;)wEN66G*J0Nm`w9(31}n3uF)XV+y76nXJBd z|J66wZMGf_M$?eH&L4}$mg`Y~VtoJ8LBHx69yWDh-kw#`9OI1w^kZWgZ`Rdo4orZUhe z@@(`iOE0+Mh;uv&C01mGy`pXjSW2~W3m~ilVi;!m@>i*12V3|;#{0&eC3MYtn5!Kr z3yqY-WHZh$yY`DptvV)7>9F|}qYBi7?;i19VwN$ZSO3y7#F z4_3an?O4tREtDE|k|ZM_WE)1B*sYvE@|!H$8t@krHE1Aty)DNDGWTOI^px>EW*#} zRY3Yp^@Ap{`)~afsxKN^D6;K`uX;b&*Tp&4qz-CY3FbcrOfBFRhgZWy!xALJ?ytO%L$fWyUo#k~98s(yyeh@=jtuColwP0J*r68XejY|069M zl9mN`$IcL*uBm2)ThXCfh~NZl*wI*t#i*FyemAV0YWW`A%~(?w5l_x=w)EUAVa!hL zAZp?kLWp}RK8!e>)sKE0qQ9Cnu-3bq9;A?(R(sB83Kxy7`S}tc*JVx2)p)b3MhsLH z%T#{eNGYVMk@(?A9%_3$zW_7=a5Y~VwG~S^nAlIU)3AS?`Y0U48b|hE-U>H<)~UQA z(dornC0hy2TEnPL2<9=jCvD~NP8P~*+&u!ggZdDccqUVV9y&wz6S7_LOAgxQimEer z_b5uTci(y53oNaX&G zp=x9Y^l%*DBN(v{vU)}=Gn)m)xL^e`R+98?TPi$N%h}!R3wrWf^){78F2ej4T_}?2~tP- zD=P&|p($T;bdyS4D!ad@0@w5X$5Z}4Q`mngO~ zI%qs=W?XJ6i$;L$(GD_?s^Tno_Ha9tH30cj_G~vcDLv0X0BvM_dwcTWM%{f>di3H% zy5ckZ%ai$}^to>>OadIpKOtIAg!?^;wDuna&3G0soQ9}{yw5ij@rOYq-*W68R`m1M z~OOP~GYGL~}S_vT`n zd<8;2k|My;XQfhbb9hF;jcL%+YaZGRI@br8VV>Oqm?0#_wwbL%&;irlPDlesgka@+)DZdnf- zkZ&gw6KIt&#orEK)W_E1o8ec~F`stR^)D`bJr~bY1(t4*7tKD*5^sJMWd;9};0Md;Q#H?MW*|N{i~S#FPKz@`avr zkg6&*?^wwV1(anRc%a*p_pg9c$MXuy_?MVTfTH8D9n0qZ*CFA~J70t>7%QW0RQ1cc zB=#O^-T$GZqasg_dM{AxSMiX zpKw#QME)LH818isr33e@2i$=Rh^@x;^fG~(a6%(9AbW4+`N{r<5)bpK`5ecGaj?Cpesj82rA#>)+Q2OSRgWp2zKYOKUC?S!(o(c`Dk8mu;4`<=RQ40AGSS<*9nE)d zQjChdSLdKcmW{xYz2`cXVAW)Jk-nMLAtaidm_}uqsQBAj2a?=Zs`nIhgM0LbndkOH zZ6m1`1H#z3rgThvo~5fF!(U17zmaXPQ+^_}6i|s-Nf)&wb$Rvb`MrSL=LFHEI}_MH z)-N(b;z~?#9<`^ZxrGi#h0BS{@a2VN&@a8AIgRz}=(MrpuAnZSJ3)#=ORV97i^4W` z3j6z`Ul%g*pik7RIH$2ZEKqO$wxQ-#K^heXyUQq@e(Gi~3fJsUd0&+`J|!%aTCm21 zH`r^ zd}l!bRa#{Gp1I5K?;`Qj-=5%O#wKJ!HT(^VuyKG%^x&9H67^#%Rg=`sJ|O)!CI0&` zxy#RL)j1T_H^%W!VemEwjHh=r@`{yP#Q&5 zM~qG}iN68ea7?l3sqE1_#%J2=|8FV>*ag*D)PbXqz4*r@GNIPvHZN zo$R#}Gn=TU$qhw4O&?B_v-iJ?yY`2AF!DI=Y0j4yRLKMI9l3*5BL!Kj+2+17ciifr z-fW%0AUS~hr878ap;`TOXTUjUEz7#QzP7X6K}_S-*pJ-N&S=eQN6^##R@FNx0Ep_*c`-Z|VK?O7}u$S~x)RXzLpTCdQbHY7Nn9mH-)7kru zqqZU{Mh@_rPJ6#9HIN?jOE@|NX8)tGZNCxNR(aR2e}Z70>m!l=897J@LG&!Bc875y zk<7>|!J6X1!0rWe*(wkxiol#7Vbs@=^ON+`B>1teKDKTYgk!(p9HWESVb_?E;yA!o z6wI#bN$1gMPX7ydz>18lKvqTPH%eG^(DjdPx2u&7!?=e!I+8W3I>=t{hF+l9mbc5w z4N~!F&TIY(aPs4PVcInmZ!|o6aG3Ff8ynf7lvEY+IjEWQ*oGO%CdaH=DRuk<(8z5?0KELUX7I!s95)VF7>?uTSvmO z)Tu`PwtEfJ=KZUL-h$(~b`|6NjT(FTP~E|ibBJ?ZY16Tn?!Ezj-y@{u%i4fmKu!E9 z>`EI@;xBfd5%5VuiPJnF5pdH?Xol*C&<_(_kK-uA)zo5k@f(&0u zM!$w1%iqZBU>TdcB2K6)&D+Pc#VfEq`SLih1=WD}d@>Q*`Hn7RU+=d={%CP-&!e=Z zuYK_Evo+%$Ut<=1))%*Q5c<{gc=bi0mi`I#ud)}t?Y@j;BGbS9o+KOQ7;WDf2CQ38 zkFHr5Ng{CRb#crb1|U29;}Z?^@t2L=tXUU(qer+zJ@xaDG{3}Nwf;QBsYVMsteS7j zGW@}R(mujOmUR6&dKid(ngL3mddZtcj!{#|W$#SO^BS3-Osl<6CbaF0dcAJqt-)zX8Y9fPAAsAfSd9O z8m(f1j&Pe7@!;;X!cp5)p6^tMNtvA3(~Y7YB`DyP&o=?XqbU<&??mqN_exF>d-j`8 z_X6z!B3hO{fabK#God2_BCxX#BBir=&yk<|=FvTcEb(c;VfA(o;ppnL9;0KL-*MZe zY?~{ePFb@*(*L7e*`|J>adcd0bzTc8sH)}t+i-0b9@|v^^UceY&$u8*`(pnD++~(; zuC}KyUzIk&6#T@#@@$1aLk3sJ5_w_8!f*N z&_e1<7%zz{NeV<%B%Q)zx6+5ssKR;TFkr2)q2(aEH1>As02NVbG$}xCf?rXo?CZer0u~3+PWzsi zUnfuY3Va&(u4?yHBS$KReDiz@p<;r5zKta1NhVY>*+sJ@ILsK$D%0nTitR?Yk6_-Z z(eN2?h$W*7aVoD-w>^GYFD7NIv~P6CeXmSr2SQ#lhh#Kr=zb21Z=1`G*qrcSj?kM2 zx)zu4G43m!x8s#-A>6Q2{9nZbdozzU^zBAJo9Q9!p}H-O(T4{oStCePG-n9MX>W5v z1)HS=1)7@`s8t$@p+f%eic|+g^mqFIsmu{yan?f_B)?k9?Fez2NDC?+oT zHu)2e7l;Uu+ued(fA{xb@B{B10gBpq$NL%Y8e7&Bx|yi@Y)<6_<@#2iZdQOaNc+`y zkPywevil3h@yr_n9YFl`B0@|=Ke}xUD`3Myx?OafV?)}LoqI+f8aIBX19^+L9kb)@ z(8SN^o5fN`|EK-qw_(3PcV1|46o`2HgHujIolORyuxJ-feNgPa7v5$}J4u)kTs7YO z0P2nBMJFZ+(=YX-kz;Eww7mQ6K+BrP6^g%>K!rH@U<<%+x$ zrUk{Qm18{om96OO7sLvD1T9eLvM{$%nV?GqbT|3GNBFN(K3v@e8slj%>?Emp0C)c;uEvuYiCq1hW4)5S> zLw%UhToKn(+;p!%%?oRjI!jLGGoPR}fB=QOVFhiGX&EZ;ALd82Dvp270a*=mZ5>^G+-QKRJ<0z* z|9!iAVF;EA1_o=W zv1#?LmRBtw{gbMY-2i{dkmG6N_V*6QdSpT|8s(c;RYmVnf2sDmV4k2v=62A-l&&3? zC~%rUd~Ry<^;f4M^zyEDGR#VaLaYrn^&28d+Z*SScGjVe-5bsWCZ>*iXXe<)iTU!&AstTrt}Y1<+=BRe-2aYO64BH>z>!~2wV9e>uO)b z*H1-zJo$qfwfN-$^JEYEr@JmKAbv(Uh^w#lXpG+YtRjAK@FR0P7CmqHJrX_4NdByy zn(*SW&0q~V806LMJLo^?6E>|>_fBie5qu@B+T+V^T2qAC4l~uAAJe6 zzSxJF=gBJfs6k)azh|^-?>S{QW<4i%Z~!t!;AqGU9-(u7x3p7*1XQ9-j-$r$W(Ma9 zlXgibZ6BKMXg|7RH{=nq&onBT&wRR7kyO6eG(zNkHaP=D@B_RBtXVcb1m+7(HGkiJ2l*q?{ipKFj6yU0g!yTH+1px_x) z^{l#^D(Zax1~1}BO4UDiC_OjDtEx~u$IriD{@-`1oP`w5p@h#|vMElr=REbDoqr_u z`vb2a0GpAIm=SAZ1selC9A-QIqtB&ri@a3IZ*N8guC1`gCkH>{(oLx|J|e%hSt**) z!?LR|NBpKm_!WpZ5gHQ~dSJ&{Wyq`eLRHs}9n2YAKA02@pGC`$UHl&e@F8PsUHS1Y z(Sn+#LtSTc>w)pqYi(LYZS%|I=~bx*5c-b)QKG8Ea?!U<=+AOqo0;bfYl+vFBhXuG)&t^n<;*V9YsFw)+U8>|o&^$ilKJz`OTXLxXouLFjd^Ioop@yhb`71Qz z576%D2(%3!$8!;ISv3BdLU7yhQQNYLo2?!gmf`-tA%KC0n)%O~_FkJ$8*OcE>=Hu0 zH-Et%n$8)sl z%GKd;b}kzi)sH&@&7TM{oG`r=Q!l|RtI=$UeFt{_K1Ubhf=eBYL8AD+r(KfDcCVBzaxwXvdt>P$UH^Lt)dd zQ+7O)>eup)k^q9C9Fs@tp;bzuy!dwgnW!qSP=GE7Tz~#_*W2|(?l<+wcxzv!3U5G= zW=0}$KeKHm%UpCXKK4E?Q!-e5WlB|Z$U+$L285skfhi|+*q6bQ*)qr4XU>wrb=655 zJL`^iSUS*&j4{p;b+;57fge#uHT0_5)eKCxG@k8fNvmcH)~`Krl&7)n0N`3 z7$t&jmSvveK6Wplh7d)gH&NNy_!Q8HCf&HvS30E4u& z7knv;2Pp|#q}DZxuCPrdj6Vjd3~cNI0kfe)t7VYvBoEgFYjx?e9$*21Mo#M+&fS)% z)1zGJ@fiZuveA4_4D3mV5l3TDxSnHX#PK2UBRS{<4@sr6bl~pvREMq5GR+*~I}+f? ze7HP1tZzsrjQ_ur##e!HM$f4I+93y)>CR?y90za-sL^%UH5}3qcM@YZQ*Ypg>M1qi zyx`!S#V&+|7xVhr-PdjBKd(2Yz?x_wjHui26dtTQiaFbEq$>4OMcN}Tvvv6J8%W)+iF5I`K*aaq zjdNOs_M1m{W=GR2^=(D0Y%j=lWfISNpzb~&jtPXsNHgUW?1)b`G7CLYK)a@l91RGv z16VGA!&;@p$9_8TO0p=SG|H5tkhfLAJkoq$vPIxk^88XwO0Ln|43?)Zqv~6P$JUaCFKKhl4@z@n>HEvA zV((kTQ7Sm!5w17$5cz^dgA)hY|XULC}|bCK(}3Vpf4k<4AR^ZMzm_g(d5q~!yFus0x#9cbcf_q6PSWl@vE8@Ir1b#F{XsY(U+cy3)D~Mwt z&1K;0bGiZl)2Z5ahJE%C=()JSb?bFyb*C+hOQ`a-)sKU8n&TpbJ-lFM^xg-;D1An03Nw-87Dj$3a?eYBd&%2}Nc`xZnzU;FYe^M_P z7DJ0<%)f%<$Y%vGwN+@Z7%)LEjnbvkx>%9N$NaSC{)?TlY`Kf4K{uAkLyTSaKtzt7 zjIQb~=Vg}HoH+5CYb{r`n8Jm$E?KjxTtd+iXi+pf(b(uwBquY_cy`V#8zqNw@9MAmKW>CwyBl3!SR!Bu?X4s~ zBrFSi`-5Ch?Z~!^LA+quhWR|=);pB5zqf00$0`&7t{CUhahJJCjazKy1z*Eo0KW0U zPI&RL+sXU1m45a&!FLHy_3aq6d(gv$0r^*otCxkn{s*-3F7bqZ9j6pr6gdI$0s40I z;L35@f&_l;tD*15&Ga}<98)5N1MlvUCH$i)TChxt=mo{{8u!-cYA{$M`LA@>CC+&4#(de zM(;u98LRXY`nf3E`FM=qK}nWL`PBf2q+)5qCFtw5r9kF05u71T9(M=#yhcckM~k1# z6U?f{sC6TkO_*_%CY8}8S~4;FFM>cb%la?KM2G>v zp~48IwTeVUC&V1-fK#^>m#-~PzLv(_eYUqEyl=f9S$f2!irgqmz6kEMGB!$ z;Z4w6AOnEVMd&jNvr_4_{`tg<0=?EB4|F~RaFLmVxrnr5CsBZrVcmd8jC9m=zosG9 zge3fIuQS>vXT3t}?(OsOwCV@KBk+@EN0|^oi|1`385{Jq>;>cCv7= zRXEm!Q+?3r8r7&IEWT38Ix4b>pNxG0mc_X)c=egw$eYL~Tm{;3F_UR&4h zS`bR z`D9W5crxPaU#lPWKcRv6_DA#i7gz(t)EUXKm_)dORXj`?=u|!g3}}9FQsX%PKU}>9 zP#fPDDEtFTfeN%paVSvS3KW9VmLe_g-V`ql5Zqmh1efCO?(Pya6b(*rC%8ji`u)F| zH}htay?5{K?A*Qg_}Oz#;Jz`#aN^zU?x~+r?c2Cx*pVug`5Z0NjUMjpsJ&@O&uM-I zf|Et6f`_qfiJ-~fT_V>XUQNzDi7IIJOMLIvb>xMT@KL;w5czX82r!~StY92u3=hOS-SZfkcSs6d|p#au2=f#;sG0oe#-{!vHv9rdFDMpnuL-?_|1kA$ar zqS3Y3y@;33<5Dp96$NT4F?94|$GX3R{iH1MLCwMbc9k}`#xJWMiVaB{Vl|7b9xezw z-le^EAbFHGL_Jv=@w%-&`h03Z<2c*^or{#bz6#Cl@~!0uUUrCJ+S{VY`g@W@>|jv) z9l6dE#LFL?g;%2eK1%+2XbMf~gYCvNL2o7&7=yjD!{3ee<5(+>KiF^I zC#UPK3&+KWH`IKVG}d1W-+_Hs zuggvu`5&=Aw@)C#9kGXiBUFE|x=>ydUw{=J5@U|udJ<`4?|BAABkU1dXa~4%W|_0p z-a~*J9CPJq1-&=-DHux*&Elv#Nk56L`~!D=ibt*EeOXjU?E}|wp-Tq_*uVwoH|$fQ z{3toJZ}73Lf*(zNT|{o&qfoeoSJeMVofmF7CKnb`&Sl>Z?Bk{-hb;B@a;KI5(B)PA zP(o{vPT;L@Os$Ok+xFj{XQ(Se_86SGjI)UE&h1O-`;TA@N27#p+@J^ie{UOzZ-B8Y zQV-iI9n0%;F}2jR!04G4(Gpcf-zGyw7FJo?$Pa`=Uxb@9|SJ= zf7HQZt)SJpliJr8`)Lhog+OQk^IV`3xd#Q+$Rl^e>twYSbUy4uqVEIKuBuGaS19vB z2QLpofZ@3{JhF2R5!sc5Q0kQI%J7}+oa|ynkRz@-N#u4DB}@2RmD5H}`v(k7PiGHi?E=;UlqG$Jv4Deby-zK5rsfU^6{vRuJANNbYn z5G9hTWPMEt6)v|Rb=J$?qwKD$n|B$e)uuG|02W29cRnXyZhdofXONUMNpd)D)%44= zyyd&G)iQlD(Iz~5LIP!(-_`)^uM+LQ!r3XwI*)fDh+I$IxJtTAmk@8}%qSgg>eov> zJD%9dKJDmmlE@j;%thYn!8RpAAV+eI){z!>y8eP&t;wrxePT3i?hKSYjbe@B}2H} zO6W+|`_-kl#X*PP10?*x`XB>zfTFxhA-}^xS12&{c0SmrelyoZhUx&_!|n0K2x1<| z4roCK-u@4HkcXT~Z@(%O_GKdApDAmw-wWrG8*sUBjQX~Y(!EBNpPC`cYVw-dR;Br30|_0W$buh2n1P zhd0RB8+-u#bs*vUU1!O3hHPi|OMLT8l{dQaa1p)ITbIP^1-$Oj) zL8lj`PJ|+;>}al%NV`T)c18BSg8#%DAJy>T5iEOuk*a8K^7cW53PsEJ*da9n=jZ8o zfr65wP*NUGQ?3spQKaOk3jkBSALkv6hFF+TWKy#1Gl=#vMf^DSw?_&)9~Gp@$)hs9p(=z$C!J|UyG35+j}hdL z$&lTA+K`dYASgg>3qPPLNk@fjX5mlX1x^L$eGLR){E~w@=|sr zvs!?18R@fQO*;t#Q7_k5OZWS2(HeG#767VbfE z+5&UAc`7om{v9PMa=*{iG>34wup$+bG_yX&T0~cy~mYAM$KNjBsuI^=3Jnf={e~r;^@qvZ1Y_Lw^8NFxwOV9gBull(A%PZEyW>bGVYR5;RyfnjnCFJ^DF6?d49#k@FTf=O_ z$`vQKoQVMyvL8iS!grbvs4l0xA=^+0zXxxmq&XU4r^b4-pDL}dvA_A8r^G#k7?hK;gT3GoYTj0vS+mT)_+|nwu8sc3fA# zXmmK>2fNAx40P_nR2l{pTlPWVPRq+}_&}SqIHhY08bH&3ZrDc?@Sbuh3Ps4*`xRs6GF`fUZvBWS%RQX zzH85A9!alhrcA)%Z6?Dp(m*fQ8e6o!wS3B0Jjb4zi=Tj1nZ0PmF8@Rh@pX=t;D2bx ze0Wr1AdsHfj_e&bk2=@k8oU*Sk3mGqZ)6#U3r4RC)^+GyX6%w2!G1%Pe+x_ZueuX} z#+H-skPQPLV76A`<*p!ZNk?(X=~$uoORv}$f5uE_JrqmC#0tpIgqDs?f|{;U6goY) zB)05z)^?ku;vPJ|k1)=7aJ7jhL7mPT-t)>$cqA|>jr~oP=pFEo zy14I>_QGiTJAnE;bJh6YnQQNXCospPU3l(JjAamIxH4K6@nKmZ{W5^nCDl~xOXHIFreVQ~7+cgQXW;-2=BEVMSZ%!I0cuV^< z-NYf70SVp%6^K8G*LhF|qxE&oQ*OYb6B@v;o^taD8-(rMp0*$YrQso^f8_u3wsH{r zX92*ig}37{WcXS?b4gxRkgPx1?G83uAN#TaLVSo``QZ@zraIEF%E15j+i#qnAJJA6 z#uNYmZ&GoR`t#5$HLnkwq{JEd_nL9QS5vc7$mFt@?OpSEXGkqFB<1^MASM74g=PK1 z>nRt3*R%5fyk3+)DYqlrK43n(qd`Cs&oU3Jtq#Ps{#3a?ieqEr+$Wqo-D_b#xUygT zrn{18*ulOgJu#hocxBPZ(z38aoAN_XW_dZ<`Qr?QgSX+9c)-)HiN*EDQ1`{Iu|dxo z?s}J_bN)u+MvPW1#7j&dHXH|t1;<|b500_&_b zs3;mKO=G-q7cE19=1SDz_qeA{(&@pib%E5plyHRF95xW*gqpd)H(OZ5baN0C*M|lGnxTCmf7@(GJf6+8OphcfyxG^|T zK<-L$suV7Ybwm6Q6qg5N=oZlN;vTi*sQ=J7nDJY5a-e`-32=(Laq8z=(V#S$s5hRd z zw^s)FmY?V+-A5ww`YsS1_!9X14Nhh`FGF%CVB zf`hWSX)_6E>Q~c8q|Bq#hF)z(p5~FuDHo6Fp?UEpPzV)3a_^3FZ#OsMmCXZ*k9L0Ms^UU*BNLnP#`Fv)PAHT&4`D^e5;3}f1v|8H!a@G$ zjD>t6(kVx6$?QpP5muI4@z$y;@H{^E3bO)};OSU+*Z0#g`js``T<=fwYr45BOw@s( z7!>{u2(87J_#=Hwe3Aa>m84!wK3B`-wElWaKJljE?E}Z|XxDb9L05~BGS4D5Y{|w6 z6Ukp#4?5ydOCT=+9!FeFNIw#~vNCuF-cvJpL+&*!f;y(GQo-b|t{Vj5tqp7#_(TAZM1a$p-xQ#PJQ zb$~XW|6`Nnb|ul=GRu<#a5^~ojR>|VaxJ4gtE6i`VUSA3f#5`AtG11XNa;@NjPDBn zP|Qe-6k!JwfupFBCNY&BF_YHPOYQ3J_3%Vn-k&Wt1)jCB3$5&<)#kc6G|^3%S*CC~w| z4cc*}1zK$40eDX<1||O7w^X{mx};gXKQ)L*>*yQDFTa_(az7gI{JuB)WLfU`LMT%r zcKOfwu%a8oL`76NBTD)d@a}pp#_{L zworFL(yTTCYx|#91n7inWjkex*Ng%IZ9f>Vnef@#F55h=0;1s`y;cTF=)Fxg;-e(^ zPfrJcWUk~J6_9)C4a~jxQE=gcHI%07$~$eq9MMJV=TySv$*_xtxz58bnNJYvxxbHO zhrhDKlz0_O6{`|TPwGy9d@Cv?$g7##_rG1V({BYVMQ~wr8wwaoPvHfN69Z^&QG(2z zyix^9qf2cLW{#BkJ(#CL=QKs*?HP*TCj%oX2ygV9IuJZu1VkM->xKCIu=_FQtsI*iz*0dVxBD zWnWb{PbRR~K}X2pMHirRTEP>^;O$$=^RE1of2S4-HcR`0Ce0a#p^%pA)U?}37x11< z)AZJo{SsaVGA|vydmsCx>IHJ|y(?>28}F$iD4A_7u_bVTU$_;Yquv`-iYxA4Gp1dF z`_2C5`@5XIYBz_ZwBr!>o%wBcPZU%MDgtqx+9Rpkv~q>#&m$H7t`4{})RdBzO1bCJ zAg5Xgo^=}>Q=iu3l|C1~ob^(5jlVb`)3IpTcQF#uEI7kF6tGg+kF#7bE;(1zmbCQp zwiQ{w618mo#&O_EY_y|kdVQxd-aqxw)7>tff3a%!=8f$Fs*hi|j&a(``^v-nS(#iD z055rFO73pXODse6MGpmwH$Gy80>L+{C2ZkME1BH$$(;@0>#gUv6j-`jtL0TOST3&R zUN=m7fr{nkaFLi_aimS>O#uIybzWbQp7JEcPyNCXxns`ZU-gwQNZpJOMZE6$EOwpU zOFx`|&{x6cJxcr6vwmW;{({3;^UDHSu8r@6jr@)8>+xoV0Y5;_4$hein z_ts;wJiPpHegb`l{TA@o|8)A-Pps;Po%tL|FFTfOt?J_m65Jm;c}Qot-=Ix~{$rM5 zNYPx8(5J;^%$4ah5RcR@N12lhRfT7l0uE9EQsC{7)>5LaK zcSU5xs<)iw6m$j-4L{hkTy7v2ay${&UMr&H|p9bPd|HgF2__4Wlxu_Ju!g zhc`p%YFl6#<$0Ab>bix?po{5wjEF`p%B83899kRTREC9j4$i7@42@QHd$p|t3pP@} z$fYsIcW!#lWL#sI_t@|_Ls!kKI9G00mMh9qt``}ZFsr8Wms`^`gAchx*ZP<)e1-Rs z0^4Uctq$j5bc9rGR~-wWhgaf#-2h5xTZ7jAyGHOKWmVg2()xm!4({8q@r-A% z|1P*Lsg7|nmj@rkT{!;vKLnqPVy8ZRe1Y~^K3gPrzoltyw1=fNY_H8lJ@Q4OqC(K!q~5{tTkya{zDSK9%=i1Lh^&1tUm1{ zwG7jBv2)6KdDPMjbQwfLkoyFu@FXnxc9)pG1#b*zbJO7g$xG9(4TecfoT7O!u z+0a2F*|uzlN#j06isWC3$mO*k6R39&;2z2+V6F$iAH|2_G$d3cU4Z;%SL!V|5VhCg zxdSfdyyo=mz_35(-`cT|29OwVHdBsUc>FHlQ4Kx9cd&;XkvWKDx6m#bN;~s5(>p|F zrWiRCbA{I&G7^85#J)#b*A>>G z!$&~JnKolnB9K_uA&kX`ZCEOhTUZciFT?{*1Awa1$%A z8RpL7wRL%wMCO`U)Jj3>R^KxM)}oXhCe>@7n? z*}NJ3K7h22I;fN<_aRt1aqt9{;Y$#V=+XHBeg@?71uP$PNiUP$I3t!7=g>J<0(TyC z6H`r$onBYXjrF3{ng@tS6;aK}j&%-aUcME8PK#~@YzXOW7(Ufn6K-NeuFb|fLvcP zs{Y({AXp*{C5|13V;@Jpa-)?V=0iTx$XeToXI{>o$^8L}(J%uauL%B*Oj~?`y-mupWUP;GJJ>q|50zCublsi&kDwK7Kx10f7;ow586NFo8iyyli|mX_9vD2 z(E9z8&p|%7oHuoy4PB0%fUb*9_@@W!Tk&bCl;00Q1Kc?aWcLLBz9G=YZT}A+BLk=5 zzYOdK%nWp0EhWF6PH5NR$0Z;czBuL^-&<<*M@-0nUMs}UV=o(-V{x=kj>bmomr#`n`|FYPgYW-!&< z^Oy-~TRM8NtEb=LFMKus{H9ogZ@cLw?Xed@wHR|s#A`9E`3bc1#6QNg3^76AibF$_ zXogLyV&N;@R zM07(n&*TZP5}6+OHns+&YZO2^fJ<$bk+LR%|DLFI(F59~DNnjGv535!ikOSPDM{XyRN zQZ|Zi!+?MbXRqx`pN2qyrY2PcuW7{7vBfFw8aKoKd`}!0Cm%dc=;?j5n%T`CUT6}p z#DCkursvtj#Rn};)?)kM_(4h&8?nkaM_h>C6Y}Xp_$D0}_3c+uq`k{~&j&L|N&O^3 z$Dj7@3B|EHnF5HR=ic2Rc1JkYZO08G2kuY7a-`BbqQZle}tddqX!iEvSPO>uqcFQMw8;h%$md`9W$h0xI3Dndbth$B-y<|l%ws~Ev#kkT^bWtk1%IfMoBFXya8%m}i9dlE~==wJ) z=b;W$jx+pj$fLne)4Ce(UVg5pEg2RWX2UW_7$+e$_0RYEFtmtEW@;@#@&EqwRw5(h zM1pRb)HI96e}$SmdhNzkY9<8KRlh5ZXEZG1zyq0n)n=FL*3}`L8T#KP-jUJQhGkT% z4HJ>kD>T4u02F>xcH-z|?2)$e27THGzu_Dg)bO6(kL5ZNv?^ODC?3GKQB!R;`bnb{ zn_XXB!z*GtHCk7;PRTBuGR$^3H9l2XQabUavSy)Jmkk=5WI){etLRr9TT%tcs9d{a zgY_9x=*7^l`vG0Z3cKdI%>1u=K|KhqX~~JPCBIhy#J^7m2hv@!z;a)VZsu6-L(vVK zYC=J{L&g$^VcO{r#I3UlAiYFuI~FT4IpKU5PH4^{`8^9 zYF6#0ij}F-A+V+9CIC=!N|~y0qW~+umu9~e9G{;tg2qdmNa`5mBv^>hOdSU`e=F-r z8+C*TsTZZ}>ABn=QnRAMyU}rDc`@hg^=uQy0dsTdTIF z1M@M=oYGGAhKM<UjScX6!$>9L@wdR3ooi{GgePkU54MBt>k z87y3Kij}5uV^}YKJyX^Xu;y>KDmhWmQveQoA$1~F95vUu-)gSY5<3LVYr?fn%%i$z zXQq}D#ApgNtT;_cjKiwgAV&h;4kfa|u-#6}4HZE{&9;e+{!bJV`2FEZJfY$*B$R_z zp@S^<@5uvc8FP;PO^Ch1!@CKh3s{`z&51FThST^b-eaaGASsV)Jyv`QHt(K_a<0Iy z)D5Opc-l-rK6&_w2Rl#j#QIsqPLnaF>rAUZ)hkV#8|dgR>3!hdwKbx+qE#At1R` zZqkwuo(r$0cYm`^#IAQ){ROz2%D7vZ!8&T;sgWXfFuYl`d0`4!PKvF|G&L?x9@jO| zTP>-Ey1axH#S0(J+UY1HW`a;)~O$ASc1-yJL8pI-Q_@+$xHSa zrc$7p){3EY)9d2bQ)y!J3VA=&G?a6|ZwEHRhtqxC()WaavuG#e3}1A$d>=|za1)o^ z)H|EkhHLB8HPpq^)gAOH*AW<2vw2sVX*@m|E0#8`;6HJ%0mayBN}GVvXT+%mV6iMkIC#JBEN<#N!_!i=2*?MoNQcj z^74x47VI^7c$t54j;3A2&j}&;F*I5#PN|GHJ~#@f?+nx5JGmAdz0d)T8JopfK{R(2 zo+%X#^ORf^kvz6B0|%cR3~%rjR8(ixBpW_`|0;WQk(tgDmsK$yNm>$-h6trDxJ!ge^Ruu}~UUQAs#_llENU z5O->ETy^G`oC)rFv89->d75zfoN&TdGwz?QtGwlTHTk8S3&IL1r@Zj=a)^PuzMOWX z)X_jpn|f28TM>sEzq7g-(s)QI&0~{n=rU951Ld2G|H3G>RA$(vxN~grbt5Ju#BAdp zKTWCJg1T={3maO@=V8-)Zq4o@!)A)2KNaCqN9jdQ&8KVMo~*Ng53NAE92FHHW4c+P zsQgTT-c&|2iH60U13y;3W=3glyS!r@AVx#4F{i_RHpj>Dp-wEVQ$19{? z8Q=R$LPeo`s(|}mX*zjMvt2~RWQ*B3OxQ0Ghu756*m&yzFOB>{(NJIPVpQ00KE}}x zAd0CN4ik3z`qC?V_SFSSJ%LnrN%iD+d^)wQxZBEh z`mgfLe`%FRrwVU5yw0V8K~Cf4XBd=DJ5G-^V#=qsiwyLD~;<ih!zZWR}r4}yvv`ZNZ4GYsQH zL#n4keETUJ{rt6~BBqf>rXWsk#px+AHU7GK!FpB7=yOiUp(?1nS+FGo?5y`Rq*bmhk=JGZ@5e1c(iq>n2utEFq-wp5mPQ#gF8=ff3+uZ$W zS~N3IeX5;o^-0e1IY)_@(~d6s%^$T$p+PfGtt{`0EiL#Ni}2mn)i_UH7JW{zZcZ!^ zk=7uF;>#?I3^~*mJJeP?;9Q;lYvL22lLv1@B`|d~o3WI24rGVtzx5S|8pxKFg{l+f z(K}7diC27W%FLtu2|3x$t;f(P%KxZfiB(#*r(PO5tI;!G{5y>)K_k9c+LMX#_M@d$ zo`_;x-f0QbbYs^ENSD#i_eahBbJcqB78gkqAfjzVp{`RO3i)vta@qC zY~eiDFP0N)JZbEaiQ;tvfdtLhE2{~b@kbxE(~m~-(czk{f(9Sg%zY019nAfAx!4G; z^=1n-@S6N^{cB2DR`DcNe6yN5u}9g3^l9ePMaeoO;E`rcN@TK? zc{8XtV4oc%4=jzD>wfcLUq|oWq9sqGm%v(%ojt<9ki$y9xh{ucDPG3C6%2E<__l2X zcjWhv6NcBpLxj4CWA;G~o7hQgE%VFtnOgSE8x3sPg*gl&O5h*che=C0JFq6D5>zodc;%YxU zf!)OCQzceyAI{}7r3MJM&i<-t4RDvz`972)MZN3C%ay)0m0WC`GWik~;gC}I4jUbi#)&!k zOkL0{zr=88n_XpTRaFBK2WZTJKmVDIg2#Ym{JLtB1eZoU9`fVtablic7yBAzl-RR8 zDoTxAF6e?0frY>?t13Rm;ZOrx&Ju=8>0r}c_N45J1I`l8>Gz;8v75?zT~$bU!fdpm z6@P(o-^|ZoG-&30bZlm<6?q2)08@{)Qk<59RB=#3>K#T)zmk6Vp8kz*L|C;< zjk+j5rrn;y^@nrst*O6CLUp35&g3&|fx ziRsUpl$4&J5-}3cn0i-*!nCv}*uX3dWGrb(S<|Hia9RTrRb~D5-tMiQXp2=(vsPCx z_+{$Y9Cna=&G(M7W-l&y=hT5Y(`xtU`WmPX22qkJ371f+oB1_?UC!G)p+sIZT&g^U~)hpNo!UK)A;bAZhr0dx34(Ds6mh`V%u_UZ~Y@^Y$^n+RC!|IJeKn< zF)LAf_K)j&Ti2ju3;Ccu0jBFWEh~T8_0y2edQ^bF@5Yu`XdmH?o=<&5l8F(4B(tv8 zV8&VM(SmAyw~_0KuAZf}#kK`T`mlw92Scp4MwY=Uce5h&xtyM|%$$Yho*aQUQv_Ey zifz2PZLc*iR@t1N9}?94U0M^?re(Bm5VY3LeAAzu8Ohna5ObU*VXrO2jJ_kF@<$$p z+w@jQ@u>gafIg#n1)iQHU4JX^^H|#(gyRvIn@}hUCwk;hL5T9rpu9F3m zA;#4U!J~VwxdCL>&M~moS!4VUy_Mn()d|61|KlI|CgCJI1>Q|vmV0ca-`_lgTV6|k zZjIwBbnj-xR+Lc)&Ah%KmRHP|_a$5_Gv4@X!cap5K^Li5FIm+)>hbdvXlV-|CTy@2 z?}i@GUBum{D!n2KFC8*Mq%}6c;dj{fd5(y8f9Br%t(~v-;(jXvCV9aGv$APe=pase zLSl0Rrh{=M-TStw4-79LYX^O;aC~TV30*0qx~eEItF*l`yC|!v9IdNy*<2w0+{;u0 zBflu8y3qy`HoLjun>~tQ$S~`XucU_i`Kd}=xNQ77SLfZdV0osV3)v2bAQ;mo z^PTBg+AFY;pYh1a@z=%3K+)FVGByqnr)5#GMFlsAwRBjlUl4n_p!3$tcPk-3IiWfz zsJTD+vp8h;m3{UlMxMi`$$8Bg?Ln=(&EwSGU|Z3GL)tDmZ^-S}j@gXv8COjmDZSH8 zr1=BygKNhu@EjV=eP?=G;#JjgM0%IvRdumRY`Cvi#K-oB)sWa+)Pvb?jZ6oB=;_|f z%;$Fh%BHrm%Idsw$@TjDyrMQ9J6Wy_OSeGW(8(Z@taoF41ybyJY=~O$=HnafK+Js; zOjUTHOKshh)z}lOk|9XoWazZ&8{0+QwhrsEag^}P0hk)3@^+Jc>w~H1w?K$waP@0q zgY)=lIH^El-Lx6lSO<2twPw3+qL=b91lS4)jCN387_qtjJk7TM<<;}m9cw#BH972H z3=eQgNyRTtDlNFCp0uLU@^pn(B7EX%S?7arF4 zRI!3>XL6tgnsX~j^D?Q!?;wY^V%h$>E zeB#s;hGM(c@ks9=p#u>$8xY#AeO-?msy4oo`P0{;h^?dolxLnsVb_bpU@4T_!L0Te zE$_;bbZW!98ErC@GZ+VrVLgjsjbv6!m(3SVl6PfGI{gqA)ug)Tyw3buI`z|;#gjgO zYUPV~OR40V9K;|xBi8%!VoOUyKCRw`27t(>9qbg)C;Phw-}CHC|C`kp1^jwFxGA7K zFR`Ai9heF~aCAX}FCJ~GQd*>!YW3jB} zU(^n6#*&m{BErq{5UFW?XT!v)_Nq2s@qTCf=$@Jl%%4bTKDAv!f)VK#*ZN%T)C-H- zki+0fV8@>(ciZY{IY@M84Dt)&8JXnQtF~e;5Qimr<2Ez9yt%x%y0WgE$*ilHw>wd_ zqqroT+gC48JPXl`%K)ndCKPtDk&(ErTe|_d@wm1OE&P^0^-k?qEUV*S zoLDTYaTbg9cvppzz(kb1g?#=8Mz!RuUiTKQ>S#?C;Yrvs$tV1!`4}rmWM}TU)$uxxrt_B(jFImI%S`QPi!k`9?%BhFtEmQ!mNVxjv>1dm z3|@V;`=*b}+AimXC5iFVlC5;>$X`uBrWKdM+tz;nw70ojR>01bck>s^X`_{>!~u~f zuai}_2%KE{>*dl!DpTyWS~UQ`OyP>v&qP+T#gV>3SNyZ+SK%*9_Vw-H7}}mz@>L%` z{AJ(lthvRh`57Gp_!~=q1#c3=;wi#wF>{uaoXwOk{kn_VGazyj8TnLEt6xfn1_o(B zjF__^_}jwMRB-BH(%;Egcd(@SfY}{UwTs)+vA3gES;pv$>?cPV@dMY4FXqVrFz;yj z8$M#>R5B9QP=>oUM&v0Z(v(dpFC`VIX8x4Da(7=L12RCp1$)(u5#%M4%%53bTndQ| z>aR)~RqzvOrV`bkf!{)U97Lq_m0SHsVXylxqQ|gbm?~V2~vSu3eQUb zD%(6Yl8y5G+?5m(UPDN3&dlqD!N5VIcwO;3GcFsjaQMRmbma3|Gm_`+HHdff5sl8u z8=bha`biTeUj*(h-wgq+W_Ul%x%z`@0l&h5VfYGval! zf}vQ}TTkjVc6&{g8SU3DvIp1tNihX0&%PN~FfmpLFjnBFbNSwh?>bRbnSV3BwWS6V z9$&*)(-~$85FgNyn>~0*@_AmSoU1R)DR!76O^i)0Ys|cM!*f@>2#voSv3ui}iA9e` zYYz+dkj1*Il}}ZeA#H*t6HeYIWPdEri3srw$3w-|q`N|U+xvTEJC^k=B#h~8Qbvlt zNSskkuty|4^pHnTrlHAe0#-M`Z9{H`}g_~zp}%O0dQJHBctVqV5vk>aS#&0Vs8yurc%); z0wUh9WU2L9OafmNjImZ5Zwsht$a61|uR@UWU1G|gg(nObQ!F>cS+W%DM(#Q1&~*() z?x_`jcPJjv_+^z_78aL+#>DK|E*@MzNEt*1!UJE6RG;HTR0a;&n(yL9kf)Exs>&8g>{}Gc~f00 zIaDJdR3kl9BRW(gDO7`G)NW0KdeqJh>86d>VtH3CvK-VC2jd%D12j*X za*I2+KYZgX$^0SdLbrrC-;`c`vGS#>KO|h?2f}vIxJeHt~Hz^rI= zl@z`4@Rxqgknl1ha!Dfcg?GF`jJ)-M(SKVO7%Aq&qj}KxNLDjQg-CxRBxgYXh{$t( zyz8~(Ad-%w4&D}zx1mYeAJIoL5tAP3e=ysQNqgo>Jh!Mht^9pjRr`Zc%jfi;2Vb0a z@(FhL#KO~pNY8xZ28Qe2uoPz-ZBvihe~|xr+49pey$`6XIHGnAEI_2D_??vyrw*^~Y;FH;gx-4lN4@{= zTNJFhx1IfsD%c+TXG6umTG zyyELPN*{InHxPzI4-ng`sjhZlR;;*eGw;+K_+)nb$39B|mJkqM#Ow}1gBhA0uUQxq zBMH*eF=TKmYO>4nYFgXNAyC zFIDWj>_Vafc_q2D<*PrIWn9_PiMe2h!Q&|i7kPT~IAagG%AQOv`26=dgeJOuoFU<3 zPS^yXnZ@&eP0@IA=*8&E*35-+B@ZbD3Xv-RZMZLMBh&8SWPyX?|8G(a8AbL)l6NPE zmsAfg%*;3M3ABF=FoBsdTYq!LQJEE)IDA`RPBSH9F%zDSMbs9-mhfI9CzP>v?()@& z?}W}=tCgbr*YldeeUp?C%tbLzX?R@kRuIY8pTD%D1I)_9jrZnHFEzypcse!96Rq-u zow^T_&{k6>nqS?|85`RQ-I>St+q1Y7b-#9pzWZPweWkd@!&B;PMBr)_?kjb4IgpDj zK5`gsyWg-_Kb*SEv%MdlJ2ZDIv~5qC9x|B^OP%I-)Ld(gM9)k8P1sq;B>mz|Z_#TF zj;zsU7<_H|Z@aUiO!SU9aCh1n74^aNay4X$Se4$;5udecV?J><*0WXNpf`$8uG}-^ zxgIT;XzWJv+q+tD)yQCPLXc8-yrJZu{xYUl-TG2;Za0m4^Mu-Z2Mtw+DJqSkMrYR@twjm7WJ_(JLuCun= z_kjU|HK*veEgwX4E94AOQQ}RYnO=XwC4A1|@uJ_|_D1V(gQyovK z>}Q6a(08?}ks=N+&{+nE=e=Mfbu4RRBVS_);eXq)33cHOoiV=_3Uk|^Hw&}v4*dOh zs<(#c@OOIr!Afs!u3oI4dt%){Vhs22gzKbA;o6Y*bv?69z)Cm zfa2MPtkDn|Uz=^BNNkn9_Lo+QqQ-d6?HO90mmgzXfF?YpHV=(9b~AmwdXrfoje{jz zYCQUHjHNc{+SMUi{aNYE%VH1~5s|h6Nm^`oX zjLlxtkPyK~#i5P8jC{FYYtFn4iC= zWV)cy7WL3{J^-aV1ErKAgu?yPVhmK^I3U zvH3XSH6DWuoTa&Cw{0uxy^&ob9s^@=%BvhIYx$^JVOH5@25lAOk~dv^&BfVu6?q^Z zdz@?9vioz}H525AMiz_ScX5ipl|SzW{9#0QvT3j?G3z3>?+k}2?C52)Gd_)YO&H@) ze#svnVaQiJU$&GdQ#%PH`b-8Cr1L{}FbnBQ4F6m*{pjY(tO2eK%GVO}@Q-)PUWL^cOq26cyC zCcJ6)SW=y0Vt-Dw)8#cfu}{%cTCtHVFw+)EpZFnet`veLP{Y(i?d3=(L}hL8aA0l6 zv}5ysSbM9ew!Y^N^otdW)8ZCrOK~d{hd?QX;!@mNC^$ivqS`~4UCJuVrZx6 zbUI>;sEpZ)y5zK@G~*RhL<1x&@pJbDrt%7l45yv$%3P<>)I53S?ltQRbZu-*2F|V4 zUOI#|R5xerbxVms?{;gJY+r>s=l);IhXO-hX?Z2L zCL5vqAQ%;UO?%26|ZN4oZ>4vFXY3c z)>N++BsGtE-}~-QZoi`}YLdi!isr#mE407w&zwu-qw&tBd@JQj?;LR)51NFo<| zzVC^WIX^BkSAV)T+Y|oNc4daS5YUNl7~HCFJm4Wn)586hGNvKhAv>`)LU=l61kAadGalKRB? zCwGhPebMUXqoZrl^R9BNm|KjxBI$rOg3+Z{RE*sXJIk}b)~V0MGsnc~eY-+L{h@6H zz+ZXlS4w22VE@7mah<#Ce^fI?V+Y${ygILzeIZS{Qdsw7<2P2+=yhiebZK@?U5#l+ z{Ms$B4&U!T1=+;iyIS0nls%CVYIae557v0&+z-ijU16ltu105jykJ@KDC(K8@1%g< z5!>dJjZAYNbm=Bm{l8+^$mpnngS*!7=3(HGf80dRqr=LRSlk&Cent6Ry{DP3f*Es; ztYz7Zdw__!Q=f1FE>z)546O#g)nzL0TX{D&E^5AZkL{s+UT}o$iBPLW-(G&4U7G*# zZt-Qq<1E!RQ_6L{JVYfy5*p{jNx#}32zYCPufs=J+*bvBtE)Wge%Mo+2;7Wnb^Dwc zCHSudlmq1}b5>v2P7}x9)Ws&V16mH$vxfAVyQt)R1YdOh2w9#;*AlWBA00o&04W0h zdQTVZcg%Q;c(=JPL5KQH3yxUVYOHmB7-+UuQ5b2uPi$Ad^=cJ`k2;iP=CQ$%n)KV> zbmL2%J}V{(gje*-#HqEX6I&906lmb@Lv4cz4hTkbs=3@+RSfGSzLaI8!jrOG=d#Sa z9CVhapD}T3)MR-j8=4317Nl4S^Bts#_MUi8VY`!z;{o(ZRFh!S7xhI5N%&;9auO=R z+2U*TQ(~D?`2JzJfEwSLuAsVNX-V%NjX3elZCZx2k8RhBSWOdooSCm%SoB3X`(?mC zVXKECg0a#Ik@Tp^h6KSQ`Ec^HdePZZCq^YvnnKihFHM&9J%7JkbiR;Q@;2tlrpu=) zSN?N6Va_bGt1G3gm2P&Zz`UEWS@?ydP#oN0URlQRIL%te(BVt*DYKKw7tU9VW8r0N zJ0Elou-VOC4#xDWnV@;Ksc;J;%4QPcIui4-)m1ao-%wl>3;9AZnbqXI{Q1|%eUAT@4mlPO+^tJx6=kJY9}XevISJ#npv9Ma`E@Hq z{uWWT`$0*ySzGjdia6L7w>~~2D+iMuAZN~d1sg=TN2xl@F{h->A&^}yCQ>iM){^I3 ze5F5b0=BYi+>I^F2C&iAi>?&N!uUF=*xKd)-Of(t<0nEd{ZiPZOR~8CIR@Xk2yoH( z$;0`@ZbmlfARyl1kurwpJJ1~tWcRG4xy_MX?qIKg!>(kp=$u?+r z#<cFr5Pg}DOVXCsD_dk?9CpGmfc7@o3PI8z6?Go`v<6*J zq-2UpQ&ld79g=FUlCIf+JWps+*FV(9qSuLSEbxpQMR{;D2#?kLdLy?+9+|;JDoetj zjc!O;A6NWq@EQd&_yi(Gd&Uth&svF=fKScnbUp^E+t3SQsU)J9?9}yBYKRU2J9p1(Qi0t^!5z>BQ+k?S0fe#)I;5cKz`4%IPeg)@$rl^Oz z=Vxxu*1s@3n=G~$!X7+^Vz33#|7Us&k=P!5_H8ElpNabR>e=mlt2;{a*)%m&_3ZY) z_?Z7Qeev@hih1_^|ME)v-n;cXQ?rFCaQO#xLpw~SvT-AbW;ZsYS%z(Q#U1aQV1ciTiXpl{mJSIR$85L|2gVf<#v)00_E+d9>oSCN~ z+3`UBzv&5&+qX``hrJ#1TmlsfB@zvsY!!mo+=fsf_n@eVOaDC-T3ADb-D> zUD%`X-MK`$s~TYH+57I9Ho=xo{jM^N`gE^zscKm`esMhFc0gDZkJCS%F;wM;6cQ0d zQ#>)Hm~D}NFs1mE?1$M;wEui51i3Lo&s`G1E*lX%-t+-PmvyBS^)bCOLcM}&_nWRn zr_x6*HrrgLt#my$Y3gRxIqRLvgMzPX#74BkYF4_{`7(KzTIb(o@TAj3r;hOPbVVs_ z=U+hSXJsVaPwK~CcC2=!S!dd7WJBb2fW>3unQ2_NnG)FQ_6*NqkzHqh4bFAfMseIt z9nC{%<&XIF_;vGwc^sbC^l|*eS@e0H5%)ap>KDh&O-}y^=>?FJ7uZ?NQm{Dbf32`p zrS*YLMfqO()T*ww?wqb#hxAR~*N%iDPl_zqr({9p*N=L894HZGkcvT~_Oa>2&j;rr ztZ(q_Uef|_t<(TTQ8vk#5_FtO{1REPhS7l>dWxUCcMs`EvY%qoE(|PcYu{+Ep2_$D zoVnk*a<#S9#W`6SlWCX^{_Poe>>(9K!uOqZ&kfNxqt@R@e>rQskB)&!g#-*dMB(hU(^p_-Ya@SzFK} z)rT82&EaDdPiiH;y~li zzrRMksi7N?q0LKz^OfAv2D z={aQT)fzM+Rr)`(h%b`HO>3~^QvV?eYV^$-D$du?3sjw0w6LV~K57cA3S8H%703l33+BNFr8OytG>Sbf`Y>@nwW{^9O&1Sgg4>=h=W zUi%Yg+>vn4$nHeWJrUSLS}1y0`K>l&#pfe#L(g$5#SgPQ(D56&g8;iaihztov#`4JH}`W?d_8k`JU9(kl*cU=8{KCvG9%yNpVoB=d` z#&hQ5jGX>ET#F$nOQoPDmDNeUvgDGV7$?RgYYUOk6!gkAwupQ^i(e*?pmyqPEjw;G zaoujh(O;IFch4w{FIs%9{zAC$p0UJ=YD~+wqV$eqgzfX>;S74oI&{_f5*Au9bplNk zpF7}Wrp)#(`w`iIzhh-=&mKF@-B9*WmUw2fVjo^^8(~pe9ep6Vp~(sSiLG9g`tgvH z?4A5o?~1y4is8swsF%+Gof%#o5v|F)6Nnd-*sG( zVWD8$ojcDIqKSF-0xG-$G5YX*9SEh-yRPd25Fq%wR`<4XgI9GzeB7^Zn&3E3HZy^hLb(xX-d4U+}YM zAsVB~xBPEemD8ZQk)VntcH4RgCey{oMs$>(0cb)EU^^I*;ljA4Q zt19Pcb%kEnS2YCp*N0JiFPvw^h;;{#rG=G@a_WE586H)>j?GnGppjaY^!Q;mb0Cpx z*vf78XqZ`|0SVECIUI9|_5J(X@aHyD$;)tT(I;X7T=w>b@U~2(|<)sF#7X{hA*?fB6f96c zG}CfdeGS9Ov-A;Vi!yJ&Y?3gn+Y_*=9<$Snu_$@t)-D_6 zT$X}r^*>ljD!*_Z`6Io`F#A!ix_#Pfe$p7_(vduS3^8pYHp(=1^wh&>7hTU47@0Ge z)(TZ#04}+%x&BvD{6-_z_&+?T0`%m27h2wO)zq+-144#GuZsnSb|ggDi!s#n^weJp z=}*+iz8g=T>+re#KGQ~%t;DXP&qLQ#$#UX%`0g3PCA31VZ@3r_bB;wjNjLN@sCnIF zy|RC{*7u)EBR|(_ZFl{l!h)qoc)|#TyjYDavqypkl8vruuCVpiq#OINOxSY2r_o-O zi){TUG$DBEpZ01Q@seRo@GRFYSmcENR$f1PQbGwC;3H1>Kw5vHcH7!k#lJo#eU%d3 zGF+!(z9OIx^{&T}6^mkmp3?89I;jclgw4Ow4;!{#;KOh)XCauQasI&q$@4Hv;`UUt zqcB~GRzt)n`P1-@4)Pc#o;+?04{R>-hxseXU>t#>Hh?0JRAj;RUJc@$3+FGWxy6U) z+EtcZX=$^9m_=LN=3RrWFQ$Kc8A(^U2L@ycQ`_WBFB!N9dwsK?Q7bV$b7K zG?-1?OrKx0Z#!PXD8Y1;#Y&N78B+g5-Y?bADV~rFHMNVG4}6gzycMz_K-yDd2Md)z zP1!2L>_o;x>4#JgQcEtpI#!A~XC;kpfv*EiEiKL8ZKF`!UnH&n7!@z1SLYt3M7cv7 zq7TIMCf@aoR~(AaBo{l|cuO2-PoPM}-%ATZS$~Grer{qqlAb;bAby0v_{m!ruUevb z4|}OdvT~!{6|5HE{)b)P0G4$YW`(^j-994-qVv4o#k*CJcgtgUGdZn2&3vU0NaMD2 zY6aHRV;}#}RreCgSTf4HwW}>BUxl!R7rzm<`?YFpV02jE==}L(O>lxd;p@Sd5l(fk zA#*=2%5wycoGQliGg98^w{1et$t%W{!k~D&*fWia@e*9do_2mbwus--O+K;kT`aSx z!G~)I9U5KPk*}%f^`Ve%mRN@XJOaD$h%sqZ);6BdyAi@mt7QRJE+C&=iOg_hR)yX z-*KdMt~2bXg5kM71i!Q)62ChMYE@ks-`nYT(V$Pvwbkz6L#`IMh$cd|xoxgwKWvqGvs~CO~qmb`Hw@2j`9B?}M z7^is^INvmt8YitxNDOSqH}N!49}KiNu@*VD<&7CHon9A|BfXTXh@PxDLXKJoK__KC zpV1sE!6a;D-fjZig#C2p!*bWdBAwuax>7)Y#L}gmMei@`qfA4aN~Zq5#ZEHmLL^RZ-ws>)S<=P( zo@Kwuy?;{{V`q}$m)o{fdLmVOhTuLBck%^=brQ+2_+N1?Tjo}()vp~;wave*pjxhp zDE_F?3^cISfPOV^BC||QAvsey`@MWg?`!bPMG*yb$2$+UOkwxTy|U+(M8)7I65Y`# zVn4cH7(&nan|dz={Nu^q@KlzE;}akO{H7yq7G{nRIo-7eMDl{8u4g4zIO3o}te=&} zT>7L*-;VO&VQ>!H*5bJNwvywR{t(n9oN0KHW@)7IV!~`e&xNYQ-Jqdpc;5Z1HDO9{ zS3skHytVIa!{YU!%;9ovnF@9tg7VTivpq_fEBgQ-Pt8IZ1{MLfg`pK)-pD;ixH}V$ zfVeEV?Yxsg)XXP-a)Un8%w$Y0dozUR%>ybvdPx*}k-G1&SBM?S<24vX?c{by5N%x2 zem#s+&Q^ME~5pxhZ z4u?5W37;6ruUwn&dJp*N58d14i|Zre$&5#cr1jsksra%-Ur#uWo?otA@x5#OB%8bd z8BBkoS6m^kgOgPW`*Izl7LJ;VR`0ntuCG7Dt|G(!Wz4*!c0Mk0EVj+YtJ zO$;%8130IYhbywTgJ10xvgc#z7H@v|XV(68ZrJ$%k1Ok1#$0yKpAjxT)@TnKYpSWb zXc~i}WbVEpMNlj0hVXsV_XXjY&04%xdd%;EO=$0LxsW<)wa=fJ`!sUy zQd#b9l~nay{9?ib2f`cJ0rl**?l<(2Dp?od{LcWojq<=T41v4+|hTrc!zjup4`<>l@aQzFpMbt?Klu^%d!{>;#A5$g1sx(>+`9=9@LekKwlf` zinK~ts=BvKS4ghIL;s7lbX-t5$Z8J{;!$qA<$~uRO=i-qmp*bEuGX>?uluAXz@-nJ zmQHD=??v|`z9QN`l$V#a#fpfON?$1CoIIy90+?MRAJt#6Ox8Y0i?~zUl0{5_2L$n2 zCw}bk%<{4;+Phvq1u0n{TGW+z&!_IyY38@gnO=_p(BYUMyo$8p}E&idCpYnwSsGCvcDqfqJO^^T67_*GG1=$RkADx0}mLb>;p z04M%#4)KtCOFT9akFhhe#f;L)&ihzH)a;EK0v!IQ4DS9(f4tL~*Wg#|*!d{W6{XZO z2f_eS92*__xRl(ZqB%gyszXGJCV@F0NZorrcx-ofvZuLg7Tjv5rq?zgx^62nxFGJG zz(E<*wG)3sdygesJ4DoFVQQt1K3Q|9aK>FS$}>xNEtq ztqTyq93(LC&bjd zg>$z?*PPUC9uiw{0amfj0-I~`>DPT^%8Ev~+29_fCLN9|#jk1g`SS%IbFuOL`UH&lXc*n`B z>xu5E9S{~+>xtcVrNkR=bF0PeazE3!{N}wF(0ao%dfDkOEIBDgfHO;cK{|59MF}hb z9IL!n2>uHBuN5maZc=BF%7>N%^W(tNSmg!9T$yR^JXO|+ahOE2rJWT!qj9Zmnas{t zdYR6sQkPcuLM4$A*E3yNZX<`8cI|S_7cAAjf04i04IP#-`u`n*BC0V3=~Np2xf^PD z{po_RPqJsb!Kk3oybZiI3unTLfLT_%ZpSO&jyoD|w6Vcl=l>`qFYtSU8+P@?=tK-}L^&Q%e7>jwO|jp8w4`MCJ1D>eB zr++v1gwz~;J^^{f9Z&hs1~w2I7FA*L=Iq@nY&>?|*1rA5;PmL%eay*bd}MpF@`TNe zWae?`h_sjV6ETTJ%2;=XqX03Lc=av{1k1Yr+P_Ah{Sk7(A?jD{fLz`5+g^{Yb*}t~ zj$_w&mR&p-Jz6=W4a3Qdj8S7skWRW0QOSl9ImOY@Ys&O>*FcwBvl9(^KdAc8>wDpPUfqZBTE2cf?lg^F?gdnWn$sC1ef& z)p851Wm!AA&j3X|+3zs)Uq${fSxGN*NId+_xFF+eaQpQ6){Yzbwj1^P!V=mLShqvD z5u@>-*KJ5Qp18`eauedMc=|%v*H+k8oa97x#bYTD%!G>kIf%EmA~}dxdxDXj)AS0W z3Z{4XAO;+BABW6_a>s&<8RM*I8k@h#2r;A_;jxz@QB^o&NV^Z6(ZqsFXCWTOp$*Ie z0(gf6zS$W}gMNXX8(V+4iB`m*y#|BnM{k4Br}{m)ALCkbgkjum{d2Q#a_)SWEf_zu zn&LQ@rGvh?c?cz}O>XQhV_w6yJxeVBWWRFil#Pqyr*^g)i2;^}FPx~#3#?GAb^oZ1 zQ|Y(PetAXSyn30yebp2fobs~R0uoX4+bNb}t8lKPRo*2UlTV1|?Z#HE4~M@3pP!Zx z8;aoMV(Lp89zOhHu-|sYzHb6~4Br`?vb2Or%z!4(i=xs1$;>~aTNN53De4=cgg?gz z+z)S4M@F$7RXL{CvaUg%UBy572c_V(PqJ-;okE7xM&R3IiEk7Bqi{rP`=0(`3Y17A zCWa-N;Hib+)o7LhclYZxnGPK_Y>7;B11V z%al81up4P+i6j6_FNDpgN|9(^?=cYW>E9pWq^BH>Y;`yd4QwC~8ejk$axk+Amunjd zM8(-A`g;BXYqpvu-7H{1n1`-j_WLu)8Lt_tepg-aW7F@re);6MFVK4RGPl1J1Rj*S zu5k3|eJp>udd~YqJdG`#nPaYeG4sQx-WcvV?q8jBoZ&ehrdnKNTH^cn0rnqN-^E9+J`6>SmF!8~o zyA1P0%R_1hDXALG{%gj#9-eV9l}&0FEN~9dmv@VMAc;qO^U0hEId&z>POh}Yq%v*P zLe`*PeANo{jI9wV{=UV9xRjyBq;jT&rD(6O7#Dr38u^wtGD3cy#jWu0(6;jyD87jF zv&s!llHpqIi%!be^MA*pZ82iAzW}SX+eZuC!1@=~Y`(9QF*KR%OGkrgne!#njehgN zrRo*+n|v5nI+x!-C?Ba`fe?JCfJij}&fb&7>{0MDS~D$%Y};TPFT4&%h(TBAl8jVYO-Q|&^D}5omgqk0 zAMPk8MD>oJw-*xU!2x7=$Q(Qs*Zq8XX4Hr7K7Z&E8Ow}5Hosp=>@+iq@RJ_M`b$Ibxe5?o7Cwrgo`%C13 z-?uug(#vJ{)AeI-7PhzFIgjyu=MqDgh5(obD8!|(0M>4PF|!@T)n9A~9knMTa=$HQCZoj#CVrx*^$U@8+Q=)y-W8>`X$5L^cGT_c70n3hJ3p>ZXdCQ)h=F14t zVyzhWxJKxK{h@4_A^FYKT|F_Xx9i2$$2|lF$TG)HB#M4;>q378NpRX|}8&X7)z!fdSI`^inm2MNMXul7*EY%fb=fMd?Y^p!)!`oYMK>PE`z+2YtgfI}QABoG|uvz_#bp`pf=M#hnM>C8C$%5cY+7Cz6;oc2N%W zUuYy^17ayaHE;dOkX3Y$v&>)v3d6|m`j7q`^ol+uB9$phqpQLHL=(S$BD%(JP+a`@ zjc&oymC5z7(w;?z{xVqNtmb$FT4;|~3lAI6GZ%f94RSH^zD6 z98BJ-U$*KL6VCsGhTut(e4y(!89h1hKCj98%^#0UF~>WeiO+uB8*b`G8Ek$5JtR)Y zvVE97cZ{;YRDnMa(t_6lse z_%36-p?#013MtqV+`%aaIJNEy!9wQPN5T_3U6bRYln&c9ja~;SB-T~ zm0LzC=tGq(=QSYOwB8S5YfSAq1LoIZ>uXyU&Pf~SB-=e|`_GNz&1=8tZQN)-FphoF z#Z##tCJ~~Dopi%9%&2hZ$;_Hf^1i4i{O{|{x!lp;2_Vr}d!)9j-25(O@8kIX^6<`M z`IfOP{^`R&Au3-8_S7o*LJ{93y;4Yy$}@ZC#XpGtX%!bR=SFJ(zVS2@fJ9Et!~5#u zJt!{-ZF@%Q9G-yyb3w2qZWyuH)W6&muZH`hQOE^d)B_|pfU}+#mTm5MsNWPls*&%j z!=KHkyYA7+9ZV$Y$5>TqV^q`mUsv|6~j)`Tpo?+>d@;X zc?udhg$%j3jp*KsW{A>mcc{25KAd{?&vAa?g}3XUlAqb0FqjIPc1uiqmi`)GTV?ks zx>P1J`0J86wuiD0nK8?0nBX%j&N-<{WKaTlisx2rTTJF?>agbqGcVrzO|XpHt0RSm z{W~8FP{meu-p-a;2$z33A@BRyMf5eEYkhptgOBkG zqusLxG8_Ec+)ch;z$IvxZt?!lILDIdVhvYo0LMJk;39>%FgY6&vf)s?0enRDcI3=n8FexvgluJi)REvw<<`lhp zx}WW(Y~nQn#ap;=vlqiIzN7#w<#)9`S7GmHOnKp7=^&ZyKhEaVG(1x0B1Qy?JJ;8n3#?{HUn)SpDs+jZ}h3Y>OR%x6Mj(&Mhjp3cdTm zN1{yL3y?7d-Z6%Zk=m)IHy|2A}*gvPeE=({~OVh3dbHx?^2c{WZzAU>l4-?dyG&hiLpWFr!|yieM(*52`aE%?O7Di-H;Cx6b;~a0j^p-eEb*Me*bmh#U}|Sq`NG{ z=&Z0uErroP)%;PhBLE`H2+GH3)mMCvVw&PyD|w27&rC~u^Xn6+psIyV zEzfvQYS#2*PM6gy%ahOSFhEiD?gPpm6-U2Lsm@lay4Ef{yDf1~o!|4V_Ct!0_!OwW zn{@^c`2Fx^WC|&;uU|!DWvQn${Qky8kHVIFP`MS){F< zS(7fdSjLn63Z$4M$4_48rt=qhN7$JsBo^tOfmciZtttF&pfPAN9V@%x2C=lHzyd;u z4crrXctMTB+Wqc)HyduJPW4BIZvLvyXwP~>(=9+&X!n|A1A9^HFhjpcrUCbuH~Mmb z{g>&gC*Mq&*UAF-Wv3xvhXQ*CkDtt`_lY`fstk5|9yQeB(#gsK=Ta_sz93H>SkwzsLm zr1erI6n|5VGc%4&`@7xg04ceC38Z8(^e_f?YJ_YpZx4+oRdRove0|`{SKuBy28&}{ zJm1f?SufGprC_ie2L!_Ra^}pY5}u34HT*K)~Bx05u(HLod?}(>3Vh=im>uRGx*r;zbB4O*VHiR{pI?`>tWIUtD?Sj@@;;{hN`U&DH z4+(u2;%5QN(r0r?H?N+L2cH)sSPE6oE;}`)M06^5Rtv+5e`-fR9nC#l_bWWNf0YRE z5&hu`JtZP5*S0RNVnCc%6mOX-UBV8wsbGkGo(Iot_Xy6lPny-jr5ci zHADi~{DKuuO6qs~J9>4!uw~nLyJl{@GF2VB7ZhkfE z$wBV8o%+@KXu56wUAiaY`89SK<;`Q(MX)gKh%kQ7%U<>@=jPh)T0WlLOuVta619i- zal#O^OjZ&2e@Bw@@6DHuw`s;lZk&X!yFu)un&~ZPEd5X-yIdgz$1YS@zKYu;7afGP zcyC6etV#WtDVxbEBprK!yZh=K?PM8`n|})}$TUl6xjPF>*BkH#N4!{|uL*O*TM-qo zct9qhJHP?M+1QRmiriZ9}BLrzYUuf3&Y925_ZtufDyN^YPq3P#uIw)E? zpCuZ5IG~?V=soVCgZ79Al#pTZ$l|?0nom}WJh>5r$8|s#XCKPDn@FVnUt-~w&GP^! ze>&p%PxF2K9dzhMNgCQK?yW+cb)PRbf({G2jBy@Q4F!G84MA$nV0+a?Ppy{O{J9PCkMo(`GjYIvgclnlmeNK(f=6A-^eb94(G;s?6Y9pBwQC|uD z!>7a82tS|n1ORB^kB**q%{B6|Pq{sD(^srgIcqHAlp{LWza|EZj6-22^_O_#S_&At zby3c-mpWMMR%{b#(Wv!Y8yGP?;D~13pW(rDdeELNKlr1Ak)u8y-*Mm##zjU>bVLmK zs|Q$?I3tlW1E_^jLJ`J|IRT@}e!A}^KNoxwe7)Tn51lEkU2e8$7DDnZC`TqomlA>J zf&~^-QKF)^csnzll!hu^onLYw%2maH2X1sxnzK))oQkmR!zjnq|inB$`q0lLKg==k+lnGVgAY6%_Oik2_2!YOF9d_C-f6GqWVl_>}tw&v<2fF3Y$3d{p8e1P%&VSXLGYtJMEdb2O&A9 zGkRQ-ScW$U!AZ!gu%WUG;2P%80Z)7f!JUy-s~O2qzN|3)Aw0Sf(MUBan=DA@rh=Jj zUETZRrfP`&&$g@(!OcLo;-_1&Mbmv|jP#8Rsij_oa|L; zj@OO=dVL6Kd0AH$Q>P_id}Al?>ImKgb^N1r00vC?yF@d`K&U+)1mc1=1-h^PD&@Bt z|EL>qabZ03FL+BguC4#xItA99?>h!4gMT+D0+H$No z%g64zYjR&&tP63k=!$jHC+xI%N6@tExgGBx@~<3E-^$}xO%ZfT`(THkpm*C3llKlv zS&vL6V+zptd*u8SCpmWT5NJpkc0Jpc-p0|vF(ZC2I8l~~DNe@^kOta>ycbOEWox4@Fxg|EA(jX*4 zdGC?@3q;!`8~KTbD7LY&_Kn2&W+oh>*`3|{ABwx!JVY|aZh}*vak3W)sqL}ufs8=A zpj=*Si=H8pTwGJk?`~{R8U!Ck2BH99JTNqY1E}(5mRbqJ+-l(U6iuXGbKL6b|m5?fZQJ28_7F6%UZHF+0C!iFWzD;hey+H|w{%;T!nZe-+7z7$;snYB{Zg z*z7L(el0H)K2KHFJ+m`>emfh{?YgEMYHNXwE-$|)JiWpje#2{cwAi1Y>QrVyvQ71Q zStE+vss8j*)`P=G{S1gR!N;E|9rqN}qZMxaMo9WpJ%lNo`&GMfP(4Prw#V1I95usQ zy8`iOt?sFNK5Yn9%8M|ScdwxR;-C@OJklyU&PczChF{_!5^f3O9$LIAAjRcamh^n7 z$r*D-u}L<#5G_Bm%=e zQ98g6NDJoo_8P#mfT`*zh2wEO$`qbm@JU&@E&nu@HlA~qbWHN+!I5xsa6OD+7?S@tQei@uHRCiLR_GNzLOgZ8U}P~@cOwiQX#ls z@%I!LhWo@%VKes%{UP*MyeXX;jvmP@kH5>9cb#0sHY{M8KDC?7I6VqoFeVv}Rj^AA z`mOrJda>x;!gh>1i=n;BKu2oAySj9S>kQ>!W5+v=Rkl9nQwiFk8SF0o<+H0>=R)y| zt1`(oI4Tu%VrulD!p7&bAgr5>xY+4I{;;ZA@VGsE?>7)tLpZ2QaWu8*b&bt#s4@l=iz?v7_=9ew44a0w#)aZeEsAys9?-Py+wV~zF!wX>mz+O zQ6dH)8(WI>H+QQ%mDyhx!x0Cujon2_ys5#tAtV`B%Y>ziXd$xLWT9PEcR8DfP@17 zyx^qJjL_!|D_5=EX8Z8#@bz07KyTM zu)w;!JJ5xY?!@oLGgau&Sj!r;Es*}4 zQrUd6#rwTS%wOR|SOj6?uKgIO6jLOC9B4azh3IK>tkv&feP2^!yTVov%YPHd$uGJzCsDfVq#EJa^e#90Z1Rvm0#h z2yMHjBa1U-_0qlcp$dFqj*iO1EesM6o&7D$6t?x>Q+*-#D3T8-`-1Zv7LdQHqffTW zqGr-o6?AH%&ecys%fJ5X?#CRr?38C=X-78+<{{`u-#=dS)x-@L*W*JouqlO{CIO77 zYxGA~?5Tg52>4f@Kj_ZZzX3K&=g3HxR2D8epW%dx*cFl z_9Qh3-_rlHd>7Wh`f#b6+kkd0lt=F`-jo9l+c`6PfLFN1Z&AL^)wrog+kH1(4{)Gv zOfj%qdPn8Y*+&&?@<9`l7!7DxkDVgMf;X0@9s| zC@CF7Bi)@dgwir}cXxM=bTf3r5YjR905b#6_^kKyyPhw1t(kl8Is3QcoOAa%d+$ok zFYffdF(`cEEu2&BN&g61gOR9EP?mFTXFS?wMorw32t{cwUD;0Q8c?~?Pwhx-m zB-yY{x+Eid$#g`u$1i-Ses??$wg>L16bNOB=|_7dpJnj<*J?SU(=}O{o)HeE__<9c zJ= zC%K;rt(S|Nz5H}l9C%kWqtNH$DS#E<87TtvZR1sfa)3bzTaZ2}&jIg7N>I9EQ@DF0 zb;rKX@R?KpqmwUBG3ylX1LxU(UG855oGzNqisB~zC|mf~3w z_GnGln6mk&WNAhI1OZ}9t)bJ1VxJwasq(S`R_BbVBeXk3`kR|yuWj^~pb3GeFSQ>Y zak`&c5CtBd-waNC^D0+g4<#qs&;v&0V{-r8*zZ}Z9B(KZnqW-M$$t3Q>tr9GcC~&!VGL#0Swn3+M=aLD_ z$*TO%w@Yf%#``?@!QYWH+#LQheecHb;_ur25EY1QnAtZ*eZ3?X{ z4&70;K%Tn)1Po1j;)K;rMd4*`UT(pb$#y$5J=quN4z%d(8K6Wx4j)#wHd~g4ls!<8 zv%hoKe+eL9M+g~oTZv=$=HY0lV<3(PRoab~5xxG<4FW&FGFR|2(>GwOD}JJxvto2? zJXc@Ry@B5*#@F@$?_Zq6SIi5yM0}PQ>eGS24}L^~Gb70;d35OG%=JeoKc!!t>vD`! z5u#s;n#N`jYj?On6G1ZmA%E7dQ$53wHfjLqPfU&U)WX~rFmG!B*0|vZBKiwPAnA$^ znKl5BD&*9j$Fgj8{ff3d4NvNU5fnktK3k#x6;gRhbVfoCK25*e^tc=6!gLBZzQ&BrwqyVX&Gv|7U8sff1-p?)0;V+f9%#BJ=n&)`bG3w4N_7!(5TRd(e1j@P19f5gb&h! z{RFODg*~z;(ShX;QQntz85}-1L1HX+(f5)7Ghpb43vmjkG7ro2#fko$2eni7z~5!R zOGdp$-6SX!aOntu&jNP&J$G?w1x6+W^`8zFJIv|Ta)iC9AA(ZRpZje+i)JcWlKv(;r~JU7P~ zlxbViv=mt0EW{QM5~|36q}?~tRPxhw>~zwZTTchXozibA)lnpY@>o<`N+hD6Pm2O) zmRZ8-*MCGK1E=t@nFi^u#qNFaGF%p5Y`vYg!99LuRZ99YgaBkt zce{09jAMGiz$|r1PMZxavS^0U@4n%$EhhPQ-weF^A&LXpywL%4Iot$=`$;wHlg??R zABy%NUg~K~-1x_zRdv_RGeolg_PgmZeDbNMQG&Jn#1kmCuvt`uVO{NDUoe#01AF@I7a-ucY0bGslQx6)wH+l>~PsZa^Cs*42Vrdql5I7KmAY2Qk4o=Mj$jb z*!4-21Eq5**uFtWbl_vHAolQ$mKb#YI2cCxQUAD`EWzXQyI4@nIpz~YFlu*%yNG%SqCRyizqm(t8}2!tl7QHCrRqODK_P?Es{ZiMNsvUH zJ?W|C;-_bBuV?~)rxu?gX5o0g-M0|=;qcWGv@Edv=O3repR2!H%5DC)7xY0xM~(4Lb_H*GE5b*1S`ZdH`{Fc1Agd zZoN@lZ@Gozvqpd@4m&{4l0tjx92VqJG;FpE^r+7lV{Q4qiLO}%K}5OXU(EiybFy^r z>o7ETC&E4#y?)Q-vi{xm90XDSVpjSTUCY0To3%rBsEl)w?e#ZC6n;GqBWtj|jjt&BKn*YV=GdE46)f(k;xk-GM%=OF)>wDd5KpIJQgA|dFy=j(K&_Uy6<2=?Y-laqPt z^Z?=v*xCole|9DVhV$+7rxHWmecd@~wP=AWFv)R<#i5@_pX>d?ncePX`^FSo+hq%f z{&#NxRCW-?N+WRTcrW&B@1BYn!ggJ?_v*7sQZ@;jf?N{UD zUt8dhp)ufluYw+Ukr)$w<@#+KQ*}?K(`P7kY!i|=A2)3fWy2)%LdJEE!{061W^ZWFT=yq93X4ZLr{L^p%k4x|96yH4Dqjv;Pw^b9tg27Qd zvNsYMAr5Q<7Q2!Ha~nQA`#OtkJU)1?7r!N0ipfdrY_8+B zLrsCfu5%lappqnk?OSKbES9_3N0l0W7oBQVzf9FPZ}^Mx&w}R z`cnwqfifd~i3zAJDF0}^g8KBC+Tfr5Y7=d72!lzC1cB;gne5!>+ms#SrrUyk-n;N7 zGMy^O?q-H=^f;k(2I?w3!6b2KkKmVoJ2~5k9ozd!mVjZNy{a8^Dg*|Ah%~YHMf0Z? zLgFVwx2To4w?IjM$izm4xB{^S>8Z^U`1053iX_wt?5E<735lV=xruv%PXBa!ol1*i z*Ul@_EU|O3+`*Q&j50sR4@4>9{f&gKt2}zZBzmi_rTt#5Z_H@{5U`OTM9Q}M37J@%blTInwGkS8ZCN-;-h=VH?Bs)s z5a(8A$=hS-i#G4pY_WHcvk%l~(ep`V6j_veJYsL!Cux$H1XFx|ZBbEr+TFhw7oQN4 zO@VI>yMzrlRz(<|oScP<2}k)x`1VA;$tl|oi|FB;GXv}!vTeZ#ph;CM51K#DSqIMl ziVWULzCM?E6(2U))+HLh?f!)jaB{TU;2e$^9@j>TqpiDGZ z1#!saYEg8TAJh4;O%wB7> zGl2~&o^Sis#juNf1z~fA+AUN%!cp%NoEEs_Hcd&@%dNFVM{j}MBN4trrsR~3hgeqE zBeHE91_NV(;^M#O+p0*;Z!Mlp%;BH6nI?}QhF(LM66g_;$G4pmYai{PBtf3?4^nq) zZ-587BZ;h(bc4ymEnD*45asAy5%JROzqM?S*CK-uW;%6749+$z{|!alDjF>!NPX`= zc4pp4W6tBQc^N$Fuwnhr3rFhpq|H;Swwkaty0ecIjcI2AFV}y+WorKM{Cw=3En?%t zeg@-Br16BZ;jV9E3hnXKE~doz)Cj6qxJduj9OV-la6SLKN?#bEO$il3hyy7vl@r#? zxAq-pha8ja=o5}(8O77y(w)4(f9KsWz1BR?>*bk?^OfpQXHMj*U(4@^LHr9QP}8b^ zz!9~b(X%lFMf0c3&S^YHw8XOEW%4|`HBUKv)i&dc=8rzRl#7*}-W~6BIm~~u56pxZ<6YmC<0#%4lB~9u5tU7b% zZefO#5_d8;f2{E<5gBh{GSQZ>`{Uk=Ek@DE^HN#UEEL)Pwonew+ONAsEv_%+tb@s{ z(R;H>5?iRlYvbyi3@5LTLG-1d@nAvNUw!H|Amwku$RA7lMF9Cp$8_u?){c3iPm4<_ z#5A|Xbau^G#E6@TaZz>X)5z1~-!*ahdk4mrPmXUKJr*6uJ}zJawz6ZQavG+ILdvQd zwsy_8!}1;kfH&1ke;$^o*3wEi2WAa<^h9g|%v(42jz?Xb&c_@Xjv)`A$!oBa#e#CN zA6m7`b94QRvmoM;_Jah&!sx@;9_OC;JJ_9V|2zk91<)Wd4cvC$mIi@7xfU5$Mrb-z0XxCG%32F=z&b*f zABlKV9{EUn3n)m!N%vbsF+A96R`B)`7sl}5zJVGM^3rm^xD%B~41+#9J1%^9kMwM6 z(r+4bC)_>UV`TazU4s8w zT7C$ETN?dI5n_0;O#d<&*7+WJO^<`Tf8W8zn2mU|zlb3@2O^O4KqvRd&oCN@AKcYx zC=U;LIe`?4gvt{3+>9cgxPOy`3r(ph{A00S!kWkX>?DNg4V`weU-7<23FwxiU!)*( zHzGmtsMBa#*z<-y{uQiuE6t{-=3($#)eQ0eT?PSq{o{>;$Sr&T_mcP(eFuy`UzLb- zP4@bXy&)j}`XlPg89s(?mkfpuLpez}bX%gcjP!usIu)_xm*5WsPPs^7cyx~X?(HSZ z^H0CNc~>e+DkpQoL`L3cBR=j6v0#7zC6dg66i#<47cL3fCVn?hz_T~@M-K`?zC50YTz zz;}<3=Tj~Q7-}ERGA?LICfXt{Pm#0#)PXa8O_?bh@oayijq6hbW|zL;(mut1t^RT) z%Rh6XGp+zJfpxjYD7MUqLGEBzVF<#|v8}q;gus|s;1N>!@wFHSlAjs}IaM14&;13m z6F{3S3ix33SH*iCqrXGcS;Vx#XSa;|8PWa*Ai&o2KawNih)N6(Y4R-wur7aHcPL*W zi?9w54yxtmq8|<+8YJ2eXq9^akPDonoa?EPM8`##zbx-pLISgR_gKGJIKR}Fa}Y7 z>C2C4paaFfY>p9$2P-J?A7Hft571+8cywk3Mg~g=;|jw}Wh1n6%Te0DQ9|(=&GQJE z84EPUDD>|mq|W1OpvLtWB}Vm`JIXM8RF8ySgkVG~<2``UpXI3@1hVH^Y~~VDfT+OT z>(KG;XUb;!0HrR4&DM9yZK9$afJ6hgFb5K51lu{x2h-=BgT*bp73*$bxnTF|A8%-x zJ9e3}J?bw-av`5tjtm)CN{kY(zBHUM+WNb_H7D<~4caLVh84fp$N;hIPT z+Ba2)xq-9r=HYB(`q2&li>Beu8jQ5-^yRP7;sJMxBjRgh^x!Ml7;ZdLV-azJfp@>G zao@)O=%M1R7^>6cpXmo)W@5M(-KLQvUHRauS79e|!O7tgYh3h>o=bt|Z9`@fw8F z25-|_-x2Mv3P0*d`bG?)5mEP%zHJ)zdr{y{lq9*q$H1p39Td0@s*ysN08 zo(T!fSm49gKb@vO=piDcbI|Y8vR~n6n4wv5+gB*SIe0sTqr(t057n{mwqjwi=zeYvFLr1Xg~um6lTeK;1FG(r8ILgg}2VAU-!>vJfuaRPlWfsyKJy zqEOJ#o9#Rj$KH>A$Q>uVMvB*-}`@oK!56T11Cm25&r)|fgHB|w53?T*ugKmo8o-M z<*m;7Xm5^LC&_VhYWhTjpJXJolavA@z57_B8**AGKqs zm+FE3L(GR7-R4mjD`PT>SUjEnWh+g8@pGS+Rbh$)#2Iich3=FOMl0eTWHx@Oc6uOt zzg9r66`-}JvWh3mhLYU)@Wx^0Z&M!i$6Dz~Jq9|;vp=CvzleU^40u8O+taA`$^Z2) z?Mk}lZ-}a9f!2-_W8<$?-K%RIA5J39X<{atJ&DtOnpC78JTw3DagOoy_ne6=B*LD( z`akuheNU$?&-e@K{jem$(A}+J>UmFjdTKC!@rYi^jvQmit;4PW z~5NcLAwCo>Aoh)ba1*slG-1>#02j`QaL}cx=-*z#z&% z=gH%}jziV3H7HuUQo5tDjXHVpz$x$$^`qTatU7_b0YbTW$PSaE9O|fi3RXw{MV7iz zeR($0_XKf(X20&C!GYzG3U^=7D(+P^UnZ1(nj$}OfkEmqr!uzAq_+e@{UOfYo#nqc zd)kaacV<9|No4>E1T>o5baJFG@-x&D-x3;IFD(SUnv=dRx=~aU8D<@@|W_7D!$y8YTmQTXE+SCJPslTnmcFHPE z>WPT*KoWFAo5H(hBQDUIaWF${M&&8Q9z8c!XAABL_2jMH+LNHaX+toL|NP32kP#@a z>P?5xU92-hW)WgiJ%BOi288_?Cup4}uQw_#v-a&_MZO26Mot?unEtdw9efv%z38vs zJJzX4D$sV?6(a{F5!E;qz#q>raNJbe$_h~2#)f=P zXbxFHM0<#BckVTr+-UM$=Zy?Yp*NY9@Zf>5oNkhk+g53%vtwE! zAwzQ7_ze8zLFjq#mvjde!w+9mYja?m#LSBK>+@v2hOoGr-DgtbOyOQJti-GNoMgWc zDnVljjqU1+G5Qmz=0$&lrJ0eyy#Qjb%VeTEs(T(`&&OT>eM#joV&DX6MdJ2^ExdeIOQD@Qr!L)O;NG>`-xMsJN#Y}}iIWd8w1L+WL0^FaaYUWpgj zLMH>m>v|hIY-7!$ngmS|kHmc~&|%lTE*_VkmPQ)_FS+(^a8@zQcn#rGq+Ywis=)?g zMWp%d=aG<6LYNQl!mF5@OI{zFFi2&x=<5Xe(@|7o(=I##+F_sPjt>!kO?BTKsG)f! zT9^daRAaoO;tzc3Lg- z7lk$RBXt8L61#)A@eJ6i774+ikA?wm*siwO1PhVG>|+bYS6^GINep$Wh5w2S+jzS* ze3rWjmblPm*h>l$|01@*k{x6clKMat%mWz{LkwBLHz<#J2Zz$ z{hwARh|1IBmx)bhnE8`>EQ^>})}Nwe=>wuJPw*~p9XvroN+2PrUS(#}r7P3i0V$fi zYK!!nOj11w{|Wx*M9)^IqS|iea=AKxT6FwZe;E>Q-u~1gK-{(V)KAT`YP0^zg4B}a zv@#$37!Dw#gi)%|sr~^ialx+oqeiRh-~2tLhwa@*`bw^Le8S^bU1Wy}S~gNgwpI(e zBdvO#>@zGt9k?cnhO~@k`ta(d4jzZD!d=Z`bW~Et6CWQ`$OrJlSiVxz8wqS%WSCnm zUD@NsBQ5ai1?G4WxZF)Kkc0bHjy^x#rB7;R33%y}+tA!Y|>R%Dh!8o>GQGJ78vJ>;$ zXg(%1;lqVbXMGq$`dWD7(nEz_{Fy(Dy2~Bpkk+u=q7>YSZoT}|3Z`a<#H_KTe;?^A z@N2@&-13~KAVw3e_2KQxQ9u+C%2$VJKV}kh&B**9)YQNLd@;#`+aC!V?74PjTtBp= zPSr@oE34}qcX69)&c&4iV3D2L+d&rZhcY;q=DMeG81dZMU_r4$IydwY9$FjrgxiUq%Wg!oT?Z(ElFK6-P$lwYZC26;qMMnqygCXA*(45C1eF8xt_q$XIq=EkEqe_F->>d3h)F0Xsl(9fC@E}Ge24ceouxHa zL!!$ic^H{IOvDM#_0@@nJ$UN`4o*GAb4q5&?($?!2cAi%?0T&?uob^4g(d|5m zMd?ApKx(qo?}uu$i_R}r8kM^$3Qnd8#+)l>4Cm9+C1LzLi*LDKa8EPqWtRh<{v0V%#Ps@ z9f!o-uR;KN{H5cIkv#D#9irp8rI(Ig@fctE!-1#kt#hT;#o0aXXhxw;akSgzcQ;3R zlVafo4`K~j)pH5u?2KwCeW_TwKGDD55U;qKUmf37&8SN=-FIt0N{lm0>$O>3j~@^J zLVaR?x+~3{=bZyN!H)U4v4H=!t+(|vxa;7h5cGG)_mMZc`fn>rIb!kx7s?EUgnnPN zyyjQOWDjLidMTZd)2(?MrF-35V-Ps_M&$@QCT_6xb4Kh86CDW~<2&nPqj#+$>papc zE3!9Ep|3_{n+2I14PReN$M)m zPeK3R>&gjcsNK_0L9EzUXP<|fMISV(vcGm}g}A%Dw*tQ4LQ#+vyr?k-@*lAghOL~J z*|6^h)KJVh7t_Aj5>>B&et-2%_@(0?>{u|M>Ef+Q(}goN+t?Fygf3W5h@8ez3e}Kr z5+WE%Pyc%J`SX?wQu&ZUCr$m$Wm6XEw>lLG(YSBlTnA1#zS4b#ffL)rU+ZqmFm&*Y zoI9rxhGkT!MuI#_-ak6tqmi(RDv4t{ZtS}jITE#phs9l|`u6)JviDcKBBJBBSR+VP z^)mn$mK~*ka+%bmUCwMf$tUNX(=wrQ2|Q_LgjY}ZvZ#3^ixwohG0SA(w;;{ztvk*Y zGU_d0@!z(ZlDXZ^4YrC-_`E{CmuS%qL=3aGmE`lawfAYNF?mB`y|&2>%UKJrf$j=d zm-$R5ivsqDPFxX%Rb$l5x44S+xK9}g?N9M0%rmxP!Z=RaDDby24p&-$!lFY|b^Y&n zu!3S(4_1ne#dyYSlA)kqSNncUb!ofd;>2+c7T&^p^$0TFyhk#n>IH1EreHRrCK($! zrYQKb-INl^!2A_y+wXuQr*Nc3_pdM!#dKl&rcN=BGJez}azq)H@*gex$gH$r4W1cP z4<26@f^F5G=;NPXpn|emBu=u)$!kqQ%LM~uif&b(W@||qJJ%Il#d!a2wqnbE?M0yy zUDH7PnTW!QPYAh4Ak*{R!24q%l6k7Trd@@JOg8rXHi79JdtprI=jvUd0~waf}9R|S36kTB}p2CH+hgP%QsUn zEkb~t-={umKv6=>MEDj?zS0pxr(dJ@PkyzbecPW z{zgW-gZ^y7*)pCLhS6K)_IqY@kYc`&@Pj$uW6$L}?}N_H**Qiwmv6$e2^vqWKOSoY zQw_{lYomGR*p$tZOG*wUMth@z&@H9_B?&eJRTF|})|*g6GqqU_w+Q~~koz~)hfMPw za#Esj{j?g_awn`UF&7Q{oxm0zi^Aj&pN}z%5&hl4fb8v&*lN$uE1ykoH3c7^>2_NE zXmBWtb7-wJvM}u$mwfI}%G}p-;aq2ulry85@aB2r)VQvv=UJ$BL`6LrSTeo6Brue6 zm+icg8><_w^-85=7KCgmdkAOv(4sQ3UA$5{4eFlZ@``x%SC6E8S&%ibq%|<6C3kM9 zrn4j_u7^&AhtHOL^kWRWH5k|@Z7Z8Sj}+zlqP660dr|BbG@+R2VLaZwh%a|Ry<;aT zwMHLjC9-2qzB8IBSmH4J>#W7AuQQCqeUApRMSix|xzgS(HBAwZhfhAv7Gy&boa|Y{ z<;IdD&2>;B6@;sHy(0Z4A5r#Qj)Csgiyl_nZBd$CsD!1rS6BN~y*8(gL3 zgr=ZjaTvs7n|%NJc~}VhC_R?+#(m2G|HOSuNMt=Eu(CNI8*|M@l`A{uE)AiuTNd%D zg=>aqK7T8xFK1NvwugTxPd#Z8X;j*+x+is?X=yu`Y57ynbQK;J+)1oY!A74btiCCb zrHu``zzssqgFG&l;Fa)ZOKrmCO07Fby(?e3tWEQueEZt6$%Gn(!g8bi3z|llM*?D(esS5@+Z(VnGHaR!36W(= zV&l8qX_+M-rU_YG^HRq*-w}?Ym-TwdnN2R%S%x`vpU;0ByW$XW!nS_wyop!l&-c@C@R-jZ;*RLH%8q%o-4V%<+Oqi^5k z?tD68dMku_ z-0kIZsPubdHN144CO_|S0*g{fnWK*{W@H5ou~0dji#$VBZ_vFE^c*SXqW^Rbs$HQrcZEdR@1)WY1PO~EVlVxt`6K;)W zwg*Li$~gD5`T?a7Y<9qNAPGOZC>(wj>_!)OPd~vY+4ihDPxVP-LW;8PCAswrF`RkKbdKMT6zEPd!-ru#e$ zQ|!@#6l&i^rh+XK5&{evP0pIz2dW`gq=QvH?K%SWS1-gD1Jx^Zi|ETYTJ1S@92_ba ze7aBi$ioBc?1ZBdjr(vGZ^k)VH!PJ{%4D-r`2~f0T$RFh*wfpx;n^!ko1;_hrn=9| z6=!)UR^|ikM59%xx-aD%_3K8B6V~hyW5=KyQ+8gv)=$Uc3;AL+8d10Gg?(emD!$Eq zsv0{)s|+Q}1Rt_2TZ;*{XrI!?-so$BCpk0#Qd6C9lSTcDY|&Agz>^1GELKj3ql{@pcF5v_!;x`R3m`1OfqFg0ej zF)d}a&gu!A#!o`lwQx9%-!U_xRCuE`E_$5&2(NWBFeQUUjBLI>(^8&Pe|!Hz?pBrMO2@2Amiy=y65564c~Fg5J1BQJ8STC$tgWf_G*f1` z&Uwcl_*b>#X+w4<(Cemo9SIoh_gLuaJ2KQA#2az+w;vm`js8it!dm0Zd9y+OPE@O) zsNN{L;+x&>#MuC5jU}uDknu2}QS8=)cVen4*J(8xX^*Lu=&&cxK-E})AM;Npj5@DG zXG>%uhwj8%#9|57W>@y?PD?9OZtM$xMfe-Mp5%?zoP7P}fkf_DVRN;K0(B40$hk|s z1Xha+0E=RVZoqo%tDLH-(#%#e6EiMDDA&PZ(CyRtf`>KBh&yv4ZdSO}#p3 zS)(-bX3GnxNM}S<&a68eCjt zE^|VtG2nNCj}iOW-a$(tHvZ7)bzJ(up@@tdVf`rOb?$!U`KvB6_8)2&F7rx+&L1IO zpcDK00PgzaJ_5A_WE?*&jaRtJZ%O z@e;ALuS{^6W6lF1YObxLV`k;P!>z1J4*BCsW`7)nlGhf`{y?C}>z9ZB<5a%+YsLQK z`5drm?MXS{nN7QPUuDCJzHrB*wuBbg&XSM(`U&}UML?8DmGv7)YSeTEos!HzW!(;4 zy%+wnBpbTCrJzXn)X@xF5xMdT3|WvKvWja^bEE5+YtwaW`+eK0c|Cqb-8^i~eZZEm z?{FLmFVEPO27%e6>6bj%Gmy?I^1l}Q&+n{G@SA5h{x*um!^_mImjH! zuD>G9fu55*+3C|~pO1O~B^w|r0TMgG0WRl9Kk@0Ux{e#dkFD!Bn|w=cGSv&)5~fdC z{Xhor85{#1^ySDw&P2LviwZDx^iM5RsCi;|DbQGPI!h$Yc6;tCCc;jksZ)KiUiW5r zVa?mzNfmYy$9Q?%Io}D~@>sShRZ<08zqUOly|Aw8%9szt%CoO$KId1Wj|d$QrUMXttb?W-*^(o`jWPcpShJPD3s=@_sFzb8L#D? z=IMP)K9Oy7M3_1bwAiJU106)3e`gUd-X8F@T=2=VtCzR2E`A_a(~BMG2mATJ9}T*@ zqr+9p{xIK3h>FPduWci2QFtE~1 zm-$i8_H~n8jn*}(veKJz6kl-}rW3|P^uJ8-JtQBRTS|zfgD?UnBPwA8G3&&}^jbvn%f77%M zBfMcJ_BKCW%k&vI_8}ZLrRuvJ{b@l8w~8+KhC?P&m#zq33e;{8dBu%h|FYUu%N5e5 zsFXLLIZBlv1NPZ~c2Id)JTXjuwOY)r>#^5U?{+xbGzsDRH7v3}Y}_#uDZ(P_N| zXC}d0q0|2O&os{Qa731$Raa%eGzz5vEn}aH*Ep#+(KLKr2~fLJJvR~m`vT}^R&v6z zS|*8mn|ZXEk(+#9^R@zHh}F0o85z?wu&~3NLsLwKU5%c8X{$EeUr1c_VJB`##T%P! zuyus_$IWY>&r(j+m{riO-@561&6^f6por zik30<46W=_)n{)UR=wx~d^Xk&<=_TRs7t(S9P^c%olp+zb{1#_CqB;T(j*|$D@RHv z^zJ6CABnYsp98Lba?AI1GwHm=3mc=IXI2L+|4n++e{R+g>Y2i<43J*vJNMY8X6Gl% zb3S_)+b25|5K$HuDYLI7p;2ZwJawV8GEjBa zy^&c}RppO9I@Zbv4>HIc6`|^uz&mTL1Ot`KvXqw5|9oRS{3YXEqqUt{mqz$7wCIp6 zNt;}Y_FUk7DR^Fz`&zj$rtS;PM6SF3m}?EQ2E4d%Ak|!4fTvN{*0!uQ>2pHl=h^Qs zG4+n-%7z`mYKrU8)+TJQ$HQs`ACa1b@98T;m#S*#;sX7sWqul0sC*!6)Xn?}oGmTZ z6|dH~$kEVXpCI?L<;$U)f>4(=h#6oix}82#Xh>63%Uv?!Bn332vA^6V9u_>$zzI%0 zKqeTeP`7Ajbs322hJ_xJ#Fh|6UzS^o_$yLrRetL0&wpOPo6c^YA6ma}ii)s$6T@$% zJDSUz%iL2#quwhUIn4Sdk_8hW${K1 z)cTvHEm~Ayv*NJ7;(4EYyCGY>jWI^?`?PW>^}rVi0rF>Zo46`($-lZ@mSU5p;eL>| z^rR~@*PP`476wpwl+n1vb^TJt=VI8clv%i_S2lsSJzXG8CE`uq+;Rv zL%US(dv#Shf)>QBZDm8>N(V&-U*^|L`jvu2WNkGdv~R<$+nw3T{ALe0!z-+p32JI) z!sAz%@gTR)RXD$IR>^&)22%haFK|=#mH@W1?yn;Tgi*yRb!e;*-PyS`wa5IUrMiCg z(dq57&%W$hW757yG(d~L^O}HXO$o_ppwA1Ir0xhqtm{qRtF}1S_1!*dubKUv^-`lw z3DJQPy27~sD@TUiwu5FYUGDFg~j5ku!___yQ!UQ6eRwP*Wry0EGlD9 zE!J2Indw&)9>4^JvLa`D1E$ttYVUZKzW$!Fz8T5Ad^e<5r1Z)P31$|N*T_Gv>ue%9*%sX~Ny7LR2RcMG*W2zP8TQpi`Hjq7G zLCH5}_F!q!=*7@g8Xcc|6i|mz=DkK%h2m<`S92OQ$7E*Rd(CjiTIN|6OJc(=toLsf zf2hBt8R(gm5ilZ(7+q8hE6w>k&6XK@E~HY*_G7yynTvbsYh2~^6^lvF!PhI*h-hJX z+u5Lc#uQyI%J}id0IHNg=ij6Xq%w+yvDs}y9%L?iTeDW4H47jM+snLC7;o-up}n;+ znOe1EJXu0$xFmKNpQf)rfd;*PQbgdVTr9T4gYS;NUus01yybV&SXgM)db-G=q8aPj zI~-qXuV$QQp@BcoB&V_SpNgaRy9+m!(9aEjerYx+@_kQBFFrnCRzzC{X{-GC(3-4K7B0EfhXHb(IQ|eaIqD(`MT?7B6k={n@K| z#TTq;Mwv<3{C0LZ;@JNETf->#QY&IW+ErCV23o6^tKaGKFs0cRY-qXE`Qk@e&+udb zdWCAbQS>s~WCVr3GaBTlxF1F5yENR!@F=HEr5`AwLJP>Vcy_Y_DE$U#-xcRV*quJ5!XEWquaGitICR zzkX+hr|O5#=5R(#TGRA8&vvsxrm#fIi)u0A^2t>SZpPI&mFcqmIMbtXyB{7uS;HK( zfi6X3uLZ_-^TKZ{j&x``wi~wtO;Ye)G+xI({ffi%CU4-wWxW_P&grn2|8URW^^dBy zFIvxosiPD>;bP8kiFNAIolHj_J}*dvWasm?l3Ov~hnghpY@QI^rnuRb3}6Yox*{hu zSkj&CxL(^&>3H3kt=wY6uXDyen+4%5IAon#1e_c(7qzKvn|Ktm=`$l-lP*g1N{iYi zbcS824-4iid`iB|m@!#BGdEm@`NAoiP0*OroEAD|a{`)L^Pat}5hV&jtIG+{B%XZ} z2cZPzBKaU+Wv;k=W8Mf3*rhI@2}k?ZMAAo-C#}{a%ps*qA-A*9Xe~XZUc)-aSyNA6 z^BX?)KFbb%#%(27Ps_tY`HlX;sH?e4YFK!XLdpy7*7Das3~6}FUyCwW^=Z#d+#*{F ze`b!6>9Pi=fj1-mJgE%=n`miiH7=+OS_rp^@B}H;tRx%`V-h9S4^Fzp*vPoaM_X55 z&D~7?JWrI%R%TSpszTuG&R2y`PH7zM4|^0vq^LV+F($BHxq7%I;03AH6qVoYagg@D z)K|1&Sk=`j=ieJ-7bv}T!Q)5t&p-R5P#V3jA@<{9wL`z70IY6dq1;**eefZ%wk0!{ z?F(7`EcJ?SaeKqFA}*36>WZ%|Y||N>mp|}2N=%enCoZiIKb+xK30)j$vF7Qu#1FX@;oZjHo6SgG=xE4D)gStzeZ-5= zx)EAxCCn{Mw)d_bwhkpt6B%RM;ftyktxe@l)x|6rSBMJpwrlG0L+)XKZPnRRl94|k z%CTsDF)zMYRYt>uy;%Y^4${Aam20-84Eh<`qtr(e1{L}uJ7kwS?|?CX+@x5Z=}Rvk z?<<*cv#@h`*Xb{|=XUIyNC9Xyip@I?{9ljnbthgw{k3^%HBIr?{M`AAsZA?>hkmM2 z8$NAEpR+?}9#h)MD4DR&MaTAD`M(lXg1Wt`!0fBui@Jx!CJv?1Y>6Tf9YMaW3#%FA2309U zr_c18fl<5}0#gO9vW)X_(0pD8H`2CpK%`rWi7){0t@!z5ko*!{m^)8d%@QqS zT0gUc-{R`=CS#;fEyKE2r=s^FubmDSx2PwEZm*m0lccYI1ewZDWVL*zA(Su zcZtR)=LgUvj%=UkY1PEdrHq@^>i6l18!A{G&csX(%jw8!)tOwqQ^TDsQAEoPlH+HH zZC6&-1}8bcQDfav-FNk9Es8cK<%r)buQ+C7UEUlnx>%~h&RA&#;CpAq+D|mAl`5LG zHngbm9H_!RB+3>1PK@hQP?pPRAQdU#69g<+40JA#Pr9Zb9AhvfpBxSCwu#hr+`7t^ zX49pxTa3IXgt1&yNcERU-Q@2}_Kl{pxw$9FZG-EBpW5xpuV!@g*%nUde@Md9Zva+1 z$ZhF}ue~QwuPfv%mZ$=25@m=9^JC&Qe#jrZSk)~cZl|ny|{NMHoQy%hpd$ z(W!9CUU8OOipzpNub^6Q^vd#Q^6}(l;{Kk32cnq8<<-=(K8MxbOL^DZkf&#Sv$MKk zsKs2Ttlw27*wYq#qB7Zuaw%(>wjPBG%hS_&*q=(1If`6_OXNJ<5SGZzaP^ju9IUdE zF2SY^!64cWFWT?~5&UiY3}&k_z{!bb(;!7_YnyZ5lJNXdPAp9np_|^6tyG^u{zMEE z@we9bcfXunn_9`50aYy9pBUS~Ot*Q0oY?UkemBzwGb%RLYR2nK66mH(CbW0e*eyULo@W=JoaF7eYb|N%Jq%SYc{%`-3d2v$HAF z8L`f~hmJL$lk8+IIU)sQBh%GvcvY!6_!c{MM0mEdPsh|;Tr4{WnB7WPpbE`($WD#eB>g!TkA ziPU>9?_%7~_w|$pEUC@gW=z!f!LG_eaqR9p4YZUKdZ}>mW_huO!e|LKS==((AlP37k8UB)Z2X9q^frV2ahPutTUW z_I2WUswcP5YUIJmk%GJn*-ODI3o~DH750yBLZ&FrH*s$5}@ zBVBM+^}ar%wOf``hsWoV8m*h@d9Rt^{$&C8-3w_V&?hIJ`Few~W^dgY65O%Z;h z+4}*j933>Z4DUK@v+JL&3@zy+OEY9OI@S&ymPLJ>rJ$7t<-)P=sU28?b*IcFraM=W zAa6Hxj+miLp(y=BrvwopzNmF|J57mN$v0_hFWs(QZ((Iu=61aEyk|FWQ6;))01A(6 z1Qj%oat+G%NqcKA9sN~nhhM%5IWUh3t!vd=!@%droi*v-#X<3oRms_Zw=q~fTw zf0`7-Wyw|ee#mWJl}j={@aI?Y&n-R<7wj&tz?TzCw zSAZ2-SnE?T5l{*2fr*Z(IoTLtk-oX?{&JS z=i(k0MX1xS*=FH`D$M{6^t+(R|Ufi^c zw2G5;hwAanSx0B9?k-gf$HU}r9LI&1l@4@o?Uf!o7;JVebeeUvW)7?7i=W?|;JZ1W zlF6RYd;j!!q?;$}T2+yppRLscr<3lJvxn^cb=ms$uwQg-dk*BN0Xy;%`ossWq|LLe zBJkv;KGm-ag^jQ3Im2k!f6huuJa*82L^*K6uXV+zRE`#bDm3Y{&wYj!od(0dGc{{Z zUhBQ6f|E409?pGG@ZSyfW_U+^VJviGpZSu(5t6YO;29P|YL!8X;!fyh+*sQ=TH9G$ z^(h0nC}WV>Y8(;S>{B!*_T1}+j)#-SLbujJ9rgL8RRPw%$IVjtq{!_*|FiaT`8fR= z(o6+SE%%C%w7YR|N!h^SH77U!QjTX^w*rXt97>aB8Op6H+xUNJ1L+_9Zu|kEz?B^_B|2irEemSY}g>X6y=Cn ziUAo+aywnmR4$B6^&R~h>kA4_btmWrIzz{L;T>%ra9@Pk&C>dP^uOF{g`p{zx`LZh*+wM zrPAoMtZ35vOc@W$TIbEqzgi!D5-VqYuWq-;)SFuln=QK*o@Ej`tr-F@LFnG04~Qo( z8d{kb=`(W8k+~DII4rEx5^W%s%8^qrn#QEiI5_E&rZqFHkOLS4C@P@Dl$)O=DW+IY z&g8QklX1o;1043OQ4H*r{=R8Q&i^a?vfPB3hZHY%&llZh8T@;5MYERcnAv!nZhp-@ znyakv_~_unTkyV;cA4N0)yh;5Vi!NG;M}TR@1$I=y3f--_Z{|N8Lgqegu+&0#WGNR zsZv|0)VE&Ue!i1(JY!zh^Cj}eR>kU4D!Lsd*Vkh~#GpWVaCuwv+sPTZh?vlva&Xl*JRLy>s zoG?paaxyWFj?-_{bT9dhd9IjMoqFW8C}#YykrTGajod4NGTp@72=XHF3SJ;NZl!2vGuPMPw4@s~{4tkq zXFTIhEcr0(YW{`>q*B&)Op$@){N+7$13*-q z!p8JP|71H=)B4#YPMb@6LSLCFqHmzsi&&J|-)pNc@t`~)yHEsU&!9ilVvPID3@36# zIZ?E!c!aWB*io+3w$wDaai=V8n(WG=5VJLh=sM6?h=iplR>d5zlEKnDeYtf6_S@vR zK6B&fc3z+VQ2pQ=D#L=hLF~hRMoO381ZMl)2d;3LvY)ebc3sk?&_N$eWUH!3a$KI8 zxuP@EhWME2WA!m>8Jrk&vF;2TMc2J*Zh0wsDoSN)?2BleNq6mwV^X+YL7B3+Q8M_{ zql_fPpD2?PE!k%=U$AX{FJ=3e8>9)%ifa6X31rIFebe!E{>}Sg>XVM_zGOG6^>zoL zVL1P{;1l7%aHYkOt5YU5NFO1a3tu>$;;uhY`*(m41w(<%R~}6ka^1EQI)H?!a23Gi zSOuTc^jpBth@foy>JN7Y*&DWV^-^VkW=m^JGSMd~7KZ>4D*`J%^U2Ytx&#%`M|x%* z0ce;Q6}_IQYM6hejUWok6i?E18m?fAw&&`WE>dojYTIxUGvAV$LFKB`j-K$O<_cWpMi4*^fL3@skc+1AyTH*#uZ+w06IQV7wE*v6&Oru3% zn;XF#B(vm%iT`ZlDD_(W?s10^?Xz|FihUdnrR#d@mFzITYIyICj@Y;;yYRiQ8g-E* zT8k5}8kSug*e~J&w``u4KOnMn&$dnhlp`I$v}AnUe^{Ru#QehJIzv{Ca2qu%#xDse zY`$s%(%k$@^r-7Fw^usIr^*?;z&OsPXys3r8!?4BO1m}&v`s#4G2Y#JC{s^(X7r5K zsPt;%4D*@pF4+#8l?62M(|Y$i9Wy8*rr2Vzud&%#`c~@FvqQmB&xZr??1pz9^~)-I zN!g~8`m;dy-3EoyL+%sk^RoL_##xO77Jepk;ejkPDe?;mWgkaTo9BngG7aJ%|IG{T zC&4SaRI=@;Uj#*%7h9ijW{x6CT z25m286Fh7^Fnlda{%d~8U8!;_xBX(4dz02FZYm?RQ9%OEjE^NuJ_QbV(Is8~n2muuR%&dgYo4low4`^39eKe(d=scS%ZqsOkH{i; z?ysE+|B%%;%ha?G+p4e)B5V12GM6EOD(5QbF__PgmSt=yke(BGcVGd`JE*J?w63=$ zIQ#VrpI>3~K;R=9g`+KE6z9t@^ISjGq+|?n*hq$Gxnk6E&`GnAP5}(*+EM-vxSl&Zl9tEF5hKkItlvM?>s0?DgJn7XNMEs^Nu-l@&@{%1F{_N&M;MPByNy7a@qC`p##`k#aEOh0Pi^{X<@!?*(oQi6idnv1x zIu}Fz)&-Hh2DYcOiXi!MpK2v6dTCf-$QQ@cT=YSYWOfw_MMk`PIiZ<00Q^zn(^oa& z!ONaNNU#{=FK;BMVuMGC{OViMOGCV#Q>LON*ie@Jo%0S#`)k`@giJ z3S-E6$*+}DD!z)#Ic56N--AT^DD(+u$j^x1 zDkynm@UQonA)4R^*X@~nY0HC%R#dAhB{|cA0)cG`+RmlmnGzM1g=C!GmU>n% zA(lxxH(}CSDt~|gZNCp2_fQ1gOHJMrVQZKQ z06&j@z#Fw#dQ(=ZOKG%3KYArHXWYHw{k)a~{q%ZTb2&;P4M>VIV~P2*P-ibomtO}+ zJ(+}qVx1<*n$-Hr7vxGptvkEZ@y8@NU?Avp<%wXPKI1DNl!a57%NY+wB6F{@g*Z^QHwX^Qh{L-lF-)i1>&6FPu{)$M1N znSdR;ngUf#>3`x1go=GEyv$I~3K`l6{*&2q9Q_ZqN{x2E+vXbaFxw?_9L!R;eoYo- zh18jtNvTmiQbsqjE(GY6m_?9l!jA(Mo z_MF60Es~5Wb|0IE(Rtmi6TvlJI6)Ow= z>RV;k6iHa<-^|ANN%@aOH5wgBb%w$*glsUB_?IO@W7>z03l--xsovtl(Ul{2Gb%mh zjg)`IaRF=Wj(tC&I=qWlkEF}xb;u+R>QIIi%u{?v^gQ7|(y^oP0M2Dl?ws+v77JP% zUE;CV@r~5UUnT$ftj)H?Ju?$Btsf^C#t{mwBcuG@(np?AR4cBL9%lMQDEgaBlb)5k zN2mp#?!Sh2l^z*b*uLXdU#zo3pMS0__d9JXEXZXbPZfy zRWdO{rB$#H96MMinMT}^3BReH?@P~*c8ZkXWJ&87@2dU-*GQ@wqD=%rY%SFI#yj! zrTxQzXNPCF?a#h-a9>G3x6TQ93-*{Uk<0K4eihWyIJ;nswknrU{XUeNx92F9Dql$#?B#W! z65JeAchQ`Y$WO4skc1#A{aJwo)%X3_Mxa$$<5nAm5JWhE%j-|2&e`m5awY9)I^}J= zlf)kym|=5Qp46Ngf~M;7B(?l2`k%&y=~F~!_-x|GJN)7TGe7($_Mny*PZxczcO2`G zla6F$^1yN7x7>U$?lII7GU%@=p1n8!R6is*zg)vHLYqP*H9(}0@A1VE zjlWI{!}_=IAGW<=ZCmpb5tpRQ6y)1(wDU#NIZ$F2N5X|kSlrIIXRM9hG5Gki_(e1Z zVH_qMTZnC|#*Qwsi|TUS0A`dWh10q>ntOgyG>%VZ#z7{LIkkrDU72KEM)lEFqcjRnUIp0j!aO*M=?HDO^Ye`@rJx z6bs2MN}ROk$$e?J580t2R(S9`o8%9cA({9_&jtN$iWjPrn>dvX{f*SW`9?|>4V8w} zK4@e-^;zilJLwtJ$H1a#LM6@=o$K2gWppVXLsltGI$K&|tAI)EsTKJ`k8@q`%6W#0 z$?C(Pr~MrUbcBFO{Mr`nEBc_>m@uo6mb1@|AM#3ZjWr7dl8iBn`1hcFegTUPM#_3X zqy*p90ARU7+&8SKvkG#dY(Ct`WwOjj%*byrP07g3_p#&a)fReW0QP(L7)f*Gnq(^< zy!mwhGj~UiGESE3$wCV_io66FIr>Tc&JuM0d+_FiRNF^vX0t4Q(jCEE7hO^=2N6PE zB=7E!_4Pj)qoR^k^4@k?ocrBLe4X_gj;RbWBZge#wBK{njar;lY`4WG68(5loej*c z3o%{WI?`5dGcq+U;1Gz`=T0{bsROWp={i4xOt0ebxIwb+n2n3*AB9$mia>z6Q45_O zC^TurNv@O;mIX5~ld!fLr$?`s@exzQU5XKZIIJkM9rwZ7K}qQ{I5_Cj-P{C^jb}(9 znF>Z7PF3V{5_(LVszYT@h0TdZ!aceX;VXvO42wJfG1VObOLfyB@wb465pa5fiBu`! z!p9X2=L+~ne9(M>3kS1iJeT%XQ%uQE_9-Saz*h|l-CYG(pQ~&lbhe8sjHYlkbo^@KPEx}^Mk1;1y0K2?9Y@EJCg(%kxy#@y1Osb)#4CWRCK!D>mXM)_S+ z^v^HhUN@$RyMr1c|K`7<@p=ujaepv3s+4(|x1?NOGG){oGce8>t~%JI1wB&;G5FQ$ zQbj%dRC(h6Y?>hr#W}(`yLMhsC*hN!_fbOFPXDtM(^5w(a92G?N9*0&-&Hzkr^rdB zuXv-_*EpCL=~r60=BR)6zE~~sERJ@q+blC0)k^rg*jtSesbjjneEYS196KIb+O1QuLST+18#89|Q4v7E+p2(4{DC99 zI6Of~N{itzgZP1bc>Kmre_+pu#Qo_{*TEsc5r<--s)6iJn&!Td_n=D`e*WXimBm?` z1BV?|!xn~&+c3&^;K=y)jzby zEQ>zV1-f@#2Db-+!>sNGuTkZ;)d3gBYUzs{;ho?u$?O=}H9Wxnt6)NSxmZ1u?mPCx z?LAvT)=4>3!+iBfwq6bX{Whyf`pTrOH7}{{a&;u7{k^W?5H9iwPPETCZpW5&E??Oi z6cf`Sosg~+PqB|;D6w_h<=f$Rm^Y-ZFV-h`H>qJZykPt-FP%kaeS> zXSOr9>@-`>D9Pf2Xe|(LBOLRRrO-8$@oe9@QXQn{&A;@QCH!Ah2LomBfs(beMy**a zlSqqzZ#)1ednLGVbo?_hU`WJ(Vp^S?8GL4Gs7dRXK9;y|RC? z?G%r>+<4p7jqBA#Y;zX>{y3H6}BnD`XT zxpygjC0>7(V?RA}U2xUjuygXfYs^|vITYX{yf3yt#!1kFs*B8cQuG{Oe>Ue9-*L`o z8?Bt(67j6gALZvdwk)wvlt^lucgwK+7@bA?1#97fJ{h~aNa*GF#nHZZ=a=&+a}UG8 znwmlT;G-n7;QI7a9JiL&InD`3(4J@A&sUfhet9$qO7b=85F)a!0s2(@W4_HnIVHMa z-R#HOw?-@`otT3}$%6uvkZnsd(}`h6b`HB^6rBNwOb4+1v81BLnFl#91>15X@z#H; zTfa;&*AGYJBPm}#DO=sm{`bOq1$i9S5E5yhF7`7vCiUghL$$1hr@ptc-A>z568J!&i)fjp zeq6t#Xz1I-;rMk_izwu&-!&FQdcBEhqAPz|q&dIcZ8-=0F4BLBV)v1$8I4BWJul=& z^jyHyPD^yrc!Tlg55u*AGW#Q*%}V-305AN6BI@@vIwvcT=M#*{1;K?45=YOO5>r=O z;@V#WQ{4N}7u-ykz`5_))e%A1{zOBDDH8eE!q7#gTabA}jy&h?iIpA66_N_3an6d2 z>ZztUe1XzzE3IIXh;I6ee2!Mo1IIzA9N6P%dYje6^!}zT_n*wyKk+UPEt(~!a@AAn z{YS69rO<`lbXGy&R&69sx(S=JROwPim(L)5;dQRFOo*zPa;@WwevP(EXzXq_c|GvS z8Wb=`9-c6;7fBHq1~E}NPD!+g2SM?w@%~Ndl~f3u9TSbE4|!;R7U)Vo40JQtm)$x ztAo^ng}3u0Zd_ys>7NK!Rn558!@yfE4EwL{Cors7E-1XF;$9wDxWqAAelsZ_Oo$Vr z>-=}nsAk+$c~ETEs2#e((VdJgi>FiV4?+>-MO15-C?*&^T&G(nx1*16GYllGBPb^( zQo}~aSoFVVp${OA4GJ=a-O4px9#}OM@>=<39GNb%Zj)s!M7Hr-Jr7iiDjHD3_d-Sr z{Vd!tkrRNQ-aY*TZBm)*Cfl^c4?uad0>WF0gXOujpB;&`5IrNK3IpqF75h|LRh}$1 z9Av6fTx_+YK8nhc1-yS?JdON_qR8oTvX}BH{rRh`4E~ZTI(=gwGF6r``MZ=n$BX3r z)^TQ(#NS;OpfCDVS;=dgAtjP6B%#cIDflMO`1xJ0K2#N^gfX{%q}A6=XdeWfFdnG? z##htUi|(TjtCFynC>!16+OO5o&@eJ&kJ>v34dG1IYj8!!Tw&U-7A#jvc2UfHqquY8 z#V*zXh_4)t>^`N?8vYv4L=5d$c&7XEj%O&N?P!5s*4u3Am%7p+lA;A;5(aAxe;~#9 zW3R|<^2{MOGCI@5dt#}=Zjnu~?~^>?JIxW7yQFdJpFfBQ8*IwX8UFfVF zA&h&oo1Yfw$CQr6dHt(2-)3)WJ2^b^VVseedMZgwVUm3sOC@*z` z`C*~I@tU1QwC3r4?-BOXwTr$uw`Y7n;$CHBvrz#p&;czUB0aY#(V;2y{e^9!;Pyl% zO;n=WfoQem<#2XR?A^+_(oJ)XSVvgobx#h>*$GXRVZ*K-tAF#X5$nCvZ~uPRObrj) zlZ0BA0QiYRpa9zblqbXjDIeT@&NlldL)}*I`5RGBlWU@iE$5oQXzY}Zwpf0+b!m2; zb+2K=onov?wxf1?Slc3*jqgk2l1jwGo4~H%<18JZu^bmefvJ_Fj>^p$;XKoR#c&{d`mcMguLcU={3eI!oJ=rT<fCR-yG8@hSBKV)wO+hixl((rjFftvsIfL;G;a>`g$GKE3>Fx8!dxe@sp&x7E-S-mMeTf}!JQg1gzip_I^B$*F1yH|4 zX>y<&U7bASMmdysAFr_6f^g`UcokE1oh^|&l}n(@r56a6N;)YqGFu}q_IH2oKA?6_ z6JB0WsX?%fK1exN3IY_<28zACA)G_=3X8}9cWSli_eP08V|cfPNEt7u*&kYdysWYL zoq80A!rrfs4E0^iAxH85Md`3oz0ZkCARgEq7jf{=^v37Y^DyctV%&?aJ(Jbp4Zr;x zgOImKm@B_zi`DX}J$HQm1iMS-jP%&L`ePm2HI>?L7NcdsXIokJvWw9{^JBu4xFNFA zBHfCPPmpBy^It&4!i>3&qBqZI3l;DP1WzB1_i!`f>P=vr4^yL{_@9`B{++@fqaB}e zeG^cE;}hNHh>rBS5OniDfahWP-M1OTUK!la@V#(2r3&Wak^^1Ai5IZkNzSZWhhW9Y z11t(Pps+`PQv-NW9=*_o&|nh)PiAPZ08}5$CjfN;rt?EF%XI zDqJ|q!Sd||OoRivGy0yV@s;>=^|LAcBPe-~wQDe&|8p**VYzp)(&8@B!8X z@TAfm>+3;TbO*D6MEd(gF&CY|b-@diuqq%A`Xia{LSGL++Xd_toJtAH2GXGmQCA-V zH;{y&eLXmyzd!-#uq^jb_@zlBik1FbxBMQ_M0G9)! z3qjj~xUOK8khMP*$vSEbZ0?6=m}_;EFjgR+Ti$c$aU&=I1?GCNY;Xm$1hk;P`LJ6D zjW)8m9_FF0HB!K&fK%>ZVo>fekPT62u+JFNvjNnN4I>4>UBSr|FhZaK1uPZF<_-=* z^a}xrki+f)a0>8&0MrIJ4)QYG_d*KmrL;$cIRN19;8#~L02(ByOAI3hwBSP7 zDDA0WxByQ-FfAozPB;MW2{s8aIu`C^m^wR}Ho{!{0D#kg#e}BTBdl*-4g(R_s3|*E z#l3VQ&%Pf{x*o=dohhOVVZuZJa1<~X1?&gdO9+bJx4s8dLGmjHiIBoxDPUiLd|nnW z~e;IU;$+fliU&(&$1|FhYPQ z9(0TnMhawe11I+x9|OySyZ`hlqx#i@MDSrafEEDk2GBwU^8k1vLG38*k)d`J_O#F{ zN|+@0%^`#y9OMC>0M@yKS%9}*qlZ{2Gcy2BG^k0gwb#zFPvlwpbiibx-$!?AA?N@^ zbRUR|{`eatf&^;>c)o*LQ&i)?ZP0}XU>X4UN3a_utPhy)4t{%a3m6H?-2vhvKDL2G z2w+tJZS=<&5D%mW22=vG3Fuy@FOT-y^jjPvrWS>zu;fb(R6Cz zV+2SG(sKsX0@n%X;@CHWo|&NZ=zfIIXaL+690!1tfpGwEeQ*e<8@2iz=!AMA06hX4 zp+BmC<3Z2F&^bz&0}u-U-vGYCfUn4KZgf8(sF(osH8ghiY z*#V-51g!P}&>qu3gng4lLKlD@caNh&v8GO?I0F_ z8UwwY^PWYfL`VBXu|3()I}u>(05~$ZMwv_~c?d+&p(1|E7kRcnEizsxMBX7m37Z4< zy5x0pO}&iv!O@ubr-&e)9^k62)>x1c^8cIi`V4Woo2~g0xA=!=TR<_i)s4Qucb+Qf zj~}3f%4D6%LoyVwL?E>%SSBRkZ(lsZV*yBn42BGVlYno9pyqvfhktJ!cl~~X0uW%l z0Jt@HRS=pFaXbJ9p>%eGo)KYz0Js#GiSpht#Q$wZ_28}{0^lNG5Cu#Ki2g>U*0)b# zPY%tcgz*8rT)-xv(|uqN>gq^eE$U-;a)QvWgj~vwnrS20^t0HZr`KU^@EH-nlMdPk zfIEOCC}531TzBwPhzO)l6xTBY6o6NK3d~3J%K>%c!s-F=K(LGu6umDC0Jj7`3POE= zEa;DTx&wVZNW8Ast!U4w6dnH+G6_OkA?zM9@M|Sbe>bUb9ZI6gm#dp0P}+5POl!@S z8cKyB-q=9$U=x`+*=N_AmJ*&GXGm6k2_ovMMB*W$^Tvgb3b1S6O`ll1O9ji+hk2e{ zUZDK z2DwpQED(%G2#|uf5mwJ=3M!2@u^bg?oa+&tsWC$~$b*T=!XZ*Y!z`LfCM?38;al!JT@W2WZeGBrz_?8q0+S zGRzwBKeIx(2y?Kt(?`Kt>_Q-g9#-%(OK^e{!X}7BeKU*#!FwYdf#C}>!fVI-kHWGD z6hOqMd}M_3nqS+UXsTRa57iqgwPBvI4XP0F!U>t|M9uv0ez9>{zDCFfPVlRu>?I%a z=I{4NI%Ej1QSUdO#6O~YaHG_+2X{b1YsYZdtI7*STULD^h~*Ut_q~3uiI1!$s^wOc7Q^zNLAY&&5My5;VEL~j;5I=H zu$`k&MePv6-tFD}L6E;I=^8(fG%a^0^^fM0a6`RAwP=*cYl;{{Ikg z8zIYRkgxm%Fmp8TFjP_7U>W^QS~TwzR8jk2TILHHWZ@MgYHo-*^93TZ@FJ46YcZzA zrY|Yqi=ezjV(ELWK7$$_n=%Z{kwk>gu1M1bsR-O-atOq8OrH^)lZfS-#)F0y^qWwWloW-KcpFc_Rl(>`_to?B1M-{z>BIEZy!CRX^*{&q+D#_FGI!1 zKH}Y;JtbsS_yqZJm+v@#`}l_T&s8kCU|`nB;{~TNVSKAp?vu&(^oY zgRe0Y!*v;j)`bFI-m4F5xS`UE?}tAWoUsiHiU@t_&^6XoK-EcUZ)W{gn@o_57-O*_ zLo}jkQT-sDqSCjn(KXZk6Q9Uh@#mT4Ah@l;{#@^i^zHTjjEILo2Ok3#$eqJjvdvpp zl=Jyur2)mwGjiZT1=J>U-_1+?UqG z#rgctwuigV*MZu&^N*Wh%{I7w(T09bCxt)Q*-?Gxo&(GTHH|Y2z}q-=k(4}wN~Z=( zGf(C#r5h`aQ<+qrVZQI{#*%b)l3C+o94S3*cmj`n>0b?3mT&c*%k{?}`Y7FnomV^d z%R7kX*nYfJ+EKquJcNL$oo{T?Ij6FZek{ts3IhIAJFuOToWnoppP$V7K6f0i?6EwC zuwt7pWwtV9XQ#pNI~<3^(mg9S*0?Qhr%MHnnuLvv8?p~)I~?_mtEA5NLpq)$yy%RgjJx>cv#x95ZrgCLU60~Jn%VhXBa6~QIoGM zfJjuWBY6cNVw9q+P5F;b8npV~AAiNsgPUhR!#bBW=9W5DgGE4kEi+{W)#Q(cn_^#H zIWZRzwif#@Nxxrg=Z#N0N-5=xl2?qndd9EFCaWbTq=LNux|aT*Pf zNN&95ZTkYKNtK^a9!+O-p1MPiS%BWzw;Y!&@9Uh;TLJw{zP2 zK;i^k{sPw@pUW>ZiKZCS_qLM#)SXm{v&r-=%L zr|GLSTrj`gto5FBu=2HEY>sr8OoZe+=8m~yMXU0xxAgqeBF=qtSC3|AZ-yrpwv$T_ zz*J`?A9`5mj*{kmZrqf%Dr=6e-F&;=aFQYar2notsK$*~5M4so+3HmD_WGX#MR$8+ zC2ihNlKLFIyC(mJ!}7s5cz{({A@6@^Mpd{9lQq$Ee5lGQtG1xY+-R~?KHY)*QWdig zl329ow7}zO(t(V85+ zYavWg2S2?de@JgBBkp(u z6$VNZx&0>xQtM_8Ka&1fc~D!@%@@tzo0rfJ9Jm==Fz)&OZ^|j^(e=2ys#tAoEd7E# za^%TsYb_C~e;|CH3} z(QYs-OSLXN^16Pq8VQnsEDx=Bp)P1eKJeHt( zcD**&yLq#fk@3sXe>r>8D%#KE=|OwD7;{>;zjCH5Qq9wz^t}HDU0%ImQKk8NMfqte zX~II7Z>U-7kQc!-b9#>6gCXn7n~{^O^@YWZa-9_53`Nv&yrs2R-<`TX2c!vaH8O_b*>&$EV$@pynJt~F zOzCz=x>w)VxYpg;|7y6HJUdWZu$O5fXyxT#h<-}`z)R*p%;9-?=BRO$2`itsSI@s} zP)Bf$^!3Tbd3ZtPhuHljudSh3H}wjJ*9{C=DCXH&CQ$>vm5XIPIU(?XdpdOV^4&m2 z#`i^vCcn;SkMJs_bHL8l}AU{<&I@OJU!^ zPdO2RwP2O+`IY{w(kfdHz!5>bmYM60%oc`5!|Tx#!!3udE9S2%zd_Z4XOA6aGqLiP zd2kgM;vJh9ZQl$mi=?plt6eRO^7M1%b?B#c$r-r| zX|@p7e_i9w1Ov^*hcqehP|3Aan4SaQKe5h;Rvh|Ov&9}GqFO<+S4%eB34v7Hc<5V5vS9Tq!ijjeV&%)b7CGM)Um|X5g`NY@H3H#|_ zhuGFy;g>N3>irbMw>G{Sr9QUI+=|@)cMMuRBkh-m$N_!6@3Y#R}&j*%L znumLPQ{o(hn6@Uw@1B@;mc>R(+X7>@r1M5&G$XZUD|E1Unx}cByl4iZY7Y~aA~%L1 zjFyfVBWRXmZfeFbp@L5zfn?=(&paBpC&m)InB)vX$VfPn`uRuZWeK`fhNZ`w9$%_H z4>K?8+37wnf_LWMR+k&H26U7bAy<;PZ^>Unb-sNk61n2jE>>4Z=`v`n;vaPL%HSz1 z8a|1++CJK8p%DiR?wVbcEhZzX0M0)o^drNnOd7cOGLP`+C-W$%oYA!;re(omZOIeI zk~MycIv5$%{aSeT7$fVyt{TE%b+fd__??MwFsY~y25K{fV6HHMw`b(Y&gpI!^cG8| zdv6zU*!i$&a{onR)b7C6qk%k0vMME;pFWMjyf%h84btats=?7NqYV z$9Q{tF#kw(5jZ=TY{um|k`@+@GfMboI6D>TLvHQZKmoVxS2GTMhwFmsBYaI|Vl+cb zB{eNDgxdMh|I@*TgyByi-i)#SpLMRuxpC{dnK@fs=r#t8=rf8a(@(MAalhwD$P~4D zh`LE@JZ7%~G#(ew47Q*IO!|&xikjV+YExP*Y)Pw8Zfl$f*$7gh1GrBf$<^$<$IE7H zJni|740L~g%zQQq5-HQAMLi8V;6RnZl*S-LOFeYGO%&=#@UHM5Q{pvdMV!0ZGZ#RD z?6_Q5n#X*bJ^$yLRD#}?@Z`HqOWoz3GwL>h$u7IXC)z!U#uLbbW*qVCp~{7^HKfTo;g|o@ zyKMIdPBcxdaunqR%hyl=D&tE{S@Ur9iZemh_5ypI5<^kr9fRsCkHLmV$mmjo#N_{Y-x>&CoUf9AG2_5jb zN=%p&`s{tUFo&@@zjzQ|^Cg;$1J0X5nj>-v5>lm0qq-7!#L& zIbgSvD!PfelgJ|AwXJ?Dxpn3=v&V@Zz7X)Fd9-@Iz63S<=sVi}*j3vB` zaNYn(#=daG5}rY@*4_Mp?3~3#@Qi`RKZhhky2*@1VH13-zj=w~osarLz!V{aD!5A= z?RW-Ccqd!uE;FQMW z{F?=C{hM+3xztK``#r|>G`-SY9Gl{&SGqWlpeVgc_j5!S82qX~`|%|Kc#r(VedOk` z)k%7#gKv`QVY`RGd)Jss_jof;{xE>VC_KslAF;qA4e(J5Ji-7Uv%td*aJB^=W`K`d z;GqUM#{v&Az$YwlxB)(C0Xu~|*8;bNLOS_{1@aB3+!%yzgl2716*l=TNvPP7PxDypk6Q+sCis2LCKA7J_eqz zjduP;_2Z^wyWmxa3$GkgJY77Ou+;c`EETcP@!Tlc0C;K)c#P&!8X6@_@T>mdY@jdt z7hb=0DdG#>fMhSo6FksK5_qf&81lABqfmIAo5~$R8O9Vxx;!*>N+kQ^81N-zC`b-I z#ynO8xRsmAuidH^2iVueOB5*I{X+sX9kzT zG0-cGcg51U5KO$UG_*!n1+aiNF5|DjRAzSzY4u$6PkcW={$9{hMtrSqC9A%hXRK8; z`fl-S%yag;J{jo>p9bHRd;J3|eAM8FIJjBJ7oKML;4T%=YcLQWt)x`0`ls)gL3e$A zS6zzdLklR$@sMS}RR;Hm&t2gu9bL`6J~;&ue3vfueS7xSf0UcTt$Mc73Sru=BB z8_$>8uW0Lh+WM?|sM8=H3u#3^@t^3e9cVH1lA%aCaar8Fx!=z=vQr1zlKJmEuYODS zYPY5jE4a^n6~md*vA^4P7XOqp;oiocHc5Wb{yCI=qF$8lVqhRZY{jPQLQsv$kzIziC#PC{-9#@1${e0Qvv%$UOlF4AT<)W?OyfjA{LAKwC&W+ zHSG86`nlZv>{v3bTx##ir=3^W&&RSz7S6xaPuVkX%=($6=eIffnMCjYz9)KDy%qjP zbAQ_vxZe$)SC}$BVoI5BX`XXspZ2@i87UZhf7Irt<@40*D394~T5|etcl7sHZDqC?h+@?alW;nLh9xM#qmZy0CqsUBe8)#pBh;@Fbp5 zJ<|7A@tplG-JN6j(5{0reiYB03HwAb)sc!=LUNzc8P?DOE~K_j{J{Xo8dhVL>f>bW=ZeS?wX zt=xYK%?*9FzMZy?@u(eXBk@QKs3KJ&q#LheJGy~gjV-&hE@h&(cO=GVRfE6 z-TZzNX!kJpf8_VunET7QxA4*g*5dbJc$Bb5=>D76hWBcJpWycr{8X=O zoBZD;V&Z)o&o+&GU+2DV?!Oene@FU6#tdZH3EbY_8X0Zg{sM0AWxjt0^vcgs-0M?y zNuNLB8GXKwPnDm>b=k`8d~;9pyVmET<6rQJtih+POP3lt`}=$jz4EDcZgo$`ciQeI zKPnU5D=k|GEKhyv**8FM%j!IIaS8O2U2XA}-0#n)zJDq9{qB7KI^Sh4F#J~S^JrwS zGJYi{qw@BCzVBu7b3D3uKlf@&%Fh@1E}h*Q8ht;H&%EznGrUDFeQJkNX=pCD!K85& z`qN&K`ZLk|oKNvqKPMVn4{ZI=7_9n!u%T1Eyd?JhJ>d5@&xw!9^DBHm(9o+LsZQJH z_u~7z_^v)m^h)2Bp=4Emb{BrvJrPWU-*kVOxz{uI;y#`S+1x}UU211Y_uA!AAEEnK za{pECmEZSpFKiEJ8>W4KicdRFmd!=KU&QAmO#FTgoj&;&@ZTJ+AEWOUkAFfwyJi}= zQETA#Z6|W9M&4&>j@z5|b0_IT`wWw4?C;v6wfA|S?2Tm7v2U6ATOQ9z zzrAOL_)bc9_WQWL&2%x9E`oM|z2rKz2Ocl{e*pjh0RR7Z0eqERXdG1($4_iplYYds zNn2B6yVb;OV$zt<1%s{0WcKdv;LZm#cSF_>M*Ac-f*%FZh<#B+6zPLP1yQRgc_^Xi zi=p(P6p9a8L7|VO4{0@oN}9@pSIYZ=7@1M_Lg$O0-XTP1%3a_;jozr_hdTBwSHjb7>#Q^$bNg~RXl;H zRdyn{-oXOnuqr_y%1}SO!deUl+FhZK919wJ$9&MHQAfZ^`y7;W+$qI`V=#9=D&Hi@3FvGGFA@*BRHp$WW zr2}0DnPpw}6WE4Nrtn93Y&%G>Alcvq~ z-N5(oV%smr(|*1>b?%S3&7$~FdJPBa>i@2dtqk?I%Z;_MH+ARaS-VqkRJie_FAv=# zIt_=noAQWM(gp0tTb0u%HVBB1SnzxoOA=5M_*ipXl~(S zJgvflWvj&_zvmtj&UmrmX8nDx6~um_-iN3h+!$-PfwD$!+^86recO`GitLhdt(z0a zN5=(jlbz_~zNBaX*Msr*n}gZ?4NBoOY7-%XKN~oS${N;^J^aLYwEa(m>Du#X~XbjqFZf;Mvcr(S2(HB)Qv(g!d*e+c@=J*bpXNwsoZ!=<$X>M@1hG{Qjcc1)aoQD$eH-s@`E(MIYbcg zC|K4GkKF|L`TWw6A$pHL05DoG@MN0Rp7c``05xO!vUvb$dwyaIeaFNx z7EZJTB%KPkP7dX^QiLB_Oj6ft*4TEQ`{#?-_R>4-4+3&~I0Ag1Q~+Rv8hu(+`R2wR jtNhiykJ?!)a)JB<)M{2YljZl1oyrjYb%6X200960HiX%D literal 0 HcmV?d00001 diff --git a/FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.cmp.kpt b/FPGA_by_Fredi/incremental_db/compiled_partitions/firebee1.root_partition.cmp.kpt new file mode 100644 index 0000000000000000000000000000000000000000..8376a16a777965d247e2be94522a44af87095a22 GIT binary patch literal 209 zcmV;?051Qm4*>uG0001ZoTZV?3c@fDgztTdArD}G)PrDq5IpEf5%gGMyJDzKVv-7i z4{vKk5fucFJG1lcE<3KY%gZe!uPJ3lDVJ+*oNz)(hR!^Zv2BsExEC`Vo7QdYQ(bxi zvl-T2!>AWy(uhNe{xCw+50gQdL~(=_nUg383tm)6u$p5-TTDwoEen8gMdw^AA)U=F zIk>a#)}kF5k_9pB1)0{-DZBVU_?q|*afVBKzw1xRPMMm@A2E*v?`C_}d+#E386;T`-~j*t zYM}uE?EV}4|K)0?PR^G0b_ASsj08fimNq5?%&ZIq49xUQEc8qaj0^lk$yzM;mIpf~LgbN?$|Hv@>=KYQRL$4RK0d9o-$A+*qKxDfQ zug@6shkhpi-R}WwgdJf^&=$B3_WvjU-#Uc-zd1GoneQ`W{9)+7IR}pKLHeU;-QkXC z|5dJ^-sB^#9V^wzT*0*})had5T93Pue*bw+zJ^sfui)mV-GNIS_u5v$dT*1|*;lyy zqpjVCk^2m_tb<2<`jh4e60oZpsFW=;%l>48C@bYrr;^ynS$miwqPwzi9eRsI8;I{{JS88X!M74JM?orv> zw0|5h>%00^xYqC1j9W`~=)Lx#G3V}&EWhYX%UunsZB+5H=y%I(f9^WGpNz|2>}rvv z%4^(s4O^{DjbyD*wOgUbzO0^>PC)-D9?PHK-r(QlXN-8yv_gNhzC54T>aBVCE%Wm8 zP|teIIPoe!tf^W3&C|H$<>qUE_a5yQIPYHRxqP0jZfuQthp%2NSk8GpmT2STXzm1` zm80+c_&#i2?FcRWZpu8aSk6W=zYuCe&6dyG|1#J_3eGQSk zz3ohO^!vXuq+qGzGR6nqz zbFVmUZEo)B)Ux59>K!rHiuPqSAK8_2pXc+)^qcL!@`bYV)UoROW_aBo$(=rLeALRr zg#Y;-$9J};u`GpBr!7_4+p8Mjzrx?9x>a@Th+V~v(9=_ux=mEsx6?n3+7353fI_89 z4SRfE(|*t-FEZWtGQfUcHNpD1`)p=!>uu9^NeEKWZm;#b}IxE8O5m7?7E>(*_a3?|p5 z^YVE7wocVJ?3-()4Q$D7TP|OEtbT`Q<45N+slgnz-!I&|mjCpzo*xM8@^dA~vx=j8 zoR~uI!M?u2*E~IAi`L_J;qk+o-W_i+!aW}DK70)H?Eh(3iuf-Q)l6;I;=_d7TWUZt zr%UTKhP6szvKjR2)Y-RYzrfan{;Y_;#G2>&T`K)U^e;SkD)zoUT{q@t`-CvJuxxHr zq;0d#b`YCba|r9R$LOy<2{O0MpV2Bs^SSDAs#mdgMrYmH7NXQi8}gK~D_nuS3RK;- z;%AvzJ9n2`@wfWQ4dD<@DqAUU_h3c_)w7{L5-tWEDjvoQ*X(nRD=6@B zYvzi4K%+Zg?g%NqT^MX$ezr;obj{~>^)PXie7lAIRyE^>O1?Kt0!PiW2GF15cVkHQ zw^`eIaNil04ecFv@ZKa9VdGF6JC3ivLBlAXuo}6)H~rx2T1qdOA;?Ag7`gYal&WoN zdfE`~0|ZBkOBDTE?%4E+dBW^Pt~OLTrE&G#8q;@QdsJ`;-JL~e+(w@V%Ef6&;TMxn zq7%4AT3HO#-l`*~L0q|VYlaZ(i@+fxFIi3zQxm|ttZ$y=zK(eUx*!R_0sKX zu(to}i;%dY0?)_o+v^3uO^N*)6S0SDProJG?LG@d()IaU1Z3_cO*L7wYwlKp96C-} zMMDK+iG#B>3G`i)t4M#Tp~;Y4r+V$~CO03Z>0>Iz;nm){1A@O91ray5@LLG1#0+Ta zZ;`=Hz>j4YP&2X7sJ*IZEQhEi2!f9W3@f#Pd z09at!M}^4q`?N^a4heS%^_Qnk0W+Ir%XEMLTQzKp%jvA)fUN+8*^r1!0%O#^f?X_w zIDqco=$UZvVN8Xm%elaunc*5+5igY1!?KvZK8uvBb@}o?qZ*9S^q#!z=_;j&fVzPZ z|A78X5Veq}EM$!2B#UWm@p}0p#@Ss!wcm9wAD3Op9iew@UXf&NK1CZfqWzc1VauM~ z-F=vahIf$r(~bo5aPhCRfhjn=taVTBDM^<^tmB&y77>j-YmPS}H30~eD|gGX zkMX?yM9M>P?y?FW&Fj#bJwZ6^Y!-9&*Cg?x?1?5d$7K12U(RazV7UFI;uKAj)TtqN zbe|K)Ka;yiOSh1vA9am(i?MqMTzq^3sP}D2P7k%nqGV-RFO}U6?aCXJhxk@S`n_J6 z$MZ*s88XI!Og{b!SU`FPS;K{{1WaT{buQ}1tgubGVH_*&R9Nfsrq6^_+NF01vqbJx zb!~~DOwr4L$)Pe#j_#+j=?A)2jYM})qb`LFBn}x{=uER9jIp%5Rx#9S&F0lL%?548 zn7~inV(+w#04FJ;$?m><97^Q|y5vfhgU7wGv+0M9BPvkpLk>gWI59C;4yy>qKbG{u zpmIZV+dmVIZ`2-?8EZ)}h@oT^Vht*ynfr4T?AMDB`>en z_o6M%yMSOugi^S`#^0^+_9Eh?EWo?k)|wRof%MF|y-(-i^<`s}M*#!NP;HP=Gl^f> zViiXXfP8E?*_UwH!xrn-R<5K(b;s8_3@~TG(2GsEyU!8t(z#|%Y!dh%E!N7Dw75R@&d_IE!R%hPkqu}Dy3tVVl`MG8C<3H%fp{VYwgF)jjG zdj?5WWBGBWpg1Y1bp!AVrBfzr418w3S=8R(Sn>CJiQb-9z6B6`q6>tx<+?j?u^7nd z8p-&gVD$Z;1YL{+5~Fb*gXZNf?c+bq+LzW>VHEDpz%<0OwgW26s2UI|{bIUQIS8H` zP&`!?d^9w9;*sLjT{6rxhIR*|H%Hvbfhr$S+ z+_H#-tTZ6@r1A_nc}y%Z6qk~m=adkY;;e%Fa-3$|#@MmFn2i9lFm3ZeNiij(4unTk7aCLtYK zOxX#9sn;8I(D&B*N<+qMX>L*r`2@bjwAbzP12cCe0Gx zWeYX!lSQ!=Em|)9B*`#yAvXDE-K)6?+m$`Z;^jWXiHY*zF7u8WWKiIns~X z;eGtA`dDk6+}_Nbn*5uWd(6C4?N62r{&e8(AfLW+JLj8MDQ?RhYpqgQGM4b%>)_8KP(Xks9E86NVRnLf8g2N1M4e`*@5KsLprd0D; zS#=(LU`1eclP*%3q@C-e0roRL#--Iy2v5=O-I}D3HHskeJ%k@{IIQP>s}2%=34<;b zZo0m8er$INPECl&aqX3_BFG9|U(;f}p*rAaaD*#hTiMB`w(jQNc|J~`Il_(JOYvy& zIzh2Ys9NuHG=F%1jS1OkR9)seG(lv}rWIR(BOJlJdD6!F)0(Y)=WJDrJ!tC8g^ zWmq?&^;Cnr6?erub(kaVj+_s>&c!m-%C-e*ZSwBrm)sdT(KAj@;*nP~;B>LOn(~0- z83~MFUG>Czt>VtfV*E3|fO}?Wto-S(R!&=m77X8`C;ST95mXzy<@Q^Mfh88`K`;44 z4S>~Q@Z}YJgi&wgRG{Thrc54`@d0Ixj^5f^l{8*U(cf%gd; z0gl)_5IniAyoShO=1jD6KX7VP*Qc4+vtqh(p@a~?R-esbO1iOGkkbW(?F%<>HT2w3 z1&Ib5$=Kyu-^vO^UrZtcvl`8Zee=aiNOuI*U#G2EqHj+Lx5N>9X^>lM(Ic&d+12rj zl>+MZ7rGXsHHKdoJ2zg`=#b?;jP~a7YvzD>b47$wKmk$qiXCZd<|;`V64C(#_^b3z zU#X5;7qxdKQ@ePq0_dJal^+E0wwDts%wT-1(Yc}VIBZkJcB%~zy!8}sEE{{Wj;jup zK%7Y6PoZJ)8Mi%S=6o97h&x4sQJ^ynZR^9n8}7NIjy)K378lWEjvHkhM&BL0p}$18_MA;WV3C}9O$FB;KsFS9aW zl(;F>0pmhbd>S*l@;JSW29~hPRXE9%<5zzz{b3&H$bYPjK%W(vW>QTA-^8m|&QRO) zTwCxMQhxf$KQo1yV4ig=j893M7YN)FS0-RS2Ys0PszAV9h&-V+5*9uV4>8NpUtDVb zafWnr69y@klh7cC^y?Y{dxg|ZYVe$pjzP`YBuczjQo$z=SH)mcivFaf^8*cE2M*(Y zE}~=@WP>5>jLtyqzQR9YZdRVY%f4)_thCkA|CLD|pHs#p9A@<&(1{HPsz5yE6<~5W zN>Aif^EmHYsj#(WAF!rt$7iYPfx?aAT!ZeAG7*130>bG(znLaTu)-LXH(aUkwouiO z7I3HvuQ|-WpsH9fZfq`*AYcKFuZXW@B4G98>aX4{GJNG}cP??Nnr~ikWSfxz8(rnO zO#@Fj-;_fq{;dWX%e9Yp??J-*7&7H28KZV$S+ zQeenE&cW$Kk#SZUY?&9-r8kHg{B?!&;g9QqA(owVM6N=qu7MDhDzgjHIgOTGH%ua- zs&0gg@QjUQ#S<-IxP|)h(BX7DrUJqve|OT#R7N)!3TmVHb6jz{M*oygS~4N3_NH3A zOJ=_p{%9qc%H#8eDTRhM$RTzfbWef(COVrxfclx0Q&lY0>Qolp=@8K)QoA^7kea;g zc8$Co6K|rOB-7gu^NVo_6157vIOQJDPNsf3v9|eb!L)*Y-qcoqc>%CDt!rz&*}Jw$k!s=nBZ5F6-8gLp)e zEAvF6oFL1w5-n!)v>h0FmfTc6hl$`{F>dza<2k1{FN9-oZm^8F9vteTD*>KiewOi5 zI;G;tCr)0{VlMIFQ9x|CMP3pjgCSF#BN0zr=##zH+~*56~5qEzD;w-RPRo z-3?4{utguDe=2vqvC{T zrbyst(!=j=*b{Pq4D`VMAAQT0t|KRNcs(6LC1jFVRrd1J|1R!mm zaI5utO~UTcJvcXer)i&VUO#i&IcsGmk&*HL`Fa>^8`|hsT$6)X1rI5#uS%@CGyOB* z4?RIXsuVzIL0rdH{fBZ;P6tmS=0qaSd$uq=Dpn_{I0um+X{?vhEkpX@l6P=H5d=ft z@lQB;x^%iC9)v!&OX9w@`j%iwvCkzbM@iAuFO1Ng;%fjR?O>8EzgJa2X?#Fyjjym^ z)C=3SUi*#~EmY1S`DBU4;<94e<7lw1=~*Pv>)&Gn@U2EqyxBYAV~F~uO@B3;z*onx zUP%7G5t}puM5tf*u|vzPa|k|V$l5+(h6+>v^tv)E?Kg-KD8g;E$ZwNLQi#4N4g*YY z^)SMr?%%ZzRCs|(8{5@3lGb^814)RAm+ZuJG0cV-KL*g&pcAc~3ic|s;?0^BYSHW$ zs6*^_7u56;hnXfC^q7V41$637B2tlc5o?dKsU^rQfhq$6h0lO`F{>Fp1fW)a>!RSu z7$mxHS>DZL!w03nu3$cW-&BG^2FHwm%MW?NEtKK`I{JCLyo$d#w_q-d5TKfFs3=NX z1X7Z`&Y*aeTd|=A&E3T@3$C`E`3*vueFQWRATAKxUitb9HcO6V9;T{vu&2}rx2egw zR!CR72WM>ABwtZUo%A8VX#z-_lv=OgI%837EviM_(IvP)U{K=xW zoPmEuuh1ACEx^O2;4CV~o&E-oTr zuD|gjaSgo-Rh!6_I3$>4ohb?qZi(Kgg9EkwON8$7n3pqNrroF_=?2pzX@Cp#hW->d zgC-FbiOb}UMKYF%p49n7fhzS?wF8hgNVpI*Xd!6(dKw7 z?9@T~Vz|vq(k23Xqvre0C~c(8IN3hu!sDj(L<*CkP5_eX63{>M**uWvQa8GcQ*=}3 zx6K|%lLWtc%wwFG)?xDLj(wKp>>R?HeVG@0m7R5gV3NdZRG zrsYV=N%FHCd5XvYsw4am`^}~swfp30v{QEYV?R+3d^Bx8n#bU5>@X9zeu&Or#~A~` zAAFRBk_3EkxeXlK81kabW|13+Z4;2`cXx0^ltV#Vq(g1$A0hEwy~&501#7%bQs&;_ zbKGM)yNwC}jxFdz<8DW>_Vh)UjIr3fRko^CZwr>~y`fT$iA}~XPk(fe!-@;xWA$HC zmoo-_JXRXCa-kJype+HDoVJwZek9Bdr7vVwJUq)ee!ltBvog@~ZsI?LhH-pXOvGZl zwB>4%Npy`+ct;Ct`SfaxD@@0y=zytM$T8_D*an;V9IAgR!&>jTRljY!d4z}NXghT4r)Qq!V_F_O4&B(V{_LuLNQ1w)4IbNc|nTEv`6QZ zLEKAftD=aZQ1~8pc;RXoXRNm<a1fx$%|_mig5N3jWQ6`CdpLD0KjkpJsJypVAgP3bw{XOU(pSb)6e~C zzCR%oe2o_DitC`XsRXYE5qa)_tX0Fdv9xdmVeju;7c-H+NCisvmYu#} z@)9@o_QZCtbr60gosBblMYoBErsdm^{_cA7F7_%DuLA+jWTeO-YZ;JYk;540AjdTJ zMSHt&o(`;>62k@Y+YBPa$)>D)oR*<0DyOK|EFI-)dE6)Ci)%+Fc5!JG;5{tdFiz1b z(3vnP!~R$uh5XE@_A9+h_m<|+aWk4l+{Avt;@Wgv)%*jw3AcCqobxJ~_NTbw+IC}W zGj|?;1d4D(In&{HSM+|1n*(26S{klApd+7)n=2f>hPeS7NO-{s9Bbc$=h_D~0pY%r zl~@4|rFLAObYARr$Fd&t?Q5^EJTz1y0FMJ{Hc_>61OrmGY_0v8hj-r0b9GG5Rtsf> zx_s%#mw!xh@GzbcFRnd>M?|YI`(X8PVF5>u2`;_9K$b1IN2OpHo_|iQORk&(GKFys z!Sgf!i)qWfCViIUPx@(%$|Y_q))O6Tj_Dp*bED3T%K)Z|sS#-_!X>PubrDgFo5etV z4dZ*DZT6_|G>dm_&co{+3Ck(I{W!>EKAQQ-nkt-R*_67$m$PQky@`aOuuL?QCjtHf zI1oZQ05YPW`MtAT_llD0&-$!U$PCzwxVdpeH`I>X&rbH-?fbj;+DXs`8|dh9;9|zj zUBpA2VHqMGJxw@V5@NSfbu#r+9yWe)=BQdMhjxT2s>~K)g(5$stn;W_SlFF-_+1Ee z^>PBU?0%Z{luu*c8#$w!W!F>e=JkGE=emK3o84ne#wFw*nD;0b*-a-~$#3|ms#OlN z#G{8ja(7^T;!Fb$MvGrn@Cka#xy^rObfuZJwd(g3&^l4+Mjo6ABy_rKg1sGMvHNZ#Ke^eNl}ie3-FC zQDSe~5+ICX*6$5qvKpzXS8HEK3naNDy;l60RcC_6e-%X99-X_$Y`yLsS>8{P-cilb z{zG#|^KJK>t9h)io~a;QYkU~!{uFRG2OMn(Jc~nq3Jv3a^Mk6(Gz93^+0&KaRWneH zEWn1B3fFQ(Lt;Yc+=qzigC`||KBiD+@D%?whOEPf*0ls1B7cDJG?ihn? z5Py0!AKNL64&=+F7BK}4O6U-=itTht=p;61 zjaf}ZRQyYIgM!+_P@*azPQKCV$NgA{lXWCXRHa&zT6O7|o{SxTYtxSF?9%J1VAbbM zQ?ax?0bmUMgs({JNq%QGr<2~D#v`~^O^?uF|G}{yyy(6Fq z(lW=m7o!*wM>gDWKV{LAR3UZFgy1HZ#i>ZTB$B7u4hkc)_y~HpcNF{4u{|Qf$+hb_ z63jrLmC+9Zt)jMWK)WhdsjFv>X2fsq@pvcNw%IwtrQUn76845o&^Zojx+6#x#&fUb z&9^#X23Lu5yEPs7S&D+eJpxVxq{+p_heasuV$HRWeAiN@)U9lt&Q>!DX8l=rM~9b6 zg?gVn@)u1Eiwr zrYfE;;ZcAr5mGbvKlU0^DGH_%Lr<4<3MB6acEP*ACFXN)@F^PWAY|7?y*o$ob^@-o zp)u%K2?`GDRT)VUDE&AK)nOXqjLzCXkkuyQMXGiL5F1E;8InFI1lGgxcbgrw-?X=F z6)eI*+=a!dRTCxJDqt;$iE459t0l$+$rGya+NwiJl*OhUS333|0`1NJfw$EjRk3!k z=;RGun6x2QKhnToW9|jkAT~H-?p?&j^IoBFzF4pbvu_HV=29UPiUOXFo}rF8xb~?> zlvUF*s_l8Mo@L!=hTfwu&)77H6U!@^NdXv@rCKH*(0KBA8b+>;DxfZ~2d3*xitoGu z5&yYwOW4VgXk#8?(wI=&W%*PqLu_Y{v@U`j@+yussj6e|f<3mq?WSlt#bp zdo}j!OURAlsm%Cq^KWzO5Au%!j(&m@_0?Tn4doOif1IU#FxGLWq)BTa zNc%)lU`Jq9{7lmji<3W}oI>lvzP`cNIJ;nfpHAU-;T47Ez9JrepS!0V<9@56QNQ9a z8XDygsFa3>fZNw{Nj#)D->^zV0bf%bgr#~7aQSdjgx(##K45v!BdnNb8hH_>2SLRm zWqDs06}vFHPNdM_ebK}17?Fr2vg;Rd&p;clPct;HwR)*r+15HTUIyIIrA`@I#^z*y z{O?UB)go=>lF8{a3b>xzcaK-J5^Hagy%OQ7gnkl6#ciF+W@<^@Fjk6?diX`@W|QfH zvCo<$AU16g6Gxy8DD$E+NjDVakNVbo1n87p9%gihXJ3!@2@ceFp?qlY2gE;Z#&()# z6xRvHi-QNEsFq5<6(i^g_30Q|+&&AY#O-nlSk5@xomahkCJO>+1S+@cUNHNx z_?`)sZVQ<;TPxj%1GjN@I}lu-La^nI5qfjn3dz~v`W!4Vy0uV>kC|vxsw#zVo>?`cZv9q%jVLW9R|ySD{oCmqBMPOM4*Ca_xsT@skI!0 z2Vl6v9_?RlFboFppG1qs6lzxh7$P$(J3J6V6qy7Bk-4v6DA!5t?b>pf=p5e3_U?9hj4-+&G24cN_38E^(D0ILn2cOpxF#&&K_v;+!X zl*1}5TiLZ4w{0tJi)G;3O=AMPQ4JXDuRPQB9N21|m@l$1fI0qGpq`PaNY$>;8=Mj9 zJV2D~7r0i8*RU%$I}#)Uv;QgQM0At%RX_K`g@VBLymTqsW&$~V(ik?Ck?Rs$1jS4^ zK0i1l88KSGogVk1G@KeL%3g`mue(FV9{>_{P3{A#Ug%JijBrMEa(Li{3@CIE5YPq@ z%H08C2l>-mN({;+F}wYW$X{DPm3PIgb{M*eCH`X;BX~@hU+3qYx z)^O$NSN_mau1b&{zi(lE1FqJ+X@$-hT0{m)&D%vyhOKP=*&lEWlVcXja!IAI$s%|i zj{Y3UwuJeheWo$aDVALn-nAzfKL0SWRD2}2cY&g%woQ3*$|fzV5ZEa-WkIqNLgyfM z*o(I+Xf1$ZhJ0%B8gqx*xcT5x!`2Nqlu1nO#Ff1*Kxwm}=>G^r+yG=aR}wK`N5xsV zQ*;S-(Isy6R_cr%oujGp^9VVpA?H(^ffUEMo5jfBBkaH~wU`cST*eqp;QC=WENGSnSP0SUfE zQA9#x$?m*nm$(Flt^rI(U>(r(Wjm}9-&4upwR=!7tOhh-f{Wk#D^2JB?{dYFRhq2R`+f5BG~<&3Gzn_gra}TBVE}dFY8^Q*sZ^_k06(+MM6_s`b&C7DI^9ooeqn?t9-TEZ$w@;^MHMdajjoBUPdA-JL$WVw zD6(#=VyT$u2E#)TRf=d2`rnx-&!p+& zZQCX_rrt9WuC_Hx-$WxF0vGTGN=@h{pd6o3tn7R$&w`cDjqnCiAi6IK$iik;181`! zW!6j3UpWJp5|T&kFCP1C_M`iy^JmuqqsSTz%dF$XChL-vFQYJ}Kq|be!SxxQU11s=|J>eQDE&Vsej9A6 zViurwc$>Ac@ed{1gSn7w%><3`;_<0N>EzaFNE8xiWhD)9v~}HCa~0Pprfk}cg+x28 zQf>v^daQ8sD@5e|XX#x>;I=}YrkEv7oWL$<)5japvR?l4rof-egW9j*DudlSRYcpG zrSf3>DG+oi^ves(Y7@>=@Bw{y=3g%bT>OL=Y84>u>vEAERQrEd(D1#s2X2#N2bs40 z3%J)Nv~cBEOsSfq+W{uH0gR-l-y|&?Nd?-BY&v@u8n!b1+o$~NEV%DcDNY|Cx`5Ao znWg`hayakwHKN6bbSyTCLIms1S+(2*W|k%5{)@RA2!CxUXXGYVrat#|IE@Y4)-~ zngm2rK*Zv;@Hfbw()oGwXGhO>Z^*~;bKk<2>e%}7J7V}qjoEpW)HoFISU>d>#fWnT zkM?SonzTwLC3e|+_PMq-8#ZOIowP?3=wcjG#6=QDeF{SiddFUc_6l~qQ(}O*Vvy}1 z8E#?fo9lZDn@J6Bfth$NYo_RZ$11p@PLk&rEP-WWI=RUioMZFuuRs{EXTN6l*G8onk~=k1R58%=V?dE<4?+by z4%j7>nd@>|eRf++#(k3iS@2fLQ#$~~PaRl33%3sh$sEJ2o7R>^vu(&fw;WGAg%uML zfE;V%=$Xa$=JOVysOCHuZ?}?bM8z;zuS(F-Mu6di8Bx!Ww6+A?q{FoSR)QmiSEN=% zs)$Ss41fsWlog85V2CFUgzG|T9`V^_?o0Q7mPnR~{Kp*UiDSEG8pZwSu%1F5>`msWkES`tKK0=fm5`W+wS)64Q&$hD>;&9F^%;-jC##9UW z*I8};u{SI6j()lBi!uwz`kAt2w2~_CtD!+xEXGWo9iVEAhxw0qL=B_$@hr=THse~b%i6!EdHTMRB0!5+jQOIX9SEHKc7 z@SF}`)*AEY-ri_+m=uhTuv@DlAzk1@k5-~9d@u;|Svr}$j7WX*u@(Y;TH#zQgZeYws;4nxVD-<#Y%M=Wip&<#(#M+NR zc;cLQR68AIQrb`a`V9kh-kVEYC*9=Mp6Szn*n8m_L#L(lS&CtJO zx*xr3`Q?}jWiUpOpv22W{<-zS;$c%7Wu#BjXk{Q5Kc^8Qbjo>RsbuX#ew%viWi@uF#Jyf{S~NVzb=&PvFM<<1@yW z(2xAV=HdWaHfE==aR^mA>by3I3pcCkHQnuJi1DB9)Yn%#hwB%*`S9?26_J7?wr)` zB>xhV7kiaVDmyk-%ez}C)C*lwyN6n=CQ9@SYs2(2_Hz|?!h*T<&?6y2^^)0|OTQqk zOVv!Vb|a1OyY4Mid~6$lvhn7L|IoSUfb+@v3#FMlIX*tF_V?EqZW`ewKUnb0w$I~X zbwc1C)P)3~`QWs1sduSjMR4bU9~}-N7Lc8VG5@rH#H53dDMnwNe~wd~g>!X@ON2D9 zrPI`^=hWtLI$wmX^TByRDu=jZ-HKiDr6={pWHrpOK1OuxA%-6Sfl*PA{mhbJ2Q;oL zJyjVu{Nx(OO^Zc7b0m%eH0iH|8d*RE+R`Y@i$|D4k8@%O?!X+7kKSe699<0oMB*L1(1I@EPb=xE-aOs4BwTyn54@`n zic0P4OTbrQF`Z%wI3k4j!6JgTBCOoLAeB)srp}pnsh0L=#1qXNNXm@}99cNsyE1qS zv>=dA>KXEsFxMnqvoR&P70@Cz7l_YL8BBx$KU<9R3$yDGnaj!ep;Z`i1_(P0z2kn; z6D#y>`G1Yc(Npw-H2K8O#ADA>GaRO9LX;lU8#Qf*{?wJTMsG;NwEHkzii!ObuuLBX zvchQG^H_+hv*C0|&goHoWz|=*v(ngPyAuixJ-gsQ8}QhcS6I3SIC>r9*tpAo$W_gn z)_?}ydNBQm3b4Z1dLBJ_R}z2Rj)&=Y=BOmvNek&^xcM1I(^OYs+j^pby<9yEb)coD zRK{5)vO+A(OEW+aYgn8(M*3AZ^uLz>v}bK4zkdXeq0_Lp zpod1T(>wyZKjsn@-u4m7BbWKSWjs%z-HCwv$@^UIIF6Rl<;N8*M8M#t2xy;1Cd7S)GnP9aa&6crBU;JN=Q+$4O%ch-z|Jqv=q^yDonCcJ*!S#Ex#o?yhTm*E#6`ItN9`gg0ivT-33j_u5Oj!p7X9 z+gQ!q@1<cXZod&_eLpe8=Mq>VPlv^{x2Kf8>Y$B+sAJIN4RDQG+1`wbRofhX9D{=BUa zr(J6Nh{%&OXGw-)WdmE5`9{rVPg&Xk%m$$g|H)6snwCa%qvjl+9?`lg6-!McUq*Pk z#LgCJn~JryNm8dze)nGvZUVx56DS#?k?Gv7vP;k+%y8|#jBc9yyb@j^VJ1feYpg-* z_59W-aiPtQ78PNt0?xi+99<~SrVAKn4o^CYGDJ|wyV}^f(8{%Q-+wOFH2*>Fc{VHm zs}ZlyJauZqrMtZG{<24R;Q%Dzv#L>c=~1FxqXq~%b}yazWP8PyA{eT1ApzfAW6#YF z*x$66bh?NoB^LmW0x7>VjT2vpt=Nc0P9kqwKJEseTHN$3n_FPblQ|(0|}ubTi!VlVuDnkEDf_g?e)%d^^*HI;?Y=@T95Uvl>t!z5!hm%NT|VE?U_uWZC&c`W zd{ywSgI&O~$@`(D**vj!0OU_v0~ep5Q&+Da$|oSDg3Ev$H(5o$3n<%X_6|96Pr=(y z1!UeK!&p%1JY@I%AfMcj&>>C{*Dr%o%!G7WH|?k-$J zbOkx6?+g(6-t6`524GA4)xD-iym$%G%_BvlJekvCt=6ucVY!ydqrsxDvsdRl57@B- zDNkdy!W(J$-oxwnKWaTzn}j3()wLB?=F^Xly1Vg2uU9h>_%cWglE$@6M0>=){P&;a zyrf;hfY_EHfa8?HJEyxttyo}ZBrxPfM1N#f{H;%zG+FI4zcm$ z@{^jHy#&Ksg@t4M7XDIf{lh zIWO(|Y*hQ38>KCjD|w1%_K}#)9h{Hg#k%1MwL=`t2j6Fr`yepJ66H_SXA@^+@I^5! zDL=l3NO%!0l**M!9=TmHTjBPt^m#9WyKEbZUcMN?W8&U7WVA|j=H?}d<1N8o@g zsHS8`!?>-L>3v%y81*ZuXrwT~EKs4vjsppvNV1=|1b?e+m@{wo?W&W`Nz#e$A~rp6F6W_@1QSF*^_a%s-Bk7lf36-N+vJ(RrHGH zlMxPW31_g2M^rLg)0@K9G&56cgEOyiE@j2bP-d!8RL@C=SWzT?=x1qOq@}^_ym9(v zgpS~{u@Z6gfZZHLupON!jj4Y7YeO_oplBgJPw&tyt?@dD4W2c$%IYuSW(nUslH= ztwPy;Fu3cOKyWp}Y>S$n^@Xm>qckaX$cq;6doDUX z1KC~U!d~6lhFtDK2rBzPK*YbkvtE$O7?rY$cClLz+l`^M61pi@Z;Exv0UXb=8SNAgrSk#cqewmpb`=NT=@ zm>r>!RKJt=qk3BYV5%g$B#Iw`vcRWMkw~I`gqqF;K8k>v0%n_|yppv@^CkQ+MQNj1 z+AKq?W;(bmc5m_~p(DpN1Xy3Px&v?f@g9R}e8Thks$=*FKeyDj;s<%Xp8|E@N>1Ep zXyh^yTkR3qzo&tHy}V9cDy+b`dQ0U;`{A%H|_w6qZ@I z?nJ72`b4qszOdmK9J1jmXOZ-&-vh>>4jTj)P-Z=0WW^;vIs?Vu85c!U-?0UNDr~J46Y7jFR3r(Yh;yAy)Rb7oLSWv zP|T5}%vMm{oDn!gSm+Jn^O^sH?b%~VLJ|(hi{^d&TmqH5P)E(mSEs)r} zn+$^{K?iv!UzCYbcIPouASy+p37Rk|`>YpS)G}q?0m5cKM(1;;vnC$Cl?PozVb}y;{aycu zxfnPG7jfwhd&obc+O$`tv)w)Rj-KbB`GRR{JPY{l3IpwOqpew9W;kF6|1ZmOA^$SF z1f;kvK0t97-|fIBzOg1oAD-o!Jk*x$a;D9JQtq~u>23A6*sk9kl2ZF#jvof6{6jE< zGeq8>8|M?rCeo-J`o=Fcn_v8kc5Wet%E2 zFRl|6Wdf;a9pRiZP1(K^llG4}g;iZ~w5d{rud)+zXY~#C2s;t|7wfpQ)~i<4b*5#Q zqe#jYyoVUCyna6lMe{(VMzKi?Sb#|gFK$;i?z z4P~kCp=OCanJr!>dnsuJV@HCdh_h0!shW)!k7WT6(j{o|>K7s(dFE;sJ~E^Td?V@q znt*>K*D}T34^#@{3k)s%ZBO5==4f0buv#Li80JiYQ%V@6%9hiCY*El>z|{AK_ofl+ z{+Fa{>==vj_D92a)A`SuoI$$SwnaCeQ6e0)bY}3sc2kF$YoS}w(k?*E$SIX9-psxZ z%LW<9UiD{nLMZtrn$zVh9%%V}|Ka`{BT!WEuwH9oARjZKd-H>R#`PB{Oq`-Ec_5=%})FJCTUd%F|_6N;B~Aa7wSy}yM)3=ie&?5V@TM>c5<(5 z{r#5@K4W~M{2hZ%82Y7xV(UJtg*sCVjEEWm6{XQBQ{xU(2QUkweh_N~j)qJ`dap=} z+CDrk4O8ezkYn=?BICiyH+8KNR~}tZBi2c-GOdyY7JI!YzFypyuCR&0%Dx`pS#U-p z^_b?`iycO&PP1Bj9oPaM0)#J_8}gTN~oJiGt9^Nf&^7twJRWbV8`7rlKG34g0NhpgHsF|K75?Q7GIyo=kt!G_6H@x zj^g6)V_bqN&hYyJoBfb0t;h3$e?zB6@?wUn*YxPU9Gye|&yg)<0b!fvh>-7pQjWgSSU|Qd`ouq{XTY(ycb~RnDFd_A1~V}A#If>u zJR~1@6Ac)wPK(K{1bGx5crt*-H0-iSvtbHGt70+pt(Xpd;s<{}e1zAdc@Uvy*sNTF z(Uq_&&rbVCd!(nCb}J1G?p;&vx2XxX>YCDdkeXQDO7i! zsGqML4QtYl%fX~_DbBz9T4Xbb)OqTPeZ|T$*@$M9Th;q*YpuK{L+V%fRh!+%D~6#7 zPaoAPX;Dckn=Aufa6n8^E!B~LhQ+TC8RiRsf4&=5;Rj{j%~I=bl43mYPS#OB;{5aJ^J?eeLc8=pLO=9^dK=rt}L%wuql~sDyzs zkPbd#C`A(XHaVz^I2^jT`)DVRAN`idS5`#(Y_n6^oy$ZZcpggZ86S|jm6dYqiYLi; zcXYq~DAKUEalU;qxAk$Y+r*4lyLB0}GSQW=qOE;UH0-XfvSIhVAZ4}dQ|Nerq>`6V zMIH`G51o&JjTaC;tJ-XCH`*MOJO1XP)$8~6&QAuY%L~C9`gd&FQ_MYg287C+%yC~| zdD+5ugT4I&>pcAiH@fnNuAOf&E<*i($=IDe9(cLfUD6a0nvSLLi_oS!I$MJJU)zFE zh?qe9o)#O7rZdByhcT!Bcy)tfB8^gowDbi=I|W4VNyz4&1`0z!GRjD?>R;8cgkftv z&Kzl!^B6JLBVPi+qVY5htOMUxSAa#5Ng6OE-tr-?RB;f6iJF?Ft%|i#+qx?>yOO3H zg;~hbt@>0ik{MC)_W3PSj@5h}mpkd=ghaC*w^%k^6PR%*?E9FWh(JpSL2d3|sQM{U zqioLS)RfUcK!yw84;$KnYyYjtHW&;y5Nc7IwKmSP?GniQ&i5DXrW3x2J)x;e*=oDy z6hgE>0tXE}X1s&>tz}+yvyIW6u-)aJOs35BmV_M?GP1Jfvoq6}^YLBj@-#RSIqYYB z-5FEh3udRq_BVY7eq)50STU8&UJhP|%5!Ofni>G5B9Km;s7lmSeg<2q5qhh%cs{uwTt|GGxFmzIl%tN8rFMtj<(m z%RwR_)C;BSv>e#`-{R>i_WWdH9Oh!$^#t=Fj$sF|!s(_foiTBArL&r6_?j71PChb> zPw-B~Bm$zKIzR&Nvr)};LOCb3JgzE>Nh#U+_Z=)rw5>hH!^S%2VMSMG^qjeBl^Nru z&oL`=H%@$&XEJkkg-M6Wghw1r6r<^RLxi02yb2U@!pH6mhkvZTWS)mQ^vc~)&RKuD z1!n*uNT&s-AflXPvV&~cwas_EuQF;7Yh5OhCgDQ@1XZk6$?*qz5gIsADQAC2eXn7R z2y&#Ncb6VggH2KsHD_1C|Iu}PL3$KGid_c5sj`f0S@G}5aWpaZh<>V@(89W{ zXH1%R#H}88fY!CvI&`CLIAW_Erod?Exl5aOSFQGahbj!ut>Ynz{AoT7$TCL6PC@dBPUF>yPH3 zWKXIT))Fp+9YKmc7be$da-P2wEOi~s74KMQwkJpW>h!xTBYP&aSdh8S=dh;A>{%+G zqA-TTu;9aLpR5m+H>#zkC1xYRkZ2Je&MeI1TNjjp8mOb}WBh4cKSnykPUYBIl*fE( z2$4a$=d3#pPDRRir7e6{ZJ&A~^kgPUa@L$VIfGuOiz4C~3a%8_<~gKmGlRE&nSuTS ztU(iDThbSH*6nE;ecwl*sa?oq>r-0Lt$Y9|V5JSi_%Cr`nMJd*{bh?uWLwP+&<*~v` zXh_MUc8J}v>;3qmXXeSAh@p<>`#J9HCl803%B7bdQkBOee9-*^XvISwV=@w<)1B%p z2`C%P;TPi^HrmFKfsEjQ%D2?jb?3~}V7@I=Y|v*#M&LWNoV0QDjRUh(uf6-rh+UxBp;>1cH=)o1jcnI2{%2f5 zG;gEhT%Ez0dQ{(GL*iC(t=2?u1&7ZviTEG1T(3X+H|p};W<#WCAaT8PA--l(b%jx+ zEB_Zmiy*weqEm1)d70(urlVNs9i{pSYYGO@rH1F|eHpVMMJF4U5nD&YRm}FkWA7^F zA6M}~UOU}^E_^0l%Awr4;;IAyb;MO3;lUid(DCbg#peS-YaX$hO*A0DF$!w4j_50N z$*_j$q_RW?E92ft0B>Y?zpN$H5+uBZ^R!G$Id201(V>Nx6n>>1;We)F_Xp`~OkoMVepx z!`0rUqZz$Rhts`FY4$F;XqI~L*6UULcQBjJ+S=Y+tLlW~sK>8a?t6~RN8poAtj zRqzQ23-fg45&`~B6BdP=SKsu%a-}Yt$ivf?RBUSf4 zw5LDZR-FYkYe`Q7CANH4A_X@?a()Kr%_k&E!`BVHWw^N>*|Ja=d5S8H%^viRn|4-;@8g1$Yz0?{ zIFc<1csildE8hPG9F#at@+MgUAIF+(XAL%<`7& z8}+7X2SU5*%djK+>jPp!!5H%sSapcbGMHP{!IoHJSNque-3VR|u;CTMV2(G(eT=F= zelfHFbyWa)5)^!dkuSN`KPR{e{{c%L)j#;Nv$0VvVqTNA zw$Y~5CU^uQ$qahp(7!aRYZ%FeZV>dYVbB@OEFb(0q_IczJ9dQJknp$7kn-42cXLM}<5YXX8LC(#!O{;dy zyT2Lv>J0L;9Fex`|9ldhn5l#F6ZYI~+}pI8*fZpp$d0O(+LXpwj}$h}%7$TIrAC;H zfHi1<(Hw`}1A%Rwmef{aq6)(gv#-$133{;@!}db`jyPxLK8&$X1zi$WK9B2A=AW{q zlCoGx;WG4aJO`t#?PwtGSlg{t-`=WRkXA1mC2wmB!olFenOZ8v1p_Za3DYeJPymr8E#@cdsQ7tf2h&ydN42d=^}ba` zUW0jVMG8pPx7#*G^Y0^@;TWSD=TKp5IXCye&x$&WfNjBTqUV=dAa2Ok4EocI$!sbRGN2FWH<_V13j8 zPFgN)RISyq!Uj$>p?RoX6;-k~eCvS0rfxwRm#Kd%jl3@cM z$%{(xko15?!{q2YmAX~my3ER9d+9VoAX1m3!gn4FjA_5|2!ylJ11q0M6p3tHi9){@ z`C{fq$haDhy?$i|j3tRRzaIJO{f}`K{>Ro38%OsE20;Vb;Aog`EFi&&?Cfi1v8AvdGx_;G{+1)B!m z?N#-aOdc3=-JCN*bzlJQNmFXzW+bY!C`Hah$X6gcUu!=g1f~bs_J?Lg`ES;g$`M&F z%OfW`ANmyH8~vWOcP4|Wr+CV9#IUZ=gGSwc`Y_;BiqoM!Gz>aJ#lBfYHR}-NbCx!B zWX56L+`Xf2Z|h``MBh9tM2ALe*yz|jUHGNJJs$atS41z3IwrWTl8$^k)aasM9!i9? zvhVOyxQFA-dYb{vSg3_}rm!*_J%|d3V|)Yd?04`v(ax6Z_f)Y1)Y>ey?iTrf_J9Ea z`{+pf6wh^3lf75kseV6SL8ImuL9Unhe``c(hk z{_C^p6fF4>S%onKwQ)SGl#0F%$d$S{+vE2|`Hw5TvtQ^xNt%;2u#VL|6|%r5Z{UaW zYnIi{-ag(Nbe>uVujft3^{mzL%>`e0+&|fSVs=u@Ep!yjJQ4sU1zWO&@z8Gsr!Osh zwNL1r%n2^s;zt3%ni4Fmew>C>g12R*Q%ANP_GlBJQyL>2J~WKiysbKF?{qp(C*$AY zqI>J6Fal?7IE>!&C;>xM+%i)BcAn+GpsKKRwRE(*zRxb=xtWw@M*q*b{^KK$ImxrA zag){3zzpSdcxx2{?XJ*WW^q!+S=+90i(LkeO=DaWQF9gtR7$JkDZqH6m=qk5IGt|I{n8~zKh z+$vGT1dld4$KM~8@~=bBO7ADNO>oG)G>p%{6qP70d2T3aKTKi3;q4%z>AF>$Op3E% z2k)sjjDWDBNSf`Cc`HSkN#6w-(xXy zuvOil5XdqhcqBU*%p)9R^yQH8032XezN4;W$DSUK7*SlPFSXUKQWdt`u2U8LbT+2ZdCyUxmL%_V;+3(>8aIwL*#2#|Lie|3m0zsffK?r z-SWu=t?r)mS{L%Vi}D{=E@;1y-#?nl1rZgU9-a2A6UKYSwbd>* zs#cAc>p@eQ40E8I)w)}~#~x7pVRW1qo%@~c0FuV?4L!DLxRTz6wS$S1vf0OfhKT;- z5QOuDVN@eOaC=DMt_$!w3{jDhJ^FzvGPm_K zPKS+PN9ud8w38Mjo@;9ltV;7$OJIHfA@bv0L=0&UeFHp#0L`OtH@Vd@Wm^<;K8L$h zMxLc|1N5z}HB4$k4!xqS0h;67M34cW>Fb;AwiG|jDEMYr(a+#^j$6&u^{RuI12y_8 zUW|5_ULVP}b>Zwf^^#jklS20Ok2EZYUwY=B98HsSw;_DY0XAt$qy;q#ACYQIFXK_B zDejb$%hop@Cgs_qDWPv|uUd`T{pyD3ft4YP|FP!4=Msj1gBLY#MrV5`Pft&dd&lP& z{0@QBBzQg>z|TOeVSk}Ks+@pEg!aE@1}r=9pqMD1=4WBRN}nZvH$9>;>A?EK7K}tB z&w-WnneXCi6(@6;sAnbw6;uWX+bS)(LYsOnX4I7iV%cR%)Dd1+zq4JIyguydPAV`S z=+ev>AIQppm?O!ecl2DfSy{sf)h*U�}ku8ckN9A$~QQr1&j%O3jf*0qTqpuVmP( zuxEh+IUdk;1l*jmr^X^@^2lswH(TF4HVGFwmvQHmWk6^*k&Pa*aCyEHHZB*ZSdh}MWYdt^eo*$k$5Wo91 zSL$lx{fWcFDZC$nlSQ7_p(SAdfWuiZ*9n!rv921qDba4wAKz28E{p}Clj5kPq?9r& zvo13NxA}ei(j4P^nu@#C-&9U-v44vX>#_Ct=)5C3&^)$;M%U|n_Lb3Hu35dwju81< z6lGpfh#BjG$`)?lG)Lyfe)UP2Go8W?JkB^^KDsL&5D)^oJa;9IOrGKXdm8qochEJR z#kmRrDXUd&iz9-^`M$4@+s|U4J5j@TG+dXTP51-oGt$Rqc}F&LL9vZGWjcshVI!`M z>JEWy5_S|&|BeO1Ib*vyJajh?x(z%@z;S#3JNGMg4_t!9ZbmsprjU~P`EGwW4? zS1<5gv`s$hUl{8lNKLuX4<;KMAiVkNc6F=#z~VK@76*n!iYFE(i{_C(#h45VS0ker zC0GxJCf^??ogPe?RVNWPJl60KW}ZEcatKH9iF1X~Qq;%o=R;J{r)xAI1}}fwFn$3S zqYOVs#TT%|FQJL^p=3TNY(#{5`@#4$(nY+250`&sS9-nC12n+$lGh`zpP=g1D&(dl zLP--yEZUFPAf*XVQbXkAA(t)hT$-^DV$P zMP)2>A;%4S`gv)oP%ud6#j+p3MigeM6M)2)&alvj)lz+27|#jndd1qPZQX6bGu2uq`L@qIl)$zj8u z@ljevl;MOv+}(D@YCAWHjXHU@>*p@$WAFHUU_CuOoGjZrx$h|NPE)vZc?IsYw37R< z66NW^JGA3~(eM^2dhM%ZjKY;5^Lx~+`R=05WoNvS4I*9E~hc zqL++?p&J3kSrDE4!Og0Clheb>H*p-rCYW>Od#~5;qwtN4#txTm8%DT#_Bwj*8+Ik! zlbOWSvbu%#RL~C-q0|6EYYWgzHLB_2-%LZ!|20-xc_S zL$leHlHeC^D?A{z0|a2+TXd2YlP=5)L5L*NV0wOqlL!+tyP}MH^=75`nFRkM5=q}M z1IKFKcnSMeUy9gE4zJ0Nhz!j3bHkwy+}L|ZOvmkx1WMlS-_mgnex^8kGls6*00`M30ehgM;1yHa%ngzk%&U^M7-T#wLoTuRrOsM~c_a zCMj7!?G}pm*Je((P8B)?DRH80sdq(~4Z72MuvM0A;XE(Cpng{|LML%)Ri2&pkM=s} zJu7wVpA3f{e=%99x8$TlB5X@`EewS+B8TypW6@o+%Yzp+MvHdUi$UjxkX?=@NJ{U9 z?-gwFr>DKiv{ax)R6j>Dswa}4MMK-HRchk~e?{F@^5@rt zF#gWWGKODI5x7MsuBD&#Oj;=8&4U6ek^p2QQ<<+!M;)Pi`ooB+8C zqf$5(dmq^+m54pm+vv&cZDe+A?&rYwbF{aAf zT`UE(Y+YuO;?(p2@Fx#_R|aqmoDl;b@icUiBC5?VV;i&7CyI(?Jh*5FQMqJZior!U zgSbAOTsq}VAU_`lj^=$QrGqw#bCEbwwB@@#PtR2;wsT0 zrK;}}lpGb-*m=BS7}U+2RA?h^Ej!6SSMpT1eDZCU6L zvC&KHoA2P&dGBn0sB8w0N+NnfUwjV371l|J=QH^V?%!i~A$p8h!cVcE_o?rvM5181 zdo#1Je~c~O4WxU7c3v(O?a#HY;Sy=DY5e`|7DnssvNMLki&tVe_v}R%aWP;iA9juFoE7`Xh zSvj9RS`+N5S2jF_L?#1ov;`-O7l!ejxjmWj6T6l(A8l;1so`z(oXq|ZmD1BV3jdd~ zZ9AoYbdxM4blR?CfHdV;g7k%_rNj%P8-;Czab*;3DO{Qb#^g)ZF@Zz~Jl*nYeXD$Q z*ma)i`=~T5MJuZ6r*Ngb)sZhAajHG~mFuh3R*`+zQq|?JBVW>j4$FgC z6B6?sQFptkW$2dZ9o5>^Lj6v30l*{trh1Qs@pLXM={nV9ISeGBzLv=&wAHlu(!C~y zO!S~d!a**z&!N#=`Gn&XjC+eB($t*LY02WVEBBv>ujX ziixn8gi#V|%eVe+IQ-wSuF+iQ+=|YE!FrzT6~z~iFP!k+L5$@owxn4ed6`Ot*r2N= zt3fz-vC~_D5?rPWB&q&cqaw6UhJ&+dRhln8DqO;wrz<- zf>F%9b%A|iR%$YJ>xX)(-cGbKf-?gKF*f}T)+wB=jy%*4cbw$>po*I}<;TC&^6;Y$ z0G}niF2|`^H3(V0Zy4Xua-9*4)K>eEQW~1-)s*bq5o+-QVq8KUIfu3`z>d3EVMW$y zSIQ&7j?gbniv&W4Ot<&mnQ3d=7OIhB)SacGX#QDr zlh+=O<5U(xfvKt~GD zh9Md7^Ij`KRA8fok~xbbIi5#d{Cc$Kp*q|hNK>$FLo|A3acSACMqXxGc0_$P*uqGE z=mBwrdEP>yV6}<`=Z1it8gj;Hqf~J!xStyie-W=MoYiEqMi@*65{K$PvOV1OId$%; z3Ik8t)eC%HbVHeSW(DHb)pwc_b>xnTb{$UZtq7^{OrGE!=UAK+WonCTT@LQX+-`iN zMo<)OaQPbmisl6Fqa&vZ8~=%sA)+zdqYM#d({7YnZ62>5hh6Nj1@u-nKohl%dHQIJ zEDQ34m^7LkL!}|+&WoJvb(%2-uP-*6NwC!5TQ70H(GCbzL^FO}W#Bd9jw03xZ72ctM$x(? z0@4M?{x%)6u;-6ZW_4DCp=8Ww>f0S9sVb&iM772slo@_F9BK^iHtK7n=E04f`fju9 z(`jZa=7XS!gDHd0Wx%)Zbcp!~m_SCwF1q1}TVT=6Ov1+r(`CHn?T{j{%iSJ{0{>`$ zX)IeuWOb|~f<$0fj#?YdaAMizUt>w4`z-(9It*fo)K`@GJ!Ft383L|EdtAB->eyhI zQr(niV6?@Mf^%S#T&5Eu&DIndLJLz!e7wLFDl8a@M7Mi%0%m&mXkf>LoD4mFv3TV> zm+;2;SFF_QQ?z%{b!~~}^23Ko8IcXN=t@Slv2=!9M+NwwcSqA8fpdS&Lc(#8S z*<8lw`t{2bvp`>5WCF?h2inx8K_d7v;1v7B>8PzRG6KM^Inp#6F(gW9Xft(Rhw*j{j|XXZ$$q$W}nQi=ZvD}D-kpf zhw@#adL-4%_cUCGBG;;vton8v2_X0IieY%nbqkZZ%Lz$4n2-bvF~Lyps~Ya%y4fzl zR^BDZvAD&5hAUAb)D{k^1R+AiDmE4+(K|%65}M+vaSCCPv6_(m!qM5A$*C5p{u8e4 zUjND7`Jm6x)Hi^(k18J#I8e4|p%i^moPQz|jjD6+w1zt)HJ^`1YQi-C{6=(eH17+5 zyTzxbF`?M0RO#Na$i9@lV7ls(|HpP@k0<7CrIGQP^NMK1cD`|0A082etfau;uJ@Zq zb<-%eNpx{xi9;69a9+%0eh0S}Ef)3j#nbh@D;=A)ty-Jz<1@GrrTdUHCN%xYUdV51 zxago92t_MAXR%1;gH&4ak(ieg>NTALqAvlg$}KAHr;Lvb`kh6mmRJZJxEyO5;z5N60JpG0fvdsLU z>nL%4ZawcDVYJ3MR9CcibhFl;9#z|;d2@*@AW6w&MUQwxZE0ZwSJsI)?m=FSTF`X& z{`$I+lpfOP+#ynb7niSNL6WF1rLsc8P={l^cEsIimL#p=biO9rnd~(s(#S;L*Lwz& zlF9<8MzxF0Ld)@EQo6MNkf5#Y$*`n3_4Q0bfgI-EEMqiZZ3~jL5+c{sCO#t3!0NbH z_^cJH6d4DZjl5?B$Lv?VKQ}TgBIOSq^72_GR~&Rtq0M_>o?akfB#`{4xP)l?cV5`n zxbIEo2sfwi%`6b((G+V|0I+|#(Qh_ z4<^Ttu%U&55MX4%RCGl`Y$VFaxygJ>#kmwFHU#C*M6E+?x3|=9X&-gh=W@(G>cG2k zoEzfBe~e@KP$e8!9DXD6Ch|W}Rpb%J!E>ZJERtc(9J8)jA#9G+4PV^R&YGo;zLIMp zHST}Y+h8@vNLR-4*@2UZ$%}x+a5596jpiW990h}1;3anOsS)~JUtL87Xu+sSmV_cq zFov~x5~N3+k{JLyI8AjRS3xmGC2K+K7@UTZSMmk5txaYpDCG0VjLs#NcmSKR3W9v5 zDXbhrn8?4YJq&CTpYakKFnLA3I@kMzI-@^W6?C4dSQ9W`gm+ zC-zA^<5m+uiPKWDGaN3mO3WvnlBK%8z@j!|Ao4}KuDsNS>{fG? zZWytiu1Jf}Lf&sV-xuXSE-2Q1q5mW~J@(k@o{Ho8t=^%>fy2uDeF z=8~gm4w5E1!PiB?KR1UeuLzcj!XTa~JpogFGkFN=ATEWq;&#g7vDbb8Sv|~hdviFXmx*@l(T*e9ggu==oWr`XH6d6A$A!JB z2_zpUrtOkEVR&RIOm_Uso7=!nHn!W4sVdHV^#X@{0VRc(awlY*vN6M`6{X%j>OX^hQp2)w?0dmaFjO59+}Vi zZxM{XaA3bT@Y{2YX-CpW)>&_G)ai393-HE|4C5Rh?BiJRyRru^GwPqlOQY^-eC;Y+ zh~8L441bz+h?w+hgg$I8FN-7o5p=eR76K5cKe&>OH_YJ$En ze(6Gd4d2hEvxL@8w)OQk-xQ|?txWN-?FddgYe^2RTl@#75yio;?E2nu#EJ!-4OVuM zHH!o}{`nNGQ?yydS1%)3Uu}P3c6nE z+r&VH83&-Upj$2tO({IAcI3OU^(I)5PNe~%VBD}NLtR}54Aq#;jG&lkV$ttd?K)N% zTl6wXg2_@un*ggWPdHcxmZChr0uxXMmPiM(w)~f0DLIv8_x`sc8&r7o^bzQ+)s1?i zYBj3OTD?-V>8*yHYP$34$`wVk93@t-Vx9=x`6X4 zFU1A_;>Mb%t#jW-i+QnORhvzud+!_kZ$w|NLNx=42hYIZ<*=nBu1nz>CwC1R8Xt%% zJBX+&+NL$T6>IpmOHj;Dq0A2lvd~n5^rwXBR2ib3^8TK75>b5AUai@aw}cQaolP)( z4Y^c4QDC|t4pB`gw;)slt_HCR)FWQ1zEXBFi&`%knqSkfKYiR8nt?a!cWPz$)UxyS z1-}xVqAq?LcEJMBvVv%{*MVpI+;@EoBi@+A+7A6<6LP{P+~Ny8u~EX96bH7TPWIJBLyOdmR(3FmLskCV(f++Fm|!}(YBNlm1xv~DzkZwb#%gM3J*ftaGlf0wf!KX%DId98RYeg}1wb+1F9Ccx#vcxbz zmy4VS_4ulb?88N(yx2XEec!@uK5@CojC7G0v@N-f0npntw9aHBB3q)PKAf;;D39<& z4rlm^VHEKB3X_~XFeP?UDz_~#c3B^sJJ=F%`T#D)Oo={#1NGh5V9T{zN!*)@TF*S@ zb?{6>Rp{CGfCqqayqLu%?pOz);OCW9tVE0pDA}F;J~>4yA-d8|@p$HVf}ZVlj;+1U z-eJ!nVKFNF02|EPESv%FeqEdeNl^a@zMC8j#)wFlBbx(30&DG#^^eh&;=&NS5p^@dTmBhXPxJtaQd5Tety5+!3ZmV*`-u$WHmLJYW>>YM=kQ zsTxqa+gSi%0^Lly;Ku80Rs{IAwz_1q>7dN}`OZn$Q*w}+NYvzvR9)PJ6xn1cfv0)I z31N)Vy37$!V9RmT&^}ajhzg4-he&-t@<&VjX%5L1&Tp$@<{<{ydwOd1-ViJ}>*?8J zQsFP$Q8sF6Y1Yy_o{B_!f6v6;Ez->@q^O%^46XZcJmC!; zO}XAaak`fIsJ2z9f`?De78qP~O&pbAO5HwB6O-*(n1aH&u4}{LyOFo5sCmC+KN6U65&&`1zjU7ydRGmeS(y<(EX7jCcma(rM<6Y+E7Mf_^4C~F#J0jF2e8R zyjIrHyf1or1fh;OvnJHOjLu`bu{#8^8q5J8n>!;D9=m7*%jyyM?eAwqKXD=FJzfqB znz1;7?|a%xa+whCxxkbL`L|cs( zX}N^ZGW1$Mi2ROoE8sZ+)bqjqGfdQRBB;J9g2K_;i+ndKmV(p1fshFptN?`lUb-bb7l$I;qZ0bx`$)H zVoJ}D^ppL`1M$*kW24Hv z|C?GaRtF42;R8XJ^~erpncv;&Js$b?`s1O~{VU8jj0IBo2&{9H&QwQ@%P;1cL<=@q z<0{A{`66yfNspKDxEMaQ&30SfH9NM{4a09XV} z@L)Lgdm8LIY*kVvbOgsbwoVT)eA<;+Esjui-i3V^CKZHPe!S;cS1-)Yq9;HB}O3q1R)6uhtC*5_Dh z1j5H4=Hq;hC2ng_yLH@i*!0p-U_=%FV+QY8VdAz`MJt>o|3B{Dt+|oxycW!fGm`CN zTkbdyu6eM-JYjXqaU{2K=SAnCKmaV_G%pZTC5q|3@J?j??X082YB0&Hg-#lHOdGA{G29{J5^(t=0Y_kJ3=l`g`^I@yN*C8TC(J{uYDlvZ_ zpJ97gk}6kda2OR#*ESe>eNKNzY5Y$l#EfLDOYv9q~Azo5Z=PLS?W4`1)pZS zXz_bq5AO5{MYQm9p7#=W75FPHe|c%8-fXq8`N~z`urC~!z*bi|s1>>1Ez<)|hL&fc z2|z)Yn1n?3OR}*e0~&Y@&zmV}WxX%uyyIZ^YNDKALNH>NJ_Xk9oCrXHQ(Oc+AG_UA z{ggEYzfr#%l;XGJHxB|6OBYfUwYT5E_h_wqRD?ldf?*Qa)UI?&C&97tAD(vJ?dy~V zn&tgBFWxymRe7142~y)EG@`tAI0ABE%BH<1xOchk8r-q~Mm=u+Nmz1~Kgs-!Ez*B9+(Sk!An(t=xjUVrq)W#M1MU&G-(y*UBS+9%n|kBE~eKkONW$G^~0}P zuUz_l*e?sc-WCb9war$W?)GaAE@u439IXb1n{jk=R+}|JP8!yiGcuCJFjst6WuF++*)4+FT)Q8>?&2l<9-7^=8D zlu1*D#rQfHl^o_`ku}PVSpsIkGFTDOMZhV?1pzAk}=;pAgIPV_z zi#D#|?FHBorZ6piGK2pUy$X3(-C*zwm_TuIeAGQUzt}_bI7QpDilM{O4hv;!RJ9CJ{ouIW!4T$2geyjFP%B%T6x+XtTK0=&15AqKh2;fT*wtepenwZ){BZ34f* z&#T^t3{N1tgUZF^;Yl^Q_&>iC+h81Nyq{TAR%_twE+glAgMRlt2Ui?_#K#;ajCpM| zZm+d!OKQM_s>r($mmj8VN1#QFb^4RGL!BO7;tk)_TjsC|}&WHfi#Qu19U z;eR+w2O$)AR@ia}`cDX8oNJew2O%6VpD%OjlDCatXbB-Npty}^!^mE901-s*onX>P zc4?)&2Ct;_(*0Y_T5W?`yi~uyzfy`f_;G+;Ht^=*{$g%~@`d>&JBP=+kFy=6y8mam z3cE8nu}q1xUO6D7+)=nwwB*K^TPWipvMbajgoG~Cs(SzDjoE2DT_2)3ksAYqFH zdNL!fVlxSi|Ry9 zW^+`1nx4we`9)=eXaa1qasp{FYM=~!mFjx>Ra}g=*yLZ9)Gs~6FAc}>suj*n?0?oh z^v~agj^GnyWhj`s0DIC#{^2aW#f*SGFRf!xeYP1w^nd7NA6aB5gYZ1O1JPNrra4@h zCKek*LlH?~bUojkRACogTu3~o*fPOcNLf)LnqnF^db`f}sVt zgpQL9H;y3LkHCcKZwOrSxdKfz@kQHnm^M_5W&@SU=EinJV~1|LkCYh(IvZN`Tf`Kw zs#X05Fkjx^7bGwr&)pGyCnJoNj9OkmpE&?rK5t%v`wn1`XLi^E+(Bc&P0x!Z8#n3| z&?wtJYszdHe!tiIE&Y;>ta;0?EJKByD;*XH+z3{xB#rKCJZb%UN247nZx6vW2qs~E7$L;IlT;`ModrQAW!-30Kph)_^jZ7>s z@aMxBSu(_I4qvPd!#RAZAYtiK{N4m3@kl;8%V@a2N*bABc*%2>gNJE&-hZ`zCKH3> zuCnYNUYQVe_H@TT>6{*%zsn&}GSlIYt#8Gg7n@m890o};b1R$@dC_h)DeDaj`YNta zdrAc*f&@xYrV%yq%Q5Cw&5sWZu25*zJBq(4v*jcDrh45yQ_@hl3_Nz-C#P`|;q*Ih zCIz#Y9YoNlC4^HzAL?oefkfBJS4Sr!G8f|=L;(@GI4D<2$f@lMrmVLgb&i5sxeKm# zTGR5N0co{Ld9CJ`m%<+*9hZo7lFKNzo{PvkZJf#BdWnm}%1FO}we!o#Y8xjP4Y2d6<#NNR%!bbd^pMUdkxbm+C`}uOb(IbN-E(p&~Jn#Fs9y{+kF&043kH+a8 zh`GOIeW86Gd<0*%pn_KgA3E5D!vy(}f&_(NS0Uqx)K~@1pVdFj;donYWJq#h4^Ke_ ze_zpmL>jYd6BuUIv7d`=-R9?q?F?*ikeD-k0AE0$zegRb@WsHs1ivDi0B|oteh3F9 zrV!vV4(9DFAGn!0G9Ep=O7b0;1?Z9x4{?AbHxRp`gVi34S3 zWk@G$?QoxFJTJz=r3q|T>MNUmvl?`DZ{y}-d=6lM>w^Wi+3i`lt#u%)dDKlmlIq8YSnwwlo6W10G+a`)r1EQmCljpERdW7b=e*-f=e^V54PgsBZbAQm zhru5Vgb%f+Wv0)n{o|-s{N>gf1%$qos*DZ|O`Ho57N2?EU)f&(0KqBbF9GN%o z5>8Nsq#(Mu=og${Zy}`1v0;NK74Znaz1F<(@m}u{UTd7-@bX(hjo8(S&>x#CGNP@l z)yhreU=;jvLDr6UVWTDBC`iG;Q93NnP@c@0kDl&u{TCb~1}Q)CykEz+Ym0zty)d9m zJgcKLxIdpPhcYDM`4jyP2`upSL+|l*I=P*n$M>R)0(+?H7}R*4B4mS6Hvo&(bO0k* zEcY*EN^PlWKu!{i`ksSL6~D9f!CAFd5hXY7?jKlR$iyo8ryOAX_6esW1jwU{<`k2m z#hI!#o3|V77R+h%;^INAdaK5Kdx_d0_W?g~`C`qP)aW5mo)^jix9P3 zbvW;wcX?=9)=xNy@X#+^%mqZEoHFJhsOX%>NExgQX>%qgDrni#|6!USu@6iGTMTpC ze{$0UpH4&^Gmh23v&%@iebO!?+L~AQ=@w|S{>JU~A{Ac(4^zcUMrLH%JGd-kw|C?9< zDPx4CczLB^5J;iL5$3f8alqB;a$xOF^oJyHyw}!281HwHp)-$l{e+IAw-%zY1t21fF$xIX(6I}Z0t%nntpHY(!$6QRG;Umwxjf>PIOgxn#8G>91i3r1YbX*BV zM1n*QkKT6thXd`fQn2;GTNp_3uSju*a37FWh4mR4V?i1F5UZ(w`m&{x zaR-X9HF!Sr`cE51egM2xL5vU7yCprRaIxLvg?e}QXz%biAY{iJm^3*7W2mi48yxBz zKk4=U!ul$8PcVAl49$&YAFb9`I9lTtuXIZYqIT=aD;gJpT%{i=Tp&*0o%HOv*fOqc zwqz8!+?6o!Kk4^enrDm_6?8`|vU_{R5MgmbV{e$c< zqZ%piAf4mvaBt~tqEx3R7YO4{4xlP<+Fe`^Yqu><*safav`h^6ZvqkWoUwGap)FG?Z z{5#FCX&vpKE<(AnyFQHMP=o>AHfLnOcA?ITCVl!&@SjrV=ZXE z&1Lk7E9LW?$ehe!v9wVxo7PJJ=sxhgStuZHwkm$bM=J>ry1ifK1fuoL>g`roX3Xn1 z%5b5r(zxyOJvDLQrZ><(&Vdk8N`HSEdD8&qH-rGzs{jPKQZH~@c879e!Qa((@;3|f zOF@|^dvX!Alb1T#P~LWe&Rppv9Cpsm{iEY22S=U5ptuV+X1~{h;x1#r1x0uGUHx85 zW0dGcgULXtrA-kws>Igp%dTAkW55W~xAM$~`a2F{0Y}BD1(@h;P6@1j3g4-3!jW$>J&6t0ldm22d-4##^nbqKPohJo*6#1EH^r2Kn5&vNzOaM- z%=+r1LP&JRuFAuj3nZg5IJc`!Qa@!thk*&7N2|ayHxqKx!f_gYYQUkz(SgxXACsOK>GtRf6kfA6GXl-o*iV! zW?QZ_rokY18rP>G3=+R!EEXs^@@rTbZD6ei%qXk>-=Y2uV}Bk!7trKh{`Wz>V$D3Wafv?SxrS^J5 z9c138i`hl-h{ky4pW;m@7tnFAE(W`bT@MM*kKv2dkR(PtE&_*`=7jM#U02aGm;GN) z`}O0;dn~)N1*lK1cylizSL77ABAf4EOEDXEQJ+W~k#RF+E}@Nzm8Dy>J!aSV{$PSc z&HCGqnw#qZAo>-2n8r7xfdd%djX=Q3MT_$#61?VcEm{YQcrHIby(mc@bOO3nUa4&` zs`{zto$FTxKaB!1H~#tmox)6A zJ%ZM#p^q1|d1;-WyuBYSA7Y}x8-DZ7k?ar`S1{h*4?rOG^;(migVN}5A^i=@XzBN! zPjZIJXhdU(U)4X8eJXhRHD%@`u8m<0(FBAI5NwH%JU)CUz9m9>{LRq%^;tvXgJzKU zr#!%A5zso7u}%_2$k{L4$0gF`9Ky0pFcUj}a^jzL-}0f#KH+v!RGDx)u7YbS-DXQF z#`~(?_F8+ggz_oOT<6ue^k@2u2_3#&Vf;zMse0~D!3 zYjvf4xk$_@fhPrVnG|wx(m(J#7a3vN5bFUn&T4C$jhYXCR^O~HQS+>_CLQ1zXGA%f zo#Lp&gLnhZ(5}h+3Pe~!E*dQH;MCJyq<(3*}3&^hIMwvHllC!nB25GA;7H3osQwokqwdJ?7QtDrGvlx}lwasQ2-Qt1h z7I@evijsl}TY?4#i()apHr0cpwlYeV5dq~DDdE{!oV_PNT#okq-7|qM4ac%5A_4@O zCkO{A8oJUJyFx=p82X{i0M;CYDIH>n7s2aXVh!xp-c;<=1KzOsK>_7|ocL9YrX&Nx zl>(y6q*tK6<{ZY7(`_|VuF@9;tRFZjx zFY83b+Za@mc%mXY21`;BIl{V6(3hn;u3dwzJDkN^f`R;-%~Phv9S z<5SyZs-GqbKk}u_4M4A})=Lah5t}F}2sGz;WR6bo0IEPyiOUAWXh-2IRt<&k&)4cK zBF20s9ohbV&_-`i0YgD6+7d4TI|Jja0Dj^bP5)TW_m4Fl_y!7@v$~MWGL1&-RPjXSSiAP69 z7f@<8@C zYNO$Y-t@dL<3sHpzA0TC4-O*eUoUS|mHwMF*vuBg#+KL)Mwr$iol|LLIUFKJBxN`l z{{#el0pPjn`u8vfjz#{ypo>IkC)78fg@(#RaYIx_Bih zV%WA3&jAKQcn;s`_5Rk;>P;ZxKi%tsS_Nhm#nk=7vmL+F-Qg1_?kdJChznIOhSolU z&%?ipMXZIS0YYjXbt<6k_wf}PGn&RTRn~5|{q@^-{qhz%1R2Lfmin>&D|mBgEpfz1 zprm0o&#tdOw0_t+^~_Obr9tAS)ow2Ps`#ync%Q+Qndmkp(rpG7&|X{hq_eko*d>0f zD9FEni@+=un6?0815!G9*QZBHo11HEo0v-|v>g}B`LrRRs?HU?k5X0L#ensUVA#T;H}Z3SFz zA-KVR!SC7K;KZ6&0oV*Gq`rwJo?(U5gMlWVd1>NVU=z=P0i*_z-3<;<@~;SQNAD|~ zX3U_Uep75Ii841dlRlUcF?D0J-m2ZIZPc1&;1NsMR=#=*n~RP=^ECcR5_yeR+OYB6EHDUo5T>hqE2g2?c-UXM|h<|Gd*AfURv!3HB- zpb^STmVEbfT2`T_)y%AIZ&jNeDXQpg{SXT?>0@WE7_v15j2`(#zPM<&nlQxW>SZRd z$4apvrtKunj!{|##B0}TfdyjQnTvEhEiM*SaOY<^c`%1bQ1GG#NRo`)=W;6Sw#*gu z%q6L&Qfbw|tyC$}gf&4h)eIKmmvDTJ?lk>d<#sI$v=I$$<86((aS^cjkd#{_3-WL9 zJ$8>`VsOE5iAx4eearfS@2sQ^6SaapVDPBmad&bTRV}OP79ySOB2U<7^&4Z@4~ao5 zL;qG)4N!l{tL*Y6!ON6-$nYvg-J{*p&J+LqFrQsgABa~M zd}rtIc=vHO+sTm&>!N5IgB*@lR5ogN+dd7cOd(W-6;xy`%|R3^N4gJJmA!N^^xzOe zj6<3eRqqKFbE#(b!t-t!wm={!wP;c;=X6h8G?Oz7dPXjfK-!2v<)Li!_$el@ zo9-=9{D}m8KS5bqKFhF7Ihdgc_1liWKA?U<(MLWNuT}dm{yWgy&R0h#-I2C-sI_Ka z2IX;~2K_Z|)y~tJkCr)39@BI4pdr#*J|@;FwG|mFx2S(K!*!fs#`;~5KcE-~Vsw)7 zbhe-rFgR&eV}R2H zVETIV&Kr}V-Bn38aV@b3H&$ZF@eF+T_r)OONbT5}n_L%fVv@l>_AUw@K87MMmuh6u4n+pONZ@yop)sd^4pgh#EERWapP@re$O zF(2_rML1y%mUgGGz@eo7V10WNgF1optBFq!foB5a?9T@(b~xxda*T}8?Vga?Tj(}f zt9#hpJwHB0hlZkIChNG*!?71sdl}g|n!TWoux(5ouHi9eEDf%q0)%-qU`ApuAgMs8 zzyQq9%avALb?pU!;17GflKxA^_{V4zqI{@*wN54>J~}|8$*}W*{&E7qz)HY$F+~Ju zu+3=vAK2(-#QFOAhJ$4(PJ1uRGtv4cR?7Bh#fJs@8s>v?wOVT~ss9z{2NDgg>AyI* zCX-JwyXbKvCkKbnRO_nc3_uLZl&MJPBIgwAvS5wSPFCjV7=_e2!uBg`7<5x#*#tiM zK?2JV)K(2!82z?krC_ZAyMVnF)W|V4Y_=${kUszPrPxoSAs-dGQ6Ei6FM_0pSR0XAsNw)PL9QbFu5o zug*)_KiCbYYGYnfFkvv8QGv12hA|YE@{4MA1+n-Ef`%kW9Y5JwOf&D$z|=`-z>>jh z!tU!}5xA{_RSYcYf;tP~h{u6{9{|(T#K$KmkA~5-aN^@>_o2UYa88(qyXza)yUWCd z9tEx+)HkX%jOW?B&90dxb|Ogw5OAlH*dxqaRuU9JOewBKy`yY{$Wuh7LA~yt!Rpc7 z|9jl4)i~gg|&`)-w!lNTd?=FzLflm~^~5g1QVN{weatvfy-F zf*FG+7#k<{p^XA|;L6LU_$~5I>_XFIz{9yAx8w-okx=iJjX(;0dBge?iV6#pq(IjH zef=$@afD-UFCm~KvS{<(^W<^6czZ4PnY;S6Ue5(nEItDq-@w6Hq?=@=+~Tw&<-PyQ4>n{$)$eI}G&jJbAHwy9 z?y?B3eVVOa!h8cAg6RHuOf+~Jhe-G1&3CV+-&#=1x z3>RZ-z73BTGaJ`7Z`CV0sX&D{*z-Cj#-I$vK@e?3mBp6>8Xm(#S@$dTMl$M1ws-^O zw{87)WbA<~*wT(k=RD^<0Q1qy=rI zCn_fbfiFW!N&6uq%UvVAsA@`;3(K#w^xT$VCm<(VB-2QMW)tJp*fP9=pU667c_pvd zlP>(9sg$6j5b$yuWwg}bYA`DDqXZFCB3=)bGT_@3X}-mp{CewFP?87R(!~xpxP;A( zHu_NM5ag$eYHf}4YOv(EE*F*}?FC!`Lq#6tFR%k`U8CvAo2$uVO#A@T5QZMRB88qv zGNn${M~lJ-g4-wY=g`(Y43Z0Q_Ok^=&!1vMjrtD2x}<<9Ttf+k`xQ4p$oRZ>wC!En zL)L(bdHbG^PDCl`eOmvphQnj@uBcKSGiFUhohBMZi|hgl(jR&}z#-8G$ZFK|KKWCv zpM@wh!&Tb!+qgX2Qyp(y#-o<1>s@AQUplx1lVKSzEQhIJlbqVijvR4Zo9JSh_04@&sZm_?L@8mw?Tx`0Xxg4W=Wbi^BR{>C!r8 zI5!39UH?6-{seJDhQMJ3nziQag{nB`Gl#=YfS2~2V9`wY4_j*Xqlj9S@RLeHI`b?nO2I0XhE1uRHp}JtO(B7zKfm%I>Pn3 z8cD8r=?(pJOyi2S{Pt$Myv8DHPEFiQ8aWt9qQT(2Sy&E%T_jp^!PPT4py8Me0Ryx` zRn+>ccu3j;H%xqywA@+9!L8LWqR(F@`w?3?MIn~MD@u3xN5+kktm1`^WJY$|SgFaH zrINGJ?r9@PO$YrlrB4O&P2bmERg;46Q=7A-ka$P-U^TD@OzKsQo1NJ)4~8w>p{L4U zobB@UlKf|YR~Ni-_&Apx4s<&H-ihi9KYk1UC_i7E?)fL@r_}kAWBfS&A`pIt*C3!G z-q5tlA~+ttg2BL*G^|CnQMkSB5>9G!gU_GkVR4i=P(*Sbog7TcW{CF*&&$OHq_wTe z*7{{+7az@n7`P~^!YP0|;beudx7w89i-Gf@fV%|+-1)|>ZdunUDswUMugNbkf8oBj zJVh!u&cjmXGD88^`=yZx}17)pmm5o0`Vf+1oqy_qw~sd)-r?y-$iV^b$aA zC8=Jz5JE}|bM$#z%EiK~y|j26N~q=a24n}7lHU6hI~4$0>KA>2tL8+6N{~Shy4w-Q ztM{`YzT6Z=r6VZnR#?59VpW%^X=Z_Rnpwp8cY#U4+%%U7p1G*~rS*#;pSUEfa~gKL zIF|U`z{rzJjM|;^yqIRrH1T7TlQGun8*eDiNiNI$FbQJ@-4)~nDf)(+)3lh$)*HYO za8fr(9ZaTv24xr0cS52b7KV(`3HpLc&hH*!VyF-TDdZ!olc$U8(9pt$M4* z>VO)Kq`C{=@Acpjb;!#|dqml9P^&)6F!K9TxRYyDOH?^uH2?w9-ySS|qBMchCyQ@( zhpcb1qYYTD)D>_(V9&L@jCL~!ab&bJITm);qrSY-^6QCe_XVj`QlChJxTUcPz>0DZ zfTJmxZBRisf}p}hQkxbof)H7&QeMM&9z1{-p6A*}L(h+aYmBb)aM&+p6I0l)@E~*m z(&w8sV%(^b7vS-s5rZc+MH&}%lk$s7jQ8)XPus)*hY(euZWWM*9RV7;S?E?t^}Yu=VF23%Y0#VJv+zgZ~rB$VAEy`5Qm+ykErEVX6XTJVWl+cX~a0 zPckts%IO{p1P>W|W3gr-9D+LjoKq40)oLvmVEhIBvkz+YR&rK_94l^(_%8`fR2rtX zniC&muZGEt0~`0wX0s|gH!0}C{_ng~C_;uoz_8z^&A;_Y;SL(SUZXUucjc^id-Y`tFXX0 z!qN7qV9qwW@@YrRA{Q1F&haW2s5k9T6;hyc%jFr6G7hub{DbLqo~D3qU(suZIk4Z(Ynyk-@>ZYtCO&b3@P~5l zYLYi3x`0IC>^L%M-0hGUAhS8@Q^Hh{pic=|{*05+qKd9(!sTCvxsO0Dta&U%C;BI# z5Ek$^1ts7(3m_ErL4T!L`&=N#V!vx_ErUcw5Zc?7riBYhDwgCw zgDeWgKJpj#4@Ox=SBI>f9gYrJJB6TbkmzL>RmnI9`8AOWAQ~BSd7vA)$-!|N(RGXU zm}UyDXa|c4rKfV(k3j2yOSqs`rbXpdH;$-2?du;&lKePfmchy{pU1lX+tmKtPuNcb zxFc#tcjO;Q3IpL(Rl~RAuM->9PG}MAGXxuy%_=qu=UoNXKu{bxgYe%IOCl%WJyhfpC3q@8B5vpnC_WfjhXk^5)W& zSA&5||L^?#nCRPIyMv0|KYD)U-vejeZ#G1rXe{XFgn060WL)Os_*d4{)QY@vNn>OVZ~yqnuO zIP%XQ?u1i+`)^*nb9_4OdJMGPFY_ovVnJNQcQH-Biv9Hzfj|UA`u| zKRSMLaMU>z9>5HP+9LalUvVc}1@6#gwy4awBc&J218&y+t=0QEIBqrFcRT)cAk?&T zsL=Gzl9%@~1b;&NHw1sVQksD=kfq8ma-%n}jkQB5*YLUaVR<|?Zn%r|LBw5I3V%eX!jcVf1G~$SK$&%uoJ_fL z^^usk2BAw8&c{5AR8d+mp1$8J>8j;MP4j^j23rzd#>LS#1k~|@ibO&O&c|O_KjVq9 zVZPKkJlON!K0WQeC57XcLsW76yqyrhGx+WT`gERq-aJ-aV?c&MMcKocEv+O0M5NFW z{8g?r{4Ly0NCcfC7`(^=)Iu>Kl7Zp`6@ma8J+t1fcTx`~XD2|teH()vm)XVP6hlCe zTM{Rh!jsn0#fdc+3F58InkTg>H!M1+O(-GSv#>j1GU|o3_QRG#S-tRcrbSA=z z4i;Y9th{lVReR20TJjCM0i%?9#qh3JKOW>NT{>oJfyZ1%`qAYRqRmVKI3^V(&G4lMb95=)Wqw7 zx`ZqF3#^J=IBKrWT#L08Dc6IkK`-^cIJr_Yyv|TWbrRfep#|o4x!Lvy-nvjfa}EmP z?i5n!1|F)ENKe_5)|i41l8Qs8sk9?UG&7Fx>Cr7-VP13ix$(g zdzr*0==Vu~=Pa02o2`mpCbvLJYB9k@8oY#o$aP1mk!Yrj7=2OPsos~+)iBs7a&Ip@ z?-TgQqk8jmob(<R7M_+RT+tJ90W%%Q`oPl*Dj7)yqg@=@)SkBtWc?3*y!;Nav+SvRLmx0FF{o= z)}Ow!Sinht?s@4Z*Vi^cG;h6;Clte2muZIPV5B*u)yAg3xxvE4iT(qF^!wVaKI2*c z0bnylOevegkr#n@%0X(DFSuJFPUM`8@+?G*yX{2moD3-Oc-9SJ=NyG|7MSD~^jAO3 zh*?HO1-!8aBa=RIW0xceW{-A}%YrbrUjk%`uv@Xnjt&>mM7&v1oTW;wj%j2(*pNJE z$*T*VP&I0bfXrMXa*B)!LE|aT^ejcH!^VHs|DUB6;w-GN9CV=HmcgNNLryLsJjimv zrf54b4-a^Bc3MTaxOlaN`VAi!6CbR)3qP7VWPR&t=P=9midWomMJTP8T~w5gwfLR1 zzb_1hf=naPLV~b)5v*Y*lv*^l4N7-ncP=Q+^jQQL?Q)$W4>x||W@E%#!qEUL5KAwr zjWLV+M}V~u?90EwCbIK%196;2N9KBP;FabrA5E|@XCI|fZ;*nGi8UbV4U*Yz#~&$_ zS1jc`^BF~TH6C5b*bJ)OloJk)E&`xgY@~JtXo}E0U&YdyIi^88%RI||*NuaA6D#C} zwAqk(^DT_KExEXSgHmG>8u~~1`FpCNrT+jnp+EAf18WnGR+|5ikQ?jlN zx;Xt2!0Mb+qT5z=`95Yctjw-~4V8D^QyynXlM4@XO(42oDTIa@pU3cc$~LSBG?1lS~#FZSuH-{_IbUy20&jCX8@L7v`yD?(Nz?N&)P(*C4D%PCP>gV+zFa}nuw%YzZzrImXknGJw zt>a;a>25%U8ryaJWCsKdHK_ta&@RGrf7*SBCa`nPEt(645tmu&k9Z{JUPQ~JU?I|wNeq6>E7q^vG18b8mEOy$MtZ`@EZ-U>*fIF+^HGCTDq=^=W4+%zusu9TU6g?nc zqqu_8hwt-IF%72XnSK%AohIIW`RINQ*xzf@@IK?ICjAT(Q>9_}T@2SU#S+793F>ta ziJ6Fx3px4+8auoAPfHCZ`?^jEzzn`Zzc(1Z?gu4n6P*!r%eb`PHGG;i)9+e(Bw3|5 ziPU9UkU#c20>%>;)BHFMi8=~+T64}a7}SD34?hdQe4fu${Mz0 zHJm+q#A$g9u*4SSM`{*0O_EJ@7Ue%b^1O5XM~40jL82(M6#Lo%c&o1*fS(81E7T3( zTgSPPsb;@>*Z1*hKRj8hdUS?~f)AkvaTF1n~};FI{zwyif@DY)URNN_sEg77?SP=0>i zRo(u&=?y5!t<{zGeRQMHR?I@%Tt#9&N5hMRT7q&3`nBNE!}w;3fKE>4TrcjvInuX& z{PgG?qjXoJ-ezO3H0F+Vql=}^5L|@B;i!9~g$3IG7XoJ{E_+eTGLP4VVPjJcA{6Ls0 zk#+e_ulIuQb`H^ORp0bm)k+5#P90r@m6fGC$A|k5J4X-wmE-Q|8TV!9XwP3c?d~1; z<+I&KZ{ub6DBzh+96;Vb=(F9U2B54GCFGjAz(7supSCtrLv039MEkRu&J(pls6-e( zRp(HLt-}_eI8;1D1=Lm4h)E5XMF=;}dER6FrO+_J|At_s^wr@F6?)*m1F;8Rp-M4q zEC;gauS0cUKCk z9316Khh`Yb+a378h`>K&kr)2duw%*HTk6i(AZFR=IA^Kw`vO#nO$W`an&2H>C(;0CTb?3J1k zXT}DaPRiZ2R22vOn+PekZ%< z$D^UGS_OOsCC?+`oU_X=t00APA0>;yfuj(vauJfHEi9~qr-zt~*XqjoL6Pt>x1j0+ zF==ud$i$b1PDcRDR+YULmufc2vx#rjO1#R;WnNWtTyYq(D5+VrJ>~buv^`znFuXa$ zVNh59We2Nh@*ujvGa}4$4;v~FIZ>E>>fn0Q21u0+w)H(v;97*7zi8l81KojvH%t@ih1W$ zz08r%1|pQtU!uzW;Vg^(p#?(GAG>A71r$-Vc0oolx!&RAt-Y)$`62%l=42Zi%QoWI zM6QiZFr$~roq~HO&(-dG2FFApP^CvZ!G~&0PmrEnyFNQUIm1{v`tBIguH=}~pe!gwJLMFT+hT;YF1fRW^OZ^5+Fsu38{>J*MCe|LX*FEgKOLc%#nIDNR9XuNs z*t}*#_sJ`F%3C!cRgKmypFdsz9nYdwWNuocK0)OWC9<#L>1Yl>nk;T0MRA{Ox>|J;S|r_J=#6(JnIhiFKW06prajj92 z&A5Mir`pXH*PB8Hze z%Ap90;u-NP|IONPOe|?89i@|9K(kx-$%)^6OEFda!?PXoSuO@yDF7#ODHsO zfdw|mXXZ2q@TovN$u&1?EzXhI(9OrHQM+8@H8+yw~0C)@CF5veJhTh54YgjVE z#s3$4u3a+XqA}AH#~_|Tr4@M~pW32+DKrP-ZrDgHl!({x0a|>6Q#oM7S2&ecQT^Q2 zI&$De<=HD|v|2%*fl0;(NBpL=9v`)ucWNO)4OI*mkXHH#9avKHa}pna|E1Vh%}9nN zu(ub@yFPIR>?IuFA0>YlhQd9o4zP}n3dX@0J`mRgX>aMbd>W(My1nc->UV2vsx4pS zmr``8BparsWU+)Hx~;!#H^wnrQbz2P_#W+nmNBIm0E+qytcQ#GUfKvd8evn$rt|(g z?_;=NHHDNFM;DoFOhnoTcTtt-|9qh`Lj^w1QWvvN@Rs%g1J5Uqr;Rg4X6ppu32_I@}g-Y|4gPT(!mhb3!<$U@bPDdactakd^k zt?AeB#7V(dgMo|sTO8xE12yJsP-b)z!eZtN$Uvgi;V^{7`1+tP%S;D$jwiE;eXc*! z7)YY@zP#4!{RjPe4+pkBCepQE@dZ2epMgBgGU0ahKAA@JL8iYVFM~USrv^_)guZfu1?t_}lTo*ZjI4{Ikpe|nGjgyVmn8*fxG)8#oLv`w zwYrDh-Sgv9@P!ns(17}8!EyXB0pyyjuR@x9W>FpshPPn-Q2(tDN9Roc&L{zgbS|skk;7>dPTg9KqQ$Dxd7%HpU@KoA!W?3czzN)R)32Bosvd}# zaz2D5>nr#CYV&h`?#BDQ-jqn6fW`Cu0h|sFHTB6Z3o@qO9nQD_**E$hBHMNsd1oaC zq!|rrVK}6S?7~XL?~i^#>`HMAYS!!JjVjA!K=)C?_y{Wye>g(nSrgNUU1Hd1+xRq| zsUSNH>ir8B1MjJmKG2|WA_rYbl0P|lG@Jqr{HC-rDAA6Yibt(CS!QPn=EB~l4WbmS zF;|eCl)9xw!g@({)RPFZ9(0NX4`L5;K-?Xww+j)Gi`XJWo!BU@INT{1_sRSO829Q> z{}nFS?odw*U_znwV9!6@JMF$DA=XP#q0Xrx42D>xP*j>LQ-+oD0xO*yXk{0p{w5mq z$#;|Lr)oSXSE*Q~{KAY9M?HnCZ>f zQ9{Ew4Va+!R1K2p8vfK=oetYCuc22r9({wRKeMi1z!HM$g2Bo`c^VO_8AP|tXh9Ug zO}~e)wzF|2Ku(W$+<{`NDgkp1Ue@Us?N*cE>??_K|H2pU7llHV!@6n`=`s6I4M--a zhOee=ZJ*$uWLDF^Au@ot4JP6(t+Y2ZHtMUxe_*Jjf&74{tumw!r3y$<;lv@i$a&D=hkd(hUWG(n5)IJ zgr)eL8VCUdm*JqDMH@(ev!QGGAXWum-FGln!vuB@dMj7O^~sko-yBn1KNu*k&r5NA zkxeHQlX5|LNt?}p@B-csZDFTH^WezXv^$1$V-RhXC(8QU1gp>rEffJK5PDR_%w11IwuHg$#791c zn}F&vA_Ul}x2+e*6nTxt@}gT%Bt7>J9DMzF0%1bMuXZ!2%1TKVBLsMISFJCL+XfUH zvXJMTQQx+zYyK))u|(UnhKr2zfT7BQq3Ke1bTddh=FxhvHHD&CUZN_qQMF8EFwf+~ z^Iks5lyH&*cFj%UAh)Xioko!4eZ1FW&x)Oq3~GYZxyXf+u~pC?(+9pU9f zT8!vTfM2Lu?}O13NZC7OaQK2IMK3i4sA(;-BOZAeZ2A;RqPI*tsvWdAZf7 zZ=&$X|6Hs;eP{l%bmJ$p0gFOT#$r~IxIdr5-J9iY#?Z4sFK0Jp4daeJ@Vsw0xy)${j-uS?7z7&EVuK{9 zEE)Yq9yWN(#3NB*Q7W6?pV)JZp6|6>O#k>Z`rP)spXG%H z+G-}QoQ4>JNE$P;QeFe1hQi8iR994~?ji0np&uJacKedBDflz}F*Ta6OLHIS1IsO9 zy5p==3j5`i%LR2?F4*H~Pp3Mq{_nj+N z+iq?y*IG-YJP7jpU$NG9MsiBw#=|SqH_x8#_$QsygY$PefK#{;zhiwXkwc35W7k(2 z=#CA~whjWR*TA6!c81;SD#ztS$y`yDfqqwiAkrA!0sEgC>_oyn&#?7B=r85q=_$l{#u{5c4d&h>O1y^riWATKKd~k*%;5yc5QsKh|GM5b;>hJ_q5R5<;Frp5)?~AZwT$IM#0@y+uk(<@#g>yR#K! zcX)(_k_y{n+OyI;Lsr(es>_5f0s&%FROoc=F4x43&%+byMrO6&cpxFum~zE*}cBeJYc@c)Kix3gsv z%kntnsRI?q?iqB$10})ttS>jp*mU+THj_iPquQ?xfqntt(TfBTak7J2kO=M>ZeA0Y zOeZ3S8YD-7{d-)8_SC5@Mp1CY%>NF*cv)VS+-gd3`#)J<$I0pOF3$n0_jJ4y4(104 zr;3+=ZzOo3*?ehC7U5lVbSik)g^+K&#~J0AM(}PnqgK*Il9D!pLXrX@@eE0~Z|Rqn z2LT0L*P2Rs@v|S}7vCbArqt`1bpzbssw8J9Qq{Kcwyo;e?2%OsWG;Bb@mowEs*_tV zJa!Y!<2=4D*h^_QofH+S5YlfG4tNz$Kx@RM0KY&$zo?Hms{q`6rPq50ziewr(`NEW zGqRb2n7h<*UP7WK;xW-&a0Sg`G~Hz$TMr9tK2z5xat$W#B%7*+a2Ivt7?p?d(Yxx= zpO>ii(!nkRRH*(Oo{DIRxg|$0XN=m%n>mBOvF>rlWK49>Spf?b7vu#;dTSI2rqQiK} z1CG3_l-Fwh@>2LCYHZA3r=(T`1+4|O>tl_+irmZX%4(pW$6RYRdoY~mjzSlslP}{! zY#&;@6CZEeqN+ExkAeec6fB}|aDiP>zmA2_`fNTvaM`Iy{li}GNdNF$A1;jELVseG z$18S!Nl?Mrc}OF-+?7N5{Y8OmT)A;2bSaVQSM>{-Chy^*2Ld#yE36bSDwUYf&eX$F zb5~(TMh~m}@Mq#StL%jm_Clm7eADyDg|a*8N6qe8_q=m{aD18BJ$$@-etJkG!dRLN zSSW^ZA6elO7(Y#Li+Q27LZ)FETw`asYeHQrL$imFHV`_%LY$rF7Rf`8DT45m zLqH|7bat8oVu2t6PVW>AObKP3d|qw6M*Lb0-jS?V_>K-V@-Nl+V#Zr`8&8K6CFWSE zNSYnu894`So(-U<_~4JE#}`^I(&OvGn#B86eR2#41Z`loo>Eo|r z6a{*Kh^)QYtogXW#!{0lS@MrO zj}}+6YldkXD`;<4^<_tSv}+qs@LP)Q6UG9H#^!7&U-pe8xU@%mlMwq+nePE`dAl5=C+q zouShN{y@<)?U8k14!}MZONuqp&>x~SrkBJ4rn*$kQhj|yXEcX12*`tmT?rZh{3@4) z{|;!x^3}spmErO7T~KNdb9fd8U9CPK%*#Td&px#Gn(-slbz8nxy;UR4m;m0K;OGAd)?jRz3!<`*+?RX8Sh1c$TFF#F-vQBNb~w#GR(b!KwPU?@q@{z5|}z^v&En_ z%nC+42}66Lzn);%2BEIfJ=Jg8$4NIWa3=yIF%&En6Wb2EPc+PowKgn30*i`7rXbSI zzlR00KN2>rC4q1Wg>L3zkvp}J3B^DtPaKVY;WpFQvNSeQjr_^7(PP)as*UyMVMCY- z?Nq(bMJdDNriT$g^|~Ulr6GCF7jg{c*4(Uc&|8kPjIBTzP4m>Icczpt{1~sKNf;PW z!4wloB;25Q&a-p#?{Eor=X7GcmtcyUe}ai_r=Y&bz_4z%)FG|n711=cyLK}PW_Sxf zP;a39wOm~;Bktu7emP;l3G+zRY&>ii0BYJoB2&!_OnJs7i6M(jU8S%0^`|P0EmVDb z>$mUvHCLAwTpf+E4)7a#{Ykh;} zO|FYAL$3i?nTC@-eS)zijqhNsFsq$0=3g$-In;1HafUpcU2G8eLemD;dAgC-(VM$V zZ=ar=pCXM3`xLVI4jZHp2Dl1ep%R1o+IObvTY!KdDb15fJNbH546cS&K8V$k*8@Ce za#Y(u9uvYmWeg+&a$b;feUF{&=Oa=sea|6`vfBgbOn` zHZqP{5P%Z5Dz!Q$sQ~F3*jX3R#IF*~;HR)I+Ulbebc$eRqt?7gWtScNx^0xAarKn! zQlmX29{Ob5g|RHkZe##4i~thiohE6mc^E95uPMf^3)HuppQnBKvGvMI>^gbhpHP=~ zp@V>j>**p7)a;pR+26d)-sYgm%h*GaOt9^0V(iGkRXE=mAz+5b?hsEq#@hpPanu2( zir$$8!cenN8V{*4ei;H~KXIec9B=tX>q1Bsm?^xt=AhIpQ8RduRqF#vnb@_>J8!~b2cD~1tcZU+)V1zxYj!>!9OG% z5ihhC7j^&C7qou6Rj=HtZJ;BGm0cA5eexXxt(w%zf8}a0BnD9CcY3`T_b*_3!dg)O zG~9I4;hXwQt~YbU8s|JOHn#2u{nFL&1?+l_dE)IOQn_}qNR21RG5GyCd`YF(Wy|4dBwV_dl3xm)6 z#n~>0t1QWX28!0f8;6f`+2N6g9e?jcO=LNK3;!rTU$F1HoRF7eiDA~iyxQefH zWJ1a=%3v31BGqA{GW6vd3;^eegFV#$oo#|K=$G(yMfOmc!oY$`7F@L5njY&g8>77p zggBHUNl=%8SHN#$QVF&p6$d6*%~lN;oK@zZbx#i<2nV(#7_c9C9@9g7aX3*%ru!_W znNO3??hj`W;isvX2%3_!u#f9c-&vf;JwErmKg2!SI*akj(xXwZs)DuJ<@W7X7zhu% zbum~Z!`X=m79$r*0t%TZ_}iti?_Q`;W2@~zSoJn;S96egAj9SxHW*1~Rrrps9S27A zOqJ@eQH?RXgtv=|da7-*BC!@$Y&-r+flXM2wP+*4tOQ*2M*R0AmFCK3V1$C891rh* z#i!bCtN0isX5RM-#vIYAynDjDw?-r{|2ZU+~?|;qLKKebaAME1lClzh15Rm6fGC$A|k5 zJ4X-wmE-Q|**SV4I!Al{%4v7+z%QTeK6)E3yGIw3qZeG6GqQh0_&cD`QT1D3nwd9b z!Sn3Tcv4wjg{ZIVH{o!+y$q&IV2+ylzoK(jA`L;$l1#Nz?>EP&ND=(MW?=bty45WG+ksGmP@`B(MGpc@iCEE zI_OfDfYtD~Rm|#=zjuUc22#Uo_p_qbmm<+hF;fmP%2aZrY(`ZRr^uEpvPBpTy)gan zO<~gx<1-KLw##VGR5MkS9p%|g0J=dON7OYsxM;1-9k8B#VdI1qX!!PQFo+qQ^tdPk z##LBUnTexat<==l)mS@a&D>S2a~NV@Aan7VgQsmsMA3A+wt1^w0q9Z*f4<;PN-ydX zj%04OU~k9~x-2S4!tjW*GUv)gW@lKq%?%ugH7=X{#EGd{jw?O!Jm0}{)3JfdTRe)( z-0t6);MZtbP~%BQ%V5}$=lWyoOPXA|b*)Y=wDX`B8j0kmac7!V?HM_ zOAPKwJGvh>KpO^gQ}sabI9iz)VWqLKsSZr7H9wEy##Q>G)2Oykq%rE^K}-9B~WVV%LMEFC*| zN%cMQ2+Sip>Ou!QhTJ-eaImieON?eWzb^3btgG^DN(x}HQ#_3cn(4FM&XK>{*?rUv ziDXp8D0wdum)cCQG6I@^?)4r{_%*sW*FTbEQKR!Cb3LUYnkDHT9?$ zz+&oCQ=no}txHBfK-9H01;#)Y2Y%c0TuPFl2&cQjE&WPk(^T@tGOppvFQ;P;opQOaU#V)hU z%O(aFo$hs?ocP_hRPT@f21L~wX5(A@K|}G*(?y`h@mF?6OyJ zMcSH)5PeWz!7M#`6c?ADl&Gmu#~~(-NL(~JN=?_!fCox-K3l1cC-rvB;-aAUy>^8TKtv?M`sugOVj{KVC0{y zuX17m7LI`5$u2-aZ~y7xVL#G3M5Kj(x)}7-SR=)e+OfVH9c8CqWzOc+(=`Rdux}rE zJayhcIv8+i7Zis-Oc4kEeV~ne_Xw(iPfi{U$0x%XBb1~{33_9LZ#E5l>6iUjefSzK zUSpxc#+IFfy@S)>v-_dmDqzcO%Rs)a@Uil2Y;aQOBVE!QXJ;y=32@GI&H_zEt^ z?mY3?j_dGDr0%y|Z?nN#c+N%r(hQUT0^xE6CyL>770x&PD&s-We{Xu;FX4*NH^?ZU znhn^^ul0Ia{e=!k`RF}sDHgp_(&lPw9zHj$k}=rZl}8^ipqIoF3_fe6k>D@vAB@pL zczD`*H{8u<#rdVvJtdTx?JH##JCG=(jf&;86MDmtZ@LPyeQ0?J$!o5C_~{JT`P9@* z7@c`W;tXXqUza95qfQZIcJoZ4N#@pk=3ME4faY~Uba z_P!XuwZhy)@VCVjBhX;zqHjs-Q5X)Zwv2}U^3s^eEx)}9x+(EuvG(NBX>27=6hcKi z9VXZzIw2QDs2KQo6#h|@uXs?{^jZ@X`F#gl&y>{bn(DVO9?IXiy}n#)(o4HcT_NhloKd0{FuQxw;B$E>9FYGP~Wt8sG9^~=+bwFkZ4hxLFnl=eq z(Y*H@7ps2~650jPy0FXi-Kq!_Zwl!_a|S1t0z~o>)Db`{n2Ve{-qH>bA%|#@ksdp` zq37JF0+@WC8PFcn)Yz!OI(*=HE;5z0ap78RtF{J3PdI{%=Q(Oz3EHthpF|P%{RHSz z5K)<*xPc0B(C(Bsn zP1EO}M*LS-(-ll7NEba4rcu>P=~g$urw|00b)cvE#atZec>6aR_p7QeV@)No^Gyfa zGfAka6`8~gUX_5n-Y7Tg?Rz9;Y~z|Vt|`d4EY)SQ3#wu6e*E`@2`$TSVtT@NV#{w) zHrwz#7pa8lNDKoH6;5APEn0JlVm(m&i$V-@p*u5vGmOS*+6~e0+tnsr-YWuq+8ObH zR)&XC$f>z2j;gpoQz6xwA(;9JY@@Y?>RAp)iXpTi{oL--@2sTC=V1Y*N6W=ij5jLd zxoDNm^>wh~)F>JFqyW-+kvwpfx|Kd~m7egVVXy%%9q1B>w>1`IpYbUnlo$!FCakua zx&)A91uK115R<8Hx^lh2U@HN>iD5>08S3i7>1iUOJ34%`wy^~%HgJPf88>xlUd+Ey zdx{CKOS6S6=@KWAAK8F8(d^SS=;msGZX&15DG92WY?Zz?^mxfN=g@narxX7SE?CPS zW3+~%8az*AC~%Yih`+Jhz7r!0Tpe+&)k;D|S?vH9iLJ@+>q6nM!j&bAid8kl!gsmD`>rDMVDZ4hJmKO@m{j6|1b(%1!(Y zy`V8N5s}uSl*Y7i4(3pB1D)VuX)Jz_1-S;vah?#kp6S0gji-@oJUm~brd96Z$y2Bw zbUNq5gq$axU6jxc&$9$<%=ouu;y0h+9{VfYp`Dx2vACl5&Bvg9w@+LRbD@g|6kBXI zZ*PcP7%B%dE(IZG@@4dcfaagpZ;oN=3jzVfmU)!?Pq=5UD`bXxZAsOEzpDSfwEK7D zT7-pbj04FOf?U$`1STONW)Cd!H8+C<)B2P!nwVdZlza!vJDI~1Q6NQi;#2r0Z3HPD z2nZk%abfJm2f~H4y)aE$(b&XT6mr05mt%9C$R&t0JfmQZ5g)0Zwfstnm6>0_-`rdG zKersB3E%1U{tvuocXJbqjECs6Y*Zq%7A@se4tCKMr+F&cWDn6q9wjq8s}xO0VjIE{ zWK{bF8EFnX5G${Ff`J>pHvMCeVGQn1kdc{*``7pTSH6+C$|9f9Z|iT7rN9%6kjgEU z(MU-#bH7<$FBV9~J$v_P7ym>iZt&v(HFMz2ll{fqu-oTUs-45*-N)IE>VNv)%e%iB zzXXHEjG2@|7f27q?Vo^SjP~y1qy2-2lF!U@)vmnlg>F8-bGOVk>~vzd|jp8V(8{Vrzfp{P#WQK+FX3SDZLm5yVoHTv;cBG7Q)O{y!J^Q z59A3RIejt<^rolMQlAr{$!Q8E(d=djcDVov)9xj;x6s9pJP7#gH*l`(T&}JkAVo1G z99tx@*F9X4HX<4bp8G9D2}OY6dqgnqC5WBLyUeIS-W~5f58{*3v;3NaXKFBzp@t=r zyD@r}q?JZo*Zbhbqu%5iW8r8?CeY$hh$tk;D8BCC zzS7374~FF}B>@lgkZZW2m|%2&KS(DHl{8^t8sVyBv>RwSGSp7^X{ON(^HLm(>0zRs z3tJHZEXhk%k>B4R+}mpQP1NB9pYpzg=Naxt-9FWU@&oMVpeNvyxEif7mmP@)d-Q|h z%9#>wEfbmyWYj-C8$G^$ijF45Id?^=);)g>Ge%hLQlC4u6bQ$?psH248U4dx=TuJ2 z$lv1k?1F;H<>4HketHsUxea)k-?hHx$PB05_QXRtDKB936AK(pbCh(BAX3Qw3H*@8eVfDj`oXAwk1(wy4&3ieEYpLpZNS`95>-P~+p( z@l>9u14R1gVlmIYuL`CrCHQ5KK`Fk#jGd8Jth39-K8H;c zv!$s=z~E%(*X67;ka6&l0~uq~oSd-40s0isLzPthj`ebx3h)Em>TyhKd1^#4?Vg(H zGRB`3pv}Ms)yBDWa0#XWa~J><(4vX*1hA8g_Z&XT!BwP9TcW9k$nQd9v!ZH zEGuOI)u?Msa1uFe7$VZUVLlO#V6xg-15JiZ@z2=o6n<4s2Q~H7D{mdLNK87=;88F2F?G7Rxj*L$F3-7l8UxSz+>l;V2U`99+Rc=GZVUE+K7T7+yj_a)w{UgV#DdpJWGET^HAx zHVPs&pW!3pMp%Gf#C6s;Im98vI+5{zA8*=ugUP{er%F~Tu;LT0{VO`YLiiSyZTXh< zy7Wmj5wh2UAZ!(-m*7F(DR0$~bv0VIeExVbQlTIVb`@n)W`x}ApT$LKOw4fPFD9o? zxBdC9H{NNt#yo!;_=AABs1W6w~Oj{+DPg!HBZxBO0Xb6j0JwC@@fr zEonvRO;pnQsgOn5?^H<^aRCd*V@vwp`_MK8oWdCqM;5Z8>S%9WTm&8C_`t1x!KFm= z{B3M9J2R*Yimyr(GX7Crxwl*7D3`&09C+(O{R}W9AVik*TYs1n46(x61~i9SZ{+SX z{LFY>RsYvg+LMgmBs!|%GWJ|*POAMO9M1vDiNMPgqvbr|0z}KOwB`WHk}scAGheAI zV889Iqn?K9=eFnlJRfV7Okc@PKJIRW1yi14MrHb>o7ml@WKr1HXxdYrBc{17jT?)8 zw_O$&dy6Y_u-83aS~>0R9r)$5-A8YCC`WS<{qp+lyNa=i*d!O;n0REoDJ+U92^6YGn=2k0pjwHtuJX}Q70fNpQPJI{>cIAod=KimQGp!ef#7B zsgHW^(ca=x@H1!*z1zqOi#%%Di|1UiHh?+8ATaT7H>RpPh* z$@-4u^djmj%Cs#Xou zaFzdaWM9=RA7n2=%wuRh`Pf+BQyRv`(CXz;by1jz57S4{iwF+RNyGdfJK03>5r7$% z8^iExuQxE(>4m$IXyLdhQN8{c?i;)-(Pf=tj7Rh%hp7rTJ#X^u&H6Nr2>9^iSQhy+ zi6BrE`3Zrp^m;A=$h5E$8UwPKfE&}Y-o61qj$FE!D?s6-b#DWzaX6mNtQw-md`Vd~ zM^!-j$JHue8Q`rE6pCS4doHFo64Qq{B8LI*08wud+5%BwtXmhqHXCsC46I?2|L9ui8b@W;!y%WD`zp zt(4bl{xXURAG-6pZD_yws|=HAQ&;rcRUjeJQ7Fj39KDW$_h>B*KSrk#{2|MIfGo=e=M|{Yr4;j{1)&o7iWj~`#lm9?h7QeWA;+&z4}dwzOI3_HdY%i#`cz9Rh{bGR|M>nFXQ(N-jzcLC6jC_+rm zpXTC9(VQcgv&Z_ywS1A9>!-VeR@eqF7@5x`V}xcSL#^1u{CDO+b{b_Ga^5zcxKPVjG6dt3vT# zI#`p59Ed&%9&iV|zzcVB-yx=g$$<1kGpN!P;VfX@r-QEc9&_b@j9NvXF9PeAMmhUxwrCHeuLUY)}hEj}=iFZ;t7{Fl_zYdrG`e!CN z4EpMAhN@{HMIn5B5lV_zYZaua85t<%W@{BGwf|wjQmfYdX7yf>?SWD6f;|`S?na}o z5WLDrwO~d}n#D!1<)6>G^`ydCm3Z7VP!1lqByn47imCF7=Y3cIu_`$@*gy8IMpj;} z>7E_#Exj#0z5SZ*X*a6rE~=VtE~{#~bDpPa6-@|C(Ckmq(+M9%DVMoGapMnw9(X{H zSZj5qeLsgp{!25{9m|RYyR)hQRlyb(7&W=d1y~hWZ8OG;K-=jL4k-Yw3cmk^DCi&6 zl{pPbzc8olh_Fq?Qb8tbWuZ#D*v6(1T~~|<$tpp%UJ8HtI5u_0W)}-bE9b+;YUd7#NOG;9fV73eN_olO6 z9aT(QUZ#VAC*aQ1IG6y@xqcCCJk2oZC5egGlnV;=Urfk2fTHO1Pn<;veNHTz`D^Tk z+m#Rj;epR22;=BVDwseDXU+h%_PgalkN*o7WB14=R;#%>fZ@%;;6Qgk9|z~} z78&=ssI#P{nyAN_U62fn^nq%tv9#Vfe{|3}^UH^a-Ls2;8jPq*J#;e*L&_ElrU9t? zrS6EdYWIv<>qp0XU6BNU?VVZ)Vu3JGj`Kf$BW_;@UV4%GR+PQPj+|xC6(-SHaLKS* z|2;1K^43O`m^NO9-Lc>t1nOHjDZj_}C(@ss5advSBAYOz%AJlM5;S3CS#ZBO6GWC0 z4O>&qQ*%TbizPnMDQ3seYQ4-aEYQ<9DypuO*Wgh^i@DMgZfyg*(S>tt`c)25M4?Cs zwlT%pG)@=orAngxJ^f`OeNoe4cMkRrP6HJ~$|Xl{QXe^bHK_ErcW{hc1Aph|-yF$E zly3`Q@x%L2S)h=Qy;vYJp`*v=a>kQBjT~L%pgBE|{CzY)3LR8V6vFNDOu# zD`I*fX?&;jOD}~e{SVd$aB|I5{=?JGySbf%BmZ!JCj{O5Z(h7}e5z7Vl<*wHeDPfn zw;J_LSTX+RqK^eC9$joeEvUjgP%lKOSnv9PWXPWXU3{58*4#c-uAp7OkqP^iyRe|ii4@l2-Sbz$;Bqq3kyrR zBcJ2C?*s|!TEzwKc8<3m=x%HjjX>P3xzZL{*m z5_+!Ki>-{33qDo+RmF%dDr&zA{LWOY8K%Lj*Jbg%h6+t?Ay3xprGuxJ7M6-M8JB}R zKW2|he3%SF%)=D_u;*mjOiX=l{DZGon?cL5z44q_KoOMf6|WpMD>xJvyEN_dr!Z;e z5>wA#@jMry%Qe2Atdu#=bHu9OYB6VSs^YaMh;8Fo#fQCi(Lg=}SMwq$P*+y`N-Gm$ zfGAMo&SIhae9+u>j^DG#3RA?5I3vJSl_UC8+%-znSW+mgXbOGV!KKFAb3J3XQEQSB zc$rfm?BqSmXkDgSZ@u9+?;MF`pB0y?geUjh^ZwAmqZnTp9MxwXQ1=N#u7S5A!JmRk z1xmOw&8Zvi@q^$`3lnkf`Spzok?Ks6;`#OavBnqA^OC_NL`MutLuj&?GH|`fX7KzX z`*H}N+FFwM<2l~z!tAzhx6t>j$_;agO5C7eKpctA=OL~dIpUS!b`GaLRI*XCEUOv6 zh_Aacr{TuOd%ZXDX2LzoQ0TgSsY(_-?^N#s^K~u@1y!Ptp?{>wQIvAZ3h37@+L>qi zm6=jvk5bTUZio=^ds~mm2joGq`+tcAu{&fF1LNNg#3n=Uo(vPBVoEL%Pd#7seuSIX z?+8f~0*uGRG7?bQ_-VvKv?2(C279>{}A2B)(|8PUOFEG0kGUArQ7<>DftjYs<)ND=YV9#Pp_~9urC9az>Eg6BJB&aJ{K|cwXhK%I&~`Vd~Ute(Fu&|ZVpBR z_PgC60s6vm%fKo$F%av{dEOarUlVoMpQZ7^E<|rsfVyq`YD)+^n^g(slgWP1VDYH{ z`c%F|;QW*LQY{5ovRVqTtA&^*ZmsFO3b{Ixk{b}i0{H$fW*(M3y3cM+_!u_z2I@!9 zoQ6$vv7Yg9njVOTQuKPc`37L1=H_y(CGpzi8NcI`BI0WSSmAs z_ji0sR&=z9fuW%u&e@+jFYTIRSDCg*zO;MHN)CCuD*kM`v&E)Zgpw zg4KKKBfwNm`Z?D5pXoQjbn`{Bly_V;{wn|25Yey}cQdv*kv2w+t$-#$X6fv- zs3tat?q&f*D4C;zhb0+}tH4)m&3Z`Cl#p)87- zri3P|6naC%*$WnS$py+xf6;m? z-&q;QBP>_mV72T>uoC-YJ+Ua6p5+oj(sR#qVg9a*MWI}~EmSu|&aL|AYuTtV+*OW| zS!z~SE@UPBCkO9z_x!gH_Rb%jEsc3^Fdy9Ar@T_;(WC6J=RMt%0gOUQW!j+GyJ`HQ zk0~&;R5%>EkK@)4GuPyat$(SyqyHy-uATX&lNp!3kCMAIDg5AgWAeHMKXF+bou9v2 z8zng=s*Qft!4kyVYdu~>YP4To$Dqr$w0u9C_{EH}4c9gi`6<+~-OOa9k=F%JcRai~ z5R}xR^~}M3LTkTJb&PphpBz>}b9jae@gVlyQ*aa#k~tYDrTNP=$Bw;>!WoMR5z>4h z8s(HQi|F>mqy!S?+YIR(UyhweWVIDbKMTIOs2FiMnSY=cp)W4P3O?kOOeZbZvHn>G z-)M!9UCFr!{pZl)eRGBkMM&^K@0SckDHJ6LfY>f4>In&c8PO7Wq*Uy2!3$37qt~Cl zvp|hSJlG99SUcAtdL^aHc`O$iNfq7NncvJRzv)QpV5_?6Z*E+cf(uoBjROT~JP#Be zK7|F*LKgv0vw)`u8YS27U#!Z(2W-ex)^H37O_tZ*10EwOh4~TC)t(LCtz!y_K|CDkz&~R6#>Os6b@C zV*DA+@qSX}HsEQ&lg@bF*RX6FuRD#>-y_As3@+!nqz=%3=N<@C2Y|Dm)?egsHVK^& zRm3y5-v(H*T6(>+e0(zEEIF|yhp}L+Q%|dgrtM}$bFI$_b_x`6q*|-U-H@Y$G>qbB zQTl0ub?FG1=JW|^-D&8bc$(O4>x#(1hn_d%7W7AOAve(WK?e$&k;fxtJh%c6|b~kZ=l%`|nF}Kjs1y7;33C&+*}$7;=7? z&n~GC#H$OwvvYX7`#78Jhr&hDeGPsShAbZJTc$&G+O+Mq+>1O*t4=Z1PxkYocQdAZ1G0wvb1 zcTj)Wy?mgN$&ze7B_}D*d7gPbrB$+%&C|0JBhlCsq)!D&WeeF0_MXESn-j3>bB39L zaklx*8EbXRv;1r8%`pJ1gHF@htN>Ye(4Z8}r(3Q2D{CB-L?D?dzg?`9yl|w=TTwBf zFb2FsQ@^j$1;F)C+XF#`QcHD_oW~nHJ@ayqWGOL|3okg{3k__ap}LGRzYB68f8gY? z$4iKqNhxC_Ht#C9haIT_GZDtoh;=3F_{Aib5bL@ra&~qbU-3cfC=ZYw=AvmRZA#h? zIFJ>?$hs=E0(U886zV<+ot*+H8vlyK8>K`3ig=@f{eN!?CumqF>_NcFsg^$A4q*xaJt_f4d6rfvg)b0?h#|PWTcxOj@-J`uH2SL}tiT+B04Di}f z*?0&Bf(CS`_C_Hbq{My;wzq8?@5HJQ3_^=E0uyM~JiB1Us-IUi?vkm-4K!zj$$=-<&QA?Q1e$4IiGiNjWrq4O z^_Jl?glDIE*IvUlYb&T>2PP{DO3f_=*b@!__X*{P&isP}RwW?pOS6!+wg#nYrV*dO z<*zmTDiN-LUj&$b#&l*#P0Sg|+}L~+T&dv(VvbI~IB1flQu$;|_a)EaAZ1OMn&CUK zy;vxHU~f$mAcpSnWp=T^3A(RheYE>i8iyca_y2MCcCnFU*O_1dv(ngO$rdmR7ZwupBB#jzH=iolbLzrMlfz}7-4CyW53~{ ze_oY^kP!4r9Q*kgm04ORJ~??b>EZ;f6XCb9bK+eH9&j0d*TNzR_i?5n_| zjr>^nICM8CJH?D0w_0)^m4NDIv%1}3yV~#1L2n)B$W1#vrecpJ9Ftn3a%TnqrRIdI z+{7PPm{t>@WCnC*RT*v97*Itxa-p!3$Mmfa1~&ZgsBCsEC`td<6C%6NX+qAQNjI4L zbSh`4f)r!U5O8Ht3}guC73UlUC48;1E!vEj1%|a6$1u)CS>=bV`#ieitvo}m4TNGG z>uyQNNp{5EUJu_-vrDczLiWYaR6r6+09Edxi?u3IBMy}qS}SX=B{C(AijgCJULPdFF3o$WwHTPW!z*@8IYF#NhMZd7psJB5K6Q zrlNtxhQrXmM6{MQtOoT^AsrBBb5Qtcw*oyDyirTP591ixVR(gy5@h9}{<_@X$h}@0 zMjQ`AqK*xS1ep`u}IdSFl3l> zCAp*}TfKvB4=7WqGIw2eK2~M>nl*^MH)=iV$NE;flgd?rS@)QhMlI7bEQ)kJ>NT`u zXf$utNmChqeZj9p64&n+^W((Nks2izXQtP4%PVi6?mtCixc*y$t$0t)9`HE57+?2T z_LBSMDV20oO|GIj*lxeZ-Wt-L)Gx`t*!0%wEr5X^TQjd^tfM&t_1x_4vK+NGN+Uza zqO+sH&32YB($^N`8Nckpx`|jpyR{ksdl#^Kv1kj>lqhO!~FstxU<%&BX0#`J&>W&IwvYh7w)gmTYP_mNCe*e>SkAaNts}VXoXP z5j(SST!uf!bZ!SWwEY!@nDkP!GDD`LE2R~`gd1t|_ugfx_%gJ}RBZh9@Le96ilK@Q zjaQ49azw=VV_V$sa1wCX5z9_)RQ?2ZO&^n>L{hIhE`>JGO&9h;Ce%TS<8O_#7X;xn z@GcQ(*v2E=%m{6Hp(NS-K1cLQ{!8MqPL0g4`{d-*a|^|l)4l$alk<0ih|Fb3cCptx z??K}0v@fj+2(>QKQ5@N&G7pxoVpLOv)j+Rf&dta>P|`ok%7fSD+~9@$;$YD#>wW?F zVx454aQY{S_k@`~b1f%%DD^Iqepx)G#&4X2+#ss80YtRLaQ26DVD7r*0z=H-vM`Ww z-H>~b9)jvh%|kxFwbFs6xu}V$qO9c9EgLgCquQkt$dg5&M}U!71QQJhr5(OZqj{S- zY;mYCX}UEP=h)lvy3KB-LEdaudd?dC6+fsm@N#{6fQ_Q5xa&%3TPgq6hI?&-{U)i{ zQW_TxhR9^;_AVlu+oi>qp@czE44>j`ghQl98eLl-)w}8rp2UnzH9AO)_=m5{BGjGvZg43M`DQ1 zC1i=6yc3X!2`dT!`Z#=@!4J1oRKjAzWl53QTaG0~^W{6F=w*&6Fp&x&2@jq)8lNN1 z`9NXf;-$;j(?(fKTwAUflb5QE)gp}fCR7)TU{*YL92@&?HpTI3zn!tR>&zBa+Moh< z+vuV$9k@rG*nuzHbR2W`+IpCZY!9QjZT$+H%uJ|G5kamZw9167q;}@u_~u-J+3$zH z1guL!NH<$95pH|~_eplbX^l3PXjYk-hx(V9JjOXgKH+uP&m*F0J6%O-sAGu_xwD}f z@galAk$Prfqzq=pkpEV`+fNcdM{4^dm6NFRA_T; z0Int%bTXci@4YtU!<5|*?Ys;Bm8aER7sK?m!5~Bgcw~W84z3hYq6-eEB+1^z3|Me* zMvvj$Znmqcvr$Cmzc{}Vjgtbbc^KXR$H?_h;c+^Pbl5Bs8Tzh;1vuLqiQGP*y+%fG zrCak|PFs`$C@WqT(X$Pk_9@;nMaNmF)l}KK(pM8Ge1Uu1MsZ&FNu;kW2Z&Hq%%#Nw zt!_~WcOO_;ZQ*&RYXPktIcu1bQh~n>AanM%xay>9I%*8J#4Gh`L#n8L+seo#YV#pO zL|J^5ku2khG`4EeOH`5KYNb>2HiRT|6VBv z{0b&S>m<^%XaE9J`olJCv&j+CVsR{-mSHy1%p}Gn2%hR8wtIZEfAG*d0}-}=)Kg_b z!RC7AI5tj@xa(YG^p*NDSoS!{YZwHL)rny>vQ|kIMI_l^2ke{~;fI@UE!_+HsIHJ# zM+!JBEQU)rR#O(b;xSi>WMy){pzAXXofB-aFd!)=&F;2VUiD_tD$N8jazIbKdw>w;Oi>^V1%ganl58h1vREC8bVd^q-<-SRo8E@}E5YAo=lU zLKxF^o%@dSvS#HwXd0&EiEPH8xvcES`Jk$BY;r}`!L4B`lUd0%^j;AP+b`i#T7L>` zW9hVVj$fLWcOq0UsbWU7_S|v4jC*VL_T)i_ymL3ZN`qkZB%%R%V4dS)pT-l^n|E2j z;_HTee=zvZ_%PWNq(-&tiL7N%t@$`#0_RSeU%Dq3sNFm`f2T<67LxytV>C&o->6FB z`D+n+tVc_#L*{VIa^1&RYnFg-xf1G3V=oXd`!|W_RObs#<7HZZXsY3+R1Dd&SuT^m z1u4bhB{icOXa1S}EwHZXW93{1t)0l(ApV+clbDo0^yt`l^G?C1Z19Xs;owYMyrL}a za|?rEy8pHCG1V}fVY5UC3-Edy63D9*EWOoayJ8&BL8UyT z?LOl;cW_w?`+2?6KnSABe5t;LP>_nAxPd)`k%aS*TN<0*)B~V3x?L6CGkuM%x z1n24Q@skHsUh9bw{o}+hpi7XBJ~wabX%1?;!!D^BI&@z+&TagS zW;yZD4Tu_f)sQv@dqYVv-wMBcWJx0=f{4%jy8d!A=+liYgaUN!Ec!q@)f!Bw#eJeU z4`q41_wahjOor(o4S^kA>1Ms#Z8S)(RO?&J*xCWZ%$U&_rD+z+sows|k+Mv7m;mev z8uUYCvNpwtXT-)Muq`2^MXV~1gZv|hOVK%!+U3>l&YhR1c3DycHqKy^H#F&u;S640 zRvC(DT$4OPJ|vl+M+hi=Kt@S>hE(TpR;Nb0L|_(bau2 zQbaB!;wsDTvzzfHEX+IS`a*7Oz~xe@{DqRvuTTU7sNqOD-$oiDgx@w>#-+a2zLfKF zq1oLIvb%DOMewXM(45B_7y zCT=+ISO9J2uE>Q~bma0xrODgv zL-*~FO6qi6ZLp%_ChmiR!?Is{F^?l_GUn;7BJX*{-Tne*#IS2|WFhharjLEg1fgbm z9vq#WqZ9JYMV6;l2)Zo6BI+NLJ0r3pi$bR?9eNv`JAh5LaFX(PdS-aUgZ*PKQMcw{ zJ3H_E;e$XWd-&nS*N;!-#5xXt4iM235dp@JNtZnBTt@PZHe#OG?qa8gIs99ZokXI7RPFzmKN7EKLfsS!tiS zq!=cYae|LOVwlVeW!EwhMl3sZC|;xOCPx3}LU?p#czrvA!BP0UTRrNqescvudYC-W zxJ)z;xN8F5;P~;%j9s2v@Y}d!vcqkZZe$u{R)6wI&+=Xi;yi1W1`@<8!Ixy%;f%6% zN@Njb=avQTNkcnA(&o0Hh#gialVvT^xi)k_4B>{MLRmO3f0cM$%*p9_c(4np?trD{ z16SpqA2|I{;@2=Q@9SjQw}GhBk&)QhROkVw=yS&@;Z-!YVG_<(-cJSnN4T_gOumu;wd6SO;>9(4Adbh+vvjH2;Ypi=ukDi|O z_bxMw(k~J%x@-XgLO*q!xAa@XcO9>vO_*JALNOhf1Vip5afIYk(8)6OuOQmRHWC|g{R#5>w`*H#ca-SNQUoW~=V+N4Ie_-^-e7<%xz0(U zB~EM*uY$fuZw}+1lYnaM=GgBE=fX`pqCO$u`3&}FASYKF%2fPW;x(OGFnP+3pl_c@ zJ34?>SPbDHX06?=!56*@yFiMQ4cWrD>sKB7eo4UZBpzC=^xN`qITeU58DTT)J3OWB^sG$}^QK4dV%3QCnH@(%$)~jCgRrSX$ypRPKe?x7?!^|0w5S zhoo^m1%w@z?v6c+A(n6plE)x`o?%udeVv%7a1pm_el6xwEB^ zCmY7@TE?cT6rh$cK3c*R%BPD3ED_A-EBfU%nHr$dfty(;aAPDm_)(9k8NI$rzmo5F476XA5IZrG>|Jvlz= zADv&w_x-cG=&4N5;a&Ze=Z1J=f*~KYo+SE!-?FT6eFug=R?2R?S1+sNSru;Cm0gr(aMR z!*$!C8Y8MeF=|Fz6-}ke=Wx_8ETNHMG!6%R`XAY8eQP=_bWGGbs_Qte_Z^2J*wO8l zpI1Q$X2Xw&JNLm7yi~eLq4g7ZCoGFvrA;oUG(D>8rzMW-*Qfw)6odU){RLT&v0MlY z@e3vEs#z02#?q<2k*k8n+GDIr6(}3~b#{5zw5*m%bK5VRwZ)6ethB4^7Ye!co*aCg z9G`=|^G9bZGd>&RA^1PdJbL6#f`wP}LRZz>e7LdD%PCOdH?b7bF}tIzwQiRVcSTO{ z4Fe>bD@gM7WrAcyBjX$T&6L^(QRQhWVnlr!Dsr(&(kG1Sv0;>Vny-(#KOmugwZ!@ypzN{~I@(}5#03$$IgiG+d#5D|Q<$Lt9V3vo-M>~S zPpT5}uFv5CwGr4za7@*e5Nu2_Pp9aDPfs8$+s`WDdlm%Sn8~=FWb5{(*RE`~R67F> z)EDvY8V7CC0w9ZMm1f0ELS9kV?Qx^%oB7otQGnthxcCez2TG}{lbiyKWz<$=!8ie~5r#hr=Z_-TxIME^PBkxjX{5uxL zcy{0xu{T7w9W)OU@{hH#ksNBC5DYJ=vA=O#DT*M|^t}u%BBU6}#`ZAbH&d)olq!w! zyMG#`@Y7GHxfed1F3B_$NRBy@{O;jNe=<(ipywG?`1wRXul}79q37d8m@XYrDRG!% z*0h98nk!|b_Lu0VmB=!!__73uewe~@H(k%qGGS##|lZ&>*OjMXNP4~ zfU~^&=Hx=2407NU-}I4BVV_jGTXbYzf@A}mpNn-d^M-t^*|4o2Pj73=&Y{_kG+$dt zPJ;q-LLan&$e2v14qU6VeORQj(gJD_5J&uTtY&S%gl`6ZLo^OQWrLQ}v;`WJ!QiiqI z{Dz=!I8t*QjarOJ+Qo zl+$1|OL#VoA)JI=!2abX72g&ym7IU`uG|KThf1tJRpkeY2+9^YKKzOF!An4~z0At7 zX~PE$cSomVb0jdzmsy#b53H=Z@G^yK?UP~KU#P^8?OE0@!AUc#BGF-sUFGcBRf1^T z1%rpib^+aA@<8f`@$qo^2}Gq6x+Q`-8z3_46?4d`S;fJclKJ3zEQFYhIl=xg_`u zQF9<1N-5E3J+|Yyr`>pj_OV4gHV42bUH9@2H{xDRzrgt>`? zQ_$`1F&;fde0bCWiUs#dH_DRhfO9^F<|+A?AQ`nRXN?Un&xBn}CZpixEwjZjP8nK| zWQ%aj%ae*OSn{rZdoi+zzi$D2qg+g4FjyNj?&{XibfMl3f_xlFbIdO-v)x2Nv_=0s z@$jYQqfP4S!RWxa+ejP44Jv>@xX|NSa-4_yg)w=waG^|=qC{*eM5I#KKrcaB2ur23 zOk?vb@k+V99>U3(9Rhb%e}kanmoCFRlHZ}38}Y-*($uD8W=(y>R#ljKnfV{!`Y9ez ze8TYrCfsJ7zD1D19JWSv7j^Um9XE>Q%Y2!(|FZZ@1mdjZooYQ$!NPnMosS*o4Lods7a#|uBwq?t zNDU$|3Ze#Ik8!DnALZQrNghh@GwMFEBE^QVVBAE`8c@S5yxxv4BetN(q3kL|?++6% z3LVXN^tm~i)O`)2C;qQd2xYV0y^talDVGloYAb7KY24gG+dWWmzdso4;)OKEmHQ~M zs3Ccfh&;La=V&^M*caJyfsGIriow=Uw;Gv=2K7N-$z-9NkG#-eZJDaTP$9i@sk+;R z;9GHwpfIF|1aPJ>&MoZCkYHnGk{N4T0F6IQeDBmkVs!aD*z->JPWx{u#()uHSEzVa z2@YscaTlZxI11lO{N_49Z`x7N)bieIqP=o^duye+)As5#HSs7{R1CSJwA=)3vFMQR zKtEF%fU3dJ?yFHZNYNq_fh6fG`fE)h3ebf@(onpQIoe}o(17@GznI4IYz`Db`2?fWH8>x0PCMvoRxiF%EzE= zhEtXc=;v{@1`t*7=>kX<35o^RJ7)wb`XfBr;#U*J+=q@Pzqw$08_0}<;_|{;{%h2x zPtov08m`Cj4?5ecUaS6Ets&LbDjysJqF1P^$rcGj4|S&fIjA$adFj5oP=9t)>9F90 z{VZ0f7RyxiyzU!*Tbod`G5p;e>U4k~eci&+kBikKH3VfkbxPg|d$BQS0ft{eNGb`d zPqc|y)(X{IT=WJU-PUk}Jd5;bC6gHsXxPz= z%i|J#OLnzUWP7!+b@aIoIuA-;ajro09;@zG!zO1~MGn0*zcQMMpA-@C(|&Ky>+S8G zdVAr7JFZRaxnNE3zHfb$?yuPnA_4&adtAD^r zuiFb`;gB$0ava9>u7ZlR@NC8orD+bW)gM+<;Q{N~Iv0M3Y zh~CO~llZOrF!$z^&is|W_iF3g$c38%l}YLaaQvb&;07vU!Ii2sO96PmtWxzdEQrvI zzXT6yZbE-+7J5axiqBGh62Gaiw~QVRZ=d#d4^LGChtfm?hdBZQ%WMn;EvK7~^8wyI znM08pR2H-(18;pPlF2N*aTlHQXfoeV{8qQuhF6Fh(RmsofoFtSqUnY%17uBt09bs7i6Q}Fs>uis6mPw-6w(aW^Ciq=!lL) z=X-;}F;+pi9kVAOMDcugS(=!K2JZAN8W6sGgRDQSj?iBoBCXWs!9ny%ybuJ-vxQAU zLL`DDUF4d1t5!V97SLXaZAlK-D2gD;Bnry{Qts&ICXU0ZQV}~1I`u(~7Dn|={nh;w zOxd37HAJh%{Z;AYR3eojdCgS7du1n~&)D*T!i(T_DDG7USRTg!13<@$eBlLpj(O>) z6}p|&-s`Syu+SQ-WCN=t*#;62vR?ITK8%N@-`CB+81Q=meAT#yvyyJes@$pG3wtu{ zg^5B_j>yK{@Vf-*G}f-Ey%Kz)OZH2G4Ti(-Iti;~$D0pd$&>iiy%uDe*D8&gS6vCd z)_7zW7 z&%cV57cxn1p$hhE5rkQzMgGOnj>Q(akF_!8hhKTSWPbXvyrf8f#s+ILF0w6_!bAD) zR+ka>BAj2p?~G4GBy^|E%X1d4Szd;CUW(al6+QdVAYoyeQ8P$zeHUvsNC1r)|5TyF z^;a0SWQVr`r5Dxyqomxt-%R`(*T*>nqwLEr87y)h)mWJK-^T;b5edyHB=qD!tGPKe zDX#M(f~k&X4-06a1SIr#EzHi$^KeLH)OYl_SE*JZAt(P8Fp7EuLS43z>aL?kC4dZDL={9@(9&44Ts|BZsW&jK{eIw!C>#uW z{g(aeGkTcGOrhB|nz^s4%ELAILxs$;^V|R@5OD$xn+?Kf+;8g_8Xf(>>M9pySyeg* zABN&BFhp2a2GrB4DOR$+0wPq|L^A*p5K@ICqWG2p@6lMTgo?nCwg0okiy<|4fBb}s z4C-g!xSK@;kKwX`nZ|`UYHvO59lAclYel~*CkZDCnum_A;&LJs%yQwquD=3jJPA7l z@|=wJ>|lu3W(16cUsYi&J;!9GX+&Rz2kkF&Sco6s!l_4BPfmKL{gvG(C#R(g{?|J{ z+M7(Q_Kx}w;B%clMc<&e4^I0`SK;~Wl?b8NN?r=#{}Emp{b8B5wPEq&1~$?Xh$qg6 zc3jFR9*LeoTW!}k%yu#paBF=WJNfmX==TJCd6KR1d?6-2PWFymgN;tdFFL7(Tao>J zKYdaXzJL~GRY&atG>}okPJ4bo{54<<6J?!Y5SN!Z2VUCu0RrE$!w$G!bhGBGM@C54 zfC!J29-j8U$DnlJkW|_r@YJf1Rvz`8{w{u&%xKe}oOOmw*F9@@c%USt$}?@HjL1I7 zmE|n9v^CcnZIsKdH!ll3eyfRxZmlAs5=)M=m-t#bw?4o#Ssq#xnw7zY&*gK@vzM$H zJaU<>JD{+$hSf)aFna)9%MHqJ)kCa%vK%r3R}GpO~!GSUR?agHGA$u4Wf zfCdI}SoBOdR9rLETbQTa(O?~8{;QlFHW1{frcm=pP<5?$?|9u>r>jtyv()Uu$X?uP z)tjh~=06vk(vTyHnaCHjH~w}oNG_r|dXN#~$cCY#&#wn@x4aHI(l%<+Z$|p}<(NFj z|5G~fA^~hOkawU4IHW0krP;cExOjbjF_|qT;?k+RN6RJV5TZe^;5XA{i}1^k6e_@v zTz^SQ`i4|^)lY3pKXY-6ZXh5)lJQb1EElB8gpl_C;(?R-e5sW#^{#Xzdow>?0_u}2 zQ2s^6B$rMv@r#U%%vIwvJXa&N9&lCb0UM%jaU*pA_UNFLr^jYPQX#JYF-{ADx+LA= z`(tKh%nIzTo^#ruZdmxNwvZ*(-g>2hOd7!TZ6pzV zZ3ja@lXs;d!7Z#8%>f%{u)WJtX;CV`!+IQOa7b&y#bsGnFLQb4xt%aEq0>A(j{Vg0 zuVA9J+%fK4$U6bDhRJyNUXuc{fx?-|$mgYOAif?y}V zuD5wp>Cy`Q_oCockM)1%o673zQqNITd4GL92Ta*ywr;#8sVpMo1fG7&%EF%I7sUX) z!3{u5Sr~^UCDD@1jGvqy@Al8mye#YhcT5Oq7su0)0*U5oZ40R=B%I+>{-%Yo3lDIN z>@u9R!nj?W=TkvNI7j&d3xi?G0hy7nSsL2oMRPDlzh~t^6R!9m8hEACt+czus_nui z8%*kAH!UE=xeOiB{duG~QO$Rv^v6>?TTUSXceH=-&^tLkJNM4cd*^*d+dqdzw8NUd zQR=X7VO?pC9PqnQs@7>#P?xA|nziUHXEzvxC>Csir9i&gYI@D}^~;h{naP)lrz9^k zK5F;R`k2UrV>On4nRwz-4ji%%4vxIT{Re^mn}CA+@Z#&or!s$Y$d|%n$mMSQ$SSX6 zXSGH9w-D|8&0r347SojN5dc&6m7pNvjs0)K`!@LkldN2L-w>3}Iv+cZ zq1*so^YwE_v&+tMs#yFJoYq^+e-|V4IrqU7lPpSrVsc=g=+})6EM+`IfM=NnQh3vj z!*pFYm-#`DYAGv2$&|ZLJLOpXHO3;@j!e&NgAjT4&e858@8sa5?;SqgTk#3NlcKmWw>b>T~F}aUt)!1Es|6JcPFsls0s`Opo*54G0-)FnMBX762`=~E^%n0hGzVQasP7C@Go~*}# zt}v5RV5Hw=ts5RY1m})3J;XH|&2`#)?AkBtpJ)>E0qdv4=a{2(n`%2JuFQS?gId`H zS(=g7qBT8M$2C1TKk*7KJFnJm4*_daMy*g}?&q0)T;~D0qUk%Bd~iH2@f^tv^7V@z zag6w=+k$*R=rW5ua`SN`p?zDTkmK-4aW-1uDm016ZSiam;L}WI8{~ z#LPq1FYQ9&(lAA4kzn@x;R9$GiWV5QlkxKblmAN^5@_7drxy`4u;)1bxp2@4T}4>MHk?Uw&rE01JzV z6_`Rt4M8-ywZ@6x(fXYsS~$C_iaSFdSnRGp#>)n=C*ba5MS@r$VG}q0z|oo_p{9s- z%Eo312Lq;Irh9D1R_Sc6HtvWtfQpj8i#JTZZD+xQ)0s;RL`ZM~iA%^8s8HDGbTlM) zNY|e*wq|3+2|=LlF7EcnO88SXH({CNBAq}$aqgvr8aC!A_G&?@q}y!QJS0zBD-@NG zLS&FnMEvK=`hlMe)8u<$9~+IT4;vVoYeEW?dTeuaaH##9Lz_J~I5z4z!snv0iF&#& z>gk$ocsXO=UEJGT-}E|nw$|9sc%{23HK*7Gc1pIxWgm4=27#<0X;oD&ho8T-cDII* zP?Uq=F57a62&83I8m^&Vo9ZO+A!9>D7h041)#4c9gYatt3|HJRpnnFs)pD^P#wo!{ z6Y$@B!|TT?;{Y|JQqTtCM>aBo?dm%0_?BoHGlrW(I*oycV4VhRAy*c51u1hWh6ezo z(8I=YejB$*=S+>1a=W+Qu57{|Znsy~YpUmONxytGINxik=dY@!sV9CRR5d>6!Ck`6 zrxi65D%2jmj%xJm+>*;)G{CP8^&=t1A!(W>)&+b!<<&hPkDkF632a^U^5zgn| zg;s{eaT25w2&6yd-kEt?)_rLpu5hLAV`9R0Z9>DIErKffa;TRIKhy>qc)jDk?X3>O zYFmg22w=$aN=C?%^U8I(v${%liQ4XqF7Ft!-B8}~q2nw<|FPKtXNE1FxRU1xS(e#Y zv{YuY!4}2uWjfv934P6utFQ5d#`vBAxZYe_+>aWl&*#q_1Hr&ZmC z@^9SDjeMw&M{RtD?0P1M=$s@AI!r8~=|moUak}C!94CvrYfj)9u-A*JM1F97487#;@vM{u!J!8hUXEZ}my59;J{VfX*sc}=Zl?eB? zn)OcYR&A@+t}v6l1rGdrmtEE{YTsSN18r`1>T9D10^P$~+fa>Z@knJnl4ko)5(<<# z2&B=0YSZNjDdm&{C?fp_9>N>1d}+b5n_wDXM81F#(b{9C-PanmN?TE3@axvXLijhX z)%rS^WEYYS5^27tpXT)Z1m@(1Fb~Tg@QOLgHvDqf5aY4)IGV7wY-AK>8<}BB0gix3 zUKsM&c_n-GFY(+d=COxk6_8!Mv%}-wp7*uh;Zw@fqdMoug8?5R>8Um|&ocCgrw_JK zsia#HcrHXDWQGUa5GMG|&|Fn|%kc2{?I1PWqf`_iG^S=XRxfxCZ*NzHmj3Y@oVaMl zc5-~wKROSN5x4;oGzg|MNT3pp<5R8IP3E9f-O@5~!rS4yGGP72ZytnLc}W#1ynLG;vT5izfyeuKy!};S z{~O;Q4E_wCCR_3<7Dxd^^oxT1zIB}MMW(yxnYAitwSng1H1WTLfva{}E1SLZM+dz# zuX1?UKfCaYbzx?Om=L!moKGq@qbOcMRZCV(^Pu0sXVA2b+;)ZyAAatmXik` zUC7rg=1_FI5C|;JJW1Yhqf5wdDO8?@zDr;wsp7AyWP(pZ`>Uz02Xjo6pjRU}q$2*y z;3S!i8@jF|p4^o_m--&G8+Fp{???p>BHBz;uPd)wO+Lhe|Mcv< zf9my)_Pq7e{@#ICIoo~oHoom2`C(lO{?b)B{C$m%?s6~7tbh$yD(>16=+dJK{D?}x zk#_ZKYT8Tk;DNCwgp0AI|HH|n%9ZjB(^2JJ7KtB)Qkm!oHt4L;KY^D2l0}S;)Qw`v zR@rTMfTvf_L~Rm5W!P)Zjt%cC{7I(qAjEh;7R6QkgTx!oOmVwbCV({p#~WRt#x;5LymISP409kbS*xXl*fI12{Pm0nWUrq-T}1qRAx^DF$_(MD*58 zQVc}^XfO|dop>@+Lmm-vk1G^LC+Dj){8r*OTSo*=6sYzJzv`BV)H2_pIkMtdexyHh zS>Lx}zC&}#N&h+8VqwEZ=Y``ihp4$Q#&&P-;21=%y@OLfSiHFM;mVco##txBzw>f$ z9!|Oya#iT#LMO5aR{q})NF7KPsvQvs>15Oi`HjSv8yVUWjC8emq1FJ`+Cmf;IMl|2 zgrBSW(4a+f*JewxkQOJazj}$*%Fk8zoMclxB-)Ioq|@Bqs$R63z+Nl9!k9&%6@*?E zcq~O};^?Cv2IYarCsWD;FxvgRJC|Y(7ogrv$N60gyW_fxa+VA(>WP7J{Dy_6it8{m zz(naj>K&C;3h0Y?1dS=21UJ0PyfB28qyLGr{FOBj8tc1d^PbzRedX>(Z;;MNdCWy={>%|>)&N(wa6Y8sZ{7GbnM!O>>719~+n z1NP#rNk&uws1^;=Mzu!Ct#vznQ{(O$4X+VLxq|xUm^orCM_$1MF&rcXgqXZ(I7oRe zlahXi&fqs~K=?y8I0fzv5fx=a{;*t(_T=oYl&Qf@_^_dlmjF9`dtz&TyV7b;?zpIwKa%fe|OR@KL1= zKO7Cw`MzFwA+abssP4?Q=8m~bw;)?8WT5y;Q57E{CpAvQ`vHa@LC?wIAxyjKsH5sk zN{o!IeC*-7)7|}t-g*8l21?o=j>S!UvT=D+Na|DN)XQb2f~d(-8x%U=K(I-*D`e!L zrfo{Li-x(mVpeKcLTq)MH9Y#=E}D1I=)IHpQE#uuD)V3omPG%4nEscEA0TA_GqeRy z&iN^rQg{W8fl>QLt#^a$DxCTs4hA1s8jciFu&2IUit54fWjv^Qy8!1<-w9D>e}8O; zj)81eG`admd(h;9p?q(yhO!9GO)f8Rb;xeyAOwCASwzt!Vc|K6#HtO6sJJf3z4}(Q zhB8Y418DKRLjQm*N1@w7|NnECX6-?%k~|Q3$s<01DgA!p#T%VWrqN|(xC~v^m61NH z^o`)F*fR9uw&!K%e;O}*)M>9aYJsdV%4^ft$<;$xL3Uf|Y%e0a4V16_6>tk*M2JLv z%VE&8ga{rTeoHj-wKbNUb3L44@IK%!cB$LOpzRwZ{xPfd>u1#JQ=gxW5~2tY1F*RsMQDT6-FU6Fc{h^DBHlxwq+2q zsP4?=1e~(v`GI{?%xCDJ8KU7VT47=>KS*sBh8Pqy6F9(z=gEOr^RdFNc@+9Cx4)cK z8;!tQAN%>3w;;~@laoi28IVcmU3FS}6Ym|qhYKnnXrgiy%2PP=_=+!JieXdl+sTY3 zXieB&+wqfUtxCJzy~8QV>jz;5-V!uKQmS{hFt)Z=rPqMu)c#;V-%v9vld$m4T7}@p zlH=Uf|IsLH+1!Sw(%9~TE50)G(+mF8qc;5w6v zHl!irx}QOd=H-&gL@rEarL2&p3pEUwGgbxw>`~{Mow#pS51vT<0#w~4 zs|D5LBu5qrOmEb0ZLm@>vxrX8c}Rc3dHw>HgvP(b@t*fJy0RBwBGbQMdkD?1`yRpd zdu|BR2DiECI5x;8aTjNY=760L67(p{Sj*myO!;QN2?`r*bG$bCEE9(5%HPA&bp8W{es6 z2Cb-#Nef@7dh~T9-HNylllB3|Bl!Xf?{Q?#rq2-i8lni7fURCQPDtiAPD~pVUXW_@ zUSttN6BEfDiKoFXKeI5V;qyDzy$UDg*moCl=&(P^(!xs?R%sMrqaqkZ6!Sqgna=#r zV(g9(o~~}UJ6#q)+i*GJ`s#sMvzjS~%`PlU+2nn^qs9hVIS<)$kBM3X4qAW`JEq50 zb~}Z1?pROW!~NMkc_rC-i2+U9h)n|g^1TO4QORWdjh&SmzU`;US=CyD)j6tdiVbd7 z+y{`%EFVEQPw!fp2(!m6=i6qz3*#pm9l`e(3UOA=xr+L2HUml}=B%JpMIK1*t)n*= zcmPihfbr5>KhZyqzw4FHVXrrrs%v~~yl;XW;*|shI925Woh%#6AnrmOQ~t_%?JE0g zuDxoj(tfs!JS`ui$@n*S02a{Jo?5Kw?YR;hXeL6Aj+f5&pJ{O)LWp-qGZV7gd+(4BaB%xqmy0%?UlOrt5P(ma^iT~0Y}3Fe;tTUpmwNl8L8b~PL&ri z?~o#letLY)9Fa({2fPq(4{EURZeKV~4R_a^Tgoi@z^5FC+B7MsILtx)UgFhbD&*IT zqTQ=htKd<}e^swgO8SV0@;j+N)^re~qjw@=mS_443(u7NV4Z>o=lP`H(|BXsd<~~&hP5)9LJ|f67*mjx|xFWJi1eD%3~mT z1b^4g{DvRjI>@WS{F857Fu$Q{Z9_gQ*@-AU!a#f$v!eAi#TcP54$Gd?|0VqlPELQd zbEK@l*_q``~*ic zngu~1L+Y^&jz`>}1iEuMr7r(3qEEcq%0b@}dNQbd!1$Zf&WVUhsV2*-Cl+fJ?(1J9X1qPzw2UAIspx!{X1;ts?A`ebp&Vo6OX%)m)w!zT#e zQL=v4YV{pJS9Rw1wmRxN6x6&byr#|dP34pQIPtPhtzw^vjGkLYZ`J*$0BZVgi5uoU zIeWm;h>LM^g@l=SI3FZ_8*}}lIk7YY{~F_H3Dh1T5=1|sJhBM+GKHIe+ro>*4KXH# zj{GWY#%wnu1nJSJ)62kke>4~n1WaySuNMK15!Fc-#%U88cdIxZO-)=_=^$*Hj(#b|S>A{ps$QeM^=b!o0GF=I)A5;wK@7Kd zV?2EXFk|1T8n=u}THQ+g97pJl=H2#-C3}f4r!%7Bn?X^5q|fJestw}0hwNpvUE5l_ z1EpxVX52WB@xCdZphw3~4vu<<-d@iaI{(|jAk?uQlBX2lVuPs|ca(OT4Wxp05aRe? zbjYbSnN>q6#!j_aBY{w8Luv9zl>my7N6PR~{DTFw=^Q0KUnsCWP(fs=N*PNpx-&q+ z`D>!xA(d`ex=Z+bt-}bsr;Hohpib;OFaEdLe)i6Rf(iw39 zQ+RvJ1(nYDm9Pn70Dy$+!r1;w4DT24i2j;{8u>yPD{TB(%rc7ozxgm0n)Rh2P;rGJ z`S41!K3~VF+>^{*1Wyd0Rsl+_`}Xv@Pz{Gc6f2je#f`z-m;E9pj`qi5Rg3GRZ~-2vrL8XqbkbWJNhLTCo)s@*&C3!7?o2j#ezhmHUe1Y3H3)7 zX2axATr0H_a9oIy;Qd4W!W>8@^o~N9NRwa`t$<&pHLBx^=zr4=xRBw(9Sznfw=8;$ zA()i1Mmb@^6x98-^oY@d_}Fp&5yqt5U6?41Uw5nU`UQEVWwdDJBz%CONakhfBK*b`37Dm>AngF1cxvv54-wFie)1 zE;tI^oKNfsIZEPq8P!(PYp$ABjp+0rCZ31XxGR&6 z_2@*#Y(Gf++@s@W)C`dQ8HYf#Tabv@;B~k;*LmSM#L+|SVAL4M%_uhiGyUa&#ii3y z^J;-HayhF_c48bcyh?{s4c${-mhyg;53nv*_`6&-t$5hfB5AxG)Pr7CA2gG=); ziI2u{axjvHLh4I?Dp6IoT5o&JMpcdHm%`?2SkTE5j*-_&>?y^ZWdCUQc(3pIGC~>F z7S+NBdVgQJAcmG^)DVaBY6&oBlPS0@*XwqnYKg4qj`j9V(SHmnDeV4?ew-$g{W}$} z1(S)e=x+vt&{aT3vr*};ZQv%sDp)e&f%&pr*#-w9t}75gQAM9 z#BztI69RdzV_U2%Fp}%u20Z>~yF&rEd4nF5&(L{8zaSG^NRfl)K#b+Vv7i@`2QR=r zx?lpg9OuvQ#>v8%)I$1GvaH`ek(SoV6n-c1!|LMr(dRH9Q1jnzbqUapzPX@TAuop2 z>y+Fes<;RNSfx2%P?5`>@b&7aQ5wyyTaw0b-Q{R{c#H$Z6z%J8FlnL3e3YTLq-4{K zv?=mXY1eIxXRO{0^eYJ1;9tKS+eb@q{OW=0rEX zKN#2|xum9_8?+^RoG-2T4N~2c3;)vsNG=(>Wzp3@_&K77rnZYV?Uz-|nh@ldna zH|mpxL*lW1g=4vyL|3)abn*iPv33iJTJgdC$sDnFW7Eh6I35WI>STk!pZl z^W|aF`($Sw?ZsxZiWG>F0J4-u0D%(1*x3wippDuVQ`&!a;Wc_%3n2B<5)W4ET~U-~ zi1mtoe@q@s2pu|ip)vzo5&~*+R|UmtEMHScSMZ6hd`-$lP-P7E40ezqx=x7XWV51R zY=bNm9-<8MeOGdSLj+DG9X^NG)gmV<5=R3;>a1da_VLRphTsQ#hkZo|rdP)JCHXdo z4L4T?D0madqdBB+SZb^-CBm?bh)wb0tRM zA&e<;Dh~FKy}eyEn-^;ER@6V^Q@Fd&-z)DQxRb(3ehsTcS4iLC*(|Av46(ZF{wgEvtcK=oaND6P3Q?SKC3~%s7fu*G=Z5)l1L*g zpI0HIJv)R-1W`P<;lYF-P}=I;tcqF}1)wcM6a!l~Bp!%k+IQOCdiyKB`okx%mv-7< z-OO3!vkVZGBJwvK$A+$B_`HrKjV4k^s7UN=tanMh<>C1sF&fE^_|#CVKoj7kzq|qj z>w%I9=)1)pXA;jI%90qSFjRw#ps^#O7D+X)=&F;2VUiD_tD!uwl5JRD>5?-nkkd3`Q(IO(bcC=r@=Jn$YIocBsMeiWr? z&GlP1&gPOT(D%T&A`1exW))`~D^$}nqEMc4tH*&EFlO@Nn6joadI@vu<^6dHnJMn}bPz zn4it?w~X9ZX~^^BMPC8~gage5<$q}oo+Naa*xC}e3f<=gKX?0uu-{|0Sv9`EAyMYz z8&VuOa0@?n9Hs#~?J9lfQ5x{K@L{rOiFk_*WW#T}n#BWYJetXBz|{tnDA-s-*_@DN z8s|vcVW@#*pt`8p;v~qm&2}Xf`7=fm199A{-(2KKKYBI{(zth4Ku$7;ng#6TIo?&t z2M2oxr^*9&hfuzJI0WSf%(+rh{q4oqm;QUiii-XVxxugZA%jn4is@zalh@aqHQ zbnD<0C?uWVTx?g-<%A3%EXMCzc*eMHiAEHl!sg)_dj!Ry?y5dO#dM#X;nMAZ&}!ursX&)F2KGVeIu0yBG-tznsIlA z-}*v@*KqlDn_?0XUk4gqsdtrCv!pSw6SP5~#DI9QoRN@SnkYFo8!yU@$l)&>=jU<% zqqTLAklg_00|(FG!)291#RvG?EJp z^;+$CvxG&LLNgd~0$qWI!9rP-R8~oW5pU=R(vL3^vHx-|PnKijO%kQH#*t({CRh7R{3MpDq1YH}0S!y3 zOA`9igle{IoP9I%1tYQq07Ibu?)f4C2ER2uT3p=tyd5rZxGC3D9Y<;zWG1V#@W+^= zWQTTYFgKi?Sxw^(bxq?w!kg$<99PjW*Q`o#wAFWj6^RCa3Rh#wbErWFHeZCjoqOXh z3e#x?Z4m!8{%y75p$i2cO=>zD zMfuDFj<6h9VV#}g;02Xhtld&(C-_8HyM;;%=Iae^b3w^rg=nYPH1#mcXj$?ZRUVXV z$NQ3pK(0zsZ;Xou^7|N9pB?byzaLPPGufSPuZN%n(>`l=vjs-flAV?b;Z}C~=0XQk zaqWU!tX`EX`87(B_aYTZ`Ie@cp~`* zOBrSTiKKw91<2e&Dz3eN`V=?o zg@s$2@W9zs*=_WXLdpI9U@*_ksNp>aHNc9|YAYC_Tvs6{OR1$_N^#tnA!LUuOXl)t zIe)8O1#Tj$wE>oW)53&?ucg`WIIP^-t0JI`M-$KOWd-CqYeE7UIba4yDTn%^=dlX& zSE=cxz#F3h_R$X2#8GR2iwNI-JQ&z24@)82AC!kZM9WxY{)gpZ1@?>O3CB&PF{ZJ0 zzz#{1&~3vde-4*Cs;+I^8i{nM@u#y>-8p#)-UScbQ0DFNm}-brNLQiHk$3S zipfGS9RKjLROo`}$Q4;cTjg?8)&)X!CE?w}m?k|UXP;96K7R>4(Iv-WyQ37V!%q9X zJ+HU7cN)})d1r^m_~>iB!>4^#!6L}Fk+BUo;d<;JVMI=?pGBkoQqcDwQk(V>!O)!4 znGs9eYk3{A(rPP>=524i(N+2O7mjlqk8HuttydZd@=zRHU++?yrv{GTjrZnIwc(isb7u z(o!cgM83NQY&f5hMP9eFVni`Tq?T+LklDs^v};Cr{i{iS!FHn*<0579Q(rTh7$?zb z^O0qz0+oHP+$R*7NF;A`~e*_>PBtUOEjt$|Ha1%BS!`<6#qT5^NHWa-!R_a^T+G~D|4;CA1 zn2xafyOjW?{N!LTC;Sz4Q>yy?4jw|A9UOu6-caf?VlIzVXkjEcpK$B}bZ7q3og%RllO{k1=P-cKOI|U%#AUR<|)5r2 z>B;0v!dBVFXlX1-94xD|z3R2Y&YpjmwTy>w@qF`TuytI|`XsK-7jmE4fH(bI%LrON>}Pqjm}qcQzpL)6FO&B~c;i zAci|Bdenw|dsIL)x3{`VDDGM64>Rrhc3Slu!F z?hq8wvL4${>)v#nc%=Klb0GN=gG@{|+2TAq+CxhyXa=hbZs|uS&YmTUe+S6`_#O-b z=(cyN9+ybqwgX4~vi@F^3CNvxrGxFbl)5Z$mW}D|JI=qyvn3l?-98z8ZqDe;!ZNyT zUy4I=F2HnoBLB9P$4wwH6fje;jFd}j*#3o#7>PqXcZxvt(eaamqu!yn*E{bq^Cf`` zPdSYNh_l4K%hH^L^`?D{+fZcPIzC1F4H^L(Uc)uKSKM6yHF|EzwhG&N1bY82G)C}F z7VS`@xqg@Z#g-h$%nZCfxUX@UGjN#!>K*A9o$sw%EA>GI6HZsrwEJG-sTs0KMu2Pw z@muv`_=8DJJFR#Oh!R7!rey0yQj>T`x!k|dkL=VbQm@vUK=Zm1e4~5NrDDB>#2#@h zf|RaxBJ`#i4`>W6j$pKutH7lCH}$V7mrUA|0G9adoul2;-V^WqFz2pF^8$Q#!A~9> z9`8PO-Cmwfl#NtJ2naiyyVpYJ!R{U9mA_|UWt(iCE_b{G=)l|B-dsfkYnVV-D?_a; zlq>K{U&SM*c-DDBV8u+M|{rtSFz`Z)`WXF{eA+|^9epuwbrQI zS;2pqarS%cE@EkQxQiRLEuS#+e_B}GCWB&j_(LgN8+D(-MUVg6R-Sj3#~-6KL{;-} zF}3kH7M$vxYCTYUV1EOWiJw_`(Qvb)XLwQfuzsY#u|;^EpqGplX@xQ!>r@eQw4-SsJ z^M?;s-ab7!KlL6CKfL(*@u|2QAul(69xa;+ct`b}Hy!7%5-+gSQrlOhJl~wvth6Nj z{iR5Fd+Ck4h%yJ&|X8CE~&9R@)m^bw- z@e7WCxlydUx!yvgJG7hi&03p%sZ}oTLjFM}u~JGCFvU%49PM2 z8?k^zjZ)t&_k7u}h=dDcUt?97Nm2gFTBq(+S?HjerT@rYuev7(EG9r``vmt18MdS~ zjN^O)?4evy(8pHzO@jjV=^?wozml4>f)o3v3-`rZS--2?N z$|hK1fs%Vwy39+>wsHUY$?;rxa-6)on<{hCK+r_r$|rH4dUCNvFIfe=-N)=C#RF!q zsA`u*nsB^DlqTwc8jv&;p7J1!dNmXMQ|S~o?W|BmL*Hpo5`~*Jq%wpK-nd~>yyxH( zoz@0UjWZ-b=8Qy>d6dl*BWl{hErZM+`zzXj1LDRH0n$`bvfVEMcR`4Jf*gjNQ*rFz zMi5$qWiKKp+`-|8?)6)^iIY|a;{Rftdx6eAtp5HHZk)_?q{gYZ8f)wy>;_?&dvZaD z6(-~|@zamFl$xVdhdtLj?NxaL zyj{ow-rtW#8dF+>Owo={I=Cv7e8%_K?PjPfi}`8YiCiAF^-aUG}x|s!vZ2 z4|aR!eb41q_^yS;6z(g|Kw+ig$6F&26TTwD7}kc7EX64brK~ZwRGpD91veeX+`Q-d zLhQ3KdE|2EeU71w?Gkloc-@x*G*=$|%Ry0@iC9ab&g<4X-4#(YqSXvtRZ8!X{UsF< zl5nyzTdG3D&9TeQ$szjY$UkG7&;Q`9$7k88{df472#ELg!D*iYgN)7WRk7y4O8@a- zkp7C8oegFFqS+QH6GXIfoifqed51PPN!cj%OWUYD&Ohn}|M6g1HO_eg`_bfbo+&Dx- zpIKu|K?w#zaFj{D3s|<|1g0r58?o*dW>|@pkvS5wg8=kdr(nTh7z2vUNMnM!iE*6K z&ETb7w?vW44->DX)B>Kp{$cN({+{P&o35hjHV(JhC(3AB>q4DQ|FFM%etgO*na>#c zN9y1W0-JI}urxD_*hIOc3%M`doH zTF3^%8>OYEMhEVmqC)u|R?Vx^v$2asZ7@g15v_)A*dWF-pl?7kaV<0dGQr-P9W9iU zGUNU5w@8{_prw_Rg4w!Q<9XslW9#;ts?a9sAsaV_9Ckikvx51g<@^H!Z1qqX4c3w|Zs5uZevoPm{^PaB+#R~(5yurO|>v+-Jtv39k+u2`}L zj4%rgt@jM9wrcGP!q^qR;gBE48Iv^82$v;w>R7s3LA5!)k7?Iz zS)zj$PLfjI!A(Ak`xruOWK7iQ_P^kFlWyU-GZ-k(xOrx*tl34kz{|DpLLq}3q`R1z zSBbjd6I}uf&^^UNb}bCl%#$*xek9(cnp7>)btXv57G_ku{M*6cU#0cdLqhj7#(V{0 zR=Dz)@fh49!v+)K8E~cev8i7PadKa*&0rxAeA=Zb-9wWlzOwF|5o&Y{$0=H*Gsuij zQd=-{iHA(~m@}C5c53bV`W>&@{)(4lToM6tp(Y|A7XWO(YvJi<2Uam?%|VG}wYH`( zmtVtEY0S|ycSXunEfGtqt)|yRLpIv3XBLJgd}7C%lfqLQ`|d)Fz2B_VM*1`SIc5Xi zBCLQPDc7cFVKioYUx6vVEJ(KZOSqBY9EN}clraK~=|k*4{EcS4Trq$Kk_i|9%rJbz z!mEZ9TTR<;)?>2OZ|xQJRjuXa$$ws?YBi`NB7E%XhjtSF6tNT*`ANzm#HEOHkPJx_ z$mNQDXvlRr*MVa~S4HI=f=~3WN`|C~PvS*YUnQoAZLzackW|0Qn0P#kon7da)vjHn zQ#9PyioRxujq*xoloe+w;)!n`?43XI_5exl^-nzn<*c=Xtxw-$(=$j>)FY+cpK+YU z@(kUKWHtW;Q;^i5nQiGu81%K`Y{sm9k2vht+jvZk&5vVWrUkWCQ=2!_U5Hnd5)>aM z1_@CKJ(&!fPeP;v{&RSngQK(a?6P<8;OYL2Vgyksh2tA?x1`vNN-RD7oY;xgi)DtY zi*UK`wZX1vwrd{TqSi{Mi!+)9l|Vc&yb)aP;v07h!2fmzgNOP-nsjbCXj4*55i@{t zfWxNHGfuXh$Cb%VJpMRaZ&+o+WTo>wx*KO&lNjgE&%=M8_T(nS?qswUQOGETqUzi= z)XKwIdl6yeqY?W^r^b>qy5rGm;t^!i3l2dflye{LYQ<5+029K@Sh8I)I?P5CnXBa) zw_5ck;yV6wQK_|Ad9yzl*jNs6u|q6}oR9j)qBCTrNtGp8Q=fFdfiy^PWGp$(V@!nR z8268i1S!gKdO(o@M1js8-zVAJucH~g3fTBnH#_z|Ovh>7Cys4og$rf;b6eDQB&Fhmsu%nv;lpayu(T9PF43;0lG@M>_+10W0Z|e%fmb4uv$VlWBv;C zvmXMVBHti^B>o-aDe$|;C;dr6KkvLm;XM+wRP931rusY8yyo6!r2B}_M z+E*Am|26S*q?Y#OF6z1EmD9cclM}E1mTWNZiLSNwXBJ!<(n4v7Py|DZ!xcLhsY7%j zx-1qPtOFZtrnoM^P%qwVAz#p}iflY0>bowQ=3yj_KATU8Fz}8bxx);Y4csXfgu2#k zH~b^{cBS6+ve``L=!`FB!{3U1V6CE=q$0qQ|DMct4HZMxM1{D+v8)pnLszAJ7@Sgi zEy%;D@Vi5vGD7A7n1*&WnM7gYv~qnXTD2eR=clrweiYza(d4JQQf zm{%#lcl8q#=cwXjPNAR?iKNtKElC^NXNgB`NXQs%vi0g3^lE%NG?u`hNay>sOUZBB zs>OC!ZnxJjlrQc*IrutD3YgtGTbc3MSg7j%G`IiAoeWp6W)`pNK0zad-qaju06ED* z(SOj=04Qf)iiBH6!v^8CzS0;BeqFy_r_5Z1&1BF!56kL@7FL$&G{2VpW;fby1@(IH zJ>TKdc>fSb=NmKyw{e|xs ziPu<7{4juEp*F*$j6EbSyL>4kU<>vZ@*>h>;{YR$u)>$F6r8-#r zb>hX48lHsU<{C;N!5_7ILJmi_iY8W}{p{nr~j^h3;GXI(vpx^@xPqH~Q zQzxz!?zGonNJyi;%w4O`qpH8Q6gI3O0{~eIF8T#jVWaZ^xh8Y;QGx5`vISZ)8(iA! z9=P?*HtjS={r9mjRZC>XEq@qDq#_Kr-p+`LXw~f7CyPXSa6|oU(x`8Kwr_ zo-MeICtfxy%y!Yr(=!6KyG1DXx({8=ft(1P|$jFW{lI z@Da=P8kO$a1|`@8ZTe4%hc2}sMwZoiw!b1@JQyyg-Qy<@sB+g6$MKI6zd%YxdAyRz zfa&F7wqJynwkik9r{lQc<&0pnM@wu+yWBExh93?FpEIv3P(Dy5OlFZq|C7xfRsPq~ zW>M^v1xTD#;>c?UO?+f=nrx|~KF)`YPi_iHW@vP{KOAxN3%Yw{U==QoTVfO2_ zdRO)Fwk5!`*7A11AGu4#>YIKOu3Ib&Dh>t*cy-O;M`HxWlBIsRIEbWdZjLS+a++DB zQBES&FQ8;N2VOlq7sxRsbThPUyx|Wfn;e3`?5gDFFXQgogS}hd@{49~>E|s@Sja>Z zeIQFlmr-VhG*(>lzWxdQm6eS80{XCsLH`2ob0jS#fFq71?QIZ=Ll|1KONzxAfQ!cW zw?P28c9_sEPfV`J?wwO^t25o>1+t| zs&A@=FQt@9+@KI&z-Hkd!{WS{9b2qSP<$_!g=%KeJuRcV_xq0X4gLCs#Y{(0P1+)P zhrM(3usXa8D4pBeM(QH&f)6A!%k(;y9Ov^G46U_RL~v?uvoSh`&IXhln@U#OsWqVA zY&Ad)y7nPK^4?%@U%w)J$0iXi&jZ{gU7u_ayJLGW9jW7sXx0j7dv~E4#r6i@p52{h{DTjd}ox3dBP<&G5Hzt+U$CG~rze7xC_S*B#~rD)LPmfe zlE83$8=oe1S!N&gk!eNk*94KMb6C<#o<{UMMjR(qN>bF%)1?2g3hs5M>)r9{TWhrS zOICgPolb|za7-BywvdGgc*IimF0>OaOX8(J!!47plJIk0pN(x-z1DW4Q{$_L?3&5h zm}y)i$~X{OB-s@Uk|0E~H}{nsaLHUjtk_F%dO&9%#uBd=QX~-PB-_~`Hw{#OjqKXjZDo>^mNW;5R^)wam9sLnk#{hxDd29oNg_RWg_a}<6tn7l;p?ReD*Meg9> z)8YBf9A-^Coc4CB%a*&NZ!QQkjrw{37l%V@!}*RIyKFxF`Z5{Fuobo6mW4x zjInNs#j-xW?kOp|mXYI}>o>W+uYXiOz)FZ5=am3v@@SU9J|B!&ev6w zP>l^1BbqcyxLSO4RwzLRKsp;qBgpc6FipMdhpKrwQL+*;y=P$|hdZIuN!j5+{z^CN zL6fC&$6G~q3agz|r(}+yE>@qV<)58f0EdOD)MIl7XHtNPAo($Nl`F;zU1eoEZvJ_3}Y7hogvXTo4+p4lD_?X2_MapGagwJn@4 zomX>`F}N9}3AOFWq@)Nb^ACygQ0?3q49uymM5qti<%q}0!y?3s0k~v)U|mLezNyH( zWCg}ZTs-s3vDP|uoM`PEpBxMx>Bq<>@D2pIAcA?eV0XwqUS{)h$uv*Zh{7m{RPf9W$<>VGfJW zMs8+^e;x4ed}hHHW2;D-md-(W^IU^L$Wx zv2xgXiH{fO$wLlXaw^X;EXnMl8UMQ$_#21@Evxe~1csP&+rVBKMjSZsaMZkkmki&a z*ERtXF^luP9e$GlO`r;cadWKy5#UPt0BClBW%90--8?J(5t#$mLVtVZk6S9R z13h?aZR|XM38Ejc$y8-e2r)N~&$3gkcc?wl7Uofbt;T;2Gs%<_m=s>CzC|Gs8qY0?43O;+hG=R8Q_v4<0v`@hElLxxlA;|1}jwK zq-(1m?@cuC-jbLZxF)g0*xI}SHwx5r{=Jb)?4PWLa{ICpeh&#O;_WA>lS6U|uXxjO ze%?W_3GOB5%nx{h1KG&2#hr;@)%eX&Uc-ZFU0B8@KBXR-8Y`d8;D3r@ral#~!T*I3 zy?+nREt^INCDI!7giYn5_W*X3y#%ydR(6H#gAm_rAHJHlyeUSk+^*3CeNchq5;?U2S6l&pI2zxI#T7*_kh$nF;iq z)G?|!bDLyQZ zmsZj*A$~nK`gIEKsODz%04-hSGPEQA%EA^7w?Y1e&%$HOw)8`GZF+PG6uHIsB1|yR86$vP$a+}w(mK%YB3>-IX!i~gZiOvFEbDRCcxabzi;2{0K zRYA#@T}_Bu`*mQs_&;HfJK>Y{BXMlmmOxyCmGuVt0N^A5 zrf;>Z1J^66HWIcXD6k1H^Qb$=UgRY;vll1Cr4~?$6&)Wt&Qtv*;qi)y0-Op})ls+@ z`)FnC>#=Am_zUkiyFV#M8T_or>RX~xizrG9gcC{>DZ-fAAW6 zx{!ZJh~jBu3F`EF+%^d3GG>X<(>2pjWl(5Ni$nt0AAz!0s zrJ#=wIVtE<%%!>DQV-YLs8y;S`x|mWMMx&#Pz7CrkIs;3juCTKp)$+6Z%*2rNeNt# zBW^0KpQ8?$T}ag2_{G8CA)Z%bSto-;o|C>;5Eop7OQ2HV%(ZB47srr~J<9E7yQ+Y` zh%77|%YG+B^KMR*;Y14?;X2c+PKJi9Rb0Q7_#&OsVMtMwB)B1@C;)eR-wy3IZnV48 zWHNh)Ds5QuxAaSn%V<9;4~&eV9}NcoIq__!1|(iB=i5IR*2|!rPnGQme#A_{D&>-jXtUh7)R3nKM7PqjOnerUx$OaZmV=JJbCL2@$ou4{9so9aOf{NP_ zdI-n-n-)eqd7G zSm~3xfj+6qVY3>AY&4_+1;)>q;#KNYc>{=%RpjFsG%2M&71+RVnv~+dgyfIa0U51; zp19A5KswJ52HQGY%F%+`IGo~c8sR)`);2+)<;GbYJF$vH2%jKAypjj`2}lGY+GiH_ zd0hXDKvccEU9CYBk@RRjv@IK-C3h9|R=DI#5NlvdxT=GXJq`c>EFm-7n7O!X9ToiD zJ0Podz^>YEDFE^RNW6kl<2ZSj8C6*80`tR)u#xpK9csG7x^kcL1QZs5{sqin7m*~N z!G@!A-Jz&eZ`BZ>RgkxN9^s^nMur01&g|;EN^+Q8$d;LRY9(I(>uc+(iPkIpO2h;( zLm|g<9H@ky^mbNPfvhp2_;oz227j4^dsL%8wZ|Jt}giH;kXN!yH{A4o=E;@mZVS#q?J|;66j5s8_jx=XFz#Xa=ttOg-SNyy;?M|}$ zjJGs{QaE?IO=Gr3c!XzIj7(2a8dpV%iWIkql}|^VZml&&Et+FYqhtuB_|gUl6z=Eg zAqnC?9%Tqt_#c&`LEyj{{cld|Mx=yzM%qY>#tn(2OA8VPBG@sXoD2h{XmpFbB7ms; zidNYgIGRs)z(H#%=OHAimm=p;5)qLfz$&D8pb~Dm!iV+Kdm$Yzhs5hFQ|dK5pXT%( z&vlecg$2+;{Cg|=Al&dwBapHW5ToQML2Jvzq%RWmCPae#O7x*f(7~8UP)Ugdm8H!+ zPA*&MpsIMEzd}n_vt@20uvqf;2l%g)EDMth8org93!IBd0?8^TrtQ4~2b8>m_M z;?p~zw;3?2V0Ll9dWF4Ko;%L>UWTQI5%`Qc!&i-!t3@{?)=lQZcnnA{J)70g(o z(hAi0phH4yu`q4D)~=8^@|j3^6c-&j(QOEM6kGWVwg7k0oM9={Nr-d0Lg$Pq3JK6j z4R=T(^t3A%@J(H{egA=!LSy*-B<4>;XJFi&UN&?wC<3m)din*-fZt~icTplzm>8ST z$gpC-7zp_3XOq~FtnF9y`+gEMrnT@V{E7arICx2|#W=u=G+Pc8EEwajgx@p(fTHV( zup2Fr<6qNXc+$`C&?*^^^1A*n;%r~_y99TUe1p81f_DWcpv}>k{y2BQoMj7yZ{Lrw z;(d`S#hlh-0f-MiZ>P!mbv*~4Q4GQlCu0$88e{_7Us0tne~6h%YJ5%EHZz-sgl2H@ z)i3g!i)|>Tz!piv7h_E7PkmXSRPEFwF~$M6lrb8T`vHjZvK>21zO%gwfsohGmXVE% z6mcU4nyl=7U`#?eHlWz-&sB-2L`Fqf8raxy+)b-am+r2&+N-QyTZ-gIfj^&9`CGcP zNq33{e1$wD);!GUE#;9g`xZ+{LM0K51#mcxhO!UIUPUn!u|bP@mwg8=EeuYG4;NCh zN=~X63hcp`0*_U!8UqJCpAn~k8bB$cwx@ll?M=0(0WJlE;=>4-tZ!FMjU&bW8T~p1 zH$^y}*F!x|<=#enG72pEK6A!#m}1vBB>__L;9&3I)W7x+tB?uSgA=9KXYi5kX36BE*ZRZZ03vWp_j-maRt3&q-6QU8ojmB`I_<^6*xSsA~(5Vdwj zsUjQs&DorcX+%-efrer+Tea8Fa;;nGQj-|#*dAdohwjOYz!yRL3WD%u2p`aYvLT0N zatS6?@c)1A-Yz(j>^c*xu&t5gB_*vN+6G3RQLU2YIuqX$E5&sIJbudGp?L&-u=Gz5}$jq}ocK!tyts zxLe{%e6HT;p|98bnT(CY&fp0Qh!9(q%{n~dcK43UA1|PQ^6Ex?y^1zZo|0gw!S(D| zh*zwMnt)9k$DH^yDs_oxpZ!^Y?iid}000|APeb@&@CcGZ3;-mN zA%EFkBGOsf>a2K%(|vmI_U?`=-80U7D?0kwq)E;1?N69goT={FJ4f65u5>0joRWxq zGLncaY9ex>PqNSLNWM9QGI7F_TZv7XmTzv{kp>;Up<*E(;xibRVIfYzr;0Eyu!LLY ze-vvky1f?U?AiRKtX$)=kQM^eHR4>p+T7^5Ya4e_snns)k#}t3G_heG!z{Tmxa)RE z-o-42v}9K=ea1D>j@Cp+Ax(%50l6xM<)f~Y`qUvHFVXPNR2^ zugOM1{d6BIlKP0xdgYn=@;qAEloaB5J@`%Iyhzr?HCJLPXqHR_BHyZLHOoYJ&Th#L zg@3e3%a_bAD2~9=I4>JrnX|d?3TxhT|sl~-3x-*oD{qYsK z3&|j<1fAJ^1}P!=+nEfxbVpxLvRK&MNM`y2@rYx4wLJ z^$?R~SUp_q$vs`CSekq4eGQN?)Q9n`{}~>)*I3W8_ms8FIzX2k1O#v#hGYqEqEx8v zw50%#;_b{&fDVk&hQIq{95V-PZJFY<0liPn*2(ct1Q~`tCoqJaI-F@5<3sH!qw@-F zy#dkfuPJNLB<3Gvv z7<9^pbuVZjgz~r#Ln2JPBez-URbl5O9Bm{X`PtFV)Bg7PA*=guM|iUy4?CQGJ5W$)@P!^mu#s?99!1S9}gUYEN|qi>_&2baCAK&05QCt*ijY z`9UW0aa^+rb<1AIuhfDG{*A=*I52g?S~UUAAb%-b(m8TtE>gK_(aodQnw$4!JU zPdBJvS(ufH2=WUkcE##+&+g8p63lC4zQ80Dtft9I$JsEe9!N>)JE11b%=+gU+shJv z0gs~nGwCD!Vd4#{dB+q=d;BEjb47Q6Y8C8fh%qUYq*QsvaBE)S){_IH1m$3l=V*8G~GH}@BRP^r~m{pG*XCx-yNAY(RMi?|NB zK}e1|6%OHyoO#;E39RS^xY~1DZ7)Y;DX0}83e;|+Yyp7Ax6H$lRggG&cs(z6b~ss} zce=Z{gc>X6&7f`0YO7q11$w@h4C6b;niC=+w?o3Gt$L?d$B6G272p0s>boHz@O!C; zCV(iIzg4=rvN4bZ`35i!a#~6quiJh8CJ@cdNwT)V@(eaM1GEITaq#nnpVWcE73a$ayCrUPr*h)ZaP+k7L(j+Jyd-Ix z^-YkCm%YlOPhy`Mc`(F8Kvcc&zyM?;ES6~UNYF(i#`o>S79usj>#b8Z6?;qx@Y|8> z9*VD^E<$`{E`Iu(&-#bxCLnm`5~kIFrc5_8enUWb3;;*)yy1n!Hxw+NRcd^;JDxn3^!W_Bi1gi>4MXQTupe zi(GxJLL290d^8!Ync5U!q#gmZS~cefn^L*rW5=%3-^l4u6}@~4E1IU`mybL zr_rh{;dd7bW1dA^!H^86sRBdSU}s~ljy~b31`kGDd3HYSV+_L1zYqJ_8b&aki>Yrjprsf+CZtEzi0(|Dng+(&MK82eap(ORFO2A1JACC6rqE=$t@DQeB zxRVCQsPv^2cIowjwcj?+aGVuUskYrsKy1`WmL&Zb?Oc~{`KGjEq-M)y@)_`$8EMeQ z1||N947>9m@Od)(ugF~*HAwE`)BZbtM*oe%!jhLmMc*m!QxqJ5sxCnBY`ok^_2Ici z@r7+5=y84FVWnZ^KD({o&SVzNt8m<2@^`;qd$)1N;~w8JUw})~?{pSc6Aau=QgnS> zZsgd!=6(A|>B!&Tg!JJ^Gw#ot$35}jUAMYiQqRj0)f&~5VB0ph+ZI@+OGhNxMvI15 z8f_j7lhz?CN|A!m6Y+U#!7wJS0FDO?m!+X@${WEPbb6Qh=RpBpO5Ns%o}gcDk<5vx z0dk0_7uulF+|0gixU5ysWbBa%MCn#lK`70xZ$|-%32jpyo^eU!u0c3V#0>xE#O7p1 z=l0_%{UT*o|6bxJ7@`~3VX5Kg;SmS5dj>HFf4S&ZSrSXT6Tz=#hhCIu!cAw%YOUK| zTI-+hAN0@M%HiSe*@f2(5N?>n2~1iUVwX6cW)hDOW>vU)Gis7T6&I(>95I3aqz7Pt z%FtwZTWNT$q~5h~=dcuy315>KJF8RvYZymJP^BHze5%m|7(20W>IRYKU`PCV7M0eVa7R(I)xVY0s(Y;2_tgcNFojN*x zdcfL`o&I^>OMloL%F8OkWt}_lh{4;`-X_?Kag76p&5XIXwEOE&J zIxmaFPlz0XBj;%VuBBmGw3?)Wh!QKGHsR-J)u88@0%@xnj zOK#r6twy-}(i;M%e&BcE7ylH1LVc9USW0-PWF|_7wZAP}q8hfOtTqsB{YtO=#hGY# zE$JU40loLZ;gj5?0FAqIBEn$DZ{jcY=Zn)Fmt?NPvq!WFb6^rIs_y2);D-l?A)$|- zD@cHvCV&{x?!gA-1z)pB*KW3u{pj))cFYqQ#~&VH!y@=wptt#HT-oSrkqg=6`632| z1NjcVp3FH-Eu8WTM}{e5jQ95wkJpCvnGBvfT`)|e(Ps0Dg-GawCe*{k&1rCL2T72dDqd<({S!7&VbYXMA%Rrxr_L z!r_~uwAagp)!7%z6CI*PQ^GLjC5gd~LZ3R3&og>Yv;hNVRHljgZ*kXT=W-awQQYRK z71vX{R08D2@%uN4hn1SUfMf1v%8d$R+TfwY#Rou#cCwxTaiHJE3_EbXmHX5emQ@*` zhd2U~He2g=wAmyo@`j&_@`RUJM=|Ni@zL(l`Na+n!}~czno=7Z!0d?Qp|VPGwZ?YY zKDLKd^bo7a;H)GzBvPHhrtBZ7mI3&X8{OrR#J`Q=mH;?*P|$U)xT^td9e(Wd(|=P- zn?nk`oRWZ740%%o>xO#oKIP%;@E8*CpYI<&+a(hF-3Y0=Xo^BWmT1L76MxaTtSlHr z#8ot}<|&oHltd8mQH7W-`nS!k8ktjHo+)$6Ay_9CscoJHZfd`~2U`VcA*TO{sow`h ziSg=x7S|oLd7^;XKQZ5E%6!+lJ@=m5Sg&Fw`6dWgeb;=E*~CkvRl}XJQRW%fdBs_R zMM(J`eRJI3Nqvp5G|{+_P!pm$z5V{t0xb0pY-4pz>;pQiubE%6m2*bS`QO7$(1QSU zEKRV5jgjH=#Rp_=JXa`|!#3`RO4SWyHfZ4A&~Ff*qlnqi&~F_dU4Z3GA~H=iNbS z>T?*oSL*i}+=xbDZ_gv<1#1%`gZeTwHSv!E99jQ_td6%ooJZHPJgP0Uf!(o-&j*)l8fv^j+2s!-m}Ae}h14)Ja>Amrnp53ey^jd$%QNtoaycm+zJmpv z%oGW&t-+uaKEziOUoJcsWjg8~P*%^auUD1`gnPN^PhmjD+~1%a7(7vC60CV=tT|J@ zvaL&kz<*gRieg_l-0K~Ka$Ey~HmIsTISE92341vuM)S!fLp|yv4#1L>A-@>@Ru*2P zJPoj4E-MmgJ&z0i>haOu!DIE$7CZ;d9enJWgbRnJDp(sO)pl+b%c61RmPj&(lgmujkf$!V2lP;N+{?=~|wdPR+s%xVO~R{>MmFu(se zOB{khMSzVz(4O)~FyPA@9TcQ1po3z;M;2cBR9iWa^2Z@6#(#eNzGbhqcUVp!C!%jQ zy#KiAvSE#16^^4#choCj^|aFV%&W?(Rnf%b4D-w23PDAz%(}8aPrRa2OXLCrk=}bJ z&=Wm9b03|aXp_BCpY)yEk;+q`Wyh*Z91%7G#JCHU;b~T@b8WfAf-mO9MA*6{yXF>) zqPNFO8XS$7cGStkkER#9Z@wfqQ6jR)C}#p5oN!(QDD1S>3O-P1Nn0Wy)jNp{_zYxp zfZ;;@HOxUsJO=y`X++;A#=J48Ows%2-227GqT5k4cK36EuzWXyzO)A*gtYw7%xeI# z*NSNk=yB>jwUd`FAb+heaxy=TT*c*kkQW6*9}#4Tn-gaz32g#=MR1-ze|435X=TwN zxhn#EPy}2KQ90Pv-@-agHhc7f!-FLQfJ%-Mv{9Duhl@Yu4S0#@Uk=)J8>=0+*43gM zOK=e4X(9bRA2p5+3%og$q%UWxzd9t94Lfuoj2%I0FV+Tq>4YO1!3JVc5%KY|6z^v; zHr#E)na!|?qRU>^=MzC|g=~2sZ1f6Ym_LKB8qUb^)Fb-JLsfz1z)~`7QA^B!p09No z^btXeG&(`3cWfS+chp*AC^{&1zsxNz(uE}DJn164ai$X;b0KrbY>thH$*@?qR=mF$ z?`!UdZE8nCLtF2J4ABuFlV+Hy3n2K#IY?G2O}HtjYHh4Qh`m*-lZKY%(mV`ZHGUma z7?T!}z<65tnukVg6|G#qcXh>wGCD+Ds~#y4hw9QNv-qDn75ZraYZ0ET)&l;<9M`0e z$gATY4fW0AZ4^Yb#YTNcI0r@~PFgT#+u1CpPX zh99JKIN2Z0Nhf%1quZ$7sjt^N6%;KkAy@(_#;tl<46$`3eNG*+XBK^25@Hd$%+;%G zqX2I}kiTQH)*RK%wn0vxJx^31gf^kEvW-;hja^h#?z0fu)hBkXFG}w`a3)DS|pfCjHt;1`LPCR zmgsJYNHiovQ^=Oc*5XDo_)pi4u9Qx)ATX*mC%$saD8iF!va=(u^bVZ1ce5i zQzDaJ$FP%c#c9Z7458hj=%hF(7R)bkALLdRXl?A}y%#SRdFs;mCY`h3=ySRk>erJa zv*(9Gc)Sn;m&;1cNJMNcRGt;91~c$Q3o~$IGz;fRyTZ^Hc>kV7Y92Ucd3EwXi^nsZ z2IJ@@wmeS31)<-)ZvJO9McC~(rr)tp6UwuMg}yY$x%ZD(AiYZI4GD6=B*hU-8Wc`Z z(C>z1JSnub!_kv60RbJ(c25r=WCqI9Wr?gk8|mz@WjbD~wI*GgBz&>+rjpv$TBjZ< z@bFxl5Fb6K!cGC8P8`5hP^?udc5$6-1n(ce9E1fTSz)mHp9B_&I4YtS&c(ZVtBmP- z3?6lOmQWR$xw)dK!LiyV*&(IL69VnUd;w`72qQb%9i?S{QL)~>*BKngnFv|Ut=Jp` z5XZxYticWJ1vJk!%MfyuJ7p5!bUUXVUn+mZ(AK}Z%wvFO@DfEWFPS@DGrkH&8?2&uYKRq~qXR+_F zN(ApDstdDRaiu@7kejSA`bp>)UeC-@XHJ$~9)xiDmBepx7^|AZT1~|!Tv23~GsDH& z-v9FIDhfVAZWGg6T>sWy0`kvA=@e%p)fXJHjIbKUI1ZIHWK>ts1yvLRZTMutBbl1I zD|>|9Z_i+5+z8$1R3WF_tMuxZ`7HA-_tx$}E~y z7fnaiw8nPDwaWsWa8`B~nl3;nnmi4XozQ zGTr)5V#OHGUrm|($^4=r8?M!MyR9ltiIrOQV(>9#R+_Cl4gSU8=L`NMX~9cJ zl(tBpNHz`$YZ@aM8kXquDwN7D6HKy1No2rvc>lRdnJ%O5a9~Y8hGqgdk5l7 z>gS@;t^`nO#g3prToBKfkt-`LWy!p(#?NJSlq=Pqs4=oIQe2X*`3iAd>k(mo02W#i z$Dk#6%`2jq(@+n&HG`JL<4G-x>2Q5%pt?Hm45!b?a3~5DegYK=rOZe0ii2ltZ!aQf zimd8iUtRqvu9nQtP7Md$**)yPv%BN^yHE2wbEU#{L4{M0<1ywfO+R4&VDFr{&bcW} zPP}E#BVH=#k(Zb zYp`>1OejPd^5`GOojZ@(2%%#Mre&kRD6StSDR>txmxS>5A!an0_0)pIXeNg3@;#4{sWfgbC#{`l(Z-(%4xJJwPQ9Ig{6o)i|AJjpWW#IIc}_RCCu zSfsaYE-#Y>uxF2`3RLK_P!`mYxT@i_i?fp?jxf#CIJSt5q#HT$=L4$$xh7HIJ;#feq6tyecZATQ3%?mOKv*|tEB z;Dx^tYDnz#9m|97s-`QzVyg!p?L?%^mzUm$_w^MkreHDaG}@rL`dRO_l{T{81IHZJ zr_&{6N`AO_z*ZyGO0(`(mi!;dkG>sAa;Su6rC?I5%m-j@b*nB2KN~&G$^06o&q(}G z;$^SOR>A(1!;21mj}Zgdp=*wbn?0CZ#J=^`(MQ@KTe_aGBTpZ*lKgy`wy6B%<>f+@ z#AQBLW)d+JF^J~<6%_t_h=&`A>8`yjKh7KZ`w=Ao5tDd&vOlf?Fdp`yNVpV1RKmM+ zF&O6{U*3C7CvkN>2ED0}rn()taO1dQo1T(`(xHA8(`oSUCQ>xjN|)nEnc~b zAqp2cqTz0jw}aIN+83V zZQOM$n>c;(e+KTH;-u$Na7-{@^-X8^Q6T9TG8tQ$M`vlPvvQ$eg8TH~ZDtG)cFyv6SqE`rePeAIWT{2^2qzd!ilF}4cK^uT?r-n!`XUK1F*IK< z;J%t)XLC$B|G%a_=0v0kB6BM9%3Ey z&qxSa02=SU1`4oa9pFDQt%bH>|ETYu>sv$cVj>nvPqpdxA+mpSq zL7NCO(BoPG@azf-mHbiSbvS}38IFgWkrswlN(vERHlJXuDV`oj$4?KApyII82Y(z1 zac(C|1?NgcSY5sE)fvBuCo!yk&xCrYp>8IaR0GNIC@RU2Uf`alf&y;rbM->@@Q^%( zo%~mcSCBfsDY(to^KNfU%eyV~Jq?Jt)A*Eh9N}y$0BY6M`7GTH;Ui!k|G$5}y)O(v z)OX;$|1@rX)abm*0=gIMB^kAahIry%#2pNaHO^U<1X}=_i*_E_4BZaXSQ778YV0^U zRkXW}`xv2XknM8bsbPz8kb+#mXlIzW&>7~fVP}}3;ec&@509G61qwfU#t*&+@&UZO zN^QAPePxM1xXU;Se-y#NQJd^2EM??25s`kRvS`WPySlzl4;bCuww9t4T9IZGUdPKbSRQY;=R`*;r!c?ye11B4 zK6AI{icD5M482Rj@|v6@?1})|6`y7_;i?C}|A~qBh{By5jpEnw0Lk9upa^%ErMy;~ zTWj2D^eRoa-DEI5^4rCON)0twOY&dssHcnJD;CBS*PR}wPHV%|sjj3?VmL;7uC+Nx zor2nq_3#ZVLl1`qq`L+sA2yi&mFAWsA6@v(H?(y#J>X>T_!?UnV7(wgmS_by5etY< zNk5-gHK1x|I60{je_nG#WOOi+=LrzT^uyl%Fv4kgEyZd+4Y3ViDZ&lv%>y2BpUOS^!NEg^ma0S}XM^qS!Q~Hab-$gK#2-3SCOCJjn|0)X1z;TbG6dsn zAg^(g5F|~5*QS;IpT-I?nq%^nf!D4`-yUJWZJ8HToCsvq%Q3+Cl~vEKEIk76*}42M ztA<@ZBo=&>$^0yCFla@@lIid9gZ?4 z-h6ILXqQ0gIF`P{Hc6E?kzSc_<8kz7iI?Qiat*!6>s+^R1TsYS+iPBj&6On-Fu#N5 zP*9k|ksRuWnasy9g`jznpRMi2U}~S@Gs9Wvg)oVNi_vEF0Z(ayCSvWw-%CethSNDtB z+8S^YSOlr=Z4!}>1~xb9n6 z?b8p$0j0AnHwqMz9O*v=eFmBFPhen1KZ^`pmW83#v#rMK-kSSr#cyBmJ6BhKllZyP zb5jn_-LrR&0EJ8Y>o=b4ECJ-)d93}f<+FpG#U&2}br!TMcG>UN5CPvuBQJK@fen9@ zcpA3+-iX7Kv5V@H+C|$%w?wH4mMu3I$NbG_{Xf?sR0GOJG=Bcp*Mna;L{fqw_^L-dSpFjjEwhiW2g!akuNwQ5dr{k&4~mQ(FP!s!T&8-oZtsDL3JavV?;_EeS|C= z6!O4pX=^;P$yFZ31;}pK45@X{+~>SJdYzGdQ{z-2fqPmx1mT9VkRdz=3C%!uOFXE zY9V%9@c^U&U)KI(hM?Bl4fdJxv+gRudYq!TU$a!eqMwy5(z%WRsDNMr zZ=A0(!k2-*l%U74@|<+29I&7j@VjeXi*XFMeix(~$#*vHK;c@?8Jpz;&BppGU9t`q z>AYh0GZp2-A&Y{L_T<_5Z2U>+e$?tc0Z*~%M}E6deSh(9Y>*Ly?R5~S%cv-;nPCE` zn5!8eyCAmWMj@HZ9Af_OW-^~Kue))0uGV#Xi(3?X3EXW00ypaw@=_S0Uf>Q%?SEWq zz-Ft7hLW4Cpb=oF5dA6Fs%&yi+Ah6@t zM?(?}B1J7o6*Q13x}D+w&1nW8cBO)v%|m=IMZ`{ele27O0MmW%Y6gMw2ptlJZREEL zWdBgWE{1Ksw78sFvw2jnqrz$t{9Ik98^RKWPlbX7yXq;gW zO>uU$1L7xwb`))PeZ4~O78Wm{P&$q;(!JM}Y#<`_mo@r6s)3sC45=Ysl=PsBRS_J>Btqv4EPjE>WCkkf#t3%8CdnIq zZ-ND7OU$VnGpo#pFlVe(VymTjxJm=*S+)lG^4zJmFsWdRc-|L0q(4u*a#Bki29!gA zvUJ;;*fm>Pi{_`+23pELY;F!IO*Zmaab0w-yDrEJILLn{ld(}D5qAU+);7A0>QKZ4 z^Wj!kp;L`8R&bAhWHyfDv5}sO73d6bRvq~G3Y}OA9z4Bslo>O6;DlLP1=Uuw)nUgW z9Q)xCi#Mn8kFpBMW<)6h9)jL`@abbo9kvW!6*`Sm69fA)FtW(Aeja06#rKjOSx3UZ z?(zh{_5QK>S*L)Fz7!lfzWc@y*VvDKjj6fLh`L)$yp}lTkWaOn=tx92Exv;`38vKsb1SaT z z)0>gOthx!Nk0NJMlm?L`p%Y#c!wv0tOEK-%C7D8>W<1(998c!EYcw)x79* zJ2Y6B%D}|NfDMnn6w$w2(gMkOg!VoH0vd3Edq2#b1KAF95I^einmE$0&xxY)UA<>vI|Un{FnLv+ zX1-64iZq@P1Rw zZIR_pT}`I9F!=9hGG+6Mo{o1&fmag+UW!bunEyR@#NJ*s;r9jDVl1Z@c(od9A8&p0 zC#i7g0EI)REF4mKBqZNlxfW58)i^i;80$FD8(4DcOINfI*gy zYj{81H7q{2N|&kBb3og?I42Jw*VP&-k+86_D?Y}h*g^j~-)Vl~>T0f-X`b&P09)jC zlY(N8hNcmUd?MkA78`FLKRr1<+C4hIkl%ODP^ih5mcoT0DS-=HA|VafsqC!+XB=0i zMKv782S;b;PF5Hf0e%T*%#Yw0)2aTG|A{H4bAg=V?hnm(_gsOSBc~KW$t?i%#o+%0 z_euL)yAi4U!5H@w%%9hJqS0( z*XUJ!H7PLkKVpTU|MN(R;ozg=+}=2B>;D}NQN&jOZNHrOJ%z~wm_gh2YNdypu-ftd~dCd zGG~l1IeudU7Ma#w+JBpQ4D@|FN!qCNCL_c=;7zlt2VrRPMpLXccou;8Oq@!U`-3G+ zWW>fP#B^w(EVyF;mn04<-Q8Gr+l{+*6nBDTibGE7fS#CNiw8a?;F4V9Z4z!3>cej) zo}w_YWs=TsQX55{0a4&j05S@xVz=3ZHbx0ZJ9o z$r2BQe_~#3Q;a~Z+jH-^jrA&XCqqZi7O1*VVl}Fb`3c6k%+Mct%Dw6%f07FLXBJ*o z@L(plMs=-5xsF~PzMW7LY?Rx?McvS+eZA-D4#K^(;rPWJ0#+$hM3~8LnOA8XgFEQ% zh2BMUg#rM1np!_w#Qc%cN&HVt`6J;3qRrCg)fI6p!|AFxf#<7)^&cPIXAgs~3HT-{ zmI43=FWVBv!NkYVNLackD<-^)mbL41Qd=6lJ*S5x*HBB$*nf{VlWZKRMH(J=L9*&9 zuJO+k57rcM3_k~Npx)_hw0rDaGW_MD(e6}mcyNcm(kzym0RmqR(LNqzyU}a;gwO^BH4E3#7u)K zA~C*J>i*e>v3vq!2?qbkh>|q-KE7%&Z{wf_W3dSh;fQs$*x3tZf+){{0tk%kg7~%8 z{HtP~{uN^d!&F`a+3h3mo+1zEVDRkb0mJxgnNs<(AO!w78ZfH1Vh`8|nQnl>K=p-p ze?Ev!Q>a%%4P>~k-?u8%(QKj19KzYqdT6Arp=o`>n)7J|trvxjT@F7A``$O`dyf@RO?Yv4?nE64&BK$cD+ z*7+2s!+2_H!Z!#04aST`8R5%FV*r8UmmlNGDW-<|SV+5GI}P&4zG30L#>Hz4iZT^C z8los;4aGtDTvUyYcH-w8<@7j!50oEr^D8FZU%psll~~1L{xp;38Ik zQtq!LZqq-tGZ@f1q__jK^|twn95U?e&AFD-B>@V+0u?JFRfqKbq=qnnsxuk&wOyzI z9x1%}Cy8&K8WP7=M*W=~n3prR&!#qbS2na+!u+by0#oo6nC~9~dm&(3PI-C1gjqEj zbI3AC%yxn=rD&H~V(M=9xA%AbSwxlDyxMw?xag=G`%WffgUOH}U>!K3FHs6j_`>Op zC~~&nFPx$%0z8vO;=Orxw6lA(b9l`9LiiW~=vy2^F1mOq(gZ|_Eot$hto+oGzKKUS z966p%);KojgmkZZJlVZ!x=qfPg}Zdyd}FO=^xDk0=I?m})OxF&rj2ok7?AU)lLKVs zA;r+(VPK~uJ{!X9T{sXnC6Z&|Asdyr%jipmiW;w``VXIr@lFHoFkr#%mV^rQFq8R* z<~PVUy_mgpYtK#&54O=J&UJ46-#@+zK=Q|VZJjy@DqVCbM-wqEgM81*%!DI!=K7u8 z!`T~9~ie)$;%-3?+Bms0Mw1w9;30Bjr%x^hB#9){h zxuhWsHkZO$yT0D7^ct=8rL9f_y`L*RuoBiu5FgH}4I)7BP$ykwY=q9Mx(96B zKFk!4S5$%pQ9xT3uI72%ehn2Yi;C3$krne5+x~{OD{T<=;(`?e;b*uy7;SQBf;hrjtG3Y<*^HN?bV;%u(SqGV;ei?I%9qKB&Pf(2 zzyqZ(=F8tKsIO=QeDlKuaCR2(DP5_Ez`7zFm<&AA z(nTP0rL2^7*kb3oy;iT%qzfZue;lY`TH^SGEJyQN8$2{$(MkyFAk?MYT^Qu0-u9!! zFTzlo;;$~wr1}jPno~(hiX6W9qb*uJKKs4UFd6G(mzHBi{1z2 zy#r^QwCJA&$GeM5Z;hMW`ijhXT6~P z<*<}TE3Ryzg8K&^)@D(zK4;r@P@$8GLN6Fnds`)c{$@e_b9zsD_{^wUH-?3quSF&0gx|(JG~0eFdc& zwfbGxp?~^6SeT`-L*{0&`Shk}SU-X2VY95}=%?Ziu8&)1T97{D6WsW`- z(PYh}elxW}P3Dh`AaAdu1&OtKRjFXKWyy9BkKkb|Rl%ZW;wL;k0kdRj`{@Z}{`p_` z{Ag$Vxb7eAK0>|J*)tSvymfH8OQ=*vm>g6YRWuP>`W&zzgrp_*_c<60&=LnMK5XUy z{(YR#X0z6ETPrJ2iCUX{iHKbeYy^EibsX~{&gig`44dm==u;;08$rhe?Q=iUiOc{-BbX-` zREmM(Tc-!exenX^l2&MAC&UG|H2)#JL#-Vs2nq_=+jz5~VMfH=Fodmf(EyJ>jx8Q7 zz*lo<_rgue$LdjS>B0kTYEV9Nf_Y$32U#1~2c6)Xa7aeU(|`^o4Z%$jVBM10qtP3d zVIXp)C_VLxWu4>yh@mC(0#k#`t|t-p4z`!P-ZjG{f|Hf%TA_b_7EfY4k=l(aOW57+ zJqVuwo*72p?IdfegXxbyT%dW>k`Y(Oc5d;fBd9JjDjyDVc3`BqMy zzz^_5DIN(E*kM6C3!WUjF&-57l8^)Ju#ovEg74uK(uO1np}0m6ppT~=8IotI%W|;$ z5a-C>kARQT5Ao^AzG>9HkR@taSWope3kxOK51u4F7!;onTRCjw{bdZvVCS#^hH`G+ zq*&B=lS;FFP=WoO4KFYdNuV(R@`^5)>bHE=!fZxiof_lwQL;ja4-n_L7NvQVhiHGS z0G`?ue7U|3{y_H?2eC6pWCdP+)IWQAKz?X>PHsBb;&9VH#+6#TkG5e$g~Ggf^^T_} zyB!z4bsI1_7CtupEZGeR_49ctC7dyEydWpT3~vheHNPkoVgJIy?u>2g+AeypR_-ln z2iE%t@NRwn>dFT2Jl#;-0L;78wgLy{l{>zzdGy@0Sem6a1z7|E4z$f1!hc>A-j=l( zi%+0l$)0ITPpv zQ?*hf0Bf|-LM{VWFDjA~mUqK}g(Knxyd`SWfJF9x{&)uM^+rgjW0chO`rRH3Le-P? z6KpGevowefFq*;77u|Zb*Xr;CcrQwQ_=zEdJ)RcFmHS03MjWI&77YFLgw-fnBqssm zr*SW1z&H?6h7CfngDBC4za1B5GFGpu7gGw*D1!fUO|dDr{f5SN)>Og_;}=_i$>?wBd!fgrn}nQ=()WL{hgFWI3cp~ z;sC1z8s^EfmLhn=5s9b(Fo%c63{gyU3qzt(!mx0{XhIr;-sYisUw9{C!rSD^Wg-^j zUnR5F0|x3aow!n~UJO2-Ov?<&K`-@kE`bV)cXECHu7$x&x4XmSW;p+Iib%jpogD4o zwlchMw&sX2m}Vd3uL-6MgE6=^zmCBf4Cy$=d5w!dqHd3?*g`JJCUT%42s37@42d=5 zwPofo#LWnBL*qEvK36Z#PEb6J4Re@Ud_C+#tZj(X2kAx%G_kx!e)G#U$$%ku~i$cT(Wjf+|sW2_o?vS?}WmseNG-%)Do-K)wbdiSCx_zl)N?g{X@CYhOU zTUecOUneV`vzK`}(st9kKZ<`K$irfyEnRp(3nlg{kx1J-hursm1srSQRJ+Un#9R|6 zGx0F^y2-(~MU-PB*vL;cdYa?Ek=l)hXLJz5v|Z_TFJojpv4f$BkBt^`X6JKadG_&mDWY9xyNB-i zJ14vDHYLozk9UUq87!Ti&R+GfrWpcGXUSNdo3G|aC_r5lEH4fSi}+~Jk`_OYf~7kL z$He2@HCR(5JQ9$_Sbj@FOX8k_7Xt4iGq=4EOCBkoF%PwL)dUgPNsuurhx zB9#AnHSx4SZS*OSYVtmRF@4ljjMtmy8T0Ty&rYZpj|0RY!+A6*!#TYKET=Ttjo=&m zJ_Ef7t!DE-F?kWtG&sADM!!VNW(m;}wJ6G5&hV~_^fuJpNF5knSY))vRCiK8AedVk zpd`>~HJdH!ABy&9HiWdUq$DUxJyIk~+nP-P7aAhtA>|K##ee8-SY(>65)=DeA;oDSU5&{01K+PNYmjG(pCV zNRQyeC=Hyvd<%m?>Kt8iC_Ddd;>jB1Du$TSwG_q(MmmO=*57>AKScb_75jzM$6=;> zVuan*mENV;KO0(*!6stB?Zk8pe!dX(Hh9^X3tO?*>_AgP>?I-mEcgH@^~Ah|=^BcF7Zo zfMtMudExj8y7GdbO`d~CgUNI+-bLd?&^vegJi4O&)l=&1g63g3P~`~ zD@Vy@GQW&b8V@p|GkN)BTODLl;3fH81K2@^T?0-}E+|pY4l>Bf;XnyY;Z>?Q*wGE| zeh%WIx3!qS;Mc{myqiKSK#wU*GNGtW!xKS5lFmj@9CuM~wwe$**(AeHse{i^Y4$R} zdyx0>rUJ0835KO~GX&HnZW(w1p6GrVlWll^-N z)Jw(^u;t^d#cH)%hvX+LFXy;zo*?>?e#{q#fhmKXS(!5BB^Di$F+YJv39()X>IIUt z)f5uV>oAktM#GxE1M`fIBeY52Rgs30ZE`p0xkqjhx2+RAVWEgw$~s)jchTsj7zPas zcK!0-d_bt}`K5a{&* z5IU^Cm?2hcGE?JIt$x6ArCWE`T!?MTOmCV0eH_1GrP73F4317?rN0q-W zs1Rb9wM!!1od*~TgGI2z;8(>lIG{%^C>FSG=YpH7Jbn=QIQiL-E~}tlG+TEXJc0*5 zU+^cfqU_&>>9PU3hUH^T)k<>Iv^IK|3&P#AQNB5SDE^HEa)53rJb(~nKUWf`Fyvc# z;DMEMHOv8q^(!;B7zWou-uS0xSz@VO=9bkUf&0_>^ghrXnWt4 z=F109cG!G*=dpHQme2M9r+LsCdMyf~mhZzV5hM%De-SpUuUFV($UZV6Q(6UZ-$lZeAn9my+|O7T*rN&&^qV(`#`G zLp8jYGgKBxe3ZrwA%pRG1lIFnDLNxo)bil%2;uLnTJ z(zjv%1H!bJxpH%p@mlW-c~&&(3=L{i8gRUYMYH zAXJ(YM!i1=FlU4+D<0AO7=#tC8Ns)$n6AaF(`ZA)!Xii|0F_&>-KisR_>N{tlSOo- zg#b9$(m2Ia>gJt)%{$Zv21XV>E|!hO!i!V8sw}+MgGUN)BcUd3b~b23R=}DWa^FgD zFLQZ06GLNxXuYb+!}JHhEn50y>vC(Qm@j8Xb`R@5fqKfPlgyUojjoH*7m+Bm5pM?j zW}!uXZ0$mj&sI#7LX8~`;?bDs5HXP_w#(>8VxlJ_F;P)tqEa6`KgKyW(g<<0`fHL# zkenbv*<=fB)bJrT$_XPWM#H8ND7tCWw`6X=p#IWxP!mkgxh&9$eU2V%kg6nwoAE?Y zI6_9kVK&sX0&LQt#`aphZKKwKX9Y{}t;7p9HOV$nI7dYh{68DY1vd^o>Ye2grU62b zU&EXk2@hICi*9>GtfL`2fxtkTF~;$EAMJug<=iJCySqpIM~AxzF~1*JY8eNpb0BBT zMVs6cO$}7@mHv>UL_Q%z?w<{R{|0w=AW=>$V4Z}a-D@pna;4XpoLH7J zxk?sUZQ}SL7JFv4Gc@JEITBdi>FEwu$MLibH~2;AC6rUPFNR_eJu8-X$JGl*wG8sK z_j%HF$y!Wm;e)sPbXR?(1tLV{;C=k$1n*C#BsAX`3EsVgW`V8kxt=~1bO@+pO_f$q z#&F0*_%f>h@~R*90j`{)`_0vUt^6;%GrM2@hddcF-!{zHO<)UZDq~66I?!`SM&^}e zVC|CdOY;iAKQ^12aSxd<#M2ua(63egFiKq;CZ z#~wdGr139neM*_znatbff9N^7wrM>JLs}2k|C7-BCvdb!-Q7h2)_L0eDQ=m}MB1<* zQyOYLK;F8t)^66JB)jFVH2uPcKYA_(+`BvA5c>q6iypeo^6+^H|LusBM&M>uN4N0W z{entEd|>6lra?>(FvYUovCw>_dU_6~RRy%I3 ztB0K}pIBR@$;tQ>_f9deIXZrNaMV8(!DF_^P_T|S=LBGar>KY`433Q}ZlZt~ zByVmrptL_!nGKx3I4b8|?}sFDQP<~uQ9GwBe!q=?GcIn%Jb7N#*yeG20S(pve?Hvf zDTmuocCsMbJH$P9veHb5}`%m5T!@RR3<{iIX@RLV}$JVFt0F`!MxELFW0F<7|H zFL1CG>3fB;A6l%WCv0$e@+_e<6OG&j4R`u$7LjK5 zf7iURrBg>r>(3yU2#sxZWec!XOqGKp9xM zy84O*LouCk7y}j-*;0wE(i_fo6xdMZyVB^u6m{yAnmQW+{Gjm+7nlA-Z?cFYfn=dN zS`}d{3UMerSdfM`+^=aKpZf=U=PrmS)aH;n6HCPuo1iHUds%A=*OJ*KX1stx6pBxL z9Mf~XY!)46zF=Wn1fQSgDyudYXKSqu`95ssIm5i_fZ6c+ET5>j6B%sZ^Y0roI__Y5{?$N=Kd;a*5UobiN@Z#;`Q%Tj%5O#%!3Rq|6 zcNKxH1%j~iFg!ibNXYzw`Tys5w6Kwr36bBK1W3Vld8L@w1xj^ zgTxmX3YI_>T02sIF^{a5&tJQAoRzqTkV|lGLQkN80L5+byGghEJ4yBo@Nyw+6`Tdi=A*J3c*pld58; zC*tc51-J0--b*~@aF*A2@y-Kv5E-j2;|(tH2e+zWTZGbDTA*t%ZHU|CsKnk^@uVrn zQVb%mRR9#V0Z=}BI9^_YYBmCGw4XtKTv8v&S4%iXHg>cjL%ENFQ|{XU>bK-3_O!Zv zQF-%5Jr##78*sUw$MaMmh5`LsK+ffOAWo|3EA=fF+2VSQ#7pyx{Tp|l z92cT3Ie1H`6zyNfejsWL;0VW@(t)}EZ+01j#qdJc><;1NWAa1 zR)PT(bB*nTO08D!EXjXe`dUKT!8?5}fMhKt`%>!jGl^*r)biPsPta|5*FY2`-Mkaumq2P+ZJ>7=7u4DEH+xforwq zp0(`Yh2n?_@I~ST-ka=A#KL3AhX*t~x|vr1ul|gQY}kG}+$zeQU5vV?;{ zu(0H*H#sL4-lq$FZ@CAmovUSnZ=pg0Pw>bo2K&={SFU*thV>8 zY}9Er(AU{ze$6(ExKTvv`oCYu9)YLD-f&nAIrGw*66)U-1w_rU251mW`Imx+BcY5b zh)2w&W`h!Qfu_R;okKxd8K5%ak-T}T#zhyp9Tx>yZDi1qBEcg+H2+iY@Jm{+rSyy$ zh6Pf(t=-k0ru%fGsZ%&``9+7g%a?J}q$gfnV{r|=M10&>xd$OdV$GkzXhP5i5?*y7 z+0b`MOnCLR99Xghm)jZv0B&tToBOrR%OZ{|2{vrCxzTgCIy9j$S(dIV+)nV7Y3qgf zOIvRtC;+iDk1z%UUAJ>V?fuT!e}QDt7kE{)<}8a6z&u%^Thc6@0+M)G8-8E#el)=Y zRp=Fg8FGj8LmA3{zziib4KuQuUBR6AjUvVeF%5o{~XkD1kE#{ii?X1}BYU;qzGT5lVWY92S*?qyCC-qS4Gk68MI@fQU; zqz`P^T5%j!I)Eap4IA+}^Ci8&@5Y^1TooYN552?975zpdFU*pFY7ay2mkeKp;z9P- zzq8n>8UxR(i*t#gCtL6)cWU^#37V9?k3z1n;V35tNTCFd)fobP=CU&2kOKLVxT?$= zrJbl^X}r%(bGJ`S|5EVEOfDF7&7(PbW8k}=T%0|7(Ja z$ZNrG1NojCTRutm$kKd0^d`xSkyE7e5J0FS8IORp^5dR^jEo~dV(G|qJ)%F!o(H7CSxcYZf1n*F-ztRPfkpFQT+_cdgRLJZQ zT>fn<&lR2*ppvzSxNda))WFC`7xFW)6a@O-TE&yt0tdl+LN-{=3tN|zw$4St@7m@a z6~}!W;DVR}f$=Qi0&oj+02+U&1=R*WGqn&-0z+U+AfbSx`gcFRvQgF-jMsq`TC4XU z{{uPk25|DhZx>QAtf1?=7S?_6Fseu(HCuNYRSaVA^96s>VK`EQXCpui8Aofq*J(95 z3jOH?7k_n^6tZJ%Or~#e zO``qdWNt*;~ zLGS4<69U|(wtRW^fhj-{3752y)(-O^Oi-N^Px*Axd7^cLY8v&bB4k{d@W9bGjNGUm zmLe>7wtMKFzjLzdZl4_P;m|;E!(xsjEuZeZ>J@V!+#ooY%$VN17_(j1)G*HHoV9~3 zwzFSvvaM}iaH}~>YN0|3=iB@wwU$BRVxuekKk=f7N`x}V?fLCsy1mXa!o=z;BtymP zDg_SFTBZ9+-eXkWl->wuJe$b`)LF&x5`;0ewsF_3Yy#k=qYtCHf$0u#^!>w&$C;+i z{7+2BnbvRt@5RO648Ax#ZLb7gi^lQ0Tor$gkb(Kz(aA&~)9Gh*LHh*EkbTIeQi?T& zqpHb(XL{gwl{cEyYEC}}Ydt8IxS%>8MT9ERuQUg}Bs3p;Z~nV>r9N`T?VDHLI1!m% z+eE=m#56IOOn{)V((SrCi!?a)iku-SB`iVMcfTebIHng=LY4Vl3okGD=oznQd^4;r43PwG$V7Lrp zs8x6n!cT&FDb~F$`%ZB$XHj-E<6Ld(VHmY~6}(|bk3-uPqeM|9 zN()W9N0i{lP=}Dt!%(}C&~bBgxgLhz$5Nxy66t)|B1s|k083f4|4ZT>ml{gNIDt8- z)1BR?Ct)cmc^Dgpbh;-!%oUjcC5Dw+nJ`Z@$*24ivxUnU;!vpFI>8c15k3+^*Us+t z@y_n4%fbh^s-;`sy1HVKU(&cI*0G1P4*M3Y@}X-{nE*!U)xMv z7UhhYFG7`59jbZdkxQC>nkzsiZ{b4=`yk9}-6)ei(0oUl6*xtJN0J(&MRbB(DN5KM zDa=^CF?@%z0vLb*uOp6g)xC$ZqF#rXATCAV6ibEmajr&uVE zk#{j|Nv&M)fF|AMZo9D#pbERNcduR7aU`#%sMg%Zy1P>I?%fV!`unxDZdGnljST1-^H_i`2PpLk{Sog6)j0Bn=CaBt7c`-VxM zt0;Bo)uNG6nRI~P{c%nLv@)=`ycF0hJWU7Xh6qFc95+v9j8enT;PIavfVOkuwN!ZP zM7rBMB{FBZ5N0jhD|OwPcKRfy&FDF(JZ9lF##MmoX=e?KJkFV2Yq#9bHRmOM>6^gI zf+!K&fPUiIETz1$SRIr4tL8}^w;ZVA7P?+G`afCez)UuJdQPV4b45(+!%}#CsVznR z)oQnn{&Bb}C-b3sW@sG|*4~^J!#c=3nip}y24rD)AD_t+o!f(4Q;tw<@@&{Z0T1jM zVLK%Ej(lchS(7c)GD&7>hakSG;KKy&4|Z>f2aY`=hf~r(hrFs3Bi#uI9^nuwqJE&h zw86H{2Gipij+OnNU;;Xg*_5mWV)Oa=vqy8%O?Q5{bcJHRcqbpuV8h)AmtL=Lxm|8a z7>4&VnMI7#u!hHvGXCDFqdKa)Dmqf?j(*e1gHFS7uFG|b^WN=MdLd=G@Xm0kB)7=~ zKh|2cjV=Xp_(p#j4{G$fVEf!ABN$k?mU&9!xLkNeorb%*dLIS6e54ceWxaFq#&QAE z*`uh&=X1vZ(-jl(Ptrh6Z0u{t;M;0s^D)jBEBO4t=GSKdq2px0y9#iWG~$aEqZQ$K zc_8}3NF{ShWX1qKz{96_Ch{S!p}#p}3%qgk7q}Q+gblJmTo=B*wdSG`4=Gzbz%fe< zrIUF@qVIIMASOS+l#T<)Y=1XU?FC;?J=EkzOXa2*%okK|D$VdAA|B1B(~P-2*AFdh z1O&FFAG%6iL=?6mR>RJD7t6wMCeFgIJG_rJiv*89mw0(@txV&1v{$=p%C@mVTMR~n zr;~d}yKj9r@l&Q&*uS%T*nekt$MqCQM}+-gJZ6CSV(TnM(dl;zQNESS7rC^*o_M|o z!0s>->_Q#B1`!y~CQl%~;HuV}t#;i-rCFm@TOxP0+I;0cY#&Lyp_ryZ0AV8eUM4s6 zYM!GM!X;q2K8~sb%$LC$cz%~19yO(3vP45Zg&PJtnibH%JQ1nnNC8x-`a7p+ovL}` z0M{js_bR=yAa4sj@4c(5m#9Hut=DV59-@|x&jrFYW$D?`R z*YHs?$Bl5-w4gIGd0?ni0;d79YRh>OPQ0%1)x=N9AQl=rud07J>y*Ws^coaL&DQL| zGZJzS;?l7ErWP{u#s=#hXD30L%2~K9WHUd?WS*HX>AQzWr720icro(P(#X#vC7r(T zlzW`p8|TjWe+N-21Wu?Dw-Go6du)LSUkL>unEQEfUwuToR7P;aL8R}zPN6dF9`0_R zAD=EjgOy{L2kQXas_fnV-zK&Y;jsRVP{y{~MWo%V>nwfyxfo{e?toY~==I|-syvRc z4;8mbcCOIkg0Uq4DVFi6VD!8yr-xjpe*={v5MTI zo&Tdn?lI897>J(MvA=GfNY4{bNPrcy@-*GMj0$4qahfg2`8Z30Y?f!Jwkx$!Z4-Q& zm}`tdToc+4)D{^621Y$fY5=;K)7A_TzKm-8BEF2x^V4{tY?+P3#Vv@2*(hj^3qAVX zJ4;CK!dGl3-qF|04Bn?YJCDsvcihs9gee1psp?LI_6S7~<_I6OYrfs^@>+tp5Cbfv z&HR%2(sA6j;V|5rQBCELx0KM?tf3S9a-BG%TsGisdFJfK37u<324L{5?_JHO{br-u zQ5k{nC0_EWp?uc`y{>mA27QOiah~*vLGw_-`1*T< z+T$A2%~lg_kf_?jS7Rd-i8}(}ue#I;jpu>$hj4#M^7u@SAhEDB+&zf!Z_^E?@EKtq` zsZX#436P#vKx<}9;vMry;+z`5vqXWL$Fu=Epn<*#P*%viY=?6l>~&2Bu7)nInks)j z;3zJBU*!7_aq)oe)FQqnz%_T*tNC=utaQ{E7wh zvYnEL_O#iYfm`w|E6=i+bsBAVm>^nPX;1VBz~A~2`NZE%*1`4AGPYBP{;xcwjr#ZL z^%g^Wd8gfIVSxPOLa@g+&^75X}}Et%{e_>ts>)!;{lSFd4QC$93G72`*8MQFp>TAV?HGp?{b3 z|NfeVH<2(EGdv}5oV{q9fY&4)gWg4GT3JKgqT*UcwJ+~#bEqRPl;jW%$nesw+1v9} z%R(v~k&y7oX_%ZDqGrOEl3?f|)?R>vhSGtAfM5=|3gBBCYdqN6m|?O9YbyZCw1jhs zG$j=i{ep#U7d)it%$=@uE5Sj0hiEb^psgA%XKAama-l)K`}E*#(rylR&iBujrhGP< zJ=>PHW%<2*XCis#)o?xDSzJ0jb07INT*baOiSJsN#JJY`0i!N`pG%^qi_H@lDJu4f z&cXyrG2x%UppEp9POs{s?w9@E@YM*{1x%WUSwKO)jdLV!APui-F{{VeFX6Fj-S*O2 z|9t>v!=-~iHNTP zDlSS5F}Z~X(-|jJUa2$@Yige$(&g*SQ>$wffDXsG!)C4Jw$?98gzxXI7jlF$-%Gp< z!lcp%ZIIyq4}KoDM7r-_B8T!OwZ!A8Rv>mNOZ+DmD3z3ejbkayqMGW=8f%?pQZ!|+ z*-$CF@j%+03ccgoc3{2WV|o(mArMevXAm0%iMSS>#Ln(&rCleT5EBruUcM)_vUO}H zgKbg=RSB1i+EK*lXlu4R029=UMJvT{vgk37qx$0<8|vk8B6;=lFI`=|5j`;u zB70k6w)D&9JNhJ}bbFi+D^uVf|3{1_*|DrXUUsQdOW*@$_a}Y8>&cz#-CBk{X&3q) z`?Z<)Nj%D(c*wd1Y!xXWeYn|0IhtLbE|Zctw&5`1Me6E)6*qa!%VYf9)f~HQLF@KGrGulhb2~l+-}yCFhsdH1;OC=Kc7D2S zMTMLhz9n5}aRIMkxA0{O^r{t4BqArf(^4WlznB*T-=n4Sd(t(|;133UG=@up0T z*-l}0_dK^N3hnNr3tx+8`}pZ2O0oC7R!nm~36U(3=-^)`p2_g&;6~2)O4s$sRw3Sa zZbAB^y^aS-@tk%MH-8@|0qzoDP5gd=i(1xWOp}yVcR9c+(=Uj6H75(jhZnA{Y*b7H zN4wK^CLBR@ZB=>-I0Gk{Ou;-&<1jE~p37UlaoG>l@rnb%@@(0xEt4^WSc&nM;l0JW zsE8JM*?`cLSwZ|nCq!Zz%?uHYBnQ9LbAecYQMvw(`H{!p0gnf~zgN{Yp~quku2#GE z+-7}!z;Onx}>{5~cOUnE0j z52()-&~p$K2w%qRBnv-p4&!WL;nv%gUa#I+*I?fUUooy-LI~1%)gGLGQ!pJO$Jk7a zCX>F78;xLDU%(&C;Qrz6`czeq)y7JXPM{|f8RE6)A&mE)om!5#=+Quv6reQD_COe) z@h{4v$UU+tGmJK9o4hRa=QspQ9+ygwZ9?W>FH7js;K+%`1?a)u*;e?&V}bj`Z$zsn z$49$I=RP~Uymv4OJsh69gcrb+h~JDuyr#t9eOz#|^>O40+3 zkya%@h7!avSdCBN%^1Nu{Vv2H3!tv8W_WgGy45Z^LRC7%3T))1;~L(9+JW%CtYP(J zUMTVDUeJutr29yPX+S@dSgxb*I3gvktqbe{-wvuIWvp~n0<1qa zu5IAE2tU{Zi9gC@{tMjysKO-&EX(PIgwYMLjiFD zD3s*94s#n9B~LWtq^zg3zqoDevpPWcvqXuR9|_ociG2dkqjHbO8l{z`$PPz?C77C3 zYAF4QCsk5I#Wvs$5X#PibP~BWf zT-(ER?=$M!E&}h8d$xn`Im*q}yn+9Tsk4i#*A1VunhzToX!O}omj7U z(x1h{iU&}GEx7gn{`ktyK{E{wnR?y>ZSf7SdV#(`KgofC9#Kl(ozaW-RDBOu9L zlKUmMbd+GMuFx+Lg0y9{=eXv|UJZst5VZ*H$M@#RcHZ6v_Z-bdv^G5S zSoZLTyhybh@dtuYFK048kLBpml?H`zAW{DYKkgrb?%rsj>sYmay5s6PSlT*1+ETV+N08dOmvX z+1q&qjOVPIqm0kbTX-R1-t{;E8+Oi{f`2oEyN4sjlhRTfz&sdN3#|S>J{N0BgG<}agkdbCq+%3+j1dEgf1+K z@h55 zv?tye-+XeG8y7s=K74{x=MsNxpPwF*{Awx6^Q6b>7^T5@ahpX|4piSVfPE$xOUelF z(*HuY(vrW>$%xh$a6#*~eh!mCZ<6(No)ir7NngjONq1;)oH>~;9%D-~{zBEU49wvo z2sm@Fn54y2nqo2gJpH^}+{~oTH4`I}aQDVCPi5ZR;xp^B>*>O$M)*YVCHoT=UcV!%H>Mh41 zuz-}JXG4V03t?ITGV}lq{uSO-QX_9o3WiG1NcL4MGf~q_lrjr!HW(#0jLdG)HACC7o{%@z100IZgGt`HjRHsi^(1MeG6- z;Wldaf_HTQv@Y`Bl0&qCLIe+E(%A*_}GzB*>uD!jb9>gS*=!ON)bT1R;>T{3JpOJ06S z%OaV4{`zk4(Zp%+1DZ+8&fTrnAI7qNID(%(F9Lcly)>WqZi@2=8F2-?cXh=N7JT^B4 z&xpbuEJ#bPpdKUL9vVLB`+aPFMvfb?rw15G4gkMOAcj9j)H3+nlat+Xq;3?%24W{L zWe6aKE7<|fS&x~Mi3>SWaL1chy^KB~S7VMEntz*kF{URJd_7Tn@MMQQBX%BZ(+DXb z+D9J=zknzw1w>B1PYBmL-mnyHnFM7uadF%5^TV85(>Vmlf7uIS`ibA1={Ou9`ila@ zyoeha5q+&B0jZBo|6t#cUp>M1Q-tj&5PP6g&MbM=i&%7To%Xj6Pj$tWe5vYCFg_ZZ zt-xpvvuH5q>gy?EGmH%Onym)QaYI5sFZ}bi8u+WJUdM4$?v;o_Z{7iGbG*s z(gg8FIKK16z$FR0A3UXrUg@Yuf|#^G(XsRis^+GO$m$Emf>#a`@g+QYGCw_xDmw|J z4caQc)XTYAm$qEyv_wF|aR?VdnEIKhU-qDLO3)>J%;}c-x+NsZ6K%FCy$#lQiDe%7 z=t6#`O4PMvldbSe2}J`H!DP?t(W>D?=N2WRvo%VGw5P&?zxWKtf8uB^VrMEkbVZ5l z=|fu>42soJCsLq05DE!;T=x*YCo<<>*0wr^@uikdmn1z{1}v(hIyuAdWXmedTA0!Q zfsQT-)3993ZzLOwN0=M}g|I4bC%&pF;28OQtReauJcjI|)~EdG4DKHe>rd&4{lF7( z>eaiwrM8PgR`|RhMqlL0STq)NcrqX_;qeWNd?I5|aaqUgAE$oc({7c$x;F@UZhhx3#feLyeLFwSKVPYIN&&>g)ARrPt~#u~Fg*h*{U1 z4oc4?dw+xbj}MIYOmjK5d~zXQtU84yVLhC>MQVd(vD4(dwvEqDzCzma1t#7c}Gr30vnm6rT-2WhN}Y5JvQ(xY*}-ODTe;(ztoR zb3WTW+}#$cb3XG!Efp2@pBj0g2S+E*&TsvlopS7{3uoZynj>)^J!C6lOyNIEYYh*E z5)g{}lqnn8&EWZ%9E4;yb6&CLJji=EuoesOzrT~odK#p@hGYNidsbwH8Wq}@jTR^5CX$>QK;Zia=xh;%%?)vw~ErQ!q*4$$dE zyw%p)8s7(jU67AGpBS+Uww-y;0VpgLkq*etH`%Ui%`6kzf!lu2&COF*_}*ud8uWf1;Sfn1m!~KD<0PVyZ)!W2 zJc+)4gXc-M`DVqjc>^4qagpAG5suA*G9DHw(tGP@j{U{p5=)r(DDl)9p_&?U%c$7{ zw^0%@)=pADBn3U3(<*IeIk^CyUovl`I7jtVS0o}JL{~)Xxh!!VR^48!S80;uRi@qi zm*!{WxG5K6zk`on>oKN0Xn=#Lk_?Q`#$KXl_dKFvp zG@q+CdOGZon)$rquJgc=gn;+IMF@V?7jQyCX~a&L8%hHmbvqEJ^GdmaNTu&gn-M8E z(}-LpsG0{51TF}A?pzkduFn|`Q=Gttew)8>hiQ`Q8+xLYl<8sguFlEfKQBBir|I3C z`Q#Z7=26$V+H+fyl*QT(@WkVs%bT8v7wV$miPz1;k%Mrr=n3QmyZ2gr8>5(AiF9F= z&&X4pc@WB3@Ic|-`v1>7fDL^Qx1hNfesRvi(i1Ps&_8gK`0!U#rk zLEI1B%M_lbhn(&}Cb6MwC}g)h#bEhIDV>3mi`n@j{HFv9iQ48&2D{(QwWqA z`{%bTOyP9?U}R=@*Y7Sgf-xb!-#4%3aRWUy#EF<^X0#>6J0Xd_VH2=qE6x`@2RTbx zxG^#{z)f*ZlWMEk>Nr~XlxFrmV&I5bEjpPGu|3U?r{|i7+k{m@0KbRjc>z~Ds-c^u zL(-m&I`sftcseEuVMC-qus+G|PPP=ntl;Dp_7kgRL?9T#pCulG#+1&|R%gZU2KDsd z?OoI@AMBj(pZP7LMn4+?()3@u`Mv##{!w17m#9Tug9mL09Nf(Dl>E4C^*=~FZ^Ni{ zc!FJbe#5zl(O!0nL%|5*}H zz*M~Tt*fiA;r>ZIl7zl|r@ARsLUmRX!+zKy^4+*lQ;SB`U;C@XvojX}-h<_f{i4PT zAwaUDgv93pC6^UIpm7d|mv1#-+5!wwoCu4}I!m5T_j~C+6pfkp-j|rHaxNrgmCqiI z17?uqB}3*n6R+*CSi}sii?~j$-m6!8s%#@+Ep1^^TNKQknT(F4;_?!QHVluAFeC2$ zeP42+fUSy!_Z4ar8gE~67xD=6#FYEsi z&k}Ch8!O9@qK^il*iyI7`#|G+|LGB#;2hpUfO!Ok|8oG$S6KTSWcvUto*I|L3YZ@) zKF?<0#|Es7h#*9~&Uo=+7SZ?;n!No6OV&qS-lV0vos# zcDGwlg-$w=RQ-1Jdn}2UGQyuFHFxFC5BmLUJlbxwChuT2RI1`={FM~axbO%}x8cl; za}9JVteL@aE~>DbZi}75$F4y|jHKLh!QOavI+u_=cMc+RP5fA!!gq9;A@D$nwn&$j8Mw zG%`i&b-y8=s58Kb64bJK4x_4NFhcJ9x4x5RFi9=MCMu-ReTkyJEYTl334yEMF*lI^oR+vM9{KR?I~yV}L=_9GymU zclXd|#A&|kc|VTfRW{#Q^Scl4{8YdHCH$z_r_<1UUIFRkq-cI6i62KpG*v(rGx@Gq z+luyXz5rb#(v&|Fz@E5N4U=K#c~&dg>zwl6TzIjGcP~~M8#e?KmyBLyF2CY^;;lHOYGl@}dBEh(&&(A6eixT5udkkqh|3XjgyNO`bpcmY9Z1HEpgS?}GjDElh#k z$t6X?oVZb!*Jh&|ipqsQU$H4K@kt~TvF0oK6^Y#Jl!j3cVBBN(J`%B0NVvRm=O5g7 zt4Ws(GlbptVVMCgbK!E~(tYgSLC%Q;tdTG+mH!1ppe|l7D~vUlw*7(E z_}gfGgmX4Wr&JY|LBQ|sVz_HK+0}P8>ze`6xHzm+X-B}Od;yED<#jx$x4Y zTBpc=OpFBzm;-pwQB0_MDOK_4&d`Qwc4-pVl0uG1WX`AQ5kwl$OzU2QL&2S-(n@~jB{!{M(Hz`dwO)@A0LtfqD1Lb!5lxl`s(Sqa!MBBovM18Hd=Tv+~hTB zz&NwHEdSL9*3)gmgQuMh;4E3l8QcMb*O;P-39%0S^31|}avrnNI3OxvG=F71!>Msi z_79GGUn9X+Ix3NP9I%0{FSSn=z*Xroz&a3hlF{v8!HyJNfTlX;- zz z=e;phot?jTa14n=9z$#m7kRv-agP#G%gA|laeF1jftV#I_fqwU6_SD9W^F!-lrRUC$cV&7xqbt*k5yhBcS0>3yE#mBT zE7f-3rTh#gRvWRkyH&Q?gfGmx0T)&(Y25&Q+|06sG*niyKfasWwfh~)Kq*h=5YNVTdjmoZ%GxQx=nrkn+N#JjkBSO-v^0KhQkXfDBNu4#H0Msddrv* zJuORQvt7X<3vKI?$2JdXx=dWQF^aR9-G%Nxp)A+OI9wQ?<}k>G5>Kv#@XlLq(jiHm zny{F&h~@vt-K~*XZPzS{IWy0vi#g#s`xjq3*?aD*zI`!u#>#B2L9}uH4XyIhSKbxq z4+C68bATn!dlkLwURgFF7|ji_JPbuN@Fx<4no{&0Mwbzx=7RaA>^e&#$Zudi?XF2( znrT{oAWSVyrJ9gcL2RKoY0ijJsuz$#1|1PQcWRALbCr2YMeO{hgV{@JwYqtqv3d7V zt3IOFfL-cBS1D;+ChU?5H2z>fBO&@>O)YqkILKT2gPa7R3TRs!fgJVxEgcJ?agJW= zUq{`BZW_fX82s`Xh4ZFiaOI+&Mvud#eavQvdS}Wc&byEnGwnUC>jZvzK&o(MJ*aS0 z%%~b7S63LB253@@bIK=b9H%5ZfAfBGoksiz{k{t`6rsa0olJNlz4gkO%xZVDHA2wA z>-{6q#2BUveiXx(jaRh7IxNh9)lLI^A>0(Al=YX9Jnb16YUiE$gMcz_FS39p z0KNV5=SNs6+TOZ;2adY#hRSdhuha7VlKx?nK{0=B*VoZ?eZ%iG?s0Y$m10-_2#&|r zXra7kS$)s3@p~N6in1*1FBBNkMlcvBR~_SYWO71{BaEWV1$PIA=ZaKu{BDdR6C@E$ za@YV{@5+%8eh(~fP{Rg+p>JTpY`xQH|4NT92Hf52#ieX<;kDnD6Y_lr6JfevZ&b@$*;u{aq}(##L}*7_)`k!riycHiJ=`smK6A2tnu$l1GLV0JAG!FORL8%c%Ro zJ_)~GUH2=k4XA_tNW{`Q?HZyqrtMP3Hm9Amwaz2eOjE@LE~+3*21Mte59EB{|6-Mi zC8wARMjBs5qedquupI{BJK-mCXG9#tFneZfF98pcdzb0(h{wU<5w+QzNy4>QKA2Rb z7=^G30M7DC?}~f^%{Qh-Y8cC1liWQ_9Om`Ine>XFbnsA_L?kllDj3%_o~)60!k@u7 z(C359O!3pd*zafbW1DnncPgYOUKdq)Q_KvjX^*T73OIOYMI?b7;tFB?_C;}2dOrBH z*efBWb{5M#=fC{8Am;fym_=LHZ8m>B0k8;4C|jo2uXAdJj`S-#x$8K&Q{_J~6-`W(7mJu7!qQ~wT0(1V@Yw!gi;ew`zJ;G!-q+RdK6okFb^6o0C_*TwZ{x}YYj z(}6peq?G`pG;Lyg;CT$hzKC|l^-T?)E+R!GstQ4jAI7;t;kjv=&U|55IM1zH&MLL#9Ut}$#c$%Ak& zTu}RyaxdyzJ3bgWOyl6%`j^;X+VccI(XVe+NUI1u0{q4==(ptLtqcBqQ7Vcf+_EIb z5F%a*czLWJLz2f;oAPK2?zZ>zQXQWOpTa4kz_uaK}~u-lbST; zu-Lue%}EsDodTY_T2BKTKc7{2{2yRRQjAAv!UCgb(2@)7<$z~V@IH>Edgbr$NiY*g zNQbJ?c+lDD$-&8GC@oz+Jem@Uo>=yabLbO(hj_?xLM^mMSIS?mGdK1**S zf^m}MCQ@Ql+iUeLO2e&qZ(m7e>b-mF>T|~QHsbSN7>>7^VcnpN)&WH2W{R5nZ+K3f0+h3=?6_Ah- zmD6qZq#60?N*PL2M{pY~l!?#*lpWh&FTr0&@Yf0&UAL+Y$U}73$cA)<8=#Rk%3+i* z6oDH^kQE$!=|`o#r-vah?*0gHDv6ci_fKIhF{M@z^~v$y#s1USe?A|OYT$@SfdhWl zbj3QE*8U!)C_7sk;D!Oca2}$;9XXS;oX-*}azX2lw)oRfQQ(uQZTxGg zo0;kF4|&2XNO67)yx4jOpkuu1?Oh%Rq%}u`ASDSX_>S?g%ULkg`s9XubnFjv34q-J z%VBo!N*!^!F2(c$kF*ra`<;5%ueIOx&22&i7la%u(kygA|E=}Lh|i^k+Cfuc+xI&m zop$7-EA?k~jfZ_y=f;`Y!UGE#l~Q!%qbg!35t9dPjFy%tV)rJwRziq7!`jWyU~QVM zTBAL}E@3gA?N&=fn}ZP+xY;i?#5vW4q7=|Czj{k}u>>9j^kR~EF@@jeiTMAH_2w|uNJq2=snlxq_Nw|{;ps6q zO*8zR)JHY#W@+^9vSE4ce{?XW*_Y4|*|`~lgTxlwb+Fw$9O502 z@yR5Cx(y6P<2c;a*`$^MSe9#45}Q~a4i?1mh(}fgnq5# zcZ(0`2l6i0Y*uaxYlCvLWM__j-Z?x*ktaLVN+*mWVFUm4Rt_1h=}}1$1bDmBoG5LB zd9T&jhB@SauI{y92_>BW0wzcsI}Es0D7mBAbU_148tK4R=7ov0s$a|5mM?6s3%3ds z!=*U#{Z>L5(8-{kHCMq~gvX;nK~_0u*%F&+EI1oJ(%Di03HC5-NEbo-3r_0)617k7 zZ?w^HjsGlyt(N4DV>d%kAIsjSL09!oty6E3_OKv`z4D0qcQD-F#yr@Y3N!0LD+ds= zcHi#6HB(EoVLc?$`S3K7Rx+Mvu9Cj-DV+^2Nm6hDs1}&*G^@Xg35>W`fdyFg`|w2= z-kc(^{1)&+uzKIK-VGKJb!(&2sUs0x-DYGhKUFrj?;|D@AHfCr@@5`dHBhemJm$x6 z;Uf1e)w|B}0`N9UMRiyoMScB{wnP~&tNC#qClw)gA} z6k_p2FAB<)|GB8O65nhY6e~=9afP|h2*R!M&ts|xW|3NCePa_}A7Pf_mQ@WHwoD+B zlwf;(CCcgy@^1CF)h$zL-}B+D&{z0Z4#qNjDTnZdF0;R*MEiDw=Aic&7zc&bZ@H1% zO6q2ZyAPTn^pqV{<3bkLZ-U^4OoDR2@xoDC3O8MDm3?b-687U~4G-j11P=t>aC%-+ zY|7w>N34*0XSSRY%To4!joGw4OgG)YikgyPrwO^_4OWN2!Aed-uG>s6>{K>e z&HAdsX(Z$S#`7Xjyh+>-C6*gqAKo#nGPZW=Zd|!YL;c#p-ilt;*-7vrtr}kWQrt{z zphyq{%s?GZ@fOuU4qjIv4rX#SS8kH5+liY&m*<4SN#G^QtEl ziD%Rcv$I4>U!=i{B7ns(S_71sl{$c**T2&wECeXCt#X$!Jtb2$Fk5Sr)!V}m=wSsp z#x!UN*(^!-j>u>M`G&FQm*UT!%C5t2ipXOn+NAaNufQITEID5A`xuVhMjHBFH%}eS z=-V_nsKiZor4?e(bdDs0-*YnVS+GoOhvP{LJyN@m{BFI|U2U;cMk$hlih;AHqRasSoJ6LY^)^<$WYv}N4eMu_FJT=p zLesN-zZ+yHO&(xzpiYtE{c(P$l@5 zRA+KP3zE9{ET0BF%OQ${K=EP@t2mWZmhLPs@YN|U$jRxeqm$mTzu&v;!F^m{X1Xkl z@n6)h=41#0Q6kFMt}wQpW8rR@dg)Rb@KQfmZarXbj?&Wz%CGZEX7iWzUpeW60_|Wk zX0|HHVa!7kd}5MwOvjaIJ7Fvr7nBK1o5|g&2!wSzBA@QV0c9@C0AGb*TLuGt<9Ve- zi&@_S?B01N_n7j#cRlaE{p?X8TpEc4&f7Tte*60ecpU&RboeXmp*tXfIHLmy$ z>Mu27APQSko1Ad0-MM*CtNLplWmHt?&5zMYWXj`<&${!lr zWF14nET|x%Xq9T6^>RePtf-`{vL&|3qRNpA|NKS(67^N#$Rv(GVxmGYz=PgOnyWC0 zk*~EN9l9kz(=Il<=8-|9XD12(imYl3=#K1Lkh#7M0F)prCIG6WoZNFvbc%S##a{2k z-|Ou?Kk$3|`+%`8XxQ`Y7S9f0nkB}7(rJe+%F)NYOLV+LXZOJ!!vtkPKc0w4U$~hL z-JIsO>b~<~zdy%dEla>c-QqCBx>cDBa>Yu7k*O}oC587Rks=!OuAvmsbNv@hPB*`J zO2;QYMv`A4NaEsPMkmiqtPnt)iW})dq#-F>^Q495IMqrM4CB@Ck35O$ez?8(O{kCq z{N@h8n_c~$32p_eEE`w?5&=dWXMWFNARL@Cr8$OPRmP3bZv=mI_U=OuT4b^41iZ%F zSvvgdH`)Kd;;Qc`VGsmw7{|YMFb>o1*Jfy1=;$WHh{3m_Oosg9Tc-pNq9Nj6ep7!e zlK5XU&1_6p5NKbvRHU6XxE)2&aX!G1Q*=89yonrvTT;B_%fxBCk{?!s0SpU$gAeu# zuX0lw4972tJ?$O8+`BwKW}_-M08swRZ#UDI?*OzX?Ka0_5 z`Atk-SDW<;$^8<7C93aN`^gc-4<#!(Y7BfT1&q>0g$0b)4yH5u3e&5?VjiTos!4ALUuG82c^~aiSj$6ms|oCqTt|ZrywG38QFcT-pfW0+mLQiG&-AHW z8xmA=R<+LIPRiqW!;~-7vD$=VB?O8Xjuk4ua#B9(f=rkc85@=haU-~@ZBgx-iV9MR zh#r#c{~hE!nh$Cqz;m1t;c^iANNTv8RdObvLTJj54olIUy#g{UmEkmpIQTxHN#;!7 z_iVb{X?7`dmMJ(%?=mO$18ZZSy7t)z=ZEhfADhI_RJx^S{WiMv)L=W8)#m$Ye3AB& zXTw@cbB0xy$PN3`fyZ7r`)kl7nodRI1>iQ*AC;xD)$V!`&6?ZD4l0C_O z*lGLg?ROEDdP@?YYxY>`rYRu*7kjxmd&(tj(`>##4B1UszLLo{TGW2=JKI&9=*{(( z;$H-xqX$fz656t3ub!y?sxBRC07O^WuESsBc8TXO=Mh@qR&f!0Cf(r-eKW&MubrWk zX6&rKED8gj4!CABCfVSWJ<12fJ?7grk4(vTE#Q3u*A*t$&28tA%UdKu zCmn^UFK%aOL+U$tDY$hykG4uG*Xs)J$YJ&h(u}yRH@8VF_znrp=&IcAvRre8zN-sE zI@5O@>U5#GNvB$G>_Br1clGe6tC2Qf^qC^T^FhN7RAj6a=!r&N>Z&sZ)D0f9^LWei zev*s5hQbk68U%%^-}}eJ3Vtzz5O*{}h+7sy+zMI2lxK3a3G>*5Ss`b-dL%hP`I5R7 z9fe}mYMU4y_RveLbF^RLsCUQE>jyHO)CCF6O&uOCSmjfTe}e|51(;A~a?GXgmV9~{5TP4}Vo_sZ3DOhmF=XV5s@!=cNpHK;=+}i?XT@O}QwkuWo-e4%?KyI~ zv#L9wI(iF)gy2N*s`=-b?g%{G#DhrWz(C1Y>c3%qc~W>MY3zNH=Q1A-DS!e=C$II7 zL;#m2X_f_7{`1F_tGYW(%wv*~nEw_=W#_F94EYdG8ME&rp4p_Iw!VoDUxZm2Tla*| z__x->Nv*uCr%?Oc)1wpr`0(lKIr~t2a5nhx>Z_;c3QOI$euW`MKAciQR3Sh>CwsZf zJ@st|-<1?oda`-H)2QC7Z`IqCF8Z#r(?fN`ufRd%$+<;Cs`8q;8v}umXxvcm$GrDp zjEhAcW-QwYQ71wqpT#obm{i}%WP%vttp)3G7L;?z)Th=0^M((o-2>TP!Ej>L=@ulk zT~@-MEqsv!a~t;hg3ktoiW0K$GB7;ITt!oAJzdoV?Af>f>ptzc9BAckMpgScN}dgW|UZ+e{o4BC!7ePT6X73a$RW5 zhBj47S;N&Mm55JK0Voum(pa7(*xL>WKHW-_uBggLUR%HX&5^F=cJ&mYaoS`<3&!f@Es&@8Kf_~79*>` z?|at!guZp9wILn6Be;lT^KD3njIDIU<&or^hTU3#k_;8%UPkW^TpnR!NyG&3fu?8z z$7Ryp7<1rIg;Odp-@1ga)Ov6MM~xf&nSN-K={HX8P1O%Dt}L~K@QoqE09H3p%>r=$ z4SwD`23fzc?RRR`-ub@YsMY=I`s#zzB0F0Ia$4veSiJ@VE@RkT?@;32_EtlDF_k=|{k{>96CbbgeIJY^~m{ zSD9jK_#;1E)fB#jPa5J<{#xo|nGJKPx@wv4KXWhy(+)P<;8~T;LnAC3&ETG9aU#Ea ztCE;&C{3Z}R%Bo~pe2IaN$Ny|AlBrK!A9$a_K54{?(F1q!4++`qc;ZQ05}{J*lpqC zxR6zl_(%d-_0FdXZ-0b$l3t(eQac8_t^QUnbY!lOw1d&dX8bEr4{ zz>N%IQWvlO-uu1dj3_6#a4~1kt{xBsVha6EB|d&Dk}rd-f@JvIQCz8b^1bdGuNuJe-X?j zm4k2w*qOG)B;EjTs=O@D-0j$vvw}rB1hvM_YNy*?Q+pCuCZfULc5;j?xi^DAHUMmB z;_S{gYdOH&R6rxjTxf}0>wm$S!c)&MRE^;b?seDYun3vw0~4wYbox;IYyhUZy}4Q0 zs*NbLE)q$ki^cTYru5*&Un*>q))!QKgYkuG>*c4&L+7MTvN3 z5*KCjeiIe02pH%TySS?oiyt>?ZINvJ6YJGVEnm)@Ab_VIVLM@v5eDw?P~fczc7m9#+Q|@@QCBP@MY2l(pj`6Oj7_^pAs7hu*> zzyAW?6XExQlqWT7ITJ~*Se{C-j*|31m%h%eFfa2P`ftR(QAydSNBc+T!7C4vyz0Y2 zWrF%?-J%NYwQkL0s;!8&g~MB}F{0 z3@3XApn;$O@kT@`a1zC<)sB#Ch9%LL08@2D<@|5{d!Jt+IITP@n-3J^L#_Cs11tZ` zfA8hRRC6WNE@hb`*^Qo3xB`|`*=$}lDEd8okFDX3K05ly_{rv|V9hE}0L2@@r#x3b zv>sV%NF~;9)TNGJ*&{;M)R?uMbNkD3I@WJ@*h!poA0vcCU+S!s(qp$;zfMvM^ki$h z(WwtbbGB3g1(Av%W?%9=lzZsz`AKJKr{Z^5*al83e(|yX7n8Vd)#m-Kzj^+Eq(f|sAwe=)waAm3WZUzNnKitvzwaRzYF4chLE2E#b^`3&#d z7)CEQK+S(y|1y)tg+I6J@RvFpiW`70%qh@_F1g*_lJa2^pGpPw$d>gZ2hCw{HUnFV z!^XH=vuTo;L@wM^0bk6%nm`f@1tw6ht>4jlkcF9=-w z7Y^pY^zG(&d)kHQKJ>|}9#LxfNYo!Rn`iQ@tT)!T{YsU~{Mx}QMqA#IBA|(qAVm%e zs{Q`XdK~Hbp<|7YUKEyBgWPfUER=Cw?(sD;Qp}O!br}MhmtQ+O@CC3(;{v*qcRlaN zF@+}$G+lwi2<&6edPcR3ky^!P9uyg7kyIkp(1nSGV_8I3v870IX%b6VLyk^u_G+^& z24xpR)tr*xz7uhnoFv0=Wojz4Uro1}V^t3ti7Fjzyo27?VufB2_b>htp<%nJGiM|x z4cyGuFg2MU1MZ*AsIo$1pdXJqvH~RpTzfx>Ip|b74OP||kVjChxIm{ct7Ljzgb&fS zaoQ_YNo)G0S?`S-m6$j{y}F7w8{H}Gv;e9XuzeZpq&Yh?p!!a`>OYc}dSajE?-FO> z67R&|)dzKa293fIQFUzEi13w$WR(6cd8F`@ND(3=iUW5Lm&tb=*oNr+S8LpBKyAiv zHAzSq`RVFOrB(ywMg6Zh8>rFzu;2gp4#qTlM^5ut==iWfNB2JaS}9S#k&mv_pD9>3 zRn8YaI**S5SdK%qO1r6L?}1zy($1e&%m%FQ(|tH*Nd|0#(p_Q=&?L>|hY~4)}~xko69F0IKHG#;Y(MDi0zI-GK;o znn|mYL^n<4y%(Q_CYf(&-i)-Qcod?c0?)4JxuMzJtP>jXHd?Ft+p0rjryCRF1>BK` ziqm@EiN})^<5dOAxw3eF&WtCh4~6oILr;DqY}Eu~kCYq?;d9sqjUlx57Mitfyi^#m1;_^V6Wdj+z%p@ZD) z(1cyXRKE$V>Q7@*wHUPz0FFyP?_!NY(7xs9g^pn~qBxElbr&zeJs2#&*bNYTro6y# zfrdHDxJ)LL3SkE>B0>^-QM^`X@cY(Bz#P4r0kRqQGr7(=VLPipDiU?3;jT986>@O7 zcAvppp}RH#UqytVX+Gg+NBak-t5b?(fwi&96ptDlB>X@p$q~|V!3Rw0grUk6sgcT~ zRY{Np_?(Ma*yM>#;uPv#W>+8P$2mbSB4AtMzf3qWd1>Ar;fR8b?*86cLkJ^*1}HkE%hKGZ^gDm}a+Ls?z^dh9s{yB$KuW4){)OyN*jq z6k^lNmB{lGB^!5$Cq3&C6$mF(9Fn%&huH*iYr_%)c#Sp1soiiF-97>}JTLUlh_3|)9`yg>~7 zm>f#@KNUvHiK4VL{Ow!8Xn{gBM(+Z2GFayAt!{gpY=R)Ydo>}VAq@hA-r}MxCJqLs zrMHCAX+tzDD9y;}xA6?Bi?ltE!YZTb3~t^Pb91gt92$Ax2;G35t?`hBMxMH}32Mb% z&r6?WJk2ub<`to(`>0hXw7e9Hlg{3Q(sLjl22{e;2Mp-9u#fD_k1o!drpst|d8>kU z<(n-5Tev^%MijKaRKawFtDfW%ahe@xOL;=sF3xvSuWMAcPKt3> zuxB(u(ImjgpTjbePU9XhN-lOy{{VV5hlfE~O|(r1>i&a%|MPg3Hp4w=iGY6#r`1LB zBI)$)Y&VgP*pa)63&*@!u}Dy$KLowGsMh19}>QC0OcR@ zhpP@W?qbWq!G$OH0@v!J=xGa}-RAbzJtbLAgRmYGliHNE5tDAsMqgs!5&6^ z*@z3e#gsfO zDj?L55zA+kQfy2=%hYV33|tI;)(@>;Fg+UDxN6za%l*}JQqev*yMjKz*%5>rp6{=$ z27k`x_~}75uLLA;2`(an@2(+?5}-2@oaBXH->T3-;(hHXzLxF>bq)Zgg~g~!!~*bR z0Q!Hi-*+W20netmqO$S3_?~F{d~`vYof+2zms^n?UuRv^Lm^zE-bpvj$#%s%)|g1W|DX zZo5F{qsOO*`zjcM|GxFMNR9RumQzS3{ZFk2I^3tjY6Sak9HG2c?0i4lyZ``N?>nJ& zCr#J^fG<-`2v;(#v7ObNXs?IXE_|-DivvhOL7;+P$51sFaFUB-#D#yb-L45R5L4?8 z&`NHZTmuRav1-oWhD_8@0%HjuYtaw((aMM&{uch7-K?AUu@?1%Pc{gaM77S~kY{12 zu%tAPDPn||ug?4n&{|Of;a^<#E?EWf5vB>>s#$fxU;?j8R#2}HEvfW^{%Lx+iHRJ% zzZ1pJr#&Ph1GD=w-3dK8eRXuwJNEZ`m%Ya*V_+WR7xnKy6??*M|MIoy*|+%gOhY1;Wr0XFcK@4>Sr`$DqyofMD^1|Qa5?UtBEC`B|TK<==&`b2>}J5 z<#~UB&1$#(Q**om2!fq(kRYM`bHhxGPU-3{tta)`y*i-;Ri647#kDN^ImGm7?uJQg zHgdQJ*?^e99Xt@lUvmY$1x656nW{&&i({Bba-0sEQXPV3)}6ofy#L~86Q z<(QD_#rseFv)=j9<<~?@b;-cWB^D)`9m2~nIubD}d9!hj9(IH0gccmW9 z&SIE=^l21fG$JX;!+`4dE6q-HI|m*u3jfmPnVu$0&#r-Xd^e2A1qRh1=qfoh*0sZE+*0Nwr!~ z{q9{LFG)l1)`LyIjYf~G8i50FAG4&n!Du!@2PU(6aW1!2_(`NDXyEMcMn4=j$ugsu zLoj^TO=);EvN?!Xfx8a=d=)~~oXaJH^%r*%!g)bmFI!Wk7|ez`UAUlnuSRsYVG4Kp zeR>jhrf?K=8E`2gZnPu-3DkOcfZfT4=9aH>v|B&0e(lt9a5xLIs%u}(uC7({^VIrn zbQn&UG6knb5%UbxxFXU<0=Q``Ns`6i*-(Tgl{0nW@JFBPSiXj|)Xs5FF5*t>f^bBE ze4r=4;bh6psX1+3R@gKVxdU3fh!`iO$#+3B zO1hICKzncN^gJilY!N#L-q1=JrVn;`j_|??^&$#oUd%2kP@<<@?bK?$v4gBQu_g~W@e=Zbf6kS!^O1&-MlFm`RMAdUsX9HjIXn9o5$ zg~~D~Q{_`7AdbLYRfxvcY7g4zspi&$K;A^z{})&Z%_SE^**CAH7$vSzxF6a!9}Byr zfsX9x5;cZ zypbr;ouaSKofB&8QcX8o6!G4CW~xQD56JG&U=Rd6K+XvNf9Egf*E}4|`hZhCM}}t^ z3sq9+sJZ;#4gjMt=B{Dt#TGNS4#XPKH3hf_ZDLrGIWKON)`3&`4-ma*9_N&r0`Ih} zzRy)ko`79rB!Ds3Og*3#6=sAb$|1FeKzSH z>Xgby`7BLD8&blso+8~1d}d3(ttGCC+5RUx?A3VYd30V zlI|CrpJE!^QAI(a{dQn)xQJG2e9Mf!%{QK%a1|O_(tj|Z{W(eICoY8&E$lc|3u@*` zzDma!4vnPFg$#?|0@FDk za93j;8g3{@&60?+qMz*zCv|w!Bwd;)@m^K^z)PC zVEUi}(+_^Fe;mwmI+C?xsv&UfxDVgrI8@sg7W1YrD>G<_fQV)A=V5aMIr)EwLD_Ak z)R5NkCR5MGn@pX)Po17}FK8^bXZ;#O$6}o7A0kqWHPv?dj)SjC>Lx##-Qob8Tik<7 zp0|uKX*}IYYMY#(ffj)ZYn;bvay!TLT1+*WE4bcZH6yNT@qq*}LdB!}s5lRYhok=4 z;o$|T&7mc2NddRr_Sfy3;pg{Sjcpu3{^ts-0saBAgDyzDNw*Q0B+W+mJ^<=9fJ)dm zx54bQ>RUMnywxS_Wz0Zv)gN_r2&R@Q{mZwQ#cRG zLSBVvhM+ZHTxQj|3+ii9KQ8P>m-BvaLFZ4stlNS!O(YBq`(%$mME_PIefEd4OrGa@eUx`uDQL`S+z!x#>nj_F9t1F z&#rv9@^{_PogzvDW+y-zaA-seCsNu$a&39!YSn@NDkjVBDtr)j0~>nlhBjeFzOCFEQnsIp?Z4mHIiTrUgt{Xn0_a!MA1Pr zWPA+TsIdMwS;2R+8X&W3zuJScXXmGTBw~R9ub$Y_FGmv3b7zDtp~w>HLysfW&IzLD z16oI^`T2ph$x97-)DZkN?X!x!k>1uX))WL+@d@ZN9Eb=mB*Kf=2&*J+)scP-d>Y=W zs19&Wu66vZKr+7Vuthw7DwYo>Gnk`HRS>kU)2Yy3jXV3O2ie9sr~J<<1i1(uhU zJ+NYz_{X+aX@nmpq-Fs6C2E`k*Ac!cTPdbBMec`^9iOF$m=# z&xyu|3$dhL+2DN^ipu+R;cF#z_!M6J}n4L{07^?)?k>v{$|Ce z@CLfidnfEQ_g&BXJtyOw1(QwJL~A*zVN0`4x4nkm>(aIEM*eOd_0lx%UyeSNxQ}k! zq*o~=Du#o(uY!AC1}^2Det(Xf2Uy)~NfEH-_@&Dr_~!F;1>zwDYwDw~#LJpB`NX2-Q5#nnr)1v(Z>r;#(Nf2!L<0=+ewNO;9MN{22f$ zXbXHQ#0Tjtayz>Bil&2$dj9A;Z#H5|9P&D+2=RM31nFEnAqIuoD&ct;c1=E0U=ZUd z99cne+u!v2XAWL3kt1Gfze^yTr3)GuBZfPAChi+$~q-;yIY*yc8+gCsc=3E&_@;3JfXD zzKo8zt*ZrMgs9Fv%?dyLoLXTTE(ev^j9i-dY~e)d?WDP;rO= zU1ww3U;zuv{I|FFG)XyO?&;Bqe|-3KHNdYFtC}BPef9KQp{hTRSI}}zWN$;itvJ-2 z`b652Ml5>R<=Ir}mSrn;*rd;52u%RJO#Fz<$oKkv`&%}(@}Uq56#Sv2KLL}`WzeMe zq2Ji5B2{q*ujwc<=-glPTaAYhqoK=;(<#hWn4_rE8S*{I04c_53W4~TDF@<+cDG1! zq4g&sby{WLI0!1zMsME_!-H=+7|?8Bi;aw~hOtB7YSH(qw1HlSu2;4BPOY&cEFgP; z<*c{Ae|+HYU9b@Bw;a4%wD+LLNWt^kZu=XJ4g#}BJfAtDBa3jrRUQ%H`Nz(}^QyGz z#QQ9OEm6SnM_6n2rmfuCQ5Iu1L*_z8)y{l9^({5~;_TF`*ho|<55QkHVSRKgHR;_w zX+f{DT4~n(%4+z>M2;TN7cyO5JD9|zIniNBa|MvT@VV^GjWixAi87TV@TL(SwZps9c%KC+(r)SQFKC}tQ4!qe$lk6VY857L3ls@#W(Z>?7cr4W^nj!A!5 zmg-(@!EIT1$lQi8oI=ynvS^3QBH0(wj{{B44Y`{L9LNG^Nvl{okhh`uIk>-fK8(yU zOlGmrLO@}N5t*eVIfeifZn8pdn3`twc*JU8`dr6l*$isUf&uJ$-k)Otwl1P6Za1?` zXQ5=FPW;<&YFas3au;B?mG?N{zM&WkW};<1cLN9VI!ATpM_URwV7f8IoX%KJ#X)r) zac#{`OtQ_XbHOIyu>K1Mp^FOxq2U9EEt*V8yppOFCz@$@2*(g$09@Fe5dxq|7L<+Z zo7?MDs9{V21FYL7>EOyR-2C33;P=+v?J#H#q$qIv%+oKYx@r#ET{!hW#9-{!D>ZZ$ zc4Ji1@#V{X_5;{|_JL{$aCUTd;J?@(N;>A0q+>SU3v%$kZT)7+OW?IKQV4`p4Z16A zmIawbDS!SYZYMO?I9**oKiEI=D;ImuKj@w8ADmDO$%iDzYVhAHIV_cGSNRbt6R1d9 zj^wF$z97`-S39tpK$^ax9~lqWp|xVe@#V$WPWC9Ve|enGuBr#(rz?K)^!Rk|Wj5O@ zGKJ(qsW}3(olY#*w_ASWBy>(Nf?vg4q<9g+!S+54X$+f`x(D-e5w}*D5G<9ikve@7 zud-0dR&bq+@j=WckYZ@fCe?A`P}&mxtbW_W2`&h=w@|!-jCkmJY0mE?-AhD*Lkv}4 zGne&t4HGXgJ6bys6~gWFEsWXj8W;kW*!rFAD)7omwNddC(DdMJWTc4iNI!*>2sh_w zs&X-|s)o7;xd^W8vdWnWyTZK~KjX$C-BB7=+trH3XZ6`#;8)e{%@$c}m^T-O)f970 zqG^&Vt$-iG5xj9Q7p4*1Eb4=DN~8P8Z{V1J8pqqbIp<$XV?d<&6!Q~dUaT)+a&?4D zZ#K8?kYzwN*SVE)OgqQ>1*DDzA*jQ;ZB~zCH!OLcqb5%S2ZNFcgP@?MgNu^dpZdv`WPe`5cE|+5w3Gb24;$x!fIWmgBq~9NtJ{cxfAy$#~%Bn%#_SQPW zMOs96pk1yA8~fcD!Gz$^S(CaaXl!={wNaE2z>EQE13k1wgjj=By3UHa>;I0Gv9meFlgaUA9? zDoVgo-8?#>Mo2abGw`ucRfGOsYyjwj))V2aYA7L)V-zx_3zoFWaO%XQ2I+GNV-5B( zpHm9%?_-%#L=jcbvL3pX`uhiar~3!zK5jag5p2GXVmOF_B^6$u)~OQ?qtV+8_M3tA z4jqKI`u%TXT5L~dv;#Md@M_3`h)c7atYjR`pm9=`WmeR?V%jt!Xm@Hkk(wywV=6nc zm#6eqz7=)7VP5@OPRE?2zp%v1icaCk8R&FG25j z0A+$hOP=>d>}bPHi(47>kjrcY@EQE;H41-+uJ*c+-y+V0b<{mVU%!0zbTz068KbWc z3h|=GaToyn(f%Y}ZOB}S;f8<_k8&tNSigh0u{Cx{-4IP)v#QEMohCL3>}9hGPfD}s zByNHLSynX`b5n;Kr;_L%pV-;y7NIJ=r+=3q=5@}31SX7Y!EB+d zf^GjA$FVh!!qOS8HY$w#Zhq}ix87N0wGl2t0Fn`W-AO>wDoLz(g-W-}9-ayc=7DQN z7?vmgoBI8dWbe;>!I(0FNP=e(gnqhcy)Y`&fVJ`(Gh%07jFny>Qa88nHONtz)wfYl zRaeqr+0_T_^{{pEtD~>7-uP($^7%#B-+1)15t(q|)%p3u=Tps&!+PaGT`G6d_Z`fe z=}tE%!rMcUfZ$HK8Y)>76xY}Qb!3;zcMv`A;&n8af(!5vDT?I`as5c&TXi&H96~j# zrC8V^{w-=uVJR8IoPY;i4P%(M+;mt=>bpy+O-}0QKGe_Zyv&Wrg)2AL? znTQ>fosM`e_fANlViD?c%pz2!9k++^rec~xFpy$@S@jBwgeJM`Ta`{H7>eP%=2n!S zUe~WB=RB;?HWlMQULWzvFW_PFTLGqM3Z`iQiJRE1&c(_8tKQz_F__u(bR)`TZnljO z>Z$&yWZY%-^EFA^h11ZiQ?jx^8?>wcMUKioMnuP7uE8x3Xnqn4>Rw609R75rihcs-o{J7~ zNkKsdeh=ERh}W1OyVI&GOdRY}Pu$^Q zV5AIkXHe+j`87T*h)WGMka^(nKj`;e&_qmLpDu;`qx~Wy|B; z=U*0pf^H^b_F-zDRN;UoI(f-kS=bc&`L_&q=W;&`(2hLSe&k9(JU&;8?(Jqc?UNzG#b0J9#llTy<=E~pD} z{*Y-wns`Ov&Z8lV3A?9?>oAvhYsHD79Dw=8S%^eD2BfDVnoQz4w@3TQ$ZKvtAQMm- zP)8i50refT4-V6t7>-qNv`lgb95JPaGT;%OdzTNENni^}9 z6@_;RW=nhBK~xMHwKbA$T^QJ;ZeO#$1NpHv;%yjagq0eN)`NVUB!ELCNLNay0(P-d zj@|C`IYCyJY*J!kq=`^=1HF80@IJ^9|*(JgO zWMG*a$^zMKiK>;|D~!Z$gEGQ#VfK5i#x^24{^zPvC&8Fz%Ef6-y8X60Re#NgBAocB z8T}+r#vN!c-XhmU!QtQ3|6Y>Ng9~}%I!KHKjQu6gd#N8xuv09$xQ%LqmGPD3GP!PU zeEV5V_r`_vG%4;iXn${Ybh2E=Vg1B4|9|6gP*(6|t$_WyRX-@grvSD1!@B3#6)g^^PdA?Ibfd&I%)HZoUn zmb(|5)#%pc6G|6BpnOi|&8- zgpc$={@BU>j$Zv6(XimfW)PFS@x0%1GDNE*sP-vEnT1#7sFEfqtA$%F0#I$dsK$mR z39W}^wZKrNv^90MZMi@|#f6$j(rBk!+vYz0mzX;(@K>pBbnDGd{hj+;wfYwLar})h zME%APR|fXJ?xrRwDPR-AtFRXeU&RDlUPWVCm2g(%x%MzZaHo*+BV^QD;^7ubQ!SAz<}5l2h2Jw||A)-yzNV6RBVi zTF0=0ec?jRgBn=rKOSj>gS@U1=%mGVYN!gzrn*BPb1T;?v^Iax<<&_#Y>wxt<~ zNhjE9HFnnNbWtrACnC)OAN{W9ecOQzvJ9^V(&7}BT8gh5V4%+-%LjXqfRme~IWiuO z^YD|Lyfuj9va?!%kd-0}je?|zo5lbXF@Y*G2J%X8_=0b=0!&8}F-i+sm3IBL_0~xb z7dkvtde6_G_Y4i_fg)P52jk5ApNp$E>E)-C@01^6B$7x;cvh0mT4jt8A_?}uGyNWz zy!^N)g4`d9*f; z5ca17M`OHS-4kh8w~GJxXk5qa2I4riH;(jM%4sDp<7s8ET{*r=twM5Me558;NrE*| zP8a%xD$f3SJTd};Y58D~tv}9NCBqU#`j96>Oaj z+zk3Oj4A|JnJOBB%_L>X^tmI=Ct^quOo#0oFXl zY{*o0K6Y{*95z6rF1R&GeOOf-oFjsSMIj1rcTJ4pp~zjUj7UV1G>K(IvPmWT-5FZE zcP_{Lm3`&t+4<=nq#FGdDYO0)>zPc+L0IpAvetG8% znBT1anUj~$dSiVXtipGt2H0Fyc5}JT+3GgPsErgk{3!-*XDM9l?^&((=v@*s8yIbD`}IHMw@w} zJEeXzq7FpkuKOL1!lVnwsUx3ZpEY+C$39S>LuzfdcbuoCUNIj zW;1Xs=}|`zVS`KeC7E1J>s` z#3MvGv93Bxe`T)f)3nbbcw{!vH$N(@fxwx}c=(dY1i7%3mLWteEy3L!0<#CH1x=A- z%19I)VM-=LBAS+)mVzN@FRAnI%xc5NmWqQ%YVP19M*t9M4i&OFrn|qczt-Uq&!eh7 z2OSnTG%kF{X#aIKCkm|2yi^Oj$Ov%*q#6r9L3xl6wLD*Ea}aR<>PU~NyW;} zd|M?eUUz1hqjBNdC2m%++0M~r{%~O_ZZ=c;T;%#D@wl=>E)^cSqd&b#48lNlXXNQi z($ijJZaC!83Wj*q;LyOOlXZB^r{9fpf4x{O$wB<6Fc*62X)r$(Nuvh|K2 zpdFRtCuW#iq1{Yhk4oRQSaG$os<7?b*wD7-JK9s57It~khJxjGyY6FztyK#AliLXs zA`^Z)vgWhk^stRf1_S-b^U8W-FqyEB9ayQg)tj=ZC9I_}NhE0tgF+7!gsK0&s~-$6 zHNYmekRBS!eeO0WcMV~xH-WBn19dkKQ>fu4sY>eDT%{?%PANizE#rCSq?Mp{IZ?jE z`f0$hXVYNV?4(tB;BC_WIJ3aClX=BGGayq1QRGO!3Uh@{Ud+Q~VxbDX@$34-HK)KD z&L-=H$sVvX*D77sfItclvwf-`BGFHKaC->BVOJX{G}y(iQ?XF5qb>a`R|r}TLv`VG z(LqYpHCO$xLWJ|8I4atS90(`m8`cYEst(i3PNK7;x^A$CF_J%XFcOoCX{Kq;yjC|F z>s^Wjv78jX{CAy<)QmH-EicmJmF|72A}fC8$VXS|&r+2uj)^OinFo6yhvLX3r+uD5 zlO*)?lbF1dR?Kvr?<1Ip05cb><(ur}B&b@x@cWckq-KBNxza%w|f@q- zc8fdCPBt&^J%5KD(AS8#`G2)u_teDA;r98xY#EZ~lgABzb2XZ}M{K8H2^Z*y=?>AM z$~$dhKProEh-mUsWqgL2Pmyufn`}W16s?@31$8O9UyQ)m5AYHZH)e=z7KEW8j|@MI z6pV#cg8z|zMo{ku-*3@~y2uF5^neBq`ZUsoa&!=J`Ry*=-?X78FBG{?)~*W~CWn99 z+CK0~GkewA?EPrT6EioQmXdzgO#;uLHV2Kt^N#@})3KR+a&!ZQYC68@bkn*8_2MROw-gN#oVnqsg7YDZeShgW`|b zoVs(?t=~*xE7xUpb+q*3Pn3@EyW8DLQ)%(3_B&tKKX+bG6xcvt?DxNCJzWFCiN-U2 zXPXTu*K5_Q;m7UDR;OBTKzRgzHImM_qABq=E1h>%`9A@}a#;DdyG-t!L`N>jqGgGFu z{UKk!cf5Cc(%AMpwQBEt->1fUb$#{0>G9#S-pMn6{q*4c;_~3!@15-X>*ojiM}FmE z@A(J#@!%wA`I}U!`M>_<$^IlIws&&y6h)vH?}OR#!O{7_AoCen;yhqu z<_BRPk*?3+ts2_|zJ^`(TtEOxUEM&Je3@*9Z|OHd%6HV>!SOMg`;6CTEnJmqAk`*y z(?$LCOu9CsPH#!2Y&P)Ac2<~WsVLbZWe0Z&l{=#ElJL9=Eli(?1bi^L(`P3lv!D?Y z=QkR|c)kCMz&VG;Frp}3ENr}oW?5embdH1Vc!*ijiVyI)f&V!WoQY{Sfp@G>{^iH; z{F6?5yUw-(E+}=0@!Af$hX7a@PUPQOZ?x24TY%p?a6^7Tp<>0%L!mhenBjjS2Z0IRCp5N>DU7e)N;3V;GSR}I7 z=(N$sZDB2P!cB8sP%@f7iyfo2DGWWDm2P!IiQaQL9U|6cDWZtMTn%l%V_yw^8Ngur zYW}N>r_=sg&ihy-JT*5{YF>n@k$@xBdkkhFZSl9UNOsq)4mFD{&^{Dvk^Ji4SPv;R zpnp6sIo`$8m-I67p1Z~#$Xj1%>nn8?%vg7;4l4zKQ=T%KpO3Mj0Xy$#}? zisJmndVA?E&Ee-}o=E#4DH)wgo5T=>0bNnZK*57Z@#DhHW1JfEFv-4b*CEQ=*-(wI zi8}wH{#R!>;LWYaaJ}!wV*1b5UZT?#ODf^F5iupPPBS6&P~o^+GC<2&?<`g_I``$r z0ITTYe@Q>4$(hC>P?=d*$zH~Q1!;xg?&^d_PLZ(TYyEqrb~j1?S{30wf1HCG1MJZS zPa!(epIvA-h-k-RFBd7c*|~wC>6lD%fy*8UHW`w&g_4T2-r~xsrca!|h{A{9%(%gB znZ;3!k5i8Arc;nl0L)Y#`Q=PzwY%90I!r9`5~gR{s-R>@z>o+KAW@!#>f{-=8mB3Y zFz}Oi15`N?gfExr5I7o(s1w!d!WuN2WxH;6+3QTYorGe^`%F5i&a60PE|v>i9X?WX zza`lz)Rcr7FHq*!g~(h|gB51wSIE}fcJod_tCuEw+0nsCpbIWQRV*e)Q1JMx`Y{JK z^X43HY7^v^={dYIev6eiGn!)0q8>-mGjmL=<&jv+LnSBUc`mGR^d&x$JDtd+RyKp| zspuUoj=M|tu58{fVCA*Ah-5*~VzLPM8atgB#vEffv(8EAlVd*bdfxwt;Z>@g1~h)# zciwVWbpxFR)DfzJEM^mU?gqKTXtvi7*XH!O>J371K&TuIQt*ssYZ#avbiyW$(&%;} zhFXNAzy$nJ?B0eZc}Vs)%iT|Mq7V)3$pEi73_z3%FA}PA8|Yj!t^V z{(g@L+YlGVj70ceW4qgs8K)@^au`dAL=U9Q&U6p@*ULQCF2Me1i#@}US5=NsxxT;E z1tErR1epcFhWfv-aCV1nB*YrfamJg?-w3rCW&H(0=ThbKZ=Hm?XlfQnWT|Nwd&}#I%9{=CLaWrr402?J%ItrD}Jalw5oyQxfBVAeyi6Dan z4MP1ny6np|4=Y(-04}6Slb!=O@zr-W>ze>hsDNaGyF>@@7I4D=uSh3IcQ9UeZnH?m5TB4z5}~!SpV&mOL+krh2CheRm+l(n9P7CQ{=8 zxdq0_zc2G@S{!NcxOcht9IU}1{RzYQE9;$?>b2{w@G48syj<*GUIG(ri)up;l>=zST+Z<*DL^LRCCNIT{i&o;>+ zZ-FW~o&mcxWE5w18?`lBVO~$*(2jnxlOXQvl_qSZuNsF}I}%~N#G_LL8q_{ejdrLx zCc%T#{6V2`3kVxhx8x!wGhNq{S=Y_?zq*pgO1^PZ5T?2HTHBz1tOe@M1c>a;#%Mnt zXmIe-iNHU3%_TP{NMKx$kMWoN{_k23_~udj%mOJ<$#zx7lZJ0PE_L}5Wjq15cOZ57 zVx){GCuKYZK#9uPiIF&fOafA5i;_vesmW$?k`|7v^%!G+4k_8su%k3i*<@OqyLXb4 z9pEQ5Ak{_-n!g$ zff|-D9)omQK65--84`+S4N9~M-lv|Y$T<~a+FXn;W3-y>9>gG4%n4lKz>f$@*j+0E zKp>r4L^^lL^G=P!c9^*)uL$Lt2$jtz#4asg5}rwV#Z=RTXsw$HNEjNNibbE(&-M(c z{vid?{A!02=8B@CG-#I7{%LNiY%BabVZl36??~!m3Qq<=kTRnG0k3a&OkL!+W~tY;{52>wy(6UL z-*z(0Spi&v)1iP!rKcy-E|Go_yRRZTTYt>fR7>ufx?=Y>{GBFnC{|d%#=K~DFHO0< zNcy1o%fEbvI^dww>a+9S*TRZ0mDt;j9)~?gI+s@!u#4o;fZVD$29e7?tR@EOrZv)$ z3_7E4EtrZ>Q~=VW=%osr+vfJxJtaw$h4TH-=~aqE!9QV9_UXyN$>r5PDtlOpFYT!4 z>uL665_Dtpesi7W*Es?LtfsX!QxT<`)2sm8gdl+OI{SO;uTHOC^QLj#u+n|W^9%{E z95U43l~&fuq#Ooa&kS@Z;c1bpq}dDdF!7xvg3@+S1BeH=^=&*W$p}QiHiG|>WH+jQ z3}9jjl`dru8cOy%{r)fL=Wa48-Dy`k68_FHZCiqmoG&Q6}N%zBI!pL!A^8Kadvr)h!QIoZpdfD;@{d%+NyJU7DxMI_Z$=C zM!4}E#a5mBYksTou-;VC*pfQqtsP0Kj`iIy-8J6_=?y2qmX_5m|Et>m_m_Kb5{9 znio>H5_IwW{XN;-fo|fe#OI?JuF}u*%ZEoZbn=LOg;|#I)+E8F#hy~Zpn%+o3d{lz zd|mpt&Tn*M{R@22rkQ7a2wx#rR{iQ}ZfxNj({Z1qQgo{|v`P>m$^@Y_wsKL(rY$#T zV<%9W#XTy#l89hA$(d8MpUwLZ{mKqtGQw}-M$s$9ZEZQi zWEtZRqDI*P2G6>v{NOoPO6t{aLZdWD{T3NDvcfM-lM`sa`YRxid~n{|J3bfo$a0TV zS*)oM+K^=PiU9-6OUJOc@H!`|VvDqN7v+o5IKnhC90+peSLhSF*|4+nQnAzlh8Zb< zop(JiCfq8BzBVM2bvujRI0)V)DVh_1A3tjv>Ai~ENDunghzxd(-)kAU=Rj%4T)Bt? zlkS}-EnmrotjZ=*gp9BB`@gJzNMKZmkQL37W%N>dc{&zRwSJ__>n@B)`2%Q=(W zND3ogTjN^+v3e8Z=m$Zb>F5L0{bIjQ+LWym5xrpga{hrFIs`5_V=m-oOb*R-{L+5t z*V}A;!NLg4uRYUZgjFSt5O*=j5!Z!%A~(BSBti7+_?~nZ69tyFdbeIhM_hnsBR^d! ztI48LuB3~~Ceuo4T@LDIVi=fowmJ*j%T=8!8i1#r&nx819!ry?0=P596_rcA1x!ZZ z_~?=fKO+KBN@B#M-CX0LgiFt{EYZi|<~YfyR0_P{0v-1~d|xWZB19e)@k#O8T-<** z-uUpfsZ|wJ5X8elscVp3Asb+UZeK~!T`tpFrU5g3+V9-l#-$3EGZ_@wK>_6>HcN8Z znf6t0@A8<23x@o?6i>)(nR5sb(oc*4Rf+W61niaM{;u(j>CbaK_jRTL>A>}mJ;|9RAi5E9VC?*ueU)FT=ifw=5)NZ zjwS9_T7Fi22hxo$?#!f#>iX6WsuSM;QesD;c&Z>I!L1{)R@%4q#C&jHC#}QW?OMr!-C)8?yzbRHgGI8J>m2n3ZGPJHRxig z|Mh8ySX<%l!Ddq2GsH`JLS-=p#>v`XE zGQ?S!aRT3IhLRBg_9f5TupXVll+Xt$aV4+-$st)ZviYs>Dwtwrk1iN)=^6;n)X`mz zR!ZSrzUz5xab|n|>~~eQ+onE>Y%%_D)$OPZC!(RRI~n1uO%*Ed9-w6*BmdtP?7c-g0*<>VRHSEBr^fxieeg8PsTgl5~T5W<>wGG6L&aXj6L^Za1giE~9IVRISP ziSw}E|I^z#yn(VUo%!!$ly+t|HQGX`2_&3p7v)H%``})yv5lk5|6JW`)!M|{u+d^L z(jdlwz6iv~zG6M00}}GkZ|p!RwT5oOK{PnYPR3P`7pbCE{id6|3dB}dklbWalh$3u zjK89PLJ)}ExKcgfL+u*B!4m8%N_qE!i2_3%O{vjq;I-{eTIb;SVDIwud__{oOhsz! zUy^%Rnh4}eMEPAX38Syf>F`2j=i$hF?8*_wu?ZYuk~}pt6zt`jr;=s^<<#G&$uNJj z^D+$TZo&S{k!`rlMBqxi%7l1~qcXsm0M5&}iQ1xfV?+qv+Ng8@*@OAbP+WehY*MkB z1&K?Z=i;oGE~H7%4g||~!10Q7)}$mFG-(I~VNbZgGOSYv3Qs0}4cer_4eY5Dg5I$p zArI0kj@>u)2R?~O9Ep-1Y`1HxpU?3B;?-mm(Uk6A?ug!b)GQK{s^azRt`N2%PzUxS z>qn(lVm+w|IiT5ch4-z;Jp_)1{uRaH!+ZyvzUvi*s2ZZCEF7lS3zA9&%wKPAx9WbY z-fnEyRs-0d_ugIX5lm9Vy?1yR&l(ru(SAjQq#~adxNCAiv=qnTGGc_7H_M&;U_Ftz z0I{1u5tLwAr@mFA5w~~BE>8A)`{&1}ycJr~!+z%;_fU{Dd}}cUi{Wl&dIj%^k?D3s z62k}yQ@>f?!W9&V8gu?Mdn3tno0U#ibUGsjN~;_ql@vvd+vZ}0rt|MHP&?C^TAYjW zLjU4xC(!LZJ32e?UqC7_5Pca)1s;t^1uhHOyWC^UHcSNHiu8|S>X^)CaplfG^!xU} zgU*l-Kfh7dprejXW6N)dC}>W<#b>a5H@ZH;5215MwBDEi|(X&tE~{+#E%ihiaok##hSyMjOge8{s{;0$}XN^n%MwgSzX z(xbQqjwUJJr3|Smn0l|HI&+a5G9;^PS--7vup1;W4h_w<^;3rjbld|Qey+_kx7rl} zx=co$657wU6RS5|O-_iNnIZIgC9U zTr9vXSdtKf%tYjIBn4mU_g`SJaz%oA~A-@@LG+fFN}l%Dxp_czz-+)UzL#4L1y<17&JZ({r@-nt`xnCOZJ zyu|mWd5J!ph1YKSv)zP6yxy+An+#7hb&M?wb;Ri0276j!S}mR!wDA5c)@!Hs7@VIl z^7&%FA3;�^Fofgv_CrQ`{b7U1gQ@BWQCEa*nGN4pPrH9~R z>0Fx0xM>GE`#8WwRR@x0XfDJgG3zR1nyt&r!3gd;H(EQpXcsf=)e>p&$l_|U0G3%e zsbYVwpXW(@Yv!F6b57u`78G02h&+jiUBS>Dd5B4T>UlqgcX+hvzgr=V-^IR7nwZ^u z|EuL?sb9Svz~(HSt&l&G!^Hwq_IsE#`)GI;e>DLqIxHxATUCgo3p8VkWc8LvzCi1jv zH%#IPSK-+sDLw=c@4IbQMrrdUa_qvDhR zv4_iLyc^?XWrlYnjH&UN1!+29NZ(^gq)()e)=oLG2S#?6Y_NzlB4W%L>I_ zD0GSY@}DTI`=rr+7inRZi_en>2;VaY&J#BEZEF+=ZWtYkA6oC%^q{-(?0-y~Tw;|0 z!QgmkSwSQOURzJYfPy|uf0(%Go2_P}d!JV{vy&>lWypUN$|VBq5rGK<5n$RkXYY>Y zlF8VkQFFoEkKiQDE*9Es=frVw0d&v4Rfl+*4mS($UG!h$X)!EMwxkjO=h#dsA|V%h zy%T@0xA*)&>0=|QO1?|s4pym%Z`ODPlMySFp;?rVDu>5_czIwP-sQ~)z@5I#*3xq{ zws{898MRL4q>q~eLZ(5k#3SO0vdi+(tZ3T*3oNDWnLD7Dk%xM*xak|32On+<=XN#A_Q^S-QqYH;=3T!@npLYWA{JezBxWRmSO$OC8*a>n=R*p@CQn)J?eNe}M6%c%O0Kgk&4iYRq~R=LgRa zrCw4`8~(g2(~B~p>!KKv2=V-Bgx&9uT7zo`PvYjk)KrF* zT5uG*kNj@E(_L**8yYdeCowuT#X@eOA;7n1XdPk5?X1&mZea;V;;`S3aHqw3$K+;= zYxzXp8*)7^zrT#H)YugbaQ0B?7*q4-Zj8ai z%OnLV@GAdRXSVbbTW$XGAxm|VR7)IaN;A63p#6YCr za;vfj<&yp(W+X+gn^)B+`k5_?9B)1|#lHz1^g&NGr9NKA_%wS{uE79gDn+Z0OOxzh zH$2R(n=#fCGI+aezK2`~>);*cBRAISBrG9}Gje|7&DKy{9Y^_9^rRsuwIU*pf@WoW zF;w{RrO%CDdhbIR7T9og7fh&~E~_$@U3b_Oxf zV!~5PQp`!TPIF?D+$MaZo7PbQyv~BH`-6Vp1-s&=*xIm>S;qS~hRSMv3*`(_3r7rH zGl!EIn$2nlho9ad?>t!zCLE+h6!`D1{#l%3+w<$AOP;tF#-r;86qxVYugaB9tE~R2q?xE4C+w~o<&kA6i4|bXwAXMA)ouk^U_D| z^?Hfzn%_9N^Hcr)LmYoCtTkfH*B*66S5M~ESW|`gf0=lQ0XADvaD)pgU$nWO&QT-W zW3=~iQhr)czLKT&#?jco{Mnh$uo(c-urSBJkLPKw5Osdx>xNq~e|4d{u&>I0MnLo6 zgX5RE8Qt0U&kpG@pT38`ls^ZpHeNji=IWykJ*+_oazCIn;6|D!0fvmTd_nn?bA&6h zIhYy5>v!F>9!t6<2Lc;!ck@03QX1=z{95~69;44=TWF8zASDCv1kuDlkNUUhm&I+{ z!oSgMvm_RMr|s8J1jg#btm4|a!z6M@aF$4u__}_mh=9{9Dv@;4@nhB!-}St=Fc9gb z!N%Ix_{r|zM@k|NC@W*V3P3+5vN}YD|JHgGsWIh26Hx+r&rqUte&Ij;;7sb1ioNky z*tdQKQwE3iY=}>>m%i=byOO$RPd4v&8r6ICt$Mq{PP?E}_|*-7!*YS#q9Ii&WC!E$ ziETpN~e{jFMtt~lDxHnZ-o*SmTkL0s3Rar{qe_K zXJYUd;-#4c7-1UE)|4eZ6=9<2x}feOBekem5xy~^oF!-1*GOAC!M{J$@BH+U?TGNu+RD`C3J+=0?i@t+PH%mHYuK<%g2FJQU} zz?sSt#a)EZU|7z-oX2u~6lrB=WcQm}xHV&)d{GX|8su1znS>enEcZM5kd0;a=jw3d zo6BWFxqqJ8;tw~)jVNS;#vpHZKoC(I^$QrQ!5b&+436x2-$@VJxJ1s7l`zFpSZj1i z<5Z)kk8Wq~1Mrx^5`;UKJkQb9k5uFe0txau(no+tfXE40GDIO8VpqRmJzpBK#NgxE zxBak^2^LJ3}x)7#p^E6a$2k*^UO6b~<`N;-271-5}Jdc!IP5c%jCgAW%Cbl>b;lM`& z2@d>u1Wr^K3qLx|9Zr_Dgny^VMWAZ9U|X4%eab{B&E7Q%y1a37UgO@kn!<_goi@+w z+gOLOq)T*$7n*pyOCyX}B51DG^fxxT^cpdg`K!{E@ilf-x&xVU9fh*bZ%cPA zT2w+QcH`)5)t~{ToW~X(rZHEEHhj>d9%PiPA`uWcwj1PNc{HmQQJ}L4wX1d3O?|W= z)KS-R2qh~^VwyB_J`>`T!)(Ok;_;LMM!E56@rqZ_gpNmpp{&x52iU7f6mNfKf$4Z= zFF2}gdU{blqQ*wrkJQnm8T z1ZU&IS)>4?RS37}9P$G2^D!Ggl9n6+2M6W@uFl!}m#&gL(OE#f3F*}Qwz!uru;%Dd zOj~`V$D!=1e9k|{R5neq>-B2_Zn5;Rn_p%SNxNLiUJOQ`fkr`xJsdB z_$!u(DZ8=fU_xf^jWBt{uTmTl!xqTq^UVH!$H9P-=D9T4-!(-Ujbner2{Kj;0s#A) ze&3aFUS_pjTfY*t$bWV8)q{OhUG85#zgV5|*(g$=2uXhC`SWSw(YSEl5yVWv3fO-p zv;f5vcs?R#niH}Bc=zIZ{btN@!R!GAz4Yr~XMNNEfS$%}SH3nyMnZTiv5Wc9ZO8H=E>; zoFCybOiR8qvMpPlYu}6&+md^H6Wthz0R=GhB3yWK0qc372LXPYCqL`yKDx5jx6i5n zeSWz2scOeCG|g&uopbit`}J~R{Jb^8S#7R0+hsN6p{2i@ zaZo_fL!&?e50Zc=>ro~o#jY4B(jFWgVE*Iz&iNjKvrkk?u36atY)eV=HlQb=F$KUI zTenhnKg|u$wAbi-)SoVddF*4L^926#B?5me-kYw#bl`8a6<7oM_5B|V)`C?SZ>!q% zLG=whqGq!t31To8b^}2JMASsTJsKSJ>n4gCgD6(OIsA9X^z)~qlf7|#czVzZMjh)l zGpsZh0SjdFE@Rd|x3W)6#Y$M^VVSnWZgT!`(e6+?huQzDxI=B-L9sn^Z`>;a1Vw#$ z9^NGwnpjq;`tRts<+yiI+q8ngKO*u8Ji?XIW{68jw6lE>kfmt>Qs&Un+OHn6lgW-g zLHK41D}(i8b#xtYYehuLxxymxkk9aia=ZXVzCJQOFR6uI{@65XXuoe!b5Dk!WC;(j z;;u2cenPJx&#a=`=uP9JxTev~^xHU-Yk;h_!D`^a0+1-LJE~qN#4&s9ja=qZ8amR~ z#+pQ|m|=^@G>&r&h%w=CR8(%pKWX?wM@R`)7P!5@KOFqw+sgk3n{ zk|3e~vxR$4THmb<=4B~+L*|wiyB%`dNd+|+c8ilu>jLnoS!u4EJ!D$Os3?^Uk|&1O zu3tffs|60k#V^f>ASOUg=ss+B)yOJ@RU#P`$tjB0hJqQJ9*@^#0?EE0Tg2%p#%P}LuUrUcvBOdanLUt@tIhtR-~t|-2?=M# zW9zGgWTn@;$IlLS_l}oVPWN^Xyvo_b$M5VM?d~02B#Bt7YnzxvyLrc}Y_Wy5582aW z(u`;>ky=G}sEq>U+*f+N1N}{mcZUucmD|mBP094clvM)R(nVolAr#h0vasYwiJIsq za~}tLNcsgT<2Kwv(g?6G<$`ubVJOWh3e3``zpx=wBw>Gp6lLxfi}^0c@+mxa4s~cX zWKaxE<=%k$`=fvE(TFQ9iE5N`vr$uj4$j`5nEHc>2QH~++xRw(P2urHplTRKLb`~e zKK}=ub@S6Ay#k)gazFK1VfTG@v#Cdl0?=pj*>(IAv>RMa(~|^3`Yp; zk?QY_D&CW4n6b-fOh(^0#iax_5OZ5@@5IZ5nTRU zkc#>mbpZ-8zP*lh41Jt<10z&9Dg?^sIT7-jUprSvMLrQ?ks`K18|38pXz%F!LVn&m zy9ez=ZjUePZxePjuY&7*?xLs?G7gCec`E#qt7{T-IAj5rx#2iAXgEouj1EuET7853 z2bjqJUjL-yG#viit^+UYtoj8}%nIb<+AI@gRb&~m6Ou%hZC2`_61yR4b6FO3p5uYd zyj>J%qHoVxUs;EQrrKgQic3jB6F_`_q?X{TRx2VI7*jsDVAlb<^EtdMOft=X_Qm0~xdX@MCz@XZ|X_ zP774^NrpKnTelqNv-ss!qspmzbX7LUzDbd`py@+(e2@>K*-R=7^U;ckFl+!kp_&mI zcTiJetpZES$^uCBu$5GB*WAN+j*h|R!p#!NfBxI&__t;+GdkcJuL{V|F#DC-GG_ZK z;}OLNMCZ)Mku*3Fl-+%(mfUX}2|7gvZd_#+UU~muqB$gJp*S9Ep(yVFn&EOW8`CVc zdfhQ0HIxzN#Fek9NJ}=(JP?WXCd4N@x1j^Iin`Pb$N7$x9XO5VHAa*V_(Z4XfyNyfi1>%bFD@#Q3n?U5 zYAhbh|9bQ?{=2u~2G!^Jq}7k^~scA_mtUjS>f z!w!j{K|-v>X6Hiw8r4h{2-r$kpuTgNLsK)By{X^jNe?~2O?IAGJoZ4?^OvrW+H7=R zC*7d~WP4G7?T@T%itq-9t7RYk(zfDaM?^aLj5Lu&1{!``sp@Z9Jpk73GLG|xekb{M z*$jKgvPFP=3^S(}9ZKG8HJUh!{LjVBmNXd9BG{;EB+UcX-+FhksHip8&b~B!NOk=^ z{ToYi_W5?NItIx_Qlb)!mYthf4d}2aaEO81)_<>+ZRtYAlWD^*;5xpn3Ls7d-aq08 zM#F|uYbDwlp_A?(Jj5`JfKG~8v$Jx?I*^>{XP?0n%b?{J#p}$Pq@MSui5xu9(GG@0 zpRq?G4Q@OYsG`afcd)^@h0`NTfO*QDJP)v5+O4w%sB3%zrZ%2blMyE|RGqF85AoK) zpk$Zvg5!Km|J8QPLz!0z*d4HTeRjvQ$SWJ=F~bzUGB_V4ks7ASH#17~pV48hhOAp% zllfX1E9+>WLO_0`VqItan zjE?FX->`6wBC-*{Js|=}_c-_-XXvNKH76o(<+BeCj=aNtOtn)dtpDM~yT_-Zio}|Iio}tCXM6tjlRZUv5b{%>Y#MW#F7iL6fMxcZl2D5|=@;Sb~ z893ny8K^!ac)ja-DEGAJs=l4t#-410)0UV5O(sCa3wDb+Al_6v+|`yUMAfynx6)W? zBEbAa$!cmm$_yyz=m&T?^ejbh;3vi#N%@%+dZ!UEcsp(xNYVaVhlk$Yo6>yYJv)0q zM(@RNy2& z&60;fW{SWF?3fN@n_scRq)hrm!4z&$*Jh-qIlnW@!Wo_~3T4@nOYg(TXpq0m$!^B_ z>zb{yn_e8OE?>RHsTMCevTS zDn;O1IQ)vB^J?_(g0feH-sDQJXM<%jePbkuNe5+VF`;+#TOx_8P`}&4tQa(VtTb*S zIt4njV69Fd?CZ70#;p$ZVL(5C-Fc2%H$7+J$6im2^`&QJ32o4?!|!9Vfd=F?gzPka zmljqbDH!ZCIlU@fpp;sF6L+DpEaT*A2t2n7q|e*P6|dHHbe&>soo>D52}~Dyh*|lp zuGK4;3N2j@Hhg{3;O>4fO=k&z@HSgsZG+VR1;RGGKGx$jVyyI0fKK}$WBPOnl z!zM(4U&ZCL4hsCNA_!XYi=+^y7zv6X`ToJ_*|~Rg{OsTey=h9Be9&2#z7nUNSgA@@ z(pEGN#&aK*LW{fH#5~G&WGiI>>U`ih{|=kM)Lj~$mg#}%LPW?#3tZo*+@mZ54qHf| znZ$B+?qbkDw++KZI~rmR$1PS)iZxLdOCn=`(%9#)^0lo7yH^HWgBgmCmjTIS(TxnV zYy+|xft*cwLC_A^B@cd zTJa@cbI?Y#o-|&DC(0IgvQTw0g;Yz3jBZ|T1x$*J)}>eYMM zK}@{>TA}{ixhDYl*S;#l7>iNjbErp*b0ddK1)>1Im?I7vwOb34;uAv9hNDCAZeMaN zX1I%mmAGjw{K?}=UJQVxPaWsKz;_ZizxhEW`h(f6j=_H&BUNu% zhg@^=NzO#!#e0Q#=Oj^&%;$6c#;R8MO$WJmlDe)`DrePmt^o`Cr5Dl#259Mu@rm#? zv8B2Ho5tU!V|WZc$7Zg#+ncQ}8)OGRpf!&_c{$XDk?nog!kvU;4SMYFeruKLErBw( z`pK8(mYN05;G99hMS*C)XJL`18|cC7ipD?MclzjuzjrTI8{W!V7uB6l<8#e`MNMl)YVxCAFEn_k8He1^ zqR`y1s#g!AS8<@V&a-G!gq(ycTJRMcT4g@bA=^87fK52&*MENW3${ zF|D;33doXTB_w|pITB+YPOYa$Mv3<*Oveyh74t)~i6nL**B|{zu{(xuDOxw)SfC$IrFb{Gb2|`> z2TOM)2H`BGCf5LE{k-Gs>tEowRhf2LRV%5g?+eG&FZB!^x%BY8;pauj4G_69bb*UgelNDS}qE#>6H=M>Ch=6MuyoTv~gbd zN(#QJn!6qOL`GH`@Muv2UhV)*!0WG^rIHP%z%hz%InLkUl4fUWkTza@;_H-j@;*el zIjp9>wAQ@M%+jy_hen~w0wFNZBlCjEpJh{*2E(CT0y;&gS}maGm$Bel3(6>3aR*^S zr3WlT!7gzQBx1yn4$1^!tr}Lsn$~+3w!u}Qm!TDAt2)9M1HVH`LG-Qv(#f^QOyW1g(~SSuvhj zL4Hc$$u6RT>AZ^T5dys@IqNHxHSoWOWpZ!MbrlFOVEt{ZhsG+6Q{^CGy|&>84GrTLt8{h`k9~e$NCKVYs7g7m zCgnIh+%5gXCHm4;vLz7!z1{15U;mYopd9QUdnQ8I*qh$j*N+}P_CyQj>~K;a<`f#) za4h_LcTx0Vve_NnUQp0N5IPTs-vu9wiv)9SgL6Ke=p1XGx9SR~Pbkmc^)R;vT~m@d zJi&WT(N0JKRm4CLmu3aB3(2;UY*qp1IhUA6Rh0qfp<{d-74MDXQ(qEj9{Uk+B<7ln zn+}gfq6-B78vye*RK5ffc|zt`K=f32So8wQ~+giCKY&hO$nW?@Ve`$l?itM$efl)D=w zwr_OQPZ#JJ?5sj-JqxXWSZo_~`|}4vH^vq&QGevaY$z;W%{};<(p-V7bN^L~zlCBs2Z&T!uhrNbo5^-M)`H z7b9WkAO^#Ji5@#+n*1#^IH&MB}q*NzF=MlFO?$_(> zZXLD3dwKYQm0pjsgl1-yxoEV?t5y_3dQe=6^+J@;#-a;fAkrpiw49`0t99@!4I_v2%-mRA&%L9}01YOna z6MUic%VBsMTqrXq{}hmgynZ07jH-ZwhlZi1spA-%n;g@J#9d z?zvF0(`*dl7HCi{hsk^8~U(ekRLBB87a;0Tyo)*`L>JtEj;c70X=fk z*IkgCt6ZOqD7PqqL{5L-<0)OI?IFl(vByz#PG;DQL=TlFkK2oh=1iU{Xo>f zblFcoioIS)r|GbPb5+KveMHnH2Pyb0gVPL>sd9nT`d9IITF9tRdMqg9@Q?7z=2j>g zIiy4PXPmMbP&@Wi4yC1XvCnOiX$|e#Ds4}TuYP*NauVA^Dh4^s+(Is?O&qpix{Tp_ zdO9&pig94u!;;y!g(!ewoCq1nA7xNRdNJ?vas^#^gn38_(7aZ>Z59w7AT6LvahL%M|TAg#ZXjYOw8@4#=)s4GFCOdiM5<_5tDM0XG1<=91(efLAp|?uQ}iqlAD~lFBytiMLMT_`$AoU+s-yv&Dlk2SiDV0J zm#-{|m!R?01fEHfi>VJ76K@wkT4pT%4gJlGAX)aoF6o{04)0}Q3tqD$#2@aGh6s|= z>5|Ho{v%ez?DVA;7UPW!Gvg1ZOiq0|G&!}PCZ`rzPaO)%BAP@>f}Pt)6O+c#t=sEf z8~vHYAK#BpNh^d?(f}q04-a3rt>5oFP=MWxFlA(R`98fn&tvcW153lT+0DHxHhSQ}2TT(}6CJ5^4Ao zE9Pffy<&38nWojWZ)k@45@DCWf;-ceU8vQ-DI+BO3>@lB{h>^fFiE&iXy*ZGq` zUXmHN;;?K)oZ;tjIv_5!5d{MMHCD#dBt)IUXs6X3=wJp!`iuT%0>_r#Jpzx+VkYIs zcosa5CeviF8+ROHNhuK3?R=Z6zSzL&LuwzBp%MEh+OI?SMUle)&iGZUEHAUvuB}|C zKYPy(-rd{v-Z|Jke|)wy<+EWr$isaWm@Fy z_f9>k1qvccU?Y9@tiE&vSDo_QcXmO+ zKFbw~O!x#blqhCc({e$Z&lW{&fHeivtr&hB^yqmD2~cyrbsghr*Y0vz{@lXNn1|6* zxZz+uD|MEy;0`sOc)X4TFClKCqyHy^N{oU_OEIf3sDKOpK_wy0-6VX++2uUp00IZ}NuY*yuY9x3H4|$NlvtW|nqtH@el;r3R)y+)-^!d?(*9 zekbwzAT{XLO5JOyC@4fRGKux-bcfUhsX-;9qnNGOF^w*mQZoP32J(>fMJmk(m2Z6A z%8LshHapHVQc!ON>Fp0;!i;ZVcy@<^B%)h&uH5oHok64q_jdK$<7%f}sg;WK^LF@m zn^%f+8R?d{;jEJ)VauBxc**)w7sYn<0)J|}DPA(x19TIV(6)_CG0K}xKX2eU`r_@c zVs*8kzbdU{Wkw-84~Wkni6lUceK0hEHk@x3KC+MzCIK#D!>Yn$OVh+{=@|Q&9TYLq zR_?cp)cwKAKQ>;h^tQ3|17sf@9C?TP50*~Pyxm9dob*4uc=z~Jny4aU)_4t>c{ShQ zKUrFk8Dn#2Z$0o%b}(Jw>o~{O2l#A39#!=?+B#e=7*_eRP}8?89j?t~uhqCyUlZ^J zU$4m0Aq+@*Ja{ErE!hI;ojMqmvzy)33K`v79KQw<@Hc&BvDyC^gLKb zQm}PP3}s9Dvo;QAs$3-KrdQ#kRr=1>T0q}9)8Cc(8J!*uyR7bP#coekWh-rWDuq)9 z^n)29nk7o7K$YZ%9rP%C^H1j6IPuk6>-BY?G=PzmGcpqqLr&?L7dzGc&kCgja zh{en=y>Tz68g`#sxc8*s8%L`&x|!doI zo}8b0kEpmZuon-E?^{Rx?5o7OIRVapBWy+6-Ks}D_5t_(gE>jUY&094`px=AygHQlNRyN&FRcV{(^Sw(icOTeeSI2K!LTH**U6v*=ri!G3fhl?PkDinTX8 z>VaUYioZ7Oyi1CLtlbt}89s}pu%lWCwsF zI4yfR@KOYS8e#W#_+#KJjryiQLMjRisTF>mVQR9P)DV24*FDMb{C*SPYkGc@?t_Vm z2I9QZXR=M=K4Wk*Nfrtq{3{E~5`_RoH-t=Kcy=TRrtKl>mtIJofRqVXHiMqZ&nHdL z0!eIeK7x42Y$y79^oR-kIWd+%qpeya&>>W2VrM8(goL7NBS?yr+@|imKIGV+b?8p!*V4|=)IP@rp zqUwbAnKIClgG?fU78{;0B&MF?24%pISI%UF7&KA@`UmV`Gqao;7|nQX$1P)Y%HFdR zZ|_YB<-EhQ2dsu)47Z$vs9$hCo&98scTSWN3np9O@L>nBDiUUU_Emzu7@?DmslRW~ z3t0g*_l|ZSANUAD2#TEO=m6^2!Wcr(r}5DD!yg(i%LtYzGY$_yQ&c(;OMe_EeNfJL z5_#KK&nbpCrwi|tFS7JWxZUimMNN*JJo|l!kIDpV%}UK6C(7JfQ4~W{xViZd05=G-|qBEulJYyc;^s9zZ*@jQ>*Tr?t0`dR#%p8A0O^N z+BtgUtsL*2o}HtSaOY^(TRGj^J@6`L4D#lx{c{A*?7-InzuSG9vV#g<}IR_98=^YRse+@lS$>bExf#NbYwD+ z8N>1d>L}1}ms1ZITWJ;xFK{rV#b2|Fkq>PQcj;pgJo=#-yH5#%+Nv_+IsL6qiG=P5 zZx{&zPmz@b;la)sSPy6yX{pX<&c?vg2vLK*ka_+6jaSORgy?3MhoYa5gkv~vkD45k z8_8Ki2Aj#3nj$=-;u2?tDbqU(I}~`vz6*WReSvP0_E+qj8{;N>vYRneby;CpRQlDN zoAJ%ZwY{qHE@DeGh%TrdtGQm143xx)OKJPF(FT;%76pP4WzJ8>Lwy;GsLe(CZ9qV< zKw$Wxv4?eP1s zfxhOLApQTbgAQ)|?OyLYSV7YqFKLXdp?aX94klg_`y|9WNSS~hLr)0br8^%<>U+Ld4ISO7~IRO7}qImyy1WuGOfx zT&Gb0i3zkaU;9~%%-+{8R<&?#zXQbC2{p|yTP@=~=CX_2jyA|ENgdODa*(^Z<-1)B zOjqS@9`pnKrn2ee*(|3-RS4IbS(c$_dUYxs( zA2W67PepPJ-~8WV6}4f$2U2K(%(qC`#;=Acs+!h!!F9bd3st^Jq-CT>7YWYCHYnGW z7C|2XONJT8Nuckcx?`f~Zldo2Y9Rl5-Ld6DgwW8?P%Qz_uBiz{!I5jR&!2u}fLT%PfAI zMLN?7(!!z1AS1#pf6u}-qGIxB3f7dEKoNbESZsuG%oW6tAaDpvZ-V})NZ~dd_4gG! zm%)Zli5@BU1#Ie}zaQcPKRiNzbF)*#k@iKi|nPl;`13u?#R;JyyrU z2CS7dH{WWq(7uHRI0b82Dqyh~zlBN*Cqm(i;YclgaX-vqTUL|+4);OeMX2zsi08p4 zVKnNGRm1O5r@f4*6GJ2a!T3BX&QuE8EAT_{IaBg3Y^14C#zmL#_ls?6_-BL($z#kP zHqUvwhw*IhkP0>EggM^b^{{o{I(qADZ&$^)^A|~$aDL9cg6ciYkD9y;LIC*yOx-nD z*+_XWrJCR4;i0&=ose2rl3cKJx8u=TLgj2>E+d0-Xn;m!^FCJBG_r{RMw%E-*<2$m zqW*L-#8%5;j!w7Ep1XCP`j=IExZ9yf8t*Vh)QbqYpa?YPgo+@cLb@PkF{CJ(WcSfc zP89iK>K-G;F65jS*f!WYnuE#j-{1F7WCTME^1Q4++o19!-G~8|$0xDdXoHM$lH+X{ zqCh3XtA9(soKxzB-TZBC$GZL>sdo^MimbF2BN#{0K)U--y;Xl`N-!q{k@U&&(caN{ zFifSqe=so`1>;b5ADy0f81}>l#5_*T8*klM5uFjqslYC zpscg0jf~nC!{Z4n^|nvCj%RH+gB3Zp4XSU_WJ1k!5a|9Z`mH#=f6)*rbCBNC{}W?t zrXqi3-S~HKn=0N0GHl~fE6m{aqJ;C~0@0QtC{b>xVo)=9a zS9xqLxU4vV2~gO0`&v*~=oP`_Z0lb=-4F6qqw)|6Cde6ak$Jq2Zbb%8(96byMb(Iv z?_x<(M3K0x0q8||3mBT9T)E7l4&@rmRwUm1i+p9^{sq*(S9-k%_{hv6XvIKU&34yY zrox!O5Ho^-QJ!Cv>!s;nVus6fFqra!T@+HXNMa|qR$1~#*&AS`csH?jNAQuAL%f%8K zcx=pCN*a#c2e4aTYqsiMtKM!jYfGHc2P)`2&Olj+;aL2XEn;H0nsXeP|HUkUDjoQre1JqB` z=bID*(IgBj^_e>BGW=tfY582*aNwP#!ppGDY#T;(?S`mzw^l2iI*`z6vj)9%^;2b? z^68AzWFyYG7yyY1oQA))ut-sM@k%A?7BgH%nvE`&>r==18tzn+lltd2D=Ab~fs;s7 zGz8mclLT8*p>jE?Jw>B}vip_o83o)Q67eF{T=qtUR4TqZ4&jjFZ5n?~QVRrtSop6Q;Al*u97MUh; zFmD-uts=p)4KuHVkuCKoi{juinz=EJi>S(vjPEqP=w1e?1hkANV}pJrdtw{3+3VAV z?t{;VL0G^sB~^2YC|Ku|Or(wCLDKpK(AN?gynYxXu#eaHiBb$U3M;N@FZDS3HB~uZ z0a#WdVYELU9{c(zmHCj;@Dd0=q~zz1jtqfop_4bHWkZ@S_CE~quis!k*(TuWg7UE znqVZ!iv~cRU1XYoBRY?8Fo6Aw<;%RJZZ^DnR5&d6 z8nX}&g54ktjh0C>3PVu>bh%i6XZ-$B3rYf9@ey!EV2uv~9k2pt6S8`3%~T)^&nX1< z5tc(^D#nYb+)I8<6G7?HmooT2)h-xW^knc_;*6^M#;ZS_*IZj}fn%yVJ-=z;8c|k4 zM?DN$JAi;KIL@p~GdWe7dGp|jt~4`5K>pNmK8KZJX$I+_57EKv*3Fl%z2e<&*BKVr zDnURQZWUAb(9O&2&PM2)G`mCS3pYfIh{uY1WFVZ)2IPX&co`yTj#?70Tt$^o$(1dH z_9u^<{I0g`g;xBM?+bsFuW%`D4{o zIJ*ugdYJhPLu)B*Mj8XqLNs!}j5nx79qGH*D&6WTF>oN~qC)w*;q<4A^Y%OvqY}B5UVs`_41(L0|+XR;De8B(kQtW|gO6n9)focX3XiBjkSj`$*;BlR6rGEt{6d75kW2zndl4Ci zy@7fM(9{`mOGn{rU>Z=4R3y>p;+D#c zpKLH8!i}#Rch93d7vkiVi|fN@lY0ukIdH}(G{iJ$T=T@i-c)_sy zEX0w9%@x1p#NwB(E-!Jlu)UnY}Ok1CW)6GEC81H*VJa2d@baX9P8^g&8TNwZu>ATPMuM}}% z>QcjKI|g+I4&4Th7VZW$;~C$27e0Y6b58MFPHm;X#d}EGi$v$dVfhfHc596-vhsmc zWSx)gWvPB?U&%m+gcK?ijo0hxawG&^YqU+iI<x{2bU203->0AP4jN5S zR?fujaDqib%5N>(#?u!RiO$u(`|$vKtKxN7{dQCDAdT7JgW@gbY7@x%7B_av(^Rwp zFVNEdOU9fm9PlsVcC_d!0*n$teEh$Ub0|VA`pFdRLACso!^0spCI5qiv$wMo^~}Sk zY%F+q`1IlV=^+)<m2@1PlL27>|B;|A z>K}PZ{<{jL&ejmq5hssTDYHYSVi69*DBINz%;#Awd4*3X!!|gwJAG}b5L9b-*JXBt zRr|K_sztTCOe&7v2g|bCY}Y;9VQZ<=tz&wdikT(NcsaCxrUm+&EPK6hoZEbp`f2Au zmhXq*37Y8j_v9sPEduYo9qNlu2EL{61iy=OnS`>1KO6+08aRRYzt{?;L{TNpNMFlb`OM zK%w;!l2DWkGLG|23uh)A?9z8(qGMkC5wx&yC*QYlCs7tB8g`nTT-UuLqg^rBfHvlT zwQ`r!GK^8kx8EzjNiNnVTP=q^x{yDU06)SYw}le`2!+;#l)>y#kh0_~elT~K_wXJ_ zd(6rRiXFA84Qh{7eNgNbJB^c3+i)T}C+E(qQnaNQOX^-(&8TVD$dx}Is^)3MqJ&L# zJA3N^MPCojzh2rQ?zP}Jzkp?56)sS#QezS2IX(!9@r*U_)cp-m$Wt+ZBPgWIqq32f zCB_3A;8rTE`6DcYSyq)=TSnkB6z~u)Btvs8U#<;ZF-=I;S3tU5*{Z`vwmLUG{_#T8 z(?Q6Q9_0T9%UbKSmezO9A0Ote8E3SYfFHO{>z#88ei-X`Wwm#o0r~ z3QOugLx7+E!Qs>Fg!1{0w|gQ1#_^l@OZ8_J{hT}l73I`Jpb$g}{6;mENQB93IKL5;)hoHkgvc{WYcsM>EDX{jqas-oMQACrejL>Kf=^LWjW}`(h98a7qbNNEj zi_XW6Q`GOP&^S*;tgHCfW`~Z7Rcp=L06^Hh8Pv-N@a71D+t_nSak2Xw%|@qwv%XPp zSHKEb+E8J>LiNgce=$RG6)RLQBVNb^s-^VI`2A1UHSs^4JkE9WuQ!fpWb67{mr!Cq z-cWPs>jSWyhdwVQqruduQ%Mv1kgQ`fdlcyNN;{54G_tJh)1O5wIAXPwVmHKTOQ*Yx z-MnXK4<_Tc976y$$ZEDSf~j=+2;^JAL)^JX;2UvJdUe9sDp~g-@E|SZODk)bUccTV zSzdP7kBoPiGS(@;xueyjr(?R5!ZnzCms=dhLq0FR^%4QR7+&xbJKf_+Ro^3B5`ROM?dNA?P6jg`oFt(TXi;UF1)-m6Wf@XsDRa1alo`0gz91}LcbIc zJ3^j6#4nr08}aiWL7>+g-GI{){Cv?@8U;rhF%UssvwKoXqeZbdwuHylHsMDr%7@wu zs}?V_d79?;jh{IxDekwcVEOxhz6g@fQI_}H7Vahr1smtV`0C1d|Dh?c+Q6kZn1L3^ zmx*BGN*Msfshe>t3lVY=r0V*`nQc45U?CX5WcCHf zt#a2ZXEH};d_o(_5mB2(2bmHOX;n~1QxIOr`X&Lnx7Y}pc?0&;Y6Bkd@0=^-`=kwc z6v`14zs21&ofDtr0l~rY)-YQDIRO~oc!$w0{K|}1ncsj$2##B^LoAObP-^6hf>A4W zkltGR_1EDJuzD;rTX-udq`J^*6Bb~?>S$TU({iMX=01Yt7ip^MJS>oP9b~Q~SqFa} zDzWrGI?nEo_aFv;w?jEjDp0V?jj}mUpUU6Sh@VPtu>i*50P<$ zSZ3&>0Y4WW;Kn@YBM`YFo%|V=M6(@;je$63q$xctBt$^kopnEV4jhFXn93PDJ}5jl z(9b{a*v^@n+J(Go&Iwu|?R5@+G?L9tsMw&h9^TrHoW-;NX0*8|KwW~!CHVPb2>--ZPo|WHr$TQr$&A(wSiZ;> z$$3yqq?aJ49_b?s`z0#Ly%K8O5d^2P;Wc841;;Chq9c)Sat<7pMFlEvN7@9V;1vT= z)I<~;f?rWDc06rS;Sr~TbB$vJNBK7>4o)i(<$)GOPB%@mUre1IKo$joEbL*W*&<~6 zK2Z`6YA6qjt>ZqqT`4o=fzL{dOt`oAuik_G{8m z?*95_r%@fSe{fS?b=AX28NsL%z>%G{2fIsA7y@6c)M$cQ#lGr{OE?9vpk>!`zd@@#s)U|K7tr zB%6maSjOM)H`MeV!#EeCvSozcb&_(rMfS9OP5+Qwva73_j5LE=%J%}Cn7Ju!96LHS zZ^#eSZHpMX9QHGKCpPHW5yrl`(QP-^XzJCUE5a!PKW1ED`x*2_)g6m^v$4AwJe`ut;~j;VYsQ&L)z0i0@ZTOQ zIUvdT@Ce-LTxKE&4!Y?3t#AeB;~3O>72HQi%KEZ+tQ3Tp%>Dg%UnYRbXZT&5$;<7N za$qppCZ}wmEtZLl^{n$bw$xB8%>pHfHij%h;{HsQQ>8z1JN#vt7LL8kTt=WFFY-Ey ztB@^32(3Mv6j~$gWDy1xQQUvPWz0f==urJi*zJI%FNmPeH?jd(OrP;J$z%w?|A}IN z43|*irH}P*X}oe}xck&dcw6-)1o8zXP}tEwL6WnzRcmyZ&$qkC0Wlfg`P6adM7e>@ znDfwAMPz$9$|BQLWIKC@dk@c#Pctgr_!72&HvA)t5Cook;8ijr+OV@-)Z8#A!=j)8 zbnChPTX}3O3F3rGoe73>9DX0B#(lWl>Qd!7i?MVt!tLAxRuWUkIiOoS5_o~qIyCbZPdFe~ zfsX$kk7VY)Q%gCOINk##sJh@dzm8kgTA4m`9XzMYLY9@RNc=peoDK3;gu>TxbulIT z0Ya{R(xC332hrMDjApkm!w)7D+we`?iYA)nJ;BJ>PAc=TvIwKUqQCHX@{BN4lE!WQ zKk@I?w9>2^QT{vqbqkuNrZ-odZtogc=qs=j%Q7$WQQc`cRF`cq`H01*}(hYmH|LK<-1 zrmKvzmd5iuOIbmbzO$JEz0)n@o#Sg-(R*fuw0Q?#sdcxs-Q(D(>Z?+pidXc10l?SE z@zLJV`Nb{{K7$?!m2HJ*ScIY?iG(;?<*R*mR!IO4ZNYq~CH0P_)#^OTd+oFc|Medqyu zF)}oSbzD8f#`LFYM?knLvU(E!WeDk1OM5noqgyENjk7R@lSVRkvIRDE5D3%Ue#(W? z!=3Yok4Xr@z4-ea_d`~lS-7E#gGL#;niy!g(IuHk5i@i8wHXKHFlSxSb1_rKX26dQ z6VjKJvis}<{(>sjx%!0|5BO!4A(cKQc#P6XcG~M^RD%d< z%$kiQfraVlm{Dn-5xH$oF@7RLn|N48dC+SDlWQJb0U*3-2x|Hk~>I%NAr@$Z5=EG=1EI8Moa&%lGvP8zxNBtu`A$Z zboI`N1p~IXC}YpFrr&5m4hVg%3rc1p#Ym2abfj7zzgS;nv7W1>*&1n|e>LO9m2ODN zubG{$*j$mWDu4ChmAH4hM;O;kzi^1 z;M^o6HqHlDUCZy!VdwY3x$E7W2hozo%3ZIrPHPpT(gh7D$l#OjR=}-mY{$4;Y1a|- zbl?imyQnadlKvl0Nkqt62GMTSt6CeTcyfCDaPREQqraeoZ|iR;iMwl8HfmmT86qhl z)&qZi5g%8KQtv^;_FAv^0q!$hQ>n+5r|~)xwomEJ7 zYfThPfKYzJ!jp&N>%jAC^=`dN1zrdU41T)sXC=U4WMZ9Ob_61whj)=WwLi+P#!PH( zW4GKqOu`LC?bg^6#v(w9u0Ah^v@Q(Ba)~ILCkK8bI`H12R9NPT9Fl}WDJ#GG;5V@u zwb-^QC6lW#Ko@>u=go(2;7M=j>+h@en@9M!-o$C@+y*$ds;oo9_!y(@^&(!HfIhXNn>-#N)EY-?d-K#AHe`G?vuSmD%w=+$1 zVUlX8$rPGfZERZ@eQsOLt4gxVkof17c_bKR`fwptm`PIr3#R5S+5pPK?NGn$Gg1PA z^3giOHvBCmO9bYP;Ns_@tM|!VbPkFjSHOwQ8Q!S)_ zD*T^!oWzA+HL@_W@C$59C_%Pr)d^+#?Qv_4p2C7^zy3;X`g)pRbj;wGGjrn-O^HJ^clfgxOPXCZ;qJ%^2ulFW_JGH=_=z z&s2;;6!BJHvoj1V+$>HHy8{h*RR^}gQjPMg<0+o}48cXLti*?}VO=A@6Os4EZ-3x8 zHYC83atGGxTlF<1z;h!8Q7fK~4!XjA(Chtb*uxWLTJuZcAK@3x62#O3I)9e8FCS|o zla1O^H(QM+l1cvOqEc@of24P^AxfHbYrs0@)U2%~ydaGaA4hML?F#0y;T+^7`;9Kc z8P(`>WhB`M$hP%2N;`(|+^mr|yNDpG%nL51Y)bkD^496 zS*e${Nvhf=n?YQ51nlHu49W93iB)1GYJIKQs(a|@Xf$g}9FYp>*N3D+=6R`{DPF8R zkTykJ@xJl9zk0{W7U%%p#^(Amf=)HX$VvfoXZQ5k0cpv2ykElOZAnSQZ)<#IKC^E7 z%`qURE;!C6Z_9j`QNLHcFDu26^tPQZ5Ab$0f)o(db?$ED#QtpSzurp3D;$R(^m?Hk z<&w-*uxog#F`;0=acHE?{l*nVdVK~1$3sXO9(wcrc6dUl*&L^t+kg&|hDrf@bkV1e z{q+nM@JjS2CG=ivY`N%pa6Yyg*=+$f28Q(hOlJly!kaJVos(F6Ct{a~09Rg;$Vli~ zK*Ll$Vgq}|k|C4qvD)ELhT*pHt*cZms&5E5CWQL`7vF1UB2w#s80|87GBN<#XUCUz zSlX8w-j4Bu=)88{QRSuH6d5Zml0$G)|GrdU;zKPFBY#~E5r4baT4vd;T!cm>+h z0t2%81|u?tpmD1^>P+jK{go=&?7K*csQoUeaaJ6+!DeWY%cmFK#xiJJo*(}j;xKNx z6f-mc4VGoieR~oUE;5O%I&q}3X`VBQ_2QaL)GlL|3nA{6pGCu6-ltVR#3P%<2O5w) z@T$yKlv>&ETDVjc&KAkSQImCJ@U7Jpo!=xRZB(dd4d~F z(OHiu6NAnSaNI_zA?bcZwX*C_a10q4H(su+b-Zr25*($Bn(v_5WxhW#s3;5*0E@^v z3yTbBzKr*y_2m7y7qe+Vr~ap2Z+@Xig~PvJIL_}I?|ch2fmWs6=-%}jG(I5!9$#9( zG-aDWJnkvFd(Q5;D7|AdAK_`kcZ5-dF}x?-jA%+RW{WPE8(r1A%!@M5FY@7P1jF1FlQk2cKUFVQW{n)VQY0d=hoeQba;u1PG6v6`2jh)5j>nx!~K_HlTTn zDSKsqRu({t4|~0z;x^1;#nhZJmcb+G;<0yfaI)teJl&?{TqwCrUf?$Yh{ z%7rq7-m`;u_jWz$$2eP>^4Sp1>;G+T|FJs`^#+*;@;Yq4SF!!Hk*=!4x&7uY^4!c! z`t6mZNd#V{n?c(m4bpbl%?{xx%Xhm=U&`?R1QL(z?czXMRl!xW+->!EF+s=`rQZ1x zfJI1^QB%V*GW*m72!29!bt$sp*jXMw$1w1w@y4N67c|vW0Q|uC>jvTAU_#vbO6wxP zp^&zU%-YKCBYz#_Z`-f>7aJ>D4sg-2gl#SZ{%F-RUC_)xaR zC}FL+!igB~&w$G(jhBabap4ES60+c8W;$hG;TirawY@vo(^pDysGpuilG9!$US8HO z&9p6ctA2YBdeFv16s_ERmH~*OUK==V(&%Ijnnc~lJ4YpD&HnbK z*b&nP&E=~x+6bbBj0ve4bk>h@eh%Kw(2hRvf8FoT$7PToi zUtl@=eO%TwehJ@hdR?XUm34pMbJbHEH|FW4cN4YsbQO-qdb>gfAWmwG2$1dlstoXF zxaSmI9m9`+z(A@(PDve}96TA1VgtegMtG91z@D5HdsRM`6$+|}-c~HA`u!KL{pSec zo{G7V$*F&kfIYIPlnnI6Vw?oN@H*aM$l(j-Ek=Bs|7EH!bT5mxBEK&5VXtQ^Bw$X9 z5-#5D4|=^2CKb2M{(ejj4ODT1^c#x-`xLeq0m?v}S}jQMi4J!_P{_M|&&uI8BA-Yr zt?+C@$(B9}OT{P{O8I??L#Az+hMVf(j!V8~g+20qHj6j$6FYCh#OS*j391yA#|9V@ zelwFDKaxSKP~+vm*QbRV0oT?=rvJim%&qP~+}R&9%PPLc?2VToSK3}j00+Bjf~%}w z5piRKda2T!e4x=~28S>-Z}MGFa6Zfebsll@sJ}&J+Wg zb7;*BSK+CfqB3}fDdup9sP8~*TdHRCHJY8B1VZKpxGE8euA?L~!=tODzMqbm+xv9- z+}=C}_tL7*0s>N_wIU!Ohz)^}!gxBkQ-oYFwizON64|7gb#wuJgW*Om&R{$P^TKLy$(Lt zqSmc;+6&^r@8VulO!D|@htX=c5Pvd{2t(F!f0`&jZ5zL{F9M1MJ_=OX z7U)`A^H!JZh~Bt@C*gPa%tWt$dZY@MwbkoAiM+0ziIV7UxKv&H&mymAtt3@ODGbG6 zEN}EQDT2XnsuI{a9@ESaYdU!PA5U74<;~7r2H}5V;o5P6a7{Djlxim4zTkYn zp?~?4;kdlH72{`75YD1VMx^P?VsfAa!I9<%QkBx(A|X}MO6Qi>SzYNe6!|zNU6s>L zaF~8e{}RUm-u0@?{JSwc*`2096{ul&I$$LCKIY0FtF`<8ZPCD~%zO{4cmQ@^NHAq%d z6Zw^za3D#hSw#*6doO0{tNO3>_wkj{Sbw%>wBNMFp~}!iWecpXMudM^_&RLryLfml zx0R3YquqVFXv`V#6s3{XooA0~5SC|vhyTn@e_wbFX40=CXOxt&^)k%krc{uhJe@dB zR=@AZ9eRHTHhSr?Y0NQcRvy=yw~0e!9OqB0^1(HiN92T_E|H}9xT0c>cMJWOlQkPX00m5UX0Lz$FcMm9?Q2K{2~Yw4aJ7|5f<(x4SGh^jvgI6#7UO$$34056qUqW zUUvYv=zy4LA~9&5Ylth=FYKj-85%~r)jjTOo#|GC!-?f6q{Lnx@BE&)68 zIbNdndWTdnl?%NxXE{ivvbBTz(wf0(k(@%zq7hu!y1eTAQS1dv1>a$5NWMCPwwlP^ z55upH^Gt`)@_mL*taw@af_{vlI<#(COxU`VzEb10IIf_%|)AOt|aSk85hzyw>Jgr>@@7oV!w0uKkgP<%o*w zqP=JPPTzO>pykD&4F{|B!g2n<%8gEAF2q)`>+|g3hcYqv<0@@%BeW0Hm;DkR4{8?! z`Z(&Jhx}~1_^)p*jlj2IV4OXXWmc=7c7G_uvbQfhmEUC6k34NImExv@=~Z2wW0rL%0 zZ!mp#1z{ur5!%qG5K>8KkhPg2k3m|RNZItx_D&CW4oOxA>G0ziu3imPfI^Pi^wJcy zzdwXriVTYq3uWn9b7b&vq85k?t7%XLjz|hV;*6x=&%y*8r z7Vtc|hGm9v>D9g`!#Kh)!ZzLPFubg^fou#ux{yD!Z9*x4L|QVRgc2b|OUwH=YVRL#g1WY&-kM?2jN4Q07>YTPHv z+g^&!{40fi26HHl{w@Sv13YO6bQq~ z@zLJV`Gx$v2N6QG;oj4KbCU3m`{$}%H)wmfEDC4i8@L%$hZPVb8{jKbKEy39Ws z-$-gi0_@^p)we^azWMD6)OQorx2Hp@Zw00L2IaIqltx277hqU7_6Uv@33*%#9zi2? zRU2L8x5XQxl*_zv{Z}k@Kj_zo+oY&j?xV-25%e<}P{P^DF|4n7bg zf&UJLB>V~ccRU&y35p>{0okArY-zS$Z6444dhKSNdh`N3Fi84ByeJuM;y4aDiIN}b z*KEAVKGn*_rC9@`VXVxJX=dXT<*pDX^3D~DO!Ej&LAwOWgs*Ne6C^d-)@H@n+Gw!| zxB8Qyl@fK9CHxEH7cvxvG|?m2tRfDf4AWYv;#$l%Uo z*+V!uNutOaj?Y)?-1K-pTi@Agdd-y;jBbD7I1Df&lJ}IQ{@q0hb_lZiBS%=)vO&QM zH-UOcRInWUbwk0THl)PDZ)G|x%GNE+B;lKXh{Z8;kps&+C}Ru@BN8K%4e^H-E|pXZ zR6~$h=KLAz@Y`ZBr%=EiXE7`7t-mu~M3pV2al?K}^av>t(xeBcCn_H*?D)O$uj1ad zmT@p6p)5Yl2L6_Gw@A6bg$fXHsjuK}HTG*9HAlm>G=<#K|C1!9x!PQ7wp}&#a$EnE z^d(3i6#SVjM5tpto34(L&4Ue$LQz+Log}v|qS7kj_ZglGj`L-FxAwiOvL9*{FcYe^ zC1s(Nv%N#_Wao6}nfLhM(PQtxJ2^f($FQ=)J+`>BV5WKN0j8Xi*AglG$7FE=eV#Al z!OcmsVB-iT1{0S-2E>~>br_g8EN0Xa>Itj{`TVfKoRT)a+z%ht!TQCZD zhckZSxfoE``WK-Jt_I45+V*~FzldH&unc z>EGyWMG~7iloQ-;wrh!X$cwB8U*cZUiQ@+Gowmuk(_RKe!ueOuXSgDqL_ z2#Vb&B1vQ@#iBvKUL{*fJ5Y65s2MnaWcEj6R^%)Ca)1NUv zi@JIsiAvyJ)}>R~j=YLdgy^A{RnWS~a#lQDfx)*DD(}v{c+A z*a~0vT`XgYp#WcaLJgKcGF%Z;ndO^pd*!`R?}Q$w)J1Fs1PD!wS#eY$HQ6NR2n~bO z&a@FOg-8fZ-x-ZsTOr=&eQT*P1mMU4)Li?4<6OtC;MUsT_lwEl1UI%?Ax4fo%JC}G zD8vtS)P@k7lDzxQ=Capn+^MgLc}77~K!KT+z4OR|ixPy|XlO_pgx+s#)an>p+1%Vf z`{xolPR-5ky)0T|_Itfqa?>^1H0=7|=oQG(EZ9)LRyGMG6UhFQm{HoO)rPOSzWwJu zhf;3r!C=^mq95Ip#wbshp!9xy&0%j;mStbIP zD^koX6vgN_!{z|nuFMJ8s&COmb3Ud-hoLu2*ad7}s=Z{KpF0BB$fO-6gAplkHZQS? zExuj~6(~fF!+gCbQ}}uZLwvoGs!x?UrFCeZ&88$O2;vuULba6HjS0cr%>2z;r*E={mIPVWBI6L1t-&0aTb4HPrysHf|MHGxP-rp4z6^hFAMi@{x zQy`1eTrWssHE7r?NS!j;#&e>wjc`1;f(%0+Nz9KJM}d{_=IBX`ctQl zay$iHRlf2IesGIEYx76{+^h9Zl#1inV03bL$lfCSXUNR@AMECzWydWoe$nMSpJnWV z5Z*=0ddqQsiYG8bDpE_Fv1Y@r`stK`>Q9DTwLefjx8skXv(eWYb=bA#F6h5d{RDe3 zG}h`@J#hvY9NNHelh&Lx{HF>_>_S;dq1y%h&0L$S7gzyis3uTL+A6d~tDTMtdU0p7 z?=7W%uisnxBRgvCA!yoUMJ-VN1J{Rd<~?JxFsKQSa{dON>kiLW9cA>5&GqGaTM?W> z8*SAQDxre_$flZuK`7rhxTkv$kB{~b9x3x&^6fL)QvHuTSl`o!`;WZy{F{N*p8A(V zwwzK~A3M%XTtySoDd(af_NZoUc>Fi6y<$guG#pEreCf6N8WgJ7zx{K^p)U)49<_!M zAp#y|zt{V+{=2}y$*XV5=P!!N!bH==)xXGIfyBew3)}l!j$>mmaFj<8u75 zsF2Odqwor6@IUAmaXfqB&+R(!ugoz448t7wmhFPItZ@piWQnr6qsd5VR@%PfI(# zX5m~T`}MXov12u3ME0Dxthnm)*v5TX5akMNRgi%q7a_5U6=>-XMiM(62pjUq3(+b% z9=NiUj8HMkYTRR9fBRFg#Z_1Y4>L>@w7>+x)R9D)(D7J8CO=gW%Y5QEBwmL_Yo@ay zgXZ<)z0pn$AmK`rBCsT%WWLAq&E;?d>A9j;cg}U zyP2}DI#6r7i+Oof4reF1#Zr}z(GMIL!|@QnZa7sbMTqOUqa1>nmHAl>0JjoL^M@8r zUHHolDL7YZEHcagdNi$!4i+5eTNdsqsU^5idB1994Wal_@JHV;eF?Xttrw|e8D0q- zg)KX9Q=Hj3Lqb7e+Cj*xv7Y}151_GZNt_Bd_EjZNfFvl!ucf013Q+zsDR1t{>xs(+87}C$i&6AuE51)C)kiXdLg=Db& z?yD#SaSdPsBWV-yn4PEq_|?hnSdlEcFrXntqhW(llQba%6?@Sik(0*Cq6z%-FNNWu za;)I5A>d*XBj{a1aRiTscdWCi+>XHH%m6mm#c}`Gaee{U@mXTjiT~%`f8qx_hd^5! zO|Mg{?wsy=GJbMp>GtvA{-d3vN8ZZu-s#!--l?~9wCk;$?(H6Um9vMB-@%W2M;EE} zB9Bf(*dLjO;Afm}hJDGZ5ue3#vnLrK-vj7qRF~vttI>pm7Xmv6dlK%8;0mt#gao)$1YCrwWFf-Xs1Xz%bQP;)6;6k!U85HHXj02! zSUUoJIynlu{MgcFPJ^Z`<)G|?gCp;79}@@9yxm8qC;bmE-aS5*_6~MNr%3hK!Lse0 zD^jbFS<%Ynr_G-_&S$yZ)L^T5HA)AxonrYC91GlULf)snxv{j; zXm`4BG?f}{X$aJkt5I29SzxV{YI6S zf=?uB4t^LR_PUuEgDne+q+*T|r3P*LV|^)3=kIXDNwY}wb(C&qZ`XO5&6UK`)i%B!ZY>LI72Nb9`P*Ody_JUDmjD2-+o6(U6x zF=8*Welf7RA2`mXg;$rgrI+%&bEK`^hh-$Nitn-&$A{-PA3e-%rhJz_AF#XRdVFhx)Bizxzs5*>1SAqR6^ zy0e*+ss}`{yK{aJJr4re5Xz{A^w>DzNjZ(!M($$eXYRo^BW1${^j-2(dvY{+FL4K412M2m80-9yh-Ye^72rUh_f@ArDP zx+Rd(7ZxR7#Z%gNfm>d;*{!Ux4hl`lpV(0pO1g9b*V!*hzoyb@jb)e(%_oN>(FYoytN94# zVa(M=&^794&jR&u|D`HwFB6H8qW16TZNPXSu8evxXB%x~mjy8+Y4YP^Ccx|ikpU=A z^^fCw2ZP$%2p|9&W+@wY>NXBLc4SUg{6K$;HX~R}g}8L({oKI?wZ>=&c1TLrltRGI zl^)wN)kRoyo@cjHL2YRp9bZXfK}8^{0ET%nyOMXzE*4t%&xfYme_r`ri>IbN4$Jo=XV`hV{qOe4mMph2gR*DyHz)AMEM#;}4K&BrkeO7k&U^M;qn zmUDFK-@rneI?V6@ZhHBN#q7FMHaIi zaS}o>-SLw!&A2MX5Y-4KbsxVcY%qa)7l9Q0b5<~*b^WGJl4TJMqcXCB4xXp}g8Nl) zT}50@>^~acM`{&u1gcjM`^xX|%?)Z?4~!pBS0wNE(z|(Sp^K_=V>f+*Q;qx4MCRPA z`};nin2BgyP(A0*_1~6qoUf+VA2R6h2`n+5N==c`3Swjk!6!Q2jr2`JFPUHd87%D9GMM*NK$|7cfpYGUltf_rQ`~}?shCxibT~!5{OOP{ zDk$}G2q!7TF-Ck3=p>KXd{}%NHJ+qZT-JD8D^6czX0IoLga9JKIydq+DD z4xu#84v4z`4G+iM5z#3-qYyTPo)}flLzAmt`pfIDJO%Qh?hl8B!qmOr>#>BP*_Y#K zuFxrO;Meg_%udJ=Tk+eqOVqhDUhS=u!-I!hTWNp$$oSiJsnp=}D|xtqL?C25wjBp# zVrQ+zK{u39oe^OHf!AV|RL1#6BUyXAtf**YyoZyfx}YMm7`!M-4h@P#IHi_2m;KlT ztSh2LkqNgyydgqw2EhmijLtCrC{vOh6$@2bz9!_SL=-~>gJ!sI4$w?losK_;4A;5@xD!s5I?H* z@^qTIXkkaTz;!%?3KM)?kZ@$q9|ms;H5L{6TA(i)*Oo;|4k%kTvr=sd)Ma!?Y)9?I zdb?Xk;B+sK`@?bmQ{&ykxMEu4>LmG5G@92NUD&?OO1n$`&qfD7UktOl)|%B@DixVg zOu-7j$g0|chmfy>Eh+GjJs~@n+A^Oy&VPybwN<@Ur_c>UezQn)5EJUOk;dZ>=~ODK z7xZEV*S}J%y4>h0Mwwc(IaEvw=vCgIMXxdhI&V16a|>@G94ge5GDVyof9I!SbB&=o zh@qejif}aC8;b=jqGLc2mTnrao$B86Cry0~U#AIXk{}(Ed{Nk`LB-9UVab**iwq-v z4fn0(&q&IR09C2z|HOF3Qj0jACGYT^6NfUZY7$=zTXqPnEYj#d$1iF2RLT`dUr>xQ zk$=$ZmGt*91!<{4iNaS{Rv@#*aBU0WnmX(B+M2aVa^AL9=`kR+`C6~{2lz^Jzd9`@ zidD2~-;uIaBRK9KD2+_hI|{e&lPONW_;S6Q^KQ3Adzr@720)z@_2?3@L%<4``i(ii zoLYMYQ3cjvM&T)fNzj#Wy(f6^6oG+3>kT_^gotJ7XmJvI3A3vSzRwr8bITIw&tnG@ zw_8;1GXl?dF*NgI%Sheo8fTFZTieDi(wIx;-|(M?9ASW2Z60f<43FRPr%PHKC!&!8&_A`zo# zfZfNohe5KzCb1Mf&jci0P%_223?{n1b$;wU+B@1iMTKnl0yVg6I1*QzP7TEQ+K00n zrp-yzd0F$+dDDx+>59IL8K(RU#n3_+iboII1{4EQd)S*<{o0M!{yRv2Akc8T4QqYF&P2Vc!ewU{4@NhGoDs~@u~0Wx5upPD>yHH^FxTg@^iQR z(!tT$c{xg`c)z$e9$5`tYzJYQp(Ften}|*43#;FCmI&a*<_hAdLR2}EII67+1F{+XvCn5^S<;u>B(BV4cMpvDRKtM!6(6(r| z)t0x##zhVmUkDWnmK1A0-cUl9!?O2#y_x1hoHw$#Nalf!a!k@}n&p_1+NGpYm>o8i zHNX}Z(TaiBVvn4Wb0PSGlhndJYG59|=%CY!y1p|g}*r{|TeTySB5%e)PR_<~*1Q9@njutFygTd(F zEZYj6g{F%J1iUkDK8<-z65|4&U^(v-CDKB#uvYg)S`b@)$9Ofat|ondeFZgfh@+5Q zy~M1V-4`@O=_^@jQG0ZpTDyg)`usSJIS^7rDTv|SrG?cgxB9OonBg-b0{QG@v&!FVvXwZWB7`i4oQ z$XwiHt?W;lIZB9!ceTd9!mjaOEgq{{#NQ%&Dao z0wbo8@kXb+d(Te#(~S$sH&zz(y#Tx3~_ z$ULtR~fD*T0NZ!KR0*cCon8v66lu$$mt zcsX}}yap5e-40IZwV(a774e+#a4tjurr!35*db0(WYBpqHv^Is#w_OKwA+9Rl7fAF#jpsNB&5j#?2l&5g>`{SRf|ANz(j8WB>%|tCE6DQTWI`L?Fs--%2w)Kxp z+YfVSR9Nr;dI;U)o4Agtl?*?J(Og!*)p$)d*i+$m64nPGa~D0gu-;+P^eR>*!eF!H zsssWa;g?gi*3~SvNE8!*iSR4997Y6ec9ySw!CuQcbNW2k*?19_09|$-Z-J={N{VRH zd;|AA=bZ-WOqi08l9+$A3PLr=s(1}YO^`-LAOnd{{!}Q3Qw^ZMut*!SjVITbFH2{+ zm?hY30}0f`;kAm_+++{Yr7K9FEuezaYTUBS*jWo-rTu+hXCtCFeS`sZ82+7jiI!L% z!hc%K6L-FeYntuzqjt+%t94XDGLNu8XopI?HUjd6z8Rm{Mh2RQV&3wQx&URUW04l@ z^lc^e9kNI&0k%O8O&YoddgWQcnO+!gxG7hARvI`oG3OUfzR)bGFs4q^SivDK(;Dm$m9% z!?G4Ed}%?AyhsxkQ%cp5dg_R#&=>Hj>bvNVl_Imn1{WjT`s-&|-Uk_Cz0$r#vAE`P zy|Yvk><9lq#9juaow*hx)Jrr6v~4(vNzO{ADx8(UT15mM`CQ3)?l}9f31)$o7Ip?x z^LAwmuXK5duaVQmx6`{?s|ohbGMEVTMk%*K2gLH-opVBQ44y&)?Wxvd#iJkFROmh2VEf*g~ux6g=t*zcm<%^+Qi5TjD*GiqLNs&*&$wS zt~J|vRgi4yZ;2i#C{Yp6S6ZUMCwi)jFw4!evC8_bWtrLm*DlmCTQt2i)bmGZdK%?5 zzxVW|C<3TV>LsGZWLd|5uHTFSy#L@}_uw=TtsD8UUjdL`8Nx*d^j0tTWTMCQ;OOM7 zb1x8H0YiBvyi|Q906ARFpZ;ni&kheFCgDdYkF?l!2ebcj_~vN|oS0Si_=8UHf#WRd zx6Qa&<cXUvDAVFQRyl6zS@1@+ji(MGccR(tu< z71Isxr0-P?RW*bXBrjiTbj5<2dQl zNv2b-5eKhVHfjQ4s7lN{4rsS3-FI}S=8%jZT>|zlWW=9Za{Ev&t*&i$F{Fj(_ay-K z;Vc%#u-j;hDiHld#rr>?ARe0j$$d%wf(;F7K`eX znS`0{H#TbZJLpZ@YJW0o_^I-55 zhdfJo#stzVED`fdHLahkzPC;r8Dzij4Y=j|#+QhClX~28WQ3(q%%7)zHP+Iz09n8b1O^s^Ae{x` z>qagD|$hb?a5_$Ojyg$$Tyw96>eQj~TxaUO} zi<-j=&-;!2!IaGlu1_OGM+|YQ zRG|{aj^%ZA17BaqpW3OI(^z+#r54X$NWwq7kZIMYU|h(|HHiUx_k*sjNFz3?v4-Y{ zr>CLK57<2x)<5t(*8B{|;TomDCC^~cZHNW~N;A7K%89a^0d_AvHX%ZH6VjUv)Gzxk z>lxN_hE&*V1hIaHBx?m2Dw&HF|a$z9iqUf{2Z8U3tz&0#`wdc{+hdITh%HSC_ox9Ff)F=?PNN_Okw zXHg@#IBNrHO=cG@j#t->qRi4?s2EuB^bZJz-@yd-GD1cM8h5d@Mwn^HdavDWuYM|p z{})lGrr!+QG@pq$j%2q|3lw^(;=>@(1r88?iOuXvur2hNUu1h{T9Ampc5pjvc*r!& z&h{M{oyfw7W@f##$WznsQRNk32;Kfe^U;wMH>qemc|!`!nIrTK5Ef$CGAizcgN+M6 zz>}eG9P9EMf_y7A-B4$ATc!p>&;q3X`*!E(aNj@M zKkL4Ug26|g$6#%i(Z3#)oX%L8b&=@nb(nNsz_U&GtU zB)$qlJS~$6Yv-mLX%d5UJgzWw2{$q0mB&48{=yRgsMZ_R+j^zQa!(ehLCm&$y#MTw zUH#z~FJANjxtUgrlX~!`Z<@az{R$#m*YR`_sKjos7b7npZjWizZgGHsa2Fm}pFJtC zQIMvF`O#l8i09Cj1B3WG=I=Io?2s5lslw#ZhqL5TmmFhv@po?n~Hv|o2lrb7KOf<)MZJM69!9 zh5Qh|mUJJ38)dp_cDQIlGx=Jrtx(p89su}w4o4Fn;5{c_DO&1egk&MRNu8gyAw0rW z6CNivs74-#rFM8OqNpysXE+EoUJ3~s=8DUTXy-y9&~_w8gG?Z}>9n4N#4?8^GywpH zP-dk_v-3IpbAwqOy?7Nc3SIW+Y;cx^U&Gi+UXpK`AH)ejs`^R-QM2=WF=#DGpI)B7 z_0T`65Z#}kLghof_W3yTq23L@j2V*9$Nw8jn2Ri$-B*_IGcVf3;BR1mcH>*iAw z$B*;Ok8vL&md`lmL7pXqgDiJSSG_I01p|~E=Mm>O?3&_|B+Mv~6fvXVGR`{CFopDi zhe5er3IOmg{eyNVtLLgq(EG+@`7YCxCrq|_-fN@K^R0=5w7W?)J->;ZQKB>kK(=F&Z3u> z+%C=~qcKT#BNa-igt=vPUA-lIC6qJ-@%V;$!{VItiRL#V^^EE)5U)mf?81nJ?_LPW zpwvQ2v9aF1%7_U1`-!)2fQ2~C+?wTG-Bbe13Wn4Qg(?=gtzcGI`4Ug<9O24k>bVqT zj&_6)4+$tWDH>|*!ZGefyF{eKMM@Pn=BZbA(ZS4tYKXg*JkM1r9AH|zgjPo>($G`j z+nUU2oZHz)I&tsCLx;RCZ*l-{$C+o9V-%7cc{e@pT?gkQ++&ObDntH01B!jAB5s3)i3ny4ZKQcL!obpo+`%|^yGgN?dTr|s zDY$>A>YHr%_uKVmP~ZGyuVCMZs+b$gjNJ&BepAuh%Igbo{HhE;AWa592_{&Uh_xly9NUVpP8Webf z2c9AB^!#xD;&E^*{r!{UE@-)MxGwq{!tI|~`T`6$NcKv{!V3r675*6GW_U#NLOOt5 z)K#azwpTJBsytBh)(zP&&c;BHS)0}VAV-mIP9)@f)VbJu>>o+!sIy`CqyOMwTPF8f zMrOGUYsyq=B22H~^mu)jnD)({09E=6A&AEDoERhiMS$rT-OCu>nnp!rovKF+fsaP5 ze2maaF^GQ!yUOw;@@7%-ri%<&5`Nx6#NzYvpg|eO`BhahZnrq4g85N|fD5Qw9;xka zulJbihQ8C2)iLVUDC3Q5HZ7WruD)e4ipdL-)ZRcSN1ZGIYh2}-Z0|sU9*87$abHF_ z{LvV8U>8!?m;Gx=leW0tAgF{atDy-lP=UCPpuJXOO&YUjR5d32a7xzs#cB=77&(q? zzeu`fh8UMJ;L?BqvfIs97P9TgSO}nq}HMV-gY;!|J#+k<&73k~+tFZ{Zf^#;4AcahaCEi*AsrNwk>j>V2ke zf<7v&#)2kC;)1Fk3XF8M=MK(Socpr*)>nk@iH{Ds{c$b~JJ1SrcprJ*$M9{AsqVtL zCoan7as8DB;_?zHEGTVR#=vuW|L;24TKmy8vbi7w25Z)?zTQHmL{8gA;zwfagm+`0 znDRWP=LVb0SPyXI)LJ`}%aV#(O*TsS$0nG1JNbi`fxp6I&asX|o@5RRLoen(95SPZ zLuONB^Nj)?)nGUzW1nB7HGJ%D zNWzb|&8!gUs$l1mg*W9=8m&)^IrbC3mkC@9phHjwua={XY{^2__J!wt$H5cD4c$e?Uev^59T^+y?|sN zbfwcsursRHc~!l3aU$cI@&FA*x+@J44H(H}(G$}t$P%eC3@XNv;P;P0Huf_`;@TJrpQrPOGRWPC2lak>H28NPNTjU z=fNV~ps?}p;vgAft5Fb^tx{_Rb^bzXm2pC{pqz?hJwRfu@NRDP@c8^9Z6VB2!&tp3 zm;D<~E=&TvN;OZa_>(6p*|BbJi=?omrtYB53>cJIlB#j_5}wxS7r>Aob0|ClUCYA9~&`^EUIn zqryY!j1pk^INuJG7F6+c(f9kk-d`u)kC_n~p+@|7Cpk>Y`v%+(n+BWopJCW?#s;T<;oUYuBF z$TZ#FZdPK6v2xs!G+E5C1d}I2XhlBtsd)wXtx)MoP;wgfIV-rVg)CcCeuR&l_1T|F zrNrP@)zW#?=;SOpxGMMkvfc z=l#TMHSkG;RQ$U9ll{K7?|>Sm{~4NCTAQ`@We^7CkePnq%(a!u4S!dpj>TavpePUN zK_;$?*!Olx6`HW`pTfQy`|^n=$Qr30^*_bGoo4_Vxsb0&jG6<@va_n>f3nvj&X~*u z41=7g;3~^Pv|&~uMZ^wi;;lt7bM7RGis*ADJn%P(S8Zl6svfOO`ttx$+E4tvCgT;< zKUs+dQQ$*YQ!r4dz&a-<__`LbBkH+1g(`A%9 z`<9a}nG}pfsx~!B&071e->#x0EJ=W?SRjK)K3kNxBziPMb0|H2GJFw1HGmu#Yllc+ zj`QDeoPP~p;<#0A)%+%wO4&{HAupmV0AMbyHp|7Q$Bl)MXyy@Nyqr?hFe{>lOYUYI z_u~_#!4MKW>lDrnR0$WCm(xAROqE$C$+ zVNnYS(g^2drJ()7!K%atUN#%`T6>3T*Q`nkk;2k1o?gild~&41In>0?kWS#(2UrM0 z+@)_pGGY(7;L<|tg8dy^i?@xS9NtB4-z(AUtlS*M7L6G~Up5-q%uql!=S)FUepmMF zNHxaUxeJpxPVqKd@p$a*3SLRi=DfKrOfdu;uwT1mf^}*7eSFBL?MJNu8BjC}H$3m( z;2-y=cu+gV&7HA_oJQ;mAw){iTS5wpPN6Pbx^&j544A~Xil*!^+Jww(fgO!s#hw}L zHzMhIG{d7q`bI%1rOr0a=&J+)(dz&C5;1Omp)qb&9ne3=MkM|Iwg`JVxKA!oib$W! zWES;pWu;HeCs0Qa)0?u%%{Piq&OA$@$r)VQevkeS!yjisikF!V8Fd<8x#@W>!r$28 z&}K730OCh#Fq6S*#6dNF^paz78DjaJvtiFYSJ$pp1++LEB7BgCH}Q{^mOmy?1+pK5}XV>!c{&v(Aofs zx_fXSw2gykbXwhrGxm!wOp2?$UrXos|NkH#}=bzkO@sggnRwj9hOdv>zlr76Ig&k>b?vgB1( zVIjOmAqO;2f;F;tI*tRNUs4v62Y!n+%sIuILof)h;3}# z)5J5YbJK0%>F{A^d0=;M&(&g~xdb)AJPScDX1-gcO}|oYSIgKRWH>`VUCQhnO+R;5 zc0oLv&xtTX2nBoaETJnlSAW9K!z#EmHyXRC$qdjzXjg?iPc{LnQ^4nLk zL4=Kup1(#q>A?f~JZs3wZg;b?4#LkC3$tP`I*H%WR+H7VK+9wSj1M+%KA>VO!9HvO`XxcF@E;E{ikdou`=C;sJ7G}{@SCWcjz9JXpc11eCCW=qtZ zy>FV|4Bu^*=*eCexx&#sf-Uo_($&23z4Ke-e@gaMrQ=a!F z^Yd`6!E&5h&x1|Bxs?d`YvP1G;5WdO>y^eg`x?GkvfF8^iiNb(R-58O);_+QXLZOCI7fw-M$J0pAFtr zENNnpz<+esc_)yFxi;HMznIPv5rAF4=_YfFjfmAyAXI7f`-xA@%n4cusg@#DbU3FA z9EbIu6V0u-Wo{W&mC3=7z|Ok6_35lKO)MmboLcxK9jdBi0zXTjivJEp7yRkbX?GNs zGr-L$;1)Wt`>Cs;_S3ba1}5k#FFoHD$TFv9e~~yg!$^&`;#!xJkz@)D^*HljZDNFy zVSGLOI3$i9t~Z&Rj2IHrAI%cJyza`4<p$S2yo+z8uQ>$Htlt(9Q z4TnK^)BH3#q;!3Ki!g=QoY_ZwA)wEu;y&S+ygN6AWGbaersgb|WBaRWx^)GKgYL20 zLX&)p++7!JgNcFLAXH}uM7df68y7L~(0*O^`DqwgjXT46*-6ub*pXdjTNR@IEk4{x z4+0;!kk@+Bp=dKZ4XRruAyGC|1juntmTl~tm;3fi+r`4UhZf?{m?U@ zDh?3IfkqB04lX!&Q$>SmaHDyxLU@ckZ>p56q=<_Vd(;IM!dpA4M3l)G9AGj_p7$r= zCzb(5(CV4JJm2HbtLi^P@uq&^=xHWB8gq91{ZoljPTs^{sz0j;>h#$|Oat~$FU~H5 zB&t8&Cwt>3O46>jO)jY}p`x}y*fXi+3OAzTGeWe=?lObBP{J8)QoV#ofJqnDHhC?R z-5T}n+qzj}0X=6N=!dH{SGxw!o&y^Jr~X0s;Y6B~$edz&@N%B6xsmu(4L5xWDkLRI zXZ3-MEQh;nGlL@CaN!VG9WK{Z;$^tK9vh=*LDC+Glg2Kw>HnJeDP{&$jPOF9!kL{> z#NqjA-i=g*c+5DRM8rsa;R;G&2Mqj!&K)9(RuX{mw;)gXw99 ze;*&2)cwWX5)QEw@iXK{!iwnNA&de1Akd-GpVGXD80)|aq>G@ww(f3$PmJwyXYbO> zip3g%I5wkb2ZIY&&-NMZ_!wC?9`WRu#DBxV_D(LAL?(!>SN)pWW;(BAXKlT_?w1-H zsuRZrKw--{O+?5(t|*GP-^Lf4;l1Szhzc00O3w>Ckio3sIpx6p*n%K!vr?;+J_5Xiw-qem&>W#!{e zYGoO>99DdGNXkX=Wa1V6E0F!Wi>hb&9#oJBZ@j>lGu#hew%O#UM<>sHvNSM9x&x7{ zXyb?zrX$PJ(&{1%k9+>xSy5VS-^Hw2)%WnK&h2YrZXe7Qf}!ud3THl;I-|9W8L}jE zn!)UHX>o%g`bE4W*fli#hxk1TB}H4?c7NzQ^g@{5W#@EKXOi|*Ok zTc;QPbzkt4^$Zf6y~t>W_KGpNDXGNfr3gN#hHoF|nu+G<2Ie}eSkqpCpT4VpGJz(mC|33lc3%2doi@IC9kuaD7?!Gj zjt8^;n9PcBs$4jN@bGu2GCoo#M^{2?V;yHnZRxxC%E|1~pf+O|UG`rd zuQv5F(bwArJ!N4N4_SDza$g68Wq-%~Khh0!3n4yRMz?+`;OL)9v5n}*3 z;x&gN;s`{MlGVbOYyj-YB@ zRxVY)IoQIOgNF8!E4e+?3lK$o91m7+_!ZWmRR{j}d%X|vVzPCgS%iI^&3ACPhXOkh z=SS(&0C7&II5UP{u7K}hILs4>bAxUSIGwk9z1PjZJz9!c154*iAReXWI8!;DVkju& z7#C%%aDOsx#P8R(D%CrFd3$FIr1VvWLEAfUD;dF&zM1$0nZUa1(YFz(BS1$IC9uOK zcd;_3t>^Lu67q4p0`Us4ln{}gzI8!_*+mf`d@roNouM}#&xOScf0FT20gQWD)mHx6 z$q5K2S=&p%6VPQ&2i&UO!BilQQpUr+=kfm%8oX%7)sQR>1KxdsaBg7+&lTN()yqBx zIV-y!yN2AD*dPH{Ay<NZZ>nMFg&-ke|HaF%oSX>? z=c4Xp1B6T!dR@uH0sC&^g}l8Um*R4NbEj1+->Pn*fspb9m>TYvH~cj=bu4*a8joaf zG^4R@tLX!5Y3Lf7HL+1pl;X!2MUOJDB0q6brvV>B{QB!;X0)^H)`;=lc1u1Ha*#85 z;N2CXvU;M#7tG5%>hM%17`Q;`fD3*YvMMmGk^#&<>Ku>t?jvoi)=PI+6?>TK7Vrcv ztk&c*eZtsq$y2&o`;#{4(gP?0m20WIPsZ<&us9LU(eDoW{d z!Auk2ow!KP@tu--GMm{Q#o;$G(r_6KryoTCUzCkn3D>S+L+*USN})*nk%Ki04=c@i z1_=5r9!)}qmODi{yWhl@Fb1p5cG(A~7I@BL+pqPEbXQeAYEfrW zQaF5suOHFZ55c%`sjm1uC6xSi^T)+8XhV-O7&RABsS+#*rITcr6mng_0+BlCJV$`z zB3BG)KN$DXY}zQ5+vt}B=T-707t(1qTWkt}YmH_J<$1aUOXGVMqYv<}et@$x#}W^u zKsn{p&!)x_w7{feq8$L%9!VDvu6?pr|{KVQ!2d#ffdK&v`kk-Oc8f8}wZ*!Ur;46Ytyh_{y z7%(6-{~J~z=^dVoK#n`{2nAh@`!6|UA<${$L>7=YND+gvA+Ht*AuS|?MZ~?8<`?{0 z<5)qs?>jjSv*01zk$xnW8?r1rTJt>}VkykSTuM>%BdqVHP3v+v=$TQrbsLLlFokhk zZ9l4{s`!%Uwasr!dll3>I72{v>);hrIRvrfIi+%71s;UIchVpZg%=2E;X@+G_vC_+ z5uuU1qPJqW0DJG(-Hc<3TP2i?F^yuCU^I8JgvP{!8>AVYeP~eCtkkQrMfx8M)W!E< zqewMW&|pXer#!wsq)M~gc;s<|bXV3#Y6P0Hh(tcn1i&g@GItQjcoRZp;OTNc?TszTpFnj}Y= z$U}y8Q0Ry_Du#M_3OWBQPLI)cvl*~lua;!CYQH_raM^%vZGRs`2HUCzei>M=Q%#w!2Nu`*9(aZRRpY(dK8}3j|PY{ z)4xRw=V#sxiwS=XH%l3}WI5Ctn)V^`TwA|OW-`Ho2wnlQqn+B{-8C3m#vU?&W*T&3izd|hAe|cF!+M z3Kimp<6Ojv>0d;i8v!aQzlEfme1CwS(-Uuo>p*BlPp3#$`m4k{r;3-URe)`}w(mbX z{7QG%OUS@oyx4R)z@E1);kTI`Fr4 zHrJ|6D1^Yt*Z{ocWya0qEhh6D)>feHt#)&}&PE{hr%SB~E=cf#T1oRT&>wi7lgjS1 z&fdildlcSP6bAz~F&vdytYV+p87(H8{>G6Z!v>O@p7-to4#H4OmPLzLsUiX*{L*fM z?eLp4%Im-1K%`bK)vJDGHTa_zFLd)bld!(XgKtMecr6_~48V^ZVw?}vI6&o90a^@-+4mis`AKM$>{SYTmGZpb!eM{3cY`|^BFBEOOdk!RA7V{Cg(VEk7UWr(AI%bo>@uQ$xXgh5j~pyZc(QI5%D!K!R3IrM|EoAM zFbsmkesAVaHO`_p2;ERNQJ(2<9XyjQotO$fn4l^Gznb=5x~qa$n_mP;os$M{DwcsE z9!Q*YPL?GE)`#TiRh4nxK^LLwuK%ioBNBd@CLG&VyV_{%)LT{d`m-922;gfD9%M2# z@_KW&ffk9vDDoJIWFO;642Q*KK^#^dHJl}PC!Q3IN)zA%@`aP2>ZwKqoWLU3rKi5HD^ z4bS^k?o;IpEuz~xulRni_y5O{f@lIlOv5Q^$)YoROmnMI+r}~Ce=bWHaD_8`u)sJx zT~OS-Rc`g+e)nW`{j9rx=$Fp-9zTaTdiVHpwD6-M?O=WqLJZZcGD{pcB8>-bx*%+T zFPp!OcBxZ~W)oB@s_TAa{S-%S1Dwm4PA{{|=+gX|qz9dzb)KbH*GqLcHc*w=^HZ%* zY3cl(<30QxWtQ|Ghfv_57mp5BGGiSK9Z*(}PWGOrJ2J37dEsYfNem^lRjP zB)6Kvw4}Cf5qz!J`>ul}ot(&wL;b=k*sQe??d+7AZ8dcqKVJ$LA2GG6xJzOsYccmI3ytccmM4@UEE9TlOI}Oi;rbvPSF7<&+K0qWc6!gP5OFr}l|P z+6=R_(mc>B!XJ5oPn~TjYQq@S=*3UtIV=|u#a*@uW2qwiW8B)jssy_z5hacc`;e-t z?%gr(b)1u~{%xaP7sa32EuhfowOaD%eO;V+88fxECgtQb2^m;>PbSz@7>a4+6xH9K z;PqsuNcpGq>g{F%wqN#Oob7kL`uij|+?@#b%CFQ({PY7uIuO?0TyLm^0PaTDIBZcX zREFPEjdIBrv(Hc%JWUJfX9Y8ubnrAvUEr|uo$6NkE(DFOy?9@NsNnt0_XF8Zld+NAEDSz8jwR^R5sr?1UdW zxCXWYxIG6$QbR(%`iK1C5?YmnH?-8gE5uO<#)@Hv4RjVsR)R~zw7){l(uZfK zQVUJzJNFdb!%fN?-i9$ame6GAn7*V(ch2^VafB}3_olrsU+Z6O=d=;#s`x)d!Y!4 zmS_GknBe?l#RK4Y1duq@q~cHZ9EkgAK?O4IL@V#Md9&hRwVJx7fZ$CqL$rAc>A{Ng z_RZ2(#jn@4-e}QkN@<^hTS+g!C3O!*1R?~OFfI@@2pslTHFW|Te+Uk;c!_LElyz>I z&w}z2(JJog48&l5^7BMEK76{rdPaHt=Mrm5`1u&&rw&CSS3~+}I@=+`37c-kKvm zZcGY6@#nVI)vivTEF`n8rn0@xW&asM|gQLlShuZKwSDh2H zsQ+E36(7Nn={X-XSz^eZ4jHn%GGxULNlZ%?RjwSRyEs<0)pigafb4zA$KT0ch5D$dgd935=6HjQvLLb?gy7`aO9819r^Gf zMY$HqNW=5~bK*m4qACntw&x8(iIFS_V8NZ2# z4uu4nF{p&W5obY3;sTUmEf%KJE!I<~2GQHS-ii6tyT~bqtwdTR2rvf*UnV4};>QMq zD2vK487C>^AaFAf`g?)zlFUWgRL3Th1qTz!)J}cJ!E@LGZc}~Zevo~vvOzguJ$)Ka zWIVn7Ffpq-t3n_j?#(n_Pmg7ZO9Mha2ZjKS%Qx`+4gxqnz8>*0kgAWURY0X$=Xi5{(@&>h-5@L_yvIev$NiIZg)xsGdY;n&Zg)c%%hO`bB?8KG1lCAu%3@mHO*dTd@N8ys#1(Y1>K+;wrKD*CF3yP8yp{;}o=qZ(h<<_7 zFhjygzyp_7Ed@rLbsy2~th)o;Q76Jl5WxM5;fGsCUG?p)TS6C3r&SB7b@m$A{s6!n z=0CbI648;MjrLkcP9AvK29X>T#%dkIt};+xvnD?3UZ*ybB*xQMPwf3m>OA2@<0@w5XPPz_)a7{lUr6%B+DCyvliz7BT5DV zEb9ulwS^d?MN~zWD+8%hxUHqcLcyB%+{9#Yt9*n0ymHW=XT9#a+0DYBpH1tvni6b% z#7M1tnCnLKc3?holFBF5pE}!Djufyh!u@%|witGTOHgEe=kF5Ry_q%A2Gw%1&Orrw zsF*-qvd#f(V#yX!{YKRz4Vi=t0i@gJ0}{t31sd8=_Q+5p>FyT7C7eHdt#5kL&b2@m z0ePPB*{|aJ95)+&z0wMRI9=vV>-)mLL z1%pTzPh*L63-ZW6z$4Ev6{PtInu*y|na*EI_i#3KG|J8jvPQ~k`wtH3H~8ip699nCX{{972rRVW-A-o!s_GS=cnXYGR1z zEoKXbRZ;b!xMEJFabR*v(A5zXs>rWv!j<4Hb>WM{al`R?fgW`usLvwON5y~;ulX>BsKy=s}Xhpx!f zJ{MLou2qIrlmw}vrn4EMtT}a9V}Z5xIrY4FU7gh}#Eq>t(i$M#NNl?$JOH{7)bz8L=X?BlRsCm(gQ{ORdYTy4c`2Z*Sb&}ZT?KdjLHO6jB}^EkX7bWJ_iVPGGn_Yr#dnnx zO*T;3=Cf>XNh;lsFwRt%1iN|@F zMFSUkblm9m{^m}rR=!o;0%`^&4vu{SkIRSnlmP0l&?A*Gw}D&vy7`8Vc5On&u7Txc z7m3wD>bTXybsnTfuxaxK8SwQO*(^mU<7y=eOC1+UBVvbz>TTyF1n6K-jj=b;JxyH! zB)Iyi6#k#$W?6|VtvsxRs;+1Kx5r)CK7pLIL?erJFGEP(m_^P>~Igh}#mbwO9T%G~&oDn%HM z3k4jZGn49TRv;MH+-qD?dq$in7#|LjK`34+l32J1fG}v1;yQd9J7%;B3ZVntJg+jK z@8KUOjh7~KEMkDrfjSJj6nNmBfkD`kJh};&Tu%2`foY@_`6CAl7oG`~HZka?ElOXA zeujR!yie*eF%tI4thP5ByeKky@ht~WWeeCw6Qg!%8`0tip;hAH@|YI#h%q$@IKoZO zdkx=B&8E5Wt{WCrNGHqWVr>nf1Q=mUo=0>s`Mn9xK#iqZ1e=Xg3%by_!@F)O5^)1y z%?=RF4HtFuxSy|Qzo;~&l6W(k+nZW6D5P&XPIA24V%t+wW!)02HSmxIA2xhDDEOub zv_U!9M4{I*!VCgua}xW3Kw7@QXYfIGzao|hMx4zMGmIMoJnyuF35BY!PYN1+7?i{} z7Y8%8HLPt`oBkRI9WOoakDcsIv=T3~WNEeAp|q(?&l-B^QvM99ra@VkG}(=|ZX&RY zuT9^xKbdQgRs3A0lp%Kun5*j#PJ`S}+dEG(TZ+X0oHVcenS+BB9({xi;Ttd}gF$?J z1rdtO;X^0nk{b=(>8>8oPJkDTBO?UD=w-{R*3Cy)(HYvSa@Ox2cht~Nr)?}~uFDj~ zKC@0%X*E_iI~R`+JLi7s=%{;ssWta-bVQ6Z#0$l8Z+?5bU8=K2ml17jVM!8AonsTso_A|2+S)f?}g{NNT=e4LieE^U9E37s(z!|tZi3TsU?m0NE+x< z2oA6{A;$3_7>sA3z=2B3i*0>39o}1%sdI{XOd_T_p{OV;rOEI2dc+)(hBUEb`}<0o zRI~^9MI%^`0=l-9`sYIjPi)xtN=c@w@us;l9@1W0nV>hc zUPV^*((^LW_XyI^^|HTB9DCz2r?dtiQMo}=W& z_cRFc*t|Iw--}AA0N?CW_;Qv63>Hc0)bmcyFr2xj2@lV}wYPZ4yqZbvs8%kl%rc5@ zEfv?)%^M#lt`V8M^>vuqmmdAO$u44PXFfLJ=pM+dw9mhY=g>1|ID!4!_%W$>43GVX zu*MPO5p9GV9z@ZD?KNm}i6z@g{6G={)M%auN+5Hlk#4vxzG-DC^IH)9S}O zmxhOrV-o`PV?Df&)d?5xx(m(#8$Sweg!ST{z}@XSgnoCK)Xw=n(od5nqh^t6Q92SVsi9=yQ3`+OFNDPrveS8YsK7o6ljKvxwjf9 zSs>JxS}r}u41)r0&b4MOW3QG^&CL%N>0tx&0xkz!>g;KaW;jjtR!B3Qi@Z17vyZoy z^x2gtz6y-=5{D#dcrlZ_WUG4HZ?PtUi0^~YYGWMhJ~ljp0Qpjs@qyDDAvS^G0^n1a zm+qFxWgBo7j``Z*e)nW`{j9rx=$Fp-9zX9K?{|+S07#m{409H;uuYk4mPXHocvV~< zRPUajw;y+oG1p0Yizt1N@aR>_{#vW9EFPkv-!re}s8>^mri7e=S{c$fF4fJJ`7Pp{ zv!N*>#A2o0ZUK(2?~K^W=0*o*x*~SJxCn+BHj3c2F}L-v6vE9u@frHB)1xE*e6Mp1 zeMn&S%m6=U-uuzxQ)&5I!j+2{fZJNrmKEIk8lON0@sN)B&-f|X1yLw_YPDHOFbq8P zc)~F7>nQt^3Bv#mhlT+Z)i8h+j?9Jwu1X^}Ln~ z+l5Pl)cPskT}&WnDq($)oVWoIlJug=xBl$9Lcw z5e7=H@0T5{#-#Ev=E1PkdaRb=FA{&s%oq)De(5U-HZ3(56nHsD=I1ADj5rK0*U{>^ zuVa&x>C$pC;TSoxmw$;2J}w-<7Iz95Sax_?)oQ0OD8Xr0Iz1gNoIg_6YNce zU%Oyz*r3VL7@I`*D-6Z`C{{oijln$>5I(^IhhID;MUb&ECi2UnTFzPNiJ?=TV+gto z6P5wj=%zyaXM5WxM~ee(S>*q3yP<{~A}Vvy_szFDN137uFPH}>TL>Lxp@5fGqXHed zwSf!)k4e*fFyr{jjY=)(h>&X3hdRQ=METYYXfL|rkG?X<)^g{%XLS+6PqtkFlFCvp zwN9~V7BqD^d*hR#QP8!JDsPFYU{Q27_`nSTc5**qBx&(r3L3c;kf15Q!PSVThJzC+ z6#xwJAp_#`=JP)a0q-_TEzFHwQk0T#Yd(GP$WXz)whON=7NkhFevKF`;e5j?IVORo zQ`sOeGJIehTSk)D7wZT~V8mECHoPU!g*kA8>Rz_8}vI0?Hiy~x`Xvb$OFS5x$#BwK#3j5LLpoq{ynp=Scw2oJAmn4O3v~KzQ zBf7~AS~friq-V%gsLGT-pOd>feO;dYPEtH~6z%dNZ)}iA%upeOMyz5Y<+m*YF%T)$ zArYAsWWy)j(@AipdFEpC3vf>OHuI=S4U^3f5M2*?Ehaf#kjJF))TZdHyLWPYaQH|q zb5UC^6mIp)KJ3!j-oYdPBKKxs&nEumHR-_4vA@^Zd)yVF5pYiMkj&>lhRh$om>z{O2RuEoF2+gt{zdcm z9|iQ#F-)NKF67>Eu~C-Cuh$ZPnRBw__n#e-5R{6-;m?S^cSb?nh<**Q%(HP=hVgVJ z!@gIm)rhw1}J8VD%$tvkIT7L?m4#a_Rp(lk~} z+OsU4JX@5majO&1Or>Q@YNukZZ(>~xJ`Iq`%_(hhnIy%giAY1#1b4=fRN+QYnD2A+L)2OL=0vB~ zPezMOLH64p*_fr9>flT8nCZX0W-j$>5~dCP_UXxS_xM76&a>0Urq2l&)@hLN9nJd; z$Ee1UMK#F{lbH$ke%WkJ^gWxNCLnmPgc85PPl3-z^+hRc{q(;}O~R2Od-m4R#VQ!d zg-ia)?{qFkm;YI34>sfIB27h=InvIc)dK^QCGE_`9gVxy_Z!e}u9xnv;(tZ!0jh+l zs4g_GTqxatQW$k|{ChpWGcZfF$}YQiq{nSej13Z*(o%ZN@a#@*sv8B^43`WtkP z>|!wdW*k?IgS|rf=gSD$y|z>qWj+p`8GPn66(_NK6JPbf? zHs#7hwm79Wa`S+^yh3b=val~{c(T|6gW(x9SxCl_pjY{;a!bB${?#}(i&tcl97uNESmnbK~5T zkwz#bC4O!__s+E|(`hAMIZrKd4$95s1=R4Z-#8(~50tM{C7C(H6QT%0Z=LRUF1j<2 z*#-ubgTyl|m9zF(n4)Dd`wjC3#5vBpY_Y&BSGp7F0=VVoef_JPpfrn!SO+-qiU1sc zgRhj#Y|kvd(Zdr_dKz+TuLi6=LF59EM8E zf>%s(7~p=(1o0)D7-Me8R(FitVoA&ehGU}}7+ElS6TuWVK7{ZRClu%POzbd_l$nx;VZTh+umQvdk=C>Vt9Fcb~7fGZ>xC;lylyb@3>Zlb`Xbx&c{)$h_R7 zW%E`{IF$p+h^PlFIin21%s`i)wI~-{yYOwY_%D?behurAEYPvJ(aC+%Ao@TBg_=4< z0%+^596X85?2fX$G|9_fqmX0f2Fk83xQFqYC^kznO{@Ak2^y_-wc!gc@+mBb(OdNu zsDbewET#ZXy@IsrLJhI_qexV_vE%bK4wY2Z^BsIogDsAelxR6SQRE!3o9t=_ZqObw zF`}aPqA=c03D+C_X?Q62Ip+xf`v>?8#RFmk-b7r4RubZB$@iHu%p}u<*ALG z&5=#*!V-j=Ml(SS$2y~yYr%A-f>?q7#N*UC0_afNhA45lbGGl-DpkL{zIyxQ=-^T3 z_>sSU(mgxB0Bi;AUVlu=*9Bc^LSEPKTj0~z>0RIRy#L_jF(=VOBRl$_BY#jzWJuWv zJ@z`-o8AUY?wQSkSG%NWaCn+*cC%7z>XP{SJVwVXFY|kU+rgfM-=Ya=0osh(+s&#E z_ug0)XU5b(Nw0ny4`lRc$_$`EwV>u5hT!zBjg??n$NtE(m;z~_Z2F}vSCT3m%nG; zgV7LJMYYg=_h}lbeU_I~{R$Li$zu{-nYncZ6j_{DA)dR06*PJWq|Mp1GOHmWy-UX+ z^jAnme8M`BGrb}X#9rM>R>#g=r5GE#Xtj^))fKNyvpQWofXxa_PSZ| zbpU~pFq7O|hH)>Y@}s(oEs=Q!4S+8_uZl-9oL-*DKI_ubxwI@FFK#5D&*3z7XO_12+WT5b$yykbXjiI$?GB)o-P<^`XvPa+~iQ89{CKY zGNpSNbb`Fw>+PBkL>#-_2fK%cR^mw>nBQG{{ba?{Y!)#nO!K@VFhfaC4^a2pz?xPu zjlQN516OT$6xB*+go@yZ|0e?)0d4geI}GI69hKBBhx<1($bG-D!FaJ!EpM|MTK!bo zq)K@ozFIK+4Hajc=)Z8VNVfZJ@7A3Fe{a+vmC#n>o4@1aAtxmyk-=|igJ5{5^dX`; zSW8<2Y!DAlK1QW=z2i6H>M-wKHJsr|%%qyM7LI+oi#ab5$ zw1M!|m%SO4UR2$HMOE_WWb|Z~XIM%AvkVjqw28Mh1UvLTG6+>yTGY9dSA?{shNKSk zLgnY~`8_>f+5KchR{Jxw!l9)}I`4W3Wh9Ak1?6$U)|+gQ2AxbwWj6H5`bASh%WC!w zaj_ZFp37MujOUJGJj3C>@H`hDBJM%n+OENI3B<0t97D*5DwoixTRL0?A&m+?&qD~6 zVH91|$}$|{36eXbyWcV2fKk*2oWy0W;a}lblHJ7_)pzf&LocoBSDVe%b%a=qEkA~5 ztv681B(K2*>2NZ&>pBW&6a*3uE?l0%-#?9KGor`5$3XKSy{ZhLt4I;%=_;p)n($aA z;}<8e-z6`Gbf9Ki!M!f-Sa_5;Uc~K_`9NtAX4b;=wv_;{1yso8^Q?lsN>Lb0(~{@W z&l((JoHL=5y$vd)kZ>MCn4-lC*wExh$CwU-ddHmM+hw4)X^^Hq5n)0^G$UTbJ8IzT z=Fd|E8BysQ!^k2NDIgPz>4{w1S5Ji_Xv9T&QCMI&oX&%Hifg)RzNVvITU}eJwQQi) zg4oL`(?iQd5`PeF+pplsk_HFUaZ$muz{-R=)!S04|6;Y)1}z1|*}qTxu(JahuSuXj zog{&p?}(@SJideq8+ExZJZfAKJHLrva$x60AilyTZC=|DvL+u8(n!-wwoGQN1oKfQ7fZASNWEM14-Zx4u*8l(PshWb1-5DMToia2?}5^Ab)ybJG`O<0R^!fj1a!G ztB6o0*(tI4f9K{@urDbOYC3Y07kI~{<{&&4G$V!rAaFV!j^-l5LCCEw1AXSl|D}Uv zn4E$SQYkwoIBEVgsizr4?`XHrdLM%bO3NjP-AtWqa0xOU1 zQQQs1u;g@3B_@1yLcThVdx!&$lQzoG;C?tk2WK!BvEEcT8esas9WBBQw28KKwf2V;8`vg|C_K?isyCxy}(gU{j@Dc~g1 z{PKy84m887B0xMI=*41fX~m#%!CH^&Zv%Ee8MYs|!>!5<^a{5&*3rbT zK%<4&cAzbQR2ba4`1rU%90i?q=ihXQ&>bK`$UY@na+v(3)Px^9!*zN*fWin=YQ){g z;rEVPZKqgE;i_&R! zh{ZGnt~$@voB~zg1uiDZGyXe-Nb#pfJo7Z{4Vhyueyfys>qYJ448=vJFwBu7V8M}LiHT+JTA-YXsQb%mXV zn302|Bb$_bzsOf!Jen+DDdy~fd6~31OK3GSV6LXz^lFA5AhWuRFqul5+~U9EZX}W~ zm|fF^9xeJl%s*&NgA zxA39KY>-XiYMerKyXiNYG$JA4tIIHleISYknjDUn+C!}g;m#J1N{Ad|EaW&4jV0?x z+Nxc(4ekcwgF*v)VLoCrt_$pSkB!%#T%+eM#JxH}#{g993$(i3(y z{Ad=8`fCJ@MdT&Rq-{fU+uAM803OPVEf_%tngTCFCs>Y# z%j%W|dJ#zUa48*m1P(BUkKsG6^Sn+TfTA#hXtWOwOn}*Y5dLmS{R`OBML8Aknm=bA zxBW5l4!!l1uvipqN!{9%=P|l8Y+)Qrt+X~2lw}8blA(^vs-cj_IoaiIR@VJWZHxJ+ z2$=i^-qD!7`d4|uAWrd*W(d@E_V>^H{qEk$KD61O|HJ;jjQ2r=SXV7-T1ARxiWLL~ zd%Z8=OBi-tXOs!Ih=9EP93+YteMr|bv-m@Nmt^OF7@HlSiYV>jwp)OGrJ15&D-6;M zdlvJiW|WxhA2?XJ@c6=-?xPJ?O!5MutMpY`1SwqDVOy*)%2@((hL2yNZ+B6vh+DlH zjIT$pc{E)FT^F^8EO2D@QUsF~O=UrKK!$j2i8b7SalzQe<0pHoS{dUs7zUNjcJ5KX zo}hX1$Z}>F)!F{(#hL#IUX6PYp%efZ6irFQ3>MO53iUg1AQcJDg-Af$TX0|618-Hg zFv=b>l&i=LeR-+h)&AQslm^Q?8h4|3#=w|G6T@%BvDG}-(-tuRAS#JCR$&d#qJ91J z#jwew@Is##LI3s(%%7bQK=_~xZg9htY^Rgjt>qW`RDLU-D54HKxS}q;N$e{WUqUEP8Ms5 z!+`$R1up7sx;2$F|1|Mq%q*x5B8BH?2X6tfw}c8&S`so~4*l5kK9BEgFoUD9Wu@h} z3+qHyqH?qH;dRdpvKh_IO3jtOijk7wuNH|vel_u)+hPQ(VxvlZzwO{bY!2EK+1;;J zZb3F zaPVjFBNT-1u3tcyshfL>HIO=h$ext6+f`D`%eOF6C(VWK$k z1K@lR|r75njM$JotxAzlo>`;5cHl}-R zmtjmd*Bh6E*X>?mQakLxEkwdPvl;J&o8eVSs|Q=EB`)=)*N+yXE3ms=M<%gLev#<$ zWU|^{WWfH`p|rBu;wTIZOi5bnUE><>oVk`ORRa<{QE-~QGI*s*6QK$ z`9(UdvL;m}m%@fFm=A=Z_erD6ASRRtBzkT*hH-Wbgh$LZ6!g4{cT5%@o9b$C^sNfZo zdYF$}^J6uX5}8yczZvxRV<=@v#WT*=P=Vjk#VYPp;quvAnC{Z)T#V+)&pLbL!)91| zOI`uf-JSrB)zA*2Dzmx6gS&mJQQJm(#Q$6Znxpw(SmP+lR-!an(ExSf3Bm)Dajrw4 zy---zO+|}BJo6xPV_APVhaH_Rw_U5X!7)QV^ir9ZWan;ptU?;*<@>#!oe+?SczrF; zN+Hq8se}9gD;{EdP(n@gvHn#CJxM7y9IWuuJyi5JPyqCh2^T3;_@hj2xi4>TZkDzx zl9eh-ON2-<51uEcPc=O6m$6fgTG>~b?VTH+j5&q?aLbbCku4g&->wNSX%25x&@q{X z6+A$)%Tq3;uQCOi3m3WEw8?O-0r5}O-}pIvC1b!}DsQx_^;Y$bovliBiy^n5oVUXF z;ou+|%{q-<1Fpo!@pknFbcqmDC@BP(ln?M?vZbCARLXe^L~94kT(#=s8%c2Gf(Q|A)5e2``!$^CJARqN z#4uZog-nLvn2>TX%UVc81sVjtmD;Y#Pvh|p@s&8PJ4kL96J_Q}@w!TUfo(h+GggIQ z7g!Zt#v)=u)nrp(GQ5pNFnFvu3Cm!Tq9S10yXmGTU{Yl*Ee?vz3B$9i1nMgZ48dfc zrxtggYdA^Z0s~}j&Vv~?Iksw5%V-0U&`O~mi=%GKWbUO%O+1ucE(omR;*Q0I0dd1u zAkxL~fze2^NI_)d(*>2rIl8i~yDd(0qF;5HbnjNS{q3!*0;ACviNCnb!djS&gn+OC z|1t4%%#20rtHobr6HUOhq;TKTVsu`Z{0k+`g-@O~=Me5-fmQP=&P#}6IXK7*(!OGu z`>7_7tlQo!VlJYlBwODtV$Zu%yqPW8n!fa&JAAlO_jkcuS(b?Rx6P|KTC+zNJkPOj z{tX=+Bnm+?5V@s|`xZVXnQ&*d)mJ>3m z@}TlPcjYMz-WFNNMS#Hr8KHDR(pVQkiOtlF(q9qyL+L=eEU5RL?A#8+tjg56lA^-R zuWzs419nUA?P&kewN#F4cs(6zBuHz1~9F={I*;wet0L`tk+_-B1ZyK!D#f zADU6`rn2%RsR`Mo7OKJJ1c8{D_*& z(1)Mzb&mbL&fep$-+^!wdMbf4gCzJuRY#J!oZIVh({S)Ufm^hyZC7-lxH#@`5jf|4 z2s@4S4{;C&2U$rj@)p%9uy+{ch7b;Pl6~NT@aW%j*6|6E<*Iw^?JHt%{$XaDwgv!V{ay3E$Y z&%Vu^pm7X(lkJA8${~v?q~t5K%wHi+fG{Mp&!?4%PqRNdX8OVA`leqy4&Vp)x5Z)8 zm~J9ASjt5xX+PxN&9l(B5B2NmhidH6ALC-l|Z>w$Io3nl{m%*{qf-yfU@KPo_qnK0ajh^meZoufeTZ81kNTgs%{qWDDXj zkFWrS=t>9O0a~EqD6n+umw7x2bckL-5N!2K;(E zSEAof`( zg?F>LrkDLwxI#ut)t`Z;V2DrK|1H#cvq}@f#XOL>*-J3x7tJcdmvBUORo7s5;~qvo z4Ef_PU^xt~G0trm^hF_Mm&o{u`Hi*DogO$GcDV@3uCgoM2TFQEQ-v|z0_NS30TIo~ zwJM9$0-Y?9OB1vwUa5KBzY%tr{VSyx_BQ^}3<3GGF65~Q#rHL7+59QB8ixbJQ~|ge zey9$#tdFg=GLKncz20~6W=S1yLO?QLUE@losgc8=(Qq5FgZul3C;r33{lhaI{IDc7 zcyaaGPeX;S!9Ve{PsWDNN&@2_buRWEV=U6ZIHWAOHY31#2{a0AghP^o(FhajvYMui zA_H8qlLX~q=lt0rYC(KMM>l_9GjU>o8ozGdp3yQYl_NC+`|IZ4asmxq7oa%L7a^`K zdi3eOj()y_2`=7)SEWU7La?bi^w5Lb#I2jH8(J_LQ-x%Bgw}L{z1x`hY|c)1Q0_3&2#e;Dqn?dUM38i_~c>5K?hL`HGvB4B^IEt%wBjAMd~-NW|?m@n;OU zLqLS=y=7A+!PX^=L*wq!xVzh-aT<4bcWKin`THR_+VdM~R_#RXXRVxmXKJ!PDUoc$HMDzH>o1>N0EW6;4r*B9v5@Y17hA6F=pQg{YS} z_3C5!Vrvtnw=Iu<8lCVb;2T?Wgw*nwJr^UG;ThsJfx*JpgQ)cr;bWt5&=U*{fA}pe z@kkK_kwh;FyO^N{aTUHhwqmuOmm>ps-xB0P6<_cRSjK5n7RPkrY%Chh80~So+MW{(6t=5r0g1PcsgSvi&8V3&}%G;W=gp|cyy0V5` z{iy?Ad+$xNOUtE75j4Sy%*(=>3;&ZvcmE*%y(FUWlU_GGi=DNUt;q+ayBW1$4 zZJRgd(f(4k&vbg@J_0*V)HU#@SOdp~Q zymU;*-G!n`5Ln(VNn{t>-}(+5klS(GP#>*1&wIN5w77*ziwdp~m~ft%mYlegutJ0Q zU;#SG4ZAi;fCElPtiUw77p47$hu_7e5Fh_NYel5EJ??0%&F*haS(R4OD0vU2bl26g zE$|}W`rj`u|MYx2C*v7;I8dIfzC2A57yo|~h7RWrpdhk2KXsC({Gm$4Ys*Nhoi{H- zn10#Z8EdkWFjRQviL@%Yz--)5@GQE(eyJxI8C6{q$gigbHoRgVmpn*uh%^zoX>*3+ z$+F|;6~10Fi+YYqLRb9LK*mc*6#_q=S4g26hT)$vs&DtaEr8Q~S6|;J>Q<3l#Xp;f zCT_j`gMh!r6~eB+fuTAC)GQ{;X5dA_*h_k*Z%*f()_<2l-H|&HlOnQB50(PhupfRq zDm!GsnLHg;|BJ#k-fQW9jSpCixWr{13cNdUCh!<7&(9CN~ni6H&2hK z&rTzJ>9-p5Upp?&AyO2u#9lGA1X7{!!!L?bU|Gs{xVqES)5+cP^8PRfBFDF0^0&%f zu~@zjQ%7@&1pGFg{^7xExG!NNMc|)O198E~`~aGmr{i`4S;&7k$;qQfrVvz}a)~Eg z(a}rAeF&eN*VGdg%tYM1C4glUgN)u>z@~wq$;H*%9h)Vpe_eN7*=JP0tW3_7tD^Nc zM0DF9+}Ai9tu0^|rt>^6!B&p8anuLlomU-~JRXHD*RA2<5Q77mXy{hwdTJH66*Bwr zQvcoE{#sD)A9{iER{?1nalaGcW1{z|2v$|Z1f{t$Y zg}27`URegmNc4+b;}8BB9EI7~-%D>U0WV@%C_phz)u@ozXiF|bfmkHCf{vr6uOlT` zN}bXg+`4mUa zQlyO}N+H>aMh=-XmA4G&eAAQ2kv2SCsl-^JprlwPL27qakg5twZ<2v`_oy1IIiFkl z#>#xhv3b`a{=JlpxD~ z1cD4V-{AvMn}r%cE@ygyPBByS5Z^w}Xmz<80#jL2sa`9qZMP9%C5T=bdCZyfr4F!!1%wi9aRxGd#zfx`({Npb$ zWYgX99aZe)jmYyqk_0w7zG3`1#|7JAYjdP`Dlp}B%lbCxapPXA0MpEdA9#^MbF30) z@Y?pgyaN`8A@dzg6j>k=LNqrcm$KEOL!t%jXNRKU2C*_Yz8w_|eu<=SVN#cuwdD(} zYszoo??=i!&_AD^jE^qg&ql9T#Nua3NjacLCrITqMWl|q@ax+nKA&)#$Bh&2x*0rk z=)**zGaJf!LVCu&yh^qa*KL0Etg=rdPD3-9+|Cvl5j&>u=i_TXSX0OuRlv2CKW<tpsHsAIjW*7o5SP!`UTg$5t9 zjPwF*imsW}fU&w;8u@MA6LzI>sMS1Mxo7wG>F!ihSdZ0zsS$(@k-6g|@C<)`BdKjH zzQs7C<)&*)Q4oe1Xwhm4_rbojL4-w95Mip;+xpH&m!SU{?4L6MJ%LClZp+$gE!()W|~=GW~d44-a1{8rLm zG-aN@-tpFO-8iQ1579NXG|yBAB#Op8VcNfA6f3B1Uc11TQ4wcrB1&;5V1^v?fV`vTlco^+@exFsI~fESoRJqeQQXa@kx%#S30q1ri0jE*+dZNEs-t+2 zK);8b@>JCizneoJ*%>VpJ(*E1$IOCB>%5E~xGw@IKt-c7M!_{sI}9VJ%?{fRJ~WMYd?bu-a}TyZxBY>Oh`dbqPKaV#h)A4QHk6W4?;p~hezCQ@Q7PzoDHSZe1=ea*!;T%z9PYL<| zsRy8&ssCbdz@U^dzY#NO7&3yDi6^(8fv907HSG@ksX~VVoxG_THntP_6Elg+;hCl* zzgM?%%X#=MvNo$k9lDQkvci$(akDZR^AytldlGH`sN6pgti?s3HKbxd7`(ttc)p*h z-Z3UV`LeaN59sRcd_oia@rX8XptGRF8^=O2i>S_CU%b@`b`79&*ZFsEv?sOZ%h$sB zmw(u4tKmDN=bNHnL9|xV#fC@o@+(GHjt5|^5X>mc$L=VZ_^NOD)ULa8bq370w?nGn z8bTsRl_lYtDR^+~2rM5@6OLC3M8JM{y$9XxZ>>*4oNszp0&2m6IxjzC!$}t3DlDNC zkiwPR3Dr!};(XpP!1y<&05Xb-X^Rc{TMFHOMu&~ry9Qp#ysB-?&OL2zcv{2IL2wJPu*MKZ!>*Se^2OUJscI~^@QUdjF84@_Fbuukx> zhn_c@H9D%XL)Lo8e}-eXx-N_%xtnuT6MF61L*U?DTzB*P?{YIV|EwiOchtOOH>iEw zHPmCqjJ3@66H*J4l7sX{aq4tiL{DMlDv4Ro8fYrA-RKwPDtM?Z+5+n>$TQ zU|}?Xz^WBsK%=@VvV%iLZYJQ?|%!)BA*dvBuw=8n|$uf zeibh**tAtLB%lAwo29sR3H&z9l(E!&Lj_Oa{|P(+8WpB{68hmJYNxdyGr!#8-oa`Z1in}HX zj0%k3ZBA^)&Lz1l*LPFn{}qxKI8v(wekfvPvhMunSPojPT|G^7g0LSZ`{F=g4w4-L zPAmlD`0rTXq&r%^TolYJdc^LGn=gSlLOAyNWD><`b!gNp#Xz;5mHI!VE18zJ3Bx)I3yO939Ibnc@7iHLALa;_e~Eb+qu;|0$e8G;|b@7pj)(B-7QS z$HzL=I)kXUd>*-8zp5rtYM+eA@wG`oH2>nLolXR&y^ppV@OBoy2T>|RdZUgtP$uIq zd%hF9_&vq4doYOJaYgtyXMA|s`4aea(;;mSUuOA!Im# zNEcR3&InuJyVCP1@E_uq#{M}~F^LD-VX55zCdMFX#TX_^mLg7R+`3^TjNjg2*!Y_h zLdzpc!6+~~ReVt}udFDPp}mI(@v%txrrEtvec!FA8k0o156Wgc6TeC=i=&*u^9>c% zxYNK3HA-%m81Dc~k2JCGss>yYJ!*7JKj$*Opt0y$SaHgpiT|kQTOl4lqGZ_g~nNCO@ZrFK7<6=j^5^n^O|ZI$M@p!9D*A_tIOW1 zDYChNs|NE|UbD!Z4w(Eslgv3}D+Z!^8Zn{lV~ZdwurUpr(vcQ7$Kg2{zwe3N&w&zj z@$2=fe$kF@RSN!~3#*;^R|n~H8#rk8h(xZ-g+VBpb@NpagoV+Io!atudrH3OVuswA(xC3( zG9|wUnxhcMu8*7|1KOnT8?7j-C7RC*DQq#kl50vXTa^e{cplbIUzqJv-O5YvIkcO7 zKCb5|bdaJ5!~F1u`waUeObqusWU$n7AWPD_4OlPs|JdPJ+^BWNA=R zIf7;*z$6HGVByzaesea}_kANzUcvSJl~|k=0bk85%5o7(0{(vSA03VIu;D|TD{6>r zZQcdLO=LbaBnuAtA3ryU-w6`3>iH+HQrMASS^C`XZF7xC#sRx|xf8-KT*S=jwOpJn zk_V4m;+?Y&v@E;S;Ut!B#~{wxwbKGUU$vDF?VXa`E?M-XWF;1z8v*+>dZmw^4VL3M zceJE|=m`)?s#Ar&*VbdU?L=Y5z!Pt*N-9_Zq}CaNz~)Bu!0f1VcYSv(+?y_H6s2H$ zp4d;UY^C1n3BqFo>_Q+k55c2HgD@_vP=jx?5@lH!^b_;SpS=T?4y{3Xh>Y(sK!(ec zRr_X{My}5lTXsQbVRpF+x9eYvB3*8Hs2xEc8h&F6;rsUs-SFSA&10Q zyg}*2aZV|@K(iK>n5F=i29Cg-q5Oz)KS&#+sP*r#$>tKm{BgD#ui^ax#LH`2t7W=u zbJeWee%qd(kN|UATddvnKYs$EfAEd$8M=QmUAt#!)#Q0ozpLCSK?M7i!qB?TLyzrX z9Jngw)Dq#DAQzb7H@Nlags09D-$&(aJ!nr>x7uzh6+U1o3zL9egIi4g+R4)#)qwSd zHsqXTNn5B!#>B%xT*=b!kqi`*HP+-tj(zd#`_F+wPiN?!?LfC1kqVU$}O%qL+yj;WmzwL7@( zde!X;QNj)f+EZ!{_q4o%Nid-pdi8R%Od2%O3-qOllpxiVzDyuN8XuHGO8$rrufvpv z-1e>5g31rBUo^5k1_CU(_7G?+*5Ls@F=11V^}0_*S3P601aLI`mKUIc;H4w1?c5DoU9e~+uyx~?q>nUk!*WGh*$jM(KPR(-7 zmJKO268pwt+RAD!68A$PQ-|{cJPMPs`IFX)iyCC-HT9vZ_bZ#TG)66a8U0#)NoAS# z*8CuBw~irSlAw%o_aD}4t9@cd=`)gUutBL`+TS{w!KRYy!DI%pT+vRD;ZUgT^xc7) zFqu2Hxms}&LYLE3-%PhTNXz(rPk#%ZFi8o4GSPM}9v)efMCF?hz)0U%ho+&xg3Z*p zJ%OVi)975}c6(+tXb!*4M>hWoUSX&tF)vG3mURct?nE#j{VDvnw#t3-IFr_2S{0GZ zy~i+yAVE(`cd$aHNrhVR8$7)LQ#A%&+!F1}9>>7d(YBv?(iAby@K|1kk8cs=INOEI z{oFp!w8&~jOJ;)VRF{DLO1L!f2TS=wcC_NL7p}|ytj$r375!xD>Ye#Ymc7C?`%8@C z19S}v@%OnoyJ~UX%QbLeYAf@eAWba+<9IN$WTolB`>%fa@lz9u*hr)=jffvUH2Fg0 zDz#)mU?|kTE}9Rb*@lfL)9G){LT_$KnPxoaI-Do{51&4xLg6PQVFW)k;0WGg!fT$H=y9?ll3UmPmSk9Hh9E; z*pQG5Mh+ZR@rY2m4MF4qJH) z=Fb`1cU1}BtSX|eW9WLgZi~EUM)fPGz=zJ}f zl(53oiy{cR?EQjxYFJf7CKEb3H!Gm#?_rn`IEp?8e|&Q#afIzgfN`GOaxT2J6ngtv ztudq_A4-ch>sOS|)LZNqaLL(k8shCKm-=Ixex!Kl_eZVy-~2~mCfV)G zc7wm?n9BiUvDf&HM|dbB1*=SZhHmlJaOqgjxWSk|Jig?X%=~!kQ(}T3h#W5S?p2DJ zy^;GDIedS`=B5cbV*VmnA@w)RA)DeF?D(?F(Pfg{W z!3HU7rgnCj^?dadvANJ6YUb)oMRwzQYUzvFIc;+0u8%S1*sY!Hg8T*N=jrF^i%jQA zm(l^HnMN2aKgI(nGGR)wjcrrdg6Jhr7e&V?F%h}J`*u3n(1j4ou zNdVsXX|_*Ykv8j(E>toa5qPXfjHP6F{mUjXtZJjWuvpfPOuk=ts_^b#Rggg9&7)P2 z2v4S@oWA4|{6X;>r8m6!7YH{;Zz#a_EYVI#U@3fk{ov1n`-XVq>B6eF+38wyYyv^P z`n%h5X^(EVvqlHC`|{D}&WNr~FZO?vvDL9=v|E-wT1^NJ7tSn-8Wm)p{`trIG- z#&g19|4XXCvuh{kuuOaZgJhn>FJw?`AIEsXK4H6}rc81oT=(^z)hP#kCCFsrUhP?$ z#Wmwvu`hCA$GU!CF%u$q+7 zpLR;Lf_)`1vE|LLf03`>HdSvK2}OoObW%b$VcJ@K$z100_er54S_0${gD~vdLRFVW zipe2xn+(GoFwiT#mGVG})+bq>WNxQxTst=KJfJZWLo43F%#88*FXi&U_U)rb2i4i> zE3Mtg#b-RKs%|0NHwZCZrec?gK0@9n`ekf^6k|~kS2fA;w{~g|1kA3^aLxjoik~-I zGr-jV&bFn>HrSwKdVT@R;@4-Ptt*pu#CRf^Nn1axct_|3?#-&NgqRNLtW=%h9$2!P09*@VC>RG z<#ug0-NOZ?HHsEHlPT}*u}3El!z6o|_ePt@KuA5`+kOQrf1AVO`R*Aejv+jZE(x|1 zzA&Cu@3=!t95AXp*pqHdC%tKY~~l<6pFRSP9c;+o}P(Q zLxTO-$FDqw?>~_7MnU-tR`w&6*EEBcZ^4&cU4M+$Z+iP-Fa2I-ci;7R{jbPkI*cX_ z55MUb=#+#nyS43xa|3V^$DsvKklCd{T_1Uw~eUo1uju$2TXW!X5Q0I4Wj+c z#~CgKJv=^_k3DIg1p@r2c0+Vccr$ibdmDx318=GBDDf~)u;j4@r`>PzVWiD5vbXeZ zpQjF;0G18(u@m+O2R~j%uZsg|D_sU5+Z0$LKTiy=as}7Tb6)aUjtW4Viu#tiHqO|a z&#|yUDT!bk*}JPFi{6*gr$w9BPU#tQ(q`=m|M`YXrHTY&6(8{XSr96Ue#5%^ z7$>+&cI)OO*%g!H&YRvdh74U?xO)2rH|L=k@(AjJV~%9L)~8gb>|(`zW7zX`aS9I8 zm}25?zx|?K%wh|X%qZ_@Xbt35=TLsz3CrW>01PWOSZ${;%Ni-UgtyDzsCjw0y}0KBeA{_>kuLi`kj{@r zZk&H;ySpfMHaxfEB7Uqj>eavAsVY_BtV9d(@uXK4bN4A|H~W2R`Tec)Nq5Rd!_8$` zU*SSqQW$D!j2-%@=1M(N!*4pVK6rVg47HDRW45o)Ok)@_H5ByUkstm$Z21aG3sU%lyG-p05i+)i;f0{(~T*nQ?-d|C;bzF;+dp(|Y2SP2=11$s;;oB=e)CdLK z#iRKuhx8O)rVTXuV&HSYjI{WMBzK9rBE(=hb3p+0Cqf_1{e|)ya(oP-S8s<&;EUg( zA>Uv-=UXbtd(m`Ot?)-b5++CuHVR2{-?BZ`?ByJ3WWiN;*SXR>YrFPn9OXhNpLzQI z0OwK7F3T6Vc2pneu2AA7SNEC{BY?`A;H+dROpxRKGWBK8g3!hzxKW}tfwRjW%b{DG zJZAQk@oM4zlnH9semKKX8uMJ@A0J;G9L!GKk4lZKC2G69JEoEsT|!BDX)eJ>PBvEX z6kGmnn2^Hx>T{w&G+6CVWt7W*39TI-T6?4h1KlC(!zScy624d*U4^mxgRS!GrKsz6 zn20+#KRy@)8s!Fqx?VymEN1BWTSU5h*xr!*av8EukB+LFC3lzoWxC$(D99xsFlFQk|~3Rb&sJBh9zuLi%noSOh_o}km5O%8YlDoLM6 zDrGrUHHd8dKg35~jOyMw7R5hM_-}zT;!qWvyNUwcSgXI}ql(8#gt|VnXOTX%>3qN2 zIXOyK(L=2Z{RB6)ZB&wG0x)tZy#Ww;|0Lv?Ln`E$SA77vWYQ&q$2m%g zj+NXYK{md@E#jbMq(Z#VtIxx8<#(6)WqZ@Lk~l_;^~m+RnLQUb7kLcbZ$w#h{FQB! z>t5e@0cF35MiHJj?tJ(PkN|=nZ}SSdfD$K0FC;Bm;KB=@T*|&9%8uua^w!3qP2uBdUVcl;N=Y7Ya(n-U% z(*(b?noqEe7uR+tz#~#&*eXAhZE7`b;c^~%^&TdsrN`&9a~Sv>2N;hjzLzol1NqJ6 z116{sfe>;|vT(M~KL11CHIZC@9RIp^8L3mj$NPEdL`*&_dNgWtm{RDIR|3EEm~}^v z(BMp)#csX6jYpHoH9c?FZyh;S_5(eOl!X5Fykat{dj7qs#`}7-KlbX+xk1P0l{ZSM z)^5Ro3fwFksqd#RZAOfZJ|IMJ2;S9M$jR%h(O4;(=c71nQQ@0c<*FA23k=ns;m4*H=r_!i45+Cw%PC zVy~H+tdd0glqwgw)L^ADTSg-@@qmTp9gnrjzV*ASH2RGELj1)#5|)@%S7leTqsFcR zLI8tVkW@yP!TlUs<>~co4-yi#BiqZg$#fvygyWU>FODBVnWB=AAJ}KUo6@?#Ra%8m z&a;cc%N5YG*1{2X2+y z9X~#SqwaDlF(o`0?q&d{T93d^Qu@o>;`yTQg5DK??}i}`#)SkFBq%VSi=kx;>^z&F zzP^NLu|YF^kQ375&C@k1AS$$WG2l*YppmMuL$hx4de_McK~6h$HMl+~8BteH{GYKv zOGq*v+~&5CXFGH1u86{n%Y|Qv^Q>hv-^+V^g@^x2mN%f{yA|Nl27Ben^LOijOx=rn zCtKgCNNTL<)@J9>ZR@%@0F6_G>p#l}4!q+4{kXhdP^2Y^Lib~kAUX`p8xfqdAY=yG z=<}epr#wk7uV7aXf_L8Pg+5XhK)4*m&K7hsAIt4Os&H}C70}sl=b2KmzFO6&7-&5X z`EHSeq^{=xh*fd94{v^kNY~vrFmW}D8m6m34N18PEII~k*nee)l3b`!|8R~%~xVQ5z26}@()B?#mrRgd<~PI|cFH{H7HnA2yrND_t* zxMK!SZk~wy{f~33NqT@#wv7TgDZ0HSIUkon`nC{}L&ndY`4Yy&p`CZa@gN538G$)vW+8`T)xoVYm z=T2!N;*fp(`8reoWc7HQu^LQbpkaXq8MhOlzTlk}FyYp!IeRZxyNIAyxw^hhua7%# zTUkrqHOcSNA2a-Oa-Qc7{QFw8N6abU4limJ+28A2sH=(Io$-WQXjK4>-A4(DkH=@?VsC#K3gB5*zlJCm6w!>b7cQN3Wxwe^mdbS33HefmM~wOsP2Xu55iSH1%}=fk_oPLG z*KPeH4CMiwqeVwNlr{%6%Z+2XetrM>{M$Fd zL7rNeY;YFCe+=@7E9tEMbygwgl^4oi534lUX_1RC*_bJ7WKCUj^K{9CS^vH@^I-ml zIjy;p!`XhUragG2gyVrUiP*I@ala<&1~3xGekLC=^^@OKNWUr=el2AO+At2RtoFri zE#l?l1ye9eUj5v3rH*RAEVH{y@%i2oLm4%Rw$2fbn}Wk+evu% zp|Z_h26aa`Y3pV4z(oxAH+?VHhH2M_ik6tr-q6S|m8nhXbZth!VDPe<9lu9<(J>4N z*czz#x36inIyJ9k^&HBC?C!%LI-&C6GZqHVfrSnn{E1xd%hq3Z zB0(LASLahcTrN7uHf0TQ?zhms^qKlV0nHrZoQ^^FvVEgA9G?0TIT?=I%6Hd}hC0UE zQ#nN7Nx75_3FeN?wgB)6i${JJks+F+bm8A?G3R3F!8TnqdFMrp_mKeLAe!yN1FUnr z{o8H>GX^I!WEOF5Rj3Y|>F%v>CQs@rlk6&(N$1Ip59^nQH-c8n%e2w$7d6DMYqEX( z*cb-S|5F+^evfvt3d!mY;i&3FO6uc+#0?ekauL4HOz```C?IjJ)(b$LX~PNT&R zk0@bI+2KvfABQ%n6YT4+znz}h(}4bOACHa&Z@uo%bWbPzUrgj**PU@_aQ+>EO~oV3 z{7dUY1<41#aM%o*-yy-Tg|CkpXii zX3Raa$Wy}ASfQ)<+I^kfPuKw-@v;O-pzT9MS-+Z5uHLKLDfjBaNXoO|?#AXuB!jTU zQ(vdyv~%)hkyAZjs6(N7)5$rRi+&D&@ZiE!!4V~HYW}kbDd|EjtnFCfUGbvRVaM2N z`M2`Nl7k01@+G=5zcjZU{-Nk~!m=A(G;m|$$7NZ&)sy~Jrn|X?q=OMRQhO-}_xj8~ zQlFv=k87$FmOqCEfxP%$QPB*a8}5=PLg{B)Gu4tvLLaiQkr;&khAFl^nYPE=3m+`s zZKBiPxd6-Ip@ifsa#?-dW#oo*LL2$h;G4RKlf`ll#Ku3#Ib?)VP{4$=bt^7pQ;m#} zbi#naD017r{SWRyp|Le7A;G(cJo6^nk-=W z3U0@SKm=OzPR<(c-ZPxRs87z=wVIUmqsrEzAw1}oA&~xr+@!EYocO*mpft?FzVzH)VvD% z?IDl3-mDT)q9K0FGD*e7MIgPiRV%T<-@+fHiZiZ5|MHx!tGSU9duCffrN|E0fq!L~ zj<0-PV}ik2K@FxBw0)$wGbUI=-6-lu_ISg(c%UDtcex6X(zvpV)pn zSnKhmP*wMB3}-c|$A^~92RD2AzH`LFt-t7?@YBR(Zv^$C6lNQ*vhyla18!nq|@OHo~Hi zkaKu#zZJ1sETfr;r_<f9F4c-WX&t$hSde)#cGi3rj;DQFB@dv`sVQn{-6r*@NRg_BG!rJo@GJ*(>+?>6ZHRg>zh97VRKc`yX|22 zBfC5X4anPBpG5-ty=dzc;Ed}sX6fqUJqSz+-ZuCiA9FNn@#oIMs3^2dH{DA2Y65qZ zt07(vHnlds^Kaw@#bm}QKaq`iLq3vuW(IN|L4I;}3iPjZz0s2+#i6y!?rD>WM<6#O zI3W2qcz2AfJu*yY+OY0(fVs!GTcx+*={fT#1Q*>V=Xx*Cv-J5edNseowc?Nd3PgvQ zkw1oR(w()&0J$ozesR%3u7RYLYG17)>$m_NR)(zM`@`uo>ayj2`B#`JMrn@;h!g@B%Jm^fj+!$U}9JT zf!BEXf`IM?UW|g(?`H(l&Erg&wwL0t(b%t?Qw&Pd1=;TCMTU2>2Nons#+>mZl?2=U z;KdE*ua@o@QjdGUt51F8d_yDG#(JJv%_LFM%5v(`2YJ%teKEY#H!9co;dyeGxHdx* zb){QQHNHGqJ3wXrR?EO{Wy6z%mtP(Dzcx3(xqGVo*MG9!h7#V}!&iz=Zn->WZvHq7 zlF!!L`8;pOZ@C9U;Ur$rALe0!S!PD3>=U*36zhfk^s)~+!(kRWLqQ$r^H!_-H+`eT zrX2Uat3~wNP1+=am!Tb5Zd7LE5T? z>Tl9jz7;6B+CXF~`t@5m^)6#^zNpFc)st9%{C$JK`)d$*c7_A4YA_mhC`?^DAWuR0 znjkLV2tgIpoNeCq2$G~1s|MhA=K8ZS!~sjxOm)*%2WEH6FEBUy$F&Y)n;-X%uBj-F zPP}i5Hm?vb;v8~iGtV8UA70N%V0*!pIZ}a^hat2JoDOG3rXq`F`y3KoMMe*ObN%Qx zT;wj!fhAcD>r2}Op`WAAtBju9FuB+=9^>`|)dBOylcCs27blY4tf9MMIiGBMUG}&0 z7r;rJJ{EMHEkM^m#()OD!ph}M+Y6P%q6QISXAnxywEPsad3ofju^*r_k0f~58h+F_ zg!t;B_vE*79tXbxpU&kB4pIMV!q0?_!d~Q(jnU8O5(OQU!y~_I;?8Dy2)$1_lgnz^<}p` z4tUvHP+REMI#Fk^-D(BL)4gY+Bp?7#;KISoplzYmJ36)@Ho} zK=50#ttziLADqq^oy|rPjKC!}*$h!I{$^1puKzPA69x#+9%S*Z+~G2FCxx}dA-P_X zxJi_u{sz}`|I*%)lU&xQa}bevjYM#(SuHNv8cr{K-rxO_*zZya!7hsq>V=V2axmJJ z2j{B=aT&lIUEN(jOl=R_L`^NdCiGr>Ec@>Od!G~hKkkm_KR!E=yhx6G|2_t8!T!JC z{|&p}k*NAveSJ;kGpqb32sGZ-`_Au)tPM;bvQY)j~p50)CTS{s6QOd0Fe;Bwc1>08w5 z)vVb67g4TBWvcD)Cp#i-ZM?PUmLea-n0Veoe@wdOip%9U32ELzO< znREQig67(|DNB!y8JVdBHWl`Z_wXht0C(|tOKOTo6W*4Z;DPh20en zkQ8=g_6O%0Ap7isMZ}&6EtC4^PqajpVsc2S8Fbq2>!$^Ej+t-9vf^}L-GUbO_xc&9F9YGrm+RL^}ElN{5UlyQNm5b`w9N_NvSgAlOzy;eV&Bi z2(o185V1H^_dOa)qDB@mULloa^uOBiQ1j$@RNt=FrG8YgXEUkSeDg!HPdK$)v7RJj zKvC}t<;YeZN$BX?9*mxU&GozbN{Fe$qL2WdpjNgIra{x!pcBKF2UILm8^<$Nj}FcG znRDOwQ5qS35%!i;6UVMiLeU@!K=M=cOrPv8J`TKf-cT;X3Eb8F*0rVTlRmMd)_MFGW*D2v+cym=wQC# zUx?E?}hEn;AJh$Ejc7pwfJ9_RQnus9RyO@;=CLx*dgw*_#K&7 zZDjuw@crjfq%Ap*Y;n+L0n8;;$5j5+g;J0^hP@`mrFyf})_F(YQ-w^fuCuNOcbs)N zy1f_+1NCRn1}94`JbY^|SHo3X@`(;DN)v+u)~l?U^yCr3|1ow3ASpOvq%U5$Jn zN4>iW0N*PQ*Uwq+^4(#Styf3atI>86ACg|!SWP&5a$>?s6m`k*MM9HS{|b}&;BZvg zVT|h4N)}17UQ@QAl|-Wu)h{ixLo!+)1DJGPy8cjrHG4k(_dxUbL z$7x#&f&@9?m&T3(!q?>kmH7jTCuNTJgn~{&fahm#&?B*c zIY2-!)`v;Fh@n?r24XgY+CHsOP+72)Ju8Q}0y&21(4Chg=NwI>{)|$z5CV;;%e9q{ zuO0Dxlpgv`Eb^#`!MxP>zMS$yOt4xipHV3usxtn?K3Fb*8K-rcoV5OItQ-k zbqHCw+p0La%dDtVF*~Q3xMb|VxShnO z@Z_PpZl#&rnOy9P?c&7=S;R0ofUuDlo>;%tX%=-qWsy5)sT4w1p>|Ds$?IQOBrM+A zV{uLU`!M?4`CXreB~UdM@s5jJda-{luP>a`j;buPNR*wC*z{P{Kqd^Hma(!(g+P;U zLDb5CF?(%rF7M@Mx%KgadJ1x*{F<^%$wR$MsqNfveAJ7K=Z#~Z3?1#i6LauhG8k!E z|B0Z?Q?O~~gL@|CAk0#zSn3;olsVNP2BsH5k4dNf7p0UmG`9+D*!x`sP9-CG<>O_6 zXG>IeNE>8Cn3<=grmoFtDp77euE?nzdO(GSSEz$j8D);$##}9?pEB{CnFr=p*|;X7 zdo9ZO$JM=US;EfEZ^I??O=_jN(!_S{>JT?lWW;mNv~C9Ty!fU+jtJ^Sc(~H) zGW1Vd`_JMuwg_sa3mGZWc2=Z~g&_+u*vj(u(JHzqjDT(s_V^tni<7Qg*48CzWn1K{OgO+pD&OPzFjy3>_ z*;So*g-ZOtBo0+k1S`+kZ92s~a#ne(aJio_#*9BRiHRgdy;O!sJ5y@qVq^LWxy#Bb zB-EJ8NY#EK(YAH+X)N|osI$r$-#Oh6&~=g8CF$!e$GxmMKq;nj6&{_PKv)JDO3mUg z{FL+VSqeK9SjCHkR3_<6>8zOK@d{%jE#2?RV`MpMIvxWL)3M&z7n1C5-BdnCGX0}biI=K1Dt$UJXo zSc!7N2Y7xKJ0n;L1pdEDD@-zpv%et=T#-X4)0=823dF70v{!KKW*p0FAPYi8UOrQ`EEjHQ>oYq+Em+)exo0VPFRjQFYo{kv#`$qLKxM3ta`C0y zKs!c5`H5J8=VYN1K}wEAGTDei}^3|VeE~?O!6usdPA`jN4BX~T0Q;Ynmlp(9LSjixl&-gV7W%m0l$yViU=c=yj z|59e;)ta-*?D^F;$BamR7Qcr+jyiERXV+2oF!i{t_ObluzIm+wogjSn|J^7-*Y=|O z?^72TB+A>8&ynZVUFp|}ivK^p-U2F)U}+dlLU4C?m&M)P-B}31WpURCK>~}rJG1j?!xF$(YD601 zS2(58#SrH=9}z#AUNDZRqVZy?*$f4-8s>ffyn_dHqFR~-diD1y~$Ifmu9e>E5S*4zSWck?jvQiwDMU9p`)}C#cmCN$tQ^bSMWI1ETqXQ@`cZ;y=lEa*zy39=0 zY>6N_K+plvdH(gGD)WYmVIUEw#|M%E_0ZUKkz&|kv&o_s>q7R_broW%UZVU-0BHFg ziqUs*_;T&?8#{}wF9XP;rVDKccsX zew^(OAOrlIaN3ZFBe`aVQ@QX0Z*fYEzFloMRw_KzI6{JG+}<^PPxae?GMizGji`QN zLJ^Lsd>izS+zN8)P>dyGsnE(0sF|JSH)AgeS#4jYF6Zi19<#X@yqce4bIpdUrPTsMDyD{4b~-C=m2vQ<=BGo z*?t*vz+>uvQI-1x;xXeB`&1kVv#S^u<)N=+`m}9qZK`_f&7G z$fwF+v%(1-_j6Z9LQIiaa%8JhSHUUxXMl;sPUtdCZk##o3>FbG(65HIS&3ta!>CQ_dwN z9!#MGFD+3<2Y$M*sL+!)PYp1v(Zz6^>Mkug!8_J&AW$GJi0X(OjyUu}+jme@jp%m9R|E3qoLhRcxB_moxR^jdiw&ugQ}vGV&k{7ZrnOCh>!vtas<5*x&|PfRt#POWPA)Mgw@c+d&f|5v=lHJ>_Lb@t7`t`~dx zL+&K(PVfQ>idRYv(G^yB-&BO7Pmm}SO;QQ?=lHtie1$~2zYx|E_s~Flp4sh6Y-HEb zG*>BJmYIAu$;P@8n@$TmNn?_2QNW@bvUCHvg2Q#ZN7ivr+O8Or&6AKyZN!G@f7_ax-UMjEZth{8*=Mnye9_ZMyIVrldk#3 z>BsKzFM6Sq=0Hh>xNIbKod@4$C}TO{>kTpJdy^zn^xcR1begz4o4qw!)LD0?*V-}% z@Q~_dHi`ga@Ep?7&ay@1VJ z9uj^NrgL5#gOyl6jBL)7uyM;m0}jNu&AJHY`P_q@FXQiPU!i>cf?(Pd-XLvG_HDk| zFO0(}Z4(?V#S!Mz)mf zS3>4(+lOLkFIt;l3SoN7A*Xbq_dZCXs(5%Z9Ci?vq4&HzbG;Ul98O(F!pKf3^rQ-^ zKW{wCGcpKO)gkAGjsyyB#GNe06gn2Ey2#~_({KEMA~)Jc&-}>X3_!2So!j*A{TP{!bA3GCU+59N1yk<=p8Tj^X_R&V^CNFbOMP&D?orGbVgt-eJc8ufw z`0%b(ky!%>sfTYy;zW9YX?H4GEfT;X=fCdhkf_W=Ofg%-fNQgQ1LuC}MemjNUyxK% z$AN7~=t?%dKKnHB*LCX5rZ9E>2p!qkcVxpdL}v`u^UIgq*L#K_W(%fBOA z=;c)?rO2SOmtIok)j~f_tjzA*y}+@PuNmjOjdh&V#wGD6VzFP$mjAF2_lPt5Dd5?E$ThT07wyB#I(b01HyVs$uQ%WX50a=}1wzbX!&y5DF zL;*EC3-fqf1r;Ysc?5fH+iO?h!eg83Hw>D}DxhlrT(It?lQH^C9zhW~v+PG!^qD@j z7gy>bFRnJl#Rw*fwF%MXVf?aC^$PwdhV+87g^Y1sRZ9D3mHTRO+u!@;O`(D3ABjk! z*z+z^!8x0d>+*WII{eokZDT2qh;bk9TBITwO9;p4+qTq6oD63b_$aVb!r{@rL`+Kh z)yD5wMtKj5g5ga03e;+)sv{xgSjbULllsDZ2_d10Q=Gdk?2o06Mi=D*`I_q!CsbZQ z^2UH# zA6oLt$|bbDb8VMF2^hXVkntxKt@WN7n#738au7j(ZRZVq1-y9|4BpqYcq1(`>$rIz z48E#Ox`va-4SPcx_cZK3Pd3gD{=Cy)nP*qEV-B7bd4+Sz^?h>~yvbIitwo3j?9ZA` zm@fYmS;E7~5lc!iQrVNIlt?z91>xs0LzqJKJ67rHjvZPbyXedQQtAHdC!|ikfHu*}PcmXER~Od}(Z7JxZ-ac_ zkMNN4^ZZd4y7tCj0y{zIv!6BcIDQgw>U#c(F=)Sg8+WRF?`GPx)dYN%DbS#vjl-uJ z96O)xO-~XDzNoy69PMvW4GL(^qU|9T;uf5{9hBJOoxA9-_BD!ExhmN28@p=+c?_n^ zSYu0aP7rY#@d~KNWn7oC`zLDY*Gm`hWMl@uHZPl2w}~K@^IKz}m%w8;+B^DPt@dPxl z{r=#;;T_@1V-nch4dT{Uj9P*YU*5L58!$=8NtA!z8y|P6@#EjkX)}v1{ zs;d+;R~syVG1<(Z@R3}wdE$Rv@{Cg$pwAO{2Q>wjVko8fF>D#t3{<_w40AHE`%xWa zyqgntt(#37uNQv+d)NG?Sa4Hciqm^B7^*L#96OmU6F+-o-B7WsLqQDTAba4jXf?0u zpX_3nhU4+<-~{Nz>6zkN(onAQ`fkW!45yjr86~J=rj*(wQW1X{n?2_Eu15R~vC*KB zZyosLi!L>p^1YFjmmbjqiaG<;R+%(ht zxe$!a3@6yfesF|j(pf^o0HBmFve#y)p|>|9=GH_swIavP6$=GKrJ;fvm1>kb?| z08BX7OCOY6+E>gmGn%2fT}@Wbh-uDb2gg6o$I7X?G)>Phjh|nn8t^ekC&9Pv^OubO z3ce!*RsYg$PN~Sc+X+-D`_YAT{3&#QX6b=r184Hcw8y4mtdYR)?8b&7$l2DD!}Kc! zbVC`DhC<0r=T!^&ybO9+L+KV&fI+O;;Vs#a@pY(wGp9HsdSFjF}YlvcR}4C`S80-;{`PouF^TO;?7D9Bb1XVx-uGGbI~-j4rlMu_ys8_LU1a=2vFrw>7?P2Y@haI$Uu-(y+;jBh zFt!Ce5_V@rTn)w?Q$^o~XeV3z*%5}4WF`^!%C?!$<=0 z=br=-=krFyS!q`sNg&4e+CCYP>SvZy!sOd*?+i|vG0T9ktIIo@4CjMue5>r2_Z41} zu&2!&eawJvTcky3SGraq@^U=oWg|Pv8)xFbp@y&TW7}vLq*Y88b7^Ip=n({u^g%h) z<$1)jQrMRFx5w&dV^WpMn6N1Mik>sMAl`NNU453XN}_0bv`pmbot5@G*@SMZhq}(x z^iYi|6j>a=JEvk~SniFJMD1u6Tnw76zRv%3dRVf_!?&qw3Cij*`YOiX^fQcK+B++~hY&x{FvdbH?o5No96RG~9)KRzIim9_LCk%9z< zs2Lkr6uHlyha?m>1isU`V5P-sS&gz5R3_$rFX03%OW3P`r;~$(wXsn@d4cq11^4Jc zyA}IcrE}gp74TPL9B*V35Th<-xw7R`I-lL}7uP%>Vgz>BT6h}VDa$hu|3TB&ZuqAW zQOh4Xii>@%oYtwxpf2R5_jB%N%qrwjhd5ZaET~a(+9<~S7z0!)&Ld)d+8xc2!d8)v zQ|ci?oX3kbaFb7SmQ!>gLg7Cbu^L}byy?k!cni4s4Lo^hTDz%k`vSJ@aR_=3k$MiD z2AI+mEufftKAVpo(N%v{WPC%gH{kg;RlI3NWvBjHwa$K_mB@}{k9*8xz78bCYim8v>LgO_T@ zS0WO}vV`C3A5W!3ANIW}sBx-vV+O=Iyi8DIK8dSZEXql6@yE*=q8<2RX*uP*@ck1g zAzR0=BH>GMWfc@0c(H_C!yVCBqvV{tR06ki(F69rF6m6_JM`8R<92gc6rF-mID!@= z-0=s!e`D;J#x6RPiCJPqbI3AxjV~sNTjIJVcyv*G)Z*wsdEKA5lkdYFZ zF)gm0Ftdgnv(#e3)od-Ey>fxeTJ-N|zd8vcGb|+HM^$q_V~a($4b!?X&vuGOw+k4& zbKWA%hlW>32>2BWOV57%C-eYq5x%N=5*`z--VWwgP%D1Rc6OW}W?gqbr8}I~3~3OS zzM4kL^Yi@lFBi?%+ZjyU{OmBqCHVp^_E950+69pG0vyE2JtnXcTl^eR7{+QKusQK> zb2vjB-?Zl|Nu>Ffj7YAC8?~FFD7xT#xWjb=N-j`7M_N45eICDPVtdsrw zT+fe7&V2i3ZF8kUuY;wU4p<3pkFN_#$;o8cou<2!e z^HQGX`Dh?Otdh0aGbUkKdp{ri6t_YM-~AKbG54X^*l&iMwtz|KI5tg7u9=-c*tOu)OCWtNI-I5}WdhHUfyY2| z^|TeAF)*X*ro>~Ey_ENOCtHhz7>c!n4&SAJ^cn`{3`icNJ0^&h=!9GITzw0Q< zX$%Cit1M&nr(E=^0s-p3YLzNio7fiHNg(Q9N(}daX(ndS5??$9F}#)&|I8y4w}hIw zEuUlOk{Rym{NaTiaay5wn3T$=(k_NxZ)F}XWh$(|1vob&fw-G}6$&>BJ_Ty4s!D$)Ni^q_&fO8PZaTs2IOJ`-_ zLrCC2>S{11FyFa@Zzyv8bV6)3MG=|;|fg;3EWiTT>FL0ZNF-M_H03hDa4 zZrpCPE(i;0+J3+ao^r7{gkgT3TNlS%q^ASJ|k4wY+nC# zEd=1=|K*ap077#*+MAOREW=n@<6PMy_>?Kw1i=uS18AidHiSrJF0$;78+>bc+p4p^ z%*XJ)BN(E2_;B#JMCHK=C6(&D6_BQVU{;KhZubDZs&@G z=tJt$Hg#m2P_SHsJ{CAkkZhU*F%t$+trDhF zY)Gy<#|M@R^=rFCC|wNdDC$@zOGPT(5>1zVZoKiB+mH-lsePAMO{PkNIx13|A@L#rs#z+lIaf?G2&d8&J&XgP>HIkuvL6f zO(J=NqW-2K#t64jNmcVQ(CZ@=v7W0pbp%j8C$F3VLlZrnp>fPl6_h&fDxMBh)vid( z(W*r<%*}(2>L-bDxW#DIDwt`gURpX6`oIPAajXFJ#{y|k#wXg(&3jdhO-seex}9}3 zgW`?6&mmnyWcVQ7_6%tYZic{XWK7eSJXZJ>?;+b5rr;Au7UbP+sdGa zk}w8Q?B3{Z;#r;KNdn&IadNuF7e(x3;xb}lBjHvUv*=u%XQ7P@aq|f3&BNuyZH!6Z zIl%$;pNWwR`Js1R^!k){!%plYU#cnxm~J?=8pb=ty3;$B4x$zeyAUR72cJ&Qx?H8~ zFTWBxDNDbay4dRLXkeqoek1!f45Z8n27)Yrri|_JO~UeiOI|~@d{3nAFSu9Ce@IIN zsr4Vy6+z5;Z8TE>zVWS;kI*BgIPFvzz@&Iprmn+3 zWJEB@%=G?-yb z6lv~do3D-x6(N?P)TqMEfaLbW%dcvY_*(bE-REd%sC66gd_fF97ZjH(W9khEt;<>Z z89bn>dZ;G3yf2Qljhex2O2^B|T$h%t4 z5-nOCqSS3Wx#GN@vWZJe=pw1MP2^9f__0g~bUc02+hBs~`EwRY?ExX6SdpMP1SFtZ zD1p+qX#>Zm&UghJI-xa_X)DHe-6&tzUXRE&`$-;7#m6kIyNGZvJv)@3?O#n1Qs{&o_(H%%o zF&%qZJj0#{LBTt(oC4Hsew47Jpwu5J(uhU&%FwqR09s?QNX!adUMf}n@>L$Ts(8G; zUGa2*i|1*7G#_(EL^{^%!kcU+<=LrdAIwyj6jvHn%Z-X7cEGY%C^eaZ^V7SOIJ z*t{cW?avi;?wS%U-byakKxi3_$*8{j5$(r{2x(IxE$deEk#f0$CrH?n-0Rurs2?c8 z4wA`@kv*!%XRc`OR;8BPkg!jxvmwGSMe6lPFI<1H>z@>0_a$p3%Tus<1PS1&wfBb% zl1c`AU<~-I{ASz{{R_Uze=fz@S?Tp?{_#9K_vr#`p$)ya)P>$ggRmnBjU!v~D(*{r z^+Kl&Dk$e!b=p=2&JJ_+|OW`md^d*l((kigEo33g zt)$jeJO=|*hKHrqe8z?PD6di*YJAOx>>@>NBh~*P@s@Q055_}`B6d0%4 zcMStfs_*?AlwZbMYpyx<7q1~QGdh3pIWKLVGh?8t_jiy-@Od0MVO>VV+*NW4 zWfAEi=H5dVjmF0uRXIlqZ@xrrUuTRB{psz zUb}qcC4S#G^#!9`5SNL#VF}Z`PUIzTUa2D1VgQ5Ii$H%IBOL9ltb6*Q z0jCe`QO_VJjC7R`Xwj{F*>*AU&y1q(V?!1cNvvnthhjO{x!mQ3LOl3J0Qun>uCRRe z+!rM7$XuG3rh%y+*z|mQ6ApD1eY;Qiyp&Ss;-ZC^catiGR89GdZ5*s9@bmj}Bpasb zqJ)BSoU@^Wz6NiyfQm@qSNf~j7%|rC z)bQPYT)2|CGc&vM_B?z^ou_PZOLhjLS#_nbLN9`1{aK4v{W zX)W{?q^VM_?3-mq3vP5eE}8ZSu1^{H-rtsjMdV^vgoTC`t!*J;IBp*FVogDHsfVDs z(02b5q&WxP%jB4-Hca!i_DsVEXNvT3j*Zc}BX5aKo)HOO97zd;n^T$5sOT-QsE^ly zy$cIK0;ff>>VdP!*}PN2)x2L>S}9C=z__PLGc|-ta2f|L8z`{8LIvUUhl_G&E{M4> zg<}3J-60r7Pem}gy;yDm9lL~^EO|h_U|=R?jxE-nWl%Vi#fy7?<10sn+D{R3%}tB& zffgTZobS^@qM_zOMf|!4n~jp`GzFzIRUVxWHh!l+YR!HZ5g?~Pi)y_TCb0lthb~B% zbHn^SQ?JBCyF{~JuV-&UU(`f_FHVgatT-wGK^TU}mHa_3e=^c!t0b9w?+TU+W>?!3 zNKR+Je3 zq6QAwen8$jTH88iuN(OYe7;bMSXQ17S0m7yWx_}0eNWW+yo{V*7WBdC4WYNHfHPZJ zjAqK7jgwEdzLSCTdj>V`wpzt(rnc>NK{qz2otqU{kryPtf*JDo|TG>l*5SKW#>}L=(jwrccNyJH@&w<3iKE{P=>7XGNnL4ew;<+En&V7Dj<&+3MQG%kjBmfy?;Vpz(6a z0w_cE6oUXe7v`5kH5@Gc+L|Fw=th80LQZ}k8~3xhlfl@SB0@rIR)^b)>~W#ll0-Sy zUB%pUvZETYb5uvxKRPWM~qZO3Oz45&07g zKRL+zr|t3myYZxV2|vv%^MSTP`9tSehs8fdCSDJk?nP`ENC{3CMgiE0~xnsM8F>`aL~O>pAH$v^7j%_TY4ZqkWh(CR=?I~YW)2e0-~YihYPRT4VB zlzatQfbU)Urt8oD`8;o=t|fD@sSZnl1>rCO&3aZ28)r^C0&8qIemBRKSEuE?{WA2F zspnwxfCFMYCf~Dlm~xnDA!W?o6jQNV!y36khrcYRPlQ9@RcW7vi0$=-w!h^WfWhq< zGp69GgG7ZqbH79tQ^+|5t|oRR(59zI+J&gqb3iN~98a z=G6!Zar)o=4eE}tMo*Kvqu;jRwV595(JQzAh)$KHb#W;Owy%W0~K&i-F; z!1QRuNtmD}98)IXo71FB;+1d`A@Z@50U~ChNR~n9nE8Wg!VI6!=SKv2*ayAL7Th@# zH_5E@0^O%TuLba)TZ!jWwhjVQi;cv&HD zPlRCzMMh6@mV04W)g}*Z(;XBf1!wKbC#NJjbEggehryqp<|mN8N&89Co#v8kv3mwv zQzR7L0;FWBlHHl-Slrad7CQAa%94!jpzHi*%HdsYQRUXTeUT192v|Q7U@Pxhm~f>` zd@4`PQ6%i9aY)Yl+>JvH&|>)vq|N1)d`BcH<6Rq?Bt9t&(1Mcc?_9+BY4JihBteFO zL`iu*8+t`!pyx?7BtHh0_?Cg_)?m$bm12oceRJ8SAD#redr4!^ZBa)R(vLJ?3#|0=i*{JH7 z(+^H>Kde)+c47J4h`?G=l2w!!Y-DqpfWBr|=NcdW4hadh2M~#Vsi`Wq4ZVOiX6FK) zprU#bc_%uVi_Rv=?{D%-1+$+4M#-$F&8kOf`z4%a6*B@Poe++zIOKw>?PH>`RFuPw zXP*0MTqIExG^xTdsZRmoz@Kp(tkU&?4{`e9Q&?&103=BGB>}odBDzWVxE^(FyQ5|AlYdK_*#&&%S#E$W-u*0UzLA9v>6bkAUc}e-%l42uFL*&EBqxr z4KcnLwtJN4**VemxwRk-`Z0_j_YqLz;L^{CQ$KM%qKUf%z} zWdC`IS%9}W0B4O5c-Sl*mww~${WtG9_JP2|a2-c^AkRC8(>I0)!zWtE{p6pA?BDn# z!9WrTiNdWejgHl<;?>f3EAuv2jv1|uOyc9Cy2n=nh9eX_LD!;d^f22DfM+UTF-f2s z1ae5+nm)E ze47@r-PRh=4*X%IMOHAcyJWSYna#MELLaWIpB5YU%v-RjBY7!q6r1FpdF0uM&)kJC zldx?-c%<}X<$GJnd-ZgKKCDYdRPkj-spKtLPYN<6kN_jE>HZ}Zs^+lo(bAZegLN`e zMw*|=7caV28`XSAQT-fP%$T=n3y!m7=*^>Dq|$=!zF?7hQteD}9R&WTi=nSa9(#sEFCU4bvtrQj^tC z#%Gw2AQ^T=X>KU$>_C^?JG~^Db@pjzKW5&;dk)_>sF6|kk|39tnD4`L7e?>c z%xLyTzfdwPHiufQHehQU@j3okHJ~%wxZA(GOGED6weakcaqt;)?q8LaNWQm1fEfbx zC6YM%i2nK4C^9%p<`MY=LzLA?|O1Th3!oTA^lL8>0=HHn%!lXWLpGn-CypPF`vMUp&KG(q2|it~AxXCW{jqKJkIer;@w z%=QuMu%P~?&8gg@s4g<^6tbqo3}DQyh%u>{4eh9mRQ37EWX`G~WF*1kt2?(AkfN6H z(>)#|l=_-#&9%v7vOX3R{|GNL7aOu{`bVNW?I?Z&wGhiTDZgFKgYT*gz)v3kF@jCI zD&g(_!%QL=h2H;R?3#B;O@4P&ERE{qemB-WA3Ec%61td&cBUJIDtE?K3G}q0toO&% zvG``t8mPSmz?@cdK+e@!s#4HY*LvU&RE^#!J4}TzUq^2Eadw(63K(T->KKXB9#d`x@Tm|rj*T%f%9Kg;ojZ? zd5#gxXi@zsXd?aqMGjvH9^#ICRb&rVpoTBC{yFQBz^wf{HntI@Z!F-9Oh?4bFCc_oW}>_i}KJulx){i@!7=yV!s)yDOq$LE;>O zb{9PN_w4EbH;89+OPCy%{avCU?xy)?wW!L(-H*gAJ*w3{ana!L=GueJA(`K8eOjn$ zUsOU4=LaxdH9*9CvL!!U$gcAeUdYRR(c^LF87M8}%NkN2x*KA;n!O`mXDQ)vIO0*n zcK^flhiZ}sWx1qBjkbHxgIKGsD{705kL_+oSVGDWubJ3Dbgb{3K}8c_B!psb&VyqA zkq^b*0|6!okU;=z^0uf&cT@jO)VYgiY66Xu>95ASJ#Ph#CJ+IYA&iQ&U+LPvO{ z+jEUR(t6QnZsP>0c2=QPKW&(6C>SEG73?_8&l~B$+vM1^zK)_<2>0+>ETSNO-R)7? zF&U(xF9N!f(nv$60=&mi6^SST`~rO)MLR1k#y5T9r9|<|F7jaqUc?{?XspP&$tupH zF>P^1gnWtyT1;O>|MXc+R`-&+Hiz8TW&QNDuTJC17deHmHtV({zq9aQKswo&g7l_| z2&m;%!Hf}QRPw4AbPB3xqaj=nY~PKVLI`FiRFb9L zlq(PO$~0R=l-B8>pIk0B(&qySrX!LR!Xab&OwY`+Ac}@3B0@SsG1Wx&PTN)3gHA8& zmoBOKpy}&crp0q7=E}lU!<56@PbmwZWjWORtbl5VsAYMA?XinZ1f^AmHir5fm{=_{ zRAsnE`Vf( zd|k4hHhj~ZNb*(Ohu2AG1cGlB-Zu~;$LF(E_%onp7P)!KlMDwdmMvjAKjz7l@d-l& zy|`(&eU(`-gc_l^Tda+oHu34~X*HU~cJ>&|9r|o5>GES;Y)mIgFJ4jo0GzZexHwzj zTKV1dlKk4VsXb@f@Fw}4JW1EL<{LqAWS|S9ox9Bt<`wSNa9+5lk1wqFC%sOffnHtUm!@L)mHtF~5q{?dqp0@BThlXRcXgHQJG zo>K5UwtUs;&5!l->2%;dr z26f(9?Idkeq364dkEH;~7sGCB)2-O3LvGz*qS?n=@n>%~IZO@1!^`(SjTP2=^1hhQ z6vD*;^BnRc4d?0W=!+(1S{QT&x?pG=rS{K_Bb=yJ*tr1uY21s*83@3^xK!opwAD2o zu^JZhW0+L0dcgynpd|`kJQkg}p47Zg{^+YayP~sk z*^SIFqXHYics4({5VQE#r)L#9VygU}N%ecoBs+GL0UVk%IMdT-8XW8&n>I^DAAGrwyBJ@8)J*P&bY4ar z>@-LE%tP;-6{&XvlNr{K%A7CG<6_266B~xhoNaaC#VEU?ntDQXeB0~Me8-G;OXr~t zgZ*nit*RcKihn$wym+^xPW^VIbM!eA7gwcHZcQaOkPOt@&6t^mF zF{_j)n-X5Q&D*){{;J6LWg+BzrY08W!1pzBF?!BzV1~w>Dp{U-RW$XWHqlw018Qsh zw5sr!-b=+4pP1NvY1__?cY}|W)!MFsZwUCgxW!Vy49Zaw>f~%|0=zT`pibE2|iQJX3sQ%bL5$)&@Z zOQpkTO&?yajt1+Ro8f{4j^x}Nr7Eytr2V+Lm3rmeF{mjZhD0^DU~Jzj7{%HQ52 zk8gO@#t-UJfJs&@IiFCMbMUCMO5T;gT#$@UDrVI0s>X9s{K< z^qOD|m>T!mm9vcE*>V^Qd7V3uHYJ`?ZLROe`KP+;7N!RlY$3s(g3s&!9q?N4?ib0e3hUTr6(Jt+qeGX7GA*@|%4Y~!CuuM<%O75su9 zmj8m!Y8^z#QEgt9yXfp?TF24$hri1}xr3AZxzSZ$aJ8dZr+m{E2e>>xL{Ym zr%12!ww}@<)>ce4Z$fU<3WtEzCrLCXd~k(|2}dPz9O+@$OVY1!6}Vwq;Dv*{7oC}k z`&^e|93a0bZ`k|3!b_hamPus5B>Jp@etC*W-Cxra>RC1oQCkbwQIZ= z!Tdq9?J_2Wk1L(;Px5pxk*LwygpxF7@L~z;9;(6HiVyP!Aq0fc6MWilJO@`&Hux|& z>WB#U1j(tOTF6|)%i}Q~PE{Sd6@f2S=67`gDFJ(ifD0r`E)v6dpl&mn{_~IM1S>N zUo>B5FTCgXyH{=!8->5+oBfKuqA#os!I0je!0t5%tRcbHashpJm6?8{$=2J*QgUp&o z468EO7X72<_5tz|_Wgpvv4$aRO0ruN*UB+h)ag8fN$vpJst$$=Wog6fk+M%tSb(y!@;t`j3cYJv| zMd6~L?J0g~dHxLTEWti(LYiZJ3Y#WJkLX1&-vM9LW>7wO2tNQRpvh6ewMTED?)ZjM zsB^6J?Y($j&)W0$P30+>b4sDVyjm~r<0+Oi11kRfh3gRxZ@<+N#}XN6cqX!B9N?QJ zoPjgXl0d@1AX7uH8h*^y)aH{_i!Z7fg8vZ~RCCydHSrDaH3}-ueTn;MQj(Vy{kNR( zve8h~uI%5WJ=FwV1CEfB4Y^;qxYrLnv{ENGuerUjc$)aVbox4>`MlYjy0HkCB#ywE zMh|PtVQpvof*AZKwEk>o(B}+ zz%)G!MHp)1707k~QPXo9w^vG8Tr}S|X`ulE#WaeZ(P1OCG9w zW`~YtK7lI3#>f^8bl8y*_smD9FOM>NH7u^Uy!7CMO7n=#&oM1zkS#YE-p0hDrnM4* zVlZ>YWbY$Bs$m_Pp1Bb@rOlmZ5TN#-1IaXIUp?y0V zt#8K$?r_e2gMA1syxc!@B2r&S+P?TFw(f zO=s%5-^kQD9b)1tFAz2Ju6K>W5(P{|&c<(7q?#0#@(x8^&fdz1i7!N%UHPWyjs`fV z`mvkbUW@TkN-))ezhoBl!liO59YeuXp#04T#So{^Rj7lu52XLBCVSqZk~dAr=P(_^ zBT-LlB1duc;BFzH!GSn zpeQl~l?t=p$fmtqkIX5By$|CExCB7T}?*XUv4RVeBF5${x{L2)v=G=4P zODqLyE;PK#`gbf>F58#)d;I4x5r0-b;y%RPLEQ1v_-7;MuffaeW&4(r5liO8E_Ira zbjfRupr4Bu70aMHo9Zqw?3%NAwQd>IQ!?^aDe=v0xCtfC!B~4xYj1v$D844%u0Ud7 zYv1v6RwmV!W=jRboS1LzS%q8csJ{o)ZgY^~!G?hC~z>_s$ZKBp6}6iCKgqJBOUn~ zKbxdZjH&oX)sl|?kieys8#%t6$j}c-C2n%^t?Lh`I9cZfG+)H38ghRXChW+?G(Coh zBLJ&9ny-d`xE_OifWscET9(fh%>0fv*0*<$Wq?wOk8MbfN_43ciEcyE5~Ng;Ns-*I zPpNMT^2N|_)3&Z0W9MoTjf9}6cribarLEcO@*{lYB~X};$kOr2xW}688+%)m*z>?is;XlP@@Rl+5W|pVer`)$ zISEH^R>2B~_bCRjl*ohwY67@0jyt}bi|@rBHckT z6Ya@NT?8Oi(Bd!`u^TA=>yp{6}iS*P_k)dSr_!SCz z^(-^4mTx5)VTPojH3G44?+m7LQ89^$KD|tz1?Wb0rNK+pGvYqPFgv@BvHA~0+9E}3 zqTt0~(Ot}BB?Ms&(D3ZM!K|y@jD5M`Umn(9nk$%)z2%bN?^YN+qP{^Y-{3)jT38POpJ-`Wa3P0-81w4-*?~p-?eskRXv5?N2~WfU9~$7 zfyaJ00)MH21ki4?f~aC9X*oJ-4s0fD<_GnNIAnVCds)eKjqyfwWPHRpfo}2<)X4)A zN=Dsa0DZwDbi;rTSq%mGinT9O~r1GL7kk!U1pStv7P* z%;^1^0kC?nYAfSPCQQ9tcQz*0qFn`BGw4o~C~mNR(OnY2#Yc1o*)91k20SNwbK4nk z^d81tW{fElTdBy(C`2`}Rr|Eu@NYTc-?GBhE#Nd(s`t`m+6o=kL$K6yK#5 zXy{Z9t4MzwG=HXaq-AzdR$wNg8BRn}Dzh*+@YVYrTH~Hc=rYKUsL9Qj4r3vzZlkN( ziJ|fbyR%E3lBS(Rprv;#hn3c{o7lLg*R$8iXjkfa12&?y(ihO!8e+~Tae>!Dfdmb( z-(Jq7(|C_yWR%`gF!2=mr>_OyO)D`OTyR>t^k=Fa=uqNmenO<77s*qI%J!g=bfnM8 zVp1^jd}}vX-cxuRqLKAwagUC5`_|4B{(H|_LacPg9WtDZaIKP6bUlex6fXrxBY`xU zRWv88Kq5t!_YG{h22S6N(Rr%9FXv|Qu%cj@va+wGlE&G=(NJYO-RlUmiR*GlgWqvj z)Q^T`qBxW-qW2tiBbQ(oZg+vljT|YFk@@=!$0+tvN{mU1DtxtvsWt$0&^8{sH577O zsioYaiDy8!(9HR`1n!6ytZk;hq<*0UJstPkfT|ntw=WMXrx3jg*NKhp$U+UguJ#@> z9+o}TjZ34&3{`DXPvDM81+m>SfxIf>qlCp-pUZgZ>;2w>_JDI!Z7=W5~A0t zj_g?)R!;{RWa+1q;JBPjFgfg+84&Q25ZqvhnBga!X0Ro zSC$}Q*E@tw^kC6jJ%R^X(W&jv!2S|yO-l`G>#wOH!?ft^Ju)I@7_hkDYBSp5A$vLJ zU*))C9Z;#yr*?9a_quVq*i^f?LcJto9xa`xqpY2vj_}dXCU?Gvn&#qscT=um3-v%; z3t%hl??1RjmG=-G@cCMWhMIpG7N(Y)=;VKiwy2u(WKPZ?y@w5jEK8uTZc7YS8L!)!zjeqeE^TStW( zq@iLASe0v1gH6ehve`Ig6mIP+K_$rSN(z^Z5~Gg^(Z&QQL;U0q9x|gG8m@wv5lF1V z>Ulfee5vt>4A} zDlR|cB#xo~)~v_;D8O81Fm~Aj!z7|Mb_vzDH_0s?;E@VmCH!a3wNI zpB{9f9`CxWl)4yi)!?FbGNxKj>SX=b6!htn5gp&k$7n;_uakC?(1J?;;eX%fqV~a_{z*R-4WAxwW=*< z)V?gFi5Bf{r)2U*25eC-8p-)T0EUlBbOnd^D>n`9#9~@$n3sD&RfHLBIRh40 zSMFa)EC^)BS0>+AaDmDm;87drZ-A2%4r=-P4%V+pmv&b#s){n?Z>UP*zj?R7FhC*q z)*&Za$b9`l*9k~RENya`9Q^=o-An5|;V}7L>Hw;qP01OX`1*NVlmFz$=PtqUjZqn% zMKAmAwd6fD{yn?_{{Y^veX1>6*SciK&5|qs?PGu-zOpDB_J7Eb+9H-$BW>KpS-CYIMJdXM0CMWJj9Dcmxjl_eQO+%?O=XscE=_QNnIhof^+C96_eAS z3D=yRE4-jR7UeTNQPzX&P)4CA*hoAX<>yut*l2t(CH^YNrFwoO^RQ@v5U!pD0xvd= z0wZ6^Aj0U^?@mK+TIzh`TBww!I#8)9%dH^`8%bilV>MEMdiflwqFwa(Hpor?GqPVD z*6;bkIs680KUy59L6L|;VoV*#3p{RD>uOUv?)cj~w;&U3(1&;XixOq+b-xv6z+d-E zsI5#SP6ux?5BWWNHE+sZ8-DBc|7d8Rm#5f%|9lhqs63EQRa5?L1E_ z8bJ@#1EfOO@Td25&8b3!*Na1hH;QvMeySkxNV$t298IK! z{Im0ePal_)tSG1?#OkMgh3m>Wo!bhKYGc_`C5T8ILawQjV(sEI@x&v|Y8f@rL`U_!2^ts+txt^{w2%yPP(j}3 zH`7B$cZv-eXr)FJQ%S-zB0W%G5@r=pBTz_fISJb-1#3mdQGHh>)nEp#k_A)GfY7!` zAny8s9sQN2X4UnYIt2@FgUQ$>(>To~-dTWU43aqRNP|#3*!9M$ahaU*d^+QrYEWT)p|0lnW|K}j^ zNv8f+S0wY!$uolT)?5h0@tL3{d{M&I8VE@gUn05S!`YuvVB+h6xe=`rhw(*~p4BX4 z>aR55=0D_H%30CpTI!2aU#h*Cr$u$+Fy~yGk}z|_oA2mLAgxIlfDb2RnLAHPGa#6O zL}jF96i!ZK1`wZ{hR~X>gj--hNBa|yL!J>g?0imatq)meQ=EwWh;^_Bf4KYQ{YiXsK-&oaXWn11+)!MPv+5LG9*J}~oFE`S? zpV3ihM@ItNue{P$e$WV-HPB26vgJ0=C)cr|cM!u5zzyP$n9~!bSP*5gM?S9VS6LF? zcRS_r7gvZrmgZIB-*G&4kOUZr0*_7#8id}`%8PN|2isJ5Xbn<%tk02*+IB03KjIK> zmUGh+owl84fNst6DinKCpI2VF2`aB~<6lCvk&{ut0}kpwYWwsC`kC<79ty%@;d+essrC^wzZ8q<5&Jhj6QrbNaOfQ$tExec}QmhGsvAseOy+} zprA^SLnb;9J!+0f3}R#2AUkq8klyz>>$bmk%v`#l?HXkt{{-iE3&@@6EXmk^c0S9n z*1a6SX!c+)YmRjmz^!)PSvVnZ;j4|&Y$4$r8WP_}k@aEAz#>*wMm#NG7$Ma_#q7_` z0@)xkLMnquI3F5Fa81Sf)%%d~UROjA8VZeRjiciI?SDk9C^KU){~Yew&|KhOGZX8l zEEpLMh>cgIhgRjf2CMAP0GM{3qoXEp*W*dyI{`#TRFE8+BxpOgQ(DnW1oJ$jL< z<@!i;A@E6sg?;Zg(@8Lz^_=SbKMdtW$jE_t`EgEg*$*C=8ed-Q`;gV$hQ zKw}fi+b;*i?9!mEw-8x)kCTj-c19zt#aS$Jxh;WIBiNhy-7EhLm8pAZj9Qr>HLa5j z%gDO3WjfQCXwiI6(Y|-N14-;oq1PS$z9zZ|aV0w8 z+t($+CRTNu1IdS5^}moc5c-pEA_X-5pKu2Lwj;s~#!_Nw z{|hMyTu{T+T;5S>|9+$lx_eaH-UY`hnK!%+*qz}(({fohuWad2dBUuAN6N_*@g;#NO3#2Ya^(%cJUBSLxy(_{3fAW!!$8ALm>}uMEVk{fawrFY^h84dH zK`(s_rYR*j;uF>-67m0Z(i-2^`<$-(e3EJe<9<8Dy$n3Keq(ww^k48%Hze?W{CHsu z)u%?NAWXTGBU+5)_yDA=<$X=;;A~F^!+x`(Jy1x-Y9$`^?-EsZ5ao=%;E3Q&Yin(+a~jrVDc>3C6jex@+8?M?`!(TmMyW~te_QgpDGDT;4nn^($bw#R7N%)x|m~_ zvSX4KH=xH4tCkFF6n%>5r&+&{@SjV~x(50?pUpDFgOLdR!A$pMzzsxErpkzv2`70F z8(mqYU38bTT?NpB*)&GIS?+eIq7-2q-Rw9ax~U*E8U zxjRtq>IFXzb@zH1%_vCRM{U)gWaQ1XO)vfBq}c_odB6 zSf?DGZS>)0`}Pi%koAYpRL!->)0;=>RmUp*0Zwwax=y6RPg5Xiq>IVKb43@j7$z7$ z*&GGGGBKnVMgLJkS2n_n!N6VVFoXyRF{rt}DkgNp7Eb(xFOcHY2x)rLE>&s(YFhmkD>F^FW3R1llIat@}Clc2=jwB=^qk!;h^o`V4ui&_kAC&r?9BYB5GhB!U72@O8L1Hc4p z3|gnV6yDbuLD2&UV>S0;U*-n_pE^$q+9vPoK^{3W8O&557nBE!_F z7d=hyjs0~>;vFTVv|7mVDswzlxVLSq^A-8ib(Mx}c;eBK%5mj8-HHHKCvTV z-+g~;Fm!y6IPFhCm`aPMdR24i%l`b5X(0Xvajrdn@iZqZaNSM&L0;OF-A!C$w@uiu z{n6V0bBQZ49MTAGF_|7ZTeYx`zq2#2fV27zR;bIx`|(MyU;$Vtti_iWQ^zABwer(u zf~@x82Ei=167R5%k0pPrU2j2vpV2`&!ajca43Y4FBLw7Bv_BO1Ok;zx=h0+Pjs3n_ zLBs-Io}kkskg9UkKC7sj{A|aus|-D(XUGGiL`0y>|4|z$d-JQM{ zdiFu@2aIde)`xLr`jURFmH=i6n>A+pI&VO5&TLCxJfKj~(ltBtPX2Tqq;GuOl1wrh~H0kAL4ds`x zVT*6yqCffCkeoIKBhe9&>c(EWC%#@u3m&MFOBQg zjnWa!V~oFGJGpjirn{BOVxn#1R8cz=swy-pSBBaZs*Yq=HKhYY&U0^uXv?RSD^I0i z-=@VhMH|m}sp{-Jaw-i#mM5RFB-(pLoF(w zgp7NH^03%7Q2Y!Zm+*KQW#Z{SXMADHwf)m^+3xxE(xk;kSE{qr!sdxq%ENe3z*7PFXw4oO`6E|}60Gvg{RM}B%Tw5wU zk33YH1kRxBIgqtl(1lP|$VWGF9k>Uv!a3mb5`if;lrkP%0VlSwgL?Cm0zO>y?4)W5 zMvITmz(Qzb$2JzK{bzNSPEBu)Wka5Hl&1W+*Y(lTePbJg-lXT=KC#2H$eInbO~#NP z((;4+H0ih|rpblRW@%CA2qRbbcnGqb$$nC+WR1!tR>j4~8XvN$&C~|<)~N0miQ7PO;i64tTqz{YshCaQ5 zFAEq`)NVk3Y(GyY?@BC+x5(tz$lamQ;o|6I^Cbdq!>{Ka8=2g63uezC54)QyXNe+U zrMh%Mr_ms`@M*`6>qYi{MV*(TT3SJq6_9-X0WSwr6U!c5elq72wiqdj$H; z#_7sQMqVR*b%|}%VdW(N6(z1MmrpbJSMPYxNX`g{$I}-(XP@eSf+rHvCX#zX(nsH> zsU9Ca;5N`Rq|ovSw+sVgu0QsiKAxmdE0uuD44J_+`%1AZO#5A5Uk4z6WH$JV2r!)N zpQQfE^MAM*Xc>H8r*<&FBBE>kcw4Q@6&zAp$nSaH!dgbPN0_ZM?BVvmwmj>8Y^(j8 zo%Y%F+g|VSy!oAzadw#pRQcZ=-kmJ{5`MY_9mDMy+a}t(OuhFq%71gde_D;bzx_pM z^xA)>5NTwk^!N-UV_0{Q;zWqUE-6xa}Mp#%hnVs#Yy(K9t2=^5pr9 zK5!~4kaSfZ3bm&U7miOW@?=nE`vPH053?v7oL${79Pg3eL8|OFi&fDOp#~0RTe}U$ z!Khk+2iEd@m(;N1Xh1oE9O!ZLvYJEmXOF2{@o6X{aXH37;73wX_pfwK0Dr{lBa`8e zhZh^1uP{x$4g>J60TToAVu}}Z>&y=isGY=g(TL$*X579P-)nU7{0%O6crR*;tE&a1 z%6AWrPlwQ@%Kx~zdte+LyNB^~beOui{vNA{FJ7L`zg={v|(Sxaw;Y z>gff)2386stNuQN6crSjDNK)*}H3S%!rrC69mi^Yv8n&@`=uKN4 z(zN{4&C0d2c&JHxeowA)1Qv&hJ;?UN+>2~#D0^Wn7(jYx{lBc(EuY9HL6x4L)P-&G z_#&xCwM3O>>_QD@r8a{qlg?zCxA(`**kfCp664qVtA3I#=&0&@Zt&Tm-F$3o!|t!| zhvxn_cPD4_Og-AYg71HZ!#W<;g!f?M9SydFl(mfTkWX*yz(oxL9fT|F3K3vDAX`BT z8T&bj7Y65%u=sE94yL|v4o$IG%~u*tm#MXVS132+$x+O8<;;CKu;=v{TXjE8ZaP^Y zk#o<_5BRvbNBY(3R<7pL7;;stD7Ap3D1k|vLHc=J7CMbG4V6pw9f4Ph8_zw#ne!Nb z*M5d)0JsHn*y-NJLZZo$YB4Eq`=>yv2^_ z)iqeAq%w`Q{FeCcdvh;jcK*RK@fNzA@BjSv1DLGOb7=&Axg4g2IKNe+SeGV5==A<2 zsh5m9@%}&_ldheM`}xVJ??y!TUc=8dv(Z-Z$#+;6Neq)Vjm^QG&k3DJVF4f&q?xZf z=`0H~L$ZKJ_f)BTJuglGQR0K8eK*Cqu(U zCS&aWbuBInuCFF0w!bC@Zm>qC_mW|fKl+)Gvt{K)Mgg$J&dzpO%`gg6!Fm5x-%v+HsRXP_){ZKODWg#V^Sg0~XieEB-46IBzBYX<10SvtttW1ad z=_P~5X?MPI`A2(0XFfvq?q?zeLEs;%5;N0nHh7^Ejh461j)iKYr!V)ioSjTY01MIA z`~o>T#|-LkY$2+4J=&$ewd-~_PB>!xbVA!Q7Tp0n7EThs9VILrhx)2jwro9A)?+$y zttB=wFpc)&%K!XQ>Y0K-rXyUQydk7l!Q^2i`~F>!(G%BhsJ}%M6@lnu;fo<5iF;Jy z4LyNcg?XJU7h%sbZmK?=d5T@Qyel9ni-y-63tp2V)swD4rW3<-EltWf@ZsROsr+o2 z8|+!*wtlV%S0eWTx{gg(B2AN%&L_e;CoL>&5Rfe0Ho5nu^d>6;QN_q7z^LDMlFF^C zzol88E z;{BIdU_(IsCk)$$1-_0g(M@vnL!5ko4Q`h8HOzb~N}0bIS^y75mh}4qTKcp!0Zy-dTmz1`$VWuXcixu$vq`c^2rm0or`_J?#Yba7iYU#~KY)Nv zTeiI(a^hot!Kw@P%D`*?;4_%|CaV{f^bzlb7d!eJDl4WZ?s#GXQyCcz9C57$Y;L?$ZxCx(6| z;iRyIln+g7iWzFI_`1lfC%0%I6;9yaqG;ers*4GytL=h~KTbh@`$S}UAe8n#F@L8! z)cLSIgHfT1F5XJ)lUe))lCpEAtY5c)+XVGz2DL#)U&FMi{d5LZXt2+=^$HpH(R#A6 zTJ}K>Y~8Bqyz1wEWA##|g;w~nbM@+g2-F{wD;pa!M&&iD1#xgJ>*!3V))aqETmOhm z>lZKvnS?Uv>yQ%_vHA7kqF|90W8;OHzE->dNJ|Q-`OxhgK^**FQxX}y=ujh%Q#eb?yFQfeT|cgn%4d_|PL6~b~qXT^vgMjAEak4cc3ykR(I#e$AW=vZGs)!_n! z5#DE>l38(%F^d}L(VM`qS6$?W{^(G97E!s&VeqM_`q;WG)T8ZYkD+-@9c)YXjp{(w zWxe@`OEWZjwT$L1lKN@Ho~tl4ar#(XHo^)15_CAyp!-soA_$+-S#;~RB1#fe;%fzF!y6@GO&?+ ze;q=eem8|V3SbFy>%|tmpMW}?br^vP%Q5s^U5NWivA@c2i){=(5TCQP5c;)x0ZPH? zR3u>37Cbt~H;JelI6IaRZY=PAOIZ|R>s!il|^HaAqg*jd&Xwzo>GgAyJUyfWHjt^_k!fb7I3am)n z0ut#t;yMXAbAI9P(&O?M`RX6^NI7)lYzO#*dL}+X2qI z-N3d9Z11K-jq6@+*&Bw2ijGW5sq1zpWk%=Q(i!V^B@-7MbH5+P9kC_-e1Hadlx-R1 zV;3#%IV@}cqr^RN^|NTBF7D=6_~$(_fAFB&(SY;M^RF`A{YQ6WPSNcDc>lI>^<&tS zjeqzbrDVs3;i|)m_204odf%}B=uUUslKkiSS4n2zSa&|`)ckkszutdOMXoKjxch&U z$%^-UubQ`X__Je!SgXHs^rnnP!U5-&H`@b%Dlg$_D`8iGjxG5BB6^|{jc1D8;VOeq z;AES>#HdbdwRUXDl{zuxVAxp8m3l20Y8pjV{wrUM%75SD!ii$IaJI@MP$E+^W#^Xr|93 z&@}ZiE-P{wrzwzBHFFBX`c3(r#SuYHyE)aZ8>~D2s!f@{=aZ%jj3Kw*|4(m-wL|v) zHAJ4oo6S0oa06S=UK5P)wGKqV6Fr#nS4>dr=irz{Izdj*{b8)!PrbWq25*PW4b8)|-K`|>Q=eSh>txHMd<_+!yx z!(<2l*hpA)*O-@k*GQPm?$PqBxv-?Cg6AaR(23DVZ`c|Fi|`hHFFz)!|2aEV5DSjLTX@n5=nc}lq|C7z#*nR$&#P6ZRMHwfIDutR z>NVii-MSB5a9Cza$)Rf)+reN}O66<*`D?=w?-s40M&&sj+wZouJ(!F1UbNPMgmso5 zr7XILzSlBFp54^^rVWu4Z3;i@?ILtkTuMBXGO_V(oQ8FlCV8wblN2o%EvqZ^rR5R$ zd-vfXdLJ{0$T$XQ_2Xcn`V%w;n@3LtRsFOS))QZ=qfF zTR>g6SU93OV>0A75PCK}TmJBRhdrH#V)-)G8E6*9AJ}`V2Cf+uElh}|Y;f4iFPxZ)2w$UGFeVR>IY? zdAquco#&!*%Ihwv@RHjn_~MAi4OqrsDDReuC%8wJ+YzqT)|-df&OfcCr%KT6 ze9;B5MyrNE`%;as{-FXp9jfv|yXIlU3>S$|tsEx8#p~wo{xNT{+6d81)D`*(n@!)$1TYH5qbX;;jj6BhqmYa{|)k=h`Bx9 zyiZyzb@~5yP~a(X-amj7{5`3KOM)o{*`tg;coYDxdL&HMAMvLa09wBxk8AIc^MP38 zEGgf)_*1D87U(BJD+uQb*vbx_u~=jFY{&fFQvRLAHuu8XPddK^#2*L zIH1vfQ2+i%4=xC#z+nw?OOv|#wCKW=sQQ%X!lbDBr09ZNkEg3uV0Ultefc$vSeL#m z@ILzbbb?DlL5F=axlXW_=w@B1F~@0C%iG6=VyLsI?M{rO@gUXXZ1Z*GNzN#Lq7lWQ z68N?IU7TxIf37?B-hDgQnN zN@9>&kG-^EN=wnV(RI&7jLYITL}s&0q?RIid@`Exz*u|5_Z9xc?;vQ35lX+s({Xq} zDZj@xjz@>Fxq``av85=ZQ?3dJP3+ zp@VTAAvF3}B~6**)bnU1P5Fh`Q=$Y_$kecM9?+ zouW4gL5gtG#T=aTB_4@#G=eA@$-WOh2bpkV&1gH|X*T{IdrK$1<)S2t1%TN6?!}i=@z5gczAbZnN?+(y{Zb84i+|9yr$Us;qz1}Gs_xI zODsVA>WH10ESiAlnN>oy{!axh%1UfT)X^B{`6t0HRIg zKHkVgDnE&Mt8Hc@;=WcKY$1H@X_=NFtpTINKL{Hhe5et<>+pFO@^T9_Vlw}Obu0mpGXBO3WQ zkBSK*m&sj&d9LR#ce@R=q}9xC4zDUzfeu6%zSAC0cCQgS&HQVfvrC+$K^AxQ%rc>1 z(Y%mJS~&O@v+KHk?p_9Jxj)Bd^T0HbPI~t^QaxnzC(IF6sIkPE^KnoZi*Zl{fg6`) zF2=!REXTp*ug1X~a*_>LaFGohagl}KOh-BMOh;YmOh*~#v61SRv5|hQWh2eJ0GeL{ z&98yx{6KR7pm{f@@Y4$#ey@i?goKL_2wJ5=eV=6v-NEZwH(un5?Z#SfOL-?4&bkyL zXQO$P3(oY1-3XAkMjxv`q8`YuQ;1V1LU4+B3%$k=*t`y7GY&`Y)znTF$K-5cvr0smq}dnqk;$UdpKuZlBPM#) zqc3L_=m=6QDIsN%6eys8^xru$f-w`XZq4`=G4MwZlN+_uV>f)@0)4)^ZIgxIV0>y$me3BU2s| zx+*KUE-4Dp(dO$@h-`9%Hm7C(&s=x8J-S(aG@RH6}b787_>qIz;nr~K^TIxA$6>GH6s7g&4M=7M1TR$`pS5d0&sPFGQK zu2^+4%04P|6t7OUkpz*H=zH3zyy4t;t^)W=sn=fbgEU$Twl0ezlC;GZ7Cwu9c!$?u zIkN|U>&aR)V@W1d%k8$|b6#l6J4TZSf5yV)be18t-M-SNHe*WD#XJVFq3d z;0JQy9d(v5ei9Glm_f_gRDR!KR(3Z7prclEthSLCbc1_51UB8sUf#7tK{im~V2g^ce;GUgCzE6_Mb7lEr zCn+z_1#6a=z6E1zcZHFch!hTGg<3)~>g$uDNbEW}f_GO8#U)ehcc)efwmCY-!NaX% zHBw%zci*|HnMWiCmyoEEp@vj6Ku3V#wX44WwQyC{C}XTT9VmyLSi$BucWV&iB;vJ? zmx;A!bRIq2kFbZwYy43`l7ocX$YPK@6%N1p^=DE%s2C>}llkqgDCaFV1kV^G+-i#U zb4BeJ*ywLiME>e*I5MbQ0b$Sh)zJR3H`21v=zKE%=$h1}a72qz@AlN!J5r9(RHY>( ze4|3+m@`B_DDu8R(L_!&s>({As|R9hI+aTOlS;HZ@hv@h+&z<3Nrx0iBC`w-H|Mne z#_K19>Kr9mDc)5H6su`|48L2QpU+r!>=pEXvG?DPrP_Y&AB!z7XOjK)72&hj$NBN; zX=#_^qw~J}Ba^UdlVAIih@h@FdIZ#OFEn37eXKBh@C?eera*2O7V21A@Qe1gv>MuDVZLm z34CJ`iuRySD+6s+P5q|10Pj6}&A4gHq2vD|ju`H(8y}@8erZ1-9pndnr_#U`0Tx%> zKBKs7F6Z-o5kK6AIU`bRM-Y+rkT=*|%t|WTS>|Ya(4oyrXhyJYAnTGT`IIv+mfrn+ zs@e>0xd0nGxC-FY#-_b|0%e^I+udu4I|;8S8!k={3G?UpOqf=gLmw*JFlzZQYPm3K zIWTHjF!LiQWwBY*Ij0O6;=a7x19whAZjZIDkF{&Vo1Iwgzxvcsy-$U9DnEnDKfv=| z>VTYbu}+_tmj)I*isE})6&jfOv+4Z7IpGqd)6 z*yV|rE7Bi&Z)ERNk)2BD;BrEUJYS&DA5u;zu5j3&yAjH#y+Sd(F(%NimhofO@&sn1 zaze++H&_kn&jH~^rBEk){1OUwiPuQu-t=y~-x=Pk1)wGvjV?*HEf&QT(vsUh3Wtt4 z@}$Xtr$-n*ozrovssT-zS3FNaU6)bJTxym?mm;W27eoU9QYG6cgqAgO28~oLidf8x zXjab~m%PgiMYEi_2DS8VN$GkJXAsGv`5lJ-B}1GUPCYf8$Vvd}dAjyt*n z_d74qdAz0iWR41pljKkr4n{GK0p6CTtdt%PuM={q9aQqjo%2Wk`{^^H@;0LKD&o^5 z1WrKZ(wE8r=n6mR3UBBNju8;^L|QE-j_g0AqEbZLFU_8Dbf}_Bx9KZL-J+9@dbFM! zqUS~7D>85mIhdwWJnV9@fND)EBEY1BRAhT@YoK>|c8JeNpP*YKSjMk}9q;aS=ts2L zvYUZ*c}$Zv+JWW_{WrFv-z-5m4$0A&@yq~R6Wyi9R{VLpyx2QnL7UAB%&Uh%3j*Q@ zTk3DgipXsdcY)OeW(7=3o^67wObs{)kM7W7J5WEsaTJ)cERNxmPTQL1a+%bUX(H7PEo)e5rnr zzgxH0XZv*3_g#!?##`cxJrUfY(B>#;8$_fzO!;d2ZUpgi>Krd@y`vxvPoXqE*VEt3 zRlk{Se>3}znB2k77jkYxWfzx7;ir2SBQnnU(_JT-_KQJuN5c3bp_EV@C?I4?;#ym& z@Wyy-`9X9);*JLY=H2ZsFIkwJ^}(Xa^-4C~l86CvhX(2_i1^EmUdgJySQs@OQHpig z6yp~HUsD>)b>ICu-x#>EuQa#-#{G-OcLTTveD%(=u84kNK4CiYhJ=n4>4O3To zsB7@OSp6YnO>0-{h~&T?522=E?Me?0*lUlyF@~sKuS3&UaIS&2M0^0I&bDpg-u3X7 zdlyk(+Bg};z_t}$_ad3{b|CMtYTpMSpX;#C#k4#CYGdmnM%`asUiPMz^85W}52onL zT#tUoUf59?_4xew_;V6Fzw8}4F@GbjK=|}|+TkxG>!>T!kg%zFxMFRQ5UY8Z2_%u4 zhuRfWD*6nnx(uqoMK4VTC>4B_mh{j{OdeC)9ToH;2PEN$f`T8qt(1kT&_a-wHFXL1Ojb9Kwb`+(lg*~kgJ?Y@nFgncit+cG7W3= zWyGayj(2szDxwCdy#y)3QO#!_oB5`U#rXKY8#~nWU4-YOJnO|pmigK$+gNj*Rf>() zFY@*J@_FOSi20448SBrdQTB7*)d%$-isj>D6JDv*0sd<}c0Ix-f}W_7@16=d-2iou zt_9ioGadJRFLYNQ;KRdQJFdH*c{ZPVyi4KobWbIL_e~POCJt<3#Ow8N`#D?lc?nG1 zN@Jc_Z@BKA9l{TSqBqagz?I0}x4o$|t1~4c{6A-+RxS4#*Q^@Rt%m-9Pa90$PfAQ) zSG*G%MpDy^C<(v@YGc%)WvsPsW0WOvtaW2U)FDQ!HEcr^qO?vumVbT3%V`nrv{_Z^ zh&o+jr6Hl(6n|NVk9^B*<|&mQ<)TvFfQt;C@FH_il_`kE2uM{5s5%39g)J2GqT0N6 z`AqlLO z`lu=(d?oL~2NiF;)>=MaCQ!z}7l+_S4<)o#fG1!8AAsNPY_@y?5!=tCeI9AtKol|* z0E77o8fW&iWnwd*KXR@gLhVG`E9qfL1h)xsu7_8eY*=J%KHZtwS0gaC;vpWvqyudY zjk=ji*;U@kt!6-RN-| zXw*M@h5JvvSv@G+>xElFGg?ALlt{i1pi{dm7lg66D_4j@gI+`+!lLt1D<2mK7lv|Q zcH{GE7p(QiuJzC0k;oLxh!n#9$9_gcSW6Td@_(f__&wDbxq^ZWVG*X_5W^rw=xzvD z-!JHQsMN>d+dBI246x|B5biY1)XLT>1v5p$X0aIyiwpuVX)o7y(zM>-)4rEaSGb>> zFR*eKt~TNU^$cz+>q4C#n;=!;-}g7a5h=S(pIBVPrY~Q-q)y6kIelYQTEl}({J@1Y zw>^@X4frk#OLME5DY3ALsp7;%)00a!Yp`y^FWl^fsp6+AK4pW_Vrg@dT719N_AsNj z>A3@GtlG+eGMj!tGPl(az>7Rv_i_?SlA;Q~2Y{AA@BniueZJ`ixT=iy5~{q)izo0t z5(YH(6gKb4GN_h-s#Aemf5j07kjP0Tld#Nxqc&h69*Wfnd$?L++GA>gow(bB&fTNy zA$@fn6Q1PM@t5hJWYh7_3e7b62}0447z1`$@9llYX$Tn|EBGF~=Vzl~aM_)+u;h0A zc-zrYqF=K#n^O7Hc}hKndvV5~N<+%h)Tc3z#Wa3|V_NkB(YMm*0M$|0AJ zVpgdxfnZiE|H&`x2Ik!l^GeN;K+1F_cveYz=vEFfrbWiiI3+?>N%?_|clv(Tl@%M^Fc9_%~u07ON&so7KT<$`aZJiNUAIQx^}Q1Ul9OR;YF6hZ{6m zXol*OWf8~Xki=BY`1kiSC!WlW(hzBF5<_YC2Mgxl>y;~WGdA>G*|#UCgakH5!b)tq z)73%8PE^~>juK>x{Hw{a*iz(5@zQo(X*41xa6(@?$gSA@)OgIRP#7GSn82`wU(G=- zBvT6pTNjs|h?GlTtB5r^0%=rEdQO#b)cZ{bi|^lGI6`!*0gG!hD}_y0g}RyFBW>kf z36~Pd7j(-HP09`n+5VVVZkX+V7T;e#gs%?~+26JYEEi^^<(2Upo=kvPG=N$aSjR6$ zIbvqTAD2;>IwiCmwdB6sM;Ja_7^-vF!C@g80Gk6`{PDb~dTd5llpJl*BCX5f^IUn> z&k5R)VE3=joRPX1uB&a{L#am52U`5kwOY>0cFj4q?u)nj_xxG}i7O8eQyzX|iS(~3 zf=T(3%u*gOHgaSwVhm(5pJ~ZHQS6BiM9uj+qt;*uBr$Eqc6}j$FL0#AHpdx=qo$c~ znmX1QL)Y;gag6q&F1N$)iD$3A7SB4PFmpDgSfYAV$#ZaEB`!&lC82TAw8g_M#d9VX z1$k&rW`#9hULT|LsBQRKN)*1;7S{%tmSzZe5NRacoy2#JBvsPcrLQ)a@|H65<;WI0 z$f|Fz+vU*X;OfSSi78J9?FI4j5N&sR!AZQcWI|SkJ`MG+rGaWXKxuc<67cZSzs4&e z$=SJfEg^H>rw>m4wnfdjdb(3y#E=pJ*^0iaS8SdGAZG1U5N8ypBTmfxd6FHuFD)JH zXdIC*-4B_a8xuvbJ+}LxBhU&;N2C+tDB0lRgy(11HxR*W$;;#WJutVS|D?<`Aj~=jFh(rV7oc%CJrg~RQ z2IeYU+!=>>1tZHkKqeqX)1w0Ry?P^&$!ka1BKk0RHx1{M7qJnrbNY=)Eb?+ z!?Q=lIgA|^yW8r1j&?+{IB0f}Uja%=qBtntZ-9=Kn-DkLKD4WBV}l)bMLSZ?F8uYI zBxtc+2&KeCR0{QsEe|j)QV+UPKO2W8#cLcdK8_*nydV!D#<}n`x*kW+=k6<`8(*04KnDotpnIG`BgmU?}7jrZC_MKv09%)an#qzN|D0P0qhs1 zBseu6IQ=gXWhevR63_8V4BV1pi;7>+HY7u=58cF|A;DoZm_b5&Tu6?8^m{5F1C)PU zd#DFiY_^+sz`P?@D3J`Mfc+qG2i_iUK#YAweIZGD7*xH+E{;b{XqF@;W4IG5*x?8c zS>`6rA%>T}g=hf+GkU?IPLQz0a>N7%_?J>Qxa1e#^T2HYV|bCQfx8Sed#dnboghq%x-cfLE;JDbkil3?7;xR8pF*xKaQ^ID z^T6teniOwCsXT0A;a7c|C(V<4aU$au|YHbmuNG$(YDR zBdy*9`G#;%^mkEWd!OtIv-pqQNxC1;_#@O}Tkz+nI^=8~qK4(^gaqn=heD?$O*l*j z^y-W}-92Q)CW9;cj{b$NV<-3B?O$@>Cry5cHH~hJfrouhjr>wvngt_iCrbMNkoJ~g zb@ocb=z`)_ptw5}m*Vd3?(SCHy|_bx;;svKC{U!u-QC@bODW&o=h@Hu?Y-Y~uJhwu z*UH?PB$GRt%uKS@N+y~-!0uo4nL;6pphWncEX2GHg?Ha+65bn`^^zR4)6~qIG9&Ch z5T~2*5LjU7XdO3Ww~zJ+B79#wprx&uu_9#O9VAX?zVr%Vtm)_jZi|pbX5$5&e+_Qq$LM+<&i>X>lXLs*DXRPL^B(JF2IQz&TpW&KF z+Md4ojG82pfUjrk+_$D1JeQLn>sS!G>Z+2QsbCY9UV;Q$l@EEvC;k!>`t+pWlr`Y` z(Nm6aHAL8fieO{&&ODG^Jhd-f)Q2ksvWbS8US;;YWxL{VCMu&t_oqpD3bCf(_QG>f z?Da-l9~58SBykRSX_h0)UR%kfA+O(}=Vw{I_DpA6^*dZ!*L@RVOA0Jk1Qq*A=IZLt zQTPE^l^m;1b^Y*4_G9nP5Ls_`6sPvp=RIPm7hiH2D~nCK0~Y# zORP9U>aO&^SNa8=ol(G!0zF59rQDz;7CR#*ORZ)JYdt_v#MqSJ1*tSEc0cCj7&5yP zt6Vm_fVEv10y6}!Zlz3uY$u8N{a)Om5S_*qKfw!KSq&42*lJz7<|)BrG-6BnP3d4r z0ryYP+j~7618YyEPzOYe_SoVi?g1uXi3()CYyg0PG#=TYOJ|3=8@u^8qlwBi>+o%_ zC|!krRatve!SRo6N;X2FS<34{nP@yqJKQ?|w)VC-jRj9-m~(e~%vgv8^8B1+V+MPbn>7p^PUAH<>ce| zEO*DkVJlD_v#ySjJ@K3PgsH1Bq;)Sze7O1nlsr~Isy&r~SW z60b6cMzqF+V?r$^X#a3gGJI)O*(;IPHO~1n5=A)WT6M_!B;jn3o^xa~*bV9A{rLQN@1i@loZH*N2kE*%|E&YJ60_;sOx1WdO3`E;u1EIK_7D6s7{p`efgMzdp1;quWo@<&tXx13S$|lFUeC36aEhT|3v^>(1i%W%T zZ#2PUD47`@CHHJ5W}Zyx`qpQc6%&pxri??oy?+2LWi%pzGmeIhoF{T8f~U+7x!!fC zHc`>?3wcLpr+Wp3q_aw8NO1}-SCyP@GwayoFab{0==sQ_YvM+8cx*6=qd8td%F>#K zh3AO2L1LMI*_@lV_19>k?KdkbzY1Dc?8t1GpGGgzWq;}MZ zzQt9DHEJ09DlR?jdaMdfd1I_s29IW0fI zcN%vejI;0EeCle7E#@^*>2I25vwGSmHEYM85rRXzQt?)7q`f@PgAgGpmt}@$Si_}+ zi3s?(R;z0eY9r!sqYo3_htzy@(zXH-GQv#un1J~E*o6Y}8mL7?@o&pDOj`%VOhJUr z$cwQUUzI2Hb9kad?=Fb=^#oft=)bcvP{@9HfqnaEkss10LZuo5Ev;J=beHC^b~fE8 z7c~qQby)Ti{&xPY!-?bUk6n6~NNY6q1o7EJEagmpqg}nJfh+70*#J*rZZOlg{w?#J zqTecBxCL_1YJ%Y`Hj{CWKg8TCw zNlR=sS?-y1O5NrdF`z95Y#mK?32NaquYy^)6 z)sgW|`RrxIMzx-)e7LNR%xux-vY}8MYI1Em4P?NOclP;hZEp-nHAKfEa6BjFN+!{2 z4z@U5)J|7GDjEu^oM*WiTIt2^2c#bAiD`R8%Co+xrk@;kJJw9IS0L38f%WN~S;72; zl>&Gy?UNei;OXdyJ9#xBk<;y`0W`M`E6(kTu?Vn0{dnihO;BRv62!a)tQL8951id^ ziGaXls!*MmvogvEb^{=lqqpPs!00>Sg%HZef)*v)Qyv>J+<<0*?#OkKY%L|$<4|;e zg@|tHTF|^gd$$N`#XOpNF?q$j3ylT|M>wldP(^ScfNNqBc;3lzt?4zVCt zSCHvPs805<&{!6vtieMFLyYq8kl+}I`9-?Ic9n%ns&8$brb250XP;lN9Y+}xJ~J%F z9b1aas$qNR3P8MXx9jA(!j>8?w);)H7UdARdIeur;1NCVTmAqkJ(b~z!K7fh!2)^6 zq}`(tjiDB5$e=6JW$qhUaua)j(=yHS;fo$wMG%(qyVF@k=La0p;EK8`C}H_p)nE!| zHfAIn7(K~!wMxAhto_dsaZdP;Wq8;u9xLadIIhxJU?8nKL z3r=|v(w02_+WF!sFI-{w6i@>ybjLSlhyuvXiIH z^OyKr!W|nfZ5kkdR9v}+*u%uP$^l3BJh*s%&JC`Bi$-BSA^2dSl3y8u)R3EoD5sTM&=ogChTfsGH zGA*=~Tbt!un8>*h8irmt3d*@iwcg+Rm^*d+1Lw|(!U!AABfL77{+w&)X0#SR%4`$p zA)w;5OCBGQ4wSQn^=`jG5yKs&;sx$KCH&fFsEzLyVZuNdfJFADaQaqsIgm9`Rx4;e ztME$Bqmm^2*p6GL8NcF5TVJO*RSrC>YCVUdHt#XV`=gj4HtaK)I=xWQp_;qqE^P`U zN6DBq{h%)OBOilq{I=4ZB{oxB^4`~N1Zsu;JQ#I@1@ftDCmq6cv&#zeYaVucr%u&R z*H?oSg}+UHN*c77xs7jHl1n0 z;=R}Nao+f?JEAYMexHJzGjc7{4f+6oSk>M?1*v|)rKa)jhcL;OSF{Ney&83Q65b5#!!hm&E1UccP0%%K5YsAQ*u77 zeJj!N_Db>@_Jo&n1-!)`h!IRDD@fR%ShFR`<7A)zc}oX614EfKnT+;3`~Yi4rELv(nE40lxfBGdE@rF#+a~ipr6VPuyj9)+us)CLq7mvOB@9Hxe4{-QOq;r6pH@W= zNz3tyB>kLGg6?fa356tkgb?rzcMd$Efro6OKuT?EX3ZuUXDNu z?7thERl$_6(u(014gtL8slJJ-gQdy9Q;OjinwkwXImHAJBLMkuyV4Jb)3$$8@M!*O zkqyQB0fv@QRIShbBqfiYJU>=1AODT|q*bSG;cdSV^o~&{i;^(AmLrmyQfv^y$J+HO z8-CM-9tn@#boV2l2G~5CLM-1X?LOWs9A6QE48=(!0U?$L(2vbG7-O(BFvKJoHKDRW zmGfg5Ws%0(c{r&cYb`pA26?OylDMHO6pl>EA6->Pg?AM<7NSCPyC~7_nC(;5!7yJT zquik}&JbvpF_jwW0J^|}TLg?MSmrRwJgY)-db>FZ24yT7DPGTyy!{nIQy-xV`72lu zB|^Aju$*w@x0#oV_QS~(v3SQDpl{<)X}Co4HsOMT$)OPbK|;}Ipe5n-KSJdl!i5$z zDz0SKXC#7<<51~&L~0M=dJ4#)qW?lzcnaFW592)I^LqFL3w%K0_n@eA2#mEiH0`iT zu8KiclX&N_2v2T7fm4=&1rq{m#J(DNn+=jXtQvX84K~~+q_v0@sbFoTe0oF~`Py=! zo)SptOau%&TBW}b1WH1b{des~U6PzDc=`8oBr6SgyCQsel|~^w%Q8Jt;>QXl$Y{Jc zc3Prvb4Ins$fRl^Jz?yhl#p%VAYen9*u{|5l}OhMs_vI*3&x#2TjU7rAb98 z+`UsmLK3RW4Ky*rpixeJvCD=eEOE^p%Xc8qMo`W%#)^JO5qSR+;r|KRUds;t!>7+C z%7nsxcj)_8Nw_*%k^D|UCV~RBoB|C9fd_HRusvIz$6gHXAspzb)j&@KCsCQ$|{23 zM*%++a^f4BvzHTD>| z_)1kTR4z3uHUcUzU;e^`>SG$ZP0uiLsddx;5#~dyV%?#DaL6-AoDxF(9wO@e4aOQQ zP5WCVSHqx!XOIMtw6&Uc?;H-=5O5XrH%>3u^ZiDa0i2Pc4e2Fo?`??4S=SbufMzJ5 z4t9nwZgl$=kwT5Gvm4m}(TMxTiVj98@xlW)?Y8{)59ggo$2GZ%5p(J;Z?`c>9O_#1rHJc}K3Rls0ZoGoN{B(>=9LJ70JCz(udIvaDdVBu`PKMSx zf$$otaIPn#l31Fc3S}D_oR*7{8tCXpr?kvDJ9(UnGw_;DDn#(2oJYBR_!gDv;SKu~ zF|$gdj9KWX78PxJbrv6k*^hTZw>DY4cJkk*j zBkf1*hS0l}7SWx0-$qA$;LKz0MbFAA!js51JOkfvY7zIIfmMe`IpE^~OLlZSAue~e zRL;iH414@ha?|)A&9RvCZgKnxL4Rp>b|TtbBy+7--MHx#S4_3Sr^Rhdfq3y9=4l=@ zbmk4vX`K~;gg$leHMD{9{TIAaG4V(5ln#f~Z_SMH(a3`otlfA-Zz?5ljAA1p=5yZG zRy(h!Kub;SZb6*)2($(~pG&$${xUF-G*7cpKPc8w_bb=%sZ|3LYFEttrk^ulESy@{ z9{zH20bBj8B$eNwdO?6`K{8x@NxZy8rvbCs1wml=*Jg5aI^BQ+az*^0Y>b;4tlrWX zs@Zb=D*v;XT1wODs8DL{L0&{f8a?lI0_ABsO~EnE$he&uypKRs84AzHcoq=VK%lu! zGPks-|HRKJ?)ri7I+^kmm$snr=u0uZ@q{Xx`b^3af}FRa zrz~$zIJ1quEZ-@IoZ4jMWgp?2-7*@rEvPQjj345>C$I2}DZ67WSe}Tmi4jvvHXM3W z5TeiW-uksFFGHX}qfP-Fm4eT7hV8>8u;a?P&GVFHw~HG)5^?NJRuBm#R>lt9^u|Vh zN|{|e{k&p)kYgV8?x zf0p~;Vgh!U{5G0(JF<`Hh=IupGPE*c_egs>7+gn1^ttFu&KokKbMR;FJhVHE47lOuI1#^Nv{a$V9l1$mpRjysnD0P(pwFv;jbXg zM5?fuXni!(zz?Gus^mZto7b{`uyq1prJ03)@it#y@LbrpLW|fY?RX_+={ z-Mec8P}4;nf25abpB7P2cLb=KIM+OOF3d2}JocUa&VK#eetj&yteZG&Cc;;ffmuxO z7$&~0W+jJaWpRy`eRZq*pD0JO$pVTWr8n_R06ZhTd=jvQ$Be7TgIJFK+UVo za_Cl{`LZM6Pg_xQ$i*G=BJY!o{chQ;3W|ykw^Y?WNmF*^a|Jr>8X4^>8SM%g?J`-R znOkhJGN+c<8PiEpK|DPa&Q~JU22VNm`!C1mEOYCo72gILVToo0Jmq}0>WYYCyd?)V z@3p4iqClsAn`Lw+a#M$YQ^pUtm*NgwJ^65w@DqO3Onj_3~?CXJDd! zHyD?9!)eNV_}HJ*y&h^XeWvRtPi> zHJju>=_=6-j+Lp-wn(O10^W-7a#`r8Qx1%_?q{BgI&nrx!j$%2VH*zE@;QPJHWNQ0 z3h|l_Ounl)NpI&Ryhk(YAe=0NLRdxwe*CAgVp5tk$TRW@3cd?$)vJ~HIJF62#ss{s z*0VX$@YJ@mIf#go>^2kP5{RO>JX!brSiL%jCMfh;gL}|3aXen5K}0jv-tR9N0}hus%X^#xnOqd{XR<*}M#INP!SD$B%)&ju14~Y+ z)+jg_`W+lr=^pUFpg)3LNUtVNOZNXbcXX8GuZQv?1i2Q6+h&BTf9RNx_<~7qu^Sxv z8;ky?#i+*-8u5ie>r%HzBmgn>Cd8{`sbZ4y#i+!|RgN7w`HbK4O*~MveRAU;iu`YX zQ5-t<1aBZd6L|%08iKLOHiOk=|4pbINl;r?-Q;F4UwRHxFeM;Cfy=wDhl~PLV(dYFob(OqVm07ZTh_LZ=W63GD;_!R8yU%|zN!XZ)CQyS1VHOJ6|i(n0^LkKJk$PV0vI&fz)tlKv-{YtvsKX%!nFyLgqn(jzNnj^o`)_ExZPYbM zROIO|(ylEdJnRLb)?2Y_(PY3WeL%~zA`=qs(Bh>bRboyQBAtQ5kU%-b;Ut3$#R7Ig zL1J){F`KNC{P{PDMoT2m2wp3}XAKKCu(j4%srHi+w5*ZMLFEb#Gy<>>%8p5?7OI51 zx;qot#gz|@u-4y!&RGfx4Tg-$R1Fd#PCWNi+4zh~qotlVDH+rle|4zIx_MwI5a1#& zVEb+PNp;Yd7=&fz=X|xlJe1~WQ2ov4Y5V4OD08M%*YQPwzvS1iU1{SLMtH@3STY}` z%bs#6KebAt`zLtETc00N*&Le7**E0Dv%kF7VidpTT$jUNwMS2yoOm0QQVpHVez3k* zOKFs0mjYSLFxt0J;IZd~$;iAql_4QwBC74g7wpzGm&8BvSTx7!*P)@Crb5Y^AxYyGU0OapL+KK+FV8uX zrD!%5<<_&mpy?oUbwa1v)G?(Dwq%=7e6^#zsP=Ta-UPM?wfMu&e3moNX%zHJG7KFm z--6Cjxv4Mtz`Zo-O_Yysl&55ii@=@)F)Ik8RD&brXAB}F27Zt?2I-Hvj}_wi!p(4d zMlOTiMBA*J_t(1@E!YZrYk!>@S&lZCSGcLa=u^1tN69Txi&dU~g9O|`AJ}^jA9xP~ zx)^(o2UGw_Zy9$E~d*JRL)z0-5?{Gy| zo0npv6WN}58Xw&^m(4Jnyzt#Cc!4eKAV*u!`aGzk3c~YGM%Q=KkaafVrnHCFnuX`G z&hM~(o$HcklmbL2w_Pt!Xg4|m+*;`7j?$p@Bv1z>gr_XzWh&Gr1AMnGdSD9$2*{|T zu8_EhY}ws28X6&`VuF=5Kwy&O5es}|<(oZM>kaBsJs?3F?4Wgc(67ric1Qf=ABe-sE{qV~8!w;@fB{B7UWzOz-qhL`idpM zPpp9krH{7TskwSxT4&fTB1aQZ{BmvCTKjlnolX2Y60_2SLhz6OJtz_Ukv34eH3h)I z>3OixNlLu!V(*Ig-VWaF`aBqQ!Fa2^*L!ja&zyJx1cR_4t@PJ8!fe_j|N8)Ir2+q1 zSMBs-`rSHpzOy65s?NJ_MnTk^_0bIvJvlZRB*hM?QoaLP3($E0L;2r=0c7~GEaL5z zdHq$C2}ait$q7h#GKn~e?wQ9H)eD#JMX+_mCZzF+g+RhspU?XvX8+j=K+I04@~L<~ z7w-4Wrv+E_aX>aJG1&SeufWZM<2u)Yt!qXnwXs^pZs!2g7I3E#uJg$` z!WO8d(d`z7rU1AOTJuC7WgSizO>4x5+)iBSq7$u|tnA*e6}=wG9c>(+=2-v&hsHNo zXsZ*V+vm-HDAD&EG4^22?K?|oBO~Q8FlRNCqmh$g<;+PZXZ0sOS4z(vnL$y_V9s7V zztG~EYvA%u{6CDQR{C4}Hvh9m=7hE&yrwRYhFN#AePmvzR=>O{e^HySrN zHDT3>N@uGh%ij#{3LEj-7M`Wbsm^Z&R4RgeI+t6@@iR)@@V(%6Gt|91D^|XT7Dz~e z)z@^D3kxyTuQg@|t;DghdABBs&9T3!xT7%w>=u!w(ffqBNu~$F-hym}!|oPu1u^zQ z|B=B5IM{GNSFp)xz!|Ox!;BJ2fIN3bqs@Y&I@fJ++<);dO0A4Cm;=N0CiH@W<{y*t ze}y1$F}X~l)@}7?q2v0z@j$${A;Am_wR?$*4;+?Ic#73(H=& zHDp*k>Aais2bf}5wJ?i3_Ut7<1eZ^6G`AG+ zNxH^Khk>GiPSv$H|Gkkt|DBcifqE7LS4|7xYIBVeWZeaNfE$w7DfF&{HLM4dEqd z>|qD`ywhMrOB8qdJe=8Ez*A$QK-qu~ERw<`?CnFyk^%ATj-qEKdkDMl=}sVpR`NG0 zhtu(s+m50+o|=W3q(AMPkm*8k$>s~VzBy`0I~kbB5%BTbT5iBL>{wcViheyD5PZ@! z*<+V%_rJQj)?_lw>hf&3HT)&3yAVJ$t3U32pqVqU0XIU2x~t=n-)lbf?y)~9@B-=* z{Ib$=u?qb~laP-_-TARLx)=W~!jpqoY;7ZBTEB-PEJ_Dv6*zT%Z~8&xxI4&jl}To% zT@PR9^Yu>Pn@lNhujjv4A=if;tP-* zJp4_vU<{B5|NfhVa0wtu`a?o9_LdH&hFF8qy`e&_PMxPRkdd~(T~CLnQbU2=5fW&{ zv~g1g65apbh;jz81`?;ByI!NYdbtVjQ7vRUSEW{(tZew)xS3WR;~CXJ&_y&pjJ7&$ zR7m&CSC$0z;sP#6zD|75pQNpeBmEmo^>Uj2u2PTuTp$nUA!q%EpGHcQ$*hkz_Kh~C zxF0fNnI)5f-=oFL?#<)%?fr2$^9Hfgb76doiJN|cUxL~wF76mPIpnhMq_bV(8&|XM zB-yO2yOI*0UOp#62(Xe3mc}3*B%+b>o10z6Wn0q3p`*pAMj~}2qV;f^n|(os5Pe04 za0z=pRxv%qn+HYYSDl1})pLEZjyUoU`WX}0J=)dnDIsKp&J<%xe0W(Gj6%p89`oUh zfKWh2&$(>$vudO)N--{Mc#iQ8o*`sBle?iYx|yV@j}i3k=1Sjv%#8|FVK@Y(U^&|D zjIKppjS59!IW8uGV$TT{e_awT9-an`J$oA!f?+vE(MM1`yO^=z9F~Ina$A_n!bzAg zUHbV{x(~_C?O2GPjIv-Dj<53#Y47*^vNcLri2F+nYE!XbKO!4zaUhnAn@>TWE%D=1UWN zODsgZc%}E7&o{`&XvF2w#W%;tW(df5ZJyZU@5;^X@Ve@BlilZke~+-TzVZd^CaQFD zGW{E0dknWy4hJ5rh${_7TKhBy>)1PNB&+4uN?ADy2@ihT_9;a;t@dd&rS|TlSDcJ;@k5G<=}RhZJ|s6XGXupi zc)!L2cuDhNry%R}qiM7N^w5%qpHgIL%#)Z)liR_?%Y)==eT~foo3KTW#c$34tCOdR zpn3s4z1$9gu^jW^XqTLv4sHk!za(qYeG)_#8HVplKVhBE3An)9+SxU|P|LYk=IZaU zVFuCDG>Y}$b}1RFSoQjG!B?J-)ALQQKB|_#-cI2%Y3AA=B6+Mip^eY1gX*-b9#P)a;b>`b+owcT$+8^uW>0!%@OyqhkF?(DxNqC$RS4i>PQL@n~$Gqt1o9%N~h_V z>W?2}T(2kppf%g~O{TeyZwncf{yfCm)N=6kJY%FnMYp}5Z=r|*dopL_M?;PCR+f4( zUc1qq9%HIs3gTWRt^Eje{eiR7DOeB3Qr%8APRy*r@Ahf;8gU^mZovmOm!QUx$k*BS z#IVoxIbS2-XCJnr5Q!}DZ)*(!!PjuWEv}Pfi~q~RF>R*fp21R0^$KRS&h9U@=q%aB zhgKrug#vQ_7;>7y)%M?{zhRL9KcnA#uU^iQ5e+-NAD_mCo_3FB7D^3$>-_zm))4Wh z?H#3BmJ=K-McbqCr;pYK-U{i2)zrfETuThq2 zN0g&a5MbWGJczXRfe-nAg<0!t2Rz7ZJ5lQy)Wd12xCx$R^yW z?$zI`q!F$!Z#+$fp**_?BBRJQtUmq@2ysChbFo};OgdEH(2dfrADSLYl;0PVY$@*; z(mU9d-{+C!Og|x5GplxSO>P^XlDD9i<<$ODP-QepKGh`Et{$VoEZJ)@$$oJLxzD8@ zgLld9y~U7)EQ=&3@`M2RlEEG^WNK2rZ{|Nk_WV(a)56fd2aeO;59jTTLr)jGqqiH8 z`me=3TO13?Sx1Ld!a(4jnUW8l{*O>DInliFz1The3uE31`s8Uw%cY^fTV3l0we3Fw zHKy<{!BVZkZU1M)SW&9XCigjXf1C+MUAdnQ6R# zXZ(Lj*G_e^{J#bJ#Zc>2H|yl|^W6O8IKikQ14W+Znzb&c+WXBeFZbUzeVx}E#P{P9 zg3k;-?*1wPOv<^H*T2;nuFlo{>c?}_7EFHUboV{R#s5T%+|$1B)y%1Z$!d^u;kx^ z!ig&&gJ$?LnPEa{9NHXNjtS2x94-0T-@^+tfuI^+k{nl<**be}`M21k$Jwzy5w4Y7 zQ57x^WyaV@a^lX#0V>k)Gy9L0_vhPt{85Yl(33yh5942B=A%v?e}wTOg}?C~^Ki(K z=XBFa<3tWpXwGl6hI6$}mOjYM@3is!)zPrT=1++)DU#ss#AYqyUeYN0mmXyN0x@l* zoDhBztlet<^>ZPN?(AUY>Qv>$tlDj5c1Z8!kjka1FmtpCV9^3k`=5jlFGbQ5Q}S2w zYvS@6QmJ+}<_+jyDig9=<@W%KwES0_|4o2~ij2=#wMhZdM;J=_i=bYl-YofO>L1Y; zsej(FUc4Q;^VMB%ahmt_)%E(KIY4I#Fwr6>Oo$p_BXwqF!g$NxTCRf+pR{3|LsA!@ zTGLLh@6wj_XU(ST%#x*h6Xhko6#`}kNWTL33JfdHA11P;%K?p{+L>(TO?RbV`n&Kz zk~|gR-(uXCx*#Hk;88f@kXzyV(WZ=C!e zRW#T7DmO0)*bo7Lk++GInU(QC&zu|oWi>0~Pph5r-2E!DtKutLy*%-}W-dRt{&!F< zb!!Jiq#n5#F!-`S72}+H2both7vmC5Yi(l^O@;p>imVlcYi4S^?L%emuE|bTNB?21 z{}M~wfj^@O816r&w-r-b6R>bZIs6l2|82ki!T&cWhXY_8hBpT8iXDbE7aUIcXHQPT zInV81%8@;G1NN)7SRTO}B`YV?o?rc!5{^P|-gU5VU~u|I>UEBGO|9L@oG$z6t;oCN zt;8x|AMSU$9ejQK<>#N=XwGQ}M1OOLH9Y5x>dkvM=oF6AqYn@$z0)?6Mm4MtC@BPvDCthtWZZCj|e*$3E z4}D+#x?Tk~0#?#4m+f~?E24`t<=z2yL>|!G4}cw+`2@^xK*B$E6G-HoPqyw&8Y_X9 z7l0=<+=V!C{Z|h3^;C7;7F$$_Za>5#$$9VY<+L+yn-$rxxrP| z*&NVj4w>ivZHM2}KdQd{^5F34{hgb2aX|d+^6C1eBYSx5@drgI56@V+Wp21!QpK8o zamc~1qhDrJjq|)46KrF5g$YAhjtnh;700r17v<3|)2?3<8Jm*FvWau3R{|!m&TC_iU^fwS-Gh<-=Ge5A($Jjo*o|z3< z{CAiBr;qh_uC4$FrscDnr#?7!opUABaL{^-B1H+@7`a{c1_{Oi#5$bR|~0EblY11~hb zNgoN;D7FB_>~(VGK@uEAF9noA^s8|O!Lv?%d5SzwR*WV!;A}#*Cf&UhSb_cfM47|~ zOqBl&_P>w*zh;q)TKqBV#q`Fu_W(a*JFGqNfNA7EL-`EP8nB?Tb3XO?iz(0LC%GR5 zU!O_OmZF)~?F<)}fECO0fZ(w?p=?0yoZ)X7$yZ{M`gXj)Y(%JCnD)WdsSlG;JTkPe zd$K{l>gP4D=y;H9epUb{u*?lRFXy~pM>HpL`MJGZ+ULWrc*a<~viDOu&dGF^+t)J| zsD3Ni`#*yx6clrFy6(hiYtYV$#4>#GrYL1^PSc9q_giJ1p{q-UP{OY9zIhE(ck1G*>|Uz z0*dzsXFHvZPgdZH-s&qlyS=I?-S;{swjW<1&vmxCHRiX!wy9$`uihQ^(&80fv{lyt z9`#xueomjy58yZ77%r!7O0ti_8l3lpJQHK~tgL9Z2rMgI1t1T-Lhd%gwQ2GEWYVz0 zulmWHXF9Ek9M#_*I~a*7BFV79jmGQCCO<&o{lT}rab(V&upN@s%6xWhy=rQ?e6pxw zYPY5c_BcYK8F0jv?FvUY`PeFY7`UH@lK+P17Z22n8-^R4j@1M{MKj#7=q&9aWeJ>j z5BiEQQ=Ql(V(KPQbCV}#!trgmF}w8JTt9c=9aBqN;w|OAgNBJ=t6!&V$y~o_dqq@U zXC?%mAtMXFf1)^6k&xS*s5&9sq~_wOjl%dCFV=E=udyKZT#sJL$f+POH0(U-3MC^~ z?Koog$DSa!uES4=D3#Yz)OsI{vJH8*g5R8U%)nz4XdM(Pv~CJz)B*KGxjorjfr?Nn zXLP7oaXTE46Mxv)MH1VixQpW*jX zCloP-rcd_1xuui-&hs%>D;Xj+b}y2aMU$_We4)Q#RIMh;55V#iv7v6$k2VeTPUEV@ zqx9e2X=HxYrM4^@{+3!aoP)GoH}B4u(AQHhn7%8()2nF2MeTA>z@Ak4SyvAX9 z%b_gpccRf0S*AOU@||c-c;mfE{BdfXYON%pk;a+OY=^@UAOW%MlD1^W29-{~+zD9> z)}Ah7NS>EG22}Is&XgCLUYYRjfzG zCus7y&3+{}@}>@NMnk@Jtrl^m?7C2FDTa~2Y_{;b#lbasA5+&$G9Rm*%b{RXY!wlt zO;VrB-s{g8iu(t?A>cN$o;zcLg^6hJSgK$^R7*~$?zf{kyUbE-jzzb`mC>KPPr~0F zS-~Hg9}A(|k}MjA$L9k+N~k>E`=d)2iw|wj*K%X~i2Lj=bML@_9dLOMdd0kdiwSAq z9wV^T^+brNaGupI#g8tLridhm03n=+3B8&CDN{!wvRjmbsLT zcKr{sE(9V#k6~Imis8&%Uju7*}MffP#!x_QlJ42JBqLX-e%*2 z@{UhXBA;OsNa~Qd;j(^75scKKQ74)V)KgH`(_5>|sn6-p>93Vu@JXFJ!y#RGR8)Y$ z;0kcX^9{FTs($%ii`->IL#GQi^SFPeGCatTrlwkh%jgMOGYcng}w(NuPY)T9=7cId`?sja7bV#J<$J{(T9wTpG8 zUvyu@rdo{~>)3@TPO^{^b5e+Fv

^a-EN+ps1zA$r)!hw}2Xu-Y^Ezi2M|u=y~; zjKG3yDST5;f9sYv+A!>2GM|jnfqu)iG!*bkq;;HW9(LGjxfB(^|*Uk;| zhJ9I!sbX@FrEiS+$CWi??={``DpQhi@qW6b5;gbNt&T*g8hzV_8FiDyJ|_8Z`$gWZ zk*({j=G0B*LLiDeZri+IxJ16xmolN8!qG2w z{%&t_=C8E4%h9gK zUTjxyOVN

EPWNnO%r)L;|+m3xEg1sM+eUGzu84^?&H zMID6RJ8uLm-CtUjRg4(#vF8wak5y1PN`q@1)L`9(OoU`ESW=C86KzDYYvdp0YhUrY8bKU*u3S@UubL4kqpS(Dty=0=K0UCr10Nj?j+5boVqXGowB ziRR*GIwVkaZwXM-CA`Z-rt=TEwgdS#NUgH6z$iJe9>o8A=+5aXtWw@$fX;<9+blud z)T5ZS!~AbR{v&!U^tx(t;*Itia<2TKRzkZ2gq3m3=4?7UUd=@gL`?S9Y@crT>cBHS z2+-x;NXSF8{I1jRuKxKh9w>07PoX*}Tkj2T8;rX%^64(#;`{GI?6t|ZAW)YtkVcEQ zNmO8~cD3suVCn7xeOeD$a1H9lwCB_ub*TQbrpNO2F$*Ga0(g@{H8bde;hMV-xzL36 z?9TbeX`M*{5oq(SH4W&a04W{4Q>EBlr(U8@<=|{R>-D|!#L5U}+rU%Aj2qKEGsx=a z4uNTVnUrjpku{T?((fjrv~ad+!dmLe1NDru6eyow z+T1&SaO-p&C z`r&P+#xT6YoG0UAbMl`GUs{jW{&4VqJamS$9=3T4anU z$(F$ST<%5PYgfCfs}Mbpz$4`nr{ao2U0|B;z5njW>EWBo^3r05F0Y-twwlmq%9Wk% zY{QakV~?6O&;#O)WGCv)fIx#*fMBE9_bNxE5$wAQ!j1I~uaBM|p)T~gh~m)rU@0!O zlXwTsT%HL@3N|1fvjbPlJQmJ3c)Fg~x7dH-%w-C;ef8ZcPBUzW!xj?1(Dt`iDtv<~gvkx1M2Q5Uwoe&I+Xa_bzyhIWMiQ7I1f}FJ0osdz%6pFkodU@R z;XHKP?`cHZ;-Z?Y=d916@)txGXKZ7{k0eXhON$K>N{fXWbYrCS_^dbF55%fRgiMBc zBw?w95Nx(G&hUO#W_gbBf49|;?-+k%# zmfgT|dl+c6IKuu#aQn`_tiLy?VyY)M`H9)iKqkuk?=aLD$^WeM?oH=)( zatKRBkX{@SFaw&fHd2ydM$vKX#)xU{|8VveP;op>-)L~x;7)+x0fM^)_h7-@ZG*eJO9<}4-EDDq z2myk-yF0l<{?Gfo_I>x9d(WBLuI{d`?y6sP@9xa>Oico5+qPG`o;&q3AF-FGL1wh> zk$^&y0JedO`d*MOwcz6z&*xPJ4P}o5dU-i3nigGe;PaJQ3fQr9rU}9;EKtNGW{bY4 zPffW%?CkF)K-QWbs*w8B={IP-taS0|*mY!>67r03IHua{u`NzoG~`TMix$rF%zShn z=XjBxD4Xw>uZ?QEa7wkItQ~V_txlsl+!7aH9w}#yj)xnyx8f0c5WvH~dBoB1{z3NV zq-$qyO|Db5z1&K`{x=9ibPj$nxMKa?e-cYAijEP`<;T)egG-nO(mD>`WyC`1drzrP z1;dP*AgvpaRxnd;BB>W+6AJ%Qu&%8UT4Qz6;;$Z?gYAZc^#Z9#gE;rLe zHg{zzzk_Zjw}URb)ee}?Xa{WBFzV)3FzPnLkaBr}oN{?kpNC80pj*F}JhBZlkgm?i zVd@d6`!u9cU0A|2+ZsU@_Bni92b$aQ10+xG+lOpv9THz| zWR6UY5?dv{*i(=uZ_naOEc18QOz(ilT)x#1GpwtvQcxn+;?7FO{1XKjO2|4rV*d~Y z8DUHRD2L+-NzUFW&2hKsb#&|2@P@imU*hEfjcdtadAhoUjjoQ(Hkilq@<5Y*cSb2q zU0svAGI{~rGCu6)^lN8ERc*X9kKAdH5v`y6h z=~OcDD#X;zJ=Gh^eR-xw8jLm$x4`hGNp(E}e=*XT* zhlYEgE7Izb@RIn*bp7w6I?Laecs7e#TNso;|~hg z^CccLrH|40bqDFfrGI^Gbd)SyIt~;h3kywCs}CS+I*n(O%+#t_&KwljRmbN3H)p4{ z6Z3F-@&1EGiR|9bmJz^yW4U80+n0k`gSnAP3zQkV{~7%wloCuQ2eUa2rCae8%3gmZ zEjWCf4gnvhb+kCWdK^IG)&KvXai|i}(Zbkzt=@>LQ`mY}suiNQYkjHSNF`{Pgsn=2 z&)vn4^6GG>ekB(tt=Cnty=BZQ`5jf`u8rZYU=r0&+Li)fPh~*>-QRQvtm-%hD&0%H zRGVV&DbJ;-9b3rbCx6><6R6^tabvC^*;hGD!be_P-*G47o7 zkX3UmooEx3#?aErbud~Cm zxMsd-`W3Yp0Fs6Mbm70n4_g3Cya1qu0M0-ZWXc%hyBE$;^O#P`?*d}47;^Rl@J@3F zfXPi+iyQ)5U)8mUH!c2K*>Sq?-@?DjS^;H^|0n|{XQKn`vHMBln0WSnLa7n#vGaH~ zuz>=atzBCK^`dv!RIyOS<6pxgs+;?_#=~^szr}wwdH@qST5+1Ro1L-ksC-Us0(#U zlV_E)&^hGLxtCjCepjULsbE$iEPQVDq23;*&kpBO@hP4Kt*=r7U=FGk{200fPkepA z9)T~_cW*nCucH#E+rNVU?0Hd)3oO8XUABDG8Y<_D*>pM28CY(4J_$Z$IoS-n!|mEc z|qdp=?T}v6+vHHvu zgy`@AM;A_Dmb>RMm-b7u&HD8=R*W_SnAnpS^kRD_Sm>)23%S;DeacQovN-()c@?Qk z{jFX{1NMq1_-^D6Zrkl0Pup$sOVKUKAGEBzTM|~o+kUy*wt)$#%jdB)iN{kEbvqK< z=+$1}Nela9@W_=yFVK_ESI2pbUc$pB$ouh3l1`q&sT)Y2k@aFp?))1t?+tNV@@@sT zyO)=>eJ=OpF;4`H9 zkD9XkjQ9NB3rKLE-`fDm?5#ii(!D)0D{lRF;Tf=M9W$ro0DgVySUAB>_+nn_CXk{I zrJk#?>M8YT=PH^0q9dWPOxF656{#u4Du&_^#g?XY8NtT_OKW+Djx|r2w=)-Q`s>Vz zvc^<=%4ZLvVk}kw8JIl>IZ`ocdc! ziD{U7WOY|Go>qqmg%@M`2!~jQN|_s~P1X6xlA#eDYus*krn>3_v>M-lzYw|;(Dru^ z8V)V6IN=PJhPTF`lvehFmM@vYQusgPr5HIhr zI(o>4RF+UlP^?eNBwQZ%;(hK^#bUW4ViI8nJAu3AHahB?9WKYac23F_f`yn{#t4r3)kPKTbOVH~l9l%9k zfgVD%T>Xp{_I@WcFYGu(kc|b72xX%vSD1*0P3CdGN)jCTJ-ioU%MyXPj7rX0@F|CT z_aWe>OmKO{n^~-Jf*tADVGLGL?#pbM>CnUU^Wwyfh2d=3`-ZHV>E7mX;hOOAkk7ji zTc}XX&1R6H?1WTE*_w~qyF%Ji-1=X3Q){1#q=;D2YuVXoZcVdGTv_$)t)LZc@S53u zn+#Dpw`SqV#_k=MuV;2SqwS(baJxBq&mIYVNV+4zyCmOPeBk{hpR9WlPVIbm;(0PX zeFEBx@Y-X#5+qhOKeU9+@o{gkKl*@8abxC=`ZmIe;Gv(l9tqdNq#hO8J96sJflNO) z&`gv!#1r)8-4LJ%&n)irQhI5d+4_|2!);sZ_nYlZNl}-gUkSK%45ws2wyogS(SHC8 zj5Qp2xjrwv1;V1R;Hl}XHxv#TnI{YSS+rL>CjlinE8gCeOS_*U)) zlp-#G;1^+40&Sq^x*H&{$?-wDt89C2JOr0~#3*i=(c*jx5>T0ihs1W39qu8e33`Ro zBU^JfisHG-h4Eer>;raMEJNrG+6(_@GK?puBz)vx*-iE_H|UA`lM_hlT=eu7jY{y8 zNOq{w8M9z(HzSDlen!6M+Y|VbnW|$UEIB^Q<$b}HIxn{J#pQV4w%%369&hh*TXX^RTNDdvTQ>4b53fG~0)nHfK?RB=;?5X^*r)pW9!nrT$f| z{7-fHKh?YAZum;iB$6z=OProKdFAb!wOhMk>KCsXa3)ZXRadVyhUeH9OHLmd?wx?Y z8N7lr-a57A4=WS#dg`{N?T@uvf2;p6*oT;{bf;NW*RAc~H?FBg{D5ivFfC2Q=!}6_ z=t5I$e46tkwJjt*{DwrjWWj@`*cvEk0SXXrfr2F@-f)5Ghgm(kJ_T5+Zu~ZS5krl{ z&q_C!>DBog+(t5D|CRQcx{3N8WfVdt_1t*^Uw%%LUnOOt=5$;+!naB+A9vPuC|+NA z29U2_M**-r3WfiU4Y?a zy2f3ybaL(*)B1(8WT^@;^fgGf^#rX|-;^D2M%_lo&Sb!|q}EiZui8dP>^DdDJ8MEk zjQ@yU<4!lP>FnKo^U+I3wk;rf&w=Q5&8%<%x4j&!@}u7lCwR0gGdj{WKBAg`R?4SD zO&CXScppY?-CXy-sgF`rlHF8=^HQa^SpM2 zdX!|IieIXz1Hc@8C4)uZ@Tz|~;_5Kc{+G9o>d$*8RjJ)MRjLd<^+d4!08(afHp3MF-nuwppP4>s^x3BCW<343)&r_|)`;*-g~jApf+Qv6_2?w{teShDt> z%Jt+kOk?IJ&hX7K`@`bWlGQmniL%8|86pA50Qvq@V|V*M-@mr_4sO0A#%vLf(WVsCt&!r z;`e{8RR7_Dy*d1R_otSUAD4$E@#B@H(ma2C1{C~VvmTrhuhI(3!4;S-;yPlK1tjMG zC&d4w3_yNwPBr&TTxZ)Gi?%YbL{Dt^GW}8GhrgDc4h$(j9U2s1Ab{nxBn;=*&86jt zxEsLiN{WBXzK#3GY$Peb?3R*;D4?B!j_R}Y=f5%GO-)-_+9JCESg*Eit+V~VLI1Z0 zGBLZq?LEI*r5r4}OHCe9m1eZ)YeAFPGQ8hn^PiId!2YxNe;EAVJm5aCcv$JJL-o89 z_P(+-@V{dJivKJ9&xIRUtY5Kr&8x5%OiWTIoUz;9b{l{GqT5y8SmCd*J~pR1bGnUP zb8Ri5(vhqVI+W_3vD^6<;+OxJ-s<*`>D%CcOm_wv1Jl8qp9wHMauP7zpy~e~@N`az z(@sFx1Ah1$`mex8{=bKPM(O`|!&wv6MP^QAUk#sB`D^%ujJ=F z+O~(j;(rX?0fb)-bt+k#RaRH+;8g|vof(G`&krgB^0$}D zz-r(ILzV+x9olDz0w87B|bs~`t4iNnFLMQo^6;#M%CCYy(I20t8g{kY%rQLt}JeqSE z!Taxkx(@#zUOml^d~whJaXCj%mGQU1wY1c3rMh&>%K6PhX@_o{_vN)TMj`haWy|oT z3{}rCw^m5iab?M&bEi_EjgRVo(j!%OL&y7;|4A$74bSZ76h3385}|W!vtyqOXFbX% zE#b9tW`H&6e^dPa6RjQmvr{b%xZ2iPFe=66%QJ_mu3a9FsoPaXc$`ZYCKnZ|XBP-Hh zysm*hU-1&G1@N+4CtqG!1f*6cM|Tqk7_!vs&ET>$ekcqb>8u9C*dFV(I@R6L-aQ3) zP8&88x6ht$pGvOAk;lFyf1;EpZ8w;O8+pUi?0iT#7ag-lD5juX>EH4d1bSYB*T1@# zyRRFwxvN9*yxBRJ%IKSTX^1!D9K6JirM^MTJ|ZNSd1IodC#-mLO#p4O`UPNA(V$KA zJ_8ID0rdGUQk|L!)+z9pL6$qb(kE2HkLgdlmstR5^1->PIGm#bGm7xUItYIKw8JUXeDN7ppH_#om7-DsBo*G;QB z6QlhSJmQQv!ME?TMEcMqsA3;FzrC3m2*jkxQukLnVIaFUNP{k^SC9VCdtfAjpkh@i zU`^4x9byBWCt#f*#6Et|!y%&W{ac(FU=V(AZ>n#3TmG3HJ4|zliAG&9sNYmyyQ9zq zE`D+LeaiaKnX0-HdYs5vL+U$BSiO89enusPeRm;lJx?^sG3qvthP55_dzd@5+-lSgZMwM&#$xA~WpM*6t4`8k9!e3ZJwgClmaETJ8=b(&F5}k_=SW=+LSp`Yt z2-A&+owy>WhKFPe^Fg9)K$xSC{Gnw-aXntV^-lG2Zob>}*?i&bVCo7OfYiM|B!%*M zMph)d8smjyI$GszZ*#j`J6i+Z^t0xEwmbpxuvWM}y&dw{2$Clv()F-&*z8|cyv}ym zoQ+j@bE-&9-8DBgBjvbc!D8gpm^?o?XV}kS%TkL`-4|KDVrVLOHfz}b^3%|C(<%br zLo*`f8Qm}f|Is`mWvr9Y^k|vUl%u~f`5bJ{Qi~7ni!@UKD)6`lEKlU#W=~~o1&F%{ z{RHj_xO9M)bWa(Zh%>n*(ioq>Alpy0_Ks#~-3|4`sxa|A;jY=@{`v6^yvx+e@56n1 zFZ8o?)@?%1*+am?(8#vRgPrEL83EQ2JPKm8FA5@uMu0!#Y_>it8_k!-Ye$|^X4=Yw z49V)5>}1szEJG(@GmS`DKf=%6+R%u{2~KVj&VI1;gzN-mztsuKtVhkO3=1u*YB2J; z!rLmlhIf9!(mPKB0zl>OEW$Et6^kmv0lTUimi!af+I9U6_u3U)#VhWW-s$SD;rBmV zU<>B=-(Y2Y9xK(K9Vygh$}(*uqT$)jyuK)&8!6Oaf(w@~Hf{4fxW2HM9q|*9QN6vG z|JIOtZJ#~qHKU^}Agy_8pS@?yez;w#%cM63>y^Ft%~Ch5R=2%ISGRG=y11I3m)kGb zPJgl15K4@?bbhFLnU{OJw8AN7F*CzKXo~jsD1GrH!=aXHZTu)5DqNu2#gr9E(Xl2q z!-2QW!Pd-q973#61yDGBxXoLui~2fP_j~!uq|?y?ve(|6d5*5+Lo#0N&@6E$OVc?$ z8kdKA9UoNp$&urmaCx=bX^8gPr6EAHlRA}GV@y6|d1b$fmzUT#SGi<i!E4#Lq$UZz!j-o!x`!u@drt(tPcGp*9ghPrWD>sW@vubD zQGyb_5yHvfx>P=Mi0Cizk}90blGY|OkCB8c8Adf;fha0$1P$;wwmVkWq=_ORjT#tjHz;2gc% ziavYmWBf8tC2xP3(zZBAC*{kh(&==k>h0*S0jj4b5$Ok3RsI)E3MKQ)xMf|BU&c<_ zJ864>8Pv)I;;K%VIpTm#w>UCp=OtdFF$SjdF)labd=<;L^h&af!S+6 z(EUKoPFUvN_B1pfTp81*D=_ZPt>~x;njIO?Wg;~T5KwfKW+%KFSlMSz3ljWjMtG3m zc!2T%>LpiUKv8QG{1BDmSs6v;$ad*IRyO8gf{lyPQ&~VZ`6(zZe}x&%DsATXAfXtPOE<* zxVmXlufeNQyZ%8eEhM`(HHpi*&7sT1i)-|?@2%v~bV5v&=BB67A3U^&#$tZakrBG9 zhf(41W`_)IQ|$O9LxLu1G{K^Xta_qH5nNISM)@U`$chyzwYlqWjtnzpZ}sJA`;Se< zy9bAocMFToq(h_ZNT&IO@g=ZnB1x?yeT23AFN-AugoQ^exG<$wjWyOY_1;v-;y3)r z2MfU7kX!xATpS%GMjnO_69?;Ni6m;R6*~@sZ^rD<)^$Njk5DDfkWk-LcugTJOVT4c z3peRPNY6AHhY{dho64OdAvl-rZB@wmTv=AR=oPCli!z|QdCwBB@%F+*K98fhl+YJ? zoykgUOQMl16{RnBWvmac6D{qRGn|2T8*0LPGJY@QL^tUU6GM@(o9QtyXH)4(;c?Th zY}TKC^48S%ef4Gm^3Q!Wy+M5b7ZL?=3|NZwhBQio)u?IV{35#yP^k ze)}X27)Nn&4GA?$!?A;hcd!KqjYmsLHM+RgOJ2J9&MQ8~)qUopGIm9jUd6=lvkdtjC`hC!{bWROfq_9s zq8;vP1;_RM(=-J~>?KXLU%e<_A=ddUDq6b}CcY*w-yQ9b!O4YU?>$M5UP-Z^VCN#5 zjbjx*3Q@JZWwX$CqE@*NaXG&`Q}w?UlSTXc?uAyzsb12YkPt#-TYth(PB-~>JT&;L z#C^078uFbo_ZY>8P&kNdaXbepCgPsCc&Q-_yQnv$QVrs7e4}8&o}tK>u6?R9 zy%Dj9u`G3$(CsqmQsz<6dIaN?qnp^f*}n})Dw_x*Tv@UqjWIPhyKsG35z5ck(%Mr3 z?YR_o5TYbUX`nD!EejKHu>A9bA|!U}bFYfmEkrzU>cYpE$jX);}1EEr>SKtQxT=!p{3D#Tu1_?>~V~y zH)sNx6rlU#cS6O+?O>P>w97czN~?}d>6F#>(|$Z|qzE4CVza=_S*kckaNhRLDc6OW z3XN@*dadV8E3I>`NHaKa)i?+tF#u)bAgsb!#GPRz;2@BGw1@*8*~Niqfb^;o&XoK6 zvi?uekCi^$t;+}Ix_|85Tl-9O|HQj%Y42P!+0k2lO_}=x-r4eX%p;ZRWQ=$FlZ3Uj z@$vM}h5R&55|HD}_59HrCIjbB`2 zDRp%7vke%qKIc0Ous>;C2_xFIRUEzTj;rl5nw?%Jb1b4E;4|eXj%J)VPu8jKB;V}J z(-oOORg=e^3wg)%$qLX!Y+E#ntR{cL;hv((vt*KTXri_cnlOnTDEn#lETOxlN?Hca zDiwb1D@`q60Q{p?Iz)?u6;W#pXu39fo~-&%mJQM}D|p+~#wx*5dUdR!kmTYwGxo0X z&Jxhy_9sX?O4l?|fIb*3P`VNZ#{NfHh-$zXs_Apzfx1n=Sg+2=xh+=NE%8KVbl z>Wlb-2gR*r8I*91{2q^3(_qL-&eXi*jQX>Wx!fd|4?w3UWrY(pztd2dJZjfX?9_k< zHcPLjsXnZf{oFQ@ak};8q#R3z(e-2lhUEBu(8WMMARJAZ4@u`Yia_V_)XJCx45~|I zgLzEJr(n5u0?fwyJJ(P1RMt}GN|Bgwt)HI?GBM!@l|Atad%ISCp&}@6=zCbk+;mD4 z*(%<*f|_od`C$^ac)ewMr*uuiMDl~w#LVtcT?H7_Hb77@?(|=?nFX-aHiQg#9jOa? z{km_=V=9?RZDT$(78!)~qVNk4sJ&A%iAqvE{z+m$j$)f|aXg0!C%vguhe-)VuC|p<)52SxV%kwL#l3Y|AP@Dw{_?iYjuVI_m3SP}+@QTy~Vc;no{& zxz}xf%v5Iu`jthRth&Mi+~RJknn95j;?Lg319bsPm-q(4d;7- ziPo)FhGuoYyVhP7Txf;&YVtK3L%qY*x_l{vX48nllXDG%_h;8Dt=_(!31Me)BrXkW zQ@z6mE_|tb3M_mnUz)cAD_eJzW1BODI{5|1)_}$aN}g!f&iUAT7D>>fV?oq!leD}y z5GCH;%YK{ z={AaL$6w(Tak%BD;APdgS;Fm7Du}ZB8pYMeF?(vRj0bLMJ)bW#?N~fBF6~QyBC~J9 znR&8a#$PJgntRS%)L_P(Ee|F3RNZ~p8XnU3Z2Y>N%+_A&YUViRe@e1)y-c`DrQM7X zaSB_J?%L<_tk%+v@rXgJx1d$*cSZ$H48b|eZ%L$>zl&cYUd1@iZ*2AE=}!9np>Yt~ zAz)q0A}QSok;t;-BfATW$~`TDn%6~h2; z2$jxp0Z-Ys5NVg4J%ju|&>i@Nkkt>fy9t6~Few!d*9dm7-7;~Kyt%%eo3V=3)-n`CSvqlp)(td}OKb1_r zbrFH!#!U`%KEC?eT8x5=0?%&qbsTwgR-@Uji+*Y6_G&>fT`(hLv_Rk>f=$U1J3f+9f z@e8&BHVyqXGxhw8sbmY&noj+i&Q7h|zk_TnhXMR~%-n^qoXWs__8!t|6dhoIF`Ur_ z^D+a?4E0_O=)*}ro=E;_453W?>WNopEDjLAiV4K70giPc1AJaN0&ONMg&X-1XlBy7 zCab@$h3(I(9D4c-ew+)*t{?F=GU8~E6zj-pQ}tPZe*QTwg2|jX0QRCiV685eVpR?k z@a-0{5svKc(3G*?e?8*nAea2)gNYFEMd@~t>|xrotIuG#A@wFD@BA4Q7G_7eAThDw zgxV*6g6@nW4YKpse-9XI5>)u$=jBfwb01+~OYpx|jv7UN4?fiGH(v&UjUs1J=DgAQ z@bjE{zD7CbVGzv}A;7V}>Xv-fJ)+rfZqZa^61lH(80`HPJLF?~w%ahEI@;(}HP)+) z5uQ;UTcQ_escI|v0{O^nPiqlEj6oXB*sV}=p75S4ftJEa@YCqHe^i!?S3HA5CTB)K4c z-FolMo7$Yu*2Fu!h$#>cWe+2j`(1MBi^*vPnN#-^CC5v5tZ*Dk3P>zc_He4s{~jbp@Zh6-SjVDUGZ87Soh2Y~g=_?9ik9SmB@Tf*k=@1%(WwX>jjuZ(`EdG;pR?%cTpagJ(jR-@ zs(}lx7H6JN^Kha%tV5cH6c${eE1lih*38eu2y8MY0$jy79JS(LbX4TLnMv(FeKQi( zreX?!8+jkJT9Nw}R9CGAf+32kSi=WlYd}W#t0NPqm))p|e`431dZQh@H3fsXRBCTa z@k2RWTeoyLu4J<0qbZ27c~@tTZjH_zxhXvDP4rwLjEp1iitzc@AB?0D2Nz%2U=WG6 zCUQ8Qp(^6z0S`oB3`Df#3QES*upDpFnZh3rhCMka=zR*{adRj-gZre497uC8Y9r>g zZLe?ojbD^>chPs@KIa>#9fg@O+EXECk7>=*C)*iYL!>pF0WX}+%2qbX$Ye~e31?#X zj%-Obu`0CKexq&C@Cbslx!8X}^$PN9iL*UBc&*MJ6b@p{#MUvwEBzL*US6DN9}9X} zLTZxc#`|bM1%ol3$fOR`Sa68weZ?1Pm-o^ROtkU~7-T-2BDuy|Y zjxFS|H-W*LFBkILRjokqb`HO1N!7(KEupA( zz3!*o<6nh-LRlK!W*E;zP$II4oH)?m^gwVbeG_pxtGEJ7U*?TbXzaJOgF+1>nrT+` z@9Knr4M+e2|f8c)H9e)c-^aZ@@fERd4%_T6$t#aarQIU<uDov zLrglv)c+>IrwHrK9ofDj?HkAn`#)T3T-R97!uojh5Xf2b#Pkr6An$up5cpK(Dg>b% zbLlK>uDWIql}o_;~%1J5N_DK46|(=Ch~3670x-tH47xv&H`3Rrnk{o@vZ0rps`zK z9pEa+r?g>d9MWmiKSSl=F&2+E;>i2e=#V>JRFypu&0EU~w)B{7iUP7LCfnK20+{Vv z(=Fbu;niJ_+bpfX{8U9I0AUAofBIG!iyddTpr!ECR3O37w<(KKBV* z(p>B!ulhXYw$*MK{MFO(Y-bk9C8hyK?=k;z^=S(E(*OOUcI)#^#$pIu$Uub8wgj#f z52@g#BQG)eZmW@}u*g{-UIDzG?7BbRTi{09cMs(jlI75a$wD1N4*Q(V5YGjC1EloL zk51l~#NIB*?QsEf4+%<7V@a)gA*@Bh70_$A8&q#P{(OMAb8lKJlAoX!_3?P@ zuX26HYCp%#y6cx13Q z!QE)64^KJDTzy&4g`r3W$qJ+azMAvcp~hg{7~`ri*Uh!Hhc2bx^r6OO`;xF8!6X_c zPNZpF@)?%j(NYDHP(AGIG7KmG^oN*CevPf_D2ByX9pojx!`N;-eZHzg#tG)1&+_fs zXh-$FxLFPAGKL=MGZ8yurRu7>3x9Wq=Ih%u^`g;lqphvd`{!$#tERSM?;oi&*LqhC zj6d4qPr#F*IdvD)y(}DVM)MsaCZ3+2?F3AOs5#M2mv~_(4WlX@?$6aZ^tj(vfZnVh zY~8eNrf-RfUgS#H&&HzDiw$s1CC12qs+tpZ#lACS9&S3rXYJ0%)rlKG(zdGD#D9Ts}95va>=@qSzai z?an6~gq4UhX3`}iW)q*-H0j{u+?T-KHyh%VB5iPJw1<)zLj@;BjqkimO%n zD+ux}1thF5dY;cu`7&m@&+k~e6|wH1c1kNVr)iE-(~YxT5YZy^($347zO1&m-4+U@ zw^OYk&o5jGIdkXucZ(^DEen30>zSB`6V0a15``_mMRH z<1A0dcADb&%Tn!!uq&xM|B^1#X*lT^ysA^(MZv8F0ch)`DMV&2L-aSv&&`wmLq3mZ z{bQWPvWpr|79c$2OKx{4jkUdnC{E6SY2MFmeGLS~mMs*Z52H_JjT|)NJ16Ha=fYns zJ?TO&)C;TLK^_E%k_R7F>1F%L5^^!In^B^sv#U7hx~F3+I*@3O6O?eHk(j~!N|#8g z4YnN58_ z*0ULqH@2+Rcw1RZC%`y($Q-2~f;e}i7t$TsQeseiN$?$3yC)vj^2_J2h@c*mx`QHv zA!~BBHPCfvHe*^-c)=|Dig6~vcVxAmc!cHX^&`R#Tk>o>;#IHHvxTXbMZD}g>iT{$ zC4ZZO<2=u=%~0c!_y-v%wqAi`*L>QLwPUKW#;pCP}3 z#BfR>1^d`^T=&kt`Prr8Rt4}yjdWLO1kN7)z+=C&3fCK*$zrm^Cu^BWWo60z)kwkH zyFy(+lT%@?F7=?%f*siKmkMn7lLPjh73>XK)>;;_m2rLHN!rLQqPQgUp2O4Tj9V{iL1_20-QZ7)?feei!0kHo^& zMsE}tujBNncOwt#O23nF7CYSKZC|ZW0~+ncnybU**$zwMbK3SsN2|}DG=qr7-u=(4 z*2HfS81bs+s>X7CwMX=+T(4J_Z`aV;)KYL*Z%>52@Z!04`Eec1b?tjAS<8Ja*_klr z3KH?!GY$M1S!_o~a(a~K{P$)cB=+!p*r&#RUaHS}-znQhU0YlGMptBPr20#5a9BMC z60wAP_`FZYg}H|(N|kW1++$JH`1)b#d3#~$Nelw~8|gAdn@@FC2l9_qi_Us7QhR8nY;Y_gm$UDBFNW-n6P!yrX{sW3bj<2QyyScZT01|Xgm$q0n!|5%sTpuPN=N# zyQYOmtw#H>7p^Pm!~TIYMc7JHb>@<$%mU<2yq|b_ifp?`;q#RE8sE^L%0B8%4&DPN zcAbrox0!*H3TLf4uO}T`cA3Rx^0+TqKU2Q{*A$^BSp5a_TyXx=?!ecOr4Qe6d~7Cd z;E~P2AH^*tQ*nrNx!?!M-%U=m(>6S#Y*aAKuX~(+h&1lAO@CuM;m{dlqk?LdYcxxZ z=g;b)%_1}lF|&c0uNsS9rKMDLgby2E*zn)@eU!uX(Sv3jh9ul>)Q!g5c~JD+=o3kJ z7R^s-jP><(z6&R7iE34`8iTJ~Z->1x{3B03$|Y3ot}m#I`7~PeNGq5sN@kOb^QQ=t z_gUa#R=%8#W`AYb!@n9I%NmXF(;Eth;3r{EV@?xHk@Jp?w&d{=z>HZBN>FRh7RbKS zh2FF{Pj}Ae&8J`X!HkT#RnQv`%@HIcr9no~EkikGAQQN*et`71)S{!>zs1|2d_Jj6 zx>gB&dnBbp^!YTQUQFc&?}g%skiOM>o%-(8RyE3NRSw}S*#h){CCHr~ zz7%agK}Z>~iNk?DCi6;{gP6I_L;B2ULYs<@Sq!jWH(vr4j5^!adlv0h`Ib7c#~;=N z1}1zHr(W>WSE;rP%qfnG!BOC7m}A@I^+w2kte-aVd{rZNoekWB+ZnufWp^Su8y5l+uOKsw(2^ovpg#T@!c6iO6 zt6&Y5)Ao*WJILBHZ3Glh+x}F(?@yR(POc78K6LLvvCdz){*rCpQ?*tQ4m%AULwyXp zja5S)4sKg3xLHN!tfD*3!d*gFt%h7|F^7C~>RB5JE}Ckj?GP!7P0^zY97ow@F|b02 zvHiI`-U)v?PX?*r(G6kOl%?!@-U(+%zR^6%+qfEJWOaK2-Eww>0F~VDYkma#$%vJV zAOT{EuHSdi=nQphs_W$%RD#$qy7;go@GGW?avf`Br|`yZnb#L@u-iHACs~W61<19s z`kN9`=Uey8*xds@a)ll@kxYZjKt8t}1UKDLdU#W)6!%Ol?F{YC1+6R=Xo~ojG|FEF z3B3*s%NRd?l&>A%B^%dRiFX(F9`HjDE==0QD^gm;D{fiFD?*o!M4YF8n=2qcuD2MJ zw@Ky3HWE)(Vu`<+jEz3rAS3;3pB7xVRFI+!JZWwm*~toGEFG4d`YTRxL;#xuPMM^`0$(z%Mq0o&K@B)&cp#2~PNn1v*E$ z$j_@^Rn~tf8L3cZnnZ3o(+mo0VHxKYr8ur2z&3o57^CF6CD?ASKc#zrqp{&&1s(n) z?zfpgpbFYVc?@0I#!|BXVsfcnSSZ{QJvK9Q29q)aTE}Z);OlC^cE)0MEoGBM3TP>w zZLFuo<4pb~6xw2;&%<35_2wLFxF}rsQ`Ya0!!z_2zK^vmo^_>ZaqX>4ySviFR74|E zQ-LtR9<}Su#@xipkpw~U;P_zfbnlUw2Y}s!$U5X{08*+a6L9Z$Kc_~fU+126+PF`q=QO@)-ahb!`n1D6(o<`=lRXJ$>C5O zTi$+cy;JfJ$J4>7Y9 zkDhri=L#pxuG1f~3lfjc-%?Wy2>9auus)w2*Tb+Qy(k>}!s_xaMZY_mJiG-`J$$#GlmQjiO5ZD-4U!BymrzgGb7950%l&Z z1?Bf-6w9#bpPiVsGYl*QQ9Hg=&T;{%1wuAqGqx%<6yW-dTXaSiJ0%U4GpC~!EHSPy zT#<@oONZmxuJ*vCSe$pTr0sRWf86-BI3bu0-y{(2><>Oy$wv1C@*MBIKdSF3w!2B7 zOVzFje~(*{JM^T=mI9+ZcfRPdAwtKneJ12i7t8`PE9JVAQxi9cmGdUgj0O?8(H$0^ zE`QbGL--=qj}@c!9zucmO>oRsb69b5FGfRbIcf#*CX%PQv^uRJt!lonR0GV@{#V>a z+-%A9aLYLTXyfqgO2r?P&<=fxnDw;k899r)gwXEwzT`?Q(ixj&Ll`aOA6Vg;5~%9? zK8|%&A2nHdUY?ztS3!1?`pv?R zTN?`1;YcTu-h6r+5o{heWaL1+DDBafqWuk#bo+}==W{+TCsRSIB8ESG_#~%@uJ`rP zPGXXtsvjzOQe`?4mic^=URw>f$NE!>%*Sn|KLmp|jO8_|xl#1*WJXBz?^8=Ssuib& zq1>Fz?rXXj^=K?<;k7ie6*2YTX^ahIMon!DVoFhu{{1OVHr% zZVB!ZJOl`VZ}LCiIrqK$-n(nw2;Rn}o}ZS0pCwINQquyx<|`S7~+l$tt-}YZDx^+5Bwrwd*ozU{LvY?bt3`9OJc(Bd32d=g{c^aMb3opDBJo0`g5K-t;k;U zon&awp2M^F;paQ^zQ()Z#i2V0w@fvitQ28(0lOgEXF$hfbkO)DmJ;q1T)(#HrEiuR zvn?|jK=-+^-9WTyxhW7}bTm}&_&m%xe%B=G{A1R{`FR*~;;!k+<>?SL1Y#+ipU#Ci z1rHPW_z4Rxq6N;t!i}e`AvdQnU*Dp3$o|)Y2WucgH&j)LR$kPsnGl6JwUR3}gfFKG zJ8zfy;2=Z~u>zn_`59Vv_DCM`#;Tbjba*$l+8m0b5;+f-CXf!#^=1?^^ajT{x`P-A zJzV=KzFu(wz%~Z1+cJ;#6u>1PZAwvG(ZhGqB`8i=AW{MpCPac?4n_<%Zfv(!^Z+JF zG=RPC>F0l0N3B_eNJB_!IXz9#y9gn|hOuxr9?aka!bL^+YryZc&W=I;wdmUgmi6#e zUD73CdhjuRoJO(A@3K!xHpHm|CgDz3_#sS^xBy3=yR$lo>CmOLcKI~*EJ&;J-o%kT z(oe8=2P50Rra~8gzX1OEr<0Q?SV~4o&@txJftCxH*;Eh~_y~SAga{x8TKWKt_4c)T zzDYnvcab7)Xm%O0c+gHf6ixq>I&3kqbxXmNIwVIz8nH=YTE9%|`n@b>sK>kZPwpW%vNYBfGV2pHgSYG2PN(e zhoiwYOM!5TleX+R7hrOB$m>c=sbUXF_JH>jV_wsTc$+Wmta(j??l9*5P+wgkoSI~L zOuIZjcpe*l4_qX-)+*89#ZKYO4PBR9cZWQ~I5%0>I^B^(9#w=i>3y06Pq;xpUZ-?J z!xW34Ed-rvL%9)dL>Iu*P-YqDZCayUUqkTO;&Fo01|=!P3F{Erix-tKqpfY|k=s@C zCX(;LD|pTxn6+^DKB&%qoGG z;TPFCI$1TtvJGZBGY&dQ|LV%ezRC*OC_BWS5wAsh_s*ka4mYo?$zo>hvI%9ck zJNs#!XDZXHRwkAhkrJ&{(jX+^N6Zf*8l5FTl+hZTb0u1^hx1z7qgOhG7`ofTCVo){ zeo0Mt2~BrK-bW09N1f-Bnqa9}oBP5y>Fk>EZJWN`FM~F;@pR7aU}J_@YBrpcoirVU zBNa9xrd0Gw-LLv(;*mia&@pWW&kP&cKj;O|tQ_4hS@F*YxO8Y z&fJ0tX{@LQWvw%KTnIZ^8D?`eT3FxRTF zlkbUhf*kzA_8)C+;tQx%=7fKc)u+WQ_woZL+sfQ#=`c|PGpqt!2^)kRD{HTuu<$X= z6Lq`92pD?5kAt6GLJTUbnFJ;IAIYE1z%~?dW=LIdW>C$0{swEB zT-|e=d+FkOqaM&*8HFDv^^#^pP%@f`8UCf?W0S;PGnj4i zy5!-z*|4;bTg#IS()3)G5&LVLX=cB{ws8^(vU&m_;~A30)$G%toI=_(2s?cdS?-}U z{QuF%&k$zT!Q#ayykM=ET~!6*6f^U5&G=h#-3K%}>~Z>#XAAp4uTP-NZ{LQTY_2heHLq@_F@By2PyAMO@{ zS`TfrBwGH$(+H~S-Di{s$r{*zi`Lw4LH~}gfrSSdMF5<;i+aB)W8HJ7+oe&Hn zYxH>R@)Px`X|xcZKQQ0J^4@$OP5&}YG~YE%1pi=EHccddmfQE=bq?9xs7Y@qLOET) zGi21jGbC)k^&)t9F@v?D+MmCAPJgl-lwm^5kPfTik2>(DJQ4;|$3aOv^BEdc2ss%T zmQfp;frXxPf)#pOoS^r`ftz`q3%S$yC*hqWhMUpnaY={|&Djn903#a;$d`L8_sB4G zJ!M*GT+*<93r>p08+2&gbOcajG&nEH@DJDr6DBrbLkn-WUS`owD2%v!-aJmmY?O?F`H~1<@a7n8l}N58r{M!HcrM?ZjC&JQ{#9cfGlK} zR%G!%Kx1r4&Tbl5%gqcM z5R(XhzFSj1f(_(9dUk&eMdUyI_Wu}Yf9M_mF);lWSNS0wSCsvMCMFZ0?Q$KCN|@r{ zO}MsN|_tDdv!}|EI`We6x!Qgc}VieT&AQhgQ6w zJ~DHx`+HQTENf-qJAK`pT-BmQwvq^`H{0Mv9ct`h3vH<1a%{b?vPFh+L+ zg+d2ZNi#R66VO8GnCLu}W^7^ycyu&BA%8kz=I9umbVvDg%go{5azLo@Ti*gW_O}9o z<^SJ;^KXOVukn~whBC)fyequ%!AQzMb&9~q@|!yfs^=)2neVF%5?58ZG*2LeZ}Sg) zLq%OB@AVTL!gPps3D0h&w<^Yqm-#&%C+{E*pKzuHf=u${sc zwv|`GtdxOVsf(L|kTsndp^AwJ)ytWoiYy4#fg%u@YIMbSThP>G6|QYAFnHxV)bDhF z=G16U(Fr_hT3u;+U2e(F(vk_BM1^`gb`P1d6edj5dU=;lN{~MLl7N`haKz=5hc)zp zOgI>Pd}RQmlLNjV|Kg9jFU&b-Nf-VuqmkYJaI$ZAu|UE^_nE)sX0Ub>7=~4bGm7Bc zvuhO~9C%7Z{7cbZyQ72Y&b}~7FzNaFi2N6ob=}*wd4)vltK#7}e|AkUDs zEVzTQ<+jOjgSC}ZUHE$hM)csl+HwsLB)W@Yf}_}Cujbf~K8NSKhy5jO$DIGdyLX7Q zk7nGX$tUptu(DMGIc{T5_-uj7{*Y+a4dzZM zD8M`IL15%BYci%h~&ifI`CqQPs+Eet=EiNGA}f5bO& zZYviIrGAU}%O78}gR_!D@cCavY@cjg?q6WFRMTxV<1fI<`j;xMi_cCa@VZY@VM3E$s_M0a6a14H1z z$*71Gw^X9ywER>#u@6vWs#Wr87@!Dl2y^b#;Qz??MNhx~6#g-`hbtGPU;Z~){#_RP zQ11K%TtVe~Ev{-*!LW>?r@(^#pOJZcAS-5Ux5bp;9>7D%*oA!E*lR zZ@}f>w0;S+i^>11^n}RQ|2x>U7Gvt{+oc0zzURlE!CVui=_99OWzDkGyiu1_u+3Vz#Mee#=nSR zaL@l0AKdwL7+KBhWLl&ITBLd5DrU3eL#yWg|F?u9prubh{trT{p+bwK{Qs7mVgc|d z{4Yrn$>kTw-Q~`WVb8Va&t*2-|79gIo40Ykib{V_I#n`Z1^Tx@q$|>8p&J z^M93T12azj{+iYQ3ih9<|1lsOt^dd9>wEP7Q^&x4o`)`FHZuybZtkD70%cA>GNr@l z&?40;OmHA?f}fmH(SJJB0cFJ;Xk9|MB7lKdM*)hfakxkELDWIG)zY zEliz`ePngM+jj~^RH49P3kVlsO*0?-wc8`!{Pni+{!-cRpTwy7aKQ(Xgbf!VhXOS z1m9&H!iWR|-br+SX>IOj?(g6=_)dPztOWQZC%d?qyxuagy`JK};azcwx;C=W4?4E* z^g@xniVB;&HWcaA-X3VK?NOz=0ZB}L{^syaPKcVf-KxT_+}k$<<^~>FO9yfQsqvFPCy<9Sp^*%Hh&ZPcK#76oAy4BD>!=5YIi>!$6&H_fQSBN`gZt z^q6s3+Rs((4th<0(6P?NPxzQ2Uo0r7Hn zgX;?d`4vy=p4la4MD8fZ1`WJsqLk+)P9Re|S{Uc=P^Q$%GB`-9xlOo0rhBVUt3qU# zj2SgA<|(*9iWXsU#VK1Z$Uu;d^bFn?yuSNizmIQhxlBXTpn@oBkoRfVNMJKm&{~ao zW5L%$)uB^Kso1na{werCr{-Bm6s(B3;;j$Xaohc++gvv#gm6L*z|r(pNP zxl>>J4wP_b6459ml(p|dMusoON@9osmC=q;VyXmxRNb9V>HGo&@AI1%26z_k-8dgV zJMlBUerX^?HOjxz*>L;Pvgc$w8tS+dEObFukC5yd0C#l2gHQ~BfqBj>C2zOD0iaRJ zgO`FSVBMSey2K;k(?z?cy2fq2$fJVaIqTKIB8Uyz+f2d$d`JK^T0)1C3^5WN#8v5} z4J5gbX!7smGm*0Nf^K%q5tJ~ULcq{n2m`e^Q-$orq*ocz2!e;(h8S~t$O zihnGKoO6{b1FyH5XT{dh%pi916Mm2XZUmH_7~8btE3lShH0&xo%|q*RN0jWDIPvp! zbjirlgRAe>p`PQpe8)GSo+Fa6?^e~}vMZ)J>Vnb=x&2dfh`=i=7Fyz zLew_+nwmoTat{>NLK~s_2^0pRjT}4xg_Y4p${v7$)H_nQ6M=#C2%4*jLS5qlg(WCdyI*AWK0=RNaRU$GIHnNGV~esmIyJo-M2`vRH>45>|8a&85)qh>H}oluN)Necx6 zo{wg7TTD$}C2o4ExDTOuIsP(;=$-hfgRUlS-;Fl+ zF+4fi^vQ!95!PIsVX@-gwB(9?pSW;HNd?>Kb}>F5uh0Lixj9l?t53odAQqs1TjrP@ z=a4<`SWIYC!+}hpo*2h?inM7WOcoQ?J6Iv*d6Z!8b(BC_&hCGZX8tfrGeTee^T_k0 zOboh>Q=CgPq8whvPKyXT3Yj&P33jf;afU6e$tx9kSo5AeVed$H?&G`dAbw%kJ6Y6J z`b;-pGWdSx_pVG>xft$)>SQI;1vYtsKmnr*QOevnRS^#;q4=Zm_X( ztD6W5qmVZK-sACDQO*mZKZ825o^TfLLiLm(htZTYqL2fY>zb^TQ?x-Zf)oEd77mET zl~4>z@uaLfPO}o~R;NX21*i*SR!mfa7AGnp-tLYq78Asc3LA_nUonXpfsn%$-1-zi z@Zh1PAvaPP<_?`YVY9M;7`6tvjZjAPOr4Ym@$VH9`vnlP=7fDBL{#Pw46=rqPmDixfOB z3DF8D>IhvFzNF%~7bl9o4iS!u_797ZT-klC0>S~LZ^pgyi6MIWZ%MmgNBln)~aHEX5L z`1XbhBgH=}^#?Cx?vE4{!i*u0z`mkHH}8TXw`4^6Nd%WTT@FXH!vN5jNV4%uaJ zumeXIngxQ2lHM9g-$CP5k#QXuVt)*e9c*1G1bsqPiQ<2bUXx5eh=6^M)7`%|b$T9i zeelIc7okKOBA^KmF$%%UL3Mw$ld-d&xPE`Yv(qaIA&WRCxP%mec$Y$oPuZ-wGjy}F z#y=%|i{RJ3ptggIO&REW52%K4fG2|1{)77Zw8@q(2#g~HKXV=vk5e7&yFJN~D%eg9POdMxEEV;Q_1jGD7uE^Vn0jDa1 z&qPyr4_FyQ0V5&T!b%#ud3Pm308)?uqnsc*jCr1eH+n`C%KP_*G`IuTEpqf%-s!Rs zM+M4m=y|)_i`qvav&%T$Q5TsNnAs?is<;%(!bShGMb#mYKIOp!9zdz=3L0-`_YH^GWiUa z;PvggA~mp2Du*vHW6fMWaj^`&)ZjT@gNpc_1&`Xyo0=X6^R2Cu0!n3<-miO79sYgC zBx!ff(TRIXy-RduU&|2+F7Ey9s$l`yueup?B^g3(nRQxb63(E5O0zKrI-8t@6SuO8 zRIoKsnVTxZAixSA@i8!SZL^-ot>+1iziuztm6N*vy*QrdZG_{j{?KPPVpwCZgVWrZ zy1;Er*We^%h~6DQ&tEWRG*pBR@{sIAMKL4aV{_8@$s_LG2#102OC-YbhwG&RUqM}f zIyXV`1Mg=5uPV0d7YHxR;dIiPQB3!n2J~*xeGJ}C(UfWO!F|_h8GNmxEFT>rdPI*m zn&X7Tks9}?SI|zyDJUXrxNo7TWQEX8qCpbfP&ajbpRaR=H7F>`)?uyMje1KpsniUr z>D~#AYy$Sw_!O$N;%Wm(gUvH5_yt{Ytp!%nabIkG+Q{-?16Do)W!N^4bb>?Bp;RHE zpl#De24kZeE?&f}>{o+?Xa6bq7rcI)E%kKSGUq1=cNXqRP=hgt^?rz*uk|=Sz)~=M|Q)a4$NSzFU%uWNF3NXCCg2k{vG>+yEJbEHu#9C3Twux4j_~1vHJ* z98ML+9PJlkf1nPg{x(W4GRw|gUk$(VAYZOqF;S+8q)4~;HdRFB>UZj_v&>c_L5stT zy$Uc8=C;hx3d2yGeP6xtydD2gqVBIiiBDRb&hzT$dzQ+f$mW1CipKLZlA#86g+fl0 zG*>W%qXw#CbhZ&I^)(eAn}BgNRiN-HE$*lJJ1iMouwTCc()0y6KKOO$Y+`Nj5y{F` zf~v*A)=$^3!rJ#_r_Lr1e%$<7u=MnZ(eHjla0B|N>XeaH91mOk)4pDzCNOrmt%r}{I^6XSS?>00#@uq z6Z$r-4CtMEL$FUhqF)=0*c!VAJ0b?B%z#t;fM+_Wp*~2gx_A11QRZ+Afk6a1ebn7z z_MKf*Y?HU+K5Ow9JlQ+G973X3%RVWr5=Ch4TUovuCH~!=eweDw=C*|};^NOdZ{7mr z`+Eq7ItN2OAWaFhrQamnY*+VJ*A)wU5Q544(UGJ44p!vt>|FseV&a|>)~!)u19*3& zhk}pLFEWmiuvMFR$59kOi8%^~5AksjFa-UtNFqKg)e9w!sZLFMdjSM$b35}?j|nX% zkRqx%1_$#1SL_lU>jdLc$e>dh?tmIuPBArSRBWtwg@zW(^l=Kyi)ONyO77up)F)H} zA4@wd?)XIO+O5O|h{Gao(Kf1abReV`EWePS;JXY$SvK< z_s2X0#Zcs%Ybier2SM8h@pcq;;fn}g+`9IXcX@Q%?p^^!y&)ojmU)c+|n>L z78HMK#qjrG#jO`~W4oZ@wn499vi{q*lio(Xp}CuNamP1NL?d|2b&hiw7TOS*y`7(? zn%Mr#(QfLl)re=xpXGu>?t~PG=yUk?fvbD)y}tqk;X$a;J)?apN%DX%@EG_bQ{71` zhs^4DbSldkNOFwEya+sUfx~QM{RbVWD~uQX*B*Pow&$^uqq!E#XweDp{*}n5TEoVVvc_-GPK$C=Bu8T*#?586XP^(-s?#Em z>_TP}QIw1AkyHcKYsJT7>`bc0&c&i5mz1lu>Q>&q=XcVui6V-wTWyIh%vU$SMBAXV zzEhL}%2}wLso~g&_q{>{MmW+9l*|Dr-4#2jrqA-aBn`qczve`E`)WU+SilN^%o6)- z5p3bYjoc0;*O628e%S3h{6fDxl)We1d|4MKWA>eB$bJ8;x3|;?3CVaq-C> zI+_%PG;)7Veq67yxrA%|md)KApqVFWslAz($zR6XeRDcncI#w)Ws_2m`_pRfr zyr(DiK3WI}El^j$!jIbapaz86xz}fUoI3L%ad^uH^NKTCO*_oYGKt)Laz+q_SA0xt zg%}5;#Q1%9RQ72{il>GURf&G@JCEIR8gf@a+CKigc14x`RGC9$hZ6Ip1fiETT~lO2 zMK^{Qc7Q`y7pau?JO89+eCT(pM(x?nW)*?9^DeI-Mx}kgUf=Guw!Q?^pFOGN6=JRS zOzyo}!$Je?E(!04Q~DdWYC9chtzO~vjb(ttAHKaI1^#~hdU`r^n0@{Fe*W=I>R}f$ zGV`_2t}eLJ-yU<1-)zKYUNdkXB#=b53u&v(M2D3yD zuj9NL4i$CnR=NIs}}rlnz=9ot6R zMQHa-780(hf(-A7CRX-6C#K*w(eUZl#? zPx&N~+_a-&gRWSDKMP?WDZRfk2??^kuC+gkqe>cSXQPg~WS2-?HJ@|rvn+0XIu@Ly z?Vj0!U9k9A!-uUs99X>FMI<2yesS2F`__B3{?{tP=*P@Td-6MDVIZ9w>r>hA!gOn{Fbm% zZG8Mm^=a(W54YcXNGXmO?l;trgm28-?e|Xj+8mq3vFhX;Jc!}%+k8KY$=6Gsbn8j{ z_`d(Xqb5TPZzD$p^{H1+N3R0>LsXYap)9>*mty>Y?AY*wQ-p83NTFm6_oe8?DW`Pn zo$yqA4(gh91lX5MNk2a@)l*?yqp=qLiMEg7KP(8?g}=GcHNqL0M7R}1FQH5oGFsE6 zR7TghVWwceIG~TX$+;m6DN_^?2(P85OM2oGlONvV!JR}cSi7lm9YcqWd53Y<(vIFg z9T}~?To><{eSyKefNl96KFsXN=krNeO?$gU(3*IQcYYuI)zw94@<20`gnZm5> zyElZGUs*wXK!Y+FD%uUqQ+iO8E{ucMrY{I%HrlFBU8?=$jw$b>@=LnH2g9OWlK-1X z&7sJ)pdID`z4k_L)YRi{Bg9*Dh)jV?z9m&=%Bq{dPQJ930J(R~HV|VIw`FOTh-@%{ zsaXDwm4!LG)he}ceHV%MuZiN91^yv?7oEo^lQ()`^Xq+B-hUGl zp4FT|z-Z~lU_4YptHFQJ2Ddnn8W9FcVe9rbyVa03?LqybPj6>JFZDEi{mlJQm4?y* z>#a_GS(9fN7Hz9Bz{!L2L5uRdX(mb>=u>NG6Z>=5b}ZDQ_}bn*j|SW0eQ@aeTWD;D zEN#odJc3UazQ7>6{ zzg>c^1-v;wb8=?UQBt+63RR1ZZn_q*d)BI2G1)M=XqQggFQ>T0T=1QXG>d(!?HnSE(9}^yG#FvMf`4)Vwb1>m|aW6sd z5rP~^+D~Gd*)G*2aoDK+K#!_KYUeF`jh+TdGaShD9~10qR~bJ*5CbRn;rTOtzZWtQ z;RsJl7=r60F526o9Fmt7-B#LOdpYcj(2Fj3CV0GeNCnzA+3io$c6;wWes-5Kun_kS zkDJ7joHn3>nnL}ePI{S3#20LdooWS3E67#ZHpn)pG-gz)_^W!EZI~u&BHdWIA{Z*- zCGu8`rDc}(Y&?oq-L+0Is8fwj>N{RzE=UE3q-*1t!MiUe5?8r=QJI71o3Mon?fJ^Y z26;Rvv+g!O8jS?k7QhPG(rxv-JX!w}Uk9`}POzJqroqQZ=K4K4T1K8Vr-vwRhkL9R zqd0eOcNh+_>7{h5mRDxH0lT!;x3)v|m0c%GYu^n9A$pedR-KH72RJ@5e@bF4P^x%U zexO~&pjn1^HR?-#qr}xDv8}~_BT)}--sO#c+d{Xs@UuZeXW~iK$hGS3^ zSNlB1$%I?YP%&fJ(z3g@jVIZUP*9~}wDPSJLYTgLF9##1S2JPDz76Ja3-XU4KBgc{ zD{`FF4Plzz4{aFfF?yr&@j5NJo-DA;>8D}nm{U)>XoN;iMqCp4;8W>%XNV| zYx7#AfxJC-=Yz`j;58xJbP~jyRrzZ{we~qT>XF4}Np74N3RUpB4-_j4S3>qYx9`Gm6pBpJ$Vap;0yR z#v^XI(_YB6OEFw^PnoCo!OcJV$Wh;e0+FTUj85W|5N^mjni!#b|{rgy6e-8wF@Wd7Fd8*BTB94pfNqghN}VdF^yF5!vc z$W$mauL6e_$Bmci zO$_i-H8r;#pw59t`A-wIvj;SY%t_>&hJa`cF3=8(<( z-XI90u2BmM?lxV5b#qGd} zDk92r!X{(yC%Pug6OhNxM*B+Wj0~)(h{)$eu1IDkltqx;fxw1i62dUX)CSh`*ldI+ z4uk(YEftz*)GKC;?BT$5($PvcfNIUZ&5gk!ne&x?=Z%1AaG*mx zdM+u%oRB)=GYgX8q`Kr8zhX63pR;zj z>Syo}=0}*F8QSUS^Uz+L2CM05fv$-zM#-i4uQWSnD0_?)7N=%it;=!JMHVjV{ZIBhT@ zY@S14c(8~;_Z#(M+$ZW5vagcUb8K%e1kKP$=UFa*zPtXOxu=?rOZ?Cn36H#-zUV1C z`&|aoAJrpNJl9qwSbRmYbrm1(YZE=uQL8dDX8(ZE8S(16TGrQ9tS?>sh8aRgJVF8j zp#hHryxwBhh$>xxIVyziLVc;|pTnkTkuzrfpPJ&5;8z<*m{w#%cY4&-LO~MXE3zLl z1WuIlSL5y?pz~gXd4S#H=RvAt-aBmgduY?T_$hV*A}9Pr8%GyAO?m0GrryAWErC@5 z?Lg2dyNk*=d+!v+*;b(iIi@3~HnsS|5j-oe%NUQ~=);|@BsN6`Y`h%m?5cZ~*0L%3 z2?bx{3;scwi_eh!2YhNvdIChFx3s1Vf7V^$&tz@;LC>PSM-T}E00y?9bzMl2FS2eh zSTYLY8Gb|b3F#Po&HiMu2R+vmGTRhj6q`4)a8LzyY8;CzDF*>a8qN;%R`kOPw_cCb z5nJ7swC|BwZz>TUwNg8B6UHbUq|X>dC&>E6ktR*a_R;p|!7&XQ-O`ju>HHu$Z^A&# zC4n&S3jB4g00ga5$o)1*>FaPzP+JX8*K>QII!`ij`B#dp?VR+L50d2{y<1qyDJWdu zA5NIQ@zdI~PDt)11Xb0x9lSbgt*nJ%eLHY`}GH~IReI@fm zj=neQuQo_bN1@V{OvuzG`!hS8_M%~ci{Mx9Rrf$p%4e;V*>ny%D)@T|g!Eh7J*ysf zp?ohg@2?A_F`1tuw##Jq70gBDzb9udq&7TNV@^^K#;2E}W!rwF>o#`R(3Ycm%d~tp z^fw&8I(7e2lhlp%XT7g>x;N%^nxS3jHqNC}iz=3W-*%XV=4zRHRpoI-*1y{Q(Ew51 zZ%I3MW6pAyBr$5Zv2CcA61*IjwYzr}(=w6ilUz%A>S|H_#wZgVCs%Kzd&X=dVL73^ zZt^?a2K=rQtcKXl_2;MWh(tZBL*pvBBudN*TvUE8mYOhbIbU;iY_=eN5pmgaGc+-l ziV5^Y$qIyt9J>FY+x8m4(U#dw#Gq&Os9T8XE-|!940OENUYVDKu62E@!qU9X9%f>a z2_hv9S<%O)6Rxeg(9#loa1Z0b;6BgIX_MtDDwx0cq;?_tV%@x4 z9VS;O@2QEe>$}4UD5fp4b2KK<%M&ek@Jwa9B3IPH+&#S>;@xesiIC8p@KyFpgWJ}j zQGa(826%p+!}w5OPXaG#1gIW1D-8=0hkyrBlJjRJ-Y2LU{Q1DB+QOzHiS3LXJD34R+VC7~r zGJ(0k2H?h|j}=a+T8`fzz(0%8~V+ki8Qj2WYFSRVdBq^*? zWk}YXJjHrf&T8hDb#$_ovaeEsUCJ8zwnn__dkkaRIO*?&F40cD5EPck27wv)1bg*I zB_zEE$Mc|j6kkFR)ab>gUB-#X-hT9c^$bBvA{wLhc0+ZMdew@ZyL6b{VPa)+K$ zvpvqPq%F7R^sol{(_$>`H}ghAJuWr_thfpBS*)9?oLG3z1H?u~2MQf(C7&wV9B0ZF zIP7L030uy`DKtO-hK8xlffsjrCwvc9F(wf?cIxvRpyOeo;mRk}7R2~!LK?!NLlYLh zy;NAsR6ua$)+SKZX7RGcCwO1hlIE!`@|{l+nh#^9>m#)g{*FaIF(bZXg%I3IGs+4z z2s=i~z_DADD!W6-7M>O(e^#}c{Uh|jD14C0_m7f1XIJJa>EFo_7uWb(M~A(|`Wejb zMr%06$=dKA*WwYP+oFdbl=uKiACkYcm0l5K$cY{Bs>0J9oJW-HLuI+w$E@ix)`$-! z?#S-PBk=xiKhJcMPDPqDl!|u=pUmI?c&F{|7O;%%a#}Gbh8!ouhP9@_dco;uq1D4m zIE!f-NzVrTSz3?j4=qOGdDQPi+jBy9(ZwgT)WYeD=ro2kVBkt6c)!T+3j6%s(E9}Pg2`pQRp)8CLN-$sns1AV@f;HL z$0%FEon9~&JxDp)JqbOj_xfrRrhQy}| z+pzdQMpcY>54nd{XIzXm@@5*NP^^}khhYMXmh+Uk#z&m;q0PVIKpm%-a|)RLeeCs2 z8`k3%k~*_nndQ zV;x8>1TSEN(A>Hx?K$ics)`g5^JFA5oMOLNbme?uKOR<2z+1@b8T>F;Qchip;04MKwj0F!L(f zbI$2*JM0WRr2cBN$4&2oTcwU~Wxl|ZfTGVg&QRHP3mBHkL;9>!U!K$fr&=aDy&s3G zikTVSFexLhQ#WZ;BTdgd{J9hxLMCjwgb~(wxI!^Q0L7oo!m zhDBnmbgfCn)9yxth0Jd_)fW3xQ7*hEw>q9$fp>d zkttf@*N!J~<;-zGpZA)$mt0LBCT&uDVJJv|%sDv)C7t_pgv^#(Wt7K?WK_klb}TxN zziQ!6g2RW?oZ@)JeAX?VOo;-3m)7mHGq6fsHNB2VM%a@uvbe_U(J(Wweh z(CLRfTbG?O{S&{!k2Ig)R>Ta9dA2wk>j}eLGhzI%0-~oiL&q)*N`(H}0^UIt|O$jimz){LF5rcgJ<* zs(<5PGLn(4>BE;PFB?nxZLG(Vhi~Ge6v5c9Qd+d&uNV_I#%pTZQ}N#$yVG)yJ8QA^ zXPaod=T24gf3*M}Mcq9TjVcSyXo-*i5K%A?)iIwGJf=J!U@18y}g;ZJbcTZS-mscA0%0z=CVQK59SNXDB7X8C{a~ z9B*HfIcuSsUKw9MHtnGXYLEY9zL1XTX5C__S%))YvF=eb3BTkNieBeKA2egh)W_A3 z?0Scd08}8u{4|>nUBL4N9j`Md{B5Yj=2Mh)~gCV@$b^a=HIa+--ufl$w_Z~~fl9y2nUQ5eKag<-@Sh2eB>*+l(e zLO{1>xFZa~x8SWNn{l;OA+-02?=$&z2)9hUK{)F^JmbF}ffZPJf*-fHP1%RgvS@&}s1f0!0=i~*p2$gHlYHLyI%AA*MM#?rzWVWVV> zlTgP{-q)bvRQOmeMVa?dlTrIQFXW;mM0k*~rLv+Y&w0|ZupTgnnnhF=&4+7!Ks18_ zp8U+=nm^}RW-)NrKKmrdv{#-xFq^%bIZWOpL2}a{OIK8?Ys%qay7?L$HmdIvTZikS zw+P90?i<0Z)9d~T+GMWRj&2!Dv8!LVA751@n{?|oFrq7H-GxAjpxago^+V`MU7#dm0E1&3weDWd6OFCrqLv_9w7 z7Zk2~zDmdy6`rX5=Z@VLBJT$gYz6kPiPoz6Yj zpqe(ti0a>}0&?s@1~G5~iCvJWl+7MN)2FT8b?%L}F3f`H{WTsCiiznb2(-S>HE{^- zGQmtb+1jP*M=ilJ7rX2otkaY={#FTb7R{uNZv;-#z5NCkxtaN`Cgygp8W9Jlf=FLw z)74euv;&(9(_>`4p%7=HWrjOr%ExQtrh^TkeA28R(sJ~7Hf6YVM1S1pt;YG8zEp7a zc@AdYs(j?ilN(bs)##T-<_*rFMZd(KG0@`}tr)0H+W5fTZ_*z7n{qDX;9MaV3gzJ` zwXcp_ulA`0$5G@VWynCPZOq=jK@=r$2CHtHA7|tQOR|Qn=sbIu%DGwb#OnTO}u{+IF}h)yo*n&(788nc=Yv|A$v*h zY}5boHCwAvXbWg?QDPgkN?1?yp5DG%tohy+h1S#3d{|59D@?TQwuKlornyz4^Gh`M z!19rSu1dclaEI}+S9G>ubQbs558K&G%<%sYjzDq0=Gx{6E@E(18g$gW{kz)syuUyEit$|bV#@#mh}t-w+XUR5 zU$h!2x3Ko3Hfm}4{x?Nt*MW!;C;$K;03F~RYF597p-Xe;%5X&{iIV((6^GRSanw+7y%$Al-q&%JKN1$MIhHH1 z&k1X0-M@Kmbh7&cRgee4r;z}zs%GtHE{%W4nWUPG#Ynb0htYPoZ?=jx)%(YN3Pw}n zsGlsQkcCZa&ECGo08L>)`FjEC)~{9(`UGoVBZTODXwmm#a1a6!P}}YkFwia-yc0KC zWI9VBHSV(X`zlCHjDtz$vaOg(&XTa$t|GZj&Y{bC&qe)9iq8w7) zRVEvl&E8>_t*H9l@t>FXv7I4F`?lSlP3-aA^hf7&x6V(EPS7xNNcJ zXAP`US?FuE%EFTcnKm6~zjT@cy=Zj8z;ZG36fd27(?@btiic>_hvSkf8kNxIcKV24 z?ytH^_2K%rj^z@0x;!FU$%0P$s1I$rme6m5Mt!BX`k^cIwRVn+mJ(X+XI|8`pJ|}Q zMzv)=iI@7&rn*WUQ%N7{k}bNg`Ld?9 z!@S`;`y|4dk@0XO48JnYNFKHUvwh|~o|&_`jyY4APfi}`R1AvqxC{@p1mj^kf zubf<9_2UX=cM)4g5Q?f(vQG$Gy|tn_&$i=cjC+RhhNAtkm5rfpW7VIng?7vkM*<>T z{aNuC?}ZaOjxpY4dv^&~7v(_&H)4d)_}~RAcbH#la>m%Qq+ zX%A=m%2)=(fO2o}Q6+gshMmgWyBNw(AZYGkX$1gz`6fW1VKZcX&~m(wvR^5N>F+&% zMf7zAqJF3S{%)63ywb)$ryU4;5)t0SizFmG&c?nxtvbgUCTuwmz~ce2DE}6#?;W{Y zM{bI5b1icYKMi*ri!*T`$z8{Bu7ZMN+E=@dah(3}QINbd(!#y$*rtl^`>h8M-+<{x zslaB$;wU*r4&@l5RgM#lO3`1xX<8#|o^9J6^mWkpm>eHWn)5A4nZ5{eGM0jyeGLQx zoK0DcIs-u^{gmzKuYn*Q^n;e;;!j=2s4L^CuU3fcD`0#9gtC{%0_eu6QAEeR>?{@H zAO{kZAPz#8#l(MIs~@I8E?h29iDJ}o`AY)%jUJ1@$`@a=X{~S+#w>Gx+k@lX7qVtc zMIz@Uipuv~w30rX5f7~3oX>dOjFW0QW%bcw$Y!_Kv_12{zh6lK@mdFu85-p#tNN+K zBq{jxdEpA|s!7SmyYmk{+Cl_p0_q+qc0tJ165(VC*rIS#=O-4V^ri0ikI$5H9DLzd z?+7MBR3(AMIXET9m2?$w>}xPlGWsZ$Jj6>hL^a3MPTA)nTFOV>tZA)i&a&;OLE`Jl zo|`bTZ&+4Z_0Nm{onW3GQ@%?SkNC?~O4^^cEIT~?v_;q22w%cZ;flxdYKpq{6`~5$ zJQO}RCLL&oJnY`3<3GgwvC(8o%>B{(SK%>vdaxZ zzlx&9ZOU#!LK-lxb)QmNsP+ny7T9v|6T7bwjyXXlclS!sKYc=+-$48JCP zem$#iGcY#k>k}}+m$lATX>jHC=Z<}i3SwEsZR$-l+oX@rq9)IS3oEiE*#gx^ErFRV zIkYG8N#Oj(wC`Innq^>0r{_e(kqAmSI}uTV2Fen26tO3F+wU3)6E&)IE)daET;M1I zO6SBpB7#AkjLx|kQA>T0*tj1sU{v&)g>aBwYmLZP&3t^cVW6fyinnCD5&ZYeASR@ofF%v2)pg~T`o`i{45saS6!j%qiQYVgyt2g2{ zHIA-$=*?ypw^ocV7$6q+qCs$3j$ksl=yd>wQ9Vq_PSNeeeD%=$oyDvvNh}GhSyvSZ zl^2H3*0^$2K{M-GBe=YO=wx3#XI~~^)L<rBf1-;L{v^Y)*Zpm`aQRVHu_Qc`)&S0-ZD;9JzI9FAHQ@snq;1Y8{ z1Glt3&KAjUxItDiI+Q|l>4TaMM`{tNvTp(VCEv-SK|j%%ALW0ExqNa53*nZ|;FqzY z?s(BCqAIY6mR%y|m^eBo2-G;p36Y>-L@o7EV-UqA?sS&u&X6pAP`9;40Z)MtYR!JFNf`Dqv-VX zVEfH)gs->$V30r}(uDpUBM!D^t`HaF?Ajj+fVT=ZQm!n3xh<7iEBv`xC2iW?7D!GSG!k&{2%N#y0Z=2w{;{Ec zuMh%EpwyqfqGliKZoYhW=sPLRC~S0gv(c$Bst7HWcL|%=m#VHJwtRg={9>oW*@sAE z|78)lH%%Hylao|7+%+1y1g@aPXa&05ATaX&o5MBd93x=-ZnTuuAj(S1FtuT{?sCnV zU|>KD!W^bw60yj>!lDaQt$t5M44HvlQj_(Rf|R;8jsdaSRH|LjpE_XrhRa||4K$T~ zP@ws6WSv>7C8m})McQ8Un}lep)f5^L@Q)5byd0^3pIdsIz%bxyt=c@NvY$a(Z2MigeO}*)~|~v$KioK zl(qiiM+u#<%Y4;eJaS20Hd7bv$K0rCZMXTc{bJ+HNgm{T-S?B!J_hzNu&WqozRxBJ zCLJaYCXzg1X<|{?pLjG`(N`0hCLm~QoBGkN2~+(tuUdcgLofBGuC1nv77bZG^5`e| zY7-A+(LSV$bf&K+a`96??Tf#TQ>sl15omNwrRc>!>m<9xi#F(Fmu}O2za86EAno}c zpCr{>V2HAL>Hy79U=9f>EiHUjhe;SA1gATG8Cdwi4lSJ?3{5blU_! z<0r)p^}Mg+y59f8`?HJv*@fkq;~Lz1z4pG@$G~o5p!v=;VK6~3zv`YB^DYxee^J1U z$<{xvefVfH>hlmkO7VcUM8|Q_NG2t>!f8``=7s+3s|{V)=qEZ#g(O^30A-OEBbiSFF}i zCvJH}B(pri7`&Z51iJFz1@T7B{SE4+5#96KZ3^4tyT^AQ1N#`*$G|=Y_AzksVxW0Z zEX1_T&83#nEQvX;ed;+|+1D}ANC(lW)bWz;nMa?G`l*y$_+kskg_~r_79AIV zwbO@V=t7<2xlOYAxd{mbX;>mHzRzI~#7xkfCd}zxurAO{tsy{KF?l_V+ zi|v~4fgs12l9C+zp4YBU`*7-5X7x+ybo%i5O>0GSTieDuoyPWt*QogH5}`ua5Ecp_ z>IyL-uka(3sQ>r)pyWnx8Nz@~LUi+RtLLC$$Rz=+fU#BmRh~uOY>~#w944SO8O^P1 zJB{&?ZSpU2G9vLk=qjCnGW&qTG4``tU-+9V56pTg1VJ#dvbDl5^JQ&nbsyU1a~@Un zj#hTA@kXA$Kl^U0#+#(Z8pq>!+~E-J!W->@0XZC7ugVqykizus$PV{m4G5+rPUY zYiibOy2jcem%D{9xgw_G^G7-iG23OEuZ9qS@5ZbbD$t2mlhvZxHU}0$CGgsTCdY(| zL(TViUKEY9=3LC?Cka3Cu}#bVngkB&Lu8ZlIs=MO`IrkUT$z|ZA^u;Jkt3t}rR!tu zuIGp2KP)$XRUhNnuw!yW)4{a$4}MwU3rvnl)oxIKO4ze#L}>LX)k~#9aifJf0l*K& zitT5f)wCR&>~A{ba~Mb)Vp$mF(h04tdGwoCV18wVFn8M5>(|d3zH_E$t+E^Y*@S%t z8zpqLO*w%a!B(P^mv{QS9m+}xN)&rs)3jDJcd>0B74@hPHvaz)Ls!OuVm;&qc=# zqvl+5s3L*L&|FB#Mg%EJ6get2ZP2brD`h&`)rYdbpZh2)-q`4l8(3rd@O>>wtU{HQK5GF-Yyn5*mOYaikrX`=zuL}WG7J9AGn-v^Dl824NUR^h?^_ z`0-6^g}2MFZnnKfTpXqIfkt{LLjt23OXUI4>O|o8iJeeq&-&ge&gv5m?RQ3^GX~mC z!q$qif%*%eyBfg|*L~Z6EGe360jK>ySW~8E5REC?6mIf_XcUsUU3HZYe%tDb)Y-=8 zIDqdj0a);MMqz|D4D4@rjI6xBBlI7UGuM%RM+jgQWqpw40JRf6)HOZoICRu$XVX_c z;U}d$>5+Y|d#9$gLRjj&Kel-iIc?ZATsR_-h(<-C%F@u%F(pOqGqgFk zAYyfFZb@Hlxi8Crq117C)3iq7`u82=%5Vi0hA)4~Y8`;`eM0R!8X)krOIKX?7l%&Q zaA__y=W_Kghn2#MGOs#w7!K9xr&DW!XUY(QhCY;%kBlFC(JD%3-S?*>KSJBiKU(S+ z*`}~Q?xkO4!Ye{qh=7igiqH~`%4=M2WiXx_GSrg+*$$?+kH=m)0U7GFL|b<$MjES> zW!it)M^?T^!M~)g;>5u3W*=&q&O0Jjn7ZVx{xrDaA z&*)K}P+NbWAE98j_|Q~hQHg)@hUdw8KN>+l+eOcb40W+F*#!FI(C5I~n$f5* zP%feb!9N+h+zhlIH0bH@mvP=)91`~Yzb6^6uR-8x(AqnPofTLYIoj!Y3-M0V7U99* zL<4{-%&`(?8g}Nf}M#NWdRT(ii zC|XLQL_JHTb0ci*-z41GYoh2S>(&|(Aw7y#V5(u#LO2;4^ilAwi6jMnR=l!O75N*r zH)R0sA)(J2Yn1%%jTS;mN!oDbT^TsoA^@zEkD1$GB)>giR89x|esXbWVTH%j6 zO!47dnl5+{4CDyLx_gD-NqHe_4THx;;A{m2*y;=rrrOZ%QK8*NClfH>Cue4j7dvr7 z2%Cfe(G5cDMc+FlN*MilDTqaSNoK1{lrWMda_Y{{ag=0%PQp>dENQK17Kcw4zVMM? zyhjMz`icn_C}&{>+fT>%_#CUx9kFBd9&uO%d{`u*)Xxs97P+j4WeiY-IOQLNWs3*^ zHhu__B^>*euwvuTmQMr?rNVo$3?S_#1fkRw#}I*jlN>Z5sGBAkw$2#?eeB+ZP%|`*R&fu-YrjH3eJ73w{|8B`5}M^Vqdr}?nngi zlNEvr_&9dofNXKWB|jk$!9N=TacGNZP_W_SE0(@r+5gT!VP|iwg9bwa>otfeK}2XA z$vKbW17(;VgbpRjzB`aPlqXz3i66>jl&C*CVrHuaK8*MQI~!KA$pwp#0tpnXD+5Xw$8R z$w3DwNU|Z}7s5%%H557CNkZbRP7J!)l9X%i6j!!qCoI(DhyPv>E}48Mjn4Rz&a!nD zvKw_&fJ@>mbxl(b_WK85Xi)Q~pFGe(m&A8|p#yFB0is;1(EVt9bBP!!Y3$mXGtNBj ztfn=ZdHIoH31@vwY&6bMk57R~y)Ta7!8?8RTs0)zF2?KZFr_mpJvH2RXzQI1n~9i2 zn#vyeg7{)s(OfXW6O?y7cjb-AQ7Tg}4^xX0AOhttdVS^o9K%w#GEqY=>0(;fktdB; z#1WgXj4W8yiR5gn^wwxS6CMzYPVWj1V5vsRE<|SQMbt{K!LdPtwOh=s(XZ=9GRt^`g^@cdyqSL$6tb6#u=nrW>iz7W}QzG({K5f7PKxuS+-43orcdt@Rr95|4ZiTMeM(PYrTrW z_r-I3MhslE(Uh<&VzW9%oeHrj%lTPa2Ki2P;Wm8wX zO7T%Cev+e7?L#HB^v71&EBQ>u)Wr`R;l;6wUbkBD+|uf&G06Rscbs8iJO%?28vqD2 zfuWLiXhr|B_pd-|?bvAqX^u_)iD1LQ!KsZ%fYhd_V_#07BuWALqAzJ$E1HMcHb;>? z?eUnFn=in7_ETDsqcw`ym$UQ86CEWZO(nGK>l{LTXy+LF3aXEbw;b(q(mr@B%lT(j z1(-$~z_D>Wr!^f@DJMXe9rktc<)NF}@sm92x_=#z!IVRrKoDq@fb$jcrO=z4P(U0A z(|yqR42&X4r6SDE&Rh6gY}-kV32B7`B79CP$oH2;LSF32ei-xPUIEkLg9DvK9!6$pYK}$Fe+%tr zKSUwN0>v+fh6KTozq*j8vt^_4SHB@-j8NKL>}eg0)+I^8B(-$Hs!o8DZSi0Qy+;IM z7@i4KchT17dj_QO{r9!_H8lGy@0Z2vY#@T-J=rC@S8^nx=9|;2| zXFPPydQUQz5XhY-OA|_poi(GmP5gu~dKOna`n_TNBpZz05flE4yu$=2Xrgj)=Eksl z_fO2%K;-$7CkKdYjo58&Xek%787agl+joW+?7fOEpcU9tN(av@@FYVF$j-&I#XD@o ziI^|`_&EajF)EolBxvht1ICOaVJ^m7JsA#DoFgaBde8z*G#yKu$%EJWx+&@iGlhxU zNi=^`1ni`d4LGRt^AU)XZ}KCWA0S8_>Qbj)y54jEJ$0C@V(v5PaqxI z!^JpN!YPG-o*=rv9UJq_zJ1vX{C;hi=|K)5S?BOns=!&i3`7s{7r8 zhXB;yG`xX6N0R7D$7mzBQR4jP#HB%dpXVwI`hmYS0~oRo;N?-n@eHVFC}|to==abV zCtqmw(-h7A`6|tjH4p@x${Jlh{$owk8dkgimL!YEEV$&+uMY3s>Xdn}6p8*3CIO;V zwf5yfa)%}t9TQD1e=EFrm#YA9B{1h6Yxp>YB9dXnriJJb&>8expVCL~81ZDwT!ojS zcOy-Hmvs9%MbUO?MASyhKrzV(QGafn0w3x-|D65vlQJZpQu3kwMq%~hS1y5>A8`UY zIbQzclbY5Joy`9x0!bN_k<~Gwp3B$9Im(fIA%<{385GQ3kb>EWH^)2Lc&|1Bor%`) zFuCQwOuUE3vK52m_51es3oOA_#_MLiCDiZr@nxk4f?6ck! zY}|uHD2$XHo*ib4jsrUIQ^y;IbhIl;cXg$q&j*-pr{*q4Z*<^}h}cFEYB5GM4-w)Och_u97j7**(-j6?e!b(CBvX zVknc&aA8)YU$;|<)<|~um3OVgur$|EyhqJG~lkz9~&Mz z+m0Ov6uM`=v(-|TQr4>Em@FU7w7^F!2*$gI^|K)RorqgB=tJhX+Ho(xylGnMIImC0 zz7zFhd1v3mz_dseg2pIf~K|Ni*0Pt)x2JY9G;ceKI7j{&8TOPvu(KF-H-y-#1F)u_+? zYIXW+!9yv2;*pObTk^$^MY!r}7mawauexa27agTdY|~EKV4zGy$M=0^(^}CS`bYK= zE~_Y2|NeLp?nv%p;0_d130iWcpua)6_~~B1`DkT`iWN*lsJc){5OeA%eS2p07J{%E;iqArx86yTHItPLMFcX8O28IKBpv z7OeWOg;`gykpKfp5|i0CK48F4s>@l6-@wK}iU{G=FXf<}Jb;b@!d!x7wf09H22>gZ zMX$mMGbw*A+&?;61294vjUW`t7*XH3lk`{(!ZlY48A`1HP&AJ!_bwh* z7T@S{8eC;|_@%W&4nvkk-3dvoba+g7`^Hx96CU?{f9X(G;$#JZ(7-_Id0)pU*bBy_vVC#t2`$!vHGB{<9RibkBgr2d*8j9v+Rq- zryBGwi_))$jp1Gi|F!j8}oMC@`Fn;wO(fr`R zc6O++#u1`xMdMB;R9&w`ass5&Od9HXKG7$e`=v852t1S0QB&aLr78&o7uns`){2w! zl@RVGXv)(-);tUn3|>K*OMOfGM9w!%%}ksajDeKI5Ov~2hI35YCI7S<9viK3l>%XW z=lF{A;%nS&iAKaT-#%~-fHwA$sYm^T&T3lQZS1B*b(r*r&3@k&Vcd`r+GGH{0I+Nt zNVF@))TTZh7oFNDm4eQ)`cVVjDTslZ*0ZwIKN#}|bt&wVi~py>i&k;C*vT*O@gqZ{ z(SzdebJnCo^oyJR`B--5J%;|E2eC?{x9Z<@5{V2Nsq}(Rczsv(EWs=r=A@iMKO_5^FrL|FYzVlEjLzMNAiEgUvJdmz*)u$= z-@l9dvk+$j47=VJgPkDM_9-7(jrZBc!r%ulZCWe*Bfe7U zuuFf=N0`Z~emv`VF7NZwmE|0h((WagT|Yk3y4Hxf?}-2@x)2}JOY4#~4ve>IBkTto zpE?viec4q7vzW7NNA@38=}rU~&>|@*5wXuEhiYG?u$mOUnUQ6-*7*90ZOm%dKxxvH z^wa;z5|M)Xb~4pcpM0(i2J$GXOLEn#MsVg2LcPgS;LH!y^;XYh+mJ{{D;$(rcSn$n zjo2dwv(<)yI>S)DbmUlR{>di(B7N$!H@+6mItz9TC~a%0 zk8(6Sd;oJPS9;AUeE{YOIi$N54-dO+mY>bs84Kpjl=|a_l9$=s8qIXuNAo7!q=En& zMOIhyi-bZ z^Zt+=scbN!G-e*uTYqj4wM#LGkUNBsi>y9p#2h89|1$$9$v-MNHfQ_g7=XMWxJ!fl z!~hSBDf&f`YIbtFkkLtimJrgs^_iOt7pzh$5c7A$2v{U|jeqA?jSvKx;Fh+nE|f7k z_(}6zT2KtH!0C8#MA4!jq~k<^ALeG0rQK^IQYN2O;iP^NctDu9_0e1FiQmcHPyvlL`9Tzk0+LukHLvV$SOD)a^XcSP*n#o9Ck_GSGf^T6xy z@)83VV6_2mPEdGJZPaO(cRBu;53N$o-U)T!b5M3p5XgW@T@juE7w{@I6663m<6X5B zP5Qb0HJaA=y8vn8S(JlH$4F44$}ZK4=&S;fh!3mmF4chn_6q~mYo&|;>zcC8Ov}xi zH%)7_?wr965FypD_E~pSf;!krqNP6C0hREOBoGHBmE2@cL?=n z&0BgtD+4lH3v7h}o7p}MRryUI(ODolFc9c|#3JDt(b1C%qf+RAq}d&8 zmFK7wjeKP^e!g)Q0*6@^$EW}uDm6wITbJMf4ITs&SV|oFV#vlT(UK+K9pOToAn$_j zc{QgQF+?rpT2BtD@ocM$?NOHQVF9TU%`?F4_cs|bX*k)a@NYWYI-r4h-)fi8ANr%* zQQ1`K)YHw-NvC1`&KkUHo7qJII zwvDD6q|g~P?ifZ-!k>;zGZ-xOX3bGKV8vh*JtK5LlzFS@36wvK(SDYx*^k=8-uLl} zVz^O}Hl?&at#$E7$qq|tzXA>1ePy%Xr2O9n${S~K`Be-l9}!lcZ}r2ndXAj#b2@!Q zh~oY+3?f*+_p_VUij)2S#(a{5v?@chvD7)9JxM*&uzy8_%vKlj`h!XTH!}Mg4MEN? zYki}LzeSk6GcG@EeN`Jx`$O`9ae)Vna|C;4=Lzy34C&|f2r}_e)qNP@NMX+~!NMFd z{fM%h&>D#ksgmN(OiATB0ng;=3F-W#5#`@RyrM}-BF9{1Nu|@jL?=utb#e*T<{fVn zHVsP1D(TF1(II3P30pK8UA>_Rw&EszxnZOH5847vem^&~V80KXgQgC`U}MP{P^5i- z43$}@%XH+InQ78qjL{AR`&`SfaNgB=$GomE|Ynw zt#k~h+#?3otcyS>^(*22FShz=_MU$fUh_%`#r`ooFvn|u6+lk%fKrp8-kKbDwb1vx z#p&N&!l!7VMwQ+}J-;uwOj`VF2>*Bt;n7ZX$g8W@M3$S>Q7VG&?ZTe(tS&o_OX=Ux zQFvf6)&V^A90r2#4+DjZto^tcF{X!qDBkovU{H>G8H$m4-q3N)6^H(rEY=t~22naI zC@)b;$;sCZ=)@)@G@J%csE8G|J4R5$Ami_iTxq``1}7M10_si#mp8{?LSTZC=cJ&=Pl8cSh`%_d5!w`b zJ^?VG|M;S&wd3CLKqCjOz5F!Gv23)bQ(6>Tv-4PLyCZBBaX4T8RO!eFp-bMl^6k9~ zgzB&_|KpT<4i=vL$OFm^N?IJlGiuXuLRQ07`GYpmW_oDf9bX&&2CL6eY)`wHL#N=@ z&3HIV8xABlYbMhYMb5>UY@(;GKK+2Wcg%RRFYm(09*^0?Aao6^ypd$WyY;5bL1pSs4oBhazJ}U&LUpvV zHCp$)2voY=G~PI-@!9T2Eq+4!X(4S;Jx=dX?-?IhO%sQHTF&~AGgP$HNI)ThOr7mz z@gYg-2QZ`aZFlvrxM0aoT5u5o&E9>@rnSPcmNvQc4#M`E-oC;XW|>HJCx#nR%o<;d zkx4{QDqRhA${iqbk_(q2W=7nA8A%-jdJ~@p@rxRqOruVUVEf zhSy{+cN*fNCoYR3zP`2)N5Nl=q*3g7=a6|p(p(lCm(riw!4fRM7lZ(HHtHN>jHu-J zT?3Lu-*-g_X+x9lts+2}e#X#p4fAAqz4+ghL%FJf#taT1%FtmE+hb$yTNEyQW7%cx z*}a#=#i+&SPXz`RQK!UOrMR8EE{Y(g1VtbF)FpIh{{$#&6^(sscLJ|j)mbWwW$8`@ z;z!0FR!ZQZ3>}0bTz*9XZBk@%0w7Q{{=PfTwb)no@IeaE7e>~$*O9tL5uNt3du5UU zV-sSyKvAw^l%ioIurK#es_i{jYg*eq-T!}0`sSyB0vJjU)cacoQ}GQA$1MtdU3e&i zOiD`etQhsT*2W5#8vmeaTBAAI&wy&7-jC62iDFS7!N%I!V0K?&9i3hps~KRbb>O%= zPK#h1DJP;;siRA=HZN@<-%_7MY|=bDc1OI}OM(5X0|3+Cel-vtbqN6B)B8k%o|O6} zjgA6tQSON~qZh(^e6Tl|Cm(Rn*n?+ab9)vW3#!LL!|c$@P!% z*4lBmMU9l*S*Z1Lg2}`DhvL+wD9*Szw@I-ee9aK=w8oK(So%QeEzF2)z-g%atGu89 z_*mZ`|3XM5G;Bno@&;|6dtuXB(JX!+h4B($x+t%W)P}{N0tp~U8X0!l0EbP% zrc!N`Y!7If)(ZdE<(j~$#}5dTz+a9i=PJV#My@qO2kp_&sy>Ts{efHMeVB^*!-F~S zm9+D8Z*9$=1x|Dpp*NCim58xfjVhgpULqPD?ndi|za(_4a)t1+(5q@dKS^^+78@2JsVHmVTBN+q~2u0Q5E|5k9O#*0t4yn&LS~f z5C&C49w*^yjkq-~dCaagqJw%Cp->EnXiyJ`ML5gvh{o^2kn&5y_gkMw8;qV)7hm^) z1)8Eg-qsM-r$Qzr5iobEw4WD5FCEWie7F&~NVHr;O;V^!Z^Fl3;+b2et741MZhO>;d5b4Ic#{87h zLq+N;-X0T@IW8uiKnR&14|~o}jUqY@rN3p4<{C}Z!BEywS3C6&hj$PC4FLQ{WcL+C zIh6gRH~~1z>PL;NFB^m$D@(B^I)P?HhjNC2Zu&=E0`^^wp;zGEgY2?SL8xlps3=g|T{o*e3)T~N2L z{$cEQ?>A!w+N-3FrRM8>90f%<@qxv6NI9S6rcnR?JM%w z7b;yAw^zYiJ3js2b-|h-5qC;O)tUrw`uUK6iV~ko=Z3z27O}a}Sq^HE0TdQltx?Ip z5GtitTnM<)?@BlGyn zLyg%d7l`DSN3zD%tWzG;f(d@I%hs(GZr=e_+4+WO+&a{BL1eK9dr+MvCZ;f@%PoTg znGXNGW-sygs&EY)1xCMg)U4eRL;O>sQ#B$W(qvgBg5z6*)5duONqHMpjd-jke;VJg ztxDLH*IZHw2WDuyu`{>`(}(Uh8as$Ap~Eq$;%X2II(Ml$j9%~92A!-9Ql1{nMo)c_ zY#Ms(-()D9A6{!T231WK)Ki%|a8P-CkL%OJ#0sDaWezOZRIwkDN>j|?~`PZ31v zw}q-3Cp^^TV{xd&hMEr!rbRVx8)^=w9L-=4T|zyWNj=KD*3@H6TsAc*;Y#w=zs79s zY_dFyY65&#;ll-;~~x2Z_N;k$y{#;MkL96<55H58e2?iH#H&Q7THkl?ZidV~~A zaq<@h8V0Hw6c2&D&QO&cDg3d9?5A z|r;KTN+vzpcle`;k35d4Y~jIywP z-3FE48kl@msqueaggDk`ZGA#x4RP0aK?4Xf0rhUV{EQf7gJT#GId|!*J)reDciidp z^e_&iMc6Ho-x;Ed24JOatrdRqt==j-14OhY0)^FB6>*agacvVL*1Ie{B(M#FBO#&Q|)SN-M=qCOHFHeSL3AZN3{@gvu3S}Xj|@HQE&KJZ`wGgHp< z)mCR6Xb0Sx;Z~*s=wi%FvE?-DGg}NdrHDmv(_^oP{uwgz2&WpH6;WrZykGpc`m9wF zA!Vl4S7jXKfZ}t?lmi5e_B+>_sRgicrVIXT*8= zp`LRZ2#$gj>6bzUCFLY{5HsFm+$L4GUFpm`gu8pBgSF5Y9${Jn& z_)lHCX-#xO_i*mE{=~KRr>sOQ^2|R;NvBl((D=X*64tMIQOzEZxPBn9(OCv| zDqVo{vucuf8sb(%m@5Mo!%_q4nPb?a12Cc23j_a+9&v#I%(U4@1zOwnxL)&iNOS@^ zh@cC_n@`bO?0-GAZEQQEr$V9f;@0z@mOuMDj&eKPi6mXG4?(z!5_- zp1DpmYdGZN)P>&0$qvCF2{S8OEBvjDIY_$pj6t*vX3l71tzaUpOfzRTYud&vvY41` zjZ@&`IEmTpM2uG8q>;20BjeQ#Nntd55Mfq$t%c#FTUGsF)!>IwDQzf{pzz2yGAj>MTm=RKD*h#oNxlfrewT9>Ez6j-{=& zUH=b)QnYMy%q_+5b~q^>X2}u)n&wSEE^_yepm!FM zmlBju3(ulRO^}BNTHQCY*UblrYfO&oaeofS>~U8p-ZMfPgmP7;`SiH;-<~2sHg#0P z_gfTd{dgCkwc`RAx?ER3mFj=fxYm5jQwqF)8I{#Vjy4%DFo;NwK~tj3#~xB!Jz3x8 z)1q;s)gfB&lUBLBZ_~82Op(||b5ZoxqhM8_=_M;IQ?+y|#u|jOP`Xtu{O7RnZ0jVQjtH3O*01L|6 zhE=rvaKzrZRzFJR`?9+~qQVdhw2pcfxA z&-Wu?Xy0$bU|1>K1rF^Qgba>A`JSd}jcoI`pin@`Dl2n`V2mJH(j~69)n+PGQU2Lz zX@!ll6LrLF(uAOBgTY-x|E-oCLLW_})n|w8v({)Z0%b7-Rb$Xv(VSzO5I*YC;|Qft zP~nh$A{1z6lR@?jl&@X3da4;_S-{^0LJWu+GTuQq;nC>XL$PW9xZD~|eG;V+E+)?H zL8ZQEClI0O)>5Ap4j{`9NqMvXzI3TOeF2%(n%tI!t4^CfmV%;v^VxT;HQYWgw5}4{ zAodOy|Jw+t;;2>AMt3=phAKqT;(w<|C?Wuma;O5HY46_K*$p0UKMG5Et5oXm6Ypm9 zCGYKz)juKP|HenE)(x!^z#PN-gjs(m_4h^F=hKfK+Rusz`U

om6+y5H>8PyK|wu zlKJzI#(MD)%Dl|6NT;-hT_k#NQ5gV!YXB~{!(#~TN*=&|Av9iR;w>T4cyeP7s+UJ^`%*xPFIE| zK+yMvbG74MYO)+9G_Eb3MhV3cH6+@nOL}X4I?BbeK}&~GLJjkxIK5V9>!?l_>2z93 zzhFuX4%v}Ot!U`qgB%t1HgF}FyG z;k6MwFv*=<5{n8mv$ZzwBm!@Q!-df}8hXDob!18u=$ZgG2#-i~E?p-fVk^g%&a=;I zumfp%`^}KdF-hzOrY&_^JMMv_MoK3Lb(~-@4Z&Kve{6`W!WfPiM+AfmQf%4x`4Q(t$^m^uK@Hwx6s!Qq}p6aZ6(qDHG@t?>=>iDVUJ--9v${k4!(p z2!{;cw{5oWKT6!1n?=}^R)sl;6_1p);~H<7R`q_L{=VqYgSOnRx=PXJ@@wNEg9lpQ zqXhJ-EW5FFKzB)A&LJoi7%J69DW{eKP;}6UPNmu?OMKOy>7V`4RVv@=(z+DQN+Ik) zkwbTO5smpnQ-ds4DQll`wWc+)4)2aVG|i8JYo6DD32^*D+;G(bn|!kD$n+ZOiV( zh#CsAnD#8p*SV~({yc(x_U!WaJIqGTCv-Am=J(a1hP?AhE#Yi76ia5L6jL*_9c+Il2ezM z-V#pVNv<}5o%tmVFO2bEq1tIC4L2?Qu~iAqLbE^gDB>CQ=C@FURBqU8|~+LaPsAbtlQ0^b5XBX2109%z*g0XMsq?-xsgt{2%Yd` zKRi6nzzm&!HV6;JgD(#!Ek1$>9e!Ap$Fu_ZXCrjBK8XP~vQrlF$gpbbnHt7~D$JDv zu}IOmwE(S9VcOsRXFxPL+)S(PirbqbiWW=MXbRRD3Sq7#7#1kD9XH!=o*AQN*0pSL zR=9j~m@~Q_Kq6{LrCCyu#xHx~Ps0nvaZ7CQ`^yNpjTW^8mIlAh(8(fNw8=(Xzjkt{%;9T^?ShlAG#9NOhX_Zk#TN?ze6+Bke0VJSKOX+JuWq_Qk zKwE%lSOJPQwP|0aXfKY7G0^qF>IV69BFeUQAp@MBq)Qvh2ZfNy_b^adkciP=M6e+s zo70){ni$Ks=@De&(^mIS84Dpw1yFW_>I#_te(q0Q?bi*&XQg5>gNZ&Kj8Y}!J(Tqf z>NiG^Oqw-I0rJ{V*PdN0N-Jrw$uVC>%1laSFX6_q_lGq*JFNw#JVfMNl_+7tTPxh5 z+0t&vd}gGGK?lJBZtsZK$`?Iv(mD$4vg!!bL#T_daS_U`XE{!SQ9?pT7c6MV_N$S0 zs0(BVn5BWH*`0;~iy5Q~!yJbkzkkFcOM7WpDxC=(*rfSZk49yX(dwNsL??~$z8QZP zW^Akx4Ef=9TyB4F(poX^VGTO+6Hb(7PRp@L07Hl-&yTp-YEryj06LpV2G_oK)S}hS z6DJc1KQPP+WGq#;(c{+in*aLiIgz7_S~=+ z13`V$DNqYy%HIu@VIt zo8l>lwMHZERu!k9@q>|gkHVB$XJiT`6vdlLI^Sq@d2e4H{ljzoC%BIyIgF_Ur?Kgn z_Q%Sc1jlG|J94JT`qGI0Nh>V`a5jWeuZW3s_A?36N(t#JVhzB4KYSfVX64_UvYsK` zp`r!`b#Zh~q%}2Oks3v`FOPoo?0s-Le9+v-1{lAbm2zFIJ8N?Pll!&JrV%~a<>?&GzYcT>~DnkLv(E4 z(+Qn36fnMdFr_Xg?gWVcZ(wy~FTd-GFR-woea8JZk$Y&9_WiQ+JSILg%!Sb!A+g8r z%JAT#H|j8jb2zlnCTCFUo&CwfFpm^H4_Y+~;^&6#lkas9+59x<9~5YhW;Z&RshzDB zKP`*~)q7kJ0ghbbkqBz0zjK(3jv%JItTscz`PU-G*Th=KF4=E1ma&!}B^wfC$6`;X z;S2dE+pPNc4b7?8|Fj|Bz{P0Xky4#w2mE9Eon5G+MoM=e!Dqc%D~3a$Dk6tKHHc75 z9F8nwF}P5KEJX<*a=!MnqE%}qnQY8EWM>WQaEYtn zhfMUMCRoUBeFW@x?U?M@m)oBs?=d`{7&dpeK+g%FUsw89*>A7yLqC)_O8qnt)i%~Y zw@W{c<>T;Dn@WzA5@7C^>(VFp`Qcca{J8Pj2lw#|?&IW_h6j`R<$zRRX|R-nw@+UR zOz}~f16{}ZeDd+J`V^U*#fs0p3=#ummh$R3C#AA0Y;28}tEw<}!&$w)r*_In4{P@;o*SJNDnOM9 zuNnVqvk^1w;1?Gc%GY7Jp7g$}H!Xy8IAAOX|2*tLB{k;KQ9*Bex~H|Gei8?C_Ah_K zL~yX7>_l)~69t!_37v?GOhDcB!IftRmo=+cliCG77qQU@LNB;#yPzfsaQ{~{R&|Ao zaddU4%OE!-pXe3gz*5`1cU43tDsnMByQ?Tg0+Z5-86{Y=Vw61!>QeJ4``PERa73qH z51b}508n(Nv$k6Y6T7(Gxk@fOtkVDO5v#PJs1z)fuZRJ&*p(&DDr=Xbr9c}KpvU5fL1^(5n)`$%tFZvuw+{97X-WA3OAe zNV!dJ%BB4kL2LT^U)>#+;tlbEH?tztQJhVSws#DzPUs*ecZwWX^cRHuqJyvA4vCO> za`9ov;F23cRw?LqCfqXG!Dt;a>*t2;zC(5BU45zwcnu>zGS^6(bXyFruAm)jBS1$X zGK;us+=t^TN;PmW3h|#1p*Sd3aUmT?xr%V~o**i)WdzvQ*!Dz8l>PhA9V_&+t+m3V zOTAUP2xHhc z0LH%-OeV#SG&2i4pUjrbvQCo4WFyJNF+pGg?pHKTYt`XQ03iVUudrn>?%)Qo^_iAP zHHIf8C8;9rNK!QWkc8mUFlrWDFA04ouelT+sK92)U^7n(fQ;H8#5&Cx1mVl(fPiT1 zdHxg+198@M63oW@!2CLBAjC+}8k72(m-Pj$N#Zpe4eQpJ)swNX)gRwhM-Mvb>!NU% zew1A#T0?7XWpVgDwqYVT3@Q#6en&)9HDCG^{imxdYmM2G*=ZAQZ20Zx1O3TEnof#t zF}g=EIrN8FiEEH$q)?)qEMs5U_{g3e;ff0@AZ96)6k;eUW$o$y)^_UyfW~V^)}d1# zM%_??$V_gdJV4ZqH3b{kWG+rXPZ3nb7{NHvBu=x5ib@lTla$s_s#=!yu?yY@@X1(h zTJPR%RSZxn26RlY3092n0cXDyCv-7|}#j1rvjLEjJZ zS*BI}T>-$P(+cD5q5QcK!W-Z98FGnyz3B7(Kx2#@8tMw)OTv;9>3?35!6^A2!>G$R z`B=wtTtIWql<{eF&D&#q;a>-H--Q9h zB8vddKtLz^wO_v?0(#PTMr#=8qNzRiQT6X}bjvn6`9E@$T-HaFeYu%Z^;?8%&p)Q1 zxq%XsT`QycnROuko`TIGUREn4j1zt(nnQm`npq{c3f z`7<(RM0Xa9vTVYQ$Y5XP1LBYI4*d+7r2vX3!cdU?>`=P}+S(yMF4P=)&Zr(8-!ZHD z2_M1DOl_^0_H;71=#~QNu$gMD6|Sn($fc`H5{|~B zxk02k81!Lvw=2+P?%4&xe#gVu_vg*=5tq@>o>Jy>TnZD{HHEwbi9*hPL*TZ^nT+Ni zG4Gd}7&tBseH5XQ8b{T)&fWOjsuSQz4N6yqKoi$XdIXvHq}2U#k{Q=|JUa!f8Rl#` zl=`FVH)7D-{uBVRjpKavFK{RYW(H5kC8oP|3AqBlNZ{moFZcSRq4tDG_ zJ&;VLvHn-%(7xN6?+6GkN?9kx1kd$nTG_XH+kIb2k|E?zDagK#W#y$fbQ0cWyaz_^ zU28PrE}LH~^%RGtOP@;6LMHU6b5h`gyi^faRPN)^C2|oR z3WzM;`AI`GBNhZIbt$B4etpgJzIV1h9YdYU*)wKqCg+Y*>%QvCo|5J&(b#f9YlSP5 z8LweXClPoflaA~ibuYa&aMbC@&a2TD?NLh8BVMFVd7FP)JtVhgGGJak9;Lm|2!+RS zEZ6QcVU0FftNmJei*uURx-IwL*$6WK`;EzejBK;$EhB=AX-5|Q)0C8kM)nxrnQw|$ zgwC`5N#6~a>I z{juf0X3!AmoDdT)Y>K6R>}Vg)ibkc5m10gbDkUSA;;r)6<3jVdo2UY}jFBAVBqj-q8Q=F*ecxjswhnXhV`}|6>9u9fN*g8KV&9e zKh6XeGm*PeNc#W6#3Q*4gxQ?uU=?)~I;#c)mmzOn`(}c51gn;koGJiw>FkZj%dd*F z56;apQLXNsOoKCo?Rg;yo%kjd3frNQ7Y+O8LhD>DKBg zy)v+2oVPy;45~4TZEPE#H zG_s0O&>YHbBGg4A#s{Swfo2xo{`P%Q%hyI|pPHxdS@H@EP$2D73K0;}agYKPTW_^i zct82EU%JzY67#1M7vX%?TUS``%-xgS2V+pH@c&=6HNgf4beajVE@uj zX<941O`18d44B8o4X~=(aQL=Qt#H6Kmj?$#ihV9!u2xQW3r+;X0U`+a{a$bzUHYOI zog%DStJYWD5SyyL7`7}I_G;ayhSV{O;YZfilywX^<6AO|W9Ga5A4L8rMeAA>gUi$*2= za=Yf(d@R%U>oq!#OV8Y=Z;#}Q&lQ(7t#xf~Xxm8$1b^*?St2__#$X&NPEN21p|xHA z!}nbq*C~{hK_NDIq`HPgyQ{@{EW}w`Pq3J5YqHjg#y+WafFKj^>%)oDKc880kzA!g zqKam$uT6shOofCoY3)$+4BHOd!o9rV(Rx+D$CnUi#_dgj~jBO0BkKi&8q1@L>B zSIq%GI^b#nOW-ol6u^0a7lPD#}@?;7RO{k)0Uv#QV500}*2inC~`fyAe$1=V4a|y4^gZ}t!Cn@Ar?XE%Q^IGSf5R zvae&BEc>PUi;jKKs7)oua~n3OUtT1LhEm6M40`I?hd0M`Jj+*Km6;~j#Ut~~d{n0$ zUXsUgZR$(A>XM;-XgNj+ooGdudF4JF&--@c$Db;l^*1yK<0m01Zxxqs&at-RGO`YQ z3Qc#NQCM}Mp{GYTeou}NtldWwbKKKMrn}KDqFKH`eSQjtSI3I;I(DotX;=GxqZ~|g z^hqJ%dz%Q3S=JG0JgA@uQz@v9j%2<1>nV^7DW+@jwmAzb-Mh>%dJhjXeC#xn=f zjHj#T216%Vj{Tj8v_tzM7*~)rz=XY&QTbI7WoGFt3*Cu8Bs^6LvYXFjI2Yc-r1#Ik z*coY;GzcyXE(I4zYj#z;KsoYnuJKZlLP8#+R5;X(;<$`}wvWE&txE!8AD*t@Hl(Y?`!7P7&Zo9yKHqEY=c0(L$-Zl-(#*GG0EpH?pI~QEqt@+&kj){KQe5k3;Ee3DeCJGK#Zaz$suV=RAMYu;d*< znC49|9_l1o&2&Jw~#&7+B2$<^(6v1o=kpSvK%%hmFS0lt~q;vvnY@QO) zIy=4RNRq9JoC|u=vgD(#cb5p5Vt_@?#F5$;Y_m}*O?rk-YrI`h$$Iw%k|lM}lc?F} z;vDGpli|&c*NVoYi(DA8JuLFU#!Lwn>=Q%Es;v-L8?9sWUpI|dI%gHAKYW{9XKJo7 zlZBpYW3Gp^_ZX8Wya?IT61Q@Z+tw!!U*;k(6b`=0RM zBDTpbWQ1&+>TY8ms8uIptGLlY96F>R_=!yena+K`JaXGXitlQJbPy0Uk*!C*ek8E4 zB5!@D^1c-3n4IKpj#pq?JMN26HTFxF1d+IkV>LD)93_I|<2Q*9#A*_vj+q6f5JA2B99NL`Tg4@dQ_Hw#c-0X5Q`87veoU(>$AaV zv7W7UcF4tn(z#&l0xja#Ne&EL&7Q zJZ##?!8v<~p;QNb`Hj+jhXx{8vyJ$B(vr6AWG1WTBdS|cJg7#Gv|`*sz)RVSPA!%lv}k^%hvVc*6p5IHxO@?X_P zTqUBxXcz>8Xb>2S>Mu~XTK8Zhpp-_yBw*G8oDpsZTR3x{Lqnrq`cOfHAYS9dO^Of1 z_fhXLz^Tu9zh8a~o`1J<)b(%_L5<_Jj|XZSp2}_Xp?|6G*M4O62=3X|ejJ?f|Fd@< zVAmAo-CrB1v4UL?UIf7c*4Rx}#RAr7tU zAc|m5R8&-~&v*ak-2an#cBh^8yzh(8xvsrtcW34<|GUiWY&qeH3v;IM_54_gcwe`1 z9_GGForDjl*>QJ^c^=bHYzaa+{8oKdN_Hbeu_NjtAR7Wp$Po-gup)lGk z(^0n(xbW{C;fEz<&Dgn9`*FM2@^VwWK>IOWofA#<<@k5Gul^&QTx#P2SK1GW79qr0wJY_PW~~zJu?kcoj2-ScvyphBZrVs zQ9atC)H5#I^;UFy*tSu^*7$@`5TRr?l?cziHjel4QSkD%Un9Jc_2GY9O{T2xf<6kA zwgX)`+DQ1|kIY@)kgK%D-Ie|2qU{cr*w#5{e(TE3^voo9L)?%%0)+OmO_**=WpJEf zD7T;zqa`JaNzF1}cbYrVHt8pRg_aEwP>Ho3?tjQL_BL&5tWZ+~-yJHa<4?NUv_G!{W?d5 z___D#ldICFSWB_kEH`fXaTDuJtT%mN(+4(vVABUSePGiEHho~z2R40R(+4)v2fC-) zg(}Nd@pUNIoNTFc@inU2mC90k_^L0wa&2?xhw|mxiASzJcbxP zmnz|rYR~zhy;J?^JM2G{JJlwpHS8bPNxqUSrT#H3?Vo(Pt~aqmF4o`^)*5*~|DL{t zxYW;^@-Q4fNf4Jp>w~`3dkJeNsg_+%KNnns?0@!}K(xmSg_%`3zMjP&(uO~*1yP|W z1cypp`lQK%FTRsv7Hm$ZZ|3gj!|lQD5SPqQNl~8X+`1W55%I^0RI zDNb+o-Nh4)hMnd)o_@qI2RzbR{Pb3Ygf?UnB&G7k-e|6OVXz#x9fZ}Xj?Kyq#pCk) z#CQmU@Gtru1a^1zw~PCmy!ou?Lo?tXA|N*%mLEE85{dV)K0{~NJYM}JV8>nFcnFp8 zhK4E~tAA{KwTB-2s-wg?bgYoz5-4Zz5X_do*3Rp9cggX&#yTI|5Vw>Bzq?e|TfcB# zjVPx%=bS&8_+n8Ms3D5ou~}pLxF--zz0np{_~0I z3%|5a1~f;z+@8RNlapH*?DG9+SrQtLr&+WKw4!5fxT9by@Vir=; z#ezyILnC3O;XIuOcBitYpz`Q3;LDqjB5U2koI zT4JGc>X6_0;bh>swl!4c*{$p@X37z|7#Jgw{AGyPIJ4}Z-}A}Mjn>%>ux07fF+>A6 zzydlYz+(tS8%|Ce8HRT3|I$Yh`bePQw!b$^Y7#N3w8r_Upz^#eQSp0^3S<>;%D^8_ zQs5;Uz~-0xbv@<%Y>O#u?r)vMALHKbZbmT+1{cKr>gAVwj%soW8_W7B!LIi=329J;H{%f;owoM+=W=EMGL-LsTWous zlht^tBqeq3Tp$QuY)|*)qnU0q0Ruq^0i=0+ZY0NlB<2=tm=kFu&#!yYRdUh!2K_#?4|!)mHjITAA4C>D0BzepYjJ^CYcym9VH zZq=+tnE#n>S-e`949no5#3wdl6QFasJOuF0*fJyIvm*U`53Hp8^x#MNn%Yfr8a=F( zcubMr+5`wk+Q+O;_Z(Q2>C3sbcG$eY*+E(Cf+JEXaA&W4zw>NL9vB~^+jO$GqCDp! z%RIzUE_w<=Tif6%A9Zn>QxTn|ee>jvPTJJD34mBsbxfKSr0{;zqqp6FnyfY~gB77H zibb@b%ukJ*l_qxhauxEjf0av2M4O2KVzNQN^gF_e?rOFTb=uyJ!`Dfau7nUy$Ucb? zg>_!XF$h<&`t4F_lY1HqD2CFpf+(pC0I|tyO-C3xY{# zQA)}9oZ8xiptmO7m2KOeTqoR5MsO)YiOa}sq_j#YPdmBJwQPTTQo2Rf01Ww=7>bhz z2|WfQ22T3|W~M78h{8}rC{Ocv+Sm45q~6xrbUb~DQgWLZxzxE>dG>elxY}Ni@2qBe*NpQ_1XrOB?Z`8^XUW9tRf(2Ck$i;|(}CR%!da9fotUG9hlbO0i)u-+-QS1;7`D&>Mhn z=}$K_U(`VnPkgAeZN4aiJwLL@RlRf8_B6hq+kPZBv8$IW$?j4rE`x&L_>|vH+zhsH zgW-NB`6z8H=&cAw7&Vk{9_{}}laxUn-v>pdMmCX=kxLxi%6I~V_0zeSm zhYWNqZL%uU`7{S@t~7!@`N4thHzf}-4!yN0FDOWM%GY>@r94>#K_;k_zpf=Q`$YcQ z;k8Ca2>5$SsLDZtO>ls0B|YxtJ+tuwNq%4~N_*J8*lg```c+f})rL0O$04+j652n| zXDT+?-Ed{X+a6|`a7R}HA*ckTIOQhhK=u6v6UPm%X5*N|m7zz0~Lm ziAHL?waZ}S7#m?m?$LRji_3%D$efcBL30k?-=JCN_aiFI--KTgsv>HfJp9@(7NlKReiWkFK{S;Y+?T%=7Gr5g!duJ+;|L-&<9v6N6w+MhX2L%gig1 zaAdM~hP!z2a)idP*1t(EW%3bSMUC`+w?Fr=6hxV)nyaFV$k=uE+Uxv6Alt|~ckgP6 zN225TH=oNEX}4ZH_6 z*#E7ovCt|P#88I~qLj_!BGO#ORcad2q0W!;H@;$(4FVczYI>Kh>+LXzD2Jg8PD90e z&pl~SGy@cIKgvgYlAdYcp(7~0#f{Ff#0iuc#7}ooMwQl>Mm^#?3AX6=acdnmPglovxM3^t|Qsnp;eiNa6$qu`HSg`F`eXiVdw@cQFTd z<_l3|#B^{#v8THUi&lDyhyPsM&YcvHbnrzB+H6mJhDaDBTB+PqlJRP81UBl z5RgB!g~F3cG6=8{d1Kc#3Ham|@~;rlv^@R92IJ zc2>y-P&mr;a^>bYFYq`hvq0T?-ytzRjp$uHp$8?S$e*-1*C_# zU`hYLSXtqyd|3;NL!Cvl^NdvWi@6@Hs`C-t5LO@ddGClCS@w~~H_Va1MCunE`v30I z_0~2_21mIZoX)6Sw;=RIa{}Y>kE~HZ&1aP;{G(3`vzkER?cGEZ_N7Ufe<4E^3wk}i zW%h}>&v8~+c>qq-vW<+;)J936pPkc)p5Jm*M?IF^glW#l~@JU*{;}_8fDm#cYf%?w{+U zHY($G+J^@lG&x7xxP5M4{d4uujO#>O{Zz(nhWZZs&^ASvcB#I@{^FTyOFh?Du}tbi zseUTsy0}lgPn-BS-jDl>Z;Ey+4g6zBU&kuNGv-4-@rcjsT&fT4)E3&J&pGy0N8h+D z$FZ-8w#v94=R_+m)mA*!PUls|^_)Aw{~Ze+!(q>1KEr=l*Y(ypXq2P?8(k-& z=CBdRffbj4YM7OWOTcfOnz>`gCFzY?))s)_lP#+?2+vvr^4z%Pa`|HpM|DvG%KQ*z zKc~!o3{QXsjZbu{bW($9Wfim70$E^eGL$1S;^Cvh{nT6l$I*OZQrEQ_GHf5Ib4#tpI!njIH_d+M30B7 z2La}rA1cRf3+41f2q>pb<25B40I=yi?czMd`IIs^W_S{7-`qki3G2}(6$}Z5>+Ik4 zR*dt2bzb|FTlsA9X&WAPk`X8Y7NFS#dR(u4wbL=><=s<@#sS{%w51ahqkd+!85tGyI;+H zq4aM)f`C;_Mf-so4Nvho(8z63^4OO9fC%~|XSdV`TM>yT3n|Z4ni%nj`d|FH+iXyy ztZls&f#NzOm<{gaLv|4|l)bl8Nm>X>H!O|qpLD2j7RfLygLTj(D=?05@$VO|7Jish z)u?voX&IeH9zoBnKyhVL&ID#rYkK4sxZ}wCWN!Y234Y+7JHHZhJ*6L9)#L<$f4lI+ z*^2&T?Ybkc+t{#}8qivJUeTxyeQH}g4&jZTgBK+>2177oV?W;h?%NZWFJcN3kJ@X3 zDV?Qxh$=kjo9`2rFH$Rho$ z8Wk-5#8RgDd}+L<_uuAvql6;1sKr0KJ7gOH(qp>`Sj9$7lq6FU_QyDzQ6(~*nsZAk zw>S>Xqr-8z@eK!(kc&I{LrVYY^wQFb+yPgaK%T_n{U;WZjHFNYY^vO_e-vg0#t*+j z+|ovveR;>Ox1xK1ZOXix<+in`7C!2RAu(87#>SC_P19j3fH>idQugD4#5~655eVFpOd(k?QgF@oL%JZ_B114(3GJtCL47s*-u3h z9v-(D(o6MG8~Wi;ik<_1KN)VC#={qSSZ&q+W#U6_aac&RRH;vgP$xHkaW6Y3irZ2d?qNt+N(_!eXg{tS?qB1)U2jc8TPYRbV&eSq-%UIPf~r&*8bM8S zkRqnmD6mjtIzZlWP?g|kFQQB6@kjDWKO@@f4&f#(jPqn{c&N9}v`_wF!S?W?7 z3o!g7W~$uJCwA1yCR3+6@vMnc@h^+2+=z1B-yI2TN(@4{P@dqDZx!JXfQ?9!fHAzU zcjOQ@g;;=?JgFN$)sQ4C6_RisQk@#jSoT&QL>o5JagZ6Wm&`@VG~!2jJzoXikUvcW zJs}LrY+Pu5=G4qp7*7!F_BRv#`SOhPT}2t}Z#=@cOR)%&75{B#r{6T>=(}BDBL339 z4}*w!oL1!k_lrJdz_P+<>Y6A0I)kz`p1LCAy?WNlU_UxzN7x_hi%Bba0s{sF4Z5Mb zO!UrMP5|b3C~@dOr+4|XMz)c)>26nBW}=ZIYXmXj_aC`cBzpd?w4k}4FKCX)((^~T z#Y`$+-m;kaAg55&|A?ITpqjwJ)-lXeh_6{%EJQ6M67th7{`XrOp6H1b(hndg4I!8| zTdnEsu)B(Fv5MQne)um4(j}7wY=lx$R>x8_RsJMre52Ey?*ASL!5kXF5r9?^lJzy* z>BqikjVPiRC{S6YK(A|;)}7C)g)$V*my1?pIHHBZktGVBF0HfPAlK96sw0T>4{(E# z7lmM41~kciuW+|cMlPy~QnG;&n94IUmUUh`#>tN=>3JW=AW0hGUgJ1aJqrq-%&j$Z z33Gd2Aui$pmH)`C7IW80uD7($*8q!>4cx^b8y(hW+GvC+=Gv#Up#81YE@)?^MpCJk zlsa1(>zj3xY;VJ3YO}?KtNM=QND3OKu4IE))gr4H&8FM#CRfP%l5b=JhK8&A%kx>* z&Nhr4rc8Lqb&FAs)5_M`57Ti3#L8$8Z=8F#PjQy^O+tXjq%h5G=W2b~0Y62`kDNJy zHR&H%@iqRaPu7`flr?kgf>{b~=H3Ver-@Ap=`d3hi(+DSN&%k#kB00seu^+5@DrPM|p``AOJ_BkH5 z=iKXS-zUZOKIC6IrGwB8(!`#_JdoR^5F)Zu*Ky{Hjqsy)n{1V$?cOx`E72aWCJ5SHA6Nz#kN8e z*(4YeH+ZFIu9;R}q!a+i6Gqg@XkT$Z8dV~^o$M*I!qZFSlMrB(Vgtyl0m4fCxC~Il ztg`aN?C2mWfkK=m=6*I18H=F8@?QS`87wMDgj5N@;RnStw{$%RbH5m5ForR)Iv(1; z$E_XfD>5^A6()uYC8Fyqu}ixk!XuelK^!CNQ^rNlK$^?BI&<3 z4RO^Q3lsT zRNHzh+FwzElH8E;lD<4MS4cq&DbNFAd**aub>`E)&a?18IEWhvA_3cuuEs*2S%;9O zyQs6PtHb#b`uqjLDXtO{#SM}sDrN^zgynsF8nBQa5F@|t>(iF3c=+Of`Q+y()?ui_ z=JB@mJm981Hto^f)B=@JoOHp)L;vI!rA4w8=NV+QueO}izS>aIpSE%Pct7qFXGq$J zFXu_gYMbh>HmZ|68VqB4&>;;{q9dhdjWLfecY09|^@qO!2k z-_NoyG^UV=3f`m2VHq0ZifTNf#2n;Kr!+jTaUpl85e1^|fBab#EELNS_#5x;Q~swH z*+G{^U-U;pk}P&^c}gS8|A80mdgBlbC;@|TCj8pbE?f~wgwiH7i49Rpm4O2?9p+P_ zk!JMz&(=TMD9Q(busYsZRU2E|?pAJ8GDu2+_*|eKr`Q*^#4KXz+uhACVxb3yp#-uw zI;X7nSex!1o*5R-cyQrI$%YgkaS28S1dy9L=d5`2`l?fC27yj&us1H@rqhT$;d^yw zUrZ-Zk=qtsgN9^evHyz8&G~iifMwaPR@0tF`ci!sB5PCrTD^(1CMqKssMNRaN0pG) zSL&-6>6`aOjHJ4iJ=C*W;T`(C{YWk<#cosySp`@Y`bRkQqu${0qFT_<>)|;H2&Zq{ zSFu2Uee1r6g#a4~9J9+(pqJPrDTsWLLbZ``seieiMh|iDlJ>y_N9D2xm50^h1{H1V zVO3OjR7sDSzP+CX3`)`>tEMy=$$^?LcMPhL_n@3Bl8rC03;z=+_39iAqs*qF-rj`HW7ahg; z1&oX5u9}G7>-dy78+GvhtP47lgQ)vRs~k5i$x-zFyXEHXCR=x`3s=QKRI;j?GSfTF zMQYgR%{fd!_0En-mK8`I=Xg|E-NFBsMOfxCt%OmzVm)qicE=-2)RIhSaA0IP=$VaUbo+{Ui%zd|qwiGDVX(Sz0!5rRoy>$*8k`!R6>vJF&Hqvom7dOtz#Ja&V{X-{o zSVw`%GfP+ekNwHyHr~RwC}l51i1+`~ugtUZTl?p|<2=`mderMrpdG z40V3UyR%bAAHf=z!ALA%{MAapLzrj!`@>014*PQE#x%ke|1IWzxwnn! zSyT&&pXL8;kVTM2Pt1KNdNJ!sxFjH|Z1%qqmDr1$f(TW~Zerck3AS*;aqeAO-@Hv} zMGz|dD8)W$lDOd=JbrnfF80}F?T4@e5Ol*1Y?2N^#E6q!cmdeIyfLb@`tEKnZc;BO z#L7Rz4n%&l{Oh~2*|hnl%{P5u(+4(vVABUSePGiE@PY2@Hc8Y(k;!6dW6nx_ykf)5 zlXH~R>o}&Pew>T<<2La=G}xFM$L)2Fi-@?r_Gz#EVL#5t=QtJ}&a7(;{*GKYkOh56WlpdlT*Hfpy(C1k7 zI*w_nF76{)X(t})qxP!Pd6n>>4RWIs`_fHqL_@MlAL_+hbU3H>>YqEu`B(b2>%vQF z2*tX9m-KTW*PEO+YE!W^0wlDRz z_cFX3hjJhyboAmJpP9hP*tR%AH?aNfUFlim4{s5g&f&d&B9<+VLhYxb(E=sBk23f7 zIu!P@4COJcAB;dv2;8#vWUM)OZ|#B)l&}d7LM(&9`)ki1iz*@vsfMgTT-`kP0V8sZ z;6rOs2tDn%JGVz8_^UEkhEBx0H3$Z2e!B=6**@UhMxyX0|Hn@)EJ4$QALZ4Zy^FGz zk~c(~I?zdPs_kO?sSc|=H~pA3g2Wr%J{-Ru?rv1n4k8*qPH;Gu`k9P4k;M{g-#&KL zn+)9++g1r(EA5bh2`U8SS?G8~mC%%5_b_huU2Fu@B6vlQScplw;M{QkvOD;Oe8?RS z;YW#dZ1Si-`{!*|@)2;bBb(d#{r#wl__2D514wJysJ>bzKjEUv1(o9l!~K8-;!0G#fzmWj zfxWzf(!}ho2t;E}K`gjD-*bBNpn&rHVlH}Lcp)NhF3ktwcv1fk6gW$lsUDB;e{ZSI z9VGWYxd|D@+RKfVv?iv1uQvb<$)Ykq1GccbwHsh0wAD?mGkfKGoPV;Xo$Mi>th`mJ zvgj`8eSD5D`Wjk+Z8gQV&s7RrIS2TohK9 z_K+&ZVJw!tIU8J=b5j7OKv}j=cQjIpc3}3;GC6D)0zC}G2Hf4G%!WW@e zA@p=jH7A4wJ)qTyug%#6HCC<;BN0E;QB2}@QtxP&j=B_{A+%`xK-afAhXx>?x`X14 zoqBU1Tc5D7@NMS?F^LsKp@Aj&p0XMiG(y?$l}upd(=kJDhTD5x?xJJR@Irp=uvL~gaV$_oO1U)VKro%Vhik&O zisef!Wgq}?fv@s@PLN{}3fR%Ocas*K;+{?++sG)_Kle-{*%##{3*}TEHQ11~!JIje zPUaDMS>1v4Rk@%fYNS$AR>7x96zViG8V|>2E3M) zUo^=x(gbqz_dGJ^)iK$H7lTk8%L66~9P4X0BV`PQwb%Gc(N?{rz{`*tCqhajm-IUR za_JT{jnIbjpB&_sJr~YJBhtdGw&{-qXt&M9!0ilV$dm*H!x zvLWt^(l`W)>o^92{nW9}U)H~$TFfcf@v)`h1ZqsRD9`KAvoENFC)ja!RlktfYGX7w z#X$phF>c>+>1Q6JA;M3^?1rzDet2nn@m$@whk&VVoQ~S{ogkvF%ktQrP1AXnuv}C zhN7-RdcWMgP!#{N-)XJd4H?*eR9XPtr4&^*bC_-Rekt$JG;xu9ls|EgE-FR3;P*L~ z`LE)ip}5nG^MDfQ$kRAxUnt^KN)yL&)XT2{IGrOM$2%3MDxjuAf-YWX8sGme7Y>Xnjgm%sY;h00OZr#)Uwo+`*|W zZGjM44p;iIJ@g1>uu@17 zjcocawyLhyHV}D1*Y)f-cX)9tnovc|Z+nNC^YtUWBYG+Frehr*(0gb$Q3fgNvu+*Y zTGyN?-%P-01f9@}%^V^OUJDaIx>(1cCmi@uKL0#j&;C*-M)Dwe4-B-O;IoTrO2aG! z1SOsC>$CB>v9Ju#8=d94$mAj&&0qB#}ihRw|A+V)gBVK`K$ztX#iYO zEX@f?!$T*WIwJWQjyHElT*=dESV_(aGx-+#C(h!StVanS<-}$SS>I`Ah{!RQ`jnT3H0Dsrc5* zPQ|G-3@-oG@;8fEKoeOy-ECQEc&WaFl$cjOv-=|69tSrnKh*uFIlzZ0SZjFA1dM4& zhHz(-?<`E9>U?)_=Ue#c8q#bWL$MQn-5swvATcjLuz=7#+zICzVUY@g0@upk4g=xg z@Dx;_@~Q4nb3G3UC$bw{kMV4_l!+Et#LfojhqyY;;6j85k1^3*l7$^^VFE}uvI>Cm zqr9to?A)&a4Lud2+P=}6BI9g-pJk=Ug>K|1X7B^{FXj7UAS2DjrNx7nnHEj*=|Ck=DZlB?))X@Usr<_R1KjCm3i}vPC)gXUd@4lD2hHP1 z(i4X|&QsvRV+_Rj#WTk{yLUE$2!VKVgOuA*>bw6cQ{T7T8=EfFv4Twe;CVbTCIBIG z?VfWpB^f%(7cM%Fm!|yTwzE2vWu~_jL6T3$& zIvu{D~Y|`)H7QOH33zVTL|VP4=PisKPFwuMIpW- zRj%Oo0%ukOM^lc4;4f>Iqw!B$AB8u9A@%>Qo4N`TB4}opbslW^7{8@gqzE;Bl<#&C zLSz{M*(%t^j@RDmninZzbtt?scSn&~rZwuV&GKG+Kz=L>BJcN`RZAOw1QNuzxa3*r ze`o6L@Ey|DF?zGFWA#y)JFj~6 zk9AWY%2+P-NtLN~sdJ(Y4KDUmv^W>H8@6GBH#|ps=@Qp*o-LL|=i+wk|G`&pXgdtf zFt?-8TXNT8c<7yc(uehi6gUo4V1K@Oo->xbH}W;Xtei|4b?0X3pTd%74$*#UZEgxc zPwTqg)DPwpKmimg^|mH@uB)VnO=f#a995O6GEhTCbr?~j*Y$UsP|HF{uM>Q!Fx$x5 zbdP@DWaX;Z=$Ok+*o|aC?aS7Hqt_2hz`fqxE-M2R4$eKJjSN3_3L^ngQQsm+Rtn}K z@1tDBVq6%d?l4!A7>TVr^$}4@Hb7X(GZNOcTszdsCxxX4KgvI~AbOsbg(EDh0ljQx+_U++a6tcv)a+&>4# zB4&MAIuzL;lNuJ0Sjtl%a1a{E{X%!fxx7H|3Rab$baO z5hr6bjkhF@{7r6* zT(A_y=1$gU+NpXafSkBA<+uDl@c7`F6kA0ZdGv zo#uIX1wZ2lUTn|tn}0LilphkQ-ig5tpW~Oqa{+{?fP_Chx8(s0IvCU77kBBp-VTGl z@`peTv9{DM0HJhVztuYvN^}G%Hr)y?4t$7nI~Rw}>tv1d_R1X`k;&_b%l>6naf=x9 zKzxgvC!67ZYYji`-m~zS53pKXI-jexvd^`k5iQ~B$zauyc=RCb+v z6h<@%k;f46?T*RJ1FUp}2qG(&6~(`g>)1So3PnnN3u0*xE}#NI2o{K~Td_q`S-b8Q zEvC|X!%}aGlN7lkxT9yNqNw%=-`YETZF8wo0G38!90wpZvS6uonaqy6$2(xj%KNk| z%)Bl~0Rt*3lH^rcom+q{c&fvQ8fv}w`f9R}| zLeqmE<&#=4dZuGkj9>)+{OK8wBLXjd)2_ERA$`S2Ptiu6XZR$e%F5W4sew`dg^4^> zYG<|}Zd0tl5;>*7bh7pvr;zj`uu<=%Noc@UmBZRhueg(Ph{C9{*po{2%nAreUG0y^ z6ZE1ms%+++Meo`_omjGZr3eN2Mzt|=sd17ue*3+ByPk$cCqm`jeZ_O6K2-kRCoiK) zNWcB66BfzJi~ACAvQp9)E2}tQ@+>7TulMnF;-YWZxZR`8NEUqKgzsfi13j|5seGd^ zdlh-#!&gYNjbchkQ=5$WzYe4F;M_k^Kw26kNn7Q#!3Z2kt9Mpo+IfaD@y!~o&ca72Yze3LI0%{TFJdTYyl>enjdSyXr?sEF6I_rn;*;Q4wKlw{{7iOcnD#V$hg! zXTMa#j+)`*NWsc7B@v!cbgWj z{il1%QXce%JD720eKA*YrC&}%HGY(AhKQ;&ItxfsP5&CM=>mYNb zVZ;GAWM`=um%8Qw6E?ya>~?ikVLA-w5XMC44RfZ7BQ#3^ zHs|+CAoj&3kcYy7exW(4w8q`ro%c#tJ4p<1$M}@Td9usu#7gJAe2~gEGD7*u28w^* z!Jm7az>?%zIqspgOLiK+%rDs&x+M>1R1k8nsy+D!toL)oMuv|4s5<|V!pafm!c(7; zZ*4?5O-`}rfCsVlsUH=tX@33dN##nDGb1}cq|=6Uxa%!1*!5O~^MWck5+^_KtAgkP zJ?r$ax>0HQ?|Ao7JV?AL1AlCLtK7n!HCnqt&BNjU=^O?8Os_u?GckYd2RRV#B{?e1 z0~Fc-l>R+13mS6i-(`w&L9t2=oMb29Sf?4RPWHT$l!qStD4*Vf_EQ|Es^A~?CBP(G zG(+%r-LmU#H>5NP9+y)$$!dssZtKs!&YVn&O2lbu1T1WS+p->nZ~aYaJ?Kt8@Q+x4 zOL0ADEk~A~S-|4T;`IPF!gyIqOcrj^vL0k(PY>IXia`7ybFT-zuVp>xz?StOQA!FZ z{fo|mnGeXV3&klUn+TiOAfOtKgpJu`qmEvWDy<8dN%HxGN~6#lk+C&7DdDPWCL6>Q zvKknRDVq@nanM!`CSgZZK=K(Ye~<{a$V>TCU)ovf^dG|9wFc{l`)q8Xc_7f^0%!OH zzlbnz&4113^Gmz^jY`b8@Q#B#bFTbR6PWP>M>dX|AmGB`y$(S!*UA;3u15yudb&X( zLa@4eh4b|;UeihsRJHxu(VzPo9A`pY2gVCoxeB^)oCW8S^Mzh*ehMErcQ`N=W66a zU7ywAGOrc!Kph8w%PW1YnSBum@x+sxO>4{GenDT*ZBo$M2iCiI0L^498@8|^Z%SeHK$)UM}<`VMW>R48>?S4*BiLM(kjE% za#Z5cX=D#DII#v4z4mkRSuALzlxF+A9p(o^8uJ4ag%RiEj=>da@U<4%uHv#~-2qBj zHnBq`W%zc@fP3Yj$ADSBu~1pxIN5oR1cUSyYI@V_dpQc|y?ah_ggdPT`z!^>f4_yo zt}a8?vxpJjdgMxi1v|a!pY;Q%=#~E@6(h3t-!-A3a)}!B2zo{d`inY+q#UsLWv(|u zUc`G>rzv1z)OssI@?RHW3~|4&sf!bx*V&ES5ZLvEf6;)bsjmu*sF0%U0lD&cOs{j7 zXH0wvZQ>TK_GdGBNc)3EzXEqCG@@Rn7x-i|nblM@!h z{kDY_f{N8h** zg2MSq7Dv#t+zcaht@GM0-n+>E2RRDx7X~Bp#=5(sM_p4Mc}Gr7@`%_h{Gb)0;B?44 z-1OSTQkY=-AtPXZM=oZpj(lic6FaF7t{U6)=B*Q-Pg&hn{vkg)doosNYXq zZrYK>Ml8Wb4pLQFPBQaC5SU?!7t~x4aUPX(<~YGrWzA}gc~sd?CLHh;){#s^sr{qiIujZ`)2<-7gAnEP)3 zpK=1hbBCO>P`UP%#{4ON7^xLI%cv3-*`9G_F{wgU+jDpBdOD6+f&KBh^=^7dj;xcY zLDfmruqrgz;7O12T$lAKwE4Ve%cOipC?7;|Ws${QN}m*bYs;Jv;iUe^1kJ86_lhCf z!IlzH*w2a+XNHAGNO7ZtyST3GZX}}{fTE&QmfDmLb)Q=5^8~m)KQZDs))wtGSW^N+ z*i6FScGHUiRID5?L`52cQh52f-cE&c5Xh|l)aHh0`Z6)`aG`#KU z@|=E2(tM+nPQN$qcxv^z9~xiW#msu3wV9@$m5sPaLQLS|cP%~tll?NYb?ko7^5(=Y z{;Xbd+%e?V9`CM_MFc_hF{`Cc0YCuWF*?u-Z#rB^*PG*XXLaE9yNGy-5M#C@xaH*+wepEkr%=od2y6+ z>CJZk+><^S{+0fuPm`HM(F3|S;`Mjt0T|!>wy$k84^4E!5^xL7U3=08@jf^Y7wZ=| zK;U4vU@>6P=?%_lrYQz`m`Wku(CaZJe}N0X=Q*dWv(xCgPN~_Dbb_KuQ@(ph!^gV_ zAha$z@F96*Gi#{8`Z=vwi+vLZIowTJs1uJL%_&Fa{xu7s%!i$VTy`BqMr7?~H7W@G zp`08s$XO>qjw%~#Gi8$%_LeQc!A`-({yLQb?iMXnkfBKBfEsY{et!#aBO$G0*Q6>! zexPJw>{AsK3ro1DF-a>Tw_5a37ez>aCdK^ z^5&AD2RVf#3uJgx3t;!C$zg=LHetO276g3ZH#k2MV@@NmB*Fx{R182{6BBDbJQ<{Qw!HW>bcg(2w&Zm~^|E014$UmTn%&$XQQ7 zCN(OWBWdy2m{}Haqauq@rO7rGF3bOL2dasGk_rKr#h_T(B;fp{pYOpm^8gJNYx+6y5;0Su)V6MAK?s9Ek)!^pw`+P3Bw8vUdLGk|t zzZJLgx2G{V-v|LS_7Or49B@3$kYOys!CyYh9Y)d{S?TAl)J>Mgc5rd&EE5Fi2^?jIm3&T?XT;!oh>sD) z!Nk6@zjjRSnN8+ir`8q)V6`Pj0k?UTyG+))P`IDNwGu?gO)&Y4OM+o#6Uty09yqvO z&S+M*I-?;D$&0)87;8TlbM7oii0I*hqV>sw-*cUtvOYKx*-kuVhN=lC`dNMPBc2B^}zyb8#-Liel}N|M0dr&MmX0?C6s$5u6@vBs0T`BzCew~nnHcR%vG{JTVzYP9My zL?VHNI!FhC0CiOExdfitIm{(4`p&^lVc~~)5r+-&7?kX}wcd(wF2-j%?!3UoD~@1L zlbc%^C{}GMul!dH|=GQ^=!4X877h(g6i$KE&v zXO1)CG%LdU+_QLDQf=e3_AZxWri(wQvEAI|tPWx{Mls}OJ297(5b4^jt{cbt-1B8} z0`eo`sSZZfdY5v=XPPq$1jJ@LJ_mx;b$4_SKuazV!hlLU*?T#zlz+lPJyiw@kbH-0 zTFj?3JC|1;%u3f zMdRQ|6H|m=*?{z#$$%p^&F)yW3%>D#mKZ{KXjlIZhx!N8fw!wKZ>Xt|1bw=P7&6+H?e|@5F!7d4lN%9!v|}(1tQz$o2y#*!-&ZTnom4qVDdA@Fl-PSQ}q z(4!L7Kz**OSa3WU~sH?RPEH+m-xBHTvOAl#i)B+`vNt&+}WoO#uy6ZNG5pMc2Yxc5)7M)aV-Q z0a9;sH!4!WfOm2)C^ocq`HUJ5IZOTG1LC0^PdKoDBiCu+q>D`;-2Ak|R~@A4S};_} z6?n0p8=3pF3J^nYMRhhb;Ha-&%i++TJ=(pb_1-_d*@RU!R2Vs6|60%K#RLRQcU<`1KkQ^bN`wvDDelHu zkiB7V?Ss%GDn@PXB`vq|O_TD%E-a4ne3O-jMnZaIH^6$B=gKUF*j7ng(C9_2c@KPG zm6Zv=?(Z^<1V$UHFXKY5S1pW7RzPGpyd(Hlxv`IEV*n8#@MzuGVe|-&6 z8cBu`XdwEJ&Oa$2y$z_|iae?`(yCP!dMFg-$X3$xemRh+G$qQ0Lho1CfP#`_sQQLc z?CAjIbtaDkZd6H+ceca|wzy^Kae!~t?s>xdils#%eGMUN_UtD<@XKqrK>oQLNYy}o zh^tr3$G9Et_R^f1T&DfDG#Ke?X<4TQ#mD8yqlG?zkuGY3yBU!7iD@BSvrAE!B z$x@3AofP)ymV5Xlfd`iE;Y;9bw)jl#$poX&T`$K1RByJL#{}Nk@|ZvtULZZt9~Vf% z`@Y;G0@iUF&!e8rl|=`^7&6R=MKyNSGi%Z(`lABPb6jL#1I^pz))jns|h$WowJ6NM4^n0GOJ!N7X=bQn<~ zmF(~HySeYxLX~JijITPeCf5OEen!UO#(==xE#@Tdw5?~_{v&KeNtcXxra*ucuR-irJ!dkIYAb)%4RSo`mib*;X> z8hgo_kO-HR0YCkj%aC;<^-eZ`{LU^zad%6_%7|QbgrpCf+gf#KITMZ|ANz)O9 z>PYxMB}0mA5~VpsIrKjs8RRm;DDe38OmeCaf)l@Y1S zf$HyfIg+eU4|ynW?lM&|LLPpUbo_cQDbZ+ON4}Wapd?V|zC3~msNl-%|HKt<8tdr5 z4}IA5K-F9i{sFr?QT`=r65wqd95}8^U3NSLq*$4>D*Wm7-bE0&S=aSOqdcd8(~h;k z$0#OFpoUoMG_3}{{GzC-Qf#)7v8~^HqtV4%{1vq&7oH=HD5(fB^}}2O0FPpCC|t(n zs3vCki`ocX67#oRj-;Tlve4|U2re6IGS!AgyU&WtNS5lAh{o!ypr%ZDyhhMV)!Y$P zvw+3!m~|#pD^hr}BbwFZ8M&0%lJ?HrGI5KAAJs-GAZvQ3 z^GUUb>oLtz)n+b6s#_X!WM>f{>*CF{psX1GM(yq<;t;o#dfO!H&P36PwZO18-Cf+NW?IEV1Xxp6Z;~PNIZCVL zN+H$AQp2p)#%XPbvoec2`1lWMX#kCO@tnv0x`YUYtJh{v^!jos&U6Q>>crR(Og@~W zhH%1UB&>CuCg)~kM^td@>$iY*LTR8dBGZ3^8?m5L|4O%*pog43F+CwA!%>FO3^cP~ zA%iNbGMumG0#G~4jdoWf8_Tk}Zx3=9KAYPn2Ae*x=>yB~f$pi6+ch7d)IMVko90+L zCdIQqY^#21uVaR4?W<0u=)@)a)NA8dTih>qZYUS+#Gf*z5%bV_wH@{ozxce)sjrT~ zNas|ljxs(M^P_Hf9Jh`4MK3<5eQ3mVhR0l{s6XXD`;#{GkDV$E{+u|Z>w2pTf{z+d z(KG>ol^P;aOo{!#&dRk5<^HrTzSc?#YviXaU?&z+(&9hY6%BSp@L$ztbxi#(T$&0? zj4TW>RwG4X7#626B5xYzL9AB(vh^YAi{zeg2EFdmT@S0WdN~RJbf3~Q(y#F+otqZ3 za4JGZMjHXf-!~jmV)ti{pHWX#e3d^IU7b8<`2(0L7YmEI@JO;G@@}--#E2uct#0k# z{kpcQ_7iGPKtt`>PHm~LKVo>+)6Q}Uw#uJDfG!%cG6Il$*Dj%cZH>RB2u=OD zxM~Fkuzku&g$qO+@JBbD7(3|=usi<_lLk!}?+7lJUiu&NKpdUeG!|ai?^l`dQeJ&TfA1lF>f39T|zP)trrH9ZHY9aJLwGcX=hfozx{4nb{n0M#zXO{Y` zWA|hC=A_GABr zqtr^C(WY}aC~er{eU6zCP%2HU9&2;nX!KUJe^3Bd!Ro*9p>rl5gOj;NxbHuckImc( zPL^E*rJSVz#$Z3TfV^H?iF37#ECnqJ(h-_S$9lq!# z3e6US+M&BnWSR*Ew3Vr6wi=!Fh;Or~rrVl0Hg_^cQ&46W6GUx}H=k!N#F@_GJd;_7 zcR9h#`eK%w%o|KIn+8$UX(k5#P^s>e6TVA$6zIAfgard2DbUkIV@-X+nqL65V%13#4 zX0sw$!y5P2cFc}SjUHJF2zmVbCctGILH^UZH}_!k{M;8u>3IvkrJgn12XnoR^4cpM zgCv@__C>oa=}WghAtA`KXkzBKeY-IDsb>~NG&uCK1!L_{Gk3tCWbPN#7BQjlsL~?l z{auDEqOZ*H$5>4mJgcTAPV+=(lSPw8O_U^40MBH^kRfN_xKGGw1NnzJnxmdnzSvQ0 z3gj2&uFSY>d!er~Ru|14k^7VbOEprnN<|GvT0!Not8_iujVd{LRPKvBRA$LGS7uF( zFj?}&6d3c)dbCJq`CEf2|7@d}Ra2u8#IYt>3NaQ*jm(HsU&vC4HELSAgOzZqdORY0 z#e=-)jx>BqE+gWO7igh^Y`@9HF;rgaaa@!IDi6tJMyTkMQzN@!`F(OdsT6Qob3pRN zEm`qlEm^UNlCkWOZKMre_|RM>J$_yrb9Z(uvg+b}Ps(LP_#a!k?{YWKf>k$!zo0Lg z-Z)M}W`qZ(e^x0gK5?~KF)KNe^22eT>@Ox~A*b;(TIa`@07~yG&5sZC`Egc0tc+~G z@ab?2jmp>g95+h=ArIeiVxp12Q20YP;1Bzb!9qg2DH`>G+XEGMIc0*f#C%wctFH>zcIWI3wzh_3i2HA041n`|R%*FCso zv?ew$YZ0``Ppj-e_SU)Yx>I?b+Wj7Ixxe47XkNllI20SA_N!}ZBinsTY9Cfp`>4_k46R^6`5UKH6q?L;ff7a3hoT@D zxdOI<3Yg!l7;;4zK$~@9rL}6HB^+Zx(w@ch>Z8}|38$^_cwqRe$5b- zd5uVK0#$SB?+k~h&-1zsoB(xipWtMJfh={BPi$sddxttyDQ{O=3dCgZat=j@gwk;i z^<4jeE|G9Iy+2yy$TH0X9A0~geGAn)~EXfrr6NhbvHk6*HeyUAq=vD z(nFO+(9~!|erC{&LJ!*!C0tf)7Ki_8xhoWSi%m9rtHDS}lX2~7xk=?rq_c1v@2P-A zv&Rja?_{B}w43YkV;miBhx_f7q8@Mb>FnJ3_c=akE&_pzKYrDZZ85sx4m*@agkPE@ ze{3BQWQLKGq0hrhk7;4~ztkSn+QA>wDnbYEq8yhf&4PZAi)EwQonxs_6pug(ES&#L zx1Cw!kjgXrCHHnA@I8Mpapn-hbcD}8x#-#O;n|g2xKl6mxq#rb#t}}ZdpOOkH)$S1 z$9h_=CTKc5X4NsNM=8%&i^;P*CbMW`7CFVp)zIbeT0EX>|E@P8=_>*%&a;$wyksdJ zzh8>SKYw|$zF5o$@$fLhp?NAXcRY?*5(R4qOpvV#e*703G{h7ZwLN9l9pGw{%kZet zNG9B&N`YSX41At~`EHP*s#TT><`9*Ukf^7g*=de?7iEYwNm2q2Q5wl%b!(DiREdz; zp0NhA_cXQv`|6T5q*05qxfAJv4iEiF#=^{!viZb1b{8nEpPkniFOq8iEVuFn*&@&R zD}U(EBxW52Nd=0&ZBd1u4us&{e4H4m3yNRzA*(pz&{Nwx-11pjVaxUmXSj@n)WlA}2rW_;!z* zX5*u<-j-oOQ3}snhM#r}8iSQISC=)f0WZ-;+i?y_*15v#0 zH?xdpd_nU9C4gkztk2+ikImf-AY9H}o=^m_CS?U2_j@khKnK zxtM^;n>8%LODw+caZS}`-S&u}iZ+Q@m zG{z$puT@3B4tqYyBV=i_PFzplSFi<%nWwVha*BZgSJ&{&Y^#58o(3`E5)c}1}xs`(d@*e!fECHAYyHT4%1B1TalfuaBximJ< zPp=Nb?z^4@s_BHNyHM%NN%)ZBdL)O{t=&2|+#tudmoXk6=b9#cob2!f7hz@JTwwAK zQh#uDX1>7Z)BZ0OTQ+=&Hf1j*(Cp!nKSbHP(fx!|0oTyVnnm_CTjnWeJ6&Js%{gA(Lh^qnrS%mwHZUoa&DEw7)xTv&CTf!$mF~5RFT%H`kIb;yr5Fk$i#L`yoW~Z)(p4BASdj zib34;C8d$}^iuTx!Jo$)kuCC!E9Z7-8>8k*(DNkq%|8G8<)^bN7Tt}_p;-PVZQ;+k zjlnQi$9ZzjBK1sg7U{pJe4T%ycUO~RYZyC>mVk&Nq$CO)}V*)8H)eG5efTJ!6jAs8pM{WIuKMxeIr_Rdom2w&@UU4l#XQ zSD>oIfb3H$(lLq*L#Z||%1t-O+xNKO#3~D2fzSN(p-rrqTy^{Td!q}z<^mzGFm1vm z{>-W{T~+6qW>%Aa6RvYj_$9i{Cxhs70U1j%v+i_Wh&w76jUYZ=mkRALGV4a#BTEM(HNOf`72#*>|#?>`O zBqyg83R_!&~O2^$@&)cOB*&6-vc1h9z6u{oBe z!Tq?H{fyzt`f8;P#DPFRh z$XHbh5um2$rK*$-g!wx_L`gP4MzLDF!AwIva4FIy0_Ox% z2%Gq|o#uH^it<9!If8*Zst_J-H@SG%+v$2xAL@3fx^*%7ac@NUf>UFE9b)7V!8!M+ zgk8i54#-UTB_Dj2@~k6~DKCb&HZikM2zh|>>r}Mk?%F;RTiC7;6K6_s|GcZ3j0&)M zfLmZ`_maVbpCpK-Vqf1gXMY_YfcQX{W>g8quX-hv)l=ov&T^V;BPgj+^KeTiDe{$; zsSAzyQQpVpuI6xzgyU1v@wM(c)lrPbF(>xdAp_Mfx)=-lnnFrqiu-3Bn3=D&h*N$d z6qP;atNKf#`?`uvc7+QaQN!R#2PygTM5juJb*S3$)RpG1Y#tC0G{*b_F7!;}6$JQ+ zP&PfG`FC9NxkcR5MVyHM;>iVU$5KE%=U$vxJc|Ihc7sXVunF^exiDXSrC+M)Y-}&Vw{)4>+Ex~H<(#zpaoX8E%PF0 zeFFivRXX-)^kx^6hOr(~T~PS?-e_)@8IBA>^SVxWuAv6kLOKy+-_8YHi|TyN8_moW zs{CTE^2?p={1CuJj>FXm%wWm}hD|D3yY5S_Vl^NHB9#B^1OMD+h8w@wA`oWNGpSAa zDh65v{?>hkx*@QEgPjkhb?DizHq`X7x#3K)JoI_#ao8eXyA;AA7MDeJG_`uLJI2zk znLs+0BHsT$Zi%H{l*nVTTFeZm69nwXJ`#o^Ab60gzwo%N%cEF=c;DVu4T)%JsuMT- zVkX1=y&Ugq)HBAY^POAoB7ELe%7S~ad-h7+RbuMNFO^%Q3Z-12DbIL^kSa9R7Qv$f zKgv@b?dtWQxOmxH-|iB&#U8rM{qT?|CLV?e0>qoJYF1et=9)+665- z`4uuOVs=|=zatAHJvdOZ4UHI|AJ!e>2+TY#YYY)_$}LW;DRE$4elY=)uIF6R^fcs0 zd9a&*Zigpc}x*Cz6={0lMt@rB34rtNXH!PiO~GK8dgxJe7858nS*(B;Lr@e zIKtH>2n4FhOdamwV9b0OfV&R4L-bxwuz8gvQFs$5l4d+e#T;l0_}Nl`RGqEVNOl zeagGL#+)B2Gu2!V^fza*;Yjp6=h95Tq**7X0xl^gdhnzCTX&*jz62b80^)0niYI_( z3aFv$-r1!u^MVu$5k?G&?C zRI)zKsW0t1GoD+(9jVyZ*H;3PQh}6jz3p~OUl2nwg$rQD(%sZyK+<&{VaJ_e(^EEC z019}0amIt5{OmfYr<{8xhYtMW8SsPsPZXB2Mj<~zt>I?OdodSiaXEE<<&?j-)^UTs zw*AhYN18r*5u0p?td4P6?NefIoJ;3*tTvZ+i!3dg8AfncF-Vn{_gquVgGM6|+0|Ez zni^+sO5&9ta<-Q<%3I5kLg41`!8qWB!G^e5pWaR{KglsJ#xa{>jxYzh0C-Xky>(J+ zM4_`f1lJ&?N}ZK`orKiOPtGs3R32R#K_A$vD;%(zT^sc5SHYnX9c;z2XMY3^Cza%j z)NmpweWw;oG{nGyJR3+fG2xx346&p?G4!K4d8Ku zb&ZrCuaRgp?6kcclf$PL13PUw*OLWRsy(I72`J79h`@v#rAk|epH`~T*|`k&u1x2U z6@`?_7{wv-)G6TAPW@EAv*zH3c%Y3;LhKmF9?3?PellPA$sE~g&uYZEs%hTw>}z(Z z#XH&4AWic`rD9Jbx8XgvFKLSisS=-#6G6xv20ZSW#upzx8(HR>rJ(v!4g>>eRqom3 zWZ9w9%+{Uivn=*y+hA7$`Bo*BWb`6=HA<5IS&4knZJH_>K&8^M$}n#t4m1|T`9CWa zqw7UWzLV`~oZ5URX$4T{NBM6h{s)yTVN=B(Dl31)161$(j=R%BG%G zFkfBro}C@(Dixu-bxcwf?`b6^zgn{0U)%!KSWY&;uy4-U&@h|Mq-|O@wZ5Edv&?^B zhezS2BZvh;H_L{*%+g+MF)^EtDYLPS_3Y#3y|oD)WX+JaIk`v4CwDJZif7X8tupXa zBZOSXn;}D$MGDrlx6WhfV+tek-XruZlCR1DB{dqcK?Vu9&}*g`6gerGlH4RWn_wmW zW2IEFxA$E7Qw0oJL%#!%csqwP-^0$!+*`Zk39PW748F0jC1q518HakNxjmiDWu|ED zRvW)G_s|VAq!et^NWGGa(&WxtA_}6kHOg>%0CgCW1-`)LcxV)bTGIpxLIi|}d^Z<0 z){e`wo)WHtVhXOE%vVaLCght1mn_I54k#qqD1&@fPE+Mbcq&i!G~N8Dm<*uuiteBz z>g2a?`i-`vY$iB>_ErQ_#==h(pi#4iNj8udg(iS870{rOHW5g2sLB|NkaYy82#zEh zWGc!Lvq@5zsR63XBz0ekNsoFiR%xpAP$-g3!b%T*l)4Z|QaQu@v`R(zC#k41i9P03 z14d~<8<#;)s|)3~auX>0V4tq*)ld|Ik^E%7@+i-9HvpqRT)(rH>bY6|?>xQZt~kcR z#HB4Bl~V2SrPTS_x$Ibj-8HMW(SBy@g~_4yTPGD#>MJu%kE+Db=us6^k`GN&#rb_; z$VP*y)4rYom6)|Uk61J8C}UK^`He0@wV@(+#LmR(^o~na)8;`|K7w42tjVYuU{S`a zbX||ENd>e%d{t{8J8q9N<{eSTJbDcv8Eh8&Yftq5P`}#Qz((QG*P(rwJ+KLtQaQBK_5DI{CAT4& zU1NcvK(VktcZayl23jXPLlX-%9J&$kRR05zot7wAV4OlE7UoPx;W59LR4xswLBbSn0I+=$AMYJ40-K$KWln?Zz`STzwV73rg?5E1n-J>%e~P7Q=r zIV?kC5YVJ0i-zo_h8vzZVz7`>z_E{A?Q#Czig4X9RC6Pb!z;uJF$qa2p{Zkg$Sl?- zdtLAs6ZfzeXR-!erluh?`SSP_ZfOMMY>&9;1a{7gdGIQx!)yNMODh@X;7%am-@=x2 zzxE5Bs^4RT3;Bw}(q2M>tF8pVgkxd0i%*GG0tcf$KQSAYK=X5tkqyuI!#90m;Se1A zVUEA^n4o^0H`#Ibfj>?Bf9bbHfJR<~6q0TSx7SD-USfEfPvPhwQ7MB@;+M*lO@64x zBUa>HRU&81O8bE&a;V`-9V|vjNU78};cdQ>lvENgqYUZEG!Eth8iW`McTrDI8=5ms zj^Iy2VT6*NPgz>hA%xs4D~BK!E7kB@^F>X zQs35IYTnO5DyCoayuYDLwIH%pV*9RsxiI(FQy8ss*=r}inY_|T1lMq}7t5Bz^37Yi zUiMc83KK*wWls3W|qe zwp{w*=F&KJ4Yb#GcQ^aWW+*1dXz38<66mddGi#-jY}PRONo$o7fvUp`VNbAnd%V=OL>2hW806c+?uk*w`Qj2S{ zdwcB9{0fhJ391r}b3>5=fS6@p&$Zb`)_F>)IjakuSd8MpLqlDRO75As0V_Jp+!TlmlOj=aTEk+TX~X+1sK>} z!UREB*TW1CrAe?PFcTH=h7ai2km>Dk^;0gGi0QEO zmC>FyOU;H595Ndm_q17=?IAv37>cfPE#IFU5FpZnZWS{E@apG=cz2T{~fkB6W3} z(tN4TR+<4h^VQkflpaDGkMGn4<{RSa8G8o-R+{BfD8yOL_BRd%xB2wWvLA070<0wA zq~MRIT86-CwNJ(Uh6)hpfKn7JHSwfim-EF=w^ExAU?$;c3pU>>8gI3MWy7*u%E`X{ znni6@s+`Vqbkii;$U5_+L7;T41SL`2Ud!<59+U(_FwJ<$w4TclZS>Km%M&3wvI%qA zUpSJZN+UGAfd!=)&R{GCD0?@gx1zhIZE=I`eV=c0Oz|z@FRWDxa~%&$*@Br|4y3?X zIqI`Nn|S(C#~cwKN~hz4OLsO+@~LCY{1F*AfG68`FV^)|bPK)wjUrCTes8EN+9auk2n-R>TCIPG046SF9;( z1x7f^En#k$g!#bA??C_sf>2^un6vLf^|re)H$sMSBVi)@1z}ctV>C9)0Eu;oEPWyk zkVV5s>@G6))zkSXPe5o3hvt!nWxEpn=$X^P3*Z|34GaRT-{7$jfXfGLlpjI;?% zIL=Oglu>@^Sgyp7EUgNH0k#2eAUV^Yu7*6}6!r9EcR z_sds0g&{{s0G09ymG5vCRHwci>zvxe zCGFH!=ha6%Ij=Udu}~7yi~7UA;#T% zO&WyQA9w9~J004Ugbh&s-p#c~H|d0_N}Z?+9c_*i$}c#CGk+-rLu#V5cLUd&RI99? z{=W)BgEu8!$G&nb9x8XvaIs+w!Nz{PQ7>ipwf*fu$)SwlZ{npCe!)Ig)VX1)HYjhv^j1s< z&LQ!QJ`NU?)rNv|Ox>{F?m&d}v>~g@pvTYA3v*2N&wIfMlFh>qos_1~>>qZT5V)M} zZ#3-UH`N9$2pSDB@9;+mXMR`@Ep>+of{)skv}AlkLuvUht9VcnY_V@{JLtbB-n-OA zW8;@)h#)3Y2pLQw*5rG_Z2*78jZ{So$g-9AzB#&+oyt5=P(w z6R@zYw_>$#Kf?@s<#rl@R-zqtl6GRW@<-gHp(cAoC<((GerJ-F*q7iTR2V{@llv&1HSUh_Pr{9Q zQhAtv-x7Be*;Eacn4?75J%Y1d7=Zu-Ec4{Z9trVniTz@`su zYd+AO(`KnmoHbFUWD?DFkIw1JK*wrBnW~H1sg2HQf<8Pi8B*(wsvGu+kK;Dtl`CTz zhHYBtsDG;M5I50JwT!6Y1NxKq#`sC_|{Ad@qqj>#Yd42wM_WP&{6FhRE&DoLqS$RE|ivJZ5!8QfQH*+6nQ7oj4Y!aE(tRQT)fK zQjIpt#RlTAs0qk&99e{tfWYC|sK@D4YM&&}KAYN6a{O?Apgw8UPxxx{TyGXbQNznk z{2`tZ7Z#R&>fZuD?ATX=bNQ-HZ*{>F)gV;j)AGC#Y44Hl8CPyJUxPg_lx_}V8|kVt z=!~8x`EpxQ@)(p2zlX1dW84c#*^rV!QGqvbr{=m zx4%nTG=yHgA5kzfPCc`jW$|xVWZf7AuJg-Dl1Cv4nkoa_LyAj%x*iE&fWq;H3LO9H z=3Q?^cM;oC63%ii~_zpI;fLo&1G1qgv}QO1$Yu{~PZTd|s_j1hnw z4WrbC{g3tGVXF+H|DV100GH+{&bG&VB4fZ{5J7-4LPTMZNroYbY?Cv>M4KpyoJ}?u zWAX4Zu9n+1S``rc6iH6#%$sZnUN^|M2UJe%kcd98yE7 zv{EAie8(9pq(AOre$Lg;O1dda+AQzC_v&3woo(xsD3kKIq?6Jo{=MV`ak#M%VJM1G z#rvSUXV>*s%=hYfqJc-MP{jT@zBMt-c({>JyRRbzZ5(FW58*~Yf8^&2P04tqum1R} ziwZy+wBEz7>NeLM{@Vj#@(c>Y*uW1PryRKOT{C2Y0zsmd)Gk7DW$5;tM7y?|d}G0A z^Rsd|78H~croOOkzjM|wDgcyl38*i-vo2x#IZ95g$HVKCG&m6`7!@0-AW|8hWB;da ze6h<>@w;A;eX+4j|A%*7Z^wh?EhjnnE^j$0a#nGFu>|8lhtbqa;<&^(w!8X8O7&x} z2q7^^fS0`;-uzq76x^U)>h#?W_50b?Qo7`3TlYS85?4k zo|6r1E<~yV8X^ zRBq)inEeUV8aEuYN#z7q%4!{ZjraPE#{fXoE2TUxU%V54sw)5h`@SXzmx?6q2Gu`1s*Pm}l$1iX_YS+UXPe0yn7>MmzH`o$8;%W(8l_wb zfGccDG1kb!RC(o1`<<|l6|cJBx^DSK1Fr<&nGRsq{y64uy+m(gRcV?zqGu$W$+)#3b-r%>fI9MGRR>3^Q<6xsK7zv%I zr&KKHnBL^KtzGaxe9kb--9Tt1vUM$ZdwKTQSd_P`t^<1qV+*=pqXRvw0MP`9LrV|JHw1x%NB%g+7kSclhr~XGIV9 zSb+sMaP(`12Z#xexJ!TDkxDd&L7fzx)h$c* zu21>{Eg(|Yi^~8Ri3Yv5BE)B0f&EYkl~)+M0gnW|%(JKxrtIOTo(2QpjDBamTmcU) z_)xyq$7A>(0FNua-@)(b&&gTH1Qg`NvClDWac{n7*Y$R)+i}o<09Xu8fGOkS7MZ;r z3a`RhbxG-aV1$P1KQDLRqCgEpFfv8Gk!zW?b1@3xmz-}*Z~cp35Mm9MGr8w`EqW!9=n)o` z%dGQhr)?wiOgS4W3A;W0>7KR6X3QkZ5m68DP)(XiMebr!e)@YOD@s&)z4HNdkwv*A zOssD7`Utx~gH3Vg=NQO7>yfk(uc17?OcekWv!8tck?we=VK4t5RSe zOnRoU`JR>7Bn+jYDOEVMK>tn7-1R1Bo>?+e4eUe#8#Ggb^rar#eBZ)_eeVvxV%Jk9 zPfoH?s*#9~_WERFLKYkZ*hHiJ(hn-%&gTsxK}N=9Fi?_ZSM@S1Hd&(}1X#B9R)nc! ztR>zLm5JuK!KCp(aGT>5*nB_`$856eP$}xMy?rg)7fYwHeQ$4M8iRwIT!CgZvK`~O zqUd}Y#49!mD~@mR8BS)q#}5{;NMmt@)%{QzI-h#sh4C9nrm`0s@#90zv{1Iz1)c~* zxE^pVk_a!@e*u3mbS>=&qcgl>?}aIoerEyk_8j{1zveLMI8O%q+5W1xcJe!a8oG=Y zIaEHtsoK{$m3F+h(;=6x8W0*O#~k84A=|r=f)=aLYhMxrG!A~gbOlLkK9rZQRcAkR z$>;D`qHyhF(uHd$%kXA50KzEc>V}KtI=SnU&R=yxqbDHbSf>dkvO0K$*Nxu9UAC=n z&1bxkS*xb6ey5({Y|G`C4!4>w7t@b;q5O`=UNgyix_5vpk|_hx%<eULm0)vG>>zaQ<0X1!LgQLJZ}hy#(Va+#D4 zaH2uHcohzgyYPtt$~0RQ5Y1?5$0-jpLP20Xo+->^ix@=sCx)pG#j9GFbf_~hHU*5-~~ z_G8K(!jddjIg6Isj_~&jC$XT;-k2NIWs?GcktWsK_In*JmspL%5i&=mj)7XhHvaBk z4bCXn`~g64OL=C$YTWqkns|*;jKG!y>20^$k>BLPOuPY(?*NmV_OX3s$(=02U2VFn z7?fKnIVQKN{Hm`eY+DB)-uMXEYRp~4<89jlUrfYqb*6fN?rYmlx-`}u+{4 z<6{`WCih%U;=CezIV zi*`vbc1HRd+g?6j+18su^eK2)iO*SPyK8|$J#~d*h?g?Hs}pbRd0_yoDpjP! z0Cps7xi_at&}yj0ECH177w~Mct#jN}24i3+d4JmYH5CIi3@LYt5x^LOVYz7Auc>e! zA2A{q0!{$q^1=@EKs&#heNHXk!#q`nP|CR6pn!qT^DwyMso1bn3&ESj5$3WCE{Z^v za;Uz`sroMGuGZtc#)>!?)NWM{$8}8QD}11<9!|BYbVeVHio+=y`B2{6!w{saG>0*l zih4q0+p`7pTBaA`QT*t;xYLk$K*EYut9IghxOB%5{K6(fC|C0{Mjd}@oZ|{8?2CEI zkB-FH)>}Bu9^Rsn}Td0$H%u9b2^X0Tmkm%6~4oBXcQTHi`-W zvGF~o>5BdgNp(6>pS_;HVFH2THt@+R<-I&2io^p$KP87VNl_W3q3#HmmaSxssoYZ* zE8Wi}Rapx@j6ot+>VeXM#dfYc)YT_Xj$)%#_V=n_(4;PD9j*CL9$Cx0RqoYj3*(G8 zAMoG7A#uw|T4;KcJSkH*b_Ij$==*3-ZKUAa{km|+^z5hadaDx}4{SRo#|kZETheen zM3X%E;>lv~=>ANKePNAQ!dP}v2KHd^E;-RwY1cp3h)#m~o19oEe2$CFg359XD5aI8 z-lt7Qe3T>3f_h3$G@!DGvG;)`GCq|POG}9*k;m@K?FYAVak}6CTLgd8k9dd&wjVm) zssxD}^jDIP@-7F09K;ZPkc=i8vt7-nwbgc#0{KV)YD zxF|01v3f2H&V&`h5OlJmY8E7(Vr0jxBTT43hVXs5uD2rm@%gG5wcnRhIL%EE{)u%Q z0kT!3dppvq;EWqTv8ACYUWS0YR;4j+_-9i!>Y1))jVJjuwW`anvWvU!;I9H;@21zIAdH+T_<0{ejKuFr_iDL18}Yt(f=mUXY;#ze3-B8-p$5?(bXTETYJv)4^Fi)(*wjgtp%Se=;1bsU z!3A)j6rt?j@q%4%MObZ?*4i=%(RJ#PPGy!1G;#+Dt#|de>~l=og01$wyVR8zkdh~j z(w<7qlM-;@52VJM-v0?KL7`m2x%Y945ZLIg6||FI*+BZui!IDtYgq_0aS#5MdpIUD zgNeB0fD0|OB{_gJv7W48=ex%{Nq-uNmzs6U5T}r`O3v&f9ptc)2}M}8TSDB+Jp&9_ zh4z2&(P?nfq%YrI*_3plA3R!LA4n#j7%RQi2^CkVU-kf9Z6&QkECx{8^ANoiffh+y zc8%#jz|xzflls+7uYIMAZonxdx8)x#Af5>1SI0npqvtQait!nJ(bZw z<&*q1EF6uop4Dg{EAozU=I7wAHRs`)PC zK3ng9mRH@#+H_a6c9fIu-k}v6KjMk0S~Cl%k~eNLg+XiA>9xI841RfP z@RBRe zn_%tqQ^RPIU8b=6ix#^c;C2!5TQU#B%9*ENCm1JVe@<)nKL1%4gIRUR;Q6z;UCko~ zEIqcCUKqU3)DA~?ILB0&*0xik9F1;Zp37NmCIpzuLe(x{5@K4zPlT#cm(}0(ac6R^ zRV$p2#>+UfRoeNb)2F6%f1>3LEt(+ajZ-y!XX=o8)hP+oOzU3YKCE^;e!OC9hegx( z-L`5?G@4`=5pq!{q$)b_*=wfy?1$U#vlq7XJ8ZjbtG{6IPb~(C z;*66$zr*$ydt@|F^r>tNRI3WgB+htM)NF8fIgR36x^&pa`e% zp4!R~Um_S{p@LFd{5`Ix^OVnW?kBBvp}E!_wF zjRG5c>JtLUKOlL&|LkC`Cqp2IO+PbOJ2fLrv5pImaxbifk|;*7o?n@Dgi;p)t)8}7 zYjp)DK>-4Vcyu_A^Z6xP?tQ@v8nszuhZUu4unHcfDpy^@th)B^JldP)oiW^BI@D2e zG=B#2lS@AjpaLIC!E2hW(-4TTHwoU8YT=3c$?QGG=_kzM{KkGDK&;7*CL&@#q2Y-& z*9bBFh9bma5*~eyk4Pw1`e}=#bDGpuHd?=j2++6#w72?wAf zBa9P5J1e)!QG}9^Pg-Wed>d%D@H#6}6tKle*K!=fa9rG@CWjTC*Hj3Bdb4fQbO=Oz z;@CX5eUJP1y8A&mN#Yb7RUw>2%_IC*LB*>MG53m`Bqm+|+#>0kB}or= zNu!p%GA9Mg{;x|JT|mS-R9!nK4bmRkV%=+UlHln%wbmV$lY(^*sg?5Dl9Xq+SaqG8 zB&>R{OR8o&iwm}!a9y{A>p?9R9$S+1tQJYvD@l4_i=@|;Bt6q5jrNr5=cEuz4`{*j z`kW-9;2E`eZjh4#p8MBI`L~jkr?*&j!<;0nx?hW=HG@7Gsmcv6%xR>J@m2zB3%9C75^)e%K0~~$xoK&u0?>SZK+e=da z-lbN@*)4L?h_idNN_$61+7n$GD+ow0ZDFd(^zxQDiOgpIwiVwybJD=_1eezA=Ue5Z z;^)7aD)so1)W=WZ^42+taC!GB692s<@o`fvzfDdmeBRBaR!8`|a?&dwdQX5q-R4YvwOISAajw6`DqaCzNo$({VOQ%wBV0dDAu5 z6LZ+`%3G&$c&(gNIDD8(t&YK`^(6kA(pgq$O7N$_O*{K?jRJiCXEopy5{}-9X=a>_K(Mh`K%(=_f@O* z^jGpX`2ve1P^B3f?xORZFlP(XOBVF+=T87kdboKN@?&$FxEA?z=~)9}2z)>BcO7Lf zSg2&e!u=R4(uPst=ed(60PB0o0VN#NNvsoJOU?lLb{AchXYmMlP^IlP{zDMX#Tu4c zsCfMxM%-rM-CLcs0T$YUmtr5lIzGbmd~cM*L?u3ymTP=23-JaGb|7FI z&Dg?6iKL^w;XtaL>+Y3P$w_O`Q)U4_J0}{z_b7?B^TC>|=r5Kk0LpqskdUOEVDqh~ z^1yaNL5vPgdW+C9E1p)?_d}(D1jMU13{E0m=#wX{bucY?Qm4f9){%SqGm*jv+?a$yrSIoBvq(4#a z?Hw-JE8~hLvA6nxkySSZ6FEr(+j{o15;;jl^`23zF15RKt#Q)upJPuiiUlRlQOshY z8nd!MQnE1+KHu>4G}~hgOb5)SEhD{HRJot~DLcOb9hFZU8yC=|H_jHNA@OUjw#XnA z+4db%jRP(Ad#f960k1|T-!*O#k)dMN7Z@UG$x6_nnAyW$?3uNg%6#aX+36@1?(Vp% zCL+*+WH$Yu1sY<@gT;1i`SYu_9$&#gw4#Mg+V^(Ye3$l65r(q=0c4e_)Kd;xa`0|` zvKS!X;3F(A@<3^(FbjoPIIx7%RQEurQb|Q|caf6Rhxp0r1s>uwjtLlf_*l20fyG2` zMMr~y`}F??gOjv)d#)uXMQD@z)F`R0*mtf|!g8h3$uEtO1ekv>Ric8jfu{Z0v;j9X zD4MF1vs?n-&9M(ia3~O@s?M_)t#+z3Y&;$%PrW7OYABrX!pp8v1^_{W^8B|uOw|YUq0P<5Ea@JspN7bOUPOjH_ zAR4p}%Aw|@^d?(=axIg-mUA2anoYox!ny?cF{Rty* zQH(a6_DCG9Xcg)zYNeveYW)N?tKPdlv;_5|^gt1teofSzOwp(yL6H6bNzmLh@vwFQ zh0s{Jz7PWzVtwsjGSFE>Y;5W(TD}j$|ND+&wreubs230i5sI*H9_;OKK15}TegKz* zeQ}pkm70LTCx-H=QcAs)OHZmcihHC%wdkY_R%7|I{5HaDlwu^G82{@2A-TU3hR#p= z{|O}RQR>XvqY8u8h}OyVS`S2Hu0$tK9_=QLjuf;89OXUTb;YzpWu}faV0*u>uCOnE z2VdLw?$b5QX44@O5c?H(-e|@1den|q)QUnHv|rMXN;#-jozWF?SyJ8e{NyFgQW1Ds zDmz{bfMxJSnc5U$sdK4g+2Ce6^wARU)-oU{O3=xqi>o9U=-xD?^K_Mj^)a00BqXz- zIkbGe^T*!(ldYjztBwScdQM0|h(1qkZ$6LzbaFKN;daHWT+r0$aF3k

{>`jBnk)Ji|4%m^^6RF z#-o<~{eeMH!64yxM+Wh)|HA``Fbjm!H0bZs-z)L|KTGcyj8M1=#@kjwMBALjZqN3p zr6RTVxonMjwrfXdARw7vG7@9$J7rt!7+0emS)h{5PDfC=CC;ll{z)CwnkibGuy$4?ckq9Dl;xQU$r+Evtr9@r7f*Y|IjT>hE!*H zPJ*LCbaJk#oq^qs9QQ;5ZL5tPBvsSKlmQYyN_n@W1o? zf92xAe?^(&pRO_Tq8_cIT2grVVFqZz@<> zXA6udulL&Vtg}}Gjo6N_z|Nylu3tNgQ|in*!dEQr$@Pid@0RbAa!B`DsZ*&#lhPK~ zn0&L)4O>72x#s0y_?P;=Zpz-joy4YdXZ3C_GI@%=9@4DW*iG*+&JK3urKW__#;ec& zWE9ucx1X(P;#v7VFCdE^PjwLAq}qfQw=Nk!^X{FON6YeTSwX&5K}zc}fS%4kZbeWI zD%HJ*vKZ9lPJ_*#o;&lU>eAMIB}=2p9Pd7F(vCI}y3h~ROO`YD<_stjeT915<=I?} z`d3SNcBsL|K3JYS)u;Zn#=a=vymAQL2vA!_>SeC4NU3DpEb1mFp<=zu3lm(Fnc4GK zpa75G^~%q^@yW-vuUvJi70*=Ybg-x%C0~;Rj#||4wiOUM@?)xP0480#E+;7Gh}G;#EJWWFWit`{--0I#Aa!g$Kpx+he;v+|CvKX~7BH{k&sDWWmD|7cMTHr(cPNML|xqyK+mTO7g*yw7Lq{=B&ZLi=` zH70?y%>lTku`tRLUmjbkbps|T-0-*^RwRATD@^%TjXX)jz*?8Q4PE(FiSR~3 z6+>Nwxd)LOd#VLh7GG+60JRzy!{Ds%tWj4H>7%C}iPzriTOSv<^K8?@wT(7PdvoNk ztF67!NsB9siS_k7R~#qsKX|Xy>GqEwim`9mWs~nqT<3yQjkx-GX=`x#wKsDj^_93C;hx2u{>wRZ zvP*cLJz^C+RLtwCyD(Sv$(SKSOyXjG3ar_~Df2a94l7IenWO|!2X`aia=$RMmQy0~ zZOEX`CDOR72*DU;Ow2vobx@tYtDXBUzE|R%3P~@w&8^1 zb6vM{=Fv)ykB`O2+J%nWJ>C(kcBlkeTj%Pof%jr|9ISUM*jq7LwZ-OBmM%Df$>I~` zSVS<@$M1{D`SVpcHOIVpQgvLW1#6{#b?9uCgP^#;HvEKUWhEON*pyGL;qUgqd-tvV zwCSl&lfSL4Ps`@}x4pCI53f2WeY%^DwNAGbD7bBqzT)h3`OvWOGv5PyAv3GHv|#L@kH7MJgYc^Q z>?JrpD*9@VRR!GM8IrbEWW>)RT(+pJd|ejE6LPUJHDN_#YNx)iJ;z?&8}AK^-#Ra&8n!%{!Slt` zfD0QfX~p_#$5E?{(eWDVuIrqdUD4;!W*q+diV@rX{zO#me-LJf2HlLifd3qne4MW| zAiy%yl>PcQK)KX`wOda<;(bXZ85Hi!=iBdjTv;BwF$tFUUfzvNG?R)qGQi;Y+Lz7u zoB&b0_tvBO)A9YK!>uWvV7G_~O9KUwIX3ONJ#-E7aZzxjjrXI+)ocTEmpq^G$BgBq z-BB}RRc4Q~^NEf1^EL^UC`EAWo5>PZR#;5U5*oCZ{9qqn9ZRR_nPk`<@;kb%eWani z3|Y)}8VN0N1$(W%jZN(eOyV;x=o!^6gU$Uh9}|Tr+sKQ^P7I zMLQt}qjcGYd6c(dp3nM_YW;4|Hi>8t`bFTai6g8MK;ssi~j) z$-2u)AXI;~Eme}h|1Dd&y^dU2)(PJe|#(KlsS+z&CZyqhR z&elq3IO(R_x;~jzeI`dwDWNQ(=y`#yhVMW5*diamr;s3Cgyk5Ca|1;i^87F05<+On zY6kK3_7h)^U+rPh&C>@}UQD?-cF+D0iFZC^^o!+MfBb6mUHS*#j>D?{9RE>50Oj$}g++Gu0M0o684V;}bMI!4q`bKKvrnXZx_9sv=BD);r zPKA0))o#*;BKsmtoVhWVVYXg|bv-L6A@CGX4Ur4AeqB~WdO>TjIZj0x@CIG8q6)}E z3@MS)kOS%$qxUiK< z8)wMUrsyrlczqo5MfLs9qH6)M)7-77_Fiidgu`|IxVXVVQ@GL8C(=jOI)tq^a^}!v z1ODxVf@8HCU!ID;wUyQ2k2Hu4w=3IUXY}A&(eRGq7^-e(?$lUAdWy#rw^ID)ckv0t z652d%U60HS>s_e*ZGmN{IQ#PeJ1=ujWi&VSBBwd?;r#Q3lMlUezm$9}A9BB3 zDstdU#ltAbY1S`vI-c?tvu?nt=TzDKie{|hXl8X8t(LNSpk_Ysbs5#Ke>*?w3fI7< zUSlKA;RSzlHV2KEfY(qaC&c_kIn$OCL4wGD*~*>LpsCX`)8mX%Tyd3<%=CS zAKeSwRH=@N^hbb1L#^kxoN|}Z&As{2i2jgex-L}eXO5;VS39l#s4MSH&8i1&w7AmC zOssx!N;tH;alWN7l|(o;(&tS+?mu5} zokArD6i2K~pcc|Rs1KW82U{!aB#a``*Krd#_caN%`JWD&kN5{<_LWiK_39@JP=PjR6 z{nfl*s_eX4G!{@UCB3bV)3vg?!du5t>24?0+tn^e&e?AJNU4u=Xi4W;#{%1?bGUR1 zQDUkTGX3L&=73g}OV?M&URXQ+D8=q;^4V>NE)O3nX{XvA-F`E}uDtQs_N}+I6YG!a z9o0n>oNfL`AL?^Iz3Xph^Zrx)N{~D4h9wfxYsj+9VGoZ_en_bO({4rPe+JMk;`7O7SBICW=>f9T+TVB4-v^Zs9I^&v{AfPB^Qw}j zjRF$#x{S+koX1oSTACo=KQ@Dkhovd7m0rtGtaM9Z~hE`^i`eSKUtv9d}w%k;OZ z%Xz7$<|Z|8Nv;3vgFI^hM^1wHY1*71+}j6P{m?l}TQi1VYvhGY%6oITVzyLy|cQVLQ0wN+H5dvAI zgw85WX&HnN=^{-jiI4y*h)73JLXuIbl1O`m5Z{|U=Y4-W$~iOVocZm$dp`R|G)@Nc zJkNb!<^EpR_5IE_dxu{yYe;IAg!#J3a55X1-SS-9_#s5ofhC3rB_`Ar%JOF}>_1EL zl@a46OevQ`p|sF^z4d*!1foGcFM_RKJ>SpMF1)Te_L`WuTs5!f?8aHSwegsV-UUUq zjYX2nH&X3J%4J{RoOJcx=pW(OC#&F4Y`vYmG|8+m`xL$=?hy3YpY2npy3d%IEMNp( zA?|Q?d{MVhm)RR#bXmffW17t*Ka-X)L2Rzc~Ld^GBEd5(7hB%ho zw&qHVLfn#wV#9Yr1XJ!qY}5H1<`{%G=gP;_El4;)<4;Di-z2{!u|>Uq@(T;Sae#;9 zzR8MN?xubVb)V&?MkA){!g~d9KXb2Vryx4CQhXiC+zXdsRbzGW9j)#xHsN-rgoBfo z&cgmz9y%E_eb-|p$If97asbU!CUg)IgK9SNBxcRZ^x+ zvP*uY`Jet$bI>a&1BT!_W~y#iIsSB5UMTKq*uq!SpSE4(qB_cmkOP&I17tjS=KXa- zkWu986)I%Sw{N9JH`)Wf2GBEm$rt~UI0jyvdOmGMb>BxKrn6&+iFf3W{3yHye;}KlWYHS3sk?k7ZJ1xjz%PQ3QOmuQl8|I_z@b!FDy6w zznoubo19;%8~plB&aZ7BN)S zbnb-J7PGw;1mt(ly>d=+Vm>=Hr|)T`p@vW!WbUpmCuP08o@wp)TrF25Q(m!sk}Fy? zWTJf`&(ShHU0&gG@N^gQ82%y2k8`hi6&WeC~TLVyUv!GT^Fmed^KsRi?z9(PCsR-g4G*|*b3O zKsJ;#|MF_*Cbn^?e+s}ka@)rLz-1)!EK5PhqgZg>nT|D?mI&Q7ds?b!H^-j2vjQ{O zyTdU2r_pgo$ZNedn;ac^`1LqO(&>5r#3}B(#LI66?+sn9(}SBV!+-gFEjMxqz%K3* z_|i2f{-qDR^#`A}*?gd`?FK~T=31TLvk5fu8t&E?mnXKx3P%KhliBHCm?+>L`h|6V zzMQmwfYp5Z<<8tU5o8%V5SAw(Qn3 zDYOULx!O)Vq+BZ`4Kdnbm8o1~lY!=dg4vOQUJ_1=t4rMxx!-pYN~8EYu&d*1U~(9zx~_n^MCz{erb>5{XBh6WC2qd z>6C*Wz66jVhB%aE#YH6o|Kc+M1)&C)cTGO*3--B$L!PcjGbjrA{J8rYx7~TBODFHv zdndP9c7($*gxJ%02iPav0}nh?R^ZUsf$3$uTgV%c-}!`5sDT_t$HYF)N)*f7D?rrE zM@9t-t$^C}ROzsox+2)Cd|1v|D2KDw`$J#dc()wasHC`?X4I@JnIRjyvW9i!lI z-I5tZYk_^o0a+FSNOr z=%l43@706ZV94DTxgI`5VV{$cgJH2{Y-jTzI#B?pSL_ohSKH5%E(7tA%-tk9-8Djx zo4qU1W~qB4QrpKm6PiUg2&Eb$t8fkh-)3?s>O6N}o|voVm+{cP2D`nD z|5XduyK|5K_RdI6u2ESb&k~e-q^81_mlmf1tc+4^MMuNx$WglD;_st8{Johu3p;)D zg&{(yKj@a$3CDJK<|{X4StZ&w4lYH=4}P9}{mZ@o2kt$XD%1?Wk2OOL7mqCGAVshZ z?UAyBfU}}^|MZv!C^IhWox>{Cy27O3LOm7O8^Jk9AxIs}kVMaWm|MLMhcvz!4slNG z39=qit)$%k(lP!rG?kJ5MC&hu^jZRjz~}7fh1i&<9&BvPbjBTuH9 zad#H@V|F&k#}>bcl;i2w^lSKE`|z~cvJ~@h+9_s!A$gf031u%hKF*@c_0#!upl&%; z{MXUVgKRWEE@6%FEAFUpU473r7B_t$o%Ga9?U_%1Vs36xfoZ0K*mURJ`hstbgj)*5 zYPG?XsZyTl<&5)-g0KwV;gtg_3aq4kBDu3R8NP`^QLXR9PTujgDEgUgAY_yQ!+aPZ z9~hJWSF$JkuVnB0e3U&-FTlD&VO{Qmw(3|AsbVBYw? zF9lIMqHDqlrHy$JSbpZJtz%T40$$XY!O6p34cG~pIX80cN0oqH!1s?houfS0a%@>E zax|>a93KcyQlY$KxBj95GTlDIfh}O8aLqsIs!mEVByd;iU+9Li@nXJ>$aZOY3oeCF zg+}RTaM<(@JaOo3nG;sM)zWS1^y%TqgA|Te3838wy*6ezTtf!skL#@Q$05h-oGVbq z{Sn5WCyf87*vyyC{a?w}e?Qq$!ku~qJz9keUy4*}WonBWb9?Ftw5t7BW8=r1WnyBp zfF_tZ@Ew>9i;aq46J;3FVR>0}Jya)O+@}hmr*Bq)q=iM2ByLHQmMH}#VHqZW4^%7k zoWlO3BR>xwJwVoeUNn|qqHR-h!s6<~RkF6})zI{!asLg$-6v^%h39h0j$a^IB+0t9 zTr$U;%N08^dod6J^nk^k5<(P5%B<=fCrD0dxg_~FHuj~z2Cmz}^78(c3{0GZo`C-s6v zg$g$jV>}^eE_>n@^N#)z-!TE6+}i5=4$v%U-^cF*e>rg~3pUD_jGI((WexOvYVEju z;&Pe4aVrcR<*Z*w$X6d@1|sd-N=*?Z$L&hoF4udSiA^&LSE#Yf%$l+$i`+(X!bh4`5%v^HaWB&A0)`su6CC4bM@~BQhjKfR&f_SqX@v$6nocJM}h$g9=Mi{bdT389Mul-eDDT(@RZHW+@GZ*XZkaKlJfl4%*vK9W7D| zUc1`fO^wNZN5g;f8q`E~QnvZ#pL)zi(FD;QSu%2iBkjamxkQq$vL+!?4ySQjYF1jx zu)hDY%Cgiz{TS44qqMd*bOqt#%nY z))?lX=dR(x_omiKZ?ue((V@D}0}p=x!N>h!>Br_pm*MM|9zZS@qJjyeZ~yqQ-iIqD zpxN1O%}$`xJLT$kdDGQNh) zI*5R0@)Ey~{}e0@`40ojy>pCtp@*XzO>@Z0>#F1WH1Cxv#ol#g%BO9zXR@aX?efBG z%KEeP6b6}gxfRD3txLqU%re1r!6}P=Q_~fUo{;s9B$}6&uAF;R$@~NCobp~Ti3VBI z$PsXzCh?%}@_VD=IP?$}FwjqSf|a zC{gG$H8tr2cf{iPhH9^kTibID9?UmGJC-N32}2PVQklMEXNs@2M_7 z?GE*uR`fU6W|0KQ=&H)&CpbU|fccUC83DHwhTRAq>OUu#W9@zqq}x~32)5UUIE z&Ug`dFF~o!onP_>za$QnI;vBK?X7n!8gHz#a%Qi-dHZvNrc%YVxn)$(^M~iFjz3+zG(N^XeRN$_ zsnZJyZoo~eBdcL8Q=(FSbR9ikO6eY3S3zOsX08TlU$uA+^3~sRJ0I8W`j>jPx1ptV zzbe2C>&V~GSQuMaxdbK_CM%BgGt4;|sW*6GKp|6!qRsIn#?G+`M)e$W@-Z$Iyu1lN zJ~Tf{4`3~b=~sJW$M~g}H+m=CfQ(dt3uwp&t?xqMmkLEUALV9&Hk=d82#J1%8D}9@ zqsMGgvsFlJMkka|Yj$9AK*L!Ilo6psy3Em*+5vz6iuZN%p$^V^p z&4S5HRNy4!g;Dg&8uakJ-9icMLmDL)NV=Edvs#jTl9y=8Y0`PQ!yA4Al3A6$9}2^_ z*y{g*NmhA$VUyky_%F>|UlY2{VRVlCJEP|w6r1>`|HJjliHqzx{Y(B-P}O(+O$@4E zuCn;c-ouzXptp4FSW2KT2YMEaKS zdolK7cH}~+lbQTFBd?CMQWnS=Mjd+XvnEGmo5TJRu8i|vck_jhO62e0?n|!pqa5Ob z-iJ)|I2Y z3oiis*1pc~2MeHE*9&J}VW(&(ep-ZCw+}jai#x?!qDeZ5PuZnoOobhu8T#7Hv=x=u zldUv1YV%IG7aZ>twc`s3TNSiA;vSU=#67Rx-$l02jzy=kF3p}SxbtRorj`?O+&cC; zsDn6M@`8)o3*2E=+dSxn+fJ5x9ta!sc{@spd}q+W9qB;Mryjz*6BcEwfIY(PU#-J&npRj1RquQpuDT-BsMxXCO6c^>#G{fRSXf@drq z)TT%|D@rLkT&%CHtxr%4_rn&(9_ZJwl`JdHcb5FN*%0S{{`)KhX5d*6OoL?Swv6&L z+ANt^Sv8U^)J(u=O4v28DhvWhY zv>!QvWhabx#gdGK3kWvT;m=Q{Q~rq!x@@cLg!(^=w3Nt=oTV1^9|i%_?`uEPf%4!U zZ&v4AJS#v3XFXKAZWgYLVxd!%E0JD)O#ufXK7UNBve}c>6kY{`y552lRf4OTeFD3k zBA0!pJDEEVcC--DLB+Uh|mfffU?=_btqp(tuzC6if&tBgg|O{tM8R?kLs#U zYxTZ^W!LDERp@=G@h*XG^)T(XXxhh2*LWJ$&on0NLIM4NlVeoJaMyHSN5_G^f|q(F zQ=VAT*S2zngY5}suO{GaSDW35&o3~>#%R#$* z-;z19BOCGO70{i!(maTKpsc%xB`xJLg41RpfSVtnO(>7(DhiF^44BlHRL4H$5TUU> z9rXjo<&F%jHGlseI4JaXP^7tUUO`3RjE~cQE|LK{Ydqlgu#-b7!#{1iz3WAM#qYF&N4-=f+ur?WN`E0$3QzF z;k=87Gc0n0_EO>Wm&5J`YTeaCn8}$7$&0m1vpFL$|FhxrvWZL|k#&BmPU>u6|Y{e|!W8U_Vc{#OE48BIFb1m3MEd zF(f6m&}Zdzwp&`!^tH^j$h)NJ?1<)TnXqel?wCWT>+Me4J!tpGVEo1GR))F8d)113 zN>%O6b?a4tX+UFl;#GVH$amgqU`)$fX7am|m26J*7m-3NaxbQzAW4S=jI?n`2i>Pp z8qaFxEIh3gD)lLn30U%1(IrWx8^yAd9If+gq1e_*ww+aqsGw=mQGLHkpG)_!7iU22EQ8o zRvnG8TjcRu9q7XI#PGinO5M`*j&HFE-Ut82N*LCAi(F}I2Qku$uZhem#=wYkO%)iR zS$4Oa=df{0*PPv(5LQpb1bCM4%((4!opU{*{%jWkAlGJP;5W+?ubZKR&3Y(Sq za$T?u^Z{e+L%*>y*N;$F@X0$#vNA3aKd|6bTQOaDq&cddqd8`h$)Sqa3e=sjhH1EV|_O7lZaYISFw32fqg}O5z z4(061`O!^Xq-IVbz-)rPc*bl{;f}ZG4)& zc4M0xM58)b|I8^uW!2{=@%-NZS%Lsik^c)v@#9;hGNW6ZzqW)~Y!_m}M&insky5ym z+|IawW=9s|YanZ6r>{7qR4a|N<`QUl85cjziEp|43dvYA<364m35{{ePi4bnHLuxS z8_pW5=%hL7289$(fgxWFzr%BN+=lt<_wheEVI}E0ryo~BL3Gd!zKcv~cCN(Q!D}J# zJ8L3q?m5lCYbBHYi&GtHC>%2HI|+R_$2%E!hTS9jJ=dbigKKaO@}E2-Eowzz8NN*| z3uG7WEslDIK}lM==i2&;*X(umu`h74Bpo;OP!lh)F57*ZSvs2y&l$tM;8|(7QQw@uMvJ^j|Ge_jhB`P7tYhbuH0E{M`nCKom0zlGPZ;a(A3I(# zU%^T_;PFGBjay~*^-C^CxZ>P8H4&E~GHSC;D#I~+NG}5hx)@0&rZah3?Z>T6b!He< zF-+4_wEld|UGLG{t|D8P2%M@I*JArF>w~uI=gnFtuiWi`3r4kel#>q0!7>gQ#Y$U~ z7PPvo{+Xe*sxN>FuTR_lXE@mZ$oT#PK;@qSY@kGP^RtRU^kltDeK%0<&1FR4{irX4 zo<#2FmJersfEwB;0$iQQr-9hC)_f`M(T=g_1SV>KCqRIuJ1eoF=UeLf5r5=XC0g;H zGjYb{dl-Kl#GN5eQ|nT1AlAc^ubC}~@b*G)HVSuq+LoYeUOJV@7@bhxxKmz%e4vXc z^FDNNzGPt&;7PcO9)%B!gntKj^qNhqhE2&pF zLt%I&)7Aqmc%t#ptCXa)wNAZB+zwp}5z-}p#LeFHla74*jIIEB3gT-1b`93tcoc@s z7OHUcIN{}Jc>enjBbI%cJ8R`?P?t#rEj)oJ$cu>hHzA-}zBcqXqB;P-Aj}PTe=bo2 zdA|M?jT-cp01_CQ`(4GHR;XJ5!T`koUl-l};S4NtPy2lbUm`3RB!f=#b*lt@g;7im zP;yea#mtj;hSpblqwwE0pOvJK4*=ZwE1W(M4FJ1oN#_;*>-nms`7?Io7>=)?&VqCJ zy#B07zh2kxF2wZv*Q(_J6$TLK45D%}ec+3m`Z2c~sJvujo@}-NZ}Xo&S1f$mcJzXP z;qUbSr~}zZ{I`*ZXRi3UAt74;Tk7;wBssa(SFnY)V?F3&d6c_5+J|201WT?BXN89d zCTZF?G^jZlD~xvrhK8InI`$|d_YtJYiCwhj)YpXqVUd>Mnn^!tQ8SKRMc`z>UQ`K$ zJkRN&xk3RJoH|~kvnw{TleT((L`SwbO_@Z=xYC1&zV<<+vlt)*HGcq8R-d-ea8arFJQ^WzD67n0OjW6v{E?lH((#0q35+8fSF{zao%`=-uT5YlyE!&gGr+ zcQ)mBj#MqJCtIKAKO0h!9|S|k)vjk(l+RtSQf_XFmoXaowZ~BD;G!|2#95M+8o)g) zv@l(=EjgoA7iMM}fK`p{SiYK6+$^p0(aqH2?!1;mN4gEcST6#i!k)G{* z{HJXn>{h|NDws(9Y(u=`KWo)sTP0RmOqV(|4sp|eWMwCk48*PK6jV+;YVVIebn%t# zy}9dU(T^f8WE`^C>6m%2OEh+mPRHAWZ?_BS_y&@7Wze}7t4EdgmJF2W*u041AYtP+Gq1}F= zjXO&Ud3KGI2kV+dWGrPnFOZubFF#iCT}$E|DCOa4EupmR%+bppX2iL9yVA@|WK?S8*WrO{X*^Vx~F zw#PfP-Bh*HRdTYRPT?Q|C+U+zkhhn9{=$Wfh0S3oT; zGznjm#QUZWm`2==k~aMbp^%kE^h=fLfka72oL1Q>S)rp!oY2 z4moa0MNTFP?Tbh>hqQMr5GX^OaWKHz?7ET4+7*Df4xlUrJ|mVHEFJWHZ5^0*_Q3;R z^n$usz!%1^0Lb{AnUlUCS0zglh-aDvO-3j_;k?HEVZeKUha#J}hhFEV^h5%gyn1}x z+A<}r*ctR#Rc7G>A~*>^(zPd|(xiZ=*jINZyofVV$efiz0{8dXmee7Hr6!K5_DfDKEEsnZwhF>IAfjIx!7kuVq zQ@ykCFTBuTN4zrrv`w!CPbyhR zm`|QB?;m#^b7@y@>1lpwpb;STkO;o|Kfl7X!n;qkx+SwrPnnylD$xQ}% zEM|Jq+W7*BrES48-Z)jOydMD5ZEtjtcH5QgH$WgeFej<-c*8*>lj6K=-&Ky@85a6U zGQ7u%4<8#;{dq_k z_LuP)q3~;~fzL+NC0m$PiJ+;6ckrGg)~^*5upy}kYMCfWUYS8J%@;g z@59%r)fgvq>$tNNx(@B?>h|j6e&ctqU-bs5Oc&o8AE*8@*rh^d8bTj8W8YI}2H&Wh z8Qp1pC0)_;LWYiMjJCmv3Q3Ebfsq}8Uh!=iOo@_?7Zz#*uZ;qjXf~GMiln|OQ011CowK)AdZl1c8>*S4{o}acs z{&f7}_{f^m@`im9eky{7gyP>4H(;PMzzm%kDT8x^M46jHu0uR|`A)qcH|_|~acxJ7 z2KPeV_|!Eb@9>0H&8ECutAxyOW* zc^i-M1IiCC_+NpYiU(acM?P(v2hu&yGiz~DELRm(puKtf-IF!@8_Y(aW7$iFh!(fo z-Y>GHvw2Do27uPW%d-*k=NqW~%dRT?iFKyfX?^+Zb(b^)$iC3`+Nue&#h5mHIuZnj z&)jyn?f^gP6v$alvydO>fo-5lxv3jMkHDEmSa$%FxKZe7KM-uUxHcdr_oYK|EBxXs zJ_|xJy`b;sr)N~)$seWi!#AI)^-MG95i)oWDm-))_;hLjJo}HKUpj!oFYR^&#Mxg) zIrwLO{|h%i_*=a^#M8WQ+Bn>R zX9kElIL*3Ajzr31C!`G=DJOFdG^02JH2C)Sh#t}NT$vl;0g}IVrQcr}EzR)hm5iqi zlh0X|SY+&#J+C)=_0hQyS?hxd?~=8i7eg|iGhk|&#{gQ>BwhA6%W&KgQB_C@a+n;2ebbqWTl%)Vx6wv_9U^(PVyn(*DS zwOpge$YfpPfJrHI+}JA&Jmr#;Mb&>}Wh_y9QfO@&Cr6u)U0KSK{nqZuaG6!!foaq9 zQrgLTr3x2JbG@cZx`Y$U6f(4DP2pI@ka4ojLm(bS zm#s%i#k>gV5$PWRv?T?+?Vq-t`?L*oP8ojMHs<_kTb{BHq)BgdaRa){vb{H!s$95bmQ~5+O&nI+75bd>C_uCB7;2R3amXdfS$T{R$q+*BPZ4c2=O}^ z@Fjm#yUv|QlqOhe+``gA)aenYH=M>H#F<;6CEX!cR1i|r(fOXQX+L1`Aljtv@{K$S zdQ>?LEaTV^;sJ)Bb^BNY0qEN;q^_MNv+~Znpk0%V>7i?(tvP-bS0Pv5?7Y7;4Zdl7 zBneAiYD1lR&n#N){bgt<{NefMwHW{M!hrF97T8B#z9lXl%mQgvgD~iD3;>Su^>0iz`Zz5r zJbzYzIPQvu9-D_=CFPX4Oib1-Drz zwg%^ZS`ABNl4JD+UioFq-DT;0y)vQttBFw@v)WdnFJD!ZP+<{GvdU99V0tHf_|28* z8Pj5Q@m^S9p7FQGJBAJ^1O-{eS#<^F8for`d%oyWBNf|SI@r#9aQ&KDLbn+AeG+F$ z?Lg_H@>NaSY4;L4dRK~!Mu}`f-d^XD`IG6lCL@KoF~ldYPvK)^PHqjC51q8#_9+TwxpR4EQaV@55G zK6tX$uXoQOLnjSTpRg892&qO;9HHyn@JSQ_)Ro8WIl06`%RS+pXz^gYIL>?k$;{&; zXYd>XmemU+&Z*xxV1wqI0$Tr~iql)Eik;X80dR2+zu)Y78OY3c*{|?4_xv=QEla8b zeg8BANPr*nX&Y$M1c_R0!>4UJPJNt!_~1vI>egn&?bB`ov9mz6TnF{#rhE87}1Ta!uefc*b`9 z^PC{`w+77r-bw5?9gDK?TRjTomIfV``q?c3^Z5Ppp2sL5o*5*}R7TOmMq(l*ct3ES z*RZ9SrPwAr;Bn_7xIpcAkY`VO%>q*Q52-}&sj#+wEE$&DVE;ASl5)r7 zt?Mg|e2^r6c4?pGOXnYaOd?rarN4QYCogYtwX5v0_0`m4dD^-|kF?KroeIP}qS%K7 zb4oI}hQ6aX!%HL4r6a9fMVyS8E0;ZVMjeMq3gTo!iOQ*<0)<*{9fYifWe`c*I_-)- z@@_Mng?gFFd`s4^n-sbcsmM896XKzg6;y^ruE>K5P@V<*d_HUVy}wTQhU8>&#^A8J ztD~b!H|AJHfNVRdy!YVk2|3gc|Gj0m>1*?Nz_FRK@0zkUud_(8c1jn$)?^urIZ!-b zR<}YKdw1ihR-)2R4<283Z+#glaVmXSYJ020+`nt=!jmuqRyp?R>6e$9u8q7Q5{QzN zZ=mpYhIAc%*Hdn<%SdwwP!Z(X(_gFe4>H(%GQd|uQAn3Oj^A6oyr7?U# z?QwxHp~COve$$W*U{+2BK7e+mao^*6PEMfe@WnB-0+8BenI+Qk62~5M^fM;0mnq+2 zYNq+}14R#-nxRfF>K=WVGm;(=#xNOBURY|eH={OCAVa~___vgiV=wsPQ)788{n!9Y z&T=yGr_a_K^Cd_y`!DOtih4kqQZ8o%t2E}N3D_gZYmDqu#8LhKMr|&bZbF$OVWm@O5)E+4rg=W9G z^Xjy#U9qZQRQE#{I|p)Vus5L~uHClX`*CBHnV@OCoXr(3$wbL!>f&n@Cb}qfI|rYn z#NRoc#yieM5h%x8d?xl#vdkcNV3ADuc4XX|7m1TsF@KpSPDbH5v#k?qb^WT%U-<dC(r@cB$Ud0 zbxl(|`iV8}(RuOnp8Mpxnei!m_7%hwx?vqy3Vns9*v31#))ny;A9`uMiHxstdZ5rY zMveX%dROT;p#zl_LS?MWcR?T40&uI=APGCuDS-#7iqH`njd*b&a^Kl-=0Y9lvkRpy zNa8)9o6bFMc*vC6zk;Q=@QZq;?iEQN#s;n{sqD(fc)CE`gr> z>3#>-37kg_I)*5yOl0Y|1QbnYuCBS2kr?9)+>zK$`Xbuzwhw;ylE1~o^d_zz*3tXo zGZd=o%gm7akBWQsZGouz0XCpt)Gj`Qa|*w>Ki`NiffAK1!$R$raU8JO{Q@xh>{M|7 z3uK09%Z9JPuk`YdTnB#LC?9~gPu}xodEXA|I+Gwi*z^JPM27U#wNscd)nt%IgEPvi zzH;Bv(=^Kj*E43^V~m|>$ALM|REMF$+x`73QlaM7mPSbx^MA?OW671D>nz9CBjGcQ zuX*;R*!NQNsy2xojj3}eE@id7+BXd5WO#2z4Z8hqGO4i(?Zcg35uOh93sccpdRS{_ za@g7DT!i|sMRs?koeG$e-s9OBo^iJ`QC21_F&o=!`CbF%_a58YFWi3_d7)wH#o?oqv7j|r5)FEF&#-k2aRxOS*2i~cB>R+a-7ZJkEK`JkN)q8gaKbh z!X?TVc=WHmWmd_%Gq~ynra^BrbkylAc?-dFwlj|!Z%^H?4E;6y zq0qX+=dWDTk5t8YW*qX(+P8sW@54`l|)$Ep$xVm{2K}oZ-<-QA^Bok@&8>f~-x_ZS&>J-G@7tSl%#2gRO%hGt| z5ei!L3p!Jtojm9%knpT}RF}G&3=0rVq4%|2u+FLdZuX+QMRx9(uiDk-{CM@2dlW46 zhTAs4WJK}5>t0v)iCoBsa6=sj+}PO2~8 z1yy0I42iTcx5tH8noSMy507fi&;O3U3)M^acDyV#OBoP1-nf~hz*2ULO(PC}ywdl! zOzI+abT;xWE|pmm`DvT{GcULAt`ytyA4K?RKB-#v+ir01?$x&ked{h6uP|!5O4iT& zpYd8)-wwy^J35Lo#XZbgXi0ssWSlfQ1(?@y8884SsD zbtN!GX7|ZAkM%bzNBFb5dt}C49<+=EFYGk0oPkN?XJ;0cJH2$6${y;-N8@~<2#k(_ z=XDlZykjLSWObY`&C`Pj+%rZAf@oCTum=6{2oO1RZigvXyje-a7yD(7h4k>8q8lZu z?#=r723L5SH8)LVdS`an9#*35IA~ciS7zkUxZ9@mCDqeXC%%o8hP!QQXFj@A8W^zK zvLvz4KK@Zy#-*L|GY&Jh>gDy~C$Y~R&1UXAG7}*Y=pQ<)R>ad4K6IdNKdl+MUv+{4 z4RO}`gJZiE=@iA}xuw~K2HqJcoGZk-mMjLN5dF$A@j+F%Gn|G54QJ=>d5KTk&W|Y9 z&gMXMyMmR`hQq^y(@xK`u3!7T?iHopZI4*oyZh(c(N&2*J@#7g=~~u%sqg5d((`h< za2GdVxAjUh4@G;ig0S8F>f^98+|$Xef6$j9(voLCS2~tEuQ@m47=9bfR@*Gi8>5Cb z)}@_IC^bVG6;{tjEC&#JIx~A-BP|COel*KboRu2)&K!IH{Qa22d*#a&Ki}RHcg*Bs zX!201G>aG?DaLUt5G2I)#$PJD{anw8?Gp8bqCKPwFTyP7(N8h3shv6~f-2};2tTu< zE`QO!5sX}rTJKH!Ad+3@YD1^aO2O_fo5@0_lOcz#JMl~} zXoR24U`z7%ecI*?nie91@ohcastqY>hbm8+55O@VZ+7&4CAx%#obtbepKPuINIP|i zkt}~-A?>fePH(@TQd36 zwmQDtv=f1M6v;{F_pahWe{)q7ephf6WRC_n5t}p!Cg_p1n}0CL!j3Z&@DGn|lDSHCn zAA;O3)zl+t3*F_4G8uCt%!oZ5nPE5`UX9z73=9fl2gGKMtO+JjcKHWbaZ>8srKYoV z(x5KDz=4kEpX_f|W0#qm;}G|u-d2V<1&%wK>Q>z!Vy;M&TqDp|p$ox8F=}+Bu0h#M z{YvD4RMyb#8T~_ODKlg|nx={JXCe1i#T`lg!z6uZjpS%mk^MF?Z68-8*T>T;CPUZU z7ImJQH<+g+p;F{8lS`Inb?{s9HOewy)!-g=j5Q9rd; zFAYoOl8eL4LoO6L3!B)+V(uDGlPE16(Msrc2sLR{>3;L^l!ZmIu6d@%czQ>_#Z(%!U-@g zh-}i~p2Kh21%N;TlJQfo`D*ydg%vz#`FQ7=dQ;cipB-`J-39Zbj-Yd+*iWbOMithX z9`!>iJzsigsVp;T%XX2+qCMc zeEnmyVT3lgXg7Oa@@z9#g268kW2u135RhZ^BkVJc*DSBY7#1_jtYfYm-x3Jw-DG1YM86=sDTBuHLcd;j<+2n{;NA`hD|6T8jj>0yMJO3ES3 zSY&GDgwL3L{LvS00o1U{lDt{Br<=}Mq5kA2;yP^yi%t4&Sb1*1Ho|VeZeR(3`deA< z9PTS75;~_VTLfKmHCXqsjGAA|iVI;p{Ht4QGh{LL&xBHra8u){H4<;%3m)Z*pu~L} zJDN6O1d`J%5{UVg*o^lN|^U~g_B4bXt=u_39H02-EbGV)D&fhbJsz+0?GVt zBtremJ!tVeDmvOP>l$we)(G(=!6hv=0LNedY1^nac|#%>a9%_=OM{*#;&SMl0PyAu z*ALK-J(?ZVB>)f{pmIVt1%ekBt1jM4{UXGq{#_!>Z;yh7GuYHMDIlkystBw)0NkL* zx_|~C!ybsIa1#JdQb8Ut)BP*Q!K_j{@;{@!bf0CjMD z63`>W>7~&VnI#&VtyH^1R1@h3+emE#yAVrj*Tjo}d_l@*0`{T~{SCA-(l)#zBQYF; z5(XK`%T?q)eHrNaiQXxYO=H{1r9qYfaZVRe%zYdUgd; z*xD6t9lq=fzu0LFL%%V68E?5!S`rfU$#I~2s^0z6wwoWQ{A+*RtH=jIs5ND+9FS*W z&wx*nAhDYOZ@#qo!Y`eaTe~6r%P)!Zk3cyjUpOZT zn27Z{@-_I2_<sf~q`$>ul7R1fvZmMQJf8hnrWhpGh;v1{|dKnNMk8%656*R=w0=W=b zpuGZEO+ZqCUD)z*r$UYtFcM!F3blXQ7DWXX4jSL{!o|fRP{N>*>k{qLwjFQqym{b) z%K!ge*UHXT8TEQD064x`-E5ui(`o0EN4f=ot7df_4=Ee1@X_&3~@#GfXxi6|)18#6f$ z5Ojxw^FK90O}i1qHgnUJwLO|3$@XSX%LT-^o#d{@8U6I*;1TF>v5o^a+-T_XWJhzE zXQ@^r^vXhhm%!76WM2onsex?M0||Zt(FJxEdA8pU5~y%bJCcQSfBd_*;?>P3c3&U% zpdYOCzipXQm^;up`7pkFdu(O8kJlZapB?4UNo7i>)h-mq-`i+G+-zqBy7i!T?OD-j zXy4Nm5$f^+r^*@Wr0y@`w7)4%W9b>RjiC2w%p;9Q0yO*;>9?kW@NMDTJ*`eLZ&=uH z^b171%2Ju2fzf_Hi4{yKr3_PsSqnjKx#-vQ0c#iUu#8AQ?u<&oM)m#Hl?^kx&ce&h za}4tcHy|$L3_}>(NoTxF3<}+O3z(vOLY=FJE5D;UcRCwv_7$(JL$DB1x$p`im;;SH zNOl_Kxk*$Q&dbLZ?rjX_ypQ})0LwUO`_8t{+&aVFwzMXx)JTJUe1Kpfso2YX6z1?O zRK(lSNL3uj`=(DGzfyNe#cmdfIn9BA7%co$??|#U}kVZnN zKbC!Ax6Xf`!|y*qYQkk~xkceyX6Y*mABa*=V#oFl84-@q%>W#tV1{y-Gm_lw9>{`& zzDOJHWnussQnca7B&s9}5tfMJ*dsqr_>Lg=E2|a`qv=M1I)eLHPitMznO{6J4?kq6 zFzRbjUZdL;xdF3`(Q!1^ov{amipPzKs?nl(PJd3-c=xUG-7c#n+Yw^+kKB(I`y9HO z(e00-%O)SxK7cOCf1?8>*?E9&PDn>A|7h$L2-`(b6*tPNt#V7=?R%NzR6E^aotg#- zby5%y|4pOLo_L@+U;_w`n+_tG2SL6|Uconk&5C@3lY-1h__oG%Bu~SOym5B}yujuR zm_uIVENs3rTQ^&m0f!Cf2L$6h_>s?Hk>Q0=4*?8hX;YXClaM z20=_!7mioMeQZuEUyLhP0bHoPEmt76Ryn|$({ayRhd@9GI-Au|TV4bt_vGhY4bTYB ziPu;!3?z>}_in(Sem-peLe553$?%7^OuxHz)a0`^aOQ z_f;g9TCV}ehCW0@kOg5KWszpVl_Tg?mW2A3W1T^iKI@?|cCE@=BX_uhd+t5MbwmTc zhlk)U&`;>9UB?tbsTVkPBedi*sJ`X#9w}4qv9Lo7PCoA($FATyHeY6BN${dsivsOJ zUo@<}CEK^Ebj)`wGOrV7GQ2DltuLR|Ii?bIou!OqDd&-+0(giYz3XqzvgVEt<98tx z$ETDSrkr+SYSCSaIF{BqaTsO$gV?44K-O}97h4g#awP;~L%0>)`R-u8iVI@-|6%Vv zqngU!wozvsMMXeFI+9TaL8>C53CSn}2ndnh$sj`?Ll)ASE;* z5fWe&sevGfK!VbhM2cGonX`S*hjaeQ`M-0X^}Nq|pR>*v_>i@-vw!7o*L7bv&r#sa zbE6U<&Vc6iL`2k0M7Njrv2&>B*PwS4M$(z#$_L&-tm_YQrG3zqkgOOt5kp@QaWk+Q z{EdnGe@OqU1=+}y2oV9`%2MuSof}K7*krWe%#N0oss0D;9r%?m8e76B;a(R?U1M`y z%c$DAD*mV$$-|$ym5~V}?~7Zs3364-Nv#-P_DuNQNM>}&cN|w=WI+hbCS)}|w-CNj z$L|~c*fkz;?G0)Cfe$cQ|6Rt*TKAwXLBX6EuHK4eqF@{mYJAW%Vp;FP_1v&~L~HA_ zR$)fs)ug^}(}LY<+Cway82V@C`an{l{F>qMh*|1)KzC0Eo^u!DyBwt%PZoI}au6li zJfCW!Bhz*C+oIsJ9=_}ms^y)XB zOP(@ZXk#kdCEQA>hjOT~aG)a=&gf2f6r>e2CDoYY!F3OHS(K@+F9#%TB|ud!IT1Eo zVEG1l4u9j5JY=XPz&^{OK^d$r&iz>s;bB&oVdFnavkvDTQ+)nMW>~R-gMuvyYN!%; z@Tz7~XT=muOx#H_wfBi-YIAow`h|2_fXXX*0kYvWo1~hAKCPt+oDeg=az>SPR-3EW zrhQiW7bQ7E3E%mLKB7I0f4=dLpHgNer9SOgw^OuptTBpN2?n@Mv#NUQZKDg`rM?jQ0cw zDJVuwNm~a3P0(b9ehA!-=kUV9xo#Scak(5h-?2xWRvnR&K=#8Z5Zfs+T+R z&f-Sa=?Yw~P#Jm6FO_nb_w(2~JlS=BCRes&!UW%KCF2Y`X<5cQ!`!IMWDA+Grm&m= z*Abq?=CpW&UfcO%cYm1daP@k-pgXo(xAj`}MEs}NlcOsif~(XJl4xn*cFh7&7*t!qalKpP+xqu>rhD%T7vk862%$gjEQN@u|P3sQQPZZkaX@qIC%#i%}9SB55Jv zZ#>8cKk!T{$0uJqJMSo&+!*<*ZlZ9kF#E)IY)HWGv@_|SDdd6P-W1OP{BmKrzHa&awu%ofH{3m`$=dGIBO)wvE z#s?4dli0fQ-vdRrxR6eH!)D<2jAlJ5h~|n*s9txDl|UuxZy3SBf)h9!Rn{t`g4(rM z%m~pWBfm3IN+`*+7>MjLb|iv`|Mb>X>Q+d`q6%gB)&$Dm-x zX)6W{|G1*jJez&Ow(w+v1-CpUL&u_8Q`%<7_ZW;M^W^?=iyc|y%?-QIQdV(lopuip z(-}!PY%QzRTdSWS=NXECRn@jIBU5tw%6$fuiK#`76d!|TPxnT|{xUB=v%?D$8mR%$ zHGyQX@=h|g!JCDMEc3sw3l^Zcf?=oTk!7l&QX_z4rNb{W*bGd)p)^-uW&lUoA4n19 zFpK1FIW>76A0idq*5Dbl+qEW^Ao~NEFwvn8pg1Ek$|!bcb72KXKeytN(a5Vg&sjpg1D#Q3 z!{PRpKfWjhk@ymv;*F}S4oc?cwl^$~WR;gczo;^l5~VKwq>@#$Z!FQEz`dev zan6DBDnA1LK7Yel%x!mkPfX_`|S zdlp6AR^Th*IoX)N*n!Py&i$CU9ZCLC&3a5Hlk=sD)5xoNuc^Qn#S4E%27u1_Nkcky ze3KtM3)UScUbEkPAXP1IQiSge^h819W!~h_;fc9s8L_83B zBS2(ZN7XBCA{QWIMo+h+Po255N|%Uw5l|cBWa6oyOq&fbgn2oM;%IB9yAw~^ z7ay=Vdtc0sWRnH^vi@XU zi??Ka*!bbL#O6}Z<(83%)B=Nk_FHpxQhGP30uiv6(AJv1a+mzFN%?X6FZXRz+V7cr zw47HA_Br)V>CN-TDNp zzEB2-KJ$+ONP27gR8!d!{wS$N6OA)CzIRr)Tjb#4!ObB5V1?~dw^<>_{U?MH7ap16 zR}6xiCaPV7Ue_3WoMT7cs8Rdn*FyO$nff{N?)FI5Op#yYX$Fn$b`M={!Z0tLHV8N! zIwyWkCEQ!B=HTt_tH+(ohhLtPGj%i7cK3Z}3+0Ua2J4U7+0V*o3LUV}%724u4NX9p zKL&BZV}5t23%Xwr=c5W=hG@>`nemhd_F)D?Kmh(HvoAB42XtCuO2Lxz&yg6uTrGsR zxWO+hgfp9a`0<8di6q$<{A>_ev%bEmq6$_AOi`-*IE)mPdlK$1!jEjgbf$5fcJ_nN zBl{O{gfwr>fAb-6=eu`cf9(yhzm_<*6$NnxS)4~W1AN7YAdB-tER`|b&QF*fNIHwQ z=gg<7YYzwpL_xYV_XdImMd-3#@u+Z95ui(>9-t^Jwth<0ZYF@ODu%NOSkr4p1KOULRH-DJ>9 zQu)6qIOR-qLWxq=D#7x?-goE58&#^$onc**qdSpuMqVsYH)fN{Z3~4-hkJyS+o1Bt zh=~rf*uFK3W3?6cx`&E0=#1hd;-NY-%Ne-9lDq`sSfI>@dcSHQuX{=naqNqltoaa; z^C4lUD42y4LTPm$7rEHRY_lv2$PNXfJ7tt6W~tm$O-9VRiRvPuuB`NTrMS{hWDspC zHWUXpk_wV5?m`*_{@!Ca0ss17kcUk56Xo**Y@f||A83I`L%T*Y@6RpS=P%j6cxM}y z|4zR@>^?zX_q5JyKjI$*`e$E>LJgOctS*j%J+NdPfu~Dm+ z0;HJ)jxLYYI1&O!E366TFTyg7Qc}QF+otdk*lj!w5=buLCia3d55bUKej{VT7r!o$ z0~RcM!TNPS9=W(Uwo!c+L<~d@gSr7Opl*QV@{W;F3I)Z*CV=2f`jj@aO})G?GMI%( zxEcIIRAJ6f5)=Ie+?uXfIm-eidMu>9xk)lgGdWfiwHH}8)}~uYqL3dUgQ&;WcWhs| zqH0)aR>5C*4PWnnI|mmZuDRFWkuS@6)BcW<6%tt$sM4BITLr{j!C&F-uP;MkT`3f1 zn{inns4^E>9^_hGROaCkD3dUr}Oi`8Es<%_}$Bv(7(Cx#4&=%hadMr(ityZr zd>}^&54z5`+W1{Nv_HeoP1^FfN`{M%Tq{b=R7|T2A%x>hcNt()+Rh#;{4ue=w>wJc z-E=}*WT~^65xD@Drmf@_>=>-|Vv{}VK<11kDdX(PJ*#v;$VB+vl&=T;tYj*X<_vCIi_AGty2OrR^JU*^B@n4OtD znBk(f?2+}wsoh=y*Gsjs4*Nveq`P|<=v9n3o^&v}zmu1OvtxmHth{FsINx2JhkP86 z>x6Bnkz3q^99peX%&@FE3J4<-@xmKcW^PQd4q*OhWCp;Oqs=&PZLItrU7FCjU1F`B zT$HPR%k4wZ9O5AQD5s?L?>${VGy_dsc=wgpsCh(U4=o!a&p$Wu27QVg0)E>E2#enY z%i+34zqhm-sUfxj<>ISJ>^i3R5JhoOCR}2GwJdb#<7x|-3Q5n@YzciqS?NjOaMsUr zquZAm{69cv&(psO|I7f7x$f537ZnsNsDh#fs-OsdG5cL6AQbeCf57c>zvLMp3jN5C z3igdV$Q5l2ZE?@y7zJ?bWS;M>1#EnfZ4e*p7 z20h0sv?}FEw!TK2<%~W|27P`MdOXDKm(h(=advU+SOOP9yK4e1ysh9rvHz~#@To+9 z@|%#Bnumsp9Lvso%is|^I?J90;~r__;MoG0EJWBD9SsZwMR0OQDd5*NW3XG3Tga|} zRkAw5mQuLJE^(qLr1ZMrOo5z|fI&Anwn|&Imoon!eXIK*Ayr|-P`nJ~Xl2=@6E&B` znSSOpeHbR^;tbq~5xG(i4l;+w<=*5r5<}TWH(!IJlHEeEQ^!({yImYc3ld7eUHEen zjxE7CFoGKd@xo|9?%vMWpSb-^Y`iS$JiRgYJkyH{-NZjapJ(zE!+h9+NI`IR+|4>y z&^XYirRft|3$VjYk?Z3PW9@lP?YWyqzEk}_4ZqrL=XcrB8d$c6CvLPo8ySxs4Qw5; z9SA$Gf)kNb$@+yOK4}OOPbrG)=(^I$C`P;i!Q_8>fueS~L5Q+%kJSJE zcX9*(akHMBT+n<8Vk8%GeY05aReKC#u$@nr4|?BQrc?H2vWT>HI~(RkgB8-&AF2ma zT0)BQ^pDxOEF9HIe-t2=e$wAJ)q}a6`#G}{`9s@j4J!A722354(z~xSrO#m1a^7Kk zsA-!`$b%#|@XMZJ0Ssw?z;i6zwjJ3}U0j8!m_)Pns>l!4Lz1IR3-;9mQM8L~Pd|Jc zu>OC+&J=bb4NNI4$Wwq>r-9_{233p@aBb@2 zv_(@J6Dsau=FCK2C_|K?;#@`yjY&vkkmrdJC@2`;HbN#jT^Z4+CJS9$x>dNy50(1G zy@JI>@h`*9i^L@gKD4hnkZg&uk26>m%FTw0uEQ}Riq4;A-Rq(-zAVQ3nLAn&6rbLjWT-kX6Hz0gp4dRwYm%s zLkWe053dpvdw>vjfpM3oR0`sVv7gVZ(f*ICol}MkHHE^7{+@0bF;Zit&O@K*(9ntr zAc!uShm-(htbU_a1WtX=6-n4w&OI}AN;_E(G*PnxUA zM$ndnUFRkyWTl|$NNbK#Dq5cyIPoHY*=PVBZ&}L%kM;C(mxetz8r~~hCX>5&u}`CR z{87Sz;qdFuINuhDlcfgjD&%6wO=ut^!_Dzbr5-`$Zn}BTg#HbRBZ(r;%@!1~+|Q8~ z_J30AjPiA^R(N?G)fS_oIX=`id#0h;PTC?-t6jOfTBAVDAy8FRrSL^;Uzb@q2jt1& zG(q}CiUePCNV`v!HsO>JzAch)i+Qw1aV!}vpakYHQKiMCW&d1C$zb4hG-8CJ0NhY6 ztsnd;SoY^(C7E9a`y`%{K0()%{+B02fjeL4pm{q%pemCwsLGV>i{IJzCBi^l{l_^i zE&!AWlLuL|ST!?HO(6zDEZQ~H|L56*(bqo^`@c3vX1uEGYxA2KI1B2Kh1%Zubz)w9%1w`#JoSk-PnSv0NoEa_49!@`LxH*Qrhw;VCd5}gl^!lr zOSR(@rNn5W^8jJ-Q`DWGQ==oiOWl_Yy7~+JLT~((&Fr3a993$#Jv`-Mx_N104w?U7 z5pB76abC5l&D$pK-DfqDAaet^*$)f9uWXwjV?#8J3@;nLLi{18E?(m^LAAf+?Psl* zM8oG?sWfX3TI7CtRE3lr)B?FYeU#Zj6Uk;N|9aj2$*V&=Rj0ji>4$aX^N)7077Xrf zk}F!6bfpcBC=k2Jp7dCtC;}!kLb1J`oT=)@ zE#~c*YMvcq!_q5&O-(!tZ6cs`xzE?@-vzt&P4m)k;%xEempB!E^s0iKokY8r>VC zGPUMB;t+A%+l9No2v)=v^1H$nCdb5(P}nP@5hRN>TPE4V_)2T*2vo3qDw_D2?j;)8 zj$!G>wV74ES5uQBAbmo207Jf*^0g z@erGameJ`;4DEEqRX6Kl?Or#}D3qbc!JV7=*BRYx_bJ%@%2DFQ$7rfknre@bt!-qC zo|&L&h@i>U(=W(T4U5dO;g3&Rk5#e3m5d#q9XJT)wLz>F?O#UVb*n!z z(dz7Ag)7m>rq`}OTnFs*5ITVM9ICG8{;Id!zsGY>`z>?*wTGp7`$%|VdtEIvJm~q% zsJhJI%b?+M(`o@tu+wGUq6E{xwV5N@YKY;qZ2CH?5jY)&_Q#9sz-c({Z+1Qu_wNP(D9^FILa|BSmx6(7Y67qmDi+Tu)f=JjS6E_yoq9a$Lr-eFU08f5zAq06;p?|73LPjwgHh3 ze$PAK>G*7{nD!6?^VmrCQgFio#bTxfXm@UA*DMiB=d`=S6wcAxdgLnS9;7&g$qdq& zL_2Y1tFC`s9wCo?ThI9PZ9(HdwJz075d|!IJ6iEwJ76Q>!zzH^zswHKC=$M11JLO5 zI-`8iNc=&V_{4M0(yB8Tk!t8tW42SQp2u^()4k;(`@9h-I^5W*U*FusjKKL+FX%U$ zjHG$%O0{$!4U6~l>67ZeQaTT|AuCx6o1bDye0CZfj3Ah%)oL%=(k-%dJ+lrm=r%-` z4ugh;v2tS}gY_bqKZ9hbBOmeO{dX5LGl~BLt~Q$9hM0r(A#3=D^ zN8RFo=Z4`{3_bqi9JO{GzqN018rT>7_nz)De$OywL6V4>5pVi?j|@phdGGmu`xRZ> zf%LZXoY_v-PZ?;Buoxc}?yxhZyn1?ZLZY30J{^8JVdxrJS{pAEklS6ao`ILm>$CkZ zjmVw0VEp(LL{!zodsTazMdX0jG^((nVhw7(YfP8vDaGkZUCMpWFDMF{QfOwZ|K%aE zY?EouVLq%1(t5SXZD|9$vDQD6)=64|?M^oL#xB>jJ&luQpIP5&YN#>Ak1kZ1#6~^A zKB4tad>kY7DXuI~yV%wf^st9Q1jBq&Y5yYl6Apl&r?#ro9dv@YD&tz zqMqQ0XH7{J?fXk+LJ4%IQ2R26{G0!iS;<@M@ zRFr+-z(XaOjd|>ygo3w3gh=u=^N$2ct5bRC#S#MTf&I(!p|rZTQv%XS5m$+pXI_R% z2TKiw=4D+Pqxn2+n0K(UOY?8jKB4>~EP}n*Ep8EF7e@;U+<#IrXP)PF+%x8Qx^4lO1w_6aI`k(Z`e-!Xof+IGhB+>>d~ZW*7-&1>+3p& zX#Gb~_)S*5}#o|3ADlm$EIx{^EXZhrSlG^UT*i6mJY9$cj1giEf!4EX-oSy;9 z#DCQos&hVSf(k?01&9k{h48%rA)ytMXy;+R5>O~jq;TabivXNylg!H_9U|BU&7Z+O zVk9^jdtnN;AHyPWME>4$ZvCHCtB|j@5If(mukyYJyW(c;G2V;tbwLJ|a|rBONdHnX zr)h%IpVvbmd*Pg600itFZoyd~5ax^D(#74z0|96dG<&(TOG$F~qQ2x;>jC+f=R1HE zf3WagkJypzc{ae)rhq8(T__?HxE6SO`Vlp59N= z4nDeNq~KIH3UW_&l#IF8@@hO_1@c*}yn#JIuzgRslk%!uu^`v)IQWF0IIp;pshRXb z$sC%DFA0*|AUSdi4dFO#nsTQe!YWwyHAZ%0@&DLj3t35q9H(}_h0NLfl|HB&8 zf2lo0T>aPO_}XuSoDu2&G1R&k1%N1+fwa#+{g4dq2c-Gg|$yk-5RO zcDZ1S7gf2b$r?~6n$s%3vlQ@{J4#CU^hFu;{}z0H z74*z&3h-n(@GdJYO!Bl0UmRuE<*ClyS*Iutuj7*``-h=@eyoApAJpFm8wzr^R7E5L zqB4jq+4s6MiKv?`T*1!lt%MJE{kS+f{3uyn{w8C?Up$Js%LTJTh&^zM53=p>5|^ng z%xUTwBe)D_H@vgGe`BKJ{=5AImDu5HLLV*MpHG}=X*%Z3S+8wYi&Jz~b9YquVNF=! zhl2f+4-6mAU;Lm~@9?a^T4L79cyeV+OYsO@d za(Yq5K2|yS=+q$E&zy3QcYI8Q-jKf_b7f@ABGUyE*Zn!9%|ZbazY31g34S&a$(g&o zg!vbH>+o?k4)YsWw#xpZsU0?pyhE+0)Ueu-p!RJU?<50MuLd3Z$u>?C?Jo*Av|>2I zNWc@t6C$*CSB7%EEde|m*X%T3(n7X7aa9M&)bJcFH7!^rZ1 z62NcfR!3zep*F{f;WGjUJs@q%FJ)ayLp_+t)%^ona|DpI7y?lR+k;S{<3ujs2uC0xPct3MF&l*twDVLe1mW;pHPmS&VWQvT6QW;81~+yr++a){Bt}y*1Uc($U%I zFojIf04@Ll?8MEfSbEB1RT7lQR_0$ZD|y&YkW(fN=(+x6X?or#?1dC`5g35ToObtW8? z=SC|!$Uy{UpBt%xTb0v6t3|i_fz)%4YF(}&JH`_wZ0}1b?d@(}@et5+u|CuYiL0=? z5qI;xeRV^t6G$bZy=6cl61=d6ka!9CA3Oxvg?9;N?8G7U_X6GFc{BKqH`jTV=KZ$` zLRR7B&>X-p1e67PtP5Cgg=|g=5%I$Q^2D!>6;cDx-9!K`KA=>lBn%3uZl7P`%Z~DY z3~0r5s>7`TIOn74fFRm1mE}jXQnDM2n8!VvaGMNlf=Fmnlle-C0jq6hDhsg+L!|Ed zAI=!F-V1_incoJO0pAuemUn}^zxsXu|E25Xz(MVy@7t_qMG`(@yimHV4OVhBn=02dub2#=S=J(}^#D~Om_$-8X(o<}hWC-PS&aYH1 zqbkl3Hzr{ciSi`{x}F(21Rsk^98~l7ikT-*h^CckWfhds-eobGP5SBWTPl%l%X-hQ zp25Lid_+^#x*W2_=bYvK-Xo675Ro>xRx0GpN@wx%L=vB|-&s^2lIlq>K)!c3b@+o2 zSG{)7v2*+HJzrVPukwYpoH)J^0AZItgwt2kF^Aetvuh*({uc7+VibZty*EH+uAVdh z?32W1W8pp^MjV@}-EL;bN#D$4r5c@g2NGD8F&95wst0=5kYv|v-1&g5hC}Vh-7IrC zG5MuxC$#+6Cn@O;1D3C6mxrqsEnRPvTj&QnSlo!S&4LH$?*FW)@!NYT_tzQ%5zMQo9kb}BDMe9g z=Pd@NaVFRh2>W>h{x4y~=UW}rI!tHpmk}{7+?o#L__Pyess@}jF%l~p01jdRan8G* zC^yzyBq&N9U{DxWV;H-Ccxu+68K@y`I4o7 zhQt2v9z?EVzRh_58Gx(#FAM)w{08!$zcp%+)Hwd}*semuk@;ctInMc+(b3^oy_Jh~ zOOSegCTr(hSJYuiiADyH_e^Fi38X{$PmA(S|B#!Q!2oKWIq?-ZD>@*=+c%k;I|1Nn zYk@8Uk{Mvz&eD|^iz8JN#nzEz|NcsxrWQfkC(uDIGHb*xklWsJ_jwZNHV!6rdWE`R z1iWgUKU+)5=_sU!j)Y2$4{u(pI&(kpdU)VfA1nK~eE;ria_gV(&6|z>`%=LRiU<&~ zErD9I!<%yko~_0?IazvZ)Rgv?#SUyCuL zU{k+C0yx@}*FYRi_eNk)5E~=XS01%%t>|%v=JBLE6QymEmWLbJyb#J z%75n^vEiF6Dq=U@!~cKZ{;w*P7YYLQuH5!K#l?1hhCgYO<;E&H81trCkIt*z^ zYlkHaPzE)4K_~GzLg$0Oyi}QwSdOKV%MS0b_jl4QGD?(!{(Bc+H)6jfIa~3+B@zEe za<=8Z4G0!l>zl=X#S@PPoyJJibIR~~YUL}8-_EJkPFGlaHK8OIJkI8`+wkuPW)Olv zjfV%qSO$_{XvVhEq`T69yiS{dR-chV4bE_2%V^hZnevPF!_{eidW`srxzX}+`>aVX zNyBOtyL+~wDW3`ovNzv$`=L#8E@oZs0S)UugN;R&|44Ue^?AWVuW~DFiCBUG@3=Ko zbtFy2ApF-i=4IyH>Zje7YW|&1oVx^*hy|Mqk7&e-yP!|)Z8xj$Lsmq<){0IfYq6m+IH2m<##77r_MsU{eeH-}1IX9>*1;N} zs$x7bKGA_mmcIc zt2vD}Ga$&NS1;r!(+86_-H&T}Cl?Puf-Vx(UC~4H@sW2|{=GN+$Axp`H{@^zaaT6{ zf244}TS{s6%>#E~qv!nR2cm0;1o{1A6v!m{^58pMM=O$+9Q&hNAp8gPiJ1aHOU`@j zZN5AL9H~1gvl&;m*b2us$U;XWG}D+=2}A$2$O&HE;*=`Ga`~)R_;Il@)mGtaq7e#G zecc+N@%b$2@i5bK_fNNUoiBUNh`VRrY(jBZ*FGL#Q>qRQi>#y2`m4uRM zBc#LE1jWq6Al~VntaqN-nt~f?$1(jP6GF1xv0^(#-dy>t?Ms2KV<|kr3Z<3Lk5Q1H zcS=`y=P)dfTQfD-9JApzFIGt6O$mx1dF&cR!vnR+pvwq!lQdp;p9%Qr8Zf2y1lu9V z%8P*eYllb!h|L5XJ<93*iSi&%RgOj(zJ4xwCT8zuUOlG|EYC$u-=WBRKrFyMDT?$f zS3qOTqZMe0n0<{n;t!E&cp4(rL3|!SMAdade$Y$|9$Sx1`B*D=egjv%#y&H!T=S{z zm2fQPvy|Iwr1f=3*r)GFXUK=$DM`J=T z8^xL1#&|vCgyvp8`6{*UIMQz?Z|C7Xx7RzSL?%U=dw)VV1r!?;*{9f8wC%XS7v^Gb zNBo7p70h}A*(~LZ-KjxaRZa4w@hliVG&;EGbpWV%^PE6U*+3o(lK+7UM3?zbG-g#U zKqR2OZZT$Eu`)~`Bza4KJ_@9=E0N;p%K#~;#2M46?lmI_c7W@?kC=tOpFT7Jh;-gv zn&8)hIye#KDT4jv`Tg+v^w5^-WiyeUqqV{$ zR}Ba5PNWYw$sa+UVBOD}m^#d*f(P?Oj8 zJA`SRAmYK%kyPCdpHT&bTA{}dKBHp>g%?E1CORxR_Ahqpt*9HIFQoL$6?QtD1)3dr zGu#a-T~*zf_KAOXl&=qD(j{Q~I7XCmmNWYNHUdxr#}<-6b;te!ktApgyyx#dwE`)I z7*5Z#2VAuYW^onj7KnZb#hwI4+pLJoxf&1I34mo4T5W9o{PeM6E?WNNlTm0ibwa?t z8Kk4f7bEu~1Ew3g?`$!iKN>eH_rRx6pH!E#5%GK}3Yj@Ss=+fO22Jnhd9Xp4Qev_2 zM@B=iofTkQ%~KgQJin!2@(XZ7%VAc|Hjoq;QT!e(?&&*}Rwz12t30UwJ>pWB@vF|t zjH7v_lbkG%K>iqBl;vUY=gV?Nzk>4Y*$3`1N)Kkv>Q^mY<@Ab6&7PZhP&GRdDseJ} zWW413`)}pHJ@8A+ul%jK#d}RMrISMi_4pKE$N5bD8~zBta~R%0Wr4~SUldV8K&jSk zOe3b#1Y8{?&u02H)qf362KxxbKtiA2w()z&D>zqmTOA$D-DfBrx@`h%+i<(V3+c9a z6J+Ye3IjoAOqiHIgq-p4abVQcLpCC9>I7Hle(Tt?R6!3-I(6I?nP#Z)(=CI9DPlmW z$5K>wPU%2Mg&UCjVtV1Y-DcQM;YJ_AhDolu4c|{r_j9H^9fbzF*#llP>Be@WP@{`% z%cnbLHq@tsbFJ-^_SRgtyr)ke`ZTvRXPcMaeS6b;Y0ERG)IZ9%;PFChLL&9QiOxw+DnVSV(0dhKxjyjG{x`G1&f{!_FGP!1l&zAUCoDY>!bJRMf zJVv~oc7|N+m|xlYFh5kTLDlPhGOa)3yVI^sWV`ghe6pA13ufi?O8}!kQ04=u^$5{M zo_vNG6rK|@eBoTJLCB3Ze0rw$SeSbqMG$*JrdsM}4N{-`Y3wwI$`?Zd zj(A~kfqgK~!9|ak>_l?#;HYyYz8P{w2+luR^LY=3p2|0-hWx$fPfeZ$X5ly=`*tkM zM0{z8xDsGX7_hCWBOZz!ZfIE=d7FYWav2XBDQF?8Y6R%4RL2ww3T>##iwSI`If9{r zt5gWdJ8&C)P3e_wf@am#<&U)2S1WHsUpDb{-nOXA|LooOn~g~%A~^z=q0{(8Gs!Gqe=KltZrpM2EJU7C3P7gvL@S$XN#_MDY4 z_vc)o+ zE=G8pm}&N&Q=6#EFV-ij={UuAUp-;2a>KU9z@}JQ@1n!8CA+kC*A&hGa0wm|vh@>n zFPwXV2c{W=R5RXBkcOt6qew7y`jZa>8}g9V$oFb+-ZrR!&d9~ALGbhAh48KMtS$NiNbw6am@G28%1_vW zH#`9;A**M=!n8HmDgH7RgZG6j`#OPii8d>6rZ*C7GF-zBtgZCI1+`bP*`5YFB_Gh@ zHG!?vWGE)xRic=C3o+uAtqK=J8>eoD1N%xAbA|7G^q+8b4{(AUT&E_=E9LrYwwWDW zE>vI!_t*b0Xa&}nCo10#><8*+-;9AAj0+|FKF9&|2@DY&Z2mhB!9H#Va^ur@a6hh{ zI|ig+Km{@K{s!cx6*>boYr$yKjbW`OilK_H9E=R8M(Z)r$5MVbJaKgu#Bu+O9iCn{ zkKK=98v|hFvM3h!^_pS-tCnmatVRY{BP>M`X|H507&T-UZAdcY2VQX5_~OkRne0+< z<^ss~K+yi)BL`H^TMt(iXzifZhO6vp(LF^XVppt7@tWCJ*F~v!^PTv(!upc>D$bX@diS8 zVUFv{097oqNt3B`c} zmW9x=MVU`YZHnB??p98*hYjTzzhtKiA2t%=V`8OfX+PtVKSz`6-k_S+C<)Yek-N|9mIV&On#$z5lG;= z(&!Y>ILGIJGn|!3)Bd^04tzZ9`?mIWPECrMHtyJh9v5+kXXYIo%odWhd`fAki*u{J zGk|8_kMQgdUT~Iv8z{ zY$k#>-gJne_Wi2-PRejhAa{h+C0=nQ>v!Li_w@wQlshTGNp!B`DMFN1ww)_DP%STQ zt&FCLXNI1&|JbB99C9#?KlsT&l?DoJgH!Am?(x9eNylX1a2G}4w7gy;P`_f7`Lz{G-c56x= z@X}3z?#ao{ou{SybzCZ?bxLUP!6Nmy=aoMUp7?<_@Q;u_@$WrnKl5WAU`P*-9j{tYFAFzAv=O% zf;KB<%apdE?@8oIdB3c%AI_r`F)FSaZONtKVkkT?u@c?SdRRITj%lhG?#D=90(a)^`LDoKFeb z=GRtt@rhG~zZM;!Nt#K@U6xdgFxGgfdL_d9Lw~r+FpU|%V1IA^@f$O!g^h!~N_i(N zTQWt#Si~YR?2rC(-;tALzN#9mYf3#njIN>B{&w_J$++ILBSAi|9(J+MXrUfnl{iXL zo;^L-)!lx`F;*gAT12faV%vNYQ1u**z#I((3C#`aX6z66GMXCrIe?X1S>y|B*{+C3x&9TJx^;uoGH$HCl_`E zxcFtT?d{TW08cl-fhr5qK8+ug~VIezGP=Fua6;VAeHvJj7i+Is9XC$ zt?P>bn9k(Gz}O_ZK%9l&#mVmyKYjfJX*<8a0HY|$WGYv17Q(*{nw^IqBDnCCzxR{` zJul}E7+B4NKCQ$9Ewu9hZOqAJ8&ZA*om!hd=);UgG~j;AK~_q%TxNS|z=SScRr)u; zd)5>N5`Z!68bOng(pPW#NM=E7O(CnQXw84}&SSzVrIO-EK~QD?jPtG43%`9XjyOu6 zsr}OeaiB$}=62D`Nne5qv-G}_@+fibVZW+U|2aAQarnmLc&+EUwrP5@X-aCB74m*_ zd3T_*s?Pq&$3!36_>D?^Te?cK^z8M)1ep#0+3Rh@xK%P-iWeEz#Ra8pPJq)Z68Yx_ zp_L*@{KL(h1ZwAiXpqc&XLf4G)c2!BL)uodY!h7iPaJF#87Ga(vEV9o#|T^=;YqXR zIU(tW>Y!}lYgg3R;?h5iTS;dgv;JTGX zNwH*~%-LdWx|)%ERi;jFU9R)=??CbKl$T+L#xpd3|lY9ohx5|E#kqcJ0T#%I*L4n((S^_ zfA})STS#fsA24PK?wkk7Onz+4ktMh!&yTeYPsyF-sR03HZot}wQ4-bnR9=saV*%^w zstEc_UYE=tmc3SCtnT`m5<4%Jpd<$534a@!Z;XC({LhX5SDgQFr^H<>;BFTlGU1H* z{OJLPMFg3Ib8yf>i)_@ZerenQ2RhL;(=eZDpyTyx8T$)Q-k(~|Gi&A`X#)pPQ9WIJ zB~Hvb801Efgts=?{XJJWO$iNsLA1MQEowW~xo)VTa&I^LwS3zl5To~V_a+)0?+C|Tslg1kJZ zA3L|e-^)QJM)ZYT;A}pHC6p}KG$oNO-P(0}5t(dc8tf-jCfK=}2Nx@V3A=j}^KAJ8 z35M>codTUJMz1^P>(&>UcR${=?e;3Nc35(-FZ!Wa|DrJIxBKM^-2+OAv%f>OYK?^o zu5|dGOIt(VJcnI#FZa^o$+40x1)N|n%De*Sr1F11gNizmV6dTl1*A(I=q?o&`UI2Y zY9!CX4+FQl;B@+pr`Prh1?JLkct2&>TlFL%&oEaj=EP6n?bML zf|?BnROSx&I;GzVnqS6<@H~Nta)4+J1hepod`*s1655Fb%vv^bv2>gmu-A^0O`H`> zV7B=@>JZN4UopD;6T8V4i1(p4w$rN1m1sKQRZM5AETyu%rsFx>+t+{ z1-5-GS6ml3(=E}til@#M)*NTdNMx4!8wfrx4hRS(xTBSZ z`BJFDfJY!N-?AEob7?YoDRw~@Qnt3KM9iPd zcSPj->cb2$%O(eW?p-5DUDuVec79-{^H==~(FB*@%Dvtl?#0%PCr;Og7GfY@ zmFpMRpm`Wo!!}FVFcR#{#igiglfoQ_4UIxTFCff=;lOEAa2d2YkiNe0&w?K2149Qj zsN|smSs<9wD@m0)p3 z0?Iw0DU&{@~pUmbsn8vZr{s&KeidZIFv$gEff<YIrBhmznD-$ zu^-E~fb+4p2iZ_CaEJWf$%%WahFf`YBvxZ_D^07*j}?*>8rzTG(@=2k!l0*>tfghT z$}9_(!=cgFtoD6MVta(qqxxEyzvdonGb)O9KtG(BmOw|hf>it@ZTxsKOC(-%eKkoY z7@y2DF5@A&c<5_M`SdJT>04!jELb0)-psAz;}FN@Isjl=a*lno)(D$$Uhp@M zU+py=uA%yuLwAB$4!LM!Mg;D=K&ntr_Z!>!%cBwS{cZvETf0;XNz(~@F|JM~_zq5~ z{2zOYH0j9W%XOYX*MTrcQ2pf*Dw<{h$twm#I%1{ApzQ**iIpvh%p%jNlcVa_)?cf` z5XrG;fV*rfS*zjSdDh{8erQHvu;n)F8238Cqx@>6L&w$YQ~e1_GO6R1(uoQBPUQ}^ z@ki6%9WWr@vn|2N8Wzf?Kfx?@9oC63-uIyYTp#yUKcw#lA-QElN0G7t20C%;H?Dy8wxv8JU^fuFW5X&{-m0e5sk1~*>4!k>N| z)EYx6CwT7M;|sbiBgxKhF2KiYf`hAP)(k5joOtL7eN%%c@!;HO7L&*>IL~TIjFknb z9iAt+o=vmqAZ!LE!-yFnM5inM|6uPu!4br3NFNEb4SigcA;GwJ{WLL@Y) z5gnw9Gzk#MDAL=EG^IsE2t6Pjfd~okD$<)E0twPV6KRhS!oGRm{e9~lWv!WY?Abro zvHcMhlZPbtbKTc{UhO<%WcjTa$symVA)7rSJ80@6=r%vmQ_vm0XL+uvK`j|=u_g6z z!mJuDyk6q5fnVSkCOWvXy!U$@fjX5M+SOXA0>Rt%Rw0G(+um8`$)XkF=bxl#^3AIj zprQ)0%#65JO6!e<1OiOu)A#urC}r_pIAiI@;i;uAn<*Q;=DRTUx?a>WF56m`(kaJv zCxO!bLurz;uAotvtl}){e`?BS9>~mnnP>LcJxK%MTk3S`!N{L{lQHDj;wRKafsF*N zc|+CIz&FSPn5gAu3$1UV0DQSdrtCl^5o$So=F<7p z|5bUcY3YMV$$t9le_SrM=7`QVD&Zqa(C`A5Bdor0PMQY{d$Fdnhb7EJ(TxZtbK~q< z67!AR6%2j~f-kr$wJp^B2_yI6!~%(3ShyHLR%4FjJ`=6jfQ6y;pH(rm2-$CSencSu zGMsk~Ye8jO2%L#FR`LJ$e1S>IAdSmI*=2XcAtll$K#U$#{XQc2+M5sc8vSavF`g+(zuMZkFH^}Zz zeeElC$FIo6s(5t>w-pIUR(lK~b%0akTS;47yfeCRRCZc+%JstYyoEh$rI}~|p9A`` zj9bjw`tsYCBs#>^Jl&<d7Gs5~hO-WW6yB$)Ez3`6VOfBfGqH~!y^7A?Kab`4Nmub2eyl%``CL{LT3wt>(zIRRIGAQgZRwu4+v2Y^c8 z8#IUYd?O!yEuR{+BO@Ms1gpuQm>6cej7c(*IvU>bYn^>odjIFacXw$V>i)@NW4gZ^ zgee&n3z?N(saLK}&+pA}zDi&>jg?Fqg%6ZHh|Hbq%|AYRSZ-f>0+<8}|G_+2eosi- zEtYShMr(tOEDu*){%?a>CcFlFqh5)M6cuW`Dmy$SeUgJ0C7Y^IT84golYiLqy6f*e9 z8@_j~F}FqZCu|plk_&@;$9KD5{ylB|dDF8~ujji%T~>mM#8X;%0LYp(^)&NbnfKb% z_txu7x7J@9Ku7_>2vB-90?|OoSrW@1 zXC7?Pw;2fXW{>57@M|FuewAhwF^T`(jbWk1546yPTE;2Gu-2hQp#eqoH~&-~-5`e6 zYZhS8$bO&A@o+c{>v_1(X{0);-oe|$e{WYz$>QER2x!XDBP+k4|I}|lGp-?Bu zjZcnqX-3kAV0A^J*-T77$8Y~CsA@Xb`4s3W@8xJB9G~Kq%A)Y*#5|v1j3P1|U}uOH z9QP>K3w}||Gi^aNT`S)o?kd?OFRiU=z<#&IG-l?!f}D1<*>zOTss0VuKkW3+4~3HD z*{=WkSoqdsKl6Me?gys1HHm*NQ>i+q^joO59v=~Li%)4BPF&oV@|6Y8lCl%sfzaL-T&%jrW+ z$teil6?Uxd7Ky&uI;J$hG@vO!>~#G%ENY_lTKIkXm|UZ+fpc zfv>lr(&Cd9)-aM%|8uE^3`J#83oi1&VS)dA^+8m&Rh4Bt#i1tOI7~V6bWM)lwbIIL zBeT+eM-^@4?-DxOY$ks=O#g6>V#~j@Ox%|)5K(dsF>CSwH}ML1#7y)6K52zD2H29L zLE%LbxZr3+AwufEyD7}NLRrTcVP$>{sSAwC4`G#t7SDq03e=NGEl`m>&Uov)u((eQ)KSYCMLI?zl#BQXDv z(}nkpY3Y@sChEw`@>lI#MyTeiWoBZk-LV`!x00^(=j$tK0ruPf*yW$&6RG+Q`9DD@ zX-%N$MZ{AOyvZM0HXLJ%sf@J@(G+UoH;*mfVt*_{a5M@Vh?9$N&gdINFIk)Pud0H~ zqp^$ViKsSfK=hpb#QCxnDO{oB+qLD!fB!7L^r5f{57Bmp@Y=mv$hU~8NO#ETY6-4bE57@vp?2e)qcS!RF~HRZbXo)ASk5IwNwz@ z%~*FHKtq`ipAI3Jj}NI0O1j`q-EkLEks$Zu$w7LV?9CoO$cD zlWBm5GvU_ddLb_(V^rOdb5>Vg9fFCFKMh`97FxYkb4f=n_kvaEB{OM0sneL-Pm7k% zQcMy{A4r>B?DP>kzhZO3Tu~Agi_HB4Q2ZRNf6$8g6TJQvvwp>_Uoq=f%=&ME;8)E0 z6|;ia`zvPsidp}UG3&>1vcWdnH)EK-wa{w77?(e1ceJ z-cxC)Zr#JR8l-o%??=c!AFD!tS9Zbikj6`JP}{|RU-;2gWx6AU z6p4TpSGuOTI=Nl#uMARuo+(40&M0)1AXvSg)3xq*m-Y4QRp=1Y3mojLh&?+v6fJ@j zMrEA1Qz&F&mRL}0ba-@jQ!T%lSMn-@9@9{mBaT(Sc{;z8 zpE;(GK28H0@91V}$(G7$3a+SFm$P|KyzP|g`;RmH z7O90247srPzVV_9sYd10Va2(ni6De21ZU_{{M6u4KJl;xKNk1U2T;5wTgkLEym?X5 zlrt~n(+dTf@eNg*jE&YahA5mCluVf(Em26kX=Dn2S1}EKaA71ohIPy}_+V`Ug+G&z zJ`;NoXmvcso@FpC>J+SC(G`bKNv72E zkMj**N_5{Qb(p?X8B1S|1mj3I4)}-vFd=`!F3x>_bjwtKjm7?iYkAkiV<+m#d+$&{ zYwJ{v#xEzr+skfI>>aG`XQGcMLhysw>!2BDL1~c11Hs5v`0z*N^z65z*q@<01sGvV z!wW5q-_lbkh3eMs;$-xp#uKkcEk_{7HZ75`=?&Z4gWe@2mG*q;8$qFQWrd896w2ER z&3Hkk_M^F~>J*k5lrkZA$146V>jz9b?cjzFmut0ETdP3uQS?u1UeJf1=*9SZ^)RZn z?e*3ayF;aoJ(WQh$ZO`ek;Rzo79sTot(G9V1$A|FPB94|iIottoEt=3h5Q&CG&osA z=!!zD){t(W=*&6DkA~-%t+q&3lL>p6^~Ob6iF=;Q$x0{su}pVwg}ZEL?>zG;dWy*2SjveZjlX3TT_Zn>1@6{3w%4c#oPb>(#8%ZJ9aLr==f!>8s0Pfo+YI}wh zk-qmWP-cpv8M-CwX5iO=7~ljdPz)OTb!>9 zw_IdhGLhO<{>GqaKES#Sw4I4cLpX;bGWB+!?}8Lum}x{mx#@o0uwlr7J`+ZC(=hZ0 z+D6Utj9l{8{-2FtKa*)_8mVw#_Cq8&O9-At^A^i z$gy=VMC!GCrHO zN^1)g(jkR$fi5bZ+j9Q4(r->f=34UME#+ens_POxvodeNO7@}a%?8Y{qe_uFA;rY< zri76U?F^CA>fWPlMU~!IcAAS`?MKBWC*$c{z#>qQQcK~j`JnuA<{s5e8e^gw8h}c6 z#J5YdO%0r$&+s+RJd}x!=wR^v!hl;O+9}IDS9@S)=1nc*j=4VHZ>Fi%$|;8|>yyd+ zXzi}nIoLX8sB7G>7<>Mr%#Q|`%uVxw5~8myiZK~$wP4);;pQsGaQo=kTN|79<3z89 zq(IqU5{qi@-_%ogNlcA))=Z1Bwi9qXsJ94@NOcNzQEvzJ4 z)g<@b{e*kMQ`(0u(m)YG5D=jtEuM92m@urV#IVW*nApdV|Jt=Wu!Q(p>oqM zEpI+~D0$quytevTNN1?Vf-^N!vqwK}*n(nD?>0NbJ4>B-_lRIuByp}Ix8JltU*bjH zi#)>ZgxgOYMeQF>)fx)Wyf3xwNv6)2D;!0iZlThB9IcGgCv_A(6+uGP;efBWkc-hx zg_+~2F{vx5JNlcC5suqz8?w0lIQldMQWz;dIP%ZIU7*Hc!`dlJbkM=*mFz;wrZspn zD;W)jbsykZmeY;Ppaa@gMV%GZ37S&KYv5HKcCH`(rJv{&4;r>u(fFourfTDXZMLbm zaC#5C9F*$#5umK%jpf~DYp+98J|%4k0y<#GG90`n)Aa*vwJ(G;TLdK45Dqxzz;q*h zhl)^)xCC-b4$&YvJBWh>?ON=$QLfOTLbymPD61&P99j1>drq<;o4K!GCZYk zmN$?)bs(|eym5xwZ;4qddipZC4~(^WXYr;$rtTo=o$uCT#A2BfegiD%9;w%b(=bk^ z8HAqjh#*z)B}{rmihfHE226w2KlQt>bRCAs-0`rtKM{% zU7D=BII=%;kaoiR_*uzM{z(BU0kvkAv|UUkz<{!mR&V7+RJeS*JeWwVY5nlHVf?~m z4e|7IhX-SvEjO+#ilRepj3aV^O1$Bb6MI$ZIKETo1}R1vimDa;*QWe6xgGmf{z>fn z<-G?5hp>n(P#T@BWr~1Xoi;&a*$(1IhS6IGfeT?ugSnZHU5e`&xCO#~T#qGC*a_Y# ziWPPQ&HPIckCST?0qSVpJ5|1L5J+s6OOzm-NX`cdZH-(FJJ| zm<0f>_RR8*AS$cwmfsd{x;(gU5hR0C>xahRyDV!{Fgp}YW=RhKxm?%>sBmVIQ?&LK4qXf4yHMs`VOTvK% zdZvU^ojk46-uI{{P8o5(VtB=5pQ_3cJemGWnxR5px%|Y)il?fKjge5Lv<{q$a>U*) zG=TT0d2E0p=9xymex*>wXcj8zqP{!<#hnPOO1q*D;K2r-`MdRg)D&hMsX})vSq2oY zEw|Yw90GZ;9tAj3nqTWp4-6&ZfZ$63B@)(1nn50DQe^126p_L#sk*c zL7d6Oc_TLMjxrrNZ|nW^gnwEd8U4BBmoRO#+*zV7%tA6hqF6r^vBcgsVxE8C^0faA z2Zs)2fwwCb&t|cHywd^)%Y~b2irPg&+UbQ+XAX~vi$rGMdqmKJ(OSM&dmY)AOHfLU zu_1~-zO)g%BWCp1wsPN>?t!@FGx1?VN(HzV*f4sVP0^oN|1ZhkzvgmgS%bieW*t(1 z6S@K4W=jUwBZiECPkLM)hNEwRDbr<()J^hki;9tJLU3VlEvf5mZ*k2dK;p=D9~f-p zOIZ`~_^E%fGUM3#BI#Q#c1zo!1XLfPw!C&zajLTA3F}hVyU`{EZuewy?ezjnQ>qEO zWa5-yGiJ2&R{HTA_GZgWS>r?pzW(gveK85nxv95rV1@1C#7`7PlFf4>$TXFZ7^!aJ z`6rS+L>(f(W0Hh$7lXLYR9OmQtiQ+@HptQMcfXd-0wqcpfvZi5%&?&1?lc}_bz3208;@f+nl_5tTHN;-SNCa{OoDuxqt=69akP5!H_6vA%DfM+m-+|udg>fYqfC}5+)6w=)5N@zwcnac&8L65&p0~i z-HIL_*|WnJ`qwtI70wk52%c@qCI zp@J?LdI3*$f%49g@x8c@@8fr~yf1uC_{Ln*_=@?hE*AVLiRH44#$b0_)4h;5O%4W? z+d-Q|$lA82-r&(V^I9*9Ts$k3kzD@7ZYyO%w@FHh_|(P9XI;q;aihMfrUL)sAu|n3 zUKl>5%r>qXNTy5LpFpK&t009RcJkZlF!$0LcqqR4xewRM4P<^wbr#dq(>R$#X#n*QU^t-Ge3l1>G z!_XhqSUvEyD;3BsuxsulEt)Ow4`WF(<><;3^azI@qnZ-`4F&;7_=+F7C;?_vtUdJu zY@TOs8M_aXaOYi7vZ~5<_LfPnR!X_eczfJ^PnWAFckO*aUTpo#h9jCb1-Zv6B@csE zGI6-G)f0&e52qd`r6`PE_v^9yki{6acyRUXE02A&a_QSJx#p5n6cflJEk@jFhsbH!+}k5xYj90`Ur#ZZY%U_--bOVPX~RX z$DcC4hfX;7t{EB_Wlnd_EDj|P@g;ncM+RZ`m?@*pR z-TQt_{YmU2|D~J9EY4myMof8VksV%`WJ)p5IgekvH@PHb8hXlGqx|gC>9m-e8&Ypq zwA7=P5AL&!oftKDh-;dH%vuDZJb2V%66(ero>ZQB*PrW=F?P7f2xmB;C&rn@ni<79! zbANzBEksf58Ar~w^3Gahp?IB!vMr*^UnUkB7aG3gl`y@Rtp;d)&I60GHaz_}N~%XI zPpU0g5ciLT&7X0@*Lo1Ec-B6PGK*KD!cZZd^n9EP=OiQEI?k=JcVf$Yl2&ym@68+# zGzt%|N8}+19dzM|oC=HXVV9BEoL5y|qa(I&+I)VmfN2&}^rtWWV)k)aa^=>lSHXj* z{yY;_cY08c%WpY{9FuRD+w^(Hj%x=thPQdz+5g&prd~MeRoQC|(t(<6E<>8<>r@r} z1KtxX>B}L-5gBSO-p+X~FFytx?;_0plZyQd)VS+bF8(qOP}^qv@}%$jr&{AKxN$e5 z``q77LIv^*>i1+mUd?Vv@@z_^0?9IT>pLj@{64Wtv z*FS5h@Be^io-qI2!}9Le7j z9gUvs08v!5bM9ed?EvwCy_gSVxlbZEr}#~2D{&SGs-C}Gll&Ay#_)}8h#JpQkI7q%l>ok2me3gCWQ{x`&;i{+&VHsRnoo4V1^Zvflotes- zNShZ2qZ;iT?BYaA%uKkfk`CZTc;YLHQHQf$eSGz@J@w|9XR}1VZs@(#tJ8uvltVl% zlhya9P%RE$lc+aR=h0<9XM}~fMEw9%;|YdF?ur7ncF3O}u59fncK@Y4>`VAE1eig8 ze#HC#OSF5JD0SCJrRPgugTd_rME*{#Z6QcEAA>{pv*e)c=5c`vkLUncWaG)#^L$FF z`y<@y^`2m*H}^LqLxV-?AYW%+g6qaq24Uobf_i)u&uj9&J5@6@(;+XXkL|ZN-d8VH zzGZKIBDMoPjL!TkQoWD*V_2dU78;N7zOJAr}i`>%2qu#_Rb@qz25(lx*8zO^5=org%^ahLPWpE zziNnm{WbsD+GuIe;o;K7^(Kr0cNldjmU$+B9?s)a*d?$Ku=abA^&FZ@LkGW)#SJ*m z+L};fcH`FLm>X@)N?N=S&d)dJjnf+Yq};bq)k{M)Tca-HfmP%sR@)zLL5YD5)H}up zMKfl|V`>9TN7|;Q9PReq%sqXMO!;fO5pG+6$OUyn#c|6tW)64Yh%?bsBSr$LKR()jJt=0VY!vy_C(FV0dsh-qWeX}ezGcmzdW8-bM>+|C)9Q`=@0r0-D zK(C+>*DVMB`?(aJrHI0jFF^ZQq1$Y6I4Byx*lHlfYlWa@G4}xK5+E9mU}|r(jaYB9 zWyr{VeggbsH+(4e*VObYYX0+M`U42&##p!24$$4}uoDmr}K&&swc{%Yn~x?Hr|lfIn(#Z?is=}OlhKiRtqk60Nn z=tmO8YEBlTTZ84wfuNO>#Du0Yb^ZBxOr~-ONQgXxMCjheweA*l_Ugt0fO?US7`LHJ0RD+o2g7BJ16Uy+$%rwouiRAL8YBP92KhX zbt~V<(^pQg*}2)%S^uojS-sr&^!!#0G5ul}UJM~z0!-TwLn+4jnGU}dUf>BW*3c4% zS*4fh`xH_a`tr{=2a7_A+o3yJVvq$*JGa`8>g+oX<*xQoiv!vyjfWWVcYGVftyz>F4V`3*MmVE0gxYZ% zu6~{&8d+d%QBb82)12aFiZO6+)L@nN7K*yX}+Wu^8@4vdZiXJ^1r{7l@ir*fMOz zq{PdfXxBS`vK<@7q82sDf8k8}>UY2T-LHQ4tKa?Vcfb1GuXy)A%Cleb?tdNbe#N_A z@$Of=`!&z7Tk!Zb&+tDv&#=T4CSWi8Zt^a^TgTq`{%Sa2wtRGX|2^D)m8!D)pv?yI_5XbEPP0x! zFX-XaX~MqfNsufeaWXlJ-d<@buy)ou&FBi#kk21=P8hYdx{%joU+j`>VREIz*CEiI zchpm{K7}vk@{=$Fe>2TvjlnzYYII~wvGi{Gsid=0}HU?%*awNG1 zeG?`7H%i2W7o9iNp044|n>%?6mQ6#|wBFqhuUxxdZ+{%S&NVHVj1Fx!ZO?x@*rpRE z$FueOL&tIBW{s0)pMqA?U#56VA*N$ROHcCz$9!k&N5ps%(D7C3yr?KfS5(2j~5Sep%-? z|84&C6<4dAr2av9TT8n)+I~k2Jx;Xb^h+GQKW2uMU=Z)H@wN{UtRh_sXHt@ren+hO#>Q{NLnIS~y5LcG)N`#2HW zfDTr6$g)g{1Y4|}tsGXg6{VIaz9|-55t!_`HmF##KekPqM)I@bYcsxQdug9IFOoAf z(^lVP?R0Z<=q0ycl2N6E5wDAySMk#EK@n8svZDO^V>ueM*KWRiHR0drq%&+3(;Nld z2;#-fHEIKy`@)QMWhsoka;quq@lE~2u-0n@_Ab|1)mBfu{&6)gqwDWj*Gp2w7$L`S ztS3XAJcdYU&fG^&0sUbIuyTyh>UdwGkoE9f%7!DQ7~Li+7zX>Ht=L(O?;+J-0mcLI zts6d#Li~WaJ8o4y;N#yrPrh86q8suuSP&}(HPH9yq%_;H^#Vc~qaLDLu;>f#5{TTE zDGpiYzi|N#V5;LF#FY-UpmB}541bxsT#r%UJ=^o&^7_epfPR!67iwm%7 z-4&W9ZA;+W1dyA@6c|ec@XdahZ4`nMis$T<2Q_k}tg>`=ha)WoG6a5vATO7i2qTBB*r_&0NfG`FL5H7e;hAQ5S*|&+UbHNpfoCpY+x(ZocSFiJjD0IVWxhsLSVd*bEZr^qvZF3=OfAyMH-r- z4}++H8{6WHjdqT!s6=&LpJFV}<=VR5l9G45Sq-2$Vu2js!8E8hpvFfHHi`ktr1L{d zSUEb+S~Q?fcCUPf9(5_j__gxE_e(EgEwU~I9bwFgo_JbOSuy0ZT0J0B{3vYhnBChEwcy?)q^kz)!8OEFIEUi{msN=yYn}O5&(@8aS;JD0Cp-P^ zAHI8dY0x(;XDk0mootR!Z4g#TN#ST@p|pI<1OtvVwoz{0X4?z86{;a;`UmRxTFP1% z^GCbA^pv~XY*kuqTNzs*?fZSz9l|Vb1Pz*BT^cuGZyL#K#Imir<;6yi-`5IbGriXp z7kZNPdUMn&wqh-TsFv|eEYbmGY~-``#9i>CUd=L~*Bfou32Ho0aP1QqDg6s;D;2wsOzW$m|xMS{v9>WT?yHTeeeG48iAm9qx zX4jX_fwtK$V5A!zi1L=e42)wl`V*Yw0^5`g1|4;S&RdyMqYEK2+iZUM+idoqh^*o> z;T^Z|%qRwW4aLB-ssv|2H|to?DGMNj2YS^u*B*ghwHZ*<*t&rqrZsfd%Twi;@#B^I zw^9(G&1*q{)y3Nsv(1KiNm|q*unLyNrpw1a3EgtsN~|GnU5857)lNNr)|Im}BBQa( zweNkYcy`>o;H^BwVl9LNU6O<~4AHyfVD;7*VJm!^v{BItS8T?8lxo2Z8?@p!UOQ%i zZaV*!tQ{eDmhOj<5LP=re4A}G73UbWu14>=NBW2e?uW10FhQS5QQxM9#XkA1Ny%-t z(hdAZ;j8%6F5ElkCj1(TMp})hkw<4AM}5#r+>vzJ?b_O*|70O*&W^7K;Md?_ZhyW{ z06WAE)J2HAVEN?)!LrzAf~FqZncmRd?*Lhg8@zmL^D=JO8?-U8%8`o<8-cF%m_inL z9yd=stL3T*R-dpBeCH@|-w@F-Z_pP~zj66-)TuqYU2QkB`+7{Y-_u5>}(X@h$B`+#rcwM52DnYK023=ScLV zppZozy^cA47rt*b9p!nih+j=6hTwsPXFl(YdMwVsC!7YdwElv!P;uZAN=@(Kht7quL+S|8A$#{n{YilVtFv#&=u4JLm%F&3s zp?c;~D3np07*|+EuS;jHXt6}i@Ux~DP0y71Ci!Z-4?crEG>$!Jc*$4ge37e!!>3G# z#6j;E$M13?UotQnKhG(mj7-JNO&w0Kzf8+e^NN*&OdA1JT=t`#R)u@pY>R!M?8(q& zN}}Poo^C8Ct2X1-oIxu&rjSHW2A*$u=ce7SLNjA^nJ0k52GpqFjuwMPb1@6KwVQBO z@C`V08>k4Bw=ci%f^V7Z^r1@umVO1m(vR~G4jMLK@yf-MW@oijfn^~!0guv(253?^ zkkU53;sXbr0(AUVDsDqm^26tE0A9s@gS5?t02U_&Eb<@yxEsJ2XQu7Jh=UvWWEn7nI^K8*bdH@rMy_&%*<_V;#Neooax4|>T5 zK*t#-0_}sCJ?fbHpW--Z)nN`rO{@m5heyq4YT*^fADlZ`F9RXr3n3PoYVfQ)n*WAw@gG zTQEelYp_ZxG|yK{5|?;Uz1VL7utu{b5vaF-V^e<^_fZl4*)6up2rst?Lu2^{5L8J9 zF$ycgAkwOTB~dkpd_Hh5jKIQ*v<}XziLZ@iOnl(L2+FzP+YsMlua~^p%05rO9Z{{+ zQQYplRzs+%zB|5jC<#oe{=qwZ@ug=d_Ib2yBSkahThq0QDg6el=0($Y8Cp*LdSfWQQFct zqbc3#ydI8fz68N$E31@U3_E)ldo&yWlii5lR0fa@ArE7!-@r46r#`JaK4j%j;Z}Ho ztWTs~J)XOv1X- z$*ql|HH_*de*O^YN=`XPA8pRJCmRVfQpgt<(0;Mmm!YR>6r_4ev!UQ`^o0;eZC?*n;u4VztH-FDOJcxAYpZ8$eq=bg;D?6I_<{bRK=!^$*6Uc z$6C1lvo9UhAHTFW?R3AVF+r$+@V+3>$}7jNQS^zVml0mU#eN=@M>NX0sMyhd>P7Cu z=^Oq!`;`e{gxEOot$3c*S28xD_75C@0tdd3b~-Lc!_G3Q`P%i4uojw=(Shpn47I)( zs*KFv=wk=Ew$j4E;r%e2B~p%LxqW1AmcQC&GyO=~H~=`s3{~2|lViXfQD55iVO(<# zV|`0xKWHu!2j~IM3Xl5JwSf=U;68l<(iCsN(J6+ z91tLQJfz`FUp9pXWR?wRN^mvmzL!OjD2VU19`4L=ZoQS9{I@yT8CC~~_q$$!KMoBOw%L?+ z;L0?vz#qM}*Hf8wGW|Mu_5(0TiCyd(K}A8EthkU#Jc|b?<{`l}X3L+iP5k00g2@CL zkV`-V(h(q)@D0MwbcY3yfOG~DkSws>p5mKu;i3wVe*xAdrBzE#OEtU=!CRzZPeuGN zo|~{gszgI^e-rVZ9eXNF$O`gk&OAuZDXDd(5%*y-MYQA&&KBB>hYU5ZtA!4*kax?aHYjZz&5q8>PTDUbBU=!Kz)ve`a;IK2Ck)zF0}URxYpLl^K+gNqT{i zcRtDlcy_Nu;MY-!Po_@3aa$`DI4ElwN(gD{%TPN!W%bxh%7QYGVWS=JAYI$#b-JPc z>vV0b&aq0X)rFx#RHe&+IO@ris?yeJ{h9TquU>@evFF560yIN~#rVF#RXEul>fxInuB>&}8alkrN4MU} z>Mi**tYiblC>}9&ZY{{)EXW*8&$l3k=O0Kl2uLiD>dQxQdV9S*>zwQVFw^)> z#~d|(@_Hm_*`;iGb6D(ua6|CM$uRMGC`K$F$)9|!^udE=`!Y-_&)wq18Ka6x6$696 z%fA9lzYA(!-W4{Jb}?!=Js%si&8B;9r#X^+n{8*OWYPX~eRMw$4#>O22FM8#IbH~> zF`%VrFbU_!A0bcTqXtD!)A11=eR?4+7NSBS6GP2%-*xPdmBA`gk^3;HA)88uMTiFS z5S~BG$E-A=X@MG;aejW1Vj(o$Iq7a973+7E9$s zCE!unzlGQOZfvgZedLkqjZ|xA(CvBPJxdUBxgxVzugT%6B{J~dS~rtM3&Po~AwPo- zC3OnU)VbEA`qMyY zApdosBF168$=w9#@d`nN=5ZmG6o!Mv^VZLZA=~f>av@K2W?RSdyb{iS3!n;NVMq^}H-E$UyhL}pQIzn-h3X^80TLVZ}Bh$hma(}3i zUf*==B~5)Z-nst#eYLd?f(m^auewe>pI)K&Gs-}ftBe+08(J9hO8#Iu&jp@UtPWQ{ zA-es{l}nfWOJCO;vNxHpc@wNW(@*5&|7|X|7I@pqdn2SZxlx!- z2+@#mEwO?Mn=-}2kEMHKjiS>4@wP+5?g;k?lug^i>cW5P;q%t-=Q!&vLz#+pT&N%JAX8DAZ_Q3Lv=V=4eqAQJ z%hOYfR1zrux%pYx3MtT6CiU-o-m}3ssP-o$&PXPt&zmOB8+oVa?6~+G301wSH=0HJ z_HZQIJ5SJkW{g5r&GVA<2N;Tu7F>3@;#^i$;ykD-aV|7hM6r28!0LQ|u~nsBf4-`b zA?e2BdLZ@vUx$kQi<+tRXE!IR@_`q!h{c*vJz{aZ^?Sij@1GGcDR$jhMSHrVaSx(u z<->lA_45~jzW|~23zH(Z$CrfoLn^dutK4r|BP&}pTk81$xbgW584fKmPF-Fh&w_&B zc|s*Y(rke`f1YrBZdoT+G)FROW!^NzX7p)Hs&nQI$Hc4N0T>s|YZ~q~17XuV&@?R= zW*M0kxzQ;0{k%!b)PtgvCpBKX*`2&MQ5dM&SFF;>-P`{+`dcuC^aYUC=-LfQ|D8D? z<1d1R(%oVO6G)Ce*@}lLB4bfdTgyz_X=sL486Kk{P7_|~y~;3a3ws19(xaQ?&rKSj zIU$p#%)^yKGFY>TE*>(Wg_^Gc;@J-G|M8#(&zPFdMD|1`bz5iii1?lj;lu{rayV( zo;kSZo6z>t6?BZ6H{pDGp{ah33zS-37(q1Qi72+_iOjd=i6BN$%nR*+&AXTvTRoXK zO(&cjFE_T6|Ffvk<+f;tonR2%+7w{!!q!F!dUY!)YV2F^)4FY6y#dilOQ;l*&zr@+ z3GfT4mznsb;VJG2^C%5lBqE`O`LEx~;brZXLPLDPR%4k&Mz zXyNrP!Ga9-6uqqlabOgCsT@jR@J-Up69O6EzA=VO3g(lwcuN^dztb6w!c6t2jonx? z_+2LZ1Ps<*(8kbjquCMd6-&|z^s#4(pkS$Dhxf-440;>9{x3(W&$4*G*WvPV;fetX z7?ivA@$>>ykaM&Q>;vvy{Uyr1iWL?rU_aZFWjK&{3PsT2CfZeF;{?ckWA52#|jPE^8QNy8K003RZDzTKFL_OblbnHq28k^CX%V==!XCB*Tk)mP{Pvdxr<4Wy(y-;uH6w@IThu4uhn7j)Dse>4 zTkoYL;v|##8kMe$cJW((lUyWo&|G+5Vcl|bXM>6vF@}6f?X}CzbV;=bN#`@vo`w&v zm>D82mktz3``SuwbeZ(7s;j$SFzm0`eBj}x$ieX%HQl+<`f>PO^|SJ4)%R7GO0M3& z=ot2Mvbc}$^_vYUFV99LS|$FHn0=~Z@>HcypOwO3ezDL1oCB4iuPA9;Y~)kWn?5&? zgW?X=_dP1ULjtig>}@1}?>^uZaaQQI$Z#F!s8^(EnlD)PDATdGY*9?LTE#w z6;C!bE0oH%QqIxaVk=?~wfS5YL#~OajW1cqC{A^y`Fnb5G)8MXpgF@^&Y4iCvowi( zi9CxOql&}5o+ifmg4%jID1AL!3B^FA06}xV^mi(elV>%?je|^ZT2p?77$CoJEFMAy zbAohNR|`;6hQ-5~AEky)l^_?f1XifOAB)SL^vQSy&fsER0Bk@hLKQq0ami8@5X9cFU zFD$g72g7lhlT9*doRLl?!b$sK0804N_C4NghY8j12&>M}U@ z9GAvHQ7RNMg%ySja&XOcn~1em!q&qr@Bke+9*c-;^bb4#GT1cO6vZvUpo@y*=lT^n zI8Qcjnhkgqt#rs;DzEKVlrgwm8}^cnEPWdK-b0Q^l(kb2G*CCdyvv-P_7@BL{<^<| z&(Ak_G_oaPPRK2eKIMzSYtU63zaLiaIPpTbRlR*IE^@Qow^5ja_+g%QYlSp)Q;o8z zzmmU&=4?@Y=cy7G@Oyk2xqU$;&T7@;h2G|Y!TeJs2a}1Ejx(0Qo!&vwFQB2q_N|;J zF2O(c)e}eF(9-c9-9E@A+)~EPc8`|wwPLZ0tmi|diq%sZ?NYEsL-dk~_EwtzyV2ei z#IIIUtmqskJU>>q$R+bcd0oGTdhQ&q(xWBg{5Bi9v@Fe}s-dyRZAnYo(6eB8c+@HN z6~BejnJ&)y5go$e&UpLVW&T4==m;FAG}cUW;6pT4)joS6b1y@*f$q3z(rUH0B{!aq z*M(vkqQF*_gv@?5u%O#!WTp@>eiqOAZuXJylAqV@4{a2F3*EN8zUIRqMi8p${H?)z zY8bEhl373Y9*=HeaSak1_sl)T5OfBPS3~ZO40+n|k&;kq2lt48hlWg5XBU}&>9L*% z^^-eO@G%BSO&k-d8A3RE2x0C{PL^I7t>)Dzk>emE=vk;+>0)c|#DoQs zrNN#hF~I@MA~87w>3$qYf!CykVTO*8J(sNf*W*04kWKbyRBW_^rCUwOH_XmdK*?7k zP_YNU3od6Bf?P~Lo~NEO;I*5G7XPHLg>VR~6Hq_lnGy&Q-{=Rgana2Xv@`!jEe2YKb5tL|j{6XEO z?RStz`ut+uFW!N7ArXvkCxUk+%7P1|mABa>VNe9?C}4u~Z^c20j(Fy%Km5zhk^UyG_(Ws})a$(+>iCOINRhLtWo9 zH#I{duTyQfW<;;0Vx!dV1f%kZ8T+&ilH&i~x-;v+yISH8H(u9QE4R;!BSn(0m#&tX zIrleDmX;TW7Qa_*=C#!~QoPRIHl1IOo&-bv8>BmT`V_ign65S@wRkd85OcvI_I>5} z@Ush`aV&+>sKzKA@OgWCF2!W1Q5+(oAN_QT0ok${( z3lT7<%#(eM$93t?F470%#`e(V+7O}P6tA&`;FI$3iiKzyLRe?%!r3 z9TX!G5@4iA2L%O^CcsA7@6dz31KExA!^wocV+6f(H^-o@cFJzwf*0 zXp`S|vPh=iVbZ|>?5w|%?Xnr^aGDb6))??2EV`eOSE(q5t7zwg`KVi-$L_0G9!F%& zYc=#+M&F*d?;4{qUz5DbENz~!8agjgJFR+{$Ch+o+*0p9`fI1x+J&bn|AMJs|D&xp z=>ccggbm}SJO$YXtq27=EX?^@;WvaGWKn`(CKH*`F2^F3hxoz^f5>4Frdk1JvCLe-_l>p`MC!MCT8|g50-}(a=vR|%@i<|2f^!`Sn<`^Eqo^9 zVF7qOAleyQWk$VuRX@7%9ItXXD=JcYG5e-LbMx3Oxy28?zY7#I3`3a(iQz7U6!-5~ zAFku&Ir=OfngNE6=oZlU2SHZ8rEoLNp$je#o${v3qA{b>uA@Fp;~OtSjUVa@eCoc% zm<}X@(B}7ptcWD3iTSD7Ha5PHj!Ynk0?OkAw|3UTH8MCldyw6a3>RF-Yr=pIaxi!Q ztTcj^&m|GUp$v#Rc0K=jh`!{W|kozU8haYoc&L-CPEr>hFc| zeIZVG0WT$=XYQxRdiuV5Y1SC8+ERCkHi6By^P8*fJ88SD`?R*<(=;C@DezprG{dL6 zUD->cUHkX@l*F=(pP^C1t#KT3&k!TuRcsfZM}ntiE|ev7%V+3!Hl)&*>) z?u_<#PQ+876p87etV=>*LnrNIGl8bhDFmySBMlnA1t|s4uLwB$<14$tYg^IWTPzp) z51AFuX8f~D@30;|mco~mE{Tmgc`Sa|bQc~8s#OWDdS`t+#k|iv@zwSDDJ(Oaw+LJE zQvOX$vx zzPa#V0%Jl;Kicp2TCc^2WZkbAq84tMub;n5(uI%TM?YjhT_{#vy}0tEP_4Uq>X=-(K^B7z=m#7O8O z!lwYQ=Ov?%K*pfp2|98=w$-&^0%sCRfB4Ay!{aOUJ!KD|I8VApWcjJ0H0zn=*?ZLi z=bm3ElsDNOL$wDyL4KY`*Oxt)dS*(TGnf`y`ZiX%;f*0pw^IDsb7XU7fNq6w|NVl* zwHK{7n6tTdo=p?dy zU?ek&C_Lrou}AoH(*r1aE@;<@d~;l6mGl(g}R9#Mh4| zIA_kI{U^m-Famj=6F%uw&k#{%L%_sfmFDN^H~c|FQEA9R<)<-r`-pA%L?+ zSN9v{q}4~x#z)fbE60WQe>mLfbICFH3L4oT=yN-FTfM(Jr97#pPo>K;x9k?(CzhTN zTSV;k84G!E*!#BUf!MD3=Xv6<2w!blFwOJz-oE-;^bNuLHF{mSkHSg;VQ?=I%u;;i zMF-p!hPXSiN?cjxZVwRi&{eG&PYq5A=zz`iCFc2o8^wG6{uiz$0|!P|35|5w)!FTY zY_IVUd16vXIV=8@TQvGHVUJdjU=MA|frgX~zymX-+Vn|>CPi4$VP}6Z8bhvz$Fer^ z($cGg*kQpS=rORBeVe1+*VwBRiE5dlt9w`BU>bs-?9x%h_7bhl1Z}7Klx|5<1Z}C&XjO zrzcvqC$<1F3!0b4C553XQ%uJ;V`UF$#kAfGRBt?PPU`9fyM$IGN$yJQB334cE4 zMO=}B7{VJ3HrVF-cQJtZW5m^ywSFigP?{RygPhD@*`;Lpa zjWChql$@uBQRwXBrNVek5UG9ln3vD=9PKpXO&Ms^M}EU0eRHGsDi3jcdI@hFvIulB z;CnL>h;L-ge?6TCR7r}UYwG@GK)^AWYx`fE&VO@Z4`zXW0iEZ1)q!!G51X&YegDWi zq}=G-7#Xu|!8t#4L4iV&PPtv>Ngl^5I=eiHlz&t*#-2Wura=t~Q7Sxr&ga7tYY+~_ zoM1(C)h4(rv9GiiV;!hMIDH`Q{SjxvFfi*g8uFfOChq5mkA5?X3X0CiZ?GauXSffg3sl~77BL`$! zcPZNT9Pw&YdVo8s8K5GlZM%?YCl^cWRZ4}X3wA>09X4319n{R`vteb$s-b+m%Q(lz zY6$)mqBH*}blGDU6fi&E(=DDa50&_rnlcqpq5f>KDCuC>?-Q`Os9*u}gR)+-;aMYJ zS-e^a*7-tD7K6I!GLAnm>jc5fhe7K-FSKK;rG$C>HV)}o0=2wH{Gy|sFE$pe)l=Wv zz?L1S#FI@7+LJ;LIp?wd$4Zh%qBv0lPkq0W)&T#yQXoq>I`wpAPP zr_+E3ul=ed_02u}&G-9%$>HK0hksv}(1Yh0Gd!|1)f0o1WAC1g10gO#3>6i~gb8#A zbk(My^mt;)K;!0epA%blF#g?!`RvZA9(eu&Lo^|FV7^2wUCTVG7Jv6{sRgNbzwISQ zlvbd7`r&wCm}LvRDtgJT+){JYrbJ7!$3;ilRJWzTo{!e9U6fpi>Pv!%27QrZ8Zud0 z4E||x()`EhpB9-7{a4^EO4a(eU9X6RUuu5TqkFQl+_byOQzZZ?5FVcSVMtT*RYMaL?n_@0rcFiA61n33aH-+x$N1gQ0;>*6cX=61>-OHv z3-M`UJ)e*TWc}LWLe`D1%FLQ2CgR1?5FsaTR)0T2v%pBN$eZQ)ThoS1tj5X`3gs5> zPmAY4zPaYt?>nFdFJCz9usf;8`#q<-#VKj9QKt7<+wELjL%;1}Z=|7^qooAaOqX-s z%|!aSFP!imCKndj>IjE!555_ER88aNNfQo38Jykflvc;{a z!0Zbx+3gQ&{3d-*Q0|WaAYuqev$+qxcNb*KIlq{8*+S9^q=B0W8ca}$>!H^E05x_Y zShs%8-*l?#= z-AQzWz#?2`0zd6jP6&LXe=*I+w`hqlr5|>7@dHqQ9i_LnZ3o4wJGn)+M^{;O91751 z+EUW9cd$-Vy48F6cgqr8%d_#~eD*>acT0|RRuqX^s|Vd1vr5i3Gd=VcuW={j1AJ~x z1}_X_h|4gJLarB;1x~gr7!1})B(M89l$&K0>VF)TZ;_8mn$O?{iQ|rz5=27P5%obBA-}otp-N|2n?+fl}|8WQ> z%MPSZCX?N&7vZ8T8j#>ph43Ci5Yf6}XkB7s#hXUiy&)_2(=Erb`R374hjB1x4h#IS zbtQZ9yUndZqY1U@LXyC-jk&dI>FzC9XF)8baUzWoNZbP{GmMK^#1pJ{H!5(Jq&})P zeqX~VN^9;K^NvRoMp>pO zTQ83H^+(yg*wa)}^92E(w?6WuC>?j+QJbyTXL@Zf{klL^aNyN#8?`&fnr%GiNZ6;5 zniUg@(viTHWqU#K?Q&B-&m%i2DlABCVqB_C;X$e0} z$TOfvt+Q{JvE*dU*By&*G#w^!=n+lXU61j+LpWtHRuu$!|HLB3uM-6W(LoJkl;(9= z9pi?^;SKbPtp1U(?aw<}7g^IUqgy&9s%pryh7(8TZfePfM~z*sswt7OQ^B7#ZdKbm2Heb)w9SdR^)FPxNB>KJ@=eC(!DR$I@MdExJcxt>7kpaKdM+N2&K}z)Nl8nx?qnK zb*@nmO{R^Pdk7`b9LklN0Y+xSN58q!zEaV)(!RLFy2R8h^wzDQ469RCiB@g}oFAuJ zIUN7l4_gZW!3lcEvC{Sc;*oZo`*{awQ@@wr5t8BH3*5YRH9$E@MSS9d+Vm?kH2sHh z$^z5!^A5@+nv?Vo86VN-pmilsNf_+T`@DltL-@F#2%TsS{s@gyRyRPe`QTX|$x~Md zteAk=HFgDxw`!c6pDV&*xBuHoH4uC53k3Xsi!0McSJ_~7PuKy zwzPRgzrDV2Aj(s&$knmEnTveVv6XuvS9f92lVQvBddGnE#R)3o$QV#B@dO;tl3k`a z`nQ6`tLX*af_FT1nclqzqgUY=Z@ zaH-mA5T;a-X6B(w==`0X^$C=DzyyX2hX?d`pPO)0h?0b1%9lZnj={$SZgl24;g9?1 z8z<#*w7D?Afu!~T{tF*8XW203lOHHKy?JrTmn)7<0L@(bTEbWFobiqS?_u&EoF%Ib z70f3=4FpFNbdA@l&=aXdZd%U|1bRdw;S(IO9}8m`12e;m>8^#q#E0+a9VrE@TZGPm z5eglc!v(qmCxZal5O@h+5ZXv~<2IUWir^>>eiWrJKpP5;VA~KnP2BH*SqiyskM-cs zJH*kfP!_0z75GG1#>@pLA*R{^7Cbhe*@1Wl-rE^WV{kii+_~f6q7HZ8EN}EfuCT`n z9|k}G0cMephbv5JAb1jJmEf1qPvlhy*og}c;8%Y#ErumYpjg)J{dvdrh5~MQ!qzb8 zq7UDn8|0|5VF0{LU4TJO@MGXR!k0c-Ou;Vzm%I(0N8Al2atrj%L8D9$0)IK!&`$i? zo+18dftDN#wq(wuA!SgZTW};)OCml=r}Kl`zq${QfuIb*Ecw^(3$XKFEkOAV$npMQ z@IcGsf8Iv}b;2cpKDy%xqiz?(w(GMZ;yF%{@Jwcb5VpVpatQGZp7S`&Sfx#=XuI!+ zG8q>5`L*s%vFbUAcTLYUw<&^DMh;QjX(_}Vx;izowv70XZc6frRSxd_Gzb{ zIHwkpjJ59dnKk(;MP5+q7A;@1&i%p~el#~vs;T107}1_DtxoT}QoJYWk~q(t21;Z? zLABrC3%m3P*Q$Oum!+2vk3XIkg53*MwTj$h)`5};{J2_mVxeWe=e3@nOFVd87*Xah z{(yE(sE6SZ2bUUK!5`*mLaT*{q{HvtD`VRa1x&R*Mqay&%`qLGe>e$;y&W)`D=lZu zkDeTUSBrwt@3gDqj|4!g_6(TWnZ9fhgL%k$Yp8gi9iCq%x|&d3jWn$Pj||?ua?*G;uXT0y zc~QSH*UWpplIOggQ=2M{FPD)zt2~_xv=n=R%0v- zd+k`6?FvnGtnNxCCKWFaS<$O4CmF$1O!}4(bo1is!PXRpadjo`J4jq1sVNU0_$XwK z+dpQwH=sZ;NK+NQwDy=QnZp#PQuZ#-9B$Q?vY1Q^Cz^iCDnBYa0o31!D;`qd*kD5D zh;K2FX*HVeM)-N4mJk3g0w=#GIJW&I@Qk&aab*Cr3xf2x81Uolb95brVfW?toP+KW z91z&HD3^YHGXrgQDcYAi$Lom4gg=n=^JKSrF%0fT2RlJR=e^UVnS( zEX}Ico}`RO%TPXIzZvq8`t=d}#zCwt0)rNR2*>{%^Wy*LQgi-xbAP+Jzuny5ZtjmE z^#8mF)@%rmnuQAN*fmLo93kid5UD@T)+&o3dk1ZLw#+7Sl0fYae^WseSLbq~M zw9x>Im`+x%{M2Yp+Uh_z8+OQ#1YFTi%Pjbkqx_xfe3e4|o$CCZ>inJRd>x1Vo$CCH z1)9H8oxf9^zf+z6FBL0adt9G6z#=4WeBMEHFhsDB$>d#(K4hwtTS8Y3Ol-!lHR~#c z$n%(TJ*&;VwTzO0@?l#1psL<3I>XT#5mQzBa3(cC%D6~%;@7s+*0%iecN-D^^%;Cb zr`pk2A3fU)Z;7^BXKn6{m_7~2RUEaxTk;@s>E z0RH}73JINn*2gAZ8m4kyPBbM`N+=*x(W~Au*C^I&nW1cVxm@j7GHC1l`>A*;#ttwM z@A%^v3xmK#)w7Oaxto*pK^jKJ&tvb~i#6PX*pyCH*1K5?R@0`TNFDnn_l`kX8vX!Q z$76i8iX&O&hd)5V2>P{6wdDEVb6sv}tGQKnnZdq|6F>$f-CG=e=#Zx0eC~z+ z)2iydN6W45S(jN?O{JVIvkX5xCU^MJ44huIkPHTSp5KA*mmvGf>!*u`+?LsWq`L*l zmo;S5bzV33@P1($ll=@OD3(!KaXa@sQXr1nS#ouKv2W&0g}%>=4_g-tqQgr){8}Aa zw6h}gwaX6YsFf5ChI}7tQ5vxS%~X7Kv1zoYTyyn{Z2QXc#afiLR(fGnfY*at3jp|m zAd)rMU<4rUElz*sgzi*+DMZJKf2@5G1$%}=Xb4aZ|YP(UlbE2!qFbzkVfn` znX6W|ZcSgdX2)*oXSO$qEu0#?*fgM5B${3l>*!=#mXsS}_bApN9bO&qYu0!r!?xmV zth-!R7VLKAuFX=Q5Qqr8d3%T8B5DbhjR*!7z~SHk4+81_W6z z@>3CgRpd>!L*lxu(c2I91s8{#`}m?U=HzX8j#%piC7{0TI-zmK#pUG*O5gqKl9^1m zw&hs5^**4mS#DYE{ZC^#17`sjk^0})qwjK z?8Sx6O8AYXg-#ZiJAf{vU8>S>wQ-e?Wwp|cG_!EIBbG|0#SSEh=m1RyR?VECBS0&P zFPs8X03F-L4U7=yXSQ!#b58X{ox$w1rmV(XM5@XKT+aN1*4FnZlY5^kCM1xDwhvA2 zcXZy$6wSM8r+mUV|8R?#nVDtD9{OwTn}Ii~ED=JO%$DM*>v@c7Ex3=`i~n3V&Rzb~ zqiqwyup%V?1p&pRaO0EFtrWl2EqV0!6!wp(2mq2C1_~8_q1VRnn4WEl__V*^x(D)rRhItritKG9zj_?%-Si-g${Qf2vZ5&a)8DQ z1JL4OpG=sOv^`ZERkk4V`RJV3tx`XIz9-uXi~b=ct~iAet^_vU|F?FwjCl=~=+vqY zl+Se%nven9nNLNOHyND$Ux483SaUoX|u`LiUMUcoKM=#a{E-mh5c|eB z%@?KR)|FOWT6;q??{Z?kzUv}{VEpjxx*47qU}~|epx<|w97C6%?IK8lbe{F@0lTQ{ z2!)@l%0Td9+t$uBKyqPRL-s@wvo@(+Yy?Fpd+v-w-M`h@VkkR;QV*~ zLIHS_b~U|_NxV*wTK~L5!VQwI#GPg9r2C9;EZ7b%<12>y-(dyMMBN>3{F%NK2J<343^o1;sRNdT8icMNDhaEl?{flM93Hg-_w z?Lv^>6?!DjHA;?`C1je(=!ldggyEYircz5x=?~a~AsLYsDuT*O?3x)NFN)JstisNl zHjHw{G0N`x{c~^CcqDU%JI=Rj0ghftTF9VWzWc(Rk)rhY%Wqx_QSA%u=&Z|(+@uB3 zhTo|MB-5q8x}6;;e{2qOh+nm#{|_Av_%}{#Q3$Z$gK-;3ehaoZy@&cpxFdTZIm~0v z5?-D~>>At;QLR~ORUH4)@<&k#?=SKdNPpZhnRdj1Jta zlrEp!K9x7{XiS>Z7fHWkeJc63%H`M+BkgXpCI^EfUW%_%VAjP3Z>(whPUiwu44mXG z9~S94*p}!Rm*|skfevHRed|)CIF(WAj7%YEGMma|>ly2$!-HcwCIKC{bcV@MX7ck3 zjTb}}`@~5`8dOHZ6XrcS^Ny!FR@_6tVIfa}hK3m;urZrSW8|HY70@UHnTGZY-t9Mo zWcjR*EY>-3d?(PLFaL{_U;_Q6)EjKbmn|kZYAE1uxC1IRBI5AK?&>GJ3uH#W$hIlEgQqW&WZTb&^I8v5vD#vh$15wXiu`$XnxU)i^p>=Y&ak zcJIx=a2Z%TWAE7o+r>k)qWL(wW=F!Kf3>2$UVBpV%YeIva6Cx~n>*6J zKOp1i*;KOmU$PdDT9TKxNDABpNg{V|FX7_^)??WiOidUwW6;0=pt(fY{%;sr#8)n% zHs~&~+>7ugT5r>Id$X@D?|2jH1_h=GQ*(@bf~a!Oe{hi=UweL%gcpB%02oS z;4ds(=wlNOwa7%g81_8|_H1?$t~se1p65%uS`#-{DY-rp#qV=v z&s}3hvsH^KNR&GgBhv(uE;}XZvRx2&B7v2hmn=-uDsZbp4zNN?$ z9C}VkuLdn}hjHmrmjl~ZSmsPaRik*0L+5be%@E@dVtI09T!)uo?Vg|W^lX#U%$n|g zOfKL<;^m)Xmp5-cU^!gl3NLXFjdQj9oQYj8(N@p~`#WVcAI>OcGYr~YyqGO`{XPE4 zmb0tB1A=#*5)W6%_Cu0Q_AlqlO$0q{{C>!SzQQ*}`6?7}ZQdxLWD(+5RkS>ILotulpFM{{8Bva44AkNJ`Xh6< zaWb-KSxf_abz;?NI2>UOonWk(_kg?JE)K0ZUGJWDV7F2!-$M`WT1MsaWwmFm*$VMZ z1LwB{45ce`rtejGwLKyoKm9IPZ6SSk+W80h{}^eb+Eyph26&q7%UxsCo}*ObB8%aS*GNzMCQrqzyq_Ch6dj_n1q}DG26cPcj?X>)?EBQY zswa!z*!ADfQRxdsdgrj!?Cf<_W@`5=gtKfHB<3}bt{)*!?j%jptP9m#{_5db|5Hn_ zK=S|TUH_jthIZ1#!~!uKvK;FboJbKglzo%WKZ&xr3z^ukk+FC+0IihDN@zxkKAjSe zSty`ht?eM})-Lj{ffygChJqw>0U$Nw%T{f9K)8_o!=0)nG580^{KKsIG$uj-is>|z zYvc~IJ|u@(xKOjfsAftfrqyribzJwI3a3vsol!2!9?gy~F+2d08}#nC*?E^i{@$A^ zwjJIX@=B5|$L#JtSTqvCs5oBDJg|C_bYP@U&dGD>iBkAW$s&25 zGu3Ss&*#HgulZZZ69`07uR8hC8V)Yl78WA$;;vqTjD4R^&d=qRj^qZ(e1s?oBWnVa z>Elg#+y(_uP>Y5@g7Iive=RAhHg9wpE#5)%jx+TsvJu@>=J>Hp)OM ztj>M7!u@q5Lrj4$IYX(+tkURtXFzt`9*a=@wEX<&>%BO`E~EHRxGept^59X{)=Y4= zSEJw&tOV+6x|~wytI^-r-d;~vK;~Ph{1CvtovT@ILz~ZJ-Lfsb9_#a$Lm>x;v3m5n zZa;x#Z}WM_)5gxvJDiW9w{&DA!3e<&;G0;-VzV|stN{1$Q`uY=Addl=#+KBPZ+M}o zAdx?f3c@yu)5@T`FK!u(aV(B+iJ{*mDz$@BX~wG`sXc zVAZlA$Rm)u9S2LX{xus!LCvWhX^t)Ka46wI$taVM-dn>gLXff$4Dh&P%1{V1{<5)j$YzVNf_GUWt;Tdz;~t>2sSr z)h?FCe=AudHTsO5s~Vrs2G;2N#ol7u0J{?Lep|>XimleyqSWABj>cqjfe1$zA}|O- zrAdfHoXH$ZFRaA$Bx za7Dnr-?KvP5LM$e71cBN(D*7=UDtd21Q>?2e={UQVdKJKxtn227Q+{>lsJb~qEyY+ z7tIRe&o#ITVpO*II^Csx_0EO9u>428BwnFgM!!6%aHFCrL_{o-riY%mbiZFrD&Jdz z{?hfLTU`IK-+k|^lu4%-#%2k9eS^N4wMYDE+Z($4ccv!aToS?>JgXt5IvDhI!hGJL zPyH(^s?b3Q8LB`Y)-2kr5MBm%d>AEJgDpG7N-tx0?BTewk*QipSb)27UK5gM5FNka zahmS68VVrHvx;augZ(2@9q z`HpoPN=7qrDn=zF;|A*ZP21%*jks_#o3H?z$|t&Duq!7{$?Kl=0Lp;gD;X47Wr!Be z@W#^TA(U*`8;1IWpF#z7t4V#@9oD(^k>@l}hRQ1W`sr{zlCb!-aMn0Jas(KFHTs7{ zv|pb2WAW_TG{b|?=w>|2K8^8t#}6JBYB{?Lx}&{;e&o*I-r!}2YZ4OnuX6XTXv|IA znu8_d^(UHKJQBr${u&#KV`!Q)=?@2a{XUg_ZAF!7Xx}4bBPJ!$Ll|{}=_dY|<%Sby zcNemHxcfc!23&;~-oyDojh=IuUD&AZf+lgAh4?>MpUM(YNM;geS1A_#7%n)pJ`n8A zMp6mWTLC;~xV(#Gr&8#4fxj&U&K#&@Aq7Gn`2p(dvcaKQ z?Fm)O*#$`)pS#dSH#y+@TiB&ZY`9)kaC7we52hm=xiYMY2YWIFWfV=9MN+5M#m~CG znNfYevn%*!dmc#4mCjH;=!)7ot}&4!b~v@>6qH|?hrMP465k$-bM~pC^0{TNJlO3 zUMspa3Mh*zF@o%|I$O4Fg?afm{PZ`n#h+MOv&pL*(YftaxIalBnU2J%(zhv+Z>G*A zspS+yHB8f{9Gdg_0+p-r)iNY)sfRPpQ>O6B@}drr3vF>rH$oL`+|yLl4p-}kiv?z% zu#G)jXdiE9SuDaR>9fvlXg*@8(?plYKGA(-#lHPwTmCUK1gnURe(ZSXXSQRiO1*^2 zG_fA5|DHOYr{KbyQql+-zXDU`}kG_zf{&QLmW|B1#owwLWi5NJ8E+Dqt3?FWI6 ziMWf^aAjMj&}A{Sb}%}_@Q?^_hmVmRj{CX8@(BVMvNZ(0CE26-( zfYvhg`cs3S)cMAHj!`eYusPIhom89-1GWcBAKW&f&L|FR1q%jF5vJ6t4PO=olEkIX zm-}u$21{JDu82Q~Yy@In=3?yW^W%W=a^7jvKW4?~e67f&1un9eceeH*_G2Ly*YjbT7l9^^iCvpz8i;S%s z7@dXs*ypK_f$Z-GP#QueW~*JJZ({_p9zDVk&lwis7nE$_V)o1o3KV=*bq(vJtY*!@0p$Wae!;PlhYV z3&P7Ri~Vgn>}u%N?P94v)~(k=S2KMQ!+vBeye+ZnJiYxw3=`Y!lZ(zFl($QtrG|(p z0d@y7#{!A^+b?8sS2U6?b4n$u#Ow;@B~pJ{OC|6w=$;Xf$Wycr2{<>3-{$@cSw&bdlmmhm={ z_r{WQZ5i($cAILJh*v~lyqRk%%Zj}KnC_IwTD?}5*jInQN+6Qnh}owu5joN6P@Yh! zVsI6AmF}KeW@(w}r?dChkX*N7;$JS-HT|K+7V`BZ^HoSV=r%lO@@Lu;<%zmT854hN5i2+BsN4#MSmp0?36S3}btd0*r7q%7Q`M z=kH(DdqLV_gd10@1Vq%MA9l^kRukw>gwEZc(%23rqXfFrHqSFqw+;VD`QA`q8Nq7A z4}VH3`7&(o^S>s}v$qM;9E;ar_Pm(e$DMBF4uF~RP%5|5jg^vmK+@7qUZPvAcuZtT z^JZvv+1{|R;z`Yn1A7k7s>n&pzjw@TS_Wc%i=Ox97VWF;t5I+%$0Rzd35YMyTts0w1cNCrg|>(Y_U zlSnq0BS97nM7n-d5>-*5e4rP=ove&!FNr zZ6=R~olwnouN|u{9v3Meuqzp`C+!alcyC+0WK&5RdOSfc2TUwhnWiVYFR~wHuPd^f zSb|Lra7p@w>yG^@b$Zu}uJ!B2z;4gEEAynMi;MrlyfB*FFuB+9Erlng$Ua^${&3#a zeE}3z1{-KQ4@h^+eCZp<;`Dq!<VZ9{jQ7P_r+V(`I?}D4Y^Dxi z!ls9aL>ePRqTg6fGL>fE<;AwEV1zhUSvY61C2~()y;%u_Icn`~DuEJBL#A1CfSH}r z7Y=wm?dPXNU$@IavMif!DWIs%abpqa!O1wId!GunjojG?Dk%FbUmf`HT=nO=rtS0P z<%{C~TxCmR>)Hb0@Wc!sc9Y8Q_h6EA@F+&WEG;1SiS8uLmfCUh>3f^9_%72Y=9x$I z{WYf-ER~L}^p>9+uNO{_B=*05d$35+rZ&?@!gWDNB8yd;OnW;&(3fU-um%u~#4kWjP^Q;1{2q{93n0F6?Q)dsH20T=RgS(F;p5Y2 zo-rKYMZH@Ditg-P0Is>^oj-jFo5j&EdCLU-1P}^1tAhJJI8iRS#{J(_!a!Da5{afWPGB3H!~nsgs&29ee09s4w2n$X1x%8W!D z^2MM?@y@~cY|FCWmIvW!C6Br*L)hNtfTs<6K7X5bxh8>OAoU{fsL}U^@S%sQmLpN0 zbk5c{kF7SjR8C7jG!ODUL$t`U9`U_@{j}%UI@FwpwjVjvUUy?+X~e+6Y;1ip|H#BP z=27#pY18)})WPSIo2G5-h#o&pSUd%Wa;R9Oh=xTWrQd)WqCed{PmW%Y^a?t_3btxu znOr;Yh!q~!oDhfPND}CX#1EwGQxjm6C*ANzZ10wvrKd^ zUd{qH;)uWg9YDL;;j`&qc41On{CstBQHJ8F%@F^x3jZu~KKh1I#!^ob)X|$kw^pi6 zc!74#$v9M;X{JT~soc0q+SD@B(K7G!j7IF;DQv#@r+iOV_)HSvH=Gkx;u~FzmGfX( ztk4taXR`3B+!qtLQw&|43o|7ia#_GO0v-oYJc+FJo7${dTX4GNJg${u;lAB7E8@!@ znEej-eLX~|!P>Zuw9DasqTHh5#l}&J70;JaSZ`0T_Y2t2^gkpMTG|h}FCt)Jc@bT3 z#kxtHQFQq;D5*Kcz%*PrFT%c!wCccKr41N$w^HcYXkWw^=qVUA2*B|I9!n|oH?FNI z`q=rk9V^S6^J2YIBXZQ{(`-Vp5%0R4LemPy{X$E#@BKD5ma!BXJ#n1K(#u3WCFu}# zOUa?PZOgLJQ0xmH%TjGExt#8eN^9m3`_SUX7sK?5?vV0W(&1yBPgCojIT%g*)qeOu?`S4b$ioS1LZ8pP*JCgM`t=_Bjyo?3FSTfkYfn9zjU($wJY*LTUk&wdwGdgW zRCiUjXmwLxky&#efvSmrivEI0{+_}bg8=3_L#vfOcx`q!3Q_eOB6gyAxMGkCO+R7^ z-MFzT2-4B~q^f71Y9^xiDD_L(=WqP8OI(?AoOm#7t@@%u>#Z=2(`lmcVCVhC_kO-K zGkh6!N`(s4x%Ldc%yYIaAz7s^b*lDe_*(DVOh&De7B_w_qR+S`7v474WaO^QmDY#7 z$3^hG`iS49S({*4gV=f7+mAir?IDoGsO-#>33rxIu{@}2I>MdJHw#ZZ*U?zUW<4LZCwoAhe$Cteh3Wk6pzlM29e@XT>;f zqvFi0c(Q4k{6t(a)V;hJ1PRa~vYd~9bfM$(rFNNdJj{`!HQ6kYy+GRxU20dDyx=?T z?e`9)S2+ERo#Ssq^|~Zz+pr{IN>_NId$u~MI?mBKd2in7A=|p!_u8}~<(#cTVkeZa z*`s+5iDsFM#(rXoBAre4&1U}~oe0X*j#MD0(J0rqw&;7`>~`{PvOI1C`%donkbV6u zm~djB;zZgRdnqTlxLjY|vkTu}PQu8pG&v-F-kPJiTLJQ=bNCQwP>`T>TIhHOT9* zi+J}Q6WSIwMmu#(*2b4xYmVC)H#-`Kq?sy=0X=O7_M!C<=R_&s2s7Np_DHA-A3$K( zm{^<6EazWYACk(3YH=ri!<0b_oq$VctVO@3gdWVdbZkaocX*%ay0o9>OZVQ+ZRf^u z{Q`a{)c6Zh9Zg3FIsv`|Y*gpe;Y|7f4`%z+`0TT=Ai>VrGb3-glLUkDjmhU1f_{!! z5zo>Qw|Tp!rjUI;Qu;M9p`fw$?X7UeYWk2LLI4lP*4mBYmELT+>kNT1=V)h^z6ljA z{DfsRH&f(4NBqtxYHpb?5VqF?ItHS9w9u-mW=eH1h9HCc2Rn1UE!VmFU0IPo90(13 zedotIffCRX!<+QF;?cQ`B|-pW+TS=Aq2g}Mw0NrN*IijA(N+<++iu`&$rCI{0lgY> z#Y{ZXuv3xt9(rS)bnzXR*5xG4T987!ovYFNm>#11TDTsK>T4y*mCpGdHd+H^*W%$$ zr9ZO`|D{;Q4L+$2v`ADQf^_(H0XH-s^FQj?ED%I+Zsk~$&ReGR-&KOiKp<}!xrc)q zX_i=cP(OwWWbg#K9gMc`?wp@?c*tsvXNu!B*qm(10{daEEEL$)ez3XaPME*_gW#_n zTnk5!b$qTYW+MkJ1ewf%XFkh^O|aZH*~CAh4<>MhhqZDL%~OM(5t{}!XGT>2S?~(= z4S8jmA6`w{e19?CU+8Yp!177kOnyP>DK(SClG|R&c7>ALjg@8@4ZZ4lj;9`2r!Jj@ z51Zt@e`#1Hf;-+zz3KG!CXEHa^%k4c~76d)g;&txr*Q|C1JgW&r8f%FEB9oD8O zz0zoR63v8Hf2K31Vs3H}FTjGO5_|^{vrv&MTb`1Lm&Vq1y9)r_6!RmEIbC9K!Ev1A zoHF`5sF5L9cq zS)H&cm)c7b78N(HJrroBb~GE*sGLJ9*u2(c`^Xz?AC#d^>YDqHpsIpcmcUsCk+T0>7kNDKf!O(O-;qn*JC$ zF}8sDSho!+;Qkm1y0>RS|Ai>b?~iX~SVUj=Br4+zXwcy%pLdMPY)&cD{%U|}P!sfd z$3L7RxU%YK&I0Tk;T*Y@=D~k%k}C&F9d;BVCzw9H%IlX+Oi%@s%_rs*aXOWLQ|}(p zR|vF;tM}PF*P6fZpmdq&#Bwye2_Yre1hcmKx?#}YiN!~YZGEt7A5;HUsQayJ-DC}! zGot#>_`ffd%BYl=Val3TWCR#jD~4M47Aick7Rt7`zjjJH@5bV5-5UPi*;?v%g2h6D zR8F~y9Y>ZcaiuS{=)-vK(3R#w*6m~n2rs{$WnKLZ*0_>!cE!Dk$~{lj%MWc6Bp^eu zV#M>&MYsW*Lj8oX*gj`ofz@YHLq9cuuKnBE2+wO9RFOwbGlgbY-!5bJfpW<&y6^{&6W%upEM=W=uVlwdscR&{+q zZEz)G?WKoXG^u-HkKu4+Xh^u>;4wyIsqc+;M<{YzpZi3|T@70K;Tmg_zL31(ro*Tq z`Y@w;Xn?6(F|-(`!A2E;;?a_J{vOsLop!;xmO54m;I%<=;@)<3X&XfR0+ z^YX5WnWd}RHhI59^?`{mrRnOU!AriyLlbwE+wZ;JPxv6FcmkZQ%zWZ~Ijvy%g!?5U8m?Sk`g3T}ZArrycQ9pS8o1Lm!(+I|%VV z+%`J46?81bD1Gh#=HdGrU%h64XS+B%&W^~!28(Fb1F7Tl7{(A+C{sbc`QpZR$aoB2p zqfp5#o=0FsT#jbluP$0Kl=|uUc!`;lkHpiegD=XB!w+Xj0i}OKuYQRZ38F@5fCCEM5Gf8i4X#%i1Z+!gd{4x ztSHSALj0!B{qfx@`M&Kww@%%C&b>dDPo9{Bx#pUqd&d~>XmQBB+{9Ch&L((T^`7$| z1xdZN&6tYOv>BmI8SyFy99+5+-(ZbUy{q85a~m%SvDS~V36iB;A~_4z0@&bvW(W^~ z^hZ{u)(D#UO`)bK@9yh@O+L%?=KMB{OlsWYm^mn$l2gKMa~hdTW4VXhB$Sb`KIjr& z#D(Sv$33ZhR+b9$Yr~z6+M_A<)>1z=I!B6hEoQ^Ztd|Zk_wE$+q^!1FpO}>Ibk(>( zev1`I&zA1%B}Nx{=%9XwALbyHn!{+DJs%|@=91Bxds=s)nCOh~=%V@z^KkTGs``|B~C~@&`mJ@T-8}ul1Jq1^AC#NDuLc z8d;4Xc4V?#k+^kmjR8uQ(A#u&8w=N;Op4Y#4T%dg|Ht2?3R=Pq*_P(xc zRGCyR`ph1M7s2lPdKarz9D?leTFchBrcV-1hxHprV1BY%%(L9Ig6KvbfJ>Dx$k~Hx z1bhseD|mD!RE4MIO~iR-kDg5viByBif;vM9QVKM;G1`tr43=wNSe zdP+gTi;AL_LUxf~_fUiKZoiAsE_*0<$0a$q-%~_GVEGv{-79?$spxwZJy0NFB=( zA@i*)&Y$CXf>Iu^Mn5-)KK@gtDziN3l7Z$R67J{77exhmui(elOX|Ihn>?NUD&(g5tYOWS4DE`5y<1QtU)#FM z*{k+qQM`?V_Thak-IUs?QtcpWdb7R8ax5~ZV6Alsnie;IHSc4kkf9g zNpu01BH=qM0rK`jHEt_rY6d}c{ke<2@6I@2eXD!CB$1N)(sew`oiaExTF0nc(o4C& zIU?`FJKjV@j#tyiU)t3I`o9_Y>Rs<0%-sVr+J;W#fICP^M`++SIWV_jr6iJREKX4LTx zw(MvOL)8qb;1*sh8Z-Ual8+|@7QZ5$=n`qdISN$JS67k?ryZ$Le7?B>0s88GqUA7t zfYnA?ej^=RIy}Z)YpY`X4(=`R!$_0V3db@SNT~lZdTaXs=X&RTdVz zOX8@>Y`c7$XSWTF`Ld2?GB)-nNi$|L$G`jPl6|YX7p~8P<&XDFmCYih{T+w5Ky5WC z^oWwNKwnKP7z0-Fbnay-$%e)*^UC$`RjRx4iK!XzON@)a6{-Q{asAT znX?AshiGUW`M8Fz`IlM6>H9ytE;?47zvEeFwAY@Z?ih>S(|LT0811TwM>YkvfpZtN z^60EPI&G+fg8Y%0=(%tv0xsdTu&|pZ2gw5>P98C;B~q@lD%_yTg%$2UUvFa58$b(S zbbAF6LJ6aXzQ80VlJ65wyspT&oGNW%!xASk*)gxPA04XnZdm@QG_Z;{fNsip~;;WVDK^y(|{4u z^F@jV^Ca-qX$Yh$B*>S^pTazznjzgr$cvhfXn-18Hy`{67B}t}t~)A<`p_;k;xRwX zlGt2>L4R)BJEq_ehy7VhPV@ubL$!+@M14upVLX6~Mx6EOmLvPnilqI$#wrBYp9L9r zJN(X(ustAAdtR%sqGNl2(obEQia&R>$vrMzz-Mk*-W78v7PgG8>4+&p3ut=R>{Mpst+4um~y1OgPhDMm0j;@jHMPYyF zDcTUo1;d|;_BQHMl}=aQxt*05RN{0g*W$Kxy+@mezw4d*y;71YJP0}5UX*e2(CXOM8M5r}(50K3#?Fzd zHT6lIZC^{gG9pmF%FcZnM1?PNjw~jJZg_k1OgYp9k)@tFd&#;Yl{Mq(nm16U4nZ3n z@R%u)6g!9qaRwBs&UkOgMDJb|)fxy-c>w}wRW(V(o>-swCT)qFfK2s-Om%suAKSEo zmL7#2u^f7L{S)4Paac~q-!cQV>?X?KtwV|%r2y3Mtw)zc>)(qMCA`-GUCXUnpfgUo zf6-;}KT{Tn9H9|z>Jvyx4vla`${^zhD9JxmlQ3U2OplC22dIg zG)!MeIOpMDTX@L4m5FulS;E=KHm`ud(7-p1BCAq*zf?ft4wVS~N5}*Z*&dVwH{ldC z+vn(E)M0Q&=rE#ZEjl)Re+qRfcfZ^C@rlstJqxC#v{=$%g*w0-mfsm|T39-QkR(!n zs(us`5~f(wXnCppW#V4V%s{#0f}j(=-Zx%owHm(EWmI`hjqwd1S-7cODvfXOoV1V) zygtSob0Yfo&hMTt)^_f7?o~X0AC%hb3>e^bjdg3Jk5my4ezZQC;;*_M%@S2bt?<-o;*eYwRfvP*coDmg3YKS* z==%+t5Nk;1;kc0i+le)Oj8zkgNERj5Wi5*`Fw|t~hThsU3e_YOzy%}7&7@F)J|+Lv zxE)LY?BB=@FsrfOh1_J;PdA&d@=ya~`}}0i-FC}YIb z=krs^zgJ{+KQ}CkAw`(lP~%uFT1{SC7Plmy3EFpfT@g>a;}-RjJl?Fx~hJTcJz2B@$>||;@L@qeVGFvMM*UcOyNEeNY%f6 z8?G+fx`L9gTl$~1^2#T1#b1+&2)YD>BZtQn{_-$Qbm;)OplGUsvWRHKK;6KMjCTGD z_Qz(0l~EtQAdg{mL6XrLh$6)tq~=*>qISxxJ3|}<9_zW*J$u}jn?Y5_$^ zA}R6EZmq@9RUq|xfK7&PdLfs;zxY|q(r&;9GmFe1bE&d`3_KrnDXn1Quam#tI-LQn z{K?x0(8#p_zRB~tPM%#qxvYovx(!-IB0+vJ_O=tCJ5B@p`qdWOtRz^c^U})BVV0#| zfv+WGfRA)&(q^j;WCVe^zMp(Vih(%cB8sqrzhJ)7*41B4MAtq6deM^DyZ1Tr30rTr~j{Mp-&RcxL#=SFGAK8tQAb>i-L^+WGTmz|DK=bMR zY&47OJ{QNve*ZLthx_g+n1MT7bZ_$Fpk{KFMwDF?FR}pChg~r<&bg%KJGkb`-Y$(; z->TPy+7-6VvE?^F)=*BQ@*UcRx;WShOm-D%jJtr433GM{C*1K_OlO4C=&l3Evj+e- zuQ6t-eHvV_E7@~NK91B5yWj?KFF%5airjdxY|-nVx>^4R3G~0{}z3yu;Jio_*54pM4V6NR=0l zV|m_l1S3qgB=+3v$hQvh>q*|aV+&6`%M))=b*4oxW$z=iM{gcYT)RGDpQ3#(#?-lK z!oJA%F4uZ9b-i^EU~;PNLPa&=D*IWt+Q_^ZW|BxxxUP$Spny1veE>T}cna*EJai{! zJ~>Y^fUF$&e6d=m+o2{CFEx5g}S~cub?Z^lc+G? ztaCeVGkk!dLHe~8hEBq@T-?Ti3DXVccZfQckO>R9{`D*3Aw;}s%WuK74aA*CMKXfb zphfikTo~zC2$+1HquyUySsPGRRn<|S$;$b$3*`!eP__s1v8bbiWR;JP{ISzO)E?qL z|60wtJj$l~tf)0yylT2;@JyNKt*M0z^9#pkKD^(W=s@f*QA&TKa8@c~KeB=D70v2x za%}Xd+482N)Lb%-me}|r!(aofGz6rfwMlAn)!CJ2|cyxn<{kXkoa6aTJ6^F2mYz~?~-sD+ecjcs3?I-F=3TZ_v zDEsDXGf2bz=UT3R;h_KXIP5P~5Fh2EnRr^92_X7sZzRhLU17-rVz`Ci1;rC8TV(O5 zmrmCS41Rk91LN}2a6g67+W}v`+Hti`%hOY16Ccqjh8-b1lX`%tz`0b zPW{ybi2f^^t$%ZSk3I=yP8&n-KH}h90uPXek-s;hA@Cmix~I^xoD(E_NH^0%9a5%< zqg5udQfo@{h^@B1#(UA46F5oXJ{ddbF{wQ%ckt3F+kCx~-20X&Ut9b$L$b|9wUJFLvTHgu4V8wfv;C_^hUO?g8^BlEinztdW^S`qum7 zb<>&2^tA}q%y(9$lc5WXj*m+RtEp6>Yb{LS$|XJRc$3OvDH0>L{ZdwQe=$9b@)vtk zq_(i*=@+{iyGzW)wX4+Q3Op(ejmM7%T`RDz-j=;d&veccn_;YTcw=mgGZ;~;)ogJ) zV#|(u2ko!>*nlB$xofSZvMh6sQ+M=USKHySCy;fSk+j_@1MmU zFf{$h6?Nka!#}1SV>}duUP7t!0?=Cvh3HOD^BOT{7D4-7FihZzywcisok8Ogn!NYf ze@N_jo}XHDXs_SRSofP2=ct!jMwBOtKY6WVpVY)jqQK?1C`$3)GpTJL>YD2W`&k<2fgrdUs4~i10Ud=M9$o0BcomZRQa5$V; zWWLrVV}o^N5m)W->Xhf6vCk_|8vB(lKj~wIIC6C#OYXC-@|#l@Txo8nAg;IB7nfgY zu`mw%@YJ+C-S^%OhoDk(g!T>60T&~G#~5rJLsz&RLKg^D(=;WUX$G3C1BvCUqSc?wJz@$-I>P_I*bC zhp=mg21u5jsTBF&D#=^?pqDV&;}U7#4-dv1>qdKL9gT!;JX0fLWDK(sfBJ@tO^GF{ znP0IXEcR4v%jrjSRZqK#-VcL4n2PapE#kjE*z4<$ z&tl)7c=j+bLn1{{DmSj^u)IaJD!OY+Ja(vc=W`vWdn31tPu?zSzCLbu-9jsmsg1q? zvJ2f!icZZs*&go+8{ipkVagrmfT*Dmj^bhxNmeC80aY>jjQ-Mbjv`9aD}2{j z_tCy`9fES7TI8ks_5>I8fL4HlEj#QQ``J&Qnsu{U#TD4bnlFZRBx9-1vTXc}m1ndD zCA4kR3OYSZmgANV0we@tjqA%b~f}jTA3hv?LiFtqnm~l3M zwi;#ftkSacCtTVjOk0$CM}|!_07_I2k`F1L#lHS7@+G+vxhw-p#K`bTQULg4^5%>6 z*U6osjTG3t1-T3o7>wL3v(s?R6{546Q z0^3EA^Y$u%LE3hBHMHNpyQ*Fi>C^*8q9S4yGg)a8mNI)T{t$3~Op!i%Gz(wQAHuZ% zUqSm}iKw;HR`>iE#+CgjONhW4^p4~CTNyMAGKJbW89xq`O*~In16#V*37lR6kjppt z5!CWh=zgDA(tvq+G2eeATIEq5F{0<$7GJG060Z-Uy&H_)W39Zn5U5Zsc<(ogB<7LQL5D|RM3k{ z5)xEnxVNUA*o)Iu8Br3{JpBAQeBU$`-p!iST~Mrr!W+=WomGhF3m#jc`kACG1Y5p7D@ZeVdS?8?g5y%3C6J8&+J|#OPB`Pp<8` z$fssR&OCA&u8Awg2D#h{EHX+6Q(UP4Yu!l=* zp_!OSSvaZjVr>0AqQ`|ky5^?gtv#ZhM0Vwpo_upgq>A9om6zkk&_$TIfLYhcxQ;44 zkLHE^_5V2c%FxKq8%4O{_{1iwG==r{hPA$Pq0UCLa2NQOvJ>w&7yOp$lSEzb`S6ps zEcA&Kn6A}|Ol1Aqd&Uek!LL|r9msm~@}*POn|zd+TM@UYhw^yCqjYoQ^w78hjbbPJ zt+tQz6^dmh9L`14vGW80sm`g1oFv-N9~?F-?%KqZEUV&3y0%f_v#r*hXyZxDrbtDh zqrjXMvD*pieePlqKhlksCLM&m&$xxn!}Pn>>f0;MulU+RSC zj+47C5>}Z5d%p7@k=^1R*=JUj$U1SF?3(C~25Wcp5vi_{(_7bCu_QP6r+4|zTj+pD zb0v98o5BntM2TdOX)r{CzKXFVn%c6*Gl0l*u|hR|nkb4~g3*~Vj6$3BZWJxp8FhwXqmg!v$q%$aC^Hrg-1&8maQ4LWNDQ14R%S~R6^ zRS;=&;UH^}Hxq*asV>Z-xahvHEaE?Nbtkd0nW9y6K*6z*z!jIa>!KenApP2T2Ca?5 zwQkQ~s0-du#29P+vM$u*sZA_iZ74hlv25W$?$eX8?LVbdWv_C&JuYo!RQJASO7>&f z-(gsgU)ycBMUjpux|Sjmf6Dwc1+qze^4B`S{A(R3qIn@_-65(-QULtdgUnt^dOMBB z9J9O$S}kAQ`Ye{y^3dj69g6?5>pBK?eHMEXnq#z_8z9`8=XcR5KA4uQs29h!ocwh9 zYJU?0b!|lc$+Vqy-|Wv3INK9OzoWPK;UrM|bdL{=Nmf_f@%xy)4PTh)-nV?25z_JN za#5AIQ*(9JXhNho9R5p(&?pt${2j-sF5x$niuZ5U`W0N~FcZ1gRTHy8_NIRWJC#)c` zD+yxnRK6&Q0lc|JG-w_iGg++oP&+4dT3#Q75h`6He|-6`D46`edualu$^e{c0Y{Ah z+(I)tgre;13${IJr2ggnYpl5e{t@+kh!zw?`ArQn+>n;QD2N~~%U%YeOarVsHaA$ozJs+Zi zqAPK`p46wDzeC4`JHNwA{MahWP35Ck$Duu)b~W*!PoeREuA^>lxBk{P{GmF^CWl75 zf*7{II(W<+3>~+&7wnAHC{&w(L$PVAV~HC?!>Kme`;UVG+}byi6Ya+j?Io>Iv{tUY z?)NNYht~~ssAK8TBD-r;#mFu{P!{!#PU43Z^c=45|2PHQL=iU-t_=h9s&br0MGfkg zzAU&Q50Ke2m>I|PNS6Gk=H$0eAZRAc+Mpyf73OzeO($^ z_>k9xmpY^FYY>CCj`x!M@nyu!5l&oX8=|Q%3l~*IhV2rOJY31yz{$>q)jSK3xew#tz zmktfVhkx#wrEMO^Z8361Bxd%1c&biIAcbjyN!Ejf*`;Igi;TMu@c$s~>|rPq&!5Px z=uivr`Kfo*^yh9X{l}$Ct4Wi08kX$*6lo~|#_du@AQ;GSpP0i`P1-7>Xw_KF%*`DrVR2*~&oxFW? zoyGC=9TtYyi`p7q+`4Mjc=q;$-T5fe!{7;Paq823N4mUZY@B5-(u6+_VueCK%)%nT zI<9~)CR*tjsEtZ72OJx&f{(9N0D;n;YoEn1ifPND>d#_tEHKP_@wbiDqnD+U!cw_OJP^a}i^RBC_9#+rpdL^f% z;t?F^T#dVCm$JkD#QkSE0K7g{)SZ~S?yZ8ie}aRT!n3JyD6*^Fbi+Pxd|sd?FtpaLX$4 zEjXbjCT>32t>lp6;|2d8_p?g9ypyM_Z^aHI1 zW@Le=EVnNWwvWVs+({lh3CBR;x63{IU5oe4whF}053Yq7`sk*_;GcYepU7Xx);A)?saRC zS@CPXi|A_;m_ObEEeowmG8QZ^Br*28fZghaCr1pX2#IxQu=Mp#!mVI`j448WrpZWL zL;Wd{9AOZ{&8VbJ+C024|jl6%Q3ZSe}e*dJrzi}L?W z2*PHB+8EF>-wEoc!D`9#-XI1F$rs5Y)4+={hADu|F-yD2v!!gn`$aR%(B%YB~K7x@N{}q}me|cZy`}B()MXAl6JFk=^6lA+~m2LFY!ob`kroFViwr$#u*`_j|ihEKN9sHkdzV6#u;?Q`zhV-8=I;)w2 z=IUX6I1~EVKtX_$=K}ND6y-|nrkC)0J=M-ppn0MyIhT>E>COWA`J^lQ^u7NW2FF%` z+x83SOq3CzOQ=FKsDQ?9UoX^y2uWp_a^oFB!`ubrii+gXx!e0K%2usUdrpkn{(ElP z{KqHUkEUVEXRLKL#+B;o3VOKLPCHla^;AzTNNlvrzF1jo-}GyFV2Y-q#reT9v<=NM z7P%_9xlZ{?Daz=CRe50+V%Y&pKU8oHh8P83QKoPqy$Q zXJxgvl7N;nSAZ?(e?~Gl{?RO6|Fd+`7gmyU;A*A;JZv@?r$UA(%Qu;eD!$(Yb#^fS zXwA+4sC;zVS5{&xKACTULjT^|I~n&I%3wr^BS$({-GK__lV$wsFl-e~YXKvUhQp%M zA%4>bp)7o`#D%!K!Ny~3&z`0!K~+7PWO*HWx`SA_W= zA5i*7(4H5|z%T$kpg#_FVXBb+U!qfB=`i!&6#z!-e<$1wo7^XZ@f_yDU47}xCClIf zkIjGjvlu~O0(8fQYfA=8XE{qIBFT2dB5kE3^bLX1p|89+Zp!r4_0NN!E0 zkx;9P(>!e+T*4i+nq_9wFixnAonlTuCQor-a})+ptE}kqeM4&G@6`vV{(Gytzx(#I zh^rb!-_;9zS~do(YKb%v94W~c+H?iaD2-j5oBcQr5)N2{23)ja6*USaEBij`RDcin z*325e97#AXG~lkgziBwJwIxUIai(pOLtW2ogk}%L_)#-{G}Or(gjd_8B-$Y ze}a3-kqwS85lPYD!yuaR$H4B9ga$;^#TKD1r;^Ol!{Y{-1K@%R8Jv00Ga5#QiZBmB z2L#Zy6=be5C_*S+IVk$S8t)Hr`~RB5^Y5n5b4L&x;WZ1uJJqX1sK6YyVp*EN{8%@g zkUQDm-CjW2D?l+h!|GIc9C+q)9sPujiHX87d4b!_2i6&%a(RO&L5xtg~)Jz_&YtMjZj=8TC0)?2NinMG{N^Pld>H_ZrWV(p3yawBk|E9d^&Za<&a_+`SDMQ9+$mGi7xT-7 z-Rq-M+^lpb-lhB6W&3?P;&miOz1^d-*lTyn2E)G6u*M9$ZRL0ewaxLaZ&!)O@#y>` zDK2F)Zy*01B1F{tES73qEeLI5#^r2+0hY9(zeQCSew#=1ZfObholnE02~`S#L#@Ya zk7ri8C4_LBVi!c4+a>&b=1CAWVa^@HGli@~cZbcHa}m}g)UD5*)3WL1xrfIxeLgdYw{WtFx-`h%av zth=iMswrzqXD8bNW@eX4HIFW6f6AKW9;x@UpX_4W6*v~`J$dg4-S?#D`e%l;BYTVY zp7{munCP&hMKUhe{m?Ood<&|P+E}CYx#)uRw%79&EN;J29j9eIfcl?4Zeu1R_T_SFWU7z>CXql{i&i7HTGdoR8qAT`@=vnXrUaMj6A*Be zwO|+j39izqiMAP^6_;?W*(u9mbUrnGX(yPOnOnXo! z0;TuG+z>a1ItJ{@Dfm~!>ULbFdk?a zHg9&6#si<&DG{a4Wy+1IN-s2j|cHE^-Yqe+em)B19qA z3(bI-zmK5;635SCLre)e5&#*VM4zJ{nGfmvK?=y%cL6z&C3kZ^DQ#+bTkG%LQ}j=a zHiCTCQccxg_N0d2z6#|Q%8UQTIt3$E-{@+1V}E`@JIq*F0$qK|?2UkZN>Fg>r$)S3+pOKqCw6S_4nwb>yqA^s^bw$x%y%O~W)hmw@^a7%g9o~?12eE>;4 zH@WKYOI=;RF4l)|zm8_D<+IER+L7zXEWio8lgMfQGATI@5Gn^@O{tI?t@8H7V(RueZiZ$N7n79$u}K_yziZ~>w;CgN_Rle6kuUowtIG^@34~y#DlwA9 zYnd+vgd#(w+Jk-K81CA6<9t{6vb&wztwYyX=p760p(6%Q+GWV6K$v3%o#JBRnOv2Q zN)XQz$xET!{-`#pp^F!7qVb7C#^LE^1w9>BME2dtf>ju079c}$(r+NfeO6&&S)kYsER6W6V z?utGY`=&8`6Qa6R4ZA5{8Q16NWm||;y4+YX%1p$_G4{dIjslOYe$4vWdM76s%XKG@ zw8XrFD9I>iklHa|x6UX5A7LRO5;>u26xEU=UR~Q!3erUeaSX*yq0@c%FqbX`Hj&ps zHxFIc#n?i8&#|3EZzp)tKsn<(~{Y(}M zv!NF=?2Dr@vyYduf3fJhSpWQDOVa(|(6pa!u`k9_q;-eeOW+ON9)g+}x>xb!#pxdO z#w8$Mu_U!@Da596hE81<$&6c)rWDpUxE-xa?>`Mul28Y^X;agO*(M$m?wI4E4(tY6 z{PdZsRzFok*cc-7G^lH81gp4M7D2^-Pqife!XPu5w2@1ep181hT3+7i+;|6W@}m1( z&z{Y%aUQSOKFTEo753Ynr(3S_9D_DCyB&y)#ae8^O~s)Vd1q?k4R0H#d)8OEfFetY zUap&}TM@6s>%=Q>`PG-H*u8+*^F{fU=O5`UyWX73Ro1icE3-?xCpe#uD?R^i-&wU) zmWE9|Z<5dLg}p<{#k*29Qnaf|_Id7nmMW3N^4tlBQ%!7l&1Qj)6?ODo(6K^k;wT7_ z+yiG9Sc`>ef|C=U#jr~zlt3=!H>R=>pLcA`LPgUutXC7Je<_7w%hzB8&7z34s5 zXt_|M7%_T<>>m<<$jx}WuPn%e=$5bhe7BpGsVxnKcD>xhFKLYSvA$hmohp~@a-~2q z9dDOzF1y)U(%eCq4QvGM$G~Dgwt=BG2E9VXZ+)(U%-fvd>Uc-XMWnE8W9wP zNKSD+i`@|R4+nl03pmZ0-2>=Nm>U6=7B(c0t|L;^d4ilZ5Q3~;llyWZ`BP^nV8)Og zK`hFPKvIvVFY3k!#{ed1vzIT5AJzdM3pe>J_6}pb5I5fk5WK@@0M@(_VhSs#NlH}G z;fDewJBgw=Ip|2^*5i0z*AunfS4hgV+W;L*2)EW>v!Yos~6@de5SD@nmTs zc2hTpnCj3WG|zWU@m}|99BWYiR5AXdcWt4csYVU;gumjRa?h}WiNzyDK7@Pttiqf3 zT%Y2}RKGp)fo=W~o)P{=)%_WvhL(gNg6==Sc-ATE8*Ch93;G9QI6xh%$m^Lc?m-@c zetTySVFz*_EBE7zvBY(dn^s?+MzoVLl4sE;=u5>Rm2cXU+G}jAf^{ zMtbdjaUOptP}K8`+NPj?j1Lt{*ZF4n{Z-` zO|U*zLZ|>6@+h%PY2gn6Zw2j1By%234DMzPqkB+c#V#TPnVxu(#g*BRk zOdsUH{5-B2zSV5Xc+5Lsd8U7tdd+-lNyz+uvnXuE2VK2@fZW`XnFQu{43+U~V-$o) zR(K53PYEIG7X{rV?w>bZzC$uBbn^=u8XUB`*Y24|k}t2y68XC->EH?56Uw&NR8+;h zF&t_tiW!-aihPcgnAOqLa&o2XFCrR-T_Q_E=N%>}~L_f3xEL=j>&x{gIFtFmwf3j_~=D@GZFLG%~q) z^zT5A!e=p1bYaFB^!Y57tpeC&Jj6gX1Q`@vY@3~p9-hgiPU6;^StF33D86K7#|xuZJBsYDtLaXR-gLu1?PwV(51IDc z>xSNquw`tkr08kO15JsMgC~#%-Xh{a4Jc<-C(;A{Ln#VGI zQZ#X0C=;JNSZCgP_k@ckt2HgosZQA?eYlhhT%PW%R2x##}oK++gB%caMM$BO)xsqZ4t#F!4rOn~a5k2Igblq9RM&h;k;N_bn zP2k~z=CoN$1i~dB?;#IkN0BsZkUTc7x>R!G+VgC(&DyJqXjNiz8$fa;%TLhCOTwFkP zz}J4}{{~sw$u; zS-i6;w8-DlYJ&H*cS#2;Y6Lkq@5ApJIrF&6azSCKCvWeZj=MQK;{wA#5Ku*ppV@Zn zL`{vrJU%y8pw>61UOShzMQ86KIg*F=Q5|Y#FFh|F&nxkEuL|pk|D8=LP z%Am=;t;Ha`&X0icWn&J{#=Kwpq%=Sx@6qd6WDNfdD#$HEoLk_e5}&!{*9rcP@H0h4 z=NN7o`=tc-)O1qwE(H%Y`Lw3{LtAeL8t<%;r*MeiAB-k1pX|+K;J8a_m1bRk!5~mAg#hFW+kr(vy!h98FCw|Z#?BI3eI=(JdpFS9(9F`Sy&1&G8EA!i{=86kPmej^uw&P5zgf8SDOry3nTm29m-PwSuzx0zZ*bujofSa1r$|*0EYNlpgfK zAci7tl#M;upL0OTGCakR&uh*UV49$|0}JtQ-4RU}jUV;>8oQ2kAot>Gl0Wp3zxD~> zmwC*urg2T+$uj?8Q@8|lyYtQh9AVS=(m_8m6i4K>gMwq`4=0F0Q!a#tM+T$=^R(Du z2{?i`GezEP8CC*>_};TGNlI1_YCw{yYc zyLGr<^dpDO4WCi)qpV?=2n`=X$mp{H?`b43Bb1;F*F0e;cMCDRR_wZ$lcu4p{l6FV zszhr0MXq%}e3bH&Y1``z*jkJ?_$bk^1)2}PHnOirFi`Dv)th*RsoP-Z(Jg=Dl#T<- zE_x@7LiwH4UV0XkVzR-{L494TY3(~F#q+_2u&#T!OR78~nbkv!FV$?d0Q?bmZxuP_ zr|ca+{kBab@0JH{35j*%$rXf_5D6_gS`Z@XSM**1XyoN=5xPK`EJ}g3^u&d3JIcpvbcRp@v0gbh>e#@liLI@b&Uik?pN$AessR> zhFj96htFBE(JcErpTG=w7o)Ao`K}9z!Pys6s$%a={3^T8p~yq#L8T60#v~?6{ws%z zc4H+ol9Tx-1fUT#ju1A%OMFTrc{Oo{RVSZ9QZi{Ir{?Uq)##zuWdxu=*c&J9i{81M zGn>7!$=27DUH>j!<8j`&hqeHH^X|m7Z;1GQtU$Hi$0ty{y8NDbAYcB10dHo&Y2IAW zA3sNt^UKjHXD-Kw93#9HP?K_N`a>`>LPvOA-Ecl%W!sQz)Dc1Na#M=>+tShG+2xCT z%bs@>$F9@mJ?}LhU+Y7i5}1sbG+FHum*%Z)WG0|ZJ4*??UcJh+Eut1&B_d(AHNtvh zc*)U_ExN|c%L{!EI4u7NFdF4epkC93h0No3FYixq7=!y;kQJ0B8laUu!CXTR<P|`CcLIw6A1S|BttxpR3ZcO*z9tsN(x_GdihulIn_On1Sxr(Zq%i z%@x^h?q>4Q=R*7=aAu^10$~X3nme9#At8@w!rzmY?>jGd(c{WpJo#bTv>J6h%i|_> zs0Hsy#rMfk)^e-LACyiF;9@0(XsU6Z)iGeynJhWs^l+y7>6FCsGAQJrwhPD&s1-2|p(wzVbJx};7_B_&m2KlEW`d7y~ z?a1${3}UiG%%#IbD!00XzyGx>h?x~DOU-%JSNMc=Fzv};Tr^|r%Sd3gz9;QFb!S|p zBA`VHRd`D7+B4jZTgR^ zw>8%nXjw}of&Y~&P%x|7-fdMVV`FyO<^?#Z&UeUQO(F}>m+-+D31#>qfy4D#>}m~D znBuY9Of1|)sGhY}_~pGfr8A$!)NFv=^}YnU;s6Aq18N$6@8ugEUt2-`Z~IHe?{a<= za1w(9JZ7xA85@O`02Gk?a8P54h{68gk!6D&i_q7IewIpi{guoOR34oIK~V zb=5bgBfC%cErhDZx@MdVa{0*O`gzS3AG%($&)d1$;o5O9R;4>IR>!1yX9^U=#cdxznS`(|T37y0Bv_%~qAPv(21SXp1!7MNDe8=M+Aab1nK8&b9^1hou z@*ahyd>#XRpG`l`7hJ|5TNn#xNzzF6MPPOEZYl38ZCK6#&&;~KHse_#kH9m%tsnSd zH}Jmh_=y1k8b`ZKfEy#x+&Wp7tLAD2dVS*2vg2iD4Zy5A$q>ovdgGgS?(^hVai9VX+4Xsn*32NbNfMrayr)~$p~`H^SSWej9G6=A2=8eI`vune&`)T!mz__ ze^Hlr#hv2NmS{~c)Q*91^x|(L4ZWS`gYigV`!h8`&o|G^uKI=yla{=ez=x+nyR#Bc zr-E*T@f5;4NxT&h0k(no<)dn;*(zyS!4l02J82~?m4_uIN zz6hliOK_&0JP?KC92&#(V?aP7o+7L6(B92}iv_x7AjtcIL+DSlndxWU1rQaxg6H>9 zz+{S(^ie>NQ~?GZ>4W@oc#9s=RyLd?^ObR;;OU_#X<~@5bYF@eb{Y?PcHlq!ysXwh zRqA1Z8^>5poM=8)L6#CDb7mPIyD+7$Igi*sL}~1dPVMBt+^Tzm+JLi-eb4;dJXOrd zgLRQo^;ioT6?%~DACxWIhdb=yHThW*$Ga@GE@L__>qp4rDA0I+;#DcF#E{0#kJ5ga+0X?oxydEG4K(}kAz zX8^(fG^YaW=~Ihc@C@0<9qf(ps#lU}-|^Jd-fCO&KFCL+q|f(yie5*z*Ai8PV{=vidNNZabjZQiFxgXY zuW?_Qv*2dC+*i9Zr>(Xo&Z{V02$L9NY?}(e5?M`Y2*I8@QQ^TR;e%nwrsbeisSwhR z*+BrvTX;c4iu07dXFVV%PK7MJXKc*5%P|-newhwyte3T|u0aU{AN9Kx3!KJA9Ahawb;I9`qWoZah_ zS;{^9ox=sC{LS5dWQdx+RGF%8-#(F`ZNd23ZpdnT;IGxbk0MXtKh23;Zg$zN_WI@< z)9bcnu{kJFhkCgK9f5M|no*(_5>eSZ-TUngb<;&k2=~eD_Z9ci-HW+0q~lp=FPZWk zXC!r`_u6KXH(HVV_bslZ7pVqIATeznQ+=;!yUYIAdNu_AWz`1&u+PpWe-`VX7wi5U zf13zLHb09+i9~PXZ7P7`PY~!!d{vIdeB&jWFlM=avFv%ec0ok|Q#8&^rLU3!{iv6|5yzY!JjQXjdkY(?7oA^*0k^~(yv}MXnUh6XWUCY(hT|g+e&g#MPwwQH+ZUS( zUvBWak#JhGn7qk+2Tpr)|FrgF^UMkF3NBg@TVyJ4W`2%v_)Lj*j`??)$-AZ<$|9mv zt=`Eh3KX9~<;wl@4J+S~uk;7(D}cf(Q~TOy5GNwlm>^FR+r$ui%*u zmMvs`2LKX_{-9d!rTNHX&!BAIx$~ByOt-|Mkr&F*!1?(2(6Zp?2aKjArvVb1|86`j zb`cI6uqyxs$ufPER>W8@h%X`g# zbtY~hZ5&;GX9Lm7rV)w*XDPt|rMj;l$q>OEDTXfD_45T+(wOkZ`prm!qemn4Ag3dO z48%!{^IAE%qb-eG^B2AxA6aghyube&ZCA%3-`Bp~*)sKK4x8Dem`nIrXBIl<#O0{; zWag+?H@o{d&`)CYjDZOLqEAUCU zQsK0+Et?j9X5o0{3Py9{9xb9-eA0{=KeKl>h_-clIjjHb-M|fmThO7_>~9Bd_b#9W zAaEC8xET5&ghiR1D#Y1xq~fbe81g4DlHg@sv|pXt?c>9c;ia1ki3nH}4aSGH9n1@Z z$14(@>(lHZZV?o_`~KaoTk$CN9D$HN>YFh_6f<6`6S_Q>5bjCLZ@t;#e*IPQ+oFL- zC(l0{$O;`Qe)`>X5W6=@E=@l$U!7X+;bb0k=bUYh720(oVIQ^=reBuXMej;Ai_A%A zY7^h#NRByoELx(AqGD%-t&_i9(ki;XO|`7(@g-Ru2k`bJg2jly>6E;fbTk{+K-=_E zJJQp!aAsN)Eykh7vcDhjnlLpjd1J_pP?BX&a9Z!#S#8@~ADs&|H5i$KYb9o!GsZ(c&A95*Pip<2>S_D-L=flA?XD4T29KOfxo(7?LT zxRCDWfoehDYvOC_CjxQJRHxI)25WL~`s}%U%Fhej6ASfHM$i$?I5W;=djDklKooPN zc4$%bY7H@_XN2x1%|0DLp5iOqVN*%D&Zg&w+bN^3h6FE*)5nmN5F>^emu+l#-)nZ? zjVE@6oOKuVo0$8~eH5_Uf3NIHLW!4oWbr`3gsBjLVk>S{aaB-?b#ni6pJK;ls^!l? zsRz%|-}UFKw5{X!&rT2Ehb!%TwdLUYk*9zQV5rS7{LuNF}uvs=*V_vY;I_yAw#3kP6Ak}4B1eZ8GkZ!-L* zr`M{b8zGEsZ3HjkJVTfi1?V(}{Sus?Lf)Z~{ z*;E9NbW1|c}K4qG2W8$@~88}P4=p&eJq2X&L3HG4E9Xm3q_+t1rh2HP-W7`1vpY`r&ak)sU)c)zRc-Ga6s?uQ_8^#qk z)+F!imp71YF;VD$%MliIvRM1dt@Po!x8#_}y*Bid9uD^2K{ce-`KWY9-tHb3-_Z8{ zv`7QlT%OUOcB0gy(Zd`mLLM6#gR98Hl8jKf<8Q! z@_PRXtZh>Tu!U5@4z`AhMk@i+9XMp-!EQ-nW+1m3Gb!Sbe>0w)#rt8PO4)ywNC-uc z0t&HK6U_P8s+rVo+<{w&l3eUNx4t?@R$=AMIzjg^CR8~u*#jlA`CMS3uob7ho_ekH z8FYT!#6mQ-W*QBJj?fVY*sj^tu$Wl{Y+A<2?FB?^a{3hz(=hp+o-9!jou6A9kueOJ zpuNGtfc?R`qCt|uinBzj#}gHsN2NKmh@cS-K@-Vz9Rd%-o^j@6mB+GVZ)#r(^KGvA zVHn;tFVHMmQR=N9MUHOnDDo&_c&8iRr+6`67@6JUq$T)i*R-)m<;T?6RDIoFkCntW zoD5W-7i_{l2v9(8-d^+*JLsOV#kb7j{(aKfA;i4QzU5KP)Lqr0r*=H0$yx|G#_YRs zf@QvVV4D53u*NEY?34`?bX;S8A}mDDJRjpBcXuek11%bnXP_RIqGG7a3szn5w9%ER zvPYiEjZ=H8IBgiW_tx6Kenepq20wPFQzpFYK7VVs_F=Uqea9AINjfWkk$2C`mxWd^ zV+)O4C?flY?m|$C)MZY=wrIl%3UaA?&n#>lInkwkvE!OnuSNMxc!P^hB!zeJFDB37 zu>}}6g`T=V@-v(o^-ijuW}U^D9zq6ps9#&&-}#6B#lLIl`|l0>r)lWs(1g&)nlPS| zaevCy5~Y;BP|r7c?ua7t(6s0`@t(o>0%srn!yS2^{^w7oPB$_fdnW2G@2-xwzI)yH zVf-u6pGi`@5Y9z|oh8mVb4Z?5>%k;#f=Db<1aIe9r^M9o`^&dDv}gm1z}wzSd^Mza zomY+vlyQ`EA-cv5SQdn8rWGE^9hsI%nRPn+bXlo@ycnLRkfTY$OI{21^eBGp8LV*g zQsFaHF=i<=qG8vND|#w*_$o25aLD=jjr^KB)%^<(=f5@6VD+6jb?xlQcc=)4NU&%$ zRiuljUG77b=4h5MfuR}t(Gp^B7f%)$87wp}h=p57D#-K(b3#}|DVOQAny~hP+QRr7 z!NN$3t6>)wFw2sp-PK8q@XNoP&OH3{SoZ$BtK>A6Zjx;L<2$@VCRFFBCe~i2YInQ$ z1XOe~0EZ;n6&WVFY`NpRDf{KaXxM@L=;rR@r5XljWyP4|cb+YOXtCA*j)H>cSxDQ$ zbWf_{U=hb}2Hy1oa%RlPd7NKx3C9+R7$t91@wdZNB>DRjZE?fNjsFkR?(~S|fk2zX(r@-w)0j z7*<;edQ{q z^(L3vG@_+Y5{9>@I|AtAYR8%eayISdzd0T!!P!@Kv8exiuv6r;dCCqOx^0fR0`iZv z$avtt2@Spdi|go$_|f0GB&(nQ%ptuSK_c%Dvl;uTT(;4XZ%{YL-|Gy~e(3$JJ*tJ=XXdCr%YWA{w`OI#%N0V7611DuFqjrz10Rxi-x3f_xoD8Pmoa?wk8-tKTs zjwIQW*|`Do;#!xLkM$s#N*uScJa6=fW0(8^6Mh%Jum4npWo1n^5~URF>8SSv^RnDm zx9H~B&g7b46`R5e6;_eyTBbu?j!E)>O3$kzr*rw6oa~i$>={I89>+5G+cXa`6$un| zn`FGOaUhaU1t4Q=ZPs$zKru9&k)^Y#A-+EU3keMB`o@{!RoZMj-z9> zVhoNHPAP2btBe^oK-9JGbLeg{`w?oKl1 z!-=(&EgDYPex;i&w1e)Qx^|hx=7|zfNm<%5_Il^U8oRQb_9g14Ogi|d7nkS(&J=FV zn{4ZGq8QW!3OuwZPb`d?C1lT$iUz%rC5mB7=r!c{N^TgkL7)6{<%yuB{g!VxB2czdqZ8=@fO5>$axGIi;(H7Tf-hP=Scmm)fqFo zcfbJeSB$Miv0F%mP{`52=w$U-Z3aQIXUN$ZJuT%#NvMK}W6oiYc^_*sfESulP=#2J zd=B{v&!_|<(8Iq2_@2$n)m*NHPYu$`*Ru796ka5$JbzXOd$*$;Rmne^117z;B$ zeEP7(Bfh-f0b8_~c4Aq)uS2zy2Jiin&akO$F;AW&OeRpbVQn8}Yjs!7i{SQlSH92` zmSqV>!0UoNSZeb?@ix5m5nr*N#hy={`S17zY=?8_Wv>d3<~UBBgN9AKVw(B?R&|>QK9WxKi^d3$2RB?Txl~Iu4qcDBse_fVBB&15GxJ;;!uRknh z6?pv|Z8O!EZ=U;<9G5RA6y@|bO2+m$*&;O`)0nJ;u}l6b!#X}yLHDTL-3!$+izuw**@~)hxoCSvQ{Eu4>)Se4ASRNkCrKPid;M;RwvDh zMWMu~fqMCyRTvU$$}OmI)Vd)_mMYYq`$ahe9&{^gL* zNK^XY&?1M>SSHv?TF?I$dmS$AgozzP%R;Z|jmMx0RNP@b1F!MJ&X3%LId`E!mgO$d ztv>pukyXf8l8k{Rry7CiSPzUp6bc^g-+*c@D2io6l);;Ry^B@zkZeN25qD@d;NhaLk z`x3g4L$SUmjld2GW!39>#_p#kEKO3ZT)sJ1sqB!TXq6u-k@32?xWjn6HCo_O z&cAJ6ZhvgH;#1r(?WH3JwL{3+%v#&d^8qQQ6rg zrLB7s^RX3=mXkxDhNfNS=?|YSpziXOb(S0`J6q}eVSd)Xl94{XX*p9NdpX2(@}D7hskg}?f-Glilb(fnQtwgu?j z6X=fkjp3W77~)!@LO5^&XLZ7kQz@Pb6)gB>2>wHtde!MW1N(m3Z!U+QJySW8bSdxoa|^PoY$BpD@NiwUv)T!r?=#ORtl=OddGY|7;_c&uBm|C0`Qki#+Nm>CWJ#2~Wmoq~X4L)9H>7{UO<9%9hFjr&!Sl{BaMNy$? zsRQ1QRQcIDDW)s(5fwD(idHP;Y!F2d>t)C;zZp>Y_?zL#Wjvv>)^*nt-w%Fevvc|N zsly%0HP=Ub1_ZNidzXzRlv>PjBo(84JSC=Hwyl?Gi#wn?WV~7T4DP@dWnufW8(bN^ z`)cA>a%7-bW6$e3of%&3?s-<*bFQ(9PIn$2e`Nb~JU;Sn_)x>E2iTJn`pNQ}A11gH zCbA{7^n1@0WHc3x2wkx%NlLz({3`0WW@_AC%9X>9a^v<2{PnZ0l`n&aMBcTKDm7@4 zT9zntjz|h8!uSqU6oyy7?gXW^UdOG4eL%D_qj+I44ZJZg?I~PtG^QCREGDJ{rv0 zWR+!RopnaT++NAtUd5(J^{kah(A4ABbTQv8CQ`!jSIBYnuBP6E-IjH8(*LGtpzi)*toCrYkck9tU3LLx$e=yE( zeoULRO$GA3Qh?$H+lFt9WusOE0oR&k44j;K?|^Jgl=v8FS!9)J-4wrSzx!cga0LHs z8MU%@VV<`Zyc!v|!+-jl`9Qs5MbgC)v{(c%YumFe-iXe+WbmW(y!cz)@gJ-|3^L(Y z6vWfe(5*C>6k;#*MAlz!3ixlIr;opHDRHJm4wSKbnJ?%(S1i>dFxBuzQZ1>w6?S7bgxVyq$n~dkt7de-toSURGqj#iSGC!}W%B z8ihpHYDRHTKlbEtjJ#8qBF6PC*{HEM55kphPki4KT~K3}-o{hVX$xan%kq@Nbhu|X z^mY=oL~TD^0C_8yfF_Xo0}2>-ImSnU41=`iuxAf-RyLpSTQ z-Cvs>@HF(xkfDHi`g>9QFWs|ult%P72FjW=&Jj(7CeE6Zd~j5+mwA`{iqJZr=unN` zROZYi(`yM3zN|B!cRZVG)3>NLHIGm=zQockt-7(`9~)|twY~xhr5o1OzQHqpfRyiaS-)QG^gt zAPVG6vViU$Udk_;cI+L+*~PtY3OM1rf0D6nAyHq*i@g{fbur{QNEV;v^qEN_;co`W*h`OU8l<&`OH{FL0g^W50~Mg)jD- znK{}gRSELbr1eq24I1aiYl7mai2z>vyzW$bFSw*>32uNhD}W})J{qqOO8Uz7Xv*75 z`UY%=f#B)MZuF{0dnbZA@>zEOvqv4YO}MS>%o?Ct{mldDA;+}k*a&t472Qftg~6!W zPA_nKs{BFS`3A=1S0mCmCoj!e*!EG#bx@JSd<^T}fJZk~X-XzYvXeO@y!q|?!>?^n zgWWLEq@#T}XHG{qb?b4gSP(oe)FcHKC;LNnB}}@<{|a6(n9k8q*58nv1S-@_-@Z;JoF2AF~J*pNgewis%|*SUkNtiSIUC0 z>dzDUKUbg1r;zJ$!g({pQn4p9T9*q-m?b0iriT6!I5((z+!ATk2d{K>q*v>(C$r(4 zmWR38Gv4X1DP+@NP15cqwvQCd>$(aI%RTh@!uuoz#AW)oq!bR)`&suglfW9F&;v#B#<^#fV#v@xDcNQ4%U@C%=@VV74Zwi}v;Bvx$8%M#?5U6G%JKmORO}B{w)y(wqJ6g(a$H-RpWK$ux6g~SC zeY+ghtD0xG7d1a_5wkdB;+n>KU3~J6u7Tx`&4$|hclc-*+{(OtE8k|@^|<7GrR}qs zx92X*|8emg3j1P_j(>VG_~U-pm%r+NRX+H0?fkiRetSgx-M!$?we#CRbOD()O#5!Fu&Q&9=l7ICDV+=f4FxhEv91(!9~Ls=GaTX}RU@Y*h~qVR^us%$$@t);DOLbOImI^1;8(ToE5RUjVeP9}Qn*zrH;EDf(ys zPJ3ps*|99H*`Xx1iRA+nkD45d^!sN9%k=C@oT{9zr!ayk}^# zacllYTk^(Uveo`5{c~}VJ2xurFcgckPVm^Cx1(8U`*pM3SYwGd9|b@BGw_vgp5`HB97BAO5=mm$qh}SqVGmvt0lHko_5+H>{!NSJ;*?Jj#^Kg_-) ze(6~uvpz-2rzAakSG9r1W6evKgmk(06EZ*4kDds>zS{Ebwyk_6aFtUZXwRWE6E{I9 zpvfQU@Sb@(Ee9vD@?dcm+V<{|n|NK#g8{{rjBpK{T8{y;oD_2adc!!z?riGZ+{*DV z<7%mux{xDZv)!`D=kePVS8^&}1UmQQ)Gl%jeZn<+5nFh=#3n~IGIn%?o=$Aek{wf? z(-?nY^3I5DMJUE5jZLE&I4cOxJvf3bv4WffS@894zQZY>A`^+qx^wtn;dR9jejp*H1r_+ann~ifX@-lRmCUc=Xz~%`?4DB*alr&qA$3 zh52@|(-Gm>l*eL%>m>__^HLz#iLl+AtllajI{Kjqmg z#Wk8^qjWF9y=)f^ga^c9elNY^D_Xi%Ol~-?5J)ewWvitoLu5QbEx1%@N zg%iKt3VWN~bKL*zgxm#5v6PD^&lm5Q^*hulB&Ut<_Ic;OgXh8){kck43oz;jm#Qtn zEq{>(8SB;T1}s68Z*>L)`w7NUznuw}?+$jAWzr%ilB@<~L?u=Y?djoi=?wa)axKx$ z7rh00#ZTwee4@fS&eb&5>F!FREbe%}KOX^!(`kZrhgja>>JX)o#{L;+%^t|{D*;(( z+XC3@u+B{g8TRGDVE<^RkQl1!j7&&Wr6_?a4}@Hz)|c~;)epce1MI9;ZO8mlyv1F1 zryVeA0F0ZK9DFHu8`qefDHB3iq{Selp`s8ZVX(J$ah7#6-36w-m#<6)I*W(F&%fM%f(|S?E9l#7jXsDb!(!c zH(d3|R5{7a@F@Q2j`Zz!3Ew!t72B9``ScIjz6Mr;DtQK{6x0s2G+yz5}!DJ`eV4cLuoVVPmV%%$C$*XwWdFI_qiA&GrQ&y>~fm4mE_6MtWE4|M3 z9G!&lEjVS4SIi>30`Cn)G%syB(KwQFEUf~Kt0dXxkqCzdR&(vrO^QNPR9+}akLhKeb3x)tL98G)#<8^{<4_q(2q-@|nCT%|R7l~&Y z0PDP5(ezMSldz68WK5o72!_iyUu60duHk@a&h6n!`i z#W2eu4Gcnn8`hcm5)B>!V)U~kCEActaXly^ke3f>UhB-u9?>k&hVOgTb z9ij?(uDy#pJmWeW8CzK^S%@_l{nHV*>e3IUrpeg1Hip5OgxJ^VLi1uxH4`z58G)q@ zTH@GChD*i&NIm`suO8rBkcK}E#D~zA(U3Q94NwtU0T#ft3Y`^M$|E2=9S&5OUWeBY z#QoDZ4q?vrpS{U0_^aM88?_YN&(kU4ecu}li*yRlVuvuFJ7!Bl7o~u7QMwiR)=Vet z^6yxs-1^G;sb*JLK^Hy8DZ^G14NglXB~X$h)Su&nlnPogkv>_$u5Qw$d7*xGvbuR| z5)SA>`7J2{Y;Yyx&bnA|h1(RM`H*$^^z)g0mfwsjbk!ICxv>B3hUO1UhS%$4xqEOb zf3?iviLYb@qn=5))BW1!M3az96Y+QvY4+*zdUmJewv}gv{3G zO{HI@gm86v(&>X1ck24ip6uZZLMWHMSJii`ufO(Qm=phjot;xUBQ-B~^ga-ubPp?< zmfCR0Lg-LNQEt={RT9GxRj&)?nmvcq-1>v@+k94)6*Wv*Z%Bo7b%$_Ch#)mP#TGK_ z)skQTvb(bKK~FgXyrAD=fYRzhW3MU=8km-jWS!o0D+Ad1luf56Qi;IMr~Y}!JEy4& zQt63Lo!rujX3{h7FCBdA(yow|>zx`JT~Ugz3;1qmD%3b?iCpNiV@_TD&DnxDsR4pq zK(qM*=A%GaojW?aO!v}eIpd6$`m>l8#FO}?MPTRkOTkK_vt=_^ZzSdE+cW9=GHLhT z7M^cGWn;IfMXG1KPJbCSF8}i3cy9PY2zndV^yo^Y0eJd!VAY}Ik?2}{a}%IJESJ}E zzr`jsx=C|PdA9nL1Qt-k4~a*Jd1p)3a?w$hmX5ByOTIA9cfGR(87MC5SJ_fv7DRfM z*IJVaTtyHYaMCq3&YOb64!W8yh4tVL7ho%nTwx6iGC}eOY}sf6x*=PeT^+@<_QQ<(4?-E@F>Mgx>URkl2|VMX zv~$^LCp$2i@~2b0``cAarJNFFo}EDnu~$$Y2}SB6)@F{`&V=kkn_`oaFF z#NOTv)(>V&A5@b{J|)(4I)&LDk$;_;qszQK*%%mQelb*|z;W~yd`0czMQ~1Ec4uVpV2o6kk!|Hr3UV&MWu((+u-uyJt2tAgH^8RrgU0MnUFP9OP=1> zCP9j#?ri4jTSkwLc^a@}Y@I^iO)p*$c&)zm%${1tl0MjxphOh1d4UUm!XMXD~ zb7*Xy{@^pIc;q^ae?akb-0>dZC7CTvrgG#;av-8fwanA44Wfif`1fCnP=Ds>EcV+r zAkv)Gd8KO3(UG%=m&fp$r za85aJtn89~KhLa$=hIaMi?0dK+j92=RVj#xvA zV;=>+nREgstRDr|@eCe7{_HpMmyYyly@1h&h0~{NNG-np@d&Mpk;A-uQ={s=7BlMSvv$c6-K=;#T>}rp%|`$J}1Ezr@BS z%RDKWtoOtwIWxm6Z=+%IPOD5st1R7??Ng1aTO+?scHd~CVzNKM2H@|>HfFnju{K`S z>bS_@DKi!UoAoi!*&fg1i_b4d0#W8wMc;rf!CY&%5KvUTUophL#eWod05;}GEZwv!+Y$P7(qre+|Bopybpb*7JeH3^vFA%CEF@a~3@O{c31;9Vt zt3(Jzn->2l0Py;i*6$T!f9KbOpR%z!8qWkI#7F?>zYyY!!)M`;F^#Fg|Fsv0qptpe z7uSgE%ok(K&4a@SD8JqD;7d~{S8)zM^ig0KHbwK|qUO~u)Xjg=IRIn*tzR=vRWpN2 z;iFYfqb(E1;?b?3yz_`)0+Wfg;+Nf%gKk$%3Z(3xCm@fIx&N;3ctGWYY)tTV@ z+R?CT`ZD?vTIM*0Z_IUdcD|^vr;pl?5w4%5d8EI#L=4*gosM+11w1$-d~u-JQ!hNw z$}Zp1Jy7*#nd2VSMkMdYOP>$g{q$Yoxr$+pAoSJKSg;nkc*bXFLACxUW#*pNN)c}3u7%kEe2`v0b_`-aQj2|hMXH>{@ z=a31rd{tlK>gh7af4p7L;r>e6u)iF}DI|Kn?l8O2f4k2bxQ2EoL8kM{HA_OIy6eh1 zpsF(L#gBynT;@j#49NRx4ob7>7C#1uog6e@n@{iqGYUmBe zM}a{0TAZJ9bfu-OdFnE^CDe0(JT7nAvJFaWx<8Dl_AP}dj_e?rAgUZY`*O*2HdwZQ z3uCZ6kDn(l?_3r4719MGmIt4nf705wAHAUe6i91302XCO($%j{Smjs8dlvuO1r7UT zoEHgu!K8~vA=wpIk;~ul%Xy_?MqsXtRwa_xpJMQ)bmyTTkr>kQZv0vrXICA_AYHYl zyxp+M&XsLQfMQ*919@c9wY>E|4(NZ`F42LoJcC%hdXm|Y#67@+v7`7|02r;{AY+1I z2?#Cr3aQyLfDarI`!skLZ%q#{?r|;06Vj&S2>7~^F?enKB%zuZV1qP z{USZMc+o`@-jD9&RL@D>e!-Xyouge2|IRyHqGzFYMe&EOGMuyraBRSB;#6kKbZc9x zI?v2YPo+7L5`tknELiAmBi_p|$}3p)=!Py#4;0uKx`9%BN%@ngS#f`YoQwqa1M1^M zegdt8rUpCKjPIHO8(YH(Ksnd9I`n1!Uac3t*!z6%f?WEyf(ZXfDKsFL$B(fB-VBW$ z;GNH8+j8yOyNg>KS44nQg+vnm-R*JO*LE}5S5`tT?6-xJ>A!MsP$F#q_;AFFRo!73 z)NCgk-zc>l0+fe4oA^8X!uJ8|?j^j0cI&E%`mt)x>xdHP@U}Uft6F7;=pmyDkh@Nt zwm@2H`UE}EtKr82dZVN!f7Ny4%ehT}+&KUaLL6MlUC5|iLAh45;VqV;jWup*_}kv; z5|jvae_(NO8F4U)?zE>U-y$q*{P1@(ww$YZ{f=)<=tAQQ!A3 zqE3ApFr|8?D_d7>DWWn1K&_Lu81l;Ff2Iz~4Eb_n1}+0%lrbKk6&$|}|9`dKFh_*} z(Q1SOZZ9LuR&Me|Aw%G34-8<2AX1Y)u>~fB4ew+XJOI@gLdHjuZ_pL&>pv7$z-dV# zW6yHwj4gXOCbzb|?R9|yN+Ff)&#;Eg3;-y6rN#{)Z9yDhU-$5$R*^rY&a1%HCwzY&&K(|$v+&ECxlq#?w}=-! zLbhObZkm*#7R{3WEa?6Z)~E)D8mJl&HyEH?TQR`itpOaP(ZE|{VuTFA{)p|1REx!w-cEqCiyNQiHsVU)0UdO?cD;`@Y! zwlY+UJ~2Uw1CRBq3_Ck`g5yRRo79@Z=`jzlbL>By^yy*X&!X->f6o42Q>7BHI?XiL z*;V3?u=0`@gk%b>90GFYUM&39Y2*$ZhRH?7rH`+AWfeL@?~e4B(L9$jT4fxvn6>kw zxP2MTGCy0iSq3s&D#mWxx-*5O@ZW#+6kFAT+Xr=q0pe_Ucc|qHKDm4Zk{aJbV7kIB zXgyk%n+F?Gb%2-BBa*BcvrOEsC!b0MzSY4+P^&d3lB&efxKAt_o9m3eRFmR@iEgDc{apHX$zw(V`p`6ylvz<+mM%o4r^4fc~#fgo959 zi#GSq*aPt}$tuU~H-Fdc(8TgIPjDhz9ZxV0eIsU7=2N9dhMS0; zi&Rv3Qku7;#eUB%vUT(B32m$GQ$?2L7}X%=HzO}2J-jJDg`IR9;zJwgG>-Z2njI41gG7p$0oCtx_=Mz`o zzvo(+?~PHFl_G7?jXp{EGraxvciB^HLExk5d@zS4y)Z97Jhl8jf~v&(ejo_74ZCNi zamM2oltBlBp~2A~;T}XvP5qij(*>? z$D9FT4_5z)u8W^BO5AcVVd{w;yO&t2uI;T?r0;X?@jB(=DY5tljwj*6w_INi{9j8TN`TxA==gU&hR;an#qs2uN z978kFVhe=^V&&j$tX<8QTu;p^Kt{m%dtA{z>}N`I(bw|OKA}L+I#ZcYXPX$MpS}U#B-pTJCh9;c=M<3F%iAzoWbFkBf$jN6=5s9LurU;bN5E z>xgLceqx<<)Yhl&PTSC{hbd=6yP8ec>-GelOR~>HN$F!lQ!sixWC!3t8W6m*eW6O? z9V&sZ1C2L2x_uXiik8trKcfj793G$Fh;e$~bV7?Jft`08(7xm=fXKiHR#=k{^JH`VF%hO;;i$H;BD{ptBSjS<(#;xnkgYS zqTXm2T-cNQ?o9BO+%g|sh_$!tRSU<&{tA8Ew<8~8u{LMUyHhx((eg=tD1Ac-`bY;7EVDr~D`IyS-_Y7Q)U(GDbactCScii>=v#Q-uq z92Ah@@w^;;a0ypld}+;2D6?*3c1=gY1Vlb#Q=l~pMQ zCX(4`huc%;@mD>QU!7=Q4-|Dw_qqq-Bo7H&QM7dn2cvcjCdiuy6c+WDNHb&Ty-f|a zMXH>*>*-jWgYu?B`Fn@@8VB-htShsaD!K>rl%@7IQ)Kz{RUMm2GEWvHDDiQBeoPJW z&Z!FceVwdwLJ05x{OfNkie zN8l<%^kR6}GyEwge&P+tCxp@oAS%`=3t*kkZX17gzdcTY>mk1frn7gkYDZmn};xse3 zqN_4Nxg@qfVAP-zY0JB2JRXJOpZ&#|Q4-Dr*DBy0gLqJx5nqf{9Y*=WHgrVhcU(ii zBQCZ9eC!qij6#z*Kuwkv-txG2_>X}uPUmxg`iq_bUv#o{RtT#yM%^d~{OxGv7RHKL z5Z)cA4K3L6g+T{nIo06y$MurZc6|8>+R7R>ng4C3C>XT&X%jC9OIA|+@Yi@K6u4K` zacHy1VNre@zJbQuk2nZsCqC~hJssMcw{pH6{HZ8#-TVf)ZW8Kfh*{*lbF_Ew0jx(K z2m~TU6N%t<@QYT!zMNOL$AGw$3dZq!90->f<#pf!=kTi!@7-6DRvkkhlK2W0B)-3a z|CcS9{7U34nS+ZGmkRvyI)FJI(FNB*IrH$&TG7uU>|J?;;GAWl4^_Kz(7=N2Pai%_ zVEJ0Y8-{5-RiNX}U}s^^`)`0OoNG9a&(uLQ2R&f7KI6HTVoMs3&qDJo@c={G2ymQh zziM@Eo$5C3{mP)9!HS}|QgPwhE+F|fgD_)o(X6v6h4{t;OY>FWzmeWjg?UOnG^T49 ziR)p@f6DLWgJlp^y#%|94O#sze4i;N)LSa*os3Ab0+C z&iLSmNWRu}D+!g(RTcscwt-0AVJ{?a6wCM` zcXof7HG*f8|BSCsb67{s7FgB6oMLF8*M$RbpowDAVXD)6OYn`s%*S=I zOpUWM&FG&hR&sjA=`at@g}W>YcyZ%Cov6Li%G=3cUpM`>*T9HuEM@tXalbou7&+^v z0`-HuDI~=g$IszoYaDVwdg&aY4gv-&{t2YRPBRBF7`%j^OGI%GaKVQ!$#@pt%w&LX z(w5Se3|9FU>|cDTmkXaADaO2C_I#Rl*V*Twql478so|?RdDCJI7r#k;``Eo?O3FdM zJT3IvukF5tQ)%}@qY{{!XUfaooQ$(8#(AXc|6+fx4!+qcz+M^kGgc=5$HtlLV`TN{ zWFM>jwFycN=@~BNx3_0rPqmGHg{wNCtcI{xf2Wt=QkHxE_>gYFf}e?{hMik$(m%QZ ztmncpHKe%8PD1vcfrXC(L@KPW5*ba}g7egg<#}?_nn%^y#O4>M)^IUSbP{VlTF4b* zv{1JbP3~k1>$FJTFQ>|LE@TuFjXgjBOVOzOb z8b@Ta+lXd~GXne6L1&YxaMUA@x3i79a&NK>YG_Y?3Y4oAmrELHJwUhboMBk&||5cRBe?;uQ_r4q~aFQdt{T+X?u#1*pY#TC&yzhDgT3u+3_XqYx}BK-{aA{&yi z07{h_AxO^UC;=jhf&l{AMT!tG=So?MM1&Y4CDN4=1Okk57&-_-NOB6HXhJhW2=}r# zJF_=3bF(+@jeE0yPzFNyy?LMf-sk;%-{<+B(fk`G@2lQ>#QPiM3_}79@{*B)IPeL0 zixGk5@(b7ZS#}Wk;V(_gmfHTKXW8#RKl-#8_$Q7q{Pf+X6_-F&dMehGwMVQbSjx&5 zW%t?&!s*~{nc1oe9Fe^D<}@+(47{y(TiS^jRyTwhFCid78hW6%&ngR5!5{Qn2(SPjk ze#`yc>&9KBaKnanrmZaTAkN`bxA;oP1;I2EzPtM^{u^KJyG@;fm8YJS%cGL((L6E~ z&G)>M$vgo1Mkof*P3_^fMY1ydTy6;Z2_g}R1@7m zO+AWiP~^Xk7`S|EpybB0E5R%sdQwZh);pNEU7%Ya!+j8i8F^6z; zCi|tkYIxQ)E_+XP5jWb}vDc*Tz)56nb#L&uHI#=jfRb!q%rb@a!S=tgqy-EU5;dCH z-a^xxx2U2h8v!CUW-osjlDL492^={sV5Itw0}R11?Y+<=KI%(3S2B3RaIx{r>F(jF zaLF^v$jZm;R2`kRM2OH*xm|YgbXx`?$Hl36#m)j5-8E;%@Kt)&WbSL4X_NzU4&)uNjIE7#4DH4c zy%%FzsUD-RaM!r+TN|ZWCGd3WFkdOMCW#^#ylIjJLvllAie$dAs}qJKq1=S<0xCcI zd`5oJC<;?;j7l6Qx3mha61meTgghpao)BDI+4#k90D8A%Ux0>k*8)nROAcm1!D*fn zx+TWWzz&BqAOc~3y(#vt_1$Sw;qaMa{@|SEVKC`(JO|@A*RNW0ZMR$RKyOmEw&>JU z9>45ba8f?j>0DukyxfW11?XLwWkoi|ROdZ$&i1cWY_COldyN!H&(Ed|S!EstY5+qdR2f7ga0-Z*ts@><$KMM*e8sgVhUMi*B$GmqR zO;>!Tp~=#9eHL_K-p*UP@r$0NW9s-?>QWfKEE-Uv{^o(F1{UYOok(W7(Op#E2-E#_ zR&3^6`40l;#0mu|@ph(qUF|HginMTy_N+I+WOC}we8WVZZRQm=v zliqo($F=|5^W^57&yhp{ zjW6dV#2UaGk4bib4$H3rri{MwJ$Q~h(D~M`oFw_)fkTF`uLBUpyJEnh zWX$N2XpN)b8^{Wr&>g-Gn-dXD2yuPEfBCxM$>RvpnpAmb4dA2p`C?0fY=Wu9Nq|Qq zcneDXTfI48`q8+Wb6}p zvu!}Zw+Vn)8O?)jaOsTs)|!F$V=85WR8o8lbaWIGK5P+->v+mIP=4DX)1{&>EZU{_ z|1|DD=g4>_*(?I3V+JEQD$jKo%0x?vd|dkAT6|=l@xbD{8w^NI4`UxL6%Is;M^!>n zETvwEU2J%t5RBLK;h+=WU-LX)P5MjTA%PJwxUiSfH?ydYc3qIM=1t7Z{=_6%?c_M& z&s37F3_JWwEUB@-tp93V-%YEa^VW6^6@3Q&JFfVKgS)Zl@F&6e#d?s{FDe z`m=+q@=^m>+2B0;(WP@DEN41IT4c*3wb){}c099(w|I!={kiO!4pfkug?X=iPiZ}h zhYfvi+g)5-d?3H9+hm1^-PaLZ?&$$cO8$OZ2`x|XO+~b;vY9CKO@s`vh_o!gFrfXV zTHuMU6*?9M%)y4;D2?$K#aKkV33!ium}q=b`M9^z*7kv66?wN;`$00(b0#~nrw>U* zCWo4fa(mTKvfM4fei1g5UGE@BCQRMV;qr-UO<7`zwFw>s zHnBvfHVyOaiuHlE6M3pBdVf7jiB0prPT8AKjNxc+cSzGth<%|DU}N&om8#-=_Hz80 zCR3F&2(W;Ew3a(U6%v$&Wq`+YY10>~rj|TdtJ{Dx0;ZKPKPhbd zcqxZ|yp#cPZg~O-eBBnHuXvU(boEb>pxK+tOMk=y6u72PK|vF%0O(g6taxdJkMj|I zphQluYni9sgTLhZrV$o)Os^hr^vwkq8RG#)ma>7Ax}|zlk*s^dUx_2%2m#~Or?=A~sM(@~BJl+bD= zhOxl4Chq{Fh9T%A#RcQ_1(LVZw$s8ODufV4=5|pG3F0o_j|x ztW06@0%ovC8ec~9RQ58_>$JI?Z*|C(H`!!=Lb|ZPJlWW7|910BX+2(Z@y8sB^Hpr# i9!$5nsr%qbXQ|)6O7IoV{+plg&*q4~gRk4xUj7q}hJQN% literal 0 HcmV?d00001 diff --git a/FPGA_by_Fredi/Video/altdpram2_waveforms.html b/FPGA_by_Fredi/Video/altdpram2_waveforms.html new file mode 100644 index 0000000..a856bf6 --- /dev/null +++ b/FPGA_by_Fredi/Video/altdpram2_waveforms.html @@ -0,0 +1,16 @@ + + +Sample Waveforms for altdpram2.vhd + + +